***********************************************************************
                                                                       
                     synopsys_dc_setup.tcl                             
                                                                       
***********************************************************************
***********************************************************************
       NOTE>>> You MUST fix the design which have multiple ports
               Use the following command
               set_fix_multiple_port_nets -all -buffer_constants
************************************************************************
***********************************************************************
       NOTE>>> Use the old compile_fix_multiple_port_nets
               because reoptimize_design does not honor
               the set_fix_multiple_port_nets command
************************************************************************
Initializing gui preferences from file  /home/VLSI_graduated_2020/2015104027/.synopsys_icc_prefs.tcl
#******************************************************************************
#**                            08_chip_finish                                **
#**                       additional decap/filler                            **
#**                            DRC & LVS                                     **
#**            Extract Delay(.sdf) & Parasitic Output(.dspf)                 **
#**                      Extract Netlist(.v) & GDSII                         **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                       08_chip_finish.tcl                              "
                       08_chip_finish.tcl                              
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
# Set Step
set step "08_chip_finish"
08_chip_finish
# source the user_design_setup & common_lib_setup
source -echo -v ./icc_scripts/user_scripts/user_design_setup.tcl
#******************************************************************************
#**                          user design settings                           **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                      user_design_setup.tcl                            "
                      user_design_setup.tcl                            
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
#******************************************************************************
#**                         General ICC Varialbes                            **
#******************************************************************************
set TOP_MODULE                     "khu_sensor_pad"    ;# set design top module name
khu_sensor_pad
set ICC_STRATEGY                   "qor"              ;# ttr | qor
qor
set LEAKAGE_POWER_PLACE            true              ;# set to true when enabling leakage Flow in place_opt step.
true
set LEAKAGE_POWER_POST_CTS             true              ;# set to true when enabling leakage Flow in clock_opt_post_cts step. runtime will be effected.
true
set ICC_NUM_CPUS                   "1"                ;# used during placement & routing
1
set qor_effort                     "high"           ;# low | medium | high. place optimization effort, default is medium.
high
set INOUT_OPT                      true               ;# set to true when optimizing i2r and r2o paths
true
set GL_BASED_PLACE                 true              ;# set to true when using high congested design
true
set GEN_GL_CONG_MAP                true              ;# set to true, to see global route based congestion map
true
set INTER_CLK_GROUPS               "clk clk_half"    ;# Define to balance clocks during CTS. "clkA clkB"
clk clk_half
set TIECELL_INSERT                 true              ;# true | false, if true, ICC will insert TIE cells.
true
set SPARE_INSERT                   false              ;# true | false, if true, the followings must be defined.
false
set SPARE_PREFIX                   spares             ;# default is spares
spares
set SPARE_CELL_n_NUM               ""                 ;# example) "BUF_X1M_A9TH 100 AOI22_X1M_A9TH 100 INV_X1M_A9TH 200"
set USER_DIE_SIZE                  false              ;# true | false, if you know chip size, define true.
false
;# Then write bellow variables.
set DIE_WIDTH                      ""                 ;# If USER_DIE_SIZW is true, define this variable.
set DIE_HEIGHT                     ""                 ;# If USER_DIE_SIZW is true, define this variable.
set ICC_IN_IO_CONST_FILE           "./icc_scripts/rules/padplace_ICC_khu_sensor_L6LP_68um.tdf"; # This is tdf format.
./icc_scripts/rules/padplace_ICC_khu_sensor_L6LP_68um.tdf
set ICC_SDC_SETUP_FILE             "./icc_scripts/user_scripts/sdc_setup.tcl"
./icc_scripts/user_scripts/sdc_setup.tcl
set CLOCK_MAX_TRAN    0.5; # clock path max transtion time.
0.5
set MAX_ROUTING_LAYER              "EA"; # Metal7
EA
set MIN_ROUTING_LAYER              "M1"; # Metal1
M1
set CLK_MAX_ROUTING_LAYER          "B2"; # Metal6
B2
set CLK_MIN_ROUTING_LAYER          "M3"; # Metal3
M3
#######################################################
## For Power Definition
#######################################################
set MW_R_POWER_NET         "VDD"                 ;# This is real power net name.
VDD
set MW_R_GROUND_NET        "VSS"                 ;# This is real ground net name.
VSS
set mw_logic1_net          $MW_R_POWER_NET       ;# Default
VDD
set mw_logic0_net          $MW_R_GROUND_NET      ;# Default
VSS
set MW_POWER_PORT          "VDD"                 ;# This is standard cell power pin name.
VDD
set MW_GROUND_PORT         "VSS"                 ;# This is standard cell ground pin name.
VSS
#######################################################
## Input Files
#######################################################
set ICC_IN_VERILOG_NETLIST_FILE "../01_RTL_Synthesis/outputs/khu_sensor_pad.vg"
../01_RTL_Synthesis/outputs/khu_sensor_pad.vg
#######################################################
## Define Init Utilization
#######################################################
set CORE_UTIL                      "0.6"              ;# Define initial core utilization.
0.6
;# example) 0.6 means 60% utilization.
set IO2L                           "50"               ;# This means space from IO to core boundary in left side.
50
set IO2B                           "50"               ;# This means space from IO to core boundary in bottom side.
50
set IO2R                           "50"               ;# This means space from IO to core boundary in right side.
50
set IO2T                           "50"               ;# This means space from IO to core boundary in top side.
50
#####################################################################################################
##
#
# scenario naming convention :  mode_corner
# - mode   : func1,func2,scan1,scan2,bist1,bist2,jtag
#            funccts,scancts,bistcts,jtagcts
# - corner : wst, wstti, bst, bstti
#
# (scenario example)
#  func1_wst func1_wstti func1_bst func1_bstti
#  func2_wst func2_wstti func2_bst func2_bstti
#  scan1_wst scan1_wstti scan1_bst scan1_bstti
#  scan2_wst scan2_wstti scan2_bst scan2_bstti
#  bist1_wst bist1_wstti bist1_bst bist1_bstti
#  bist2_wst bist2_wstti bist2_bst bist2_bstti
#  jtag_wst  jtag_wstti  jtag_bst  jtag_bstti
#  funccts_wstti scancts_wstti bistcts_wstti jtagcts_wstti
#
#####################################################################################################
set ICC_MCMM_SCENARIOS_FILE        "./icc_scripts/mcmm_scenario/scenarios.tcl"
./icc_scripts/mcmm_scenario/scenarios.tcl
####### Define scenarios
## This is example, modify this according to your scenarios.
##
## Generally, FLOORPLAN_SCN, PLACE_OPT_SNC and ROUTE_SCN uses worst function mode scenario such as func1_wstti.
## CLOCK_OPT_CTS_SCN uses all cts scenario such as funccts_wstti,scantcts_wstti,bistcts_wstti,jtagcts_wstti.
## CLOCK_OPT_PSYN_SCN, ROUTE_OPT_SCN and CHIP_FINISH_SCN uses all scenarios except for CLOCK_OPT_CTS_SCN.
## HOLD_ONLY_SCN optimizes only hold time and mttv.
## So, you uses best corner scenarios such as func1_bst,scan1_bst,bist1_bst and jtag_bst.
##
# Since the samsung013 Library is damaged, the worst operating condition is only applied.
#set scenarios                      "func1_wst func1_bst"
set scenarios                      "func1_wst func1_bst funccts_wst"
func1_wst func1_bst funccts_wst
set FLOORPLAN_SCN                  "func1_wst"
func1_wst
set PLACE_OPT_SCN                  "func1_wst"
func1_wst
set CLOCK_OPT_CTS_SCN              "funccts_wst"
funccts_wst
#set CLOCK_OPT_PSYN_SCN             "func1_bst"
set CLOCK_OPT_PSYN_SCN             "func1_wst func1_bst"
func1_wst func1_bst
set ROUTE_SCN                      "func1_wst"
func1_wst
#set ROUTE_OPT_SCN                  "func1_bst"
set ROUTE_OPT_SCN                  "func1_wst func1_bst"
func1_wst func1_bst
#set CHIP_FINISH_SCN                "func1_bst"
set CHIP_FINISH_SCN                "func1_wst func1_bst"
func1_wst func1_bst
set CLOCK_OPT_CTS_SCN_READ_AGAIN   true              ;# If true, ICC will create scenario again.
true
set CLOCK_OPT_PSYN_SCN_READ_AGAIN  false              ;# If true, ICC will create scenario again.
false
set ROUTE_SCN_READ_AGAIN           false              ;# If true, ICC will create scenario again.
false
set ROUTE_OPT_SCN_READ_AGAIN       false              ;# If true, ICC will create scenario again.
false
set HOLD_FIX                       true               ;# If you want to fix hold violation then set true.
true
####### Define SDC Files
## If you have only FUNC1_SDC, Write the sdc file in FUNC1_SDC field.
## If FUNC1_SDC and FUNCTS_SDC is same, Write the sdc file in FUNC1_SDC and FUNCCTS_SDC field.
## If you don't have BIST1_SDC, Remain with blank.
set FUNC1_SDC          "../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc"
../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc
set FUNC2_SDC          ""
set SCAN1_SDC          ""
set SCAN2_SDC          ""
set BIST1_SDC          ""
set BIST2_SDC          ""
set JTAG_SDC           ""
set FUNCCTS_SDC        "../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc"
../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc
set SCANCTS_SDC        ""
set BISTCTS_SDC        ""
set JTAGCTS_SDC        ""
####### Define Default Operating Conditions
##
## You have to write the default operation condition name and library name of standard cell.
## If some instances of your design have other operation condition (PVT) such as IO,
## You have to define the operation condition name and library name in user_opcond.tcl.
##
# Temperature inversion - HVT WST ss_1p08v_m40c check
set OPCOND_WST          "ss_1p08v_125c"
ss_1p08v_125c
set OPCOND_WST_LIB      "scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm"
scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm
set OPCOND_WST_TIV      ""
set OPCOND_WST_LIB_TIV  ""
set OPCOND_BST          "ff_1p32v_m40c"
ff_1p32v_m40c
set OPCOND_BST_LIB      "scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm"
scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm
set OPCOND_BST_TIV      ""
set OPCOND_BST_LIB_TIV  ""
#########################   DO NOT CHANGE BELOW THIS LINE   ##############################
##########################################################################################
set REPORTS_DIR                 "./reports"
./reports
## Avoiding too many messages
set_message_info -id PSYN-040   -limit 5
1
set_message_info -id PSYN-087   -limit 5
1
set_message_info -id LINT-8     -limit 5
1
set_message_info -id RT-104     -limit 5
1
set_message_info -id RT-065     -limit 5
1
set_message_info -id TIM-128    -limit 5
1
set_message_info -id TIM-141    -limit 5
1
set_message_info -id PSYN-267   -limit 5
1
set_message_info -id RT-104     -limit 5
1
set_message_info -id MWUI-040   -limit 5
1
set_message_info -id PSYN-024   -limit 5
1
set_message_info -id MWLIBP-300 -limit 5
1
set_message_info -id MWLIBP-314 -limit 5
1
set_message_info -id PSYN-058   -limit 5
1
set_message_info -id PSYN-025   -limit 5
1
set_message_info -id PSYN-086   -limit 1
1
set_message_info -id PSYN-039   -limit 5
1
set_message_info -id PSYN-523   -limit 5
1
set_message_info -id PSYN-900   -limit 1
1
set_message_info -id PSYN-850   -limit 1
1
set_message_info -id CTS-102    -limit 1
1
set_message_info -id CTS-099    -limit 1
1
set_message_info -id CTS-618    -limit 1
1
set_message_info -id APL-017    -limit 1
1
set_message_info -id OPT-170    -limit 1
1
set_message_info -id TIM-178    -limit 1
1
set_message_info -id TIM-179    -limit 1
1
set_message_info -id DPI-020    -limit 1
1
set_message_info -id ZRT-325    -limit 1
1
1
source -echo -v ./icc_scripts/common_lib_setup.tcl
#******************************************************************************
#**                          common library settings                         **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                       common_lib_setup.tcl                            "
                       common_lib_setup.tcl                            
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
#******************************************************************************
#                       set basic parameter                                  **
#******************************************************************************
set designer "Man"
Man
set company "KHU Room327"
KHU Room327
#******************************************************************************
#**                         Set Library Parameter                            **
#******************************************************************************
set LIB_DIR /Tools/Library/samsung65_2016/CB_1502
/Tools/Library/samsung65_2016/CB_1502
set PRIMITIVE_LIB_DIR ${LIB_DIR}/PRIMITIVE
/Tools/Library/samsung65_2016/CB_1502/PRIMITIVE
set IO_LIB_DIR ${LIB_DIR}/IO
/Tools/Library/samsung65_2016/CB_1502/IO
#******************************************************************************
#**                Set 'search_path'                                         **
#******************************************************************************
#set search_path ". $synopsys_root/libraries/syn                               $PRIMITIVE_LIB_DIR/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys                     $PRIMITIVE_LIB_DIR/sec100226_0028_SS65LP_PMK_HVT_PMK_FE_Common_N/synopsys                     $PRIMITIVE_LIB_DIR/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys                    $PRIMITIVE_LIB_DIR/sec100226_0043_SS65LP_Normal_HVT_Normal_FE_Common_N/synopsys                    $IO_LIB_DIR/synopsys"
#******************************************************************************
set search_path ". $synopsys_root/libraries/syn                                $PRIMITIVE_LIB_DIR/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys                     $PRIMITIVE_LIB_DIR/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys                    $IO_LIB_DIR/synopsys"
. /Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn                  /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys                     /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys                    /Tools/Library/samsung65_2016/CB_1502/IO/synopsys
#******************************************************************************
#**                Set libraries                                             **
#******************************************************************************
# Samsung 65nm
# Dual Vth (Sign-off Corner, no need Multi-VDD)
# The used corner and threshold are different by each stage in P&R.
# Please refer to each stages' description
# PMK (Power Management Kit)
# RVT
# SS (Worst)
set PMK_RVT_SS scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm
scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm
# FF (Best)
set PMK_RVT_FF scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm
scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm
# HVT
# SS (Worst)
#set PMK_HVT_SS scmetropmk_cmos10lp_hvt_ss_1p08v_125c_sadhm
# FF (Best)
#set PMK_HVT_FF scmetropmk_cmos10lp_hvt_ff_1p32v_m40c_sadhm
# Normal
# RVT
# SS (Worst)
set NOM_RVT_SS scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm
scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm
# FF (Best)
set NOM_RVT_FF scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm
scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm
# HVT
# SS (Worst)
#set NOM_HVT_SS scmetro_cmos10lp_hvt_ss_1p08v_125c_sadhm
# FF (Best)
#set NOM_HVT_FF scmetro_cmos10lp_hvt_ff_1p32v_m40c_sadhm
# IO
# SS (Worst)
set IO_SS ss65lp3p3v_wst_108_300_p125
ss65lp3p3v_wst_108_300_p125
# FF (Best)
set IO_FF ss65lp3p3v_bst_132_360_n040
ss65lp3p3v_bst_132_360_n040
#set target_library [concat         $PMK_RVT_SS.db         $PMK_RVT_FF.db         $PMK_HVT_SS.db         $PMK_HVT_FF.db         $NOM_RVT_SS.db         $NOM_RVT_FF.db         $NOM_HVT_SS.db         $NOM_HVT_FF.db         $IO_SS.db         $IO_FF.db ]
set target_library [concat         $PMK_RVT_SS.db         $PMK_RVT_FF.db         $NOM_RVT_SS.db         $NOM_RVT_FF.db         $IO_SS.db         $IO_FF.db ]
scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db ss65lp3p3v_wst_108_300_p125.db ss65lp3p3v_bst_132_360_n040.db
# * : all designs which are in dc_shell
#set synthetic_library dw_foundation.sldb
#set link_library [concat         {*}         $PMK_RVT_SS.db         $PMK_RVT_FF.db         $PMK_HVT_SS.db         $PMK_HVT_FF.db         $NOM_RVT_SS.db         $NOM_RVT_FF.db         $NOM_HVT_SS.db         $NOM_HVT_FF.db         $IO_SS.db         $IO_FF.db ]
set link_library [concat         {*}         $PMK_RVT_SS.db         $PMK_RVT_FF.db         $NOM_RVT_SS.db         $NOM_RVT_FF.db         $IO_SS.db         $IO_FF.db ]
* scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db ss65lp3p3v_wst_108_300_p125.db ss65lp3p3v_bst_132_360_n040.db
#******************************************************************************
#**                   Set Physical Library Parameter                         **
#******************************************************************************
set MILKY_DIR ${LIB_DIR}/MilkyWay/ICC
/Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC
#******************************************************************************
#******************************************************************************
#**                Set New Variable for 'MW_REF_LIB_DIRS'                   **
#******************************************************************************
set all_milky [list     ${MILKY_DIR}/cmos10lprvt_m     ${MILKY_DIR}/Power_IO     ${MILKY_DIR}/RVT_PMK
]
/Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK
set MW_REF_LIB_DIRS "$all_milky"
/Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK
#******************************************************************************
#**                         Common Setup File                                **
#******************************************************************************
set_host_options -max_cores $ICC_NUM_CPUS
1
set_route_mode_options -zroute true
1
#******************************************************************************
#******************************************************************************
#**                       Set TECH and TLUP Files                           **
#******************************************************************************
set TECH_AND_TLUP_DIR           "${LIB_DIR}/LAYOUT/ICC/65nm_TECH_TLUP_20120423"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423
set TECH_FILE                   "${TECH_AND_TLUP_DIR}/TECH/ICC/LR6LP/cmos10lp_4_20_01_3.tf"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/cmos10lp_4_20_01_3.tf
set MAP_FILE                    "${TECH_AND_TLUP_DIR}/TLUP/LR6LP.4_20_01_3um.map"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP.4_20_01_3um.map
set TLUP_MAX_FILE               "${TECH_AND_TLUP_DIR}/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup
set TLUP_MIN_FILE               "${TECH_AND_TLUP_DIR}/TLUP/LR6LP_SigCmin_4_20_01_00_3um_effective.tlup"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmin_4_20_01_00_3um_effective.tlup
#******************************************************************************
#******************************************************************************
#**                        Set Stream Out Map File                           **
#******************************************************************************
# In order to export layout(ICC) to GDSII(Virtuoso), set stream option
set STREAM_OUT_MAP              "${TECH_AND_TLUP_DIR}/TECH/ICC/LR6LP/gds2OutLayer_4_20_01_3.map"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/gds2OutLayer_4_20_01_3.map
# On the contrary, stream-in is converting GDSII to layout.
# The layermap file can be found in the same directory that contains stream out mapping file dir.
# (gds2InLayer_4_20_01_3.map)
#******************************************************************************
#******************************************************************************
#**                           Set Antenna_Rule                               **
#******************************************************************************
set ANTENNA_RULE                "${TECH_AND_TLUP_DIR}/TECH/ICC/LR6LP/antenna_rules_4_20_01_3.tcl"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/antenna_rules_4_20_01_3.tcl
#******************************************************************************
#******************************************************************************
#**           Set decap cells, STD Fillers and IO Fillers                    **
#******************************************************************************
# Decap cells
# The cells is used for reducing dynamic voltage drop/rise(usually called ground bounce in power grids).
# (It is okay to consider it energy reservoir or high pass filter)
# (Decap cells are usually considered as thick gate NMOS decoupling cap)
# The cells are always posed VDD on the gate, but gate leakage power can be ignored due to the thick gate.
# After placement, the tools fill the cells empty space
set DECAP_FILLER                "FILLDGCAP56MTR FILLDGCAP31MTR FILLDGCAP19MTR FILLDGCAP13MTR FILLDGCAP9MTR"
FILLDGCAP56MTR FILLDGCAP31MTR FILLDGCAP19MTR FILLDGCAP13MTR FILLDGCAP9MTR
# Filler cell contain dummy RX(diffusion) and PC(poly) patterns which make RX and PC
# density not to be low on a chip. Of course, The Filler cells are cells with no logical functionality.
# The reason why the Filler cells are used is that they fill gaps left in the layout where the area is unfilled.
# (Filler cells in the layout connect power and ground rails across an area containing no cells.)
# If you do DRC without Filler cells, you can easily expect to see spacing violation like "NWell minimum spacing not met."
# This is where the Filler cells are needed.
# In brief, the Filler cells is analogous to the standard cells, it has the VDD/VSS pins,
# but they only have the base layer like NWell, which does not have function.
set LVT_FILLER                  ""
set RVT_FILLER                  "FILL64MTR FILL32MTR FILL16MTR FILL8MTR FILL4MTR FILL2MTR FILL1MTR"
FILL64MTR FILL32MTR FILL16MTR FILL8MTR FILL4MTR FILL2MTR FILL1MTR
set HVT_FILLER                  ""
set LVTLIB                      ""
set RVTLIB                      "$LIB_DIR/MilkyWay/ICC/cmos10lprvt_m"
/Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
set HVTLIB                      ""
# Add I/O Filler
# Power Ring (internal to external, in order)
# VDDI: 1.2V I/O power ring
# VSSIP: 1.2V I/O ground ring
# VDDP: 1.8V/2.5V/3.3V I/O power ring
# VDDO: 1.8V/2.5V/3.3V I/O power ring
# VSSO: 1.8V/2.5V/3.3V I/O ground ring
# For Samsung Library, Voltage of Pre-Driver and Output-Driver is connected automatically(PAD_Ring)
# when PAD Filler is inserted, consider only VDD and VSS which are core voltage in this process.
# Insert Filler in order from big to small for the sake of reducing the number of fillers.
# Especially, iofillerv30 has two internal power ports which are connected to internal VDD and VSS rings.
# Due to this cell, EM and IR-drop of internal power ring can be mitigated.
set IO_FILLER                   "iofillerv30 iofillerv1 iofillerv_1 iofillerv_005"
iofillerv30 iofillerv1 iofillerv_1 iofillerv_005
set IO_FILLER_OVERLAP           ""
#******************************************************************************
#**                    Set well edge cell and tap cell                       **
#******************************************************************************
# Well Tap Cells,  (Fill tie cells)
# Library cell(Bulk CMOS) usually have well taps which are traditionally used so that NWell
# is connected to VDD and substrate is connected to GND.
# However, each and every CMOS device do not need to have these taps.
# Theoretically, the only one VDD tap per NWell(one row) and the only one GND tap per substrate
# is needed. Actually, the significant area reduction can be achieved by removing these well ties from the layout.
# Thus, most foundry companies chose to have "tap-less" libraries like samsung 65nm.
# However, as we all know, if the device does not have taps, the Latch-up can easily occur.
# Hence, the companies set the design rule or manual relating to a distance between tap cells
# for preventing the latchup.
# Following the design rule, ICC pre-place these Fill tie cells periodically in every row.
set WELL_EDGE_CELL              "FILLTIEMTR"       ;# FILLTIEMT(H/R/L)
FILLTIEMTR
set TAP_CELL                    "FILLTIEMTR"       ;# FILLTIEMT(H/R/L)
FILLTIEMTR
set TAP_DIST                    "118.8"
118.8
#******************************************************************************
#**                               Set TIE cell                               **
#******************************************************************************
# In aggressive scaling down technology, the gate oxide is so thin and sensitive that
# the transistor, which connect to power or ground rails directly, can be easily damaged
# due to voltage fluctuation in the power supply, such as ESD.
# ESD: the abbreviation of Electro Static Discharge. The ESD is sudden flow of static
# electricity between two electrical charge for a very short duration.
# EOS(Electric Over-Stress) is also one byprouct of ESD.
# ESD generates high peak voltage and current that may damage the IC.
# ESD usually occurs when two objects that have different potential contact directly.
# In terms of VLSI, it is usually occurs the I/O pads which are exposed to external world directly.
# Hence, I/O pads have ESD protection circuits consisted of diodes.
# By the way, to protect ESD, the Tie cells are needed. The Tie cells are didode connected NMOS or PMOS.
# Hence tie cells, which are diode connected nmos or pmos are used instead.
# Also, the outputs of these cells are driven through diffusion to provide isolation
# from the power and ground rails(not directly connect to the rails) for better ESD protection. The standard cell abstract
# methodology assumes that these cells are used to tie off any inputs to power and ground.
# If these cells are not used and the router is allowed to drop vias on the power rail,
# DRC errors or shorts may result.
# The TIEHI cell drives the output to a logic constant high. (usually used when input logic is 1)
# On the contrary, The TIELO cell drives the output to a logic constant low. (usually used when input logic is 0)
# Lastly, due to a configuration of the tie cells in samsung 65nm,
# the tie cells have lower leakage current compared to diodes, and rewiring the ECO cells is easy.
set TIEHI_CELL                  "TIEHIMTR"
TIEHIMTR
set TIELO_CELL                  "TIELOMTR"
TIELOMTR
#******************************************************************************
#**             Set CTS cells and rule for Clock Tree Synthesis              **
#******************************************************************************
# clock tree layers
set ICC_CTS_RULE_NAME           "shield_65nm_rule"
shield_65nm_rule
# cells used for CTS
set ICC_CTS_REF_LIST            "CLKINVX40MTR CLKINVX32MTR CLKINVX24MTR CLKINVX20MTR CLKINVX16MTR CLKINVX12MTR CLKINVX8MTR"
CLKINVX40MTR CLKINVX32MTR CLKINVX24MTR CLKINVX20MTR CLKINVX16MTR CLKINVX12MTR CLKINVX8MTR
# cells for CTS that are for sizing only
set ICC_CTS_REF_SIZING_ONLY     "CLKINVX40MTR CLKINVX32MTR CLKINVX24MTR CLKINVX20MTR                                  CLKINVX16MTR CLKINVX12MTR CLKINVX8MTR CLKINVX6MTR                                  CLKINVX4MTR CLKINVX3MTR CLKINVX2MTR CLKINVX1MTR                                  CLKBUFX40MTR CLKBUFX32MTR CLKBUFX24MTR CLKBUFX20MTR                                  CLKBUFX16MTR CLKBUFX12MTR CLKBUFX8MTR CLKBUFX6MTR                                  CLKBUFX4MTR CLKBUFX3MTR CLKBUFX2MTR CLKBUFX1MTR "
CLKINVX40MTR CLKINVX32MTR CLKINVX24MTR CLKINVX20MTR                                  CLKINVX16MTR CLKINVX12MTR CLKINVX8MTR CLKINVX6MTR                                  CLKINVX4MTR CLKINVX3MTR CLKINVX2MTR CLKINVX1MTR                                  CLKBUFX40MTR CLKBUFX32MTR CLKBUFX24MTR CLKBUFX20MTR                                  CLKBUFX16MTR CLKBUFX12MTR CLKBUFX8MTR CLKBUFX6MTR                                  CLKBUFX4MTR CLKBUFX3MTR CLKBUFX2MTR CLKBUFX1MTR 
#******************************************************************************
#**                    Default Timing Environment Setting                   **
#******************************************************************************
set timing_enable_multiple_clocks_per_reg true
true
set timing_enable_non_sequential_checks true
true
set case_analysis_with_logic_constants true
true
set disable_auto_time_borrow false
false
set legalize_support_phys_only_cell true
true
set_separate_process_options -placement false
1
set_separate_process_options -routing false
1
set_separate_process_options -extraction false
1
#******************************************************************************
#******************************************************************************
#**                               ETC                                        **
#******************************************************************************
set sh_enable_page_mode false
false
setenv TMPDIR [sh pwd]/TMP
/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/TMP
set back [sh date +%m%d_%H:%M:%S]
1119_20:21:55
#******************************************************************************
# Clear existing mw library and re-make dir
set _mw_lib ./mw_db/${TOP_MODULE}_${step}
./mw_db/khu_sensor_pad_08_chip_finish
if {[file exist $_mw_lib]} {
        sh mv $_mw_lib ./mw_db/old/${TOP_MODULE}_${step}_${back}
}
copy_mw_lib -from ./mw_db/${TOP_MODULE}_07_route_opt -to $_mw_lib
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/khu_sensor_pad_08_chip_finish' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish'. (MW-212)

------------------- Internal Reference Library Settings -----------------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK


------------------- Control File Reference Library Settings -----------
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/khu_sensor_pad_08_chip_finish' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish'. (MW-212)

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK
-------------------------------------------------------------------------

Successfully updated library ./mw_db/khu_sensor_pad_08_chip_finish ref-control-file
1
# Open Library and Cell
set_mw_technology_file -technology $TECH_FILE $_mw_lib
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/khu_sensor_pad_08_chip_finish' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish'. (MW-212)
Technology data dumped to ./mw_db/khu_sensor_pad_08_chip_finish.tf_replaced completely.
Start to load technology file /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/cmos10lp_4_20_01_3.tf.
Warning: Layer 'OVERLAP' with layer number '192' is overriding pre-defined system layer. (line 251) (TFCHK-114)
Warning: Layer 'OVERLAP' is missing the attribute 'minSpacing'. (line 258) (TFCHK-014)
Warning: Layer 'OVERLAP' is missing the attribute 'minWidth'. (line 258) (TFCHK-014)
Warning: Cut layer 'CA' has a non-cross primary default ContactCode 'CONT1'. (line 1987) (TFCHK-092)
Warning: ContactCode 'via4' has undefined or zero enclosures. (line 2247). (TFCHK-073)
Warning: ContactCode 'via5' has undefined or zero enclosures. (line 2269). (TFCHK-073)
Warning: ContactCode 'via6' has undefined or zero enclosures. (line 2290). (TFCHK-073)
Warning: ContactCode 'via7' has undefined or zero enclosures. (line 2311). (TFCHK-073)
Warning: ContactCode 'via5_fat' has undefined or zero enclosures. (line 2440). (TFCHK-073)
Warning: Layer 'M1' has a pitch 0.2 that does not match the recommended wire-to-via pitch 0.225. (TFCHK-049)
Warning: Layer 'M2' has a pitch 0.2 that does not match the recommended wire-to-via pitch 0.25. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.2 that does not match the recommended wire-to-via pitch 0.25. (TFCHK-049)
Warning: Layer 'M4' has a pitch 0.2 that does not match the recommended wire-to-via pitch 0.25. (TFCHK-049)
Warning: Layer 'B2' has a pitch 0.4 that does not match the recommended wire-to-via pitch 0.5. (TFCHK-049)
Warning: Layer 'EA' has a pitch 0.8 that does not match the recommended wire-to-via pitch 1.2. (TFCHK-049)
Warning: Layer 'OA' has a pitch 2.4 that does not match the recommended wire-to-via pitch 3.8. (TFCHK-049)
Warning: Layer 'LB' has a pitch 3.8 that does not match the recommended wire-to-via pitch 4.9. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.2 that does not match the doubled pitch 0.4 or tripled pitch 0.6. (TFCHK-050)
Warning: Layer 'M4' has a pitch 0.2 that does not match the doubled pitch 0.4 or tripled pitch 0.6. (TFCHK-050)
Warning: Layer 'B2' has a pitch 0.4 that does not match the doubled pitch 0.8 or tripled pitch 1.2. (TFCHK-050)
Warning: Layer 'LB' has a pitch 3.8 that does not match the doubled pitch 4.8 or tripled pitch 7.2. (TFCHK-050)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/cmos10lp_4_20_01_3.tf has been loaded successfully.
1
set_mw_lib_reference $_mw_lib -mw_reference_library $MW_REF_LIB_DIRS

------------------- Internal Reference Library Settings -----------------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK


------------------- Control File Reference Library Settings -----------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK
-------------------------------------------------------------------------

1
open_mw_lib $_mw_lib
{khu_sensor_pad_08_chip_finish}
remove_mw_cel   [remove_from_collection [get_mw_cel *] [get_mw_cel $TOP_MODULE]]        -all_versions -all_view -verbose
Information: Removed design 01_before_shield.CEL. (MWUI-068)
1
open_mw_cel $TOP_MODULE
Information: Opened "khu_sensor_pad.CEL;1" from "/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish" library. (MWUI-068)
{khu_sensor_pad}
link
1
current_design $TOP_MODULE
khu_sensor_pad
# Read scenario file
remove_sdc
Loading db file '/Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db'
Loading db file '/Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db'
Loading db file '/Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db'
Loading db file '/Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db'
Loading db file '/Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_wst_108_300_p125.db'
Loading db file '/Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_bst_132_360_n040.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/gtech.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/standard.sldb'
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m. (PSYN-878)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO. (PSYN-878)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK. (PSYN-878)
Warning: The 'FILLCAP16MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'FILLCAP16MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'FILLCAP32MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'FILLCAP32MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'FILLCAP3MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'FILLCAP3MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'FILLCAP4MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'FILLCAP4MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'FILLCAP64MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'FILLCAP64MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Note - message 'PSYN-039' limit (5) exceeded.  Remainder will be suppressed.
Note - message 'PSYN-024' limit (5) exceeded.  Remainder will be suppressed.
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Current scenario is func1_bst.
Information: Loading local_link_library attribute {scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db, scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db, scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db, scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db, ss65lp3p3v_wst_108_300_p125.db, ss65lp3p3v_bst_132_360_n040.db}. (MWDC-290)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (295 designs)             khu_sensor_pad.CEL, etc
  scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm (library) /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db
  scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm (library) /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db
  scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm (library) /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db
  scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm (library) /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db
  ss65lp3p3v_wst_108_300_p125 (library) /Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_wst_108_300_p125.db
  ss65lp3p3v_bst_132_360_n040 (library) /Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_bst_132_360_n040.db

Information: scenario: func1_wst
Information: scenario: func1_bst
1
remove_scenario -all
Information: Removed scenario func1_wst from memory. (UID-1024)
Information: Removed scenario func1_bst from memory. (UID-1024)
Information: Removed scenario funccts_wst from memory. (UID-1024)
1
# After placement, delete max_delay constraints. It is only for placing
# clock gating cell and gated register in proximity.
source $ICC_SDC_SETUP_FILE
source $ICC_MCMM_SCENARIOS_FILE
Warning: Discarding all scenario specific information previously defined in this session. (UID-1008)
Current scenario is: func1_wst
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
***********************************************************************
                                                                       
    Check consistency between the Milkyway library and the TLUPlus     
                                                                       
***********************************************************************

Sanity check for TLU+ vs MW-Tech files:
 mapping_file: /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP.4_20_01_3um.map
 number of unique tlu+ files in mcmm mode: 1
  /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Using operating conditions 'ss_1p08v_125c' found in library 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm'.
Using operating conditions 'ss_1p08v_125c' found in library 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm'.
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad14 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad11 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad10 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad3 (ss65lp3p3v_wst_108_300_p125:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad56 (ss65lp3p3v_wst_108_300_p125:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad45 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad43 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad36 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad34 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad27 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: A total of 13 operating conditions have been inferred.  (LIBSETUP-754)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Warning: Some objects from '_sel229' were of the incorrect class. (SEL-010)

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Warning: Net 'i_CLK' is connected to a pad cell and other cells. (PSYN-086)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)

TLU+ File = /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Warning: Layer "CA" (polyCont) exists in the MW-tech but not in the mapping AND ITF file. (TLUP-031)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0028 0.0028 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0021 0.0021 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0021 0.0021 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.002 0.002 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00041 0.00041 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00012 0.00012 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Res for layer OA : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer LB : 1.3e-05 1.3e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0013 0.0013 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Vertical Res : 0.0015 0.0015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

 
****************************************
Report : clocks
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Thu Nov 19 20:22:28 2020
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources   Scenario
--------------------------------------------------------------------------------
clk              5.40   {0 2.7}                       {i_CLK}   func1_wst
clk_half        10.80   {0 5.4}             G         {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                                                func1_wst
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
                                                                     Scenario
--------------------------------------------------------------------------------
clk_half      i_CLK          {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                            clk            divide_by(2)
                                                                     func1_wst
--------------------------------------------------------------------------------
Current scenario is: func1_bst
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
***********************************************************************
                                                                       
    Check consistency between the Milkyway library and the TLUPlus     
                                                                       
***********************************************************************

Sanity check for TLU+ vs MW-Tech files:
 mapping_file: /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP.4_20_01_3um.map
 number of unique tlu+ files in mcmm mode: 2
  /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup
  /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmin_4_20_01_00_3um_effective.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Using operating conditions 'ff_1p32v_m40c' found in library 'scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm'.
Using operating conditions 'ff_1p32v_m40c' found in library 'scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm'.
Warning: Some objects from '_sel466' were of the incorrect class. (SEL-010)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad14 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad14 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad11 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad11 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad10 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad10 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad3 (ss65lp3p3v_wst_108_300_p125:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad3 (ss65lp3p3v_bst_132_360_n040:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad56 (ss65lp3p3v_wst_108_300_p125:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad56 (ss65lp3p3v_bst_132_360_n040:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad45 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad45 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad43 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad43 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad36 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad36 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad34 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad34 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad27 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad27 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: A total of 26 operating conditions have been inferred.  (LIBSETUP-754)

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Note - message 'PSYN-086' limit (1) exceeded.  Remainder will be suppressed.
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)

TLU+ File = /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup
TLU+ File = /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmin_4_20_01_00_3um_effective.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Information: Using emulation metal fill extraction. (RCEX-084)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is -40/-40(from scenario func1_bst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00044 0.00044 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00011 0.00011 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer OA : 6e-06 6e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Res for layer LB : 8.9e-06 8.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0018 0.0018 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Vertical Res : 0.0016 0.0016 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

 
****************************************
Report : clocks
Design : khu_sensor_pad
Scenario(s): func1_bst
Version: N-2017.09
Date   : Thu Nov 19 20:23:03 2020
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources   Scenario
--------------------------------------------------------------------------------
clk              5.40   {0 2.7}                       {i_CLK}   func1_bst
clk_half        10.80   {0 5.4}             G         {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                                                func1_bst
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
                                                                     Scenario
--------------------------------------------------------------------------------
clk_half      i_CLK          {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                            clk            divide_by(2)
                                                                     func1_bst
--------------------------------------------------------------------------------
Current scenario is: funccts_wst
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
***********************************************************************
                                                                       
    Check consistency between the Milkyway library and the TLUPlus     
                                                                       
***********************************************************************

Sanity check for TLU+ vs MW-Tech files:
 mapping_file: /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP.4_20_01_3um.map
 number of unique tlu+ files in mcmm mode: 2
  /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup
  /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmin_4_20_01_00_3um_effective.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Using operating conditions 'ss_1p08v_125c' found in library 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm'.
Using operating conditions 'ss_1p08v_125c' found in library 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm'.
Warning: Some objects from '_sel703' were of the incorrect class. (SEL-010)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad14 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad14 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad14 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad11 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad11 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad11 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad10 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad10 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad10 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad3 (ss65lp3p3v_wst_108_300_p125:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad3 (ss65lp3p3v_bst_132_360_n040:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad3 (ss65lp3p3v_wst_108_300_p125:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad56 (ss65lp3p3v_wst_108_300_p125:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad56 (ss65lp3p3v_bst_132_360_n040:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad56 (ss65lp3p3v_wst_108_300_p125:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad45 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad43 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad36 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad34 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad27 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: A total of 39 operating conditions have been inferred.  (LIBSETUP-754)
Information: Start timing update for routes parasitic extraction. (RCEX-023)
Information: End timing update for routes parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0028 0.0028 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0021 0.0021 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0021 0.0021 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.002 0.002 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00041 0.00041 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00012 0.00012 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Res for layer OA : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer LB : 1.3e-05 1.3e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0013 0.0013 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Vertical Res : 0.0015 0.0015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: End rc update.
 
****************************************
Report : clocks
Design : khu_sensor_pad
Scenario(s): funccts_wst
Version: N-2017.09
Date   : Thu Nov 19 20:23:05 2020
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources   Scenario
--------------------------------------------------------------------------------
clk              5.40   {0 2.7}                       {i_CLK}   funccts_wst
clk_half        10.80   {0 5.4}             G         {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                                                funccts_wst
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
                                                                     Scenario
--------------------------------------------------------------------------------
clk_half      i_CLK          {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                            clk            divide_by(2)
                                                                     funccts_wst
--------------------------------------------------------------------------------
set_active_scenario $CHIP_FINISH_SCN
Information: Scenario funccts_wst is no longer active. (UID-1022)
Warning: Current scenario changed to 'func1_wst'. (UID-1009)
1
# Optimization Common Session Options - set in all sessions
source ./icc_scripts/common_route_opt_env.tcl
***********************************************************************
                                                                       
                      common_route_opt_env.tcl                         
                                                                       
***********************************************************************
Information: Existing back annotation will be deleted.   (UID-1006)
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
***********************************************************************
                                                                       
                   130nm_ocv_margin.pnr.tcl                            
                                                                       
***********************************************************************
Current scenario is: func1_wst
Current design is 'khu_sensor_pad'.
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Current design is 'khu_sensor_pad'.
Current scenario is: func1_bst
Current design is 'khu_sensor_pad'.
Current design is 'khu_sensor_pad'.
#Source antenna rule
source $ANTENNA_RULE
1
report_antenna_rules
## 
## define_antenna_rule mw_lib -mode mode \
##   -diode_mode diode_mode [-metal_ratio metal_ratio]\
##   [-cut_ratio cut_ratio] [-metal_pratio metal_pratio]\
##   [-metal_nratio metal_nratio] [-cut_pratio cut_pratio]\
##   [-cut_nratio cut_nratio] [-protected_metal_scale metal_scale]\
##   [-cut_area_to_gate_diffusion_length_ratio cut_gate_diffusion_length_ratio] [-metal_area_to_pgate_diffusion_length_ratio metal_pgate_diffusion_length_ratio]\
##   [-metal_area_to_ngate_diffusion_length_ratio metal_ngate_diffusion_length_ratio] [-cut_area_to_pgate_diffusion_length_ratio cut_pgate_diffusion_length_ratio]\
##   [-cut_area_to_ngate_diffusion_length_ratio cut_ngate_diffusion_length_ratio] [-metal_area_to_gate_diffusion_length_ratio metal_gate_diffusion_length_ratio]\
##   [-protected_cut_scale cut_scale]\
##   [-name rule_name]
## mode
##  1, 4 : ignore all lower-layer segments
##  2, 5 : include lower-layer segments to the input pins
##  3, 6 : include all lower-layer segments
##  1, 2, 3 : polygon area
##  4, 5, 6 : sidewall area
## diode_mode (output pin)
##  0 : output pin cannot protect antenna.
##  1 : output pin can provide unlimited protection.
##  2 : limited diode protection; the diode ratio is defined
##     by define_antenna_layer_rule & dbDefineDiodeProtection (CLF)
##     If antenna has multiple diode pins, the max antenna ratio
##     is the one with the largest diode ratio.
##  3 : limited diode protection. If antenna has multiple diode pins, 
##     the max antenna ratio is sum of all diode ratios.
##  4 : limited diode protection. The max antenna ratio is calculated
##     from the total diode protection on the antenna, which is the
##     sum of the diode protection of all diodes.
##  5 : limited diode protection. The equivalent gate area is calculated
##      from the maximum diode-protection value of all diodes.
##  6 : limited diode protection. The equivalent gate area is calculated
##      from the sum of the diode protection of all diodes.
##  7 : limited diode protection. The equivalent metal area is calculated
##      from the maximum diode-protection value of all diodes.
##  8 : limited diode protection. The equivalent metal area is calculated
##      from the sum of the diode protection of all diodes.
## 
## define_antenna_layer_rule mw_lib -mode mode \
##   -layer layer_name -ratio ratio \
##   -diode_ratio {v0 v1 v2 v3 [v4]}\
##   -name rule_name
## ratio
##  max. antenna ratio with no diode protection
##      MIN((dp > v0) ? ((dp + v1 ) * v2 + v3), v4) : ratio 
##  max. antenna ratio with (diode protection == dp)
 
 

set lib [current_mw_lib]
remove_antenna_rules $lib
define_antenna_rule $lib -mode 1 -diode_mode 6 -metal_ratio 270 -cut_ratio 9
define_antenna_layer_rule $lib -mode 1 -layer "M1" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "V1" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "M2" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "V2" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "M3" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "V3" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "M4" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "W0" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "B1" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "W1" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "B2" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "YT" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "EA" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "JT" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "OA" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "VV" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "LB" -ratio 270 -diode_ratio {0 0 2 0}

1
set_route_zrt_detail_options -antenna true
1
# Search & Repair
verify_zrt_route
Found antenna rule mode 1, diode mode 6:
        metal ratio 270, cut ratio 9,metal gate diffusion length based ratio 0 cut gate length based ratio 0    metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer V1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer V1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer M2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer V2: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer V2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer M3: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer V3: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer V3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer M4: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer W0: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer W0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer B1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer B1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer W1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer W1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer B2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer B2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer YT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer YT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer EA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer EA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer JT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer JT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer OA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer OA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer VV: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer VV: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer LB: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer LB: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)


Start checking for open nets ... 

net(i_CLK) has floating ports (dbId = 1036043 numNodes = 4 numEdges = 1 numCmps = 3)
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen

Check 33684 nets, 1 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   94  Alloctr   95  Proc 2421 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :        reserve_space       
-connect_within_pins_by_layer_name                      :        {{M1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :        reshield            
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        true                
-default_gate_size                                      :        0.020000            
-diode_libcell_names                                    :        {{ANTENNAMTR} }     
-insert_diodes_during_routing                           :        true                
-repair_shorts_over_macros_effort_level                 :        low                 
-timing_driven                                          :        true                
-use_default_width_for_min_area_min_len_stub            :        true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_CLK as it is open. (ZRT-325)
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 25/484 Partitions, Violations = 0
Checked 26/484 Partitions, Violations = 0
Checked 38/484 Partitions, Violations = 6
Checked 57/484 Partitions, Violations = 9
Checked 76/484 Partitions, Violations = 12
Checked 95/484 Partitions, Violations = 12
Checked 114/484 Partitions, Violations =        12
Checked 134/484 Partitions, Violations =        12
Checked 152/484 Partitions, Violations =        12
Checked 171/484 Partitions, Violations =        15
Checked 190/484 Partitions, Violations =        17
Checked 209/484 Partitions, Violations =        18
Checked 228/484 Partitions, Violations =        18
Checked 247/484 Partitions, Violations =        19
Checked 267/484 Partitions, Violations =        19
Checked 289/484 Partitions, Violations =        19
Checked 304/484 Partitions, Violations =        19
Checked 323/484 Partitions, Violations =        19
Checked 342/484 Partitions, Violations =        19
Checked 361/484 Partitions, Violations =        22
Checked 380/484 Partitions, Violations =        22
Checked 399/484 Partitions, Violations =        22
Checked 421/484 Partitions, Violations =        22
Checked 437/484 Partitions, Violations =        22
Checked 456/484 Partitions, Violations =        25
[DRC CHECK] Elapsed real time: 0:00:15 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  131  Alloctr  132  Proc 2421 
Start net based rule analysis
Antenna DRC for frozen net UART_TXD; Net top lay LB
        ICell pad34; master port PAD
                Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_MOSI; Net top lay LB
        ICell pad25; master port PAD
                Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_SCLK; Net top lay LB
        ICell pad17; master port PAD
                Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_CSN; Net top lay LB
        ICell pad14; master port PAD
                Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_START; Net top lay LB
        ICell pad11; master port PAD
                Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_RESET; Net top lay LB
        ICell pad10; master port PAD
                Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Found 6 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  132  Alloctr  133  Proc 2421 

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      26
        Less than minimum edge length : 8
        Less than minimum width : 5
        Short : 13


Total Wire Length =                    1233834 micron
Total Number of Contacts =             275790
Total Number of Wires =                226515
Total Number of PtConns =              3809
Total Number of Routed Wires =       226515
Total Routed Wire Length =           1233205 micron
Total Number of Routed Contacts =       275790
        Layer                M1 :      21041 micron
        Layer                M2 :     328107 micron
        Layer                M3 :     506337 micron
        Layer                M4 :     189822 micron
        Layer                B1 :     124084 micron
        Layer                B2 :      54864 micron
        Layer                EA :       9579 micron
        Layer                OA :          0 micron
        Layer                LB :          0 micron
        Via                via6 :        403
        Via            via6_1x2 :        220
        Via            via6_2x1 :         17
        Via                via5 :       2269
        Via            via5_2x1 :       2525
        Via            via5_1x2 :         18
        Via                via4 :        228
        Via            via4_2x1 :        547
        Via            via4_1x2 :       6173
        Via                via3 :        417
        Via            via3_2x1 :      26628
        Via       via3(rot)_2x1 :          2
        Via            via3_1x2 :       2205
        Via      via3v(rot)_2x1 :       1664
        Via           via3v_1x2 :          3
        Via      via3v(rot)_1x2 :          1
        Via                via2 :       1630
        Via               via2v :          1
        Via               via2h :          5
        Via        via2_fat_2x2 :          1
        Via   via2_fat(rot)_4x1 :          1
        Via            via2_1x2 :      91701
        Via       via2(rot)_2x1 :          7
        Via       via2(rot)_1x2 :          5
        Via            via2_2x1 :      19621
        Via           via2v_1x2 :        569
        Via      via2v(rot)_2x1 :        171
        Via      via2v(rot)_1x2 :         55
        Via           via2v_2x1 :          3
        Via                via1 :      18892
        Via           via1(rot) :       3430
        Via               via1v :      11239
        Via               via1h :       1980
        Via          via1h(rot) :      24030
        Via        via1_fat_1x4 :          1
        Via            via1_2x1 :       8677
        Via       via1(rot)_1x2 :       2624
        Via       via1(rot)_2x1 :         52
        Via            via1_1x2 :       7248
        Via           via1v_1x2 :      36004
        Via      via1v(rot)_2x1 :       1856
        Via      via1v(rot)_1x2 :       2431
        Via           via1v_2x1 :        236

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 76.60% (211266 / 275790 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59571   vias)
    Layer V2         = 98.56% (112134 / 113770  vias)
        Weight 1     = 98.56% (112134  vias)
        Un-optimized =  1.44% (1636    vias)
    Layer V3         = 98.65% (30503  / 30920   vias)
        Weight 1     = 98.65% (30503   vias)
        Un-optimized =  1.35% (417     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
  Total double via conversion rate    = 76.60% (211266 / 275790 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
    Layer V2         = 98.56% (112134 / 113770  vias)
    Layer V3         = 98.65% (30503  / 30920   vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
    Layer YT         = 37.03% (237    / 640     vias)
 
  The optimized via conversion rate based on total routed via count = 76.60% (211266 / 275790 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59571   vias)
    Layer V2         = 98.56% (112134 / 113770  vias)
        Weight 1     = 98.56% (112134  vias)
        Un-optimized =  1.44% (1636    vias)
    Layer V3         = 98.65% (30503  / 30920   vias)
        Weight 1     = 98.65% (30503   vias)
        Un-optimized =  1.35% (417     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 


Verify Summary:

Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 26
Total number of antenna violations = 6
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

1
route_zrt_detail -inc true -initial_drc_from_input true
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : khu_sensor_pad
Scenario(s): func1_bst
Version: N-2017.09
Date   : Thu Nov 19 20:23:45 2020
****************************************

Information: Some cells in the scenario are using inferred operating conditions.

 * Some/all delay information is back-annotated.
        Scenario            : func1_bst
        Parasitic source    : LPE
        Parasitic mode      : RealRC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/-40

Information: Percent of Arnoldi-based delays = 95.98% on scenario func1_bst

  Startpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_bst
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_2_/CK (DFFRQX4MTR)
                                                          0.00       0.75 r    1.32
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_2_/Q (DFFRQX4MTR)
                                                          0.16 @     0.91 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/A[2] (ads1292_controller_DW01_inc_0)
                                                          0.00       0.91 r    
  khu_sensor_top/ads1292_controller/add_x_8/U30/CO (ADDHX4MTR)
                                                          0.05 @     0.96 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U29/CO (ADDHX1MTR)
                                                          0.05 @     1.01 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U28/CO (ADDHX4MTR)
                                                          0.05 @     1.06 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U27/CO (ADDHX4MTR)
                                                          0.04 @     1.11 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U26/CO (ADDHX4MTR)
                                                          0.04 @     1.15 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U25/CO (ADDHX4MTR)
                                                          0.04 @     1.19 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U24/CO (ADDHX4MTR)
                                                          0.04 @     1.24 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U23/CO (ADDHX4MTR)
                                                          0.05 @     1.28 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U22/CO (ADDHX4MTR)
                                                          0.05 @     1.33 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U21/CO (ADDHX4MTR)
                                                          0.04 @     1.38 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U20/CO (ADDHX1MTR)
                                                          0.05 @     1.42 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U19/CO (ADDHX1MTR)
                                                          0.06 @     1.48 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U18/CO (ADDHX1MTR)
                                                          0.05 @     1.53 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U17/CO (ADDHX1MTR)
                                                          0.05 @     1.58 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U16/CO (ADDHX1MTR)
                                                          0.05 @     1.63 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U15/CO (ADDHX1MTR)
                                                          0.05 @     1.68 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U14/CO (ADDHX1MTR)
                                                          0.05 @     1.73 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U13/CO (ADDHX1MTR)
                                                          0.05 @     1.78 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U12/CO (ADDHX1MTR)
                                                          0.05 @     1.82 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U11/CO (ADDHX1MTR)
                                                          0.06 @     1.88 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U10/CO (ADDHX4MTR)
                                                          0.05 @     1.93 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U9/CO (ADDHX1MTR)
                                                          0.05 @     1.98 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U8/CO (ADDHX1MTR)
                                                          0.05 @     2.03 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U7/CO (ADDHX1MTR)
                                                          0.05 @     2.08 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U6/CO (ADDHX1MTR)
                                                          0.05 @     2.13 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U5/CO (ADDHX1MTR)
                                                          0.06 @     2.19 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U4/CO (ADDHX1MTR)
                                                          0.05 @     2.24 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U3/CO (ADDHX1MTR)
                                                          0.05 @     2.29 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U2/CO (ADDHX1MTR)
                                                          0.06 @     2.35 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U35/Y (XOR2X8MTR)
                                                          0.04 @     2.39 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/SUM[31] (ads1292_controller_DW01_inc_0)
                                                          0.00       2.39 r    
  khu_sensor_top/ads1292_controller/U217/Y (AOI32X4MTR)
                                                          0.05 @     2.44 f    1.32
  khu_sensor_top/ads1292_controller/icc_cpts8/Y (NAND4BBX4MTR)
                                                          0.05 @     2.49 r    1.32
  khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/EN (SNPS_CLOCK_GATE_HIGH_ads1292_controller_0)
                                                          0.00       2.49 r    
  khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/latch/E (TLATNTSCAX2MTR)
                                                          0.00 @     2.49 r    1.32
  data arrival time                                                  2.49      

  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (ideal)                             0.75       6.15      
  clock reconvergence pessimism                           0.00       6.15      
  clock uncertainty                                      -0.22       5.93      
  khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/latch/CK (TLATNTSCAX2MTR)
                                                          0.00       5.93 r    
  clock gating setup time                                -0.16       5.77      
  data required time                                                 5.77      
  ------------------------------------------------------------------------------------
  data required time                                                 5.77      
  data arrival time                                                 -2.49      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        3.28      


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_drdy_edge_counter_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_bst
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  input external delay                                    0.35       1.10 f    
  ADS1292_DRDY (in)                                       0.00       1.10 f    
  pad27/PAD (pvhbcudtbrt)                                 0.26 *     1.36 f    3.60 ~
  pad27/Y (pvhbcudtbrt)                                   0.23 @     1.59 f    1.32 ~
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       1.59 f    
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       1.59 f    
  khu_sensor_top/ads1292_controller/U40/Y (NAND2BX1MTR)
                                                          0.07 @     1.66 f    1.32
  khu_sensor_top/ads1292_controller/U38/Y (AOI32X1MTR)
                                                          0.10 @     1.75 r    1.32
  khu_sensor_top/ads1292_controller/U37/Y (INVX1MTR)      0.03 @     1.78 f    1.32
  khu_sensor_top/ads1292_controller/U35/Y (OAI32X1MTR)
                                                          0.09 @     1.87 r    1.32
  khu_sensor_top/ads1292_controller/r_drdy_edge_counter_reg_0_/D (DFFRQX1MTR)
                                                          0.00 @     1.87 r    1.32
  data arrival time                                                  1.87      

  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (ideal)                             0.75       6.15      
  clock reconvergence pessimism                           0.00       6.15      
  clock uncertainty                                      -0.22       5.93      
  khu_sensor_top/ads1292_controller/r_drdy_edge_counter_reg_0_/CK (DFFRQX1MTR)
                                                          0.00       5.93 r    
  library setup time                                     -0.09       5.85      
  data required time                                                 5.85      
  ------------------------------------------------------------------------------------
  data required time                                                 5.85      
  data arrival time                                                 -1.87      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        3.98      


  Startpoint: khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: UART_TXD (output port clocked by clk)
  Scenario: func1_bst
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial_reg/CK (DFFQX1MTR)
                                                          0.00       0.75 r    1.32
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial_reg/Q (DFFQX1MTR)
                                                          0.33 @     1.08 f    1.32
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial (uart_tx)
                                                          0.00       1.08 f    
  khu_sensor_top/uart_controller/o_UART_TXD (uart_controller)
                                                          0.00       1.08 f    
  khu_sensor_top/UART_TXD (khu_sensor_top)                0.00       1.08 f    
  pad34/PAD (pvhbcudtbrt)                                 1.06 @     2.14 f    3.60 ~
  UART_TXD (out)                                          0.00 *     2.14 f    
  data arrival time                                                  2.14      

  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (ideal)                             0.75       6.15      
  clock reconvergence pessimism                           0.00       6.15      
  clock uncertainty                                      -0.22       5.93      
  output external delay                                  -0.50       5.43      
  data required time                                                 5.43      
  ------------------------------------------------------------------------------------
  data required time                                                 5.43      
  data arrival time                                                 -2.14      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        3.29      


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_bst
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_2_/CK (DFFTRX2MTR)
                                                          0.00       0.75 r    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_2_/Q (DFFTRX2MTR)
                                                          0.17 @     0.92 r    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/B[2] (float_adder_0_DW_cmp_6)
                                                          0.00       0.92 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/icc_cpts1/Y (INVX6MTR)
                                                          0.02 @     0.94 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U99/Y (NOR2X4MTR)
                                                          0.03 @     0.97 r    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U95/Y (NOR2X4MTR)
                                                          0.02 @     0.99 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U94/Y (AOI21X8MTR)
                                                          0.04 @     1.02 r    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U79/Y (OAI21X8MTR)
                                                          0.03 @     1.05 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U48/Y (AOI21X8MTR)
                                                          0.04 @     1.09 r    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U1/Y (OAI21X8MTR)
                                                          0.02 @     1.11 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/GE_LT_GT_LE (float_adder_0_DW_cmp_6)
                                                          0.00       1.11 f    
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_cpts123/Y (INVX8MTR)
                                                          0.02 @     1.13 r    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_cpts120/Y (CLKNAND2X16MTR)
                                                          0.02 @     1.15 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_cpts119/Y (INVX24MTR)
                                                          0.02 @     1.18 r    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_place43/Y (INVX24MTR)
                                                          0.02 @     1.19 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_cpts124/Y (AO22X8MTR)
                                                          0.07 @     1.27 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_cpts125/Y (INVX12MTR)
                                                          0.02 @     1.28 r    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/I2[1] (float_adder_0_DP_OP_46_224_9810_0)
                                                          0.00       1.28 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U58/Y (XOR2X8MTR)
                                                          0.03 @     1.31 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U83/CO (ADDFHX4MTR)
                                                          0.10 @     1.41 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U65/CO (ADDFHX8MTR)
                                                          0.06 @     1.47 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U64/CO (ADDFHX8MTR)
                                                          0.06 @     1.53 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U66/CO (ADDFHX8MTR)
                                                          0.06 @     1.59 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U59/CO (ADDFHX8MTR)
                                                          0.06 @     1.64 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U70/CO (ADDFHX8MTR)
                                                          0.07 @     1.71 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U77/CO (ADDFHX8MTR)
                                                          0.06 @     1.77 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U76/CO (ADDFHX8MTR)
                                                          0.06 @     1.83 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U81/CO (ADDFHX8MTR)
                                                          0.06 @     1.89 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U80/CO (ADDFHX8MTR)
                                                          0.06 @     1.95 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U82/CO (ADDFHX8MTR)
                                                          0.06 @     2.01 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U71/CO (ADDFHX8MTR)
                                                          0.06 @     2.06 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U61/CO (ADDFHX8MTR)
                                                          0.06 @     2.12 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U62/CO (ADDFHX8MTR)
                                                          0.06 @     2.18 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U13/CO (ADDFHX8MTR)
                                                          0.06 @     2.24 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U60/CO (ADDFHX8MTR)
                                                          0.06 @     2.30 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U75/CO (ADDFHX8MTR)
                                                          0.06 @     2.36 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U74/CO (ADDFHX8MTR)
                                                          0.06 @     2.41 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U79/CO (ADDFHX8MTR)
                                                          0.06 @     2.47 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U78/CO (ADDFHX8MTR)
                                                          0.06 @     2.53 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U63/CO (ADDFHX8MTR)
                                                          0.06 @     2.59 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U68/CO (ADDFHX8MTR)
                                                          0.06 @     2.64 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U67/CO (ADDFHX8MTR)
                                                          0.07 @     2.71 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U73/CO (ADDFHX8MTR)
                                                          0.07 @     2.78 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U72/CO (ADDFHX8MTR)
                                                          0.06 @     2.83 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U86/S (ADDFHX4MTR)
                                                          0.05 @     2.89 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/O1[26] (float_adder_0_DP_OP_46_224_9810_0)
                                                          0.00       2.89 f    
  khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_26_/D (DFFHQX2MTR)
                                                          0.00 @     2.89 f    1.32
  data arrival time                                                  2.89      

  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (ideal)                             0.75       6.15      
  clock reconvergence pessimism                           0.00       6.15      
  clock uncertainty                                      -0.22       5.93      
  khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_26_/CK (DFFHQX2MTR)
                                                          0.00       5.93 r    
  library setup time                                     -0.07       5.87      
  data required time                                                 5.87      
  ------------------------------------------------------------------------------------
  data required time                                                 5.87      
  data arrival time                                                 -2.89      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        2.98      


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_bst
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (ideal)                             0.75       6.15      
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (DFFRQX1MTR)
                                                          0.00       6.15 r    1.32
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (DFFRQX1MTR)
                                                          0.24 @     6.39 f    1.32
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00       6.39 f    
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00       6.39 f    
  khu_sensor_top/sensor_core/U577/Y (AOI22X1MTR)          0.11 @     6.51 r    1.32
  khu_sensor_top/sensor_core/U551/Y (AOI32X1MTR)          0.08 @     6.58 f    1.32
  khu_sensor_top/sensor_core/U550/Y (NOR4X1MTR)           0.12 @     6.70 r    1.32
  khu_sensor_top/sensor_core/U540/Y (OAI211X1MTR)         0.08 @     6.79 f    1.32
  khu_sensor_top/sensor_core/U43/Y (AO2B2X1MTR)           0.16 @     6.94 f    1.32
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_2_/D (DFFRQX1MTR)
                                                          0.00 @     6.94 f    1.32
  data arrival time                                                  6.94      

  clock clk_half (rise edge)                             10.80      10.80      
  clock network delay (ideal)                             0.75      11.55      
  clock reconvergence pessimism                           0.00      11.55      
  clock uncertainty                                      -0.43      11.12      
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_2_/CK (DFFRQX1MTR)
                                                          0.00      11.12 r    
  library setup time                                     -0.02      11.10      
  data required time                                                11.10      
  ------------------------------------------------------------------------------------
  data required time                                                11.10      
  data arrival time                                                 -6.94      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        4.15      


GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Found antenna rule mode 1, diode mode 6:
        metal ratio 270, cut ratio 9,metal gate diffusion length based ratio 0 cut gate length based ratio 0    metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer V1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer V1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer M2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer V2: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer V2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer M3: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer V3: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer V3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer M4: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer W0: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer W0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer B1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer B1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer W1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer W1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer B2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer B2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer YT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer YT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer EA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer EA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer JT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer JT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer OA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer OA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer VV: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer VV: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer LB: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer LB: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :        reserve_space       
-connect_within_pins_by_layer_name                      :        {{M1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :        reshield            
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        true                
-default_gate_size                                      :        0.020000            
-diode_libcell_names                                    :        {{ANTENNAMTR} }     
-insert_diodes_during_routing                           :        true                
-repair_shorts_over_macros_effort_level                 :        low                 
-timing_driven                                          :        true                
-use_default_width_for_min_area_min_len_stub            :        true                

[Dr init] Elapsed real time: 0:00:04 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Dr init] Stage (MB): Used  126  Alloctr  126  Proc    0 
[Dr init] Total (MB): Used  131  Alloctr  132  Proc 2399 
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
Warning: MV-aware diode insertion is not enabled because vdd or vss type diodes are not defined. (MV-546a)
[INIT LEGALITY CHECKER] Elapsed real time: 0:00:00 
[INIT LEGALITY CHECKER] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[INIT LEGALITY CHECKER] Stage (MB): Used    0  Alloctr    0  Proc    0 
[INIT LEGALITY CHECKER] Total (MB): Used  132  Alloctr  133  Proc 2399 
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 50

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Note - message 'ZRT-325' limit (1) exceeded.  Remainder will be suppressed.
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 50: non-uniform partition
Routed  1/19 Partitions, Violations =   26
Routed  2/19 Partitions, Violations =   26
Routed  3/19 Partitions, Violations =   26
Routed  4/19 Partitions, Violations =   26
Routed  5/19 Partitions, Violations =   26
Routed  6/19 Partitions, Violations =   26
Routed  7/19 Partitions, Violations =   26
Routed  8/19 Partitions, Violations =   26
Routed  9/19 Partitions, Violations =   25
Routed  10/19 Partitions, Violations =  25
Routed  11/19 Partitions, Violations =  24
Routed  12/19 Partitions, Violations =  24
Routed  13/19 Partitions, Violations =  23
Routed  14/19 Partitions, Violations =  24
Routed  15/19 Partitions, Violations =  26
Routed  16/19 Partitions, Violations =  28
Routed  17/19 Partitions, Violations =  28
Routed  18/19 Partitions, Violations =  30
Routed  19/19 Partitions, Violations =  32

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      32
        @@@@ Total number of instance ports with antenna violations =   6

        Less than minimum edge length : 11
        Less than minimum width : 8
        Short : 13

[Iter 50] Elapsed real time: 0:00:06 
[Iter 50] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 50] Stage (MB): Used  134  Alloctr  134  Proc    0 
[Iter 50] Total (MB): Used  138  Alloctr  139  Proc 2399 

End DR iteration 50 with 19 parts

Start DR iteration 51: non-uniform partition
Routed  1/19 Partitions, Violations =   31
Routed  2/19 Partitions, Violations =   31
Routed  3/19 Partitions, Violations =   31
Routed  4/19 Partitions, Violations =   30
Routed  5/19 Partitions, Violations =   28
Routed  6/19 Partitions, Violations =   26
Routed  7/19 Partitions, Violations =   26
Routed  8/19 Partitions, Violations =   26
Routed  9/19 Partitions, Violations =   27
Routed  10/19 Partitions, Violations =  27
Routed  11/19 Partitions, Violations =  28
Routed  12/19 Partitions, Violations =  30
Routed  13/19 Partitions, Violations =  32
Routed  14/19 Partitions, Violations =  32
Routed  15/19 Partitions, Violations =  32
Routed  16/19 Partitions, Violations =  32
Routed  17/19 Partitions, Violations =  32
Routed  18/19 Partitions, Violations =  32
Routed  19/19 Partitions, Violations =  32

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      32
        @@@@ Total number of instance ports with antenna violations =   6

        Less than minimum edge length : 11
        Less than minimum width : 8
        Short : 13

[Iter 51] Elapsed real time: 0:00:07 
[Iter 51] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:07
[Iter 51] Stage (MB): Used  134  Alloctr  134  Proc    0 
[Iter 51] Total (MB): Used  138  Alloctr  139  Proc 2399 

End DR iteration 51 with 19 parts

Start DR iteration 52: non-uniform partition
Routed  1/19 Partitions, Violations =   32
Routed  2/19 Partitions, Violations =   32
Routed  3/19 Partitions, Violations =   32
Routed  4/19 Partitions, Violations =   32
Routed  5/19 Partitions, Violations =   31
Routed  6/19 Partitions, Violations =   29
Routed  7/19 Partitions, Violations =   28
Routed  8/19 Partitions, Violations =   28
Routed  9/19 Partitions, Violations =   29
Routed  10/19 Partitions, Violations =  29
Routed  11/19 Partitions, Violations =  30
Routed  12/19 Partitions, Violations =  32
Routed  13/19 Partitions, Violations =  34
Routed  14/19 Partitions, Violations =  34
Routed  15/19 Partitions, Violations =  34
Routed  16/19 Partitions, Violations =  34
Routed  17/19 Partitions, Violations =  34
Routed  18/19 Partitions, Violations =  34
Routed  19/19 Partitions, Violations =  34

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      34
        @@@@ Total number of instance ports with antenna violations =   6

        Less than minimum edge length : 12
        Less than minimum width : 9
        Short : 13

[Iter 52] Elapsed real time: 0:00:07 
[Iter 52] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 52] Stage (MB): Used  134  Alloctr  134  Proc    0 
[Iter 52] Total (MB): Used  138  Alloctr  139  Proc 2399 

End DR iteration 52 with 19 parts

Start DR iteration 53: non-uniform partition
Routed  1/19 Partitions, Violations =   34
Routed  2/19 Partitions, Violations =   34
Routed  3/19 Partitions, Violations =   32
Routed  4/19 Partitions, Violations =   32
Routed  5/19 Partitions, Violations =   32
Routed  6/19 Partitions, Violations =   32
Routed  7/19 Partitions, Violations =   32
Routed  8/19 Partitions, Violations =   32
Routed  9/19 Partitions, Violations =   32
Routed  10/19 Partitions, Violations =  32
Routed  11/19 Partitions, Violations =  31
Routed  12/19 Partitions, Violations =  32
Routed  13/19 Partitions, Violations =  34
Routed  14/19 Partitions, Violations =  34
Routed  15/19 Partitions, Violations =  34
Routed  16/19 Partitions, Violations =  34
Routed  17/19 Partitions, Violations =  34
Routed  18/19 Partitions, Violations =  34
Routed  19/19 Partitions, Violations =  34

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      34
        @@@@ Total number of instance ports with antenna violations =   6

        Less than minimum edge length : 11
        Less than minimum width : 10
        Short : 13

[Iter 53] Elapsed real time: 0:00:08 
[Iter 53] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 53] Stage (MB): Used  134  Alloctr  134  Proc    0 
[Iter 53] Total (MB): Used  138  Alloctr  139  Proc 2399 

End DR iteration 53 with 19 parts

Start DR iteration 54: non-uniform partition
Routed  1/19 Partitions, Violations =   33
Routed  2/19 Partitions, Violations =   33
Routed  3/19 Partitions, Violations =   33
Routed  4/19 Partitions, Violations =   31
Routed  5/19 Partitions, Violations =   30
Routed  6/19 Partitions, Violations =   29
Routed  7/19 Partitions, Violations =   27
Routed  8/19 Partitions, Violations =   27
Routed  9/19 Partitions, Violations =   27
Routed  10/19 Partitions, Violations =  27
Routed  11/19 Partitions, Violations =  26
Routed  12/19 Partitions, Violations =  28
Routed  13/19 Partitions, Violations =  29
Routed  14/19 Partitions, Violations =  29
Routed  15/19 Partitions, Violations =  29
Routed  16/19 Partitions, Violations =  29
Routed  17/19 Partitions, Violations =  29
Routed  18/19 Partitions, Violations =  29
Routed  19/19 Partitions, Violations =  29

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      29
        @@@@ Total number of instance ports with antenna violations =   6

        Less than minimum edge length : 10
        Less than minimum width : 6
        Short : 13

[Iter 54] Elapsed real time: 0:00:09 
[Iter 54] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 54] Stage (MB): Used  134  Alloctr  134  Proc    0 
[Iter 54] Total (MB): Used  138  Alloctr  139  Proc 2399 

End DR iteration 54 with 19 parts

        @@@@ Total nets not meeting constraints =       6

Stop DR since not converging

[DR] Elapsed real time: 0:00:09 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DR] Stage (MB): Used  118  Alloctr  118  Proc    0 
[DR] Total (MB): Used  122  Alloctr  123  Proc 2399 
[DR: Done] Elapsed real time: 0:00:09 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DR: Done] Stage (MB): Used  118  Alloctr  118  Proc    0 
[DR: Done] Total (MB): Used  122  Alloctr  123  Proc 2399 

DR finished with 1 open nets, of which 0 are frozen

DR finished with 29 violations and 6 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      29
        Less than minimum edge length : 10
        Less than minimum width : 6
        Short : 13



Total Wire Length =                    1233834 micron
Total Number of Contacts =             275790
Total Number of Wires =                225953
Total Number of PtConns =              3808
Total Number of Routed Wires =       225953
Total Routed Wire Length =           1233204 micron
Total Number of Routed Contacts =       275790
        Layer                M1 :      21041 micron
        Layer                M2 :     328106 micron
        Layer                M3 :     506338 micron
        Layer                M4 :     189822 micron
        Layer                B1 :     124084 micron
        Layer                B2 :      54864 micron
        Layer                EA :       9579 micron
        Layer                OA :          0 micron
        Layer                LB :          0 micron
        Via                via6 :        403
        Via            via6_1x2 :        220
        Via            via6_2x1 :         17
        Via                via5 :       2269
        Via            via5_2x1 :       2525
        Via            via5_1x2 :         18
        Via                via4 :        228
        Via            via4_2x1 :        547
        Via            via4_1x2 :       6173
        Via                via3 :        417
        Via            via3_2x1 :      26628
        Via       via3(rot)_2x1 :          2
        Via            via3_1x2 :       2205
        Via      via3v(rot)_2x1 :       1664
        Via           via3v_1x2 :          3
        Via      via3v(rot)_1x2 :          1
        Via                via2 :       1629
        Via               via2v :          1
        Via               via2h :          6
        Via        via2_fat_2x2 :          1
        Via   via2_fat(rot)_4x1 :          1
        Via            via2_1x2 :      91701
        Via       via2(rot)_2x1 :          7
        Via       via2(rot)_1x2 :          5
        Via            via2_2x1 :      19621
        Via           via2v_1x2 :        569
        Via      via2v(rot)_2x1 :        171
        Via      via2v(rot)_1x2 :         55
        Via           via2v_2x1 :          3
        Via                via1 :      18892
        Via           via1(rot) :       3430
        Via               via1v :      11239
        Via               via1h :       1980
        Via          via1h(rot) :      24030
        Via        via1_fat_1x4 :          1
        Via            via1_2x1 :       8677
        Via       via1(rot)_1x2 :       2624
        Via       via1(rot)_2x1 :         52
        Via            via1_1x2 :       7248
        Via           via1v_1x2 :      36004
        Via      via1v(rot)_2x1 :       1856
        Via      via1v(rot)_1x2 :       2431
        Via           via1v_2x1 :        236

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 76.60% (211266 / 275790 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59571   vias)
    Layer V2         = 98.56% (112134 / 113770  vias)
        Weight 1     = 98.56% (112134  vias)
        Un-optimized =  1.44% (1636    vias)
    Layer V3         = 98.65% (30503  / 30920   vias)
        Weight 1     = 98.65% (30503   vias)
        Un-optimized =  1.35% (417     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
  Total double via conversion rate    = 76.60% (211266 / 275790 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
    Layer V2         = 98.56% (112134 / 113770  vias)
    Layer V3         = 98.65% (30503  / 30920   vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
    Layer YT         = 37.03% (237    / 640     vias)
 
  The optimized via conversion rate based on total routed via count = 76.60% (211266 / 275790 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59571   vias)
    Layer V2         = 98.56% (112134 / 113770  vias)
        Weight 1     = 98.56% (112134  vias)
        Un-optimized =  1.44% (1636    vias)
    Layer V3         = 98.65% (30503  / 30920   vias)
        Weight 1     = 98.65% (30503   vias)
        Un-optimized =  1.35% (417     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 

Total number of nets = 33684
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 29
Total number of antenna violations = 6
Total number of voltage-area violations = no voltage-areas defined
SPCL ECO: Found 13 DRCs across 8 nets that will be rerouted.
Num of special eco nets = 8
[SPCL ECO: Init] Elapsed real time: 0:00:00 
[SPCL ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SPCL ECO: Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: Init] Total (MB): Used  122  Alloctr  123  Proc 2399 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  126  Alloctr  127  Proc 2399 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :        reserve_space       
-connect_within_pins_by_layer_name                      :        {{M1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :        reshield            
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Tech Data] Total (MB): Used  180  Alloctr  182  Proc 2399 
Net statistics:
Total number of nets     = 33684
Number of nets to route  = 8
Number of single or zero port nets = 7
Number of nets with min-layer-mode soft = 447
Number of nets with min-layer-mode soft-cost-medium = 447
Number of nets with max-layer-mode soft = 38
Number of nets with max-layer-mode soft-cost-medium = 38
Number of nets with max-layer-mode hard = 409
4 nets are partially connected,
 of which 4 are detail routed and 0 are global routed.
33668 nets are fully connected,
 of which 33668 are detail routed and 0 are global routed.
231 nets have non-default rule shield_65nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build All Nets] Total (MB): Used  191  Alloctr  193  Proc 2399 
Average gCell capacity  3.60     on layer (1)    M1
Average gCell capacity  5.20     on layer (2)    M2
Average gCell capacity  5.35     on layer (3)    M3
Average gCell capacity  5.30     on layer (4)    M4
Average gCell capacity  2.92     on layer (5)    B1
Average gCell capacity  2.64     on layer (6)    B2
Average gCell capacity  1.35     on layer (7)    EA
Average gCell capacity  0.59     on layer (8)    OA
Average gCell capacity  0.00     on layer (9)    LB
Average number of tracks per gCell 8.00  on layer (1)    M1
Average number of tracks per gCell 8.00  on layer (2)    M2
Average number of tracks per gCell 8.00  on layer (3)    M3
Average number of tracks per gCell 8.00  on layer (4)    M4
Average number of tracks per gCell 4.00  on layer (5)    B1
Average number of tracks per gCell 4.00  on layer (6)    B2
Average number of tracks per gCell 2.00  on layer (7)    EA
Average number of tracks per gCell 0.67  on layer (8)    OA
Average number of tracks per gCell 0.42  on layer (9)    LB
Number of gCells = 6890625
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   -2  Alloctr   13  Proc    0 
[End of Build Congestion map] Total (MB): Used  189  Alloctr  207  Proc 2399 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Build Data] Total (MB): Used  192  Alloctr  209  Proc 2399 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    3  Alloctr    2  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  192  Alloctr  209  Proc 2399 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  192  Alloctr  209  Proc 2399 
Initial. Routing result:
Initial. Both Dirs: Overflow =   312 Max = 4 GRCs =   246 (0.02%)
Initial. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. V routing: Overflow =   309 Max = 4 (GRCs =  5) GRCs =   243 (0.03%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   305 Max = 4 (GRCs =  5) GRCs =   239 (0.03%)
Initial. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
Initial. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. 1(12.5 %) of nets did not connect.
Initial. Total Wire Length = 2088.20
Initial. Layer M1 wire length = 251.90
Initial. Layer M2 wire length = 835.08
Initial. Layer M3 wire length = 998.02
Initial. Layer M4 wire length = 3.19
Initial. Layer B1 wire length = 0.00
Initial. Layer B2 wire length = 0.00
Initial. Layer EA wire length = 0.00
Initial. Layer OA wire length = 0.00
Initial. Layer LB wire length = 0.00
Initial. Total Number of Contacts = 38
Initial. Via via1 count = 9
Initial. Via via2 count = 27
Initial. Via via3 count = 2
Initial. Via via4 count = 0
Initial. Via via5 count = 0
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. Via viatop count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  192  Alloctr  209  Proc 2399 
phase1. Routing result:
phase1. Both Dirs: Overflow =   312 Max = 4 GRCs =   246 (0.02%)
phase1. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. V routing: Overflow =   309 Max = 4 (GRCs =  5) GRCs =   243 (0.03%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   305 Max = 4 (GRCs =  5) GRCs =   239 (0.03%)
phase1. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. 1(12.5 %) of nets did not connect.
phase1. Total Wire Length = 2089.80
phase1. Layer M1 wire length = 180.80
phase1. Layer M2 wire length = 834.27
phase1. Layer M3 wire length = 1071.54
phase1. Layer M4 wire length = 3.19
phase1. Layer B1 wire length = 0.00
phase1. Layer B2 wire length = 0.00
phase1. Layer EA wire length = 0.00
phase1. Layer OA wire length = 0.00
phase1. Layer LB wire length = 0.00
phase1. Total Number of Contacts = 37
phase1. Via via1 count = 7
phase1. Via via2 count = 28
phase1. Via via3 count = 2
phase1. Via via4 count = 0
phase1. Via via5 count = 0
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. Via viatop count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  192  Alloctr  209  Proc 2399 
phase2. Routing result:
phase2. Both Dirs: Overflow =   312 Max = 4 GRCs =   246 (0.02%)
phase2. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. V routing: Overflow =   309 Max = 4 (GRCs =  5) GRCs =   243 (0.03%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =   305 Max = 4 (GRCs =  5) GRCs =   239 (0.03%)
phase2. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase2. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. 1(12.5 %) of nets did not connect.
phase2. Total Wire Length = 2089.80
phase2. Layer M1 wire length = 180.80
phase2. Layer M2 wire length = 834.27
phase2. Layer M3 wire length = 1071.54
phase2. Layer M4 wire length = 3.19
phase2. Layer B1 wire length = 0.00
phase2. Layer B2 wire length = 0.00
phase2. Layer EA wire length = 0.00
phase2. Layer OA wire length = 0.00
phase2. Layer LB wire length = 0.00
phase2. Total Number of Contacts = 37
phase2. Via via1 count = 7
phase2. Via via2 count = 28
phase2. Via via3 count = 2
phase2. Via via4 count = 0
phase2. Via via5 count = 0
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. Via viatop count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  192  Alloctr  209  Proc 2399 

Congestion utilization per direction:
Average vertical track utilization   =  4.20 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization =  4.77 %
Peak    horizontal track utilization = 80.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -41  Alloctr  -55  Proc    0 
[GR: Done] Total (MB): Used  177  Alloctr  178  Proc 2399 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used   50  Alloctr   50  Proc    0 
[GR: Done] Total (MB): Used  177  Alloctr  178  Proc 2399 
Warning: Shape {1080060 1216660 1080160 1285685} on layer M2 is not on min manufacturing grid. Snap it to {1080060 1216660 1080160 1285690}. The shape belongs to Net: TIEHIMTR_U213_net. (ZRT-543)
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  127  Alloctr  128  Proc 2399 
[SPCL ECO: GR] Elapsed real time: 0:00:03 
[SPCL ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[SPCL ECO: GR] Stage (MB): Used    4  Alloctr    4  Proc    0 
[SPCL ECO: GR] Total (MB): Used  127  Alloctr  128  Proc 2399 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :        reserve_space       
-connect_within_pins_by_layer_name                      :        {{M1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :        reshield            
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used  127  Alloctr  128  Proc 2399 

Start initial assignment
Routed partition 1/7       
Routed partition 2/7       
Routed partition 3/7       
Routed partition 4/7       
Routed partition 5/7       
Routed partition 6/7       
Routed partition 7/7       

Number of wires with overlap after iteration 0 = 64 of 120


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  128  Alloctr  129  Proc 2399 

Reroute to fix overlaps
Routed partition 1/7       
Routed partition 2/7       
Routed partition 3/7       
Routed partition 4/7       
Routed partition 5/7       
Routed partition 6/7       
Routed partition 7/7       

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  128  Alloctr  129  Proc 2399 

Number of wires with overlap after iteration 1 = 24 of 96


Wire length and via report:
---------------------------
Number of M1 wires: 1            CONT1: 0
Number of M2 wires: 52           via1: 7
Number of M3 wires: 41           via2: 47
Number of M4 wires: 2            via3: 4
Number of B1 wires: 0            via4: 0
Number of B2 wires: 0            via5: 0
Number of EA wires: 0            via6: 0
Number of OA wires: 0            via7: 0
Number of LB wires: 0            viatop: 0
Total number of wires: 96                vias: 58

Total M1 wire length: 180.8
Total M2 wire length: 837.2
Total M3 wire length: 1067.8
Total M4 wire length: 3.3
Total B1 wire length: 0.0
Total B2 wire length: 0.0
Total EA wire length: 0.0
Total OA wire length: 0.0
Total LB wire length: 0.0
Total wire length: 2089.1

Longest M1 wire length: 180.8
Longest M2 wire length: 128.3
Longest M3 wire length: 161.6
Longest M4 wire length: 2.8
Longest B1 wire length: 0.0
Longest B2 wire length: 0.0
Longest EA wire length: 0.0
Longest OA wire length: 0.0
Longest LB wire length: 0.0

Warning: Shape {243215 1288029 243315 1288260} on layer M2 is not on min manufacturing grid. Snap it to {243215 1288025 243315 1288260}. The shape belongs to Net: TIEHIMTR_U214_net. (ZRT-543)
Warning: Shape {1003215 1288029 1003315 1288260} on layer M2 is not on min manufacturing grid. Snap it to {1003215 1288025 1003315 1288260}. The shape belongs to Net: TIEHIMTR_U213_net. (ZRT-543)

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  123  Alloctr  124  Proc 2399 
[SPCL ECO: CDR] Elapsed real time: 0:00:03 
[SPCL ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[SPCL ECO: CDR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: CDR] Total (MB): Used  123  Alloctr  124  Proc 2399 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :        reserve_space       
-connect_within_pins_by_layer_name                      :        {{M1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :        reshield            
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        true                
-default_gate_size                                      :        0.020000            
-diode_libcell_names                                    :        {{ANTENNAMTR} }     
-insert_diodes_during_routing                           :        true                
-repair_shorts_over_macros_effort_level                 :        low                 
-use_default_width_for_min_area_min_len_stub            :        true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.

Begin ECO DRC check ...

Checked 1/484 Partitions, Violations =  29
Checked 19/484 Partitions, Violations = 29
Checked 38/484 Partitions, Violations = 29
Checked 57/484 Partitions, Violations = 29
Checked 76/484 Partitions, Violations = 37
Checked 95/484 Partitions, Violations = 37
Checked 114/484 Partitions, Violations =        37
Checked 133/484 Partitions, Violations =        37
Checked 152/484 Partitions, Violations =        37
Checked 171/484 Partitions, Violations =        37
Checked 190/484 Partitions, Violations =        45
Checked 209/484 Partitions, Violations =        63
Checked 228/484 Partitions, Violations =        63
Checked 247/484 Partitions, Violations =        67
Checked 266/484 Partitions, Violations =        67
Checked 285/484 Partitions, Violations =        67
Checked 304/484 Partitions, Violations =        67
Checked 323/484 Partitions, Violations =        67
Checked 342/484 Partitions, Violations =        67
Checked 361/484 Partitions, Violations =        67
Checked 380/484 Partitions, Violations =        67
Checked 399/484 Partitions, Violations =        67
Checked 418/484 Partitions, Violations =        67
Checked 437/484 Partitions, Violations =        67
Checked 456/484 Partitions, Violations =        84
Checked 475/484 Partitions, Violations =        86

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      86

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  139  Alloctr  140  Proc 2399 

Total Wire Length =                    1233835 micron
Total Number of Contacts =             275787
Total Number of Wires =                225966
Total Number of PtConns =              3806
Total Number of Routed Wires =       225966
Total Routed Wire Length =           1233206 micron
Total Number of Routed Contacts =       275787
        Layer                M1 :      21041 micron
        Layer                M2 :     328104 micron
        Layer                M3 :     506339 micron
        Layer                M4 :     189825 micron
        Layer                B1 :     124084 micron
        Layer                B2 :      54864 micron
        Layer                EA :       9579 micron
        Layer                OA :          0 micron
        Layer                LB :          0 micron
        Via                via6 :        403
        Via            via6_1x2 :        220
        Via            via6_2x1 :         17
        Via                via5 :       2269
        Via            via5_2x1 :       2525
        Via            via5_1x2 :         18
        Via                via4 :        228
        Via            via4_2x1 :        547
        Via            via4_1x2 :       6173
        Via                via3 :        419
        Via            via3_2x1 :      26628
        Via       via3(rot)_2x1 :          2
        Via            via3_1x2 :       2205
        Via      via3v(rot)_2x1 :       1664
        Via           via3v_1x2 :          3
        Via      via3v(rot)_1x2 :          1
        Via                via2 :       1628
        Via               via2h :          4
        Via        via2_fat_2x2 :          1
        Via   via2_fat(rot)_4x1 :          1
        Via            via2_1x2 :      91700
        Via       via2(rot)_2x1 :          7
        Via       via2(rot)_1x2 :          5
        Via            via2_2x1 :      19621
        Via           via2v_1x2 :        569
        Via      via2v(rot)_2x1 :        171
        Via      via2v(rot)_1x2 :         55
        Via           via2v_2x1 :          3
        Via                via1 :      18892
        Via           via1(rot) :       3430
        Via               via1v :      11239
        Via               via1h :       1980
        Via          via1h(rot) :      24030
        Via        via1_fat_1x4 :          1
        Via            via1_2x1 :       8677
        Via       via1(rot)_1x2 :       2624
        Via       via1(rot)_2x1 :         52
        Via            via1_1x2 :       7248
        Via           via1v_1x2 :      36004
        Via      via1v(rot)_2x1 :       1856
        Via      via1v(rot)_1x2 :       2431
        Via           via1v_2x1 :        236

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 76.60% (211265 / 275787 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59571   vias)
    Layer V2         = 98.57% (112133 / 113765  vias)
        Weight 1     = 98.57% (112133  vias)
        Un-optimized =  1.43% (1632    vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
        Weight 1     = 98.64% (30503   vias)
        Un-optimized =  1.36% (419     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
  Total double via conversion rate    = 76.60% (211265 / 275787 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
    Layer V2         = 98.57% (112133 / 113765  vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
    Layer YT         = 37.03% (237    / 640     vias)
 
  The optimized via conversion rate based on total routed via count = 76.60% (211265 / 275787 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59571   vias)
    Layer V2         = 98.57% (112133 / 113765  vias)
        Weight 1     = 98.57% (112133  vias)
        Un-optimized =  1.43% (1632    vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
        Weight 1     = 98.64% (30503   vias)
        Un-optimized =  1.36% (419     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  139  Alloctr  141  Proc 2399 
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 0: non-uniform partition
Routed  1/20 Partitions, Violations =   76
Routed  2/20 Partitions, Violations =   69
Routed  3/20 Partitions, Violations =   62
Routed  4/20 Partitions, Violations =   54
Routed  5/20 Partitions, Violations =   47
Routed  6/20 Partitions, Violations =   42
Routed  7/20 Partitions, Violations =   39
Routed  8/20 Partitions, Violations =   39
Routed  9/20 Partitions, Violations =   39
Routed  10/20 Partitions, Violations =  39
Routed  11/20 Partitions, Violations =  39
Routed  12/20 Partitions, Violations =  39
Routed  13/20 Partitions, Violations =  40
Routed  14/20 Partitions, Violations =  39
Routed  15/20 Partitions, Violations =  40
Routed  16/20 Partitions, Violations =  38
Routed  17/20 Partitions, Violations =  36
Routed  18/20 Partitions, Violations =  35
Routed  19/20 Partitions, Violations =  33
Routed  20/20 Partitions, Violations =  32

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      32
        @@@@ Total number of instance ports with antenna violations =   2

        Less than minimum edge length : 10
        Less than minimum width : 9
        Short : 13

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used  139  Alloctr  140  Proc 2399 

End DR iteration 0 with 20 parts

Start DR iteration 1: non-uniform partition
Routed  1/14 Partitions, Violations =   32
Routed  2/14 Partitions, Violations =   31
Routed  3/14 Partitions, Violations =   31
Routed  4/14 Partitions, Violations =   31
Routed  5/14 Partitions, Violations =   30
Routed  6/14 Partitions, Violations =   30
Routed  7/14 Partitions, Violations =   30
Routed  8/14 Partitions, Violations =   30
Routed  9/14 Partitions, Violations =   30
Routed  10/14 Partitions, Violations =  30
Routed  11/14 Partitions, Violations =  33
Routed  12/14 Partitions, Violations =  35
Routed  13/14 Partitions, Violations =  35
Routed  14/14 Partitions, Violations =  35

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      35
        @@@@ Total number of instance ports with antenna violations =   1

        Less than minimum area : 1
        Less than minimum edge length : 12
        Less than minimum width : 9
        Short : 13

[Iter 1] Elapsed real time: 0:00:01 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 1] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used  139  Alloctr  140  Proc 2399 

End DR iteration 1 with 14 parts

Start DR iteration 2: non-uniform partition
Routed  1/14 Partitions, Violations =   35
Routed  2/14 Partitions, Violations =   33
Routed  3/14 Partitions, Violations =   32
Routed  4/14 Partitions, Violations =   31
Routed  5/14 Partitions, Violations =   29
Routed  6/14 Partitions, Violations =   28
Routed  7/14 Partitions, Violations =   28
Routed  8/14 Partitions, Violations =   27
Routed  9/14 Partitions, Violations =   26
Routed  10/14 Partitions, Violations =  26
Routed  11/14 Partitions, Violations =  26
Routed  12/14 Partitions, Violations =  27
Routed  13/14 Partitions, Violations =  29
Routed  14/14 Partitions, Violations =  29

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      29
        @@@@ Total number of instance ports with antenna violations =   1

        Less than minimum edge length : 11
        Less than minimum width : 5
        Short : 13

[Iter 2] Elapsed real time: 0:00:01 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 2] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 2] Total (MB): Used  139  Alloctr  140  Proc 2399 

End DR iteration 2 with 14 parts

Start DR iteration 3: non-uniform partition
Routed  1/14 Partitions, Violations =   29
Routed  2/14 Partitions, Violations =   29
Routed  3/14 Partitions, Violations =   29
Routed  4/14 Partitions, Violations =   28
Routed  5/14 Partitions, Violations =   26
Routed  6/14 Partitions, Violations =   45
Routed  7/14 Partitions, Violations =   46
Routed  8/14 Partitions, Violations =   46
Routed  9/14 Partitions, Violations =   46
Routed  10/14 Partitions, Violations =  47
Routed  11/14 Partitions, Violations =  46
Routed  12/14 Partitions, Violations =  48
Routed  13/14 Partitions, Violations =  50
Routed  14/14 Partitions, Violations =  50

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      50
        @@@@ Total number of instance ports with antenna violations =   1

        Less than minimum edge length : 11
        Less than minimum width : 8
        Short : 13
        Internal-only types : 18

[Iter 3] Elapsed real time: 0:00:01 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 3] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 3] Total (MB): Used  139  Alloctr  140  Proc 2399 

End DR iteration 3 with 14 parts

Start DR iteration 4: non-uniform partition
Routed  1/15 Partitions, Violations =   49
Routed  2/15 Partitions, Violations =   47
Routed  3/15 Partitions, Violations =   46
Routed  4/15 Partitions, Violations =   45
Routed  5/15 Partitions, Violations =   44
Routed  6/15 Partitions, Violations =   44
Routed  7/15 Partitions, Violations =   43
Routed  8/15 Partitions, Violations =   43
Routed  9/15 Partitions, Violations =   25
Routed  10/15 Partitions, Violations =  25
Routed  11/15 Partitions, Violations =  26
Routed  12/15 Partitions, Violations =  27
Routed  13/15 Partitions, Violations =  28
Routed  14/15 Partitions, Violations =  28
Routed  15/15 Partitions, Violations =  28

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      28
        @@@@ Total number of instance ports with antenna violations =   1

        Less than minimum edge length : 11
        Less than minimum width : 4
        Short : 13

[Iter 4] Elapsed real time: 0:00:02 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 4] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 4] Total (MB): Used  139  Alloctr  140  Proc 2399 

End DR iteration 4 with 15 parts

Start DR iteration 5: non-uniform partition
Routed  1/14 Partitions, Violations =   26
Routed  2/14 Partitions, Violations =   25
Routed  3/14 Partitions, Violations =   25
Routed  4/14 Partitions, Violations =   25
Routed  5/14 Partitions, Violations =   25
Routed  6/14 Partitions, Violations =   25
Routed  7/14 Partitions, Violations =   25
Routed  8/14 Partitions, Violations =   26
Routed  9/14 Partitions, Violations =   27
Routed  10/14 Partitions, Violations =  27
Routed  11/14 Partitions, Violations =  26
Routed  12/14 Partitions, Violations =  26
Routed  13/14 Partitions, Violations =  28
Routed  14/14 Partitions, Violations =  28

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      28
        @@@@ Total number of instance ports with antenna violations =   1

        Less than minimum edge length : 10
        Less than minimum width : 5
        Short : 13

[Iter 5] Elapsed real time: 0:00:02 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 5] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 5] Total (MB): Used  139  Alloctr  140  Proc 2399 

End DR iteration 5 with 14 parts

        @@@@ Total nets not meeting constraints =       1

Stop DR since reached max number of iterations


Nets that have been changed:
Net 1 = TIEHIMTR_U210_net
Net 2 = TIEHIMTR_U211_net
Net 3 = TIEHIMTR_U212_net
Net 4 = TIEHIMTR_U213_net
Net 5 = TIEHIMTR_U214_net
Net 6 = TIEHIMTR_U205_net
Net 7 = TIEHIMTR_U206_net
Net 8 = TIEHIMTR_U208_net
Total number of changed nets = 8 (out of 33684)

[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  123  Alloctr  124  Proc 2399 
[SPCL ECO: DR] Elapsed real time: 0:00:06 
[SPCL ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[SPCL ECO: DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: DR] Total (MB): Used  123  Alloctr  124  Proc 2399 

SPCL ECO Route finished with 1 open nets, of which 0 are frozen

SPCL ECO Route finished with 28 violations and 1 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      28
        Less than minimum edge length : 10
        Less than minimum width : 5
        Short : 13



Total Wire Length =                    1233834 micron
Total Number of Contacts =             275792
Total Number of Wires =                225981
Total Number of PtConns =              3807
Total Number of Routed Wires =       225981
Total Routed Wire Length =           1233204 micron
Total Number of Routed Contacts =       275792
        Layer                M1 :      21053 micron
        Layer                M2 :     328108 micron
        Layer                M3 :     506322 micron
        Layer                M4 :     189824 micron
        Layer                B1 :     124084 micron
        Layer                B2 :      54864 micron
        Layer                EA :       9579 micron
        Layer                OA :          0 micron
        Layer                LB :          0 micron
        Via                via6 :        403
        Via            via6_1x2 :        220
        Via            via6_2x1 :         17
        Via                via5 :       2269
        Via            via5_2x1 :       2525
        Via            via5_1x2 :         18
        Via                via4 :        228
        Via            via4_2x1 :        547
        Via            via4_1x2 :       6173
        Via                via3 :        419
        Via            via3_2x1 :      26628
        Via       via3(rot)_2x1 :          2
        Via            via3_1x2 :       2205
        Via      via3v(rot)_2x1 :       1664
        Via           via3v_1x2 :          3
        Via      via3v(rot)_1x2 :          1
        Via                via2 :       1629
        Via               via2v :          1
        Via               via2h :          5
        Via        via2_fat_2x2 :          1
        Via   via2_fat(rot)_4x1 :          1
        Via            via2_1x2 :      91700
        Via       via2(rot)_2x1 :          7
        Via       via2(rot)_1x2 :          5
        Via            via2_2x1 :      19621
        Via           via2v_1x2 :        569
        Via      via2v(rot)_2x1 :        171
        Via      via2v(rot)_1x2 :         55
        Via           via2v_2x1 :          3
        Via                via1 :      18894
        Via           via1(rot) :       3430
        Via               via1v :      11239
        Via               via1h :       1980
        Via          via1h(rot) :      24030
        Via        via1_fat_1x4 :          1
        Via            via1_2x1 :       8677
        Via       via1(rot)_1x2 :       2624
        Via       via1(rot)_2x1 :         52
        Via            via1_1x2 :       7248
        Via           via1v_1x2 :      36004
        Via      via1v(rot)_2x1 :       1856
        Via      via1v(rot)_1x2 :       2431
        Via           via1v_2x1 :        236

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 76.60% (211265 / 275792 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59573   vias)
    Layer V2         = 98.56% (112133 / 113768  vias)
        Weight 1     = 98.56% (112133  vias)
        Un-optimized =  1.44% (1635    vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
        Weight 1     = 98.64% (30503   vias)
        Un-optimized =  1.36% (419     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
  Total double via conversion rate    = 76.60% (211265 / 275792 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
    Layer V2         = 98.56% (112133 / 113768  vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
    Layer YT         = 37.03% (237    / 640     vias)
 
  The optimized via conversion rate based on total routed via count = 76.60% (211265 / 275792 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59573   vias)
    Layer V2         = 98.56% (112133 / 113768  vias)
        Weight 1     = 98.56% (112133  vias)
        Un-optimized =  1.44% (1635    vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
        Weight 1     = 98.64% (30503   vias)
        Un-optimized =  1.36% (419     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 

Total number of nets = 33684
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 28
Total number of antenna violations = 1
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1233834 micron
Total Number of Contacts =             275792
Total Number of Wires =                225981
Total Number of PtConns =              3807
Total Number of Routed Wires =       225981
Total Routed Wire Length =           1233204 micron
Total Number of Routed Contacts =       275792
        Layer                M1 :      21053 micron
        Layer                M2 :     328108 micron
        Layer                M3 :     506322 micron
        Layer                M4 :     189824 micron
        Layer                B1 :     124084 micron
        Layer                B2 :      54864 micron
        Layer                EA :       9579 micron
        Layer                OA :          0 micron
        Layer                LB :          0 micron
        Via                via6 :        403
        Via            via6_1x2 :        220
        Via            via6_2x1 :         17
        Via                via5 :       2269
        Via            via5_2x1 :       2525
        Via            via5_1x2 :         18
        Via                via4 :        228
        Via            via4_2x1 :        547
        Via            via4_1x2 :       6173
        Via                via3 :        419
        Via            via3_2x1 :      26628
        Via       via3(rot)_2x1 :          2
        Via            via3_1x2 :       2205
        Via      via3v(rot)_2x1 :       1664
        Via           via3v_1x2 :          3
        Via      via3v(rot)_1x2 :          1
        Via                via2 :       1629
        Via               via2v :          1
        Via               via2h :          5
        Via        via2_fat_2x2 :          1
        Via   via2_fat(rot)_4x1 :          1
        Via            via2_1x2 :      91700
        Via       via2(rot)_2x1 :          7
        Via       via2(rot)_1x2 :          5
        Via            via2_2x1 :      19621
        Via           via2v_1x2 :        569
        Via      via2v(rot)_2x1 :        171
        Via      via2v(rot)_1x2 :         55
        Via           via2v_2x1 :          3
        Via                via1 :      18894
        Via           via1(rot) :       3430
        Via               via1v :      11239
        Via               via1h :       1980
        Via          via1h(rot) :      24030
        Via        via1_fat_1x4 :          1
        Via            via1_2x1 :       8677
        Via       via1(rot)_1x2 :       2624
        Via       via1(rot)_2x1 :         52
        Via            via1_1x2 :       7248
        Via           via1v_1x2 :      36004
        Via      via1v(rot)_2x1 :       1856
        Via      via1v(rot)_1x2 :       2431
        Via           via1v_2x1 :        236

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 76.60% (211265 / 275792 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59573   vias)
    Layer V2         = 98.56% (112133 / 113768  vias)
        Weight 1     = 98.56% (112133  vias)
        Un-optimized =  1.44% (1635    vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
        Weight 1     = 98.64% (30503   vias)
        Un-optimized =  1.36% (419     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
  Total double via conversion rate    = 76.60% (211265 / 275792 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
    Layer V2         = 98.56% (112133 / 113768  vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
    Layer YT         = 37.03% (237    / 640     vias)
 
  The optimized via conversion rate based on total routed via count = 76.60% (211265 / 275792 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59573   vias)
    Layer V2         = 98.56% (112133 / 113768  vias)
        Weight 1     = 98.56% (112133  vias)
        Un-optimized =  1.44% (1635    vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
        Weight 1     = 98.64% (30503   vias)
        Un-optimized =  1.36% (419     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
[SPCL ECO: End] Elapsed real time: 0:00:06 
[SPCL ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[SPCL ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: End] Total (MB): Used  123  Alloctr  124  Proc 2399 
Special ECO iteration 1 ended with 13 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
# Error handle
# After P&R, please check an errors by Error Browser.
# In the Error Browser, check "Detail Route", and check errors.
# For antenna violation fixing, set renewed detail route option and routing again.
# Below lines, it is command for it.
# In some case, antenna violation cannot be fixed completely.
# If this is the case, the errors should be fixed manually by hop-up technique(in virtuoso)
#
# For short circuit, check detail one by one, if errors by a pin connection with custom modules or 
# a limitation of the library, the errors can be ignored. 
#
# For diff net spacing, check the pins connection, if errors by a pin connection with custom modules
# or a limitation of the library, the errors can be ignored. If not, the errors should be fixed by
# re-routing or handling manually(in virtuoso)
set_route_zrt_detail_options    -diode_libcell_names diode_cell_hd      -antenna_fixing_preference use_diodes
1
# Search & Repair
verify_zrt_route
Found antenna rule mode 1, diode mode 6:
        metal ratio 270, cut ratio 9,metal gate diffusion length based ratio 0 cut gate length based ratio 0    metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer V1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer V1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer M2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer V2: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer V2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer M3: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer V3: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer V3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer M4: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer W0: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer W0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer B1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer B1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer W1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer W1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer B2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer B2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer YT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer YT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer EA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer EA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer JT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer JT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer OA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer OA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer VV: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer VV: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer LB: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer LB: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)


Start checking for open nets ... 

net(i_CLK) has floating ports (dbId = 1036043 numNodes = 4 numEdges = 1 numCmps = 3)
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen

Check 33684 nets, 1 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   99  Alloctr  100  Proc 2399 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :        reserve_space       
-connect_within_pins_by_layer_name                      :        {{M1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :        reshield            
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        true                
-antenna_fixing_preference                              :        use_diodes          
-default_gate_size                                      :        0.020000            
-diode_libcell_names                                    :        {{diode_cell_hd} }  
-insert_diodes_during_routing                           :        true                
-repair_shorts_over_macros_effort_level                 :        low                 
-timing_driven                                          :        true                
-use_default_width_for_min_area_min_len_stub            :        true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 25/484 Partitions, Violations = 0
Checked 26/484 Partitions, Violations = 0
Checked 38/484 Partitions, Violations = 7
Checked 57/484 Partitions, Violations = 10
Checked 76/484 Partitions, Violations = 12
Checked 95/484 Partitions, Violations = 12
Checked 114/484 Partitions, Violations =        12
Checked 134/484 Partitions, Violations =        12
Checked 152/484 Partitions, Violations =        12
Checked 171/484 Partitions, Violations =        15
Checked 190/484 Partitions, Violations =        18
Checked 209/484 Partitions, Violations =        19
Checked 228/484 Partitions, Violations =        19
Checked 247/484 Partitions, Violations =        20
Checked 267/484 Partitions, Violations =        20
Checked 289/484 Partitions, Violations =        20
Checked 304/484 Partitions, Violations =        20
Checked 323/484 Partitions, Violations =        20
Checked 342/484 Partitions, Violations =        20
Checked 361/484 Partitions, Violations =        23
Checked 380/484 Partitions, Violations =        23
Checked 399/484 Partitions, Violations =        23
Checked 421/484 Partitions, Violations =        23
Checked 437/484 Partitions, Violations =        23
Checked 456/484 Partitions, Violations =        27
[DRC CHECK] Elapsed real time: 0:00:15 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  136  Alloctr  137  Proc 2399 
Start net based rule analysis
Antenna DRC for net TIEHIMTR_U208_net; Net top lay M4
        ICell pad34; master port CE
                Antenna/diode mode 1/6; wlay M2; gArea 0.02000000; allowed ratio/ratio 270.00000000/610.64099121
Antenna DRC for frozen net UART_TXD; Net top lay LB
        ICell pad34; master port PAD
                Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_MOSI; Net top lay LB
        ICell pad25; master port PAD
                Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_SCLK; Net top lay LB
        ICell pad17; master port PAD
                Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_CSN; Net top lay LB
        ICell pad14; master port PAD
                Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_START; Net top lay LB
        ICell pad11; master port PAD
                Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_RESET; Net top lay LB
        ICell pad10; master port PAD
                Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Found 7 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  136  Alloctr  138  Proc 2399 

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      28
        Less than minimum edge length : 10
        Less than minimum width : 5
        Short : 13


Total Wire Length =                    1233834 micron
Total Number of Contacts =             275792
Total Number of Wires =                226410
Total Number of PtConns =              3809
Total Number of Routed Wires =       226410
Total Routed Wire Length =           1233204 micron
Total Number of Routed Contacts =       275792
        Layer                M1 :      21053 micron
        Layer                M2 :     328108 micron
        Layer                M3 :     506322 micron
        Layer                M4 :     189824 micron
        Layer                B1 :     124084 micron
        Layer                B2 :      54864 micron
        Layer                EA :       9579 micron
        Layer                OA :          0 micron
        Layer                LB :          0 micron
        Via                via6 :        403
        Via            via6_1x2 :        220
        Via            via6_2x1 :         17
        Via                via5 :       2269
        Via            via5_2x1 :       2525
        Via            via5_1x2 :         18
        Via                via4 :        228
        Via            via4_2x1 :        547
        Via            via4_1x2 :       6173
        Via                via3 :        419
        Via            via3_2x1 :      26628
        Via       via3(rot)_2x1 :          2
        Via            via3_1x2 :       2205
        Via      via3v(rot)_2x1 :       1664
        Via           via3v_1x2 :          3
        Via      via3v(rot)_1x2 :          1
        Via                via2 :       1629
        Via               via2v :          1
        Via               via2h :          5
        Via        via2_fat_2x2 :          1
        Via   via2_fat(rot)_4x1 :          1
        Via            via2_1x2 :      91700
        Via       via2(rot)_2x1 :          7
        Via       via2(rot)_1x2 :          5
        Via            via2_2x1 :      19621
        Via           via2v_1x2 :        569
        Via      via2v(rot)_2x1 :        171
        Via      via2v(rot)_1x2 :         55
        Via           via2v_2x1 :          3
        Via                via1 :      18894
        Via           via1(rot) :       3430
        Via               via1v :      11239
        Via               via1h :       1980
        Via          via1h(rot) :      24030
        Via        via1_fat_1x4 :          1
        Via            via1_2x1 :       8677
        Via       via1(rot)_1x2 :       2624
        Via       via1(rot)_2x1 :         52
        Via            via1_1x2 :       7248
        Via           via1v_1x2 :      36004
        Via      via1v(rot)_2x1 :       1856
        Via      via1v(rot)_1x2 :       2431
        Via           via1v_2x1 :        236

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 76.60% (211265 / 275792 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59573   vias)
    Layer V2         = 98.56% (112133 / 113768  vias)
        Weight 1     = 98.56% (112133  vias)
        Un-optimized =  1.44% (1635    vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
        Weight 1     = 98.64% (30503   vias)
        Un-optimized =  1.36% (419     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
  Total double via conversion rate    = 76.60% (211265 / 275792 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
    Layer V2         = 98.56% (112133 / 113768  vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
    Layer YT         = 37.03% (237    / 640     vias)
 
  The optimized via conversion rate based on total routed via count = 76.60% (211265 / 275792 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59573   vias)
    Layer V2         = 98.56% (112133 / 113768  vias)
        Weight 1     = 98.56% (112133  vias)
        Un-optimized =  1.44% (1635    vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
        Weight 1     = 98.64% (30503   vias)
        Un-optimized =  1.36% (419     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 


Verify Summary:

Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 28
Total number of antenna violations = 7
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

1
route_zrt_detail -inc true -initial_drc_from_input true
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad14 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad14 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad11 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad11 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad10 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad10 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad3 (ss65lp3p3v_wst_108_300_p125:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad3 (ss65lp3p3v_bst_132_360_n040:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad56 (ss65lp3p3v_wst_108_300_p125:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad56 (ss65lp3p3v_bst_132_360_n040:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad45 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad45 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad43 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad43 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad36 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad36 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad34 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad34 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad27 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad27 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: A total of 26 operating conditions have been inferred.  (LIBSETUP-754)

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is -40/-40(from scenario func1_bst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00044 0.00044 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00011 0.00011 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer OA : 6e-06 6e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Res for layer LB : 8.9e-06 8.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0018 0.0018 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Vertical Res : 0.0016 0.0016 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : khu_sensor_pad
Scenario(s): func1_bst
Version: N-2017.09
Date   : Thu Nov 19 20:25:19 2020
****************************************

Information: Some cells in the scenario are using inferred operating conditions.

 * Some/all delay information is back-annotated.
        Scenario            : func1_bst
        Parasitic source    : LPE
        Parasitic mode      : RealRC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/-40

Information: Percent of Arnoldi-based delays = 95.98% on scenario func1_bst

  Startpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_bst
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_2_/CK (DFFRQX4MTR)
                                                          0.00       0.75 r    1.32
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_2_/Q (DFFRQX4MTR)
                                                          0.16 @     0.91 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/A[2] (ads1292_controller_DW01_inc_0)
                                                          0.00       0.91 r    
  khu_sensor_top/ads1292_controller/add_x_8/U30/CO (ADDHX4MTR)
                                                          0.05 @     0.96 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U29/CO (ADDHX1MTR)
                                                          0.05 @     1.01 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U28/CO (ADDHX4MTR)
                                                          0.05 @     1.06 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U27/CO (ADDHX4MTR)
                                                          0.04 @     1.11 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U26/CO (ADDHX4MTR)
                                                          0.04 @     1.15 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U25/CO (ADDHX4MTR)
                                                          0.04 @     1.19 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U24/CO (ADDHX4MTR)
                                                          0.04 @     1.24 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U23/CO (ADDHX4MTR)
                                                          0.05 @     1.28 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U22/CO (ADDHX4MTR)
                                                          0.05 @     1.33 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U21/CO (ADDHX4MTR)
                                                          0.04 @     1.38 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U20/CO (ADDHX1MTR)
                                                          0.05 @     1.42 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U19/CO (ADDHX1MTR)
                                                          0.06 @     1.48 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U18/CO (ADDHX1MTR)
                                                          0.05 @     1.53 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U17/CO (ADDHX1MTR)
                                                          0.05 @     1.58 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U16/CO (ADDHX1MTR)
                                                          0.05 @     1.63 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U15/CO (ADDHX1MTR)
                                                          0.05 @     1.68 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U14/CO (ADDHX1MTR)
                                                          0.05 @     1.73 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U13/CO (ADDHX1MTR)
                                                          0.05 @     1.78 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U12/CO (ADDHX1MTR)
                                                          0.05 @     1.82 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U11/CO (ADDHX1MTR)
                                                          0.06 @     1.88 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U10/CO (ADDHX4MTR)
                                                          0.05 @     1.93 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U9/CO (ADDHX1MTR)
                                                          0.05 @     1.98 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U8/CO (ADDHX1MTR)
                                                          0.05 @     2.03 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U7/CO (ADDHX1MTR)
                                                          0.05 @     2.08 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U6/CO (ADDHX1MTR)
                                                          0.05 @     2.13 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U5/CO (ADDHX1MTR)
                                                          0.06 @     2.19 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U4/CO (ADDHX1MTR)
                                                          0.05 @     2.24 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U3/CO (ADDHX1MTR)
                                                          0.05 @     2.29 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U2/CO (ADDHX1MTR)
                                                          0.06 @     2.35 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U35/Y (XOR2X8MTR)
                                                          0.04 @     2.39 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/SUM[31] (ads1292_controller_DW01_inc_0)
                                                          0.00       2.39 r    
  khu_sensor_top/ads1292_controller/U217/Y (AOI32X4MTR)
                                                          0.05 @     2.44 f    1.32
  khu_sensor_top/ads1292_controller/icc_cpts8/Y (NAND4BBX4MTR)
                                                          0.05 @     2.49 r    1.32
  khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/EN (SNPS_CLOCK_GATE_HIGH_ads1292_controller_0)
                                                          0.00       2.49 r    
  khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/latch/E (TLATNTSCAX2MTR)
                                                          0.00 @     2.49 r    1.32
  data arrival time                                                  2.49      

  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (ideal)                             0.75       6.15      
  clock reconvergence pessimism                           0.00       6.15      
  clock uncertainty                                      -0.22       5.93      
  khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/latch/CK (TLATNTSCAX2MTR)
                                                          0.00       5.93 r    
  clock gating setup time                                -0.16       5.77      
  data required time                                                 5.77      
  ------------------------------------------------------------------------------------
  data required time                                                 5.77      
  data arrival time                                                 -2.49      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        3.28      


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_drdy_edge_counter_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_bst
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  input external delay                                    0.35       1.10 f    
  ADS1292_DRDY (in)                                       0.00       1.10 f    
  pad27/PAD (pvhbcudtbrt)                                 0.26 *     1.36 f    3.60 ~
  pad27/Y (pvhbcudtbrt)                                   0.23 @     1.59 f    1.32 ~
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       1.59 f    
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       1.59 f    
  khu_sensor_top/ads1292_controller/U40/Y (NAND2BX1MTR)
                                                          0.07 @     1.66 f    1.32
  khu_sensor_top/ads1292_controller/U38/Y (AOI32X1MTR)
                                                          0.10 @     1.75 r    1.32
  khu_sensor_top/ads1292_controller/U37/Y (INVX1MTR)      0.03 @     1.78 f    1.32
  khu_sensor_top/ads1292_controller/U35/Y (OAI32X1MTR)
                                                          0.09 @     1.87 r    1.32
  khu_sensor_top/ads1292_controller/r_drdy_edge_counter_reg_0_/D (DFFRQX1MTR)
                                                          0.00 @     1.87 r    1.32
  data arrival time                                                  1.87      

  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (ideal)                             0.75       6.15      
  clock reconvergence pessimism                           0.00       6.15      
  clock uncertainty                                      -0.22       5.93      
  khu_sensor_top/ads1292_controller/r_drdy_edge_counter_reg_0_/CK (DFFRQX1MTR)
                                                          0.00       5.93 r    
  library setup time                                     -0.09       5.85      
  data required time                                                 5.85      
  ------------------------------------------------------------------------------------
  data required time                                                 5.85      
  data arrival time                                                 -1.87      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        3.98      


  Startpoint: khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: UART_TXD (output port clocked by clk)
  Scenario: func1_bst
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial_reg/CK (DFFQX1MTR)
                                                          0.00       0.75 r    1.32
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial_reg/Q (DFFQX1MTR)
                                                          0.33 @     1.08 f    1.32
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial (uart_tx)
                                                          0.00       1.08 f    
  khu_sensor_top/uart_controller/o_UART_TXD (uart_controller)
                                                          0.00       1.08 f    
  khu_sensor_top/UART_TXD (khu_sensor_top)                0.00       1.08 f    
  pad34/PAD (pvhbcudtbrt)                                 1.06 @     2.14 f    3.60 ~
  UART_TXD (out)                                          0.00 *     2.14 f    
  data arrival time                                                  2.14      

  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (ideal)                             0.75       6.15      
  clock reconvergence pessimism                           0.00       6.15      
  clock uncertainty                                      -0.22       5.93      
  output external delay                                  -0.50       5.43      
  data required time                                                 5.43      
  ------------------------------------------------------------------------------------
  data required time                                                 5.43      
  data arrival time                                                 -2.14      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        3.29      


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_bst
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_2_/CK (DFFTRX2MTR)
                                                          0.00       0.75 r    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_2_/Q (DFFTRX2MTR)
                                                          0.17 @     0.92 r    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/B[2] (float_adder_0_DW_cmp_6)
                                                          0.00       0.92 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/icc_cpts1/Y (INVX6MTR)
                                                          0.02 @     0.94 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U99/Y (NOR2X4MTR)
                                                          0.03 @     0.97 r    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U95/Y (NOR2X4MTR)
                                                          0.02 @     0.99 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U94/Y (AOI21X8MTR)
                                                          0.04 @     1.02 r    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U79/Y (OAI21X8MTR)
                                                          0.03 @     1.05 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U48/Y (AOI21X8MTR)
                                                          0.04 @     1.09 r    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U1/Y (OAI21X8MTR)
                                                          0.02 @     1.11 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/GE_LT_GT_LE (float_adder_0_DW_cmp_6)
                                                          0.00       1.11 f    
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_cpts123/Y (INVX8MTR)
                                                          0.02 @     1.13 r    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_cpts120/Y (CLKNAND2X16MTR)
                                                          0.02 @     1.15 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_cpts119/Y (INVX24MTR)
                                                          0.02 @     1.18 r    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_place43/Y (INVX24MTR)
                                                          0.02 @     1.19 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_cpts124/Y (AO22X8MTR)
                                                          0.07 @     1.27 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_cpts125/Y (INVX12MTR)
                                                          0.02 @     1.28 r    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/I2[1] (float_adder_0_DP_OP_46_224_9810_0)
                                                          0.00       1.28 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U58/Y (XOR2X8MTR)
                                                          0.03 @     1.31 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U83/CO (ADDFHX4MTR)
                                                          0.10 @     1.41 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U65/CO (ADDFHX8MTR)
                                                          0.06 @     1.47 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U64/CO (ADDFHX8MTR)
                                                          0.06 @     1.53 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U66/CO (ADDFHX8MTR)
                                                          0.06 @     1.59 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U59/CO (ADDFHX8MTR)
                                                          0.06 @     1.64 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U70/CO (ADDFHX8MTR)
                                                          0.07 @     1.71 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U77/CO (ADDFHX8MTR)
                                                          0.06 @     1.77 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U76/CO (ADDFHX8MTR)
                                                          0.06 @     1.83 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U81/CO (ADDFHX8MTR)
                                                          0.06 @     1.89 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U80/CO (ADDFHX8MTR)
                                                          0.06 @     1.95 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U82/CO (ADDFHX8MTR)
                                                          0.06 @     2.01 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U71/CO (ADDFHX8MTR)
                                                          0.06 @     2.06 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U61/CO (ADDFHX8MTR)
                                                          0.06 @     2.12 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U62/CO (ADDFHX8MTR)
                                                          0.06 @     2.18 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U13/CO (ADDFHX8MTR)
                                                          0.06 @     2.24 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U60/CO (ADDFHX8MTR)
                                                          0.06 @     2.30 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U75/CO (ADDFHX8MTR)
                                                          0.06 @     2.36 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U74/CO (ADDFHX8MTR)
                                                          0.06 @     2.41 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U79/CO (ADDFHX8MTR)
                                                          0.06 @     2.47 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U78/CO (ADDFHX8MTR)
                                                          0.06 @     2.53 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U63/CO (ADDFHX8MTR)
                                                          0.06 @     2.59 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U68/CO (ADDFHX8MTR)
                                                          0.06 @     2.64 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U67/CO (ADDFHX8MTR)
                                                          0.07 @     2.71 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U73/CO (ADDFHX8MTR)
                                                          0.07 @     2.78 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U72/CO (ADDFHX8MTR)
                                                          0.06 @     2.83 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U86/S (ADDFHX4MTR)
                                                          0.05 @     2.89 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/O1[26] (float_adder_0_DP_OP_46_224_9810_0)
                                                          0.00       2.89 f    
  khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_26_/D (DFFHQX2MTR)
                                                          0.00 @     2.89 f    1.32
  data arrival time                                                  2.89      

  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (ideal)                             0.75       6.15      
  clock reconvergence pessimism                           0.00       6.15      
  clock uncertainty                                      -0.22       5.93      
  khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_26_/CK (DFFHQX2MTR)
                                                          0.00       5.93 r    
  library setup time                                     -0.07       5.87      
  data required time                                                 5.87      
  ------------------------------------------------------------------------------------
  data required time                                                 5.87      
  data arrival time                                                 -2.89      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        2.98      


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_bst
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (ideal)                             0.75       6.15      
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (DFFRQX1MTR)
                                                          0.00       6.15 r    1.32
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (DFFRQX1MTR)
                                                          0.24 @     6.39 f    1.32
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00       6.39 f    
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00       6.39 f    
  khu_sensor_top/sensor_core/U577/Y (AOI22X1MTR)          0.11 @     6.51 r    1.32
  khu_sensor_top/sensor_core/U551/Y (AOI32X1MTR)          0.08 @     6.58 f    1.32
  khu_sensor_top/sensor_core/U550/Y (NOR4X1MTR)           0.12 @     6.70 r    1.32
  khu_sensor_top/sensor_core/U540/Y (OAI211X1MTR)         0.08 @     6.79 f    1.32
  khu_sensor_top/sensor_core/U43/Y (AO2B2X1MTR)           0.16 @     6.94 f    1.32
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_2_/D (DFFRQX1MTR)
                                                          0.00 @     6.94 f    1.32
  data arrival time                                                  6.94      

  clock clk_half (rise edge)                             10.80      10.80      
  clock network delay (ideal)                             0.75      11.55      
  clock reconvergence pessimism                           0.00      11.55      
  clock uncertainty                                      -0.43      11.12      
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_2_/CK (DFFRQX1MTR)
                                                          0.00      11.12 r    
  library setup time                                     -0.02      11.10      
  data required time                                                11.10      
  ------------------------------------------------------------------------------------
  data required time                                                11.10      
  data arrival time                                                 -6.94      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        4.15      


GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Found antenna rule mode 1, diode mode 6:
        metal ratio 270, cut ratio 9,metal gate diffusion length based ratio 0 cut gate length based ratio 0    metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer V1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer V1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer M2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer V2: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer V2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer M3: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer V3: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer V3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer M4: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer W0: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer W0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer B1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer B1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer W1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer W1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer B2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer B2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer YT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer YT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer EA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer EA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer JT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer JT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer OA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer OA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer VV: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer VV: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer LB: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer LB: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :        reserve_space       
-connect_within_pins_by_layer_name                      :        {{M1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :        reshield            
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        true                
-antenna_fixing_preference                              :        use_diodes          
-default_gate_size                                      :        0.020000            
-diode_libcell_names                                    :        {{diode_cell_hd} }  
-insert_diodes_during_routing                           :        true                
-repair_shorts_over_macros_effort_level                 :        low                 
-timing_driven                                          :        true                
-use_default_width_for_min_area_min_len_stub            :        true                

[Dr init] Elapsed real time: 0:00:04 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Dr init] Stage (MB): Used  126  Alloctr  125  Proc    0 
[Dr init] Total (MB): Used  135  Alloctr  137  Proc 2440 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 55

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 55: non-uniform partition
Routed  1/20 Partitions, Violations =   28
Routed  2/20 Partitions, Violations =   28
Routed  3/20 Partitions, Violations =   28
Routed  4/20 Partitions, Violations =   28
Routed  5/20 Partitions, Violations =   28
Routed  6/20 Partitions, Violations =   28
Routed  7/20 Partitions, Violations =   28
Routed  8/20 Partitions, Violations =   28
Routed  9/20 Partitions, Violations =   27
Routed  10/20 Partitions, Violations =  27
Routed  11/20 Partitions, Violations =  27
Routed  12/20 Partitions, Violations =  27
Routed  13/20 Partitions, Violations =  28
Routed  14/20 Partitions, Violations =  29
Routed  15/20 Partitions, Violations =  30
Routed  16/20 Partitions, Violations =  29
Routed  17/20 Partitions, Violations =  29
Routed  18/20 Partitions, Violations =  29
Routed  19/20 Partitions, Violations =  31
Routed  20/20 Partitions, Violations =  33

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      33
        @@@@ Total number of instance ports with antenna violations =   6

        Less than minimum edge length : 11
        Less than minimum width : 9
        Short : 13

[Iter 55] Elapsed real time: 0:00:05 
[Iter 55] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 55] Stage (MB): Used  134  Alloctr  133  Proc    0 
[Iter 55] Total (MB): Used  143  Alloctr  144  Proc 2440 

End DR iteration 55 with 20 parts

Start DR iteration 56: non-uniform partition
Routed  1/19 Partitions, Violations =   33
Routed  2/19 Partitions, Violations =   33
Routed  3/19 Partitions, Violations =   32
Routed  4/19 Partitions, Violations =   32
Routed  5/19 Partitions, Violations =   30
Routed  6/19 Partitions, Violations =   29
Routed  7/19 Partitions, Violations =   29
Routed  8/19 Partitions, Violations =   29
Routed  9/19 Partitions, Violations =   29
Routed  10/19 Partitions, Violations =  30
Routed  11/19 Partitions, Violations =  30
Routed  12/19 Partitions, Violations =  31
Routed  13/19 Partitions, Violations =  33
Routed  14/19 Partitions, Violations =  33
Routed  15/19 Partitions, Violations =  33
Routed  16/19 Partitions, Violations =  33
Routed  17/19 Partitions, Violations =  33
Routed  18/19 Partitions, Violations =  33
Routed  19/19 Partitions, Violations =  33

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      33
        @@@@ Total number of instance ports with antenna violations =   6

        Less than minimum edge length : 12
        Less than minimum width : 8
        Short : 13

[Iter 56] Elapsed real time: 0:00:06 
[Iter 56] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 56] Stage (MB): Used  134  Alloctr  133  Proc    0 
[Iter 56] Total (MB): Used  143  Alloctr  144  Proc 2440 

End DR iteration 56 with 19 parts

Start DR iteration 57: non-uniform partition
Routed  1/19 Partitions, Violations =   32
Routed  2/19 Partitions, Violations =   32
Routed  3/19 Partitions, Violations =   32
Routed  4/19 Partitions, Violations =   32
Routed  5/19 Partitions, Violations =   30
Routed  6/19 Partitions, Violations =   30
Routed  7/19 Partitions, Violations =   30
Routed  8/19 Partitions, Violations =   30
Routed  9/19 Partitions, Violations =   30
Routed  10/19 Partitions, Violations =  31
Routed  11/19 Partitions, Violations =  31
Routed  12/19 Partitions, Violations =  30
Routed  13/19 Partitions, Violations =  32
Routed  14/19 Partitions, Violations =  32
Routed  15/19 Partitions, Violations =  32
Routed  16/19 Partitions, Violations =  32
Routed  17/19 Partitions, Violations =  32
Routed  18/19 Partitions, Violations =  32
Routed  19/19 Partitions, Violations =  32

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      32
        @@@@ Total number of instance ports with antenna violations =   6

        Less than minimum edge length : 11
        Less than minimum width : 8
        Short : 13

[Iter 57] Elapsed real time: 0:00:07 
[Iter 57] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 57] Stage (MB): Used  134  Alloctr  133  Proc    0 
[Iter 57] Total (MB): Used  143  Alloctr  145  Proc 2440 

End DR iteration 57 with 19 parts

Start DR iteration 58: non-uniform partition
Routed  1/19 Partitions, Violations =   32
Routed  2/19 Partitions, Violations =   32
Routed  3/19 Partitions, Violations =   32
Routed  4/19 Partitions, Violations =   30
Routed  5/19 Partitions, Violations =   28
Routed  6/19 Partitions, Violations =   26
Routed  7/19 Partitions, Violations =   26
Routed  8/19 Partitions, Violations =   25
Routed  9/19 Partitions, Violations =   24
Routed  10/19 Partitions, Violations =  24
Routed  11/19 Partitions, Violations =  25
Routed  12/19 Partitions, Violations =  25
Routed  13/19 Partitions, Violations =  26
Routed  14/19 Partitions, Violations =  26
Routed  15/19 Partitions, Violations =  26
Routed  16/19 Partitions, Violations =  26
Routed  17/19 Partitions, Violations =  26
Routed  18/19 Partitions, Violations =  26
Routed  19/19 Partitions, Violations =  26

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      26
        @@@@ Total number of instance ports with antenna violations =   6

        Less than minimum edge length : 8
        Less than minimum width : 5
        Short : 13

[Iter 58] Elapsed real time: 0:00:08 
[Iter 58] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 58] Stage (MB): Used  134  Alloctr  133  Proc    0 
[Iter 58] Total (MB): Used  143  Alloctr  145  Proc 2440 

End DR iteration 58 with 19 parts

Start DR iteration 59: non-uniform partition
Routed  1/19 Partitions, Violations =   26
Routed  2/19 Partitions, Violations =   26
Routed  3/19 Partitions, Violations =   26
Routed  4/19 Partitions, Violations =   26
Routed  5/19 Partitions, Violations =   26
Routed  6/19 Partitions, Violations =   26
Routed  7/19 Partitions, Violations =   27
Routed  8/19 Partitions, Violations =   28
Routed  9/19 Partitions, Violations =   30
Routed  10/19 Partitions, Violations =  32
Routed  11/19 Partitions, Violations =  34
Routed  12/19 Partitions, Violations =  34
Routed  13/19 Partitions, Violations =  36
Routed  14/19 Partitions, Violations =  36
Routed  15/19 Partitions, Violations =  36
Routed  16/19 Partitions, Violations =  36
Routed  17/19 Partitions, Violations =  36
Routed  18/19 Partitions, Violations =  36
Routed  19/19 Partitions, Violations =  36

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      36
        @@@@ Total number of instance ports with antenna violations =   6

        Less than minimum edge length : 12
        Less than minimum width : 11
        Short : 13

[Iter 59] Elapsed real time: 0:00:09 
[Iter 59] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 59] Stage (MB): Used  134  Alloctr  133  Proc    0 
[Iter 59] Total (MB): Used  143  Alloctr  145  Proc 2440 

End DR iteration 59 with 19 parts

Start DR iteration 60: non-uniform partition
Routed  1/19 Partitions, Violations =   34
Routed  2/19 Partitions, Violations =   34
Routed  3/19 Partitions, Violations =   34
Routed  4/19 Partitions, Violations =   34
Routed  5/19 Partitions, Violations =   32
Routed  6/19 Partitions, Violations =   32
Routed  7/19 Partitions, Violations =   31
Routed  8/19 Partitions, Violations =   29
Routed  9/19 Partitions, Violations =   29
Routed  10/19 Partitions, Violations =  29
Routed  11/19 Partitions, Violations =  29
Routed  12/19 Partitions, Violations =  30
Routed  13/19 Partitions, Violations =  32
Routed  14/19 Partitions, Violations =  32
Routed  15/19 Partitions, Violations =  32
Routed  16/19 Partitions, Violations =  32
Routed  17/19 Partitions, Violations =  32
Routed  18/19 Partitions, Violations =  32
Routed  19/19 Partitions, Violations =  32

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      32
        @@@@ Total number of instance ports with antenna violations =   6

        Less than minimum edge length : 10
        Less than minimum width : 9
        Short : 13

[Iter 60] Elapsed real time: 0:00:10 
[Iter 60] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Iter 60] Stage (MB): Used  134  Alloctr  133  Proc    0 
[Iter 60] Total (MB): Used  143  Alloctr  145  Proc 2440 

End DR iteration 60 with 19 parts

Start DR iteration 61: non-uniform partition
Routed  1/19 Partitions, Violations =   31
Routed  2/19 Partitions, Violations =   29
Routed  3/19 Partitions, Violations =   28
Routed  4/19 Partitions, Violations =   28
Routed  5/19 Partitions, Violations =   26
Routed  6/19 Partitions, Violations =   26
Routed  7/19 Partitions, Violations =   26
Routed  8/19 Partitions, Violations =   26
Routed  9/19 Partitions, Violations =   26
Routed  10/19 Partitions, Violations =  26
Routed  11/19 Partitions, Violations =  26
Routed  12/19 Partitions, Violations =  27
Routed  13/19 Partitions, Violations =  29
Routed  14/19 Partitions, Violations =  29
Routed  15/19 Partitions, Violations =  29
Routed  16/19 Partitions, Violations =  29
Routed  17/19 Partitions, Violations =  29
Routed  18/19 Partitions, Violations =  29
Routed  19/19 Partitions, Violations =  29

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      29
        @@@@ Total number of instance ports with antenna violations =   6

        Less than minimum edge length : 10
        Less than minimum width : 6
        Short : 13

[Iter 61] Elapsed real time: 0:00:12 
[Iter 61] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 61] Stage (MB): Used  134  Alloctr  133  Proc    0 
[Iter 61] Total (MB): Used  143  Alloctr  145  Proc 2440 

End DR iteration 61 with 19 parts

Start DR iteration 62: non-uniform partition
Routed  1/19 Partitions, Violations =   29
Routed  2/19 Partitions, Violations =   28
Routed  3/19 Partitions, Violations =   27
Routed  4/19 Partitions, Violations =   25
Routed  5/19 Partitions, Violations =   25
Routed  6/19 Partitions, Violations =   25
Routed  7/19 Partitions, Violations =   25
Routed  8/19 Partitions, Violations =   26
Routed  9/19 Partitions, Violations =   27
Routed  10/19 Partitions, Violations =  28
Routed  11/19 Partitions, Violations =  29
Routed  12/19 Partitions, Violations =  31
Routed  13/19 Partitions, Violations =  33
Routed  14/19 Partitions, Violations =  33
Routed  15/19 Partitions, Violations =  33
Routed  16/19 Partitions, Violations =  33
Routed  17/19 Partitions, Violations =  33
Routed  18/19 Partitions, Violations =  33
Routed  19/19 Partitions, Violations =  33

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      33
        @@@@ Total number of instance ports with antenna violations =   6

        Less than minimum edge length : 12
        Less than minimum width : 8
        Short : 13

[Iter 62] Elapsed real time: 0:00:13 
[Iter 62] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 62] Stage (MB): Used  134  Alloctr  133  Proc    0 
[Iter 62] Total (MB): Used  143  Alloctr  145  Proc 2440 

End DR iteration 62 with 19 parts

Start DR iteration 63: non-uniform partition
Routed  1/19 Partitions, Violations =   33
Routed  2/19 Partitions, Violations =   31
Routed  3/19 Partitions, Violations =   30
Routed  4/19 Partitions, Violations =   30
Routed  5/19 Partitions, Violations =   29
Routed  6/19 Partitions, Violations =   27
Routed  7/19 Partitions, Violations =   27
Routed  8/19 Partitions, Violations =   27
Routed  9/19 Partitions, Violations =   26
Routed  10/19 Partitions, Violations =  26
Routed  11/19 Partitions, Violations =  27
Routed  12/19 Partitions, Violations =  28
Routed  13/19 Partitions, Violations =  30
Routed  14/19 Partitions, Violations =  30
Routed  15/19 Partitions, Violations =  30
Routed  16/19 Partitions, Violations =  30
Routed  17/19 Partitions, Violations =  30
Routed  18/19 Partitions, Violations =  30
Routed  19/19 Partitions, Violations =  30

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      30
        @@@@ Total number of instance ports with antenna violations =   6

        Less than minimum edge length : 10
        Less than minimum width : 7
        Short : 13

[Iter 63] Elapsed real time: 0:00:14 
[Iter 63] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Iter 63] Stage (MB): Used  134  Alloctr  133  Proc    0 
[Iter 63] Total (MB): Used  143  Alloctr  145  Proc 2440 

End DR iteration 63 with 19 parts

        @@@@ Total nets not meeting constraints =       6

Stop DR since not converging

[DR] Elapsed real time: 0:00:14 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[DR] Stage (MB): Used  118  Alloctr  117  Proc    0 
[DR] Total (MB): Used  127  Alloctr  128  Proc 2440 
[DR: Done] Elapsed real time: 0:00:14 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[DR: Done] Stage (MB): Used  118  Alloctr  117  Proc    0 
[DR: Done] Total (MB): Used  127  Alloctr  128  Proc 2440 

DR finished with 1 open nets, of which 0 are frozen

DR finished with 30 violations and 6 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      30
        Less than minimum edge length : 10
        Less than minimum width : 7
        Short : 13



Total Wire Length =                    1233835 micron
Total Number of Contacts =             275793
Total Number of Wires =                225955
Total Number of PtConns =              3809
Total Number of Routed Wires =       225955
Total Routed Wire Length =           1233206 micron
Total Number of Routed Contacts =       275793
        Layer                M1 :      21053 micron
        Layer                M2 :     328104 micron
        Layer                M3 :     506327 micron
        Layer                M4 :     189824 micron
        Layer                B1 :     124084 micron
        Layer                B2 :      54864 micron
        Layer                EA :       9579 micron
        Layer                OA :          0 micron
        Layer                LB :          0 micron
        Via                via6 :        403
        Via            via6_1x2 :        220
        Via            via6_2x1 :         17
        Via                via5 :       2269
        Via            via5_2x1 :       2525
        Via            via5_1x2 :         18
        Via                via4 :        228
        Via            via4_2x1 :        547
        Via            via4_1x2 :       6173
        Via                via3 :        419
        Via            via3_2x1 :      26628
        Via       via3(rot)_2x1 :          2
        Via            via3_1x2 :       2205
        Via      via3v(rot)_2x1 :       1664
        Via           via3v_1x2 :          3
        Via      via3v(rot)_1x2 :          1
        Via                via2 :       1631
        Via               via2v :          1
        Via               via2h :          4
        Via        via2_fat_2x2 :          1
        Via   via2_fat(rot)_4x1 :          1
        Via            via2_1x2 :      91700
        Via       via2(rot)_2x1 :          7
        Via       via2(rot)_1x2 :          5
        Via            via2_2x1 :      19621
        Via           via2v_1x2 :        569
        Via      via2v(rot)_2x1 :        171
        Via      via2v(rot)_1x2 :         55
        Via           via2v_2x1 :          3
        Via                via1 :      18894
        Via           via1(rot) :       3430
        Via               via1v :      11239
        Via               via1h :       1980
        Via          via1h(rot) :      24030
        Via        via1_fat_1x4 :          1
        Via            via1_2x1 :       8677
        Via       via1(rot)_1x2 :       2624
        Via       via1(rot)_2x1 :         52
        Via            via1_1x2 :       7248
        Via           via1v_1x2 :      36004
        Via      via1v(rot)_2x1 :       1856
        Via      via1v(rot)_1x2 :       2431
        Via           via1v_2x1 :        236

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 76.60% (211265 / 275793 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59573   vias)
    Layer V2         = 98.56% (112133 / 113769  vias)
        Weight 1     = 98.56% (112133  vias)
        Un-optimized =  1.44% (1636    vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
        Weight 1     = 98.64% (30503   vias)
        Un-optimized =  1.36% (419     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
  Total double via conversion rate    = 76.60% (211265 / 275793 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
    Layer V2         = 98.56% (112133 / 113769  vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
    Layer YT         = 37.03% (237    / 640     vias)
 
  The optimized via conversion rate based on total routed via count = 76.60% (211265 / 275793 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59573   vias)
    Layer V2         = 98.56% (112133 / 113769  vias)
        Weight 1     = 98.56% (112133  vias)
        Un-optimized =  1.44% (1636    vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
        Weight 1     = 98.64% (30503   vias)
        Un-optimized =  1.36% (419     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 

Total number of nets = 33684
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 30
Total number of antenna violations = 6
Total number of voltage-area violations = no voltage-areas defined
SPCL ECO: Found 13 DRCs across 8 nets that will be rerouted.
Num of special eco nets = 8
[SPCL ECO: Init] Elapsed real time: 0:00:00 
[SPCL ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SPCL ECO: Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: Init] Total (MB): Used  127  Alloctr  128  Proc 2440 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  131  Alloctr  132  Proc 2440 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :        reserve_space       
-connect_within_pins_by_layer_name                      :        {{M1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :        reshield            
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Tech Data] Total (MB): Used  185  Alloctr  187  Proc 2440 
Net statistics:
Total number of nets     = 33684
Number of nets to route  = 8
Number of single or zero port nets = 7
Number of nets with min-layer-mode soft = 447
Number of nets with min-layer-mode soft-cost-medium = 447
Number of nets with max-layer-mode soft = 38
Number of nets with max-layer-mode soft-cost-medium = 38
Number of nets with max-layer-mode hard = 409
4 nets are partially connected,
 of which 4 are detail routed and 0 are global routed.
33668 nets are fully connected,
 of which 33668 are detail routed and 0 are global routed.
231 nets have non-default rule shield_65nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build All Nets] Total (MB): Used  196  Alloctr  198  Proc 2440 
Average gCell capacity  3.60     on layer (1)    M1
Average gCell capacity  5.20     on layer (2)    M2
Average gCell capacity  5.35     on layer (3)    M3
Average gCell capacity  5.30     on layer (4)    M4
Average gCell capacity  2.92     on layer (5)    B1
Average gCell capacity  2.64     on layer (6)    B2
Average gCell capacity  1.35     on layer (7)    EA
Average gCell capacity  0.59     on layer (8)    OA
Average gCell capacity  0.00     on layer (9)    LB
Average number of tracks per gCell 8.00  on layer (1)    M1
Average number of tracks per gCell 8.00  on layer (2)    M2
Average number of tracks per gCell 8.00  on layer (3)    M3
Average number of tracks per gCell 8.00  on layer (4)    M4
Average number of tracks per gCell 4.00  on layer (5)    B1
Average number of tracks per gCell 4.00  on layer (6)    B2
Average number of tracks per gCell 2.00  on layer (7)    EA
Average number of tracks per gCell 0.67  on layer (8)    OA
Average number of tracks per gCell 0.42  on layer (9)    LB
Number of gCells = 6890625
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   -2  Alloctr   13  Proc    0 
[End of Build Congestion map] Total (MB): Used  194  Alloctr  211  Proc 2440 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Build Data] Total (MB): Used  197  Alloctr  214  Proc 2440 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    3  Alloctr    2  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  197  Alloctr  214  Proc 2440 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  197  Alloctr  214  Proc 2440 
Initial. Routing result:
Initial. Both Dirs: Overflow =   312 Max = 4 GRCs =   246 (0.02%)
Initial. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. V routing: Overflow =   309 Max = 4 (GRCs =  5) GRCs =   243 (0.03%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   305 Max = 4 (GRCs =  5) GRCs =   239 (0.03%)
Initial. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
Initial. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. 1(12.5 %) of nets did not connect.
Initial. Total Wire Length = 2088.20
Initial. Layer M1 wire length = 251.90
Initial. Layer M2 wire length = 835.08
Initial. Layer M3 wire length = 998.02
Initial. Layer M4 wire length = 3.19
Initial. Layer B1 wire length = 0.00
Initial. Layer B2 wire length = 0.00
Initial. Layer EA wire length = 0.00
Initial. Layer OA wire length = 0.00
Initial. Layer LB wire length = 0.00
Initial. Total Number of Contacts = 38
Initial. Via via1 count = 9
Initial. Via via2 count = 27
Initial. Via via3 count = 2
Initial. Via via4 count = 0
Initial. Via via5 count = 0
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. Via viatop count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  197  Alloctr  214  Proc 2440 
phase1. Routing result:
phase1. Both Dirs: Overflow =   312 Max = 4 GRCs =   246 (0.02%)
phase1. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. V routing: Overflow =   309 Max = 4 (GRCs =  5) GRCs =   243 (0.03%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   305 Max = 4 (GRCs =  5) GRCs =   239 (0.03%)
phase1. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. 1(12.5 %) of nets did not connect.
phase1. Total Wire Length = 2089.80
phase1. Layer M1 wire length = 180.80
phase1. Layer M2 wire length = 834.27
phase1. Layer M3 wire length = 1071.54
phase1. Layer M4 wire length = 3.19
phase1. Layer B1 wire length = 0.00
phase1. Layer B2 wire length = 0.00
phase1. Layer EA wire length = 0.00
phase1. Layer OA wire length = 0.00
phase1. Layer LB wire length = 0.00
phase1. Total Number of Contacts = 37
phase1. Via via1 count = 7
phase1. Via via2 count = 28
phase1. Via via3 count = 2
phase1. Via via4 count = 0
phase1. Via via5 count = 0
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. Via viatop count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  197  Alloctr  214  Proc 2440 
phase2. Routing result:
phase2. Both Dirs: Overflow =   312 Max = 4 GRCs =   246 (0.02%)
phase2. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. V routing: Overflow =   309 Max = 4 (GRCs =  5) GRCs =   243 (0.03%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =   305 Max = 4 (GRCs =  5) GRCs =   239 (0.03%)
phase2. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase2. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. 1(12.5 %) of nets did not connect.
phase2. Total Wire Length = 2089.80
phase2. Layer M1 wire length = 180.80
phase2. Layer M2 wire length = 834.27
phase2. Layer M3 wire length = 1071.54
phase2. Layer M4 wire length = 3.19
phase2. Layer B1 wire length = 0.00
phase2. Layer B2 wire length = 0.00
phase2. Layer EA wire length = 0.00
phase2. Layer OA wire length = 0.00
phase2. Layer LB wire length = 0.00
phase2. Total Number of Contacts = 37
phase2. Via via1 count = 7
phase2. Via via2 count = 28
phase2. Via via3 count = 2
phase2. Via via4 count = 0
phase2. Via via5 count = 0
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. Via viatop count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  197  Alloctr  214  Proc 2440 

Congestion utilization per direction:
Average vertical track utilization   =  4.20 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization =  4.77 %
Peak    horizontal track utilization = 80.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -41  Alloctr  -55  Proc    0 
[GR: Done] Total (MB): Used  182  Alloctr  183  Proc 2440 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used   50  Alloctr   50  Proc    0 
[GR: Done] Total (MB): Used  182  Alloctr  183  Proc 2440 
Warning: Shape {1080060 1216660 1080160 1285685} on layer M2 is not on min manufacturing grid. Snap it to {1080060 1216660 1080160 1285690}. The shape belongs to Net: TIEHIMTR_U213_net. (ZRT-543)
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  132  Alloctr  133  Proc 2440 
[SPCL ECO: GR] Elapsed real time: 0:00:03 
[SPCL ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[SPCL ECO: GR] Stage (MB): Used    4  Alloctr    4  Proc    0 
[SPCL ECO: GR] Total (MB): Used  132  Alloctr  133  Proc 2440 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :        reserve_space       
-connect_within_pins_by_layer_name                      :        {{M1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :        reshield            
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used  132  Alloctr  133  Proc 2440 

Start initial assignment
Routed partition 1/7       
Routed partition 2/7       
Routed partition 3/7       
Routed partition 4/7       
Routed partition 5/7       
Routed partition 6/7       
Routed partition 7/7       

Number of wires with overlap after iteration 0 = 64 of 120


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  133  Alloctr  134  Proc 2440 

Reroute to fix overlaps
Routed partition 1/7       
Routed partition 2/7       
Routed partition 3/7       
Routed partition 4/7       
Routed partition 5/7       
Routed partition 6/7       
Routed partition 7/7       

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  133  Alloctr  134  Proc 2440 

Number of wires with overlap after iteration 1 = 24 of 96


Wire length and via report:
---------------------------
Number of M1 wires: 1            CONT1: 0
Number of M2 wires: 52           via1: 7
Number of M3 wires: 41           via2: 47
Number of M4 wires: 2            via3: 4
Number of B1 wires: 0            via4: 0
Number of B2 wires: 0            via5: 0
Number of EA wires: 0            via6: 0
Number of OA wires: 0            via7: 0
Number of LB wires: 0            viatop: 0
Total number of wires: 96                vias: 58

Total M1 wire length: 180.8
Total M2 wire length: 837.2
Total M3 wire length: 1067.8
Total M4 wire length: 3.3
Total B1 wire length: 0.0
Total B2 wire length: 0.0
Total EA wire length: 0.0
Total OA wire length: 0.0
Total LB wire length: 0.0
Total wire length: 2089.1

Longest M1 wire length: 180.8
Longest M2 wire length: 128.3
Longest M3 wire length: 161.6
Longest M4 wire length: 2.8
Longest B1 wire length: 0.0
Longest B2 wire length: 0.0
Longest EA wire length: 0.0
Longest OA wire length: 0.0
Longest LB wire length: 0.0

Warning: Shape {243215 1288029 243315 1288260} on layer M2 is not on min manufacturing grid. Snap it to {243215 1288025 243315 1288260}. The shape belongs to Net: TIEHIMTR_U214_net. (ZRT-543)
Warning: Shape {1003215 1288029 1003315 1288260} on layer M2 is not on min manufacturing grid. Snap it to {1003215 1288025 1003315 1288260}. The shape belongs to Net: TIEHIMTR_U213_net. (ZRT-543)

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  128  Alloctr  129  Proc 2440 
[SPCL ECO: CDR] Elapsed real time: 0:00:04 
[SPCL ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[SPCL ECO: CDR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: CDR] Total (MB): Used  128  Alloctr  129  Proc 2440 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :        reserve_space       
-connect_within_pins_by_layer_name                      :        {{M1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :        reshield            
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        true                
-antenna_fixing_preference                              :        use_diodes          
-default_gate_size                                      :        0.020000            
-diode_libcell_names                                    :        {{diode_cell_hd} }  
-insert_diodes_during_routing                           :        true                
-repair_shorts_over_macros_effort_level                 :        low                 
-use_default_width_for_min_area_min_len_stub            :        true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.

Begin ECO DRC check ...

Checked 1/484 Partitions, Violations =  30
Checked 19/484 Partitions, Violations = 30
Checked 38/484 Partitions, Violations = 32
Checked 57/484 Partitions, Violations = 32
Checked 76/484 Partitions, Violations = 40
Checked 95/484 Partitions, Violations = 40
Checked 114/484 Partitions, Violations =        40
Checked 133/484 Partitions, Violations =        40
Checked 152/484 Partitions, Violations =        40
Checked 171/484 Partitions, Violations =        40
Checked 190/484 Partitions, Violations =        47
Checked 209/484 Partitions, Violations =        64
Checked 228/484 Partitions, Violations =        64
Checked 247/484 Partitions, Violations =        69
Checked 266/484 Partitions, Violations =        69
Checked 285/484 Partitions, Violations =        69
Checked 304/484 Partitions, Violations =        69
Checked 323/484 Partitions, Violations =        69
Checked 342/484 Partitions, Violations =        69
Checked 361/484 Partitions, Violations =        69
Checked 380/484 Partitions, Violations =        69
Checked 399/484 Partitions, Violations =        69
Checked 418/484 Partitions, Violations =        69
Checked 437/484 Partitions, Violations =        69
Checked 456/484 Partitions, Violations =        85
Checked 475/484 Partitions, Violations =        86

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      86

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  144  Alloctr  145  Proc 2440 

Total Wire Length =                    1233835 micron
Total Number of Contacts =             275787
Total Number of Wires =                225966
Total Number of PtConns =              3806
Total Number of Routed Wires =       225966
Total Routed Wire Length =           1233206 micron
Total Number of Routed Contacts =       275787
        Layer                M1 :      21041 micron
        Layer                M2 :     328104 micron
        Layer                M3 :     506339 micron
        Layer                M4 :     189825 micron
        Layer                B1 :     124084 micron
        Layer                B2 :      54864 micron
        Layer                EA :       9579 micron
        Layer                OA :          0 micron
        Layer                LB :          0 micron
        Via                via6 :        403
        Via            via6_1x2 :        220
        Via            via6_2x1 :         17
        Via                via5 :       2269
        Via            via5_2x1 :       2525
        Via            via5_1x2 :         18
        Via                via4 :        228
        Via            via4_2x1 :        547
        Via            via4_1x2 :       6173
        Via                via3 :        419
        Via            via3_2x1 :      26628
        Via       via3(rot)_2x1 :          2
        Via            via3_1x2 :       2205
        Via      via3v(rot)_2x1 :       1664
        Via           via3v_1x2 :          3
        Via      via3v(rot)_1x2 :          1
        Via                via2 :       1628
        Via               via2h :          4
        Via        via2_fat_2x2 :          1
        Via   via2_fat(rot)_4x1 :          1
        Via            via2_1x2 :      91700
        Via       via2(rot)_2x1 :          7
        Via       via2(rot)_1x2 :          5
        Via            via2_2x1 :      19621
        Via           via2v_1x2 :        569
        Via      via2v(rot)_2x1 :        171
        Via      via2v(rot)_1x2 :         55
        Via           via2v_2x1 :          3
        Via                via1 :      18892
        Via           via1(rot) :       3430
        Via               via1v :      11239
        Via               via1h :       1980
        Via          via1h(rot) :      24030
        Via        via1_fat_1x4 :          1
        Via            via1_2x1 :       8677
        Via       via1(rot)_1x2 :       2624
        Via       via1(rot)_2x1 :         52
        Via            via1_1x2 :       7248
        Via           via1v_1x2 :      36004
        Via      via1v(rot)_2x1 :       1856
        Via      via1v(rot)_1x2 :       2431
        Via           via1v_2x1 :        236

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 76.60% (211265 / 275787 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59571   vias)
    Layer V2         = 98.57% (112133 / 113765  vias)
        Weight 1     = 98.57% (112133  vias)
        Un-optimized =  1.43% (1632    vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
        Weight 1     = 98.64% (30503   vias)
        Un-optimized =  1.36% (419     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
  Total double via conversion rate    = 76.60% (211265 / 275787 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
    Layer V2         = 98.57% (112133 / 113765  vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
    Layer YT         = 37.03% (237    / 640     vias)
 
  The optimized via conversion rate based on total routed via count = 76.60% (211265 / 275787 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59571   vias)
    Layer V2         = 98.57% (112133 / 113765  vias)
        Weight 1     = 98.57% (112133  vias)
        Un-optimized =  1.43% (1632    vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
        Weight 1     = 98.64% (30503   vias)
        Un-optimized =  1.36% (419     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  144  Alloctr  146  Proc 2440 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 0: non-uniform partition
Routed  1/20 Partitions, Violations =   76
Routed  2/20 Partitions, Violations =   69
Routed  3/20 Partitions, Violations =   62
Routed  4/20 Partitions, Violations =   54
Routed  5/20 Partitions, Violations =   47
Routed  6/20 Partitions, Violations =   42
Routed  7/20 Partitions, Violations =   39
Routed  8/20 Partitions, Violations =   39
Routed  9/20 Partitions, Violations =   39
Routed  10/20 Partitions, Violations =  39
Routed  11/20 Partitions, Violations =  39
Routed  12/20 Partitions, Violations =  39
Routed  13/20 Partitions, Violations =  40
Routed  14/20 Partitions, Violations =  39
Routed  15/20 Partitions, Violations =  40
Routed  16/20 Partitions, Violations =  38
Routed  17/20 Partitions, Violations =  36
Routed  18/20 Partitions, Violations =  35
Routed  19/20 Partitions, Violations =  33
Routed  20/20 Partitions, Violations =  32

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      32
        @@@@ Total number of instance ports with antenna violations =   2

        Less than minimum edge length : 10
        Less than minimum width : 9
        Short : 13

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used  144  Alloctr  145  Proc 2440 

End DR iteration 0 with 20 parts

Start DR iteration 1: non-uniform partition
Routed  1/14 Partitions, Violations =   32
Routed  2/14 Partitions, Violations =   31
Routed  3/14 Partitions, Violations =   31
Routed  4/14 Partitions, Violations =   31
Routed  5/14 Partitions, Violations =   30
Routed  6/14 Partitions, Violations =   30
Routed  7/14 Partitions, Violations =   30
Routed  8/14 Partitions, Violations =   30
Routed  9/14 Partitions, Violations =   30
Routed  10/14 Partitions, Violations =  30
Routed  11/14 Partitions, Violations =  33
Routed  12/14 Partitions, Violations =  35
Routed  13/14 Partitions, Violations =  35
Routed  14/14 Partitions, Violations =  35

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      35
        @@@@ Total number of instance ports with antenna violations =   1

        Less than minimum area : 1
        Less than minimum edge length : 12
        Less than minimum width : 9
        Short : 13

[Iter 1] Elapsed real time: 0:00:01 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 1] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used  144  Alloctr  145  Proc 2440 

End DR iteration 1 with 14 parts

Start DR iteration 2: non-uniform partition
Routed  1/14 Partitions, Violations =   35
Routed  2/14 Partitions, Violations =   33
Routed  3/14 Partitions, Violations =   32
Routed  4/14 Partitions, Violations =   31
Routed  5/14 Partitions, Violations =   29
Routed  6/14 Partitions, Violations =   28
Routed  7/14 Partitions, Violations =   28
Routed  8/14 Partitions, Violations =   27
Routed  9/14 Partitions, Violations =   26
Routed  10/14 Partitions, Violations =  26
Routed  11/14 Partitions, Violations =  26
Routed  12/14 Partitions, Violations =  27
Routed  13/14 Partitions, Violations =  29
Routed  14/14 Partitions, Violations =  29

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      29
        @@@@ Total number of instance ports with antenna violations =   1

        Less than minimum edge length : 11
        Less than minimum width : 5
        Short : 13

[Iter 2] Elapsed real time: 0:00:01 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 2] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 2] Total (MB): Used  144  Alloctr  145  Proc 2440 

End DR iteration 2 with 14 parts

Start DR iteration 3: non-uniform partition
Routed  1/14 Partitions, Violations =   29
Routed  2/14 Partitions, Violations =   29
Routed  3/14 Partitions, Violations =   29
Routed  4/14 Partitions, Violations =   28
Routed  5/14 Partitions, Violations =   26
Routed  6/14 Partitions, Violations =   45
Routed  7/14 Partitions, Violations =   46
Routed  8/14 Partitions, Violations =   46
Routed  9/14 Partitions, Violations =   46
Routed  10/14 Partitions, Violations =  47
Routed  11/14 Partitions, Violations =  46
Routed  12/14 Partitions, Violations =  48
Routed  13/14 Partitions, Violations =  50
Routed  14/14 Partitions, Violations =  50

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      50
        @@@@ Total number of instance ports with antenna violations =   1

        Less than minimum edge length : 11
        Less than minimum width : 8
        Short : 13
        Internal-only types : 18

[Iter 3] Elapsed real time: 0:00:01 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 3] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 3] Total (MB): Used  144  Alloctr  145  Proc 2440 

End DR iteration 3 with 14 parts

Start DR iteration 4: non-uniform partition
Routed  1/15 Partitions, Violations =   49
Routed  2/15 Partitions, Violations =   47
Routed  3/15 Partitions, Violations =   46
Routed  4/15 Partitions, Violations =   45
Routed  5/15 Partitions, Violations =   44
Routed  6/15 Partitions, Violations =   44
Routed  7/15 Partitions, Violations =   43
Routed  8/15 Partitions, Violations =   43
Routed  9/15 Partitions, Violations =   25
Routed  10/15 Partitions, Violations =  25
Routed  11/15 Partitions, Violations =  26
Routed  12/15 Partitions, Violations =  27
Routed  13/15 Partitions, Violations =  28
Routed  14/15 Partitions, Violations =  28
Routed  15/15 Partitions, Violations =  28

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      28
        @@@@ Total number of instance ports with antenna violations =   1

        Less than minimum edge length : 11
        Less than minimum width : 4
        Short : 13

[Iter 4] Elapsed real time: 0:00:02 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 4] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 4] Total (MB): Used  144  Alloctr  145  Proc 2440 

End DR iteration 4 with 15 parts

Start DR iteration 5: non-uniform partition
Routed  1/14 Partitions, Violations =   26
Routed  2/14 Partitions, Violations =   25
Routed  3/14 Partitions, Violations =   25
Routed  4/14 Partitions, Violations =   25
Routed  5/14 Partitions, Violations =   25
Routed  6/14 Partitions, Violations =   25
Routed  7/14 Partitions, Violations =   25
Routed  8/14 Partitions, Violations =   26
Routed  9/14 Partitions, Violations =   27
Routed  10/14 Partitions, Violations =  27
Routed  11/14 Partitions, Violations =  26
Routed  12/14 Partitions, Violations =  26
Routed  13/14 Partitions, Violations =  28
Routed  14/14 Partitions, Violations =  28

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      28
        @@@@ Total number of instance ports with antenna violations =   1

        Less than minimum edge length : 10
        Less than minimum width : 5
        Short : 13

[Iter 5] Elapsed real time: 0:00:02 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 5] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 5] Total (MB): Used  144  Alloctr  145  Proc 2440 

End DR iteration 5 with 14 parts

        @@@@ Total nets not meeting constraints =       1

Stop DR since reached max number of iterations


Nets that have been changed:
Net 1 = TIEHIMTR_U210_net
Net 2 = TIEHIMTR_U211_net
Net 3 = TIEHIMTR_U212_net
Net 4 = TIEHIMTR_U213_net
Net 5 = TIEHIMTR_U214_net
Net 6 = TIEHIMTR_U205_net
Net 7 = TIEHIMTR_U206_net
Net 8 = TIEHIMTR_U208_net
Total number of changed nets = 8 (out of 33684)

[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  128  Alloctr  129  Proc 2440 
[SPCL ECO: DR] Elapsed real time: 0:00:06 
[SPCL ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[SPCL ECO: DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: DR] Total (MB): Used  128  Alloctr  129  Proc 2440 

SPCL ECO Route finished with 1 open nets, of which 0 are frozen

SPCL ECO Route finished with 28 violations and 1 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      28
        Less than minimum edge length : 10
        Less than minimum width : 5
        Short : 13



Total Wire Length =                    1233834 micron
Total Number of Contacts =             275792
Total Number of Wires =                225981
Total Number of PtConns =              3807
Total Number of Routed Wires =       225981
Total Routed Wire Length =           1233204 micron
Total Number of Routed Contacts =       275792
        Layer                M1 :      21053 micron
        Layer                M2 :     328108 micron
        Layer                M3 :     506322 micron
        Layer                M4 :     189824 micron
        Layer                B1 :     124084 micron
        Layer                B2 :      54864 micron
        Layer                EA :       9579 micron
        Layer                OA :          0 micron
        Layer                LB :          0 micron
        Via                via6 :        403
        Via            via6_1x2 :        220
        Via            via6_2x1 :         17
        Via                via5 :       2269
        Via            via5_2x1 :       2525
        Via            via5_1x2 :         18
        Via                via4 :        228
        Via            via4_2x1 :        547
        Via            via4_1x2 :       6173
        Via                via3 :        419
        Via            via3_2x1 :      26628
        Via       via3(rot)_2x1 :          2
        Via            via3_1x2 :       2205
        Via      via3v(rot)_2x1 :       1664
        Via           via3v_1x2 :          3
        Via      via3v(rot)_1x2 :          1
        Via                via2 :       1629
        Via               via2v :          1
        Via               via2h :          5
        Via        via2_fat_2x2 :          1
        Via   via2_fat(rot)_4x1 :          1
        Via            via2_1x2 :      91700
        Via       via2(rot)_2x1 :          7
        Via       via2(rot)_1x2 :          5
        Via            via2_2x1 :      19621
        Via           via2v_1x2 :        569
        Via      via2v(rot)_2x1 :        171
        Via      via2v(rot)_1x2 :         55
        Via           via2v_2x1 :          3
        Via                via1 :      18894
        Via           via1(rot) :       3430
        Via               via1v :      11239
        Via               via1h :       1980
        Via          via1h(rot) :      24030
        Via        via1_fat_1x4 :          1
        Via            via1_2x1 :       8677
        Via       via1(rot)_1x2 :       2624
        Via       via1(rot)_2x1 :         52
        Via            via1_1x2 :       7248
        Via           via1v_1x2 :      36004
        Via      via1v(rot)_2x1 :       1856
        Via      via1v(rot)_1x2 :       2431
        Via           via1v_2x1 :        236

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 76.60% (211265 / 275792 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59573   vias)
    Layer V2         = 98.56% (112133 / 113768  vias)
        Weight 1     = 98.56% (112133  vias)
        Un-optimized =  1.44% (1635    vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
        Weight 1     = 98.64% (30503   vias)
        Un-optimized =  1.36% (419     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
  Total double via conversion rate    = 76.60% (211265 / 275792 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
    Layer V2         = 98.56% (112133 / 113768  vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
    Layer YT         = 37.03% (237    / 640     vias)
 
  The optimized via conversion rate based on total routed via count = 76.60% (211265 / 275792 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59573   vias)
    Layer V2         = 98.56% (112133 / 113768  vias)
        Weight 1     = 98.56% (112133  vias)
        Un-optimized =  1.44% (1635    vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
        Weight 1     = 98.64% (30503   vias)
        Un-optimized =  1.36% (419     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 

Total number of nets = 33684
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 28
Total number of antenna violations = 1
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1233834 micron
Total Number of Contacts =             275792
Total Number of Wires =                225981
Total Number of PtConns =              3807
Total Number of Routed Wires =       225981
Total Routed Wire Length =           1233204 micron
Total Number of Routed Contacts =       275792
        Layer                M1 :      21053 micron
        Layer                M2 :     328108 micron
        Layer                M3 :     506322 micron
        Layer                M4 :     189824 micron
        Layer                B1 :     124084 micron
        Layer                B2 :      54864 micron
        Layer                EA :       9579 micron
        Layer                OA :          0 micron
        Layer                LB :          0 micron
        Via                via6 :        403
        Via            via6_1x2 :        220
        Via            via6_2x1 :         17
        Via                via5 :       2269
        Via            via5_2x1 :       2525
        Via            via5_1x2 :         18
        Via                via4 :        228
        Via            via4_2x1 :        547
        Via            via4_1x2 :       6173
        Via                via3 :        419
        Via            via3_2x1 :      26628
        Via       via3(rot)_2x1 :          2
        Via            via3_1x2 :       2205
        Via      via3v(rot)_2x1 :       1664
        Via           via3v_1x2 :          3
        Via      via3v(rot)_1x2 :          1
        Via                via2 :       1629
        Via               via2v :          1
        Via               via2h :          5
        Via        via2_fat_2x2 :          1
        Via   via2_fat(rot)_4x1 :          1
        Via            via2_1x2 :      91700
        Via       via2(rot)_2x1 :          7
        Via       via2(rot)_1x2 :          5
        Via            via2_2x1 :      19621
        Via           via2v_1x2 :        569
        Via      via2v(rot)_2x1 :        171
        Via      via2v(rot)_1x2 :         55
        Via           via2v_2x1 :          3
        Via                via1 :      18894
        Via           via1(rot) :       3430
        Via               via1v :      11239
        Via               via1h :       1980
        Via          via1h(rot) :      24030
        Via        via1_fat_1x4 :          1
        Via            via1_2x1 :       8677
        Via       via1(rot)_1x2 :       2624
        Via       via1(rot)_2x1 :         52
        Via            via1_1x2 :       7248
        Via           via1v_1x2 :      36004
        Via      via1v(rot)_2x1 :       1856
        Via      via1v(rot)_1x2 :       2431
        Via           via1v_2x1 :        236

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 76.60% (211265 / 275792 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59573   vias)
    Layer V2         = 98.56% (112133 / 113768  vias)
        Weight 1     = 98.56% (112133  vias)
        Un-optimized =  1.44% (1635    vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
        Weight 1     = 98.64% (30503   vias)
        Un-optimized =  1.36% (419     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
  Total double via conversion rate    = 76.60% (211265 / 275792 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
    Layer V2         = 98.56% (112133 / 113768  vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
    Layer YT         = 37.03% (237    / 640     vias)
 
  The optimized via conversion rate based on total routed via count = 76.60% (211265 / 275792 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59573   vias)
    Layer V2         = 98.56% (112133 / 113768  vias)
        Weight 1     = 98.56% (112133  vias)
        Un-optimized =  1.44% (1635    vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
        Weight 1     = 98.64% (30503   vias)
        Un-optimized =  1.36% (419     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
[SPCL ECO: End] Elapsed real time: 0:00:07 
[SPCL ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[SPCL ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: End] Total (MB): Used  128  Alloctr  129  Proc 2440 
Special ECO iteration 1 ended with 13 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
# Connect Power & Grounding in extraction and update timing
derive_pg_connection -power_net $MW_R_POWER_NET -power_pin  $MW_POWER_PORT
Information: connected 0 power ports and 0 ground ports
1
derive_pg_connection -ground_net $MW_R_GROUND_NET -ground_pin $MW_GROUND_PORT
Information: connected 0 power ports and 0 ground ports
1
derive_pg_connection -power_net $MW_R_POWER_NET -ground_net $MW_R_GROUND_NET -tie
reconnected total 0 tie highs and 0 tie lows
1
## Read scenario file
set_active_scenarios [lminus [all_scenarios] $CLOCK_OPT_CTS_SCN]
1
# Intermediate Save
# Use timing driven SnR.
set_route_zrt_global_options -timing_driven true
1
set_route_zrt_track_options  -timing_driven true
1
set_route_zrt_detail_options -timing_driven true
1
save_mw_cel
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named khu_sensor_pad. (UIG-5)
1
puts "SEC_INFO: CEL was saved. You can open CEL with read_only !!"
SEC_INFO: CEL was saved. You can open CEL with read_only !!
# Running extraction and updating the timing
extract_rc -coupling_cap

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is -40/-40(from scenario func1_bst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00044 0.00044 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00011 0.00011 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer OA : 6e-06 6e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Res for layer LB : 8.9e-06 8.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0018 0.0018 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Vertical Res : 0.0016 0.0016 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
1
update_timing
        Scenario            : func1_bst
        Parasitic source    : LPE
        Parasitic mode      : RealRC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/-40
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

1
# Report
set REPORTS_STEP_DIR $REPORTS_DIR/${step}
./reports/08_chip_finish
if {[file exist $REPORTS_STEP_DIR]} {
        sh rm -rf $REPORTS_STEP_DIR
}
sh mkdir $REPORTS_STEP_DIR
set legalize_support_phys_only_cell true
true
create_qor_snapshot -show_all -significant_digits 4 -name $step
Current scenario is: func1_bst
Information: Timer is not in zero interconnect delay mode. (TIM-176)
***********************************************
Report          : create_qor_snapshot (08_chip_finish)
Design          : khu_sensor_pad
Version         : N-2017.09
Date            : Thu Nov 19 20:26:46 2020
Time unit       : 1.0e-09 Second(ns)
Capacitance unit: 1.0e-12 Farad(pF)
Voltage unit    : 1 Volt
Power unit      : 1.0e-03 Watt(mW)
Location        : /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/snapshot
***********************************************
No. of scenario = 2
s1 = func1_wst
s2 = func1_bst
------------------------------------------------------------------------
WNS of each timing group:                       s1        s2 
------------------------------------------------------------------------
clk_half                                    2.7269    4.1535 
**clock_gating_default**                    0.4131    3.2816 
REGIN                                       3.0057    3.9802 
REGOUT                                      1.1893    3.2937 
clk                                        -0.1683         - 
------------------------------------------------------------------------
Setup WNS:                                 -0.1683    2.9788     -0.1683 
Setup TNS:                                 -1.0266       0.0     -1.0266
Number of setup violations:                     11         0          11 
Hold WNS:                                  -0.1297   -0.0633     -0.1297 
Hold TNS:                                  -1.0347   -4.3965     -4.5179 
Number of hold violations:                      93       382         382 
Number of max trans violations:                  0         0           0 
Number of max cap violations:                    0         0           0 
Number of min pulse width violations:            0         0           0 
Route drc violations:                                                 29
------------------------------------------------------------------------
Area:                                                             128840
Cell count:                                                        31612
Buf/inv cell count:                                                 6917
Std cell utilization:                                             12.04%
CPU/ELAPSE(hr):                                                0.08/0.11
Mem(Mb):                                                             852
Host name:                                           vlsi-dist.khu.ac.kr
------------------------------------------------------------------------
Histogram:             s1   s2 
------------------------------------------------------------------------
Max violations:        11    0 
   above ~ -0.7  ---    0    0 
    -0.6 ~ -0.7  ---    0    0 
    -0.5 ~ -0.6  ---    0    0 
    -0.4 ~ -0.5  ---    0    0 
    -0.3 ~ -0.4  ---    0    0 
    -0.2 ~ -0.3  ---    0    0 
    -0.1 ~ -0.2  ---    5    0 
       0 ~ -0.1  ---    6    0 
------------------------------------------------------------------------
Min violations:        93  382 
  -0.06 ~ above  ---    1    1 
  -0.05 ~ -0.06  ---    0    0 
  -0.04 ~ -0.05  ---    0    0 
  -0.03 ~ -0.04  ---    1    7 
  -0.02 ~ -0.03  ---    7   47 
  -0.01 ~ -0.02  ---   32  143 
      0 ~ -0.01  ---   52  184 
------------------------------------------------------------------------
Current scenario is: func1_bst
Snapshot (08_chip_finish) is created and stored under "/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/snapshot" directory
1
redirect -file $REPORTS_STEP_DIR/snap.rpt       { report_qor_snapshot -name $step -save_as snap.rpt }
redirect -file $REPORTS_STEP_DIR/hfn.rpt { report_net_fanout -threshold 100 }
redirect -file $REPORTS_STEP_DIR/qor.rpt -tee   { report_qor -scenario [all_scenarios] -significant_digits 4 }
Information: Scenario funccts_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst func1_bst funccts_wst
Version: N-2017.09
Date   : Thu Nov 19 20:26:47 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            32.0000
  Critical Path Length:        4.4868
  Critical Path Slack:         0.4131
  Critical Path Clk Period:    5.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             5.0000
  Critical Path Length:        1.7086
  Critical Path Slack:         3.0057
  Critical Path Clk Period:    5.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             1.0000
  Critical Path Length:        3.4947
  Critical Path Slack:         1.1893
  Critical Path Clk Period:    5.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            42.0000
  Critical Path Length:        5.3151
  Critical Path Slack:        -0.1683
  Critical Path Clk Period:    5.4000
  Total Negative Slack:       -1.0266
  No. of Violating Paths:     11.0000
  Worst Hold Violation:       -0.1297
  Total Hold Violation:       -1.0267
  No. of Hold Violations:     92.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             5.0000
  Critical Path Length:        2.2125
  Critical Path Slack:         2.7269
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.0080
  Total Hold Violation:       -0.0080
  No. of Hold Violations:      1.0000
  -----------------------------------


  Scenario 'func1_bst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            32.0000
  Critical Path Length:        1.7395
  Critical Path Slack:         3.2816
  Critical Path Clk Period:    5.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.0150
  Total Hold Violation:       -0.0178
  No. of Hold Violations:      2.0000
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             6.0000
  Critical Path Length:        0.7665
  Critical Path Slack:         3.9802
  Critical Path Clk Period:    5.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             1.0000
  Critical Path Length:        1.3903
  Critical Path Slack:         3.2937
  Critical Path Clk Period:    5.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            40.0000
  Critical Path Length:        2.1386
  Critical Path Slack:         2.9788
  Critical Path Clk Period:    5.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.0633
  Total Hold Violation:       -4.3370
  No. of Hold Violations:    376.0000
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             5.0000
  Critical Path Length:        0.7948
  Critical Path Slack:         4.1535
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.0157
  Total Hold Violation:       -0.0417
  No. of Hold Violations:      4.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        294
  Hierarchical Port Count:       6271
  Leaf Cell Count:              31612
  Buf/Inv Cell Count:            6917
  Buf Cell Count:                2354
  Inv Cell Count:                4563
  CT Buf/Inv Cell Count:          267
  Combinational Cell Count:     26208
  Sequential Cell Count:         5404
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      82427.8396
  Noncombinational Area:   46412.1604
  Buf/Inv Area:            12543.6800
  Total Buffer Area:        4786.2400
  Total Inverter Area:      7757.4400
  Macro/Black Box Area:        0.0000
  Net Area:                    0.0000
  Net XLength        :    655450.0000
  Net YLength        :    558477.9375
  -----------------------------------
  Cell Area:              128840.0000
  Design Area:            128840.0000
  Net Length        :    1213928.0000


  Design Rules
  -----------------------------------
  Total Number of Nets:         34060
  Nets With Violations:             7
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Net Length Violations:        7
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            442.4248
  -----------------------------------------
  Overall Compile Time:            450.6486
  Overall Compile Wall Clock Time: 453.4773

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.1683  TNS: 1.0266  Number of Violating Paths: 11  (with Crosstalk delta delays)
  Scenario: func1_bst   WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.1683  TNS: 1.0266  Number of Violating Paths: 11  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.1297  TNS: 1.0347  Number of Violating Paths: 93  (with Crosstalk delta delays)
  Scenario: func1_bst  (Hold)  WNS: 0.0633  TNS: 4.3965  Number of Violating Paths: 382  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.1297  TNS: 4.5179  Number of Violating Paths: 382  (with Crosstalk delta delays)

  --------------------------------------------------------------------


1
redirect -file $REPORTS_STEP_DIR/physical.sum -tee { report_design -physical -nosplit }
 
****************************************
Report : design
        -physical
Design : khu_sensor_pad
Version: N-2017.09
Date   : Thu Nov 19 20:26:47 2020
****************************************

        Scenario            : func1_bst
        Parasitic source    : LPE
        Parasitic mode      : RealRC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/-40
****************************** P&R Summary ********************************
Date : Thu Nov 19 20:26:47 2020
Machine Host Name: vlsi-dist.khu.ac.kr
Working Directory: /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis
Library Name:      khu_sensor_pad_08_chip_finish
Cell Name:         khu_sensor_pad.CEL;1
Design Statistics:
    Number of Module Cells:        38681
    Number of Pins:                189783
    Number of IO Pad Cells:        56
    Number of IO Pins:             13
    Number of Nets:                33684
    Average Pins Per Net (Signal): 3.19275

Chip Utilization:
    Total Std Cell Area:           128840.00
    Total Pad Cell Area:           376225.63
    Core Size:     width 1035.00, height 1033.60; area 1069776.00
    Pad Core Size: width 1176.00, height 1176.00; area 1382976.00
    Chip Size:     width 1400.00, height 1400.00; area 1960000.00
    Std cells utilization:         12.04% 
    Cell/Core Ratio:               12.04%
    Cell/Chip Ratio:               25.77%
    Number of Cell Rows:            646

Master Instantiation:
        MasterName      Type    InstCount
        =================================
        FILLTIEMTR      STD     7125
        DFFRQX1MTR      STD     2666
        INVX1MTR        STD     2517
        BUFX2MTR        STD     1809
        DFFQX1MTR       STD     1804
        NAND2X1MTR      STD     1433
        AOI222X1MTR     STD     1045
        AOI22X1MTR      STD     1042
        XOR2X1MTR       STD     880
        NOR2X1MTR       STD     860
        OAI21X1MTR      STD     787
        INVX2MTR        STD     779
        ADDHX1MTR       STD     578
        INVX20MTR       STD     549
        OAI21X2MTR      STD     478
        ADDFHX4MTR      STD     427
        AOI21X1MTR      STD     370
        AO22X1MTR       STD     367
        CLKNAND2X2MTR   STD     341
        AND2X1MTR       STD     328
        ADDFX1MTR       STD     316
        ADDFX2MTR       STD     310
        NAND4X1MTR      STD     309
        AOI32X1MTR      STD     290
        NOR2BX1MTR      STD     289
        NAND2X2MTR      STD     285
        XOR2X8MTR       STD     274
        OAI21X6MTR      STD     267
        NOR4X1MTR       STD     265
        NAND2BX1MTR     STD     257
        OAI211X1MTR     STD     253
        XNOR2X1MTR      STD     252
        OAI2BB2X1MTR    STD     234
        DFFHQX4MTR      STD     234
        OAI21X4MTR      STD     232
        NOR3X1MTR       STD     226
        XOR2X4MTR       STD     224
        TIEHIMTR        STD     215
        NOR2X2MTR       STD     208
        AO2B2X1MTR      STD     201
        NAND3X1MTR      STD     201
        TIELOMTR        STD     199
        TLATNTSCAX2MTR  STD     175
        DFFSX1MTR       STD     174
        OAI22X1MTR      STD     171
        OAI221X1MTR     STD     166
        NOR4BX1MTR      STD     165
        OAI2B1X1MTR     STD     162
        XOR2X2MTR       STD     156
        NOR2X4MTR       STD     149
        OAI21X3MTR      STD     146
        BUFX20MTR       STD     140
        CLKOR2X1MTR     STD     136
        AOI31X1MTR      STD     129
        OAI31X1MTR      STD     124
        OAI32X1MTR      STD     124
        AOI211X1MTR     STD     119
        AOI21X2MTR      STD     108
        AOI222X2MTR     STD     106
        INVX4MTR        STD     105
        NOR2X8MTR       STD     104
        ADDFHX8MTR      STD     102
        AND4X1MTR       STD     100
        OAI2BB1X1MTR    STD     93
        INVX8MTR        STD     91
        XNOR2X4MTR      STD     91
        OAI2B11X1MTR    STD     88
        INVX16MTR       STD     86
        AOI2BB2X1MTR    STD     82
        DFFHQX8MTR      STD     79
        CLKINVX4MTR     STD     75
        INVX12MTR       STD     74
        ADDHX4MTR       STD     71
        AO2B2BX1MTR     STD     70
        BUFX4MTR        STD     67
        NAND2X4MTR      STD     66
        CLKBUFX6MTR     STD     66
        CLKXOR2X12MTR   STD     64
        OAI2B2X1MTR     STD     63
        NOR2X6MTR       STD     61
        AOI21X6MTR      STD     59
        INVX6MTR        STD     59
        OR4X1MTR        STD     58
        ADDFHX1MTR      STD     58
        CLKNAND2X4MTR   STD     57
        NAND3BX1MTR     STD     55
        BUFX16MTR       STD     53
        DFFQX4MTR       STD     52
        XOR2X3MTR       STD     51
        NAND4BX1MTR     STD     50
        AOI2B1X1MTR     STD     50
        AND2X2MTR       STD     50
        XNOR2X2MTR      STD     50
        AOI22X2MTR      STD     46
        OR2X2MTR        STD     45
        NAND4X2MTR      STD     42
        XNOR2X8MTR      STD     42
        DFFQNX1MTR      STD     39
        AO21X1MTR       STD     39
        ADDFHX2MTR      STD     37
        AOI21X4MTR      STD     36
        CLKBUFX8MTR     STD     36
        NOR3BX1MTR      STD     35
        AOI21X8MTR      STD     35
        NAND2X6MTR      STD     35
        DFFRQX4MTR      STD     35
        CLKXOR2X8MTR    STD     35
        INVX18MTR       STD     34
        DFFTRX1MTR      STD     33
        INVX5MTR        STD     33
        OAI21X8MTR      STD     33
        INVX14MTR       STD     31
        BUFX14MTR       STD     30
        INVX10MTR       STD     29
        BUFX10MTR       STD     26
        OAI221X2MTR     STD     26
        NOR2BX8MTR      STD     25
        INVX32MTR       STD     25
        AND3X1MTR       STD     24
        NAND3X2MTR      STD     24
        NAND2BX8MTR     STD     24
        OR3X1MTR        STD     22
        NOR2X3MTR       STD     22
        OAI2B1X2MTR     STD     21
        NOR2X5MTR       STD     21
        CLKBUFX12MTR    STD     21
        AOI21BX1MTR     STD     20
        OR2X4MTR        STD     20
        OAI2BB2X2MTR    STD     20
        NAND2X5MTR      STD     19
        CLKNAND2X8MTR   STD     19
        CLKXOR2X4MTR    STD     19
        OAI21BX1MTR     STD     18
        NAND2BX2MTR     STD     18
        BUFX18MTR       STD     18
        CLKXOR2X16MTR   STD     18
        NOR4BBX1MTR     STD     17
        XOR3X1MTR       STD     17
        OAI2B2X4MTR     STD     17
        BUFX32MTR       STD     17
        DFFRHQX8MTR     STD     16
        BUFX12MTR       STD     16
        NOR2BX4MTR      STD     16
        ADDHX2MTR       STD     16
        DFFHQX2MTR      STD     16
        AND3X12MTR      STD     16
        AOI221X1MTR     STD     15
        OAI222X1MTR     STD     15
        NOR2BX2MTR      STD     15
        INVX3MTR        STD     15
        AND3X8MTR       STD     15
        AOI22X4MTR      STD     15
        NAND2X3MTR      STD     14
        NAND2X8MTR      STD     14
        DFFSQX2MTR      STD     13
        NOR2X12MTR      STD     13
        INVX24MTR       STD     13
        NOR3X2MTR       STD     12
        AOI32X2MTR      STD     12
        OAI2B2X2MTR     STD     12
        CLKINVX12MTR    STD     12
        OA21X4MTR       STD     12
        CLKXOR2X2MTR    STD     11
        NOR4X2MTR       STD     11
        BUFX8MTR        STD     11
        CLKBUFX4MTR     STD     11
        DFFRHQX4MTR     STD     11
        CLKINVX16MTR    STD     11
        AOI2BB1X4MTR    STD     11
        NAND2BX12MTR    STD     11
        AOI2BB1X1MTR    STD     10
        CLKAND2X2MTR    STD     10
        CLKINVX8MTR     STD     10
        OAI21BX2MTR     STD     10
        OAI21BX4MTR     STD     9
        OAI31X2MTR      STD     9
        NAND2X12MTR     STD     9
        DFFSQX1MTR      STD     8
        DLY4X1MTR       STD     8
        OR2X1MTR        STD     8
        DFFSHQX1MTR     STD     8
        MXI2X1MTR       STD     8
        CLKBUFX16MTR    STD     8
        AOI222X4MTR     STD     8
        OA21X2MTR       STD     8
        OA21X1MTR       STD     7
        BUFX5MTR        STD     7
        OAI32X2MTR      STD     7
        OAI2BB2X4MTR    STD     7
        CLKOR2X4MTR     STD     7
        OA21X8MTR       STD     7
        OR2X8MTR        STD     7
        XNOR3X1MTR      STD     6
        NOR3X4MTR       STD     6
        CLKNAND2X12MTR  STD     6
        NAND3BX2MTR     STD     6
        AND2X4MTR       STD     6
        DFFSX2MTR       STD     6
        DFFSHQX8MTR     STD     6
        CLKINVX20MTR    STD     6
        AO21X8MTR       STD     6
        NAND3X8MTR      STD     6
        DFFQX2MTR       STD     5
        AOI21X3MTR      STD     5
        NOR3X6MTR       STD     5
        NOR4X4MTR       STD     5
        OAI2B1X4MTR     STD     5
        DFFHQNX8MTR     STD     5
        CLKINVX6MTR     STD     5
        NAND2BX4MTR     STD     4
        BUFX3MTR        STD     4
        OAI22X4MTR      STD     4
        NAND4BX2MTR     STD     4
        AND3X4MTR       STD     4
        AOI31X2MTR      STD     4
        DFFHX4MTR       STD     4
        DFFHQNX4MTR     STD     4
        DFFTRX4MTR      STD     4
        AND2X8MTR       STD     4
        AND3X2MTR       STD     3
        AO21X4MTR       STD     3
        AND3X6MTR       STD     3
        NOR3X8MTR       STD     3
        DFFHX8MTR       STD     3
        OAI21BX8MTR     STD     3
        NOR2BX12MTR     STD     3
        OR2X6MTR        STD     3
        OAI2B1X8MTR     STD     3
        CLKAND2X4MTR    STD     3
        NAND4BBX1MTR    STD     2
        OAI33X1MTR      STD     2
        BUFX6MTR        STD     2
        NAND3X4MTR      STD     2
        OAI2B11X2MTR    STD     2
        OAI2BB1X2MTR    STD     2
        CLKOR2X6MTR     STD     2
        NAND4X4MTR      STD     2
        CLKINVX40MTR    STD     2
        CLKBUFX20MTR    STD     2
        BUFX24MTR       STD     2
        OAI211X2MTR     STD     2
        AND2X12MTR      STD     2
        OA22X4MTR       STD     2
        AO2B2X4MTR      STD     2
        CLKOR2X8MTR     STD     2
        DFFRHQX2MTR     STD     2
        OAI2BB1X4MTR    STD     2
        CLKNAND2X16MTR  STD     2
        OR2X12MTR       STD     1
        AOI33X1MTR      STD     1
        CLKOR2X2MTR     STD     1
        AO21X2MTR       STD     1
        AOI211X2MTR     STD     1
        CLKINVX32MTR    STD     1
        AOI221X2MTR     STD     1
        NOR4BX2MTR      STD     1
        AOI2BB2X8MTR    STD     1
        AO22X8MTR       STD     1
        CLKINVX24MTR    STD     1
        OAI221X4MTR     STD     1
        ADDHX8MTR       STD     1
        AOI2BB1X8MTR    STD     1
        OAI2BB2X8MTR    STD     1
        AOI2B1X4MTR     STD     1
        OR3X2MTR        STD     1
        AOI32X4MTR      STD     1
        NAND4BBX4MTR    STD     1
        OR4X2MTR        STD     1
        DFFTRX2MTR      STD     1
        OAI222X2MTR     STD     1
        DFFX4MTR        STD     1
        iofillerv1      IO      723
        iofillerv_005   IO      144
        iofillerv_1     IO      40
        iofillerv30     IO      36
        ec_breakv       IO      11
        pvhbcudtbrt     IO      11
        vssipvh         IO      8
        vddivh          IO      8
        vddtvh          IO      8
        vsstvh          IO      8
        pvhbsudtart     IO      1
        pvhbcudtart     IO      1
        cornerv         CORNER  4
        =================================

Timing/Optimization Information:

Global Routing Information:
    layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
    layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
    layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
    layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
    layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
    layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
    layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
    layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
    layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
     
    Average gCell capacity  3.60         on layer (1)    M1
    Average gCell capacity  5.20         on layer (2)    M2
    Average gCell capacity  5.35         on layer (3)    M3
    Average gCell capacity  5.30         on layer (4)    M4
    Average gCell capacity  2.92         on layer (5)    B1
    Average gCell capacity  2.64         on layer (6)    B2
    Average gCell capacity  1.35         on layer (7)    EA
    Average gCell capacity  0.59         on layer (8)    OA
    Average gCell capacity  0.00         on layer (9)    LB
     
    Initial. Both Dirs: Overflow =   312 Max = 4 GRCs =   246 (0.02%)
    Initial. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
    Initial. V routing: Overflow =   309 Max = 4 (GRCs =  5) GRCs =   243 (0.03%)
     
    phase1. Both Dirs: Overflow =   312 Max = 4 GRCs =   246 (0.02%)
    phase1. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
    phase1. V routing: Overflow =   309 Max = 4 (GRCs =  5) GRCs =   243 (0.03%)
     
    phase2. Both Dirs: Overflow =   312 Max = 4 GRCs =   246 (0.02%)
    phase2. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
    phase2. V routing: Overflow =   309 Max = 4 (GRCs =  5) GRCs =   243 (0.03%)
     
    Total Wire Length = 2089.80
    Layer M1 wire length = 180.80
    Layer M2 wire length = 834.27
    Layer M3 wire length = 1071.54
    Layer M4 wire length = 3.19
    Layer B1 wire length = 0.00
    Layer B2 wire length = 0.00
    Layer EA wire length = 0.00
    Layer OA wire length = 0.00
    Layer LB wire length = 0.00
    Total Number of Contacts = 37
    Via via1 count = 7
    Via via2 count = 28
    Via via3 count = 2
    Via via4 count = 0
    Via via5 count = 0
    Via via6 count = 0
    Via via7 count = 0
    Via viatop count = 0
     
    Elapsed real time: 0:00:03
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:03 total = 0:00:03
    Total Proc Memory(MB): 2440

Track Assignment Information:
    Number of wires with overlap after iteration 0 = 64 of 120

    Number of wires with overlap after iteration 1 = 24 of 96

    Total M1 wire length: 180.8
    Total M2 wire length: 837.2
    Total M3 wire length: 1067.8
    Total M4 wire length: 3.3
    Total B1 wire length: 0.0
    Total B2 wire length: 0.0
    Total EA wire length: 0.0
    Total OA wire length: 0.0
    Total LB wire length: 0.0
    Total wire length: 2089.1

    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2440

Detailed Routing Information:
    

    ---------- Detail route ----------

     
    Iteration 55: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      33
        @@@@ Total number of instance ports with antenna violations =   6
     
    Iteration 56: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      33
        @@@@ Total number of instance ports with antenna violations =   6
     
    Iteration 57: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      32
        @@@@ Total number of instance ports with antenna violations =   6
     
    Iteration 58: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      26
        @@@@ Total number of instance ports with antenna violations =   6
     
    Iteration 59: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      36
        @@@@ Total number of instance ports with antenna violations =   6
     
    Iteration 60: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      32
        @@@@ Total number of instance ports with antenna violations =   6
     
    Iteration 61: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      29
        @@@@ Total number of instance ports with antenna violations =   6
     
    Iteration 62: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      33
        @@@@ Total number of instance ports with antenna violations =   6
     
    Iteration 63: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      30
        @@@@ Total number of instance ports with antenna violations =   6
     
    Elapsed real time: 0:00:14
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:14 total = 0:00:14
    Total Proc Memory(MB): 2440
     
    Cumulative run time upto current stage: Elapsed = 0:00:14 CPU = 0:00:14
    

    ---------- Eco detail route ----------

     
    Iteration 0: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      32
        @@@@ Total number of instance ports with antenna violations =   2
     
    Iteration 1: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      35
        @@@@ Total number of instance ports with antenna violations =   1
     
    Iteration 2: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      29
        @@@@ Total number of instance ports with antenna violations =   1
     
    Iteration 3: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      50
        @@@@ Total number of instance ports with antenna violations =   1
     
    Iteration 4: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      28
        @@@@ Total number of instance ports with antenna violations =   1
     
    Iteration 5: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      28
        @@@@ Total number of instance ports with antenna violations =   1
     
    Elapsed real time: 0:00:02
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:02 total = 0:00:02
    Total Proc Memory(MB): 2440
     
    Cumulative run time upto current stage: Elapsed = 0:00:16 CPU = 0:00:16
     
    SPCL ECO Route finished with 1 open nets, of which 0 are frozen
    SPCL ECO Route finished with 28 violations
     
    DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      28
        Less than minimum edge length : 10
        Less than minimum width : 5
        Short : 13
    Total number of nets = 33684
    1 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 28
    Total number of antenna violations = 1
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2440
     
    Cumulative run time upto current stage: Elapsed = 0:00:16 CPU = 0:00:16
     
    DR finished with 1 open nets, of which 0 are frozen
    DR finished with 30 violations
     
    DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      30
        Less than minimum edge length : 10
        Less than minimum width : 7
        Short : 13
    Total number of nets = 33684
    1 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 30
    Total number of antenna violations = 6
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:08
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:08 total = 0:00:08
    Total Proc Memory(MB): 2440
     
    Cumulative run time upto current stage: Elapsed = 0:00:24 CPU = 0:00:24
     
    Total Wire Length =                    1233834 micron
    Total Number of Contacts =             275792
    Total Number of Wires =                225981
    Total Number of PtConns =              3807
    Total Number of Routed Wires =       225981
    Total Routed Wire Length =           1233204 micron
    Total Number of Routed Contacts =       275792
        Layer                M1 :      21053 micron
        Layer                M2 :     328108 micron
        Layer                M3 :     506322 micron
        Layer                M4 :     189824 micron
        Layer                B1 :     124084 micron
        Layer                B2 :      54864 micron
        Layer                EA :       9579 micron
        Layer                OA :          0 micron
        Layer                LB :          0 micron
        Via                via6 :        403
        Via            via6_1x2 :        220
        Via            via6_2x1 :         17
        Via                via5 :       2269
        Via            via5_2x1 :       2525
        Via            via5_1x2 :         18
        Via                via4 :        228
        Via            via4_2x1 :        547
        Via            via4_1x2 :       6173
        Via                via3 :        419
        Via            via3_2x1 :      26628
        Via       via3(rot)_2x1 :          2
        Via            via3_1x2 :       2205
        Via      via3v(rot)_2x1 :       1664
        Via           via3v_1x2 :          3
        Via      via3v(rot)_1x2 :          1
        Via                via2 :       1629
        Via               via2v :          1
        Via               via2h :          5
        Via        via2_fat_2x2 :          1
        Via   via2_fat(rot)_4x1 :          1
        Via            via2_1x2 :      91700
        Via       via2(rot)_2x1 :          7
        Via       via2(rot)_1x2 :          5
        Via            via2_2x1 :      19621
        Via           via2v_1x2 :        569
        Via      via2v(rot)_2x1 :        171
        Via      via2v(rot)_1x2 :         55
        Via           via2v_2x1 :          3
        Via                via1 :      18894
        Via           via1(rot) :       3430
        Via               via1v :      11239
        Via               via1h :       1980
        Via          via1h(rot) :      24030
        Via        via1_fat_1x4 :          1
        Via            via1_2x1 :       8677
        Via       via1(rot)_1x2 :       2624
        Via       via1(rot)_2x1 :         52
        Via            via1_1x2 :       7248
        Via           via1v_1x2 :      36004
        Via      via1v(rot)_2x1 :       1856
        Via      via1v(rot)_1x2 :       2431
        Via           via1v_2x1 :        236
     
    Redundant via conversion report:
    --------------------------------

      Total optimized via conversion rate = 76.60% (211265 / 275792 vias)
     
        Layer V1         = 49.81% (59129  / 118702  vias)
            Weight 1     = 49.81% (59129   vias)
            Un-optimized = 50.19% (59573   vias)
        Layer V2         = 98.56% (112133 / 113768  vias)
            Weight 1     = 98.56% (112133  vias)
            Un-optimized =  1.44% (1635    vias)
        Layer V3         = 98.64% (30503  / 30922   vias)
            Weight 1     = 98.64% (30503   vias)
            Un-optimized =  1.36% (419     vias)
        Layer W0         = 96.72% (6720   / 6948    vias)
            Weight 1     = 96.72% (6720    vias)
            Un-optimized =  3.28% (228     vias)
        Layer W1         = 52.85% (2543   / 4812    vias)
            Weight 1     = 52.85% (2543    vias)
            Un-optimized = 47.15% (2269    vias)
        Layer YT         = 37.03% (237    / 640     vias)
            Weight 1     = 37.03% (237     vias)
            Un-optimized = 62.97% (403     vias)
     
      Total double via conversion rate    = 76.60% (211265 / 275792 vias)
     
        Layer V1         = 49.81% (59129  / 118702  vias)
        Layer V2         = 98.56% (112133 / 113768  vias)
        Layer V3         = 98.64% (30503  / 30922   vias)
        Layer W0         = 96.72% (6720   / 6948    vias)
        Layer W1         = 52.85% (2543   / 4812    vias)
        Layer YT         = 37.03% (237    / 640     vias)
     
      The optimized via conversion rate based on total routed via count = 76.60% (211265 / 275792 vias)
     
        Layer V1         = 49.81% (59129  / 118702  vias)
            Weight 1     = 49.81% (59129   vias)
            Un-optimized = 50.19% (59573   vias)
        Layer V2         = 98.56% (112133 / 113768  vias)
            Weight 1     = 98.56% (112133  vias)
            Un-optimized =  1.44% (1635    vias)
        Layer V3         = 98.64% (30503  / 30922   vias)
            Weight 1     = 98.64% (30503   vias)
            Un-optimized =  1.36% (419     vias)
        Layer W0         = 96.72% (6720   / 6948    vias)
            Weight 1     = 96.72% (6720    vias)
            Un-optimized =  3.28% (228     vias)
        Layer W1         = 52.85% (2543   / 4812    vias)
            Weight 1     = 52.85% (2543    vias)
            Un-optimized = 47.15% (2269    vias)
        Layer YT         = 37.03% (237    / 640     vias)
            Weight 1     = 37.03% (237     vias)
            Un-optimized = 62.97% (403     vias)
     

DRC information: 
      Less than minimum edge length: 10 
      Short: 13 
      Less than minimum width: 5 
      Antenna: 1 
      Total error number: 29

Ring Wiring Statistics:
    metal2 Wire Length(count):               4211.96(4)
    metal3 Wire Length(count):               4235.96(4)
    metal4 Wire Length(count):               2169.20(2)
    metal5 Wire Length(count):               2172.00(2)
  ==============================================
    Total Wire Length(count):               12789.12(12)
    Number of via2 Contacts:             16
    Number of via4 Contacts:              4
  ==============================================
    Total Number of Contacts:       20

Stripe Wiring Statistics:
    metal3 Wire Length(count):                 27.84(96)
    metal6 Wire Length(count):              50628.48(144)
    metal7 Wire Length(count):              50858.88(48)
  ==============================================
    Total Wire Length(count):              101515.20(288)
    Number of via2 Contacts:             96
    Number of via3 Contacts:            192
    Number of via4 Contacts:            192
    Number of via5 Contacts:            192
    Number of via6 Contacts:           1248
  ==============================================
    Total Number of Contacts:     1920

User Wiring Statistics:
    metal2 Wire Length(count):                324.99(13)
    metal3 Wire Length(count):                281.30(19)
    metal4 Wire Length(count):                320.65(14)
  ==============================================
    Total Wire Length(count):                 926.93(46)
    Number of via2 Contacts:             13
    Number of via3 Contacts:             20
    Number of via4 Contacts:              7
  ==============================================
    Total Number of Contacts:       40

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):             685830.69(661)
    metal3 Wire Length(count):                 18.58(32)
    metal4 Wire Length(count):                  0.65(1)
  ==============================================
    Total Wire Length(count):              685849.92(694)
    Number of via1 Contacts:          16801
    Number of via2 Contacts:          15572
    Number of via3 Contacts:          15528
    Number of via4 Contacts:          15528
    Number of via5 Contacts:          15528
  ==============================================
    Total Number of Contacts:    78957

Signal Wiring Statistics:
    metal1 Wire Length(count):              21056.76(2623)
    metal2 Wire Length(count):             328079.99(115882)
    metal3 Wire Length(count):             504039.30(77717)
    metal4 Wire Length(count):             187276.46(18936)
    metal5 Wire Length(count):             102099.85(4338)
    metal6 Wire Length(count):              36532.83(1457)
    metal7 Wire Length(count):               9578.14(154)
  ==============================================
    Total Wire Length(count):             1188663.33(221107)

      Mask Name      Contact Code    Number Of Contacts    Percentage
        via1            via1(2)             22276              18.8
        via1           via1v(23)             11237             9.48
        via1           via1h(24)             26010             21.9
        via1_2x1       via1v(23)              2667             2.25
        via1_1x2        via1(2)              7292              6.15
        via1_1x2       via1v(23)             37855             31.9
        via1_2x1        via1(2)             11227              9.47
 Default via for layer via1:                   50.2%
 Yield-optmized via for layer via1:            49.8%

        via2            via2(3)              1513              1.33
        via2           via2v(32)                 1          0.00088
        via2           via2h(34)                 5           0.0044
        via2_2x1       via2v(32)                58            0.051
        via2_1x2       via2v(32)               740            0.651
        via2_2x1        via2(3)             19615              17.3
        via2_1x2        via2(3)             91684              80.7
 Default via for layer via2:                   1.34%
 Yield-optmized via for layer via2:            98.7%

        via3            via3(4)               126             0.412
        via3_2x1       via3v(42)                 1          0.00327
        via3_1x2       via3v(42)              1667             5.45
        via3_1x2        via3(4)              2207              7.21
        via3_2x1        via3(4)             26608              86.9
 Default via for layer via3:                   0.412%
 Yield-optmized via for layer via3:            99.6%

        via4            via4(5)                65             0.959
        via4_1x2        via4(5)              6170                91
        via4_2x1        via4(5)               546              8.05
 Default via for layer via4:                   0.959%
 Yield-optmized via for layer via4:            99%

        via5            via5(6)                57              2.19
        via5_1x2        via5(6)                18             0.693
        via5_2x1        via5(6)              2523              97.1
 Default via for layer via5:                   2.19%
 Yield-optmized via for layer via5:            97.8%

        via6            via6(7)                52              18.1
        via6_2x1        via6(7)                15              5.23
        via6_1x2        via6(7)               220              76.7
 Default via for layer via6:                   18.1%
 Yield-optmized via for layer via6:            81.9%


 Double Via rate for all layers:           77.5%
  ==============================================
    Total Number of Contacts:    272455

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
    metal1         21028.06 ( 3.27%)            28.70 ( 0.01%)
    metal2          7543.23 ( 1.17%)        320536.77 (58.77%)
    metal3        502832.14 (78.17%)          1207.17 ( 0.22%)
    metal4           239.66 ( 0.04%)        187036.80 (34.29%)
    metal5        101987.21 (15.86%)           112.64 ( 0.02%)
    metal6            34.50 ( 0.01%)         36498.33 ( 6.69%)
    metal7          9571.03 ( 1.49%)             7.10 ( 0.00%)
  ==============================================================
    Total         643235.83                 545427.50
1
redirect -file $REPORTS_STEP_DIR/vth_use.rpt -tee { report_threshold_voltage_group }
********************************************************************************
                        Threshold Voltage Group Report                         

Vth Group                All                Blackbox           Non-blackbox
Name                    cells                cells                cells
********************************************************************************
undefined           31612 (100.00%)         32 (100.00%)      31580 (100.00%)   
********************************************************************************

Vth Group                All                Blackbox           Non-blackbox
Name                  cell area            cell area            cell area
********************************************************************************
undefined       128840.00 (100.00%)       0.00   (0.00%)  128840.00 (100.00%)   
********************************************************************************
1
redirect -file $REPORTS_STEP_DIR/check_legality { check_legality -verbose }
redirect -file $REPORTS_STEP_DIR/constraints.rpt { report_constraint    -scenario [all_scenarios] -all_violators -nosplit -significant_digits 4 }
redirect -file $REPORTS_STEP_DIR/max_timing.rpt {
        report_timing -significant_digits 4     -delay max -transition_time  -capacitance       -max_paths 20 -nets -input_pins         -physical -attributes -nosplit -derate -crosstalk_delta -derate -path full_clock_expanded
}
redirect -file $REPORTS_STEP_DIR/min_timing.rpt {
        report_timing -significant_digits 4     -delay min -transition_time  -capacitance       -max_paths 20 -nets -input_pins         -physical -attributes -nosplit -crosstalk_delta -derate -path full_clock_expanded
}        
report_zrt_shield -with_ground $MW_R_GROUND_NET -output $REPORTS_STEP_DIR/shield_ratio.rpt 
Found antenna rule mode 1, diode mode 6:
        metal ratio 270, cut ratio 9,metal gate diffusion length based ratio 0 cut gate length based ratio 0    metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer V1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer V1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer M2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer V2: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer V2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer M3: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer V3: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer V3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer M4: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer W0: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer W0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer B1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer B1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer W1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer W1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer B2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer B2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer YT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer YT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer EA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer EA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer JT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer JT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer OA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer OA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer VV: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer VV: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer LB: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer LB: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)
[ReportShielding: Start] Elapsed real time: 0:00:00 
[ReportShielding: Start] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ReportShielding: Start] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ReportShielding: Start] Total (MB): Used   77  Alloctr   79  Proc 2473 
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_e_reg/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_guard_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_s_reg/n2)
Shielded 93% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_m_reg_0/n2)
Shielded 33% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/w_CLOCK_HALF_G4B5I1)
Shielded 100% side-wall of (khu_sensor_top/w_CLOCK_HALF_G4B4I1)
Shielded 100% side-wall of (khu_sensor_top/w_CLOCK_HALF_G4B4I2)
Shielded 100% side-wall of (khu_sensor_top/w_CLOCK_HALF_G4B1I1)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B7I1)
Shielded 98% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_guard_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_m_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_s_reg/n2)
Shielded 69% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_o_Z_reg_0/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_reg/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_sticky_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_sticky_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_a_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_o_Z_reg_0/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_a_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_sticky_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_b_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_b_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_o_Z_reg_0/n2)
Shielded 88% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_a_e_reg/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_sticky_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_b_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_b_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_guard_reg/n2)
Shielded 4% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_s_reg/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_m_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_e_reg/n2)
Shielded 93% side-wall of (khu_sensor_top/w_clk_p_G2B7I2)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B6I3)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B6I5)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B6I6)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B6I7)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_guard_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_m_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_sum_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_o_Z_reg_0/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_sticky_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_b_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_b_e_reg/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_b_reg/n4)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B6I8)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B5I1)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B5I2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_a_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_value_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/clk_gate_phy_rx_data_reg_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_reg/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_sticky_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B4I2)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B4I3)
Shielded 98% side-wall of (khu_sensor_top/w_clk_p_G2B1I1)
Shielded <1% side-wall of (khu_sensor_top/CTS_clk_CTO_delay1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_o_Y_DATA_reg_0/n2)
Shielded 71% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_A_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_o_Y_DATA_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/ENCLK_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_2_A_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/w_clk_p_G2B6I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/w_clk_p_G2B6I2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/w_clk_p_G2B6I10)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/w_clk_p_G2B5I3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/w_clk_p_G2B4I1)
Shielded <1% side-wall of (khu_sensor_top/mpr121_controller/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I114)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_iir_notch_x_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/clk_gate_r_uart_clk_counter_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/clk_gate_o_UART_DATA_TX_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/clk_gate_r_uart_data_tx_shift_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_m_reg_1/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_z_reg_0/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_reg_0/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_o_Y_DATA_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_mult_B_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I111)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_o_ADS1292_FILTERED_DATA_reg_0/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_converter_i2f_a_reg_0/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_iir_hpf_x_reg_0/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_iir_lpf_x_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I110)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I18)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I12)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I11)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/ENCLK_G5B1I11)
Shielded 100% side-wall of (khu_sensor_top/divider_by_2/o_CLK_DIV_2_G3IP1)
Shielded 100% side-wall of (khu_sensor_top/divider_by_2/o_CLK_DIV_2_G3IP)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/spi_master/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/spi_master/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/uart_tx/n133)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/n311)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n456)
Shielded 100% side-wall of (khu_sensor_top/w_CLOCK_HALF)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n459)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n493)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n495)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n559)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n590)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n608)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/n426)
Shielded <1% side-wall of (khu_sensor_top/mpr121_controller/n210)
Shielded <1% side-wall of (khu_sensor_top/mpr121_controller/n228)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/ENCLK_G3B2I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B2I14)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I14)
Shielded 91% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1129)
Shielded 92% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1251)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B2I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G4B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B2I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B6I4)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B6I9)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/net18353)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n988)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n1055)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n1059)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n1061)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n1130)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B2I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B2I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B2I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B1I11)
Shielded 88% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B2I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/uart_tx/ENCLK_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1129)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1251)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G4B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/net18375)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G4B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B2I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n5)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G4B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n78_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G4B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/net18342)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1251)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I11)
Shielded 96% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1129)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B2I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G4B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G4B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/net18364)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B2I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_s_reg/n2_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_b_reg/n4_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_reg/n2_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1536)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1533)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n1645)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n1784)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n1854)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n1860)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n1862)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1132)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/n343)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/n347)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/n81)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/spi_master/n128)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/spi_master/n134)
Shielded 100% side-wall of (w_clk_p)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/n569)
Shielded 231 nets with average ratio as follows.
        1) 88.81%               (total shield ratio/number of shielded nets)
        2) 98.02%               (total shield length/total shielded net length)
[ReportShielding: End] Elapsed real time: 0:00:02 
[ReportShielding: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ReportShielding: End] Stage (MB): Used   28  Alloctr   28  Proc   17 
[ReportShielding: End] Total (MB): Used  106  Alloctr  107  Proc 2490 
1
report_clock_gating -style > $REPORTS_STEP_DIR/clock_gating.rpt
report_clock_gating_check -significant_digits 4 >> $REPORTS_STEP_DIR/clock_gating.rpt
report_clock_gating -structure >> $REPORTS_STEP_DIR/clock_gating.rpt
report_timing -max_paths 10 -to [get_pins -hierarchical "clk_gate*"]    > $REPORTS_STEP_DIR/clock_gating_max_paths.rpt
Warning: No pin objects matched 'clk_gate*' (SEL-004)
redirect -file $REPORTS_STEP_DIR/power.rpt {
        report_power -verbose -analysis_effort high
}
# To verify CRPR
#redirect -file $REPORTS_DIR/${step}/crpr.rpt { report_crpr }
# delete "snapshot" directory called by create_qor_snapshot command
sh rm -rf snapshot/
# Save
change_names -rule verilog -hier
Information: Updating database...
Information: Updating top database 'khu_sensor_pad.CEL;1'. (MWDC-255)
...... Found Power Switch Cell FOOT16DMTR with output port VSS
...... Found Power Switch Cell FOOT16MTR with output port VSS
...... Found Power Switch Cell FOOT8DMTR with output port VSS
...... Found Power Switch Cell FOOT8MTR with output port VSS
...... Found Power Switch Cell HEAD16DMTR with output port VDD
...... Found Power Switch Cell HEAD16MTR with output port VDD
...... Found Power Switch Cell HEAD32DMTR with output port VDD
...... Found Power Switch Cell HEAD32MTR with output port VDD
...... Found Power Switch Cell HEAD64DMTR with output port VDD
...... Found Power Switch Cell HEAD64MTR with output port VDD
...... Found Power Switch Cell HEAD8DMTR with output port VDD
...... Found Power Switch Cell HEAD8MTR with output port VDD
1
set verilogout_no_tri true
true
save_mw_cel -as ${TOP_MODULE}
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named khu_sensor_pad. (UIG-5)
1
# Check LVS
verify_lvs -max_error 500
Create error cell khu_sensor_pad_lvs.err ...

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:02, CPU =    0:00:01
ERROR : area  [(338.955,111.871), (339.085,112.000)]    0.0168 um sqr.
ERROR : area  [(690.955,111.871), (691.085,112.000)]    0.0168 um sqr.
ERROR : area  [(906.955,111.871), (907.085,112.000)]    0.0168 um sqr.
ERROR : area  [(1054.955,111.871), (1055.085,112.000)]  0.0168 um sqr.
ERROR : area  [(111.871,220.250), (112.000,220.380)]    0.0168 um sqr.
ERROR : area  [(111.871,240.915), (112.000,241.045)]    0.0168 um sqr.
ERROR : area  [(111.871,248.800), (112.000,248.930)]    0.0168 um sqr.
ERROR : area  [(111.871,436.250), (112.000,436.380)]    0.0168 um sqr.
ERROR : area  [(111.871,447.105), (112.000,447.235)]    0.0168 um sqr.
ERROR : area  [(111.871,452.990), (112.000,453.120)]    0.0168 um sqr.
ERROR : area  [(111.871,464.800), (112.000,464.930)]    0.0168 um sqr.
ERROR : area  [(111.871,456.915), (112.000,457.045)]    0.0168 um sqr.
ERROR : area  [(111.871,516.250), (112.000,516.380)]    0.0168 um sqr.
ERROR : area  [(111.871,521.980), (112.000,522.110)]    0.0168 um sqr.
ERROR : area  [(111.871,527.105), (112.000,527.235)]    0.0168 um sqr.
ERROR : area  [(111.871,532.990), (112.000,533.120)]    0.0168 um sqr.
ERROR : area  [(111.871,536.915), (112.000,537.045)]    0.0168 um sqr.
ERROR : area  [(1288.000,535.070), (1288.129,535.200)]  0.0168 um sqr.
ERROR : area  [(111.871,544.800), (112.000,544.930)]    0.0168 um sqr.
ERROR : area  [(1288.000,549.020), (1288.129,549.150)]  0.0168 um sqr.
ERROR : area  [(1288.000,544.070), (1288.129,544.200)]  0.0168 um sqr.
ERROR : area  [(1288.000,542.955), (1288.129,543.085)]  0.0168 um sqr.
ERROR : area  [(1288.000,552.765), (1288.129,552.895)]  0.0168 um sqr.
ERROR : area  [(1288.000,563.620), (1288.129,563.750)]  0.0168 um sqr.
ERROR : area  [(1288.000,557.890), (1288.129,558.020)]  0.0168 um sqr.
ERROR : area  [(1288.000,683.070), (1288.129,683.200)]  0.0168 um sqr.
ERROR : area  [(1288.000,692.070), (1288.129,692.200)]  0.0168 um sqr.
ERROR : area  [(1288.000,690.955), (1288.129,691.085)]  0.0168 um sqr.
ERROR : area  [(1288.000,694.880), (1288.129,695.010)]  0.0168 um sqr.
ERROR : area  [(1288.000,700.765), (1288.129,700.895)]  0.0168 um sqr.
ERROR : area  [(1288.000,705.890), (1288.129,706.020)]  0.0168 um sqr.
ERROR : area  [(1288.000,711.620), (1288.129,711.750)]  0.0168 um sqr.
ERROR : area  [(111.871,1004.250), (112.000,1004.380)]  0.0168 um sqr.
ERROR : area  [(111.871,1009.980), (112.000,1010.110)]  0.0168 um sqr.
ERROR : area  [(111.871,1023.800), (112.000,1023.930)]  0.0168 um sqr.
ERROR : area  [(111.871,1024.915), (112.000,1025.045)]  0.0168 um sqr.
ERROR : area  [(111.871,1032.800), (112.000,1032.930)]  0.0168 um sqr.
ERROR : area  [(234.850,1288.000), (234.980,1288.129)]  0.0168 um sqr.
ERROR : area  [(236.990,1288.000), (237.120,1288.129)]  0.0168 um sqr.
ERROR : area  [(239.800,1288.000), (239.930,1288.129)]  0.0168 um sqr.
ERROR : area  [(240.915,1288.000), (241.045,1288.129)]  0.0168 um sqr.
ERROR : area  [(1000.915,1288.000), (1001.045,1288.129)]        0.0168 um sqr.
ERROR : area  [(1144.990,1288.000), (1145.120,1288.129)]        0.0168 um sqr.
ERROR : area  [(1148.915,1288.000), (1149.045,1288.129)]        0.0168 um sqr.
ERROR : area  [(1156.800,1288.000), (1156.930,1288.129)]        0.0168 um sqr.
Total area error in layer 2 is 45.  Elapsed =    0:00:02, CPU =    0:00:02
ERROR : area  [(331.070,111.871), (331.200,112.000)]    0.0168 um sqr.
ERROR : area  [(359.620,111.871), (359.750,112.000)]    0.0168 um sqr.
ERROR : area  [(348.765,111.871), (348.895,112.000)]    0.0168 um sqr.
ERROR : area  [(353.890,111.871), (354.020,112.000)]    0.0168 um sqr.
ERROR : area  [(362.075,111.871), (362.205,112.000)]    0.0168 um sqr.
ERROR : area  [(345.020,111.871), (345.150,112.000)]    0.0168 um sqr.
ERROR : area  [(342.880,111.871), (343.010,112.000)]    0.0168 um sqr.
ERROR : area  [(340.070,111.871), (340.200,112.000)]    0.0168 um sqr.
ERROR : area  [(338.955,111.871), (339.085,112.000)]    0.0168 um sqr.
ERROR : area  [(711.620,111.871), (711.750,112.000)]    0.0168 um sqr.
ERROR : area  [(700.765,111.871), (700.895,112.000)]    0.0168 um sqr.
ERROR : area  [(705.890,111.871), (706.020,112.000)]    0.0168 um sqr.
ERROR : area  [(714.075,111.871), (714.205,112.000)]    0.0168 um sqr.
ERROR : area  [(683.070,111.871), (683.200,112.000)]    0.0168 um sqr.
ERROR : area  [(697.020,111.871), (697.150,112.000)]    0.0168 um sqr.
ERROR : area  [(694.880,111.871), (695.010,112.000)]    0.0168 um sqr.
ERROR : area  [(692.070,111.871), (692.200,112.000)]    0.0168 um sqr.
ERROR : area  [(690.955,111.871), (691.085,112.000)]    0.0168 um sqr.
ERROR : area  [(899.070,111.871), (899.200,112.000)]    0.0168 um sqr.
ERROR : area  [(910.880,111.871), (911.010,112.000)]    0.0168 um sqr.
ERROR : area  [(908.070,111.871), (908.200,112.000)]    0.0168 um sqr.
ERROR : area  [(906.955,111.871), (907.085,112.000)]    0.0168 um sqr.
ERROR : area  [(927.620,111.871), (927.750,112.000)]    0.0168 um sqr.
ERROR : area  [(916.765,111.871), (916.895,112.000)]    0.0168 um sqr.
ERROR : area  [(921.890,111.871), (922.020,112.000)]    0.0168 um sqr.
ERROR : area  [(930.075,111.871), (930.205,112.000)]    0.0168 um sqr.
ERROR : area  [(913.020,111.871), (913.150,112.000)]    0.0168 um sqr.
ERROR : area  [(1064.765,111.871), (1064.895,112.000)]  0.0168 um sqr.
ERROR : area  [(1069.890,111.871), (1070.020,112.000)]  0.0168 um sqr.
ERROR : area  [(1047.070,111.871), (1047.200,112.000)]  0.0168 um sqr.
ERROR : area  [(1061.020,111.871), (1061.150,112.000)]  0.0168 um sqr.
ERROR : area  [(1058.880,111.871), (1059.010,112.000)]  0.0168 um sqr.
ERROR : area  [(1056.070,111.871), (1056.200,112.000)]  0.0168 um sqr.
ERROR : area  [(1054.955,111.871), (1055.085,112.000)]  0.0168 um sqr.
ERROR : area  [(1075.620,111.871), (1075.750,112.000)]  0.0168 um sqr.
ERROR : area  [(1078.075,111.871), (1078.205,112.000)]  0.0168 um sqr.
ERROR : area  [(111.871,225.980), (112.000,226.110)]    0.0168 um sqr.
ERROR : area  [(111.871,231.105), (112.000,231.235)]    0.0168 um sqr.
ERROR : area  [(111.871,234.850), (112.000,234.980)]    0.0168 um sqr.
ERROR : area  [(111.871,236.990), (112.000,237.120)]    0.0168 um sqr.
ERROR : area  [(111.871,239.800), (112.000,239.930)]    0.0168 um sqr.
ERROR : area  [(111.871,240.915), (112.000,241.045)]    0.0168 um sqr.
ERROR : area  [(111.871,441.980), (112.000,442.110)]    0.0168 um sqr.
ERROR : area  [(111.871,450.850), (112.000,450.980)]    0.0168 um sqr.
ERROR : area  [(111.871,455.800), (112.000,455.930)]    0.0168 um sqr.
ERROR : area  [(111.871,456.915), (112.000,457.045)]    0.0168 um sqr.
ERROR : area  [(111.871,530.850), (112.000,530.980)]    0.0168 um sqr.
ERROR : area  [(111.871,535.800), (112.000,535.930)]    0.0168 um sqr.
ERROR : area  [(111.871,536.915), (112.000,537.045)]    0.0168 um sqr.
ERROR : area  [(1288.000,542.955), (1288.129,543.085)]  0.0168 um sqr.
ERROR : area  [(1288.000,546.880), (1288.129,547.010)]  0.0168 um sqr.
ERROR : area  [(1288.000,690.955), (1288.129,691.085)]  0.0168 um sqr.
ERROR : area  [(1288.000,697.020), (1288.129,697.150)]  0.0168 um sqr.
ERROR : area  [(1288.000,714.075), (1288.129,714.205)]  0.0168 um sqr.
ERROR : area  [(111.871,1015.105), (112.000,1015.235)]  0.0168 um sqr.
ERROR : area  [(111.871,1018.850), (112.000,1018.980)]  0.0168 um sqr.
ERROR : area  [(111.871,1020.990), (112.000,1021.120)]  0.0168 um sqr.
ERROR : area  [(111.871,1024.915), (112.000,1025.045)]  0.0168 um sqr.
ERROR : area  [(217.795,1288.000), (217.925,1288.129)]  0.0168 um sqr.
ERROR : area  [(220.250,1288.000), (220.380,1288.129)]  0.0168 um sqr.
ERROR : area  [(231.105,1288.000), (231.235,1288.129)]  0.0168 um sqr.
ERROR : area  [(225.980,1288.000), (226.110,1288.129)]  0.0168 um sqr.
ERROR : area  [(248.800,1288.000), (248.930,1288.129)]  0.0168 um sqr.
ERROR : area  [(240.915,1288.000), (241.045,1288.129)]  0.0168 um sqr.
ERROR : area  [(980.250,1288.000), (980.380,1288.129)]  0.0168 um sqr.
ERROR : area  [(991.105,1288.000), (991.235,1288.129)]  0.0168 um sqr.
ERROR : area  [(985.980,1288.000), (986.110,1288.129)]  0.0168 um sqr.
ERROR : area  [(977.795,1288.000), (977.925,1288.129)]  0.0168 um sqr.
ERROR : area  [(1008.800,1288.000), (1008.930,1288.129)]        0.0168 um sqr.
ERROR : area  [(994.850,1288.000), (994.980,1288.129)]  0.0168 um sqr.
ERROR : area  [(996.990,1288.000), (997.120,1288.129)]  0.0168 um sqr.
ERROR : area  [(999.800,1288.000), (999.930,1288.129)]  0.0168 um sqr.
ERROR : area  [(1000.915,1288.000), (1001.045,1288.129)]        0.0168 um sqr.
ERROR : area  [(1125.795,1288.000), (1125.925,1288.129)]        0.0168 um sqr.
ERROR : area  [(1128.250,1288.000), (1128.380,1288.129)]        0.0168 um sqr.
ERROR : area  [(1139.105,1288.000), (1139.235,1288.129)]        0.0168 um sqr.
ERROR : area  [(1133.980,1288.000), (1134.110,1288.129)]        0.0168 um sqr.
ERROR : area  [(1142.850,1288.000), (1142.980,1288.129)]        0.0168 um sqr.
ERROR : area  [(1147.800,1288.000), (1147.930,1288.129)]        0.0168 um sqr.
ERROR : area  [(1148.915,1288.000), (1149.045,1288.129)]        0.0168 um sqr.
Total area error in layer 3 is 80.  Elapsed =    0:00:03, CPU =    0:00:02
Total area error in layer 4 is 0.  Elapsed =    0:00:03, CPU =    0:00:02
Total area error in layer 5 is 0.  Elapsed =    0:00:03, CPU =    0:00:02
Total area error in layer 6 is 0.  Elapsed =    0:00:03, CPU =    0:00:02
Total area error in layer 7 is 0.  Elapsed =    0:00:03, CPU =    0:00:02
Total area error in layer 8 is 0.  Elapsed =    0:00:03, CPU =    0:00:02
Total area error in layer 9 is 0.  Elapsed =    0:00:03, CPU =    0:00:02
Total area error in layer 10 is 0.  Elapsed =    0:00:03, CPU =    0:00:02
Total area error in layer 11 is 0.  Elapsed =    0:00:03, CPU =    0:00:02
Total area error in layer 12 is 0.  Elapsed =    0:00:03, CPU =    0:00:02
Total area error in layer 13 is 0.  Elapsed =    0:00:03, CPU =    0:00:02
Total area error in layer 14 is 0.  Elapsed =    0:00:03, CPU =    0:00:02
Total area error in layer 15 is 0.  Elapsed =    0:00:03, CPU =    0:00:02
ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_lpf/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_hpf/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_notch/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_hpf/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_lpf/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_notch/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/spi_master/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/sensor_core/r_mpr_lstate_reg_4_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/uart_controller/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/uart_controller/uart_tx/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/sensor_core/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/uart_controller/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/async_rstn_glitch_synchronizer/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : INPUT PortInst async_rstn_glitch_synchronizer/async_rstn_synchronizer/o_RSTN_reg CK(1035650) in net i_CLK(1036043) is floating.

ERROR : INPUT PortInst async_rstn_glitch_synchronizer/async_rstn_synchronizer/r_ff_reg CK(1035656) in net i_CLK(1036043) is floating.

ERROR : OUTPUT PortInst async_rstn_glitch_synchronizer/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/phy_state_reg_reg_2_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/phy_state_reg_reg_0_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_8_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_1_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_7_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_0_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_2_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_11_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_3_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_6_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_5_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_16_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_15_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_4_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_14_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_13_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_12_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst pad14 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad14 Y doesn't connect to any net.

ERROR : OUTPUT PortInst pad11 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad11 Y doesn't connect to any net.

ERROR : OUTPUT PortInst pad10 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad10 Y doesn't connect to any net.

ERROR : OUTPUT PortInst pad34 Y doesn't connect to any net.

ERROR : OUTPUT PortInst pad34 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad36 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad17 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad17 Y doesn't connect to any net.

ERROR : OUTPUT PortInst pad22 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad25 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad25 Y doesn't connect to any net.

ERROR : OUTPUT PortInst pad27 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad3 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad56 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad45 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad43 PO doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller0 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller53 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller54 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pad16 VSST doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller0 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller53 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller54 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller112 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller113 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller175 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller176 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller202 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller203 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller112 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller113 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pad28 VSST doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller175 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller176 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller202 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller203 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller471 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller471 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller722 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller722 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller799 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller799 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller800 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller800 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pad33 VSST doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller834 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pad8 VSST doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller834 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller835 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller835 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller616 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller616 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller617 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller617 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pad40 VSST doesn't connect to any net.

ERROR : IN-OUT PortInst pad2 VSST doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller893 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller893 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller894 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller894 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller675 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller675 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller676 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller676 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller900 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller900 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller677 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller677 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller678 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller901 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller901 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller678 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller902 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller902 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pad54 VSST doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller250 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller250 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller323 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller323 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller324 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller324 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller362 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller362 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller363 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller363 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pad46 VSST doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller421 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller421 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller422 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller422 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller428 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller428 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller429 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller429 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller430 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller430 VSSIP_30 doesn't connect to any net.

ERROR : OUTPUT PortInst pad15 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad16 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad19 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad18 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad20 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad21 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad24 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad23 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad26 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad28 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad32 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad35 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad7 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad41 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad1 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad55 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad54 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad53 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad52 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad51 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad50 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad49 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad48 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad47 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad46 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad44 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad29 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad30 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad13 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad31 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad12 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad33 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad9 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad8 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad37 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad6 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad38 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad39 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad5 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad4 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad40 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad2 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad42 CDL doesn't connect to any net.

** Total Floating ports are 181.
** Total Floating Nets are 0.
ERROR : There are 9 nets short together.
        TIEHIMTR_U214_net (2778638).
        TIEHIMTR_U212_net (2778632).
        TIEHIMTR_U205_net (2778143).
        TIEHIMTR_U211_net (2778629).
        TIEHIMTR_U208_net (2778151).
        TIEHIMTR_U213_net (2778635).
        TIEHIMTR_U206_net (2778144).
        TIEHIMTR_U210_net (2778626).
        VDDT (1193737).

** Total SHORT Nets are 1.
ERROR : Logical Net i_CLK is open.
        Node 3 is in the region ((4,977),(108,1035)).
        Node 8009 is in the region ((192,1026),(193,1026)).
        Node 7602 is in the region ((187,1039),(187,1039)).
        Total seperated nodes are 3.
        Potential connection region ((107, 1025), (193, 1040)).
** This OPEN is caused by PIN. Please check with FLOATING PIN option.
** Total OPEN Nets are 1.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:03, CPU =    0:00:02
Update error cell ...
1
# Write outputs
# insert extra cell (I/O Filler, STD Filler, decap)
# Decap
insert_stdcell_filler   -cell_with_metal $DECAP_FILLER  -ignore_soft_placement_blockage         -between_std_cells_only         -connect_to_power {VDD} -connect_to_ground {VSS}
 VA selected:  
ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
-->clean up DB before adding filler
User specify 5 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Reading netlist information from DB ...
    1003 IO pads and 13 IO pins
    31556 placeable cells
    0 cover cells
    1016 IO cells/pins
    8128 fixed core/macro cells
    1003 flip chip driver cells
    39697 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 646 horizontal rows
    region mode: (opt netlist) free-style
    802 pre-routes for placement blockage/checking
    1523 pre-routes for map congestion calculation
    No cell region in data base
    No plan group found in data base
    All region and plan group constraints are ignored
    Auto Set : first cut = vertical
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
.... FC: add guardband ....
  Processing std cells for voltage threshold type...
... design style 2
... number of base array 1 0
... not simple design style
INFO:... use cut rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
    Pass III: mark row ends
    split into 646 row segments
  Processing filler cells...
WARNING : cell <FILLDGCAP56MTR> is not of std filler cell subtype
WARNING : cell <FILLDGCAP31MTR> is not of std filler cell subtype
WARNING : cell <FILLDGCAP19MTR> is not of std filler cell subtype
WARNING : cell <FILLDGCAP13MTR> is not of std filler cell subtype
WARNING : cell <FILLDGCAP9MTR> is not of std filler cell subtype
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

Filling cell with master <FILLDGCAP56MTR> and connecting PG nets...
    The first filler cell name is xofiller!FILLDGCAP56MTR!1
    The last filler cell name is xofiller!FILLDGCAP56MTR!40371
    40371 filler cells with master <FILLDGCAP56MTR> were inserted
Filling cell with master <FILLDGCAP31MTR> and connecting PG nets...
    The first filler cell name is xofiller!FILLDGCAP31MTR!1
    The last filler cell name is xofiller!FILLDGCAP31MTR!8739
    8739 filler cells with master <FILLDGCAP31MTR> were inserted
Filling cell with master <FILLDGCAP19MTR> and connecting PG nets...
    The first filler cell name is xofiller!FILLDGCAP19MTR!1
    The last filler cell name is xofiller!FILLDGCAP19MTR!7915
    7915 filler cells with master <FILLDGCAP19MTR> were inserted
Filling cell with master <FILLDGCAP13MTR> and connecting PG nets...
    The first filler cell name is xofiller!FILLDGCAP13MTR!1
    The last filler cell name is xofiller!FILLDGCAP13MTR!5716
    5716 filler cells with master <FILLDGCAP13MTR> were inserted
Filling cell with master <FILLDGCAP9MTR> and connecting PG nets...
    The first filler cell name is xofiller!FILLDGCAP9MTR!1
    The last filler cell name is xofiller!FILLDGCAP9MTR!6153
    6153 filler cells with master <FILLDGCAP9MTR> were inserted
=== End of Filler Cell Insertion ===


Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :        reserve_space       
-connect_within_pins_by_layer_name                      :        {{M1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :        reshield            
-turn_off_double_pattern                                :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               
-antenna_fixing_preference                              :        use_diodes          
-default_gate_size                                      :        0.020000            
-diode_libcell_names                                    :        {{diode_cell_hd} }  
-insert_diodes_during_routing                           :        true                
-repair_shorts_over_macros_effort_level                 :        low                 
-timing_driven                                          :        true                
-use_default_width_for_min_area_min_len_stub            :        true                

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used  144  Alloctr  145  Proc 2490 

Begin Filler DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Partition 47, Fillers with Violations = 0
Partition 48, Fillers with Violations = 2
Partition 49, Fillers with Violations = 0
Partition 50, Fillers with Violations = 0
Partition 51, Fillers with Violations = 0
Partition 52, Fillers with Violations = 0
Partition 53, Fillers with Violations = 0
Partition 54, Fillers with Violations = 3
Partition 55, Fillers with Violations = 0
Partition 56, Fillers with Violations = 1
Partition 57, Fillers with Violations = 0
Partition 58, Fillers with Violations = 0
Partition 59, Fillers with Violations = 0
Partition 60, Fillers with Violations = 2
Partition 61, Fillers with Violations = 0
Partition 62, Fillers with Violations = 0
Partition 63, Fillers with Violations = 0
Partition 64, Fillers with Violations = 0
Partition 69, Fillers with Violations = 0
Partition 70, Fillers with Violations = 6
Partition 71, Fillers with Violations = 4
Partition 72, Fillers with Violations = 9
Partition 73, Fillers with Violations = 18
Partition 74, Fillers with Violations = 5
Partition 75, Fillers with Violations = 4
Partition 76, Fillers with Violations = 25
Partition 77, Fillers with Violations = 34
Partition 78, Fillers with Violations = 6
Partition 79, Fillers with Violations = 6
Partition 80, Fillers with Violations = 11
Partition 81, Fillers with Violations = 14
Partition 82, Fillers with Violations = 13
Partition 83, Fillers with Violations = 20
Partition 84, Fillers with Violations = 15
Partition 85, Fillers with Violations = 9
Partition 86, Fillers with Violations = 0
Partition 91, Fillers with Violations = 0
Partition 92, Fillers with Violations = 4
Partition 93, Fillers with Violations = 43
Partition 94, Fillers with Violations = 40
Partition 95, Fillers with Violations = 17
Partition 96, Fillers with Violations = 10
Partition 97, Fillers with Violations = 13
Partition 98, Fillers with Violations = 12
Partition 99, Fillers with Violations = 38
Partition 100, Fillers with Violations = 29
Partition 101, Fillers with Violations = 5
Partition 102, Fillers with Violations = 6
Partition 103, Fillers with Violations = 8
Partition 104, Fillers with Violations = 8
Partition 105, Fillers with Violations = 7
Partition 106, Fillers with Violations = 5
Partition 107, Fillers with Violations = 8
Partition 108, Fillers with Violations = 0
Partition 113, Fillers with Violations = 0
Partition 114, Fillers with Violations = 0
Partition 115, Fillers with Violations = 2
Partition 116, Fillers with Violations = 8
Partition 117, Fillers with Violations = 8
Partition 118, Fillers with Violations = 28
Partition 119, Fillers with Violations = 15
Partition 120, Fillers with Violations = 2
Partition 121, Fillers with Violations = 1
Partition 122, Fillers with Violations = 3
Partition 123, Fillers with Violations = 7
Partition 124, Fillers with Violations = 21
Partition 125, Fillers with Violations = 18
Partition 126, Fillers with Violations = 9
Partition 127, Fillers with Violations = 7
Partition 128, Fillers with Violations = 19
Partition 129, Fillers with Violations = 11
Partition 130, Fillers with Violations = 0
Partition 135, Fillers with Violations = 0
Partition 136, Fillers with Violations = 3
Partition 137, Fillers with Violations = 10
Partition 138, Fillers with Violations = 16
Partition 139, Fillers with Violations = 24
Partition 140, Fillers with Violations = 16
Partition 141, Fillers with Violations = 19
Partition 142, Fillers with Violations = 20
Partition 143, Fillers with Violations = 17
Partition 144, Fillers with Violations = 25
Partition 145, Fillers with Violations = 12
Partition 146, Fillers with Violations = 17
Partition 147, Fillers with Violations = 4
Partition 148, Fillers with Violations = 3
Partition 149, Fillers with Violations = 10
Partition 150, Fillers with Violations = 13
Partition 151, Fillers with Violations = 3
Partition 152, Fillers with Violations = 0
Partition 157, Fillers with Violations = 0
Partition 158, Fillers with Violations = 10
Partition 159, Fillers with Violations = 43
Partition 160, Fillers with Violations = 21
Partition 161, Fillers with Violations = 5
Partition 162, Fillers with Violations = 18
Partition 163, Fillers with Violations = 22
Partition 164, Fillers with Violations = 23
Partition 165, Fillers with Violations = 12
Partition 166, Fillers with Violations = 15
Partition 167, Fillers with Violations = 12
Partition 168, Fillers with Violations = 12
Partition 169, Fillers with Violations = 17
Partition 170, Fillers with Violations = 9
Partition 171, Fillers with Violations = 2
Partition 172, Fillers with Violations = 13
Partition 173, Fillers with Violations = 8
Partition 174, Fillers with Violations = 0
Partition 179, Fillers with Violations = 1
Partition 180, Fillers with Violations = 8
Partition 181, Fillers with Violations = 13
Partition 182, Fillers with Violations = 16
Partition 183, Fillers with Violations = 7
Partition 184, Fillers with Violations = 14
Partition 185, Fillers with Violations = 7
Partition 186, Fillers with Violations = 10
Partition 187, Fillers with Violations = 22
Partition 188, Fillers with Violations = 18
Partition 189, Fillers with Violations = 14
Partition 190, Fillers with Violations = 17
Partition 191, Fillers with Violations = 13
Partition 192, Fillers with Violations = 0
Partition 193, Fillers with Violations = 11
Partition 194, Fillers with Violations = 10
Partition 195, Fillers with Violations = 3
Partition 196, Fillers with Violations = 0
Partition 201, Fillers with Violations = 0
Partition 202, Fillers with Violations = 11
Partition 203, Fillers with Violations = 3
Partition 204, Fillers with Violations = 13
Partition 205, Fillers with Violations = 6
Partition 206, Fillers with Violations = 15
Partition 207, Fillers with Violations = 4
Partition 208, Fillers with Violations = 12
Partition 209, Fillers with Violations = 25
Partition 210, Fillers with Violations = 28
Partition 211, Fillers with Violations = 12
Partition 212, Fillers with Violations = 21
Partition 213, Fillers with Violations = 25
Partition 214, Fillers with Violations = 14
Partition 215, Fillers with Violations = 11
Partition 216, Fillers with Violations = 11
Partition 217, Fillers with Violations = 6
Partition 218, Fillers with Violations = 0
Partition 223, Fillers with Violations = 0
Partition 224, Fillers with Violations = 3
Partition 225, Fillers with Violations = 26
Partition 226, Fillers with Violations = 17
Partition 227, Fillers with Violations = 12
Partition 228, Fillers with Violations = 11
Partition 229, Fillers with Violations = 19
Partition 230, Fillers with Violations = 7
Partition 231, Fillers with Violations = 11
Partition 232, Fillers with Violations = 21
Partition 233, Fillers with Violations = 12
Partition 234, Fillers with Violations = 16
Partition 235, Fillers with Violations = 19
Partition 236, Fillers with Violations = 7
Partition 237, Fillers with Violations = 3
Partition 238, Fillers with Violations = 14
Partition 239, Fillers with Violations = 13
Partition 240, Fillers with Violations = 0
Partition 245, Fillers with Violations = 0
Partition 246, Fillers with Violations = 7
Partition 247, Fillers with Violations = 17
Partition 248, Fillers with Violations = 15
Partition 249, Fillers with Violations = 5
Partition 250, Fillers with Violations = 17
Partition 251, Fillers with Violations = 10
Partition 252, Fillers with Violations = 14
Partition 253, Fillers with Violations = 14
Partition 254, Fillers with Violations = 16
Partition 255, Fillers with Violations = 24
Partition 256, Fillers with Violations = 21
Partition 257, Fillers with Violations = 18
Partition 258, Fillers with Violations = 4
Partition 259, Fillers with Violations = 10
Partition 260, Fillers with Violations = 24
Partition 261, Fillers with Violations = 1
Partition 262, Fillers with Violations = 0
Partition 267, Fillers with Violations = 1
Partition 268, Fillers with Violations = 14
Partition 269, Fillers with Violations = 0
Partition 270, Fillers with Violations = 5
Partition 271, Fillers with Violations = 1
Partition 272, Fillers with Violations = 8
Partition 273, Fillers with Violations = 13
Partition 274, Fillers with Violations = 21
Partition 275, Fillers with Violations = 6
Partition 276, Fillers with Violations = 6
Partition 277, Fillers with Violations = 16
Partition 278, Fillers with Violations = 5
Partition 279, Fillers with Violations = 8
Partition 280, Fillers with Violations = 23
Partition 281, Fillers with Violations = 34
Partition 282, Fillers with Violations = 17
Partition 283, Fillers with Violations = 9
Partition 284, Fillers with Violations = 0
Partition 289, Fillers with Violations = 0
Partition 290, Fillers with Violations = 2
Partition 291, Fillers with Violations = 15
Partition 292, Fillers with Violations = 7
Partition 293, Fillers with Violations = 10
Partition 294, Fillers with Violations = 12
Partition 295, Fillers with Violations = 15
Partition 296, Fillers with Violations = 7
Partition 297, Fillers with Violations = 13
Partition 298, Fillers with Violations = 23
Partition 299, Fillers with Violations = 34
Partition 300, Fillers with Violations = 24
Partition 301, Fillers with Violations = 17
Partition 302, Fillers with Violations = 35
Partition 303, Fillers with Violations = 30
Partition 304, Fillers with Violations = 26
Partition 305, Fillers with Violations = 11
Partition 306, Fillers with Violations = 0
Partition 311, Fillers with Violations = 0
Partition 312, Fillers with Violations = 15
Partition 313, Fillers with Violations = 36
Partition 314, Fillers with Violations = 42
Partition 315, Fillers with Violations = 10
Partition 316, Fillers with Violations = 17
Partition 317, Fillers with Violations = 18
Partition 318, Fillers with Violations = 15
Partition 319, Fillers with Violations = 47
Partition 320, Fillers with Violations = 41
Partition 321, Fillers with Violations = 87
Partition 322, Fillers with Violations = 84
Partition 323, Fillers with Violations = 38
Partition 324, Fillers with Violations = 28
Partition 325, Fillers with Violations = 20
Partition 326, Fillers with Violations = 18
Partition 327, Fillers with Violations = 3
Partition 328, Fillers with Violations = 0
Partition 333, Fillers with Violations = 0
Partition 334, Fillers with Violations = 7
Partition 335, Fillers with Violations = 7
Partition 336, Fillers with Violations = 3
Partition 337, Fillers with Violations = 7
Partition 338, Fillers with Violations = 18
Partition 339, Fillers with Violations = 21
Partition 340, Fillers with Violations = 22
Partition 341, Fillers with Violations = 21
Partition 342, Fillers with Violations = 11
Partition 343, Fillers with Violations = 17
Partition 344, Fillers with Violations = 6
Partition 345, Fillers with Violations = 15
Partition 346, Fillers with Violations = 39
Partition 347, Fillers with Violations = 31
Partition 348, Fillers with Violations = 28
Partition 349, Fillers with Violations = 5
Partition 350, Fillers with Violations = 0
Partition 355, Fillers with Violations = 0
Partition 356, Fillers with Violations = 6
Partition 357, Fillers with Violations = 12
Partition 358, Fillers with Violations = 7
Partition 359, Fillers with Violations = 9
Partition 360, Fillers with Violations = 22
Partition 361, Fillers with Violations = 14
Partition 362, Fillers with Violations = 4
Partition 363, Fillers with Violations = 3
Partition 364, Fillers with Violations = 4
Partition 365, Fillers with Violations = 19
Partition 366, Fillers with Violations = 14
Partition 367, Fillers with Violations = 4
Partition 368, Fillers with Violations = 9
Partition 369, Fillers with Violations = 16
Partition 370, Fillers with Violations = 27
Partition 371, Fillers with Violations = 11
Partition 372, Fillers with Violations = 0
Partition 377, Fillers with Violations = 0
Partition 378, Fillers with Violations = 10
Partition 379, Fillers with Violations = 37
Partition 380, Fillers with Violations = 30
Partition 381, Fillers with Violations = 20
Partition 382, Fillers with Violations = 7
Partition 383, Fillers with Violations = 24
Partition 384, Fillers with Violations = 13
Partition 385, Fillers with Violations = 13
Partition 386, Fillers with Violations = 4
Partition 387, Fillers with Violations = 10
Partition 388, Fillers with Violations = 10
Partition 389, Fillers with Violations = 41
Partition 390, Fillers with Violations = 21
Partition 391, Fillers with Violations = 6
Partition 392, Fillers with Violations = 14
Partition 393, Fillers with Violations = 8
Partition 394, Fillers with Violations = 0
Partition 399, Fillers with Violations = 0
Partition 400, Fillers with Violations = 2
Partition 401, Fillers with Violations = 3
Partition 402, Fillers with Violations = 1
Partition 403, Fillers with Violations = 4
Partition 404, Fillers with Violations = 4
Partition 405, Fillers with Violations = 11
Partition 406, Fillers with Violations = 7
Partition 407, Fillers with Violations = 5
Partition 408, Fillers with Violations = 17
Partition 409, Fillers with Violations = 7
Partition 410, Fillers with Violations = 7
Partition 411, Fillers with Violations = 3
Partition 412, Fillers with Violations = 5
Partition 413, Fillers with Violations = 23
Partition 414, Fillers with Violations = 5
Partition 415, Fillers with Violations = 11
Partition 416, Fillers with Violations = 0
Partition 421, Fillers with Violations = 0
Partition 422, Fillers with Violations = 0
Partition 423, Fillers with Violations = 0
Partition 424, Fillers with Violations = 0
Partition 425, Fillers with Violations = 0
Partition 426, Fillers with Violations = 0
Partition 427, Fillers with Violations = 0
Partition 428, Fillers with Violations = 0
Partition 429, Fillers with Violations = 0
Partition 430, Fillers with Violations = 0
Partition 431, Fillers with Violations = 0
Partition 432, Fillers with Violations = 0
Partition 433, Fillers with Violations = 0
Partition 434, Fillers with Violations = 0
Partition 435, Fillers with Violations = 0
Partition 436, Fillers with Violations = 0
Partition 437, Fillers with Violations = 0
Partition 438, Fillers with Violations = 0
[End Removing Filler Cells] Elapsed real time: 0:00:26 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:26 total=0:00:26
[End Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End Removing Filler Cells] Total (MB): Used  144  Alloctr  146  Proc 2490 
Updating the database ...
Delete xofiller!FILLDGCAP56MTR!189 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!190 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!191 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!195 due to Short violation
Delete xofiller!FILLDGCAP56MTR!216 due to Short violation
Delete xofiller!FILLDGCAP56MTR!217 due to Short violation
Delete xofiller!FILLDGCAP56MTR!273 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!434 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!474 due to Short violation
Delete xofiller!FILLDGCAP56MTR!475 due to Short violation
Delete xofiller!FILLDGCAP56MTR!476 due to Short violation
Delete xofiller!FILLDGCAP56MTR!477 due to Short violation
Delete xofiller!FILLDGCAP56MTR!515 due to Short violation
Delete xofiller!FILLDGCAP56MTR!627 due to Short violation
Delete xofiller!FILLDGCAP56MTR!701 due to Short violation
Delete xofiller!FILLDGCAP56MTR!702 due to Short violation
Delete xofiller!FILLDGCAP56MTR!703 due to Short violation
Delete xofiller!FILLDGCAP56MTR!704 due to Short violation
Delete xofiller!FILLDGCAP56MTR!719 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!720 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!721 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!727 due to Short violation
Delete xofiller!FILLDGCAP56MTR!728 due to Short violation
Delete xofiller!FILLDGCAP56MTR!729 due to Short violation
Delete xofiller!FILLDGCAP56MTR!730 due to Short violation
Delete xofiller!FILLDGCAP56MTR!731 due to Short violation
Delete xofiller!FILLDGCAP56MTR!736 due to Short violation
Delete xofiller!FILLDGCAP56MTR!737 due to Short violation
Delete xofiller!FILLDGCAP56MTR!738 due to Short violation
Delete xofiller!FILLDGCAP56MTR!739 due to Short violation
Delete xofiller!FILLDGCAP56MTR!745 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!793 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!794 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!795 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!796 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!797 due to Short violation
Delete xofiller!FILLDGCAP56MTR!798 due to Short violation
Delete xofiller!FILLDGCAP56MTR!817 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!872 due to Short violation
Delete xofiller!FILLDGCAP56MTR!873 due to Short violation
Delete xofiller!FILLDGCAP56MTR!875 due to Short violation
Delete xofiller!FILLDGCAP56MTR!876 due to Short violation
Delete xofiller!FILLDGCAP56MTR!883 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!927 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!928 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!929 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!930 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!931 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!945 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!946 due to Short violation
Reporting for the first 50 deleted cells
Deleted 3711 cell instances
Warning: The capability of decoupling capacitance was not activated. (APL-067)
-->clean up DB after adding filler
Information: PG PORT PUNCHING: Number of ports connected:                130366 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  130366 (MW-339)
# STD Filler
insert_stdcell_filler   -cell_without_metal $RVT_FILLER         -ignore_soft_placement_blockage         -between_std_cells_only         -connect_to_power {VDD} -connect_to_ground {VSS}
 VA selected:  
ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
-->clean up DB before adding filler
User specify 7 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Reading netlist information from DB ...
    1003 IO pads and 13 IO pins
    96739 placeable cells
    0 cover cells
    1016 IO cells/pins
    8128 fixed core/macro cells
    1003 flip chip driver cells
    104880 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 646 horizontal rows
    region mode: (opt netlist) free-style
    802 pre-routes for placement blockage/checking
    1523 pre-routes for map congestion calculation
    No cell region in data base
    No plan group found in data base
    All region and plan group constraints are ignored
    Auto Set : first cut = vertical
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
.... FC: add guardband ....
  Processing std cells for voltage threshold type...
... design style 2
... number of base array 1 0
... not simple design style
INFO:... use cut rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
    Pass III: mark row ends
    split into 646 row segments
  Processing filler cells...
WARNING : cell <FILL64MTR> is not of std filler cell subtype
WARNING : cell <FILL32MTR> is not of std filler cell subtype
WARNING : cell <FILL16MTR> is not of std filler cell subtype
WARNING : cell <FILL8MTR> is not of std filler cell subtype
WARNING : cell <FILL4MTR> is not of std filler cell subtype
WARNING : cell <FILL2MTR> is not of std filler cell subtype
WARNING : cell <FILL1MTR> is not of std filler cell subtype
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

Filling cell with master <FILL64MTR> and connecting PG nets...
    The first filler cell name is xofiller!FILL64MTR!1
    The last filler cell name is xofiller!FILL64MTR!1349
    1349 filler cells with master <FILL64MTR> were inserted
Filling cell with master <FILL32MTR> and connecting PG nets...
    The first filler cell name is xofiller!FILL32MTR!1
    The last filler cell name is xofiller!FILL32MTR!1314
    1314 filler cells with master <FILL32MTR> were inserted
Filling cell with master <FILL16MTR> and connecting PG nets...
    The first filler cell name is xofiller!FILL16MTR!1
    The last filler cell name is xofiller!FILL16MTR!1459
    1459 filler cells with master <FILL16MTR> were inserted
Filling cell with master <FILL8MTR> and connecting PG nets...
    The first filler cell name is xofiller!FILL8MTR!1
    The last filler cell name is xofiller!FILL8MTR!2865
    2865 filler cells with master <FILL8MTR> were inserted
Filling cell with master <FILL4MTR> and connecting PG nets...
    The first filler cell name is xofiller!FILL4MTR!1
    The last filler cell name is xofiller!FILL4MTR!10864
    10864 filler cells with master <FILL4MTR> were inserted
Filling cell with master <FILL2MTR> and connecting PG nets...
    The first filler cell name is xofiller!FILL2MTR!1
    The last filler cell name is xofiller!FILL2MTR!14615
    14615 filler cells with master <FILL2MTR> were inserted
Filling cell with master <FILL1MTR> and connecting PG nets...
    The first filler cell name is xofiller!FILL1MTR!1
    The last filler cell name is xofiller!FILL1MTR!16314
    16314 filler cells with master <FILL1MTR> were inserted
=== End of Filler Cell Insertion ===


-->clean up DB after adding filler
Information: PG PORT PUNCHING: Number of ports connected:                97560 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  97560 (MW-339)
# I/O Filler
insert_pad_filler -cell $IO_FILLER
Hierarchical pad insertion...
Information: The orientation of Library cell "iofillerv30" is "E". (APLUI-043)
Information: The orientation of Library cell "iofillerv1" is "E". (APLUI-043)
Information: The orientation of Library cell "iofillerv_1" is "E". (APLUI-043)
Information: The orientation of Library cell "iofillerv_005" is "E". (APLUI-043)
.... total of 0 pad filler inserted
save_mw_cel -as ${TOP_MODULE}_Insert_Filler
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m. (PSYN-878)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO. (PSYN-878)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Information: Loading local_link_library attribute {scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db, scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db, scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db, scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db, ss65lp3p3v_wst_108_300_p125.db, ss65lp3p3v_bst_132_360_n040.db}. (MWDC-290)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (295 designs)             khu_sensor_pad.CEL, etc
  scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db
  scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db
  scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db
  scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db
  ss65lp3p3v_wst_108_300_p125 (library)
                              /Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_wst_108_300_p125.db
  ss65lp3p3v_bst_132_360_n040 (library)
                              /Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_bst_132_360_n040.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Information: Saved design named khu_sensor_pad_Insert_Filler. (UIG-5)
1
write_verilog ./outputs/${TOP_MODULE}.vg        -no_corner_pad_cells -no_pad_filler_cells -diode_ports  -no_core_filler_cells -no_flip_chip_bump_cells -wire_declaration
Generating description for top level cell.
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_0
Processing module ads1292_controller_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_3
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_2
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_1
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_0
Processing module spi_master_DW01_inc_0
Processing module async_rstn_synchronizer_0
Processing module spi_master
Processing module async_rstn_synchronizer_1
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_8
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_7
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_6
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_4
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_1
Processing module ads1292_controller
Processing module ads1292_filter_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_4
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_3
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_2
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_1
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_0
Processing module converter_f2i_DP_OP_17_127_5628_0
Processing module converter_f2i_DP_OP_16_126_4860_0
Processing module converter_f2i_DW01_sub_0
Processing module converter_f2i
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_1
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_0
Processing module float_multiplier_0_DW_mult_uns_2
Processing module float_multiplier_0_DP_OP_119_158_3501_0
Processing module float_multiplier_0_DP_OP_105_153_1967_0
Processing module float_multiplier_0_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_10
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_1
Processing module float_multiplier_0
Processing module float_adder_0_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_0
Processing module float_adder_0_DW_cmp_6
Processing module float_adder_0_DP_OP_46_224_9810_0
Processing module float_adder_0_DP_OP_139_212_6578_0
Processing module float_adder_0_DP_OP_125_133_9258_0
Processing module float_adder_0_DP_OP_124_132_3630_0
Processing module float_adder_0_DP_OP_128_130_6503_0
Processing module float_adder_0_DP_OP_127_129_7863_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_10
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_1
Processing module float_adder_0
Processing module async_rst_synchronizer_0
Processing module async_rstn_synchronizer_2
Processing module iir_hpf
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_0
Processing module float_multiplier_1_DW_mult_uns_2
Processing module float_multiplier_1_DP_OP_119_168_3191_0
Processing module float_multiplier_1_DP_OP_102_166_8907_0
Processing module float_multiplier_1_DP_OP_105_163_6175_0
Processing module float_multiplier_1_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_10
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_1
Processing module float_multiplier_1
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_0
Processing module float_multiplier_2_DW_mult_uns_2
Processing module float_multiplier_2_DP_OP_119_178_9062_0
Processing module float_multiplier_2_DP_OP_105_173_6191_0
Processing module float_multiplier_2_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_10
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_1
Processing module float_multiplier_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_0
Processing module float_multiplier_3_DW_mult_uns_2
Processing module float_multiplier_3_DP_OP_119_188_7833_0
Processing module float_multiplier_3_DP_OP_102_186_8939_0
Processing module float_multiplier_3_DP_OP_105_183_6207_0
Processing module float_multiplier_3_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_10
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_1
Processing module float_multiplier_3
Processing module float_adder_1_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_0
Processing module float_adder_1_DW_cmp_6
Processing module float_adder_1_DP_OP_46_228_9786_0
Processing module float_adder_1_DP_OP_139_215_3862_0
Processing module float_adder_1_DP_OP_125_139_7776_0
Processing module float_adder_1_DP_OP_124_138_2934_0
Processing module float_adder_1_DP_OP_128_136_9478_0
Processing module float_adder_1_DP_OP_127_135_5666_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_10
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_1
Processing module float_adder_1
Processing module float_adder_2_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_0
Processing module float_adder_2_DW_cmp_6
Processing module float_adder_2_DP_OP_46_232_75_0
Processing module float_adder_2_DP_OP_139_218_18_0
Processing module float_adder_2_DP_OP_125_145_130_0
Processing module float_adder_2_DP_OP_124_144_2886_0
Processing module float_adder_2_DP_OP_128_142_1832_0
Processing module float_adder_2_DP_OP_127_141_5618_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_10
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_1
Processing module float_adder_2
Processing module async_rst_synchronizer_1
Processing module async_rstn_synchronizer_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_8
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_7
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_6
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_5
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_1
Processing module iir_notch
Processing module async_rst_synchronizer_2
Processing module async_rstn_synchronizer_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_1
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_0
Processing module float_multiplier_4_DW_mult_uns_2
Processing module float_multiplier_4_DP_OP_119_198_9179_0
Processing module float_multiplier_4_DP_OP_105_193_3549_0
Processing module float_multiplier_4_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_10
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_1
Processing module float_multiplier_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_0
Processing module float_multiplier_5_DW_mult_uns_2
Processing module float_multiplier_5_DP_OP_119_208_9725_0
Processing module float_multiplier_5_DP_OP_102_206_7830_0
Processing module float_multiplier_5_DP_OP_105_203_3597_0
Processing module float_multiplier_5_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_10
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_1
Processing module float_multiplier_5
Processing module float_adder_3_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_0
Processing module float_adder_3_DW_cmp_6
Processing module float_adder_3_DP_OP_46_236_7011_0
Processing module float_adder_3_DP_OP_139_221_5626_0
Processing module float_adder_3_DP_OP_125_151_7074_0
Processing module float_adder_3_DP_OP_124_150_2670_0
Processing module float_adder_3_DP_OP_128_148_4319_0
Processing module float_adder_3_DP_OP_127_147_6903_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_10
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_1
Processing module float_adder_3
Processing module iir_lpf
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_4
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_3
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_2
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_1
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_0
Processing module converter_i2f_DP_OP_47_122_1108_0
Processing module converter_i2f_DW01_sub_0
Processing module converter_i2f_DW01_inc_0
Processing module converter_i2f
Processing module async_rst_synchronizer_3
Processing module async_rstn_synchronizer_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_7
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_6
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_4
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_3
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_2
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_1
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_0
Processing module ads1292_filter
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_4
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_1
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_0
Processing module mpr121_controller_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_4
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_1
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_0
Processing module i2c_master_DW01_dec_0
Processing module async_rstn_synchronizer_6
Processing module i2c_master
Processing module async_rstn_synchronizer_7
Processing module mpr121_controller
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_4
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_3
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_2
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_1
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_0
Processing module async_rst_synchronizer_4
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_12
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_11
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_10
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_9
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_8
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_7
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_6
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_5
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_23
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_22
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_19
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_17
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_16
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_15
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_14
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_13
Processing module sensor_core
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_1
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_0
Processing module SNPS_CLOCK_GATE_HIGH_uart_rx_0
Processing module uart_rx_DW01_inc_0
Processing module async_rst_synchronizer_5
Processing module uart_rx
Processing module SNPS_CLOCK_GATE_HIGH_uart_tx_1
Processing module SNPS_CLOCK_GATE_HIGH_uart_tx_0
Processing module uart_tx_DW01_inc_0
Processing module async_rst_synchronizer_6
Processing module uart_tx
Processing module async_rstn_synchronizer_8
Processing module async_rst_synchronizer
Processing module uart_controller
Processing module divider_by_2
Processing module async_rstn_synchronizer_9
Processing module async_rstn_glitch_synchronizer_0
Processing module khu_sensor_top
Processing module async_rstn_synchronizer
Processing module async_rstn_glitch_synchronizer
Processing module khu_sensor_pad
Elapsed =    0:00:02, CPU =    0:00:01
Write verilog completed successfully.
1
write_verilog ./outputs/${TOP_MODULE}.sim.v     -no_corner_pad_cells -no_pad_filler_cells -diode_ports  -no_core_filler_cells -no_flip_chip_bump_cells -wire_declaration        -no_tap_cells -no_unconnected_cells
Generating description for top level cell.
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_0
Processing module ads1292_controller_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_3
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_2
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_1
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_0
Processing module spi_master_DW01_inc_0
Processing module async_rstn_synchronizer_0
Processing module spi_master
Processing module async_rstn_synchronizer_1
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_8
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_7
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_6
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_4
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_1
Processing module ads1292_controller
Processing module ads1292_filter_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_4
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_3
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_2
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_1
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_0
Processing module converter_f2i_DP_OP_17_127_5628_0
Processing module converter_f2i_DP_OP_16_126_4860_0
Processing module converter_f2i_DW01_sub_0
Processing module converter_f2i
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_1
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_0
Processing module float_multiplier_0_DW_mult_uns_2
Processing module float_multiplier_0_DP_OP_119_158_3501_0
Processing module float_multiplier_0_DP_OP_105_153_1967_0
Processing module float_multiplier_0_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_10
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_1
Processing module float_multiplier_0
Processing module float_adder_0_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_0
Processing module float_adder_0_DW_cmp_6
Processing module float_adder_0_DP_OP_46_224_9810_0
Processing module float_adder_0_DP_OP_139_212_6578_0
Processing module float_adder_0_DP_OP_125_133_9258_0
Processing module float_adder_0_DP_OP_124_132_3630_0
Processing module float_adder_0_DP_OP_128_130_6503_0
Processing module float_adder_0_DP_OP_127_129_7863_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_10
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_1
Processing module float_adder_0
Processing module async_rst_synchronizer_0
Processing module async_rstn_synchronizer_2
Processing module iir_hpf
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_0
Processing module float_multiplier_1_DW_mult_uns_2
Processing module float_multiplier_1_DP_OP_119_168_3191_0
Processing module float_multiplier_1_DP_OP_102_166_8907_0
Processing module float_multiplier_1_DP_OP_105_163_6175_0
Processing module float_multiplier_1_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_10
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_1
Processing module float_multiplier_1
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_0
Processing module float_multiplier_2_DW_mult_uns_2
Processing module float_multiplier_2_DP_OP_119_178_9062_0
Processing module float_multiplier_2_DP_OP_105_173_6191_0
Processing module float_multiplier_2_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_10
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_1
Processing module float_multiplier_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_0
Processing module float_multiplier_3_DW_mult_uns_2
Processing module float_multiplier_3_DP_OP_119_188_7833_0
Processing module float_multiplier_3_DP_OP_102_186_8939_0
Processing module float_multiplier_3_DP_OP_105_183_6207_0
Processing module float_multiplier_3_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_10
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_1
Processing module float_multiplier_3
Processing module float_adder_1_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_0
Processing module float_adder_1_DW_cmp_6
Processing module float_adder_1_DP_OP_46_228_9786_0
Processing module float_adder_1_DP_OP_139_215_3862_0
Processing module float_adder_1_DP_OP_125_139_7776_0
Processing module float_adder_1_DP_OP_124_138_2934_0
Processing module float_adder_1_DP_OP_128_136_9478_0
Processing module float_adder_1_DP_OP_127_135_5666_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_10
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_1
Processing module float_adder_1
Processing module float_adder_2_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_0
Processing module float_adder_2_DW_cmp_6
Processing module float_adder_2_DP_OP_46_232_75_0
Processing module float_adder_2_DP_OP_139_218_18_0
Processing module float_adder_2_DP_OP_125_145_130_0
Processing module float_adder_2_DP_OP_124_144_2886_0
Processing module float_adder_2_DP_OP_128_142_1832_0
Processing module float_adder_2_DP_OP_127_141_5618_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_10
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_1
Processing module float_adder_2
Processing module async_rst_synchronizer_1
Processing module async_rstn_synchronizer_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_8
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_7
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_6
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_5
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_1
Processing module iir_notch
Processing module async_rst_synchronizer_2
Processing module async_rstn_synchronizer_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_1
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_0
Processing module float_multiplier_4_DW_mult_uns_2
Processing module float_multiplier_4_DP_OP_119_198_9179_0
Processing module float_multiplier_4_DP_OP_105_193_3549_0
Processing module float_multiplier_4_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_10
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_1
Processing module float_multiplier_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_0
Processing module float_multiplier_5_DW_mult_uns_2
Processing module float_multiplier_5_DP_OP_119_208_9725_0
Processing module float_multiplier_5_DP_OP_102_206_7830_0
Processing module float_multiplier_5_DP_OP_105_203_3597_0
Processing module float_multiplier_5_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_10
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_1
Processing module float_multiplier_5
Processing module float_adder_3_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_0
Processing module float_adder_3_DW_cmp_6
Processing module float_adder_3_DP_OP_46_236_7011_0
Processing module float_adder_3_DP_OP_139_221_5626_0
Processing module float_adder_3_DP_OP_125_151_7074_0
Processing module float_adder_3_DP_OP_124_150_2670_0
Processing module float_adder_3_DP_OP_128_148_4319_0
Processing module float_adder_3_DP_OP_127_147_6903_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_10
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_1
Processing module float_adder_3
Processing module iir_lpf
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_4
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_3
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_2
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_1
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_0
Processing module converter_i2f_DP_OP_47_122_1108_0
Processing module converter_i2f_DW01_sub_0
Processing module converter_i2f_DW01_inc_0
Processing module converter_i2f
Processing module async_rst_synchronizer_3
Processing module async_rstn_synchronizer_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_7
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_6
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_4
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_3
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_2
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_1
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_0
Processing module ads1292_filter
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_4
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_1
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_0
Processing module mpr121_controller_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_4
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_1
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_0
Processing module i2c_master_DW01_dec_0
Processing module async_rstn_synchronizer_6
Processing module i2c_master
Processing module async_rstn_synchronizer_7
Processing module mpr121_controller
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_4
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_3
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_2
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_1
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_0
Processing module async_rst_synchronizer_4
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_12
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_11
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_10
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_9
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_8
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_7
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_6
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_5
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_23
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_22
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_19
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_17
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_16
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_15
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_14
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_13
Processing module sensor_core
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_1
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_0
Processing module SNPS_CLOCK_GATE_HIGH_uart_rx_0
Processing module uart_rx_DW01_inc_0
Processing module async_rst_synchronizer_5
Processing module uart_rx
Processing module SNPS_CLOCK_GATE_HIGH_uart_tx_1
Processing module SNPS_CLOCK_GATE_HIGH_uart_tx_0
Processing module uart_tx_DW01_inc_0
Processing module async_rst_synchronizer_6
Processing module uart_tx
Processing module async_rstn_synchronizer_8
Processing module async_rst_synchronizer
Processing module uart_controller
Processing module divider_by_2
Processing module async_rstn_synchronizer_9
Processing module async_rstn_glitch_synchronizer_0
Processing module khu_sensor_top
Processing module async_rstn_synchronizer
Processing module async_rstn_glitch_synchronizer
Processing module khu_sensor_pad
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
1
set_write_stream_options -child_depth 0 -map_layer $STREAM_OUT_MAP      -output_pin {geometry text}     -keep_data_type -max_name_length 128
1
write_stream -format gds -cells $TOP_MODULE ./outputs/${TOP_MODULE}.gds_depth0
Warning: No Fill/Notch/Gap cell would be output! (MWSTRM-082)
The layer map file </Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/gds2OutLayer_4_20_01_3.map> specified through -map_layer is used during stream out!
Outputting Cell khu_sensor_pad.CEL
Warning: Please close or open the cell (khu_sensor_pad) in read-only mode. (MWSTRM-023)
====> TOTAL CELLS OUTPUT: 1 <====
Outputting Contact $$via1
Outputting Contact $$via2
Outputting Contact $$via3
Outputting Contact $$via4
Outputting Contact $$via5
Outputting Contact $$via6
Outputting Contact $$via1v
Outputting Contact $$via1h
Outputting Contact $$via2v
Outputting Contact $$via2h
Outputting Contact $$via5_400_400_3_2
Outputting Contact $$via5_400_400_2_3
Outputting Contact $$via4_fat_400_400_3_1
Outputting Contact $$via4_fat_400_400_1_3
Outputting Contact $$via3_fat_250_200_4_3
Outputting Contact $$via4_fat_400_400_2_2
Outputting Contact $$via5_fata_400_400_2_4
Outputting Contact $$via5_fata_400_400_1_4
Outputting Contact $$via5_fata_400_400_3_4
Outputting Contact $$via5_fata_400_400_4_2
Outputting Contact $$via5_fata_400_400_4_1
Outputting Contact $$via5_fata_400_400_4_3
Outputting Contact $$via4_fat_400_400_1_4
Outputting Contact $$via4_fat_400_400_2_4
Outputting Contact $$via4_400_400_1_4
Outputting Contact $$via4_fat_400_400_3_4
Outputting Contact $$via4_fat_400_400_4_1
Outputting Contact $$via4_fat_400_400_4_3
Outputting Contact $$via4_400_400_4_1
Outputting Contact $$via4_fat_400_400_4_2
Outputting Contact $$via3_fat_250_200_2_4
Outputting Contact $$via3_200_200_1_61
Outputting Contact $$via3_fat_200_250_4_3
Outputting Contact $$via3_fat_200_250_1_3
Outputting Contact $$via3_fat_250_200_3_3
Outputting Contact $$via3_200_200_61_1
Outputting Contact $$via3_fat_250_200_3_1
Outputting Contact $$via3_fat_250_200_3_4
Outputting Contact $$via3_fat_200_250_4_4
Outputting Contact $$via3_fat_200_250_1_4
Outputting Contact $$via3_fat_250_200_4_1
Outputting Contact $$via3_fat_250_200_4_4
Outputting Contact $$via2_fat_250_200_3_4
Outputting Contact $$via2_fat_250_200_3_1
Outputting Contact $$via2_fat_200_200_1_2
Outputting Contact $$via2_fat_250_200_4_1
Outputting Contact $$via2_fat_250_200_4_4
Outputting Contact $$via2_200_200_1_61
Outputting Contact $$via2_fat_200_250_1_3
Outputting Contact $$via2_fat_200_250_4_3
Outputting Contact $$via2_fat_200_250_1_4
Outputting Contact $$via2_fat_200_250_4_4
Outputting Contact $$via1_fat_200_250_4_3
Outputting Contact $$via1_fat_200_250_1_4
Outputting Contact $$via1_fat_200_250_4_4
Outputting Contact $$via1_fat_200_250_1_3
Outputting Contact $$via3_200_200_3_1
Outputting Contact $$via2_200_200_3_1
Outputting Contact $$via2_fat_200_200_4_1
Outputting Contact $$via4_fat_400_400_1_2
Outputting Contact $$via1_fat_200_200_4_1
Outputting Contact $$via1_200_200_3_1
Outputting Contact $$via2_fat_200_200_1_4
Outputting Contact $$via1_fat_200_200_1_4
Outputting Contact $$via2_200_200_1_5
Outputting Contact $$via3_fat_200_200_4_1
Outputting Contact $$via3_200_200_1_5
Outputting Contact $$via2_fat_250_250_2_2
Outputting Contact $$via3v_200_200_2_1
Outputting Contact $$via2v_200_200_2_1
Outputting Contact $$via6_800_800_2_1
Outputting Contact $$via2v_200_200_1_2
Outputting Contact $$via1v_200_200_2_1
Outputting Contact $$via6_800_800_1_2
Outputting Contact $$via1_200_200_1_2
Outputting Contact $$via5_400_400_1_2
Outputting Contact $$via1v_200_200_1_2
Outputting Contact $$via2_200_200_2_1
Outputting Contact $$via3v_200_200_1_2
Outputting Contact $$via5_400_400_2_1
Outputting Contact $$via3_200_200_1_2
Outputting Contact $$via4_400_400_1_2
Outputting Contact $$via2_200_200_1_2
Outputting Contact $$via1_200_200_2_1
Outputting Contact $$via4_400_400_2_1
Outputting Contact $$via3_200_200_2_1
write_gds completed successfully!
1
set_write_stream_options -child_depth 30 -map_layer $STREAM_OUT_MAP     -output_pin {geometry text}     -keep_data_type -max_name_length 128
1
write_stream -format gds -cells $TOP_MODULE ./outputs/${TOP_MODULE}.gds_depth30
Warning: No Fill/Notch/Gap cell would be output! (MWSTRM-082)
The layer map file </Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/gds2OutLayer_4_20_01_3.map> specified through -map_layer is used during stream out!
Outputting Cell XNOR2X4MTR.CEL
Outputting Cell CLKINVX40MTR.CEL
Outputting Cell CLKINVX32MTR.CEL
Outputting Cell CLKINVX24MTR.CEL
Outputting Cell CLKINVX16MTR.CEL
Outputting Cell XNOR2X8MTR.CEL
Outputting Cell CLKXOR2X2MTR.CEL
Outputting Cell OAI2BB1X1MTR.CEL
Outputting Cell CLKXOR2X4MTR.CEL
Outputting Cell OAI2BB2X1MTR.CEL
Outputting Cell OAI2BB1X2MTR.CEL
Outputting Cell NAND2BX12MTR.CEL
Outputting Cell OAI2BB2X2MTR.CEL
Outputting Cell OAI2BB1X4MTR.CEL
Outputting Cell OAI2BB2X4MTR.CEL
Outputting Cell CLKXOR2X8MTR.CEL
Outputting Cell OAI2BB2X8MTR.CEL
Outputting Cell NAND4BBX1MTR.CEL
Outputting Cell NAND4BBX4MTR.CEL
Outputting Cell CLKNAND2X2MTR.CEL
Outputting Cell CLKNAND2X4MTR.CEL
Outputting Cell iofillerv_005.CEL
Outputting Cell CLKNAND2X8MTR.CEL
Outputting Cell CLKXOR2X12MTR.CEL
Outputting Cell vddivh.CEL
Outputting Cell CLKXOR2X16MTR.CEL
Outputting Cell cornerv.CEL
Outputting Cell pvhbcudtart.CEL
Outputting Cell pvhbcudtbrt.CEL
Outputting Cell vddtvh.CEL
Outputting Cell FILLDGCAP9MTR.CEL
Outputting Cell pvhbsudtart.CEL
Outputting Cell CLKNAND2X12MTR.CEL
Outputting Cell CLKNAND2X16MTR.CEL
Outputting Cell vsstvh.CEL
Outputting Cell FILLDGCAP13MTR.CEL
Outputting Cell FILLDGCAP31MTR.CEL
Outputting Cell FILLDGCAP19MTR.CEL
Outputting Cell FILLDGCAP56MTR.CEL
Outputting Cell vssipvh.CEL
Outputting Cell BUFX2MTR.CEL
Outputting Cell BUFX3MTR.CEL
Outputting Cell DFFX4MTR.CEL
Outputting Cell BUFX4MTR.CEL
Outputting Cell BUFX5MTR.CEL
Outputting Cell BUFX6MTR.CEL
Outputting Cell BUFX8MTR.CEL
Outputting Cell FILL1MTR.CEL
Outputting Cell FILL2MTR.CEL
Outputting Cell FILL4MTR.CEL
Outputting Cell AO21X1MTR.CEL
Outputting Cell AO22X1MTR.CEL
Outputting Cell AO21X2MTR.CEL
Outputting Cell FILL8MTR.CEL
Outputting Cell AO21X4MTR.CEL
Outputting Cell AO21X8MTR.CEL
Outputting Cell AO22X8MTR.CEL
Outputting Cell AND2X1MTR.CEL
Outputting Cell AND3X1MTR.CEL
Outputting Cell AND2X2MTR.CEL
Outputting Cell AND4X1MTR.CEL
Outputting Cell AND3X2MTR.CEL
Outputting Cell AND2X4MTR.CEL
Outputting Cell AND3X4MTR.CEL
Outputting Cell ec_breakv.CEL
Outputting Cell AND3X6MTR.CEL
Outputting Cell AND2X8MTR.CEL
Outputting Cell AND3X8MTR.CEL
Outputting Cell ADDFX1MTR.CEL
Outputting Cell ADDFX2MTR.CEL
Outputting Cell ADDHX1MTR.CEL
Outputting Cell ADDHX2MTR.CEL
Outputting Cell BUFX10MTR.CEL
Outputting Cell BUFX20MTR.CEL
Outputting Cell ADDHX4MTR.CEL
Outputting Cell BUFX12MTR.CEL
Outputting Cell BUFX14MTR.CEL
Outputting Cell BUFX32MTR.CEL
Outputting Cell BUFX24MTR.CEL
Outputting Cell ADDHX8MTR.CEL
Outputting Cell BUFX16MTR.CEL
Outputting Cell BUFX18MTR.CEL
Outputting Cell INVX1MTR.CEL
Outputting Cell INVX2MTR.CEL
Outputting Cell INVX3MTR.CEL
Outputting Cell INVX4MTR.CEL
Outputting Cell INVX5MTR.CEL
Outputting Cell FILL32MTR.CEL
Outputting Cell INVX6MTR.CEL
Outputting Cell FILL16MTR.CEL
Outputting Cell INVX8MTR.CEL
Outputting Cell FILL64MTR.CEL
Outputting Cell OR2X1MTR.CEL
Outputting Cell OR3X1MTR.CEL
Outputting Cell OR2X2MTR.CEL
Outputting Cell OR4X1MTR.CEL
Outputting Cell OR3X2MTR.CEL
Outputting Cell OR2X4MTR.CEL
Outputting Cell OR4X2MTR.CEL
Outputting Cell OR2X6MTR.CEL
Outputting Cell TLATNTSCAX2MTR.CEL
Outputting Cell DFFHX4MTR.CEL
Outputting Cell OR2X8MTR.CEL
Outputting Cell DLY4X1MTR.CEL
Outputting Cell DFFHX8MTR.CEL
Outputting Cell DFFQX1MTR.CEL
Outputting Cell DFFQX2MTR.CEL
Outputting Cell DFFSX1MTR.CEL
Outputting Cell AO2B2X1MTR.CEL
Outputting Cell DFFQX4MTR.CEL
Outputting Cell DFFSX2MTR.CEL
Outputting Cell AND2X12MTR.CEL
Outputting Cell AND3X12MTR.CEL
Outputting Cell AO2B2X4MTR.CEL
Outputting Cell AOI21X1MTR.CEL
Outputting Cell AOI31X1MTR.CEL
Outputting Cell AOI22X1MTR.CEL
Outputting Cell AOI21X2MTR.CEL
Outputting Cell AOI32X1MTR.CEL
Outputting Cell AOI21X3MTR.CEL
Outputting Cell AOI22X2MTR.CEL
Outputting Cell AOI31X2MTR.CEL
Outputting Cell AOI21X4MTR.CEL
Outputting Cell AOI33X1MTR.CEL
Outputting Cell AOI32X2MTR.CEL
Outputting Cell AOI22X4MTR.CEL
Outputting Cell AOI21X6MTR.CEL
Outputting Cell AOI32X4MTR.CEL
Outputting Cell AOI21X8MTR.CEL
Outputting Cell OA21X1MTR.CEL
Outputting Cell OA21X2MTR.CEL
Outputting Cell OA21X4MTR.CEL
Outputting Cell OA22X4MTR.CEL
Outputting Cell INVX10MTR.CEL
Outputting Cell INVX20MTR.CEL
Outputting Cell OA21X8MTR.CEL
Outputting Cell INVX12MTR.CEL
Outputting Cell INVX14MTR.CEL
Outputting Cell INVX32MTR.CEL
Outputting Cell INVX24MTR.CEL
Outputting Cell INVX16MTR.CEL
Outputting Cell INVX18MTR.CEL
Outputting Cell ADDFHX1MTR.CEL
Outputting Cell ADDFHX2MTR.CEL
Outputting Cell OR2X12MTR.CEL
Outputting Cell ADDFHX4MTR.CEL
Outputting Cell TIEHIMTR.CEL
Outputting Cell ADDFHX8MTR.CEL
Outputting Cell TIELOMTR.CEL
Outputting Cell MXI2X1MTR.CEL
Outputting Cell AOI211X1MTR.CEL
Outputting Cell khu_sensor_pad.CEL
Warning: Please close or open the cell (khu_sensor_pad) in read-only mode. (MWSTRM-023)
Outputting Cell AOI221X1MTR.CEL
Outputting Cell AOI211X2MTR.CEL
Outputting Cell NOR2X1MTR.CEL
Outputting Cell AOI222X1MTR.CEL
Outputting Cell AOI221X2MTR.CEL
Outputting Cell NOR3X1MTR.CEL
Outputting Cell AOI222X2MTR.CEL
Outputting Cell NOR2X2MTR.CEL
Outputting Cell NOR4X1MTR.CEL
Outputting Cell NOR3X2MTR.CEL
Outputting Cell NOR2X3MTR.CEL
Outputting Cell NOR2X4MTR.CEL
Outputting Cell NOR4X2MTR.CEL
Outputting Cell AOI222X4MTR.CEL
Outputting Cell NOR3X4MTR.CEL
Outputting Cell NOR2X5MTR.CEL
Outputting Cell NOR2X6MTR.CEL
Outputting Cell NOR4X4MTR.CEL
Outputting Cell NOR3X6MTR.CEL
Outputting Cell NOR2X8MTR.CEL
Outputting Cell NOR3X8MTR.CEL
Outputting Cell AO2B2BX1MTR.CEL
Outputting Cell DFFHQX2MTR.CEL
Outputting Cell iofillerv1.CEL
Outputting Cell AOI2B1X1MTR.CEL
Outputting Cell AOI21BX1MTR.CEL
Outputting Cell DFFHQX4MTR.CEL
Outputting Cell DFFQNX1MTR.CEL
Outputting Cell AOI2B1X4MTR.CEL
Outputting Cell DFFHQX8MTR.CEL
Outputting Cell DFFRQX1MTR.CEL
Outputting Cell DFFSQX1MTR.CEL
Outputting Cell DFFSQX2MTR.CEL
Outputting Cell DFFTRX1MTR.CEL
Outputting Cell DFFRQX4MTR.CEL
Outputting Cell DFFTRX2MTR.CEL
Outputting Cell DFFTRX4MTR.CEL
Outputting Cell OAI21X1MTR.CEL
Outputting Cell OAI31X1MTR.CEL
Outputting Cell OAI22X1MTR.CEL
Outputting Cell OAI21X2MTR.CEL
Outputting Cell OAI32X1MTR.CEL
Outputting Cell OAI21X3MTR.CEL
Outputting Cell OAI31X2MTR.CEL
Outputting Cell OAI21X4MTR.CEL
Outputting Cell OAI33X1MTR.CEL
Outputting Cell OAI32X2MTR.CEL
Outputting Cell OAI22X4MTR.CEL
Outputting Cell OAI21X6MTR.CEL
Outputting Cell OAI21X8MTR.CEL
Outputting Cell FILLTIEMTR.CEL
Outputting Cell NAND2X1MTR.CEL
Outputting Cell NOR2X12MTR.CEL
Outputting Cell NAND3X1MTR.CEL
Outputting Cell NAND2X2MTR.CEL
Outputting Cell NAND4X1MTR.CEL
Outputting Cell NAND3X2MTR.CEL
Outputting Cell NAND2X3MTR.CEL
Outputting Cell NAND2X4MTR.CEL
Outputting Cell NAND4X2MTR.CEL
Outputting Cell NAND2X5MTR.CEL
Outputting Cell NAND3X4MTR.CEL
Outputting Cell NAND2X6MTR.CEL
Outputting Cell NAND4X4MTR.CEL
Outputting Cell NAND2X8MTR.CEL
Outputting Cell NAND3X8MTR.CEL
Outputting Cell iofillerv30.CEL
Outputting Cell NOR2BX1MTR.CEL
Outputting Cell NOR3BX1MTR.CEL
Outputting Cell NOR2BX2MTR.CEL
Outputting Cell NOR4BX1MTR.CEL
Outputting Cell NOR2BX4MTR.CEL
Outputting Cell NOR4BX2MTR.CEL
Outputting Cell XOR2X1MTR.CEL
Outputting Cell XOR3X1MTR.CEL
Outputting Cell XOR2X2MTR.CEL
Outputting Cell XOR2X3MTR.CEL
Outputting Cell NOR2BX8MTR.CEL
Outputting Cell XOR2X4MTR.CEL
Outputting Cell CLKOR2X1MTR.CEL
Outputting Cell CLKOR2X2MTR.CEL
Outputting Cell CLKOR2X4MTR.CEL
Outputting Cell XOR2X8MTR.CEL
Outputting Cell CLKOR2X6MTR.CEL
Outputting Cell AOI2BB1X1MTR.CEL
Outputting Cell CLKOR2X8MTR.CEL
Outputting Cell AOI2BB2X1MTR.CEL
Outputting Cell OAI211X1MTR.CEL
Outputting Cell OAI221X1MTR.CEL
Outputting Cell OAI211X2MTR.CEL
Outputting Cell OAI222X1MTR.CEL
Outputting Cell OAI221X2MTR.CEL
Outputting Cell AOI2BB1X4MTR.CEL
Outputting Cell OAI222X2MTR.CEL
Outputting Cell OAI221X4MTR.CEL
Outputting Cell CLKBUFX4MTR.CEL
Outputting Cell AOI2BB1X8MTR.CEL
Outputting Cell CLKBUFX6MTR.CEL
Outputting Cell AOI2BB2X8MTR.CEL
Outputting Cell CLKBUFX8MTR.CEL
Outputting Cell DFFHQNX4MTR.CEL
Outputting Cell DFFSHQX1MTR.CEL
Outputting Cell DFFRHQX2MTR.CEL
Outputting Cell DFFRHQX4MTR.CEL
Outputting Cell DFFHQNX8MTR.CEL
Outputting Cell OAI21BX1MTR.CEL
Outputting Cell OAI2B1X1MTR.CEL
Outputting Cell OAI2B2X1MTR.CEL
Outputting Cell OAI2B1X2MTR.CEL
Outputting Cell OAI21BX2MTR.CEL
Outputting Cell NAND2X12MTR.CEL
Outputting Cell DFFRHQX8MTR.CEL
Outputting Cell OAI2B2X2MTR.CEL
Outputting Cell OAI2B1X4MTR.CEL
Outputting Cell OAI21BX4MTR.CEL
Outputting Cell DFFSHQX8MTR.CEL
Outputting Cell OAI2B2X4MTR.CEL
Outputting Cell CLKINVX4MTR.CEL
Outputting Cell CLKINVX6MTR.CEL
Outputting Cell OAI21BX8MTR.CEL
Outputting Cell OAI2B1X8MTR.CEL
Outputting Cell CLKINVX8MTR.CEL
Outputting Cell iofillerv_1.CEL
Outputting Cell NAND2BX1MTR.CEL
Outputting Cell NOR2BX12MTR.CEL
Outputting Cell NAND3BX1MTR.CEL
Outputting Cell NAND2BX2MTR.CEL
Outputting Cell NAND4BX1MTR.CEL
Outputting Cell NAND3BX2MTR.CEL
Outputting Cell NAND2BX4MTR.CEL
Outputting Cell NAND4BX2MTR.CEL
Outputting Cell NAND2BX8MTR.CEL
Outputting Cell CLKAND2X2MTR.CEL
Outputting Cell CLKAND2X4MTR.CEL
Outputting Cell CLKBUFX20MTR.CEL
Outputting Cell NOR4BBX1MTR.CEL
Outputting Cell CLKBUFX12MTR.CEL
Outputting Cell CLKBUFX16MTR.CEL
Outputting Cell XNOR2X1MTR.CEL
Outputting Cell OAI2B11X1MTR.CEL
Outputting Cell XNOR3X1MTR.CEL
Outputting Cell OAI2B11X2MTR.CEL
Outputting Cell XNOR2X2MTR.CEL
Outputting Cell CLKINVX20MTR.CEL
Outputting Cell CLKINVX12MTR.CEL
====> TOTAL CELLS OUTPUT: 297 <====
Outputting Contact $$via1
Outputting Contact $$via2
Outputting Contact $$via3
Outputting Contact $$via4
Outputting Contact $$via5
Outputting Contact $$via6
Outputting Contact $$via1v
Outputting Contact $$via1h
Outputting Contact $$via2v
Outputting Contact $$via2h
Outputting Contact $$via5_400_400_3_2
Outputting Contact $$via5_400_400_2_3
Outputting Contact $$via4_fat_400_400_3_1
Outputting Contact $$via4_fat_400_400_1_3
Outputting Contact $$via3_fat_250_200_4_3
Outputting Contact $$via4_fat_400_400_2_2
Outputting Contact $$via5_fata_400_400_2_4
Outputting Contact $$via5_fata_400_400_1_4
Outputting Contact $$via5_fata_400_400_3_4
Outputting Contact $$via5_fata_400_400_4_2
Outputting Contact $$via5_fata_400_400_4_1
Outputting Contact $$via5_fata_400_400_4_3
Outputting Contact $$via4_fat_400_400_1_4
Outputting Contact $$via4_fat_400_400_2_4
Outputting Contact $$via4_400_400_1_4
Outputting Contact $$via4_fat_400_400_3_4
Outputting Contact $$via4_fat_400_400_4_1
Outputting Contact $$via4_fat_400_400_4_3
Outputting Contact $$via4_400_400_4_1
Outputting Contact $$via4_fat_400_400_4_2
Outputting Contact $$via3_fat_250_200_2_4
Outputting Contact $$via3_200_200_1_61
Outputting Contact $$via3_fat_200_250_4_3
Outputting Contact $$via3_fat_200_250_1_3
Outputting Contact $$via3_fat_250_200_3_3
Outputting Contact $$via3_200_200_61_1
Outputting Contact $$via3_fat_250_200_3_1
Outputting Contact $$via3_fat_250_200_3_4
Outputting Contact $$via3_fat_200_250_4_4
Outputting Contact $$via3_fat_200_250_1_4
Outputting Contact $$via3_fat_250_200_4_1
Outputting Contact $$via3_fat_250_200_4_4
Outputting Contact $$via2_fat_250_200_3_4
Outputting Contact $$via2_fat_250_200_3_1
Outputting Contact $$via2_fat_200_200_1_2
Outputting Contact $$via2_fat_250_200_4_1
Outputting Contact $$via2_fat_250_200_4_4
Outputting Contact $$via2_200_200_1_61
Outputting Contact $$via2_fat_200_250_1_3
Outputting Contact $$via2_fat_200_250_4_3
Outputting Contact $$via2_fat_200_250_1_4
Outputting Contact $$via2_fat_200_250_4_4
Outputting Contact $$via1_fat_200_250_4_3
Outputting Contact $$via1_fat_200_250_1_4
Outputting Contact $$via1_fat_200_250_4_4
Outputting Contact $$via1_fat_200_250_1_3
Outputting Contact $$via3_200_200_3_1
Outputting Contact $$via2_200_200_3_1
Outputting Contact $$via2_fat_200_200_4_1
Outputting Contact $$via4_fat_400_400_1_2
Outputting Contact $$via1_fat_200_200_4_1
Outputting Contact $$via1_200_200_3_1
Outputting Contact $$via2_fat_200_200_1_4
Outputting Contact $$via1_fat_200_200_1_4
Outputting Contact $$via2_200_200_1_5
Outputting Contact $$via3_fat_200_200_4_1
Outputting Contact $$via3_200_200_1_5
Outputting Contact $$via2_fat_250_250_2_2
Outputting Contact $$via3v_200_200_2_1
Outputting Contact $$via2v_200_200_2_1
Outputting Contact $$via6_800_800_2_1
Outputting Contact $$via2v_200_200_1_2
Outputting Contact $$via1v_200_200_2_1
Outputting Contact $$via6_800_800_1_2
Outputting Contact $$via1_200_200_1_2
Outputting Contact $$via5_400_400_1_2
Outputting Contact $$via1v_200_200_1_2
Outputting Contact $$via2_200_200_2_1
Outputting Contact $$via3v_200_200_1_2
Outputting Contact $$via5_400_400_2_1
Outputting Contact $$via3_200_200_1_2
Outputting Contact $$via4_400_400_1_2
Outputting Contact $$via2_200_200_1_2
Outputting Contact $$via1_200_200_2_1
Outputting Contact $$via4_400_400_2_1
Outputting Contact $$via3_200_200_2_1
write_gds completed successfully!
1
write_def -nondefault_rule -rows_tracks_gcells -vias -all_vias -components -pins -blockages     -regions_groups -specialnets -nets -diode_pins -output ./outputs/${TOP_MODULE}.def
Output DEF file
Information: Writing ROWS statement (DDEFW-014)
Information: Completed ROWS statement  (DDEFW-016)
Information: Writing TRACKS statement (DDEFW-014)
Information: Completed TRACKS statement  (DDEFW-016)
Information: Writing GCELLGRID statement (DDEFW-014)
Information: Completed GCELLGRID statement  (DDEFW-016)
Information: Writing VIAS section (DDEFW-014)
Information: Completed VIAS section  (DDEFW-016)
Information: Writing NONDEFAULTRULES statement (DDEFW-014)
Information: Completed NONDEFAULTRULES statement  (DDEFW-016)
Information: Writing COMPONENTS section (DDEFW-014)
Information: Completed COMPONENTS 1000/153647 (DDEFW-015)
Information: Completed COMPONENTS 2000/153647 (DDEFW-015)
Information: Completed COMPONENTS 3000/153647 (DDEFW-015)
Information: Completed COMPONENTS 4000/153647 (DDEFW-015)
Information: Completed COMPONENTS 5000/153647 (DDEFW-015)
Information: Completed COMPONENTS 6000/153647 (DDEFW-015)
Information: Completed COMPONENTS 7000/153647 (DDEFW-015)
Information: Completed COMPONENTS 8000/153647 (DDEFW-015)
Information: Completed COMPONENTS 9000/153647 (DDEFW-015)
Information: Completed COMPONENTS 10000/153647 (DDEFW-015)
Information: Completed COMPONENTS 11000/153647 (DDEFW-015)
Information: Completed COMPONENTS 12000/153647 (DDEFW-015)
Information: Completed COMPONENTS 13000/153647 (DDEFW-015)
Information: Completed COMPONENTS 14000/153647 (DDEFW-015)
Information: Completed COMPONENTS 15000/153647 (DDEFW-015)
Information: Completed COMPONENTS 16000/153647 (DDEFW-015)
Information: Completed COMPONENTS 17000/153647 (DDEFW-015)
Information: Completed COMPONENTS 18000/153647 (DDEFW-015)
Information: Completed COMPONENTS 19000/153647 (DDEFW-015)
Information: Completed COMPONENTS 20000/153647 (DDEFW-015)
Information: Completed COMPONENTS 21000/153647 (DDEFW-015)
Information: Completed COMPONENTS 22000/153647 (DDEFW-015)
Information: Completed COMPONENTS 23000/153647 (DDEFW-015)
Information: Completed COMPONENTS 24000/153647 (DDEFW-015)
Information: Completed COMPONENTS 25000/153647 (DDEFW-015)
Information: Completed COMPONENTS 26000/153647 (DDEFW-015)
Information: Completed COMPONENTS 27000/153647 (DDEFW-015)
Information: Completed COMPONENTS 28000/153647 (DDEFW-015)
Information: Completed COMPONENTS 29000/153647 (DDEFW-015)
Information: Completed COMPONENTS 30000/153647 (DDEFW-015)
Information: Completed COMPONENTS 31000/153647 (DDEFW-015)
Information: Completed COMPONENTS 32000/153647 (DDEFW-015)
Information: Completed COMPONENTS 33000/153647 (DDEFW-015)
Information: Completed COMPONENTS 34000/153647 (DDEFW-015)
Information: Completed COMPONENTS 35000/153647 (DDEFW-015)
Information: Completed COMPONENTS 36000/153647 (DDEFW-015)
Information: Completed COMPONENTS 37000/153647 (DDEFW-015)
Information: Completed COMPONENTS 38000/153647 (DDEFW-015)
Information: Completed COMPONENTS 39000/153647 (DDEFW-015)
Information: Completed COMPONENTS 40000/153647 (DDEFW-015)
Information: Completed COMPONENTS 41000/153647 (DDEFW-015)
Information: Completed COMPONENTS 42000/153647 (DDEFW-015)
Information: Completed COMPONENTS 43000/153647 (DDEFW-015)
Information: Completed COMPONENTS 44000/153647 (DDEFW-015)
Information: Completed COMPONENTS 45000/153647 (DDEFW-015)
Information: Completed COMPONENTS 46000/153647 (DDEFW-015)
Information: Completed COMPONENTS 47000/153647 (DDEFW-015)
Information: Completed COMPONENTS 48000/153647 (DDEFW-015)
Information: Completed COMPONENTS 49000/153647 (DDEFW-015)
Information: Completed COMPONENTS 50000/153647 (DDEFW-015)
Information: Completed COMPONENTS 51000/153647 (DDEFW-015)
Information: Completed COMPONENTS 52000/153647 (DDEFW-015)
Information: Completed COMPONENTS 53000/153647 (DDEFW-015)
Information: Completed COMPONENTS 54000/153647 (DDEFW-015)
Information: Completed COMPONENTS 55000/153647 (DDEFW-015)
Information: Completed COMPONENTS 56000/153647 (DDEFW-015)
Information: Completed COMPONENTS 57000/153647 (DDEFW-015)
Information: Completed COMPONENTS 58000/153647 (DDEFW-015)
Information: Completed COMPONENTS 59000/153647 (DDEFW-015)
Information: Completed COMPONENTS 60000/153647 (DDEFW-015)
Information: Completed COMPONENTS 61000/153647 (DDEFW-015)
Information: Completed COMPONENTS 62000/153647 (DDEFW-015)
Information: Completed COMPONENTS 63000/153647 (DDEFW-015)
Information: Completed COMPONENTS 64000/153647 (DDEFW-015)
Information: Completed COMPONENTS 65000/153647 (DDEFW-015)
Information: Completed COMPONENTS 66000/153647 (DDEFW-015)
Information: Completed COMPONENTS 67000/153647 (DDEFW-015)
Information: Completed COMPONENTS 68000/153647 (DDEFW-015)
Information: Completed COMPONENTS 69000/153647 (DDEFW-015)
Information: Completed COMPONENTS 70000/153647 (DDEFW-015)
Information: Completed COMPONENTS 71000/153647 (DDEFW-015)
Information: Completed COMPONENTS 72000/153647 (DDEFW-015)
Information: Completed COMPONENTS 73000/153647 (DDEFW-015)
Information: Completed COMPONENTS 74000/153647 (DDEFW-015)
Information: Completed COMPONENTS 75000/153647 (DDEFW-015)
Information: Completed COMPONENTS 76000/153647 (DDEFW-015)
Information: Completed COMPONENTS 77000/153647 (DDEFW-015)
Information: Completed COMPONENTS 78000/153647 (DDEFW-015)
Information: Completed COMPONENTS 79000/153647 (DDEFW-015)
Information: Completed COMPONENTS 80000/153647 (DDEFW-015)
Information: Completed COMPONENTS 81000/153647 (DDEFW-015)
Information: Completed COMPONENTS 82000/153647 (DDEFW-015)
Information: Completed COMPONENTS 83000/153647 (DDEFW-015)
Information: Completed COMPONENTS 84000/153647 (DDEFW-015)
Information: Completed COMPONENTS 85000/153647 (DDEFW-015)
Information: Completed COMPONENTS 86000/153647 (DDEFW-015)
Information: Completed COMPONENTS 87000/153647 (DDEFW-015)
Information: Completed COMPONENTS 88000/153647 (DDEFW-015)
Information: Completed COMPONENTS 89000/153647 (DDEFW-015)
Information: Completed COMPONENTS 90000/153647 (DDEFW-015)
Information: Completed COMPONENTS 91000/153647 (DDEFW-015)
Information: Completed COMPONENTS 92000/153647 (DDEFW-015)
Information: Completed COMPONENTS 93000/153647 (DDEFW-015)
Information: Completed COMPONENTS 94000/153647 (DDEFW-015)
Information: Completed COMPONENTS 95000/153647 (DDEFW-015)
Information: Completed COMPONENTS 96000/153647 (DDEFW-015)
Information: Completed COMPONENTS 97000/153647 (DDEFW-015)
Information: Completed COMPONENTS 98000/153647 (DDEFW-015)
Information: Completed COMPONENTS 99000/153647 (DDEFW-015)
Information: Completed COMPONENTS 100000/153647 (DDEFW-015)
Information: Completed COMPONENTS 101000/153647 (DDEFW-015)
Information: Completed COMPONENTS 102000/153647 (DDEFW-015)
Information: Completed COMPONENTS 103000/153647 (DDEFW-015)
Information: Completed COMPONENTS 104000/153647 (DDEFW-015)
Information: Completed COMPONENTS 105000/153647 (DDEFW-015)
Information: Completed COMPONENTS 106000/153647 (DDEFW-015)
Information: Completed COMPONENTS 107000/153647 (DDEFW-015)
Information: Completed COMPONENTS 108000/153647 (DDEFW-015)
Information: Completed COMPONENTS 109000/153647 (DDEFW-015)
Information: Completed COMPONENTS 110000/153647 (DDEFW-015)
Information: Completed COMPONENTS 111000/153647 (DDEFW-015)
Information: Completed COMPONENTS 112000/153647 (DDEFW-015)
Information: Completed COMPONENTS 113000/153647 (DDEFW-015)
Information: Completed COMPONENTS 114000/153647 (DDEFW-015)
Information: Completed COMPONENTS 115000/153647 (DDEFW-015)
Information: Completed COMPONENTS 116000/153647 (DDEFW-015)
Information: Completed COMPONENTS 117000/153647 (DDEFW-015)
Information: Completed COMPONENTS 118000/153647 (DDEFW-015)
Information: Completed COMPONENTS 119000/153647 (DDEFW-015)
Information: Completed COMPONENTS 120000/153647 (DDEFW-015)
Information: Completed COMPONENTS 121000/153647 (DDEFW-015)
Information: Completed COMPONENTS 122000/153647 (DDEFW-015)
Information: Completed COMPONENTS 123000/153647 (DDEFW-015)
Information: Completed COMPONENTS 124000/153647 (DDEFW-015)
Information: Completed COMPONENTS 125000/153647 (DDEFW-015)
Information: Completed COMPONENTS 126000/153647 (DDEFW-015)
Information: Completed COMPONENTS 127000/153647 (DDEFW-015)
Information: Completed COMPONENTS 128000/153647 (DDEFW-015)
Information: Completed COMPONENTS 129000/153647 (DDEFW-015)
Information: Completed COMPONENTS 130000/153647 (DDEFW-015)
Information: Completed COMPONENTS 131000/153647 (DDEFW-015)
Information: Completed COMPONENTS 132000/153647 (DDEFW-015)
Information: Completed COMPONENTS 133000/153647 (DDEFW-015)
Information: Completed COMPONENTS 134000/153647 (DDEFW-015)
Information: Completed COMPONENTS 135000/153647 (DDEFW-015)
Information: Completed COMPONENTS 136000/153647 (DDEFW-015)
Information: Completed COMPONENTS 137000/153647 (DDEFW-015)
Information: Completed COMPONENTS 138000/153647 (DDEFW-015)
Information: Completed COMPONENTS 139000/153647 (DDEFW-015)
Information: Completed COMPONENTS 140000/153647 (DDEFW-015)
Information: Completed COMPONENTS 141000/153647 (DDEFW-015)
Information: Completed COMPONENTS 142000/153647 (DDEFW-015)
Information: Completed COMPONENTS 143000/153647 (DDEFW-015)
Information: Completed COMPONENTS 144000/153647 (DDEFW-015)
Information: Completed COMPONENTS 145000/153647 (DDEFW-015)
Information: Completed COMPONENTS 146000/153647 (DDEFW-015)
Information: Completed COMPONENTS 147000/153647 (DDEFW-015)
Information: Completed COMPONENTS 148000/153647 (DDEFW-015)
Information: Completed COMPONENTS 149000/153647 (DDEFW-015)
Information: Completed COMPONENTS 150000/153647 (DDEFW-015)
Information: Completed COMPONENTS 151000/153647 (DDEFW-015)
Information: Completed COMPONENTS 152000/153647 (DDEFW-015)
Information: Completed COMPONENTS 153000/153647 (DDEFW-015)
Information: Completed COMPONENTS section  (DDEFW-016)
Information: Writing PINS section (DDEFW-014)
Information: Completed PINS section  (DDEFW-016)
Information: Writing SPECIALNETS section (DDEFW-014)
Information: Completed SPECIALNETS 1000/4985 (DDEFW-015)
Information: Completed SPECIALNETS 2000/4985 (DDEFW-015)
Information: Completed SPECIALNETS 3000/4985 (DDEFW-015)
Information: Completed SPECIALNETS 4000/4985 (DDEFW-015)
Information: Completed SPECIALNETS section  (DDEFW-016)
Information: Writing NETS section (DDEFW-014)
Information: Completed NETS 1000/33681 (DDEFW-015)
Information: Completed NETS 2000/33681 (DDEFW-015)
Information: Completed NETS 3000/33681 (DDEFW-015)
Information: Completed NETS 4000/33681 (DDEFW-015)
Information: Completed NETS 5000/33681 (DDEFW-015)
Information: Completed NETS 6000/33681 (DDEFW-015)
Information: Completed NETS 7000/33681 (DDEFW-015)
Information: Completed NETS 8000/33681 (DDEFW-015)
Information: Completed NETS 9000/33681 (DDEFW-015)
Information: Completed NETS 10000/33681 (DDEFW-015)
Information: Completed NETS 11000/33681 (DDEFW-015)
Information: Completed NETS 12000/33681 (DDEFW-015)
Information: Completed NETS 13000/33681 (DDEFW-015)
Information: Completed NETS 14000/33681 (DDEFW-015)
Information: Completed NETS 15000/33681 (DDEFW-015)
Information: Completed NETS 16000/33681 (DDEFW-015)
Information: Completed NETS 17000/33681 (DDEFW-015)
Information: Completed NETS 18000/33681 (DDEFW-015)
Information: Completed NETS 19000/33681 (DDEFW-015)
Information: Completed NETS 20000/33681 (DDEFW-015)
Information: Completed NETS 21000/33681 (DDEFW-015)
Information: Completed NETS 22000/33681 (DDEFW-015)
Information: Completed NETS 23000/33681 (DDEFW-015)
Information: Completed NETS 24000/33681 (DDEFW-015)
Information: Completed NETS 25000/33681 (DDEFW-015)
Information: Completed NETS 26000/33681 (DDEFW-015)
Information: Completed NETS 27000/33681 (DDEFW-015)
Information: Completed NETS 28000/33681 (DDEFW-015)
Information: Completed NETS 29000/33681 (DDEFW-015)
Information: Completed NETS 30000/33681 (DDEFW-015)
Information: Completed NETS 31000/33681 (DDEFW-015)
Information: Completed NETS 32000/33681 (DDEFW-015)
Information: Completed NETS 33000/33681 (DDEFW-015)
Information: Completed NETS section  (DDEFW-016)
DEF output completed
1
write_sdf ./outputs/$TOP_MODULE.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/outputs/khu_sensor_pad.sdf'. (WT-3)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad14 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad14 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad11 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad11 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad10 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad10 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad3 (ss65lp3p3v_wst_108_300_p125:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad3 (ss65lp3p3v_bst_132_360_n040:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad56 (ss65lp3p3v_wst_108_300_p125:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad56 (ss65lp3p3v_bst_132_360_n040:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad45 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad45 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad43 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad43 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad36 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad36 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad34 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad34 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad27 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad27 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: A total of 26 operating conditions have been inferred.  (LIBSETUP-754)
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

1
write_sdc ./outputs/$TOP_MODULE.sdc
1
extract_rc -coupling_cap 

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is -40/-40(from scenario func1_bst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00044 0.00044 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00011 0.00011 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer OA : 6e-06 6e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Res for layer LB : 8.9e-06 8.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0018 0.0018 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Vertical Res : 0.0016 0.0016 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
1
write_parasitics -format SPEF -output ./outputs/${TOP_MODULE}.spef
Information: Using emulation metal fill extraction. (RCEX-084)
Information: Using emulation metal fill extraction. (RCEX-084)
Writing SPEF to ./outputs/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup_125.khu_sensor_pad.spef ...
Writing SPEF to ./outputs/LR6LP_SigCmin_4_20_01_00_3um_effective.tlup_-40.khu_sensor_pad.spef ...
1
remove_power_domain -all
Warning: Nothing implicitly matched '*' (SEL-003)
0
ungroup -all -flatten -force
Information: Updating database...
Information: Updating top database 'khu_sensor_pad.CEL;1'. (MWDC-255)
1
set_app_var verilogout_no_tri true
true
write_verilog -no_corner_pad_cells -no_pad_filler_cells -no_core_filler_cells   -no_flip_chip_bump_cells -no_cover_cells -diode_ports -output_net_name_for_tie  -pg_ports -no_tap_cells -no_chip_cells  -split_bus ./outputs/${TOP_MODULE}.lvs.v
Generating description for top level cell.
Processing module khu_sensor_pad
Elapsed =    0:00:02, CPU =    0:00:01
Write verilog completed successfully.
1
start_gui
Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
Preparing data for query................... 
#exit
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

*** warning: insufficient colors have been defined to
*** support 11 color visual mode buckets
*** colors will be reused
icc_shell> save_mw_cel  -design "khu_sensor_pad.CEL;1"
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named khu_sensor_pad. (UIG-5)
icc_shell> close_mw_lib
Removing physical design 'khu_sensor_pad'
Warning: 'set_false_path' constraint made a reference 'from async_rstn_glitch_synchronizer/async_rstn_synchronizer/r_ff_reg/CK' which no longer exists.  (TIM-179)
Warning: This 'set_false_path' constraint is no longer applicable to any path. (TIM-178)
Note - message 'TIM-179' limit (1) exceeded.  Remainder will be suppressed.
Note - message 'TIM-178' limit (1) exceeded.  Remainder will be suppressed.
Information: Removing all scenarios because all designs have been removed. (UID-1040)
Information: Removed scenario func1_wst from memory. (UID-1024)
Information: Removed scenario func1_bst from memory. (UID-1024)
Information: Removed scenario funccts_wst from memory. (UID-1024)
icc_shell> open_mw_lib /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_00_read_design
{khu_sensor_pad_00_read_design}
icc_shell> ::iccGUI::open_mw_cel  khu_sensor_pad
icc_shell> open_mw_cel khu_sensor_pad
Preparing data for query................... 
Information: Opened "khu_sensor_pad.CEL;1" from "/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_00_read_design" library. (MWUI-068)
{khu_sensor_pad}
icc_shell> 
icc_shell> save_mw_cel  -design "khu_sensor_pad.CEL;1"
Information: Saved design named khu_sensor_pad.CEL;1. (UIG-5)
icc_shell> close_mw_lib
icc_shell> open_mw_lib /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_01_floorplan
{khu_sensor_pad_01_floorplan}
icc_shell> ::iccGUI::open_mw_cel  khu_sensor_pad
icc_shell> open_mw_cel khu_sensor_pad
Preparing data for query................... 
Information: Opened "khu_sensor_pad.CEL;1" from "/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_01_floorplan" library. (MWUI-068)
{khu_sensor_pad}
icc_shell> 
icc_shell> close_mw_lib
icc_shell> open_mw_lib /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_02_powerplan
{khu_sensor_pad_02_powerplan}
icc_shell> ::iccGUI::open_mw_cel  khu_sensor_pad
icc_shell> open_mw_cel khu_sensor_pad
Preparing data for query................... 
Information: Opened "khu_sensor_pad.CEL;1" from "/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_02_powerplan" library. (MWUI-068)
{khu_sensor_pad}
icc_shell> 
icc_shell> close_mw_lib
icc_shell> open_mw_lib /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_03_place_opt
{khu_sensor_pad_03_place_opt}
icc_shell> ::iccGUI::open_mw_cel  khu_sensor_pad
icc_shell> open_mw_cel khu_sensor_pad
Preparing data for query................... 
Information: Opened "khu_sensor_pad.CEL;1" from "/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_03_place_opt" library. (MWUI-068)
{khu_sensor_pad}
icc_shell> 
icc_shell> close_mw_lib
icc_shell> open_mw_lib /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_03_place_opt
{khu_sensor_pad_03_place_opt}
icc_shell> ::iccGUI::open_mw_cel  khu_sensor_pad
icc_shell> open_mw_cel khu_sensor_pad
Preparing data for query................... 
Information: Opened "khu_sensor_pad.CEL;1" from "/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_03_place_opt" library. (MWUI-068)
{khu_sensor_pad}
icc_shell> 
icc_shell> close_mw_lib
icc_shell> open_mw_lib /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt
{khu_sensor_pad_07_route_opt}
icc_shell> ::iccGUI::open_mw_cel  khu_sensor_pad
icc_shell> open_mw_cel khu_sensor_pad
Preparing data for query................... 
Information: Opened "khu_sensor_pad.CEL;1" from "/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt" library. (MWUI-068)
{khu_sensor_pad}
icc_shell> 
icc_shell> 
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m. (PSYN-878)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO. (PSYN-878)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Current scenario is func1_bst.
Information: Loading local_link_library attribute {scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db, scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db, scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db, scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db, ss65lp3p3v_wst_108_300_p125.db, ss65lp3p3v_bst_132_360_n040.db}. (MWDC-290)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (295 designs)             khu_sensor_pad.CEL, etc
  scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db
  scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db
  scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db
  scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db
  ss65lp3p3v_wst_108_300_p125 (library)
                              /Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_wst_108_300_p125.db
  ss65lp3p3v_bst_132_360_n040 (library)
                              /Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_bst_132_360_n040.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
icc_shell> save_mw_cel  -design "khu_sensor_pad.CEL;1"
Information: Saved design named khu_sensor_pad. (UIG-5)
icc_shell> close_mw_lib
Removing physical design 'khu_sensor_pad'
Information: Removing all scenarios because all designs have been removed. (UID-1040)
Information: Removed scenario func1_wst from memory. (UID-1024)
Information: Removed scenario func1_bst from memory. (UID-1024)
Information: Removed scenario funccts_wst from memory. (UID-1024)
icc_shell> open_mw_lib /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_06_route
{khu_sensor_pad_06_route}
icc_shell> ::iccGUI::open_mw_cel  khu_sensor_pad
icc_shell> open_mw_cel khu_sensor_pad
Preparing data for query................... 
Information: Opened "khu_sensor_pad.CEL;1" from "/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_06_route" library. (MWUI-068)
{khu_sensor_pad}
icc_shell> 
icc_shell> 
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m. (PSYN-878)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO. (PSYN-878)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Current scenario is func1_wst.
Information: Loading local_link_library attribute {scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db, scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db, scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db, scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db, ss65lp3p3v_wst_108_300_p125.db, ss65lp3p3v_bst_132_360_n040.db}. (MWDC-290)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (295 designs)             khu_sensor_pad.CEL, etc
  scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db
  scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db
  scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db
  scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db
  ss65lp3p3v_wst_108_300_p125 (library)
                              /Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_wst_108_300_p125.db
  ss65lp3p3v_bst_132_360_n040 (library)
                              /Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_bst_132_360_n040.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
icc_shell> save_mw_cel  -design "khu_sensor_pad.CEL;1"
Information: Saved design named khu_sensor_pad. (UIG-5)
icc_shell> close_mw_lib
Removing physical design 'khu_sensor_pad'
Information: Removing all scenarios because all designs have been removed. (UID-1040)
Information: Removed scenario func1_wst from memory. (UID-1024)
Information: Removed scenario func1_bst from memory. (UID-1024)
Information: Removed scenario funccts_wst from memory. (UID-1024)
icc_shell> open_mw_lib /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_05_clock_opt_post_cts
{khu_sensor_pad_05_clock_opt_post_cts}
icc_shell> ::iccGUI::open_mw_cel  khu_sensor_pad
icc_shell> open_mw_cel khu_sensor_pad
Preparing data for query................... 
Information: Opened "khu_sensor_pad.CEL;1" from "/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_05_clock_opt_post_cts" library. (MWUI-068)
{khu_sensor_pad}
icc_shell> 
icc_shell> 
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m. (PSYN-878)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO. (PSYN-878)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Current scenario is func1_bst.
Information: Loading local_link_library attribute {scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db, scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db, scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db, scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db, ss65lp3p3v_wst_108_300_p125.db, ss65lp3p3v_bst_132_360_n040.db}. (MWDC-290)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (295 designs)             khu_sensor_pad.CEL, etc
  scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db
  scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db
  scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db
  scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db
  ss65lp3p3v_wst_108_300_p125 (library)
                              /Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_wst_108_300_p125.db
  ss65lp3p3v_bst_132_360_n040 (library)
                              /Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_bst_132_360_n040.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
icc_shell> close_mw_lib
Removing physical design 'khu_sensor_pad'
Information: Removing all scenarios because all designs have been removed. (UID-1040)
Information: Removed scenario func1_wst from memory. (UID-1024)
Information: Removed scenario func1_bst from memory. (UID-1024)
Information: Removed scenario funccts_wst from memory. (UID-1024)
icc_shell> open_mw_lib /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish
{khu_sensor_pad_08_chip_finish}
icc_shell> ::iccGUI::open_mw_cel  khu_sensor_pad_Insert_Filler
icc_shell> open_mw_cel khu_sensor_pad_Insert_Filler
Preparing data for query................... 
Information: Opened "khu_sensor_pad_Insert_Filler.CEL;1" from "/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish" library. (MWUI-068)
{khu_sensor_pad_Insert_Filler}
icc_shell> 
icc_shell> close_mw_cel
icc_shell> ::iccGUI::open_mw_cel  khu_sensor_pad
icc_shell> open_mw_cel khu_sensor_pad
Preparing data for query................... 
Information: Opened "khu_sensor_pad.CEL;1" from "/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish" library. (MWUI-068)
{khu_sensor_pad}
icc_shell> 
icc_shell> 
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m. (PSYN-878)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO. (PSYN-878)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK. (PSYN-878)
Current scenario is func1_bst.
Information: Loading local_link_library attribute {scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db, scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db, scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db, scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db, ss65lp3p3v_wst_108_300_p125.db, ss65lp3p3v_bst_132_360_n040.db}. (MWDC-290)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  khu_sensor_pad              khu_sensor_pad.CEL
  scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db
  scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db
  scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db
  scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db
  ss65lp3p3v_wst_108_300_p125 (library)
                              /Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_wst_108_300_p125.db
  ss65lp3p3v_bst_132_360_n040 (library)
                              /Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_bst_132_360_n040.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
icc_shell> close_mw_lib
Removing physical design 'khu_sensor_pad'
Information: Removing all scenarios because all designs have been removed. (UID-1040)
Information: Removed scenario func1_wst from memory. (UID-1024)
Information: Removed scenario func1_bst from memory. (UID-1024)
Information: Removed scenario funccts_wst from memory. (UID-1024)
icc_shell> close_mw_lib
Error: No current milkyway library. (MWUI-003)
0
icc_shell> source ./icc_scripts/08_chip_finish.tcl
***********************************************************************
                                                                       
                       08_chip_finish.tcl                              
                                                                       
***********************************************************************
#******************************************************************************
#**                          user design settings                           **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                      user_design_setup.tcl                            "
                      user_design_setup.tcl                            
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
#******************************************************************************
#**                         General ICC Varialbes                            **
#******************************************************************************
set TOP_MODULE                     "khu_sensor_pad"    ;# set design top module name
khu_sensor_pad
set ICC_STRATEGY                   "qor"              ;# ttr | qor
qor
set LEAKAGE_POWER_PLACE            true              ;# set to true when enabling leakage Flow in place_opt step.
true
set LEAKAGE_POWER_POST_CTS             true              ;# set to true when enabling leakage Flow in clock_opt_post_cts step. runtime will be effected.
true
set ICC_NUM_CPUS                   "1"                ;# used during placement & routing
1
set qor_effort                     "high"           ;# low | medium | high. place optimization effort, default is medium.
high
set INOUT_OPT                      true               ;# set to true when optimizing i2r and r2o paths
true
set GL_BASED_PLACE                 true              ;# set to true when using high congested design
true
set GEN_GL_CONG_MAP                true              ;# set to true, to see global route based congestion map
true
set INTER_CLK_GROUPS               "clk clk_half"    ;# Define to balance clocks during CTS. "clkA clkB"
clk clk_half
set TIECELL_INSERT                 true              ;# true | false, if true, ICC will insert TIE cells.
true
set SPARE_INSERT                   false              ;# true | false, if true, the followings must be defined.
false
set SPARE_PREFIX                   spares             ;# default is spares
spares
set SPARE_CELL_n_NUM               ""                 ;# example) "BUF_X1M_A9TH 100 AOI22_X1M_A9TH 100 INV_X1M_A9TH 200"
set USER_DIE_SIZE                  false              ;# true | false, if you know chip size, define true.
false
;# Then write bellow variables.
set DIE_WIDTH                      ""                 ;# If USER_DIE_SIZW is true, define this variable.
set DIE_HEIGHT                     ""                 ;# If USER_DIE_SIZW is true, define this variable.
set ICC_IN_IO_CONST_FILE           "./icc_scripts/rules/padplace_ICC_khu_sensor_L6LP_68um.tdf"; # This is tdf format.
./icc_scripts/rules/padplace_ICC_khu_sensor_L6LP_68um.tdf
set ICC_SDC_SETUP_FILE             "./icc_scripts/user_scripts/sdc_setup.tcl"
./icc_scripts/user_scripts/sdc_setup.tcl
set CLOCK_MAX_TRAN    0.5; # clock path max transtion time.
0.5
set MAX_ROUTING_LAYER              "EA"; # Metal7
EA
set MIN_ROUTING_LAYER              "M1"; # Metal1
M1
set CLK_MAX_ROUTING_LAYER          "B2"; # Metal6
B2
set CLK_MIN_ROUTING_LAYER          "M3"; # Metal3
M3
#######################################################
## For Power Definition
#######################################################
set MW_R_POWER_NET         "VDD"                 ;# This is real power net name.
VDD
set MW_R_GROUND_NET        "VSS"                 ;# This is real ground net name.
VSS
set mw_logic1_net          $MW_R_POWER_NET       ;# Default
VDD
set mw_logic0_net          $MW_R_GROUND_NET      ;# Default
VSS
set MW_POWER_PORT          "VDD"                 ;# This is standard cell power pin name.
VDD
set MW_GROUND_PORT         "VSS"                 ;# This is standard cell ground pin name.
VSS
#######################################################
## Input Files
#######################################################
set ICC_IN_VERILOG_NETLIST_FILE "../01_RTL_Synthesis/outputs/khu_sensor_pad.vg"
../01_RTL_Synthesis/outputs/khu_sensor_pad.vg
#######################################################
## Define Init Utilization
#######################################################
set CORE_UTIL                      "0.6"              ;# Define initial core utilization.
0.6
;# example) 0.6 means 60% utilization.
set IO2L                           "50"               ;# This means space from IO to core boundary in left side.
50
set IO2B                           "50"               ;# This means space from IO to core boundary in bottom side.
50
set IO2R                           "50"               ;# This means space from IO to core boundary in right side.
50
set IO2T                           "50"               ;# This means space from IO to core boundary in top side.
50
#####################################################################################################
##
#
# scenario naming convention :  mode_corner
# - mode   : func1,func2,scan1,scan2,bist1,bist2,jtag
#            funccts,scancts,bistcts,jtagcts
# - corner : wst, wstti, bst, bstti
#
# (scenario example)
#  func1_wst func1_wstti func1_bst func1_bstti
#  func2_wst func2_wstti func2_bst func2_bstti
#  scan1_wst scan1_wstti scan1_bst scan1_bstti
#  scan2_wst scan2_wstti scan2_bst scan2_bstti
#  bist1_wst bist1_wstti bist1_bst bist1_bstti
#  bist2_wst bist2_wstti bist2_bst bist2_bstti
#  jtag_wst  jtag_wstti  jtag_bst  jtag_bstti
#  funccts_wstti scancts_wstti bistcts_wstti jtagcts_wstti
#
#####################################################################################################
set ICC_MCMM_SCENARIOS_FILE        "./icc_scripts/mcmm_scenario/scenarios.tcl"
./icc_scripts/mcmm_scenario/scenarios.tcl
####### Define scenarios
## This is example, modify this according to your scenarios.
##
## Generally, FLOORPLAN_SCN, PLACE_OPT_SNC and ROUTE_SCN uses worst function mode scenario such as func1_wstti.
## CLOCK_OPT_CTS_SCN uses all cts scenario such as funccts_wstti,scantcts_wstti,bistcts_wstti,jtagcts_wstti.
## CLOCK_OPT_PSYN_SCN, ROUTE_OPT_SCN and CHIP_FINISH_SCN uses all scenarios except for CLOCK_OPT_CTS_SCN.
## HOLD_ONLY_SCN optimizes only hold time and mttv.
## So, you uses best corner scenarios such as func1_bst,scan1_bst,bist1_bst and jtag_bst.
##
# Since the samsung013 Library is damaged, the worst operating condition is only applied.
#set scenarios                      "func1_wst func1_bst"
set scenarios                      "func1_wst func1_bst funccts_wst"
func1_wst func1_bst funccts_wst
set FLOORPLAN_SCN                  "func1_wst"
func1_wst
set PLACE_OPT_SCN                  "func1_wst"
func1_wst
set CLOCK_OPT_CTS_SCN              "funccts_wst"
funccts_wst
#set CLOCK_OPT_PSYN_SCN             "func1_bst"
set CLOCK_OPT_PSYN_SCN             "func1_wst func1_bst"
func1_wst func1_bst
set ROUTE_SCN                      "func1_wst"
func1_wst
#set ROUTE_OPT_SCN                  "func1_bst"
set ROUTE_OPT_SCN                  "func1_wst func1_bst"
func1_wst func1_bst
#set CHIP_FINISH_SCN                "func1_bst"
set CHIP_FINISH_SCN                "func1_wst func1_bst"
func1_wst func1_bst
set CLOCK_OPT_CTS_SCN_READ_AGAIN   true              ;# If true, ICC will create scenario again.
true
set CLOCK_OPT_PSYN_SCN_READ_AGAIN  false              ;# If true, ICC will create scenario again.
false
set ROUTE_SCN_READ_AGAIN           false              ;# If true, ICC will create scenario again.
false
set ROUTE_OPT_SCN_READ_AGAIN       false              ;# If true, ICC will create scenario again.
false
set HOLD_FIX                       true               ;# If you want to fix hold violation then set true.
true
####### Define SDC Files
## If you have only FUNC1_SDC, Write the sdc file in FUNC1_SDC field.
## If FUNC1_SDC and FUNCTS_SDC is same, Write the sdc file in FUNC1_SDC and FUNCCTS_SDC field.
## If you don't have BIST1_SDC, Remain with blank.
set FUNC1_SDC          "../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc"
../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc
set FUNC2_SDC          ""
set SCAN1_SDC          ""
set SCAN2_SDC          ""
set BIST1_SDC          ""
set BIST2_SDC          ""
set JTAG_SDC           ""
set FUNCCTS_SDC        "../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc"
../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc
set SCANCTS_SDC        ""
set BISTCTS_SDC        ""
set JTAGCTS_SDC        ""
####### Define Default Operating Conditions
##
## You have to write the default operation condition name and library name of standard cell.
## If some instances of your design have other operation condition (PVT) such as IO,
## You have to define the operation condition name and library name in user_opcond.tcl.
##
# Temperature inversion - HVT WST ss_1p08v_m40c check
set OPCOND_WST          "ss_1p08v_125c"
ss_1p08v_125c
set OPCOND_WST_LIB      "scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm"
scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm
set OPCOND_WST_TIV      ""
set OPCOND_WST_LIB_TIV  ""
set OPCOND_BST          "ff_1p32v_m40c"
ff_1p32v_m40c
set OPCOND_BST_LIB      "scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm"
scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm
set OPCOND_BST_TIV      ""
set OPCOND_BST_LIB_TIV  ""
#########################   DO NOT CHANGE BELOW THIS LINE   ##############################
##########################################################################################
set REPORTS_DIR                 "./reports"
./reports
## Avoiding too many messages
set_message_info -id PSYN-040   -limit 5
1
set_message_info -id PSYN-087   -limit 5
1
set_message_info -id LINT-8     -limit 5
1
set_message_info -id RT-104     -limit 5
1
set_message_info -id RT-065     -limit 5
1
set_message_info -id TIM-128    -limit 5
1
set_message_info -id TIM-141    -limit 5
1
set_message_info -id PSYN-267   -limit 5
1
set_message_info -id RT-104     -limit 5
1
set_message_info -id MWUI-040   -limit 5
1
set_message_info -id PSYN-024   -limit 5
1
set_message_info -id MWLIBP-300 -limit 5
1
set_message_info -id MWLIBP-314 -limit 5
1
set_message_info -id PSYN-058   -limit 5
1
set_message_info -id PSYN-025   -limit 5
1
set_message_info -id PSYN-086   -limit 1
1
set_message_info -id PSYN-039   -limit 5
1
set_message_info -id PSYN-523   -limit 5
1
set_message_info -id PSYN-900   -limit 1
1
set_message_info -id PSYN-850   -limit 1
1
set_message_info -id CTS-102    -limit 1
1
set_message_info -id CTS-099    -limit 1
1
set_message_info -id CTS-618    -limit 1
1
set_message_info -id APL-017    -limit 1
1
set_message_info -id OPT-170    -limit 1
1
set_message_info -id TIM-178    -limit 1
1
set_message_info -id TIM-179    -limit 1
1
set_message_info -id DPI-020    -limit 1
1
set_message_info -id ZRT-325    -limit 1
1
#******************************************************************************
#**                          common library settings                         **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                       common_lib_setup.tcl                            "
                       common_lib_setup.tcl                            
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
#******************************************************************************
#                       set basic parameter                                  **
#******************************************************************************
set designer "Man"
Man
set company "KHU Room327"
KHU Room327
#******************************************************************************
#**                         Set Library Parameter                            **
#******************************************************************************
set LIB_DIR /Tools/Library/samsung65_2016/CB_1502
/Tools/Library/samsung65_2016/CB_1502
set PRIMITIVE_LIB_DIR ${LIB_DIR}/PRIMITIVE
/Tools/Library/samsung65_2016/CB_1502/PRIMITIVE
set IO_LIB_DIR ${LIB_DIR}/IO
/Tools/Library/samsung65_2016/CB_1502/IO
#******************************************************************************
#**                Set 'search_path'                                         **
#******************************************************************************
#set search_path ". $synopsys_root/libraries/syn                               $PRIMITIVE_LIB_DIR/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys                     $PRIMITIVE_LIB_DIR/sec100226_0028_SS65LP_PMK_HVT_PMK_FE_Common_N/synopsys                     $PRIMITIVE_LIB_DIR/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys                    $PRIMITIVE_LIB_DIR/sec100226_0043_SS65LP_Normal_HVT_Normal_FE_Common_N/synopsys                    $IO_LIB_DIR/synopsys"
#******************************************************************************
set search_path ". $synopsys_root/libraries/syn                                $PRIMITIVE_LIB_DIR/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys                     $PRIMITIVE_LIB_DIR/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys                    $IO_LIB_DIR/synopsys"
. /Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn                  /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys                     /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys                    /Tools/Library/samsung65_2016/CB_1502/IO/synopsys
#******************************************************************************
#**                Set libraries                                             **
#******************************************************************************
# Samsung 65nm
# Dual Vth (Sign-off Corner, no need Multi-VDD)
# The used corner and threshold are different by each stage in P&R.
# Please refer to each stages' description
# PMK (Power Management Kit)
# RVT
# SS (Worst)
set PMK_RVT_SS scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm
scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm
# FF (Best)
set PMK_RVT_FF scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm
scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm
# HVT
# SS (Worst)
#set PMK_HVT_SS scmetropmk_cmos10lp_hvt_ss_1p08v_125c_sadhm
# FF (Best)
#set PMK_HVT_FF scmetropmk_cmos10lp_hvt_ff_1p32v_m40c_sadhm
# Normal
# RVT
# SS (Worst)
set NOM_RVT_SS scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm
scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm
# FF (Best)
set NOM_RVT_FF scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm
scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm
# HVT
# SS (Worst)
#set NOM_HVT_SS scmetro_cmos10lp_hvt_ss_1p08v_125c_sadhm
# FF (Best)
#set NOM_HVT_FF scmetro_cmos10lp_hvt_ff_1p32v_m40c_sadhm
# IO
# SS (Worst)
set IO_SS ss65lp3p3v_wst_108_300_p125
ss65lp3p3v_wst_108_300_p125
# FF (Best)
set IO_FF ss65lp3p3v_bst_132_360_n040
ss65lp3p3v_bst_132_360_n040
#set target_library [concat         $PMK_RVT_SS.db         $PMK_RVT_FF.db         $PMK_HVT_SS.db         $PMK_HVT_FF.db         $NOM_RVT_SS.db         $NOM_RVT_FF.db         $NOM_HVT_SS.db         $NOM_HVT_FF.db         $IO_SS.db         $IO_FF.db ]
set target_library [concat         $PMK_RVT_SS.db         $PMK_RVT_FF.db         $NOM_RVT_SS.db         $NOM_RVT_FF.db         $IO_SS.db         $IO_FF.db ]
scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db ss65lp3p3v_wst_108_300_p125.db ss65lp3p3v_bst_132_360_n040.db
# * : all designs which are in dc_shell
#set synthetic_library dw_foundation.sldb
#set link_library [concat         {*}         $PMK_RVT_SS.db         $PMK_RVT_FF.db         $PMK_HVT_SS.db         $PMK_HVT_FF.db         $NOM_RVT_SS.db         $NOM_RVT_FF.db         $NOM_HVT_SS.db         $NOM_HVT_FF.db         $IO_SS.db         $IO_FF.db ]
set link_library [concat         {*}         $PMK_RVT_SS.db         $PMK_RVT_FF.db         $NOM_RVT_SS.db         $NOM_RVT_FF.db         $IO_SS.db         $IO_FF.db ]
* scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db ss65lp3p3v_wst_108_300_p125.db ss65lp3p3v_bst_132_360_n040.db
#******************************************************************************
#**                   Set Physical Library Parameter                         **
#******************************************************************************
set MILKY_DIR ${LIB_DIR}/MilkyWay/ICC
/Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC
#******************************************************************************
#******************************************************************************
#**                Set New Variable for 'MW_REF_LIB_DIRS'                   **
#******************************************************************************
set all_milky [list     ${MILKY_DIR}/cmos10lprvt_m     ${MILKY_DIR}/Power_IO     ${MILKY_DIR}/RVT_PMK
]
/Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK
set MW_REF_LIB_DIRS "$all_milky"
/Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK
#******************************************************************************
#**                         Common Setup File                                **
#******************************************************************************
set_host_options -max_cores $ICC_NUM_CPUS
1
set_route_mode_options -zroute true
1
#******************************************************************************
#******************************************************************************
#**                       Set TECH and TLUP Files                           **
#******************************************************************************
set TECH_AND_TLUP_DIR           "${LIB_DIR}/LAYOUT/ICC/65nm_TECH_TLUP_20120423"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423
set TECH_FILE                   "${TECH_AND_TLUP_DIR}/TECH/ICC/LR6LP/cmos10lp_4_20_01_3.tf"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/cmos10lp_4_20_01_3.tf
set MAP_FILE                    "${TECH_AND_TLUP_DIR}/TLUP/LR6LP.4_20_01_3um.map"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP.4_20_01_3um.map
set TLUP_MAX_FILE               "${TECH_AND_TLUP_DIR}/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup
set TLUP_MIN_FILE               "${TECH_AND_TLUP_DIR}/TLUP/LR6LP_SigCmin_4_20_01_00_3um_effective.tlup"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmin_4_20_01_00_3um_effective.tlup
#******************************************************************************
#******************************************************************************
#**                        Set Stream Out Map File                           **
#******************************************************************************
# In order to export layout(ICC) to GDSII(Virtuoso), set stream option
set STREAM_OUT_MAP              "${TECH_AND_TLUP_DIR}/TECH/ICC/LR6LP/gds2OutLayer_4_20_01_3.map"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/gds2OutLayer_4_20_01_3.map
# On the contrary, stream-in is converting GDSII to layout.
# The layermap file can be found in the same directory that contains stream out mapping file dir.
# (gds2InLayer_4_20_01_3.map)
#******************************************************************************
#******************************************************************************
#**                           Set Antenna_Rule                               **
#******************************************************************************
set ANTENNA_RULE                "${TECH_AND_TLUP_DIR}/TECH/ICC/LR6LP/antenna_rules_4_20_01_3.tcl"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/antenna_rules_4_20_01_3.tcl
#******************************************************************************
#******************************************************************************
#**           Set decap cells, STD Fillers and IO Fillers                    **
#******************************************************************************
# Decap cells
# The cells is used for reducing dynamic voltage drop/rise(usually called ground bounce in power grids).
# (It is okay to consider it energy reservoir or high pass filter)
# (Decap cells are usually considered as thick gate NMOS decoupling cap)
# The cells are always posed VDD on the gate, but gate leakage power can be ignored due to the thick gate.
# After placement, the tools fill the cells empty space
set DECAP_FILLER                "FILLDGCAP56MTR FILLDGCAP31MTR FILLDGCAP19MTR FILLDGCAP13MTR FILLDGCAP9MTR"
FILLDGCAP56MTR FILLDGCAP31MTR FILLDGCAP19MTR FILLDGCAP13MTR FILLDGCAP9MTR
# Filler cell contain dummy RX(diffusion) and PC(poly) patterns which make RX and PC
# density not to be low on a chip. Of course, The Filler cells are cells with no logical functionality.
# The reason why the Filler cells are used is that they fill gaps left in the layout where the area is unfilled.
# (Filler cells in the layout connect power and ground rails across an area containing no cells.)
# If you do DRC without Filler cells, you can easily expect to see spacing violation like "NWell minimum spacing not met."
# This is where the Filler cells are needed.
# In brief, the Filler cells is analogous to the standard cells, it has the VDD/VSS pins,
# but they only have the base layer like NWell, which does not have function.
set LVT_FILLER                  ""
set RVT_FILLER                  "FILL64MTR FILL32MTR FILL16MTR FILL8MTR FILL4MTR FILL2MTR FILL1MTR"
FILL64MTR FILL32MTR FILL16MTR FILL8MTR FILL4MTR FILL2MTR FILL1MTR
set HVT_FILLER                  ""
set LVTLIB                      ""
set RVTLIB                      "$LIB_DIR/MilkyWay/ICC/cmos10lprvt_m"
/Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
set HVTLIB                      ""
# Add I/O Filler
# Power Ring (internal to external, in order)
# VDDI: 1.2V I/O power ring
# VSSIP: 1.2V I/O ground ring
# VDDP: 1.8V/2.5V/3.3V I/O power ring
# VDDO: 1.8V/2.5V/3.3V I/O power ring
# VSSO: 1.8V/2.5V/3.3V I/O ground ring
# For Samsung Library, Voltage of Pre-Driver and Output-Driver is connected automatically(PAD_Ring)
# when PAD Filler is inserted, consider only VDD and VSS which are core voltage in this process.
# Insert Filler in order from big to small for the sake of reducing the number of fillers.
# Especially, iofillerv30 has two internal power ports which are connected to internal VDD and VSS rings.
# Due to this cell, EM and IR-drop of internal power ring can be mitigated.
set IO_FILLER                   "iofillerv30 iofillerv1 iofillerv_1 iofillerv_005"
iofillerv30 iofillerv1 iofillerv_1 iofillerv_005
set IO_FILLER_OVERLAP           ""
#******************************************************************************
#**                    Set well edge cell and tap cell                       **
#******************************************************************************
# Well Tap Cells,  (Fill tie cells)
# Library cell(Bulk CMOS) usually have well taps which are traditionally used so that NWell
# is connected to VDD and substrate is connected to GND.
# However, each and every CMOS device do not need to have these taps.
# Theoretically, the only one VDD tap per NWell(one row) and the only one GND tap per substrate
# is needed. Actually, the significant area reduction can be achieved by removing these well ties from the layout.
# Thus, most foundry companies chose to have "tap-less" libraries like samsung 65nm.
# However, as we all know, if the device does not have taps, the Latch-up can easily occur.
# Hence, the companies set the design rule or manual relating to a distance between tap cells
# for preventing the latchup.
# Following the design rule, ICC pre-place these Fill tie cells periodically in every row.
set WELL_EDGE_CELL              "FILLTIEMTR"       ;# FILLTIEMT(H/R/L)
FILLTIEMTR
set TAP_CELL                    "FILLTIEMTR"       ;# FILLTIEMT(H/R/L)
FILLTIEMTR
set TAP_DIST                    "118.8"
118.8
#******************************************************************************
#**                               Set TIE cell                               **
#******************************************************************************
# In aggressive scaling down technology, the gate oxide is so thin and sensitive that
# the transistor, which connect to power or ground rails directly, can be easily damaged
# due to voltage fluctuation in the power supply, such as ESD.
# ESD: the abbreviation of Electro Static Discharge. The ESD is sudden flow of static
# electricity between two electrical charge for a very short duration.
# EOS(Electric Over-Stress) is also one byprouct of ESD.
# ESD generates high peak voltage and current that may damage the IC.
# ESD usually occurs when two objects that have different potential contact directly.
# In terms of VLSI, it is usually occurs the I/O pads which are exposed to external world directly.
# Hence, I/O pads have ESD protection circuits consisted of diodes.
# By the way, to protect ESD, the Tie cells are needed. The Tie cells are didode connected NMOS or PMOS.
# Hence tie cells, which are diode connected nmos or pmos are used instead.
# Also, the outputs of these cells are driven through diffusion to provide isolation
# from the power and ground rails(not directly connect to the rails) for better ESD protection. The standard cell abstract
# methodology assumes that these cells are used to tie off any inputs to power and ground.
# If these cells are not used and the router is allowed to drop vias on the power rail,
# DRC errors or shorts may result.
# The TIEHI cell drives the output to a logic constant high. (usually used when input logic is 1)
# On the contrary, The TIELO cell drives the output to a logic constant low. (usually used when input logic is 0)
# Lastly, due to a configuration of the tie cells in samsung 65nm,
# the tie cells have lower leakage current compared to diodes, and rewiring the ECO cells is easy.
set TIEHI_CELL                  "TIEHIMTR"
TIEHIMTR
set TIELO_CELL                  "TIELOMTR"
TIELOMTR
#******************************************************************************
#**             Set CTS cells and rule for Clock Tree Synthesis              **
#******************************************************************************
# clock tree layers
set ICC_CTS_RULE_NAME           "shield_65nm_rule"
shield_65nm_rule
# cells used for CTS
set ICC_CTS_REF_LIST            "CLKINVX40MTR CLKINVX32MTR CLKINVX24MTR CLKINVX20MTR CLKINVX16MTR CLKINVX12MTR CLKINVX8MTR"
CLKINVX40MTR CLKINVX32MTR CLKINVX24MTR CLKINVX20MTR CLKINVX16MTR CLKINVX12MTR CLKINVX8MTR
# cells for CTS that are for sizing only
set ICC_CTS_REF_SIZING_ONLY     "CLKINVX40MTR CLKINVX32MTR CLKINVX24MTR CLKINVX20MTR                                  CLKINVX16MTR CLKINVX12MTR CLKINVX8MTR CLKINVX6MTR                                  CLKINVX4MTR CLKINVX3MTR CLKINVX2MTR CLKINVX1MTR                                  CLKBUFX40MTR CLKBUFX32MTR CLKBUFX24MTR CLKBUFX20MTR                                  CLKBUFX16MTR CLKBUFX12MTR CLKBUFX8MTR CLKBUFX6MTR                                  CLKBUFX4MTR CLKBUFX3MTR CLKBUFX2MTR CLKBUFX1MTR "
CLKINVX40MTR CLKINVX32MTR CLKINVX24MTR CLKINVX20MTR                                  CLKINVX16MTR CLKINVX12MTR CLKINVX8MTR CLKINVX6MTR                                  CLKINVX4MTR CLKINVX3MTR CLKINVX2MTR CLKINVX1MTR                                  CLKBUFX40MTR CLKBUFX32MTR CLKBUFX24MTR CLKBUFX20MTR                                  CLKBUFX16MTR CLKBUFX12MTR CLKBUFX8MTR CLKBUFX6MTR                                  CLKBUFX4MTR CLKBUFX3MTR CLKBUFX2MTR CLKBUFX1MTR 
#******************************************************************************
#**                    Default Timing Environment Setting                   **
#******************************************************************************
set timing_enable_multiple_clocks_per_reg true
true
set timing_enable_non_sequential_checks true
true
set case_analysis_with_logic_constants true
true
set disable_auto_time_borrow false
false
set legalize_support_phys_only_cell true
true
set_separate_process_options -placement false
1
set_separate_process_options -routing false
1
set_separate_process_options -extraction false
1
#******************************************************************************
#******************************************************************************
#**                               ETC                                        **
#******************************************************************************
set sh_enable_page_mode false
false
setenv TMPDIR [sh pwd]/TMP
/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/TMP
set back [sh date +%m%d_%H:%M:%S]
1119_20:48:51
#******************************************************************************
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/khu_sensor_pad_08_chip_finish' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish'. (MW-212)

------------------- Internal Reference Library Settings -----------------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK


------------------- Control File Reference Library Settings -----------
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/khu_sensor_pad_08_chip_finish' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish'. (MW-212)

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK
-------------------------------------------------------------------------

Successfully updated library ./mw_db/khu_sensor_pad_08_chip_finish ref-control-file
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/khu_sensor_pad_08_chip_finish' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish'. (MW-212)
Technology data dumped to ./mw_db/khu_sensor_pad_08_chip_finish.tf_replaced completely.
Start to load technology file /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/cmos10lp_4_20_01_3.tf.
Warning: Layer 'OVERLAP' with layer number '192' is overriding pre-defined system layer. (line 251) (TFCHK-114)
Warning: Layer 'OVERLAP' is missing the attribute 'minSpacing'. (line 258) (TFCHK-014)
Warning: Layer 'OVERLAP' is missing the attribute 'minWidth'. (line 258) (TFCHK-014)
Warning: Cut layer 'CA' has a non-cross primary default ContactCode 'CONT1'. (line 1987) (TFCHK-092)
Warning: ContactCode 'via4' has undefined or zero enclosures. (line 2247). (TFCHK-073)
Warning: ContactCode 'via5' has undefined or zero enclosures. (line 2269). (TFCHK-073)
Warning: ContactCode 'via6' has undefined or zero enclosures. (line 2290). (TFCHK-073)
Warning: ContactCode 'via7' has undefined or zero enclosures. (line 2311). (TFCHK-073)
Warning: ContactCode 'via5_fat' has undefined or zero enclosures. (line 2440). (TFCHK-073)
Warning: Layer 'M1' has a pitch 0.2 that does not match the recommended wire-to-via pitch 0.225. (TFCHK-049)
Warning: Layer 'M2' has a pitch 0.2 that does not match the recommended wire-to-via pitch 0.25. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.2 that does not match the recommended wire-to-via pitch 0.25. (TFCHK-049)
Warning: Layer 'M4' has a pitch 0.2 that does not match the recommended wire-to-via pitch 0.25. (TFCHK-049)
Warning: Layer 'B2' has a pitch 0.4 that does not match the recommended wire-to-via pitch 0.5. (TFCHK-049)
Warning: Layer 'EA' has a pitch 0.8 that does not match the recommended wire-to-via pitch 1.2. (TFCHK-049)
Warning: Layer 'OA' has a pitch 2.4 that does not match the recommended wire-to-via pitch 3.8. (TFCHK-049)
Warning: Layer 'LB' has a pitch 3.8 that does not match the recommended wire-to-via pitch 4.9. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.2 that does not match the doubled pitch 0.4 or tripled pitch 0.6. (TFCHK-050)
Warning: Layer 'M4' has a pitch 0.2 that does not match the doubled pitch 0.4 or tripled pitch 0.6. (TFCHK-050)
Warning: Layer 'B2' has a pitch 0.4 that does not match the doubled pitch 0.8 or tripled pitch 1.2. (TFCHK-050)
Warning: Layer 'LB' has a pitch 3.8 that does not match the doubled pitch 4.8 or tripled pitch 7.2. (TFCHK-050)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/cmos10lp_4_20_01_3.tf has been loaded successfully.

------------------- Internal Reference Library Settings -----------------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK


------------------- Control File Reference Library Settings -----------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK
-------------------------------------------------------------------------

Information: Removed design 01_before_shield.CEL. (MWUI-068)
Preparing data for query................... 
Information: Opened "khu_sensor_pad.CEL;1" from "/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish" library. (MWUI-068)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m. (PSYN-878)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO. (PSYN-878)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Current scenario is func1_bst.
Information: Loading local_link_library attribute {scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db, scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db, scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db, scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db, ss65lp3p3v_wst_108_300_p125.db, ss65lp3p3v_bst_132_360_n040.db}. (MWDC-290)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (295 designs)             khu_sensor_pad.CEL, etc
  scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db
  scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db
  scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db
  scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db
  ss65lp3p3v_wst_108_300_p125 (library)
                              /Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_wst_108_300_p125.db
  ss65lp3p3v_bst_132_360_n040 (library)
                              /Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_bst_132_360_n040.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Information: scenario: func1_wst
Information: scenario: func1_bst
Information: Removed scenario func1_wst from memory. (UID-1024)
Information: Removed scenario func1_bst from memory. (UID-1024)
Information: Removed scenario funccts_wst from memory. (UID-1024)
Warning: Discarding all scenario specific information previously defined in this session. (UID-1008)
Current scenario is: func1_wst
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
***********************************************************************
                                                                       
    Check consistency between the Milkyway library and the TLUPlus     
                                                                       
***********************************************************************

Sanity check for TLU+ vs MW-Tech files:
 mapping_file: /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP.4_20_01_3um.map
 number of unique tlu+ files in mcmm mode: 1
  /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Using operating conditions 'ss_1p08v_125c' found in library 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm'.
Using operating conditions 'ss_1p08v_125c' found in library 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm'.
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad14 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad11 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad10 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad3 (ss65lp3p3v_wst_108_300_p125:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad56 (ss65lp3p3v_wst_108_300_p125:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad45 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad43 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad36 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad34 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad27 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: A total of 13 operating conditions have been inferred.  (LIBSETUP-754)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Warning: Some objects from '_sel22420' were of the incorrect class. (SEL-010)

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0028 0.0028 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0021 0.0021 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0021 0.0021 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.002 0.002 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00041 0.00041 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00012 0.00012 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Res for layer OA : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer LB : 1.3e-05 1.3e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0013 0.0013 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Vertical Res : 0.0015 0.0015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

 
****************************************
Report : clocks
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Thu Nov 19 20:49:29 2020
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources   Scenario
--------------------------------------------------------------------------------
clk             5.400   {0 2.7}                       {i_CLK}   func1_wst
clk_half       10.800   {0 5.4}             G         {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                                                func1_wst
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
                                                                     Scenario
--------------------------------------------------------------------------------
clk_half      i_CLK          {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                            clk            divide_by(2)
                                                                     func1_wst
--------------------------------------------------------------------------------
Current scenario is: func1_bst
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
***********************************************************************
                                                                       
    Check consistency between the Milkyway library and the TLUPlus     
                                                                       
***********************************************************************

Sanity check for TLU+ vs MW-Tech files:
 mapping_file: /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP.4_20_01_3um.map
 number of unique tlu+ files in mcmm mode: 2
  /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup
  /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmin_4_20_01_00_3um_effective.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Using operating conditions 'ff_1p32v_m40c' found in library 'scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm'.
Using operating conditions 'ff_1p32v_m40c' found in library 'scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm'.
Warning: Some objects from '_sel22657' were of the incorrect class. (SEL-010)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad14 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad14 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad11 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad11 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad10 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad10 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad3 (ss65lp3p3v_wst_108_300_p125:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad3 (ss65lp3p3v_bst_132_360_n040:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad56 (ss65lp3p3v_wst_108_300_p125:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad56 (ss65lp3p3v_bst_132_360_n040:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad45 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad45 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad43 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad43 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad36 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad36 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad34 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad34 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad27 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad27 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: A total of 26 operating conditions have been inferred.  (LIBSETUP-754)

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is -40/-40(from scenario func1_bst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00044 0.00044 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00011 0.00011 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer OA : 6e-06 6e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Res for layer LB : 8.9e-06 8.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0018 0.0018 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Vertical Res : 0.0016 0.0016 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

 
****************************************
Report : clocks
Design : khu_sensor_pad
Scenario(s): func1_bst
Version: N-2017.09
Date   : Thu Nov 19 20:50:05 2020
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources   Scenario
--------------------------------------------------------------------------------
clk             5.400   {0 2.7}                       {i_CLK}   func1_bst
clk_half       10.800   {0 5.4}             G         {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                                                func1_bst
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
                                                                     Scenario
--------------------------------------------------------------------------------
clk_half      i_CLK          {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                            clk            divide_by(2)
                                                                     func1_bst
--------------------------------------------------------------------------------
Current scenario is: funccts_wst
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
***********************************************************************
                                                                       
    Check consistency between the Milkyway library and the TLUPlus     
                                                                       
***********************************************************************

Sanity check for TLU+ vs MW-Tech files:
 mapping_file: /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP.4_20_01_3um.map
 number of unique tlu+ files in mcmm mode: 2
  /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup
  /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmin_4_20_01_00_3um_effective.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Using operating conditions 'ss_1p08v_125c' found in library 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm'.
Using operating conditions 'ss_1p08v_125c' found in library 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm'.
Warning: Some objects from '_sel22894' were of the incorrect class. (SEL-010)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad14 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad14 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad14 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad11 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad11 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad11 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad10 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad10 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad10 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad3 (ss65lp3p3v_wst_108_300_p125:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad3 (ss65lp3p3v_bst_132_360_n040:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad3 (ss65lp3p3v_wst_108_300_p125:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad56 (ss65lp3p3v_wst_108_300_p125:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad56 (ss65lp3p3v_bst_132_360_n040:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad56 (ss65lp3p3v_wst_108_300_p125:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad45 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad43 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad36 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad34 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad27 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: A total of 39 operating conditions have been inferred.  (LIBSETUP-754)
Information: Start timing update for routes parasitic extraction. (RCEX-023)
Information: End timing update for routes parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0028 0.0028 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0021 0.0021 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0021 0.0021 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.002 0.002 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00041 0.00041 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00012 0.00012 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Res for layer OA : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer LB : 1.3e-05 1.3e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0013 0.0013 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Vertical Res : 0.0015 0.0015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: End rc update.
 
****************************************
Report : clocks
Design : khu_sensor_pad
Scenario(s): funccts_wst
Version: N-2017.09
Date   : Thu Nov 19 20:50:08 2020
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources   Scenario
--------------------------------------------------------------------------------
clk             5.400   {0 2.7}                       {i_CLK}   funccts_wst
clk_half       10.800   {0 5.4}             G         {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                                                funccts_wst
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
                                                                     Scenario
--------------------------------------------------------------------------------
clk_half      i_CLK          {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                            clk            divide_by(2)
                                                                     funccts_wst
--------------------------------------------------------------------------------
Information: Scenario funccts_wst is no longer active. (UID-1022)
Warning: Current scenario changed to 'func1_wst'. (UID-1009)
***********************************************************************
                                                                       
                      common_route_opt_env.tcl                         
                                                                       
***********************************************************************
Information: Existing back annotation will be deleted.   (UID-1006)
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
***********************************************************************
                                                                       
                   130nm_ocv_margin.pnr.tcl                            
                                                                       
***********************************************************************
Current scenario is: func1_wst
Current design is 'khu_sensor_pad'.
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Current design is 'khu_sensor_pad'.
Current scenario is: func1_bst
Current design is 'khu_sensor_pad'.
Current design is 'khu_sensor_pad'.
## 
## define_antenna_rule mw_lib -mode mode \
##   -diode_mode diode_mode [-metal_ratio metal_ratio]\
##   [-cut_ratio cut_ratio] [-metal_pratio metal_pratio]\
##   [-metal_nratio metal_nratio] [-cut_pratio cut_pratio]\
##   [-cut_nratio cut_nratio] [-protected_metal_scale metal_scale]\
##   [-cut_area_to_gate_diffusion_length_ratio cut_gate_diffusion_length_ratio] [-metal_area_to_pgate_diffusion_length_ratio metal_pgate_diffusion_length_ratio]\
##   [-metal_area_to_ngate_diffusion_length_ratio metal_ngate_diffusion_length_ratio] [-cut_area_to_pgate_diffusion_length_ratio cut_pgate_diffusion_length_ratio]\
##   [-cut_area_to_ngate_diffusion_length_ratio cut_ngate_diffusion_length_ratio] [-metal_area_to_gate_diffusion_length_ratio metal_gate_diffusion_length_ratio]\
##   [-protected_cut_scale cut_scale]\
##   [-name rule_name]
## mode
##  1, 4 : ignore all lower-layer segments
##  2, 5 : include lower-layer segments to the input pins
##  3, 6 : include all lower-layer segments
##  1, 2, 3 : polygon area
##  4, 5, 6 : sidewall area
## diode_mode (output pin)
##  0 : output pin cannot protect antenna.
##  1 : output pin can provide unlimited protection.
##  2 : limited diode protection; the diode ratio is defined
##     by define_antenna_layer_rule & dbDefineDiodeProtection (CLF)
##     If antenna has multiple diode pins, the max antenna ratio
##     is the one with the largest diode ratio.
##  3 : limited diode protection. If antenna has multiple diode pins, 
##     the max antenna ratio is sum of all diode ratios.
##  4 : limited diode protection. The max antenna ratio is calculated
##     from the total diode protection on the antenna, which is the
##     sum of the diode protection of all diodes.
##  5 : limited diode protection. The equivalent gate area is calculated
##      from the maximum diode-protection value of all diodes.
##  6 : limited diode protection. The equivalent gate area is calculated
##      from the sum of the diode protection of all diodes.
##  7 : limited diode protection. The equivalent metal area is calculated
##      from the maximum diode-protection value of all diodes.
##  8 : limited diode protection. The equivalent metal area is calculated
##      from the sum of the diode protection of all diodes.
## 
## define_antenna_layer_rule mw_lib -mode mode \
##   -layer layer_name -ratio ratio \
##   -diode_ratio {v0 v1 v2 v3 [v4]}\
##   -name rule_name
## ratio
##  max. antenna ratio with no diode protection
##      MIN((dp > v0) ? ((dp + v1 ) * v2 + v3), v4) : ratio 
##  max. antenna ratio with (diode protection == dp)
 
 

set lib [current_mw_lib]
remove_antenna_rules $lib
define_antenna_rule $lib -mode 1 -diode_mode 6 -metal_ratio 270 -cut_ratio 9
define_antenna_layer_rule $lib -mode 1 -layer "M1" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "V1" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "M2" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "V2" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "M3" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "V3" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "M4" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "W0" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "B1" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "W1" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "B2" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "YT" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "EA" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "JT" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "OA" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "VV" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "LB" -ratio 270 -diode_ratio {0 0 2 0}

Found antenna rule mode 1, diode mode 6:
        metal ratio 270, cut ratio 9,metal gate diffusion length based ratio 0 cut gate length based ratio 0    metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer V1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer V1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer M2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer V2: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer V2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer M3: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer V3: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer V3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer M4: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer W0: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer W0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer B1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer B1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer W1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer W1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer B2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer B2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer YT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer YT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer EA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer EA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer JT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer JT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer OA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer OA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer VV: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer VV: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer LB: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer LB: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)


Start checking for open nets ... 

net(i_CLK) has floating ports (dbId = 1036043 numNodes = 4 numEdges = 1 numCmps = 3)
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen

Check 33684 nets, 1 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  109  Alloctr  111  Proc 2699 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :        reserve_space       
-connect_within_pins_by_layer_name                      :        {{M1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :        reshield            
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        true                
-default_gate_size                                      :        0.020000            
-diode_libcell_names                                    :        {{ANTENNAMTR} }     
-insert_diodes_during_routing                           :        true                
-repair_shorts_over_macros_effort_level                 :        low                 
-timing_driven                                          :        true                
-use_default_width_for_min_area_min_len_stub            :        true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 25/484 Partitions, Violations = 0
Checked 26/484 Partitions, Violations = 0
Checked 38/484 Partitions, Violations = 6
Checked 57/484 Partitions, Violations = 9
Checked 76/484 Partitions, Violations = 12
Checked 95/484 Partitions, Violations = 12
Checked 114/484 Partitions, Violations =        12
Checked 134/484 Partitions, Violations =        12
Checked 152/484 Partitions, Violations =        12
Checked 171/484 Partitions, Violations =        15
Checked 190/484 Partitions, Violations =        17
Checked 209/484 Partitions, Violations =        18
Checked 228/484 Partitions, Violations =        18
Checked 247/484 Partitions, Violations =        19
Checked 267/484 Partitions, Violations =        19
Checked 289/484 Partitions, Violations =        19
Checked 304/484 Partitions, Violations =        19
Checked 323/484 Partitions, Violations =        19
Checked 342/484 Partitions, Violations =        19
Checked 361/484 Partitions, Violations =        22
Checked 380/484 Partitions, Violations =        22
Checked 399/484 Partitions, Violations =        22
Checked 421/484 Partitions, Violations =        22
Checked 437/484 Partitions, Violations =        22
Checked 456/484 Partitions, Violations =        25
[DRC CHECK] Elapsed real time: 0:00:15 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  146  Alloctr  148  Proc 2699 
Start net based rule analysis
Antenna DRC for frozen net UART_TXD; Net top lay LB
        ICell pad34; master port PAD
                Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_MOSI; Net top lay LB
        ICell pad25; master port PAD
                Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_SCLK; Net top lay LB
        ICell pad17; master port PAD
                Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_CSN; Net top lay LB
        ICell pad14; master port PAD
                Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_START; Net top lay LB
        ICell pad11; master port PAD
                Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_RESET; Net top lay LB
        ICell pad10; master port PAD
                Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Found 6 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  147  Alloctr  148  Proc 2699 

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      26
        Less than minimum edge length : 8
        Less than minimum width : 5
        Short : 13


Total Wire Length =                    1233834 micron
Total Number of Contacts =             275790
Total Number of Wires =                226515
Total Number of PtConns =              3809
Total Number of Routed Wires =       226515
Total Routed Wire Length =           1233205 micron
Total Number of Routed Contacts =       275790
        Layer                M1 :      21041 micron
        Layer                M2 :     328107 micron
        Layer                M3 :     506337 micron
        Layer                M4 :     189822 micron
        Layer                B1 :     124084 micron
        Layer                B2 :      54864 micron
        Layer                EA :       9579 micron
        Layer                OA :          0 micron
        Layer                LB :          0 micron
        Via                via6 :        403
        Via            via6_1x2 :        220
        Via            via6_2x1 :         17
        Via                via5 :       2269
        Via            via5_2x1 :       2525
        Via            via5_1x2 :         18
        Via                via4 :        228
        Via            via4_2x1 :        547
        Via            via4_1x2 :       6173
        Via                via3 :        417
        Via            via3_2x1 :      26628
        Via       via3(rot)_2x1 :          2
        Via            via3_1x2 :       2205
        Via      via3v(rot)_2x1 :       1664
        Via           via3v_1x2 :          3
        Via      via3v(rot)_1x2 :          1
        Via                via2 :       1630
        Via               via2v :          1
        Via               via2h :          5
        Via        via2_fat_2x2 :          1
        Via   via2_fat(rot)_4x1 :          1
        Via            via2_1x2 :      91701
        Via       via2(rot)_2x1 :          7
        Via       via2(rot)_1x2 :          5
        Via            via2_2x1 :      19621
        Via           via2v_1x2 :        569
        Via      via2v(rot)_2x1 :        171
        Via      via2v(rot)_1x2 :         55
        Via           via2v_2x1 :          3
        Via                via1 :      18892
        Via           via1(rot) :       3430
        Via               via1v :      11239
        Via               via1h :       1980
        Via          via1h(rot) :      24030
        Via        via1_fat_1x4 :          1
        Via            via1_2x1 :       8677
        Via       via1(rot)_1x2 :       2624
        Via       via1(rot)_2x1 :         52
        Via            via1_1x2 :       7248
        Via           via1v_1x2 :      36004
        Via      via1v(rot)_2x1 :       1856
        Via      via1v(rot)_1x2 :       2431
        Via           via1v_2x1 :        236

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 76.60% (211266 / 275790 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59571   vias)
    Layer V2         = 98.56% (112134 / 113770  vias)
        Weight 1     = 98.56% (112134  vias)
        Un-optimized =  1.44% (1636    vias)
    Layer V3         = 98.65% (30503  / 30920   vias)
        Weight 1     = 98.65% (30503   vias)
        Un-optimized =  1.35% (417     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
  Total double via conversion rate    = 76.60% (211266 / 275790 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
    Layer V2         = 98.56% (112134 / 113770  vias)
    Layer V3         = 98.65% (30503  / 30920   vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
    Layer YT         = 37.03% (237    / 640     vias)
 
  The optimized via conversion rate based on total routed via count = 76.60% (211266 / 275790 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59571   vias)
    Layer V2         = 98.56% (112134 / 113770  vias)
        Weight 1     = 98.56% (112134  vias)
        Un-optimized =  1.44% (1636    vias)
    Layer V3         = 98.65% (30503  / 30920   vias)
        Weight 1     = 98.65% (30503   vias)
        Un-optimized =  1.35% (417     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 


Verify Summary:

Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 26
Total number of antenna violations = 6
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : khu_sensor_pad
Scenario(s): func1_bst
Version: N-2017.09
Date   : Thu Nov 19 20:50:39 2020
****************************************

Information: Some cells in the scenario are using inferred operating conditions.

 * Some/all delay information is back-annotated.
        Scenario            : func1_bst
        Parasitic source    : LPE
        Parasitic mode      : RealRC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/-40

Information: Percent of Arnoldi-based delays = 95.98% on scenario func1_bst

  Startpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_bst
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_2_/CK (DFFRQX4MTR)
                                                          0.00       0.75 r    1.32
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_2_/Q (DFFRQX4MTR)
                                                          0.16 @     0.91 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/A[2] (ads1292_controller_DW01_inc_0)
                                                          0.00       0.91 r    
  khu_sensor_top/ads1292_controller/add_x_8/U30/CO (ADDHX4MTR)
                                                          0.05 @     0.96 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U29/CO (ADDHX1MTR)
                                                          0.05 @     1.01 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U28/CO (ADDHX4MTR)
                                                          0.05 @     1.06 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U27/CO (ADDHX4MTR)
                                                          0.04 @     1.11 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U26/CO (ADDHX4MTR)
                                                          0.04 @     1.15 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U25/CO (ADDHX4MTR)
                                                          0.04 @     1.19 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U24/CO (ADDHX4MTR)
                                                          0.04 @     1.24 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U23/CO (ADDHX4MTR)
                                                          0.05 @     1.28 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U22/CO (ADDHX4MTR)
                                                          0.05 @     1.33 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U21/CO (ADDHX4MTR)
                                                          0.04 @     1.38 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U20/CO (ADDHX1MTR)
                                                          0.05 @     1.42 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U19/CO (ADDHX1MTR)
                                                          0.06 @     1.48 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U18/CO (ADDHX1MTR)
                                                          0.05 @     1.53 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U17/CO (ADDHX1MTR)
                                                          0.05 @     1.58 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U16/CO (ADDHX1MTR)
                                                          0.05 @     1.63 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U15/CO (ADDHX1MTR)
                                                          0.05 @     1.68 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U14/CO (ADDHX1MTR)
                                                          0.05 @     1.73 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U13/CO (ADDHX1MTR)
                                                          0.05 @     1.78 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U12/CO (ADDHX1MTR)
                                                          0.05 @     1.82 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U11/CO (ADDHX1MTR)
                                                          0.06 @     1.88 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U10/CO (ADDHX4MTR)
                                                          0.05 @     1.93 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U9/CO (ADDHX1MTR)
                                                          0.05 @     1.98 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U8/CO (ADDHX1MTR)
                                                          0.05 @     2.03 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U7/CO (ADDHX1MTR)
                                                          0.05 @     2.08 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U6/CO (ADDHX1MTR)
                                                          0.05 @     2.13 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U5/CO (ADDHX1MTR)
                                                          0.06 @     2.19 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U4/CO (ADDHX1MTR)
                                                          0.05 @     2.24 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U3/CO (ADDHX1MTR)
                                                          0.05 @     2.29 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U2/CO (ADDHX1MTR)
                                                          0.06 @     2.35 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U35/Y (XOR2X8MTR)
                                                          0.04 @     2.39 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/SUM[31] (ads1292_controller_DW01_inc_0)
                                                          0.00       2.39 r    
  khu_sensor_top/ads1292_controller/U217/Y (AOI32X4MTR)
                                                          0.05 @     2.44 f    1.32
  khu_sensor_top/ads1292_controller/icc_cpts8/Y (NAND4BBX4MTR)
                                                          0.05 @     2.49 r    1.32
  khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/EN (SNPS_CLOCK_GATE_HIGH_ads1292_controller_0)
                                                          0.00       2.49 r    
  khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/latch/E (TLATNTSCAX2MTR)
                                                          0.00 @     2.49 r    1.32
  data arrival time                                                  2.49      

  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (ideal)                             0.75       6.15      
  clock reconvergence pessimism                           0.00       6.15      
  clock uncertainty                                      -0.22       5.93      
  khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/latch/CK (TLATNTSCAX2MTR)
                                                          0.00       5.93 r    
  clock gating setup time                                -0.16       5.77      
  data required time                                                 5.77      
  ------------------------------------------------------------------------------------
  data required time                                                 5.77      
  data arrival time                                                 -2.49      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        3.28      


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_drdy_edge_counter_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_bst
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  input external delay                                    0.35       1.10 f    
  ADS1292_DRDY (in)                                       0.00       1.10 f    
  pad27/PAD (pvhbcudtbrt)                                 0.26 *     1.36 f    3.60 ~
  pad27/Y (pvhbcudtbrt)                                   0.23 @     1.59 f    1.32 ~
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       1.59 f    
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       1.59 f    
  khu_sensor_top/ads1292_controller/U40/Y (NAND2BX1MTR)
                                                          0.07 @     1.66 f    1.32
  khu_sensor_top/ads1292_controller/U38/Y (AOI32X1MTR)
                                                          0.10 @     1.75 r    1.32
  khu_sensor_top/ads1292_controller/U37/Y (INVX1MTR)      0.03 @     1.78 f    1.32
  khu_sensor_top/ads1292_controller/U35/Y (OAI32X1MTR)
                                                          0.09 @     1.87 r    1.32
  khu_sensor_top/ads1292_controller/r_drdy_edge_counter_reg_0_/D (DFFRQX1MTR)
                                                          0.00 @     1.87 r    1.32
  data arrival time                                                  1.87      

  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (ideal)                             0.75       6.15      
  clock reconvergence pessimism                           0.00       6.15      
  clock uncertainty                                      -0.22       5.93      
  khu_sensor_top/ads1292_controller/r_drdy_edge_counter_reg_0_/CK (DFFRQX1MTR)
                                                          0.00       5.93 r    
  library setup time                                     -0.09       5.85      
  data required time                                                 5.85      
  ------------------------------------------------------------------------------------
  data required time                                                 5.85      
  data arrival time                                                 -1.87      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        3.98      


  Startpoint: khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: UART_TXD (output port clocked by clk)
  Scenario: func1_bst
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial_reg/CK (DFFQX1MTR)
                                                          0.00       0.75 r    1.32
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial_reg/Q (DFFQX1MTR)
                                                          0.33 @     1.08 f    1.32
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial (uart_tx)
                                                          0.00       1.08 f    
  khu_sensor_top/uart_controller/o_UART_TXD (uart_controller)
                                                          0.00       1.08 f    
  khu_sensor_top/UART_TXD (khu_sensor_top)                0.00       1.08 f    
  pad34/PAD (pvhbcudtbrt)                                 1.06 @     2.14 f    3.60 ~
  UART_TXD (out)                                          0.00 *     2.14 f    
  data arrival time                                                  2.14      

  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (ideal)                             0.75       6.15      
  clock reconvergence pessimism                           0.00       6.15      
  clock uncertainty                                      -0.22       5.93      
  output external delay                                  -0.50       5.43      
  data required time                                                 5.43      
  ------------------------------------------------------------------------------------
  data required time                                                 5.43      
  data arrival time                                                 -2.14      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        3.29      


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_bst
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_2_/CK (DFFTRX2MTR)
                                                          0.00       0.75 r    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_2_/Q (DFFTRX2MTR)
                                                          0.17 @     0.92 r    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/B[2] (float_adder_0_DW_cmp_6)
                                                          0.00       0.92 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/icc_cpts1/Y (INVX6MTR)
                                                          0.02 @     0.94 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U99/Y (NOR2X4MTR)
                                                          0.03 @     0.97 r    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U95/Y (NOR2X4MTR)
                                                          0.02 @     0.99 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U94/Y (AOI21X8MTR)
                                                          0.04 @     1.02 r    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U79/Y (OAI21X8MTR)
                                                          0.03 @     1.05 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U48/Y (AOI21X8MTR)
                                                          0.04 @     1.09 r    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U1/Y (OAI21X8MTR)
                                                          0.02 @     1.11 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/GE_LT_GT_LE (float_adder_0_DW_cmp_6)
                                                          0.00       1.11 f    
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_cpts123/Y (INVX8MTR)
                                                          0.02 @     1.13 r    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_cpts120/Y (CLKNAND2X16MTR)
                                                          0.02 @     1.15 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_cpts119/Y (INVX24MTR)
                                                          0.02 @     1.18 r    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_place43/Y (INVX24MTR)
                                                          0.02 @     1.19 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_cpts124/Y (AO22X8MTR)
                                                          0.07 @     1.27 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_cpts125/Y (INVX12MTR)
                                                          0.02 @     1.28 r    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/I2[1] (float_adder_0_DP_OP_46_224_9810_0)
                                                          0.00       1.28 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U58/Y (XOR2X8MTR)
                                                          0.03 @     1.31 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U83/CO (ADDFHX4MTR)
                                                          0.10 @     1.41 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U65/CO (ADDFHX8MTR)
                                                          0.06 @     1.47 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U64/CO (ADDFHX8MTR)
                                                          0.06 @     1.53 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U66/CO (ADDFHX8MTR)
                                                          0.06 @     1.59 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U59/CO (ADDFHX8MTR)
                                                          0.06 @     1.64 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U70/CO (ADDFHX8MTR)
                                                          0.07 @     1.71 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U77/CO (ADDFHX8MTR)
                                                          0.06 @     1.77 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U76/CO (ADDFHX8MTR)
                                                          0.06 @     1.83 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U81/CO (ADDFHX8MTR)
                                                          0.06 @     1.89 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U80/CO (ADDFHX8MTR)
                                                          0.06 @     1.95 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U82/CO (ADDFHX8MTR)
                                                          0.06 @     2.01 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U71/CO (ADDFHX8MTR)
                                                          0.06 @     2.06 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U61/CO (ADDFHX8MTR)
                                                          0.06 @     2.12 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U62/CO (ADDFHX8MTR)
                                                          0.06 @     2.18 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U13/CO (ADDFHX8MTR)
                                                          0.06 @     2.24 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U60/CO (ADDFHX8MTR)
                                                          0.06 @     2.30 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U75/CO (ADDFHX8MTR)
                                                          0.06 @     2.36 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U74/CO (ADDFHX8MTR)
                                                          0.06 @     2.41 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U79/CO (ADDFHX8MTR)
                                                          0.06 @     2.47 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U78/CO (ADDFHX8MTR)
                                                          0.06 @     2.53 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U63/CO (ADDFHX8MTR)
                                                          0.06 @     2.59 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U68/CO (ADDFHX8MTR)
                                                          0.06 @     2.64 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U67/CO (ADDFHX8MTR)
                                                          0.07 @     2.71 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U73/CO (ADDFHX8MTR)
                                                          0.07 @     2.78 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U72/CO (ADDFHX8MTR)
                                                          0.06 @     2.83 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U86/S (ADDFHX4MTR)
                                                          0.05 @     2.89 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/O1[26] (float_adder_0_DP_OP_46_224_9810_0)
                                                          0.00       2.89 f    
  khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_26_/D (DFFHQX2MTR)
                                                          0.00 @     2.89 f    1.32
  data arrival time                                                  2.89      

  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (ideal)                             0.75       6.15      
  clock reconvergence pessimism                           0.00       6.15      
  clock uncertainty                                      -0.22       5.93      
  khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_26_/CK (DFFHQX2MTR)
                                                          0.00       5.93 r    
  library setup time                                     -0.07       5.87      
  data required time                                                 5.87      
  ------------------------------------------------------------------------------------
  data required time                                                 5.87      
  data arrival time                                                 -2.89      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        2.98      


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_bst
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (ideal)                             0.75       6.15      
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (DFFRQX1MTR)
                                                          0.00       6.15 r    1.32
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (DFFRQX1MTR)
                                                          0.24 @     6.39 f    1.32
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00       6.39 f    
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00       6.39 f    
  khu_sensor_top/sensor_core/U577/Y (AOI22X1MTR)          0.11 @     6.51 r    1.32
  khu_sensor_top/sensor_core/U551/Y (AOI32X1MTR)          0.08 @     6.58 f    1.32
  khu_sensor_top/sensor_core/U550/Y (NOR4X1MTR)           0.12 @     6.70 r    1.32
  khu_sensor_top/sensor_core/U540/Y (OAI211X1MTR)         0.08 @     6.79 f    1.32
  khu_sensor_top/sensor_core/U43/Y (AO2B2X1MTR)           0.16 @     6.94 f    1.32
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_2_/D (DFFRQX1MTR)
                                                          0.00 @     6.94 f    1.32
  data arrival time                                                  6.94      

  clock clk_half (rise edge)                             10.80      10.80      
  clock network delay (ideal)                             0.75      11.55      
  clock reconvergence pessimism                           0.00      11.55      
  clock uncertainty                                      -0.43      11.12      
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_2_/CK (DFFRQX1MTR)
                                                          0.00      11.12 r    
  library setup time                                     -0.02      11.10      
  data required time                                                11.10      
  ------------------------------------------------------------------------------------
  data required time                                                11.10      
  data arrival time                                                 -6.94      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        4.15      


GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Found antenna rule mode 1, diode mode 6:
        metal ratio 270, cut ratio 9,metal gate diffusion length based ratio 0 cut gate length based ratio 0    metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer V1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer V1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer M2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer V2: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer V2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer M3: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer V3: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer V3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer M4: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer W0: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer W0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer B1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer B1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer W1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer W1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer B2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer B2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer YT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer YT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer EA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer EA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer JT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer JT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer OA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer OA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer VV: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer VV: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer LB: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer LB: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :        reserve_space       
-connect_within_pins_by_layer_name                      :        {{M1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :        reshield            
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        true                
-default_gate_size                                      :        0.020000            
-diode_libcell_names                                    :        {{ANTENNAMTR} }     
-insert_diodes_during_routing                           :        true                
-repair_shorts_over_macros_effort_level                 :        low                 
-timing_driven                                          :        true                
-use_default_width_for_min_area_min_len_stub            :        true                

[Dr init] Elapsed real time: 0:00:04 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Dr init] Stage (MB): Used  126  Alloctr  125  Proc    0 
[Dr init] Total (MB): Used  146  Alloctr  147  Proc 2677 
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
Warning: MV-aware diode insertion is not enabled because vdd or vss type diodes are not defined. (MV-546a)
[INIT LEGALITY CHECKER] Elapsed real time: 0:00:00 
[INIT LEGALITY CHECKER] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[INIT LEGALITY CHECKER] Stage (MB): Used    0  Alloctr    0  Proc    0 
[INIT LEGALITY CHECKER] Total (MB): Used  147  Alloctr  148  Proc 2677 
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 50

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 50: non-uniform partition
Routed  1/19 Partitions, Violations =   26
Routed  2/19 Partitions, Violations =   26
Routed  3/19 Partitions, Violations =   26
Routed  4/19 Partitions, Violations =   26
Routed  5/19 Partitions, Violations =   26
Routed  6/19 Partitions, Violations =   26
Routed  7/19 Partitions, Violations =   26
Routed  8/19 Partitions, Violations =   26
Routed  9/19 Partitions, Violations =   25
Routed  10/19 Partitions, Violations =  25
Routed  11/19 Partitions, Violations =  24
Routed  12/19 Partitions, Violations =  24
Routed  13/19 Partitions, Violations =  23
Routed  14/19 Partitions, Violations =  24
Routed  15/19 Partitions, Violations =  26
Routed  16/19 Partitions, Violations =  28
Routed  17/19 Partitions, Violations =  28
Routed  18/19 Partitions, Violations =  30
Routed  19/19 Partitions, Violations =  32

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      32
        @@@@ Total number of instance ports with antenna violations =   6

        Less than minimum edge length : 11
        Less than minimum width : 8
        Short : 13

[Iter 50] Elapsed real time: 0:00:06 
[Iter 50] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 50] Stage (MB): Used  134  Alloctr  132  Proc    0 
[Iter 50] Total (MB): Used  153  Alloctr  155  Proc 2677 

End DR iteration 50 with 19 parts

Start DR iteration 51: non-uniform partition
Routed  1/19 Partitions, Violations =   31
Routed  2/19 Partitions, Violations =   31
Routed  3/19 Partitions, Violations =   31
Routed  4/19 Partitions, Violations =   30
Routed  5/19 Partitions, Violations =   28
Routed  6/19 Partitions, Violations =   26
Routed  7/19 Partitions, Violations =   26
Routed  8/19 Partitions, Violations =   26
Routed  9/19 Partitions, Violations =   27
Routed  10/19 Partitions, Violations =  27
Routed  11/19 Partitions, Violations =  28
Routed  12/19 Partitions, Violations =  30
Routed  13/19 Partitions, Violations =  32
Routed  14/19 Partitions, Violations =  32
Routed  15/19 Partitions, Violations =  32
Routed  16/19 Partitions, Violations =  32
Routed  17/19 Partitions, Violations =  32
Routed  18/19 Partitions, Violations =  32
Routed  19/19 Partitions, Violations =  32

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      32
        @@@@ Total number of instance ports with antenna violations =   6

        Less than minimum edge length : 11
        Less than minimum width : 8
        Short : 13

[Iter 51] Elapsed real time: 0:00:07 
[Iter 51] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 51] Stage (MB): Used  134  Alloctr  132  Proc    0 
[Iter 51] Total (MB): Used  154  Alloctr  155  Proc 2677 

End DR iteration 51 with 19 parts

Start DR iteration 52: non-uniform partition
Routed  1/19 Partitions, Violations =   32
Routed  2/19 Partitions, Violations =   32
Routed  3/19 Partitions, Violations =   32
Routed  4/19 Partitions, Violations =   32
Routed  5/19 Partitions, Violations =   31
Routed  6/19 Partitions, Violations =   29
Routed  7/19 Partitions, Violations =   28
Routed  8/19 Partitions, Violations =   28
Routed  9/19 Partitions, Violations =   29
Routed  10/19 Partitions, Violations =  29
Routed  11/19 Partitions, Violations =  30
Routed  12/19 Partitions, Violations =  32
Routed  13/19 Partitions, Violations =  34
Routed  14/19 Partitions, Violations =  34
Routed  15/19 Partitions, Violations =  34
Routed  16/19 Partitions, Violations =  34
Routed  17/19 Partitions, Violations =  34
Routed  18/19 Partitions, Violations =  34
Routed  19/19 Partitions, Violations =  34

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      34
        @@@@ Total number of instance ports with antenna violations =   6

        Less than minimum edge length : 12
        Less than minimum width : 9
        Short : 13

[Iter 52] Elapsed real time: 0:00:08 
[Iter 52] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:08
[Iter 52] Stage (MB): Used  134  Alloctr  132  Proc    0 
[Iter 52] Total (MB): Used  154  Alloctr  155  Proc 2677 

End DR iteration 52 with 19 parts

Start DR iteration 53: non-uniform partition
Routed  1/19 Partitions, Violations =   34
Routed  2/19 Partitions, Violations =   34
Routed  3/19 Partitions, Violations =   32
Routed  4/19 Partitions, Violations =   32
Routed  5/19 Partitions, Violations =   32
Routed  6/19 Partitions, Violations =   32
Routed  7/19 Partitions, Violations =   32
Routed  8/19 Partitions, Violations =   32
Routed  9/19 Partitions, Violations =   32
Routed  10/19 Partitions, Violations =  32
Routed  11/19 Partitions, Violations =  31
Routed  12/19 Partitions, Violations =  32
Routed  13/19 Partitions, Violations =  34
Routed  14/19 Partitions, Violations =  34
Routed  15/19 Partitions, Violations =  34
Routed  16/19 Partitions, Violations =  34
Routed  17/19 Partitions, Violations =  34
Routed  18/19 Partitions, Violations =  34
Routed  19/19 Partitions, Violations =  34

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      34
        @@@@ Total number of instance ports with antenna violations =   6

        Less than minimum edge length : 11
        Less than minimum width : 10
        Short : 13

[Iter 53] Elapsed real time: 0:00:09 
[Iter 53] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:09
[Iter 53] Stage (MB): Used  134  Alloctr  132  Proc    0 
[Iter 53] Total (MB): Used  154  Alloctr  155  Proc 2677 

End DR iteration 53 with 19 parts

Start DR iteration 54: non-uniform partition
Routed  1/19 Partitions, Violations =   33
Routed  2/19 Partitions, Violations =   33
Routed  3/19 Partitions, Violations =   33
Routed  4/19 Partitions, Violations =   31
Routed  5/19 Partitions, Violations =   30
Routed  6/19 Partitions, Violations =   29
Routed  7/19 Partitions, Violations =   27
Routed  8/19 Partitions, Violations =   27
Routed  9/19 Partitions, Violations =   27
Routed  10/19 Partitions, Violations =  27
Routed  11/19 Partitions, Violations =  26
Routed  12/19 Partitions, Violations =  28
Routed  13/19 Partitions, Violations =  29
Routed  14/19 Partitions, Violations =  29
Routed  15/19 Partitions, Violations =  29
Routed  16/19 Partitions, Violations =  29
Routed  17/19 Partitions, Violations =  29
Routed  18/19 Partitions, Violations =  29
Routed  19/19 Partitions, Violations =  29

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      29
        @@@@ Total number of instance ports with antenna violations =   6

        Less than minimum edge length : 10
        Less than minimum width : 6
        Short : 13

[Iter 54] Elapsed real time: 0:00:10 
[Iter 54] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[Iter 54] Stage (MB): Used  134  Alloctr  132  Proc    0 
[Iter 54] Total (MB): Used  154  Alloctr  155  Proc 2677 

End DR iteration 54 with 19 parts

        @@@@ Total nets not meeting constraints =       6

Stop DR since not converging

[DR] Elapsed real time: 0:00:10 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[DR] Stage (MB): Used  118  Alloctr  116  Proc    0 
[DR] Total (MB): Used  137  Alloctr  138  Proc 2677 
[DR: Done] Elapsed real time: 0:00:10 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[DR: Done] Stage (MB): Used  118  Alloctr  116  Proc    0 
[DR: Done] Total (MB): Used  137  Alloctr  138  Proc 2677 

DR finished with 1 open nets, of which 0 are frozen

DR finished with 29 violations and 6 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      29
        Less than minimum edge length : 10
        Less than minimum width : 6
        Short : 13



Total Wire Length =                    1233834 micron
Total Number of Contacts =             275790
Total Number of Wires =                225953
Total Number of PtConns =              3808
Total Number of Routed Wires =       225953
Total Routed Wire Length =           1233204 micron
Total Number of Routed Contacts =       275790
        Layer                M1 :      21041 micron
        Layer                M2 :     328106 micron
        Layer                M3 :     506338 micron
        Layer                M4 :     189822 micron
        Layer                B1 :     124084 micron
        Layer                B2 :      54864 micron
        Layer                EA :       9579 micron
        Layer                OA :          0 micron
        Layer                LB :          0 micron
        Via                via6 :        403
        Via            via6_1x2 :        220
        Via            via6_2x1 :         17
        Via                via5 :       2269
        Via            via5_2x1 :       2525
        Via            via5_1x2 :         18
        Via                via4 :        228
        Via            via4_2x1 :        547
        Via            via4_1x2 :       6173
        Via                via3 :        417
        Via            via3_2x1 :      26628
        Via       via3(rot)_2x1 :          2
        Via            via3_1x2 :       2205
        Via      via3v(rot)_2x1 :       1664
        Via           via3v_1x2 :          3
        Via      via3v(rot)_1x2 :          1
        Via                via2 :       1629
        Via               via2v :          1
        Via               via2h :          6
        Via        via2_fat_2x2 :          1
        Via   via2_fat(rot)_4x1 :          1
        Via            via2_1x2 :      91701
        Via       via2(rot)_2x1 :          7
        Via       via2(rot)_1x2 :          5
        Via            via2_2x1 :      19621
        Via           via2v_1x2 :        569
        Via      via2v(rot)_2x1 :        171
        Via      via2v(rot)_1x2 :         55
        Via           via2v_2x1 :          3
        Via                via1 :      18892
        Via           via1(rot) :       3430
        Via               via1v :      11239
        Via               via1h :       1980
        Via          via1h(rot) :      24030
        Via        via1_fat_1x4 :          1
        Via            via1_2x1 :       8677
        Via       via1(rot)_1x2 :       2624
        Via       via1(rot)_2x1 :         52
        Via            via1_1x2 :       7248
        Via           via1v_1x2 :      36004
        Via      via1v(rot)_2x1 :       1856
        Via      via1v(rot)_1x2 :       2431
        Via           via1v_2x1 :        236

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 76.60% (211266 / 275790 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59571   vias)
    Layer V2         = 98.56% (112134 / 113770  vias)
        Weight 1     = 98.56% (112134  vias)
        Un-optimized =  1.44% (1636    vias)
    Layer V3         = 98.65% (30503  / 30920   vias)
        Weight 1     = 98.65% (30503   vias)
        Un-optimized =  1.35% (417     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
  Total double via conversion rate    = 76.60% (211266 / 275790 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
    Layer V2         = 98.56% (112134 / 113770  vias)
    Layer V3         = 98.65% (30503  / 30920   vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
    Layer YT         = 37.03% (237    / 640     vias)
 
  The optimized via conversion rate based on total routed via count = 76.60% (211266 / 275790 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59571   vias)
    Layer V2         = 98.56% (112134 / 113770  vias)
        Weight 1     = 98.56% (112134  vias)
        Un-optimized =  1.44% (1636    vias)
    Layer V3         = 98.65% (30503  / 30920   vias)
        Weight 1     = 98.65% (30503   vias)
        Un-optimized =  1.35% (417     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 

Total number of nets = 33684
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 29
Total number of antenna violations = 6
Total number of voltage-area violations = no voltage-areas defined
SPCL ECO: Found 13 DRCs across 8 nets that will be rerouted.
Num of special eco nets = 8
[SPCL ECO: Init] Elapsed real time: 0:00:00 
[SPCL ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SPCL ECO: Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: Init] Total (MB): Used  137  Alloctr  139  Proc 2677 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  141  Alloctr  143  Proc 2677 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :        reserve_space       
-connect_within_pins_by_layer_name                      :        {{M1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :        reshield            
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Tech Data] Total (MB): Used  195  Alloctr  197  Proc 2677 
Net statistics:
Total number of nets     = 33684
Number of nets to route  = 8
Number of single or zero port nets = 7
Number of nets with min-layer-mode soft = 447
Number of nets with min-layer-mode soft-cost-medium = 447
Number of nets with max-layer-mode soft = 38
Number of nets with max-layer-mode soft-cost-medium = 38
Number of nets with max-layer-mode hard = 409
4 nets are partially connected,
 of which 4 are detail routed and 0 are global routed.
33668 nets are fully connected,
 of which 33668 are detail routed and 0 are global routed.
231 nets have non-default rule shield_65nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build All Nets] Total (MB): Used  207  Alloctr  209  Proc 2677 
Average gCell capacity  3.60     on layer (1)    M1
Average gCell capacity  5.20     on layer (2)    M2
Average gCell capacity  5.35     on layer (3)    M3
Average gCell capacity  5.30     on layer (4)    M4
Average gCell capacity  2.92     on layer (5)    B1
Average gCell capacity  2.64     on layer (6)    B2
Average gCell capacity  1.35     on layer (7)    EA
Average gCell capacity  0.59     on layer (8)    OA
Average gCell capacity  0.00     on layer (9)    LB
Average number of tracks per gCell 8.00  on layer (1)    M1
Average number of tracks per gCell 8.00  on layer (2)    M2
Average number of tracks per gCell 8.00  on layer (3)    M3
Average number of tracks per gCell 8.00  on layer (4)    M4
Average number of tracks per gCell 4.00  on layer (5)    B1
Average number of tracks per gCell 4.00  on layer (6)    B2
Average number of tracks per gCell 2.00  on layer (7)    EA
Average number of tracks per gCell 0.67  on layer (8)    OA
Average number of tracks per gCell 0.42  on layer (9)    LB
Number of gCells = 6890625
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   -2  Alloctr   13  Proc    0 
[End of Build Congestion map] Total (MB): Used  204  Alloctr  222  Proc 2677 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Build Data] Total (MB): Used  207  Alloctr  224  Proc 2677 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    3  Alloctr    2  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  207  Alloctr  224  Proc 2677 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  207  Alloctr  224  Proc 2677 
Initial. Routing result:
Initial. Both Dirs: Overflow =   312 Max = 4 GRCs =   246 (0.02%)
Initial. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. V routing: Overflow =   309 Max = 4 (GRCs =  5) GRCs =   243 (0.03%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   305 Max = 4 (GRCs =  5) GRCs =   239 (0.03%)
Initial. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
Initial. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. 1(12.5 %) of nets did not connect.
Initial. Total Wire Length = 2088.20
Initial. Layer M1 wire length = 251.90
Initial. Layer M2 wire length = 835.08
Initial. Layer M3 wire length = 998.02
Initial. Layer M4 wire length = 3.19
Initial. Layer B1 wire length = 0.00
Initial. Layer B2 wire length = 0.00
Initial. Layer EA wire length = 0.00
Initial. Layer OA wire length = 0.00
Initial. Layer LB wire length = 0.00
Initial. Total Number of Contacts = 38
Initial. Via via1 count = 9
Initial. Via via2 count = 27
Initial. Via via3 count = 2
Initial. Via via4 count = 0
Initial. Via via5 count = 0
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. Via viatop count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  207  Alloctr  224  Proc 2677 
phase1. Routing result:
phase1. Both Dirs: Overflow =   312 Max = 4 GRCs =   246 (0.02%)
phase1. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. V routing: Overflow =   309 Max = 4 (GRCs =  5) GRCs =   243 (0.03%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   305 Max = 4 (GRCs =  5) GRCs =   239 (0.03%)
phase1. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. 1(12.5 %) of nets did not connect.
phase1. Total Wire Length = 2089.80
phase1. Layer M1 wire length = 180.80
phase1. Layer M2 wire length = 834.27
phase1. Layer M3 wire length = 1071.54
phase1. Layer M4 wire length = 3.19
phase1. Layer B1 wire length = 0.00
phase1. Layer B2 wire length = 0.00
phase1. Layer EA wire length = 0.00
phase1. Layer OA wire length = 0.00
phase1. Layer LB wire length = 0.00
phase1. Total Number of Contacts = 37
phase1. Via via1 count = 7
phase1. Via via2 count = 28
phase1. Via via3 count = 2
phase1. Via via4 count = 0
phase1. Via via5 count = 0
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. Via viatop count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  207  Alloctr  224  Proc 2677 
phase2. Routing result:
phase2. Both Dirs: Overflow =   312 Max = 4 GRCs =   246 (0.02%)
phase2. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. V routing: Overflow =   309 Max = 4 (GRCs =  5) GRCs =   243 (0.03%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =   305 Max = 4 (GRCs =  5) GRCs =   239 (0.03%)
phase2. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase2. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. 1(12.5 %) of nets did not connect.
phase2. Total Wire Length = 2089.80
phase2. Layer M1 wire length = 180.80
phase2. Layer M2 wire length = 834.27
phase2. Layer M3 wire length = 1071.54
phase2. Layer M4 wire length = 3.19
phase2. Layer B1 wire length = 0.00
phase2. Layer B2 wire length = 0.00
phase2. Layer EA wire length = 0.00
phase2. Layer OA wire length = 0.00
phase2. Layer LB wire length = 0.00
phase2. Total Number of Contacts = 37
phase2. Via via1 count = 7
phase2. Via via2 count = 28
phase2. Via via3 count = 2
phase2. Via via4 count = 0
phase2. Via via5 count = 0
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. Via viatop count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  207  Alloctr  224  Proc 2677 

Congestion utilization per direction:
Average vertical track utilization   =  4.20 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization =  4.77 %
Peak    horizontal track utilization = 80.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -41  Alloctr  -55  Proc    0 
[GR: Done] Total (MB): Used  192  Alloctr  193  Proc 2677 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used   50  Alloctr   50  Proc    0 
[GR: Done] Total (MB): Used  192  Alloctr  193  Proc 2677 
Warning: Shape {1080060 1216660 1080160 1285685} on layer M2 is not on min manufacturing grid. Snap it to {1080060 1216660 1080160 1285690}. The shape belongs to Net: TIEHIMTR_U213_net. (ZRT-543)
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  142  Alloctr  143  Proc 2677 
[SPCL ECO: GR] Elapsed real time: 0:00:03 
[SPCL ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[SPCL ECO: GR] Stage (MB): Used    4  Alloctr    4  Proc    0 
[SPCL ECO: GR] Total (MB): Used  142  Alloctr  143  Proc 2677 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :        reserve_space       
-connect_within_pins_by_layer_name                      :        {{M1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :        reshield            
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used  142  Alloctr  144  Proc 2677 

Start initial assignment
Routed partition 1/7       
Routed partition 2/7       
Routed partition 3/7       
Routed partition 4/7       
Routed partition 5/7       
Routed partition 6/7       
Routed partition 7/7       

Number of wires with overlap after iteration 0 = 64 of 120


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  143  Alloctr  144  Proc 2677 

Reroute to fix overlaps
Routed partition 1/7       
Routed partition 2/7       
Routed partition 3/7       
Routed partition 4/7       
Routed partition 5/7       
Routed partition 6/7       
Routed partition 7/7       

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  143  Alloctr  144  Proc 2677 

Number of wires with overlap after iteration 1 = 24 of 96


Wire length and via report:
---------------------------
Number of M1 wires: 1            CONT1: 0
Number of M2 wires: 52           via1: 7
Number of M3 wires: 41           via2: 47
Number of M4 wires: 2            via3: 4
Number of B1 wires: 0            via4: 0
Number of B2 wires: 0            via5: 0
Number of EA wires: 0            via6: 0
Number of OA wires: 0            via7: 0
Number of LB wires: 0            viatop: 0
Total number of wires: 96                vias: 58

Total M1 wire length: 180.8
Total M2 wire length: 837.2
Total M3 wire length: 1067.8
Total M4 wire length: 3.3
Total B1 wire length: 0.0
Total B2 wire length: 0.0
Total EA wire length: 0.0
Total OA wire length: 0.0
Total LB wire length: 0.0
Total wire length: 2089.1

Longest M1 wire length: 180.8
Longest M2 wire length: 128.3
Longest M3 wire length: 161.6
Longest M4 wire length: 2.8
Longest B1 wire length: 0.0
Longest B2 wire length: 0.0
Longest EA wire length: 0.0
Longest OA wire length: 0.0
Longest LB wire length: 0.0

Warning: Shape {243215 1288029 243315 1288260} on layer M2 is not on min manufacturing grid. Snap it to {243215 1288025 243315 1288260}. The shape belongs to Net: TIEHIMTR_U214_net. (ZRT-543)
Warning: Shape {1003215 1288029 1003315 1288260} on layer M2 is not on min manufacturing grid. Snap it to {1003215 1288025 1003315 1288260}. The shape belongs to Net: TIEHIMTR_U213_net. (ZRT-543)

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  138  Alloctr  139  Proc 2677 
[SPCL ECO: CDR] Elapsed real time: 0:00:03 
[SPCL ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[SPCL ECO: CDR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: CDR] Total (MB): Used  138  Alloctr  139  Proc 2677 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :        reserve_space       
-connect_within_pins_by_layer_name                      :        {{M1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :        reshield            
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        true                
-default_gate_size                                      :        0.020000            
-diode_libcell_names                                    :        {{ANTENNAMTR} }     
-insert_diodes_during_routing                           :        true                
-repair_shorts_over_macros_effort_level                 :        low                 
-use_default_width_for_min_area_min_len_stub            :        true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.

Begin ECO DRC check ...

Checked 1/484 Partitions, Violations =  29
Checked 19/484 Partitions, Violations = 29
Checked 38/484 Partitions, Violations = 29
Checked 57/484 Partitions, Violations = 29
Checked 76/484 Partitions, Violations = 37
Checked 95/484 Partitions, Violations = 37
Checked 114/484 Partitions, Violations =        37
Checked 133/484 Partitions, Violations =        37
Checked 152/484 Partitions, Violations =        37
Checked 171/484 Partitions, Violations =        37
Checked 190/484 Partitions, Violations =        45
Checked 209/484 Partitions, Violations =        63
Checked 228/484 Partitions, Violations =        63
Checked 247/484 Partitions, Violations =        67
Checked 266/484 Partitions, Violations =        67
Checked 285/484 Partitions, Violations =        67
Checked 304/484 Partitions, Violations =        67
Checked 323/484 Partitions, Violations =        67
Checked 342/484 Partitions, Violations =        67
Checked 361/484 Partitions, Violations =        67
Checked 380/484 Partitions, Violations =        67
Checked 399/484 Partitions, Violations =        67
Checked 418/484 Partitions, Violations =        67
Checked 437/484 Partitions, Violations =        67
Checked 456/484 Partitions, Violations =        84
Checked 475/484 Partitions, Violations =        86

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      86

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  154  Alloctr  156  Proc 2677 

Total Wire Length =                    1233835 micron
Total Number of Contacts =             275787
Total Number of Wires =                225966
Total Number of PtConns =              3806
Total Number of Routed Wires =       225966
Total Routed Wire Length =           1233206 micron
Total Number of Routed Contacts =       275787
        Layer                M1 :      21041 micron
        Layer                M2 :     328104 micron
        Layer                M3 :     506339 micron
        Layer                M4 :     189825 micron
        Layer                B1 :     124084 micron
        Layer                B2 :      54864 micron
        Layer                EA :       9579 micron
        Layer                OA :          0 micron
        Layer                LB :          0 micron
        Via                via6 :        403
        Via            via6_1x2 :        220
        Via            via6_2x1 :         17
        Via                via5 :       2269
        Via            via5_2x1 :       2525
        Via            via5_1x2 :         18
        Via                via4 :        228
        Via            via4_2x1 :        547
        Via            via4_1x2 :       6173
        Via                via3 :        419
        Via            via3_2x1 :      26628
        Via       via3(rot)_2x1 :          2
        Via            via3_1x2 :       2205
        Via      via3v(rot)_2x1 :       1664
        Via           via3v_1x2 :          3
        Via      via3v(rot)_1x2 :          1
        Via                via2 :       1628
        Via               via2h :          4
        Via        via2_fat_2x2 :          1
        Via   via2_fat(rot)_4x1 :          1
        Via            via2_1x2 :      91700
        Via       via2(rot)_2x1 :          7
        Via       via2(rot)_1x2 :          5
        Via            via2_2x1 :      19621
        Via           via2v_1x2 :        569
        Via      via2v(rot)_2x1 :        171
        Via      via2v(rot)_1x2 :         55
        Via           via2v_2x1 :          3
        Via                via1 :      18892
        Via           via1(rot) :       3430
        Via               via1v :      11239
        Via               via1h :       1980
        Via          via1h(rot) :      24030
        Via        via1_fat_1x4 :          1
        Via            via1_2x1 :       8677
        Via       via1(rot)_1x2 :       2624
        Via       via1(rot)_2x1 :         52
        Via            via1_1x2 :       7248
        Via           via1v_1x2 :      36004
        Via      via1v(rot)_2x1 :       1856
        Via      via1v(rot)_1x2 :       2431
        Via           via1v_2x1 :        236

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 76.60% (211265 / 275787 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59571   vias)
    Layer V2         = 98.57% (112133 / 113765  vias)
        Weight 1     = 98.57% (112133  vias)
        Un-optimized =  1.43% (1632    vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
        Weight 1     = 98.64% (30503   vias)
        Un-optimized =  1.36% (419     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
  Total double via conversion rate    = 76.60% (211265 / 275787 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
    Layer V2         = 98.57% (112133 / 113765  vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
    Layer YT         = 37.03% (237    / 640     vias)
 
  The optimized via conversion rate based on total routed via count = 76.60% (211265 / 275787 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59571   vias)
    Layer V2         = 98.57% (112133 / 113765  vias)
        Weight 1     = 98.57% (112133  vias)
        Un-optimized =  1.43% (1632    vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
        Weight 1     = 98.64% (30503   vias)
        Un-optimized =  1.36% (419     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  155  Alloctr  156  Proc 2677 
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 0: non-uniform partition
Routed  1/20 Partitions, Violations =   76
Routed  2/20 Partitions, Violations =   69
Routed  3/20 Partitions, Violations =   62
Routed  4/20 Partitions, Violations =   54
Routed  5/20 Partitions, Violations =   47
Routed  6/20 Partitions, Violations =   42
Routed  7/20 Partitions, Violations =   39
Routed  8/20 Partitions, Violations =   39
Routed  9/20 Partitions, Violations =   39
Routed  10/20 Partitions, Violations =  39
Routed  11/20 Partitions, Violations =  39
Routed  12/20 Partitions, Violations =  39
Routed  13/20 Partitions, Violations =  40
Routed  14/20 Partitions, Violations =  39
Routed  15/20 Partitions, Violations =  40
Routed  16/20 Partitions, Violations =  38
Routed  17/20 Partitions, Violations =  36
Routed  18/20 Partitions, Violations =  35
Routed  19/20 Partitions, Violations =  33
Routed  20/20 Partitions, Violations =  32

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      32
        @@@@ Total number of instance ports with antenna violations =   2

        Less than minimum edge length : 10
        Less than minimum width : 9
        Short : 13

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used  154  Alloctr  156  Proc 2677 

End DR iteration 0 with 20 parts

Start DR iteration 1: non-uniform partition
Routed  1/14 Partitions, Violations =   32
Routed  2/14 Partitions, Violations =   31
Routed  3/14 Partitions, Violations =   31
Routed  4/14 Partitions, Violations =   31
Routed  5/14 Partitions, Violations =   30
Routed  6/14 Partitions, Violations =   30
Routed  7/14 Partitions, Violations =   30
Routed  8/14 Partitions, Violations =   30
Routed  9/14 Partitions, Violations =   30
Routed  10/14 Partitions, Violations =  30
Routed  11/14 Partitions, Violations =  33
Routed  12/14 Partitions, Violations =  35
Routed  13/14 Partitions, Violations =  35
Routed  14/14 Partitions, Violations =  35

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      35
        @@@@ Total number of instance ports with antenna violations =   1

        Less than minimum area : 1
        Less than minimum edge length : 12
        Less than minimum width : 9
        Short : 13

[Iter 1] Elapsed real time: 0:00:01 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 1] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used  154  Alloctr  156  Proc 2677 

End DR iteration 1 with 14 parts

Start DR iteration 2: non-uniform partition
Routed  1/14 Partitions, Violations =   35
Routed  2/14 Partitions, Violations =   33
Routed  3/14 Partitions, Violations =   32
Routed  4/14 Partitions, Violations =   31
Routed  5/14 Partitions, Violations =   29
Routed  6/14 Partitions, Violations =   28
Routed  7/14 Partitions, Violations =   28
Routed  8/14 Partitions, Violations =   27
Routed  9/14 Partitions, Violations =   26
Routed  10/14 Partitions, Violations =  26
Routed  11/14 Partitions, Violations =  26
Routed  12/14 Partitions, Violations =  27
Routed  13/14 Partitions, Violations =  29
Routed  14/14 Partitions, Violations =  29

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      29
        @@@@ Total number of instance ports with antenna violations =   1

        Less than minimum edge length : 11
        Less than minimum width : 5
        Short : 13

[Iter 2] Elapsed real time: 0:00:01 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 2] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 2] Total (MB): Used  154  Alloctr  156  Proc 2677 

End DR iteration 2 with 14 parts

Start DR iteration 3: non-uniform partition
Routed  1/14 Partitions, Violations =   29
Routed  2/14 Partitions, Violations =   29
Routed  3/14 Partitions, Violations =   29
Routed  4/14 Partitions, Violations =   28
Routed  5/14 Partitions, Violations =   26
Routed  6/14 Partitions, Violations =   45
Routed  7/14 Partitions, Violations =   46
Routed  8/14 Partitions, Violations =   46
Routed  9/14 Partitions, Violations =   46
Routed  10/14 Partitions, Violations =  47
Routed  11/14 Partitions, Violations =  46
Routed  12/14 Partitions, Violations =  48
Routed  13/14 Partitions, Violations =  50
Routed  14/14 Partitions, Violations =  50

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      50
        @@@@ Total number of instance ports with antenna violations =   1

        Less than minimum edge length : 11
        Less than minimum width : 8
        Short : 13
        Internal-only types : 18

[Iter 3] Elapsed real time: 0:00:01 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 3] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 3] Total (MB): Used  154  Alloctr  156  Proc 2677 

End DR iteration 3 with 14 parts

Start DR iteration 4: non-uniform partition
Routed  1/15 Partitions, Violations =   49
Routed  2/15 Partitions, Violations =   47
Routed  3/15 Partitions, Violations =   46
Routed  4/15 Partitions, Violations =   45
Routed  5/15 Partitions, Violations =   44
Routed  6/15 Partitions, Violations =   44
Routed  7/15 Partitions, Violations =   43
Routed  8/15 Partitions, Violations =   43
Routed  9/15 Partitions, Violations =   25
Routed  10/15 Partitions, Violations =  25
Routed  11/15 Partitions, Violations =  26
Routed  12/15 Partitions, Violations =  27
Routed  13/15 Partitions, Violations =  28
Routed  14/15 Partitions, Violations =  28
Routed  15/15 Partitions, Violations =  28

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      28
        @@@@ Total number of instance ports with antenna violations =   1

        Less than minimum edge length : 11
        Less than minimum width : 4
        Short : 13

[Iter 4] Elapsed real time: 0:00:02 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 4] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 4] Total (MB): Used  154  Alloctr  156  Proc 2677 

End DR iteration 4 with 15 parts

Start DR iteration 5: non-uniform partition
Routed  1/14 Partitions, Violations =   26
Routed  2/14 Partitions, Violations =   25
Routed  3/14 Partitions, Violations =   25
Routed  4/14 Partitions, Violations =   25
Routed  5/14 Partitions, Violations =   25
Routed  6/14 Partitions, Violations =   25
Routed  7/14 Partitions, Violations =   25
Routed  8/14 Partitions, Violations =   26
Routed  9/14 Partitions, Violations =   27
Routed  10/14 Partitions, Violations =  27
Routed  11/14 Partitions, Violations =  26
Routed  12/14 Partitions, Violations =  26
Routed  13/14 Partitions, Violations =  28
Routed  14/14 Partitions, Violations =  28

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      28
        @@@@ Total number of instance ports with antenna violations =   1

        Less than minimum edge length : 10
        Less than minimum width : 5
        Short : 13

[Iter 5] Elapsed real time: 0:00:02 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 5] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 5] Total (MB): Used  154  Alloctr  156  Proc 2677 

End DR iteration 5 with 14 parts

        @@@@ Total nets not meeting constraints =       1

Stop DR since reached max number of iterations


Nets that have been changed:
Net 1 = TIEHIMTR_U210_net
Net 2 = TIEHIMTR_U211_net
Net 3 = TIEHIMTR_U212_net
Net 4 = TIEHIMTR_U213_net
Net 5 = TIEHIMTR_U214_net
Net 6 = TIEHIMTR_U205_net
Net 7 = TIEHIMTR_U206_net
Net 8 = TIEHIMTR_U208_net
Total number of changed nets = 8 (out of 33684)

[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  138  Alloctr  139  Proc 2677 
[SPCL ECO: DR] Elapsed real time: 0:00:06 
[SPCL ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[SPCL ECO: DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: DR] Total (MB): Used  138  Alloctr  139  Proc 2677 

SPCL ECO Route finished with 1 open nets, of which 0 are frozen

SPCL ECO Route finished with 28 violations and 1 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      28
        Less than minimum edge length : 10
        Less than minimum width : 5
        Short : 13



Total Wire Length =                    1233834 micron
Total Number of Contacts =             275792
Total Number of Wires =                225981
Total Number of PtConns =              3807
Total Number of Routed Wires =       225981
Total Routed Wire Length =           1233204 micron
Total Number of Routed Contacts =       275792
        Layer                M1 :      21053 micron
        Layer                M2 :     328108 micron
        Layer                M3 :     506322 micron
        Layer                M4 :     189824 micron
        Layer                B1 :     124084 micron
        Layer                B2 :      54864 micron
        Layer                EA :       9579 micron
        Layer                OA :          0 micron
        Layer                LB :          0 micron
        Via                via6 :        403
        Via            via6_1x2 :        220
        Via            via6_2x1 :         17
        Via                via5 :       2269
        Via            via5_2x1 :       2525
        Via            via5_1x2 :         18
        Via                via4 :        228
        Via            via4_2x1 :        547
        Via            via4_1x2 :       6173
        Via                via3 :        419
        Via            via3_2x1 :      26628
        Via       via3(rot)_2x1 :          2
        Via            via3_1x2 :       2205
        Via      via3v(rot)_2x1 :       1664
        Via           via3v_1x2 :          3
        Via      via3v(rot)_1x2 :          1
        Via                via2 :       1629
        Via               via2v :          1
        Via               via2h :          5
        Via        via2_fat_2x2 :          1
        Via   via2_fat(rot)_4x1 :          1
        Via            via2_1x2 :      91700
        Via       via2(rot)_2x1 :          7
        Via       via2(rot)_1x2 :          5
        Via            via2_2x1 :      19621
        Via           via2v_1x2 :        569
        Via      via2v(rot)_2x1 :        171
        Via      via2v(rot)_1x2 :         55
        Via           via2v_2x1 :          3
        Via                via1 :      18894
        Via           via1(rot) :       3430
        Via               via1v :      11239
        Via               via1h :       1980
        Via          via1h(rot) :      24030
        Via        via1_fat_1x4 :          1
        Via            via1_2x1 :       8677
        Via       via1(rot)_1x2 :       2624
        Via       via1(rot)_2x1 :         52
        Via            via1_1x2 :       7248
        Via           via1v_1x2 :      36004
        Via      via1v(rot)_2x1 :       1856
        Via      via1v(rot)_1x2 :       2431
        Via           via1v_2x1 :        236

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 76.60% (211265 / 275792 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59573   vias)
    Layer V2         = 98.56% (112133 / 113768  vias)
        Weight 1     = 98.56% (112133  vias)
        Un-optimized =  1.44% (1635    vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
        Weight 1     = 98.64% (30503   vias)
        Un-optimized =  1.36% (419     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
  Total double via conversion rate    = 76.60% (211265 / 275792 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
    Layer V2         = 98.56% (112133 / 113768  vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
    Layer YT         = 37.03% (237    / 640     vias)
 
  The optimized via conversion rate based on total routed via count = 76.60% (211265 / 275792 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59573   vias)
    Layer V2         = 98.56% (112133 / 113768  vias)
        Weight 1     = 98.56% (112133  vias)
        Un-optimized =  1.44% (1635    vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
        Weight 1     = 98.64% (30503   vias)
        Un-optimized =  1.36% (419     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 

Total number of nets = 33684
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 28
Total number of antenna violations = 1
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1233834 micron
Total Number of Contacts =             275792
Total Number of Wires =                225981
Total Number of PtConns =              3807
Total Number of Routed Wires =       225981
Total Routed Wire Length =           1233204 micron
Total Number of Routed Contacts =       275792
        Layer                M1 :      21053 micron
        Layer                M2 :     328108 micron
        Layer                M3 :     506322 micron
        Layer                M4 :     189824 micron
        Layer                B1 :     124084 micron
        Layer                B2 :      54864 micron
        Layer                EA :       9579 micron
        Layer                OA :          0 micron
        Layer                LB :          0 micron
        Via                via6 :        403
        Via            via6_1x2 :        220
        Via            via6_2x1 :         17
        Via                via5 :       2269
        Via            via5_2x1 :       2525
        Via            via5_1x2 :         18
        Via                via4 :        228
        Via            via4_2x1 :        547
        Via            via4_1x2 :       6173
        Via                via3 :        419
        Via            via3_2x1 :      26628
        Via       via3(rot)_2x1 :          2
        Via            via3_1x2 :       2205
        Via      via3v(rot)_2x1 :       1664
        Via           via3v_1x2 :          3
        Via      via3v(rot)_1x2 :          1
        Via                via2 :       1629
        Via               via2v :          1
        Via               via2h :          5
        Via        via2_fat_2x2 :          1
        Via   via2_fat(rot)_4x1 :          1
        Via            via2_1x2 :      91700
        Via       via2(rot)_2x1 :          7
        Via       via2(rot)_1x2 :          5
        Via            via2_2x1 :      19621
        Via           via2v_1x2 :        569
        Via      via2v(rot)_2x1 :        171
        Via      via2v(rot)_1x2 :         55
        Via           via2v_2x1 :          3
        Via                via1 :      18894
        Via           via1(rot) :       3430
        Via               via1v :      11239
        Via               via1h :       1980
        Via          via1h(rot) :      24030
        Via        via1_fat_1x4 :          1
        Via            via1_2x1 :       8677
        Via       via1(rot)_1x2 :       2624
        Via       via1(rot)_2x1 :         52
        Via            via1_1x2 :       7248
        Via           via1v_1x2 :      36004
        Via      via1v(rot)_2x1 :       1856
        Via      via1v(rot)_1x2 :       2431
        Via           via1v_2x1 :        236

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 76.60% (211265 / 275792 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59573   vias)
    Layer V2         = 98.56% (112133 / 113768  vias)
        Weight 1     = 98.56% (112133  vias)
        Un-optimized =  1.44% (1635    vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
        Weight 1     = 98.64% (30503   vias)
        Un-optimized =  1.36% (419     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
  Total double via conversion rate    = 76.60% (211265 / 275792 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
    Layer V2         = 98.56% (112133 / 113768  vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
    Layer YT         = 37.03% (237    / 640     vias)
 
  The optimized via conversion rate based on total routed via count = 76.60% (211265 / 275792 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59573   vias)
    Layer V2         = 98.56% (112133 / 113768  vias)
        Weight 1     = 98.56% (112133  vias)
        Un-optimized =  1.44% (1635    vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
        Weight 1     = 98.64% (30503   vias)
        Un-optimized =  1.36% (419     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
[SPCL ECO: End] Elapsed real time: 0:00:06 
[SPCL ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[SPCL ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: End] Total (MB): Used  138  Alloctr  139  Proc 2677 
Special ECO iteration 1 ended with 13 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Found antenna rule mode 1, diode mode 6:
        metal ratio 270, cut ratio 9,metal gate diffusion length based ratio 0 cut gate length based ratio 0    metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer V1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer V1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer M2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer V2: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer V2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer M3: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer V3: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer V3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer M4: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer W0: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer W0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer B1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer B1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer W1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer W1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer B2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer B2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer YT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer YT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer EA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer EA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer JT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer JT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer OA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer OA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer VV: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer VV: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer LB: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer LB: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)


Start checking for open nets ... 

net(i_CLK) has floating ports (dbId = 1036043 numNodes = 4 numEdges = 1 numCmps = 3)
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen

Check 33684 nets, 1 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  114  Alloctr  116  Proc 2677 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :        reserve_space       
-connect_within_pins_by_layer_name                      :        {{M1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :        reshield            
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        true                
-antenna_fixing_preference                              :        use_diodes          
-default_gate_size                                      :        0.020000            
-diode_libcell_names                                    :        {{diode_cell_hd} }  
-insert_diodes_during_routing                           :        true                
-repair_shorts_over_macros_effort_level                 :        low                 
-timing_driven                                          :        true                
-use_default_width_for_min_area_min_len_stub            :        true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 25/484 Partitions, Violations = 0
Checked 26/484 Partitions, Violations = 0
Checked 38/484 Partitions, Violations = 7
Checked 57/484 Partitions, Violations = 10
Checked 76/484 Partitions, Violations = 12
Checked 95/484 Partitions, Violations = 12
Checked 114/484 Partitions, Violations =        12
Checked 134/484 Partitions, Violations =        12
Checked 152/484 Partitions, Violations =        12
Checked 171/484 Partitions, Violations =        15
Checked 190/484 Partitions, Violations =        18
Checked 209/484 Partitions, Violations =        19
Checked 228/484 Partitions, Violations =        19
Checked 247/484 Partitions, Violations =        20
Checked 267/484 Partitions, Violations =        20
Checked 289/484 Partitions, Violations =        20
Checked 304/484 Partitions, Violations =        20
Checked 323/484 Partitions, Violations =        20
Checked 342/484 Partitions, Violations =        20
Checked 361/484 Partitions, Violations =        23
Checked 380/484 Partitions, Violations =        23
Checked 399/484 Partitions, Violations =        23
Checked 421/484 Partitions, Violations =        23
Checked 437/484 Partitions, Violations =        23
Checked 456/484 Partitions, Violations =        27
[DRC CHECK] Elapsed real time: 0:00:15 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  151  Alloctr  153  Proc 2677 
Start net based rule analysis
Antenna DRC for net TIEHIMTR_U208_net; Net top lay M4
        ICell pad34; master port CE
                Antenna/diode mode 1/6; wlay M2; gArea 0.02000000; allowed ratio/ratio 270.00000000/610.64099121
Antenna DRC for frozen net UART_TXD; Net top lay LB
        ICell pad34; master port PAD
                Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_MOSI; Net top lay LB
        ICell pad25; master port PAD
                Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_SCLK; Net top lay LB
        ICell pad17; master port PAD
                Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_CSN; Net top lay LB
        ICell pad14; master port PAD
                Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_START; Net top lay LB
        ICell pad11; master port PAD
                Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_RESET; Net top lay LB
        ICell pad10; master port PAD
                Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Found 7 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  151  Alloctr  153  Proc 2677 

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      28
        Less than minimum edge length : 10
        Less than minimum width : 5
        Short : 13


Total Wire Length =                    1233834 micron
Total Number of Contacts =             275792
Total Number of Wires =                226410
Total Number of PtConns =              3809
Total Number of Routed Wires =       226410
Total Routed Wire Length =           1233204 micron
Total Number of Routed Contacts =       275792
        Layer                M1 :      21053 micron
        Layer                M2 :     328108 micron
        Layer                M3 :     506322 micron
        Layer                M4 :     189824 micron
        Layer                B1 :     124084 micron
        Layer                B2 :      54864 micron
        Layer                EA :       9579 micron
        Layer                OA :          0 micron
        Layer                LB :          0 micron
        Via                via6 :        403
        Via            via6_1x2 :        220
        Via            via6_2x1 :         17
        Via                via5 :       2269
        Via            via5_2x1 :       2525
        Via            via5_1x2 :         18
        Via                via4 :        228
        Via            via4_2x1 :        547
        Via            via4_1x2 :       6173
        Via                via3 :        419
        Via            via3_2x1 :      26628
        Via       via3(rot)_2x1 :          2
        Via            via3_1x2 :       2205
        Via      via3v(rot)_2x1 :       1664
        Via           via3v_1x2 :          3
        Via      via3v(rot)_1x2 :          1
        Via                via2 :       1629
        Via               via2v :          1
        Via               via2h :          5
        Via        via2_fat_2x2 :          1
        Via   via2_fat(rot)_4x1 :          1
        Via            via2_1x2 :      91700
        Via       via2(rot)_2x1 :          7
        Via       via2(rot)_1x2 :          5
        Via            via2_2x1 :      19621
        Via           via2v_1x2 :        569
        Via      via2v(rot)_2x1 :        171
        Via      via2v(rot)_1x2 :         55
        Via           via2v_2x1 :          3
        Via                via1 :      18894
        Via           via1(rot) :       3430
        Via               via1v :      11239
        Via               via1h :       1980
        Via          via1h(rot) :      24030
        Via        via1_fat_1x4 :          1
        Via            via1_2x1 :       8677
        Via       via1(rot)_1x2 :       2624
        Via       via1(rot)_2x1 :         52
        Via            via1_1x2 :       7248
        Via           via1v_1x2 :      36004
        Via      via1v(rot)_2x1 :       1856
        Via      via1v(rot)_1x2 :       2431
        Via           via1v_2x1 :        236

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 76.60% (211265 / 275792 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59573   vias)
    Layer V2         = 98.56% (112133 / 113768  vias)
        Weight 1     = 98.56% (112133  vias)
        Un-optimized =  1.44% (1635    vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
        Weight 1     = 98.64% (30503   vias)
        Un-optimized =  1.36% (419     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
  Total double via conversion rate    = 76.60% (211265 / 275792 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
    Layer V2         = 98.56% (112133 / 113768  vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
    Layer YT         = 37.03% (237    / 640     vias)
 
  The optimized via conversion rate based on total routed via count = 76.60% (211265 / 275792 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59573   vias)
    Layer V2         = 98.56% (112133 / 113768  vias)
        Weight 1     = 98.56% (112133  vias)
        Un-optimized =  1.44% (1635    vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
        Weight 1     = 98.64% (30503   vias)
        Un-optimized =  1.36% (419     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 


Verify Summary:

Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 28
Total number of antenna violations = 7
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad14 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad14 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad11 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad11 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad10 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad10 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad3 (ss65lp3p3v_wst_108_300_p125:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad3 (ss65lp3p3v_bst_132_360_n040:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad56 (ss65lp3p3v_wst_108_300_p125:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad56 (ss65lp3p3v_bst_132_360_n040:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad45 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad45 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad43 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad43 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad36 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad36 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad34 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad34 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad27 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad27 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: A total of 26 operating conditions have been inferred.  (LIBSETUP-754)

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is -40/-40(from scenario func1_bst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00044 0.00044 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00011 0.00011 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer OA : 6e-06 6e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Res for layer LB : 8.9e-06 8.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0018 0.0018 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Vertical Res : 0.0016 0.0016 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : khu_sensor_pad
Scenario(s): func1_bst
Version: N-2017.09
Date   : Thu Nov 19 20:52:03 2020
****************************************

Information: Some cells in the scenario are using inferred operating conditions.

 * Some/all delay information is back-annotated.
        Scenario            : func1_bst
        Parasitic source    : LPE
        Parasitic mode      : RealRC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/-40

Information: Percent of Arnoldi-based delays = 95.98% on scenario func1_bst

  Startpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_bst
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_2_/CK (DFFRQX4MTR)
                                                          0.00       0.75 r    1.32
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_2_/Q (DFFRQX4MTR)
                                                          0.16 @     0.91 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/A[2] (ads1292_controller_DW01_inc_0)
                                                          0.00       0.91 r    
  khu_sensor_top/ads1292_controller/add_x_8/U30/CO (ADDHX4MTR)
                                                          0.05 @     0.96 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U29/CO (ADDHX1MTR)
                                                          0.05 @     1.01 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U28/CO (ADDHX4MTR)
                                                          0.05 @     1.06 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U27/CO (ADDHX4MTR)
                                                          0.04 @     1.11 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U26/CO (ADDHX4MTR)
                                                          0.04 @     1.15 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U25/CO (ADDHX4MTR)
                                                          0.04 @     1.19 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U24/CO (ADDHX4MTR)
                                                          0.04 @     1.24 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U23/CO (ADDHX4MTR)
                                                          0.05 @     1.28 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U22/CO (ADDHX4MTR)
                                                          0.05 @     1.33 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U21/CO (ADDHX4MTR)
                                                          0.04 @     1.38 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U20/CO (ADDHX1MTR)
                                                          0.05 @     1.42 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U19/CO (ADDHX1MTR)
                                                          0.06 @     1.48 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U18/CO (ADDHX1MTR)
                                                          0.05 @     1.53 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U17/CO (ADDHX1MTR)
                                                          0.05 @     1.58 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U16/CO (ADDHX1MTR)
                                                          0.05 @     1.63 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U15/CO (ADDHX1MTR)
                                                          0.05 @     1.68 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U14/CO (ADDHX1MTR)
                                                          0.05 @     1.73 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U13/CO (ADDHX1MTR)
                                                          0.05 @     1.78 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U12/CO (ADDHX1MTR)
                                                          0.05 @     1.82 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U11/CO (ADDHX1MTR)
                                                          0.06 @     1.88 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U10/CO (ADDHX4MTR)
                                                          0.05 @     1.93 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U9/CO (ADDHX1MTR)
                                                          0.05 @     1.98 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U8/CO (ADDHX1MTR)
                                                          0.05 @     2.03 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U7/CO (ADDHX1MTR)
                                                          0.05 @     2.08 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U6/CO (ADDHX1MTR)
                                                          0.05 @     2.13 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U5/CO (ADDHX1MTR)
                                                          0.06 @     2.19 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U4/CO (ADDHX1MTR)
                                                          0.05 @     2.24 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U3/CO (ADDHX1MTR)
                                                          0.05 @     2.29 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U2/CO (ADDHX1MTR)
                                                          0.06 @     2.35 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U35/Y (XOR2X8MTR)
                                                          0.04 @     2.39 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/SUM[31] (ads1292_controller_DW01_inc_0)
                                                          0.00       2.39 r    
  khu_sensor_top/ads1292_controller/U217/Y (AOI32X4MTR)
                                                          0.05 @     2.44 f    1.32
  khu_sensor_top/ads1292_controller/icc_cpts8/Y (NAND4BBX4MTR)
                                                          0.05 @     2.49 r    1.32
  khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/EN (SNPS_CLOCK_GATE_HIGH_ads1292_controller_0)
                                                          0.00       2.49 r    
  khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/latch/E (TLATNTSCAX2MTR)
                                                          0.00 @     2.49 r    1.32
  data arrival time                                                  2.49      

  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (ideal)                             0.75       6.15      
  clock reconvergence pessimism                           0.00       6.15      
  clock uncertainty                                      -0.22       5.93      
  khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/latch/CK (TLATNTSCAX2MTR)
                                                          0.00       5.93 r    
  clock gating setup time                                -0.16       5.77      
  data required time                                                 5.77      
  ------------------------------------------------------------------------------------
  data required time                                                 5.77      
  data arrival time                                                 -2.49      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        3.28      


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_drdy_edge_counter_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_bst
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  input external delay                                    0.35       1.10 f    
  ADS1292_DRDY (in)                                       0.00       1.10 f    
  pad27/PAD (pvhbcudtbrt)                                 0.26 *     1.36 f    3.60 ~
  pad27/Y (pvhbcudtbrt)                                   0.23 @     1.59 f    1.32 ~
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       1.59 f    
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       1.59 f    
  khu_sensor_top/ads1292_controller/U40/Y (NAND2BX1MTR)
                                                          0.07 @     1.66 f    1.32
  khu_sensor_top/ads1292_controller/U38/Y (AOI32X1MTR)
                                                          0.10 @     1.75 r    1.32
  khu_sensor_top/ads1292_controller/U37/Y (INVX1MTR)      0.03 @     1.78 f    1.32
  khu_sensor_top/ads1292_controller/U35/Y (OAI32X1MTR)
                                                          0.09 @     1.87 r    1.32
  khu_sensor_top/ads1292_controller/r_drdy_edge_counter_reg_0_/D (DFFRQX1MTR)
                                                          0.00 @     1.87 r    1.32
  data arrival time                                                  1.87      

  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (ideal)                             0.75       6.15      
  clock reconvergence pessimism                           0.00       6.15      
  clock uncertainty                                      -0.22       5.93      
  khu_sensor_top/ads1292_controller/r_drdy_edge_counter_reg_0_/CK (DFFRQX1MTR)
                                                          0.00       5.93 r    
  library setup time                                     -0.09       5.85      
  data required time                                                 5.85      
  ------------------------------------------------------------------------------------
  data required time                                                 5.85      
  data arrival time                                                 -1.87      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        3.98      


  Startpoint: khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: UART_TXD (output port clocked by clk)
  Scenario: func1_bst
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial_reg/CK (DFFQX1MTR)
                                                          0.00       0.75 r    1.32
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial_reg/Q (DFFQX1MTR)
                                                          0.33 @     1.08 f    1.32
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial (uart_tx)
                                                          0.00       1.08 f    
  khu_sensor_top/uart_controller/o_UART_TXD (uart_controller)
                                                          0.00       1.08 f    
  khu_sensor_top/UART_TXD (khu_sensor_top)                0.00       1.08 f    
  pad34/PAD (pvhbcudtbrt)                                 1.06 @     2.14 f    3.60 ~
  UART_TXD (out)                                          0.00 *     2.14 f    
  data arrival time                                                  2.14      

  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (ideal)                             0.75       6.15      
  clock reconvergence pessimism                           0.00       6.15      
  clock uncertainty                                      -0.22       5.93      
  output external delay                                  -0.50       5.43      
  data required time                                                 5.43      
  ------------------------------------------------------------------------------------
  data required time                                                 5.43      
  data arrival time                                                 -2.14      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        3.29      


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_bst
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_2_/CK (DFFTRX2MTR)
                                                          0.00       0.75 r    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_2_/Q (DFFTRX2MTR)
                                                          0.17 @     0.92 r    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/B[2] (float_adder_0_DW_cmp_6)
                                                          0.00       0.92 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/icc_cpts1/Y (INVX6MTR)
                                                          0.02 @     0.94 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U99/Y (NOR2X4MTR)
                                                          0.03 @     0.97 r    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U95/Y (NOR2X4MTR)
                                                          0.02 @     0.99 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U94/Y (AOI21X8MTR)
                                                          0.04 @     1.02 r    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U79/Y (OAI21X8MTR)
                                                          0.03 @     1.05 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U48/Y (AOI21X8MTR)
                                                          0.04 @     1.09 r    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U1/Y (OAI21X8MTR)
                                                          0.02 @     1.11 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/GE_LT_GT_LE (float_adder_0_DW_cmp_6)
                                                          0.00       1.11 f    
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_cpts123/Y (INVX8MTR)
                                                          0.02 @     1.13 r    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_cpts120/Y (CLKNAND2X16MTR)
                                                          0.02 @     1.15 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_cpts119/Y (INVX24MTR)
                                                          0.02 @     1.18 r    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_place43/Y (INVX24MTR)
                                                          0.02 @     1.19 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_cpts124/Y (AO22X8MTR)
                                                          0.07 @     1.27 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_cpts125/Y (INVX12MTR)
                                                          0.02 @     1.28 r    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/I2[1] (float_adder_0_DP_OP_46_224_9810_0)
                                                          0.00       1.28 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U58/Y (XOR2X8MTR)
                                                          0.03 @     1.31 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U83/CO (ADDFHX4MTR)
                                                          0.10 @     1.41 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U65/CO (ADDFHX8MTR)
                                                          0.06 @     1.47 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U64/CO (ADDFHX8MTR)
                                                          0.06 @     1.53 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U66/CO (ADDFHX8MTR)
                                                          0.06 @     1.59 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U59/CO (ADDFHX8MTR)
                                                          0.06 @     1.64 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U70/CO (ADDFHX8MTR)
                                                          0.07 @     1.71 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U77/CO (ADDFHX8MTR)
                                                          0.06 @     1.77 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U76/CO (ADDFHX8MTR)
                                                          0.06 @     1.83 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U81/CO (ADDFHX8MTR)
                                                          0.06 @     1.89 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U80/CO (ADDFHX8MTR)
                                                          0.06 @     1.95 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U82/CO (ADDFHX8MTR)
                                                          0.06 @     2.01 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U71/CO (ADDFHX8MTR)
                                                          0.06 @     2.06 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U61/CO (ADDFHX8MTR)
                                                          0.06 @     2.12 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U62/CO (ADDFHX8MTR)
                                                          0.06 @     2.18 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U13/CO (ADDFHX8MTR)
                                                          0.06 @     2.24 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U60/CO (ADDFHX8MTR)
                                                          0.06 @     2.30 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U75/CO (ADDFHX8MTR)
                                                          0.06 @     2.36 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U74/CO (ADDFHX8MTR)
                                                          0.06 @     2.41 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U79/CO (ADDFHX8MTR)
                                                          0.06 @     2.47 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U78/CO (ADDFHX8MTR)
                                                          0.06 @     2.53 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U63/CO (ADDFHX8MTR)
                                                          0.06 @     2.59 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U68/CO (ADDFHX8MTR)
                                                          0.06 @     2.64 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U67/CO (ADDFHX8MTR)
                                                          0.07 @     2.71 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U73/CO (ADDFHX8MTR)
                                                          0.07 @     2.78 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U72/CO (ADDFHX8MTR)
                                                          0.06 @     2.83 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U86/S (ADDFHX4MTR)
                                                          0.05 @     2.89 f    1.32
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/O1[26] (float_adder_0_DP_OP_46_224_9810_0)
                                                          0.00       2.89 f    
  khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_26_/D (DFFHQX2MTR)
                                                          0.00 @     2.89 f    1.32
  data arrival time                                                  2.89      

  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (ideal)                             0.75       6.15      
  clock reconvergence pessimism                           0.00       6.15      
  clock uncertainty                                      -0.22       5.93      
  khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_26_/CK (DFFHQX2MTR)
                                                          0.00       5.93 r    
  library setup time                                     -0.07       5.87      
  data required time                                                 5.87      
  ------------------------------------------------------------------------------------
  data required time                                                 5.87      
  data arrival time                                                 -2.89      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        2.98      


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_bst
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (ideal)                             0.75       6.15      
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (DFFRQX1MTR)
                                                          0.00       6.15 r    1.32
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (DFFRQX1MTR)
                                                          0.24 @     6.39 f    1.32
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00       6.39 f    
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00       6.39 f    
  khu_sensor_top/sensor_core/U577/Y (AOI22X1MTR)          0.11 @     6.51 r    1.32
  khu_sensor_top/sensor_core/U551/Y (AOI32X1MTR)          0.08 @     6.58 f    1.32
  khu_sensor_top/sensor_core/U550/Y (NOR4X1MTR)           0.12 @     6.70 r    1.32
  khu_sensor_top/sensor_core/U540/Y (OAI211X1MTR)         0.08 @     6.79 f    1.32
  khu_sensor_top/sensor_core/U43/Y (AO2B2X1MTR)           0.16 @     6.94 f    1.32
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_2_/D (DFFRQX1MTR)
                                                          0.00 @     6.94 f    1.32
  data arrival time                                                  6.94      

  clock clk_half (rise edge)                             10.80      10.80      
  clock network delay (ideal)                             0.75      11.55      
  clock reconvergence pessimism                           0.00      11.55      
  clock uncertainty                                      -0.43      11.12      
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_2_/CK (DFFRQX1MTR)
                                                          0.00      11.12 r    
  library setup time                                     -0.02      11.10      
  data required time                                                11.10      
  ------------------------------------------------------------------------------------
  data required time                                                11.10      
  data arrival time                                                 -6.94      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        4.15      


GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Found antenna rule mode 1, diode mode 6:
        metal ratio 270, cut ratio 9,metal gate diffusion length based ratio 0 cut gate length based ratio 0    metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer V1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer V1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer M2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer V2: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer V2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer M3: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer V3: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer V3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer M4: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer W0: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer W0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer B1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer B1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer W1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer W1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer B2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer B2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer YT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer YT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer EA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer EA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer JT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer JT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer OA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer OA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer VV: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer VV: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer LB: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer LB: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :        reserve_space       
-connect_within_pins_by_layer_name                      :        {{M1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :        reshield            
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        true                
-antenna_fixing_preference                              :        use_diodes          
-default_gate_size                                      :        0.020000            
-diode_libcell_names                                    :        {{diode_cell_hd} }  
-insert_diodes_during_routing                           :        true                
-repair_shorts_over_macros_effort_level                 :        low                 
-timing_driven                                          :        true                
-use_default_width_for_min_area_min_len_stub            :        true                

[Dr init] Elapsed real time: 0:00:04 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Dr init] Stage (MB): Used  126  Alloctr  124  Proc   11 
[Dr init] Total (MB): Used  150  Alloctr  152  Proc 2702 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 55

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 55: non-uniform partition
Routed  1/20 Partitions, Violations =   28
Routed  2/20 Partitions, Violations =   28
Routed  3/20 Partitions, Violations =   28
Routed  4/20 Partitions, Violations =   28
Routed  5/20 Partitions, Violations =   28
Routed  6/20 Partitions, Violations =   28
Routed  7/20 Partitions, Violations =   28
Routed  8/20 Partitions, Violations =   28
Routed  9/20 Partitions, Violations =   27
Routed  10/20 Partitions, Violations =  27
Routed  11/20 Partitions, Violations =  27
Routed  12/20 Partitions, Violations =  27
Routed  13/20 Partitions, Violations =  28
Routed  14/20 Partitions, Violations =  29
Routed  15/20 Partitions, Violations =  30
Routed  16/20 Partitions, Violations =  29
Routed  17/20 Partitions, Violations =  29
Routed  18/20 Partitions, Violations =  29
Routed  19/20 Partitions, Violations =  31
Routed  20/20 Partitions, Violations =  33

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      33
        @@@@ Total number of instance ports with antenna violations =   6

        Less than minimum edge length : 11
        Less than minimum width : 9
        Short : 13

[Iter 55] Elapsed real time: 0:00:05 
[Iter 55] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 55] Stage (MB): Used  134  Alloctr  132  Proc   11 
[Iter 55] Total (MB): Used  158  Alloctr  160  Proc 2702 

End DR iteration 55 with 20 parts

Start DR iteration 56: non-uniform partition
Routed  1/19 Partitions, Violations =   33
Routed  2/19 Partitions, Violations =   33
Routed  3/19 Partitions, Violations =   32
Routed  4/19 Partitions, Violations =   32
Routed  5/19 Partitions, Violations =   30
Routed  6/19 Partitions, Violations =   29
Routed  7/19 Partitions, Violations =   29
Routed  8/19 Partitions, Violations =   29
Routed  9/19 Partitions, Violations =   29
Routed  10/19 Partitions, Violations =  30
Routed  11/19 Partitions, Violations =  30
Routed  12/19 Partitions, Violations =  31
Routed  13/19 Partitions, Violations =  33
Routed  14/19 Partitions, Violations =  33
Routed  15/19 Partitions, Violations =  33
Routed  16/19 Partitions, Violations =  33
Routed  17/19 Partitions, Violations =  33
Routed  18/19 Partitions, Violations =  33
Routed  19/19 Partitions, Violations =  33

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      33
        @@@@ Total number of instance ports with antenna violations =   6

        Less than minimum edge length : 12
        Less than minimum width : 8
        Short : 13

[Iter 56] Elapsed real time: 0:00:06 
[Iter 56] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 56] Stage (MB): Used  134  Alloctr  132  Proc   11 
[Iter 56] Total (MB): Used  158  Alloctr  160  Proc 2702 

End DR iteration 56 with 19 parts

Start DR iteration 57: non-uniform partition
Routed  1/19 Partitions, Violations =   32
Routed  2/19 Partitions, Violations =   32
Routed  3/19 Partitions, Violations =   32
Routed  4/19 Partitions, Violations =   32
Routed  5/19 Partitions, Violations =   30
Routed  6/19 Partitions, Violations =   30
Routed  7/19 Partitions, Violations =   30
Routed  8/19 Partitions, Violations =   30
Routed  9/19 Partitions, Violations =   30
Routed  10/19 Partitions, Violations =  31
Routed  11/19 Partitions, Violations =  31
Routed  12/19 Partitions, Violations =  30
Routed  13/19 Partitions, Violations =  32
Routed  14/19 Partitions, Violations =  32
Routed  15/19 Partitions, Violations =  32
Routed  16/19 Partitions, Violations =  32
Routed  17/19 Partitions, Violations =  32
Routed  18/19 Partitions, Violations =  32
Routed  19/19 Partitions, Violations =  32

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      32
        @@@@ Total number of instance ports with antenna violations =   6

        Less than minimum edge length : 11
        Less than minimum width : 8
        Short : 13

[Iter 57] Elapsed real time: 0:00:07 
[Iter 57] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 57] Stage (MB): Used  134  Alloctr  132  Proc   11 
[Iter 57] Total (MB): Used  158  Alloctr  160  Proc 2702 

End DR iteration 57 with 19 parts

Start DR iteration 58: non-uniform partition
Routed  1/19 Partitions, Violations =   32
Routed  2/19 Partitions, Violations =   32
Routed  3/19 Partitions, Violations =   32
Routed  4/19 Partitions, Violations =   30
Routed  5/19 Partitions, Violations =   28
Routed  6/19 Partitions, Violations =   26
Routed  7/19 Partitions, Violations =   26
Routed  8/19 Partitions, Violations =   25
Routed  9/19 Partitions, Violations =   24
Routed  10/19 Partitions, Violations =  24
Routed  11/19 Partitions, Violations =  25
Routed  12/19 Partitions, Violations =  25
Routed  13/19 Partitions, Violations =  26
Routed  14/19 Partitions, Violations =  26
Routed  15/19 Partitions, Violations =  26
Routed  16/19 Partitions, Violations =  26
Routed  17/19 Partitions, Violations =  26
Routed  18/19 Partitions, Violations =  26
Routed  19/19 Partitions, Violations =  26

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      26
        @@@@ Total number of instance ports with antenna violations =   6

        Less than minimum edge length : 8
        Less than minimum width : 5
        Short : 13

[Iter 58] Elapsed real time: 0:00:08 
[Iter 58] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 58] Stage (MB): Used  134  Alloctr  132  Proc   11 
[Iter 58] Total (MB): Used  158  Alloctr  160  Proc 2702 

End DR iteration 58 with 19 parts

Start DR iteration 59: non-uniform partition
Routed  1/19 Partitions, Violations =   26
Routed  2/19 Partitions, Violations =   26
Routed  3/19 Partitions, Violations =   26
Routed  4/19 Partitions, Violations =   26
Routed  5/19 Partitions, Violations =   26
Routed  6/19 Partitions, Violations =   26
Routed  7/19 Partitions, Violations =   27
Routed  8/19 Partitions, Violations =   28
Routed  9/19 Partitions, Violations =   30
Routed  10/19 Partitions, Violations =  32
Routed  11/19 Partitions, Violations =  34
Routed  12/19 Partitions, Violations =  34
Routed  13/19 Partitions, Violations =  36
Routed  14/19 Partitions, Violations =  36
Routed  15/19 Partitions, Violations =  36
Routed  16/19 Partitions, Violations =  36
Routed  17/19 Partitions, Violations =  36
Routed  18/19 Partitions, Violations =  36
Routed  19/19 Partitions, Violations =  36

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      36
        @@@@ Total number of instance ports with antenna violations =   6

        Less than minimum edge length : 12
        Less than minimum width : 11
        Short : 13

[Iter 59] Elapsed real time: 0:00:09 
[Iter 59] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 59] Stage (MB): Used  134  Alloctr  132  Proc   11 
[Iter 59] Total (MB): Used  158  Alloctr  160  Proc 2702 

End DR iteration 59 with 19 parts

Start DR iteration 60: non-uniform partition
Routed  1/19 Partitions, Violations =   34
Routed  2/19 Partitions, Violations =   34
Routed  3/19 Partitions, Violations =   34
Routed  4/19 Partitions, Violations =   34
Routed  5/19 Partitions, Violations =   32
Routed  6/19 Partitions, Violations =   32
Routed  7/19 Partitions, Violations =   31
Routed  8/19 Partitions, Violations =   29
Routed  9/19 Partitions, Violations =   29
Routed  10/19 Partitions, Violations =  29
Routed  11/19 Partitions, Violations =  29
Routed  12/19 Partitions, Violations =  30
Routed  13/19 Partitions, Violations =  32
Routed  14/19 Partitions, Violations =  32
Routed  15/19 Partitions, Violations =  32
Routed  16/19 Partitions, Violations =  32
Routed  17/19 Partitions, Violations =  32
Routed  18/19 Partitions, Violations =  32
Routed  19/19 Partitions, Violations =  32

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      32
        @@@@ Total number of instance ports with antenna violations =   6

        Less than minimum edge length : 10
        Less than minimum width : 9
        Short : 13

[Iter 60] Elapsed real time: 0:00:10 
[Iter 60] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Iter 60] Stage (MB): Used  134  Alloctr  132  Proc   11 
[Iter 60] Total (MB): Used  158  Alloctr  160  Proc 2702 

End DR iteration 60 with 19 parts

Start DR iteration 61: non-uniform partition
Routed  1/19 Partitions, Violations =   31
Routed  2/19 Partitions, Violations =   29
Routed  3/19 Partitions, Violations =   28
Routed  4/19 Partitions, Violations =   28
Routed  5/19 Partitions, Violations =   26
Routed  6/19 Partitions, Violations =   26
Routed  7/19 Partitions, Violations =   26
Routed  8/19 Partitions, Violations =   26
Routed  9/19 Partitions, Violations =   26
Routed  10/19 Partitions, Violations =  26
Routed  11/19 Partitions, Violations =  26
Routed  12/19 Partitions, Violations =  27
Routed  13/19 Partitions, Violations =  29
Routed  14/19 Partitions, Violations =  29
Routed  15/19 Partitions, Violations =  29
Routed  16/19 Partitions, Violations =  29
Routed  17/19 Partitions, Violations =  29
Routed  18/19 Partitions, Violations =  29
Routed  19/19 Partitions, Violations =  29

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      29
        @@@@ Total number of instance ports with antenna violations =   6

        Less than minimum edge length : 10
        Less than minimum width : 6
        Short : 13

[Iter 61] Elapsed real time: 0:00:11 
[Iter 61] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 61] Stage (MB): Used  134  Alloctr  132  Proc   11 
[Iter 61] Total (MB): Used  158  Alloctr  160  Proc 2702 

End DR iteration 61 with 19 parts

Start DR iteration 62: non-uniform partition
Routed  1/19 Partitions, Violations =   29
Routed  2/19 Partitions, Violations =   28
Routed  3/19 Partitions, Violations =   27
Routed  4/19 Partitions, Violations =   25
Routed  5/19 Partitions, Violations =   25
Routed  6/19 Partitions, Violations =   25
Routed  7/19 Partitions, Violations =   25
Routed  8/19 Partitions, Violations =   26
Routed  9/19 Partitions, Violations =   27
Routed  10/19 Partitions, Violations =  28
Routed  11/19 Partitions, Violations =  29
Routed  12/19 Partitions, Violations =  31
Routed  13/19 Partitions, Violations =  33
Routed  14/19 Partitions, Violations =  33
Routed  15/19 Partitions, Violations =  33
Routed  16/19 Partitions, Violations =  33
Routed  17/19 Partitions, Violations =  33
Routed  18/19 Partitions, Violations =  33
Routed  19/19 Partitions, Violations =  33

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      33
        @@@@ Total number of instance ports with antenna violations =   6

        Less than minimum edge length : 12
        Less than minimum width : 8
        Short : 13

[Iter 62] Elapsed real time: 0:00:12 
[Iter 62] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 62] Stage (MB): Used  134  Alloctr  132  Proc   11 
[Iter 62] Total (MB): Used  158  Alloctr  160  Proc 2702 

End DR iteration 62 with 19 parts

Start DR iteration 63: non-uniform partition
Routed  1/19 Partitions, Violations =   33
Routed  2/19 Partitions, Violations =   31
Routed  3/19 Partitions, Violations =   30
Routed  4/19 Partitions, Violations =   30
Routed  5/19 Partitions, Violations =   29
Routed  6/19 Partitions, Violations =   27
Routed  7/19 Partitions, Violations =   27
Routed  8/19 Partitions, Violations =   27
Routed  9/19 Partitions, Violations =   26
Routed  10/19 Partitions, Violations =  26
Routed  11/19 Partitions, Violations =  27
Routed  12/19 Partitions, Violations =  28
Routed  13/19 Partitions, Violations =  30
Routed  14/19 Partitions, Violations =  30
Routed  15/19 Partitions, Violations =  30
Routed  16/19 Partitions, Violations =  30
Routed  17/19 Partitions, Violations =  30
Routed  18/19 Partitions, Violations =  30
Routed  19/19 Partitions, Violations =  30

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      30
        @@@@ Total number of instance ports with antenna violations =   6

        Less than minimum edge length : 10
        Less than minimum width : 7
        Short : 13

[Iter 63] Elapsed real time: 0:00:14 
[Iter 63] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 63] Stage (MB): Used  134  Alloctr  132  Proc   11 
[Iter 63] Total (MB): Used  158  Alloctr  160  Proc 2702 

End DR iteration 63 with 19 parts

        @@@@ Total nets not meeting constraints =       6

Stop DR since not converging

[DR] Elapsed real time: 0:00:14 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:14
[DR] Stage (MB): Used  118  Alloctr  115  Proc   11 
[DR] Total (MB): Used  142  Alloctr  143  Proc 2702 
[DR: Done] Elapsed real time: 0:00:14 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:14
[DR: Done] Stage (MB): Used  118  Alloctr  115  Proc   11 
[DR: Done] Total (MB): Used  142  Alloctr  143  Proc 2702 

DR finished with 1 open nets, of which 0 are frozen

DR finished with 30 violations and 6 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      30
        Less than minimum edge length : 10
        Less than minimum width : 7
        Short : 13



Total Wire Length =                    1233835 micron
Total Number of Contacts =             275793
Total Number of Wires =                225955
Total Number of PtConns =              3809
Total Number of Routed Wires =       225955
Total Routed Wire Length =           1233206 micron
Total Number of Routed Contacts =       275793
        Layer                M1 :      21053 micron
        Layer                M2 :     328104 micron
        Layer                M3 :     506327 micron
        Layer                M4 :     189824 micron
        Layer                B1 :     124084 micron
        Layer                B2 :      54864 micron
        Layer                EA :       9579 micron
        Layer                OA :          0 micron
        Layer                LB :          0 micron
        Via                via6 :        403
        Via            via6_1x2 :        220
        Via            via6_2x1 :         17
        Via                via5 :       2269
        Via            via5_2x1 :       2525
        Via            via5_1x2 :         18
        Via                via4 :        228
        Via            via4_2x1 :        547
        Via            via4_1x2 :       6173
        Via                via3 :        419
        Via            via3_2x1 :      26628
        Via       via3(rot)_2x1 :          2
        Via            via3_1x2 :       2205
        Via      via3v(rot)_2x1 :       1664
        Via           via3v_1x2 :          3
        Via      via3v(rot)_1x2 :          1
        Via                via2 :       1631
        Via               via2v :          1
        Via               via2h :          4
        Via        via2_fat_2x2 :          1
        Via   via2_fat(rot)_4x1 :          1
        Via            via2_1x2 :      91700
        Via       via2(rot)_2x1 :          7
        Via       via2(rot)_1x2 :          5
        Via            via2_2x1 :      19621
        Via           via2v_1x2 :        569
        Via      via2v(rot)_2x1 :        171
        Via      via2v(rot)_1x2 :         55
        Via           via2v_2x1 :          3
        Via                via1 :      18894
        Via           via1(rot) :       3430
        Via               via1v :      11239
        Via               via1h :       1980
        Via          via1h(rot) :      24030
        Via        via1_fat_1x4 :          1
        Via            via1_2x1 :       8677
        Via       via1(rot)_1x2 :       2624
        Via       via1(rot)_2x1 :         52
        Via            via1_1x2 :       7248
        Via           via1v_1x2 :      36004
        Via      via1v(rot)_2x1 :       1856
        Via      via1v(rot)_1x2 :       2431
        Via           via1v_2x1 :        236

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 76.60% (211265 / 275793 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59573   vias)
    Layer V2         = 98.56% (112133 / 113769  vias)
        Weight 1     = 98.56% (112133  vias)
        Un-optimized =  1.44% (1636    vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
        Weight 1     = 98.64% (30503   vias)
        Un-optimized =  1.36% (419     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
  Total double via conversion rate    = 76.60% (211265 / 275793 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
    Layer V2         = 98.56% (112133 / 113769  vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
    Layer YT         = 37.03% (237    / 640     vias)
 
  The optimized via conversion rate based on total routed via count = 76.60% (211265 / 275793 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59573   vias)
    Layer V2         = 98.56% (112133 / 113769  vias)
        Weight 1     = 98.56% (112133  vias)
        Un-optimized =  1.44% (1636    vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
        Weight 1     = 98.64% (30503   vias)
        Un-optimized =  1.36% (419     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 

Total number of nets = 33684
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 30
Total number of antenna violations = 6
Total number of voltage-area violations = no voltage-areas defined
SPCL ECO: Found 13 DRCs across 8 nets that will be rerouted.
Num of special eco nets = 8
[SPCL ECO: Init] Elapsed real time: 0:00:00 
[SPCL ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SPCL ECO: Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: Init] Total (MB): Used  142  Alloctr  143  Proc 2702 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  146  Alloctr  148  Proc 2702 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :        reserve_space       
-connect_within_pins_by_layer_name                      :        {{M1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :        reshield            
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Tech Data] Total (MB): Used  200  Alloctr  202  Proc 2702 
Net statistics:
Total number of nets     = 33684
Number of nets to route  = 8
Number of single or zero port nets = 7
Number of nets with min-layer-mode soft = 447
Number of nets with min-layer-mode soft-cost-medium = 447
Number of nets with max-layer-mode soft = 38
Number of nets with max-layer-mode soft-cost-medium = 38
Number of nets with max-layer-mode hard = 409
4 nets are partially connected,
 of which 4 are detail routed and 0 are global routed.
33668 nets are fully connected,
 of which 33668 are detail routed and 0 are global routed.
231 nets have non-default rule shield_65nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build All Nets] Total (MB): Used  211  Alloctr  213  Proc 2702 
Average gCell capacity  3.60     on layer (1)    M1
Average gCell capacity  5.20     on layer (2)    M2
Average gCell capacity  5.35     on layer (3)    M3
Average gCell capacity  5.30     on layer (4)    M4
Average gCell capacity  2.92     on layer (5)    B1
Average gCell capacity  2.64     on layer (6)    B2
Average gCell capacity  1.35     on layer (7)    EA
Average gCell capacity  0.59     on layer (8)    OA
Average gCell capacity  0.00     on layer (9)    LB
Average number of tracks per gCell 8.00  on layer (1)    M1
Average number of tracks per gCell 8.00  on layer (2)    M2
Average number of tracks per gCell 8.00  on layer (3)    M3
Average number of tracks per gCell 8.00  on layer (4)    M4
Average number of tracks per gCell 4.00  on layer (5)    B1
Average number of tracks per gCell 4.00  on layer (6)    B2
Average number of tracks per gCell 2.00  on layer (7)    EA
Average number of tracks per gCell 0.67  on layer (8)    OA
Average number of tracks per gCell 0.42  on layer (9)    LB
Number of gCells = 6890625
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   -2  Alloctr   13  Proc    0 
[End of Build Congestion map] Total (MB): Used  209  Alloctr  226  Proc 2702 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Build Data] Total (MB): Used  212  Alloctr  229  Proc 2702 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    3  Alloctr    2  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  212  Alloctr  229  Proc 2702 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  212  Alloctr  229  Proc 2702 
Initial. Routing result:
Initial. Both Dirs: Overflow =   312 Max = 4 GRCs =   246 (0.02%)
Initial. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. V routing: Overflow =   309 Max = 4 (GRCs =  5) GRCs =   243 (0.03%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   305 Max = 4 (GRCs =  5) GRCs =   239 (0.03%)
Initial. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
Initial. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. 1(12.5 %) of nets did not connect.
Initial. Total Wire Length = 2088.20
Initial. Layer M1 wire length = 251.90
Initial. Layer M2 wire length = 835.08
Initial. Layer M3 wire length = 998.02
Initial. Layer M4 wire length = 3.19
Initial. Layer B1 wire length = 0.00
Initial. Layer B2 wire length = 0.00
Initial. Layer EA wire length = 0.00
Initial. Layer OA wire length = 0.00
Initial. Layer LB wire length = 0.00
Initial. Total Number of Contacts = 38
Initial. Via via1 count = 9
Initial. Via via2 count = 27
Initial. Via via3 count = 2
Initial. Via via4 count = 0
Initial. Via via5 count = 0
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. Via viatop count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  212  Alloctr  229  Proc 2702 
phase1. Routing result:
phase1. Both Dirs: Overflow =   312 Max = 4 GRCs =   246 (0.02%)
phase1. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. V routing: Overflow =   309 Max = 4 (GRCs =  5) GRCs =   243 (0.03%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   305 Max = 4 (GRCs =  5) GRCs =   239 (0.03%)
phase1. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. 1(12.5 %) of nets did not connect.
phase1. Total Wire Length = 2089.80
phase1. Layer M1 wire length = 180.80
phase1. Layer M2 wire length = 834.27
phase1. Layer M3 wire length = 1071.54
phase1. Layer M4 wire length = 3.19
phase1. Layer B1 wire length = 0.00
phase1. Layer B2 wire length = 0.00
phase1. Layer EA wire length = 0.00
phase1. Layer OA wire length = 0.00
phase1. Layer LB wire length = 0.00
phase1. Total Number of Contacts = 37
phase1. Via via1 count = 7
phase1. Via via2 count = 28
phase1. Via via3 count = 2
phase1. Via via4 count = 0
phase1. Via via5 count = 0
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. Via viatop count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  212  Alloctr  229  Proc 2702 
phase2. Routing result:
phase2. Both Dirs: Overflow =   312 Max = 4 GRCs =   246 (0.02%)
phase2. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. V routing: Overflow =   309 Max = 4 (GRCs =  5) GRCs =   243 (0.03%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =   305 Max = 4 (GRCs =  5) GRCs =   239 (0.03%)
phase2. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase2. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. 1(12.5 %) of nets did not connect.
phase2. Total Wire Length = 2089.80
phase2. Layer M1 wire length = 180.80
phase2. Layer M2 wire length = 834.27
phase2. Layer M3 wire length = 1071.54
phase2. Layer M4 wire length = 3.19
phase2. Layer B1 wire length = 0.00
phase2. Layer B2 wire length = 0.00
phase2. Layer EA wire length = 0.00
phase2. Layer OA wire length = 0.00
phase2. Layer LB wire length = 0.00
phase2. Total Number of Contacts = 37
phase2. Via via1 count = 7
phase2. Via via2 count = 28
phase2. Via via3 count = 2
phase2. Via via4 count = 0
phase2. Via via5 count = 0
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. Via viatop count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  212  Alloctr  229  Proc 2702 

Congestion utilization per direction:
Average vertical track utilization   =  4.20 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization =  4.77 %
Peak    horizontal track utilization = 80.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -41  Alloctr  -55  Proc    0 
[GR: Done] Total (MB): Used  197  Alloctr  198  Proc 2702 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used   50  Alloctr   50  Proc    0 
[GR: Done] Total (MB): Used  197  Alloctr  198  Proc 2702 
Warning: Shape {1080060 1216660 1080160 1285685} on layer M2 is not on min manufacturing grid. Snap it to {1080060 1216660 1080160 1285690}. The shape belongs to Net: TIEHIMTR_U213_net. (ZRT-543)
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  147  Alloctr  148  Proc 2702 
[SPCL ECO: GR] Elapsed real time: 0:00:03 
[SPCL ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[SPCL ECO: GR] Stage (MB): Used    4  Alloctr    4  Proc    0 
[SPCL ECO: GR] Total (MB): Used  147  Alloctr  148  Proc 2702 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :        reserve_space       
-connect_within_pins_by_layer_name                      :        {{M1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :        reshield            
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used  147  Alloctr  148  Proc 2702 

Start initial assignment
Routed partition 1/7       
Routed partition 2/7       
Routed partition 3/7       
Routed partition 4/7       
Routed partition 5/7       
Routed partition 6/7       
Routed partition 7/7       

Number of wires with overlap after iteration 0 = 64 of 120


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    7 
[Track Assign: Iteration 0] Total (MB): Used  148  Alloctr  149  Proc 2710 

Reroute to fix overlaps
Routed partition 1/7       
Routed partition 2/7       
Routed partition 3/7       
Routed partition 4/7       
Routed partition 5/7       
Routed partition 6/7       
Routed partition 7/7       

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc    7 
[Track Assign: Iteration 1] Total (MB): Used  148  Alloctr  149  Proc 2710 

Number of wires with overlap after iteration 1 = 24 of 96


Wire length and via report:
---------------------------
Number of M1 wires: 1            CONT1: 0
Number of M2 wires: 52           via1: 7
Number of M3 wires: 41           via2: 47
Number of M4 wires: 2            via3: 4
Number of B1 wires: 0            via4: 0
Number of B2 wires: 0            via5: 0
Number of EA wires: 0            via6: 0
Number of OA wires: 0            via7: 0
Number of LB wires: 0            viatop: 0
Total number of wires: 96                vias: 58

Total M1 wire length: 180.8
Total M2 wire length: 837.2
Total M3 wire length: 1067.8
Total M4 wire length: 3.3
Total B1 wire length: 0.0
Total B2 wire length: 0.0
Total EA wire length: 0.0
Total OA wire length: 0.0
Total LB wire length: 0.0
Total wire length: 2089.1

Longest M1 wire length: 180.8
Longest M2 wire length: 128.3
Longest M3 wire length: 161.6
Longest M4 wire length: 2.8
Longest B1 wire length: 0.0
Longest B2 wire length: 0.0
Longest EA wire length: 0.0
Longest OA wire length: 0.0
Longest LB wire length: 0.0

Warning: Shape {243215 1288029 243315 1288260} on layer M2 is not on min manufacturing grid. Snap it to {243215 1288025 243315 1288260}. The shape belongs to Net: TIEHIMTR_U214_net. (ZRT-543)
Warning: Shape {1003215 1288029 1003315 1288260} on layer M2 is not on min manufacturing grid. Snap it to {1003215 1288025 1003315 1288260}. The shape belongs to Net: TIEHIMTR_U213_net. (ZRT-543)

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    7 
[Track Assign: Done] Total (MB): Used  143  Alloctr  144  Proc 2710 
[SPCL ECO: CDR] Elapsed real time: 0:00:04 
[SPCL ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[SPCL ECO: CDR] Stage (MB): Used    0  Alloctr    0  Proc    7 
[SPCL ECO: CDR] Total (MB): Used  143  Alloctr  144  Proc 2710 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :        reserve_space       
-connect_within_pins_by_layer_name                      :        {{M1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :        reshield            
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        true                
-antenna_fixing_preference                              :        use_diodes          
-default_gate_size                                      :        0.020000            
-diode_libcell_names                                    :        {{diode_cell_hd} }  
-insert_diodes_during_routing                           :        true                
-repair_shorts_over_macros_effort_level                 :        low                 
-use_default_width_for_min_area_min_len_stub            :        true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.

Begin ECO DRC check ...

Checked 1/484 Partitions, Violations =  30
Checked 19/484 Partitions, Violations = 30
Checked 38/484 Partitions, Violations = 32
Checked 57/484 Partitions, Violations = 32
Checked 76/484 Partitions, Violations = 40
Checked 95/484 Partitions, Violations = 40
Checked 114/484 Partitions, Violations =        40
Checked 133/484 Partitions, Violations =        40
Checked 152/484 Partitions, Violations =        40
Checked 171/484 Partitions, Violations =        40
Checked 190/484 Partitions, Violations =        47
Checked 209/484 Partitions, Violations =        64
Checked 228/484 Partitions, Violations =        64
Checked 247/484 Partitions, Violations =        69
Checked 266/484 Partitions, Violations =        69
Checked 285/484 Partitions, Violations =        69
Checked 304/484 Partitions, Violations =        69
Checked 323/484 Partitions, Violations =        69
Checked 342/484 Partitions, Violations =        69
Checked 361/484 Partitions, Violations =        69
Checked 380/484 Partitions, Violations =        69
Checked 399/484 Partitions, Violations =        69
Checked 418/484 Partitions, Violations =        69
Checked 437/484 Partitions, Violations =        69
Checked 456/484 Partitions, Violations =        85
Checked 475/484 Partitions, Violations =        86

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      86

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  159  Alloctr  160  Proc 2710 

Total Wire Length =                    1233835 micron
Total Number of Contacts =             275787
Total Number of Wires =                225966
Total Number of PtConns =              3806
Total Number of Routed Wires =       225966
Total Routed Wire Length =           1233206 micron
Total Number of Routed Contacts =       275787
        Layer                M1 :      21041 micron
        Layer                M2 :     328104 micron
        Layer                M3 :     506339 micron
        Layer                M4 :     189825 micron
        Layer                B1 :     124084 micron
        Layer                B2 :      54864 micron
        Layer                EA :       9579 micron
        Layer                OA :          0 micron
        Layer                LB :          0 micron
        Via                via6 :        403
        Via            via6_1x2 :        220
        Via            via6_2x1 :         17
        Via                via5 :       2269
        Via            via5_2x1 :       2525
        Via            via5_1x2 :         18
        Via                via4 :        228
        Via            via4_2x1 :        547
        Via            via4_1x2 :       6173
        Via                via3 :        419
        Via            via3_2x1 :      26628
        Via       via3(rot)_2x1 :          2
        Via            via3_1x2 :       2205
        Via      via3v(rot)_2x1 :       1664
        Via           via3v_1x2 :          3
        Via      via3v(rot)_1x2 :          1
        Via                via2 :       1628
        Via               via2h :          4
        Via        via2_fat_2x2 :          1
        Via   via2_fat(rot)_4x1 :          1
        Via            via2_1x2 :      91700
        Via       via2(rot)_2x1 :          7
        Via       via2(rot)_1x2 :          5
        Via            via2_2x1 :      19621
        Via           via2v_1x2 :        569
        Via      via2v(rot)_2x1 :        171
        Via      via2v(rot)_1x2 :         55
        Via           via2v_2x1 :          3
        Via                via1 :      18892
        Via           via1(rot) :       3430
        Via               via1v :      11239
        Via               via1h :       1980
        Via          via1h(rot) :      24030
        Via        via1_fat_1x4 :          1
        Via            via1_2x1 :       8677
        Via       via1(rot)_1x2 :       2624
        Via       via1(rot)_2x1 :         52
        Via            via1_1x2 :       7248
        Via           via1v_1x2 :      36004
        Via      via1v(rot)_2x1 :       1856
        Via      via1v(rot)_1x2 :       2431
        Via           via1v_2x1 :        236

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 76.60% (211265 / 275787 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59571   vias)
    Layer V2         = 98.57% (112133 / 113765  vias)
        Weight 1     = 98.57% (112133  vias)
        Un-optimized =  1.43% (1632    vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
        Weight 1     = 98.64% (30503   vias)
        Un-optimized =  1.36% (419     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
  Total double via conversion rate    = 76.60% (211265 / 275787 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
    Layer V2         = 98.57% (112133 / 113765  vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
    Layer YT         = 37.03% (237    / 640     vias)
 
  The optimized via conversion rate based on total routed via count = 76.60% (211265 / 275787 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59571   vias)
    Layer V2         = 98.57% (112133 / 113765  vias)
        Weight 1     = 98.57% (112133  vias)
        Un-optimized =  1.43% (1632    vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
        Weight 1     = 98.64% (30503   vias)
        Un-optimized =  1.36% (419     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  159  Alloctr  161  Proc 2710 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 0: non-uniform partition
Routed  1/20 Partitions, Violations =   76
Routed  2/20 Partitions, Violations =   69
Routed  3/20 Partitions, Violations =   62
Routed  4/20 Partitions, Violations =   54
Routed  5/20 Partitions, Violations =   47
Routed  6/20 Partitions, Violations =   42
Routed  7/20 Partitions, Violations =   39
Routed  8/20 Partitions, Violations =   39
Routed  9/20 Partitions, Violations =   39
Routed  10/20 Partitions, Violations =  39
Routed  11/20 Partitions, Violations =  39
Routed  12/20 Partitions, Violations =  39
Routed  13/20 Partitions, Violations =  40
Routed  14/20 Partitions, Violations =  39
Routed  15/20 Partitions, Violations =  40
Routed  16/20 Partitions, Violations =  38
Routed  17/20 Partitions, Violations =  36
Routed  18/20 Partitions, Violations =  35
Routed  19/20 Partitions, Violations =  33
Routed  20/20 Partitions, Violations =  32

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      32
        @@@@ Total number of instance ports with antenna violations =   2

        Less than minimum edge length : 10
        Less than minimum width : 9
        Short : 13

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used  159  Alloctr  161  Proc 2710 

End DR iteration 0 with 20 parts

Start DR iteration 1: non-uniform partition
Routed  1/14 Partitions, Violations =   32
Routed  2/14 Partitions, Violations =   31
Routed  3/14 Partitions, Violations =   31
Routed  4/14 Partitions, Violations =   31
Routed  5/14 Partitions, Violations =   30
Routed  6/14 Partitions, Violations =   30
Routed  7/14 Partitions, Violations =   30
Routed  8/14 Partitions, Violations =   30
Routed  9/14 Partitions, Violations =   30
Routed  10/14 Partitions, Violations =  30
Routed  11/14 Partitions, Violations =  33
Routed  12/14 Partitions, Violations =  35
Routed  13/14 Partitions, Violations =  35
Routed  14/14 Partitions, Violations =  35

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      35
        @@@@ Total number of instance ports with antenna violations =   1

        Less than minimum area : 1
        Less than minimum edge length : 12
        Less than minimum width : 9
        Short : 13

[Iter 1] Elapsed real time: 0:00:01 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 1] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used  159  Alloctr  161  Proc 2710 

End DR iteration 1 with 14 parts

Start DR iteration 2: non-uniform partition
Routed  1/14 Partitions, Violations =   35
Routed  2/14 Partitions, Violations =   33
Routed  3/14 Partitions, Violations =   32
Routed  4/14 Partitions, Violations =   31
Routed  5/14 Partitions, Violations =   29
Routed  6/14 Partitions, Violations =   28
Routed  7/14 Partitions, Violations =   28
Routed  8/14 Partitions, Violations =   27
Routed  9/14 Partitions, Violations =   26
Routed  10/14 Partitions, Violations =  26
Routed  11/14 Partitions, Violations =  26
Routed  12/14 Partitions, Violations =  27
Routed  13/14 Partitions, Violations =  29
Routed  14/14 Partitions, Violations =  29

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      29
        @@@@ Total number of instance ports with antenna violations =   1

        Less than minimum edge length : 11
        Less than minimum width : 5
        Short : 13

[Iter 2] Elapsed real time: 0:00:01 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 2] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 2] Total (MB): Used  159  Alloctr  161  Proc 2710 

End DR iteration 2 with 14 parts

Start DR iteration 3: non-uniform partition
Routed  1/14 Partitions, Violations =   29
Routed  2/14 Partitions, Violations =   29
Routed  3/14 Partitions, Violations =   29
Routed  4/14 Partitions, Violations =   28
Routed  5/14 Partitions, Violations =   26
Routed  6/14 Partitions, Violations =   45
Routed  7/14 Partitions, Violations =   46
Routed  8/14 Partitions, Violations =   46
Routed  9/14 Partitions, Violations =   46
Routed  10/14 Partitions, Violations =  47
Routed  11/14 Partitions, Violations =  46
Routed  12/14 Partitions, Violations =  48
Routed  13/14 Partitions, Violations =  50
Routed  14/14 Partitions, Violations =  50

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      50
        @@@@ Total number of instance ports with antenna violations =   1

        Less than minimum edge length : 11
        Less than minimum width : 8
        Short : 13
        Internal-only types : 18

[Iter 3] Elapsed real time: 0:00:01 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 3] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 3] Total (MB): Used  159  Alloctr  161  Proc 2710 

End DR iteration 3 with 14 parts

Start DR iteration 4: non-uniform partition
Routed  1/15 Partitions, Violations =   49
Routed  2/15 Partitions, Violations =   47
Routed  3/15 Partitions, Violations =   46
Routed  4/15 Partitions, Violations =   45
Routed  5/15 Partitions, Violations =   44
Routed  6/15 Partitions, Violations =   44
Routed  7/15 Partitions, Violations =   43
Routed  8/15 Partitions, Violations =   43
Routed  9/15 Partitions, Violations =   25
Routed  10/15 Partitions, Violations =  25
Routed  11/15 Partitions, Violations =  26
Routed  12/15 Partitions, Violations =  27
Routed  13/15 Partitions, Violations =  28
Routed  14/15 Partitions, Violations =  28
Routed  15/15 Partitions, Violations =  28

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      28
        @@@@ Total number of instance ports with antenna violations =   1

        Less than minimum edge length : 11
        Less than minimum width : 4
        Short : 13

[Iter 4] Elapsed real time: 0:00:02 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 4] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 4] Total (MB): Used  159  Alloctr  161  Proc 2710 

End DR iteration 4 with 15 parts

Start DR iteration 5: non-uniform partition
Routed  1/14 Partitions, Violations =   26
Routed  2/14 Partitions, Violations =   25
Routed  3/14 Partitions, Violations =   25
Routed  4/14 Partitions, Violations =   25
Routed  5/14 Partitions, Violations =   25
Routed  6/14 Partitions, Violations =   25
Routed  7/14 Partitions, Violations =   25
Routed  8/14 Partitions, Violations =   26
Routed  9/14 Partitions, Violations =   27
Routed  10/14 Partitions, Violations =  27
Routed  11/14 Partitions, Violations =  26
Routed  12/14 Partitions, Violations =  26
Routed  13/14 Partitions, Violations =  28
Routed  14/14 Partitions, Violations =  28

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      28
        @@@@ Total number of instance ports with antenna violations =   1

        Less than minimum edge length : 10
        Less than minimum width : 5
        Short : 13

[Iter 5] Elapsed real time: 0:00:02 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 5] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 5] Total (MB): Used  159  Alloctr  161  Proc 2710 

End DR iteration 5 with 14 parts

        @@@@ Total nets not meeting constraints =       1

Stop DR since reached max number of iterations


Nets that have been changed:
Net 1 = TIEHIMTR_U210_net
Net 2 = TIEHIMTR_U211_net
Net 3 = TIEHIMTR_U212_net
Net 4 = TIEHIMTR_U213_net
Net 5 = TIEHIMTR_U214_net
Net 6 = TIEHIMTR_U205_net
Net 7 = TIEHIMTR_U206_net
Net 8 = TIEHIMTR_U208_net
Total number of changed nets = 8 (out of 33684)

[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  143  Alloctr  144  Proc 2710 
[SPCL ECO: DR] Elapsed real time: 0:00:06 
[SPCL ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[SPCL ECO: DR] Stage (MB): Used    0  Alloctr    0  Proc    7 
[SPCL ECO: DR] Total (MB): Used  143  Alloctr  144  Proc 2710 

SPCL ECO Route finished with 1 open nets, of which 0 are frozen

SPCL ECO Route finished with 28 violations and 1 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      28
        Less than minimum edge length : 10
        Less than minimum width : 5
        Short : 13



Total Wire Length =                    1233834 micron
Total Number of Contacts =             275792
Total Number of Wires =                225981
Total Number of PtConns =              3807
Total Number of Routed Wires =       225981
Total Routed Wire Length =           1233204 micron
Total Number of Routed Contacts =       275792
        Layer                M1 :      21053 micron
        Layer                M2 :     328108 micron
        Layer                M3 :     506322 micron
        Layer                M4 :     189824 micron
        Layer                B1 :     124084 micron
        Layer                B2 :      54864 micron
        Layer                EA :       9579 micron
        Layer                OA :          0 micron
        Layer                LB :          0 micron
        Via                via6 :        403
        Via            via6_1x2 :        220
        Via            via6_2x1 :         17
        Via                via5 :       2269
        Via            via5_2x1 :       2525
        Via            via5_1x2 :         18
        Via                via4 :        228
        Via            via4_2x1 :        547
        Via            via4_1x2 :       6173
        Via                via3 :        419
        Via            via3_2x1 :      26628
        Via       via3(rot)_2x1 :          2
        Via            via3_1x2 :       2205
        Via      via3v(rot)_2x1 :       1664
        Via           via3v_1x2 :          3
        Via      via3v(rot)_1x2 :          1
        Via                via2 :       1629
        Via               via2v :          1
        Via               via2h :          5
        Via        via2_fat_2x2 :          1
        Via   via2_fat(rot)_4x1 :          1
        Via            via2_1x2 :      91700
        Via       via2(rot)_2x1 :          7
        Via       via2(rot)_1x2 :          5
        Via            via2_2x1 :      19621
        Via           via2v_1x2 :        569
        Via      via2v(rot)_2x1 :        171
        Via      via2v(rot)_1x2 :         55
        Via           via2v_2x1 :          3
        Via                via1 :      18894
        Via           via1(rot) :       3430
        Via               via1v :      11239
        Via               via1h :       1980
        Via          via1h(rot) :      24030
        Via        via1_fat_1x4 :          1
        Via            via1_2x1 :       8677
        Via       via1(rot)_1x2 :       2624
        Via       via1(rot)_2x1 :         52
        Via            via1_1x2 :       7248
        Via           via1v_1x2 :      36004
        Via      via1v(rot)_2x1 :       1856
        Via      via1v(rot)_1x2 :       2431
        Via           via1v_2x1 :        236

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 76.60% (211265 / 275792 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59573   vias)
    Layer V2         = 98.56% (112133 / 113768  vias)
        Weight 1     = 98.56% (112133  vias)
        Un-optimized =  1.44% (1635    vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
        Weight 1     = 98.64% (30503   vias)
        Un-optimized =  1.36% (419     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
  Total double via conversion rate    = 76.60% (211265 / 275792 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
    Layer V2         = 98.56% (112133 / 113768  vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
    Layer YT         = 37.03% (237    / 640     vias)
 
  The optimized via conversion rate based on total routed via count = 76.60% (211265 / 275792 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59573   vias)
    Layer V2         = 98.56% (112133 / 113768  vias)
        Weight 1     = 98.56% (112133  vias)
        Un-optimized =  1.44% (1635    vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
        Weight 1     = 98.64% (30503   vias)
        Un-optimized =  1.36% (419     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 

Total number of nets = 33684
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 28
Total number of antenna violations = 1
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1233834 micron
Total Number of Contacts =             275792
Total Number of Wires =                225981
Total Number of PtConns =              3807
Total Number of Routed Wires =       225981
Total Routed Wire Length =           1233204 micron
Total Number of Routed Contacts =       275792
        Layer                M1 :      21053 micron
        Layer                M2 :     328108 micron
        Layer                M3 :     506322 micron
        Layer                M4 :     189824 micron
        Layer                B1 :     124084 micron
        Layer                B2 :      54864 micron
        Layer                EA :       9579 micron
        Layer                OA :          0 micron
        Layer                LB :          0 micron
        Via                via6 :        403
        Via            via6_1x2 :        220
        Via            via6_2x1 :         17
        Via                via5 :       2269
        Via            via5_2x1 :       2525
        Via            via5_1x2 :         18
        Via                via4 :        228
        Via            via4_2x1 :        547
        Via            via4_1x2 :       6173
        Via                via3 :        419
        Via            via3_2x1 :      26628
        Via       via3(rot)_2x1 :          2
        Via            via3_1x2 :       2205
        Via      via3v(rot)_2x1 :       1664
        Via           via3v_1x2 :          3
        Via      via3v(rot)_1x2 :          1
        Via                via2 :       1629
        Via               via2v :          1
        Via               via2h :          5
        Via        via2_fat_2x2 :          1
        Via   via2_fat(rot)_4x1 :          1
        Via            via2_1x2 :      91700
        Via       via2(rot)_2x1 :          7
        Via       via2(rot)_1x2 :          5
        Via            via2_2x1 :      19621
        Via           via2v_1x2 :        569
        Via      via2v(rot)_2x1 :        171
        Via      via2v(rot)_1x2 :         55
        Via           via2v_2x1 :          3
        Via                via1 :      18894
        Via           via1(rot) :       3430
        Via               via1v :      11239
        Via               via1h :       1980
        Via          via1h(rot) :      24030
        Via        via1_fat_1x4 :          1
        Via            via1_2x1 :       8677
        Via       via1(rot)_1x2 :       2624
        Via       via1(rot)_2x1 :         52
        Via            via1_1x2 :       7248
        Via           via1v_1x2 :      36004
        Via      via1v(rot)_2x1 :       1856
        Via      via1v(rot)_1x2 :       2431
        Via           via1v_2x1 :        236

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 76.60% (211265 / 275792 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59573   vias)
    Layer V2         = 98.56% (112133 / 113768  vias)
        Weight 1     = 98.56% (112133  vias)
        Un-optimized =  1.44% (1635    vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
        Weight 1     = 98.64% (30503   vias)
        Un-optimized =  1.36% (419     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
  Total double via conversion rate    = 76.60% (211265 / 275792 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
    Layer V2         = 98.56% (112133 / 113768  vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
    Layer YT         = 37.03% (237    / 640     vias)
 
  The optimized via conversion rate based on total routed via count = 76.60% (211265 / 275792 vias)
 
    Layer V1         = 49.81% (59129  / 118702  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59573   vias)
    Layer V2         = 98.56% (112133 / 113768  vias)
        Weight 1     = 98.56% (112133  vias)
        Un-optimized =  1.44% (1635    vias)
    Layer V3         = 98.64% (30503  / 30922   vias)
        Weight 1     = 98.64% (30503   vias)
        Un-optimized =  1.36% (419     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
[SPCL ECO: End] Elapsed real time: 0:00:06 
[SPCL ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[SPCL ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    7 
[SPCL ECO: End] Total (MB): Used  143  Alloctr  144  Proc 2710 
Special ECO iteration 1 ended with 13 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Information: connected 0 power ports and 0 ground ports
Information: connected 0 power ports and 0 ground ports
reconnected total 0 tie highs and 0 tie lows
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named khu_sensor_pad. (UIG-5)
SEC_INFO: CEL was saved. You can open CEL with read_only !!

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is -40/-40(from scenario func1_bst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00044 0.00044 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00011 0.00011 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer OA : 6e-06 6e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Res for layer LB : 8.9e-06 8.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0018 0.0018 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Vertical Res : 0.0016 0.0016 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
        Scenario            : func1_bst
        Parasitic source    : LPE
        Parasitic mode      : RealRC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/-40
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Current scenario is: func1_bst
Information: Timer is not in zero interconnect delay mode. (TIM-176)
***********************************************
Report          : create_qor_snapshot (08_chip_finish)
Design          : khu_sensor_pad
Version         : N-2017.09
Date            : Thu Nov 19 20:53:19 2020
Time unit       : 1.0e-09 Second(ns)
Capacitance unit: 1.0e-12 Farad(pF)
Voltage unit    : 1 Volt
Power unit      : 1.0e-03 Watt(mW)
Location        : /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/snapshot
***********************************************
No. of scenario = 2
s1 = func1_wst
s2 = func1_bst
------------------------------------------------------------------------
WNS of each timing group:                       s1        s2 
------------------------------------------------------------------------
clk_half                                         -    4.1535 
**clock_gating_default**                         -    3.2816 
REGIN                                            -    3.9802 
REGOUT                                           -    3.2937 
clk                                              -    2.9788 
------------------------------------------------------------------------
Setup WNS:                                       -    2.9788     -0.0000 
Setup TNS:                                       -       0.0     -0.0000
Number of setup violations:                      -         0           0 
Hold WNS:                                        -   -0.0633     -0.0633 
Hold TNS:                                        -   -4.3965     -4.3965 
Number of hold violations:                       -       382         382 
Number of max trans violations:                  -         0           0 
Number of max cap violations:                    -         0           0 
Number of min pulse width violations:            -         0           0 
Route drc violations:                                                 29
------------------------------------------------------------------------
Area:                                                             128840
Cell count:                                                        31612
Buf/inv cell count:                                                 6917
Std cell utilization:                                             12.04%
CPU/ELAPSE(hr):                                                0.22/0.55
Mem(Mb):                                                            1015
Host name:                                           vlsi-dist.khu.ac.kr
------------------------------------------------------------------------
Histogram:             s1   s2 
------------------------------------------------------------------------
Max violations:         0    0 
   above ~ -0.7  ---    0    0 
    -0.6 ~ -0.7  ---    0    0 
    -0.5 ~ -0.6  ---    0    0 
    -0.4 ~ -0.5  ---    0    0 
    -0.3 ~ -0.4  ---    0    0 
    -0.2 ~ -0.3  ---    0    0 
    -0.1 ~ -0.2  ---    0    0 
       0 ~ -0.1  ---    0    0 
------------------------------------------------------------------------
Min violations:         0  382 
  -0.06 ~ above  ---    0    1 
  -0.05 ~ -0.06  ---    0    0 
  -0.04 ~ -0.05  ---    0    0 
  -0.03 ~ -0.04  ---    0    7 
  -0.02 ~ -0.03  ---    0   47 
  -0.01 ~ -0.02  ---    0  143 
      0 ~ -0.01  ---    0  184 
------------------------------------------------------------------------
Current scenario is: func1_bst
Snapshot (08_chip_finish) is created and stored under "/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/snapshot" directory
Information: Scenario funccts_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst func1_bst funccts_wst
Version: N-2017.09
Date   : Thu Nov 19 20:53:19 2020
****************************************



  Scenario 'func1_bst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            32.0000
  Critical Path Length:        1.7395
  Critical Path Slack:         3.2816
  Critical Path Clk Period:    5.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.0150
  Total Hold Violation:       -0.0178
  No. of Hold Violations:      2.0000
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             6.0000
  Critical Path Length:        0.7665
  Critical Path Slack:         3.9802
  Critical Path Clk Period:    5.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             1.0000
  Critical Path Length:        1.3903
  Critical Path Slack:         3.2937
  Critical Path Clk Period:    5.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            40.0000
  Critical Path Length:        2.1386
  Critical Path Slack:         2.9788
  Critical Path Clk Period:    5.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.0633
  Total Hold Violation:       -4.3370
  No. of Hold Violations:    376.0000
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             5.0000
  Critical Path Length:        0.7948
  Critical Path Slack:         4.1535
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.0157
  Total Hold Violation:       -0.0417
  No. of Hold Violations:      4.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        294
  Hierarchical Port Count:       6271
  Leaf Cell Count:              31612
  Buf/Inv Cell Count:            6917
  Buf Cell Count:                2354
  Inv Cell Count:                4563
  CT Buf/Inv Cell Count:          267
  Combinational Cell Count:     26208
  Sequential Cell Count:         5404
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      82427.8396
  Noncombinational Area:   46412.1604
  Buf/Inv Area:            12543.6800
  Total Buffer Area:        4786.2400
  Total Inverter Area:      7757.4400
  Macro/Black Box Area:        0.0000
  Net Area:                    0.0000
  Net XLength        :    655450.0000
  Net YLength        :    558477.9375
  -----------------------------------
  Cell Area:              128840.0000
  Design Area:            128840.0000
  Net Length        :    1213928.0000


  Design Rules
  -----------------------------------
  Total Number of Nets:         34060
  Nets With Violations:             7
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Net Length Violations:        7
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            442.4248
  -----------------------------------------
  Overall Compile Time:            450.6486
  Overall Compile Wall Clock Time: 453.4773

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Scenario: func1_bst   WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Scenario: func1_bst  (Hold)  WNS: 0.0633  TNS: 4.3965  Number of Violating Paths: 382  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.0633  TNS: 4.3965  Number of Violating Paths: 382  (with Crosstalk delta delays)

  --------------------------------------------------------------------


1
 
****************************************
Report : design
        -physical
Design : khu_sensor_pad
Version: N-2017.09
Date   : Thu Nov 19 20:53:19 2020
****************************************

        Scenario            : func1_bst
        Parasitic source    : LPE
        Parasitic mode      : RealRC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/-40
****************************** P&R Summary ********************************
Date : Thu Nov 19 20:53:19 2020
Machine Host Name: vlsi-dist.khu.ac.kr
Working Directory: /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis
Library Name:      khu_sensor_pad_08_chip_finish
Cell Name:         khu_sensor_pad.CEL;1
Design Statistics:
    Number of Module Cells:        38681
    Number of Pins:                189783
    Number of IO Pad Cells:        56
    Number of IO Pins:             13
    Number of Nets:                33684
    Average Pins Per Net (Signal): 3.19275

Chip Utilization:
    Total Std Cell Area:           128840.00
    Total Pad Cell Area:           376225.63
    Core Size:     width 1035.00, height 1033.60; area 1069776.00
    Pad Core Size: width 1176.00, height 1176.00; area 1382976.00
    Chip Size:     width 1400.00, height 1400.00; area 1960000.00
    Std cells utilization:         12.04% 
    Cell/Core Ratio:               12.04%
    Cell/Chip Ratio:               25.77%
    Number of Cell Rows:            646

Master Instantiation:
        MasterName      Type    InstCount
        =================================
        FILLTIEMTR      STD     7125
        DFFRQX1MTR      STD     2666
        INVX1MTR        STD     2517
        BUFX2MTR        STD     1809
        DFFQX1MTR       STD     1804
        NAND2X1MTR      STD     1433
        AOI222X1MTR     STD     1045
        AOI22X1MTR      STD     1042
        XOR2X1MTR       STD     880
        NOR2X1MTR       STD     860
        OAI21X1MTR      STD     787
        INVX2MTR        STD     779
        ADDHX1MTR       STD     578
        INVX20MTR       STD     549
        OAI21X2MTR      STD     478
        ADDFHX4MTR      STD     427
        AOI21X1MTR      STD     370
        AO22X1MTR       STD     367
        CLKNAND2X2MTR   STD     341
        AND2X1MTR       STD     328
        ADDFX1MTR       STD     316
        ADDFX2MTR       STD     310
        NAND4X1MTR      STD     309
        AOI32X1MTR      STD     290
        NOR2BX1MTR      STD     289
        NAND2X2MTR      STD     285
        XOR2X8MTR       STD     274
        OAI21X6MTR      STD     267
        NOR4X1MTR       STD     265
        NAND2BX1MTR     STD     257
        OAI211X1MTR     STD     253
        XNOR2X1MTR      STD     252
        OAI2BB2X1MTR    STD     234
        DFFHQX4MTR      STD     234
        OAI21X4MTR      STD     232
        NOR3X1MTR       STD     226
        XOR2X4MTR       STD     224
        TIEHIMTR        STD     215
        NOR2X2MTR       STD     208
        AO2B2X1MTR      STD     201
        NAND3X1MTR      STD     201
        TIELOMTR        STD     199
        TLATNTSCAX2MTR  STD     175
        DFFSX1MTR       STD     174
        OAI22X1MTR      STD     171
        OAI221X1MTR     STD     166
        NOR4BX1MTR      STD     165
        OAI2B1X1MTR     STD     162
        XOR2X2MTR       STD     156
        NOR2X4MTR       STD     149
        OAI21X3MTR      STD     146
        BUFX20MTR       STD     140
        CLKOR2X1MTR     STD     136
        AOI31X1MTR      STD     129
        OAI31X1MTR      STD     124
        OAI32X1MTR      STD     124
        AOI211X1MTR     STD     119
        AOI21X2MTR      STD     108
        AOI222X2MTR     STD     106
        INVX4MTR        STD     105
        NOR2X8MTR       STD     104
        ADDFHX8MTR      STD     102
        AND4X1MTR       STD     100
        OAI2BB1X1MTR    STD     93
        INVX8MTR        STD     91
        XNOR2X4MTR      STD     91
        OAI2B11X1MTR    STD     88
        INVX16MTR       STD     86
        AOI2BB2X1MTR    STD     82
        DFFHQX8MTR      STD     79
        CLKINVX4MTR     STD     75
        INVX12MTR       STD     74
        ADDHX4MTR       STD     71
        AO2B2BX1MTR     STD     70
        BUFX4MTR        STD     67
        NAND2X4MTR      STD     66
        CLKBUFX6MTR     STD     66
        CLKXOR2X12MTR   STD     64
        OAI2B2X1MTR     STD     63
        NOR2X6MTR       STD     61
        AOI21X6MTR      STD     59
        INVX6MTR        STD     59
        OR4X1MTR        STD     58
        ADDFHX1MTR      STD     58
        CLKNAND2X4MTR   STD     57
        NAND3BX1MTR     STD     55
        BUFX16MTR       STD     53
        DFFQX4MTR       STD     52
        XOR2X3MTR       STD     51
        NAND4BX1MTR     STD     50
        AOI2B1X1MTR     STD     50
        AND2X2MTR       STD     50
        XNOR2X2MTR      STD     50
        AOI22X2MTR      STD     46
        OR2X2MTR        STD     45
        NAND4X2MTR      STD     42
        XNOR2X8MTR      STD     42
        DFFQNX1MTR      STD     39
        AO21X1MTR       STD     39
        ADDFHX2MTR      STD     37
        AOI21X4MTR      STD     36
        CLKBUFX8MTR     STD     36
        NOR3BX1MTR      STD     35
        AOI21X8MTR      STD     35
        NAND2X6MTR      STD     35
        DFFRQX4MTR      STD     35
        CLKXOR2X8MTR    STD     35
        INVX18MTR       STD     34
        DFFTRX1MTR      STD     33
        INVX5MTR        STD     33
        OAI21X8MTR      STD     33
        INVX14MTR       STD     31
        BUFX14MTR       STD     30
        INVX10MTR       STD     29
        BUFX10MTR       STD     26
        OAI221X2MTR     STD     26
        NOR2BX8MTR      STD     25
        INVX32MTR       STD     25
        AND3X1MTR       STD     24
        NAND3X2MTR      STD     24
        NAND2BX8MTR     STD     24
        OR3X1MTR        STD     22
        NOR2X3MTR       STD     22
        OAI2B1X2MTR     STD     21
        NOR2X5MTR       STD     21
        CLKBUFX12MTR    STD     21
        AOI21BX1MTR     STD     20
        OR2X4MTR        STD     20
        OAI2BB2X2MTR    STD     20
        NAND2X5MTR      STD     19
        CLKNAND2X8MTR   STD     19
        CLKXOR2X4MTR    STD     19
        OAI21BX1MTR     STD     18
        NAND2BX2MTR     STD     18
        BUFX18MTR       STD     18
        CLKXOR2X16MTR   STD     18
        NOR4BBX1MTR     STD     17
        XOR3X1MTR       STD     17
        OAI2B2X4MTR     STD     17
        BUFX32MTR       STD     17
        DFFRHQX8MTR     STD     16
        BUFX12MTR       STD     16
        NOR2BX4MTR      STD     16
        ADDHX2MTR       STD     16
        DFFHQX2MTR      STD     16
        AND3X12MTR      STD     16
        AOI221X1MTR     STD     15
        OAI222X1MTR     STD     15
        NOR2BX2MTR      STD     15
        INVX3MTR        STD     15
        AND3X8MTR       STD     15
        AOI22X4MTR      STD     15
        NAND2X3MTR      STD     14
        NAND2X8MTR      STD     14
        DFFSQX2MTR      STD     13
        NOR2X12MTR      STD     13
        INVX24MTR       STD     13
        NOR3X2MTR       STD     12
        AOI32X2MTR      STD     12
        OAI2B2X2MTR     STD     12
        CLKINVX12MTR    STD     12
        OA21X4MTR       STD     12
        CLKXOR2X2MTR    STD     11
        NOR4X2MTR       STD     11
        BUFX8MTR        STD     11
        CLKBUFX4MTR     STD     11
        DFFRHQX4MTR     STD     11
        CLKINVX16MTR    STD     11
        AOI2BB1X4MTR    STD     11
        NAND2BX12MTR    STD     11
        AOI2BB1X1MTR    STD     10
        CLKAND2X2MTR    STD     10
        CLKINVX8MTR     STD     10
        OAI21BX2MTR     STD     10
        OAI21BX4MTR     STD     9
        OAI31X2MTR      STD     9
        NAND2X12MTR     STD     9
        DFFSQX1MTR      STD     8
        DLY4X1MTR       STD     8
        OR2X1MTR        STD     8
        DFFSHQX1MTR     STD     8
        MXI2X1MTR       STD     8
        CLKBUFX16MTR    STD     8
        AOI222X4MTR     STD     8
        OA21X2MTR       STD     8
        OA21X1MTR       STD     7
        BUFX5MTR        STD     7
        OAI32X2MTR      STD     7
        OAI2BB2X4MTR    STD     7
        CLKOR2X4MTR     STD     7
        OA21X8MTR       STD     7
        OR2X8MTR        STD     7
        XNOR3X1MTR      STD     6
        NOR3X4MTR       STD     6
        CLKNAND2X12MTR  STD     6
        NAND3BX2MTR     STD     6
        AND2X4MTR       STD     6
        DFFSX2MTR       STD     6
        DFFSHQX8MTR     STD     6
        CLKINVX20MTR    STD     6
        AO21X8MTR       STD     6
        NAND3X8MTR      STD     6
        DFFQX2MTR       STD     5
        AOI21X3MTR      STD     5
        NOR3X6MTR       STD     5
        NOR4X4MTR       STD     5
        OAI2B1X4MTR     STD     5
        DFFHQNX8MTR     STD     5
        CLKINVX6MTR     STD     5
        NAND2BX4MTR     STD     4
        BUFX3MTR        STD     4
        OAI22X4MTR      STD     4
        NAND4BX2MTR     STD     4
        AND3X4MTR       STD     4
        AOI31X2MTR      STD     4
        DFFHX4MTR       STD     4
        DFFHQNX4MTR     STD     4
        DFFTRX4MTR      STD     4
        AND2X8MTR       STD     4
        AND3X2MTR       STD     3
        AO21X4MTR       STD     3
        AND3X6MTR       STD     3
        NOR3X8MTR       STD     3
        DFFHX8MTR       STD     3
        OAI21BX8MTR     STD     3
        NOR2BX12MTR     STD     3
        OR2X6MTR        STD     3
        OAI2B1X8MTR     STD     3
        CLKAND2X4MTR    STD     3
        NAND4BBX1MTR    STD     2
        OAI33X1MTR      STD     2
        BUFX6MTR        STD     2
        NAND3X4MTR      STD     2
        OAI2B11X2MTR    STD     2
        OAI2BB1X2MTR    STD     2
        CLKOR2X6MTR     STD     2
        NAND4X4MTR      STD     2
        CLKINVX40MTR    STD     2
        CLKBUFX20MTR    STD     2
        BUFX24MTR       STD     2
        OAI211X2MTR     STD     2
        AND2X12MTR      STD     2
        OA22X4MTR       STD     2
        AO2B2X4MTR      STD     2
        CLKOR2X8MTR     STD     2
        DFFRHQX2MTR     STD     2
        OAI2BB1X4MTR    STD     2
        CLKNAND2X16MTR  STD     2
        OR2X12MTR       STD     1
        AOI33X1MTR      STD     1
        CLKOR2X2MTR     STD     1
        AO21X2MTR       STD     1
        AOI211X2MTR     STD     1
        CLKINVX32MTR    STD     1
        AOI221X2MTR     STD     1
        NOR4BX2MTR      STD     1
        AOI2BB2X8MTR    STD     1
        AO22X8MTR       STD     1
        CLKINVX24MTR    STD     1
        OAI221X4MTR     STD     1
        ADDHX8MTR       STD     1
        AOI2BB1X8MTR    STD     1
        OAI2BB2X8MTR    STD     1
        AOI2B1X4MTR     STD     1
        OR3X2MTR        STD     1
        AOI32X4MTR      STD     1
        NAND4BBX4MTR    STD     1
        OR4X2MTR        STD     1
        DFFTRX2MTR      STD     1
        OAI222X2MTR     STD     1
        DFFX4MTR        STD     1
        iofillerv1      IO      723
        iofillerv_005   IO      144
        iofillerv_1     IO      40
        iofillerv30     IO      36
        ec_breakv       IO      11
        pvhbcudtbrt     IO      11
        vssipvh         IO      8
        vddivh          IO      8
        vddtvh          IO      8
        vsstvh          IO      8
        pvhbsudtart     IO      1
        pvhbcudtart     IO      1
        cornerv         CORNER  4
        =================================

Timing/Optimization Information:

Global Routing Information:
    layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
    layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
    layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
    layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
    layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
    layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
    layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
    layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
    layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
     
    Average gCell capacity  3.60         on layer (1)    M1
    Average gCell capacity  5.20         on layer (2)    M2
    Average gCell capacity  5.35         on layer (3)    M3
    Average gCell capacity  5.30         on layer (4)    M4
    Average gCell capacity  2.92         on layer (5)    B1
    Average gCell capacity  2.64         on layer (6)    B2
    Average gCell capacity  1.35         on layer (7)    EA
    Average gCell capacity  0.59         on layer (8)    OA
    Average gCell capacity  0.00         on layer (9)    LB
     
    Initial. Both Dirs: Overflow =   312 Max = 4 GRCs =   246 (0.02%)
    Initial. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
    Initial. V routing: Overflow =   309 Max = 4 (GRCs =  5) GRCs =   243 (0.03%)
     
    phase1. Both Dirs: Overflow =   312 Max = 4 GRCs =   246 (0.02%)
    phase1. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
    phase1. V routing: Overflow =   309 Max = 4 (GRCs =  5) GRCs =   243 (0.03%)
     
    phase2. Both Dirs: Overflow =   312 Max = 4 GRCs =   246 (0.02%)
    phase2. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
    phase2. V routing: Overflow =   309 Max = 4 (GRCs =  5) GRCs =   243 (0.03%)
     
    Total Wire Length = 2089.80
    Layer M1 wire length = 180.80
    Layer M2 wire length = 834.27
    Layer M3 wire length = 1071.54
    Layer M4 wire length = 3.19
    Layer B1 wire length = 0.00
    Layer B2 wire length = 0.00
    Layer EA wire length = 0.00
    Layer OA wire length = 0.00
    Layer LB wire length = 0.00
    Total Number of Contacts = 37
    Via via1 count = 7
    Via via2 count = 28
    Via via3 count = 2
    Via via4 count = 0
    Via via5 count = 0
    Via via6 count = 0
    Via via7 count = 0
    Via viatop count = 0
     
    Elapsed real time: 0:00:03
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:03 total = 0:00:03
    Total Proc Memory(MB): 2702

Track Assignment Information:
    Number of wires with overlap after iteration 0 = 64 of 120

    Number of wires with overlap after iteration 1 = 24 of 96

    Total M1 wire length: 180.8
    Total M2 wire length: 837.2
    Total M3 wire length: 1067.8
    Total M4 wire length: 3.3
    Total B1 wire length: 0.0
    Total B2 wire length: 0.0
    Total EA wire length: 0.0
    Total OA wire length: 0.0
    Total LB wire length: 0.0
    Total wire length: 2089.1

    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2710

Detailed Routing Information:
    

    ---------- Detail route ----------

     
    Iteration 55: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      33
        @@@@ Total number of instance ports with antenna violations =   6
     
    Iteration 56: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      33
        @@@@ Total number of instance ports with antenna violations =   6
     
    Iteration 57: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      32
        @@@@ Total number of instance ports with antenna violations =   6
     
    Iteration 58: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      26
        @@@@ Total number of instance ports with antenna violations =   6
     
    Iteration 59: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      36
        @@@@ Total number of instance ports with antenna violations =   6
     
    Iteration 60: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      32
        @@@@ Total number of instance ports with antenna violations =   6
     
    Iteration 61: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      29
        @@@@ Total number of instance ports with antenna violations =   6
     
    Iteration 62: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      33
        @@@@ Total number of instance ports with antenna violations =   6
     
    Iteration 63: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      30
        @@@@ Total number of instance ports with antenna violations =   6
     
    Elapsed real time: 0:00:14
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:13 total = 0:00:14
    Total Proc Memory(MB): 2702
     
    Cumulative run time upto current stage: Elapsed = 0:00:14 CPU = 0:00:14
    

    ---------- Eco detail route ----------

     
    Iteration 0: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      32
        @@@@ Total number of instance ports with antenna violations =   2
     
    Iteration 1: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      35
        @@@@ Total number of instance ports with antenna violations =   1
     
    Iteration 2: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      29
        @@@@ Total number of instance ports with antenna violations =   1
     
    Iteration 3: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      50
        @@@@ Total number of instance ports with antenna violations =   1
     
    Iteration 4: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      28
        @@@@ Total number of instance ports with antenna violations =   1
     
    Iteration 5: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      28
        @@@@ Total number of instance ports with antenna violations =   1
     
    Elapsed real time: 0:00:02
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:02 total = 0:00:02
    Total Proc Memory(MB): 2710
     
    Cumulative run time upto current stage: Elapsed = 0:00:16 CPU = 0:00:16
     
    SPCL ECO Route finished with 1 open nets, of which 0 are frozen
    SPCL ECO Route finished with 28 violations
     
    DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      28
        Less than minimum edge length : 10
        Less than minimum width : 5
        Short : 13
    Total number of nets = 33684
    1 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 28
    Total number of antenna violations = 1
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2710
     
    Cumulative run time upto current stage: Elapsed = 0:00:16 CPU = 0:00:16
     
    DR finished with 1 open nets, of which 0 are frozen
    DR finished with 30 violations
     
    DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      30
        Less than minimum edge length : 10
        Less than minimum width : 7
        Short : 13
    Total number of nets = 33684
    1 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 30
    Total number of antenna violations = 6
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:08
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:08 total = 0:00:08
    Total Proc Memory(MB): 2710
     
    Cumulative run time upto current stage: Elapsed = 0:00:24 CPU = 0:00:24
     
    Total Wire Length =                    1233834 micron
    Total Number of Contacts =             275792
    Total Number of Wires =                225981
    Total Number of PtConns =              3807
    Total Number of Routed Wires =       225981
    Total Routed Wire Length =           1233204 micron
    Total Number of Routed Contacts =       275792
        Layer                M1 :      21053 micron
        Layer                M2 :     328108 micron
        Layer                M3 :     506322 micron
        Layer                M4 :     189824 micron
        Layer                B1 :     124084 micron
        Layer                B2 :      54864 micron
        Layer                EA :       9579 micron
        Layer                OA :          0 micron
        Layer                LB :          0 micron
        Via                via6 :        403
        Via            via6_1x2 :        220
        Via            via6_2x1 :         17
        Via                via5 :       2269
        Via            via5_2x1 :       2525
        Via            via5_1x2 :         18
        Via                via4 :        228
        Via            via4_2x1 :        547
        Via            via4_1x2 :       6173
        Via                via3 :        419
        Via            via3_2x1 :      26628
        Via       via3(rot)_2x1 :          2
        Via            via3_1x2 :       2205
        Via      via3v(rot)_2x1 :       1664
        Via           via3v_1x2 :          3
        Via      via3v(rot)_1x2 :          1
        Via                via2 :       1629
        Via               via2v :          1
        Via               via2h :          5
        Via        via2_fat_2x2 :          1
        Via   via2_fat(rot)_4x1 :          1
        Via            via2_1x2 :      91700
        Via       via2(rot)_2x1 :          7
        Via       via2(rot)_1x2 :          5
        Via            via2_2x1 :      19621
        Via           via2v_1x2 :        569
        Via      via2v(rot)_2x1 :        171
        Via      via2v(rot)_1x2 :         55
        Via           via2v_2x1 :          3
        Via                via1 :      18894
        Via           via1(rot) :       3430
        Via               via1v :      11239
        Via               via1h :       1980
        Via          via1h(rot) :      24030
        Via        via1_fat_1x4 :          1
        Via            via1_2x1 :       8677
        Via       via1(rot)_1x2 :       2624
        Via       via1(rot)_2x1 :         52
        Via            via1_1x2 :       7248
        Via           via1v_1x2 :      36004
        Via      via1v(rot)_2x1 :       1856
        Via      via1v(rot)_1x2 :       2431
        Via           via1v_2x1 :        236
     
    Redundant via conversion report:
    --------------------------------

      Total optimized via conversion rate = 76.60% (211265 / 275792 vias)
     
        Layer V1         = 49.81% (59129  / 118702  vias)
            Weight 1     = 49.81% (59129   vias)
            Un-optimized = 50.19% (59573   vias)
        Layer V2         = 98.56% (112133 / 113768  vias)
            Weight 1     = 98.56% (112133  vias)
            Un-optimized =  1.44% (1635    vias)
        Layer V3         = 98.64% (30503  / 30922   vias)
            Weight 1     = 98.64% (30503   vias)
            Un-optimized =  1.36% (419     vias)
        Layer W0         = 96.72% (6720   / 6948    vias)
            Weight 1     = 96.72% (6720    vias)
            Un-optimized =  3.28% (228     vias)
        Layer W1         = 52.85% (2543   / 4812    vias)
            Weight 1     = 52.85% (2543    vias)
            Un-optimized = 47.15% (2269    vias)
        Layer YT         = 37.03% (237    / 640     vias)
            Weight 1     = 37.03% (237     vias)
            Un-optimized = 62.97% (403     vias)
     
      Total double via conversion rate    = 76.60% (211265 / 275792 vias)
     
        Layer V1         = 49.81% (59129  / 118702  vias)
        Layer V2         = 98.56% (112133 / 113768  vias)
        Layer V3         = 98.64% (30503  / 30922   vias)
        Layer W0         = 96.72% (6720   / 6948    vias)
        Layer W1         = 52.85% (2543   / 4812    vias)
        Layer YT         = 37.03% (237    / 640     vias)
     
      The optimized via conversion rate based on total routed via count = 76.60% (211265 / 275792 vias)
     
        Layer V1         = 49.81% (59129  / 118702  vias)
            Weight 1     = 49.81% (59129   vias)
            Un-optimized = 50.19% (59573   vias)
        Layer V2         = 98.56% (112133 / 113768  vias)
            Weight 1     = 98.56% (112133  vias)
            Un-optimized =  1.44% (1635    vias)
        Layer V3         = 98.64% (30503  / 30922   vias)
            Weight 1     = 98.64% (30503   vias)
            Un-optimized =  1.36% (419     vias)
        Layer W0         = 96.72% (6720   / 6948    vias)
            Weight 1     = 96.72% (6720    vias)
            Un-optimized =  3.28% (228     vias)
        Layer W1         = 52.85% (2543   / 4812    vias)
            Weight 1     = 52.85% (2543    vias)
            Un-optimized = 47.15% (2269    vias)
        Layer YT         = 37.03% (237    / 640     vias)
            Weight 1     = 37.03% (237     vias)
            Un-optimized = 62.97% (403     vias)
     

DRC information: 
      Less than minimum edge length: 10 
      Short: 13 
      Less than minimum width: 5 
      Antenna: 1 
      Total error number: 29

Ring Wiring Statistics:
    metal2 Wire Length(count):               4211.96(4)
    metal3 Wire Length(count):               4235.96(4)
    metal4 Wire Length(count):               2169.20(2)
    metal5 Wire Length(count):               2172.00(2)
  ==============================================
    Total Wire Length(count):               12789.12(12)
    Number of via2 Contacts:             16
    Number of via4 Contacts:              4
  ==============================================
    Total Number of Contacts:       20

Stripe Wiring Statistics:
    metal3 Wire Length(count):                 27.84(96)
    metal6 Wire Length(count):              50628.48(144)
    metal7 Wire Length(count):              50858.88(48)
  ==============================================
    Total Wire Length(count):              101515.20(288)
    Number of via2 Contacts:             96
    Number of via3 Contacts:            192
    Number of via4 Contacts:            192
    Number of via5 Contacts:            192
    Number of via6 Contacts:           1248
  ==============================================
    Total Number of Contacts:     1920

User Wiring Statistics:
    metal2 Wire Length(count):                324.99(13)
    metal3 Wire Length(count):                281.30(19)
    metal4 Wire Length(count):                320.65(14)
  ==============================================
    Total Wire Length(count):                 926.93(46)
    Number of via2 Contacts:             13
    Number of via3 Contacts:             20
    Number of via4 Contacts:              7
  ==============================================
    Total Number of Contacts:       40

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):             685830.69(661)
    metal3 Wire Length(count):                 18.58(32)
    metal4 Wire Length(count):                  0.65(1)
  ==============================================
    Total Wire Length(count):              685849.92(694)
    Number of via1 Contacts:          16801
    Number of via2 Contacts:          15572
    Number of via3 Contacts:          15528
    Number of via4 Contacts:          15528
    Number of via5 Contacts:          15528
  ==============================================
    Total Number of Contacts:    78957

Signal Wiring Statistics:
    metal1 Wire Length(count):              21056.76(2623)
    metal2 Wire Length(count):             328079.99(115882)
    metal3 Wire Length(count):             504039.30(77717)
    metal4 Wire Length(count):             187276.46(18936)
    metal5 Wire Length(count):             102099.85(4338)
    metal6 Wire Length(count):              36532.83(1457)
    metal7 Wire Length(count):               9578.14(154)
  ==============================================
    Total Wire Length(count):             1188663.33(221107)

      Mask Name      Contact Code    Number Of Contacts    Percentage
        via1            via1(2)             22276              18.8
        via1           via1v(23)             11237             9.48
        via1           via1h(24)             26010             21.9
        via1_2x1       via1v(23)              2667             2.25
        via1_1x2        via1(2)              7292              6.15
        via1_1x2       via1v(23)             37855             31.9
        via1_2x1        via1(2)             11227              9.47
 Default via for layer via1:                   50.2%
 Yield-optmized via for layer via1:            49.8%

        via2            via2(3)              1513              1.33
        via2           via2v(32)                 1          0.00088
        via2           via2h(34)                 5           0.0044
        via2_2x1       via2v(32)                58            0.051
        via2_1x2       via2v(32)               740            0.651
        via2_2x1        via2(3)             19615              17.3
        via2_1x2        via2(3)             91684              80.7
 Default via for layer via2:                   1.34%
 Yield-optmized via for layer via2:            98.7%

        via3            via3(4)               126             0.412
        via3_2x1       via3v(42)                 1          0.00327
        via3_1x2       via3v(42)              1667             5.45
        via3_1x2        via3(4)              2207              7.21
        via3_2x1        via3(4)             26608              86.9
 Default via for layer via3:                   0.412%
 Yield-optmized via for layer via3:            99.6%

        via4            via4(5)                65             0.959
        via4_1x2        via4(5)              6170                91
        via4_2x1        via4(5)               546              8.05
 Default via for layer via4:                   0.959%
 Yield-optmized via for layer via4:            99%

        via5            via5(6)                57              2.19
        via5_1x2        via5(6)                18             0.693
        via5_2x1        via5(6)              2523              97.1
 Default via for layer via5:                   2.19%
 Yield-optmized via for layer via5:            97.8%

        via6            via6(7)                52              18.1
        via6_2x1        via6(7)                15              5.23
        via6_1x2        via6(7)               220              76.7
 Default via for layer via6:                   18.1%
 Yield-optmized via for layer via6:            81.9%


 Double Via rate for all layers:           77.5%
  ==============================================
    Total Number of Contacts:    272455

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
    metal1         21028.06 ( 3.27%)            28.70 ( 0.01%)
    metal2          7543.23 ( 1.17%)        320536.77 (58.77%)
    metal3        502832.14 (78.17%)          1207.17 ( 0.22%)
    metal4           239.66 ( 0.04%)        187036.80 (34.29%)
    metal5        101987.21 (15.86%)           112.64 ( 0.02%)
    metal6            34.50 ( 0.01%)         36498.33 ( 6.69%)
    metal7          9571.03 ( 1.49%)             7.10 ( 0.00%)
  ==============================================================
    Total         643235.83                 545427.50
1
********************************************************************************
                        Threshold Voltage Group Report                         

Vth Group                All                Blackbox           Non-blackbox
Name                    cells                cells                cells
********************************************************************************
undefined           31612 (100.00%)         32 (100.00%)      31580 (100.00%)   
********************************************************************************

Vth Group                All                Blackbox           Non-blackbox
Name                  cell area            cell area            cell area
********************************************************************************
undefined       128840.00 (100.00%)       0.00   (0.00%)  128840.00 (100.00%)   
********************************************************************************
1
Found antenna rule mode 1, diode mode 6:
        metal ratio 270, cut ratio 9,metal gate diffusion length based ratio 0 cut gate length based ratio 0    metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer V1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer V1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer M2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer V2: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer V2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer M3: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer V3: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer V3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer M4: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer W0: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer W0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer B1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer B1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer W1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer W1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer B2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer B2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer YT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer YT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer EA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer EA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer JT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer JT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer OA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer OA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
        layer VV: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09     layer VV: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
        layer LB: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09   layer LB: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)
[ReportShielding: Start] Elapsed real time: 0:00:00 
[ReportShielding: Start] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ReportShielding: Start] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ReportShielding: Start] Total (MB): Used   92  Alloctr   94  Proc 2732 
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_e_reg/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_guard_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_s_reg/n2)
Shielded 93% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_m_reg_0/n2)
Shielded 33% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/w_CLOCK_HALF_G4B5I1)
Shielded 100% side-wall of (khu_sensor_top/w_CLOCK_HALF_G4B4I1)
Shielded 100% side-wall of (khu_sensor_top/w_CLOCK_HALF_G4B4I2)
Shielded 100% side-wall of (khu_sensor_top/w_CLOCK_HALF_G4B1I1)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B7I1)
Shielded 98% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_guard_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_m_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_s_reg/n2)
Shielded 69% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_o_Z_reg_0/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_reg/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_sticky_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_sticky_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_a_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_o_Z_reg_0/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_a_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_sticky_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_b_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_b_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_o_Z_reg_0/n2)
Shielded 88% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_a_e_reg/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_sticky_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_b_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_b_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_guard_reg/n2)
Shielded 4% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_s_reg/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_m_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_e_reg/n2)
Shielded 93% side-wall of (khu_sensor_top/w_clk_p_G2B7I2)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B6I3)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B6I5)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B6I6)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B6I7)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_guard_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_m_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_sum_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_o_Z_reg_0/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_sticky_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_b_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_b_e_reg/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_b_reg/n4)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B6I8)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B5I1)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B5I2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_a_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_value_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/clk_gate_phy_rx_data_reg_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_reg/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_sticky_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B4I2)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B4I3)
Shielded 98% side-wall of (khu_sensor_top/w_clk_p_G2B1I1)
Shielded <1% side-wall of (khu_sensor_top/CTS_clk_CTO_delay1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_o_Y_DATA_reg_0/n2)
Shielded 71% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_A_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_o_Y_DATA_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/ENCLK_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_2_A_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/w_clk_p_G2B6I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/w_clk_p_G2B6I2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/w_clk_p_G2B6I10)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/w_clk_p_G2B5I3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/w_clk_p_G2B4I1)
Shielded <1% side-wall of (khu_sensor_top/mpr121_controller/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I114)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_iir_notch_x_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/clk_gate_r_uart_clk_counter_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/clk_gate_o_UART_DATA_TX_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/clk_gate_r_uart_data_tx_shift_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_m_reg_1/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_z_reg_0/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_reg_0/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_o_Y_DATA_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_mult_B_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I111)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_o_ADS1292_FILTERED_DATA_reg_0/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_converter_i2f_a_reg_0/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_iir_hpf_x_reg_0/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_iir_lpf_x_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I110)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I18)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I12)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I11)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/ENCLK_G5B1I11)
Shielded 100% side-wall of (khu_sensor_top/divider_by_2/o_CLK_DIV_2_G3IP1)
Shielded 100% side-wall of (khu_sensor_top/divider_by_2/o_CLK_DIV_2_G3IP)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/spi_master/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/spi_master/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/uart_tx/n133)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/n311)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n456)
Shielded 100% side-wall of (khu_sensor_top/w_CLOCK_HALF)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n459)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n493)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n495)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n559)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n590)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n608)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/n426)
Shielded <1% side-wall of (khu_sensor_top/mpr121_controller/n210)
Shielded <1% side-wall of (khu_sensor_top/mpr121_controller/n228)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/ENCLK_G3B2I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B2I14)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I14)
Shielded 91% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1129)
Shielded 92% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1251)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B2I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G4B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B2I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B6I4)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B6I9)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/net18353)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n988)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n1055)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n1059)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n1061)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n1130)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B2I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B2I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B2I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B1I11)
Shielded 88% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B2I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/uart_tx/ENCLK_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1129)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1251)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G4B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/net18375)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G4B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B2I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n5)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G4B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n78_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G4B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/net18342)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1251)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I11)
Shielded 96% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1129)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B2I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G4B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G4B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/net18364)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B2I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_s_reg/n2_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_b_reg/n4_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_reg/n2_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1536)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1533)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n1645)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n1784)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n1854)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n1860)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n1862)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1132)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/n343)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/n347)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/n81)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/spi_master/n128)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/spi_master/n134)
Shielded 100% side-wall of (w_clk_p)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/n569)
Shielded 231 nets with average ratio as follows.
        1) 88.81%               (total shield ratio/number of shielded nets)
        2) 98.02%               (total shield length/total shielded net length)
[ReportShielding: End] Elapsed real time: 0:00:02 
[ReportShielding: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ReportShielding: End] Stage (MB): Used   28  Alloctr   27  Proc   11 
[ReportShielding: End] Total (MB): Used  121  Alloctr  122  Proc 2743 
Warning: No pin objects matched 'clk_gate*' (SEL-004)
Information: Updating database...
Information: Updating top database 'khu_sensor_pad.CEL;1'. (MWDC-255)
...... Found Power Switch Cell FOOT16DMTR with output port VSS
...... Found Power Switch Cell FOOT16MTR with output port VSS
...... Found Power Switch Cell FOOT8DMTR with output port VSS
...... Found Power Switch Cell FOOT8MTR with output port VSS
...... Found Power Switch Cell HEAD16DMTR with output port VDD
...... Found Power Switch Cell HEAD16MTR with output port VDD
...... Found Power Switch Cell HEAD32DMTR with output port VDD
...... Found Power Switch Cell HEAD32MTR with output port VDD
...... Found Power Switch Cell HEAD64DMTR with output port VDD
...... Found Power Switch Cell HEAD64MTR with output port VDD
...... Found Power Switch Cell HEAD8DMTR with output port VDD
...... Found Power Switch Cell HEAD8MTR with output port VDD
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named khu_sensor_pad. (UIG-5)
Create error cell khu_sensor_pad_lvs.err ...

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:02, CPU =    0:00:01
ERROR : area  [(338.955,111.871), (339.085,112.000)]    0.0168 um sqr.
ERROR : area  [(690.955,111.871), (691.085,112.000)]    0.0168 um sqr.
ERROR : area  [(906.955,111.871), (907.085,112.000)]    0.0168 um sqr.
ERROR : area  [(1054.955,111.871), (1055.085,112.000)]  0.0168 um sqr.
ERROR : area  [(111.871,220.250), (112.000,220.380)]    0.0168 um sqr.
ERROR : area  [(111.871,240.915), (112.000,241.045)]    0.0168 um sqr.
ERROR : area  [(111.871,248.800), (112.000,248.930)]    0.0168 um sqr.
ERROR : area  [(111.871,436.250), (112.000,436.380)]    0.0168 um sqr.
ERROR : area  [(111.871,447.105), (112.000,447.235)]    0.0168 um sqr.
ERROR : area  [(111.871,452.990), (112.000,453.120)]    0.0168 um sqr.
ERROR : area  [(111.871,464.800), (112.000,464.930)]    0.0168 um sqr.
ERROR : area  [(111.871,456.915), (112.000,457.045)]    0.0168 um sqr.
ERROR : area  [(111.871,516.250), (112.000,516.380)]    0.0168 um sqr.
ERROR : area  [(111.871,521.980), (112.000,522.110)]    0.0168 um sqr.
ERROR : area  [(111.871,527.105), (112.000,527.235)]    0.0168 um sqr.
ERROR : area  [(111.871,532.990), (112.000,533.120)]    0.0168 um sqr.
ERROR : area  [(111.871,536.915), (112.000,537.045)]    0.0168 um sqr.
ERROR : area  [(1288.000,535.070), (1288.129,535.200)]  0.0168 um sqr.
ERROR : area  [(111.871,544.800), (112.000,544.930)]    0.0168 um sqr.
ERROR : area  [(1288.000,549.020), (1288.129,549.150)]  0.0168 um sqr.
ERROR : area  [(1288.000,544.070), (1288.129,544.200)]  0.0168 um sqr.
ERROR : area  [(1288.000,542.955), (1288.129,543.085)]  0.0168 um sqr.
ERROR : area  [(1288.000,552.765), (1288.129,552.895)]  0.0168 um sqr.
ERROR : area  [(1288.000,563.620), (1288.129,563.750)]  0.0168 um sqr.
ERROR : area  [(1288.000,557.890), (1288.129,558.020)]  0.0168 um sqr.
ERROR : area  [(1288.000,683.070), (1288.129,683.200)]  0.0168 um sqr.
ERROR : area  [(1288.000,692.070), (1288.129,692.200)]  0.0168 um sqr.
ERROR : area  [(1288.000,690.955), (1288.129,691.085)]  0.0168 um sqr.
ERROR : area  [(1288.000,694.880), (1288.129,695.010)]  0.0168 um sqr.
ERROR : area  [(1288.000,700.765), (1288.129,700.895)]  0.0168 um sqr.
ERROR : area  [(1288.000,705.890), (1288.129,706.020)]  0.0168 um sqr.
ERROR : area  [(1288.000,711.620), (1288.129,711.750)]  0.0168 um sqr.
ERROR : area  [(111.871,1004.250), (112.000,1004.380)]  0.0168 um sqr.
ERROR : area  [(111.871,1009.980), (112.000,1010.110)]  0.0168 um sqr.
ERROR : area  [(111.871,1023.800), (112.000,1023.930)]  0.0168 um sqr.
ERROR : area  [(111.871,1024.915), (112.000,1025.045)]  0.0168 um sqr.
ERROR : area  [(111.871,1032.800), (112.000,1032.930)]  0.0168 um sqr.
ERROR : area  [(234.850,1288.000), (234.980,1288.129)]  0.0168 um sqr.
ERROR : area  [(236.990,1288.000), (237.120,1288.129)]  0.0168 um sqr.
ERROR : area  [(239.800,1288.000), (239.930,1288.129)]  0.0168 um sqr.
ERROR : area  [(240.915,1288.000), (241.045,1288.129)]  0.0168 um sqr.
ERROR : area  [(1000.915,1288.000), (1001.045,1288.129)]        0.0168 um sqr.
ERROR : area  [(1144.990,1288.000), (1145.120,1288.129)]        0.0168 um sqr.
ERROR : area  [(1148.915,1288.000), (1149.045,1288.129)]        0.0168 um sqr.
ERROR : area  [(1156.800,1288.000), (1156.930,1288.129)]        0.0168 um sqr.
Total area error in layer 2 is 45.  Elapsed =    0:00:02, CPU =    0:00:02
ERROR : area  [(331.070,111.871), (331.200,112.000)]    0.0168 um sqr.
ERROR : area  [(359.620,111.871), (359.750,112.000)]    0.0168 um sqr.
ERROR : area  [(348.765,111.871), (348.895,112.000)]    0.0168 um sqr.
ERROR : area  [(353.890,111.871), (354.020,112.000)]    0.0168 um sqr.
ERROR : area  [(362.075,111.871), (362.205,112.000)]    0.0168 um sqr.
ERROR : area  [(345.020,111.871), (345.150,112.000)]    0.0168 um sqr.
ERROR : area  [(342.880,111.871), (343.010,112.000)]    0.0168 um sqr.
ERROR : area  [(340.070,111.871), (340.200,112.000)]    0.0168 um sqr.
ERROR : area  [(338.955,111.871), (339.085,112.000)]    0.0168 um sqr.
ERROR : area  [(711.620,111.871), (711.750,112.000)]    0.0168 um sqr.
ERROR : area  [(700.765,111.871), (700.895,112.000)]    0.0168 um sqr.
ERROR : area  [(705.890,111.871), (706.020,112.000)]    0.0168 um sqr.
ERROR : area  [(714.075,111.871), (714.205,112.000)]    0.0168 um sqr.
ERROR : area  [(683.070,111.871), (683.200,112.000)]    0.0168 um sqr.
ERROR : area  [(697.020,111.871), (697.150,112.000)]    0.0168 um sqr.
ERROR : area  [(694.880,111.871), (695.010,112.000)]    0.0168 um sqr.
ERROR : area  [(692.070,111.871), (692.200,112.000)]    0.0168 um sqr.
ERROR : area  [(690.955,111.871), (691.085,112.000)]    0.0168 um sqr.
ERROR : area  [(899.070,111.871), (899.200,112.000)]    0.0168 um sqr.
ERROR : area  [(910.880,111.871), (911.010,112.000)]    0.0168 um sqr.
ERROR : area  [(908.070,111.871), (908.200,112.000)]    0.0168 um sqr.
ERROR : area  [(906.955,111.871), (907.085,112.000)]    0.0168 um sqr.
ERROR : area  [(927.620,111.871), (927.750,112.000)]    0.0168 um sqr.
ERROR : area  [(916.765,111.871), (916.895,112.000)]    0.0168 um sqr.
ERROR : area  [(921.890,111.871), (922.020,112.000)]    0.0168 um sqr.
ERROR : area  [(930.075,111.871), (930.205,112.000)]    0.0168 um sqr.
ERROR : area  [(913.020,111.871), (913.150,112.000)]    0.0168 um sqr.
ERROR : area  [(1064.765,111.871), (1064.895,112.000)]  0.0168 um sqr.
ERROR : area  [(1069.890,111.871), (1070.020,112.000)]  0.0168 um sqr.
ERROR : area  [(1047.070,111.871), (1047.200,112.000)]  0.0168 um sqr.
ERROR : area  [(1061.020,111.871), (1061.150,112.000)]  0.0168 um sqr.
ERROR : area  [(1058.880,111.871), (1059.010,112.000)]  0.0168 um sqr.
ERROR : area  [(1056.070,111.871), (1056.200,112.000)]  0.0168 um sqr.
ERROR : area  [(1054.955,111.871), (1055.085,112.000)]  0.0168 um sqr.
ERROR : area  [(1075.620,111.871), (1075.750,112.000)]  0.0168 um sqr.
ERROR : area  [(1078.075,111.871), (1078.205,112.000)]  0.0168 um sqr.
ERROR : area  [(111.871,225.980), (112.000,226.110)]    0.0168 um sqr.
ERROR : area  [(111.871,231.105), (112.000,231.235)]    0.0168 um sqr.
ERROR : area  [(111.871,234.850), (112.000,234.980)]    0.0168 um sqr.
ERROR : area  [(111.871,236.990), (112.000,237.120)]    0.0168 um sqr.
ERROR : area  [(111.871,239.800), (112.000,239.930)]    0.0168 um sqr.
ERROR : area  [(111.871,240.915), (112.000,241.045)]    0.0168 um sqr.
ERROR : area  [(111.871,441.980), (112.000,442.110)]    0.0168 um sqr.
ERROR : area  [(111.871,450.850), (112.000,450.980)]    0.0168 um sqr.
ERROR : area  [(111.871,455.800), (112.000,455.930)]    0.0168 um sqr.
ERROR : area  [(111.871,456.915), (112.000,457.045)]    0.0168 um sqr.
ERROR : area  [(111.871,530.850), (112.000,530.980)]    0.0168 um sqr.
ERROR : area  [(111.871,535.800), (112.000,535.930)]    0.0168 um sqr.
ERROR : area  [(111.871,536.915), (112.000,537.045)]    0.0168 um sqr.
ERROR : area  [(1288.000,542.955), (1288.129,543.085)]  0.0168 um sqr.
ERROR : area  [(1288.000,546.880), (1288.129,547.010)]  0.0168 um sqr.
ERROR : area  [(1288.000,690.955), (1288.129,691.085)]  0.0168 um sqr.
ERROR : area  [(1288.000,697.020), (1288.129,697.150)]  0.0168 um sqr.
ERROR : area  [(1288.000,714.075), (1288.129,714.205)]  0.0168 um sqr.
ERROR : area  [(111.871,1015.105), (112.000,1015.235)]  0.0168 um sqr.
ERROR : area  [(111.871,1018.850), (112.000,1018.980)]  0.0168 um sqr.
ERROR : area  [(111.871,1020.990), (112.000,1021.120)]  0.0168 um sqr.
ERROR : area  [(111.871,1024.915), (112.000,1025.045)]  0.0168 um sqr.
ERROR : area  [(217.795,1288.000), (217.925,1288.129)]  0.0168 um sqr.
ERROR : area  [(220.250,1288.000), (220.380,1288.129)]  0.0168 um sqr.
ERROR : area  [(231.105,1288.000), (231.235,1288.129)]  0.0168 um sqr.
ERROR : area  [(225.980,1288.000), (226.110,1288.129)]  0.0168 um sqr.
ERROR : area  [(248.800,1288.000), (248.930,1288.129)]  0.0168 um sqr.
ERROR : area  [(240.915,1288.000), (241.045,1288.129)]  0.0168 um sqr.
ERROR : area  [(980.250,1288.000), (980.380,1288.129)]  0.0168 um sqr.
ERROR : area  [(991.105,1288.000), (991.235,1288.129)]  0.0168 um sqr.
ERROR : area  [(985.980,1288.000), (986.110,1288.129)]  0.0168 um sqr.
ERROR : area  [(977.795,1288.000), (977.925,1288.129)]  0.0168 um sqr.
ERROR : area  [(1008.800,1288.000), (1008.930,1288.129)]        0.0168 um sqr.
ERROR : area  [(994.850,1288.000), (994.980,1288.129)]  0.0168 um sqr.
ERROR : area  [(996.990,1288.000), (997.120,1288.129)]  0.0168 um sqr.
ERROR : area  [(999.800,1288.000), (999.930,1288.129)]  0.0168 um sqr.
ERROR : area  [(1000.915,1288.000), (1001.045,1288.129)]        0.0168 um sqr.
ERROR : area  [(1125.795,1288.000), (1125.925,1288.129)]        0.0168 um sqr.
ERROR : area  [(1128.250,1288.000), (1128.380,1288.129)]        0.0168 um sqr.
ERROR : area  [(1139.105,1288.000), (1139.235,1288.129)]        0.0168 um sqr.
ERROR : area  [(1133.980,1288.000), (1134.110,1288.129)]        0.0168 um sqr.
ERROR : area  [(1142.850,1288.000), (1142.980,1288.129)]        0.0168 um sqr.
ERROR : area  [(1147.800,1288.000), (1147.930,1288.129)]        0.0168 um sqr.
ERROR : area  [(1148.915,1288.000), (1149.045,1288.129)]        0.0168 um sqr.
Total area error in layer 3 is 80.  Elapsed =    0:00:03, CPU =    0:00:02
Total area error in layer 4 is 0.  Elapsed =    0:00:03, CPU =    0:00:02
Total area error in layer 5 is 0.  Elapsed =    0:00:03, CPU =    0:00:02
Total area error in layer 6 is 0.  Elapsed =    0:00:03, CPU =    0:00:02
Total area error in layer 7 is 0.  Elapsed =    0:00:03, CPU =    0:00:02
Total area error in layer 8 is 0.  Elapsed =    0:00:03, CPU =    0:00:02
Total area error in layer 9 is 0.  Elapsed =    0:00:03, CPU =    0:00:02
Total area error in layer 10 is 0.  Elapsed =    0:00:03, CPU =    0:00:02
Total area error in layer 11 is 0.  Elapsed =    0:00:03, CPU =    0:00:02
Total area error in layer 12 is 0.  Elapsed =    0:00:03, CPU =    0:00:02
Total area error in layer 13 is 0.  Elapsed =    0:00:03, CPU =    0:00:02
Total area error in layer 14 is 0.  Elapsed =    0:00:03, CPU =    0:00:02
Total area error in layer 15 is 0.  Elapsed =    0:00:03, CPU =    0:00:02
ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_lpf/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_hpf/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_notch/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_hpf/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_lpf/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_notch/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/spi_master/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/sensor_core/r_mpr_lstate_reg_4_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/uart_controller/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/uart_controller/uart_tx/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/sensor_core/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/uart_controller/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/async_rstn_glitch_synchronizer/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : INPUT PortInst async_rstn_glitch_synchronizer/async_rstn_synchronizer/o_RSTN_reg CK(1035650) in net i_CLK(1036043) is floating.

ERROR : INPUT PortInst async_rstn_glitch_synchronizer/async_rstn_synchronizer/r_ff_reg CK(1035656) in net i_CLK(1036043) is floating.

ERROR : OUTPUT PortInst async_rstn_glitch_synchronizer/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/phy_state_reg_reg_2_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/phy_state_reg_reg_0_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_8_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_1_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_7_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_0_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_2_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_11_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_3_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_6_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_5_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_16_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_15_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_4_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_14_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_13_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_12_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst pad17 Y doesn't connect to any net.

ERROR : OUTPUT PortInst pad17 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad22 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad25 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad25 Y doesn't connect to any net.

ERROR : OUTPUT PortInst pad27 PO doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller722 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller471 VDDI_30 doesn't connect to any net.

ERROR : OUTPUT PortInst pad14 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad14 Y doesn't connect to any net.

ERROR : OUTPUT PortInst pad11 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad11 Y doesn't connect to any net.

ERROR : OUTPUT PortInst pad10 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad10 Y doesn't connect to any net.

ERROR : OUTPUT PortInst pad34 Y doesn't connect to any net.

ERROR : OUTPUT PortInst pad34 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad36 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad3 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad56 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad45 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad43 PO doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller0 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller53 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller54 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pad16 VSST doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller0 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller53 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller54 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller112 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller113 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller175 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller176 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller202 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller203 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller112 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller113 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pad28 VSST doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller175 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller176 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller202 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller203 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller471 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller722 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller799 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller799 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller800 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller800 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pad33 VSST doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller834 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pad8 VSST doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller834 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller835 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller835 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller616 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller616 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller617 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller617 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pad40 VSST doesn't connect to any net.

ERROR : IN-OUT PortInst pad2 VSST doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller893 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller893 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller894 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller894 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller675 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller675 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller676 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller676 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller900 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller900 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller677 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller677 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller678 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller901 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller901 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller678 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller902 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller902 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pad54 VSST doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller250 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller250 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller323 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller323 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller324 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller324 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller362 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller362 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller363 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller363 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pad46 VSST doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller421 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller421 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller422 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller422 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller428 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller428 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller429 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller429 VSSIP_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller430 VDDI_30 doesn't connect to any net.

ERROR : IN-OUT PortInst pfiller430 VSSIP_30 doesn't connect to any net.

ERROR : OUTPUT PortInst pad15 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad16 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad19 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad18 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad20 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad21 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad24 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad23 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad26 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad28 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad32 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad35 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad7 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad41 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad1 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad55 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad54 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad53 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad52 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad51 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad50 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad49 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad48 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad47 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad46 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad44 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad29 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad30 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad13 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad31 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad12 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad33 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad9 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad8 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad37 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad6 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad38 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad39 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad5 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad4 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad40 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad2 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad42 CDL doesn't connect to any net.

** Total Floating ports are 181.
** Total Floating Nets are 0.
ERROR : There are 9 nets short together.
        TIEHIMTR_U214_net (2778638).
        TIEHIMTR_U212_net (2778632).
        TIEHIMTR_U205_net (2778143).
        TIEHIMTR_U211_net (2778629).
        TIEHIMTR_U208_net (2778151).
        TIEHIMTR_U213_net (2778635).
        TIEHIMTR_U206_net (2778144).
        TIEHIMTR_U210_net (2778626).
        VDDT (1193737).

** Total SHORT Nets are 1.
ERROR : Logical Net i_CLK is open.
        Node 3 is in the region ((4,977),(108,1035)).
        Node 7044 is in the region ((192,1026),(193,1026)).
        Node 6638 is in the region ((187,1039),(187,1039)).
        Total seperated nodes are 3.
        Potential connection region ((107, 1025), (193, 1040)).
** This OPEN is caused by PIN. Please check with FLOATING PIN option.
** Total OPEN Nets are 1.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:03, CPU =    0:00:02
Update error cell ...
 VA selected:  
ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
-->clean up DB before adding filler
User specify 5 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Reading netlist information from DB ...
    1003 IO pads and 13 IO pins
    31556 placeable cells
    0 cover cells
    1016 IO cells/pins
    8128 fixed core/macro cells
    1003 flip chip driver cells
    39697 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 646 horizontal rows
    region mode: (opt netlist) free-style
    802 pre-routes for placement blockage/checking
    1523 pre-routes for map congestion calculation
    No cell region in data base
    No plan group found in data base
    All region and plan group constraints are ignored
    Auto Set : first cut = vertical
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
.... FC: add guardband ....
  Processing std cells for voltage threshold type...
... design style 2
... number of base array 1 0
... not simple design style
INFO:... use cut rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
    Pass III: mark row ends
    split into 646 row segments
  Processing filler cells...
WARNING : cell <FILLDGCAP56MTR> is not of std filler cell subtype
WARNING : cell <FILLDGCAP31MTR> is not of std filler cell subtype
WARNING : cell <FILLDGCAP19MTR> is not of std filler cell subtype
WARNING : cell <FILLDGCAP13MTR> is not of std filler cell subtype
WARNING : cell <FILLDGCAP9MTR> is not of std filler cell subtype
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

Filling cell with master <FILLDGCAP56MTR> and connecting PG nets...
    The first filler cell name is xofiller!FILLDGCAP56MTR!1
    The last filler cell name is xofiller!FILLDGCAP56MTR!40371
    40371 filler cells with master <FILLDGCAP56MTR> were inserted
Filling cell with master <FILLDGCAP31MTR> and connecting PG nets...
    The first filler cell name is xofiller!FILLDGCAP31MTR!1
    The last filler cell name is xofiller!FILLDGCAP31MTR!8739
    8739 filler cells with master <FILLDGCAP31MTR> were inserted
Filling cell with master <FILLDGCAP19MTR> and connecting PG nets...
    The first filler cell name is xofiller!FILLDGCAP19MTR!1
    The last filler cell name is xofiller!FILLDGCAP19MTR!7915
    7915 filler cells with master <FILLDGCAP19MTR> were inserted
Filling cell with master <FILLDGCAP13MTR> and connecting PG nets...
    The first filler cell name is xofiller!FILLDGCAP13MTR!1
    The last filler cell name is xofiller!FILLDGCAP13MTR!5716
    5716 filler cells with master <FILLDGCAP13MTR> were inserted
Filling cell with master <FILLDGCAP9MTR> and connecting PG nets...
    The first filler cell name is xofiller!FILLDGCAP9MTR!1
    The last filler cell name is xofiller!FILLDGCAP9MTR!6153
    6153 filler cells with master <FILLDGCAP9MTR> were inserted
=== End of Filler Cell Insertion ===


Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :        reserve_space       
-connect_within_pins_by_layer_name                      :        {{M1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :        reshield            
-turn_off_double_pattern                                :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               
-antenna_fixing_preference                              :        use_diodes          
-default_gate_size                                      :        0.020000            
-diode_libcell_names                                    :        {{diode_cell_hd} }  
-insert_diodes_during_routing                           :        true                
-repair_shorts_over_macros_effort_level                 :        low                 
-timing_driven                                          :        true                
-use_default_width_for_min_area_min_len_stub            :        true                

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used  159  Alloctr  161  Proc 2743 

Begin Filler DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Partition 47, Fillers with Violations = 0
Partition 48, Fillers with Violations = 2
Partition 49, Fillers with Violations = 0
Partition 50, Fillers with Violations = 0
Partition 51, Fillers with Violations = 0
Partition 52, Fillers with Violations = 0
Partition 53, Fillers with Violations = 0
Partition 54, Fillers with Violations = 3
Partition 55, Fillers with Violations = 0
Partition 56, Fillers with Violations = 1
Partition 57, Fillers with Violations = 0
Partition 58, Fillers with Violations = 0
Partition 59, Fillers with Violations = 0
Partition 60, Fillers with Violations = 2
Partition 61, Fillers with Violations = 0
Partition 62, Fillers with Violations = 0
Partition 63, Fillers with Violations = 0
Partition 64, Fillers with Violations = 0
Partition 69, Fillers with Violations = 0
Partition 70, Fillers with Violations = 6
Partition 71, Fillers with Violations = 4
Partition 72, Fillers with Violations = 9
Partition 73, Fillers with Violations = 18
Partition 74, Fillers with Violations = 5
Partition 75, Fillers with Violations = 4
Partition 76, Fillers with Violations = 25
Partition 77, Fillers with Violations = 34
Partition 78, Fillers with Violations = 6
Partition 79, Fillers with Violations = 6
Partition 80, Fillers with Violations = 11
Partition 81, Fillers with Violations = 14
Partition 82, Fillers with Violations = 13
Partition 83, Fillers with Violations = 20
Partition 84, Fillers with Violations = 15
Partition 85, Fillers with Violations = 9
Partition 86, Fillers with Violations = 0
Partition 91, Fillers with Violations = 0
Partition 92, Fillers with Violations = 4
Partition 93, Fillers with Violations = 43
Partition 94, Fillers with Violations = 40
Partition 95, Fillers with Violations = 17
Partition 96, Fillers with Violations = 10
Partition 97, Fillers with Violations = 13
Partition 98, Fillers with Violations = 12
Partition 99, Fillers with Violations = 38
Partition 100, Fillers with Violations = 29
Partition 101, Fillers with Violations = 5
Partition 102, Fillers with Violations = 6
Partition 103, Fillers with Violations = 8
Partition 104, Fillers with Violations = 8
Partition 105, Fillers with Violations = 7
Partition 106, Fillers with Violations = 5
Partition 107, Fillers with Violations = 8
Partition 108, Fillers with Violations = 0
Partition 113, Fillers with Violations = 0
Partition 114, Fillers with Violations = 0
Partition 115, Fillers with Violations = 2
Partition 116, Fillers with Violations = 8
Partition 117, Fillers with Violations = 8
Partition 118, Fillers with Violations = 28
Partition 119, Fillers with Violations = 15
Partition 120, Fillers with Violations = 2
Partition 121, Fillers with Violations = 1
Partition 122, Fillers with Violations = 3
Partition 123, Fillers with Violations = 7
Partition 124, Fillers with Violations = 21
Partition 125, Fillers with Violations = 18
Partition 126, Fillers with Violations = 9
Partition 127, Fillers with Violations = 7
Partition 128, Fillers with Violations = 19
Partition 129, Fillers with Violations = 11
Partition 130, Fillers with Violations = 0
Partition 135, Fillers with Violations = 0
Partition 136, Fillers with Violations = 3
Partition 137, Fillers with Violations = 10
Partition 138, Fillers with Violations = 16
Partition 139, Fillers with Violations = 24
Partition 140, Fillers with Violations = 16
Partition 141, Fillers with Violations = 19
Partition 142, Fillers with Violations = 20
Partition 143, Fillers with Violations = 17
Partition 144, Fillers with Violations = 25
Partition 145, Fillers with Violations = 12
Partition 146, Fillers with Violations = 17
Partition 147, Fillers with Violations = 4
Partition 148, Fillers with Violations = 3
Partition 149, Fillers with Violations = 10
Partition 150, Fillers with Violations = 13
Partition 151, Fillers with Violations = 3
Partition 152, Fillers with Violations = 0
Partition 157, Fillers with Violations = 0
Partition 158, Fillers with Violations = 10
Partition 159, Fillers with Violations = 43
Partition 160, Fillers with Violations = 21
Partition 161, Fillers with Violations = 5
Partition 162, Fillers with Violations = 18
Partition 163, Fillers with Violations = 22
Partition 164, Fillers with Violations = 23
Partition 165, Fillers with Violations = 12
Partition 166, Fillers with Violations = 15
Partition 167, Fillers with Violations = 12
Partition 168, Fillers with Violations = 12
Partition 169, Fillers with Violations = 17
Partition 170, Fillers with Violations = 9
Partition 171, Fillers with Violations = 2
Partition 172, Fillers with Violations = 13
Partition 173, Fillers with Violations = 8
Partition 174, Fillers with Violations = 0
Partition 179, Fillers with Violations = 1
Partition 180, Fillers with Violations = 8
Partition 181, Fillers with Violations = 13
Partition 182, Fillers with Violations = 16
Partition 183, Fillers with Violations = 7
Partition 184, Fillers with Violations = 14
Partition 185, Fillers with Violations = 7
Partition 186, Fillers with Violations = 10
Partition 187, Fillers with Violations = 22
Partition 188, Fillers with Violations = 18
Partition 189, Fillers with Violations = 14
Partition 190, Fillers with Violations = 17
Partition 191, Fillers with Violations = 13
Partition 192, Fillers with Violations = 0
Partition 193, Fillers with Violations = 11
Partition 194, Fillers with Violations = 10
Partition 195, Fillers with Violations = 3
Partition 196, Fillers with Violations = 0
Partition 201, Fillers with Violations = 0
Partition 202, Fillers with Violations = 11
Partition 203, Fillers with Violations = 3
Partition 204, Fillers with Violations = 13
Partition 205, Fillers with Violations = 6
Partition 206, Fillers with Violations = 15
Partition 207, Fillers with Violations = 4
Partition 208, Fillers with Violations = 12
Partition 209, Fillers with Violations = 25
Partition 210, Fillers with Violations = 28
Partition 211, Fillers with Violations = 12
Partition 212, Fillers with Violations = 21
Partition 213, Fillers with Violations = 25
Partition 214, Fillers with Violations = 14
Partition 215, Fillers with Violations = 11
Partition 216, Fillers with Violations = 11
Partition 217, Fillers with Violations = 6
Partition 218, Fillers with Violations = 0
Partition 223, Fillers with Violations = 0
Partition 224, Fillers with Violations = 3
Partition 225, Fillers with Violations = 26
Partition 226, Fillers with Violations = 17
Partition 227, Fillers with Violations = 12
Partition 228, Fillers with Violations = 11
Partition 229, Fillers with Violations = 19
Partition 230, Fillers with Violations = 7
Partition 231, Fillers with Violations = 11
Partition 232, Fillers with Violations = 21
Partition 233, Fillers with Violations = 12
Partition 234, Fillers with Violations = 16
Partition 235, Fillers with Violations = 19
Partition 236, Fillers with Violations = 7
Partition 237, Fillers with Violations = 3
Partition 238, Fillers with Violations = 14
Partition 239, Fillers with Violations = 13
Partition 240, Fillers with Violations = 0
Partition 245, Fillers with Violations = 0
Partition 246, Fillers with Violations = 7
Partition 247, Fillers with Violations = 17
Partition 248, Fillers with Violations = 15
Partition 249, Fillers with Violations = 5
Partition 250, Fillers with Violations = 17
Partition 251, Fillers with Violations = 10
Partition 252, Fillers with Violations = 14
Partition 253, Fillers with Violations = 14
Partition 254, Fillers with Violations = 16
Partition 255, Fillers with Violations = 24
Partition 256, Fillers with Violations = 21
Partition 257, Fillers with Violations = 18
Partition 258, Fillers with Violations = 4
Partition 259, Fillers with Violations = 10
Partition 260, Fillers with Violations = 24
Partition 261, Fillers with Violations = 1
Partition 262, Fillers with Violations = 0
Partition 267, Fillers with Violations = 1
Partition 268, Fillers with Violations = 14
Partition 269, Fillers with Violations = 0
Partition 270, Fillers with Violations = 5
Partition 271, Fillers with Violations = 1
Partition 272, Fillers with Violations = 8
Partition 273, Fillers with Violations = 13
Partition 274, Fillers with Violations = 21
Partition 275, Fillers with Violations = 6
Partition 276, Fillers with Violations = 6
Partition 277, Fillers with Violations = 16
Partition 278, Fillers with Violations = 5
Partition 279, Fillers with Violations = 8
Partition 280, Fillers with Violations = 23
Partition 281, Fillers with Violations = 34
Partition 282, Fillers with Violations = 17
Partition 283, Fillers with Violations = 9
Partition 284, Fillers with Violations = 0
Partition 289, Fillers with Violations = 0
Partition 290, Fillers with Violations = 2
Partition 291, Fillers with Violations = 15
Partition 292, Fillers with Violations = 7
Partition 293, Fillers with Violations = 10
Partition 294, Fillers with Violations = 12
Partition 295, Fillers with Violations = 15
Partition 296, Fillers with Violations = 7
Partition 297, Fillers with Violations = 13
Partition 298, Fillers with Violations = 23
Partition 299, Fillers with Violations = 34
Partition 300, Fillers with Violations = 24
Partition 301, Fillers with Violations = 17
Partition 302, Fillers with Violations = 35
Partition 303, Fillers with Violations = 30
Partition 304, Fillers with Violations = 26
Partition 305, Fillers with Violations = 11
Partition 306, Fillers with Violations = 0
Partition 311, Fillers with Violations = 0
Partition 312, Fillers with Violations = 15
Partition 313, Fillers with Violations = 36
Partition 314, Fillers with Violations = 42
Partition 315, Fillers with Violations = 10
Partition 316, Fillers with Violations = 17
Partition 317, Fillers with Violations = 18
Partition 318, Fillers with Violations = 15
Partition 319, Fillers with Violations = 47
Partition 320, Fillers with Violations = 41
Partition 321, Fillers with Violations = 87
Partition 322, Fillers with Violations = 84
Partition 323, Fillers with Violations = 38
Partition 324, Fillers with Violations = 28
Partition 325, Fillers with Violations = 20
Partition 326, Fillers with Violations = 18
Partition 327, Fillers with Violations = 3
Partition 328, Fillers with Violations = 0
Partition 333, Fillers with Violations = 0
Partition 334, Fillers with Violations = 7
Partition 335, Fillers with Violations = 7
Partition 336, Fillers with Violations = 3
Partition 337, Fillers with Violations = 7
Partition 338, Fillers with Violations = 18
Partition 339, Fillers with Violations = 21
Partition 340, Fillers with Violations = 22
Partition 341, Fillers with Violations = 21
Partition 342, Fillers with Violations = 11
Partition 343, Fillers with Violations = 17
Partition 344, Fillers with Violations = 6
Partition 345, Fillers with Violations = 15
Partition 346, Fillers with Violations = 39
Partition 347, Fillers with Violations = 31
Partition 348, Fillers with Violations = 28
Partition 349, Fillers with Violations = 5
Partition 350, Fillers with Violations = 0
Partition 355, Fillers with Violations = 0
Partition 356, Fillers with Violations = 6
Partition 357, Fillers with Violations = 12
Partition 358, Fillers with Violations = 7
Partition 359, Fillers with Violations = 9
Partition 360, Fillers with Violations = 22
Partition 361, Fillers with Violations = 14
Partition 362, Fillers with Violations = 4
Partition 363, Fillers with Violations = 3
Partition 364, Fillers with Violations = 4
Partition 365, Fillers with Violations = 19
Partition 366, Fillers with Violations = 14
Partition 367, Fillers with Violations = 4
Partition 368, Fillers with Violations = 9
Partition 369, Fillers with Violations = 16
Partition 370, Fillers with Violations = 27
Partition 371, Fillers with Violations = 11
Partition 372, Fillers with Violations = 0
Partition 377, Fillers with Violations = 0
Partition 378, Fillers with Violations = 10
Partition 379, Fillers with Violations = 37
Partition 380, Fillers with Violations = 30
Partition 381, Fillers with Violations = 20
Partition 382, Fillers with Violations = 7
Partition 383, Fillers with Violations = 24
Partition 384, Fillers with Violations = 13
Partition 385, Fillers with Violations = 13
Partition 386, Fillers with Violations = 4
Partition 387, Fillers with Violations = 10
Partition 388, Fillers with Violations = 10
Partition 389, Fillers with Violations = 41
Partition 390, Fillers with Violations = 21
Partition 391, Fillers with Violations = 6
Partition 392, Fillers with Violations = 14
Partition 393, Fillers with Violations = 8
Partition 394, Fillers with Violations = 0
Partition 399, Fillers with Violations = 0
Partition 400, Fillers with Violations = 2
Partition 401, Fillers with Violations = 3
Partition 402, Fillers with Violations = 1
Partition 403, Fillers with Violations = 4
Partition 404, Fillers with Violations = 4
Partition 405, Fillers with Violations = 11
Partition 406, Fillers with Violations = 7
Partition 407, Fillers with Violations = 5
Partition 408, Fillers with Violations = 17
Partition 409, Fillers with Violations = 7
Partition 410, Fillers with Violations = 7
Partition 411, Fillers with Violations = 3
Partition 412, Fillers with Violations = 5
Partition 413, Fillers with Violations = 23
Partition 414, Fillers with Violations = 5
Partition 415, Fillers with Violations = 11
Partition 416, Fillers with Violations = 0
Partition 421, Fillers with Violations = 0
Partition 422, Fillers with Violations = 0
Partition 423, Fillers with Violations = 0
Partition 424, Fillers with Violations = 0
Partition 425, Fillers with Violations = 0
Partition 426, Fillers with Violations = 0
Partition 427, Fillers with Violations = 0
Partition 428, Fillers with Violations = 0
Partition 429, Fillers with Violations = 0
Partition 430, Fillers with Violations = 0
Partition 431, Fillers with Violations = 0
Partition 432, Fillers with Violations = 0
Partition 433, Fillers with Violations = 0
Partition 434, Fillers with Violations = 0
Partition 435, Fillers with Violations = 0
Partition 436, Fillers with Violations = 0
Partition 437, Fillers with Violations = 0
Partition 438, Fillers with Violations = 0
[End Removing Filler Cells] Elapsed real time: 0:00:27 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:27 total=0:00:27
[End Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End Removing Filler Cells] Total (MB): Used  159  Alloctr  161  Proc 2743 
Updating the database ...
Delete xofiller!FILLDGCAP56MTR!189 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!190 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!191 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!195 due to Short violation
Delete xofiller!FILLDGCAP56MTR!216 due to Short violation
Delete xofiller!FILLDGCAP56MTR!217 due to Short violation
Delete xofiller!FILLDGCAP56MTR!273 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!434 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!474 due to Short violation
Delete xofiller!FILLDGCAP56MTR!475 due to Short violation
Delete xofiller!FILLDGCAP56MTR!476 due to Short violation
Delete xofiller!FILLDGCAP56MTR!477 due to Short violation
Delete xofiller!FILLDGCAP56MTR!515 due to Short violation
Delete xofiller!FILLDGCAP56MTR!627 due to Short violation
Delete xofiller!FILLDGCAP56MTR!701 due to Short violation
Delete xofiller!FILLDGCAP56MTR!702 due to Short violation
Delete xofiller!FILLDGCAP56MTR!703 due to Short violation
Delete xofiller!FILLDGCAP56MTR!704 due to Short violation
Delete xofiller!FILLDGCAP56MTR!719 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!720 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!721 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!727 due to Short violation
Delete xofiller!FILLDGCAP56MTR!728 due to Short violation
Delete xofiller!FILLDGCAP56MTR!729 due to Short violation
Delete xofiller!FILLDGCAP56MTR!730 due to Short violation
Delete xofiller!FILLDGCAP56MTR!731 due to Short violation
Delete xofiller!FILLDGCAP56MTR!736 due to Short violation
Delete xofiller!FILLDGCAP56MTR!737 due to Short violation
Delete xofiller!FILLDGCAP56MTR!738 due to Short violation
Delete xofiller!FILLDGCAP56MTR!739 due to Short violation
Delete xofiller!FILLDGCAP56MTR!745 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!793 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!794 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!795 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!796 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!797 due to Short violation
Delete xofiller!FILLDGCAP56MTR!798 due to Short violation
Delete xofiller!FILLDGCAP56MTR!817 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!872 due to Short violation
Delete xofiller!FILLDGCAP56MTR!873 due to Short violation
Delete xofiller!FILLDGCAP56MTR!875 due to Short violation
Delete xofiller!FILLDGCAP56MTR!876 due to Short violation
Delete xofiller!FILLDGCAP56MTR!883 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!927 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!928 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!929 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!930 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!931 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!945 due to Diff net spacing violation
Delete xofiller!FILLDGCAP56MTR!946 due to Short violation
Reporting for the first 50 deleted cells
Deleted 3711 cell instances
Warning: The capability of decoupling capacitance was not activated. (APL-067)
-->clean up DB after adding filler
Information: PG PORT PUNCHING: Number of ports connected:                130366 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  130366 (MW-339)
 VA selected:  
ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
-->clean up DB before adding filler
User specify 7 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Reading netlist information from DB ...
    1003 IO pads and 13 IO pins
    96739 placeable cells
    0 cover cells
    1016 IO cells/pins
    8128 fixed core/macro cells
    1003 flip chip driver cells
    104880 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 646 horizontal rows
    region mode: (opt netlist) free-style
    802 pre-routes for placement blockage/checking
    1523 pre-routes for map congestion calculation
    No cell region in data base
    No plan group found in data base
    All region and plan group constraints are ignored
    Auto Set : first cut = vertical
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
.... FC: add guardband ....
  Processing std cells for voltage threshold type...
... design style 2
... number of base array 1 0
... not simple design style
INFO:... use cut rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
    Pass III: mark row ends
    split into 646 row segments
  Processing filler cells...
WARNING : cell <FILL64MTR> is not of std filler cell subtype
WARNING : cell <FILL32MTR> is not of std filler cell subtype
WARNING : cell <FILL16MTR> is not of std filler cell subtype
WARNING : cell <FILL8MTR> is not of std filler cell subtype
WARNING : cell <FILL4MTR> is not of std filler cell subtype
WARNING : cell <FILL2MTR> is not of std filler cell subtype
WARNING : cell <FILL1MTR> is not of std filler cell subtype
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

Filling cell with master <FILL64MTR> and connecting PG nets...
    The first filler cell name is xofiller!FILL64MTR!1
    The last filler cell name is xofiller!FILL64MTR!1349
    1349 filler cells with master <FILL64MTR> were inserted
Filling cell with master <FILL32MTR> and connecting PG nets...
    The first filler cell name is xofiller!FILL32MTR!1
    The last filler cell name is xofiller!FILL32MTR!1314
    1314 filler cells with master <FILL32MTR> were inserted
Filling cell with master <FILL16MTR> and connecting PG nets...
    The first filler cell name is xofiller!FILL16MTR!1
    The last filler cell name is xofiller!FILL16MTR!1459
    1459 filler cells with master <FILL16MTR> were inserted
Filling cell with master <FILL8MTR> and connecting PG nets...
    The first filler cell name is xofiller!FILL8MTR!1
    The last filler cell name is xofiller!FILL8MTR!2865
    2865 filler cells with master <FILL8MTR> were inserted
Filling cell with master <FILL4MTR> and connecting PG nets...
    The first filler cell name is xofiller!FILL4MTR!1
    The last filler cell name is xofiller!FILL4MTR!10864
    10864 filler cells with master <FILL4MTR> were inserted
Filling cell with master <FILL2MTR> and connecting PG nets...
    The first filler cell name is xofiller!FILL2MTR!1
    The last filler cell name is xofiller!FILL2MTR!14615
    14615 filler cells with master <FILL2MTR> were inserted
Filling cell with master <FILL1MTR> and connecting PG nets...
    The first filler cell name is xofiller!FILL1MTR!1
    The last filler cell name is xofiller!FILL1MTR!16314
    16314 filler cells with master <FILL1MTR> were inserted
=== End of Filler Cell Insertion ===


-->clean up DB after adding filler
Information: PG PORT PUNCHING: Number of ports connected:                97560 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  97560 (MW-339)
Hierarchical pad insertion...
Information: The orientation of Library cell "iofillerv30" is "E". (APLUI-043)
Information: The orientation of Library cell "iofillerv1" is "E". (APLUI-043)
Information: The orientation of Library cell "iofillerv_1" is "E". (APLUI-043)
Information: The orientation of Library cell "iofillerv_005" is "E". (APLUI-043)
.... total of 0 pad filler inserted
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m. (PSYN-878)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO. (PSYN-878)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Information: Loading local_link_library attribute {scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db, scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db, scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db, scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db, ss65lp3p3v_wst_108_300_p125.db, ss65lp3p3v_bst_132_360_n040.db}. (MWDC-290)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (295 designs)             khu_sensor_pad.CEL, etc
  scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db
  scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db
  scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db
  scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db
  ss65lp3p3v_wst_108_300_p125 (library)
                              /Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_wst_108_300_p125.db
  ss65lp3p3v_bst_132_360_n040 (library)
                              /Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_bst_132_360_n040.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Information: Saved design named khu_sensor_pad_Insert_Filler. (UIG-5)
Generating description for top level cell.
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_0
Processing module ads1292_controller_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_3
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_2
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_1
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_0
Processing module spi_master_DW01_inc_0
Processing module async_rstn_synchronizer_0
Processing module spi_master
Processing module async_rstn_synchronizer_1
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_8
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_7
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_6
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_4
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_1
Processing module ads1292_controller
Processing module ads1292_filter_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_4
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_3
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_2
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_1
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_0
Processing module converter_f2i_DP_OP_17_127_5628_0
Processing module converter_f2i_DP_OP_16_126_4860_0
Processing module converter_f2i_DW01_sub_0
Processing module converter_f2i
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_1
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_0
Processing module float_multiplier_0_DW_mult_uns_2
Processing module float_multiplier_0_DP_OP_119_158_3501_0
Processing module float_multiplier_0_DP_OP_105_153_1967_0
Processing module float_multiplier_0_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_10
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_1
Processing module float_multiplier_0
Processing module float_adder_0_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_0
Processing module float_adder_0_DW_cmp_6
Processing module float_adder_0_DP_OP_46_224_9810_0
Processing module float_adder_0_DP_OP_139_212_6578_0
Processing module float_adder_0_DP_OP_125_133_9258_0
Processing module float_adder_0_DP_OP_124_132_3630_0
Processing module float_adder_0_DP_OP_128_130_6503_0
Processing module float_adder_0_DP_OP_127_129_7863_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_10
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_1
Processing module float_adder_0
Processing module async_rst_synchronizer_0
Processing module async_rstn_synchronizer_2
Processing module iir_hpf
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_0
Processing module float_multiplier_1_DW_mult_uns_2
Processing module float_multiplier_1_DP_OP_119_168_3191_0
Processing module float_multiplier_1_DP_OP_102_166_8907_0
Processing module float_multiplier_1_DP_OP_105_163_6175_0
Processing module float_multiplier_1_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_10
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_1
Processing module float_multiplier_1
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_0
Processing module float_multiplier_2_DW_mult_uns_2
Processing module float_multiplier_2_DP_OP_119_178_9062_0
Processing module float_multiplier_2_DP_OP_105_173_6191_0
Processing module float_multiplier_2_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_10
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_1
Processing module float_multiplier_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_0
Processing module float_multiplier_3_DW_mult_uns_2
Processing module float_multiplier_3_DP_OP_119_188_7833_0
Processing module float_multiplier_3_DP_OP_102_186_8939_0
Processing module float_multiplier_3_DP_OP_105_183_6207_0
Processing module float_multiplier_3_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_10
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_1
Processing module float_multiplier_3
Processing module float_adder_1_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_0
Processing module float_adder_1_DW_cmp_6
Processing module float_adder_1_DP_OP_46_228_9786_0
Processing module float_adder_1_DP_OP_139_215_3862_0
Processing module float_adder_1_DP_OP_125_139_7776_0
Processing module float_adder_1_DP_OP_124_138_2934_0
Processing module float_adder_1_DP_OP_128_136_9478_0
Processing module float_adder_1_DP_OP_127_135_5666_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_10
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_1
Processing module float_adder_1
Processing module float_adder_2_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_0
Processing module float_adder_2_DW_cmp_6
Processing module float_adder_2_DP_OP_46_232_75_0
Processing module float_adder_2_DP_OP_139_218_18_0
Processing module float_adder_2_DP_OP_125_145_130_0
Processing module float_adder_2_DP_OP_124_144_2886_0
Processing module float_adder_2_DP_OP_128_142_1832_0
Processing module float_adder_2_DP_OP_127_141_5618_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_10
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_1
Processing module float_adder_2
Processing module async_rst_synchronizer_1
Processing module async_rstn_synchronizer_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_8
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_7
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_6
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_5
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_1
Processing module iir_notch
Processing module async_rst_synchronizer_2
Processing module async_rstn_synchronizer_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_1
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_0
Processing module float_multiplier_4_DW_mult_uns_2
Processing module float_multiplier_4_DP_OP_119_198_9179_0
Processing module float_multiplier_4_DP_OP_105_193_3549_0
Processing module float_multiplier_4_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_10
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_1
Processing module float_multiplier_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_0
Processing module float_multiplier_5_DW_mult_uns_2
Processing module float_multiplier_5_DP_OP_119_208_9725_0
Processing module float_multiplier_5_DP_OP_102_206_7830_0
Processing module float_multiplier_5_DP_OP_105_203_3597_0
Processing module float_multiplier_5_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_10
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_1
Processing module float_multiplier_5
Processing module float_adder_3_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_0
Processing module float_adder_3_DW_cmp_6
Processing module float_adder_3_DP_OP_46_236_7011_0
Processing module float_adder_3_DP_OP_139_221_5626_0
Processing module float_adder_3_DP_OP_125_151_7074_0
Processing module float_adder_3_DP_OP_124_150_2670_0
Processing module float_adder_3_DP_OP_128_148_4319_0
Processing module float_adder_3_DP_OP_127_147_6903_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_10
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_1
Processing module float_adder_3
Processing module iir_lpf
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_4
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_3
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_2
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_1
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_0
Processing module converter_i2f_DP_OP_47_122_1108_0
Processing module converter_i2f_DW01_sub_0
Processing module converter_i2f_DW01_inc_0
Processing module converter_i2f
Processing module async_rst_synchronizer_3
Processing module async_rstn_synchronizer_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_7
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_6
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_4
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_3
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_2
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_1
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_0
Processing module ads1292_filter
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_4
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_1
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_0
Processing module mpr121_controller_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_4
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_1
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_0
Processing module i2c_master_DW01_dec_0
Processing module async_rstn_synchronizer_6
Processing module i2c_master
Processing module async_rstn_synchronizer_7
Processing module mpr121_controller
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_4
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_3
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_2
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_1
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_0
Processing module async_rst_synchronizer_4
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_12
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_11
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_10
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_9
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_8
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_7
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_6
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_5
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_23
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_22
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_19
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_17
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_16
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_15
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_14
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_13
Processing module sensor_core
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_1
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_0
Processing module SNPS_CLOCK_GATE_HIGH_uart_rx_0
Processing module uart_rx_DW01_inc_0
Processing module async_rst_synchronizer_5
Processing module uart_rx
Processing module SNPS_CLOCK_GATE_HIGH_uart_tx_1
Processing module SNPS_CLOCK_GATE_HIGH_uart_tx_0
Processing module uart_tx_DW01_inc_0
Processing module async_rst_synchronizer_6
Processing module uart_tx
Processing module async_rstn_synchronizer_8
Processing module async_rst_synchronizer
Processing module uart_controller
Processing module divider_by_2
Processing module async_rstn_synchronizer_9
Processing module async_rstn_glitch_synchronizer_0
Processing module khu_sensor_top
Processing module async_rstn_synchronizer
Processing module async_rstn_glitch_synchronizer
Processing module khu_sensor_pad
Elapsed =    0:00:01, CPU =    0:00:01
Write verilog completed successfully.
Generating description for top level cell.
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_0
Processing module ads1292_controller_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_3
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_2
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_1
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_0
Processing module spi_master_DW01_inc_0
Processing module async_rstn_synchronizer_0
Processing module spi_master
Processing module async_rstn_synchronizer_1
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_8
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_7
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_6
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_4
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_1
Processing module ads1292_controller
Processing module ads1292_filter_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_4
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_3
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_2
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_1
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_0
Processing module converter_f2i_DP_OP_17_127_5628_0
Processing module converter_f2i_DP_OP_16_126_4860_0
Processing module converter_f2i_DW01_sub_0
Processing module converter_f2i
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_1
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_0
Processing module float_multiplier_0_DW_mult_uns_2
Processing module float_multiplier_0_DP_OP_119_158_3501_0
Processing module float_multiplier_0_DP_OP_105_153_1967_0
Processing module float_multiplier_0_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_10
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_1
Processing module float_multiplier_0
Processing module float_adder_0_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_0
Processing module float_adder_0_DW_cmp_6
Processing module float_adder_0_DP_OP_46_224_9810_0
Processing module float_adder_0_DP_OP_139_212_6578_0
Processing module float_adder_0_DP_OP_125_133_9258_0
Processing module float_adder_0_DP_OP_124_132_3630_0
Processing module float_adder_0_DP_OP_128_130_6503_0
Processing module float_adder_0_DP_OP_127_129_7863_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_10
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_1
Processing module float_adder_0
Processing module async_rst_synchronizer_0
Processing module async_rstn_synchronizer_2
Processing module iir_hpf
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_0
Processing module float_multiplier_1_DW_mult_uns_2
Processing module float_multiplier_1_DP_OP_119_168_3191_0
Processing module float_multiplier_1_DP_OP_102_166_8907_0
Processing module float_multiplier_1_DP_OP_105_163_6175_0
Processing module float_multiplier_1_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_10
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_1
Processing module float_multiplier_1
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_0
Processing module float_multiplier_2_DW_mult_uns_2
Processing module float_multiplier_2_DP_OP_119_178_9062_0
Processing module float_multiplier_2_DP_OP_105_173_6191_0
Processing module float_multiplier_2_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_10
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_1
Processing module float_multiplier_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_0
Processing module float_multiplier_3_DW_mult_uns_2
Processing module float_multiplier_3_DP_OP_119_188_7833_0
Processing module float_multiplier_3_DP_OP_102_186_8939_0
Processing module float_multiplier_3_DP_OP_105_183_6207_0
Processing module float_multiplier_3_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_10
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_1
Processing module float_multiplier_3
Processing module float_adder_1_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_0
Processing module float_adder_1_DW_cmp_6
Processing module float_adder_1_DP_OP_46_228_9786_0
Processing module float_adder_1_DP_OP_139_215_3862_0
Processing module float_adder_1_DP_OP_125_139_7776_0
Processing module float_adder_1_DP_OP_124_138_2934_0
Processing module float_adder_1_DP_OP_128_136_9478_0
Processing module float_adder_1_DP_OP_127_135_5666_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_10
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_1
Processing module float_adder_1
Processing module float_adder_2_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_0
Processing module float_adder_2_DW_cmp_6
Processing module float_adder_2_DP_OP_46_232_75_0
Processing module float_adder_2_DP_OP_139_218_18_0
Processing module float_adder_2_DP_OP_125_145_130_0
Processing module float_adder_2_DP_OP_124_144_2886_0
Processing module float_adder_2_DP_OP_128_142_1832_0
Processing module float_adder_2_DP_OP_127_141_5618_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_10
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_1
Processing module float_adder_2
Processing module async_rst_synchronizer_1
Processing module async_rstn_synchronizer_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_8
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_7
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_6
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_5
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_1
Processing module iir_notch
Processing module async_rst_synchronizer_2
Processing module async_rstn_synchronizer_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_1
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_0
Processing module float_multiplier_4_DW_mult_uns_2
Processing module float_multiplier_4_DP_OP_119_198_9179_0
Processing module float_multiplier_4_DP_OP_105_193_3549_0
Processing module float_multiplier_4_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_10
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_1
Processing module float_multiplier_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_0
Processing module float_multiplier_5_DW_mult_uns_2
Processing module float_multiplier_5_DP_OP_119_208_9725_0
Processing module float_multiplier_5_DP_OP_102_206_7830_0
Processing module float_multiplier_5_DP_OP_105_203_3597_0
Processing module float_multiplier_5_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_10
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_1
Processing module float_multiplier_5
Processing module float_adder_3_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_0
Processing module float_adder_3_DW_cmp_6
Processing module float_adder_3_DP_OP_46_236_7011_0
Processing module float_adder_3_DP_OP_139_221_5626_0
Processing module float_adder_3_DP_OP_125_151_7074_0
Processing module float_adder_3_DP_OP_124_150_2670_0
Processing module float_adder_3_DP_OP_128_148_4319_0
Processing module float_adder_3_DP_OP_127_147_6903_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_10
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_1
Processing module float_adder_3
Processing module iir_lpf
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_4
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_3
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_2
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_1
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_0
Processing module converter_i2f_DP_OP_47_122_1108_0
Processing module converter_i2f_DW01_sub_0
Processing module converter_i2f_DW01_inc_0
Processing module converter_i2f
Processing module async_rst_synchronizer_3
Processing module async_rstn_synchronizer_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_7
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_6
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_4
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_3
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_2
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_1
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_0
Processing module ads1292_filter
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_4
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_1
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_0
Processing module mpr121_controller_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_4
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_1
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_0
Processing module i2c_master_DW01_dec_0
Processing module async_rstn_synchronizer_6
Processing module i2c_master
Processing module async_rstn_synchronizer_7
Processing module mpr121_controller
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_4
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_3
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_2
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_1
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_0
Processing module async_rst_synchronizer_4
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_12
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_11
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_10
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_9
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_8
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_7
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_6
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_5
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_23
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_22
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_19
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_17
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_16
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_15
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_14
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_13
Processing module sensor_core
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_1
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_0
Processing module SNPS_CLOCK_GATE_HIGH_uart_rx_0
Processing module uart_rx_DW01_inc_0
Processing module async_rst_synchronizer_5
Processing module uart_rx
Processing module SNPS_CLOCK_GATE_HIGH_uart_tx_1
Processing module SNPS_CLOCK_GATE_HIGH_uart_tx_0
Processing module uart_tx_DW01_inc_0
Processing module async_rst_synchronizer_6
Processing module uart_tx
Processing module async_rstn_synchronizer_8
Processing module async_rst_synchronizer
Processing module uart_controller
Processing module divider_by_2
Processing module async_rstn_synchronizer_9
Processing module async_rstn_glitch_synchronizer_0
Processing module khu_sensor_top
Processing module async_rstn_synchronizer
Processing module async_rstn_glitch_synchronizer
Processing module khu_sensor_pad
Elapsed =    0:00:01, CPU =    0:00:00
Write verilog completed successfully.
Warning: No Fill/Notch/Gap cell would be output! (MWSTRM-082)
The layer map file </Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/gds2OutLayer_4_20_01_3.map> specified through -map_layer is used during stream out!
Outputting Cell khu_sensor_pad.CEL
Warning: Please close or open the cell (khu_sensor_pad) in read-only mode. (MWSTRM-023)
====> TOTAL CELLS OUTPUT: 1 <====
Outputting Contact $$via1
Outputting Contact $$via2
Outputting Contact $$via3
Outputting Contact $$via4
Outputting Contact $$via5
Outputting Contact $$via6
Outputting Contact $$via1v
Outputting Contact $$via1h
Outputting Contact $$via2v
Outputting Contact $$via2h
Outputting Contact $$via5_400_400_3_2
Outputting Contact $$via5_400_400_2_3
Outputting Contact $$via4_fat_400_400_3_1
Outputting Contact $$via4_fat_400_400_1_3
Outputting Contact $$via3_fat_250_200_4_3
Outputting Contact $$via4_fat_400_400_2_2
Outputting Contact $$via5_fata_400_400_2_4
Outputting Contact $$via5_fata_400_400_1_4
Outputting Contact $$via5_fata_400_400_3_4
Outputting Contact $$via5_fata_400_400_4_2
Outputting Contact $$via5_fata_400_400_4_1
Outputting Contact $$via5_fata_400_400_4_3
Outputting Contact $$via4_fat_400_400_1_4
Outputting Contact $$via4_fat_400_400_2_4
Outputting Contact $$via4_400_400_1_4
Outputting Contact $$via4_fat_400_400_3_4
Outputting Contact $$via4_fat_400_400_4_1
Outputting Contact $$via4_fat_400_400_4_3
Outputting Contact $$via4_400_400_4_1
Outputting Contact $$via4_fat_400_400_4_2
Outputting Contact $$via3_fat_250_200_2_4
Outputting Contact $$via3_200_200_1_61
Outputting Contact $$via3_fat_200_250_4_3
Outputting Contact $$via3_fat_200_250_1_3
Outputting Contact $$via3_fat_250_200_3_3
Outputting Contact $$via3_200_200_61_1
Outputting Contact $$via3_fat_250_200_3_1
Outputting Contact $$via3_fat_250_200_3_4
Outputting Contact $$via3_fat_200_250_4_4
Outputting Contact $$via3_fat_200_250_1_4
Outputting Contact $$via3_fat_250_200_4_1
Outputting Contact $$via3_fat_250_200_4_4
Outputting Contact $$via2_fat_250_200_3_4
Outputting Contact $$via2_fat_250_200_3_1
Outputting Contact $$via2_fat_200_200_1_2
Outputting Contact $$via2_fat_250_200_4_1
Outputting Contact $$via2_fat_250_200_4_4
Outputting Contact $$via2_200_200_1_61
Outputting Contact $$via2_fat_200_250_1_3
Outputting Contact $$via2_fat_200_250_4_3
Outputting Contact $$via2_fat_200_250_1_4
Outputting Contact $$via2_fat_200_250_4_4
Outputting Contact $$via1_fat_200_250_4_3
Outputting Contact $$via1_fat_200_250_1_4
Outputting Contact $$via1_fat_200_250_4_4
Outputting Contact $$via1_fat_200_250_1_3
Outputting Contact $$via3_200_200_3_1
Outputting Contact $$via2_200_200_3_1
Outputting Contact $$via2_fat_200_200_4_1
Outputting Contact $$via4_fat_400_400_1_2
Outputting Contact $$via1_fat_200_200_4_1
Outputting Contact $$via1_200_200_3_1
Outputting Contact $$via2_fat_200_200_1_4
Outputting Contact $$via1_fat_200_200_1_4
Outputting Contact $$via2_200_200_1_5
Outputting Contact $$via3_fat_200_200_4_1
Outputting Contact $$via3_200_200_1_5
Outputting Contact $$via2_fat_250_250_2_2
Outputting Contact $$via3v_200_200_2_1
Outputting Contact $$via2v_200_200_2_1
Outputting Contact $$via6_800_800_2_1
Outputting Contact $$via2v_200_200_1_2
Outputting Contact $$via1v_200_200_2_1
Outputting Contact $$via6_800_800_1_2
Outputting Contact $$via1_200_200_1_2
Outputting Contact $$via5_400_400_1_2
Outputting Contact $$via1v_200_200_1_2
Outputting Contact $$via2_200_200_2_1
Outputting Contact $$via3v_200_200_1_2
Outputting Contact $$via5_400_400_2_1
Outputting Contact $$via3_200_200_1_2
Outputting Contact $$via4_400_400_1_2
Outputting Contact $$via2_200_200_1_2
Outputting Contact $$via1_200_200_2_1
Outputting Contact $$via4_400_400_2_1
Outputting Contact $$via3_200_200_2_1
write_gds completed successfully!
Warning: No Fill/Notch/Gap cell would be output! (MWSTRM-082)
The layer map file </Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/gds2OutLayer_4_20_01_3.map> specified through -map_layer is used during stream out!
Outputting Cell XNOR2X4MTR.CEL
Outputting Cell CLKINVX40MTR.CEL
Outputting Cell CLKINVX32MTR.CEL
Outputting Cell CLKINVX24MTR.CEL
Outputting Cell CLKINVX16MTR.CEL
Outputting Cell XNOR2X8MTR.CEL
Outputting Cell CLKXOR2X2MTR.CEL
Outputting Cell OAI2BB1X1MTR.CEL
Outputting Cell CLKXOR2X4MTR.CEL
Outputting Cell OAI2BB2X1MTR.CEL
Outputting Cell OAI2BB1X2MTR.CEL
Outputting Cell NAND2BX12MTR.CEL
Outputting Cell OAI2BB2X2MTR.CEL
Outputting Cell OAI2BB1X4MTR.CEL
Outputting Cell OAI2BB2X4MTR.CEL
Outputting Cell CLKXOR2X8MTR.CEL
Outputting Cell OAI2BB2X8MTR.CEL
Outputting Cell NAND4BBX1MTR.CEL
Outputting Cell NAND4BBX4MTR.CEL
Outputting Cell CLKNAND2X2MTR.CEL
Outputting Cell CLKNAND2X4MTR.CEL
Outputting Cell iofillerv_005.CEL
Outputting Cell CLKNAND2X8MTR.CEL
Outputting Cell CLKXOR2X12MTR.CEL
Outputting Cell vddivh.CEL
Outputting Cell CLKXOR2X16MTR.CEL
Outputting Cell cornerv.CEL
Outputting Cell pvhbcudtart.CEL
Outputting Cell pvhbcudtbrt.CEL
Outputting Cell vddtvh.CEL
Outputting Cell FILLDGCAP9MTR.CEL
Outputting Cell pvhbsudtart.CEL
Outputting Cell CLKNAND2X12MTR.CEL
Outputting Cell CLKNAND2X16MTR.CEL
Outputting Cell vsstvh.CEL
Outputting Cell FILLDGCAP13MTR.CEL
Outputting Cell FILLDGCAP31MTR.CEL
Outputting Cell FILLDGCAP19MTR.CEL
Outputting Cell FILLDGCAP56MTR.CEL
Outputting Cell vssipvh.CEL
Outputting Cell BUFX2MTR.CEL
Outputting Cell BUFX3MTR.CEL
Outputting Cell DFFX4MTR.CEL
Outputting Cell BUFX4MTR.CEL
Outputting Cell BUFX5MTR.CEL
Outputting Cell BUFX6MTR.CEL
Outputting Cell BUFX8MTR.CEL
Outputting Cell FILL1MTR.CEL
Outputting Cell FILL2MTR.CEL
Outputting Cell FILL4MTR.CEL
Outputting Cell AO21X1MTR.CEL
Outputting Cell AO22X1MTR.CEL
Outputting Cell AO21X2MTR.CEL
Outputting Cell FILL8MTR.CEL
Outputting Cell AO21X4MTR.CEL
Outputting Cell AO21X8MTR.CEL
Outputting Cell AO22X8MTR.CEL
Outputting Cell AND2X1MTR.CEL
Outputting Cell AND3X1MTR.CEL
Outputting Cell AND2X2MTR.CEL
Outputting Cell AND4X1MTR.CEL
Outputting Cell AND3X2MTR.CEL
Outputting Cell AND2X4MTR.CEL
Outputting Cell AND3X4MTR.CEL
Outputting Cell ec_breakv.CEL
Outputting Cell AND3X6MTR.CEL
Outputting Cell AND2X8MTR.CEL
Outputting Cell AND3X8MTR.CEL
Outputting Cell ADDFX1MTR.CEL
Outputting Cell ADDFX2MTR.CEL
Outputting Cell ADDHX1MTR.CEL
Outputting Cell ADDHX2MTR.CEL
Outputting Cell BUFX10MTR.CEL
Outputting Cell BUFX20MTR.CEL
Outputting Cell ADDHX4MTR.CEL
Outputting Cell BUFX12MTR.CEL
Outputting Cell BUFX14MTR.CEL
Outputting Cell BUFX32MTR.CEL
Outputting Cell BUFX24MTR.CEL
Outputting Cell ADDHX8MTR.CEL
Outputting Cell BUFX16MTR.CEL
Outputting Cell BUFX18MTR.CEL
Outputting Cell INVX1MTR.CEL
Outputting Cell INVX2MTR.CEL
Outputting Cell INVX3MTR.CEL
Outputting Cell INVX4MTR.CEL
Outputting Cell INVX5MTR.CEL
Outputting Cell FILL32MTR.CEL
Outputting Cell INVX6MTR.CEL
Outputting Cell FILL16MTR.CEL
Outputting Cell INVX8MTR.CEL
Outputting Cell FILL64MTR.CEL
Outputting Cell OR2X1MTR.CEL
Outputting Cell OR3X1MTR.CEL
Outputting Cell OR2X2MTR.CEL
Outputting Cell OR4X1MTR.CEL
Outputting Cell OR3X2MTR.CEL
Outputting Cell OR2X4MTR.CEL
Outputting Cell OR4X2MTR.CEL
Outputting Cell OR2X6MTR.CEL
Outputting Cell TLATNTSCAX2MTR.CEL
Outputting Cell DFFHX4MTR.CEL
Outputting Cell OR2X8MTR.CEL
Outputting Cell DLY4X1MTR.CEL
Outputting Cell DFFHX8MTR.CEL
Outputting Cell DFFQX1MTR.CEL
Outputting Cell DFFQX2MTR.CEL
Outputting Cell DFFSX1MTR.CEL
Outputting Cell AO2B2X1MTR.CEL
Outputting Cell DFFQX4MTR.CEL
Outputting Cell DFFSX2MTR.CEL
Outputting Cell AND2X12MTR.CEL
Outputting Cell AND3X12MTR.CEL
Outputting Cell AO2B2X4MTR.CEL
Outputting Cell AOI21X1MTR.CEL
Outputting Cell AOI31X1MTR.CEL
Outputting Cell AOI22X1MTR.CEL
Outputting Cell AOI21X2MTR.CEL
Outputting Cell AOI32X1MTR.CEL
Outputting Cell AOI21X3MTR.CEL
Outputting Cell AOI22X2MTR.CEL
Outputting Cell AOI31X2MTR.CEL
Outputting Cell AOI21X4MTR.CEL
Outputting Cell AOI33X1MTR.CEL
Outputting Cell AOI32X2MTR.CEL
Outputting Cell AOI22X4MTR.CEL
Outputting Cell AOI21X6MTR.CEL
Outputting Cell AOI32X4MTR.CEL
Outputting Cell AOI21X8MTR.CEL
Outputting Cell OA21X1MTR.CEL
Outputting Cell OA21X2MTR.CEL
Outputting Cell OA21X4MTR.CEL
Outputting Cell OA22X4MTR.CEL
Outputting Cell INVX10MTR.CEL
Outputting Cell INVX20MTR.CEL
Outputting Cell OA21X8MTR.CEL
Outputting Cell INVX12MTR.CEL
Outputting Cell INVX14MTR.CEL
Outputting Cell INVX32MTR.CEL
Outputting Cell INVX24MTR.CEL
Outputting Cell INVX16MTR.CEL
Outputting Cell INVX18MTR.CEL
Outputting Cell ADDFHX1MTR.CEL
Outputting Cell ADDFHX2MTR.CEL
Outputting Cell OR2X12MTR.CEL
Outputting Cell ADDFHX4MTR.CEL
Outputting Cell TIEHIMTR.CEL
Outputting Cell ADDFHX8MTR.CEL
Outputting Cell TIELOMTR.CEL
Outputting Cell MXI2X1MTR.CEL
Outputting Cell AOI211X1MTR.CEL
Outputting Cell khu_sensor_pad.CEL
Warning: Please close or open the cell (khu_sensor_pad) in read-only mode. (MWSTRM-023)
Outputting Cell AOI221X1MTR.CEL
Outputting Cell AOI211X2MTR.CEL
Outputting Cell NOR2X1MTR.CEL
Outputting Cell AOI222X1MTR.CEL
Outputting Cell AOI221X2MTR.CEL
Outputting Cell NOR3X1MTR.CEL
Outputting Cell AOI222X2MTR.CEL
Outputting Cell NOR2X2MTR.CEL
Outputting Cell NOR4X1MTR.CEL
Outputting Cell NOR3X2MTR.CEL
Outputting Cell NOR2X3MTR.CEL
Outputting Cell NOR2X4MTR.CEL
Outputting Cell NOR4X2MTR.CEL
Outputting Cell AOI222X4MTR.CEL
Outputting Cell NOR3X4MTR.CEL
Outputting Cell NOR2X5MTR.CEL
Outputting Cell NOR2X6MTR.CEL
Outputting Cell NOR4X4MTR.CEL
Outputting Cell NOR3X6MTR.CEL
Outputting Cell NOR2X8MTR.CEL
Outputting Cell NOR3X8MTR.CEL
Outputting Cell AO2B2BX1MTR.CEL
Outputting Cell DFFHQX2MTR.CEL
Outputting Cell iofillerv1.CEL
Outputting Cell AOI2B1X1MTR.CEL
Outputting Cell AOI21BX1MTR.CEL
Outputting Cell DFFHQX4MTR.CEL
Outputting Cell DFFQNX1MTR.CEL
Outputting Cell AOI2B1X4MTR.CEL
Outputting Cell DFFHQX8MTR.CEL
Outputting Cell DFFRQX1MTR.CEL
Outputting Cell DFFSQX1MTR.CEL
Outputting Cell DFFSQX2MTR.CEL
Outputting Cell DFFTRX1MTR.CEL
Outputting Cell DFFRQX4MTR.CEL
Outputting Cell DFFTRX2MTR.CEL
Outputting Cell DFFTRX4MTR.CEL
Outputting Cell OAI21X1MTR.CEL
Outputting Cell OAI31X1MTR.CEL
Outputting Cell OAI22X1MTR.CEL
Outputting Cell OAI21X2MTR.CEL
Outputting Cell OAI32X1MTR.CEL
Outputting Cell OAI21X3MTR.CEL
Outputting Cell OAI31X2MTR.CEL
Outputting Cell OAI21X4MTR.CEL
Outputting Cell OAI33X1MTR.CEL
Outputting Cell OAI32X2MTR.CEL
Outputting Cell OAI22X4MTR.CEL
Outputting Cell OAI21X6MTR.CEL
Outputting Cell OAI21X8MTR.CEL
Outputting Cell FILLTIEMTR.CEL
Outputting Cell NAND2X1MTR.CEL
Outputting Cell NOR2X12MTR.CEL
Outputting Cell NAND3X1MTR.CEL
Outputting Cell NAND2X2MTR.CEL
Outputting Cell NAND4X1MTR.CEL
Outputting Cell NAND3X2MTR.CEL
Outputting Cell NAND2X3MTR.CEL
Outputting Cell NAND2X4MTR.CEL
Outputting Cell NAND4X2MTR.CEL
Outputting Cell NAND2X5MTR.CEL
Outputting Cell NAND3X4MTR.CEL
Outputting Cell NAND2X6MTR.CEL
Outputting Cell NAND4X4MTR.CEL
Outputting Cell NAND2X8MTR.CEL
Outputting Cell NAND3X8MTR.CEL
Outputting Cell iofillerv30.CEL
Outputting Cell NOR2BX1MTR.CEL
Outputting Cell NOR3BX1MTR.CEL
Outputting Cell NOR2BX2MTR.CEL
Outputting Cell NOR4BX1MTR.CEL
Outputting Cell NOR2BX4MTR.CEL
Outputting Cell NOR4BX2MTR.CEL
Outputting Cell XOR2X1MTR.CEL
Outputting Cell XOR3X1MTR.CEL
Outputting Cell XOR2X2MTR.CEL
Outputting Cell XOR2X3MTR.CEL
Outputting Cell NOR2BX8MTR.CEL
Outputting Cell XOR2X4MTR.CEL
Outputting Cell CLKOR2X1MTR.CEL
Outputting Cell CLKOR2X2MTR.CEL
Outputting Cell CLKOR2X4MTR.CEL
Outputting Cell XOR2X8MTR.CEL
Outputting Cell CLKOR2X6MTR.CEL
Outputting Cell AOI2BB1X1MTR.CEL
Outputting Cell CLKOR2X8MTR.CEL
Outputting Cell AOI2BB2X1MTR.CEL
Outputting Cell OAI211X1MTR.CEL
Outputting Cell OAI221X1MTR.CEL
Outputting Cell OAI211X2MTR.CEL
Outputting Cell OAI222X1MTR.CEL
Outputting Cell OAI221X2MTR.CEL
Outputting Cell AOI2BB1X4MTR.CEL
Outputting Cell OAI222X2MTR.CEL
Outputting Cell OAI221X4MTR.CEL
Outputting Cell CLKBUFX4MTR.CEL
Outputting Cell AOI2BB1X8MTR.CEL
Outputting Cell CLKBUFX6MTR.CEL
Outputting Cell AOI2BB2X8MTR.CEL
Outputting Cell CLKBUFX8MTR.CEL
Outputting Cell DFFHQNX4MTR.CEL
Outputting Cell DFFSHQX1MTR.CEL
Outputting Cell DFFRHQX2MTR.CEL
Outputting Cell DFFRHQX4MTR.CEL
Outputting Cell DFFHQNX8MTR.CEL
Outputting Cell OAI21BX1MTR.CEL
Outputting Cell OAI2B1X1MTR.CEL
Outputting Cell OAI2B2X1MTR.CEL
Outputting Cell OAI2B1X2MTR.CEL
Outputting Cell OAI21BX2MTR.CEL
Outputting Cell NAND2X12MTR.CEL
Outputting Cell DFFRHQX8MTR.CEL
Outputting Cell OAI2B2X2MTR.CEL
Outputting Cell OAI2B1X4MTR.CEL
Outputting Cell OAI21BX4MTR.CEL
Outputting Cell DFFSHQX8MTR.CEL
Outputting Cell OAI2B2X4MTR.CEL
Outputting Cell CLKINVX4MTR.CEL
Outputting Cell CLKINVX6MTR.CEL
Outputting Cell OAI21BX8MTR.CEL
Outputting Cell OAI2B1X8MTR.CEL
Outputting Cell CLKINVX8MTR.CEL
Outputting Cell iofillerv_1.CEL
Outputting Cell NAND2BX1MTR.CEL
Outputting Cell NOR2BX12MTR.CEL
Outputting Cell NAND3BX1MTR.CEL
Outputting Cell NAND2BX2MTR.CEL
Outputting Cell NAND4BX1MTR.CEL
Outputting Cell NAND3BX2MTR.CEL
Outputting Cell NAND2BX4MTR.CEL
Outputting Cell NAND4BX2MTR.CEL
Outputting Cell NAND2BX8MTR.CEL
Outputting Cell CLKAND2X2MTR.CEL
Outputting Cell CLKAND2X4MTR.CEL
Outputting Cell CLKBUFX20MTR.CEL
Outputting Cell NOR4BBX1MTR.CEL
Outputting Cell CLKBUFX12MTR.CEL
Outputting Cell CLKBUFX16MTR.CEL
Outputting Cell XNOR2X1MTR.CEL
Outputting Cell OAI2B11X1MTR.CEL
Outputting Cell XNOR3X1MTR.CEL
Outputting Cell OAI2B11X2MTR.CEL
Outputting Cell XNOR2X2MTR.CEL
Outputting Cell CLKINVX20MTR.CEL
Outputting Cell CLKINVX12MTR.CEL
====> TOTAL CELLS OUTPUT: 297 <====
Outputting Contact $$via1
Outputting Contact $$via2
Outputting Contact $$via3
Outputting Contact $$via4
Outputting Contact $$via5
Outputting Contact $$via6
Outputting Contact $$via1v
Outputting Contact $$via1h
Outputting Contact $$via2v
Outputting Contact $$via2h
Outputting Contact $$via5_400_400_3_2
Outputting Contact $$via5_400_400_2_3
Outputting Contact $$via4_fat_400_400_3_1
Outputting Contact $$via4_fat_400_400_1_3
Outputting Contact $$via3_fat_250_200_4_3
Outputting Contact $$via4_fat_400_400_2_2
Outputting Contact $$via5_fata_400_400_2_4
Outputting Contact $$via5_fata_400_400_1_4
Outputting Contact $$via5_fata_400_400_3_4
Outputting Contact $$via5_fata_400_400_4_2
Outputting Contact $$via5_fata_400_400_4_1
Outputting Contact $$via5_fata_400_400_4_3
Outputting Contact $$via4_fat_400_400_1_4
Outputting Contact $$via4_fat_400_400_2_4
Outputting Contact $$via4_400_400_1_4
Outputting Contact $$via4_fat_400_400_3_4
Outputting Contact $$via4_fat_400_400_4_1
Outputting Contact $$via4_fat_400_400_4_3
Outputting Contact $$via4_400_400_4_1
Outputting Contact $$via4_fat_400_400_4_2
Outputting Contact $$via3_fat_250_200_2_4
Outputting Contact $$via3_200_200_1_61
Outputting Contact $$via3_fat_200_250_4_3
Outputting Contact $$via3_fat_200_250_1_3
Outputting Contact $$via3_fat_250_200_3_3
Outputting Contact $$via3_200_200_61_1
Outputting Contact $$via3_fat_250_200_3_1
Outputting Contact $$via3_fat_250_200_3_4
Outputting Contact $$via3_fat_200_250_4_4
Outputting Contact $$via3_fat_200_250_1_4
Outputting Contact $$via3_fat_250_200_4_1
Outputting Contact $$via3_fat_250_200_4_4
Outputting Contact $$via2_fat_250_200_3_4
Outputting Contact $$via2_fat_250_200_3_1
Outputting Contact $$via2_fat_200_200_1_2
Outputting Contact $$via2_fat_250_200_4_1
Outputting Contact $$via2_fat_250_200_4_4
Outputting Contact $$via2_200_200_1_61
Outputting Contact $$via2_fat_200_250_1_3
Outputting Contact $$via2_fat_200_250_4_3
Outputting Contact $$via2_fat_200_250_1_4
Outputting Contact $$via2_fat_200_250_4_4
Outputting Contact $$via1_fat_200_250_4_3
Outputting Contact $$via1_fat_200_250_1_4
Outputting Contact $$via1_fat_200_250_4_4
Outputting Contact $$via1_fat_200_250_1_3
Outputting Contact $$via3_200_200_3_1
Outputting Contact $$via2_200_200_3_1
Outputting Contact $$via2_fat_200_200_4_1
Outputting Contact $$via4_fat_400_400_1_2
Outputting Contact $$via1_fat_200_200_4_1
Outputting Contact $$via1_200_200_3_1
Outputting Contact $$via2_fat_200_200_1_4
Outputting Contact $$via1_fat_200_200_1_4
Outputting Contact $$via2_200_200_1_5
Outputting Contact $$via3_fat_200_200_4_1
Outputting Contact $$via3_200_200_1_5
Outputting Contact $$via2_fat_250_250_2_2
Outputting Contact $$via3v_200_200_2_1
Outputting Contact $$via2v_200_200_2_1
Outputting Contact $$via6_800_800_2_1
Outputting Contact $$via2v_200_200_1_2
Outputting Contact $$via1v_200_200_2_1
Outputting Contact $$via6_800_800_1_2
Outputting Contact $$via1_200_200_1_2
Outputting Contact $$via5_400_400_1_2
Outputting Contact $$via1v_200_200_1_2
Outputting Contact $$via2_200_200_2_1
Outputting Contact $$via3v_200_200_1_2
Outputting Contact $$via5_400_400_2_1
Outputting Contact $$via3_200_200_1_2
Outputting Contact $$via4_400_400_1_2
Outputting Contact $$via2_200_200_1_2
Outputting Contact $$via1_200_200_2_1
Outputting Contact $$via4_400_400_2_1
Outputting Contact $$via3_200_200_2_1
write_gds completed successfully!
Output DEF file
Information: Writing ROWS statement (DDEFW-014)
Information: Completed ROWS statement  (DDEFW-016)
Information: Writing TRACKS statement (DDEFW-014)
Information: Completed TRACKS statement  (DDEFW-016)
Information: Writing GCELLGRID statement (DDEFW-014)
Information: Completed GCELLGRID statement  (DDEFW-016)
Information: Writing VIAS section (DDEFW-014)
Information: Completed VIAS section  (DDEFW-016)
Information: Writing NONDEFAULTRULES statement (DDEFW-014)
Information: Completed NONDEFAULTRULES statement  (DDEFW-016)
Information: Writing COMPONENTS section (DDEFW-014)
Information: Completed COMPONENTS 1000/153647 (DDEFW-015)
Information: Completed COMPONENTS 2000/153647 (DDEFW-015)
Information: Completed COMPONENTS 3000/153647 (DDEFW-015)
Information: Completed COMPONENTS 4000/153647 (DDEFW-015)
Information: Completed COMPONENTS 5000/153647 (DDEFW-015)
Information: Completed COMPONENTS 6000/153647 (DDEFW-015)
Information: Completed COMPONENTS 7000/153647 (DDEFW-015)
Information: Completed COMPONENTS 8000/153647 (DDEFW-015)
Information: Completed COMPONENTS 9000/153647 (DDEFW-015)
Information: Completed COMPONENTS 10000/153647 (DDEFW-015)
Information: Completed COMPONENTS 11000/153647 (DDEFW-015)
Information: Completed COMPONENTS 12000/153647 (DDEFW-015)
Information: Completed COMPONENTS 13000/153647 (DDEFW-015)
Information: Completed COMPONENTS 14000/153647 (DDEFW-015)
Information: Completed COMPONENTS 15000/153647 (DDEFW-015)
Information: Completed COMPONENTS 16000/153647 (DDEFW-015)
Information: Completed COMPONENTS 17000/153647 (DDEFW-015)
Information: Completed COMPONENTS 18000/153647 (DDEFW-015)
Information: Completed COMPONENTS 19000/153647 (DDEFW-015)
Information: Completed COMPONENTS 20000/153647 (DDEFW-015)
Information: Completed COMPONENTS 21000/153647 (DDEFW-015)
Information: Completed COMPONENTS 22000/153647 (DDEFW-015)
Information: Completed COMPONENTS 23000/153647 (DDEFW-015)
Information: Completed COMPONENTS 24000/153647 (DDEFW-015)
Information: Completed COMPONENTS 25000/153647 (DDEFW-015)
Information: Completed COMPONENTS 26000/153647 (DDEFW-015)
Information: Completed COMPONENTS 27000/153647 (DDEFW-015)
Information: Completed COMPONENTS 28000/153647 (DDEFW-015)
Information: Completed COMPONENTS 29000/153647 (DDEFW-015)
Information: Completed COMPONENTS 30000/153647 (DDEFW-015)
Information: Completed COMPONENTS 31000/153647 (DDEFW-015)
Information: Completed COMPONENTS 32000/153647 (DDEFW-015)
Information: Completed COMPONENTS 33000/153647 (DDEFW-015)
Information: Completed COMPONENTS 34000/153647 (DDEFW-015)
Information: Completed COMPONENTS 35000/153647 (DDEFW-015)
Information: Completed COMPONENTS 36000/153647 (DDEFW-015)
Information: Completed COMPONENTS 37000/153647 (DDEFW-015)
Information: Completed COMPONENTS 38000/153647 (DDEFW-015)
Information: Completed COMPONENTS 39000/153647 (DDEFW-015)
Information: Completed COMPONENTS 40000/153647 (DDEFW-015)
Information: Completed COMPONENTS 41000/153647 (DDEFW-015)
Information: Completed COMPONENTS 42000/153647 (DDEFW-015)
Information: Completed COMPONENTS 43000/153647 (DDEFW-015)
Information: Completed COMPONENTS 44000/153647 (DDEFW-015)
Information: Completed COMPONENTS 45000/153647 (DDEFW-015)
Information: Completed COMPONENTS 46000/153647 (DDEFW-015)
Information: Completed COMPONENTS 47000/153647 (DDEFW-015)
Information: Completed COMPONENTS 48000/153647 (DDEFW-015)
Information: Completed COMPONENTS 49000/153647 (DDEFW-015)
Information: Completed COMPONENTS 50000/153647 (DDEFW-015)
Information: Completed COMPONENTS 51000/153647 (DDEFW-015)
Information: Completed COMPONENTS 52000/153647 (DDEFW-015)
Information: Completed COMPONENTS 53000/153647 (DDEFW-015)
Information: Completed COMPONENTS 54000/153647 (DDEFW-015)
Information: Completed COMPONENTS 55000/153647 (DDEFW-015)
Information: Completed COMPONENTS 56000/153647 (DDEFW-015)
Information: Completed COMPONENTS 57000/153647 (DDEFW-015)
Information: Completed COMPONENTS 58000/153647 (DDEFW-015)
Information: Completed COMPONENTS 59000/153647 (DDEFW-015)
Information: Completed COMPONENTS 60000/153647 (DDEFW-015)
Information: Completed COMPONENTS 61000/153647 (DDEFW-015)
Information: Completed COMPONENTS 62000/153647 (DDEFW-015)
Information: Completed COMPONENTS 63000/153647 (DDEFW-015)
Information: Completed COMPONENTS 64000/153647 (DDEFW-015)
Information: Completed COMPONENTS 65000/153647 (DDEFW-015)
Information: Completed COMPONENTS 66000/153647 (DDEFW-015)
Information: Completed COMPONENTS 67000/153647 (DDEFW-015)
Information: Completed COMPONENTS 68000/153647 (DDEFW-015)
Information: Completed COMPONENTS 69000/153647 (DDEFW-015)
Information: Completed COMPONENTS 70000/153647 (DDEFW-015)
Information: Completed COMPONENTS 71000/153647 (DDEFW-015)
Information: Completed COMPONENTS 72000/153647 (DDEFW-015)
Information: Completed COMPONENTS 73000/153647 (DDEFW-015)
Information: Completed COMPONENTS 74000/153647 (DDEFW-015)
Information: Completed COMPONENTS 75000/153647 (DDEFW-015)
Information: Completed COMPONENTS 76000/153647 (DDEFW-015)
Information: Completed COMPONENTS 77000/153647 (DDEFW-015)
Information: Completed COMPONENTS 78000/153647 (DDEFW-015)
Information: Completed COMPONENTS 79000/153647 (DDEFW-015)
Information: Completed COMPONENTS 80000/153647 (DDEFW-015)
Information: Completed COMPONENTS 81000/153647 (DDEFW-015)
Information: Completed COMPONENTS 82000/153647 (DDEFW-015)
Information: Completed COMPONENTS 83000/153647 (DDEFW-015)
Information: Completed COMPONENTS 84000/153647 (DDEFW-015)
Information: Completed COMPONENTS 85000/153647 (DDEFW-015)
Information: Completed COMPONENTS 86000/153647 (DDEFW-015)
Information: Completed COMPONENTS 87000/153647 (DDEFW-015)
Information: Completed COMPONENTS 88000/153647 (DDEFW-015)
Information: Completed COMPONENTS 89000/153647 (DDEFW-015)
Information: Completed COMPONENTS 90000/153647 (DDEFW-015)
Information: Completed COMPONENTS 91000/153647 (DDEFW-015)
Information: Completed COMPONENTS 92000/153647 (DDEFW-015)
Information: Completed COMPONENTS 93000/153647 (DDEFW-015)
Information: Completed COMPONENTS 94000/153647 (DDEFW-015)
Information: Completed COMPONENTS 95000/153647 (DDEFW-015)
Information: Completed COMPONENTS 96000/153647 (DDEFW-015)
Information: Completed COMPONENTS 97000/153647 (DDEFW-015)
Information: Completed COMPONENTS 98000/153647 (DDEFW-015)
Information: Completed COMPONENTS 99000/153647 (DDEFW-015)
Information: Completed COMPONENTS 100000/153647 (DDEFW-015)
Information: Completed COMPONENTS 101000/153647 (DDEFW-015)
Information: Completed COMPONENTS 102000/153647 (DDEFW-015)
Information: Completed COMPONENTS 103000/153647 (DDEFW-015)
Information: Completed COMPONENTS 104000/153647 (DDEFW-015)
Information: Completed COMPONENTS 105000/153647 (DDEFW-015)
Information: Completed COMPONENTS 106000/153647 (DDEFW-015)
Information: Completed COMPONENTS 107000/153647 (DDEFW-015)
Information: Completed COMPONENTS 108000/153647 (DDEFW-015)
Information: Completed COMPONENTS 109000/153647 (DDEFW-015)
Information: Completed COMPONENTS 110000/153647 (DDEFW-015)
Information: Completed COMPONENTS 111000/153647 (DDEFW-015)
Information: Completed COMPONENTS 112000/153647 (DDEFW-015)
Information: Completed COMPONENTS 113000/153647 (DDEFW-015)
Information: Completed COMPONENTS 114000/153647 (DDEFW-015)
Information: Completed COMPONENTS 115000/153647 (DDEFW-015)
Information: Completed COMPONENTS 116000/153647 (DDEFW-015)
Information: Completed COMPONENTS 117000/153647 (DDEFW-015)
Information: Completed COMPONENTS 118000/153647 (DDEFW-015)
Information: Completed COMPONENTS 119000/153647 (DDEFW-015)
Information: Completed COMPONENTS 120000/153647 (DDEFW-015)
Information: Completed COMPONENTS 121000/153647 (DDEFW-015)
Information: Completed COMPONENTS 122000/153647 (DDEFW-015)
Information: Completed COMPONENTS 123000/153647 (DDEFW-015)
Information: Completed COMPONENTS 124000/153647 (DDEFW-015)
Information: Completed COMPONENTS 125000/153647 (DDEFW-015)
Information: Completed COMPONENTS 126000/153647 (DDEFW-015)
Information: Completed COMPONENTS 127000/153647 (DDEFW-015)
Information: Completed COMPONENTS 128000/153647 (DDEFW-015)
Information: Completed COMPONENTS 129000/153647 (DDEFW-015)
Information: Completed COMPONENTS 130000/153647 (DDEFW-015)
Information: Completed COMPONENTS 131000/153647 (DDEFW-015)
Information: Completed COMPONENTS 132000/153647 (DDEFW-015)
Information: Completed COMPONENTS 133000/153647 (DDEFW-015)
Information: Completed COMPONENTS 134000/153647 (DDEFW-015)
Information: Completed COMPONENTS 135000/153647 (DDEFW-015)
Information: Completed COMPONENTS 136000/153647 (DDEFW-015)
Information: Completed COMPONENTS 137000/153647 (DDEFW-015)
Information: Completed COMPONENTS 138000/153647 (DDEFW-015)
Information: Completed COMPONENTS 139000/153647 (DDEFW-015)
Information: Completed COMPONENTS 140000/153647 (DDEFW-015)
Information: Completed COMPONENTS 141000/153647 (DDEFW-015)
Information: Completed COMPONENTS 142000/153647 (DDEFW-015)
Information: Completed COMPONENTS 143000/153647 (DDEFW-015)
Information: Completed COMPONENTS 144000/153647 (DDEFW-015)
Information: Completed COMPONENTS 145000/153647 (DDEFW-015)
Information: Completed COMPONENTS 146000/153647 (DDEFW-015)
Information: Completed COMPONENTS 147000/153647 (DDEFW-015)
Information: Completed COMPONENTS 148000/153647 (DDEFW-015)
Information: Completed COMPONENTS 149000/153647 (DDEFW-015)
Information: Completed COMPONENTS 150000/153647 (DDEFW-015)
Information: Completed COMPONENTS 151000/153647 (DDEFW-015)
Information: Completed COMPONENTS 152000/153647 (DDEFW-015)
Information: Completed COMPONENTS 153000/153647 (DDEFW-015)
Information: Completed COMPONENTS section  (DDEFW-016)
Information: Writing PINS section (DDEFW-014)
Information: Completed PINS section  (DDEFW-016)
Information: Writing SPECIALNETS section (DDEFW-014)
Information: Completed SPECIALNETS 1000/4985 (DDEFW-015)
Information: Completed SPECIALNETS 2000/4985 (DDEFW-015)
Information: Completed SPECIALNETS 3000/4985 (DDEFW-015)
Information: Completed SPECIALNETS 4000/4985 (DDEFW-015)
Information: Completed SPECIALNETS section  (DDEFW-016)
Information: Writing NETS section (DDEFW-014)
Information: Completed NETS 1000/33681 (DDEFW-015)
Information: Completed NETS 2000/33681 (DDEFW-015)
Information: Completed NETS 3000/33681 (DDEFW-015)
Information: Completed NETS 4000/33681 (DDEFW-015)
Information: Completed NETS 5000/33681 (DDEFW-015)
Information: Completed NETS 6000/33681 (DDEFW-015)
Information: Completed NETS 7000/33681 (DDEFW-015)
Information: Completed NETS 8000/33681 (DDEFW-015)
Information: Completed NETS 9000/33681 (DDEFW-015)
Information: Completed NETS 10000/33681 (DDEFW-015)
Information: Completed NETS 11000/33681 (DDEFW-015)
Information: Completed NETS 12000/33681 (DDEFW-015)
Information: Completed NETS 13000/33681 (DDEFW-015)
Information: Completed NETS 14000/33681 (DDEFW-015)
Information: Completed NETS 15000/33681 (DDEFW-015)
Information: Completed NETS 16000/33681 (DDEFW-015)
Information: Completed NETS 17000/33681 (DDEFW-015)
Information: Completed NETS 18000/33681 (DDEFW-015)
Information: Completed NETS 19000/33681 (DDEFW-015)
Information: Completed NETS 20000/33681 (DDEFW-015)
Information: Completed NETS 21000/33681 (DDEFW-015)
Information: Completed NETS 22000/33681 (DDEFW-015)
Information: Completed NETS 23000/33681 (DDEFW-015)
Information: Completed NETS 24000/33681 (DDEFW-015)
Information: Completed NETS 25000/33681 (DDEFW-015)
Information: Completed NETS 26000/33681 (DDEFW-015)
Information: Completed NETS 27000/33681 (DDEFW-015)
Information: Completed NETS 28000/33681 (DDEFW-015)
Information: Completed NETS 29000/33681 (DDEFW-015)
Information: Completed NETS 30000/33681 (DDEFW-015)
Information: Completed NETS 31000/33681 (DDEFW-015)
Information: Completed NETS 32000/33681 (DDEFW-015)
Information: Completed NETS 33000/33681 (DDEFW-015)
Information: Completed NETS section  (DDEFW-016)
DEF output completed
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/outputs/khu_sensor_pad.sdf'. (WT-3)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad14 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad14 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad11 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad11 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad10 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad10 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad3 (ss65lp3p3v_wst_108_300_p125:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad3 (ss65lp3p3v_bst_132_360_n040:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad56 (ss65lp3p3v_wst_108_300_p125:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad56 (ss65lp3p3v_bst_132_360_n040:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad45 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad45 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad43 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad43 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad36 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad36 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad34 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad34 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad27 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad27 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: A total of 26 operating conditions have been inferred.  (LIBSETUP-754)
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************


Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is -40/-40(from scenario func1_bst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00044 0.00044 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00011 0.00011 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer OA : 6e-06 6e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Res for layer LB : 8.9e-06 8.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0018 0.0018 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Vertical Res : 0.0016 0.0016 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: Using emulation metal fill extraction. (RCEX-084)
Writing SPEF to ./outputs/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup_125.khu_sensor_pad.spef ...
Writing SPEF to ./outputs/LR6LP_SigCmin_4_20_01_00_3um_effective.tlup_-40.khu_sensor_pad.spef ...
Warning: Nothing implicitly matched '*' (SEL-003)
Information: Updating database...
Information: Updating top database 'khu_sensor_pad.CEL;1'. (MWDC-255)
Generating description for top level cell.
Processing module khu_sensor_pad
Elapsed =    0:00:02, CPU =    0:00:01
Write verilog completed successfully.
icc_shell> 
*** warning: insufficient colors have been defined to
*** support 11 color visual mode buckets
*** colors will be reused
icc_shell> save_mw_cel  -design "khu_sensor_pad.CEL;1"
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named khu_sensor_pad. (UIG-5)
icc_shell> close_mw_lib
Removing physical design 'khu_sensor_pad'
Information: Removing all scenarios because all designs have been removed. (UID-1040)
Information: Removed scenario func1_wst from memory. (UID-1024)
Information: Removed scenario func1_bst from memory. (UID-1024)
Information: Removed scenario funccts_wst from memory. (UID-1024)
icc_shell> open_mw_lib /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_06_route
{khu_sensor_pad_06_route}
icc_shell> ::iccGUI::open_mw_cel  khu_sensor_pad
icc_shell> open_mw_cel khu_sensor_pad
Preparing data for query................... 
Information: Opened "khu_sensor_pad.CEL;1" from "/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_06_route" library. (MWUI-068)
{khu_sensor_pad}
icc_shell> 
icc_shell> close_mw_lib
icc_shell> open_mw_lib /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt
{khu_sensor_pad_07_route_opt}
icc_shell> ::iccGUI::open_mw_cel  khu_sensor_pad
icc_shell> open_mw_cel khu_sensor_pad
Preparing data for query................... 
Information: Opened "khu_sensor_pad.CEL;1" from "/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt" library. (MWUI-068)
{khu_sensor_pad}
icc_shell> 
icc_shell> close_mw_lib
icc_shell> open_mw_lib /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish
{khu_sensor_pad_08_chip_finish}
icc_shell> ::iccGUI::open_mw_cel  khu_sensor_pad
icc_shell> open_mw_cel khu_sensor_pad
Preparing data for query................... 
Information: Opened "khu_sensor_pad.CEL;1" from "/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish" library. (MWUI-068)
{khu_sensor_pad}
icc_shell> 
icc_shell> exit

Thank you...

