vendor_name = ModelSim
source_file = 1, H:/Verilog/Ex6/clk_div.v
source_file = 1, H:/Verilog/Ex6/spi2dac.v
source_file = 1, H:/Verilog/Ex6/top.v
source_file = 1, H:/Verilog/Ex6/pulse_gen.v
source_file = 1, H:/Verilog/Ex6/db/dac_test.cbx.xml
design_name = top
instance = comp, \converter|Add0~2 , converter|Add0~2, top, 1
instance = comp, \clock_divider|Add0~2 , clock_divider|Add0~2, top, 1
instance = comp, \clock_divider|Add0~8 , clock_divider|Add0~8, top, 1
instance = comp, \clock_divider|Add0~12 , clock_divider|Add0~12, top, 1
instance = comp, \clock_divider|Add0~16 , clock_divider|Add0~16, top, 1
instance = comp, \clock_divider|Add0~20 , clock_divider|Add0~20, top, 1
instance = comp, \clock_divider|Add0~28 , clock_divider|Add0~28, top, 1
instance = comp, \clock_divider|Add0~34 , clock_divider|Add0~34, top, 1
instance = comp, \clock_divider|Add0~40 , clock_divider|Add0~40, top, 1
instance = comp, \clock_divider|Add0~42 , clock_divider|Add0~42, top, 1
instance = comp, \converter|shift_reg[14] , converter|shift_reg[14], top, 1
instance = comp, \converter|ctr[1] , converter|ctr[1], top, 1
instance = comp, \converter|sr_state.WAIT_CSB_FALL , converter|sr_state.WAIT_CSB_FALL, top, 1
instance = comp, \converter|shift_reg[13] , converter|shift_reg[13], top, 1
instance = comp, \converter|shift_reg~1 , converter|shift_reg~1, top, 1
instance = comp, \converter|ctr~1 , converter|ctr~1, top, 1
instance = comp, \converter|Selector1~0 , converter|Selector1~0, top, 1
instance = comp, \converter|shift_reg[12] , converter|shift_reg[12], top, 1
instance = comp, \converter|shift_reg~2 , converter|shift_reg~2, top, 1
instance = comp, \clock_divider|constant[8] , clock_divider|constant[8], top, 1
instance = comp, \clock_divider|constant[6] , clock_divider|constant[6], top, 1
instance = comp, \clock_divider|Equal0~0 , clock_divider|Equal0~0, top, 1
instance = comp, \clock_divider|constant[4] , clock_divider|constant[4], top, 1
instance = comp, \clock_divider|constant[1] , clock_divider|constant[1], top, 1
instance = comp, \clock_divider|constant[14] , clock_divider|constant[14], top, 1
instance = comp, \clock_divider|constant[17] , clock_divider|constant[17], top, 1
instance = comp, \clock_divider|constant[21] , clock_divider|constant[21], top, 1
instance = comp, \converter|shift_reg[11] , converter|shift_reg[11], top, 1
instance = comp, \converter|shift_reg~3 , converter|shift_reg~3, top, 1
instance = comp, \clock_divider|constant~2 , clock_divider|constant~2, top, 1
instance = comp, \clock_divider|constant~8 , clock_divider|constant~8, top, 1
instance = comp, \clock_divider|constant~11 , clock_divider|constant~11, top, 1
instance = comp, \clock_divider|constant~15 , clock_divider|constant~15, top, 1
instance = comp, \converter|shift_reg[10] , converter|shift_reg[10], top, 1
instance = comp, \converter|shift_reg~4 , converter|shift_reg~4, top, 1
instance = comp, \converter|shift_reg[9] , converter|shift_reg[9], top, 1
instance = comp, \converter|shift_reg~5 , converter|shift_reg~5, top, 1
instance = comp, \converter|shift_reg[8] , converter|shift_reg[8], top, 1
instance = comp, \converter|shift_reg~6 , converter|shift_reg~6, top, 1
instance = comp, \converter|shift_reg[7] , converter|shift_reg[7], top, 1
instance = comp, \converter|shift_reg~7 , converter|shift_reg~7, top, 1
instance = comp, \converter|shift_reg[6] , converter|shift_reg[6], top, 1
instance = comp, \converter|shift_reg~8 , converter|shift_reg~8, top, 1
instance = comp, \converter|shift_reg[5] , converter|shift_reg[5], top, 1
instance = comp, \converter|shift_reg~9 , converter|shift_reg~9, top, 1
instance = comp, \converter|shift_reg[4] , converter|shift_reg[4], top, 1
instance = comp, \converter|shift_reg~10 , converter|shift_reg~10, top, 1
instance = comp, \converter|shift_reg[3] , converter|shift_reg[3], top, 1
instance = comp, \converter|shift_reg~11 , converter|shift_reg~11, top, 1
instance = comp, \converter|shift_reg[2] , converter|shift_reg[2], top, 1
instance = comp, \converter|shift_reg~12 , converter|shift_reg~12, top, 1
instance = comp, \converter|shift_reg~13 , converter|shift_reg~13, top, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, top, 1
instance = comp, \SW[9]~input , SW[9]~input, top, 1
instance = comp, \SW[8]~input , SW[8]~input, top, 1
instance = comp, \SW[7]~input , SW[7]~input, top, 1
instance = comp, \SW[6]~input , SW[6]~input, top, 1
instance = comp, \SW[5]~input , SW[5]~input, top, 1
instance = comp, \SW[4]~input , SW[4]~input, top, 1
instance = comp, \SW[3]~input , SW[3]~input, top, 1
instance = comp, \SW[2]~input , SW[2]~input, top, 1
instance = comp, \SW[1]~input , SW[1]~input, top, 1
instance = comp, \SW[0]~input , SW[0]~input, top, 1
instance = comp, \CLOCK_50~inputclkctrl , CLOCK_50~inputclkctrl, top, 1
instance = comp, \DAC_CS~output , DAC_CS~output, top, 1
instance = comp, \DAC_SDI~output , DAC_SDI~output, top, 1
instance = comp, \DAC_LD~output , DAC_LD~output, top, 1
instance = comp, \SCK~output , SCK~output, top, 1
instance = comp, \converter|Add0~0 , converter|Add0~0, top, 1
instance = comp, \converter|ctr~0 , converter|ctr~0, top, 1
instance = comp, \converter|ctr[0] , converter|ctr[0], top, 1
instance = comp, \converter|Equal0~0 , converter|Equal0~0, top, 1
instance = comp, \converter|Add0~4 , converter|Add0~4, top, 1
instance = comp, \converter|ctr~2 , converter|ctr~2, top, 1
instance = comp, \converter|ctr[2] , converter|ctr[2], top, 1
instance = comp, \converter|Add0~6 , converter|Add0~6, top, 1
instance = comp, \converter|ctr[3] , converter|ctr[3], top, 1
instance = comp, \converter|Add0~8 , converter|Add0~8, top, 1
instance = comp, \converter|ctr[4] , converter|ctr[4], top, 1
instance = comp, \converter|clk_1MHz~0 , converter|clk_1MHz~0, top, 1
instance = comp, \converter|clk_1MHz~feeder , converter|clk_1MHz~feeder, top, 1
instance = comp, \converter|clk_1MHz , converter|clk_1MHz, top, 1
instance = comp, \converter|clk_1MHz~clkctrl , converter|clk_1MHz~clkctrl, top, 1
instance = comp, \converter|Selector2~0 , converter|Selector2~0, top, 1
instance = comp, \converter|sr_state.WAIT_CSB_HIGH , converter|sr_state.WAIT_CSB_HIGH, top, 1
instance = comp, \converter|Selector0~0 , converter|Selector0~0, top, 1
instance = comp, \converter|sr_state.IDLE , converter|sr_state.IDLE, top, 1
instance = comp, \clock_divider|constant~5 , clock_divider|constant~5, top, 1
instance = comp, \clock_divider|constant[10] , clock_divider|constant[10], top, 1
instance = comp, \clock_divider|Add0~0 , clock_divider|Add0~0, top, 1
instance = comp, \clock_divider|Add0~4 , clock_divider|Add0~4, top, 1
instance = comp, \clock_divider|constant~4 , clock_divider|constant~4, top, 1
instance = comp, \clock_divider|constant[2] , clock_divider|constant[2], top, 1
instance = comp, \clock_divider|Add0~6 , clock_divider|Add0~6, top, 1
instance = comp, \clock_divider|constant~3 , clock_divider|constant~3, top, 1
instance = comp, \clock_divider|constant[3] , clock_divider|constant[3], top, 1
instance = comp, \clock_divider|Add0~10 , clock_divider|Add0~10, top, 1
instance = comp, \clock_divider|constant~1 , clock_divider|constant~1, top, 1
instance = comp, \clock_divider|constant[5] , clock_divider|constant[5], top, 1
instance = comp, \clock_divider|Add0~14 , clock_divider|Add0~14, top, 1
instance = comp, \clock_divider|constant[7] , clock_divider|constant[7], top, 1
instance = comp, \clock_divider|Add0~18 , clock_divider|Add0~18, top, 1
instance = comp, \clock_divider|constant~0 , clock_divider|constant~0, top, 1
instance = comp, \clock_divider|constant[9] , clock_divider|constant[9], top, 1
instance = comp, \clock_divider|Add0~22 , clock_divider|Add0~22, top, 1
instance = comp, \clock_divider|constant[11] , clock_divider|constant[11], top, 1
instance = comp, \clock_divider|Add0~24 , clock_divider|Add0~24, top, 1
instance = comp, \clock_divider|Add0~26 , clock_divider|Add0~26, top, 1
instance = comp, \clock_divider|constant~7 , clock_divider|constant~7, top, 1
instance = comp, \clock_divider|constant[13] , clock_divider|constant[13], top, 1
instance = comp, \clock_divider|Add0~30 , clock_divider|Add0~30, top, 1
instance = comp, \clock_divider|constant~9 , clock_divider|constant~9, top, 1
instance = comp, \clock_divider|constant[15] , clock_divider|constant[15], top, 1
instance = comp, \clock_divider|Add0~32 , clock_divider|Add0~32, top, 1
instance = comp, \clock_divider|constant~10 , clock_divider|constant~10, top, 1
instance = comp, \clock_divider|constant[16] , clock_divider|constant[16], top, 1
instance = comp, \clock_divider|Add0~36 , clock_divider|Add0~36, top, 1
instance = comp, \clock_divider|Add0~38 , clock_divider|Add0~38, top, 1
instance = comp, \clock_divider|constant~14 , clock_divider|constant~14, top, 1
instance = comp, \clock_divider|constant[20] , clock_divider|constant[20], top, 1
instance = comp, \clock_divider|constant~12 , clock_divider|constant~12, top, 1
instance = comp, \clock_divider|constant[18] , clock_divider|constant[18], top, 1
instance = comp, \clock_divider|constant~13 , clock_divider|constant~13, top, 1
instance = comp, \clock_divider|constant[19] , clock_divider|constant[19], top, 1
instance = comp, \clock_divider|Equal0~5 , clock_divider|Equal0~5, top, 1
instance = comp, \clock_divider|constant~6 , clock_divider|constant~6, top, 1
instance = comp, \clock_divider|constant[12] , clock_divider|constant[12], top, 1
instance = comp, \clock_divider|Equal0~3 , clock_divider|Equal0~3, top, 1
instance = comp, \clock_divider|constant[0] , clock_divider|constant[0], top, 1
instance = comp, \clock_divider|Equal0~2 , clock_divider|Equal0~2, top, 1
instance = comp, \clock_divider|Equal0~1 , clock_divider|Equal0~1, top, 1
instance = comp, \clock_divider|Equal0~4 , clock_divider|Equal0~4, top, 1
instance = comp, \clock_divider|Equal0~6 , clock_divider|Equal0~6, top, 1
instance = comp, \clock_divider|clkout~0 , clock_divider|clkout~0, top, 1
instance = comp, \clock_divider|clkout , clock_divider|clkout, top, 1
instance = comp, \pulse_generator|state.IDLE~feeder , pulse_generator|state.IDLE~feeder, top, 1
instance = comp, \pulse_generator|state.IDLE , pulse_generator|state.IDLE, top, 1
instance = comp, \pulse_generator|load~1 , pulse_generator|load~1, top, 1
instance = comp, \pulse_generator|load , pulse_generator|load, top, 1
instance = comp, \converter|dac_start~0 , converter|dac_start~0, top, 1
instance = comp, \converter|dac_start~1 , converter|dac_start~1, top, 1
instance = comp, \converter|dac_start , converter|dac_start, top, 1
instance = comp, \converter|state[0]~5 , converter|state[0]~5, top, 1
instance = comp, \converter|state[1]~7 , converter|state[1]~7, top, 1
instance = comp, \converter|state[1] , converter|state[1], top, 1
instance = comp, \converter|state[2]~9 , converter|state[2]~9, top, 1
instance = comp, \converter|state[2] , converter|state[2], top, 1
instance = comp, \converter|state[3]~11 , converter|state[3]~11, top, 1
instance = comp, \converter|state[4]~13 , converter|state[4]~13, top, 1
instance = comp, \converter|state[4] , converter|state[4], top, 1
instance = comp, \converter|Selector8~0 , converter|Selector8~0, top, 1
instance = comp, \converter|state[0] , converter|state[0], top, 1
instance = comp, \converter|state[3] , converter|state[3], top, 1
instance = comp, \converter|Equal1~0 , converter|Equal1~0, top, 1
instance = comp, \converter|Selector9~0 , converter|Selector9~0, top, 1
instance = comp, \converter|dac_cs , converter|dac_cs, top, 1
instance = comp, \converter|shift_reg~0 , converter|shift_reg~0, top, 1
instance = comp, \converter|shift_reg[15] , converter|shift_reg[15], top, 1
instance = comp, \converter|Equal2~0 , converter|Equal2~0, top, 1
instance = comp, \converter|dac_ld , converter|dac_ld, top, 1
instance = comp, \converter|dac_sck , converter|dac_sck, top, 1
