# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do DataPath_controller_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying c:/intelfpga_lite/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lmnjm/OneDrive/Documents/Summer\ 2024/EE417\ Programmable\ Logic\ Devices/Lecture\ 07/HW7/Q2/controller {C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/Q2/controller/Controller.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:59:24 on Jun 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/Q2/controller" C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/Q2/controller/Controller.v 
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 09:59:25 on Jun 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lmnjm/OneDrive/Documents/Summer\ 2024/EE417\ Programmable\ Logic\ Devices/Lecture\ 07/HW7/Q2/Datapath {C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/Q2/Datapath/DataPath.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:59:25 on Jun 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/Q2/Datapath" C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/Q2/Datapath/DataPath.v 
# -- Compiling module DataPath
# 
# Top level modules:
# 	DataPath
# End time: 09:59:25 on Jun 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lmnjm/OneDrive/Documents/Summer\ 2024/EE417\ Programmable\ Logic\ Devices/Lecture\ 07/HW7/Q2/Datapath\ controller {C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/Q2/Datapath controller/DataPath_controller.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:59:25 on Jun 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/Q2/Datapath controller" C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/Q2/Datapath controller/DataPath_controller.v 
# -- Compiling module DataPath_controller
# 
# Top level modules:
# 	DataPath_controller
# End time: 09:59:25 on Jun 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lmnjm/OneDrive/Documents/Summer\ 2024/EE417\ Programmable\ Logic\ Devices/Lecture\ 07/HW7/Q2/Datapath\ controller {C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/Q2/Datapath controller/DataPath_controller_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:59:25 on Jun 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/Q2/Datapath controller" C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/Q2/Datapath controller/DataPath_controller_tb.v 
# -- Compiling module DataPath_controller_tb
# 
# Top level modules:
# 	DataPath_controller_tb
# End time: 09:59:25 on Jun 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  DataPath_controller_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" DataPath_controller_tb 
# Start time: 09:59:25 on Jun 30,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "Controller(fast)".
# Loading work.DataPath_controller_tb(fast)
# Loading work.DataPath_controller(fast)
# Loading work.DataPath(fast)
# Loading work.Controller(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Time: 0	|	Count_up: 0 |	Count_down: 0	|	count: 00000001
# Time: 10	|	Count_up: 1 |	Count_down: 0	|	count: 00000001
# Time: 30	|	Count_up: 0 |	Count_down: 1	|	count: 00000010
# Time: 50	|	Count_up: 0 |	Count_down: 1	|	count: 00000001
# Time: 70	|	Count_up: 0 |	Count_down: 1	|	count: 10000000
# Time: 90	|	Count_up: 0 |	Count_down: 1	|	count: 01000000
# Time: 110	|	Count_up: 0 |	Count_down: 1	|	count: 00100000
# Time: 130	|	Count_up: 0 |	Count_down: 1	|	count: 00010000
# Time: 150	|	Count_up: 0 |	Count_down: 1	|	count: 00001000
# Time: 170	|	Count_up: 0 |	Count_down: 1	|	count: 00000100
# Time: 190	|	Count_up: 0 |	Count_down: 1	|	count: 00000010
# Time: 210	|	Count_up: 0 |	Count_down: 1	|	count: 00000001
# Time: 230	|	Count_up: 0 |	Count_down: 1	|	count: 10000000
# Time: 250	|	Count_up: 0 |	Count_down: 1	|	count: 01000000
# Time: 270	|	Count_up: 0 |	Count_down: 1	|	count: 00100000
# Time: 290	|	Count_up: 0 |	Count_down: 1	|	count: 00010000
# Time: 310	|	Count_up: 0 |	Count_down: 1	|	count: 00001000
# Time: 330	|	Count_up: 0 |	Count_down: 1	|	count: 00000100
# Time: 350	|	Count_up: 0 |	Count_down: 1	|	count: 00000010
# Time: 370	|	Count_up: 0 |	Count_down: 1	|	count: 00000001
# Time: 390	|	Count_up: 0 |	Count_down: 0	|	count: 10000000
# Time: 430	|	Count_up: 1 |	Count_down: 0	|	count: 00000001
# Time: 450	|	Count_up: 0 |	Count_down: 1	|	count: 00000010
# Time: 470	|	Count_up: 0 |	Count_down: 1	|	count: 00000001
# Time: 490	|	Count_up: 0 |	Count_down: 1	|	count: 10000000
# Time: 510	|	Count_up: 0 |	Count_down: 1	|	count: 01000000
# Time: 530	|	Count_up: 0 |	Count_down: 1	|	count: 00100000
# Time: 550	|	Count_up: 0 |	Count_down: 1	|	count: 00010000
# Time: 570	|	Count_up: 0 |	Count_down: 1	|	count: 00001000
# Time: 590	|	Count_up: 0 |	Count_down: 1	|	count: 00000100
# Time: 610	|	Count_up: 0 |	Count_down: 1	|	count: 00000010
# Time: 630	|	Count_up: 0 |	Count_down: 1	|	count: 00000001
# Time: 650	|	Count_up: 0 |	Count_down: 1	|	count: 10000000
# Time: 670	|	Count_up: 0 |	Count_down: 1	|	count: 01000000
# Time: 690	|	Count_up: 0 |	Count_down: 1	|	count: 00100000
# Time: 710	|	Count_up: 0 |	Count_down: 1	|	count: 00010000
# Time: 730	|	Count_up: 0 |	Count_down: 1	|	count: 00001000
# Time: 750	|	Count_up: 0 |	Count_down: 1	|	count: 00000100
# Time: 770	|	Count_up: 0 |	Count_down: 1	|	count: 00000010
# Time: 790	|	Count_up: 0 |	Count_down: 1	|	count: 00000001
# ** Note: $stop    : C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/Q2/Datapath controller/DataPath_controller_tb.v(45)
#    Time: 810 ps  Iteration: 0  Instance: /DataPath_controller_tb
# Break in Module DataPath_controller_tb at C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/Q2/Datapath controller/DataPath_controller_tb.v line 45
# End time: 10:11:20 on Jun 30,2024, Elapsed time: 0:11:55
# Errors: 0, Warnings: 0
