Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.3.1/bin/unwrapped/win64.o/xelab.exe -wto a09aaa0935ee4069b68ed5f432374a15 --debug typical --relax -L xil_defaultlib -L secureip --snapshot UsrClkOut_test_behav xil_defaultlib.UsrClkOut_test -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.RBCP_Receiver [\RBCP_Receiver("0000000000000000...]
Compiling architecture rtl of entity xil_defaultlib.UsrClkOut [\UsrClkOut("00000000000000000000...]
Compiling architecture behavior of entity xil_defaultlib.usrclkout_test
Built simulation snapshot UsrClkOut_test_behav
