# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project3.srcs/sources_1/new/Cache_b1.v" \
"../../../../project3.srcs/sources_1/new/main_memory.v" \
"../../../../project3.srcs/sim_1/new/cache_test_1b.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
