{"Source Block": ["hdl/library/axi_dac_interpolate/axi_dac_interpolate_reg.v@74:126@HdlStmProcess", "  reg             up_flags = 32'h0;\n  reg     [1:0]   up_config = 2'h0;\n  reg     [15:0]  up_correction_coefficient_a = 16'h0;\n  reg     [15:0]  up_correction_coefficient_b = 16'h0;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_wack <= 'd0;\n      up_scratch <= 'd0;\n      up_interpolation_ratio_a <= 'd0;\n      up_filter_mask_a <= 'd0;\n      up_interpolation_ratio_b <= 'd0;\n      up_filter_mask_b <= 'd0;\n      up_flags <= 'd0;\n      up_config <= 'd0;\n      up_correction_coefficient_a <= 'd0;\n      up_correction_coefficient_b <= 'd0;\n    end else begin\n      up_wack <= up_wreq;\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h1)) begin\n        up_scratch <= up_wdata;\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h10)) begin\n        up_interpolation_ratio_a <= up_wdata;\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h11)) begin\n        up_filter_mask_a <= up_wdata[2:0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h12)) begin\n        up_interpolation_ratio_b <= up_wdata;\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h13)) begin\n        up_filter_mask_b <= up_wdata[2:0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h14)) begin\n        up_flags <= {31'h0,up_wdata[0]};\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h15)) begin\n        up_config <= up_wdata[1:0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h16)) begin\n        up_correction_coefficient_a <= up_wdata[15:0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h17)) begin\n        up_correction_coefficient_b <= up_wdata[15:0];\n      end\n    end\n  end\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], "Clone Blocks": [["hdl/library/axi_adc_decimate/axi_adc_decimate_reg.v@70:110", "\n  reg     [ 1:0]  up_config = 1'h0;\n  reg     [15:0]  up_correction_coefficient_a = 16'h0;\n  reg     [15:0]  up_correction_coefficient_b = 16'h0;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_wack <= 'd0;\n      up_scratch <= 'd0;\n      up_decimation_ratio <= 'd0;\n      up_filter_mask <= 'd0;\n      up_config <= 'd0;\n      up_correction_coefficient_a <= 'd0;\n      up_correction_coefficient_b <= 'd0;\n    end else begin\n      up_wack <= up_wreq;\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h1)) begin\n        up_scratch <= up_wdata;\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h10)) begin\n        up_decimation_ratio <= up_wdata;\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h11)) begin\n        up_filter_mask <= up_wdata[2:0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h12)) begin\n        up_config <= up_wdata[1:0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h13)) begin\n        up_correction_coefficient_a <= up_wdata[15:0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr[4:0] == 5'h14)) begin\n        up_correction_coefficient_b <= up_wdata[15:0];\n      end\n    end\n  end\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"]], "Diff Content": {"Delete": [[87, "      up_flags <= 'd0;\n"], [109, "        up_flags <= {31'h0,up_wdata[0]};\n"]], "Add": [[87, "      up_flags <= 'd2;\n"], [109, "        up_flags <= {30'h0,up_wdata[1:0]};\n"]]}}