Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:34:25 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_max.rpt
| Design       : sv_chip0_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.908ns  (required time - arrival time)
  Source:                 horiz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.754ns (36.250%)  route 1.326ns (63.750%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.796 - 1.500 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, unplaced)      0.434     1.461    tm3_clk_v0_IBUF_BUFG
                                                                      r  horiz_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 r  horiz_reg[0]/Q
                         net (fo=114, unplaced)       0.519     2.234    n_0_horiz_reg[0]
                                                                      r  tm3_vidout_red[1]_i_63/I0
                         LUT4 (Prop_lut4_I0_O)        0.123     2.357 r  tm3_vidout_red[1]_i_63/O
                         net (fo=1, unplaced)         0.000     2.357    n_0_tm3_vidout_red[1]_i_63
                                                                      r  tm3_vidout_red_reg[1]_i_30/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     2.641 r  tm3_vidout_red_reg[1]_i_30/CO[3]
                         net (fo=1, unplaced)         0.007     2.648    n_0_tm3_vidout_red_reg[1]_i_30
                                                                      r  tm3_vidout_red_reg[1]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.698 r  tm3_vidout_red_reg[1]_i_5/CO[3]
                         net (fo=2, unplaced)         0.396     3.094    tm3_vidout_red4
                                                                      r  tm3_vidout_red[9]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.137 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, unplaced)        0.404     3.541    n_0_tm3_vidout_red[9]_i_1
                         FDRE                                         r  tm3_vidout_green_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
                                                      0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     1.899 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     2.312    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     2.384 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, unplaced)      0.413     2.796    tm3_clk_v0_IBUF_BUFG
                                                                      r  tm3_vidout_green_reg[2]/C
                         clock pessimism              0.143     2.939    
                         clock uncertainty           -0.035     2.904    
                         FDRE (Setup_fdre_C_R)       -0.271     2.633    tm3_vidout_green_reg[2]
  -------------------------------------------------------------------
                         required time                          2.633    
                         arrival time                          -3.541    
  -------------------------------------------------------------------
                         slack                                 -0.908    

Slack (VIOLATED) :        -0.908ns  (required time - arrival time)
  Source:                 horiz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.754ns (36.250%)  route 1.326ns (63.750%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.796 - 1.500 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, unplaced)      0.434     1.461    tm3_clk_v0_IBUF_BUFG
                                                                      r  horiz_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 r  horiz_reg[0]/Q
                         net (fo=114, unplaced)       0.519     2.234    n_0_horiz_reg[0]
                                                                      r  tm3_vidout_red[1]_i_63/I0
                         LUT4 (Prop_lut4_I0_O)        0.123     2.357 r  tm3_vidout_red[1]_i_63/O
                         net (fo=1, unplaced)         0.000     2.357    n_0_tm3_vidout_red[1]_i_63
                                                                      r  tm3_vidout_red_reg[1]_i_30/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     2.641 r  tm3_vidout_red_reg[1]_i_30/CO[3]
                         net (fo=1, unplaced)         0.007     2.648    n_0_tm3_vidout_red_reg[1]_i_30
                                                                      r  tm3_vidout_red_reg[1]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.698 r  tm3_vidout_red_reg[1]_i_5/CO[3]
                         net (fo=2, unplaced)         0.396     3.094    tm3_vidout_red4
                                                                      r  tm3_vidout_red[9]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.137 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, unplaced)        0.404     3.541    n_0_tm3_vidout_red[9]_i_1
                         FDRE                                         r  tm3_vidout_green_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
                                                      0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     1.899 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     2.312    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     2.384 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, unplaced)      0.413     2.796    tm3_clk_v0_IBUF_BUFG
                                                                      r  tm3_vidout_green_reg[3]/C
                         clock pessimism              0.143     2.939    
                         clock uncertainty           -0.035     2.904    
                         FDRE (Setup_fdre_C_R)       -0.271     2.633    tm3_vidout_green_reg[3]
  -------------------------------------------------------------------
                         required time                          2.633    
                         arrival time                          -3.541    
  -------------------------------------------------------------------
                         slack                                 -0.908    

Slack (VIOLATED) :        -0.908ns  (required time - arrival time)
  Source:                 horiz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.754ns (36.250%)  route 1.326ns (63.750%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.796 - 1.500 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, unplaced)      0.434     1.461    tm3_clk_v0_IBUF_BUFG
                                                                      r  horiz_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 r  horiz_reg[0]/Q
                         net (fo=114, unplaced)       0.519     2.234    n_0_horiz_reg[0]
                                                                      r  tm3_vidout_red[1]_i_63/I0
                         LUT4 (Prop_lut4_I0_O)        0.123     2.357 r  tm3_vidout_red[1]_i_63/O
                         net (fo=1, unplaced)         0.000     2.357    n_0_tm3_vidout_red[1]_i_63
                                                                      r  tm3_vidout_red_reg[1]_i_30/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     2.641 r  tm3_vidout_red_reg[1]_i_30/CO[3]
                         net (fo=1, unplaced)         0.007     2.648    n_0_tm3_vidout_red_reg[1]_i_30
                                                                      r  tm3_vidout_red_reg[1]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.698 r  tm3_vidout_red_reg[1]_i_5/CO[3]
                         net (fo=2, unplaced)         0.396     3.094    tm3_vidout_red4
                                                                      r  tm3_vidout_red[9]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.137 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, unplaced)        0.404     3.541    n_0_tm3_vidout_red[9]_i_1
                         FDRE                                         r  tm3_vidout_green_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
                                                      0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     1.899 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     2.312    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     2.384 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, unplaced)      0.413     2.796    tm3_clk_v0_IBUF_BUFG
                                                                      r  tm3_vidout_green_reg[4]/C
                         clock pessimism              0.143     2.939    
                         clock uncertainty           -0.035     2.904    
                         FDRE (Setup_fdre_C_R)       -0.271     2.633    tm3_vidout_green_reg[4]
  -------------------------------------------------------------------
                         required time                          2.633    
                         arrival time                          -3.541    
  -------------------------------------------------------------------
                         slack                                 -0.908    

Slack (VIOLATED) :        -0.908ns  (required time - arrival time)
  Source:                 horiz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.754ns (36.250%)  route 1.326ns (63.750%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.796 - 1.500 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, unplaced)      0.434     1.461    tm3_clk_v0_IBUF_BUFG
                                                                      r  horiz_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 r  horiz_reg[0]/Q
                         net (fo=114, unplaced)       0.519     2.234    n_0_horiz_reg[0]
                                                                      r  tm3_vidout_red[1]_i_63/I0
                         LUT4 (Prop_lut4_I0_O)        0.123     2.357 r  tm3_vidout_red[1]_i_63/O
                         net (fo=1, unplaced)         0.000     2.357    n_0_tm3_vidout_red[1]_i_63
                                                                      r  tm3_vidout_red_reg[1]_i_30/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     2.641 r  tm3_vidout_red_reg[1]_i_30/CO[3]
                         net (fo=1, unplaced)         0.007     2.648    n_0_tm3_vidout_red_reg[1]_i_30
                                                                      r  tm3_vidout_red_reg[1]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.698 r  tm3_vidout_red_reg[1]_i_5/CO[3]
                         net (fo=2, unplaced)         0.396     3.094    tm3_vidout_red4
                                                                      r  tm3_vidout_red[9]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.137 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, unplaced)        0.404     3.541    n_0_tm3_vidout_red[9]_i_1
                         FDRE                                         r  tm3_vidout_green_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
                                                      0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     1.899 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     2.312    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     2.384 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, unplaced)      0.413     2.796    tm3_clk_v0_IBUF_BUFG
                                                                      r  tm3_vidout_green_reg[5]/C
                         clock pessimism              0.143     2.939    
                         clock uncertainty           -0.035     2.904    
                         FDRE (Setup_fdre_C_R)       -0.271     2.633    tm3_vidout_green_reg[5]
  -------------------------------------------------------------------
                         required time                          2.633    
                         arrival time                          -3.541    
  -------------------------------------------------------------------
                         slack                                 -0.908    

Slack (VIOLATED) :        -0.908ns  (required time - arrival time)
  Source:                 horiz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.754ns (36.250%)  route 1.326ns (63.750%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.796 - 1.500 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, unplaced)      0.434     1.461    tm3_clk_v0_IBUF_BUFG
                                                                      r  horiz_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 r  horiz_reg[0]/Q
                         net (fo=114, unplaced)       0.519     2.234    n_0_horiz_reg[0]
                                                                      r  tm3_vidout_red[1]_i_63/I0
                         LUT4 (Prop_lut4_I0_O)        0.123     2.357 r  tm3_vidout_red[1]_i_63/O
                         net (fo=1, unplaced)         0.000     2.357    n_0_tm3_vidout_red[1]_i_63
                                                                      r  tm3_vidout_red_reg[1]_i_30/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     2.641 r  tm3_vidout_red_reg[1]_i_30/CO[3]
                         net (fo=1, unplaced)         0.007     2.648    n_0_tm3_vidout_red_reg[1]_i_30
                                                                      r  tm3_vidout_red_reg[1]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.698 r  tm3_vidout_red_reg[1]_i_5/CO[3]
                         net (fo=2, unplaced)         0.396     3.094    tm3_vidout_red4
                                                                      r  tm3_vidout_red[9]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.137 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, unplaced)        0.404     3.541    n_0_tm3_vidout_red[9]_i_1
                         FDRE                                         r  tm3_vidout_green_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
                                                      0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     1.899 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     2.312    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     2.384 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, unplaced)      0.413     2.796    tm3_clk_v0_IBUF_BUFG
                                                                      r  tm3_vidout_green_reg[6]/C
                         clock pessimism              0.143     2.939    
                         clock uncertainty           -0.035     2.904    
                         FDRE (Setup_fdre_C_R)       -0.271     2.633    tm3_vidout_green_reg[6]
  -------------------------------------------------------------------
                         required time                          2.633    
                         arrival time                          -3.541    
  -------------------------------------------------------------------
                         slack                                 -0.908    

Slack (VIOLATED) :        -0.908ns  (required time - arrival time)
  Source:                 horiz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.754ns (36.250%)  route 1.326ns (63.750%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.796 - 1.500 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, unplaced)      0.434     1.461    tm3_clk_v0_IBUF_BUFG
                                                                      r  horiz_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 r  horiz_reg[0]/Q
                         net (fo=114, unplaced)       0.519     2.234    n_0_horiz_reg[0]
                                                                      r  tm3_vidout_red[1]_i_63/I0
                         LUT4 (Prop_lut4_I0_O)        0.123     2.357 r  tm3_vidout_red[1]_i_63/O
                         net (fo=1, unplaced)         0.000     2.357    n_0_tm3_vidout_red[1]_i_63
                                                                      r  tm3_vidout_red_reg[1]_i_30/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     2.641 r  tm3_vidout_red_reg[1]_i_30/CO[3]
                         net (fo=1, unplaced)         0.007     2.648    n_0_tm3_vidout_red_reg[1]_i_30
                                                                      r  tm3_vidout_red_reg[1]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.698 r  tm3_vidout_red_reg[1]_i_5/CO[3]
                         net (fo=2, unplaced)         0.396     3.094    tm3_vidout_red4
                                                                      r  tm3_vidout_red[9]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.137 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, unplaced)        0.404     3.541    n_0_tm3_vidout_red[9]_i_1
                         FDRE                                         r  tm3_vidout_green_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
                                                      0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     1.899 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     2.312    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     2.384 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, unplaced)      0.413     2.796    tm3_clk_v0_IBUF_BUFG
                                                                      r  tm3_vidout_green_reg[7]/C
                         clock pessimism              0.143     2.939    
                         clock uncertainty           -0.035     2.904    
                         FDRE (Setup_fdre_C_R)       -0.271     2.633    tm3_vidout_green_reg[7]
  -------------------------------------------------------------------
                         required time                          2.633    
                         arrival time                          -3.541    
  -------------------------------------------------------------------
                         slack                                 -0.908    

Slack (VIOLATED) :        -0.908ns  (required time - arrival time)
  Source:                 horiz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.754ns (36.250%)  route 1.326ns (63.750%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.796 - 1.500 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, unplaced)      0.434     1.461    tm3_clk_v0_IBUF_BUFG
                                                                      r  horiz_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 r  horiz_reg[0]/Q
                         net (fo=114, unplaced)       0.519     2.234    n_0_horiz_reg[0]
                                                                      r  tm3_vidout_red[1]_i_63/I0
                         LUT4 (Prop_lut4_I0_O)        0.123     2.357 r  tm3_vidout_red[1]_i_63/O
                         net (fo=1, unplaced)         0.000     2.357    n_0_tm3_vidout_red[1]_i_63
                                                                      r  tm3_vidout_red_reg[1]_i_30/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     2.641 r  tm3_vidout_red_reg[1]_i_30/CO[3]
                         net (fo=1, unplaced)         0.007     2.648    n_0_tm3_vidout_red_reg[1]_i_30
                                                                      r  tm3_vidout_red_reg[1]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.698 r  tm3_vidout_red_reg[1]_i_5/CO[3]
                         net (fo=2, unplaced)         0.396     3.094    tm3_vidout_red4
                                                                      r  tm3_vidout_red[9]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.137 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, unplaced)        0.404     3.541    n_0_tm3_vidout_red[9]_i_1
                         FDRE                                         r  tm3_vidout_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
                                                      0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     1.899 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     2.312    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     2.384 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, unplaced)      0.413     2.796    tm3_clk_v0_IBUF_BUFG
                                                                      r  tm3_vidout_green_reg[8]/C
                         clock pessimism              0.143     2.939    
                         clock uncertainty           -0.035     2.904    
                         FDRE (Setup_fdre_C_R)       -0.271     2.633    tm3_vidout_green_reg[8]
  -------------------------------------------------------------------
                         required time                          2.633    
                         arrival time                          -3.541    
  -------------------------------------------------------------------
                         slack                                 -0.908    

Slack (VIOLATED) :        -0.908ns  (required time - arrival time)
  Source:                 horiz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.754ns (36.250%)  route 1.326ns (63.750%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.796 - 1.500 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, unplaced)      0.434     1.461    tm3_clk_v0_IBUF_BUFG
                                                                      r  horiz_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 r  horiz_reg[0]/Q
                         net (fo=114, unplaced)       0.519     2.234    n_0_horiz_reg[0]
                                                                      r  tm3_vidout_red[1]_i_63/I0
                         LUT4 (Prop_lut4_I0_O)        0.123     2.357 r  tm3_vidout_red[1]_i_63/O
                         net (fo=1, unplaced)         0.000     2.357    n_0_tm3_vidout_red[1]_i_63
                                                                      r  tm3_vidout_red_reg[1]_i_30/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     2.641 r  tm3_vidout_red_reg[1]_i_30/CO[3]
                         net (fo=1, unplaced)         0.007     2.648    n_0_tm3_vidout_red_reg[1]_i_30
                                                                      r  tm3_vidout_red_reg[1]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.698 r  tm3_vidout_red_reg[1]_i_5/CO[3]
                         net (fo=2, unplaced)         0.396     3.094    tm3_vidout_red4
                                                                      r  tm3_vidout_red[9]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.137 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, unplaced)        0.404     3.541    n_0_tm3_vidout_red[9]_i_1
                         FDRE                                         r  tm3_vidout_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
                                                      0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     1.899 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     2.312    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     2.384 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, unplaced)      0.413     2.796    tm3_clk_v0_IBUF_BUFG
                                                                      r  tm3_vidout_green_reg[9]/C
                         clock pessimism              0.143     2.939    
                         clock uncertainty           -0.035     2.904    
                         FDRE (Setup_fdre_C_R)       -0.271     2.633    tm3_vidout_green_reg[9]
  -------------------------------------------------------------------
                         required time                          2.633    
                         arrival time                          -3.541    
  -------------------------------------------------------------------
                         slack                                 -0.908    

Slack (VIOLATED) :        -0.908ns  (required time - arrival time)
  Source:                 horiz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.754ns (36.250%)  route 1.326ns (63.750%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.796 - 1.500 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, unplaced)      0.434     1.461    tm3_clk_v0_IBUF_BUFG
                                                                      r  horiz_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 r  horiz_reg[0]/Q
                         net (fo=114, unplaced)       0.519     2.234    n_0_horiz_reg[0]
                                                                      r  tm3_vidout_red[1]_i_63/I0
                         LUT4 (Prop_lut4_I0_O)        0.123     2.357 r  tm3_vidout_red[1]_i_63/O
                         net (fo=1, unplaced)         0.000     2.357    n_0_tm3_vidout_red[1]_i_63
                                                                      r  tm3_vidout_red_reg[1]_i_30/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     2.641 r  tm3_vidout_red_reg[1]_i_30/CO[3]
                         net (fo=1, unplaced)         0.007     2.648    n_0_tm3_vidout_red_reg[1]_i_30
                                                                      r  tm3_vidout_red_reg[1]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.698 r  tm3_vidout_red_reg[1]_i_5/CO[3]
                         net (fo=2, unplaced)         0.396     3.094    tm3_vidout_red4
                                                                      r  tm3_vidout_red[9]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.137 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, unplaced)        0.404     3.541    n_0_tm3_vidout_red[9]_i_1
                         FDSE                                         r  tm3_vidout_red_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
                                                      0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     1.899 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     2.312    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     2.384 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, unplaced)      0.413     2.796    tm3_clk_v0_IBUF_BUFG
                                                                      r  tm3_vidout_red_reg[2]/C
                         clock pessimism              0.143     2.939    
                         clock uncertainty           -0.035     2.904    
                         FDSE (Setup_fdse_C_S)       -0.271     2.633    tm3_vidout_red_reg[2]
  -------------------------------------------------------------------
                         required time                          2.633    
                         arrival time                          -3.541    
  -------------------------------------------------------------------
                         slack                                 -0.908    

Slack (VIOLATED) :        -0.908ns  (required time - arrival time)
  Source:                 horiz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.754ns (36.250%)  route 1.326ns (63.750%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.796 - 1.500 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, unplaced)      0.434     1.461    tm3_clk_v0_IBUF_BUFG
                                                                      r  horiz_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 r  horiz_reg[0]/Q
                         net (fo=114, unplaced)       0.519     2.234    n_0_horiz_reg[0]
                                                                      r  tm3_vidout_red[1]_i_63/I0
                         LUT4 (Prop_lut4_I0_O)        0.123     2.357 r  tm3_vidout_red[1]_i_63/O
                         net (fo=1, unplaced)         0.000     2.357    n_0_tm3_vidout_red[1]_i_63
                                                                      r  tm3_vidout_red_reg[1]_i_30/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     2.641 r  tm3_vidout_red_reg[1]_i_30/CO[3]
                         net (fo=1, unplaced)         0.007     2.648    n_0_tm3_vidout_red_reg[1]_i_30
                                                                      r  tm3_vidout_red_reg[1]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.698 r  tm3_vidout_red_reg[1]_i_5/CO[3]
                         net (fo=2, unplaced)         0.396     3.094    tm3_vidout_red4
                                                                      r  tm3_vidout_red[9]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.137 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, unplaced)        0.404     3.541    n_0_tm3_vidout_red[9]_i_1
                         FDSE                                         r  tm3_vidout_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
                                                      0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     1.899 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     2.312    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     2.384 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, unplaced)      0.413     2.796    tm3_clk_v0_IBUF_BUFG
                                                                      r  tm3_vidout_red_reg[3]/C
                         clock pessimism              0.143     2.939    
                         clock uncertainty           -0.035     2.904    
                         FDSE (Setup_fdse_C_S)       -0.271     2.633    tm3_vidout_red_reg[3]
  -------------------------------------------------------------------
                         required time                          2.633    
                         arrival time                          -3.541    
  -------------------------------------------------------------------
                         slack                                 -0.908    




