<profile>

<section name = "Vivado HLS Report for 'hs2axis'" level="0">
<item name = "Date">Tue Aug 13 16:19:25 2019
</item>
<item name = "Version">2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)</item>
<item name = "Project">pool_stream</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">50.00, 19.57, 6.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">203, 203, 203, 203, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">201, 201, 3, 1, 1, 200, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 6, 0, 195</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 123</column>
<column name="Register">-, -, 307, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">0, 7, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp1_fu_114_p2">*, 3, 0, 20, 32, 32</column>
<column name="tmp_s_fu_120_p2">*, 3, 0, 20, 32, 32</column>
<column name="i_2_fu_141_p2">+, 0, 0, 38, 31, 1</column>
<column name="tmp_16_fu_126_p2">+, 0, 0, 39, 32, 2</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">and, 0, 0, 2, 1, 1</column>
<column name="out_V_data_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="out_V_data_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="out_V_last_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="out_V_last_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="out_V_data_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="out_V_last_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_17_fu_136_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_last_fu_147_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="i_reg_103">9, 2, 31, 62</column>
<column name="in_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_V_data_V_1_data_out">9, 2, 128, 256</column>
<column name="out_V_data_V_1_state">15, 3, 2, 6</column>
<column name="out_V_last_1_data_out">9, 2, 1, 2</column>
<column name="out_V_last_1_state">15, 3, 2, 6</column>
<column name="out_r_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="i_reg_103">31, 0, 31, 0</column>
<column name="out_V_data_V_1_payload_A">128, 0, 128, 0</column>
<column name="out_V_data_V_1_payload_B">128, 0, 128, 0</column>
<column name="out_V_data_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_V_data_V_1_sel_wr">1, 0, 1, 0</column>
<column name="out_V_data_V_1_state">2, 0, 2, 0</column>
<column name="out_V_last_1_payload_A">1, 0, 1, 0</column>
<column name="out_V_last_1_payload_B">1, 0, 1, 0</column>
<column name="out_V_last_1_sel_rd">1, 0, 1, 0</column>
<column name="out_V_last_1_sel_wr">1, 0, 1, 0</column>
<column name="out_V_last_1_state">2, 0, 2, 0</column>
<column name="tmp_17_reg_162">1, 0, 1, 0</column>
<column name="tmp_17_reg_162_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_last_reg_171">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, hs2axis, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, hs2axis, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, hs2axis, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, hs2axis, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, hs2axis, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, hs2axis, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, hs2axis, return value</column>
<column name="in_V_V_dout">in, 128, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_empty_n">in, 1, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_read">out, 1, ap_fifo, in_V_V, pointer</column>
<column name="out_r_TDATA">out, 128, axis, out_V_data_V, pointer</column>
<column name="out_r_TVALID">out, 1, axis, out_V_last, pointer</column>
<column name="out_r_TREADY">in, 1, axis, out_V_last, pointer</column>
<column name="out_r_TLAST">out, 1, axis, out_V_last, pointer</column>
<column name="ch_div_K">in, 32, ap_stable, ch_div_K, scalar</column>
<column name="height_out">in, 32, ap_stable, height_out, scalar</column>
<column name="width_out">in, 32, ap_stable, width_out, scalar</column>
</table>
</item>
</section>
</profile>
