// Seed: 3397039842
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(negedge 1) begin
    id_8 = 1;
  end
endmodule
module module_1 #(
    parameter id_13 = 32'd36,
    parameter id_14 = 32'd11
) (
    input uwire id_0,
    input uwire id_1,
    output supply0 id_2,
    output tri id_3,
    input uwire id_4,
    input tri id_5,
    input supply1 id_6,
    input wor id_7,
    input wor id_8,
    output uwire id_9
);
  wire id_11;
  module_0(
      id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11
  );
  wire id_12;
  defparam id_13.id_14 = 1;
endmodule
