xpm_cdc.sv,systemverilog,xpm,../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../eko.srcs/ips/ila_i2s_0/hdl/verilog"
xpm_fifo.sv,systemverilog,xpm,../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,incdir="../../../../eko.srcs/ips/ila_i2s_0/hdl/verilog"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../eko.srcs/ips/ila_i2s_0/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../eko.srcs/ips/ila_i2s_0/hdl/verilog"
ila_i2s_0.v,verilog,xil_defaultlib,../../../../eko.srcs/ips/ila_i2s_0/sim/ila_i2s_0.v,incdir="../../../../eko.srcs/ips/ila_i2s_0/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
