\BOOKMARK [1][-]{section.1}{INTRODUCTION}{}% 1
\BOOKMARK [1][-]{section.2}{PRIORITY BASED COORDINATION}{}% 2
\BOOKMARK [2][-]{subsection.2.1}{System representation}{section.2}% 3
\BOOKMARK [2][-]{subsection.2.2}{Finite-state machine}{section.2}% 4
\BOOKMARK [3][-]{subsubsection.2.2.1}{First State: ON/OFF}{subsection.2.2}% 5
\BOOKMARK [3][-]{subsubsection.2.2.2}{Second \046 third state: ID and Priority memorization}{subsection.2.2}% 6
\BOOKMARK [3][-]{subsubsection.2.2.3}{Fourth state: Arrived}{subsection.2.2}% 7
\BOOKMARK [3][-]{subsubsection.2.2.4}{Fifth state: Deadlock and pseudo-priority}{subsection.2.2}% 8
\BOOKMARK [1][-]{section.3}{Simulation \046 RESULTS}{}% 9
\BOOKMARK [2][-]{subsection.3.1}{Software \046 Hardware}{section.3}% 10
\BOOKMARK [2][-]{subsection.3.2}{Test cases}{section.3}% 11
\BOOKMARK [3][-]{subsubsection.3.2.1}{Priority and Repeatability: convergence and time performance}{subsection.3.2}% 12
\BOOKMARK [1][-]{section.4}{CONCLUSION}{}% 13
