Since the simulation phase never was completed no attempt was made to verify the design in the FPGA. Given a working implementation, the verification would have followed the same procedure as for the previous exercise. \textbf{TODO: short description}