

================================================================
== Vitis HLS Report for 'axis_gemv_fixed_Pipeline_VITIS_LOOP_32_2'
================================================================
* Date:           Thu Jun 12 12:56:13 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        axis_gemv_fixed
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.650 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   |                    Pipeline                   |
    |   min   |   max   |    min    |    max   | min |   max  |                      Type                     |
    +---------+---------+-----------+----------+-----+--------+-----------------------------------------------+
    |        5|   262149|  50.000 ns|  2.621 ms|    1|  262145|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+--------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip    |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |    Count   | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |- VITIS_LOOP_32_2  |        3|   262147|         4|          1|          1|  0 ~ 262144|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.90>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:23]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %strm_out_V_data_V, i4 %strm_out_V_keep_V, i4 %strm_out_V_strb_V, i1 0, i1 %strm_out_V_last_V, i1 0, i1 0, void @empty_2"   --->   Operation 8 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 0, i1 %strm_in_V_last_V, i1 0, i1 0, void @empty_3"   --->   Operation 9 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %strm_out_V_last_V, i4 %strm_out_V_strb_V, i4 %strm_out_V_keep_V, i32 %strm_out_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %strm_in_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %strm_in_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %strm_in_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %strm_in_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_0260_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %i_0260"   --->   Operation 15 'read' 'i_0260_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln23 = store i10 0, i10 %i" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:23]   --->   Operation 16 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.cond5" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:32]   --->   Operation 17 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:53]   --->   Operation 18 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.51ns)   --->   "%empty = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:35]   --->   Operation 19 'read' 'empty' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_cast = extractvalue i41 %empty" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:35]   --->   Operation 20 'extractvalue' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmpi_last = extractvalue i41 %empty" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:35]   --->   Operation 21 'extractvalue' 'tmpi_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmpi_data = trunc i32 %p_cast" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:35]   --->   Operation 22 'trunc' 'tmpi_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i10 %i_1" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:37]   --->   Operation 23 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%localmem_addr = getelementptr i25 %localmem, i64 0, i64 %zext_ln37" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:37]   --->   Operation 24 'getelementptr' 'localmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%localmem_load = load i9 %localmem_addr" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:37]   --->   Operation 25 'load' 'localmem_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 512> <RAM>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%icmp_ln41 = icmp_eq  i10 %i_1, i10 0" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:41]   --->   Operation 26 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %_ZN13ap_fixed_baseILi60ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i, void %if.then14" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:41]   --->   Operation 27 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.73ns)   --->   "%icmp_ln44 = icmp_eq  i10 %i_1, i10 %i_0260_read" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:44]   --->   Operation 28 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %if.else31, void %if.then19" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:44]   --->   Operation 29 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.73ns)   --->   "%i_2 = add i10 %i_1, i10 1" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:53]   --->   Operation 30 'add' 'i_2' <Predicate = (!icmp_ln44)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln23 = store i10 %i_2, i10 %i" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:23]   --->   Operation 31 'store' 'store_ln23' <Predicate = (!icmp_ln44)> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end33"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln23 = store i10 0, i10 %i" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:23]   --->   Operation 33 'store' 'store_ln23' <Predicate = (icmp_ln44 & !tmpi_last)> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln51 = br void %if.end33" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:51]   --->   Operation 34 'br' 'br_ln51' <Predicate = (icmp_ln44 & !tmpi_last)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.cond5" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:32]   --->   Operation 35 'br' 'br_ln32' <Predicate = (!tmpi_last) | (!icmp_ln44)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 36 [1/2] (3.25ns)   --->   "%localmem_load = load i9 %localmem_addr" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:37]   --->   Operation 36 'load' 'localmem_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 512> <RAM>

State 3 <SV = 2> <Delay = 6.65>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:23]   --->   Operation 37 'specpipeline' 'specpipeline_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 262144, i64 131072" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:33]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:32]   --->   Operation 39 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i25 %localmem_load" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:39]   --->   Operation 40 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln39_1 = sext i25 %tmpi_data" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:39]   --->   Operation 41 'sext' 'sext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (6.65ns)   --->   "%mul_ln39 = mul i50 %sext_ln39, i50 %sext_ln39_1" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:39]   --->   Operation 42 'mul' 'mul_ln39' <Predicate = true> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.26>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%acc_load = load i59 %acc" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:42]   --->   Operation 43 'load' 'acc_load' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i50 %mul_ln39" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:42]   --->   Operation 44 'sext' 'sext_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (3.39ns)   --->   "%add_ln42 = add i59 %acc_load, i59 %sext_ln42" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:42]   --->   Operation 45 'add' 'add_ln42' <Predicate = (!icmp_ln41)> <Delay = 3.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end17"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!icmp_ln41)> <Delay = 1.58>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i50 %mul_ln39" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:41]   --->   Operation 47 'sext' 'sext_ln41' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.58ns)   --->   "%br_ln41 = br void %if.end17" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:41]   --->   Operation 48 'br' 'br_ln41' <Predicate = (icmp_ln41)> <Delay = 1.58>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty_13 = phi i59 %add_ln42, void %_ZN13ap_fixed_baseILi60ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i, i59 %sext_ln41, void %if.then14" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:42]   --->   Operation 49 'phi' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln41 = store i59 %empty_13, i59 %acc" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:41]   --->   Operation 50 'store' 'store_ln41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmpo_data = partselect i32 @_ssdm_op_PartSelect.i32.i59.i32.i32, i59 %empty_13, i32 20, i32 51" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:47]   --->   Operation 51 'partselect' 'tmpo_data' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.29ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_out_V_data_V, i4 %strm_out_V_keep_V, i4 %strm_out_V_strb_V, i1 %strm_out_V_last_V, i32 %tmpo_data, i4 15, i4 15, i1 %tmpi_last" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:50]   --->   Operation 52 'write' 'write_ln50' <Predicate = (icmp_ln44)> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %tmpi_last, void %if.then19.if.end33_crit_edge, void %if.then29.exitStub" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:51]   --->   Operation 53 'br' 'br_ln51' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln44 & tmpi_last)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ strm_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ i_0260]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ localmem]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca             ) [ 01000]
specaxissidechannel_ln0 (specaxissidechannel) [ 00000]
specaxissidechannel_ln0 (specaxissidechannel) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
i_0260_read             (read               ) [ 00000]
store_ln23              (store              ) [ 00000]
br_ln32                 (br                 ) [ 00000]
i_1                     (load               ) [ 00000]
empty                   (read               ) [ 00000]
p_cast                  (extractvalue       ) [ 00000]
tmpi_last               (extractvalue       ) [ 01111]
tmpi_data               (trunc              ) [ 01110]
zext_ln37               (zext               ) [ 00000]
localmem_addr           (getelementptr      ) [ 01100]
icmp_ln41               (icmp               ) [ 01111]
br_ln41                 (br                 ) [ 00000]
icmp_ln44               (icmp               ) [ 01111]
br_ln44                 (br                 ) [ 00000]
i_2                     (add                ) [ 00000]
store_ln23              (store              ) [ 00000]
br_ln0                  (br                 ) [ 00000]
store_ln23              (store              ) [ 00000]
br_ln51                 (br                 ) [ 00000]
br_ln32                 (br                 ) [ 00000]
localmem_load           (load               ) [ 01010]
specpipeline_ln23       (specpipeline       ) [ 00000]
speclooptripcount_ln33  (speclooptripcount  ) [ 00000]
specloopname_ln32       (specloopname       ) [ 00000]
sext_ln39               (sext               ) [ 00000]
sext_ln39_1             (sext               ) [ 00000]
mul_ln39                (mul                ) [ 01001]
acc_load                (load               ) [ 00000]
sext_ln42               (sext               ) [ 00000]
add_ln42                (add                ) [ 00000]
br_ln0                  (br                 ) [ 00000]
sext_ln41               (sext               ) [ 00000]
br_ln41                 (br                 ) [ 00000]
empty_13                (phi                ) [ 00000]
store_ln41              (store              ) [ 00000]
tmpo_data               (partselect         ) [ 00000]
write_ln50              (write              ) [ 00000]
br_ln51                 (br                 ) [ 00000]
ret_ln0                 (ret                ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strm_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strm_in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="strm_in_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="strm_in_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="strm_out_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="strm_out_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="strm_out_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="strm_out_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="i_0260">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_0260"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="localmem">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localmem"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="acc">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i59.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="i_0260_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="10" slack="0"/>
<pin id="82" dir="0" index="1" bw="10" slack="0"/>
<pin id="83" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_0260_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="empty_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="41" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="4" slack="0"/>
<pin id="90" dir="0" index="3" bw="4" slack="0"/>
<pin id="91" dir="0" index="4" bw="1" slack="0"/>
<pin id="92" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln50_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="4" slack="0"/>
<pin id="102" dir="0" index="3" bw="4" slack="0"/>
<pin id="103" dir="0" index="4" bw="1" slack="0"/>
<pin id="104" dir="0" index="5" bw="32" slack="0"/>
<pin id="105" dir="0" index="6" bw="1" slack="0"/>
<pin id="106" dir="0" index="7" bw="1" slack="0"/>
<pin id="107" dir="0" index="8" bw="1" slack="3"/>
<pin id="108" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="localmem_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="25" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="10" slack="0"/>
<pin id="120" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localmem_addr/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="9" slack="0"/>
<pin id="125" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localmem_load/1 "/>
</bind>
</comp>

<comp id="129" class="1005" name="empty_13_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="59" slack="2147483647"/>
<pin id="131" dir="1" index="1" bw="59" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_13 (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="empty_13_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="59" slack="0"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="50" slack="0"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_13/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="mul_ln39_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="25" slack="0"/>
<pin id="140" dir="0" index="1" bw="25" slack="0"/>
<pin id="141" dir="1" index="2" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln23_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="10" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_1_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="0"/>
<pin id="149" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_cast_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="41" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmpi_last_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="41" slack="0"/>
<pin id="156" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpi_last/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmpi_data_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmpi_data/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln37_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="10" slack="0"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln41_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="10" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln44_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="10" slack="0"/>
<pin id="175" dir="0" index="1" bw="10" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="i_2_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="10" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln23_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="10" slack="0"/>
<pin id="187" dir="0" index="1" bw="10" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln23_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="10" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="sext_ln39_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="25" slack="1"/>
<pin id="197" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="sext_ln39_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="25" slack="2"/>
<pin id="201" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_1/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="acc_load_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="59" slack="0"/>
<pin id="205" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sext_ln42_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="50" slack="1"/>
<pin id="209" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln42_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="59" slack="0"/>
<pin id="212" dir="0" index="1" bw="50" slack="0"/>
<pin id="213" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="sext_ln41_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="50" slack="1"/>
<pin id="219" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln41_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="59" slack="0"/>
<pin id="223" dir="0" index="1" bw="59" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmpo_data_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="59" slack="0"/>
<pin id="230" dir="0" index="2" bw="6" slack="0"/>
<pin id="231" dir="0" index="3" bw="7" slack="0"/>
<pin id="232" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmpo_data/4 "/>
</bind>
</comp>

<comp id="238" class="1005" name="i_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="10" slack="0"/>
<pin id="240" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="246" class="1005" name="tmpi_last_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="3"/>
<pin id="248" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmpi_last "/>
</bind>
</comp>

<comp id="251" class="1005" name="tmpi_data_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="25" slack="2"/>
<pin id="253" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opset="tmpi_data "/>
</bind>
</comp>

<comp id="256" class="1005" name="localmem_addr_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="9" slack="1"/>
<pin id="258" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="localmem_addr "/>
</bind>
</comp>

<comp id="261" class="1005" name="icmp_ln41_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="3"/>
<pin id="263" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="265" class="1005" name="icmp_ln44_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="3"/>
<pin id="267" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln44 "/>
</bind>
</comp>

<comp id="269" class="1005" name="localmem_load_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="25" slack="1"/>
<pin id="271" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="localmem_load "/>
</bind>
</comp>

<comp id="274" class="1005" name="mul_ln39_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="50" slack="1"/>
<pin id="276" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="44" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="93"><net_src comp="48" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="86" pin=4"/></net>

<net id="109"><net_src comp="72" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="98" pin=4"/></net>

<net id="114"><net_src comp="74" pin="0"/><net_sink comp="98" pin=6"/></net>

<net id="115"><net_src comp="74" pin="0"/><net_sink comp="98" pin=7"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="50" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="146"><net_src comp="46" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="86" pin="5"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="86" pin="5"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="150" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="147" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="171"><net_src comp="147" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="46" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="147" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="80" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="147" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="52" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="46" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="195" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="202"><net_src comp="199" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="206"><net_src comp="20" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="203" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="207" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="216"><net_src comp="210" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="220"><net_src comp="217" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="225"><net_src comp="132" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="20" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="66" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="132" pin="4"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="68" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="70" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="237"><net_src comp="227" pin="4"/><net_sink comp="98" pin=5"/></net>

<net id="241"><net_src comp="76" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="244"><net_src comp="238" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="245"><net_src comp="238" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="249"><net_src comp="154" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="98" pin=8"/></net>

<net id="254"><net_src comp="158" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="259"><net_src comp="116" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="264"><net_src comp="167" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="173" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="123" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="277"><net_src comp="138" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="217" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strm_out_V_data_V | {4 }
	Port: strm_out_V_keep_V | {4 }
	Port: strm_out_V_strb_V | {4 }
	Port: strm_out_V_last_V | {4 }
	Port: acc | {4 }
 - Input state : 
	Port: axis_gemv_fixed_Pipeline_VITIS_LOOP_32_2 : strm_in_V_data_V | {1 }
	Port: axis_gemv_fixed_Pipeline_VITIS_LOOP_32_2 : strm_in_V_keep_V | {1 }
	Port: axis_gemv_fixed_Pipeline_VITIS_LOOP_32_2 : strm_in_V_strb_V | {1 }
	Port: axis_gemv_fixed_Pipeline_VITIS_LOOP_32_2 : strm_in_V_last_V | {1 }
	Port: axis_gemv_fixed_Pipeline_VITIS_LOOP_32_2 : i_0260 | {1 }
	Port: axis_gemv_fixed_Pipeline_VITIS_LOOP_32_2 : localmem | {1 2 }
	Port: axis_gemv_fixed_Pipeline_VITIS_LOOP_32_2 : acc | {4 }
  - Chain level:
	State 1
		store_ln23 : 1
		i_1 : 1
		tmpi_data : 1
		zext_ln37 : 2
		localmem_addr : 3
		localmem_load : 4
		icmp_ln41 : 2
		br_ln41 : 3
		icmp_ln44 : 2
		br_ln44 : 3
		i_2 : 2
		store_ln23 : 3
		store_ln23 : 1
	State 2
	State 3
		mul_ln39 : 1
	State 4
		add_ln42 : 1
		empty_13 : 2
		store_ln41 : 3
		tmpo_data : 3
		write_ln50 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|    add   |       i_2_fu_179       |    0    |    0    |    13   |
|          |     add_ln42_fu_210    |    0    |    0    |    66   |
|----------|------------------------|---------|---------|---------|
|    mul   |     mul_ln39_fu_138    |    2    |    0    |    47   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln41_fu_167    |    0    |    0    |    13   |
|          |    icmp_ln44_fu_173    |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|   read   | i_0260_read_read_fu_80 |    0    |    0    |    0    |
|          |    empty_read_fu_86    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln50_write_fu_98 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|extractvalue|      p_cast_fu_150     |    0    |    0    |    0    |
|          |    tmpi_last_fu_154    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    tmpi_data_fu_158    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |    zext_ln37_fu_162    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln39_fu_195    |    0    |    0    |    0    |
|   sext   |   sext_ln39_1_fu_199   |    0    |    0    |    0    |
|          |    sext_ln42_fu_207    |    0    |    0    |    0    |
|          |    sext_ln41_fu_217    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|    tmpo_data_fu_227    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    2    |    0    |   152   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   empty_13_reg_129  |   59   |
|      i_reg_238      |   10   |
|  icmp_ln41_reg_261  |    1   |
|  icmp_ln44_reg_265  |    1   |
|localmem_addr_reg_256|    9   |
|localmem_load_reg_269|   25   |
|   mul_ln39_reg_274  |   50   |
|  tmpi_data_reg_251  |   25   |
|  tmpi_last_reg_246  |    1   |
+---------------------+--------+
|        Total        |   181  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_123 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   18   ||  1.588  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   152  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |    9   |
|  Register |    -   |    -   |   181  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   181  |   161  |
+-----------+--------+--------+--------+--------+
