set_property SRC_FILE_INFO {cfile:/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/vcu_trd_vcu_clk_wiz0_1.xdc rfile:../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/vcu_trd_vcu_clk_wiz0_1.xdc id:1 order:EARLY scoped_inst:vcu_trd_i/vcu_clk_wiz0/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/ip_0/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_gt.xdc rfile:../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/ip_0/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_gt.xdc id:2 order:EARLY scoped_inst:vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_1/vcu_trd_clk_wiz_1.xdc rfile:../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_1/vcu_trd_clk_wiz_1.xdc id:3 order:EARLY scoped_inst:vcu_trd_i/clk_wiz/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_1_1/vcu_trd_clk_wiz_1_1.xdc rfile:../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_1_1/vcu_trd_clk_wiz_1_1.xdc id:4 order:EARLY scoped_inst:vcu_trd_i/clk_wiz_1/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_2_1/vcu_trd_clk_wiz_2_1.xdc rfile:../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_2_1/vcu_trd_clk_wiz_2_1.xdc id:5 order:EARLY scoped_inst:vcu_trd_i/clk_wiz_2/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_3_1/vcu_trd_clk_wiz_3_1.xdc rfile:../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_3_1/vcu_trd_clk_wiz_3_1.xdc id:6 order:EARLY scoped_inst:vcu_trd_i/clk_wiz_3/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_4_1/vcu_trd_clk_wiz_4_1.xdc rfile:../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_4_1/vcu_trd_clk_wiz_4_1.xdc id:7 order:EARLY scoped_inst:vcu_trd_i/clk_wiz_4/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_0_1/vcu_trd_clk_wiz_0_1.xdc rfile:../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_0_1/vcu_trd_clk_wiz_0_1.xdc id:8 order:EARLY scoped_inst:vcu_trd_i/clk_wiz_0/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc rfile:../../../vcu_trd.srcs/constrs_1/imports/Xilinx/UltraZed-EV-CC-Master-XDC.xdc id:9} [current_design]
set_property SRC_FILE_INFO {cfile:/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1.xdc rfile:../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1.xdc id:10 order:LATE scoped_inst:vcu_trd_i/gig_ethernet_pcs_pma_0/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_rx_ss_0_0/bd_0/ip/ip_0/bd_22f3_v_smpte_uhdsdi_rx_0_clock.xdc rfile:../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_rx_ss_0_0/bd_0/ip/ip_0/bd_22f3_v_smpte_uhdsdi_rx_0_clock.xdc id:11 order:LATE scoped_inst:vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_tx_ss_0_0/bd_0/ip/ip_1/bd_82d8_v_smpte_uhdsdi_tx_0_clock.xdc rfile:../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_tx_ss_0_0/bd_0/ip/ip_1/bd_82d8_v_smpte_uhdsdi_tx_0_clock.xdc id:12 order:LATE scoped_inst:vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_tx_ss_0_0/bd_0/ip/ip_4/bd_82d8_v_tc_0_clocks.xdc rfile:../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_tx_ss_0_0/bd_0/ip/ip_4/bd_82d8_v_tc_0_clocks.xdc id:13 order:LATE scoped_inst:vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter [get_clocks -of_objects [get_ports clk_in1]] 0.1
set_property src_info {type:SCOPED_XDC file:2 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 1 [get_pins {vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLKSEL[2]}]
set_property src_info {type:SCOPED_XDC file:2 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins {vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLKSEL[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 1 [get_pins {vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLKSEL[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:63 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins {vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKSEL[2]}]
set_property src_info {type:SCOPED_XDC file:2 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 1 [get_pins {vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKSEL[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins {vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKSEL[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE4_CHANNEL_X0Y4 [get_cells -hierarchical -filter {NAME =~ *gen_channel_container[1].*gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST}]
set_property src_info {type:SCOPED_XDC file:2 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 1 [get_pins {vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/Q}]
set_property src_info {type:SCOPED_XDC file:3 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter [get_clocks -of_objects [get_ports clk_in1]] 0.1
set_property src_info {type:SCOPED_XDC file:4 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter [get_clocks -of_objects [get_ports clk_in1]] 0.1
set_property src_info {type:SCOPED_XDC file:5 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter [get_clocks -of_objects [get_ports clk_in1]] 0.1
set_property src_info {type:SCOPED_XDC file:6 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter [get_clocks -of_objects [get_ports clk_in1]] 0.1
set_property src_info {type:SCOPED_XDC file:7 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter [get_clocks -of_objects [get_ports clk_in1]] 0.1
set_property src_info {type:SCOPED_XDC file:8 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter [get_clocks -of_objects [get_ports clk_in1]] 0.1
set_property src_info {type:XDC file:9 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC14 [get_ports {PL_LED1}];	# HP_DP_20_P
set_property src_info {type:XDC file:9 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD14 [get_ports {PL_LED2}];	# HP_DP_20_N
set_property src_info {type:XDC file:9 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE14 [get_ports {PL_LED3}];	# HP_DP_21_P
set_property src_info {type:XDC file:9 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE13 [get_ports {PL_LED4}];	# HP_DP_21_N
set_property src_info {type:XDC file:9 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA14 [get_ports {PL_LED5}];	# HP_DP_22_P
set_property src_info {type:XDC file:9 line:8 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB14 [get_ports {PL_LED6}];	# HP_DP_22_N
set_property src_info {type:XDC file:9 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG4 [get_ports {PL_LED7}];	# HP_DP_47_P
set_property src_info {type:XDC file:9 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG3 [get_ports {PL_LED8}];	# HP_DP_47_N
set_property src_info {type:XDC file:9 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {PL_LED1}]
set_property src_info {type:XDC file:9 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {PL_LED2}]
set_property src_info {type:XDC file:9 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {PL_LED3}]
set_property src_info {type:XDC file:9 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {PL_LED4}]
set_property src_info {type:XDC file:9 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {PL_LED5}]
set_property src_info {type:XDC file:9 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {PL_LED6}]
set_property src_info {type:XDC file:9 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {PL_LED7}]
set_property src_info {type:XDC file:9 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {PL_LED8}]
set_property src_info {type:XDC file:9 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA13 [get_ports {PL_PB1}];	# HP_DP_18_P
set_property src_info {type:XDC file:9 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB13 [get_ports {PL_PB2}];	# HP_DP_18_N
set_property src_info {type:XDC file:9 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA15 [get_ports {PL_PB3}];	# HP_DP_19_P
set_property src_info {type:XDC file:9 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB15 [get_ports {PL_PB4}];	# HP_DP_19_N
set_property src_info {type:XDC file:9 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {PL_PB1}]
set_property src_info {type:XDC file:9 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {PL_PB2}]
set_property src_info {type:XDC file:9 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {PL_PB3}]
set_property src_info {type:XDC file:9 line:32 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {PL_PB4}]
set_property src_info {type:XDC file:9 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF13 [get_ports {SW1}];	# HP_SE_00
set_property src_info {type:XDC file:9 line:38 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG19 [get_ports {SW2}];	# HP_SE_01
set_property src_info {type:XDC file:9 line:39 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC13 [get_ports {SW3}];	# HP_SE_02
set_property src_info {type:XDC file:9 line:40 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC19 [get_ports {SW4}];	# HP_SE_03
set_property src_info {type:XDC file:9 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF1 [get_ports {SW5}];		# HP_SE_04
set_property src_info {type:XDC file:9 line:42 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH4 [get_ports {SW6}];		# HP_SE_05
set_property src_info {type:XDC file:9 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG9 [get_ports {SW7}];		# HP_SE_06
set_property src_info {type:XDC file:9 line:44 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE10 [get_ports {SW8}];	# HP_SE_07
set_property src_info {type:XDC file:9 line:46 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {SW1}]
set_property src_info {type:XDC file:9 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {SW2}]
set_property src_info {type:XDC file:9 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {SW3}]
set_property src_info {type:XDC file:9 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {SW4}]
set_property src_info {type:XDC file:9 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {SW5}]
set_property src_info {type:XDC file:9 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {SW6}]
set_property src_info {type:XDC file:9 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {SW7}]
set_property src_info {type:XDC file:9 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {SW8}]
set_property src_info {type:XDC file:9 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B15 [get_ports {PLPMOD1_D0}];  # HD_SE_00_P
set_property src_info {type:XDC file:9 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A15 [get_ports {PLPMOD1_D1}];  # HD_SE_00_N
set_property src_info {type:XDC file:9 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A17 [get_ports {PLPMOD1_D2}];  # HD_SE_01_P
set_property src_info {type:XDC file:9 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A16 [get_ports {PLPMOD1_D3}];  # HD_SE_01_N
set_property src_info {type:XDC file:9 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J16 [get_ports {PLPMOD1_D4}];  # HD_SE_02_P
set_property src_info {type:XDC file:9 line:63 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H16 [get_ports {PLPMOD1_D5}];  # HD_SE_02_N
set_property src_info {type:XDC file:9 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K15 [get_ports {PLPMOD1_D6}];  # HD_SE_03_P
set_property src_info {type:XDC file:9 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K14 [get_ports {PLPMOD1_D7}];  # HD_SE_03_N
set_property src_info {type:XDC file:9 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G16 [get_ports {PLPMOD2_D0}];  # HD_SE_04_GC_P
set_property src_info {type:XDC file:9 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G15 [get_ports {PLPMOD2_D1}];  # HD_SE_04_GC_N
set_property src_info {type:XDC file:9 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E15 [get_ports {PLPMOD2_D2}];  # HD_SE_05_GC_P
set_property src_info {type:XDC file:9 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D15 [get_ports {PLPMOD2_D3}];  # HD_SE_05_GC_N
set_property src_info {type:XDC file:9 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F16 [get_ports {PLPMOD2_D4}];  # HD_SE_06_GC_P
set_property src_info {type:XDC file:9 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F15 [get_ports {PLPMOD2_D5}];  # HD_SE_06_GC_N
set_property src_info {type:XDC file:9 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E17 [get_ports {PLPMOD2_D6}];  # HD_SE_07_GC_P
set_property src_info {type:XDC file:9 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D17 [get_ports {PLPMOD2_D7}];  # HD_SE_07_GC_N
set_property src_info {type:XDC file:9 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {PLPMOD1_D0}]
set_property src_info {type:XDC file:9 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {PLPMOD1_D1}]
set_property src_info {type:XDC file:9 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {PLPMOD1_D2}]
set_property src_info {type:XDC file:9 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {PLPMOD1_D3}]
set_property src_info {type:XDC file:9 line:80 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {PLPMOD1_D4}]
set_property src_info {type:XDC file:9 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {PLPMOD1_D5}]
set_property src_info {type:XDC file:9 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {PLPMOD1_D6}]
set_property src_info {type:XDC file:9 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {PLPMOD1_D7}]
set_property src_info {type:XDC file:9 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {PLPMOD2_D0}]
set_property src_info {type:XDC file:9 line:86 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {PLPMOD2_D1}]
set_property src_info {type:XDC file:9 line:87 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {PLPMOD2_D2}]
set_property src_info {type:XDC file:9 line:88 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {PLPMOD2_D3}]
set_property src_info {type:XDC file:9 line:89 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {PLPMOD2_D4}]
set_property src_info {type:XDC file:9 line:90 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {PLPMOD2_D5}]
set_property src_info {type:XDC file:9 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {PLPMOD2_D6}]
set_property src_info {type:XDC file:9 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {PLPMOD2_D7}]
set_property src_info {type:XDC file:9 line:97 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D5  [get_ports {U9_IN_D0N}];		# GTH0_TX_N
set_property src_info {type:XDC file:9 line:98 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D6  [get_ports {U9_IN_D0P}];		# GTH0_TX_P
set_property src_info {type:XDC file:9 line:99 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C7  [get_ports {U9_IN_D1N}];		# GTH1_TX_N
set_property src_info {type:XDC file:9 line:100 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C8  [get_ports {U9_IN_D1P}];		# GTH1_TX_P
set_property src_info {type:XDC file:9 line:101 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B5  [get_ports {U9_IN_D2N}];		# GTH2_TX_N
set_property src_info {type:XDC file:9 line:102 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B6  [get_ports {U9_IN_D2P}];		# GTH2_TX_P
set_property src_info {type:XDC file:9 line:104 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE15 [get_ports {U9_IN_CLKN}];	# HP_DP_23_N
set_property src_info {type:XDC file:9 line:105 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD15 [get_ports {U9_IN_CLKP}];	# HP_DP_23_P
set_property src_info {type:XDC file:9 line:106 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A14  [get_ports {U9_OE}];		# HD_SE_13_P
set_property src_info {type:XDC file:9 line:107 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E13  [get_ports {U9_SCL_SRC}];	# HD_SE_17_GC_N
set_property src_info {type:XDC file:9 line:108 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E14  [get_ports {U9_SDA_SRC}];	# HD_SE_17_GC_P
set_property src_info {type:XDC file:9 line:109 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F13  [get_ports {U9_SCL_CTL}];	# HD_SE_18_GC_N
set_property src_info {type:XDC file:9 line:110 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G13  [get_ports {U9_SDA_CTL}];	# HD_SE_18_GC_P
set_property src_info {type:XDC file:9 line:111 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A13  [get_ports {U8_CEC_A}];		# HD_SE_13_N
set_property src_info {type:XDC file:9 line:112 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C14  [get_ports {U8_HPD_A}];		# HD_SE_14_P
set_property src_info {type:XDC file:9 line:115 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D1  [get_ports {J12_D0N}];			# GTH0_RX_N
set_property src_info {type:XDC file:9 line:116 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D2  [get_ports {J12_D0P}];			# GTH0_RX_P
set_property src_info {type:XDC file:9 line:117 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C3  [get_ports {J12_D1N}];			# GTH1_RX_N
set_property src_info {type:XDC file:9 line:118 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C4  [get_ports {J12_D1P}];			# GTH1_RX_P
set_property src_info {type:XDC file:9 line:119 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B1  [get_ports {J12_D2N}];			# GTH2_RX_N
set_property src_info {type:XDC file:9 line:120 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B2  [get_ports {J12_D2P}];			# GTH2_RX_P
set_property src_info {type:XDC file:9 line:121 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B9  [get_ports {J12_CLKN}];			# GTH_REFCLK1_N
set_property src_info {type:XDC file:9 line:122 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B10 [get_ports {J12_CLKP}];			# GTH_REFCLK1_P
set_property src_info {type:XDC file:9 line:124 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G14  [get_ports {HDMI_RX_PWR_DET}];	# HD_SE_15_N
set_property src_info {type:XDC file:9 line:125 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H14  [get_ports {HDMI_RX_HPD}];		# HD_SE_15_P
set_property src_info {type:XDC file:9 line:126 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B14  [get_ports {U11_CEC_A}];		# HD_SE_14_N
set_property src_info {type:XDC file:9 line:127 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E12  [get_ports {U11_SCL_A}];		# HD_SE_19_GC_N
set_property src_info {type:XDC file:9 line:128 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F12  [get_ports {U11_SDA_A}];		# HD_SE_19_GC_P
set_property src_info {type:XDC file:9 line:133 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A7  [get_ports {U13_SDIN}];		# GTH3_TX_N
set_property src_info {type:XDC file:9 line:134 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A8  [get_ports {U13_SDIP}];		# GTH3_TX_P
set_property src_info {type:XDC file:9 line:135 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A3  [get_ports {U12_SDON}];		# GTH3_RX_N
set_property src_info {type:XDC file:9 line:136 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A4  [get_ports {U12_SDOP}];		# GTH3_RX_P
set_property src_info {type:XDC file:9 line:141 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H5  [get_ports {SFP1_TD_N}];		# GTH4_TX_N
set_property src_info {type:XDC file:9 line:142 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H6  [get_ports {SFP1_TD_P}];		# GTH4_TX_P
set_property src_info {type:XDC file:9 line:143 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H1  [get_ports {SFP1_RD_N}];		# GTH4_RX_N
set_property src_info {type:XDC file:9 line:144 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H2  [get_ports {SFP1_RD_P}];		# GTH4_RX_P
set_property src_info {type:XDC file:9 line:145 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J15 [get_ports {SFP1_TX_DIS}];	# HD_SE_09_P
set_property src_info {type:XDC file:9 line:146 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J14 [get_ports {LOS1}];		# HD_SE_09_N
set_property src_info {type:XDC file:9 line:147 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C17 [get_ports {SFP1_SDA}];		# HD_SE_10_P
set_property src_info {type:XDC file:9 line:148 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B16 [get_ports {SFP1_SCL}];		# HD_SE_10_N
set_property src_info {type:XDC file:9 line:150 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G7  [get_ports {SFP2_TD_N}];		# GTH5_TX_N
set_property src_info {type:XDC file:9 line:151 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G8  [get_ports {SFP2_TD_P}];		# GTH5_TX_P
set_property src_info {type:XDC file:9 line:152 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G3  [get_ports {SFP2_RD_N}];		# GTH5_RX_N
set_property src_info {type:XDC file:9 line:153 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G4  [get_ports {SFP2_RD_P}];		# GTH5_RX_P
set_property src_info {type:XDC file:9 line:154 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L15 [get_ports {SFP2_TX_DIS}];	# HD_SE_11_P
set_property src_info {type:XDC file:9 line:155 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L14 [get_ports {LOS2}];		# HD_SE_11_N
set_property src_info {type:XDC file:9 line:156 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B12 [get_ports {SFP2_SDA}];		# HD_SE_12_P
set_property src_info {type:XDC file:9 line:157 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A12 [get_ports {SFP2_SCL}];		# HD_SE_12_N
set_property src_info {type:XDC file:9 line:162 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D9  [get_ports {GTH_REFCLK0_N}]
set_property src_info {type:XDC file:9 line:163 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D10 [get_ports {GTH_REFCLK0_P}]
set_property src_info {type:XDC file:9 line:164 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H9  [get_ports {GTH_REFCLK2_N}]
set_property src_info {type:XDC file:9 line:165 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H10 [get_ports {GTH_REFCLK2_P}]
set_property src_info {type:XDC file:9 line:166 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J7  [get_ports {GTH_REFCLK5_N}]
set_property src_info {type:XDC file:9 line:167 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J8  [get_ports {GTH_REFCLK5_P}]
set_property src_info {type:XDC file:9 line:172 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F9  [get_ports {GTH_REFCLK3_N}]
set_property src_info {type:XDC file:9 line:173 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F10  [get_ports {GTH_REFCLK3_P}]
set_property src_info {type:XDC file:9 line:174 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N7  [get_ports {GTH_REFCLK7_N}]
set_property src_info {type:XDC file:9 line:175 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N8  [get_ports {GTH_REFCLK7_P}]
set_property src_info {type:XDC file:9 line:180 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH12 [get_ports {TP_D0_P}];		# HP_DP_42_P
set_property src_info {type:XDC file:9 line:181 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ12 [get_ports {TP_D0_N}];		# HP_DP_42_N
set_property src_info {type:XDC file:9 line:182 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE9 [get_ports {TP_D1_P}];		# HP_DP_43_P
set_property src_info {type:XDC file:9 line:183 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE8 [get_ports {TP_D1_N}];		# HP_DP_43_N
set_property src_info {type:XDC file:9 line:184 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH3 [get_ports {TP_D2_P}];		# HP_DP_44_P
set_property src_info {type:XDC file:9 line:185 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH2 [get_ports {TP_D2_N}];		# HP_DP_44_N
set_property src_info {type:XDC file:9 line:186 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK3 [get_ports {TP_D3_P}];		# HP_DP_45_P
set_property src_info {type:XDC file:9 line:187 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK2 [get_ports {TP_D3_N}];		# HP_DP_45_N
set_property src_info {type:XDC file:9 line:188 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG1 [get_ports {TP_CLK_P}];		# HP_DP_46_P
set_property src_info {type:XDC file:9 line:189 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH1 [get_ports {TP_CLK_N}];		# HP_DP_46_N
set_property src_info {type:XDC file:9 line:190 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H13  [get_ports {TP_SCL}];		# HD_SE_21_P
set_property src_info {type:XDC file:9 line:191 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H12  [get_ports {TP_SDA}];		# HD_SE_21_N
set_property src_info {type:XDC file:9 line:192 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C12  [get_ports {TP_IRQ_N}];		# HD_SE_20_N
set_property src_info {type:XDC file:9 line:194 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS [get_ports {TP_CLK_P}]
set_property src_info {type:XDC file:9 line:195 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS [get_ports {TP_CLK_N}]
set_property src_info {type:XDC file:9 line:196 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS [get_ports {TP_D0_P}]
set_property src_info {type:XDC file:9 line:197 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS [get_ports {TP_D0_N}]
set_property src_info {type:XDC file:9 line:198 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS [get_ports {TP_D1_P}]
set_property src_info {type:XDC file:9 line:199 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS [get_ports {TP_D1_N}]
set_property src_info {type:XDC file:9 line:200 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS [get_ports {TP_D2_P}]
set_property src_info {type:XDC file:9 line:201 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS [get_ports {TP_D2_N}]
set_property src_info {type:XDC file:9 line:202 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS [get_ports {TP_D3_P}]
set_property src_info {type:XDC file:9 line:203 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS [get_ports {TP_D3_N}]
set_property src_info {type:XDC file:9 line:204 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {TP_INT#}]
set_property src_info {type:XDC file:9 line:205 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {TP_SCL}]
set_property src_info {type:XDC file:9 line:206 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {TP_SDA}]
set_property src_info {type:XDC file:9 line:211 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH14 [get_ports {FMC_CLK0_M2C_N}];  	# HP_DP_14_GC_N
set_property src_info {type:XDC file:9 line:212 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG14 [get_ports {FMC_CLK0_M2C_P}];  	# HP_DP_14_GC_P
set_property src_info {type:XDC file:9 line:213 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ7 [get_ports {FMC_CLK1_M2C_N}];  	# HP_DP_34_GC_N
set_property src_info {type:XDC file:9 line:214 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH7 [get_ports {FMC_CLK1_M2C_P}];  	# HP_DP_34_GC_P
set_property src_info {type:XDC file:9 line:215 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF17 [get_ports {FMC_LA00_CC_N}];		# HP_DP_12_GC_N
set_property src_info {type:XDC file:9 line:216 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF16 [get_ports {FMC_LA00_CC_P}];  	# HP_DP_12_GC_P
set_property src_info {type:XDC file:9 line:217 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE17 [get_ports {FMC_LA01_CC_N}];  	# HP_DP_13_GC_N
set_property src_info {type:XDC file:9 line:218 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD17 [get_ports {FMC_LA01_CC_P}];  	# HP_DP_13_GC_P
set_property src_info {type:XDC file:9 line:220 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH18 [get_ports {FMC_LA02_N}];  		# HP_DP_00_N
set_property src_info {type:XDC file:9 line:221 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG18 [get_ports {FMC_LA02_P}];  		# HP_DP_00_P
set_property src_info {type:XDC file:9 line:222 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF18 [get_ports {FMC_LA03_N}];  		# HP_DP_01_N
set_property src_info {type:XDC file:9 line:223 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE18 [get_ports {FMC_LA03_P}];  		# HP_DP_01_P
set_property src_info {type:XDC file:9 line:224 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ17 [get_ports {FMC_LA04_N}];  		# HP_DP_02_N
set_property src_info {type:XDC file:9 line:225 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH17 [get_ports {FMC_LA04_P}];  		# HP_DP_02_P
set_property src_info {type:XDC file:9 line:226 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE19 [get_ports {FMC_LA05_N}];  		# HP_DP_03_N
set_property src_info {type:XDC file:9 line:227 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD19 [get_ports {FMC_LA05_P}];  		# HP_DP_03_P
set_property src_info {type:XDC file:9 line:228 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC18 [get_ports {FMC_LA06_N}];  		# HP_DP_04_N
set_property src_info {type:XDC file:9 line:229 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC17 [get_ports {FMC_LA06_P}];  		# HP_DP_04_P
set_property src_info {type:XDC file:9 line:230 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB16 [get_ports {FMC_LA07_N}];  		# HP_DP_05_N
set_property src_info {type:XDC file:9 line:231 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA16 [get_ports {FMC_LA07_P}];  		# HP_DP_05_P
set_property src_info {type:XDC file:9 line:232 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK16 [get_ports {FMC_LA08_N}];  		# HP_DP_06_N
set_property src_info {type:XDC file:9 line:233 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ16 [get_ports {FMC_LA08_P}];  		# HP_DP_06_P
set_property src_info {type:XDC file:9 line:234 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK18 [get_ports {FMC_LA09_N}]; 		# HP_DP_07_N
set_property src_info {type:XDC file:9 line:235 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK17 [get_ports {FMC_LA09_P}];  		# HP_DP_07_P
set_property src_info {type:XDC file:9 line:236 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH16 [get_ports {FMC_LA10_N}];  		# HP_DP_08_N
set_property src_info {type:XDC file:9 line:237 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG16 [get_ports {FMC_LA10_P}];  		# HP_DP_08_P
set_property src_info {type:XDC file:9 line:238 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD16 [get_ports {FMC_LA11_N}];  		# HP_DP_09_N
set_property src_info {type:XDC file:9 line:239 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC16 [get_ports {FMC_LA11_P}];  		# HP_DP_09_P
set_property src_info {type:XDC file:9 line:240 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK14 [get_ports {FMC_LA12_N}];  		# HP_DP_10_N
set_property src_info {type:XDC file:9 line:241 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ14 [get_ports {FMC_LA12_P}];  		# HP_DP_10_P
set_property src_info {type:XDC file:9 line:242 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK15 [get_ports {FMC_LA13_N}];  		# HP_DP_11_N
set_property src_info {type:XDC file:9 line:243 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ15 [get_ports {FMC_LA13_P}];  		# HP_DP_11_P
set_property src_info {type:XDC file:9 line:244 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG15 [get_ports {FMC_LA14_N}];  		# HP_DP_15_GC_N
set_property src_info {type:XDC file:9 line:245 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF15 [get_ports {FMC_LA14_P}];  		# HP_DP_15_GC_P
set_property src_info {type:XDC file:9 line:246 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK12 [get_ports {FMC_LA15_N}];  		# HP_DP_16_N
set_property src_info {type:XDC file:9 line:247 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK13 [get_ports {FMC_LA15_P}];  		# HP_DP_16_P
set_property src_info {type:XDC file:9 line:248 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH13 [get_ports {FMC_LA16_N}];  		# HP_DP_17_N
set_property src_info {type:XDC file:9 line:249 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG13 [get_ports {FMC_LA16_P}];  		# HP_DP_17_P
set_property src_info {type:XDC file:9 line:250 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG5 [get_ports {FMC_LA17_CC_N}];  	# HP_DP_32_GC_N
set_property src_info {type:XDC file:9 line:251 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG6 [get_ports {FMC_LA17_CC_P}];  	# HP_DP_32_GC_P
set_property src_info {type:XDC file:9 line:252 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ6 [get_ports {FMC_LA18_CC_N}];  	# HP_DP_33_GC_N
set_property src_info {type:XDC file:9 line:253 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH6 [get_ports {FMC_LA18_CC_P}];  	# HP_DP_33_GC_P
set_property src_info {type:XDC file:9 line:254 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG10 [get_ports {FMC_LA19_N}];  		# HP_DP_24_N
set_property src_info {type:XDC file:9 line:255 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF10 [get_ports {FMC_LA19_P}];  		# HP_DP_24_P
set_property src_info {type:XDC file:9 line:256 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK10 [get_ports {FMC_LA20_N}];  		# HP_DP_25_N
set_property src_info {type:XDC file:9 line:257 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ10 [get_ports {FMC_LA20_P}];  		# HP_DP_25_P
set_property src_info {type:XDC file:9 line:258 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF7 [get_ports {FMC_LA21_N}];  		# HP_DP_26_N
set_property src_info {type:XDC file:9 line:259 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF8 [get_ports {FMC_LA21_P}];  		# HP_DP_26_P
set_property src_info {type:XDC file:9 line:260 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF11 [get_ports {FMC_LA22_N}];  		# HP_DP_27_N
set_property src_info {type:XDC file:9 line:261 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF12 [get_ports {FMC_LA22_P}];  		# HP_DP_27_P
set_property src_info {type:XDC file:9 line:262 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK5 [get_ports {FMC_LA23_N}];  		# HP_DP_28_N
set_property src_info {type:XDC file:9 line:263 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ5 [get_ports {FMC_LA23_P}];  		# HP_DP_28_P
set_property src_info {type:XDC file:9 line:264 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK6 [get_ports {FMC_LA24_N}];  		# HP_DP_29_N
set_property src_info {type:XDC file:9 line:265 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK7 [get_ports {FMC_LA24_P}];  		# HP_DP_29_P
set_property src_info {type:XDC file:9 line:266 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF5 [get_ports {FMC_LA25_N}];  		# HP_DP_30_N
set_property src_info {type:XDC file:9 line:267 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF6 [get_ports {FMC_LA25_P}];  		# HP_DP_30_P
set_property src_info {type:XDC file:9 line:268 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK8 [get_ports {FMC_LA26_N}];  		# HP_DP_31_N
set_property src_info {type:XDC file:9 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK9 [get_ports {FMC_LA26_P}];  		# HP_DP_31_P
set_property src_info {type:XDC file:9 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH8 [get_ports {FMC_LA27_N}];  		# HP_DP_35_GC_N
set_property src_info {type:XDC file:9 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG8 [get_ports {FMC_LA27_P}];  		# HP_DP_35_GC_P
set_property src_info {type:XDC file:9 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK11 [get_ports {FMC_LA28_N}];  		# HP_DP_36_N
set_property src_info {type:XDC file:9 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ11 [get_ports {FMC_LA28_P}];  		# HP_DP_36_P
set_property src_info {type:XDC file:9 line:274 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK4 [get_ports {FMC_LA29_N}];  		# HP_DP_37_N
set_property src_info {type:XDC file:9 line:275 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ4 [get_ports {FMC_LA29_P}];  		# HP_DP_37_P
set_property src_info {type:XDC file:9 line:276 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ1 [get_ports {FMC_LA30_N}];  		# HP_DP_38_N
set_property src_info {type:XDC file:9 line:277 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ2 [get_ports {FMC_LA30_P}];  		# HP_DP_38_P
set_property src_info {type:XDC file:9 line:278 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF2 [get_ports {FMC_LA31_N}]; 		# HP_DP_39_N
set_property src_info {type:XDC file:9 line:279 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF3 [get_ports {FMC_LA31_P}];  		# HP_DP_39_P
set_property src_info {type:XDC file:9 line:280 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ9 [get_ports {FMC_LA32_N}];  		# HP_DP_40_N
set_property src_info {type:XDC file:9 line:281 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH9 [get_ports {FMC_LA32_P}];  		# HP_DP_40_P
set_property src_info {type:XDC file:9 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH11 [get_ports {FMC_LA33_N}];  		# HP_DP_41_N
set_property src_info {type:XDC file:9 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG11 [get_ports {FMC_LA33_P}];  		# HP_DP_41_P
set_property src_info {type:XDC file:9 line:284 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J12  [get_ports {FMC_SCL}];  		# HD_SE_22_N
set_property src_info {type:XDC file:9 line:285 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K13  [get_ports {FMC_SDA}];  		# HD_SE_22_P
set_property src_info {type:XDC file:9 line:286 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K12   [get_ports {FMC_PRSNT_M2C#}];  	# HD_SE_23_P
set_property src_info {type:XDC file:9 line:287 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K11  [get_ports {FMC_TRST#}];  		# HD_SE_23_N
set_property src_info {type:XDC file:9 line:289 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS [get_ports {FMC_CLK0_M2C_N}]
set_property src_info {type:XDC file:9 line:290 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS [get_ports {FMC_CLK0_M2C_P}]
set_property src_info {type:XDC file:9 line:291 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS [get_ports {FMC_CLK1_M2C_N}]
set_property src_info {type:XDC file:9 line:292 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS [get_ports {FMC_CLK1_M2C_P}]
set_property src_info {type:XDC file:9 line:293 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA00_CC_P}]
set_property src_info {type:XDC file:9 line:294 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA00_CC_N}]
set_property src_info {type:XDC file:9 line:295 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA01_CC_P}]
set_property src_info {type:XDC file:9 line:296 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA01_CC_N}]
set_property src_info {type:XDC file:9 line:297 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA02_P}]
set_property src_info {type:XDC file:9 line:298 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA02_N}]
set_property src_info {type:XDC file:9 line:299 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA03_P}]
set_property src_info {type:XDC file:9 line:300 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA03_N}]
set_property src_info {type:XDC file:9 line:301 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA04_P}]
set_property src_info {type:XDC file:9 line:302 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA04_N}]
set_property src_info {type:XDC file:9 line:303 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA05_P}]
set_property src_info {type:XDC file:9 line:304 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA05_N}]
set_property src_info {type:XDC file:9 line:305 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA06_P}]
set_property src_info {type:XDC file:9 line:306 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA06_N}]
set_property src_info {type:XDC file:9 line:307 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA07_P}]
set_property src_info {type:XDC file:9 line:308 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA07_N}]
set_property src_info {type:XDC file:9 line:309 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA08_P}]
set_property src_info {type:XDC file:9 line:310 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA08_N}]
set_property src_info {type:XDC file:9 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA09_P}]
set_property src_info {type:XDC file:9 line:312 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA09_N}]
set_property src_info {type:XDC file:9 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA10_P}]
set_property src_info {type:XDC file:9 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA10_N}]
set_property src_info {type:XDC file:9 line:315 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA11_P}]
set_property src_info {type:XDC file:9 line:316 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA11_N}]
set_property src_info {type:XDC file:9 line:317 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA12_P}]
set_property src_info {type:XDC file:9 line:318 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA12_N}]
set_property src_info {type:XDC file:9 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA13_P}]
set_property src_info {type:XDC file:9 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA13_N}]
set_property src_info {type:XDC file:9 line:321 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA14_P}]
set_property src_info {type:XDC file:9 line:322 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA14_N}]
set_property src_info {type:XDC file:9 line:323 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA15_P}]
set_property src_info {type:XDC file:9 line:324 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA15_N}]
set_property src_info {type:XDC file:9 line:325 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA16_P}]
set_property src_info {type:XDC file:9 line:326 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA16_N}]
set_property src_info {type:XDC file:9 line:327 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA17_CC_P}]
set_property src_info {type:XDC file:9 line:328 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA17_CC_N}]
set_property src_info {type:XDC file:9 line:329 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA18_CC_P}]
set_property src_info {type:XDC file:9 line:330 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA18_CC_N}]
set_property src_info {type:XDC file:9 line:331 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA19_P}]
set_property src_info {type:XDC file:9 line:332 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA19_N}]
set_property src_info {type:XDC file:9 line:333 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA20_P}]
set_property src_info {type:XDC file:9 line:334 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA20_N}]
set_property src_info {type:XDC file:9 line:335 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA21_P}]
set_property src_info {type:XDC file:9 line:336 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA21_N}]
set_property src_info {type:XDC file:9 line:337 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA22_P}]
set_property src_info {type:XDC file:9 line:338 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA22_N}]
set_property src_info {type:XDC file:9 line:339 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA23_P}]
set_property src_info {type:XDC file:9 line:340 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA23_N}]
set_property src_info {type:XDC file:9 line:341 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA24_P}]
set_property src_info {type:XDC file:9 line:342 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA24_N}]
set_property src_info {type:XDC file:9 line:343 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA25_P}]
set_property src_info {type:XDC file:9 line:344 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA25_N}]
set_property src_info {type:XDC file:9 line:345 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA26_P}]
set_property src_info {type:XDC file:9 line:346 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA26_N}]
set_property src_info {type:XDC file:9 line:347 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA27_P}]
set_property src_info {type:XDC file:9 line:348 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA27_N}]
set_property src_info {type:XDC file:9 line:349 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA28_P}]
set_property src_info {type:XDC file:9 line:350 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA28_N}]
set_property src_info {type:XDC file:9 line:351 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA29_P}]
set_property src_info {type:XDC file:9 line:352 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA29_N}]
set_property src_info {type:XDC file:9 line:353 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA30_P}]
set_property src_info {type:XDC file:9 line:354 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA30_N}]
set_property src_info {type:XDC file:9 line:355 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA31_P}]
set_property src_info {type:XDC file:9 line:356 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA31_N}]
set_property src_info {type:XDC file:9 line:357 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA32_P}]
set_property src_info {type:XDC file:9 line:358 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA32_N}]
set_property src_info {type:XDC file:9 line:359 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA33_P}]
set_property src_info {type:XDC file:9 line:360 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FMC_LA33_N}]
set_property src_info {type:XDC file:9 line:361 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {FMC_SCL}]
set_property src_info {type:XDC file:9 line:362 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {FMC_SDA}]
set_property src_info {type:XDC file:9 line:363 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {FMC_PRSNT_M2C#}]
set_property src_info {type:XDC file:9 line:364 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {FMC_TRST#}]
set_property src_info {type:XDC file:9 line:366 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P5  [get_ports {DP0_M2C_N}]; # GTH8_TX_N
set_property src_info {type:XDC file:9 line:367 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P6  [get_ports {DP0_M2C_P}]; # GTH8_TX_P
set_property src_info {type:XDC file:9 line:368 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N3  [get_ports {DP0_C2M_N}]; # GTH8_RX_N
set_property src_info {type:XDC file:9 line:369 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N4  [get_ports {DP0_C2M_P}]; # GTH8_RX_P
set_property src_info {type:XDC file:9 line:370 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M5  [get_ports {DP1_M2C_N}]; # GTH9_TX_N
set_property src_info {type:XDC file:9 line:371 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M6  [get_ports {DP1_M2C_P}]; # GTH9_TX_P
set_property src_info {type:XDC file:9 line:372 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M1  [get_ports {DP1_C2M_N}]; # GTH9_RX_N
set_property src_info {type:XDC file:9 line:373 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M2  [get_ports {DP1_C2M_P}]; # GTH9_RX_P
set_property src_info {type:XDC file:9 line:374 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L3  [get_ports {DP2_M2C_N}]; # GTH10_TX_N
set_property src_info {type:XDC file:9 line:375 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L4  [get_ports {DP2_M2C_P}]; # GTH10_TX_P
set_property src_info {type:XDC file:9 line:376 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K1  [get_ports {DP2_C2M_N}]; # GTH10_RX_N
set_property src_info {type:XDC file:9 line:377 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K2  [get_ports {DP2_C2M_P}]; # GTH10_RX_P
set_property src_info {type:XDC file:9 line:378 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K5  [get_ports {DP3_M2C_N}]; # GTH11_TX_N
set_property src_info {type:XDC file:9 line:379 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K6  [get_ports {DP3_M2C_P}]; # GTH11_TX_P
set_property src_info {type:XDC file:9 line:380 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J3  [get_ports {DP3_C2M_N}]; # GTH11_RX_N
set_property src_info {type:XDC file:9 line:381 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J4  [get_ports {DP3_C2M_P}]; # GTH11_RX_P
set_property src_info {type:XDC file:9 line:382 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W3  [get_ports {DP4_M2C_N}]; # GTH12_TX_N
set_property src_info {type:XDC file:9 line:383 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W4  [get_ports {DP4_M2C_P}]; # GTH12_TX_P
set_property src_info {type:XDC file:9 line:384 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V1  [get_ports {DP4_C2M_N}]; # GTH12_RX_N
set_property src_info {type:XDC file:9 line:385 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V2  [get_ports {DP4_C2M_P}]; # GTH12_RX_P
set_property src_info {type:XDC file:9 line:386 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V5  [get_ports {DP5_M2C_N}]; # GTH13_TX_N
set_property src_info {type:XDC file:9 line:387 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V6  [get_ports {DP5_M2C_P}]; # GTH13_TX_P
set_property src_info {type:XDC file:9 line:388 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U3  [get_ports {DP5_C2M_N}]; # GTH13_RX_N
set_property src_info {type:XDC file:9 line:389 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U4  [get_ports {DP5_C2M_P}]; # GTH13_RX_P
set_property src_info {type:XDC file:9 line:390 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T5  [get_ports {DP6_M2C_N}]; # GTH14_TX_N
set_property src_info {type:XDC file:9 line:391 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T6  [get_ports {DP6_M2C_P}]; # GTH14_TX_P
set_property src_info {type:XDC file:9 line:392 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T1  [get_ports {DP6_C2M_N}]; # GTH14_RX_N
set_property src_info {type:XDC file:9 line:393 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T2  [get_ports {DP6_C2M_P}]; # GTH14_RX_P
set_property src_info {type:XDC file:9 line:394 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R3  [get_ports {DP7_M2C_N}]; # GTH15_TX_N
set_property src_info {type:XDC file:9 line:395 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R4  [get_ports {DP7_M2C_P}]; # GTH15_TX_P
set_property src_info {type:XDC file:9 line:396 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P1  [get_ports {DP7_C2M_N}]; # GTH15_RX_N
set_property src_info {type:XDC file:9 line:397 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P2  [get_ports {DP7_C2M_P}]; # GTH15_RX_P
set_property src_info {type:XDC file:9 line:399 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L7  [get_ports {GBTCLK0_M2C_N}]; # GTH_REFCLK4_N
set_property src_info {type:XDC file:9 line:400 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L8  [get_ports {GBTCLK0_M2C_P}]; # GTH_REFCLK4_P
set_property src_info {type:XDC file:9 line:401 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R7  [get_ports {GBTCLK1_M2C_N}]; # GTH_REFCLK6_N
set_property src_info {type:XDC file:9 line:402 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R8  [get_ports {GBTCLK1_M2C_P}]; # GTH_REFCLK6_P
set_property src_info {type:SCOPED_XDC file:10 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hier -filter {name =~  *pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_*_reg[*]}] -to [get_pins -hier -filter { name =~ *reclock_wr_addrgray[*].sync_wr_addrgray/data_sync*/D}] 16 -datapath_only
set_property src_info {type:SCOPED_XDC file:10 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hier -filter {name =~ *pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_*_reg[*]}] -to [get_pins -hier -filter { name =~ *reclock_rd_addrgray[*].sync_rd_addrgray/data_sync*/D}] 8 -datapath_only
set_property src_info {type:SCOPED_XDC file:10 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_clocks -of [get_pins -hier -filter { name =~ */transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/rxoutclk_out* }]]  -to [get_pins -hierarchical -filter { name =~ *rx_elastic_buffer_inst/rd_data_reg*/D } ]
set_property src_info {type:SCOPED_XDC file:10 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 6.000 -datapath_only -from [get_pins -hier -filter { name =~ */*MDIO_INTERFACE_*/MDIO_OUT_reg/C } ]
set_property src_info {type:SCOPED_XDC file:10 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 6.000 -datapath_only -from [get_pins -hier -filter { name =~ */*MDIO_INTERFACE_*/MDIO_TRI_reg/C } ]
set_property src_info {type:SCOPED_XDC file:11 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 9.0 -from [get_clocks -of [get_ports s_axi_aclk]] -to [get_clocks -of [get_ports axis_clk]] -datapath_only
set_property src_info {type:SCOPED_XDC file:11 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 9.0 -from [get_clocks -of [get_ports rx_clk]] -to [get_clocks -of [get_ports axis_clk]] -datapath_only
set_property src_info {type:SCOPED_XDC file:11 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 9.0 -from [get_clocks -of [get_ports axis_clk]] -to [get_clocks -of [get_ports s_axi_aclk]] -datapath_only
set_property src_info {type:SCOPED_XDC file:11 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 9.0 -from [get_clocks -of [get_ports axis_clk]] -to [get_clocks -of [get_ports rx_clk]] -datapath_only
set_property src_info {type:SCOPED_XDC file:11 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 9.0 -from [get_clocks -of [get_ports s_axi_aclk]] -to [get_clocks -of [get_ports rx_clk]] -datapath_only
set_property src_info {type:SCOPED_XDC file:11 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 9.0 -from [get_clocks -of [get_ports rx_clk]] -to [get_clocks -of [get_ports s_axi_aclk]] -datapath_only
set_property src_info {type:SCOPED_XDC file:12 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 9.0 -from [get_clocks -of [get_ports s_axi_aclk]] -to [get_clocks -of [get_ports axis_clk]] -datapath_only
set_property src_info {type:SCOPED_XDC file:12 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 9.0 -from [get_clocks -of [get_ports tx_clk]] -to [get_clocks -of [get_ports axis_clk]] -datapath_only
set_property src_info {type:SCOPED_XDC file:12 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 9.0 -from [get_clocks -of [get_ports axis_clk]] -to [get_clocks -of [get_ports s_axi_aclk]] -datapath_only
set_property src_info {type:SCOPED_XDC file:12 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 9.0 -from [get_clocks -of [get_ports axis_clk]] -to [get_clocks -of [get_ports tx_clk]] -datapath_only
set_property src_info {type:SCOPED_XDC file:12 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 9.0 -from [get_clocks -of [get_ports s_axi_aclk]] -to [get_clocks -of [get_ports tx_clk]] -datapath_only
set_property src_info {type:SCOPED_XDC file:12 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 9.0 -from [get_clocks -of [get_ports tx_clk]] -to [get_clocks -of [get_ports s_axi_aclk]] -datapath_only
set_property src_info {type:SCOPED_XDC file:13 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_clocks -of_objects [get_pins vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/clk]] -to [all_registers -clock [get_clocks -of_objects [get_pins vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/s_axi_aclk]]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/clk]]]
set_property src_info {type:SCOPED_XDC file:13 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_clocks -of_objects [get_pins vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/s_axi_aclk]] -to [all_registers -clock [get_clocks -of_objects [get_pins vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/clk]]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/s_axi_aclk]]]
