#ifndef TP2855_REG_H
#define TP2855_REG_H

#define CONFIG_TP2855_CH_ALL
#define CONFIG_TP2855_CAM_FHD30
#define CONFIG_TP2855_STD_AHD
#define CONFIG_TP2855_MIPI_OUT_4CH4LANE_594M

struct videosource_reg {
     unsigned short reg;
     unsigned short val;
 };

#define REG_TERM 0xFF
#define VAL_TERM 0xFF

struct videosource_reg sensor_camera_yuv422_8bit_4ch[] = {
#if defined(CONFIG_TP2855_CAM_PAL) || defined(CONFIG_TP2855_CAM_NTSC) || defined(CONFIG_TP2855_CAM_HD25) || defined(CONFIG_TP2855_CAM_HD30)
	#if defined(CONFIG_TP2855_CH1)
	{0x40, 0x00},
	{0x45, 0x01},	
	{0x06, 0x12}, //default value		
	{0x2f, 0x12}, //TEST reg write 0x12
	{0xf5, 0xf0 | 0x01},

	#elif defined(CONFIG_TP2855_CH2)
	{0x40, 0x01},
	{0x45, 0x01},	
	{0x06, 0x12}, //default value		
	{0x2f, 0x12}, //TEST reg write 0x12
	{0xf5, 0xf0 | 0x02},

	#elif defined(CONFIG_TP2855_CH3)
	{0x40, 0x02},
	{0x45, 0x01},	
	{0x06, 0x12}, //default value		
	{0x2f, 0x12}, //TEST reg write 0x12
	{0xf5, 0xf0 | 0x04},

	#elif defined(CONFIG_TP2855_CH4)
	{0x40, 0x03},
	{0x45, 0x01},	
	{0x06, 0x12}, //default value		
	{0x2f, 0x12}, //TEST reg write 0x12
	{0xf5, 0xf0 | 0x08},

	#elif defined(CONFIG_TP2855_CH_ALL)
	{0x40, 0x04},
	{0x45, 0x01},	
	{0x06, 0x12}, //default value		
	{0x2f, 0x12}, //TEST reg write 0x12
	{0xf5, 0xf0 | 0x0f},
	#endif

#elif defined(CONFIG_TP2855_CAM_FHD30) || defined(CONFIG_TP2855_CAM_FHD25) || defined(CONFIG_TP2855_CAM_FHD60) || defined(CONFIG_TP2855_CAM_FHD50)
	#if defined(CONFIG_TP2855_CH1)
	{0x40, 0x00},
	{0x45, 0x01},	
	{0x06, 0x12}, //default value		
	{0x2f, 0x12}, //TEST reg write 0x12
	{0xf5, 0xf0 & ~0x01},

	#elif defined(CONFIG_TP2855_CH2)
	{0x40, 0x01},
	{0x45, 0x01},	
	{0x06, 0x12}, //default value		
	{0x2f, 0x12}, //TEST reg write 0x12
	{0xf5, 0xf0 & ~0x02},

	#elif defined(CONFIG_TP2855_CH3)
	{0x40, 0x02},
	{0x45, 0x01},	
	{0x06, 0x12}, //default value		
	{0x2f, 0x12}, //TEST reg write 0x12
	{0xf5, 0xf0 & ~0x04},

	#elif defined(CONFIG_TP2855_CH4)
	{0x40, 0x03},
	{0x45, 0x01},	
	{0x06, 0x12}, //default value		
	{0x2f, 0x12}, //TEST reg write 0x12
	{0xf5, 0xf0 & ~0x08},

	#elif defined(CONFIG_TP2855_CH_ALL)
	{0x40, 0x04},
	{0x45, 0x01},	
	{0x06, 0x12}, //default value		
	{0x2f, 0x12}, //TEST reg write 0x12
	{0xf5, 0xf0 & ~0x0f},
	#endif
#endif

#if defined(CONFIG_TP2855_CAM_PAL)
	{0x06, 0x32},
	{0x02, 0x47},
	{0x0c, 0x13},
	{0x0d, 0x51},

	{0x15, 0x03},
	{0x16, 0xf0},
	{0x17, 0xa0},
	{0x18, 0x17},
	{0x19, 0x20},
	{0x1a, 0x15},
	{0x1c, 0x06},
	{0x1d, 0xc0},

	{0x20, 0x48},
	{0x21, 0x84},
	{0x22, 0x37},
	{0x23, 0x3f},

	{0x2b, 0x70},
	{0x2c, 0x2a},
	{0x2d, 0x4b},
	{0x2e, 0x56},

	{0x30, 0x7a},
	{0x31, 0x4a},
	{0x32, 0x4d},
	{0x33, 0xfb},

	{0x35, 0x65},
	{0x38, 0x00},
	{0x39, 0x04},

#elif defined(CONFIG_TP2855_CAM_NTSC)
	{0x02, 0x47},
	{0x0c, 0x13},
	{0x0d, 0x50},

	{0x15, 0x03},
	{0x16, 0xd6},
	{0x17, 0xa0},
	{0x18, 0x12},
	{0x19, 0xf0},
	{0x1a, 0x05},
	{0x1c, 0x06},
	{0x1d, 0xb4},

	{0x20, 0x40},
	{0x21, 0x84},
	{0x22, 0x36},
	{0x23, 0x3c},

	{0x2b, 0x70},
	{0x2c, 0x2a},
	{0x2d, 0x4b},
	{0x2e, 0x57},

	{0x30, 0x62},
	{0x31, 0xbb},
	{0x32, 0x96},
	{0x33, 0xcb},

	{0x35, 0x65},
	{0x38, 0x00},
	{0x39, 0x04},

#elif defined(CONFIG_TP2855_CAM_HD25)
	{0x02, 0x42},
	{0x07, 0xc0},
	{0x0b, 0xc0},
	{0x0c, 0x13},
	{0x0d, 0x50},

	{0x15, 0x13},
	{0x16, 0x15},
	{0x17, 0x00},
	{0x18, 0x19},
	//{0x19, 0xd0},
	{0x19, 0xd1},
	{0x1a, 0x25},
	{0x1c, 0x07},  //1280*720, 25fps
	{0x1d, 0xbc},  //1280*720, 25fps

	{0x20, 0x30},
	{0x21, 0x84},
	{0x22, 0x36},
	{0x23, 0x3c},

	{0x2b, 0x60},
	{0x2c, 0x0a},
	{0x2d, 0x30},
	{0x2e, 0x70},

	{0x30, 0x48},
	{0x31, 0xbb},
	{0x32, 0x2e},
	{0x33, 0x90},
	
	{0x35, 0x25},
	{0x38, 0x00},
	{0x39, 0x18},

#if defined(CONFIG_TP2855_STD_AHD)
	{0x02, 0x46},

	{0x0d, 0x71},

	{0x20, 0x40},
	{0x21, 0x46},

	{0x25, 0xfe},
	{0x26, 0x01},

	{0x2c, 0x3a},
	{0x2d, 0x5a},
	{0x2e, 0x40},

	{0x30, 0x9e},
	{0x31, 0x20},
	{0x32, 0x10},
	{0x33, 0x90},
#endif

#elif defined(CONFIG_TP2855_CAM_HD30)
	{0x02, 0x42},
	{0x07, 0xc0},
	{0x0b, 0xc0},
	{0x0c, 0x13},
	{0x0d, 0x50},

	{0x15, 0x13},
	{0x16, 0x15},
	{0x17, 0x00},
	{0x18, 0x19},
	//{0x19, 0xd0},
	{0x19, 0xd1},
	{0x1a, 0x25},
	{0x1c, 0x06},  //1280*720, 30fps
	{0x1d, 0x72},  //1280*720, 30fps

	{0x20, 0x30},
	{0x21, 0x84},
	{0x22, 0x36},
	{0x23, 0x3c},

	{0x2b, 0x60},
	{0x2c, 0x0a},
	{0x2d, 0x30},
	{0x2e, 0x70},

	{0x30, 0x48},
	{0x31, 0xbb},
	{0x32, 0x2e},
	{0x33, 0x90},

	{0x35, 0x25},
	{0x38, 0x00},
	{0x39, 0x18},

#if defined(CONFIG_TP2855_STD_AHD)
	{0x02, 0x46},

	{0x0d, 0x70},

	{0x20, 0x40},
	{0x21, 0x46},

	{0x25, 0xfe},
	{0x26, 0x01},

	{0x2c, 0x3a},
	{0x2d, 0x5a},
	{0x2e, 0x40},

	{0x30, 0x9d},
	{0x31, 0xca},
	{0x32, 0x01},
	{0x33, 0xd0},
#endif

#elif defined(CONFIG_TP2855_CAM_FHD30)
	{0x02, 0x40},
	{0x07, 0xc0},
	{0x0b, 0xc0},
	{0x0c, 0x03},
	{0x0d, 0x50},  

	{0x15, 0x03},
	{0x16, 0xd2},
	{0x17, 0x80},
	{0x18, 0x29},
	//{0x19, 0x38},
	{0x19, 0x39},
	{0x1a, 0x47},
	{0x1c, 0x08},  //1920*1080, 30fps
	{0x1d, 0x98},  //

	{0x20, 0x30},
	{0x21, 0x84},
	{0x22, 0x36},
	{0x23, 0x3c},

	{0x2b, 0x60},
	{0x2c, 0x0a},
	{0x2d, 0x30},
	{0x2e, 0x70},
	{0x2f, 0x34}, //TEST reg write 0x12

	{0x30, 0x48},
	{0x31, 0xbb},
	{0x32, 0x2e},
	{0x33, 0x90},

	{0x35, 0x05},
	{0x38, 0x00},
	{0x39, 0x1C},

#if defined(CONFIG_TP2855_STD_AHD)
	{0x02, 0x44},

	{0x0d, 0x72},

	{0x15, 0x01},
	{0x16, 0xf0},

	{0x20, 0x38},
	{0x21, 0x46},

	{0x25, 0xfe},
	{0x26, 0x0d},

	{0x2c, 0x3a},
	{0x2d, 0x54},
	{0x2e, 0x40},

	{0x2f, 0x56}, //TEST reg write 0x12

	{0x30, 0xa5},
	{0x31, 0x95},
	{0x32, 0xe0},
	{0x33, 0x60},
#endif

#elif defined(CONFIG_TP2855_CAM_FHD25)
	{0x02, 0x40}
	{0x07, 0xc0},
	{0x0b, 0xc0},
	{0x0c, 0x03},
	{0x0d, 0x50},

	{0x15, 0x03},
	{0x16, 0xd2},
	{0x17, 0x80},
	{0x18, 0x29},
	//{0x19, 0x38},
	{0x19, 0x39},
	{0x1a, 0x47},

	{0x1c, 0x0a},  //1920*1080, 25fps
	{0x1d, 0x50},  //

	{0x20, 0x30},
	{0x21, 0x84},
	{0x22, 0x36},
	{0x23, 0x3c},

	{0x2b, 0x60},
	{0x2c, 0x0a},
	{0x2d, 0x30},
	{0x2e, 0x70},

	{0x30, 0x48},
	{0x31, 0xbb}, 
	{0x32, 0x2e},
	{0x33, 0x90},

	{0x35, 0x05},
	{0x38, 0x00},
	{0x39, 0x1C},

#if defined(CONFIG_TP2855_STD_AHD)                  
	{0x02, 0x44},

	{0x0d, 0x73},

	{0x15, 0x01},
	{0x16, 0xf0},

	{0x20, 0x3c},
	{0x21, 0x46},

	{0x25, 0xfe},
	{0x26, 0x0d},

	{0x2c, 0x3a},
	{0x2d, 0x54},
	{0x2e, 0x40},

	{0x30, 0xa5},
	{0x31, 0x86},
	{0x32, 0xfb},
	{0x33, 0x60},
#endif

#elif defined(CONFIG_TP2855_CAM_FHD60)
	{0x02, 0x40},
	{0x07, 0xc0},
	{0x0b, 0xc0},
	{0x0c, 0x03},
	{0x0d, 0x50},

	{0x15, 0x03},
	{0x16, 0xf0},
	{0x17, 0x80},
	{0x18, 0x12},
	//{0x19, 0x38},
	{0x19, 0x39},
	{0x1a, 0x47},
	{0x1c, 0x08},
	{0x1d, 0x96},

	{0x20, 0x38},
	{0x21, 0x84},
	{0x22, 0x36},
	{0x23, 0x3c},

	{0x27, 0xad},

	{0x2b, 0x60},
	{0x2c, 0x0a},
	{0x2d, 0x40},
	{0x2e, 0x70},

	{0x30, 0x74},
	{0x31, 0x9b},
	{0x32, 0xa5},
	{0x33, 0xe0},

	{0x35, 0x05},
	{0x38, 0x40}, 
	{0x39, 0x68}, 	

#elif defined(CONFIG_TP2855_CAM_FHD50)

	{0x02, 0x40},
	{0x07, 0xc0}, 
	{0x0b, 0xc0},  		
	{0x0c, 0x03}, 
	{0x0d, 0x50},  

	{0x15, 0x03},
	{0x16, 0xe2}, 
	{0x17, 0x80}, 
	{0x18, 0x27},
	//{0x19, 0x38},
	{0x19, 0x39},
	{0x1a, 0x47},				

	{0x1c, 0x0a},
	{0x1d, 0x4e},

	{0x20, 0x38},  
	{0x21, 0x84}, 
	{0x22, 0x36},
	{0x23, 0x3c},

	{0x27, 0xad},

	{0x2b, 0x60},  
	{0x2c, 0x0a}, 
	{0x2d, 0x40},
	{0x2e, 0x70},

	{0x30, 0x74},  
	{0x31, 0x9b}, 
	{0x32, 0xa5},
	{0x33, 0xe0},

	{0x35, 0x05},
	{0x38, 0x40}, 
	{0x39, 0x68}, 	
#endif

#define LBCAM
	//mipi setting
	{0x40, 0x08}, //0x08:MIPI page 
	{0x01, 0xf0}, // Clock Invert Select
	{0x02, 0x01},
	{0x08, 0x0f},

//#if defined(LBCAM)
#if 0
	{0x10, 0x20}, //PLL Ctrl
	{0x11, 0x47},

	{0x12, 0x54},
	{0x13, 0xef}, // divider 2
	{0x14, 0x06},
#endif
#if defined(CONFIG_TP2855_MIPI_OUT_4CH4LANE_594M)
	{0x20, 0x44},
	{0x34, 0xe4},
	{0x15, 0x0C},
	{0x25, 0x08},
	{0x26, 0x06},
	{0x27, 0x11},
	{0x29, 0x0a},
	{0x33, 0x07},
	{0x33, 0x00},
	{0x14, 0x33},
	{0x14, 0xb3},
	{0x14, 0x33},

#elif defined(CONFIG_TP2855_MIPI_OUT_4CH4LANE_297M)
	{0x20, 0x44},
	{0x34, 0xe4},
	{0x14, 0x44},
	{0x15, 0x0d},
	{0x25, 0x04},
	{0x26, 0x03},
	{0x27, 0x09},
	{0x29, 0x02},
	{0x33, 0x07},
	{0x33, 0x00},
	{0x14, 0xc4},
	{0x14, 0x44},

#elif defined(CONFIG_TP2855_MIPI_OUT_4CH2LANE_594M)
	{0x20, 0x42},
	{0x34, 0xe4}, //output vin1&vin2
	{0x15, 0x0c},
	{0x25, 0x08},
	{0x26, 0x06},
	{0x27, 0x11},
	{0x29, 0x0a},
	{0x33, 0x07},
	{0x33, 0x00},
	{0x14, 0x43},
	{0x14, 0xc3},
	{0x14, 0x43},
#endif
	/* Enable MIPI CSI2 output */
	{0x23, 0x02},
	{REG_TERM, VAL_TERM}
};

struct videosource_reg sensor_camera_enable_frame_sync[] = {
	{0x40, 0x08}, //0x08:MIPI page 
	/* Enable MIPI CSI2 output */
	{0x23, 0x00},
	//{0x40, 0x04},	
	{REG_TERM, VAL_TERM}
};

struct videosource_reg sensor_camera_enable_interrupt[] = {
	{REG_TERM, VAL_TERM}
};

struct videosource_reg sensor_camera_enable_serializer[] = {
	{REG_TERM, VAL_TERM}
};

#endif /*TP2854_REG_H*/

