# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../xilinx_fifo_test.srcs/sources_1/new/fifo_test_top.vhd" \
"../../../../xilinx_fifo_test.srcs/sim_1/new/fifo_test_top_tb.vhd" \

# Do not sort compile order
nosort
