{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 07 21:38:46 2016 " "Info: Processing started: Mon Nov 07 21:38:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "D:/5лабка/Block1.bdf" { { 48 80 248 64 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "bus_arbiter:inst5\|inst9~1 " "Info: Detected gated clock \"bus_arbiter:inst5\|inst9~1\" as buffer" {  } { { "bus_arbiter.bdf" "" { Schematic "D:/5лабка/bus_arbiter.bdf" { { 32 440 504 80 "inst9" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "bus_arbiter:inst5\|inst9~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "master5:inst4\|inst11 " "Info: Detected ripple clock \"master5:inst4\|inst11\" as buffer" {  } { { "master5.bdf" "" { Schematic "D:/5лабка/master5.bdf" { { 32 440 504 112 "inst11" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "master5:inst4\|inst11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "bus_arbiter:inst5\|inst9 " "Info: Detected gated clock \"bus_arbiter:inst5\|inst9\" as buffer" {  } { { "bus_arbiter.bdf" "" { Schematic "D:/5лабка/bus_arbiter.bdf" { { 32 440 504 80 "inst9" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "bus_arbiter:inst5\|inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "bus_arbiter:inst5\|inst8~1 " "Info: Detected gated clock \"bus_arbiter:inst5\|inst8~1\" as buffer" {  } { { "bus_arbiter.bdf" "" { Schematic "D:/5лабка/bus_arbiter.bdf" { { -16 440 504 32 "inst8" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "bus_arbiter:inst5\|inst8~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "master4:inst12\|inst24 " "Info: Detected ripple clock \"master4:inst12\|inst24\" as buffer" {  } { { "master4.bdf" "" { Schematic "D:/5лабка/master4.bdf" { { 96 136 200 176 "inst24" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "master4:inst12\|inst24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "bus_arbiter:inst5\|inst5 " "Info: Detected gated clock \"bus_arbiter:inst5\|inst5\" as buffer" {  } { { "bus_arbiter.bdf" "" { Schematic "D:/5лабка/bus_arbiter.bdf" { { -112 440 504 -64 "inst5" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "bus_arbiter:inst5\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "bus_arbiter:inst5\|inst8 " "Info: Detected gated clock \"bus_arbiter:inst5\|inst8\" as buffer" {  } { { "bus_arbiter.bdf" "" { Schematic "D:/5лабка/bus_arbiter.bdf" { { -16 440 504 32 "inst8" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "bus_arbiter:inst5\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "bus_arbiter:inst5\|inst4 " "Info: Detected gated clock \"bus_arbiter:inst5\|inst4\" as buffer" {  } { { "bus_arbiter.bdf" "" { Schematic "D:/5лабка/bus_arbiter.bdf" { { -160 440 504 -112 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "bus_arbiter:inst5\|inst4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "master3:inst11\|inst9 " "Info: Detected ripple clock \"master3:inst11\|inst9\" as buffer" {  } { { "master3.bdf" "" { Schematic "D:/5лабка/master3.bdf" { { 432 392 456 512 "inst9" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "master3:inst11\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "master1:inst\|inst12 " "Info: Detected ripple clock \"master1:inst\|inst12\" as buffer" {  } { { "master1.bdf" "" { Schematic "D:/5лабка/master1.bdf" { { 216 384 448 296 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "master1:inst\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "master2:inst10\|inst6 " "Info: Detected ripple clock \"master2:inst10\|inst6\" as buffer" {  } { { "master2.bdf" "" { Schematic "D:/5лабка/master2.bdf" { { 152 456 520 232 "inst6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "master2:inst10\|inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "master4:inst12\|inst25 " "Info: Detected ripple clock \"master4:inst12\|inst25\" as buffer" {  } { { "master4.bdf" "" { Schematic "D:/5лабка/master4.bdf" { { 360 280 344 440 "inst25" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "master4:inst12\|inst25" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "master1:inst\|inst13 " "Info: Detected ripple clock \"master1:inst\|inst13\" as buffer" {  } { { "master1.bdf" "" { Schematic "D:/5лабка/master1.bdf" { { 480 528 592 560 "inst13" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "master1:inst\|inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "bus_arbiter:inst5\|inst7 " "Info: Detected gated clock \"bus_arbiter:inst5\|inst7\" as buffer" {  } { { "bus_arbiter.bdf" "" { Schematic "D:/5лабка/bus_arbiter.bdf" { { -64 440 504 -16 "inst7" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "bus_arbiter:inst5\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "master3:inst11\|inst13 " "Info: Detected ripple clock \"master3:inst11\|inst13\" as buffer" {  } { { "master3.bdf" "" { Schematic "D:/5лабка/master3.bdf" { { 688 512 576 768 "inst13" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "master3:inst11\|inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register master5:inst4\|lpm_counter6:inst15\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\] register slave1:inst6\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[3\] 169.09 MHz 5.914 ns Internal " "Info: Clock \"clk\" has Internal fmax of 169.09 MHz between source register \"master5:inst4\|lpm_counter6:inst15\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\]\" and destination register \"slave1:inst6\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]\" (period= 5.914 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.280 ns + Longest register register " "Info: + Longest register to register delay is 1.280 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns master5:inst4\|lpm_counter6:inst15\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\] 1 REG LCFF_X15_Y7_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y7_N19; Fanout = 3; REG Node = 'master5:inst4\|lpm_counter6:inst15\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_c4i.tdf" "" { Text "D:/5лабка/db/cntr_c4i.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.053 ns) 0.514 ns master3:inst11\|lpm_bustri10:inst3\|lpm_bustri:lpm_bustri_component\|dout\[3\]~1 2 COMB LCCOMB_X17_Y7_N20 2 " "Info: 2: + IC(0.461 ns) + CELL(0.053 ns) = 0.514 ns; Loc. = LCCOMB_X17_Y7_N20; Fanout = 2; COMB Node = 'master3:inst11\|lpm_bustri10:inst3\|lpm_bustri:lpm_bustri_component\|dout\[3\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.514 ns" { master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] master3:inst11|lpm_bustri10:inst3|lpm_bustri:lpm_bustri_component|dout[3]~1 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 0.775 ns master3:inst11\|lpm_bustri10:inst3\|lpm_bustri:lpm_bustri_component\|dout\[3\]~2 3 COMB LCCOMB_X17_Y7_N26 3 " "Info: 3: + IC(0.208 ns) + CELL(0.053 ns) = 0.775 ns; Loc. = LCCOMB_X17_Y7_N26; Fanout = 3; COMB Node = 'master3:inst11\|lpm_bustri10:inst3\|lpm_bustri:lpm_bustri_component\|dout\[3\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { master3:inst11|lpm_bustri10:inst3|lpm_bustri:lpm_bustri_component|dout[3]~1 master3:inst11|lpm_bustri10:inst3|lpm_bustri:lpm_bustri_component|dout[3]~2 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.053 ns) 1.125 ns slave1:inst6\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]~feeder 4 COMB LCCOMB_X18_Y7_N0 1 " "Info: 4: + IC(0.297 ns) + CELL(0.053 ns) = 1.125 ns; Loc. = LCCOMB_X18_Y7_N0; Fanout = 1; COMB Node = 'slave1:inst6\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.350 ns" { master3:inst11|lpm_bustri10:inst3|lpm_bustri:lpm_bustri_component|dout[3]~2 slave1:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.280 ns slave1:inst6\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[3\] 5 REG LCFF_X18_Y7_N1 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.280 ns; Loc. = LCFF_X18_Y7_N1; Fanout = 1; REG Node = 'slave1:inst6\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { slave1:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]~feeder slave1:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 24.53 % ) " "Info: Total cell delay = 0.314 ns ( 24.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.966 ns ( 75.47 % ) " "Info: Total interconnect delay = 0.966 ns ( 75.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] master3:inst11|lpm_bustri10:inst3|lpm_bustri:lpm_bustri_component|dout[3]~1 master3:inst11|lpm_bustri10:inst3|lpm_bustri:lpm_bustri_component|dout[3]~2 slave1:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]~feeder slave1:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.280 ns" { master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] {} master3:inst11|lpm_bustri10:inst3|lpm_bustri:lpm_bustri_component|dout[3]~1 {} master3:inst11|lpm_bustri10:inst3|lpm_bustri:lpm_bustri_component|dout[3]~2 {} slave1:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]~feeder {} slave1:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.461ns 0.208ns 0.297ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.450 ns - Smallest " "Info: - Smallest clock skew is -4.450 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.453 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/5лабка/Block1.bdf" { { 48 80 248 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 38 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 38; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/5лабка/Block1.bdf" { { 48 80 248 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.618 ns) 2.453 ns slave1:inst6\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X18_Y7_N1 1 " "Info: 3: + IC(0.638 ns) + CELL(0.618 ns) = 2.453 ns; Loc. = LCFF_X18_Y7_N1; Fanout = 1; REG Node = 'slave1:inst6\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { clk~clkctrl slave1:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.01 % ) " "Info: Total cell delay = 1.472 ns ( 60.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.981 ns ( 39.99 % ) " "Info: Total interconnect delay = 0.981 ns ( 39.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { clk clk~clkctrl slave1:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.453 ns" { clk {} clk~combout {} clk~clkctrl {} slave1:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.638ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.903 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/5лабка/Block1.bdf" { { 48 80 248 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.712 ns) 2.768 ns master4:inst12\|inst25 2 REG LCFF_X14_Y7_N29 16 " "Info: 2: + IC(1.202 ns) + CELL(0.712 ns) = 2.768 ns; Loc. = LCFF_X14_Y7_N29; Fanout = 16; REG Node = 'master4:inst12\|inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.914 ns" { clk master4:inst12|inst25 } "NODE_NAME" } } { "master4.bdf" "" { Schematic "D:/5лабка/master4.bdf" { { 360 280 344 440 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.228 ns) 3.535 ns bus_arbiter:inst5\|inst9~1 3 COMB LCCOMB_X13_Y7_N24 1 " "Info: 3: + IC(0.539 ns) + CELL(0.228 ns) = 3.535 ns; Loc. = LCCOMB_X13_Y7_N24; Fanout = 1; COMB Node = 'bus_arbiter:inst5\|inst9~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.767 ns" { master4:inst12|inst25 bus_arbiter:inst5|inst9~1 } "NODE_NAME" } } { "bus_arbiter.bdf" "" { Schematic "D:/5лабка/bus_arbiter.bdf" { { 32 440 504 80 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.272 ns) 4.040 ns bus_arbiter:inst5\|inst9 4 COMB LCCOMB_X13_Y7_N16 13 " "Info: 4: + IC(0.233 ns) + CELL(0.272 ns) = 4.040 ns; Loc. = LCCOMB_X13_Y7_N16; Fanout = 13; COMB Node = 'bus_arbiter:inst5\|inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { bus_arbiter:inst5|inst9~1 bus_arbiter:inst5|inst9 } "NODE_NAME" } } { "bus_arbiter.bdf" "" { Schematic "D:/5лабка/bus_arbiter.bdf" { { 32 440 504 80 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(0.000 ns) 5.649 ns bus_arbiter:inst5\|inst9~clkctrl 5 COMB CLKCTRL_G2 2 " "Info: 5: + IC(1.609 ns) + CELL(0.000 ns) = 5.649 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'bus_arbiter:inst5\|inst9~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.609 ns" { bus_arbiter:inst5|inst9 bus_arbiter:inst5|inst9~clkctrl } "NODE_NAME" } } { "bus_arbiter.bdf" "" { Schematic "D:/5лабка/bus_arbiter.bdf" { { 32 440 504 80 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.618 ns) 6.903 ns master5:inst4\|lpm_counter6:inst15\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\] 6 REG LCFF_X15_Y7_N19 3 " "Info: 6: + IC(0.636 ns) + CELL(0.618 ns) = 6.903 ns; Loc. = LCFF_X15_Y7_N19; Fanout = 3; REG Node = 'master5:inst4\|lpm_counter6:inst15\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { bus_arbiter:inst5|inst9~clkctrl master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_c4i.tdf" "" { Text "D:/5лабка/db/cntr_c4i.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.684 ns ( 38.88 % ) " "Info: Total cell delay = 2.684 ns ( 38.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.219 ns ( 61.12 % ) " "Info: Total interconnect delay = 4.219 ns ( 61.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.903 ns" { clk master4:inst12|inst25 bus_arbiter:inst5|inst9~1 bus_arbiter:inst5|inst9 bus_arbiter:inst5|inst9~clkctrl master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.903 ns" { clk {} clk~combout {} master4:inst12|inst25 {} bus_arbiter:inst5|inst9~1 {} bus_arbiter:inst5|inst9 {} bus_arbiter:inst5|inst9~clkctrl {} master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.202ns 0.539ns 0.233ns 1.609ns 0.636ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { clk clk~clkctrl slave1:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.453 ns" { clk {} clk~combout {} clk~clkctrl {} slave1:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.638ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.903 ns" { clk master4:inst12|inst25 bus_arbiter:inst5|inst9~1 bus_arbiter:inst5|inst9 bus_arbiter:inst5|inst9~clkctrl master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.903 ns" { clk {} clk~combout {} master4:inst12|inst25 {} bus_arbiter:inst5|inst9~1 {} bus_arbiter:inst5|inst9 {} bus_arbiter:inst5|inst9~clkctrl {} master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.202ns 0.539ns 0.233ns 1.609ns 0.636ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_c4i.tdf" "" { Text "D:/5лабка/db/cntr_c4i.tdf" 55 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] master3:inst11|lpm_bustri10:inst3|lpm_bustri:lpm_bustri_component|dout[3]~1 master3:inst11|lpm_bustri10:inst3|lpm_bustri:lpm_bustri_component|dout[3]~2 slave1:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]~feeder slave1:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.280 ns" { master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] {} master3:inst11|lpm_bustri10:inst3|lpm_bustri:lpm_bustri_component|dout[3]~1 {} master3:inst11|lpm_bustri10:inst3|lpm_bustri:lpm_bustri_component|dout[3]~2 {} slave1:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]~feeder {} slave1:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.461ns 0.208ns 0.297ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { clk clk~clkctrl slave1:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.453 ns" { clk {} clk~combout {} clk~clkctrl {} slave1:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.638ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.903 ns" { clk master4:inst12|inst25 bus_arbiter:inst5|inst9~1 bus_arbiter:inst5|inst9 bus_arbiter:inst5|inst9~clkctrl master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.903 ns" { clk {} clk~combout {} master4:inst12|inst25 {} bus_arbiter:inst5|inst9~1 {} bus_arbiter:inst5|inst9 {} bus_arbiter:inst5|inst9~clkctrl {} master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.202ns 0.539ns 0.233ns 1.609ns 0.636ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 7 " "Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "master5:inst4\|lpm_counter6:inst15\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\] master5:inst4\|lpm_counter6:inst15\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\] clk 387 ps " "Info: Found hold time violation between source  pin or register \"master5:inst4\|lpm_counter6:inst15\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\]\" and destination pin or register \"master5:inst4\|lpm_counter6:inst15\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\]\" for clock \"clk\" (Hold time is 387 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.941 ns + Largest " "Info: + Largest clock skew is 0.941 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.903 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/5лабка/Block1.bdf" { { 48 80 248 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.712 ns) 2.768 ns master4:inst12\|inst25 2 REG LCFF_X14_Y7_N29 16 " "Info: 2: + IC(1.202 ns) + CELL(0.712 ns) = 2.768 ns; Loc. = LCFF_X14_Y7_N29; Fanout = 16; REG Node = 'master4:inst12\|inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.914 ns" { clk master4:inst12|inst25 } "NODE_NAME" } } { "master4.bdf" "" { Schematic "D:/5лабка/master4.bdf" { { 360 280 344 440 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.228 ns) 3.535 ns bus_arbiter:inst5\|inst9~1 3 COMB LCCOMB_X13_Y7_N24 1 " "Info: 3: + IC(0.539 ns) + CELL(0.228 ns) = 3.535 ns; Loc. = LCCOMB_X13_Y7_N24; Fanout = 1; COMB Node = 'bus_arbiter:inst5\|inst9~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.767 ns" { master4:inst12|inst25 bus_arbiter:inst5|inst9~1 } "NODE_NAME" } } { "bus_arbiter.bdf" "" { Schematic "D:/5лабка/bus_arbiter.bdf" { { 32 440 504 80 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.272 ns) 4.040 ns bus_arbiter:inst5\|inst9 4 COMB LCCOMB_X13_Y7_N16 13 " "Info: 4: + IC(0.233 ns) + CELL(0.272 ns) = 4.040 ns; Loc. = LCCOMB_X13_Y7_N16; Fanout = 13; COMB Node = 'bus_arbiter:inst5\|inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { bus_arbiter:inst5|inst9~1 bus_arbiter:inst5|inst9 } "NODE_NAME" } } { "bus_arbiter.bdf" "" { Schematic "D:/5лабка/bus_arbiter.bdf" { { 32 440 504 80 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(0.000 ns) 5.649 ns bus_arbiter:inst5\|inst9~clkctrl 5 COMB CLKCTRL_G2 2 " "Info: 5: + IC(1.609 ns) + CELL(0.000 ns) = 5.649 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'bus_arbiter:inst5\|inst9~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.609 ns" { bus_arbiter:inst5|inst9 bus_arbiter:inst5|inst9~clkctrl } "NODE_NAME" } } { "bus_arbiter.bdf" "" { Schematic "D:/5лабка/bus_arbiter.bdf" { { 32 440 504 80 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.618 ns) 6.903 ns master5:inst4\|lpm_counter6:inst15\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\] 6 REG LCFF_X15_Y7_N19 3 " "Info: 6: + IC(0.636 ns) + CELL(0.618 ns) = 6.903 ns; Loc. = LCFF_X15_Y7_N19; Fanout = 3; REG Node = 'master5:inst4\|lpm_counter6:inst15\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { bus_arbiter:inst5|inst9~clkctrl master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_c4i.tdf" "" { Text "D:/5лабка/db/cntr_c4i.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.684 ns ( 38.88 % ) " "Info: Total cell delay = 2.684 ns ( 38.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.219 ns ( 61.12 % ) " "Info: Total interconnect delay = 4.219 ns ( 61.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.903 ns" { clk master4:inst12|inst25 bus_arbiter:inst5|inst9~1 bus_arbiter:inst5|inst9 bus_arbiter:inst5|inst9~clkctrl master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.903 ns" { clk {} clk~combout {} master4:inst12|inst25 {} bus_arbiter:inst5|inst9~1 {} bus_arbiter:inst5|inst9 {} bus_arbiter:inst5|inst9~clkctrl {} master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.202ns 0.539ns 0.233ns 1.609ns 0.636ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.962 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 5.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/5лабка/Block1.bdf" { { 48 80 248 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.712 ns) 2.718 ns master4:inst12\|inst24 2 REG LCFF_X13_Y7_N9 12 " "Info: 2: + IC(1.152 ns) + CELL(0.712 ns) = 2.718 ns; Loc. = LCFF_X13_Y7_N9; Fanout = 12; REG Node = 'master4:inst12\|inst24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { clk master4:inst12|inst24 } "NODE_NAME" } } { "master4.bdf" "" { Schematic "D:/5лабка/master4.bdf" { { 96 136 200 176 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.154 ns) 3.099 ns bus_arbiter:inst5\|inst9 3 COMB LCCOMB_X13_Y7_N16 13 " "Info: 3: + IC(0.227 ns) + CELL(0.154 ns) = 3.099 ns; Loc. = LCCOMB_X13_Y7_N16; Fanout = 13; COMB Node = 'bus_arbiter:inst5\|inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.381 ns" { master4:inst12|inst24 bus_arbiter:inst5|inst9 } "NODE_NAME" } } { "bus_arbiter.bdf" "" { Schematic "D:/5лабка/bus_arbiter.bdf" { { 32 440 504 80 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(0.000 ns) 4.708 ns bus_arbiter:inst5\|inst9~clkctrl 4 COMB CLKCTRL_G2 2 " "Info: 4: + IC(1.609 ns) + CELL(0.000 ns) = 4.708 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'bus_arbiter:inst5\|inst9~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.609 ns" { bus_arbiter:inst5|inst9 bus_arbiter:inst5|inst9~clkctrl } "NODE_NAME" } } { "bus_arbiter.bdf" "" { Schematic "D:/5лабка/bus_arbiter.bdf" { { 32 440 504 80 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.618 ns) 5.962 ns master5:inst4\|lpm_counter6:inst15\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\] 5 REG LCFF_X15_Y7_N19 3 " "Info: 5: + IC(0.636 ns) + CELL(0.618 ns) = 5.962 ns; Loc. = LCFF_X15_Y7_N19; Fanout = 3; REG Node = 'master5:inst4\|lpm_counter6:inst15\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { bus_arbiter:inst5|inst9~clkctrl master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_c4i.tdf" "" { Text "D:/5лабка/db/cntr_c4i.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.338 ns ( 39.22 % ) " "Info: Total cell delay = 2.338 ns ( 39.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.624 ns ( 60.78 % ) " "Info: Total interconnect delay = 3.624 ns ( 60.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.962 ns" { clk master4:inst12|inst24 bus_arbiter:inst5|inst9 bus_arbiter:inst5|inst9~clkctrl master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.962 ns" { clk {} clk~combout {} master4:inst12|inst24 {} bus_arbiter:inst5|inst9 {} bus_arbiter:inst5|inst9~clkctrl {} master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.152ns 0.227ns 1.609ns 0.636ns } { 0.000ns 0.854ns 0.712ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.903 ns" { clk master4:inst12|inst25 bus_arbiter:inst5|inst9~1 bus_arbiter:inst5|inst9 bus_arbiter:inst5|inst9~clkctrl master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.903 ns" { clk {} clk~combout {} master4:inst12|inst25 {} bus_arbiter:inst5|inst9~1 {} bus_arbiter:inst5|inst9 {} bus_arbiter:inst5|inst9~clkctrl {} master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.202ns 0.539ns 0.233ns 1.609ns 0.636ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.962 ns" { clk master4:inst12|inst24 bus_arbiter:inst5|inst9 bus_arbiter:inst5|inst9~clkctrl master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.962 ns" { clk {} clk~combout {} master4:inst12|inst24 {} bus_arbiter:inst5|inst9 {} bus_arbiter:inst5|inst9~clkctrl {} master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.152ns 0.227ns 1.609ns 0.636ns } { 0.000ns 0.854ns 0.712ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_c4i.tdf" "" { Text "D:/5лабка/db/cntr_c4i.tdf" 55 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.609 ns - Shortest register register " "Info: - Shortest register to register delay is 0.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns master5:inst4\|lpm_counter6:inst15\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\] 1 REG LCFF_X15_Y7_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y7_N19; Fanout = 3; REG Node = 'master5:inst4\|lpm_counter6:inst15\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_c4i.tdf" "" { Text "D:/5лабка/db/cntr_c4i.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.512 ns) 0.512 ns master5:inst4\|lpm_counter6:inst15\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|counter_comb_bita1 2 COMB LCCOMB_X15_Y7_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X15_Y7_N18; Fanout = 1; COMB Node = 'master5:inst4\|lpm_counter6:inst15\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|counter_comb_bita1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.512 ns" { master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_c4i.tdf" "" { Text "D:/5лабка/db/cntr_c4i.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.609 ns master5:inst4\|lpm_counter6:inst15\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\] 3 REG LCFF_X15_Y7_N19 3 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X15_Y7_N19; Fanout = 3; REG Node = 'master5:inst4\|lpm_counter6:inst15\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|counter_comb_bita1 master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_c4i.tdf" "" { Text "D:/5лабка/db/cntr_c4i.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.609 ns ( 100.00 % ) " "Info: Total cell delay = 0.609 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|counter_comb_bita1 master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.609 ns" { master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] {} master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|counter_comb_bita1 {} master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.512ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_c4i.tdf" "" { Text "D:/5лабка/db/cntr_c4i.tdf" 55 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.903 ns" { clk master4:inst12|inst25 bus_arbiter:inst5|inst9~1 bus_arbiter:inst5|inst9 bus_arbiter:inst5|inst9~clkctrl master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.903 ns" { clk {} clk~combout {} master4:inst12|inst25 {} bus_arbiter:inst5|inst9~1 {} bus_arbiter:inst5|inst9 {} bus_arbiter:inst5|inst9~clkctrl {} master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.202ns 0.539ns 0.233ns 1.609ns 0.636ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.962 ns" { clk master4:inst12|inst24 bus_arbiter:inst5|inst9 bus_arbiter:inst5|inst9~clkctrl master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.962 ns" { clk {} clk~combout {} master4:inst12|inst24 {} bus_arbiter:inst5|inst9 {} bus_arbiter:inst5|inst9~clkctrl {} master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.152ns 0.227ns 1.609ns 0.636ns } { 0.000ns 0.854ns 0.712ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|counter_comb_bita1 master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.609 ns" { master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] {} master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|counter_comb_bita1 {} master5:inst4|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.512ns 0.097ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk slave1\[0\] master4:inst12\|lpm_counter6:inst11\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\] 13.365 ns register " "Info: tco from clock \"clk\" to destination pin \"slave1\[0\]\" through register \"master4:inst12\|lpm_counter6:inst11\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\]\" is 13.365 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.877 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/5лабка/Block1.bdf" { { 48 80 248 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.712 ns) 2.830 ns master3:inst11\|inst9 2 REG LCFF_X9_Y7_N1 14 " "Info: 2: + IC(1.264 ns) + CELL(0.712 ns) = 2.830 ns; Loc. = LCFF_X9_Y7_N1; Fanout = 14; REG Node = 'master3:inst11\|inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.976 ns" { clk master3:inst11|inst9 } "NODE_NAME" } } { "master3.bdf" "" { Schematic "D:/5лабка/master3.bdf" { { 432 392 456 512 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.357 ns) 3.917 ns bus_arbiter:inst5\|inst8 3 COMB LCCOMB_X14_Y7_N8 13 " "Info: 3: + IC(0.730 ns) + CELL(0.357 ns) = 3.917 ns; Loc. = LCCOMB_X14_Y7_N8; Fanout = 13; COMB Node = 'bus_arbiter:inst5\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { master3:inst11|inst9 bus_arbiter:inst5|inst8 } "NODE_NAME" } } { "bus_arbiter.bdf" "" { Schematic "D:/5лабка/bus_arbiter.bdf" { { -16 440 504 32 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.704 ns) + CELL(0.000 ns) 5.621 ns bus_arbiter:inst5\|inst8~clkctrl 4 COMB CLKCTRL_G5 2 " "Info: 4: + IC(1.704 ns) + CELL(0.000 ns) = 5.621 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = 'bus_arbiter:inst5\|inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { bus_arbiter:inst5|inst8 bus_arbiter:inst5|inst8~clkctrl } "NODE_NAME" } } { "bus_arbiter.bdf" "" { Schematic "D:/5лабка/bus_arbiter.bdf" { { -16 440 504 32 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.618 ns) 6.877 ns master4:inst12\|lpm_counter6:inst11\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\] 5 REG LCFF_X19_Y8_N19 5 " "Info: 5: + IC(0.638 ns) + CELL(0.618 ns) = 6.877 ns; Loc. = LCFF_X19_Y8_N19; Fanout = 5; REG Node = 'master4:inst12\|lpm_counter6:inst11\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { bus_arbiter:inst5|inst8~clkctrl master4:inst12|lpm_counter6:inst11|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_c4i.tdf" "" { Text "D:/5лабка/db/cntr_c4i.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.541 ns ( 36.95 % ) " "Info: Total cell delay = 2.541 ns ( 36.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.336 ns ( 63.05 % ) " "Info: Total interconnect delay = 4.336 ns ( 63.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.877 ns" { clk master3:inst11|inst9 bus_arbiter:inst5|inst8 bus_arbiter:inst5|inst8~clkctrl master4:inst12|lpm_counter6:inst11|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.877 ns" { clk {} clk~combout {} master3:inst11|inst9 {} bus_arbiter:inst5|inst8 {} bus_arbiter:inst5|inst8~clkctrl {} master4:inst12|lpm_counter6:inst11|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.264ns 0.730ns 1.704ns 0.638ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_c4i.tdf" "" { Text "D:/5лабка/db/cntr_c4i.tdf" 55 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.394 ns + Longest register pin " "Info: + Longest register to pin delay is 6.394 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns master4:inst12\|lpm_counter6:inst11\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\] 1 REG LCFF_X19_Y8_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y8_N19; Fanout = 5; REG Node = 'master4:inst12\|lpm_counter6:inst11\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master4:inst12|lpm_counter6:inst11|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_c4i.tdf" "" { Text "D:/5лабка/db/cntr_c4i.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.613 ns) + CELL(0.378 ns) 0.991 ns master5:inst4\|lpm_bustri8:inst26\|lpm_bustri:lpm_bustri_component\|dout\[3\]~2 2 COMB LCCOMB_X17_Y8_N26 3 " "Info: 2: + IC(0.613 ns) + CELL(0.378 ns) = 0.991 ns; Loc. = LCCOMB_X17_Y8_N26; Fanout = 3; COMB Node = 'master5:inst4\|lpm_bustri8:inst26\|lpm_bustri:lpm_bustri_component\|dout\[3\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { master4:inst12|lpm_counter6:inst11|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] master5:inst4|lpm_bustri8:inst26|lpm_bustri:lpm_bustri_component|dout[3]~2 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.378 ns) 2.348 ns slave1:inst6\|inst2 3 COMB LCCOMB_X11_Y7_N20 4 " "Info: 3: + IC(0.979 ns) + CELL(0.378 ns) = 2.348 ns; Loc. = LCCOMB_X11_Y7_N20; Fanout = 4; COMB Node = 'slave1:inst6\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { master5:inst4|lpm_bustri8:inst26|lpm_bustri:lpm_bustri_component|dout[3]~2 slave1:inst6|inst2 } "NODE_NAME" } } { "slave1.bdf" "" { Schematic "D:/5лабка/slave1.bdf" { { 280 568 632 328 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.896 ns) + CELL(2.150 ns) 6.394 ns slave1\[0\] 4 PIN PIN_R1 0 " "Info: 4: + IC(1.896 ns) + CELL(2.150 ns) = 6.394 ns; Loc. = PIN_R1; Fanout = 0; PIN Node = 'slave1\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.046 ns" { slave1:inst6|inst2 slave1[0] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/5лабка/Block1.bdf" { { 464 568 744 480 "slave1\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.906 ns ( 45.45 % ) " "Info: Total cell delay = 2.906 ns ( 45.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.488 ns ( 54.55 % ) " "Info: Total interconnect delay = 3.488 ns ( 54.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.394 ns" { master4:inst12|lpm_counter6:inst11|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] master5:inst4|lpm_bustri8:inst26|lpm_bustri:lpm_bustri_component|dout[3]~2 slave1:inst6|inst2 slave1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.394 ns" { master4:inst12|lpm_counter6:inst11|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] {} master5:inst4|lpm_bustri8:inst26|lpm_bustri:lpm_bustri_component|dout[3]~2 {} slave1:inst6|inst2 {} slave1[0] {} } { 0.000ns 0.613ns 0.979ns 1.896ns } { 0.000ns 0.378ns 0.378ns 2.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.877 ns" { clk master3:inst11|inst9 bus_arbiter:inst5|inst8 bus_arbiter:inst5|inst8~clkctrl master4:inst12|lpm_counter6:inst11|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.877 ns" { clk {} clk~combout {} master3:inst11|inst9 {} bus_arbiter:inst5|inst8 {} bus_arbiter:inst5|inst8~clkctrl {} master4:inst12|lpm_counter6:inst11|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.264ns 0.730ns 1.704ns 0.638ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.394 ns" { master4:inst12|lpm_counter6:inst11|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] master5:inst4|lpm_bustri8:inst26|lpm_bustri:lpm_bustri_component|dout[3]~2 slave1:inst6|inst2 slave1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.394 ns" { master4:inst12|lpm_counter6:inst11|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] {} master5:inst4|lpm_bustri8:inst26|lpm_bustri:lpm_bustri_component|dout[3]~2 {} slave1:inst6|inst2 {} slave1[0] {} } { 0.000ns 0.613ns 0.979ns 1.896ns } { 0.000ns 0.378ns 0.378ns 2.150ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 07 21:38:47 2016 " "Info: Processing ended: Mon Nov 07 21:38:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
