

================================================================
== Vivado HLS Report for 'simd_MAC_1'
================================================================
* Date:           Tue May 10 21:16:10 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.429 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      8|       -|      -|    -|
|Expression       |        -|      -|       0|   1088|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     36|    -|
|Register         |        -|      -|    1063|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      8|    1063|   1124|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------+----------------------+-----------+
    |          Instance         |        Module        | Expression|
    +---------------------------+----------------------+-----------+
    |ultra_net_mul_mulbml_U463  |ultra_net_mul_mulbml  |  i0 * i1  |
    |ultra_net_mul_mulbml_U464  |ultra_net_mul_mulbml  |  i0 * i1  |
    |ultra_net_mul_mulbml_U465  |ultra_net_mul_mulbml  |  i0 * i1  |
    |ultra_net_mul_mulbml_U466  |ultra_net_mul_mulbml  |  i0 * i1  |
    |ultra_net_mul_mulbml_U467  |ultra_net_mul_mulbml  |  i0 * i1  |
    |ultra_net_mul_mulbml_U468  |ultra_net_mul_mulbml  |  i0 * i1  |
    |ultra_net_mul_mulbml_U469  |ultra_net_mul_mulbml  |  i0 * i1  |
    |ultra_net_mul_mulbml_U470  |ultra_net_mul_mulbml  |  i0 * i1  |
    +---------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln215_2_fu_473_p2   |     +    |      0|  0|  18|          11|          11|
    |add_ln215_fu_297_p2     |     +    |      0|  0|  18|          11|          11|
    |add_ln700_20_fu_332_p2  |     +    |      0|  0|  50|          43|          43|
    |add_ln700_21_fu_456_p2  |     +    |      0|  0|  49|          42|          42|
    |add_ln700_23_fu_508_p2  |     +    |      0|  0|  50|          43|          43|
    |add_ln700_24_fu_622_p2  |     +    |      0|  0|  19|          12|          12|
    |add_ln700_25_fu_668_p2  |     +    |      0|  0|  19|          12|          12|
    |add_ln700_26_fu_681_p2  |     +    |      0|  0|  19|          12|          12|
    |add_ln700_27_fu_695_p2  |     +    |      0|  0|  19|          12|          12|
    |add_ln700_38_fu_293_p2  |     +    |      0|  0|  29|          22|          22|
    |add_ln700_39_fu_308_p2  |     +    |      0|  0|  49|          42|          42|
    |add_ln700_40_fu_318_p2  |     +    |      0|  0|  49|          42|          42|
    |add_ln700_43_fu_338_p2  |     +    |      0|  0|  40|          33|          33|
    |add_ln700_44_fu_344_p2  |     +    |      0|  0|  18|          22|          22|
    |add_ln700_45_fu_349_p2  |     +    |      0|  0|  18|          22|          22|
    |add_ln700_46_fu_354_p2  |     +    |      0|  0|  18|          11|          11|
    |add_ln700_47_fu_359_p2  |     +    |      0|  0|  18|          11|          11|
    |add_ln700_48_fu_469_p2  |     +    |      0|  0|  29|          22|          22|
    |add_ln700_49_fu_484_p2  |     +    |      0|  0|  49|          42|          42|
    |add_ln700_50_fu_494_p2  |     +    |      0|  0|  49|          42|          42|
    |add_ln700_53_fu_514_p2  |     +    |      0|  0|  40|          33|          33|
    |add_ln700_54_fu_520_p2  |     +    |      0|  0|  18|          22|          22|
    |add_ln700_55_fu_525_p2  |     +    |      0|  0|  18|          22|          22|
    |add_ln700_56_fu_530_p2  |     +    |      0|  0|  18|          11|          11|
    |add_ln700_57_fu_535_p2  |     +    |      0|  0|  18|          11|          11|
    |add_ln700_72_fu_276_p2  |     +    |      0|  0|  48|          41|          41|
    |add_ln700_73_fu_304_p2  |     +    |      0|  0|  48|          41|          41|
    |add_ln700_74_fu_452_p2  |     +    |      0|  0|  48|          41|          41|
    |add_ln700_75_fu_480_p2  |     +    |      0|  0|  48|          41|          41|
    |add_ln700_fu_280_p2     |     +    |      0|  0|  49|          42|          42|
    |add_ln78_10_fu_656_p2   |     +    |      0|  0|  18|          11|          11|
    |add_ln78_6_fu_418_p2    |     +    |      0|  0|  18|          11|          11|
    |add_ln78_7_fu_634_p2    |     +    |      0|  0|  18|          11|          11|
    |add_ln78_8_fu_566_p2    |     +    |      0|  0|  18|          11|          11|
    |add_ln78_9_fu_594_p2    |     +    |      0|  0|  18|          11|          11|
    |add_ln78_fu_390_p2      |     +    |      0|  0|  18|          11|          11|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|1088|         880|         880|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |   9|          2|   16|         32|
    |ap_return_1  |   9|          2|   16|         32|
    |ap_return_2  |   9|          2|   16|         32|
    |ap_return_3  |   9|          2|   16|         32|
    +-------------+----+-----------+-----+-----------+
    |Total        |  36|          8|   64|        128|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln700_24_reg_961    |  12|   0|   12|          0|
    |add_ln78_6_reg_926      |  11|   0|   11|          0|
    |add_ln78_8_reg_941      |  11|   0|   11|          0|
    |add_ln78_9_reg_946      |  11|   0|   11|          0|
    |add_ln78_reg_921        |  11|   0|   11|          0|
    |ap_ce_reg               |   1|   0|    1|          0|
    |ap_return_0_int_reg     |  16|   0|   16|          0|
    |ap_return_1_int_reg     |  16|   0|   16|          0|
    |ap_return_2_int_reg     |  16|   0|   16|          0|
    |ap_return_3_int_reg     |  16|   0|   16|          0|
    |ipack_0_V_read_int_reg  |  15|   0|   15|          0|
    |ipack_1_V_read_int_reg  |  15|   0|   15|          0|
    |ipack_2_V_read_int_reg  |  15|   0|   15|          0|
    |ipack_3_V_read_int_reg  |  15|   0|   15|          0|
    |ipack_4_V_read_int_reg  |  15|   0|   15|          0|
    |ipack_5_V_read_int_reg  |  15|   0|   15|          0|
    |ipack_6_V_read_int_reg  |  15|   0|   15|          0|
    |ipack_7_V_read_int_reg  |  15|   0|   15|          0|
    |mul_ln1352_19_reg_799   |  41|   0|   41|          0|
    |mul_ln1352_20_reg_825   |  41|   0|   41|          0|
    |mul_ln1352_21_reg_841   |  41|   0|   41|          0|
    |mul_ln1352_22_reg_857   |  41|   0|   41|          0|
    |mul_ln1352_23_reg_863   |  41|   0|   41|          0|
    |mul_ln1352_24_reg_889   |  41|   0|   41|          0|
    |mul_ln1352_25_reg_905   |  41|   0|   41|          0|
    |mul_ln1352_reg_793      |  41|   0|   41|          0|
    |tmp_25_reg_936          |   1|   0|    1|          0|
    |tmp_28_reg_956          |   1|   0|    1|          0|
    |tmp_reg_931             |  10|   0|   10|          0|
    |tmp_s_reg_951           |  10|   0|   10|          0|
    |trunc_ln700_43_reg_810  |  11|   0|   11|          0|
    |trunc_ln700_44_reg_815  |  22|   0|   22|          0|
    |trunc_ln700_45_reg_820  |  22|   0|   22|          0|
    |trunc_ln700_46_reg_831  |  22|   0|   22|          0|
    |trunc_ln700_47_reg_836  |  11|   0|   11|          0|
    |trunc_ln700_48_reg_847  |  11|   0|   11|          0|
    |trunc_ln700_49_reg_852  |  22|   0|   22|          0|
    |trunc_ln700_52_reg_869  |  11|   0|   11|          0|
    |trunc_ln700_53_reg_874  |  11|   0|   11|          0|
    |trunc_ln700_54_reg_879  |  22|   0|   22|          0|
    |trunc_ln700_55_reg_884  |  22|   0|   22|          0|
    |trunc_ln700_56_reg_895  |  22|   0|   22|          0|
    |trunc_ln700_57_reg_900  |  11|   0|   11|          0|
    |trunc_ln700_58_reg_911  |  11|   0|   11|          0|
    |trunc_ln700_59_reg_916  |  22|   0|   22|          0|
    |trunc_ln700_reg_805     |  11|   0|   11|          0|
    |wpack_0_V_read_int_reg  |  26|   0|   26|          0|
    |wpack_1_V_read_int_reg  |  26|   0|   26|          0|
    |wpack_2_V_read_int_reg  |  26|   0|   26|          0|
    |wpack_3_V_read_int_reg  |  26|   0|   26|          0|
    |wpack_4_V_read_int_reg  |  26|   0|   26|          0|
    |wpack_5_V_read_int_reg  |  26|   0|   26|          0|
    |wpack_6_V_read_int_reg  |  26|   0|   26|          0|
    |wpack_7_V_read_int_reg  |  26|   0|   26|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   |1063|   0| 1063|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   simd_MAC.1   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   simd_MAC.1   | return value |
|ap_return_0     | out |   16| ap_ctrl_hs |   simd_MAC.1   | return value |
|ap_return_1     | out |   16| ap_ctrl_hs |   simd_MAC.1   | return value |
|ap_return_2     | out |   16| ap_ctrl_hs |   simd_MAC.1   | return value |
|ap_return_3     | out |   16| ap_ctrl_hs |   simd_MAC.1   | return value |
|ap_ce           |  in |    1| ap_ctrl_hs |   simd_MAC.1   | return value |
|wpack_0_V_read  |  in |   26|   ap_none  | wpack_0_V_read |    scalar    |
|wpack_1_V_read  |  in |   26|   ap_none  | wpack_1_V_read |    scalar    |
|wpack_2_V_read  |  in |   26|   ap_none  | wpack_2_V_read |    scalar    |
|wpack_3_V_read  |  in |   26|   ap_none  | wpack_3_V_read |    scalar    |
|wpack_4_V_read  |  in |   26|   ap_none  | wpack_4_V_read |    scalar    |
|wpack_5_V_read  |  in |   26|   ap_none  | wpack_5_V_read |    scalar    |
|wpack_6_V_read  |  in |   26|   ap_none  | wpack_6_V_read |    scalar    |
|wpack_7_V_read  |  in |   26|   ap_none  | wpack_7_V_read |    scalar    |
|ipack_0_V_read  |  in |   15|   ap_none  | ipack_0_V_read |    scalar    |
|ipack_1_V_read  |  in |   15|   ap_none  | ipack_1_V_read |    scalar    |
|ipack_2_V_read  |  in |   15|   ap_none  | ipack_2_V_read |    scalar    |
|ipack_3_V_read  |  in |   15|   ap_none  | ipack_3_V_read |    scalar    |
|ipack_4_V_read  |  in |   15|   ap_none  | ipack_4_V_read |    scalar    |
|ipack_5_V_read  |  in |   15|   ap_none  | ipack_5_V_read |    scalar    |
|ipack_6_V_read  |  in |   15|   ap_none  | ipack_6_V_read |    scalar    |
|ipack_7_V_read  |  in |   15|   ap_none  | ipack_7_V_read |    scalar    |
+----------------+-----+-----+------------+----------------+--------------+

