// Seed: 1730942181
module module_0 (
    input wire id_0,
    input supply0 id_1,
    input supply1 id_2,
    input wire id_3,
    input wor id_4,
    input uwire id_5,
    output wire id_6,
    input tri1 id_7,
    output wand id_8,
    input tri id_9,
    input tri id_10,
    input supply1 id_11,
    output tri0 id_12,
    output wor id_13,
    output tri1 id_14,
    output uwire id_15,
    input wand id_16,
    input tri1 id_17,
    output uwire id_18,
    input tri1 id_19,
    output tri1 id_20,
    output tri id_21,
    input tri0 id_22
);
  logic id_24;
endmodule
module module_1 (
    output tri id_0,
    output supply0 id_1,
    input tri0 id_2,
    input supply1 id_3
    , id_9,
    input tri id_4,
    input tri1 id_5,
    output wor id_6,
    output wire id_7
);
  assign id_1 = id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_5,
      id_3,
      id_6,
      id_3,
      id_0,
      id_2,
      id_4,
      id_5,
      id_7,
      id_1,
      id_1,
      id_0,
      id_2,
      id_4,
      id_1,
      id_5,
      id_7,
      id_1,
      id_2
  );
  assign modCall_1.type_30 = 0;
endmodule
