!SESSION 2020-10-03 12:06:39.165 -----------------------------------------------
eclipse.buildId=2019.2
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_US
Command-line arguments:  -os win32 -ws win32 -arch x86_64

This is a continuation of log file C:\GitHub\ReconHardware\FPGA_Files\Software\.metadata\.bak_0.log
Created Time: 2020-10-03 12:11:31.479

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.481
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.484
!MESSAGE XSCT Command: [version -server], Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.494
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.2]. Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.497
!MESSAGE XSCT Command: [version], Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.500
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.2
SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.502
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.509
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.512
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.527
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.530
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.537
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.540
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.580
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.583
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.590
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.593
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.607
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.610
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.616
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.620
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.634
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.637
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.644
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.648
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.661
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.665
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.672
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.676
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.690
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.694
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.708
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.711
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.726
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.729
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.738
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.741
!MESSAGE XSCT Command: [rst -system], Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.797
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:31.800
!MESSAGE XSCT Command: [after 3000], Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:34.807
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:34.827
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:34.834
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:34.837
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:34.850
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:34.853
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:34.867
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:34.871
!MESSAGE XSCT Command: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:37.200
!MESSAGE XSCT command with result: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:37.233
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:37.243
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:37.248
!MESSAGE XSCT Command: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa -mem-ranges [list {0x40000000 0xbfffffff}]], Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:38.992
!MESSAGE XSCT command with result: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa -mem-ranges [list {0x40000000 0xbfffffff}]], Result: [null, BUF_WRAP_1]. Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:38.995
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:38.999
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:39.003
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:39.011
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:39.014
!MESSAGE XSCT Command: [source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl], Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:39.018
!MESSAGE XSCT command with result: [source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:39.021
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:39.346
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:39.351
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:39.368
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:39.372
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:39.386
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:39.389
!MESSAGE XSCT Command: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf], Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:39.576
!MESSAGE XSCT command with result: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:39.580
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:39.605
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:39.688
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:39.751
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:39.760
!MESSAGE XSCT Command: [con], Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:11:39.790
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_aFIFO_BUFFER_APP_system

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 12:11:39.810
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '3'

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 12:11:39.832
!MESSAGE Tool usage for 'TCF_SYSTEM_DEBUG' updated to '3'

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:10.757
!MESSAGE XSCT Command: [disconnect tcfchan#3], Thread: Thread-289

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:10.762
!MESSAGE XSCT command with result: [disconnect tcfchan#3], Result: [null, ]. Thread: Thread-289

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:19.249
!MESSAGE XSCT Command: [platform read {C:\GitHub\ReconHardware\FPGA_Files\Software\aFIFO_BUFFER_HW\platform.spr}], Thread: Worker-9: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:19.253
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/hw/aFIFO.xsa], Thread: Worker-10: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:19.428
!MESSAGE XSCT Command: [platform active {aFIFO_BUFFER_HW}], Thread: Worker-7: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:23.758
!MESSAGE XSCT command with result: [platform read {C:\GitHub\ReconHardware\FPGA_Files\Software\aFIFO_BUFFER_HW\platform.spr}], Result: [null, ]. Thread: Worker-9: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:23.761
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/hw/aFIFO.xsa], Result: [null, ]. Thread: Worker-10: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:23.764
!MESSAGE XSCT command with result: [platform active {aFIFO_BUFFER_HW}], Result: [null, ]. Thread: Worker-7: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:23.767
!MESSAGE XSCT Command: [domain active {zynq_fsbl}], Thread: Worker-7: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:23.770
!MESSAGE XSCT command with result: [domain active {zynq_fsbl}], Result: [null, ]. Thread: Worker-7: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:23.773
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-7: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:23.779
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/hw/aFIFO.xsa]. Thread: Worker-7: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:23.783
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/hw/aFIFO.xsa], Thread: Worker-7: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:23.786
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/hw/aFIFO.xsa], Result: [null, ]. Thread: Worker-7: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:23.790
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-7: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:23.838
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss]. Thread: Worker-7: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:23.845
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/hw/aFIFO.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss ], Thread: Worker-7: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:23.849
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/hw/aFIFO.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss ], Result: [null, ]. Thread: Worker-7: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:23.852
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/hw/aFIFO.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: Worker-7: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:23.857
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/hw/aFIFO.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-7: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:23.860
!MESSAGE XSCT Command: [domain active {standalone_domain}], Thread: Worker-0: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:23.864
!MESSAGE XSCT command with result: [domain active {standalone_domain}], Result: [null, ]. Thread: Worker-0: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:23.867
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/hw/aFIFO.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:23.870
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-0: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:23.879
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/hw/aFIFO.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_4": {"name": "freertos10_xilinx",
"version": "1.4",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_4",
},
"standalone_v7_1": {"name": "standalone",
"version": "7.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/bsp/standalone_v7_1",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_4": {"name": "freertos10_xilinx",
"version": "1.4",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_4",
},
"standalone_v7_1": {"name": "standalone",
"version": "7.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/bsp/standalone_v7_1",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:23.882
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/hw/aFIFO.xsa]. Thread: Worker-0: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:23.885
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/hw/aFIFO.xsa], Thread: Worker-0: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:23.889
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/hw/aFIFO.xsa], Result: [null, ]. Thread: Worker-0: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:23.892
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-0: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:23.896
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/hw/aFIFO.xsa ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:23.935
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss]. Thread: Worker-0: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:23.938
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/hw/aFIFO.xsa ps7_cortexa9_0], Result: [null, axi_gpio_0 axi_gpio_1 axi_gpio_2 axi_gpio_3 axi_gpio_4 axi_gpio_5 axi_gpio_6 axi_gpio_7 axi_gpio_8 axi_gpio_9 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_0 ps7_usb_0 ps7_xadc_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:23.941
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/hw/aFIFO.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss ], Thread: Worker-0: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:23.944
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/hw/aFIFO.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:23.947
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/hw/aFIFO.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: Worker-0: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:23.951
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/hw/aFIFO.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: Worker-0: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:23.957
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/hw/aFIFO.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"axi_gpio_0": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_2": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_3": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_4": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_5": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_6": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_7": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_8": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_9": {"name": "gpio",
"ver": "4.5",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.6",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.5",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.5",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.10",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.6",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.6",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.1",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.8",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.8",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.3",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.8",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:23.960
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/hw/aFIFO.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-0: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:23.963
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/hw/aFIFO.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:24.085
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/hw/aFIFO.xsa], Result: [null, {"axi_gpio_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_2": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_3": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_4": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_5": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_6": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_7": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_8": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_9": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_interconnect_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"proc_sys_reset_0": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"processing_system7_0": {"version": "5.5",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_clockc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_uart_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartps_v3_8": {"name": "uartps",
"version": "3.8",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_pl310_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_pmu_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_qspi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"qspips_v3_6": {"name": "qspips",
"version": "3.6",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/qspips_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_qspi_linear_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_axi_interconnect_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_cortexa9_0": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexa9_v2_8": {"name": "cpu_cortexa9",
"version": "2.8",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_cortexa9_1": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexa9_v2_8": {"name": "cpu_cortexa9",
"version": "2.8",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"ddrps_v1_0": {"name": "ddrps",
"version": "1.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrps_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ethernet_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"emacps_v3_10": {"name": "emacps",
"version": "3.10",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/emacps_v3_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_usb_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"usbps_v2_4": {"name": "usbps",
"version": "2.4",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/usbps_v2_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_sd_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"sdps_v3_8": {"name": "sdps",
"version": "3.8",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/sdps_v3_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpio_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpiops_v3_6": {"name": "gpiops",
"version": "3.6",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpiops_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddrc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dev_cfg_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"devcfg_v3_5": {"name": "devcfg",
"version": "3.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/devcfg_v3_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_xadc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"xadcps_v2_3": {"name": "xadcps",
"version": "2.3",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/xadcps_v2_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ocmc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_coresight_comp_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"coresightps_dcc_v1_6": {"name": "coresightps_dcc",
"version": "1.6",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpv_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_scuc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_globaltimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_intc_dist_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_l2cachec_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dma_s": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"dmaps_v2_5": {"name": "dmaps",
"version": "2.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_iop_bus_config_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_ram_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_ram_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_scugic_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scugic_v4_1": {"name": "scugic",
"version": "4.1",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v4_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scutimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scutimer_v2_1": {"name": "scutimer",
"version": "2.1",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scutimer_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scuwdt_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scuwdt_v2_1": {"name": "scuwdt",
"version": "2.1",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scuwdt_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_slcr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dma_ns": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"dmaps_v2_5": {"name": "dmaps",
"version": "2.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_afi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_2": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_3": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_m_axi_gp0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:24.128
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/hw/aFIFO.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:24.132
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/hw/aFIFO.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, xilffs xilrsa]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:24.135
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/hw/aFIFO.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:24.140
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/hw/aFIFO.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"xilffs": "4.2",
"xilrsa": "1.5",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:24.144
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "xilffs" && VERSION == "4.2"  && TYPE == "LIBRARY"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:24.150
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "xilffs" && VERSION == "4.2"  && TYPE == "LIBRARY"}]], Result: [null, C:/Xilinx/Vitis/2019.2/data\embeddedsw\lib\sw_services\xilffs_v4_2]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:24.154
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "xilrsa" && VERSION == "1.5"  && TYPE == "LIBRARY"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:24.159
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "xilrsa" && VERSION == "1.5"  && TYPE == "LIBRARY"}]], Result: [null, C:/Xilinx/Vitis/2019.2/data\embeddedsw\lib\sw_services\xilrsa_v1_5]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:24.175
!MESSAGE XSCT Command: [::scw::sdx_reload_mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:24.472
!MESSAGE XSCT command with result: [::scw::sdx_reload_mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:24.553
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa], Thread: Worker-8: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:24.557
!MESSAGE XSCT Command: [platform read {C:\GitHub\ReconHardware\FPGA_Files\Software\Convolution_Accelerator_HW\platform.spr}], Thread: Worker-9: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:24.690
!MESSAGE XSCT Command: [platform active {Convolution_Accelerator_HW}], Thread: Worker-1: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:24.974
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/hw/aFIFO.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:26.380
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa], Result: [null, ]. Thread: Worker-8: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:27.165
!MESSAGE XSCT command with result: [platform read {C:\GitHub\ReconHardware\FPGA_Files\Software\Convolution_Accelerator_HW\platform.spr}], Result: [null, ]. Thread: Worker-9: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:27.168
!MESSAGE XSCT command with result: [platform active {Convolution_Accelerator_HW}], Result: [null, ]. Thread: Worker-1: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:27.171
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/hw/aFIFO.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_gpio_0": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_2": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_3": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_4": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_5": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_6": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_7": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_8": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_9": {"name": "gpio",
"ver": "4.5",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.6",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.5",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.5",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.10",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.6",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.6",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.1",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.8",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.8",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.3",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.8",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:27.174
!MESSAGE XSCT Command: [domain active {zynq_fsbl}], Thread: Worker-1: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:27.177
!MESSAGE XSCT command with result: [domain active {zynq_fsbl}], Result: [null, ]. Thread: Worker-1: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:27.180
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-1: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:27.184
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa]. Thread: Worker-1: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:27.187
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa], Thread: Worker-1: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:27.190
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa], Result: [null, ]. Thread: Worker-1: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:27.193
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-1: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:27.220
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/hw/aFIFO.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:27.234
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss]. Thread: Worker-1: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:27.237
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/hw/aFIFO.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:27.240
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss ], Thread: Worker-1: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:27.245
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss ], Result: [null, ]. Thread: Worker-1: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:27.248
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: Worker-1: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:27.252
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-1: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:27.255
!MESSAGE XSCT Command: [::scw::sdx_reload_mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:27.259
!MESSAGE XSCT Command: [domain active {standalone_domain}], Thread: Worker-11: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:27.460
!MESSAGE XSCT command with result: [::scw::sdx_reload_mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:27.463
!MESSAGE XSCT command with result: [domain active {standalone_domain}], Result: [null, ]. Thread: Worker-11: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:27.466
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-11: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:27.470
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa]. Thread: Worker-11: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:27.473
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa], Thread: Worker-11: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:27.477
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa], Result: [null, ]. Thread: Worker-11: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:27.480
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-11: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:27.518
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss]. Thread: Worker-11: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:27.521
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss ], Thread: Worker-11: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:27.527
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: Worker-11: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:27.530
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: Worker-11: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:12:27.535
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-11: Initializing 'standalone_domain' bsp settings UI...

!ENTRY org.eclipse.ui 4 0 2020-10-03 12:12:28.169
!MESSAGE Unhandled event loop exception
!STACK 0
org.eclipse.swt.SWTException: Widget is disposed
	at org.eclipse.swt.SWT.error(SWT.java:4552)
	at org.eclipse.swt.SWT.error(SWT.java:4467)
	at org.eclipse.swt.SWT.error(SWT.java:4438)
	at org.eclipse.swt.widgets.Widget.error(Widget.java:448)
	at org.eclipse.swt.widgets.Widget.checkWidget(Widget.java:347)
	at org.eclipse.swt.widgets.ToolItem.setEnabled(ToolItem.java:642)
	at com.xilinx.sdx.scw.ui.editor.ScwPlatformTreeViewer.updateActionsOnSelection(ScwPlatformTreeViewer.java:264)
	at com.xilinx.sdx.scw.ui.editor.ScwPlatformTreeViewer.refreshActions(ScwPlatformTreeViewer.java:351)
	at com.xilinx.sdx.scw.ui.editor.ScwPlatformTreeViewer.lambda$3(ScwPlatformTreeViewer.java:82)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:37)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:182)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:3906)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3537)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1170)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1059)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:153)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:667)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:597)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at com.xilinx.ide.application.ui.Application.start(Application.java:78)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.base/java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:656)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:592)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1498)

!ENTRY org.eclipse.ui 4 0 2020-10-03 12:12:28.263
!MESSAGE Unhandled event loop exception
!STACK 0
org.eclipse.swt.SWTException: Widget is disposed
	at org.eclipse.swt.SWT.error(SWT.java:4552)
	at org.eclipse.swt.SWT.error(SWT.java:4467)
	at org.eclipse.swt.SWT.error(SWT.java:4438)
	at org.eclipse.swt.widgets.Widget.error(Widget.java:448)
	at org.eclipse.swt.widgets.Widget.checkWidget(Widget.java:347)
	at org.eclipse.swt.widgets.Tree.getSelection(Tree.java:3466)
	at org.eclipse.jface.viewers.TreeViewer.getSelection(TreeViewer.java:228)
	at org.eclipse.jface.viewers.TreeViewer.setSelection(TreeViewer.java:305)
	at org.eclipse.jface.viewers.AbstractTreeViewer.setSelectionToWidget(AbstractTreeViewer.java:2557)
	at org.eclipse.jface.viewers.AbstractTreeViewer.setSelectionToWidget(AbstractTreeViewer.java:3012)
	at org.eclipse.jface.viewers.StructuredViewer.preservingSelection(StructuredViewer.java:1453)
	at org.eclipse.jface.viewers.TreeViewer.preservingSelection(TreeViewer.java:360)
	at org.eclipse.jface.viewers.StructuredViewer.preservingSelection(StructuredViewer.java:1407)
	at org.eclipse.jface.viewers.StructuredViewer.refresh(StructuredViewer.java:1530)
	at org.eclipse.jface.viewers.ColumnViewer.refresh(ColumnViewer.java:535)
	at org.eclipse.ui.dialogs.FilteredTree$NotifyingTreeViewer.refresh(FilteredTree.java:1214)
	at org.eclipse.jface.viewers.StructuredViewer.refresh(StructuredViewer.java:1491)
	at org.eclipse.ui.dialogs.FilteredTree$NotifyingTreeViewer.refresh(FilteredTree.java:1202)
	at com.xilinx.sdx.scw.ui.editor.ScwPlatformTreeViewer.refreshLabels(ScwPlatformTreeViewer.java:330)
	at com.xilinx.sdx.scw.ui.editor.ScwPlatformTreeViewer.handlePlatformChange(ScwPlatformTreeViewer.java:322)
	at com.xilinx.sdx.scw.ui.editor.ScwPlatformTreeViewer.lambda$13(ScwPlatformTreeViewer.java:313)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:37)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:182)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:3906)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3537)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1170)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1059)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:153)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:667)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:597)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at com.xilinx.ide.application.ui.Application.start(Application.java:78)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.base/java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:656)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:592)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1498)

!ENTRY org.eclipse.ui 4 0 2020-10-03 12:12:28.272
!MESSAGE Unhandled event loop exception
!STACK 0
org.eclipse.swt.SWTException: Widget is disposed
	at org.eclipse.swt.SWT.error(SWT.java:4552)
	at org.eclipse.swt.SWT.error(SWT.java:4467)
	at org.eclipse.swt.SWT.error(SWT.java:4438)
	at org.eclipse.swt.widgets.Widget.error(Widget.java:448)
	at org.eclipse.swt.widgets.Widget.checkWidget(Widget.java:347)
	at org.eclipse.swt.widgets.Control.setVisible(Control.java:3931)
	at com.xilinx.sdk.utils.XUIUtils.lambda$0(XUIUtils.java:249)
	at com.xilinx.sdk.utils.XUIUtils.modifyUi(XUIUtils.java:281)
	at com.xilinx.sdk.utils.XUIUtils.excludeWidget(XUIUtils.java:243)
	at com.xilinx.sdk.utils.XUIUtils.excludeWidget(XUIUtils.java:230)
	at com.xilinx.sdx.scw.ui.editor.ScwBspContentUi.fillUi(ScwBspContentUi.java:138)
	at com.xilinx.sdx.scw.ui.editor.ScwBspContentUi.lambda$2(ScwBspContentUi.java:109)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:37)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:182)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:3906)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3537)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1170)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1059)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:153)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:667)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:597)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at com.xilinx.ide.application.ui.Application.start(Application.java:78)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.base/java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:656)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:592)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1498)

!ENTRY org.eclipse.ui 4 0 2020-10-03 12:12:28.276
!MESSAGE Unhandled event loop exception
!STACK 0
org.eclipse.swt.SWTException: Widget is disposed
	at org.eclipse.swt.SWT.error(SWT.java:4552)
	at org.eclipse.swt.SWT.error(SWT.java:4467)
	at org.eclipse.swt.SWT.error(SWT.java:4438)
	at org.eclipse.swt.widgets.Widget.error(Widget.java:448)
	at org.eclipse.swt.widgets.Widget.checkWidget(Widget.java:347)
	at org.eclipse.swt.widgets.Control.setVisible(Control.java:3931)
	at com.xilinx.sdk.utils.XUIUtils.lambda$0(XUIUtils.java:249)
	at com.xilinx.sdk.utils.XUIUtils.modifyUi(XUIUtils.java:281)
	at com.xilinx.sdk.utils.XUIUtils.excludeWidget(XUIUtils.java:243)
	at com.xilinx.sdk.utils.XUIUtils.excludeWidget(XUIUtils.java:230)
	at com.xilinx.sdx.scw.ui.editor.ScwBspContentUi.fillUi(ScwBspContentUi.java:138)
	at com.xilinx.sdx.scw.ui.editor.ScwBspContentUi.lambda$2(ScwBspContentUi.java:109)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:37)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:182)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:3906)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3537)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1170)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1059)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:153)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:667)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:597)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at com.xilinx.ide.application.ui.Application.start(Application.java:78)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.base/java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:656)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:592)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1498)

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 12:16:23.968
!MESSAGE Opening file dialog using preferences. Current path: C:\Xilinx\Vitis\2019.2\data\embeddedsw\lib\fixed_hwplatforms, Local preference: scw_hwspec, Group preference: null

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:16:39.785
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:16:41.656
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:16:41.665
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:16:41.679
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa], Result: [null, {"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_10": {"hier_name": "axi_gpio_10",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_11": {"hier_name": "axi_gpio_11",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_2": {"hier_name": "axi_gpio_2",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_3": {"hier_name": "axi_gpio_3",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_4": {"hier_name": "axi_gpio_4",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_5": {"hier_name": "axi_gpio_5",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_6": {"hier_name": "axi_gpio_6",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_7": {"hier_name": "axi_gpio_7",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_8": {"hier_name": "axi_gpio_8",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_9": {"hier_name": "axi_gpio_9",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_interconnect_0": {"hier_name": "axi_interconnect_0",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:16:41.700
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:16:41.711
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_4": {"name": "freertos10_xilinx",
"version": "1.4",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_4",
},
"standalone_v7_1": {"name": "standalone",
"version": "7.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/bsp/standalone_v7_1",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_4": {"name": "freertos10_xilinx",
"version": "1.4",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_4",
},
"standalone_v7_1": {"name": "standalone",
"version": "7.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/bsp/standalone_v7_1",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:16:41.723
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:16:41.726
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa], Result: [null, {"device": "7z020",
"family": "zynq",
"timestamp": "Sat Oct  3 11:54:16 2020",
"vivado_version": "2019.2",
"part": "xc7z020clg400-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:22.053
!MESSAGE XSCT Command: [platform create -name {int_conv_HW} -hw {C:\GitHub\ReconHardware\FPGA_Files\Projects\Convolution_Accelerator\Conv_Accel_Top.xsa} -proc {ps7_cortexa9_0} -os {standalone} -out {C:/GitHub/ReconHardware/FPGA_Files/Software};platform write], Thread: ModalContext

!ENTRY org.eclipse.cdt.core 1 0 2020-10-03 12:20:22.344
!MESSAGE Indexed 'int_conv_HW' (2 sources, 2 headers) in 0.143 sec: 200 declarations; 2,926 references; 2 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:37.169
!MESSAGE XSCT command with result: [platform create -name {int_conv_HW} -hw {C:\GitHub\ReconHardware\FPGA_Files\Projects\Convolution_Accelerator\Conv_Accel_Top.xsa} -proc {ps7_cortexa9_0} -os {standalone} -out {C:/GitHub/ReconHardware/FPGA_Files/Software};platform write], Result: [null, Successfully saved  the platform at "C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:37.282
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa], Thread: Worker-15: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:37.296
!MESSAGE XSCT Command: [platform read {C:\GitHub\ReconHardware\FPGA_Files\Software\int_conv_HW\platform.spr}], Thread: Worker-6: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:37.306
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa], Result: [null, ]. Thread: Worker-15: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:37.473
!MESSAGE XSCT Command: [platform active {int_conv_HW}], Thread: Worker-15: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.046
!MESSAGE XSCT command with result: [platform read {C:\GitHub\ReconHardware\FPGA_Files\Software\int_conv_HW\platform.spr}], Result: [null, ]. Thread: Worker-6: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.049
!MESSAGE XSCT command with result: [platform active {int_conv_HW}], Result: [null, ]. Thread: Worker-15: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.052
!MESSAGE XSCT Command: [domain active {zynq_fsbl}], Thread: Worker-15: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.055
!MESSAGE XSCT command with result: [domain active {zynq_fsbl}], Result: [null, ]. Thread: Worker-15: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.058
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-15: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.061
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa]. Thread: Worker-15: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.064
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa], Thread: Worker-15: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.068
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa], Result: [null, ]. Thread: Worker-15: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.071
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-15: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.109
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss]. Thread: Worker-15: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.112
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss ], Thread: Worker-15: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.116
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss ], Result: [null, ]. Thread: Worker-15: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.119
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: Worker-15: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.123
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-15: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.127
!MESSAGE XSCT Command: [domain active {standalone_domain}], Thread: Worker-7: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.129
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.132
!MESSAGE XSCT command with result: [domain active {standalone_domain}], Result: [null, ]. Thread: Worker-7: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.136
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-7: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.144
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_4": {"name": "freertos10_xilinx",
"version": "1.4",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_4",
},
"standalone_v7_1": {"name": "standalone",
"version": "7.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/bsp/standalone_v7_1",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_4": {"name": "freertos10_xilinx",
"version": "1.4",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_4",
},
"standalone_v7_1": {"name": "standalone",
"version": "7.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/bsp/standalone_v7_1",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.147
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa]. Thread: Worker-7: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.150
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa], Thread: Worker-7: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.153
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.156
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa], Result: [null, ]. Thread: Worker-7: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.158
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-7: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.161
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_0], Result: [null, axi_gpio_0 axi_gpio_1 axi_gpio_10 axi_gpio_11 axi_gpio_2 axi_gpio_3 axi_gpio_4 axi_gpio_5 axi_gpio_6 axi_gpio_7 axi_gpio_8 axi_gpio_9 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_0 ps7_usb_0 ps7_xadc_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.165
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.208
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss]. Thread: Worker-7: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.211
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss ], Thread: Worker-7: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.219
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"axi_gpio_0": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_10": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_11": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_2": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_3": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_4": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_5": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_6": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_7": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_8": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_9": {"name": "gpio",
"ver": "4.5",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.6",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.5",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.5",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.10",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.6",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.6",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.1",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.8",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.8",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.3",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.8",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.223
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.230
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: Worker-7: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.237
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: Worker-7: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.373
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa], Result: [null, {"axi_gpio_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_10": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_11": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_2": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_3": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_4": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_5": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_6": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_7": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_8": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_9": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_interconnect_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"clk_wiz_0": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"clk_wiz_v1_2": {"name": "clk_wiz",
"version": "1.2",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"proc_sys_reset_0": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"processing_system7_0": {"version": "5.5",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_clockc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_uart_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartps_v3_8": {"name": "uartps",
"version": "3.8",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_pl310_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_pmu_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_qspi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"qspips_v3_6": {"name": "qspips",
"version": "3.6",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/qspips_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_qspi_linear_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_axi_interconnect_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_cortexa9_0": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexa9_v2_8": {"name": "cpu_cortexa9",
"version": "2.8",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_cortexa9_1": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexa9_v2_8": {"name": "cpu_cortexa9",
"version": "2.8",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"ddrps_v1_0": {"name": "ddrps",
"version": "1.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrps_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ethernet_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"emacps_v3_10": {"name": "emacps",
"version": "3.10",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/emacps_v3_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_usb_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"usbps_v2_4": {"name": "usbps",
"version": "2.4",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/usbps_v2_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_sd_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"sdps_v3_8": {"name": "sdps",
"version": "3.8",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/sdps_v3_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpio_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpiops_v3_6": {"name": "gpiops",
"version": "3.6",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpiops_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddrc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dev_cfg_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"devcfg_v3_5": {"name": "devcfg",
"version": "3.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/devcfg_v3_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_xadc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"xadcps_v2_3": {"name": "xadcps",
"version": "2.3",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/xadcps_v2_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ocmc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_coresight_comp_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"coresightps_dcc_v1_6": {"name": "coresightps_dcc",
"version": "1.6",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpv_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_scuc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_globaltimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_intc_dist_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_l2cachec_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dma_s": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"dmaps_v2_5": {"name": "dmaps",
"version": "2.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_iop_bus_config_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_ram_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_ram_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_scugic_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scugic_v4_1": {"name": "scugic",
"version": "4.1",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v4_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scutimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scutimer_v2_1": {"name": "scutimer",
"version": "2.1",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scutimer_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scuwdt_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scuwdt_v2_1": {"name": "scuwdt",
"version": "2.1",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scuwdt_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_slcr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dma_ns": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"dmaps_v2_5": {"name": "dmaps",
"version": "2.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_afi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_2": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_3": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_m_axi_gp0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.376
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-7: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.410
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.415
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, xilffs xilrsa]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.418
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.422
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"xilffs": "4.2",
"xilrsa": "1.5",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.426
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "xilffs" && VERSION == "4.2"  && TYPE == "LIBRARY"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.432
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "xilffs" && VERSION == "4.2"  && TYPE == "LIBRARY"}]], Result: [null, C:/Xilinx/Vitis/2019.2/data\embeddedsw\lib\sw_services\xilffs_v4_2]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.436
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "xilrsa" && VERSION == "1.5"  && TYPE == "LIBRARY"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.441
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "xilrsa" && VERSION == "1.5"  && TYPE == "LIBRARY"}]], Result: [null, C:/Xilinx/Vitis/2019.2/data\embeddedsw\lib\sw_services\xilrsa_v1_5]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.456
!MESSAGE XSCT Command: [::scw::sdx_reload_mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.598
!MESSAGE XSCT command with result: [::scw::sdx_reload_mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.633
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.642
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_gpio_0": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_10": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_11": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_2": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_3": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_4": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_5": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_6": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_7": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_8": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_9": {"name": "gpio",
"ver": "4.5",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.6",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.5",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.5",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.10",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.6",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.6",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.1",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.8",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.8",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.3",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.8",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.687
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.692
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.711
!MESSAGE XSCT Command: [::scw::sdx_reload_mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:20:40.845
!MESSAGE XSCT command with result: [::scw::sdx_reload_mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:54.196
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:54.260
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
"bsp_constraints": "true",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
"bsp_constraints": "false",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
"bsp_constraints": "false",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
"bsp_constraints": "false",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
"bsp_constraints": "false",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
"bsp_constraints": "true",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
"bsp_constraints": "false",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
"bsp_constraints": "true",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
"bsp_constraints": "true",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
"bsp_constraints": "false",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
"bsp_constraints": "true",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
"bsp_constraints": "false",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
"bsp_constraints": "true",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal.",
"supp_proc": "psu_pmc psv_pmc",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "standalone",
"bsp_constraints": "true",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "standalone",
"bsp_constraints": "true",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
"bsp_constraints": "false",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
"bsp_constraints": "false",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
"bsp_constraints": "false",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
"bsp_constraints": "true",
},
"async_buffer": {"userdefname": "async_buffer",
"description": "A graph to demonstrate cardano async windows. Use Other flags --enable-async-window and mapper option -c0 with default compilation options",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/async_buffer",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"async_rtp_control_iterative": {"userdefname": "async_rtp_control_iterative",
"description": "A graph to demonstrate simple use of asynchronous rtp update run with test iteration",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/async_rtp_control_iterative",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"GMIO_bandwidth": {"userdefname": "GMIO_bandwidth",
"description": "A graph to demonstrate GMIO performance profiling. Use Device file S20.MEPL.json and Other flags -use-phy-shim -use-real-noc with default compilation options.",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/GMIO_bandwidth",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"bsp_constraints": "false",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"bsp_constraints": "false",
},
"MappingPlacement": {"userdefname": "Mapping Placement",
"description": "A graph with relocatable mapping expressed as template parameters.",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/MappingPlacement",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"me_empty_app": {"userdefname": "ME Empty Application",
"description": "Empty ME Application Project",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/me_empty_app",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"PacketSwitching": {"userdefname": "Packet Switching",
"description": "A graph to demonstrate packet switching on 2x4 AIE Device. Use Device file me_2x4.json and Other flags --allow-pkt-switching options along with the default compilation options",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/PacketSwitching",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"ShimConstraints": {"userdefname": "ShimConstraints",
"description": "Shim Constraints example. Use Device file me_9x4.json, Other flags -use-phy-shim=true --phydevice=xc10S80 and browse constraints.json from src folder along with the default compilation option",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/ShimConstraints",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple": {"userdefname": "Simple",
"description": "A simple 2-kernel graph with window-based data communication",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_128_bit_interface": {"userdefname": "simple_128_bit_interface",
"description": "A graph to demonstrate simple 128 bit donwsizer/upsizer ME_PL Interface on 4x4 ME Device ",
"supp_proc": "me",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_128_bit_interface",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_64_bit_interface": {"userdefname": "simple_64_bit_interface",
"description": "A graph to demonstrate simple 64 bit donwsizer/upsizer ME_PL Interface on 4x4 ME Device ",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_64_bit_interface",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_bypass": {"userdefname": "simple_bypass Test",
"description": "A graph to demonstrate simple use of bypass 4x4 ME Device ",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_bypass",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_chained": {"userdefname": "Simple_chained",
"description": "A simple 2-kernel graph with array parameter triggered communication",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_chained",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_margin": {"userdefname": "simple_margin",
"description": "A graph to demonstrate simple use of margin copy",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_margin",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_packet_split_merge": {"userdefname": "simple_packet_split_merge",
"description": "A graph to demonstrate simple split and merge of packet stream. Use --allow-pkt-switching in other flags with default compilation options.",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_packet_split_merge",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_param": {"userdefname": "Simple_param ",
"description": "A simple 1-kernel graph with scalar parameter update using external trigger",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_param",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_single_buffer": {"userdefname": "simple_single_buffer Test",
"description": "A graph to demonstrate single buffer uses with margin copy ",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_single_buffer",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"StreamSwitchFIFO": {"userdefname": "Stream Switch FIFO",
"description": "A graph to demonstrate use of Stream Switch FIFO to avoid deadlocks",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/StreamSwitchFIFO",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:54.267
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:56.309
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:56.313
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:56.325
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa], Result: [null, {"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_10": {"hier_name": "axi_gpio_10",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_11": {"hier_name": "axi_gpio_11",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_2": {"hier_name": "axi_gpio_2",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_3": {"hier_name": "axi_gpio_3",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_4": {"hier_name": "axi_gpio_4",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_5": {"hier_name": "axi_gpio_5",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_6": {"hier_name": "axi_gpio_6",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_7": {"hier_name": "axi_gpio_7",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_8": {"hier_name": "axi_gpio_8",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_9": {"hier_name": "axi_gpio_9",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_interconnect_0": {"hier_name": "axi_interconnect_0",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:56.366
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/sw/int_conv_HW/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:56.376
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/sw/int_conv_HW/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:56.380
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/sw/int_conv_HW/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:56.390
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/sw/int_conv_HW/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:58.193
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:58.200
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:58.204
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:58.210
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:58.941
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:58.953
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_4": {"name": "freertos10_xilinx",
"version": "1.4",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_4",
},
"standalone_v7_1": {"name": "standalone",
"version": "7.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/bsp/standalone_v7_1",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_4": {"name": "freertos10_xilinx",
"version": "1.4",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_4",
},
"standalone_v7_1": {"name": "standalone",
"version": "7.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/bsp/standalone_v7_1",
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:58.956
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:58.962
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:58.965
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:58.970
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:58.973
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:58.977
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_0], Result: [null, axi_gpio_0 axi_gpio_1 axi_gpio_10 axi_gpio_11 axi_gpio_2 axi_gpio_3 axi_gpio_4 axi_gpio_5 axi_gpio_6 axi_gpio_7 axi_gpio_8 axi_gpio_9 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_0 ps7_usb_0 ps7_xadc_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:58.981
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:58.988
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/system.mss], Result: [null, {"axi_gpio_0": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_10": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_11": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_2": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_3": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_4": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_5": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_6": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_7": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_8": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_9": {"name": "gpio",
"ver": "4.5",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.6",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.5",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.5",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.10",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.6",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.6",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.1",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.8",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.8",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.3",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.8",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:58.992
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:59.123
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa], Result: [null, {"axi_gpio_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_10": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_11": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_2": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_3": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_4": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_5": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_6": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_7": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_8": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_9": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_interconnect_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"clk_wiz_0": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"clk_wiz_v1_2": {"name": "clk_wiz",
"version": "1.2",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"proc_sys_reset_0": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"processing_system7_0": {"version": "5.5",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_clockc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_uart_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartps_v3_8": {"name": "uartps",
"version": "3.8",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_pl310_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_pmu_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_qspi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"qspips_v3_6": {"name": "qspips",
"version": "3.6",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/qspips_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_qspi_linear_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_axi_interconnect_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_cortexa9_0": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexa9_v2_8": {"name": "cpu_cortexa9",
"version": "2.8",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_cortexa9_1": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexa9_v2_8": {"name": "cpu_cortexa9",
"version": "2.8",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"ddrps_v1_0": {"name": "ddrps",
"version": "1.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrps_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ethernet_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"emacps_v3_10": {"name": "emacps",
"version": "3.10",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/emacps_v3_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_usb_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"usbps_v2_4": {"name": "usbps",
"version": "2.4",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/usbps_v2_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_sd_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"sdps_v3_8": {"name": "sdps",
"version": "3.8",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/sdps_v3_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpio_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpiops_v3_6": {"name": "gpiops",
"version": "3.6",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpiops_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddrc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dev_cfg_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"devcfg_v3_5": {"name": "devcfg",
"version": "3.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/devcfg_v3_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_xadc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"xadcps_v2_3": {"name": "xadcps",
"version": "2.3",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/xadcps_v2_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ocmc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_coresight_comp_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"coresightps_dcc_v1_6": {"name": "coresightps_dcc",
"version": "1.6",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpv_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_scuc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_globaltimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_intc_dist_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_l2cachec_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dma_s": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"dmaps_v2_5": {"name": "dmaps",
"version": "2.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_iop_bus_config_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_ram_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_ram_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_scugic_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scugic_v4_1": {"name": "scugic",
"version": "4.1",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v4_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scutimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scutimer_v2_1": {"name": "scutimer",
"version": "2.1",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scutimer_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scuwdt_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scuwdt_v2_1": {"name": "scuwdt",
"version": "2.1",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scuwdt_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_slcr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dma_ns": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"dmaps_v2_5": {"name": "dmaps",
"version": "2.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_afi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_2": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_3": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_m_axi_gp0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:59.126
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:59.131
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:59.134
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:59.138
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:59.158
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:59.164
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:59.168
!MESSAGE XSCT Command: [::hsi::utils::opensw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:59.172
!MESSAGE XSCT command with result: [::hsi::utils::opensw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:59.176
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa -sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/system.mss -app hello_world -processor ps7_cortexa9_0 -os standalone -dir C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:59.261
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa -sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/system.mss -app hello_world -processor ps7_cortexa9_0 -os standalone -dir C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:59.284
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\GitHub\ReconHardware\FPGA_Files\Software\int_conv_APP\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:59.325
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\GitHub\ReconHardware\FPGA_Files\Software\int_conv_APP\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:59.328
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:59.333
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa], Result: [null, {"device": "7z020",
"family": "zynq",
"timestamp": "Sat Oct  3 11:54:16 2020",
"vivado_version": "2019.2",
"part": "xc7z020clg400-1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:21:59.336
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/_ide/psinit} -quiet], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:22:04.126
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/_ide/psinit} -quiet], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:22:04.291
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:22:04.296
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 12:22:04.329
!MESSAGE Generating MD5 hash for file: C:\GitHub\ReconHardware\FPGA_Files\Software\int_conv_HW\export\int_conv_HW\sw\int_conv_HW\standalone_domain\system.mss ...

!ENTRY org.eclipse.cdt.core 1 0 2020-10-03 12:22:05.298
!MESSAGE Indexed 'int_conv_APP' (2 sources, 50 headers) in 0.315 sec: 1,446 declarations; 2,183 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2020-10-03 12:22:05.308
!MESSAGE Indexed 'int_conv_APP_system' (0 sources, 0 headers) in 0.001 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:27.319
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/sw/int_conv_HW/standalone_domain/system.mss ], Thread: Worker-9: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:27.327
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/sw/int_conv_HW/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-9: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:27.330
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/sw/int_conv_HW/standalone_domain/system.mss], Thread: Worker-9: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:27.336
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/sw/int_conv_HW/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-9: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 12:23:27.340
!MESSAGE Generating MD5 hash for file: C:\GitHub\ReconHardware\FPGA_Files\Software\int_conv_HW\export\int_conv_HW\sw\int_conv_HW\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:27.345
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/sw/int_conv_HW/standalone_domain/system.mss], Thread: Worker-9: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:27.350
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/sw/int_conv_HW/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-9: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.692
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.707
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "650",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "100",
"PCW_UIPARAM_DDR_BUS_WIDTH": "16 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "525",
}]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.710
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_0], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.768
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_0], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747264,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747268,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747272,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747276,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747548,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747560,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747552,
},
},
"axi_gpio_10": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812800,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812804,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812808,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812812,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813084,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813096,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813088,
},
},
"axi_gpio_11": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878336,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878340,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878344,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878348,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878620,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878632,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878624,
},
},
"axi_gpio_2": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092943872,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092943876,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092943880,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092943884,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092944156,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092944168,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092944160,
},
},
"axi_gpio_3": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093009408,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093009412,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093009416,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093009420,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093009692,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093009704,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093009696,
},
},
"axi_gpio_4": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093074944,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093074948,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093074952,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093074956,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093075228,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093075240,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093075232,
},
},
"axi_gpio_5": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093140480,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093140484,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093140488,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093140492,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093140764,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093140776,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093140768,
},
},
"axi_gpio_6": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093206016,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093206020,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093206024,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093206028,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093206300,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093206312,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093206304,
},
},
"axi_gpio_7": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681728,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681732,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681736,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681740,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682012,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682024,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682016,
},
},
"axi_gpio_8": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093271552,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093271556,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093271560,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093271564,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093271836,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093271848,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093271840,
},
},
"axi_gpio_9": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093337088,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093337092,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093337096,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093337100,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093337372,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093337384,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093337376,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.774
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_0], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.791
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_7_S_AXI": {"name": "axi_gpio_7",
"base": "0x41210000",
"high": "0x4121FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x41220000",
"high": "0x4122FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_10_S_AXI": {"name": "axi_gpio_10",
"base": "0x41230000",
"high": "0x4123FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_11_S_AXI": {"name": "axi_gpio_11",
"base": "0x41240000",
"high": "0x4124FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_2_S_AXI": {"name": "axi_gpio_2",
"base": "0x41250000",
"high": "0x4125FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_3_S_AXI": {"name": "axi_gpio_3",
"base": "0x41260000",
"high": "0x4126FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_4_S_AXI": {"name": "axi_gpio_4",
"base": "0x41270000",
"high": "0x4127FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_5_S_AXI": {"name": "axi_gpio_5",
"base": "0x41280000",
"high": "0x4128FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_6_S_AXI": {"name": "axi_gpio_6",
"base": "0x41290000",
"high": "0x4129FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_8_S_AXI": {"name": "axi_gpio_8",
"base": "0x412A0000",
"high": "0x412AFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_9_S_AXI": {"name": "axi_gpio_9",
"base": "0x412B0000",
"high": "0x412BFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.794
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.798
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.801
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.806
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.809
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.812
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.815
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.819
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.822
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.826
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.829
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.833
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 650000000]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.837
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.842
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa], Result: [null, {"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.845
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_1], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.903
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_1], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747264,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747268,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747272,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747276,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747548,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747560,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747552,
},
},
"axi_gpio_10": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812800,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812804,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812808,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812812,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813084,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813096,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813088,
},
},
"axi_gpio_11": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878336,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878340,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878344,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878348,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878620,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878632,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878624,
},
},
"axi_gpio_2": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092943872,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092943876,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092943880,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092943884,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092944156,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092944168,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092944160,
},
},
"axi_gpio_3": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093009408,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093009412,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093009416,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093009420,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093009692,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093009704,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093009696,
},
},
"axi_gpio_4": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093074944,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093074948,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093074952,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093074956,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093075228,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093075240,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093075232,
},
},
"axi_gpio_5": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093140480,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093140484,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093140488,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093140492,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093140764,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093140776,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093140768,
},
},
"axi_gpio_6": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093206016,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093206020,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093206024,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093206028,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093206300,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093206312,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093206304,
},
},
"axi_gpio_7": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681728,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681732,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681736,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681740,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682012,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682024,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682016,
},
},
"axi_gpio_8": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093271552,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093271556,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093271560,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093271564,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093271836,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093271848,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093271840,
},
},
"axi_gpio_9": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093337088,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093337092,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093337096,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093337100,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093337372,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093337384,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093337376,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.908
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_1], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.926
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_1], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_7_S_AXI": {"name": "axi_gpio_7",
"base": "0x41210000",
"high": "0x4121FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x41220000",
"high": "0x4122FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_10_S_AXI": {"name": "axi_gpio_10",
"base": "0x41230000",
"high": "0x4123FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_11_S_AXI": {"name": "axi_gpio_11",
"base": "0x41240000",
"high": "0x4124FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_2_S_AXI": {"name": "axi_gpio_2",
"base": "0x41250000",
"high": "0x4125FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_3_S_AXI": {"name": "axi_gpio_3",
"base": "0x41260000",
"high": "0x4126FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_4_S_AXI": {"name": "axi_gpio_4",
"base": "0x41270000",
"high": "0x4127FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_5_S_AXI": {"name": "axi_gpio_5",
"base": "0x41280000",
"high": "0x4128FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_6_S_AXI": {"name": "axi_gpio_6",
"base": "0x41290000",
"high": "0x4129FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_8_S_AXI": {"name": "axi_gpio_8",
"base": "0x412A0000",
"high": "0x412AFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_9_S_AXI": {"name": "axi_gpio_9",
"base": "0x412B0000",
"high": "0x412BFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.929
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.933
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.936
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.939
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.942
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.947
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.950
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.954
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.957
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_1 C_FREQ], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.961
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_1 C_FREQ], Result: [null, ]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.964
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.968
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Result: [null, 650000000]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.971
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa bit], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.975
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa bit], Result: [null, Conv_Accel_Top.bit]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:32.978
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY org.eclipse.tcf 4 0 2020-10-03 12:23:35.072
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:35.120
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#5]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:35.123
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:35.935
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:35.938
!MESSAGE XSCT Command: [version -server], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:35.949
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.2]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:35.952
!MESSAGE XSCT Command: [version], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:35.955
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.2
SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:35.958
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:35.964
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:35.967
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:35.981
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:35.985
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:35.993
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:35.996
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:36.011
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:36.014
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:36.021
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:36.024
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:36.037
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:36.041
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:36.047
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:36.050
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:36.063
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:36.066
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:36.073
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:36.076
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:36.089
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:36.092
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:36.099
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:36.102
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:36.115
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:36.118
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:36.131
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Result: [null, ]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:36.134
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:36.164
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:36.168
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:36.654
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:36.658
!MESSAGE XSCT Command: [rst -system], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:36.706
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:36.709
!MESSAGE XSCT Command: [after 3000], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:39.727
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:39.737
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:39.744
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:39.747
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:39.760
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:39.763
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:39.933
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:39.937
!MESSAGE XSCT Command: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/_ide/bitstream/Conv_Accel_Top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:42.261
!MESSAGE XSCT command with result: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/_ide/bitstream/Conv_Accel_Top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:42.276
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:42.730
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:42.735
!MESSAGE XSCT Command: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:42.877
!MESSAGE XSCT command with result: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]], Result: [null, Conv_Accel_Top_3]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:42.880
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:42.884
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:42.887
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:42.895
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:42.898
!MESSAGE XSCT Command: [source C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/_ide/psinit/ps7_init.tcl], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:42.902
!MESSAGE XSCT command with result: [source C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:42.905
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:43.171
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:43.174
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:43.181
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:43.184
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:43.659
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:43.663
!MESSAGE XSCT Command: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/Debug/int_conv_APP.elf], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:43.812
!MESSAGE XSCT command with result: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/Debug/int_conv_APP.elf], Result: [null, ]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:43.816
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:43.852
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:43.922
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:43.969
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:43.972
!MESSAGE XSCT Command: [con], Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:43.979
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-12: Launching Debugger_int_conv_APP-Default

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 12:23:43.987
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '4'

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:56.552
!MESSAGE XSCT Command: [disconnect tcfchan#5], Thread: Thread-475

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:23:56.557
!MESSAGE XSCT command with result: [disconnect tcfchan#5], Result: [null, ]. Thread: Thread-475

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:00.208
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:00.212
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:00.215
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:00.219
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:00.222
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:00.261
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:00.264
!MESSAGE XSCT Command: [::scw::get_target], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:00.267
!MESSAGE XSCT command with result: [::scw::get_target], Result: [null, ps7_cortexa9_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:00.273
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:00.277
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:00.280
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:00.284
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:00.287
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:00.291
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:00.351
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:00.370
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, {"ps7_cortexa9_0": {"archiver": {"category": "",
"value": "arm-none-eabi-ar",
"default": "arm-none-eabi-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"assembler": {"category": "",
"value": "arm-none-eabi-as",
"default": "arm-none-eabi-as",
"type": "string",
"desc": "Assembler used to assemble both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "arm-none-eabi-gcc",
"default": "arm-none-eabi-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail because there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra",
"default": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "ps7_globaltimer_0",
},
"stdin": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"stdout": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the respective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:00.423
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:00.437
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa], Result: [null, {"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_10": {"hier_name": "axi_gpio_10",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_11": {"hier_name": "axi_gpio_11",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_2": {"hier_name": "axi_gpio_2",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_3": {"hier_name": "axi_gpio_3",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_4": {"hier_name": "axi_gpio_4",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_5": {"hier_name": "axi_gpio_5",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_6": {"hier_name": "axi_gpio_6",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_7": {"hier_name": "axi_gpio_7",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_8": {"hier_name": "axi_gpio_8",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_9": {"hier_name": "axi_gpio_9",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_interconnect_0": {"hier_name": "axi_interconnect_0",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:00.442
!MESSAGE XSCT Command: [hsi::utils::get_all_libs -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:00.457
!MESSAGE XSCT command with result: [hsi::utils::get_all_libs -json], Result: [null, {"libmetal_v2_0": {"name": "libmetal",
"version": "2.0",
"desc": "Libmetal Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lmetal,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/sw_services/libmetal_v2_0",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72",
},
"lwip211_v1_1": {"name": "lwip211",
"version": "1.1",
"desc": "lwip211 library: lwIP (light weight IP) is an open source TCP/IP stack configured for Xilinx hard and soft Ethernet MACs",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-llwip4,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/sw_services/lwip211_v1_1",
"os": "standalone xilkernel freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72",
},
"openamp_v1_5": {"name": "openamp",
"version": "1.5",
"desc": "OpenAmp Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lmetal,-lopen_amp,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/sw_services/openamp_v1_5",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexr5 psv_cortexr5",
},
"xilffs_v4_2": {"name": "xilffs",
"version": "4.2",
"desc": "Generic Fat File System Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_services/xilffs_v4_2",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72",
},
"xilflash_v4_7": {"name": "xilflash",
"version": "4.7",
"desc": "Xilinx Flash library for Intel/AMD CFI compliant parallel flash",
"compilerflags": "",
"linkerflags": "-lxilflash",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_services/xilflash_v4_7",
"os": "standalone xilkernel freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72",
},
"xilfpga_v5_1": {"name": "xilfpga",
"version": "5.1",
"desc": "XilFPGA library provides an interface to the Linux or bare-metal users for configuring the PL over PCAP from PS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilfpga,-lxil,-lxilsecure,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_services/xilfpga_v5_1",
"os": "standalone freertos10_xilinx",
"proc": "psu_cortexa53 psu_cortexr5 psu_pmu",
},
"xilisf_v5_14": {"name": "xilisf",
"version": "5.14",
"desc": "Xilinx In-system and Serial Flash Library\nWARNING: Xilisf library is being deprecated from 2020.1 release. It will be made obsolete in 2021.1 release.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilisf,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_services/xilisf_v5_14",
"os": "standalone xilkernel freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72",
},
"xilloader_v1_0": {"name": "xilloader",
"version": "1.0",
"desc": "Xilinx Versal Platform Loader Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilloader,-lxilpm,-lxilplmi,-lxilffs,-lxilpdi,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_services/xilloader_v1_0",
"os": "standalone",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72",
},
"xilmailbox_v1_1": {"name": "xilmailbox",
"version": "1.1",
"desc": "Xilinx IPI Mailbox Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilmailbox,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_services/xilmailbox_v1_1",
"os": "standalone",
"proc": "psv_cortexa72 psv_cortexr5 psu_cortexa72 psu_cortexa53 psu_cortexr5 psu_pmu",
},
"xilnvm_v1_0": {"name": "xilnvm",
"version": "1.0",
"desc": "Xilinx NVM Library provides interface to accessing eFUSE and BBRAM of Versal",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilnvm,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_services/xilnvm_v1_0",
"os": "standalone freertos10_xilinx",
"proc": "psu_cortexa72 psv_cortexa72 psv_cortexr5",
},
"xilpdi_v1_0": {"name": "xilpdi",
"version": "1.0",
"desc": "Xilinx Programmable Device Image (PDI) Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpdi,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_services/xilpdi_v1_0",
"os": "standalone",
"proc": "psv_cortexa72 psv_cortexr5 psu_cortexa72 psu_cortexr5",
},
"xilplmi_v1_0": {"name": "xilplmi",
"version": "1.0",
"desc": "Xilinx versal Platform Loader and Manager Interface Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilplmi,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_services/xilplmi_v1_0",
"os": "standalone",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72",
},
"xilpm_v3_0": {"name": "xilpm",
"version": "3.0",
"desc": "Platform Management API Library for ZynqMP and Versal",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_services/xilpm_v3_0",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72",
},
"xilpuf_v1_0": {"name": "xilpuf",
"version": "1.0",
"desc": "Xilinx PUF Library provides interface for registration and regeneration",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpuf,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_services/xilpuf_v1_0",
"os": "standalone freertos10_xilinx",
"proc": "psv_cortexa72 psv_cortexr5",
},
"xilrsa_v1_5": {"name": "xilrsa",
"version": "1.5",
"desc": "Xilinx RSA Library to access RSA and SHA software algorithms on Zynq",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_services/xilrsa_v1_5",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9",
},
"xilsecure_v4_1": {"name": "xilsecure",
"version": "4.1",
"desc": "Xilinx Secure Library provides interface to AES, RSA and SHA hardware engines on ZynqMP Soc and Versal",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_services/xilsecure_v4_1",
"os": "standalone freertos10_xilinx",
"proc": "psu_cortexa53 psu_cortexr5 psu_pmu psu_cortexa72 psv_cortexa72 psv_cortexr5",
},
"xilsem_v1_0": {"name": "xilsem",
"version": "1.0",
"desc": "Xilinx Versal Soft Error Mitigation Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilsem,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_services/xilsem_v1_0",
"os": "standalone",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72",
},
"xilskey_v6_8": {"name": "xilskey",
"version": "6.8",
"desc": "Xilinx Secure Key Library supports programming efuse and bbram",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_services/xilskey_v6_8",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:00.462
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:00.467
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:00.471
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:00.475
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:00.534
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:00.543
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_gpio_0": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_10": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_11": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_2": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_3": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_4": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_5": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_6": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_7": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_8": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_9": {"name": "gpio",
"ver": "4.5",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.6",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.5",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.5",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.10",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.6",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.6",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.1",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.8",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.8",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.3",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.8",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:00.555
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:00.559
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa ps7_cortexa9_0], Result: [null, axi_gpio_0 axi_gpio_1 axi_gpio_10 axi_gpio_11 axi_gpio_2 axi_gpio_3 axi_gpio_4 axi_gpio_5 axi_gpio_6 axi_gpio_7 axi_gpio_8 axi_gpio_9 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_0 ps7_usb_0 ps7_xadc_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:06.118
!MESSAGE XSCT Command: [library -name standalone -option stdin -value "ps7_coresight_comp_0"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:06.191
!MESSAGE XSCT command with result: [library -name standalone -option stdin -value "ps7_coresight_comp_0"], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:09.201
!MESSAGE XSCT Command: [library -name standalone -option stdout -value "ps7_coresight_comp_0"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:09.275
!MESSAGE XSCT command with result: [library -name standalone -option stdout -value "ps7_coresight_comp_0"], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:09.647
!MESSAGE XSCT Command: [::scw::sdx_write_mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:09.771
!MESSAGE XSCT command with result: [::scw::sdx_write_mss], Result: [null, Successfully saved  the platform at "C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/platform.spr"]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:09.774
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:09.780
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:09.783
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:09.787
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:09.798
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:09.805
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_gpio_0": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_10": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_11": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_2": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_3": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_4": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_5": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_6": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_7": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_8": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_9": {"name": "gpio",
"ver": "4.5",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.6",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.5",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.5",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.10",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.6",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.6",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.1",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.8",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.8",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.3",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.8",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:09.881
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:09.886
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:09.931
!MESSAGE XSCT Command: [::scw::sdx_reload_mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:10.196
!MESSAGE XSCT command with result: [::scw::sdx_reload_mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:10.317
!MESSAGE XSCT Command: [bsp regenerate], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:12.078
!MESSAGE XSCT command with result: [bsp regenerate], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:40.011
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/sw/int_conv_HW/standalone_domain/system.mss ], Thread: Worker-7: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:40.018
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/sw/int_conv_HW/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-7: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:40.022
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/sw/int_conv_HW/standalone_domain/system.mss], Thread: Worker-7: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:40.028
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/sw/int_conv_HW/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-7: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 12:24:40.031
!MESSAGE Generating MD5 hash for file: C:\GitHub\ReconHardware\FPGA_Files\Software\int_conv_HW\export\int_conv_HW\sw\int_conv_HW\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:40.035
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/sw/int_conv_HW/standalone_domain/system.mss], Thread: Worker-7: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:40.040
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/sw/int_conv_HW/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-7: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:40.044
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/sw/int_conv_HW/standalone_domain/system.mss], Thread: Worker-7: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:40.048
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/sw/int_conv_HW/standalone_domain/system.mss], Result: [null, {}]. Thread: Worker-7: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:40.052
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/sw/int_conv_HW/standalone_domain/system.mss], Thread: Worker-7: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:40.059
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/sw/int_conv_HW/standalone_domain/system.mss], Result: [null, {"axi_gpio_0": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_10": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_11": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_2": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_3": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_4": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_5": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_6": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_7": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_8": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_9": {"name": "gpio",
"ver": "4.5",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.6",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.5",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.5",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.10",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.6",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.6",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.1",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.8",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.8",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.3",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.8",
},
}]. Thread: Worker-7: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:40.062
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/sw/int_conv_HW/standalone_domain/system.mss], Thread: Worker-7: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:40.067
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/sw/int_conv_HW/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-7: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:40.070
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/sw/int_conv_HW/standalone_domain/system.mss], Thread: Worker-7: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:40.074
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/sw/int_conv_HW/standalone_domain/system.mss], Result: [null, {}]. Thread: Worker-7: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:40.402
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/sw/int_conv_HW/standalone_domain/system.mss], Thread: Worker-7: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:24:40.407
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/sw/int_conv_HW/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-7: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 12:24:46.489
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '1'

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:28:57.510
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY org.eclipse.tcf 4 0 2020-10-03 12:28:59.599
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-10-03 12:28:59.602
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-10-03 12:28:59.606
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:28:59.647
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#8]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:28:59.650
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:00.463
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:00.467
!MESSAGE XSCT Command: [version -server], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:00.478
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.2]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:00.482
!MESSAGE XSCT Command: [version], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:00.486
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.2
SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:00.490
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:00.497
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:00.501
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:00.515
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:00.519
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:00.531
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:00.535
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:00.549
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:00.553
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:00.559
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:00.563
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:00.577
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:00.580
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:00.587
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:00.590
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:00.603
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:00.606
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:00.613
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:00.616
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:00.629
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:00.633
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:00.640
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:00.643
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:00.656
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:00.659
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:00.673
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:00.676
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:00.711
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:00.715
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:01.134
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:01.137
!MESSAGE XSCT Command: [rst -system], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:01.185
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:01.189
!MESSAGE XSCT Command: [after 3000], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:04.204
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:04.216
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:04.223
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:04.226
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:04.240
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:04.243
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:04.718
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:04.721
!MESSAGE XSCT Command: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/_ide/bitstream/Conv_Accel_Top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:07.531
!MESSAGE XSCT command with result: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/_ide/bitstream/Conv_Accel_Top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:07.548
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:08.025
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:08.028
!MESSAGE XSCT Command: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:08.035
!MESSAGE XSCT command with result: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]], Result: [null, Conv_Accel_Top_3]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:08.039
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:08.042
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:08.046
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:08.499
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:08.502
!MESSAGE XSCT Command: [source C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/_ide/psinit/ps7_init.tcl], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:08.506
!MESSAGE XSCT command with result: [source C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:08.510
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:08.759
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:08.762
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:08.776
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:08.779
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:08.788
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:08.791
!MESSAGE XSCT Command: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/Debug/int_conv_APP.elf], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:08.922
!MESSAGE XSCT command with result: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/Debug/int_conv_APP.elf], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:08.926
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:08.947
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:09.018
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:09.477
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:09.481
!MESSAGE XSCT Command: [con], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:09.492
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 12:29:09.496
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '5'

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 12:29:09.500
!MESSAGE Tool usage for 'TCF_SYSTEM_DEBUG' updated to '4'

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:25.470
!MESSAGE XSCT Command: [disconnect tcfchan#8], Thread: Thread-566

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:29:25.475
!MESSAGE XSCT command with result: [disconnect tcfchan#8], Result: [null, ]. Thread: Thread-566

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:04.649
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/sw/int_conv_HW/standalone_domain/system.mss ], Thread: Worker-20: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:04.655
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/sw/int_conv_HW/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-20: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:04.659
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/sw/int_conv_HW/standalone_domain/system.mss], Thread: Worker-20: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:04.665
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/sw/int_conv_HW/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-20: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 12:30:04.669
!MESSAGE Generating MD5 hash for file: C:\GitHub\ReconHardware\FPGA_Files\Software\int_conv_HW\export\int_conv_HW\sw\int_conv_HW\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:04.672
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/sw/int_conv_HW/standalone_domain/system.mss], Thread: Worker-20: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:04.677
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/sw/int_conv_HW/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-20: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 12:30:10.526
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '2'

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:16.720
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY org.eclipse.tcf 4 0 2020-10-03 12:30:18.801
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-10-03 12:30:18.805
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-10-03 12:30:18.808
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-10-03 12:30:18.811
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:18.852
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#10]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:18.855
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:19.716
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:19.719
!MESSAGE XSCT Command: [version -server], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:19.728
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.2]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:19.731
!MESSAGE XSCT Command: [version], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:19.734
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.2
SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:19.737
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:19.744
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:19.748
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:19.761
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:19.764
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:19.771
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:19.774
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:19.788
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:19.791
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:19.798
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:19.801
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:19.814
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:19.818
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:19.824
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:19.828
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:19.841
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:19.844
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:19.851
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:19.854
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:19.867
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:19.870
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:19.877
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:19.881
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:19.894
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:19.898
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:19.911
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:19.914
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:19.963
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:19.966
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:20.449
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:20.453
!MESSAGE XSCT Command: [rst -system], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:20.501
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:20.504
!MESSAGE XSCT Command: [after 3000], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:23.517
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:23.531
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:23.538
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:23.541
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:23.554
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:23.558
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:24.044
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:24.048
!MESSAGE XSCT Command: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/_ide/bitstream/Conv_Accel_Top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:26.839
!MESSAGE XSCT command with result: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/_ide/bitstream/Conv_Accel_Top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:26.856
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:27.335
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:27.339
!MESSAGE XSCT Command: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:27.346
!MESSAGE XSCT command with result: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]], Result: [null, Conv_Accel_Top_3]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:27.350
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:27.354
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:27.357
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:27.512
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:27.516
!MESSAGE XSCT Command: [source C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/_ide/psinit/ps7_init.tcl], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:27.521
!MESSAGE XSCT command with result: [source C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:27.524
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:27.764
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:27.767
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:27.774
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:27.777
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:27.791
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:27.794
!MESSAGE XSCT Command: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/Debug/int_conv_APP.elf], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:27.980
!MESSAGE XSCT command with result: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/Debug/int_conv_APP.elf], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:27.984
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:28.018
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:28.058
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:28.569
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:28.572
!MESSAGE XSCT Command: [con], Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:28.583
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_int_conv_APP_system

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 12:30:28.589
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '6'

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 12:30:28.592
!MESSAGE Tool usage for 'TCF_SYSTEM_DEBUG' updated to '5'

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:56.672
!MESSAGE XSCT Command: [disconnect tcfchan#10], Thread: Thread-709

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 12:30:56.677
!MESSAGE XSCT command with result: [disconnect tcfchan#10], Result: [null, ]. Thread: Thread-709

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 14:58:31.779
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa], Thread: Thread-717

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 14:58:31.904
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/hw/Conv_Accel_Top.xsa], Result: [null, ]. Thread: Thread-717

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 14:58:31.908
!MESSAGE XSCT Command: [catch {platform -remove int_conv_HW}], Thread: Worker-22: Deleting platform 'int_conv_HW'

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 14:58:31.916
!MESSAGE XSCT command with result: [catch {platform -remove int_conv_HW}], Result: [null, 0]. Thread: Worker-22: Deleting platform 'int_conv_HW'

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 14:59:51.224
!MESSAGE Opening file dialog using preferences. Current path: C:\Xilinx\Vitis\2019.2\data\embeddedsw\lib\fixed_hwplatforms, Local preference: scw_hwspec, Group preference: null

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:04.542
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/Multiplier_Processor_Wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:06.379
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/Multiplier_Processor_Wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:06.391
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/Multiplier_Processor_Wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:06.406
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/Multiplier_Processor_Wrapper.xsa], Result: [null, {"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_2": {"hier_name": "axi_gpio_2",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_3": {"hier_name": "axi_gpio_3",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_4": {"hier_name": "axi_gpio_4",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_5": {"hier_name": "axi_gpio_5",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_6": {"hier_name": "axi_gpio_6",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_interconnect_0": {"hier_name": "axi_interconnect_0",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:06.442
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/Multiplier_Processor_Wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:06.457
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/Multiplier_Processor_Wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_4": {"name": "freertos10_xilinx",
"version": "1.4",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_4",
},
"standalone_v7_1": {"name": "standalone",
"version": "7.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/bsp/standalone_v7_1",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_4": {"name": "freertos10_xilinx",
"version": "1.4",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_4",
},
"standalone_v7_1": {"name": "standalone",
"version": "7.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/bsp/standalone_v7_1",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:06.468
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/Multiplier_Processor_Wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:06.473
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/Multiplier_Processor_Wrapper.xsa], Result: [null, {"device": "7z020",
"family": "zynq",
"timestamp": "Sat Oct  3 13:35:02 2020",
"vivado_version": "2019.2",
"part": "xc7z020clg400-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:09.555
!MESSAGE XSCT Command: [platform create -name {Multiplier_HW} -hw {C:\GitHub\ReconHardware\FPGA_Files\Projects\dynamicMulti\Multiplier_Processor_Wrapper.xsa} -proc {ps7_cortexa9_0} -os {standalone} -out {C:/GitHub/ReconHardware/FPGA_Files/Software};platform write], Thread: ModalContext

!ENTRY org.eclipse.cdt.core 1 0 2020-10-03 15:01:09.846
!MESSAGE Indexed 'Multiplier_HW' (2 sources, 2 headers) in 0.1 sec: 200 declarations; 3,214 references; 2 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:24.644
!MESSAGE XSCT command with result: [platform create -name {Multiplier_HW} -hw {C:\GitHub\ReconHardware\FPGA_Files\Projects\dynamicMulti\Multiplier_Processor_Wrapper.xsa} -proc {ps7_cortexa9_0} -os {standalone} -out {C:/GitHub/ReconHardware/FPGA_Files/Software};platform write], Result: [null, Successfully saved  the platform at "C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:24.736
!MESSAGE XSCT Command: [platform read {C:\GitHub\ReconHardware\FPGA_Files\Software\Multiplier_HW\platform.spr}], Thread: Worker-24: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:24.739
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: Worker-17: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:24.876
!MESSAGE XSCT Command: [platform active {Multiplier_HW}], Thread: Worker-26: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.223
!MESSAGE XSCT command with result: [platform read {C:\GitHub\ReconHardware\FPGA_Files\Software\Multiplier_HW\platform.spr}], Result: [null, ]. Thread: Worker-24: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.226
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, ]. Thread: Worker-17: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.230
!MESSAGE XSCT command with result: [platform active {Multiplier_HW}], Result: [null, ]. Thread: Worker-26: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.233
!MESSAGE XSCT Command: [domain active {zynq_fsbl}], Thread: Worker-26: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.236
!MESSAGE XSCT command with result: [domain active {zynq_fsbl}], Result: [null, ]. Thread: Worker-26: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.239
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-26: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.242
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa]. Thread: Worker-26: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.245
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: Worker-26: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.248
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, ]. Thread: Worker-26: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.252
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-26: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.290
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss]. Thread: Worker-26: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.293
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss ], Thread: Worker-26: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.297
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss ], Result: [null, ]. Thread: Worker-26: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.300
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: Worker-26: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.309
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-26: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.312
!MESSAGE XSCT Command: [domain active {standalone_domain}], Thread: Worker-24: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.315
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.318
!MESSAGE XSCT command with result: [domain active {standalone_domain}], Result: [null, ]. Thread: Worker-24: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.321
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-24: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.330
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_4": {"name": "freertos10_xilinx",
"version": "1.4",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_4",
},
"standalone_v7_1": {"name": "standalone",
"version": "7.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/bsp/standalone_v7_1",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_4": {"name": "freertos10_xilinx",
"version": "1.4",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_4",
},
"standalone_v7_1": {"name": "standalone",
"version": "7.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/bsp/standalone_v7_1",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.333
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa]. Thread: Worker-24: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.336
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: Worker-24: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.339
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.342
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, ]. Thread: Worker-24: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.345
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-24: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.348
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0], Result: [null, axi_gpio_0 axi_gpio_1 axi_gpio_2 axi_gpio_3 axi_gpio_4 axi_gpio_5 axi_gpio_6 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_0 ps7_usb_0 ps7_xadc_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.351
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.387
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss]. Thread: Worker-24: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.390
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss ], Thread: Worker-24: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.393
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"axi_gpio_0": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_2": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_3": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_4": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_5": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_6": {"name": "gpio",
"ver": "4.5",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.6",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.5",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.5",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.10",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.6",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.6",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.1",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.8",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.8",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.3",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.8",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.396
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.399
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: Worker-24: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.403
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: Worker-24: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.511
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, {"axi_gpio_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_2": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_3": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_4": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_5": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_6": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_interconnect_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"proc_sys_reset_0": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"processing_system7_0": {"version": "5.5",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_clockc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_uart_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartps_v3_8": {"name": "uartps",
"version": "3.8",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_pl310_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_pmu_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_qspi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"qspips_v3_6": {"name": "qspips",
"version": "3.6",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/qspips_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_qspi_linear_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_axi_interconnect_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_cortexa9_0": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexa9_v2_8": {"name": "cpu_cortexa9",
"version": "2.8",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_cortexa9_1": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexa9_v2_8": {"name": "cpu_cortexa9",
"version": "2.8",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"ddrps_v1_0": {"name": "ddrps",
"version": "1.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrps_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ethernet_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"emacps_v3_10": {"name": "emacps",
"version": "3.10",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/emacps_v3_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_usb_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"usbps_v2_4": {"name": "usbps",
"version": "2.4",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/usbps_v2_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_sd_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"sdps_v3_8": {"name": "sdps",
"version": "3.8",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/sdps_v3_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpio_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpiops_v3_6": {"name": "gpiops",
"version": "3.6",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpiops_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddrc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dev_cfg_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"devcfg_v3_5": {"name": "devcfg",
"version": "3.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/devcfg_v3_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_xadc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"xadcps_v2_3": {"name": "xadcps",
"version": "2.3",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/xadcps_v2_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ocmc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_coresight_comp_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"coresightps_dcc_v1_6": {"name": "coresightps_dcc",
"version": "1.6",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpv_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_scuc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_globaltimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_intc_dist_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_l2cachec_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dma_s": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"dmaps_v2_5": {"name": "dmaps",
"version": "2.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_iop_bus_config_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_ram_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_ram_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_scugic_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scugic_v4_1": {"name": "scugic",
"version": "4.1",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v4_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scutimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scutimer_v2_1": {"name": "scutimer",
"version": "2.1",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scutimer_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scuwdt_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scuwdt_v2_1": {"name": "scuwdt",
"version": "2.1",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scuwdt_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_slcr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dma_ns": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"dmaps_v2_5": {"name": "dmaps",
"version": "2.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_afi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_2": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_3": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_m_axi_gp0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.515
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-24: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.550
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.554
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, xilffs xilrsa]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.557
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.562
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"xilffs": "4.2",
"xilrsa": "1.5",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.578
!MESSAGE XSCT Command: [::scw::sdx_reload_mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.709
!MESSAGE XSCT command with result: [::scw::sdx_reload_mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.719
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.727
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_gpio_0": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_2": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_3": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_4": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_5": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_6": {"name": "gpio",
"ver": "4.5",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.6",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.5",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.5",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.10",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.6",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.6",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.1",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.8",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.8",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.3",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.8",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.770
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.775
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.791
!MESSAGE XSCT Command: [::scw::sdx_reload_mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:27.913
!MESSAGE XSCT command with result: [::scw::sdx_reload_mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:43.918
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:43.921
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:43.925
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:43.928
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:43.931
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:44.013
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:44.017
!MESSAGE XSCT Command: [::scw::get_target], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:44.020
!MESSAGE XSCT command with result: [::scw::get_target], Result: [null, ps7_cortexa9_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:44.024
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:44.028
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:44.031
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:44.036
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:44.039
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:44.043
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:44.084
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:44.101
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, {"ps7_cortexa9_0": {"archiver": {"category": "",
"value": "arm-none-eabi-ar",
"default": "arm-none-eabi-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"assembler": {"category": "",
"value": "arm-none-eabi-as",
"default": "arm-none-eabi-as",
"type": "string",
"desc": "Assembler used to assemble both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "arm-none-eabi-gcc",
"default": "arm-none-eabi-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail because there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra",
"default": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "ps7_globaltimer_0",
},
"stdin": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"stdout": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the respective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:44.147
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:44.159
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, {"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_2": {"hier_name": "axi_gpio_2",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_3": {"hier_name": "axi_gpio_3",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_4": {"hier_name": "axi_gpio_4",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_5": {"hier_name": "axi_gpio_5",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_6": {"hier_name": "axi_gpio_6",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_interconnect_0": {"hier_name": "axi_interconnect_0",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:44.165
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:44.169
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:44.173
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:44.177
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:44.235
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:44.243
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_gpio_0": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_2": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_3": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_4": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_5": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_6": {"name": "gpio",
"ver": "4.5",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.6",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.5",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.5",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.10",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.6",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.6",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.1",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.8",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.8",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.3",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.8",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:44.253
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:44.258
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0], Result: [null, axi_gpio_0 axi_gpio_1 axi_gpio_2 axi_gpio_3 axi_gpio_4 axi_gpio_5 axi_gpio_6 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_0 ps7_usb_0 ps7_xadc_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:49.740
!MESSAGE XSCT Command: [library -name standalone -option stdin -value "ps7_coresight_comp_0"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:49.812
!MESSAGE XSCT command with result: [library -name standalone -option stdin -value "ps7_coresight_comp_0"], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:52.485
!MESSAGE XSCT Command: [library -name standalone -option stdout -value "ps7_coresight_comp_0"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:52.558
!MESSAGE XSCT command with result: [library -name standalone -option stdout -value "ps7_coresight_comp_0"], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:52.877
!MESSAGE XSCT Command: [::scw::sdx_write_mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:53.006
!MESSAGE XSCT command with result: [::scw::sdx_write_mss], Result: [null, Successfully saved  the platform at "C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/platform.spr"]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:53.010
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:53.016
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:53.019
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:53.023
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:53.035
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:53.042
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_gpio_0": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_2": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_3": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_4": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_5": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_6": {"name": "gpio",
"ver": "4.5",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.6",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.5",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.5",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.10",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.6",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.6",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.1",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.8",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.8",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.3",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.8",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:53.114
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:53.118
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:53.163
!MESSAGE XSCT Command: [::scw::sdx_reload_mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:53.434
!MESSAGE XSCT command with result: [::scw::sdx_reload_mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:53.527
!MESSAGE XSCT Command: [bsp regenerate], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:01:55.141
!MESSAGE XSCT command with result: [bsp regenerate], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:03.339
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:03.645
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
"bsp_constraints": "true",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
"bsp_constraints": "false",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
"bsp_constraints": "false",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
"bsp_constraints": "false",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
"bsp_constraints": "false",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
"bsp_constraints": "true",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
"bsp_constraints": "false",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
"bsp_constraints": "true",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
"bsp_constraints": "true",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
"bsp_constraints": "false",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
"bsp_constraints": "true",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
"bsp_constraints": "false",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
"bsp_constraints": "true",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal.",
"supp_proc": "psu_pmc psv_pmc",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "standalone",
"bsp_constraints": "true",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "standalone",
"bsp_constraints": "true",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
"bsp_constraints": "false",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
"bsp_constraints": "false",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
"bsp_constraints": "false",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
"bsp_constraints": "true",
},
"async_buffer": {"userdefname": "async_buffer",
"description": "A graph to demonstrate cardano async windows. Use Other flags --enable-async-window and mapper option -c0 with default compilation options",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/async_buffer",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"async_rtp_control_iterative": {"userdefname": "async_rtp_control_iterative",
"description": "A graph to demonstrate simple use of asynchronous rtp update run with test iteration",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/async_rtp_control_iterative",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"GMIO_bandwidth": {"userdefname": "GMIO_bandwidth",
"description": "A graph to demonstrate GMIO performance profiling. Use Device file S20.MEPL.json and Other flags -use-phy-shim -use-real-noc with default compilation options.",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/GMIO_bandwidth",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"bsp_constraints": "false",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"bsp_constraints": "false",
},
"MappingPlacement": {"userdefname": "Mapping Placement",
"description": "A graph with relocatable mapping expressed as template parameters.",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/MappingPlacement",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"me_empty_app": {"userdefname": "ME Empty Application",
"description": "Empty ME Application Project",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/me_empty_app",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"PacketSwitching": {"userdefname": "Packet Switching",
"description": "A graph to demonstrate packet switching on 2x4 AIE Device. Use Device file me_2x4.json and Other flags --allow-pkt-switching options along with the default compilation options",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/PacketSwitching",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"ShimConstraints": {"userdefname": "ShimConstraints",
"description": "Shim Constraints example. Use Device file me_9x4.json, Other flags -use-phy-shim=true --phydevice=xc10S80 and browse constraints.json from src folder along with the default compilation option",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/ShimConstraints",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple": {"userdefname": "Simple",
"description": "A simple 2-kernel graph with window-based data communication",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_128_bit_interface": {"userdefname": "simple_128_bit_interface",
"description": "A graph to demonstrate simple 128 bit donwsizer/upsizer ME_PL Interface on 4x4 ME Device ",
"supp_proc": "me",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_128_bit_interface",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_64_bit_interface": {"userdefname": "simple_64_bit_interface",
"description": "A graph to demonstrate simple 64 bit donwsizer/upsizer ME_PL Interface on 4x4 ME Device ",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_64_bit_interface",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_bypass": {"userdefname": "simple_bypass Test",
"description": "A graph to demonstrate simple use of bypass 4x4 ME Device ",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_bypass",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_chained": {"userdefname": "Simple_chained",
"description": "A simple 2-kernel graph with array parameter triggered communication",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_chained",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_margin": {"userdefname": "simple_margin",
"description": "A graph to demonstrate simple use of margin copy",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_margin",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_packet_split_merge": {"userdefname": "simple_packet_split_merge",
"description": "A graph to demonstrate simple split and merge of packet stream. Use --allow-pkt-switching in other flags with default compilation options.",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_packet_split_merge",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_param": {"userdefname": "Simple_param ",
"description": "A simple 1-kernel graph with scalar parameter update using external trigger",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_param",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_single_buffer": {"userdefname": "simple_single_buffer Test",
"description": "A graph to demonstrate single buffer uses with margin copy ",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_single_buffer",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"StreamSwitchFIFO": {"userdefname": "Stream Switch FIFO",
"description": "A graph to demonstrate use of Stream Switch FIFO to avoid deadlocks",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/StreamSwitchFIFO",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:03.648
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:05.351
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:05.355
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:05.368
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, {"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_2": {"hier_name": "axi_gpio_2",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_3": {"hier_name": "axi_gpio_3",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_4": {"hier_name": "axi_gpio_4",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_5": {"hier_name": "axi_gpio_5",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_6": {"hier_name": "axi_gpio_6",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_interconnect_0": {"hier_name": "axi_interconnect_0",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:05.409
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:05.418
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:05.422
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:05.431
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:15.233
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:15.239
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:15.242
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:15.246
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:15.527
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:15.539
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_4": {"name": "freertos10_xilinx",
"version": "1.4",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_4",
},
"standalone_v7_1": {"name": "standalone",
"version": "7.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/bsp/standalone_v7_1",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_4": {"name": "freertos10_xilinx",
"version": "1.4",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_4",
},
"standalone_v7_1": {"name": "standalone",
"version": "7.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/bsp/standalone_v7_1",
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:15.542
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:15.547
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:15.550
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:15.554
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:15.557
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:15.562
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0], Result: [null, axi_gpio_0 axi_gpio_1 axi_gpio_2 axi_gpio_3 axi_gpio_4 axi_gpio_5 axi_gpio_6 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_0 ps7_usb_0 ps7_xadc_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:15.565
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:15.572
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss], Result: [null, {"axi_gpio_0": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_2": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_3": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_4": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_5": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_6": {"name": "gpio",
"ver": "4.5",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.6",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.5",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.5",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.10",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.6",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.6",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.1",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.8",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.8",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.3",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.8",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:15.575
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:15.692
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, {"axi_gpio_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_2": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_3": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_4": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_5": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_6": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_interconnect_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"proc_sys_reset_0": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"processing_system7_0": {"version": "5.5",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_clockc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_uart_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartps_v3_8": {"name": "uartps",
"version": "3.8",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_pl310_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_pmu_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_qspi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"qspips_v3_6": {"name": "qspips",
"version": "3.6",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/qspips_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_qspi_linear_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_axi_interconnect_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_cortexa9_0": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexa9_v2_8": {"name": "cpu_cortexa9",
"version": "2.8",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_cortexa9_1": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexa9_v2_8": {"name": "cpu_cortexa9",
"version": "2.8",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"ddrps_v1_0": {"name": "ddrps",
"version": "1.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrps_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ethernet_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"emacps_v3_10": {"name": "emacps",
"version": "3.10",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/emacps_v3_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_usb_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"usbps_v2_4": {"name": "usbps",
"version": "2.4",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/usbps_v2_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_sd_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"sdps_v3_8": {"name": "sdps",
"version": "3.8",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/sdps_v3_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpio_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpiops_v3_6": {"name": "gpiops",
"version": "3.6",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpiops_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddrc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dev_cfg_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"devcfg_v3_5": {"name": "devcfg",
"version": "3.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/devcfg_v3_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_xadc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"xadcps_v2_3": {"name": "xadcps",
"version": "2.3",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/xadcps_v2_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ocmc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_coresight_comp_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"coresightps_dcc_v1_6": {"name": "coresightps_dcc",
"version": "1.6",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpv_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_scuc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_globaltimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_intc_dist_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_l2cachec_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dma_s": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"dmaps_v2_5": {"name": "dmaps",
"version": "2.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_iop_bus_config_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_ram_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_ram_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_scugic_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scugic_v4_1": {"name": "scugic",
"version": "4.1",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v4_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scutimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scutimer_v2_1": {"name": "scutimer",
"version": "2.1",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scutimer_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scuwdt_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scuwdt_v2_1": {"name": "scuwdt",
"version": "2.1",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scuwdt_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_slcr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dma_ns": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"dmaps_v2_5": {"name": "dmaps",
"version": "2.5",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_afi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_2": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_3": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_m_axi_gp0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:15.697
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:15.702
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:15.707
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:15.711
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:15.729
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:15.732
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:15.735
!MESSAGE XSCT Command: [::hsi::utils::opensw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:15.740
!MESSAGE XSCT command with result: [::hsi::utils::opensw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:15.743
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa -sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss -app hello_world -processor ps7_cortexa9_0 -os standalone -dir C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:15.821
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa -sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss -app hello_world -processor ps7_cortexa9_0 -os standalone -dir C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:15.838
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\GitHub\ReconHardware\FPGA_Files\Software\Multiplier_APP\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:15.877
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\GitHub\ReconHardware\FPGA_Files\Software\Multiplier_APP\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:15.880
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:15.884
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, {"device": "7z020",
"family": "zynq",
"timestamp": "Sat Oct  3 13:35:02 2020",
"vivado_version": "2019.2",
"part": "xc7z020clg400-1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:15.887
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/psinit} -quiet], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:21.235
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/psinit} -quiet], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:21.380
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:21.383
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 15:03:21.424
!MESSAGE Generating MD5 hash for file: C:\GitHub\ReconHardware\FPGA_Files\Software\Multiplier_HW\export\Multiplier_HW\sw\Multiplier_HW\standalone_domain\system.mss ...

!ENTRY org.eclipse.cdt.core 1 0 2020-10-03 15:03:21.930
!MESSAGE Indexed 'Multiplier_APP_system' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2020-10-03 15:03:22.081
!MESSAGE Indexed 'Multiplier_APP' (2 sources, 50 headers) in 0.148 sec: 1,446 declarations; 2,183 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:57.921
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/system.mss ], Thread: Worker-27: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:57.927
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-27: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:57.931
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/system.mss], Thread: Worker-27: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:57.936
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-27: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 15:03:57.940
!MESSAGE Generating MD5 hash for file: C:\GitHub\ReconHardware\FPGA_Files\Software\Multiplier_HW\export\Multiplier_HW\sw\Multiplier_HW\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:57.944
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/system.mss], Thread: Worker-27: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:03:57.948
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-27: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 15:04:04.021
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '3'

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.499
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.506
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "650",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "100",
"PCW_UIPARAM_DDR_BUS_WIDTH": "16 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "525",
}]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.510
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.548
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681728,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681732,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681736,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681740,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682012,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682024,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682016,
},
},
"axi_gpio_2": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747264,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747268,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747272,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747276,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747548,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747560,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747552,
},
},
"axi_gpio_3": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812800,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812804,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812808,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812812,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813084,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813096,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813088,
},
},
"axi_gpio_4": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878336,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878340,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878344,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878348,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878620,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878632,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878624,
},
},
"axi_gpio_5": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092943872,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092943876,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092943880,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092943884,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092944156,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092944168,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092944160,
},
},
"axi_gpio_6": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093009408,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093009412,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093009416,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093009420,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093009692,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093009704,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093009696,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.552
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.567
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x41210000",
"high": "0x4121FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_2_S_AXI": {"name": "axi_gpio_2",
"base": "0x41220000",
"high": "0x4122FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_3_S_AXI": {"name": "axi_gpio_3",
"base": "0x41230000",
"high": "0x4123FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_4_S_AXI": {"name": "axi_gpio_4",
"base": "0x41240000",
"high": "0x4124FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_5_S_AXI": {"name": "axi_gpio_5",
"base": "0x41250000",
"high": "0x4125FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_6_S_AXI": {"name": "axi_gpio_6",
"base": "0x41260000",
"high": "0x4126FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.571
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.574
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.577
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.580
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.583
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.587
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.590
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.594
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.597
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.601
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.604
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.608
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 650000000]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.611
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.616
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.619
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.658
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681728,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681732,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681736,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681740,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682012,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682024,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682016,
},
},
"axi_gpio_2": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747264,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747268,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747272,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747276,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747548,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747560,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747552,
},
},
"axi_gpio_3": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812800,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812804,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812808,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812812,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813084,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813096,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813088,
},
},
"axi_gpio_4": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878336,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878340,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878344,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878348,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878620,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878632,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878624,
},
},
"axi_gpio_5": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092943872,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092943876,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092943880,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092943884,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092944156,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092944168,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092944160,
},
},
"axi_gpio_6": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093009408,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093009412,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093009416,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093009420,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093009692,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093009704,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1093009696,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.662
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.678
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x41210000",
"high": "0x4121FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_2_S_AXI": {"name": "axi_gpio_2",
"base": "0x41220000",
"high": "0x4122FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_3_S_AXI": {"name": "axi_gpio_3",
"base": "0x41230000",
"high": "0x4123FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_4_S_AXI": {"name": "axi_gpio_4",
"base": "0x41240000",
"high": "0x4124FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_5_S_AXI": {"name": "axi_gpio_5",
"base": "0x41250000",
"high": "0x4125FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_6_S_AXI": {"name": "axi_gpio_6",
"base": "0x41260000",
"high": "0x4126FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.681
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.685
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.688
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.691
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.694
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.698
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.701
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.705
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.708
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_FREQ], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.712
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_FREQ], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.715
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.719
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Result: [null, 650000000]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.722
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa bit], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.726
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa bit], Result: [null, Multiplier_Processor_Wrapper.bit]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:07.729
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY org.eclipse.tcf 4 0 2020-10-03 15:04:09.917
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-10-03 15:04:09.920
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-10-03 15:04:09.923
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-10-03 15:04:09.926
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-10-03 15:04:09.929
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-10-03 15:04:09.931
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:09.965
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#13]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:09.969
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:10.787
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:10.790
!MESSAGE XSCT Command: [version -server], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:10.807
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.2]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:10.812
!MESSAGE XSCT Command: [version], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:10.814
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.2
SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:10.816
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:10.823
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:10.826
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:10.838
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:10.842
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:10.848
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:10.852
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:10.865
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:10.869
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:10.876
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:10.879
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:10.892
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:10.895
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:10.902
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:10.905
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:10.918
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:10.921
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:10.927
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:10.931
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:10.944
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:10.947
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:10.954
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:10.956
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:10.970
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:10.973
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:10.986
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:10.989
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:11.023
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:11.026
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:11.401
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:11.404
!MESSAGE XSCT Command: [rst -system], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:11.453
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:11.456
!MESSAGE XSCT Command: [after 3000], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:14.468
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:14.481
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:14.488
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:14.491
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:14.505
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:14.509
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:14.925
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:14.928
!MESSAGE XSCT Command: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/bitstream/Multiplier_Processor_Wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:17.717
!MESSAGE XSCT command with result: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/bitstream/Multiplier_Processor_Wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:17.734
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:17.745
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:17.748
!MESSAGE XSCT Command: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:17.850
!MESSAGE XSCT command with result: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]], Result: [null, Multiplier_Processor_Wrapper_2]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:17.853
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:17.856
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:17.859
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:17.867
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:17.870
!MESSAGE XSCT Command: [source C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/psinit/ps7_init.tcl], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:17.874
!MESSAGE XSCT command with result: [source C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:17.877
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:18.208
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:18.212
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:18.238
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:18.241
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:18.712
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:18.715
!MESSAGE XSCT Command: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/Debug/Multiplier_APP.elf], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:18.832
!MESSAGE XSCT command with result: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/Debug/Multiplier_APP.elf], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:18.835
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:18.855
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:18.923
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:18.970
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:18.973
!MESSAGE XSCT Command: [con], Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:18.981
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 15:04:18.987
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '7'

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 15:04:18.991
!MESSAGE Tool usage for 'TCF_SYSTEM_DEBUG' updated to '6'

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:32.294
!MESSAGE XSCT Command: [disconnect tcfchan#13], Thread: Thread-881

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:04:32.298
!MESSAGE XSCT command with result: [disconnect tcfchan#13], Result: [null, ]. Thread: Thread-881

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:21:33.928
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: Thread-1001

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:21:33.950
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, ]. Thread: Thread-1001

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:21:33.953
!MESSAGE XSCT Command: [catch {platform -remove Multiplier_HW}], Thread: Worker-22: Deleting platform 'Multiplier_HW'

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:21:33.957
!MESSAGE XSCT command with result: [catch {platform -remove Multiplier_HW}], Result: [null, 0]. Thread: Worker-22: Deleting platform 'Multiplier_HW'

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 15:41:34.793
!MESSAGE Opening file dialog using preferences. Current path: C:\Xilinx\Vitis\2019.2\data\embeddedsw\lib\fixed_hwplatforms, Local preference: scw_hwspec, Group preference: null

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:41:47.090
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/Multiplier_Processor_Wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:41:47.128
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/Multiplier_Processor_Wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:41:47.131
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/Multiplier_Processor_Wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:41:48.799
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/Multiplier_Processor_Wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:41:48.810
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/Multiplier_Processor_Wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:41:48.822
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/Multiplier_Processor_Wrapper.xsa], Result: [null, {"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_2": {"hier_name": "axi_gpio_2",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_3": {"hier_name": "axi_gpio_3",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_4": {"hier_name": "axi_gpio_4",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_5": {"hier_name": "axi_gpio_5",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_interconnect_0": {"hier_name": "axi_interconnect_0",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:41:48.860
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/Multiplier_Processor_Wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:41:48.864
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/Multiplier_Processor_Wrapper.xsa], Result: [null, {"device": "7z020",
"family": "zynq",
"timestamp": "Sat Oct  3 15:21:12 2020",
"vivado_version": "2019.2",
"part": "xc7z020clg400-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:41:50.624
!MESSAGE XSCT Command: [platform create -name {Multiplier_HW} -hw {C:\GitHub\ReconHardware\FPGA_Files\Projects\dynamicMulti\Multiplier_Processor_Wrapper.xsa} -proc {ps7_cortexa9_0} -os {standalone} -out {C:/GitHub/ReconHardware/FPGA_Files/Software};platform write], Thread: ModalContext

!ENTRY org.eclipse.cdt.core 1 0 2020-10-03 15:41:50.922
!MESSAGE Indexed 'Multiplier_HW' (2 sources, 2 headers) in 0.133 sec: 200 declarations; 3,214 references; 2 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:03.507
!MESSAGE XSCT command with result: [platform create -name {Multiplier_HW} -hw {C:\GitHub\ReconHardware\FPGA_Files\Projects\dynamicMulti\Multiplier_Processor_Wrapper.xsa} -proc {ps7_cortexa9_0} -os {standalone} -out {C:/GitHub/ReconHardware/FPGA_Files/Software};platform write], Result: [null, Successfully saved  the platform at "C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:03.599
!MESSAGE XSCT Command: [platform read {C:\GitHub\ReconHardware\FPGA_Files\Software\Multiplier_HW\platform.spr}], Thread: Worker-34: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:03.604
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: Worker-24: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:03.722
!MESSAGE XSCT Command: [domain active {zynq_fsbl}], Thread: Worker-36: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.034
!MESSAGE XSCT command with result: [platform read {C:\GitHub\ReconHardware\FPGA_Files\Software\Multiplier_HW\platform.spr}], Result: [null, ]. Thread: Worker-34: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.037
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, ]. Thread: Worker-24: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.040
!MESSAGE XSCT command with result: [domain active {zynq_fsbl}], Result: [null, ]. Thread: Worker-36: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.043
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-36: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.045
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa]. Thread: Worker-36: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.048
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: Worker-36: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.051
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, ]. Thread: Worker-36: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.054
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-36: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.094
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss]. Thread: Worker-36: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.097
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss ], Thread: Worker-36: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.102
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss ], Result: [null, ]. Thread: Worker-36: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.105
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: Worker-36: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.109
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-36: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.113
!MESSAGE XSCT Command: [domain active {standalone_domain}], Thread: Worker-34: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.116
!MESSAGE XSCT command with result: [domain active {standalone_domain}], Result: [null, ]. Thread: Worker-34: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.120
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.122
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-34: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.125
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0], Result: [null, axi_gpio_0 axi_gpio_2 axi_gpio_3 axi_gpio_4 axi_gpio_5 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_0 ps7_usb_0 ps7_xadc_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.128
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.131
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa]. Thread: Worker-34: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.133
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: Worker-34: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.138
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"axi_gpio_0": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_2": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_3": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_4": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_5": {"name": "gpio",
"ver": "4.5",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.6",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.5",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.5",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.10",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.6",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.6",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.1",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.8",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.8",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.3",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.8",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.141
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, ]. Thread: Worker-34: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.144
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-34: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.171
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.186
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss]. Thread: Worker-34: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.188
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, xilffs xilrsa]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.191
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss ], Thread: Worker-34: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.193
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.196
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: Worker-34: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.198
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: Worker-34: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.201
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"xilffs": "4.2",
"xilrsa": "1.5",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.205
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-34: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.215
!MESSAGE XSCT Command: [::scw::sdx_reload_mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.346
!MESSAGE XSCT command with result: [::scw::sdx_reload_mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.359
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.367
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_gpio_0": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_2": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_3": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_4": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_5": {"name": "gpio",
"ver": "4.5",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.6",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.5",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.5",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.10",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.6",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.6",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.1",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.8",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.8",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.3",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.8",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.430
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.434
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.453
!MESSAGE XSCT Command: [::scw::sdx_reload_mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:06.570
!MESSAGE XSCT command with result: [::scw::sdx_reload_mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:07.023
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:07.027
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:07.029
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:07.032
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:07.035
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:07.121
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:07.126
!MESSAGE XSCT Command: [::scw::get_target], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:07.129
!MESSAGE XSCT command with result: [::scw::get_target], Result: [null, ps7_cortexa9_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:07.132
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:07.136
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:07.139
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:07.143
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:07.146
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:07.150
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:07.192
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:07.209
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, {"ps7_cortexa9_0": {"archiver": {"category": "",
"value": "arm-none-eabi-ar",
"default": "arm-none-eabi-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"assembler": {"category": "",
"value": "arm-none-eabi-as",
"default": "arm-none-eabi-as",
"type": "string",
"desc": "Assembler used to assemble both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "arm-none-eabi-gcc",
"default": "arm-none-eabi-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail because there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra",
"default": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "ps7_globaltimer_0",
},
"stdin": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"stdout": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the respective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:07.257
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:07.269
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, {"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_2": {"hier_name": "axi_gpio_2",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_3": {"hier_name": "axi_gpio_3",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_4": {"hier_name": "axi_gpio_4",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_5": {"hier_name": "axi_gpio_5",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_interconnect_0": {"hier_name": "axi_interconnect_0",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:07.273
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:07.278
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:07.281
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:07.285
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:07.332
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:07.340
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_gpio_0": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_2": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_3": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_4": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_5": {"name": "gpio",
"ver": "4.5",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.6",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.5",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.5",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.10",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.6",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.6",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.1",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.8",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.8",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.3",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.8",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:07.351
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:07.354
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0], Result: [null, axi_gpio_0 axi_gpio_2 axi_gpio_3 axi_gpio_4 axi_gpio_5 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_0 ps7_usb_0 ps7_xadc_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:11.713
!MESSAGE XSCT Command: [library -name standalone -option stdin -value "ps7_coresight_comp_0"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:11.786
!MESSAGE XSCT command with result: [library -name standalone -option stdin -value "ps7_coresight_comp_0"], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:14.529
!MESSAGE XSCT Command: [library -name standalone -option stdout -value "ps7_coresight_comp_0"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:14.602
!MESSAGE XSCT command with result: [library -name standalone -option stdout -value "ps7_coresight_comp_0"], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:14.906
!MESSAGE XSCT Command: [::scw::sdx_write_mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:15.043
!MESSAGE XSCT command with result: [::scw::sdx_write_mss], Result: [null, Successfully saved  the platform at "C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/platform.spr"]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:15.047
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:15.052
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:15.055
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:15.060
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:15.071
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:15.079
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_gpio_0": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_2": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_3": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_4": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_5": {"name": "gpio",
"ver": "4.5",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.6",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.5",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.5",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.10",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.6",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.6",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.1",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.8",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.8",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.3",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.8",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:15.146
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:15.150
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:15.193
!MESSAGE XSCT Command: [::scw::sdx_reload_mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:15.483
!MESSAGE XSCT command with result: [::scw::sdx_reload_mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:15.574
!MESSAGE XSCT Command: [bsp regenerate], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:42:17.226
!MESSAGE XSCT command with result: [bsp regenerate], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:16.192
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:16.263
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
"bsp_constraints": "true",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
"bsp_constraints": "false",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
"bsp_constraints": "false",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
"bsp_constraints": "false",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
"bsp_constraints": "false",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
"bsp_constraints": "true",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
"bsp_constraints": "false",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
"bsp_constraints": "true",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
"bsp_constraints": "true",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
"bsp_constraints": "false",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
"bsp_constraints": "true",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
"bsp_constraints": "false",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
"bsp_constraints": "true",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal.",
"supp_proc": "psu_pmc psv_pmc",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "standalone",
"bsp_constraints": "true",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "standalone",
"bsp_constraints": "true",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
"bsp_constraints": "false",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
"bsp_constraints": "false",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
"bsp_constraints": "false",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
"bsp_constraints": "true",
},
"async_buffer": {"userdefname": "async_buffer",
"description": "A graph to demonstrate cardano async windows. Use Other flags --enable-async-window and mapper option -c0 with default compilation options",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/async_buffer",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"async_rtp_control_iterative": {"userdefname": "async_rtp_control_iterative",
"description": "A graph to demonstrate simple use of asynchronous rtp update run with test iteration",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/async_rtp_control_iterative",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"GMIO_bandwidth": {"userdefname": "GMIO_bandwidth",
"description": "A graph to demonstrate GMIO performance profiling. Use Device file S20.MEPL.json and Other flags -use-phy-shim -use-real-noc with default compilation options.",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/GMIO_bandwidth",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"bsp_constraints": "false",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"bsp_constraints": "false",
},
"MappingPlacement": {"userdefname": "Mapping Placement",
"description": "A graph with relocatable mapping expressed as template parameters.",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/MappingPlacement",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"me_empty_app": {"userdefname": "ME Empty Application",
"description": "Empty ME Application Project",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/me_empty_app",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"PacketSwitching": {"userdefname": "Packet Switching",
"description": "A graph to demonstrate packet switching on 2x4 AIE Device. Use Device file me_2x4.json and Other flags --allow-pkt-switching options along with the default compilation options",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/PacketSwitching",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"ShimConstraints": {"userdefname": "ShimConstraints",
"description": "Shim Constraints example. Use Device file me_9x4.json, Other flags -use-phy-shim=true --phydevice=xc10S80 and browse constraints.json from src folder along with the default compilation option",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/ShimConstraints",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple": {"userdefname": "Simple",
"description": "A simple 2-kernel graph with window-based data communication",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_128_bit_interface": {"userdefname": "simple_128_bit_interface",
"description": "A graph to demonstrate simple 128 bit donwsizer/upsizer ME_PL Interface on 4x4 ME Device ",
"supp_proc": "me",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_128_bit_interface",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_64_bit_interface": {"userdefname": "simple_64_bit_interface",
"description": "A graph to demonstrate simple 64 bit donwsizer/upsizer ME_PL Interface on 4x4 ME Device ",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_64_bit_interface",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_bypass": {"userdefname": "simple_bypass Test",
"description": "A graph to demonstrate simple use of bypass 4x4 ME Device ",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_bypass",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_chained": {"userdefname": "Simple_chained",
"description": "A simple 2-kernel graph with array parameter triggered communication",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_chained",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_margin": {"userdefname": "simple_margin",
"description": "A graph to demonstrate simple use of margin copy",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_margin",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_packet_split_merge": {"userdefname": "simple_packet_split_merge",
"description": "A graph to demonstrate simple split and merge of packet stream. Use --allow-pkt-switching in other flags with default compilation options.",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_packet_split_merge",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_param": {"userdefname": "Simple_param ",
"description": "A simple 1-kernel graph with scalar parameter update using external trigger",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_param",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_single_buffer": {"userdefname": "simple_single_buffer Test",
"description": "A graph to demonstrate single buffer uses with margin copy ",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_single_buffer",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"StreamSwitchFIFO": {"userdefname": "Stream Switch FIFO",
"description": "A graph to demonstrate use of Stream Switch FIFO to avoid deadlocks",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/StreamSwitchFIFO",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:16.267
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:16.299
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:16.302
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:17.982
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:17.985
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:17.996
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, {"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_2": {"hier_name": "axi_gpio_2",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_3": {"hier_name": "axi_gpio_3",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_4": {"hier_name": "axi_gpio_4",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_5": {"hier_name": "axi_gpio_5",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_interconnect_0": {"hier_name": "axi_interconnect_0",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:18.034
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:18.043
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:18.047
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:18.055
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:19.521
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:19.527
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:19.530
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:19.534
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:19.833
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:19.837
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:19.839
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:19.844
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:19.846
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:19.850
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0], Result: [null, axi_gpio_0 axi_gpio_2 axi_gpio_3 axi_gpio_4 axi_gpio_5 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_0 ps7_usb_0 ps7_xadc_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:19.853
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:19.860
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss], Result: [null, {"axi_gpio_0": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_2": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_3": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_4": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_5": {"name": "gpio",
"ver": "4.5",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.6",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.5",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.5",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.10",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.6",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.6",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.1",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.8",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.8",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.3",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.8",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:19.863
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:19.866
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:19.869
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:19.873
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:19.891
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:19.895
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:19.898
!MESSAGE XSCT Command: [::hsi::utils::opensw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:19.902
!MESSAGE XSCT command with result: [::hsi::utils::opensw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:19.904
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa -sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss -app hello_world -processor ps7_cortexa9_0 -os standalone -dir C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:19.978
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa -sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss -app hello_world -processor ps7_cortexa9_0 -os standalone -dir C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:19.994
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\GitHub\ReconHardware\FPGA_Files\Software\Multiplier_APP\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:20.031
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\GitHub\ReconHardware\FPGA_Files\Software\Multiplier_APP\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:20.034
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:20.037
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, {"device": "7z020",
"family": "zynq",
"timestamp": "Sat Oct  3 15:21:12 2020",
"vivado_version": "2019.2",
"part": "xc7z020clg400-1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:20.040
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/psinit} -quiet], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:24.885
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/psinit} -quiet], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:25.042
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:43:25.047
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 15:43:25.079
!MESSAGE Generating MD5 hash for file: C:\GitHub\ReconHardware\FPGA_Files\Software\Multiplier_HW\export\Multiplier_HW\sw\Multiplier_HW\standalone_domain\system.mss ...

!ENTRY org.eclipse.cdt.core 1 0 2020-10-03 15:43:25.687
!MESSAGE Indexed 'Multiplier_APP_system' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2020-10-03 15:43:25.816
!MESSAGE Indexed 'Multiplier_APP' (2 sources, 50 headers) in 0.126 sec: 1,446 declarations; 2,183 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:44:22.161
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:44:38.948
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:44:38.951
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:44:38.985
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa], Result: [null, {"device": "7z020",
"family": "zynq",
"timestamp": "Fri Oct  2 19:08:11 2020",
"vivado_version": "2019.2",
"part": "xc7z020clg400-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:44:39.125
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/sw/aFIFO_BUFFER_HW/standalone_domain/system.mss ], Thread: Worker-24: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:44:41.185
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/sw/aFIFO_BUFFER_HW/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-24: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:44:41.188
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/sw/aFIFO_BUFFER_HW/standalone_domain/system.mss], Thread: Worker-24: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:44:41.192
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/sw/aFIFO_BUFFER_HW/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-24: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 15:44:41.195
!MESSAGE Generating MD5 hash for file: C:\GitHub\ReconHardware\FPGA_Files\Software\aFIFO_BUFFER_HW\export\aFIFO_BUFFER_HW\sw\aFIFO_BUFFER_HW\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:44:41.198
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/sw/aFIFO_BUFFER_HW/standalone_domain/system.mss], Thread: Worker-24: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:44:41.201
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/sw/aFIFO_BUFFER_HW/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-24: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 15:44:47.056
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '4'

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:19.690
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/system.mss ], Thread: Worker-36: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:19.696
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-36: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:19.700
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/system.mss], Thread: Worker-36: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:19.706
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-36: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 15:55:19.709
!MESSAGE Generating MD5 hash for file: C:\GitHub\ReconHardware\FPGA_Files\Software\Multiplier_HW\export\Multiplier_HW\sw\Multiplier_HW\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:19.713
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/system.mss], Thread: Worker-36: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:19.717
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-36: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 15:55:23.113
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '5'

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:37.191
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/system.mss ], Thread: Worker-38: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:37.197
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-38: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:37.200
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/system.mss], Thread: Worker-38: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:37.206
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-38: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 15:55:37.208
!MESSAGE Generating MD5 hash for file: C:\GitHub\ReconHardware\FPGA_Files\Software\Multiplier_HW\export\Multiplier_HW\sw\Multiplier_HW\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:37.221
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/system.mss], Thread: Worker-38: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:37.225
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-38: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 15:55:42.753
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '6'

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.151
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.158
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "650",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "100",
"PCW_UIPARAM_DDR_BUS_WIDTH": "16 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "525",
}]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.162
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.210
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_gpio_2": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747264,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747268,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747272,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747276,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747548,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747560,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747552,
},
},
"axi_gpio_3": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812800,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812804,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812808,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812812,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813084,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813096,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813088,
},
},
"axi_gpio_4": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878336,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878340,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878344,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878348,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878620,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878632,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878624,
},
},
"axi_gpio_5": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092943872,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092943876,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092943880,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092943884,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092944156,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092944168,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092944160,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.214
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.229
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_2_S_AXI": {"name": "axi_gpio_2",
"base": "0x41220000",
"high": "0x4122FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_3_S_AXI": {"name": "axi_gpio_3",
"base": "0x41230000",
"high": "0x4123FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_4_S_AXI": {"name": "axi_gpio_4",
"base": "0x41240000",
"high": "0x4124FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_5_S_AXI": {"name": "axi_gpio_5",
"base": "0x41250000",
"high": "0x4125FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.233
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.236
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.239
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.243
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.246
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.250
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.253
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.259
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.262
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.266
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.269
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.273
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 650000000]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.276
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.281
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.284
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.314
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_gpio_2": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747264,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747268,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747272,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747276,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747548,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747560,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747552,
},
},
"axi_gpio_3": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812800,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812804,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812808,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812812,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813084,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813096,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813088,
},
},
"axi_gpio_4": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878336,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878340,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878344,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878348,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878620,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878632,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878624,
},
},
"axi_gpio_5": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092943872,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092943876,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092943880,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092943884,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092944156,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092944168,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092944160,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.317
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.332
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_2_S_AXI": {"name": "axi_gpio_2",
"base": "0x41220000",
"high": "0x4122FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_3_S_AXI": {"name": "axi_gpio_3",
"base": "0x41230000",
"high": "0x4123FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_4_S_AXI": {"name": "axi_gpio_4",
"base": "0x41240000",
"high": "0x4124FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_5_S_AXI": {"name": "axi_gpio_5",
"base": "0x41250000",
"high": "0x4125FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.335
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.339
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.342
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.346
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.349
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.353
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.356
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.360
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.363
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_FREQ], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.366
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_FREQ], Result: [null, ]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.369
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.373
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Result: [null, 650000000]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.376
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa bit], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.379
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa bit], Result: [null, Multiplier_Processor_Wrapper.bit]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:48.382
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY org.eclipse.tcf 4 0 2020-10-03 15:55:50.465
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-10-03 15:55:50.472
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-10-03 15:55:50.475
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-10-03 15:55:50.478
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-10-03 15:55:50.480
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-10-03 15:55:50.483
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-10-03 15:55:50.486
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-10-03 15:55:50.489
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-10-03 15:55:50.491
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-10-03 15:55:50.494
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-10-03 15:55:50.496
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:50.514
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#19]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:50.517
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.310
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.313
!MESSAGE XSCT Command: [version -server], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.324
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.2]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.327
!MESSAGE XSCT Command: [version], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.330
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.2
SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.333
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.340
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.344
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.357
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.360
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.367
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.371
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.384
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.387
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.394
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.397
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.410
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.414
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.420
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.423
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.436
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.439
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.446
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.449
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.462
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.465
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.472
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.475
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.487
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.490
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.504
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Result: [null, ]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.507
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.523
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.526
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.977
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:51.980
!MESSAGE XSCT Command: [rst -system], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:52.040
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:52.043
!MESSAGE XSCT Command: [after 3000], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:55.052
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:55.075
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:55.082
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:55.085
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:55.102
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:55.108
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:55.594
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:55.597
!MESSAGE XSCT Command: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/bitstream/Multiplier_Processor_Wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:58.327
!MESSAGE XSCT command with result: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/bitstream/Multiplier_Processor_Wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:58.349
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:58.772
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:58.775
!MESSAGE XSCT Command: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:58.853
!MESSAGE XSCT command with result: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]], Result: [null, Multiplier_Processor_Wrapper_6]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:58.856
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:58.860
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:58.863
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:58.871
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:58.875
!MESSAGE XSCT Command: [source C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/psinit/ps7_init.tcl], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:58.879
!MESSAGE XSCT command with result: [source C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:58.882
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:59.177
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:59.180
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:59.212
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:59.216
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:59.682
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:59.685
!MESSAGE XSCT Command: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/Debug/Multiplier_APP.elf], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:59.874
!MESSAGE XSCT command with result: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/Debug/Multiplier_APP.elf], Result: [null, ]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:59.877
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:59.904
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:55:59.983
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:56:00.500
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:56:00.504
!MESSAGE XSCT Command: [con], Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:56:00.516
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-38: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 15:56:00.521
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '8'

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 15:56:00.524
!MESSAGE Tool usage for 'TCF_SYSTEM_DEBUG' updated to '7'

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:56:54.568
!MESSAGE XSCT Command: [disconnect tcfchan#19], Thread: Thread-1454

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 15:56:54.572
!MESSAGE XSCT command with result: [disconnect tcfchan#19], Result: [null, ]. Thread: Thread-1454

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 16:16:34.967
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: scw_hwspec_file_selection, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 16:16:34.970
!MESSAGE Preference loaded using local preference: C:\GitHub\ReconHardware\FPGA_Files\Projects\aFIFO

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 16:20:01.056
!MESSAGE Executing command: cmd /C C:\Xilinx\Vitis\2019.2\bin\wbtcv.bat -mode batch -source vitis_webtalk.tcl

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 16:20:01.091
!MESSAGE Executed Webtalk command
!SESSION 2020-10-03 16:23:20.574 -----------------------------------------------
eclipse.buildId=2019.2
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_US
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.emf.ecore 2 0 2020-10-03 16:23:22.051
!MESSAGE Both 'com.autoesl.autopilot.ui.models' and 'com.autoesl.autopilot.ui.models' register a package for 'com.autoesl.autopilot.solution'

!ENTRY org.eclipse.launchbar.core 2 0 2020-10-03 16:23:24.806
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2020-10-03 16:23:24.814
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2020-10-03 16:23:24.819
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.ui 4 4 2020-10-03 16:23:28.646
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY org.eclipse.ui 4 4 2020-10-03 16:23:28.651
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:23:30.523
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:23:30.540
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-5

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:23:30.552
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:23:30.564
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-5

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:23:30.575
!MESSAGE XSCT Command: [setws C:/GitHub/ReconHardware/FPGA_Files/Software], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:23:30.590
!MESSAGE XSCT command with result: [setws C:/GitHub/ReconHardware/FPGA_Files/Software], Result: [null, ]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:23:31.571
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:23:33.744
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:23:33.749
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:23:33.752
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, C:/Xilinx/Vitis/2019.2/data]. Thread: Worker-0: Initializing s/w repositories

!ENTRY org.eclipse.ui 4 4 2020-10-03 16:23:43.864
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler@3393d740} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:23:48.407
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:23:49.960
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:23:49.964
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:23:49.968
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa], Result: [null, {"device": "7z020",
"family": "zynq",
"timestamp": "Sat Sep 26 17:28:20 2020",
"vivado_version": "2019.2",
"part": "xc7z020clg400-1",
}]. Thread: main

!ENTRY org.eclipse.core.resources 4 2 2020-10-03 16:23:52.543
!MESSAGE Problems occurred when invoking code from plug-in: "org.eclipse.core.resources".
!STACK 0
java.lang.NullPointerException
	at org.eclipse.dltk.internal.core.DeltaProcessor.checkProjectsBeingAddedOrRemoved(DeltaProcessor.java:384)
	at org.eclipse.dltk.internal.core.DeltaProcessor.resourceChanged(DeltaProcessor.java:1923)
	at org.eclipse.dltk.internal.core.DeltaProcessingState.resourceChanged(DeltaProcessingState.java:511)
	at org.eclipse.core.internal.events.NotificationManager$1.run(NotificationManager.java:297)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.NotificationManager.notify(NotificationManager.java:287)
	at org.eclipse.core.internal.events.NotificationManager.handleEvent(NotificationManager.java:263)
	at org.eclipse.core.internal.resources.Workspace.broadcastEvent(Workspace.java:371)
	at org.eclipse.core.internal.resources.Resource.broadcastPreDeleteEvent(Resource.java:1823)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:734)
	at com.xilinx.sdx.system.AppProjectListener.lambda$2(AppProjectListener.java:259)
	at org.eclipse.core.runtime.jobs.Job$1.run(Job.java:161)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:60)

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:23:54.129
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:23:55.943
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:23:55.946
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:23:55.951
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa], Result: [null, {"device": "7z020",
"family": "zynq",
"timestamp": "Wed Sep 30 23:33:42 2020",
"vivado_version": "2019.2",
"part": "xc7z020clg400-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:23:59.603
!MESSAGE XSCT Command: [catch {platform -remove XBar_HW}], Thread: Worker-3: Deleting platform 'XBar_HW'

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:23:59.608
!MESSAGE XSCT command with result: [catch {platform -remove XBar_HW}], Result: [null, 0]. Thread: Worker-3: Deleting platform 'XBar_HW'

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:24:18.466
!MESSAGE XSCT Command: [platform read {C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/platform.spr}], Thread: Worker-5: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:24:22.958
!MESSAGE XSCT command with result: [platform read {C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/platform.spr}], Result: [null, ]. Thread: Worker-5: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:24:22.963
!MESSAGE XSCT Command: [platform active {Multiplier_HW}], Thread: Worker-5: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:24:22.967
!MESSAGE XSCT command with result: [platform active {Multiplier_HW}], Result: [null, ]. Thread: Worker-5: Reading platform

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 16:24:25.665
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: scw_hwspec_file_selection, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 16:24:25.668
!MESSAGE Preference loaded using local preference: C:\GitHub\ReconHardware\FPGA_Files\Projects\aFIFO

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:24:33.969
!MESSAGE XSCT Command: [platform config -updatehw {C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/Multiplier_Processor_Wrapper.xsa}], Thread: Worker-5: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:24:38.155
!MESSAGE XSCT command with result: [platform config -updatehw {C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/Multiplier_Processor_Wrapper.xsa}], Result: [null, ]. Thread: Worker-5: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:24:53.810
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:24:55.766
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:24:55.769
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:24:55.773
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa], Result: [null, {"device": "7z020",
"family": "zynq",
"timestamp": "Fri Oct  2 19:08:11 2020",
"vivado_version": "2019.2",
"part": "xc7z020clg400-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:25:07.560
!MESSAGE XSCT Command: [catch {platform -remove Convolution_Accelerator_HW}], Thread: Worker-6: Deleting platform 'Convolution_Accelerator_HW'

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:25:07.568
!MESSAGE XSCT command with result: [catch {platform -remove Convolution_Accelerator_HW}], Result: [null, 0]. Thread: Worker-6: Deleting platform 'Convolution_Accelerator_HW'

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:25:14.202
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:25:15.884
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:25:15.888
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:25:15.892
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, {"device": "7z020",
"family": "zynq",
"timestamp": "Sat Oct  3 15:21:12 2020",
"vivado_version": "2019.2",
"part": "xc7z020clg400-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:25:18.264
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/system.mss ], Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:25:18.269
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:25:18.274
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/system.mss], Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:25:18.278
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 16:25:18.282
!MESSAGE Generating MD5 hash for file: C:\GitHub\ReconHardware\FPGA_Files\Software\Multiplier_HW\export\Multiplier_HW\sw\Multiplier_HW\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:25:18.290
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/system.mss], Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:25:18.294
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:25:19.630
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:25:19.634
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, ]. Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:25:19.639
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\GitHub\ReconHardware\FPGA_Files\Software\Multiplier_APP\_ide\bitstream}], Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:25:19.682
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\GitHub\ReconHardware\FPGA_Files\Software\Multiplier_APP\_ide\bitstream}], Result: [null, ]. Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:25:19.687
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {C:\GitHub\ReconHardware\FPGA_Files\Software\Multiplier_APP\_ide\psinit} -quiet], Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:25:24.808
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {C:\GitHub\ReconHardware\FPGA_Files\Software\Multiplier_APP\_ide\psinit} -quiet], Result: [null, ]. Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:25:24.827
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:25:24.840
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, {"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_2": {"hier_name": "axi_gpio_2",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_3": {"hier_name": "axi_gpio_3",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_4": {"hier_name": "axi_gpio_4",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_5": {"hier_name": "axi_gpio_5",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_interconnect_0": {"hier_name": "axi_interconnect_0",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 16:25:29.378
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '1'

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.417
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.425
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "650",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "100",
"PCW_UIPARAM_DDR_BUS_WIDTH": "16 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "525",
}]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.429
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.458
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_gpio_2": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747264,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747268,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747272,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747276,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747548,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747560,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747552,
},
},
"axi_gpio_3": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812800,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812804,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812808,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812812,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813084,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813096,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813088,
},
},
"axi_gpio_4": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878336,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878340,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878344,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878348,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878620,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878632,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878624,
},
},
"axi_gpio_5": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092943872,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092943876,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092943880,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092943884,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092944156,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092944168,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092944160,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.462
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.477
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_2_S_AXI": {"name": "axi_gpio_2",
"base": "0x41220000",
"high": "0x4122FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_3_S_AXI": {"name": "axi_gpio_3",
"base": "0x41230000",
"high": "0x4123FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_4_S_AXI": {"name": "axi_gpio_4",
"base": "0x41240000",
"high": "0x4124FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_5_S_AXI": {"name": "axi_gpio_5",
"base": "0x41250000",
"high": "0x4125FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.482
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.486
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.490
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.494
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.498
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.502
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.505
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.509
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.512
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.517
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.520
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.523
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 650000000]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.527
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.532
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.535
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.565
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_gpio_2": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747264,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747268,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747272,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747276,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747548,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747560,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092747552,
},
},
"axi_gpio_3": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812800,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812804,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812808,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092812812,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813084,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813096,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092813088,
},
},
"axi_gpio_4": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878336,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878340,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878344,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878348,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878620,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878632,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092878624,
},
},
"axi_gpio_5": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092943872,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092943876,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092943880,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092943884,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092944156,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092944168,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092944160,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.569
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.585
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_2_S_AXI": {"name": "axi_gpio_2",
"base": "0x41220000",
"high": "0x4122FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_3_S_AXI": {"name": "axi_gpio_3",
"base": "0x41230000",
"high": "0x4123FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_4_S_AXI": {"name": "axi_gpio_4",
"base": "0x41240000",
"high": "0x4124FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_5_S_AXI": {"name": "axi_gpio_5",
"base": "0x41250000",
"high": "0x4125FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.590
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.595
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.598
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.602
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.606
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.610
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.613
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.616
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.619
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_FREQ], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.629
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_FREQ], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.631
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.636
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Result: [null, 650000000]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.640
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.645
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa ps7_cortexa9_0], Result: [null, axi_gpio_0 axi_gpio_2 axi_gpio_3 axi_gpio_4 axi_gpio_5 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_0 ps7_usb_0 ps7_xadc_0]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.649
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa bit], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.653
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa bit], Result: [null, Multiplier_Processor_Wrapper.bit]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.656
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.662
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.666
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.720
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx TUL 1234-tulA]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.723
!MESSAGE XSCT Command: [version -server], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.727
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.2]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.731
!MESSAGE XSCT Command: [version], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.734
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.2
SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.738
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.745
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx TUL 1234-tulA]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.749
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.762
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.766
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.772
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx TUL 1234-tulA]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.776
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.789
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.794
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.801
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx TUL 1234-tulA]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.804
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.817
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.822
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.829
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx TUL 1234-tulA]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.832
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.845
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.848
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.855
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx TUL 1234-tulA]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.858
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.872
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.875
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.882
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx TUL 1234-tulA]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.885
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.901
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.905
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.920
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.923
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.945
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.949
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.964
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:53.968
!MESSAGE XSCT Command: [rst -system], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:54.022
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:54.026
!MESSAGE XSCT Command: [after 3000], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:57.041
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:57.055
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:57.062
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:57.065
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:57.078
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:57.082
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:57.096
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:57.099
!MESSAGE XSCT Command: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/bitstream/Multiplier_Processor_Wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:59.424
!MESSAGE XSCT command with result: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/bitstream/Multiplier_Processor_Wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:59.441
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:59.452
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:59.455
!MESSAGE XSCT Command: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:59.536
!MESSAGE XSCT command with result: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]], Result: [null, Multiplier_Processor_Wrapper_2]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:59.539
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:59.543
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:59.546
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:59.554
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:59.557
!MESSAGE XSCT Command: [source C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/psinit/ps7_init.tcl], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:59.562
!MESSAGE XSCT command with result: [source C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:59.565
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:59.891
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:59.894
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:59.901
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:59.904
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:59.913
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:26:59.916
!MESSAGE XSCT Command: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/Debug/Multiplier_APP.elf], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:27:00.112
!MESSAGE XSCT command with result: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/Debug/Multiplier_APP.elf], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:27:00.116
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:27:00.147
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:27:00.252
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:27:00.293
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:27:00.297
!MESSAGE XSCT Command: [con], Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:27:00.304
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_Multiplier_APP_system

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 16:27:00.313
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '1'

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-03 16:27:00.316
!MESSAGE Tool usage for 'TCF_SYSTEM_DEBUG' updated to '1'

!ENTRY org.eclipse.jface 2 0 2020-10-03 16:27:02.872
!MESSAGE Keybinding conflicts occurred.  They may interfere with normal accelerator operation.
!SUBENTRY 1 org.eclipse.jface 2 0 2020-10-03 16:27:02.872
!MESSAGE A conflict occurred for ALT+P:
Binding(ALT+P,
	ParameterizedCommand(Command(org.eclipse.tm.terminal.command1,Terminal view insert,
		,
		Category(org.eclipse.tm.terminal.category1,Terminal view commands,Terminal view commands,true),
		org.eclipse.ui.internal.WorkbenchHandlerServiceHandler@17600ee3,
		,,true),null),
	org.eclipse.ui.defaultAcceleratorConfiguration,
	org.eclipse.tm.terminal.TerminalContext,,,system)
Binding(ALT+P,
	ParameterizedCommand(Command(org.eclipse.tm.terminal.command1,Terminal view insert,
		,
		Category(org.eclipse.tm.terminal.category1,Terminal view commands,Terminal view commands,true),
		org.eclipse.ui.internal.WorkbenchHandlerServiceHandler@17600ee3,
		,,true),null),
	org.eclipse.ui.defaultAcceleratorConfiguration,
	org.eclipse.tm.terminal.TerminalContext,,,system)
!SUBENTRY 1 org.eclipse.jface 2 0 2020-10-03 16:27:02.872
!MESSAGE A conflict occurred for ALT+R:
Binding(ALT+R,
	ParameterizedCommand(Command(org.eclipse.tm.terminal.command1,Terminal view insert,
		,
		Category(org.eclipse.tm.terminal.category1,Terminal view commands,Terminal view commands,true),
		org.eclipse.ui.internal.WorkbenchHandlerServiceHandler@17600ee3,
		,,true),null),
	org.eclipse.ui.defaultAcceleratorConfiguration,
	org.eclipse.tm.terminal.TerminalContext,,,system)
Binding(ALT+R,
	ParameterizedCommand(Command(org.eclipse.tm.terminal.command1,Terminal view insert,
		,
		Category(org.eclipse.tm.terminal.category1,Terminal view commands,Terminal view commands,true),
		org.eclipse.ui.internal.WorkbenchHandlerServiceHandler@17600ee3,
		,,true),null),
	org.eclipse.ui.defaultAcceleratorConfiguration,
	org.eclipse.tm.terminal.TerminalContext,,,system)
!SUBENTRY 1 org.eclipse.jface 2 0 2020-10-03 16:27:02.872
!MESSAGE A conflict occurred for ALT+S:
Binding(ALT+S,
	ParameterizedCommand(Command(org.eclipse.tm.terminal.command1,Terminal view insert,
		,
		Category(org.eclipse.tm.terminal.category1,Terminal view commands,Terminal view commands,true),
		org.eclipse.ui.internal.WorkbenchHandlerServiceHandler@17600ee3,
		,,true),null),
	org.eclipse.ui.defaultAcceleratorConfiguration,
	org.eclipse.tm.terminal.TerminalContext,,,system)
Binding(ALT+S,
	ParameterizedCommand(Command(org.eclipse.tm.terminal.command1,Terminal view insert,
		,
		Category(org.eclipse.tm.terminal.category1,Terminal view commands,Terminal view commands,true),
		org.eclipse.ui.internal.WorkbenchHandlerServiceHandler@17600ee3,
		,,true),null),
	org.eclipse.ui.defaultAcceleratorConfiguration,
	org.eclipse.tm.terminal.TerminalContext,,,system)
!SUBENTRY 1 org.eclipse.jface 2 0 2020-10-03 16:27:02.872
!MESSAGE A conflict occurred for ALT+T:
Binding(ALT+T,
	ParameterizedCommand(Command(org.eclipse.tm.terminal.command1,Terminal view insert,
		,
		Category(org.eclipse.tm.terminal.category1,Terminal view commands,Terminal view commands,true),
		org.eclipse.ui.internal.WorkbenchHandlerServiceHandler@17600ee3,
		,,true),null),
	org.eclipse.ui.defaultAcceleratorConfiguration,
	org.eclipse.tm.terminal.TerminalContext,,,system)
Binding(ALT+T,
	ParameterizedCommand(Command(org.eclipse.tm.terminal.command1,Terminal view insert,
		,
		Category(org.eclipse.tm.terminal.category1,Terminal view commands,Terminal view commands,true),
		org.eclipse.ui.internal.WorkbenchHandlerServiceHandler@17600ee3,
		,,true),null),
	org.eclipse.ui.defaultAcceleratorConfiguration,
	org.eclipse.tm.terminal.TerminalContext,,,system)
!SUBENTRY 1 org.eclipse.jface 2 0 2020-10-03 16:27:02.872
!MESSAGE A conflict occurred for ALT+V:
Binding(ALT+V,
	ParameterizedCommand(Command(org.eclipse.tm.terminal.command1,Terminal view insert,
		,
		Category(org.eclipse.tm.terminal.category1,Terminal view commands,Terminal view commands,true),
		org.eclipse.ui.internal.WorkbenchHandlerServiceHandler@17600ee3,
		,,true),null),
	org.eclipse.ui.defaultAcceleratorConfiguration,
	org.eclipse.tm.terminal.TerminalContext,,,system)
Binding(ALT+V,
	ParameterizedCommand(Command(org.eclipse.tm.terminal.command1,Terminal view insert,
		,
		Category(org.eclipse.tm.terminal.category1,Terminal view commands,Terminal view commands,true),
		org.eclipse.ui.internal.WorkbenchHandlerServiceHandler@17600ee3,
		,,true),null),
	org.eclipse.ui.defaultAcceleratorConfiguration,
	org.eclipse.tm.terminal.TerminalContext,,,system)
!SUBENTRY 1 org.eclipse.jface 2 0 2020-10-03 16:27:02.872
!MESSAGE A conflict occurred for ALT+W:
Binding(ALT+W,
	ParameterizedCommand(Command(org.eclipse.tm.terminal.command1,Terminal view insert,
		,
		Category(org.eclipse.tm.terminal.category1,Terminal view commands,Terminal view commands,true),
		org.eclipse.ui.internal.WorkbenchHandlerServiceHandler@17600ee3,
		,,true),null),
	org.eclipse.ui.defaultAcceleratorConfiguration,
	org.eclipse.tm.terminal.TerminalContext,,,system)
Binding(ALT+W,
	ParameterizedCommand(Command(org.eclipse.tm.terminal.command1,Terminal view insert,
		,
		Category(org.eclipse.tm.terminal.category1,Terminal view commands,Terminal view commands,true),
		org.eclipse.ui.internal.WorkbenchHandlerServiceHandler@17600ee3,
		,,true),null),
	org.eclipse.ui.defaultAcceleratorConfiguration,
	org.eclipse.tm.terminal.TerminalContext,,,system)
!SUBENTRY 1 org.eclipse.jface 2 0 2020-10-03 16:27:02.872
!MESSAGE A conflict occurred for ALT+H:
Binding(ALT+H,
	ParameterizedCommand(Command(org.eclipse.tm.terminal.command1,Terminal view insert,
		,
		Category(org.eclipse.tm.terminal.category1,Terminal view commands,Terminal view commands,true),
		org.eclipse.ui.internal.WorkbenchHandlerServiceHandler@17600ee3,
		,,true),null),
	org.eclipse.ui.defaultAcceleratorConfiguration,
	org.eclipse.tm.terminal.TerminalContext,,,system)
Binding(ALT+H,
	ParameterizedCommand(Command(org.eclipse.tm.terminal.command1,Terminal view insert,
		,
		Category(org.eclipse.tm.terminal.category1,Terminal view commands,Terminal view commands,true),
		org.eclipse.ui.internal.WorkbenchHandlerServiceHandler@17600ee3,
		,,true),null),
	org.eclipse.ui.defaultAcceleratorConfiguration,
	org.eclipse.tm.terminal.TerminalContext,,,system)
!SUBENTRY 1 org.eclipse.jface 2 0 2020-10-03 16:27:02.872
!MESSAGE A conflict occurred for ALT+N:
Binding(ALT+N,
	ParameterizedCommand(Command(org.eclipse.tm.terminal.command1,Terminal view insert,
		,
		Category(org.eclipse.tm.terminal.category1,Terminal view commands,Terminal view commands,true),
		org.eclipse.ui.internal.WorkbenchHandlerServiceHandler@17600ee3,
		,,true),null),
	org.eclipse.ui.defaultAcceleratorConfiguration,
	org.eclipse.tm.terminal.TerminalContext,,,system)
Binding(ALT+N,
	ParameterizedCommand(Command(org.eclipse.tm.terminal.command1,Terminal view insert,
		,
		Category(org.eclipse.tm.terminal.category1,Terminal view commands,Terminal view commands,true),
		org.eclipse.ui.internal.WorkbenchHandlerServiceHandler@17600ee3,
		,,true),null),
	org.eclipse.ui.defaultAcceleratorConfiguration,
	org.eclipse.tm.terminal.TerminalContext,,,system)
!SUBENTRY 1 org.eclipse.jface 2 0 2020-10-03 16:27:02.872
!MESSAGE A conflict occurred for ALT+A:
Binding(ALT+A,
	ParameterizedCommand(Command(org.eclipse.tm.terminal.command1,Terminal view insert,
		,
		Category(org.eclipse.tm.terminal.category1,Terminal view commands,Terminal view commands,true),
		org.eclipse.ui.internal.WorkbenchHandlerServiceHandler@17600ee3,
		,,true),null),
	org.eclipse.ui.defaultAcceleratorConfiguration,
	org.eclipse.tm.terminal.TerminalContext,,,system)
Binding(ALT+A,
	ParameterizedCommand(Command(org.eclipse.tm.terminal.command1,Terminal view insert,
		,
		Category(org.eclipse.tm.terminal.category1,Terminal view commands,Terminal view commands,true),
		org.eclipse.ui.internal.WorkbenchHandlerServiceHandler@17600ee3,
		,,true),null),
	org.eclipse.ui.defaultAcceleratorConfiguration,
	org.eclipse.tm.terminal.TerminalContext,,,system)
!SUBENTRY 1 org.eclipse.jface 2 0 2020-10-03 16:27:02.872
!MESSAGE A conflict occurred for ALT+E:
Binding(ALT+E,
	ParameterizedCommand(Command(org.eclipse.tm.terminal.command1,Terminal view insert,
		,
		Category(org.eclipse.tm.terminal.category1,Terminal view commands,Terminal view commands,true),
		org.eclipse.ui.internal.WorkbenchHandlerServiceHandler@17600ee3,
		,,true),null),
	org.eclipse.ui.defaultAcceleratorConfiguration,
	org.eclipse.tm.terminal.TerminalContext,,,system)
Binding(ALT+E,
	ParameterizedCommand(Command(org.eclipse.tm.terminal.command1,Terminal view insert,
		,
		Category(org.eclipse.tm.terminal.category1,Terminal view commands,Terminal view commands,true),
		org.eclipse.ui.internal.WorkbenchHandlerServiceHandler@17600ee3,
		,,true),null),
	org.eclipse.ui.defaultAcceleratorConfiguration,
	org.eclipse.tm.terminal.TerminalContext,,,system)
!SUBENTRY 1 org.eclipse.jface 2 0 2020-10-03 16:27:02.872
!MESSAGE A conflict occurred for ALT+F:
Binding(ALT+F,
	ParameterizedCommand(Command(org.eclipse.tm.terminal.command1,Terminal view insert,
		,
		Category(org.eclipse.tm.terminal.category1,Terminal view commands,Terminal view commands,true),
		org.eclipse.ui.internal.WorkbenchHandlerServiceHandler@17600ee3,
		,,true),null),
	org.eclipse.ui.defaultAcceleratorConfiguration,
	org.eclipse.tm.terminal.TerminalContext,,,system)
Binding(ALT+F,
	ParameterizedCommand(Command(org.eclipse.tm.terminal.command1,Terminal view insert,
		,
		Category(org.eclipse.tm.terminal.category1,Terminal view commands,Terminal view commands,true),
		org.eclipse.ui.internal.WorkbenchHandlerServiceHandler@17600ee3,
		,,true),null),
	org.eclipse.ui.defaultAcceleratorConfiguration,
	org.eclipse.tm.terminal.TerminalContext,,,system)
!SUBENTRY 1 org.eclipse.jface 2 0 2020-10-03 16:27:02.872
!MESSAGE A conflict occurred for ALT+G:
Binding(ALT+G,
	ParameterizedCommand(Command(org.eclipse.tm.terminal.command1,Terminal view insert,
		,
		Category(org.eclipse.tm.terminal.category1,Terminal view commands,Terminal view commands,true),
		org.eclipse.ui.internal.WorkbenchHandlerServiceHandler@17600ee3,
		,,true),null),
	org.eclipse.ui.defaultAcceleratorConfiguration,
	org.eclipse.tm.terminal.TerminalContext,,,system)
Binding(ALT+G,
	ParameterizedCommand(Command(org.eclipse.tm.terminal.command1,Terminal view insert,
		,
		Category(org.eclipse.tm.terminal.category1,Terminal view commands,Terminal view commands,true),
		org.eclipse.ui.internal.WorkbenchHandlerServiceHandler@17600ee3,
		,,true),null),
	org.eclipse.ui.defaultAcceleratorConfiguration,
	org.eclipse.tm.terminal.TerminalContext,,,system)

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:28:49.852
!MESSAGE XSCT Command: [disconnect tcfchan#3], Thread: Thread-259

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:28:49.856
!MESSAGE XSCT command with result: [disconnect tcfchan#3], Result: [null, ]. Thread: Thread-259

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:29:11.018
!MESSAGE XSCT Command: [platform read {C:\GitHub\ReconHardware\FPGA_Files\Software\Multiplier_HW\platform.spr}], Thread: Worker-3: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:29:11.022
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: Worker-1: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:29:11.218
!MESSAGE XSCT Command: [domain active {zynq_fsbl}], Thread: Worker-0: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:29:13.798
!MESSAGE XSCT command with result: [platform read {C:\GitHub\ReconHardware\FPGA_Files\Software\Multiplier_HW\platform.spr}], Result: [null, ]. Thread: Worker-3: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:29:13.801
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, ]. Thread: Worker-1: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:29:13.803
!MESSAGE XSCT command with result: [domain active {zynq_fsbl}], Result: [null, ]. Thread: Worker-0: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:29:13.806
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-0: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:29:13.810
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa]. Thread: Worker-0: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:29:13.813
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Thread: Worker-0: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:29:13.816
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa], Result: [null, ]. Thread: Worker-0: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:29:13.819
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-0: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:29:13.859
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss]. Thread: Worker-0: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:29:13.862
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss ], Thread: Worker-0: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-03 16:29:13.866
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss ], Result: [null, ]. Thread: Worker-0: Initializing 'zynq_fsbl' bsp settings UI...
