// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xadd_bias_and_relu_flatten2.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XAdd_bias_and_relu_flatten2_CfgInitialize(XAdd_bias_and_relu_flatten2 *InstancePtr, XAdd_bias_and_relu_flatten2_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Control_BaseAddress = ConfigPtr->Control_BaseAddress;
    InstancePtr->Input_BaseAddress = ConfigPtr->Input_BaseAddress;
    InstancePtr->Output_BaseAddress = ConfigPtr->Output_BaseAddress;
    InstancePtr->Parameter_BaseAddress = ConfigPtr->Parameter_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XAdd_bias_and_relu_flatten2_Start(XAdd_bias_and_relu_flatten2 *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAdd_bias_and_relu_flatten2_ReadReg(InstancePtr->Control_BaseAddress, XADD_BIAS_AND_RELU_FLATTEN2_CONTROL_ADDR_AP_CTRL) & 0x80;
    XAdd_bias_and_relu_flatten2_WriteReg(InstancePtr->Control_BaseAddress, XADD_BIAS_AND_RELU_FLATTEN2_CONTROL_ADDR_AP_CTRL, Data | 0x01);
}

u32 XAdd_bias_and_relu_flatten2_IsDone(XAdd_bias_and_relu_flatten2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAdd_bias_and_relu_flatten2_ReadReg(InstancePtr->Control_BaseAddress, XADD_BIAS_AND_RELU_FLATTEN2_CONTROL_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XAdd_bias_and_relu_flatten2_IsIdle(XAdd_bias_and_relu_flatten2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAdd_bias_and_relu_flatten2_ReadReg(InstancePtr->Control_BaseAddress, XADD_BIAS_AND_RELU_FLATTEN2_CONTROL_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XAdd_bias_and_relu_flatten2_IsReady(XAdd_bias_and_relu_flatten2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAdd_bias_and_relu_flatten2_ReadReg(InstancePtr->Control_BaseAddress, XADD_BIAS_AND_RELU_FLATTEN2_CONTROL_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XAdd_bias_and_relu_flatten2_EnableAutoRestart(XAdd_bias_and_relu_flatten2 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAdd_bias_and_relu_flatten2_WriteReg(InstancePtr->Control_BaseAddress, XADD_BIAS_AND_RELU_FLATTEN2_CONTROL_ADDR_AP_CTRL, 0x80);
}

void XAdd_bias_and_relu_flatten2_DisableAutoRestart(XAdd_bias_and_relu_flatten2 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAdd_bias_and_relu_flatten2_WriteReg(InstancePtr->Control_BaseAddress, XADD_BIAS_AND_RELU_FLATTEN2_CONTROL_ADDR_AP_CTRL, 0);
}

u32 XAdd_bias_and_relu_flatten2_Get_mem_block1_dense_BaseAddress(XAdd_bias_and_relu_flatten2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Input_BaseAddress + XADD_BIAS_AND_RELU_FLATTEN2_INPUT_ADDR_MEM_BLOCK1_DENSE_BASE);
}

u32 XAdd_bias_and_relu_flatten2_Get_mem_block1_dense_HighAddress(XAdd_bias_and_relu_flatten2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Input_BaseAddress + XADD_BIAS_AND_RELU_FLATTEN2_INPUT_ADDR_MEM_BLOCK1_DENSE_HIGH);
}

u32 XAdd_bias_and_relu_flatten2_Get_mem_block1_dense_TotalBytes(XAdd_bias_and_relu_flatten2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XADD_BIAS_AND_RELU_FLATTEN2_INPUT_ADDR_MEM_BLOCK1_DENSE_HIGH - XADD_BIAS_AND_RELU_FLATTEN2_INPUT_ADDR_MEM_BLOCK1_DENSE_BASE + 1);
}

u32 XAdd_bias_and_relu_flatten2_Get_mem_block1_dense_BitWidth(XAdd_bias_and_relu_flatten2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XADD_BIAS_AND_RELU_FLATTEN2_INPUT_WIDTH_MEM_BLOCK1_DENSE;
}

u32 XAdd_bias_and_relu_flatten2_Get_mem_block1_dense_Depth(XAdd_bias_and_relu_flatten2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XADD_BIAS_AND_RELU_FLATTEN2_INPUT_DEPTH_MEM_BLOCK1_DENSE;
}

u32 XAdd_bias_and_relu_flatten2_Write_mem_block1_dense_Words(XAdd_bias_and_relu_flatten2 *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XADD_BIAS_AND_RELU_FLATTEN2_INPUT_ADDR_MEM_BLOCK1_DENSE_HIGH - XADD_BIAS_AND_RELU_FLATTEN2_INPUT_ADDR_MEM_BLOCK1_DENSE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Input_BaseAddress + XADD_BIAS_AND_RELU_FLATTEN2_INPUT_ADDR_MEM_BLOCK1_DENSE_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XAdd_bias_and_relu_flatten2_Read_mem_block1_dense_Words(XAdd_bias_and_relu_flatten2 *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XADD_BIAS_AND_RELU_FLATTEN2_INPUT_ADDR_MEM_BLOCK1_DENSE_HIGH - XADD_BIAS_AND_RELU_FLATTEN2_INPUT_ADDR_MEM_BLOCK1_DENSE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Input_BaseAddress + XADD_BIAS_AND_RELU_FLATTEN2_INPUT_ADDR_MEM_BLOCK1_DENSE_BASE + (offset + i)*4);
    }
    return length;
}

u32 XAdd_bias_and_relu_flatten2_Write_mem_block1_dense_Bytes(XAdd_bias_and_relu_flatten2 *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XADD_BIAS_AND_RELU_FLATTEN2_INPUT_ADDR_MEM_BLOCK1_DENSE_HIGH - XADD_BIAS_AND_RELU_FLATTEN2_INPUT_ADDR_MEM_BLOCK1_DENSE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Input_BaseAddress + XADD_BIAS_AND_RELU_FLATTEN2_INPUT_ADDR_MEM_BLOCK1_DENSE_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XAdd_bias_and_relu_flatten2_Read_mem_block1_dense_Bytes(XAdd_bias_and_relu_flatten2 *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XADD_BIAS_AND_RELU_FLATTEN2_INPUT_ADDR_MEM_BLOCK1_DENSE_HIGH - XADD_BIAS_AND_RELU_FLATTEN2_INPUT_ADDR_MEM_BLOCK1_DENSE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Input_BaseAddress + XADD_BIAS_AND_RELU_FLATTEN2_INPUT_ADDR_MEM_BLOCK1_DENSE_BASE + offset + i);
    }
    return length;
}

u32 XAdd_bias_and_relu_flatten2_Get_memblock1_dense_BaseAddress(XAdd_bias_and_relu_flatten2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Output_BaseAddress + XADD_BIAS_AND_RELU_FLATTEN2_OUTPUT_ADDR_MEMBLOCK1_DENSE_BASE);
}

u32 XAdd_bias_and_relu_flatten2_Get_memblock1_dense_HighAddress(XAdd_bias_and_relu_flatten2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Output_BaseAddress + XADD_BIAS_AND_RELU_FLATTEN2_OUTPUT_ADDR_MEMBLOCK1_DENSE_HIGH);
}

u32 XAdd_bias_and_relu_flatten2_Get_memblock1_dense_TotalBytes(XAdd_bias_and_relu_flatten2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XADD_BIAS_AND_RELU_FLATTEN2_OUTPUT_ADDR_MEMBLOCK1_DENSE_HIGH - XADD_BIAS_AND_RELU_FLATTEN2_OUTPUT_ADDR_MEMBLOCK1_DENSE_BASE + 1);
}

u32 XAdd_bias_and_relu_flatten2_Get_memblock1_dense_BitWidth(XAdd_bias_and_relu_flatten2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XADD_BIAS_AND_RELU_FLATTEN2_OUTPUT_WIDTH_MEMBLOCK1_DENSE;
}

u32 XAdd_bias_and_relu_flatten2_Get_memblock1_dense_Depth(XAdd_bias_and_relu_flatten2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XADD_BIAS_AND_RELU_FLATTEN2_OUTPUT_DEPTH_MEMBLOCK1_DENSE;
}

u32 XAdd_bias_and_relu_flatten2_Write_memblock1_dense_Words(XAdd_bias_and_relu_flatten2 *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XADD_BIAS_AND_RELU_FLATTEN2_OUTPUT_ADDR_MEMBLOCK1_DENSE_HIGH - XADD_BIAS_AND_RELU_FLATTEN2_OUTPUT_ADDR_MEMBLOCK1_DENSE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Output_BaseAddress + XADD_BIAS_AND_RELU_FLATTEN2_OUTPUT_ADDR_MEMBLOCK1_DENSE_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XAdd_bias_and_relu_flatten2_Read_memblock1_dense_Words(XAdd_bias_and_relu_flatten2 *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XADD_BIAS_AND_RELU_FLATTEN2_OUTPUT_ADDR_MEMBLOCK1_DENSE_HIGH - XADD_BIAS_AND_RELU_FLATTEN2_OUTPUT_ADDR_MEMBLOCK1_DENSE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Output_BaseAddress + XADD_BIAS_AND_RELU_FLATTEN2_OUTPUT_ADDR_MEMBLOCK1_DENSE_BASE + (offset + i)*4);
    }
    return length;
}

u32 XAdd_bias_and_relu_flatten2_Write_memblock1_dense_Bytes(XAdd_bias_and_relu_flatten2 *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XADD_BIAS_AND_RELU_FLATTEN2_OUTPUT_ADDR_MEMBLOCK1_DENSE_HIGH - XADD_BIAS_AND_RELU_FLATTEN2_OUTPUT_ADDR_MEMBLOCK1_DENSE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Output_BaseAddress + XADD_BIAS_AND_RELU_FLATTEN2_OUTPUT_ADDR_MEMBLOCK1_DENSE_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XAdd_bias_and_relu_flatten2_Read_memblock1_dense_Bytes(XAdd_bias_and_relu_flatten2 *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XADD_BIAS_AND_RELU_FLATTEN2_OUTPUT_ADDR_MEMBLOCK1_DENSE_HIGH - XADD_BIAS_AND_RELU_FLATTEN2_OUTPUT_ADDR_MEMBLOCK1_DENSE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Output_BaseAddress + XADD_BIAS_AND_RELU_FLATTEN2_OUTPUT_ADDR_MEMBLOCK1_DENSE_BASE + offset + i);
    }
    return length;
}

u32 XAdd_bias_and_relu_flatten2_Get_bd2_BaseAddress(XAdd_bias_and_relu_flatten2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Parameter_BaseAddress + XADD_BIAS_AND_RELU_FLATTEN2_PARAMETER_ADDR_BD2_BASE);
}

u32 XAdd_bias_and_relu_flatten2_Get_bd2_HighAddress(XAdd_bias_and_relu_flatten2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Parameter_BaseAddress + XADD_BIAS_AND_RELU_FLATTEN2_PARAMETER_ADDR_BD2_HIGH);
}

u32 XAdd_bias_and_relu_flatten2_Get_bd2_TotalBytes(XAdd_bias_and_relu_flatten2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XADD_BIAS_AND_RELU_FLATTEN2_PARAMETER_ADDR_BD2_HIGH - XADD_BIAS_AND_RELU_FLATTEN2_PARAMETER_ADDR_BD2_BASE + 1);
}

u32 XAdd_bias_and_relu_flatten2_Get_bd2_BitWidth(XAdd_bias_and_relu_flatten2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XADD_BIAS_AND_RELU_FLATTEN2_PARAMETER_WIDTH_BD2;
}

u32 XAdd_bias_and_relu_flatten2_Get_bd2_Depth(XAdd_bias_and_relu_flatten2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XADD_BIAS_AND_RELU_FLATTEN2_PARAMETER_DEPTH_BD2;
}

u32 XAdd_bias_and_relu_flatten2_Write_bd2_Words(XAdd_bias_and_relu_flatten2 *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XADD_BIAS_AND_RELU_FLATTEN2_PARAMETER_ADDR_BD2_HIGH - XADD_BIAS_AND_RELU_FLATTEN2_PARAMETER_ADDR_BD2_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Parameter_BaseAddress + XADD_BIAS_AND_RELU_FLATTEN2_PARAMETER_ADDR_BD2_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XAdd_bias_and_relu_flatten2_Read_bd2_Words(XAdd_bias_and_relu_flatten2 *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XADD_BIAS_AND_RELU_FLATTEN2_PARAMETER_ADDR_BD2_HIGH - XADD_BIAS_AND_RELU_FLATTEN2_PARAMETER_ADDR_BD2_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Parameter_BaseAddress + XADD_BIAS_AND_RELU_FLATTEN2_PARAMETER_ADDR_BD2_BASE + (offset + i)*4);
    }
    return length;
}

u32 XAdd_bias_and_relu_flatten2_Write_bd2_Bytes(XAdd_bias_and_relu_flatten2 *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XADD_BIAS_AND_RELU_FLATTEN2_PARAMETER_ADDR_BD2_HIGH - XADD_BIAS_AND_RELU_FLATTEN2_PARAMETER_ADDR_BD2_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Parameter_BaseAddress + XADD_BIAS_AND_RELU_FLATTEN2_PARAMETER_ADDR_BD2_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XAdd_bias_and_relu_flatten2_Read_bd2_Bytes(XAdd_bias_and_relu_flatten2 *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XADD_BIAS_AND_RELU_FLATTEN2_PARAMETER_ADDR_BD2_HIGH - XADD_BIAS_AND_RELU_FLATTEN2_PARAMETER_ADDR_BD2_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Parameter_BaseAddress + XADD_BIAS_AND_RELU_FLATTEN2_PARAMETER_ADDR_BD2_BASE + offset + i);
    }
    return length;
}

void XAdd_bias_and_relu_flatten2_InterruptGlobalEnable(XAdd_bias_and_relu_flatten2 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAdd_bias_and_relu_flatten2_WriteReg(InstancePtr->Control_BaseAddress, XADD_BIAS_AND_RELU_FLATTEN2_CONTROL_ADDR_GIE, 1);
}

void XAdd_bias_and_relu_flatten2_InterruptGlobalDisable(XAdd_bias_and_relu_flatten2 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAdd_bias_and_relu_flatten2_WriteReg(InstancePtr->Control_BaseAddress, XADD_BIAS_AND_RELU_FLATTEN2_CONTROL_ADDR_GIE, 0);
}

void XAdd_bias_and_relu_flatten2_InterruptEnable(XAdd_bias_and_relu_flatten2 *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XAdd_bias_and_relu_flatten2_ReadReg(InstancePtr->Control_BaseAddress, XADD_BIAS_AND_RELU_FLATTEN2_CONTROL_ADDR_IER);
    XAdd_bias_and_relu_flatten2_WriteReg(InstancePtr->Control_BaseAddress, XADD_BIAS_AND_RELU_FLATTEN2_CONTROL_ADDR_IER, Register | Mask);
}

void XAdd_bias_and_relu_flatten2_InterruptDisable(XAdd_bias_and_relu_flatten2 *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XAdd_bias_and_relu_flatten2_ReadReg(InstancePtr->Control_BaseAddress, XADD_BIAS_AND_RELU_FLATTEN2_CONTROL_ADDR_IER);
    XAdd_bias_and_relu_flatten2_WriteReg(InstancePtr->Control_BaseAddress, XADD_BIAS_AND_RELU_FLATTEN2_CONTROL_ADDR_IER, Register & (~Mask));
}

void XAdd_bias_and_relu_flatten2_InterruptClear(XAdd_bias_and_relu_flatten2 *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAdd_bias_and_relu_flatten2_WriteReg(InstancePtr->Control_BaseAddress, XADD_BIAS_AND_RELU_FLATTEN2_CONTROL_ADDR_ISR, Mask);
}

u32 XAdd_bias_and_relu_flatten2_InterruptGetEnabled(XAdd_bias_and_relu_flatten2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XAdd_bias_and_relu_flatten2_ReadReg(InstancePtr->Control_BaseAddress, XADD_BIAS_AND_RELU_FLATTEN2_CONTROL_ADDR_IER);
}

u32 XAdd_bias_and_relu_flatten2_InterruptGetStatus(XAdd_bias_and_relu_flatten2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XAdd_bias_and_relu_flatten2_ReadReg(InstancePtr->Control_BaseAddress, XADD_BIAS_AND_RELU_FLATTEN2_CONTROL_ADDR_ISR);
}

