// Seed: 1094680004
module module_0 (
    output id_0,
    input logic id_1,
    output logic id_2,
    input id_3,
    output id_4
);
  always @(posedge SystemTFIdentifier(id_1,
      id_1,
      id_3,
      1'b0
  ) == 1 or posedge id_1)
  begin
    id_0 <= 1;
  end
endmodule
