{
  "version": "0.1.0",
  "types": {
    "peripherals": {
      "FUSE": {
        "description": "Fuses",
        "children": {
          "registers": {
            "EXTENDED": {
              "offset": 2,
              "size": 8,
              "reset_value": 255,
              "children": {
                "fields": {
                  "PSCRB": {
                    "description": "PSC Reset Behavior",
                    "offset": 5,
                    "size": 1
                  },
                  "PSCRVA": {
                    "description": "PSCOUTnA Reset Value",
                    "offset": 4,
                    "size": 1
                  },
                  "PSCRVB": {
                    "description": "PSC0UTnB Reset Value",
                    "offset": 3,
                    "size": 1
                  },
                  "BODLEVEL": {
                    "description": "Brown-out Detector Trigger Level",
                    "offset": 0,
                    "size": 3,
                    "enum": "types.peripherals.FUSE.children.enums.ENUM_BODLEVEL"
                  }
                }
              }
            },
            "HIGH": {
              "offset": 1,
              "size": 8,
              "reset_value": 217,
              "children": {
                "fields": {
                  "RSTDISBL": {
                    "description": "Reset Disabled (Enable PC6 as i/o pin)",
                    "offset": 7,
                    "size": 1
                  },
                  "DWEN": {
                    "description": "Debug Wire enable",
                    "offset": 6,
                    "size": 1
                  },
                  "SPIEN": {
                    "description": "Serial program downloading (SPI) enabled",
                    "offset": 5,
                    "size": 1
                  },
                  "WDTON": {
                    "description": "Watch-dog Timer always on",
                    "offset": 4,
                    "size": 1
                  },
                  "EESAVE": {
                    "description": "Preserve EEPROM through the Chip Erase cycle",
                    "offset": 3,
                    "size": 1
                  },
                  "BOOTSZ": {
                    "description": "Select Boot Size",
                    "offset": 1,
                    "size": 2,
                    "enum": "types.peripherals.FUSE.children.enums.ENUM_BOOTSZ"
                  },
                  "BOOTRST": {
                    "description": "Select Reset Vector",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "LOW": {
              "offset": 0,
              "size": 8,
              "reset_value": 98,
              "children": {
                "fields": {
                  "CKDIV8": {
                    "description": "Divide clock by 8 internally",
                    "offset": 7,
                    "size": 1
                  },
                  "CKOUT": {
                    "description": "Clock output on PORTD1",
                    "offset": 6,
                    "size": 1
                  },
                  "SUT_CKSEL": {
                    "description": "Select Clock Source",
                    "offset": 0,
                    "size": 6,
                    "enum": "types.peripherals.FUSE.children.enums.ENUM_SUT_CKSEL"
                  }
                }
              }
            }
          },
          "enums": {
            "ENUM_SUT_CKSEL": {
              "size": 6,
              "children": {
                "enum_fields": {
                  "EXTCLK_6CK_14CK_0MS": {
                    "description": "Ext. Clock; Start-up time PWRDWN/RESET: 6 CK/14 CK + 0 ms",
                    "value": 0
                  },
                  "EXTCLK_6CK_14CK_4MS1": {
                    "description": "Ext. Clock; Start-up time PWRDWN/RESET: 6 CK/14 CK + 4.1 ms",
                    "value": 16
                  },
                  "EXTCLK_6CK_14CK_65MS": {
                    "description": "Ext. Clock; Start-up time PWRDWN/RESET: 6 CK/14 CK + 65 ms",
                    "value": 32
                  },
                  "INTRCOSC_8MHZ_6CK_14CK_0MS": {
                    "description": "Int. RC Osc. 8 MHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 0 ms",
                    "value": 2
                  },
                  "INTRCOSC_8MHZ_6CK_14CK_4MS1": {
                    "description": "Int. RC Osc. 8 MHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 4.1 ms",
                    "value": 18
                  },
                  "INTRCOSC_8MHZ_6CK_14CK_65MS": {
                    "description": "Int. RC Osc. 8 MHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 65 ms",
                    "value": 34
                  },
                  "EXTXOSC_0MHZ4_0MHZ9_258CK_14CK_4MS1": {
                    "description": "Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 4.1 ms",
                    "value": 8
                  },
                  "EXTXOSC_0MHZ4_0MHZ9_258CK_14CK_65MS": {
                    "description": "Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 65 ms",
                    "value": 24
                  },
                  "EXTXOSC_0MHZ4_0MHZ9_1KCK_14CK_0MS": {
                    "description": "Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 0 ms",
                    "value": 40
                  },
                  "EXTXOSC_0MHZ4_0MHZ9_1KCK_14CK_4MS1": {
                    "description": "Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 4.1 ms",
                    "value": 56
                  },
                  "EXTXOSC_0MHZ4_0MHZ9_1KCK_14CK_65MS": {
                    "description": "Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 65 ms",
                    "value": 9
                  },
                  "EXTXOSC_0MHZ4_0MHZ9_16KCK_14CK_0MS": {
                    "description": "Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 0 ms",
                    "value": 25
                  },
                  "EXTXOSC_0MHZ4_0MHZ9_16KCK_14CK_4MS1": {
                    "description": "Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 4.1 ms",
                    "value": 41
                  },
                  "EXTXOSC_0MHZ4_0MHZ9_16KCK_14CK_65MS": {
                    "description": "Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 65 ms",
                    "value": 57
                  },
                  "EXTXOSC_0MHZ9_3MHZ_258CK_14CK_4MS1": {
                    "description": "Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 4.1 ms",
                    "value": 10
                  },
                  "EXTXOSC_0MHZ9_3MHZ_258CK_14CK_65MS": {
                    "description": "Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 65 ms",
                    "value": 26
                  },
                  "EXTXOSC_0MHZ9_3MHZ_1KCK_14CK_0MS": {
                    "description": "Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 0 ms",
                    "value": 42
                  },
                  "EXTXOSC_0MHZ9_3MHZ_1KCK_14CK_4MS1": {
                    "description": "Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 4.1 ms",
                    "value": 58
                  },
                  "EXTXOSC_0MHZ9_3MHZ_1KCK_14CK_65MS": {
                    "description": "Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 65 ms",
                    "value": 11
                  },
                  "EXTXOSC_0MHZ9_3MHZ_16KCK_14CK_0MS": {
                    "description": "Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 0 ms",
                    "value": 27
                  },
                  "EXTXOSC_0MHZ9_3MHZ_16KCK_14CK_4MS1": {
                    "description": "Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 4.1 ms",
                    "value": 43
                  },
                  "EXTXOSC_0MHZ9_3MHZ_16KCK_14CK_65MS": {
                    "description": "Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 65 ms",
                    "value": 59
                  },
                  "EXTXOSC_3MHZ_8MHZ_258CK_14CK_4MS1": {
                    "description": "Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 4.1 ms",
                    "value": 12
                  },
                  "EXTXOSC_3MHZ_8MHZ_258CK_14CK_65MS": {
                    "description": "Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 65 ms",
                    "value": 28
                  },
                  "EXTXOSC_3MHZ_8MHZ_1KCK_14CK_0MS": {
                    "description": "Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 0 ms",
                    "value": 44
                  },
                  "EXTXOSC_3MHZ_8MHZ_1KCK_14CK_4MS1": {
                    "description": "Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 4.1 ms",
                    "value": 60
                  },
                  "EXTXOSC_3MHZ_8MHZ_1KCK_14CK_65MS": {
                    "description": "Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 65 ms",
                    "value": 13
                  },
                  "EXTXOSC_3MHZ_8MHZ_16KCK_14CK_0MS": {
                    "description": "Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 0 ms",
                    "value": 29
                  },
                  "EXTXOSC_3MHZ_8MHZ_16KCK_14CK_4MS1": {
                    "description": "Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 4.1 ms",
                    "value": 45
                  },
                  "EXTXOSC_3MHZ_8MHZ_16KCK_14CK_65MS": {
                    "description": "Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 65 ms",
                    "value": 61
                  },
                  "EXTXOSC_8MHZ_XX_258CK_14CK_4MS1": {
                    "description": "Ext. Crystal Osc. 8.0-    MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 4.1 ms",
                    "value": 14
                  },
                  "EXTXOSC_8MHZ_XX_258CK_14CK_65MS": {
                    "description": "Ext. Crystal Osc. 8.0-    MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 65 ms",
                    "value": 30
                  },
                  "EXTXOSC_8MHZ_XX_1KCK_14CK_0MS": {
                    "description": "Ext. Crystal Osc. 8.0-    MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 0 ms",
                    "value": 46
                  },
                  "EXTXOSC_8MHZ_XX_1KCK_14CK_4MS1": {
                    "description": "Ext. Crystal Osc. 8.0-    MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 4.1 ms",
                    "value": 62
                  },
                  "EXTXOSC_8MHZ_XX_1KCK_14CK_65MS": {
                    "description": "Ext. Crystal Osc. 8.0-    MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 65 ms",
                    "value": 15
                  },
                  "EXTXOSC_8MHZ_XX_16KCK_14CK_0MS": {
                    "description": "Ext. Crystal Osc. 8.0-    MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 0 ms",
                    "value": 31
                  },
                  "EXTXOSC_8MHZ_XX_16KCK_14CK_4MS1": {
                    "description": "Ext. Crystal Osc. 8.0-    MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 4.1 ms",
                    "value": 47
                  },
                  "EXTXOSC_8MHZ_XX_16KCK_14CK_65MS": {
                    "description": "Ext. Crystal Osc. 8.0-    MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 65 ms",
                    "value": 63
                  },
                  "PLLCLK_16MHZ_1KCK_14CK_0MS": {
                    "description": "PLL clock 16 MHz; Start-up time PWRDWN/RESET: 1K CK/14 CK + 0 ms",
                    "value": 3
                  },
                  "PLLCLK_16MHZ_1KCK_14CK_4MS1": {
                    "description": "PLL clock 16 MHz; Start-up time PWRDWN/RESET: 1K CK/14 CK + 4.1 ms",
                    "value": 19
                  },
                  "PLLCLK_16MHZ_1KCK_14CK_65MS": {
                    "description": "PLL clock 16 MHz; Start-up time PWRDWN/RESET: 1K CK/14 CK + 65 ms",
                    "value": 35
                  },
                  "PLLCLK_16MHZ_16KCK_14CK_0MS": {
                    "description": "PLL clock 16 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 0 ms",
                    "value": 51
                  },
                  "PLLCLK_PLLIN_EXTCLK_6KCK_14CK_0MS": {
                    "description": "PLL clock /4; PLL input: Ext. Clock; Start-up time PWRDWN/RESET: 6K CK/14 CK + 0 ms",
                    "value": 1
                  },
                  "PLLCLK_PLLIN_EXTCLK_6KCK_14CK_4MS": {
                    "description": "PLL clock /4; PLL input: Ext. Clock; Start-up time PWRDWN/RESET: 6K CK/14 CK + 4 ms",
                    "value": 17
                  },
                  "PLLCLK_PLLIN_EXTCLK_6KCK_14CK_64MS": {
                    "description": "PLL clock /4; PLL input: Ext. Clock; Start-up time PWRDWN/RESET: 6K CK/14 CK + 64 ms",
                    "value": 33
                  },
                  "PLLCLK_PLLIN_EXTXOSC_1KCK_14CK_0MS": {
                    "description": "PLL clock /4; PLL input: Ext. Crystal Osc.; Start-up time PWRDWN/RESET: 1K CK/14 CK + 0 ms",
                    "value": 5
                  },
                  "PLLCLK_PLLIN_EXTXOSC_1KCK_14CK_4MS": {
                    "description": "PLL clock /4; PLL input: Ext. Crystal Osc.; Start-up time PWRDWN/RESET: 1K CK/14 CK + 4 ms",
                    "value": 21
                  },
                  "PLLCLK_PLLIN_EXTXOSC_16KCK_14CK_4MS": {
                    "description": "PLL clock /4; PLL input: Ext. Crystal Osc.; Start-up time PWRDWN/RESET: 16K CK/14 CK + 4 ms",
                    "value": 37
                  },
                  "PLLCLK_PLLIN_EXTXOSC_16KCK_14CK_64MS": {
                    "description": "PLL clock /4; PLL input: Ext. Crystal Osc.; Start-up time PWRDWN/RESET: 16K CK/14 CK + 64 ms",
                    "value": 53
                  },
                  "EXTXOSC_PLLIN_EXTXOSC_1KCK_14CK_0MS": {
                    "description": "Ext. Crystal Osc.; PLL input: Ext. Crystal Osc.; Start-up time PWRDWN/RESET: 1K CK/14 CK + 0 ms",
                    "value": 4
                  },
                  "EXTXOSC_PLLIN_EXTXOSC_1KCK_14CK_4MS": {
                    "description": "Ext. Crystal Osc.; PLL input: Ext. Crystal Osc.; Start-up time PWRDWN/RESET: 1K CK/14 CK + 4 ms",
                    "value": 20
                  },
                  "EXTXOSC_PLLIN_EXTXOSC_16KCK_14CK_4MS": {
                    "description": "Ext. Crystal Osc.; PLL input: Ext. Crystal Osc.; Start-up time PWRDWN/RESET: 16K CK/14 CK + 4 ms",
                    "value": 36
                  },
                  "EXTXOSC_PLLIN_EXTXOSC_16KCK_14CK_64MS": {
                    "description": "Ext. Crystal Osc.; PLL input: Ext. Crystal Osc.; Start-up time PWRDWN/RESET: 16K CK/14 CK + 64 ms",
                    "value": 52
                  }
                }
              }
            },
            "ENUM_BODLEVEL": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "DISABLED": {
                    "description": "Brown-out detection disabled",
                    "value": 7
                  },
                  "4V5": {
                    "description": "Brown-out detection at VCC=4.5 V",
                    "value": 6
                  },
                  "2V7": {
                    "description": "Brown-out detection at VCC=2.7 V",
                    "value": 5
                  },
                  "4V3": {
                    "description": "Brown-out detection at VCC=4.3 V",
                    "value": 4
                  },
                  "4V4": {
                    "description": "Brown-out detection at VCC=4.4 V",
                    "value": 3
                  },
                  "4V2": {
                    "description": "Brown-out detection at VCC=4.2 V",
                    "value": 2
                  },
                  "2V8": {
                    "description": "Brown-out detection at VCC=2.8 V",
                    "value": 1
                  },
                  "2V6": {
                    "description": "Brown-out detection at VCC=2.6 V",
                    "value": 0
                  }
                }
              }
            },
            "ENUM_BOOTSZ": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "256W_1F00": {
                    "description": "Boot Flash size=256 words Boot address=$1F00",
                    "value": 3
                  },
                  "512W_1E00": {
                    "description": "Boot Flash size=512 words Boot address=$1E00",
                    "value": 2
                  },
                  "1024W_1C00": {
                    "description": "Boot Flash size=1024 words Boot address=$1C00",
                    "value": 1
                  },
                  "2048W_1800": {
                    "description": "Boot Flash size=2048 words Boot address=$1800",
                    "value": 0
                  }
                }
              }
            }
          }
        }
      },
      "LOCKBIT": {
        "description": "Lockbits",
        "children": {
          "registers": {
            "LOCKBIT": {
              "offset": 0,
              "size": 8,
              "reset_value": 255,
              "children": {
                "fields": {
                  "LB": {
                    "description": "Memory Lock",
                    "offset": 0,
                    "size": 2,
                    "enum": "types.peripherals.LOCKBIT.children.enums.ENUM_LB"
                  },
                  "BLB0": {
                    "description": "Boot Loader Protection Mode",
                    "offset": 2,
                    "size": 2,
                    "enum": "types.peripherals.LOCKBIT.children.enums.ENUM_BLB"
                  },
                  "BLB1": {
                    "description": "Boot Loader Protection Mode",
                    "offset": 4,
                    "size": 2,
                    "enum": "types.peripherals.LOCKBIT.children.enums.ENUM_BLB2"
                  }
                }
              }
            }
          },
          "enums": {
            "ENUM_LB": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "PROG_VER_DISABLED": {
                    "description": "Further programming and verification disabled",
                    "value": 0
                  },
                  "PROG_DISABLED": {
                    "description": "Further programming disabled",
                    "value": 2
                  },
                  "NO_LOCK": {
                    "description": "No memory lock features enabled",
                    "value": 3
                  }
                }
              }
            },
            "ENUM_BLB": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "LPM_SPM_DISABLE": {
                    "description": "LPM and SPM prohibited in Application Section",
                    "value": 0
                  },
                  "LPM_DISABLE": {
                    "description": "LPM prohibited in Application Section",
                    "value": 1
                  },
                  "SPM_DISABLE": {
                    "description": "SPM prohibited in Application Section",
                    "value": 2
                  },
                  "NO_LOCK": {
                    "description": "No lock on SPM and LPM in Application Section",
                    "value": 3
                  }
                }
              }
            },
            "ENUM_BLB2": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "LPM_SPM_DISABLE": {
                    "description": "LPM and SPM prohibited in Boot Section",
                    "value": 0
                  },
                  "LPM_DISABLE": {
                    "description": "LPM prohibited in Boot Section",
                    "value": 1
                  },
                  "SPM_DISABLE": {
                    "description": "SPM prohibited in Boot Section",
                    "value": 2
                  },
                  "NO_LOCK": {
                    "description": "No lock on SPM and LPM in Boot Section",
                    "value": 3
                  }
                }
              }
            }
          }
        }
      },
      "PORT": {
        "description": "I/O Port",
        "children": {
          "register_groups": {
            "PORTB": {
              "description": "I/O Port",
              "children": {
                "registers": {
                  "PORTB": {
                    "description": "Port B Data Register",
                    "offset": 2,
                    "size": 8
                  },
                  "DDRB": {
                    "description": "Port B Data Direction Register",
                    "offset": 1,
                    "size": 8
                  },
                  "PINB": {
                    "description": "Port B Input Pins",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "PORTC": {
              "description": "I/O Port",
              "children": {
                "registers": {
                  "PORTC": {
                    "description": "Port C Data Register",
                    "offset": 2,
                    "size": 8
                  },
                  "DDRC": {
                    "description": "Port C Data Direction Register",
                    "offset": 1,
                    "size": 8
                  },
                  "PINC": {
                    "description": "Port C Input Pins",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "PORTD": {
              "description": "I/O Port",
              "children": {
                "registers": {
                  "PORTD": {
                    "description": "Port D Data Register",
                    "offset": 2,
                    "size": 8
                  },
                  "DDRD": {
                    "description": "Port D Data Direction Register",
                    "offset": 1,
                    "size": 8
                  },
                  "PIND": {
                    "description": "Port D Input Pins",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "PORTE": {
              "description": "I/O Port",
              "children": {
                "registers": {
                  "PORTE": {
                    "description": "Port E Data Register",
                    "offset": 2,
                    "size": 8
                  },
                  "DDRE": {
                    "description": "Port E Data Direction Register",
                    "offset": 1,
                    "size": 8
                  },
                  "PINE": {
                    "description": "Port E Input Pins",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            }
          }
        }
      },
      "CAN": {
        "description": "Controller Area Network",
        "children": {
          "registers": {
            "CANGCON": {
              "description": "CAN General Control Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "ABRQ": {
                    "description": "Abort Request",
                    "offset": 7,
                    "size": 1
                  },
                  "OVRQ": {
                    "description": "Overload Frame Request",
                    "offset": 6,
                    "size": 1
                  },
                  "TTC": {
                    "description": "Time Trigger Communication",
                    "offset": 5,
                    "size": 1
                  },
                  "SYNTTC": {
                    "description": "Synchronization of TTC",
                    "offset": 4,
                    "size": 1
                  },
                  "LISTEN": {
                    "description": "Listening Mode",
                    "offset": 3,
                    "size": 1
                  },
                  "TEST": {
                    "description": "Test Mode",
                    "offset": 2,
                    "size": 1
                  },
                  "ENASTB": {
                    "description": "Enable / Standby",
                    "offset": 1,
                    "size": 1
                  },
                  "SWRES": {
                    "description": "Software Reset Request",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CANGSTA": {
              "description": "CAN General Status Register",
              "offset": 1,
              "size": 8,
              "children": {
                "fields": {
                  "OVFG": {
                    "description": "Overload Frame Flag",
                    "offset": 6,
                    "size": 1
                  },
                  "TXBSY": {
                    "description": "Transmitter Busy",
                    "offset": 4,
                    "size": 1
                  },
                  "RXBSY": {
                    "description": "Receiver Busy",
                    "offset": 3,
                    "size": 1
                  },
                  "ENFG": {
                    "description": "Enable Flag",
                    "offset": 2,
                    "size": 1
                  },
                  "BOFF": {
                    "description": "Bus Off Mode",
                    "offset": 1,
                    "size": 1
                  },
                  "ERRP": {
                    "description": "Error Passive Mode",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CANGIT": {
              "description": "CAN General Interrupt Register Flags",
              "offset": 2,
              "size": 8,
              "children": {
                "fields": {
                  "CANIT": {
                    "description": "General Interrupt Flag",
                    "offset": 7,
                    "size": 1
                  },
                  "BOFFIT": {
                    "description": "Bus Off Interrupt Flag",
                    "offset": 6,
                    "size": 1
                  },
                  "OVRTIM": {
                    "description": "Overrun CAN Timer Flag",
                    "offset": 5,
                    "size": 1
                  },
                  "BXOK": {
                    "description": "Burst Receive Interrupt Flag",
                    "offset": 4,
                    "size": 1
                  },
                  "SERG": {
                    "description": "Stuff Error General Flag",
                    "offset": 3,
                    "size": 1
                  },
                  "CERG": {
                    "description": "CRC Error General Flag",
                    "offset": 2,
                    "size": 1
                  },
                  "FERG": {
                    "description": "Form Error General Flag",
                    "offset": 1,
                    "size": 1
                  },
                  "AERG": {
                    "description": "Ackknowledgement Error General Flag",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CANGIE": {
              "description": "CAN General Interrupt Enable Register",
              "offset": 3,
              "size": 8,
              "children": {
                "fields": {
                  "ENIT": {
                    "description": "Enable all Interrupts",
                    "offset": 7,
                    "size": 1
                  },
                  "ENBOFF": {
                    "description": "Enable Bus Off Interrupt",
                    "offset": 6,
                    "size": 1
                  },
                  "ENRX": {
                    "description": "Enable Receive Interrupt",
                    "offset": 5,
                    "size": 1
                  },
                  "ENTX": {
                    "description": "Enable Transmitt Interrupt",
                    "offset": 4,
                    "size": 1
                  },
                  "ENERR": {
                    "description": "Enable MOb Error Interrupt",
                    "offset": 3,
                    "size": 1
                  },
                  "ENBX": {
                    "description": "Enable Burst Receive Interrupt",
                    "offset": 2,
                    "size": 1
                  },
                  "ENERG": {
                    "description": "Enable General Error Interrupt",
                    "offset": 1,
                    "size": 1
                  },
                  "ENOVRT": {
                    "description": "Enable CAN Timer Overrun Interrupt",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CANEN2": {
              "description": "Enable MOb Register 2",
              "offset": 4,
              "size": 8,
              "children": {
                "fields": {
                  "ENMOB": {
                    "description": "Enable MObs",
                    "offset": 0,
                    "size": 6
                  }
                }
              }
            },
            "CANEN1": {
              "description": "Enable MOb Register 1(empty)",
              "offset": 5,
              "size": 8
            },
            "CANIE2": {
              "description": "Enable Interrupt MOb Register 2",
              "offset": 6,
              "size": 8,
              "children": {
                "fields": {
                  "IEMOB": {
                    "description": "Interrupt Enable  MObs",
                    "offset": 0,
                    "size": 6
                  }
                }
              }
            },
            "CANIE1": {
              "description": "Enable Interrupt MOb Register 1 (empty)",
              "offset": 7,
              "size": 8
            },
            "CANSIT2": {
              "description": "CAN Status Interrupt MOb Register 2",
              "offset": 8,
              "size": 8,
              "children": {
                "fields": {
                  "SIT": {
                    "description": "Status of Interrupt MObs",
                    "offset": 0,
                    "size": 6
                  }
                }
              }
            },
            "CANSIT1": {
              "description": "CAN Status Interrupt MOb Register 1 (empty)",
              "offset": 9,
              "size": 8
            },
            "CANBT1": {
              "description": "CAN Bit Timing Register 1",
              "offset": 10,
              "size": 8,
              "children": {
                "fields": {
                  "BRP": {
                    "description": "Baud Rate Prescaler bits",
                    "offset": 1,
                    "size": 6
                  }
                }
              }
            },
            "CANBT2": {
              "description": "CAN Bit Timing Register 2",
              "offset": 11,
              "size": 8,
              "children": {
                "fields": {
                  "SJW": {
                    "description": "Re-Sync Jump Width bits",
                    "offset": 5,
                    "size": 2
                  },
                  "PRS": {
                    "description": "Propagation Time Segment bits",
                    "offset": 1,
                    "size": 3
                  }
                }
              }
            },
            "CANBT3": {
              "description": "CAN Bit Timing Register 3",
              "offset": 12,
              "size": 8,
              "children": {
                "fields": {
                  "PHS2": {
                    "description": "Phase Segment 2 bits",
                    "offset": 4,
                    "size": 3
                  },
                  "PHS1": {
                    "description": "Phase Segment 1 bits",
                    "offset": 1,
                    "size": 3
                  },
                  "SMP": {
                    "description": "Sample Type",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CANTCON": {
              "description": "Timer Control Register",
              "offset": 13,
              "size": 8,
              "children": {
                "fields": {
                  "TPRSC": {
                    "description": "Timer Control bits",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "CANTIM": {
              "description": "Timer Register",
              "offset": 14,
              "size": 16,
              "children": {
                "fields": {
                  "CANTIM": {
                    "description": "Timer bits",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "CANTTC": {
              "description": "TTC Timer Register",
              "offset": 16,
              "size": 16,
              "children": {
                "fields": {
                  "TIMTTC": {
                    "description": "TTC Timer Count",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "CANTEC": {
              "description": "Transmit Error Counter Register",
              "offset": 18,
              "size": 8,
              "children": {
                "fields": {
                  "TEC": {
                    "description": "Transmit Error Counter bits",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "CANREC": {
              "description": "Receive Error Counter Register",
              "offset": 19,
              "size": 8,
              "children": {
                "fields": {
                  "REC": {
                    "description": "Receive Error Counter bits",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "CANHPMOB": {
              "description": "Highest Priority MOb Register",
              "offset": 20,
              "size": 8,
              "children": {
                "fields": {
                  "HPMOB": {
                    "description": "Highest Priority MOb Number bits",
                    "offset": 4,
                    "size": 4
                  },
                  "CGP": {
                    "description": "CAN General Purpose bits",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "CANPAGE": {
              "description": "Page MOb Register",
              "offset": 21,
              "size": 8,
              "children": {
                "fields": {
                  "MOBNB": {
                    "description": "MOb Number bits",
                    "offset": 4,
                    "size": 4
                  },
                  "AINC": {
                    "description": "MOb Data Buffer Auto Increment (Active Low)",
                    "offset": 3,
                    "size": 1
                  },
                  "INDX": {
                    "description": "Data Buffer Index bits",
                    "offset": 0,
                    "size": 3
                  }
                }
              }
            },
            "CANSTMOB": {
              "description": "MOb Status Register",
              "offset": 22,
              "size": 8,
              "children": {
                "fields": {
                  "DLCW": {
                    "description": "Data Length Code Warning on MOb",
                    "offset": 7,
                    "size": 1
                  },
                  "TXOK": {
                    "description": "Transmit OK on MOb",
                    "offset": 6,
                    "size": 1
                  },
                  "RXOK": {
                    "description": "Receive OK on MOb",
                    "offset": 5,
                    "size": 1
                  },
                  "BERR": {
                    "description": "Bit Error on MOb",
                    "offset": 4,
                    "size": 1
                  },
                  "SERR": {
                    "description": "Stuff Error on MOb",
                    "offset": 3,
                    "size": 1
                  },
                  "CERR": {
                    "description": "CRC Error on MOb",
                    "offset": 2,
                    "size": 1
                  },
                  "FERR": {
                    "description": "Form Error on MOb",
                    "offset": 1,
                    "size": 1
                  },
                  "AERR": {
                    "description": "Ackknowledgement Error on MOb",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CANCDMOB": {
              "description": "MOb Control and DLC Register",
              "offset": 23,
              "size": 8,
              "children": {
                "fields": {
                  "CONMOB": {
                    "description": "MOb Config bits",
                    "offset": 6,
                    "size": 2
                  },
                  "RPLV": {
                    "description": "Reply Valid",
                    "offset": 5,
                    "size": 1
                  },
                  "IDE": {
                    "description": "Identifier Extension",
                    "offset": 4,
                    "size": 1
                  },
                  "DLC": {
                    "description": "Data Length Code bits",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "CANIDT4": {
              "description": "Identifier Tag Register 4",
              "offset": 24,
              "size": 8,
              "children": {
                "fields": {
                  "IDT": {
                    "description": "Identifier Tag",
                    "offset": 3,
                    "size": 5
                  },
                  "RTRTAG": {
                    "description": "Remote Transmission Request Tag",
                    "offset": 2,
                    "size": 1
                  },
                  "RB1TAG": {
                    "description": "Reserved Bit 1 Tag",
                    "offset": 1,
                    "size": 1
                  },
                  "RB0TAG": {
                    "description": "Reserved Bit 0 Tag",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CANIDT3": {
              "description": "Identifier Tag Register 3",
              "offset": 25,
              "size": 8,
              "children": {
                "fields": {
                  "IDT": {
                    "description": "Identifier Tag",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "CANIDT2": {
              "description": "Identifier Tag Register 2",
              "offset": 26,
              "size": 8,
              "children": {
                "fields": {
                  "IDT": {
                    "description": "Identifier Tag",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "CANIDT1": {
              "description": "Identifier Tag Register 1",
              "offset": 27,
              "size": 8,
              "children": {
                "fields": {
                  "IDT": {
                    "description": "Identifier Tag",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "CANIDM4": {
              "description": "Identifier Mask Register 4",
              "offset": 28,
              "size": 8,
              "children": {
                "fields": {
                  "IDEMSK": {
                    "description": "Identifier Extension Mask",
                    "offset": 0,
                    "size": 1
                  },
                  "RTRMSK": {
                    "description": "Remote Transmission Request Mask",
                    "offset": 2,
                    "size": 1
                  },
                  "IDMSK": {
                    "description": "Identifier Mask",
                    "offset": 3,
                    "size": 5
                  }
                }
              }
            },
            "CANIDM3": {
              "description": "Identifier Mask Register 3",
              "offset": 29,
              "size": 8,
              "children": {
                "fields": {
                  "IDMSK": {
                    "description": "Identifier Mask",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "CANIDM2": {
              "description": "Identifier Mask Register 2",
              "offset": 30,
              "size": 8,
              "children": {
                "fields": {
                  "IDMSK": {
                    "description": "Identifier Mask",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "CANIDM1": {
              "description": "Identifier Mask Register 1",
              "offset": 31,
              "size": 8,
              "children": {
                "fields": {
                  "IDMSK": {
                    "description": "Identifier Mask",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "CANSTM": {
              "description": "Time Stamp Register",
              "offset": 32,
              "size": 16,
              "children": {
                "fields": {
                  "TIMSTM": {
                    "description": "TIMSTM",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "CANMSG": {
              "description": "Message Data Register",
              "offset": 34,
              "size": 8,
              "children": {
                "fields": {
                  "MSG": {
                    "description": "Message Data bits",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            }
          }
        }
      },
      "AC": {
        "description": "Analog Comparator",
        "children": {
          "registers": {
            "AC0CON": {
              "description": "Analog Comparator 0 Control Register",
              "offset": 68,
              "size": 8,
              "children": {
                "fields": {
                  "AC0EN": {
                    "description": "Analog Comparator 0 Enable Bit",
                    "offset": 7,
                    "size": 1
                  },
                  "AC0IE": {
                    "description": "Analog Comparator 0 Interrupt Enable Bit",
                    "offset": 6,
                    "size": 1
                  },
                  "AC0IS": {
                    "description": "Analog Comparator 0  Interrupt Select Bits",
                    "offset": 4,
                    "size": 2
                  },
                  "ACCKSEL": {
                    "description": "Analog Comparator Clock Select",
                    "offset": 3,
                    "size": 1
                  },
                  "AC0M": {
                    "description": "Analog Comparator 0 Multiplexer Register",
                    "offset": 0,
                    "size": 3
                  }
                }
              }
            },
            "AC1CON": {
              "description": "Analog Comparator 1 Control Register",
              "offset": 69,
              "size": 8,
              "children": {
                "fields": {
                  "AC1EN": {
                    "description": "Analog Comparator 1 Enable Bit",
                    "offset": 7,
                    "size": 1
                  },
                  "AC1IE": {
                    "description": "Analog Comparator 1 Interrupt Enable Bit",
                    "offset": 6,
                    "size": 1
                  },
                  "AC1IS": {
                    "description": "Analog Comparator 1  Interrupt Select Bit",
                    "offset": 4,
                    "size": 2,
                    "enum": "types.peripherals.AC.children.enums.ANALOG_COMP_INTERRUPT"
                  },
                  "AC1ICE": {
                    "description": "Analog Comparator 1 Interrupt Capture Enable Bit",
                    "offset": 3,
                    "size": 1
                  },
                  "AC1M": {
                    "description": "Analog Comparator 1 Multiplexer Register",
                    "offset": 0,
                    "size": 3
                  }
                }
              }
            },
            "AC2CON": {
              "description": "Analog Comparator 2 Control Register",
              "offset": 70,
              "size": 8,
              "children": {
                "fields": {
                  "AC2EN": {
                    "description": "Analog Comparator 2 Enable Bit",
                    "offset": 7,
                    "size": 1
                  },
                  "AC2IE": {
                    "description": "Analog Comparator 2 Interrupt Enable Bit",
                    "offset": 6,
                    "size": 1
                  },
                  "AC2IS": {
                    "description": "Analog Comparator 2  Interrupt Select Bit",
                    "offset": 4,
                    "size": 2,
                    "enum": "types.peripherals.AC.children.enums.ANALOG_COMP_INTERRUPT"
                  },
                  "AC2M": {
                    "description": "Analog Comparator 2 Multiplexer Register",
                    "offset": 0,
                    "size": 3
                  }
                }
              }
            },
            "AC3CON": {
              "description": "Analog Comparator 3 Control Register",
              "offset": 71,
              "size": 8,
              "children": {
                "fields": {
                  "AC3EN": {
                    "description": "Analog Comparator 3 Enable Bit",
                    "offset": 7,
                    "size": 1
                  },
                  "AC3IE": {
                    "description": "Analog Comparator 3 Interrupt Enable Bit",
                    "offset": 6,
                    "size": 1
                  },
                  "AC3IS": {
                    "description": "Analog Comparator 3  Interrupt Select Bit",
                    "offset": 4,
                    "size": 2,
                    "enum": "types.peripherals.AC.children.enums.ANALOG_COMP_INTERRUPT"
                  },
                  "AC3M": {
                    "description": "Analog Comparator 3 Multiplexer Register",
                    "offset": 0,
                    "size": 3
                  }
                }
              }
            },
            "ACSR": {
              "description": "Analog Comparator Status Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "AC3IF": {
                    "description": "Analog Comparator 3 Interrupt Flag Bit",
                    "offset": 7,
                    "size": 1
                  },
                  "AC2IF": {
                    "description": "Analog Comparator 2 Interrupt Flag Bit",
                    "offset": 6,
                    "size": 1
                  },
                  "AC1IF": {
                    "description": "Analog Comparator 1  Interrupt Flag Bit",
                    "offset": 5,
                    "size": 1
                  },
                  "AC0IF": {
                    "description": "Analog Comparator 0 Interrupt Flag Bit",
                    "offset": 4,
                    "size": 1
                  },
                  "AC3O": {
                    "description": "Analog Comparator 3 Output Bit",
                    "offset": 3,
                    "size": 1
                  },
                  "AC2O": {
                    "description": "Analog Comparator 2 Output Bit",
                    "offset": 2,
                    "size": 1
                  },
                  "AC1O": {
                    "description": "Analog Comparator 1 Output Bit",
                    "offset": 1,
                    "size": 1
                  },
                  "AC0O": {
                    "description": "Analog Comparator 0 Output Bit",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "ANALOG_COMP_INTERRUPT": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "INTERRUPT_ON_TOGGLE": {
                    "description": "Interrupt on Toggle",
                    "value": 0
                  },
                  "RESERVED": {
                    "description": "Reserved",
                    "value": 1
                  },
                  "INTERRUPT_ON_FALLING_EDGE": {
                    "description": "Interrupt on Falling Edge",
                    "value": 2
                  },
                  "INTERRUPT_ON_RISING_EDGE": {
                    "description": "Interrupt on Rising Edge",
                    "value": 3
                  }
                }
              }
            }
          }
        }
      },
      "DAC": {
        "description": "Digital-to-Analog Converter",
        "children": {
          "registers": {
            "DAC": {
              "description": "DAC Data Register",
              "offset": 1,
              "size": 16,
              "children": {
                "fields": {
                  "DAC": {
                    "description": "DAC Data Register Bits",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "DACON": {
              "description": "DAC Control Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "DAATE": {
                    "description": "DAC Auto Trigger Enable Bit",
                    "offset": 7,
                    "size": 1
                  },
                  "DATS": {
                    "description": "DAC Trigger Selection Bits",
                    "offset": 4,
                    "size": 3,
                    "enum": "types.peripherals.DAC.children.enums.ANALOG_DAC_AUTO_TRIGGER"
                  },
                  "DALA": {
                    "description": "DAC Left Adjust",
                    "offset": 2,
                    "size": 1
                  },
                  "DAOE": {
                    "description": "DAC Output Enable",
                    "offset": 1,
                    "size": 1
                  },
                  "DAEN": {
                    "description": "DAC Enable Bit",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "ANALOG_DAC_AUTO_TRIGGER": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "ANALOG_COMPARATOR_0": {
                    "description": "Analog Comparator 0",
                    "value": 0
                  },
                  "ANALOG_COMPARATOR_1": {
                    "description": "Analog Comparator 1",
                    "value": 1
                  },
                  "EXTERNAL_INTERRUPT_REQUEST_0": {
                    "description": "External Interrupt Request 0",
                    "value": 2
                  },
                  "TIMER_COUNTER0_COMPARE_MATCH_A": {
                    "description": "Timer/Counter0 Compare Match A",
                    "value": 3
                  },
                  "TIMER_COUNTER0_OVERFLOW": {
                    "description": "Timer/Counter0 Overflow",
                    "value": 4
                  },
                  "TIMER_COUNTER1_COMPARE_MATCH_B": {
                    "description": "Timer/Counter1 Compare Match B",
                    "value": 5
                  },
                  "TIMER_COUNTER1_OVERFLOW": {
                    "description": "Timer/Counter1 Overflow",
                    "value": 6
                  },
                  "TIMER_COUNTER1_CAPTURE_EVENT": {
                    "description": "Timer/Counter1 Capture Event",
                    "value": 7
                  }
                }
              }
            }
          }
        }
      },
      "CPU": {
        "description": "CPU Registers",
        "children": {
          "registers": {
            "SPMCSR": {
              "description": "Store Program Memory Control Register",
              "offset": 30,
              "size": 8,
              "children": {
                "fields": {
                  "SPMIE": {
                    "description": "SPM Interrupt Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "RWWSB": {
                    "description": "Read While Write Section Busy",
                    "offset": 6,
                    "size": 1
                  },
                  "SIGRD": {
                    "description": "Signature Row Read",
                    "offset": 5,
                    "size": 1
                  },
                  "RWWSRE": {
                    "description": "Read While Write section read enable",
                    "offset": 4,
                    "size": 1
                  },
                  "BLBSET": {
                    "description": "Boot Lock Bit Set",
                    "offset": 3,
                    "size": 1
                  },
                  "PGWRT": {
                    "description": "Page Write",
                    "offset": 2,
                    "size": 1
                  },
                  "PGERS": {
                    "description": "Page Erase",
                    "offset": 1,
                    "size": 1
                  },
                  "SPMEN": {
                    "description": "Store Program Memory Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "SREG": {
              "description": "Status Register",
              "offset": 38,
              "size": 8,
              "children": {
                "fields": {
                  "I": {
                    "description": "Global Interrupt Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "T": {
                    "description": "Bit Copy Storage",
                    "offset": 6,
                    "size": 1
                  },
                  "H": {
                    "description": "Half Carry Flag",
                    "offset": 5,
                    "size": 1
                  },
                  "S": {
                    "description": "Sign Bit",
                    "offset": 4,
                    "size": 1
                  },
                  "V": {
                    "description": "Two's Complement Overflow Flag",
                    "offset": 3,
                    "size": 1
                  },
                  "N": {
                    "description": "Negative Flag",
                    "offset": 2,
                    "size": 1
                  },
                  "Z": {
                    "description": "Zero Flag",
                    "offset": 1,
                    "size": 1
                  },
                  "C": {
                    "description": "Carry Flag",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "SP": {
              "description": "Stack Pointer ",
              "offset": 36,
              "size": 16
            },
            "MCUCR": {
              "description": "MCU Control Register",
              "offset": 28,
              "size": 8,
              "children": {
                "fields": {
                  "SPIPS": {
                    "description": "SPI Pin Select",
                    "offset": 7,
                    "size": 1
                  },
                  "PUD": {
                    "description": "Pull-up disable",
                    "offset": 4,
                    "size": 1
                  },
                  "IVSEL": {
                    "description": "Interrupt Vector Select",
                    "offset": 1,
                    "size": 1
                  },
                  "IVCE": {
                    "description": "Interrupt Vector Change Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "MCUSR": {
              "description": "MCU Status Register",
              "offset": 27,
              "size": 8,
              "children": {
                "fields": {
                  "WDRF": {
                    "description": "Watchdog Reset Flag",
                    "offset": 3,
                    "size": 1
                  },
                  "BORF": {
                    "description": "Brown-out Reset Flag",
                    "offset": 2,
                    "size": 1
                  },
                  "EXTRF": {
                    "description": "External Reset Flag",
                    "offset": 1,
                    "size": 1
                  },
                  "PORF": {
                    "description": "Power-on reset flag",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "OSCCAL": {
              "description": "Oscillator Calibration Value",
              "offset": 45,
              "size": 8,
              "children": {
                "fields": {
                  "OSCCAL": {
                    "description": "Oscillator Calibration ",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "CLKPR": {
              "offset": 40,
              "size": 8,
              "children": {
                "fields": {
                  "CLKPCE": {
                    "description": "Clock Prescaler Change Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "CLKPS": {
                    "description": "Clock Prescaler Select",
                    "offset": 0,
                    "size": 4,
                    "enum": "types.peripherals.CPU.children.enums.CPU_CLK_PRESCALE_4_BITS_SMALL"
                  }
                }
              }
            },
            "SMCR": {
              "description": "Sleep Mode Control Register",
              "offset": 26,
              "size": 8,
              "children": {
                "fields": {
                  "SM": {
                    "description": "Sleep Mode Select bits",
                    "offset": 1,
                    "size": 3,
                    "enum": "types.peripherals.CPU.children.enums.CPU_SLEEP_MODE_3BITS4"
                  },
                  "SE": {
                    "description": "Sleep Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "GPIOR2": {
              "description": "General Purpose IO Register 2",
              "offset": 1,
              "size": 8,
              "children": {
                "fields": {
                  "GPIOR": {
                    "description": "General Purpose IO Register 2 bis",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "GPIOR1": {
              "description": "General Purpose IO Register 1",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "GPIOR": {
                    "description": "General Purpose IO Register 1 bis",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "GPIOR0": {
              "description": "General Purpose IO Register 0",
              "offset": 5,
              "size": 8,
              "children": {
                "fields": {
                  "GPIOR07": {
                    "description": "General Purpose IO Register 0 bit 7",
                    "offset": 7,
                    "size": 1
                  },
                  "GPIOR06": {
                    "description": "General Purpose IO Register 0 bit 6",
                    "offset": 6,
                    "size": 1
                  },
                  "GPIOR05": {
                    "description": "General Purpose IO Register 0 bit 5",
                    "offset": 5,
                    "size": 1
                  },
                  "GPIOR04": {
                    "description": "General Purpose IO Register 0 bit 4",
                    "offset": 4,
                    "size": 1
                  },
                  "GPIOR03": {
                    "description": "General Purpose IO Register 0 bit 3",
                    "offset": 3,
                    "size": 1
                  },
                  "GPIOR02": {
                    "description": "General Purpose IO Register 0 bit 2",
                    "offset": 2,
                    "size": 1
                  },
                  "GPIOR01": {
                    "description": "General Purpose IO Register 0 bit 1",
                    "offset": 1,
                    "size": 1
                  },
                  "GPIOR00": {
                    "description": "General Purpose IO Register 0 bit 0",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "PLLCSR": {
              "description": "PLL Control And Status Register",
              "offset": 16,
              "size": 8,
              "children": {
                "fields": {
                  "PLLF": {
                    "description": "PLL Factor",
                    "offset": 2,
                    "size": 1
                  },
                  "PLLE": {
                    "description": "PLL Enable",
                    "offset": 1,
                    "size": 1
                  },
                  "PLOCK": {
                    "description": "PLL Lock Detector",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "PRR": {
              "description": "Power Reduction Register",
              "offset": 43,
              "size": 8,
              "children": {
                "fields": {
                  "PRCAN": {
                    "description": "Power Reduction CAN",
                    "offset": 6,
                    "size": 1
                  },
                  "PRPSC": {
                    "description": "Power Reduction PSC",
                    "offset": 5,
                    "size": 1
                  },
                  "PRTIM1": {
                    "description": "Power Reduction Timer/Counter1",
                    "offset": 4,
                    "size": 1
                  },
                  "PRTIM0": {
                    "description": "Power Reduction Timer/Counter0",
                    "offset": 3,
                    "size": 1
                  },
                  "PRSPI": {
                    "description": "Power Reduction Serial Peripheral Interface",
                    "offset": 2,
                    "size": 1
                  },
                  "PRLIN": {
                    "description": "Power Reduction LIN UART",
                    "offset": 1,
                    "size": 1
                  },
                  "PRADC": {
                    "description": "Power Reduction ADC",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "CPU_CLK_PRESCALE_4_BITS_SMALL": {
              "size": 4,
              "children": {
                "enum_fields": {
                  "1": {
                    "description": "1",
                    "value": 0
                  },
                  "2": {
                    "description": "2",
                    "value": 1
                  },
                  "4": {
                    "description": "4",
                    "value": 2
                  },
                  "8": {
                    "description": "8",
                    "value": 3
                  },
                  "16": {
                    "description": "16",
                    "value": 4
                  },
                  "32": {
                    "description": "32",
                    "value": 5
                  },
                  "64": {
                    "description": "64",
                    "value": 6
                  },
                  "128": {
                    "description": "128",
                    "value": 7
                  },
                  "256": {
                    "description": "256",
                    "value": 8
                  }
                }
              }
            },
            "CPU_SLEEP_MODE_3BITS4": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "IDLE": {
                    "description": "Idle",
                    "value": 0
                  },
                  "ADC": {
                    "description": "ADC Noise Reduction (If Available)",
                    "value": 1
                  },
                  "PDOWN": {
                    "description": "Power Down",
                    "value": 2
                  },
                  "VAL_0x03": {
                    "description": "Reserved",
                    "value": 3
                  },
                  "VAL_0x04": {
                    "description": "Reserved",
                    "value": 4
                  },
                  "VAL_0x05": {
                    "description": "Reserved",
                    "value": 5
                  },
                  "STDBY": {
                    "description": "Standby",
                    "value": 6
                  },
                  "VAL_0x07": {
                    "description": "Reserved",
                    "value": 7
                  }
                }
              }
            },
            "OSCCAL_VALUE_ADDRESSES": {
              "description": "Oscillator Calibration Values",
              "size": 1,
              "children": {
                "enum_fields": {
                  "8_0_MHz": {
                    "description": "8.0 MHz",
                    "value": 0
                  }
                }
              }
            }
          }
        }
      },
      "TC8": {
        "description": "Timer/Counter, 8-bit",
        "children": {
          "register_groups": {
            "TC0": {
              "description": "Timer/Counter, 8-bit",
              "children": {
                "registers": {
                  "TIMSK0": {
                    "description": "Timer/Counter0 Interrupt Mask Register",
                    "offset": 57,
                    "size": 8,
                    "children": {
                      "fields": {
                        "OCIE0B": {
                          "description": "Timer/Counter0 Output Compare Match B Interrupt Enable",
                          "offset": 2,
                          "size": 1
                        },
                        "OCIE0A": {
                          "description": "Timer/Counter0 Output Compare Match A Interrupt Enable",
                          "offset": 1,
                          "size": 1
                        },
                        "TOIE0": {
                          "description": "Timer/Counter0 Overflow Interrupt Enable",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TIFR0": {
                    "description": "Timer/Counter0 Interrupt Flag register",
                    "offset": 0,
                    "size": 8,
                    "children": {
                      "fields": {
                        "OCF0B": {
                          "description": "Timer/Counter0 Output Compare Flag 0B",
                          "offset": 2,
                          "size": 1
                        },
                        "OCF0A": {
                          "description": "Timer/Counter0 Output Compare Flag 0A",
                          "offset": 1,
                          "size": 1
                        },
                        "TOV0": {
                          "description": "Timer/Counter0 Overflow Flag",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TCCR0A": {
                    "description": "Timer/Counter  Control Register A",
                    "offset": 15,
                    "size": 8,
                    "children": {
                      "fields": {
                        "COM0A": {
                          "description": "Compare Output Mode for Channel A",
                          "offset": 6,
                          "size": 2
                        },
                        "COM0B": {
                          "description": "Compare Output Mode for Channel B",
                          "offset": 4,
                          "size": 2
                        },
                        "WGM0": {
                          "description": "Waveform Generation Mode",
                          "offset": 0,
                          "size": 2
                        }
                      }
                    }
                  },
                  "TCCR0B": {
                    "description": "Timer/Counter Control Register B",
                    "offset": 16,
                    "size": 8,
                    "children": {
                      "fields": {
                        "FOC0A": {
                          "description": "Force Output Compare A",
                          "offset": 7,
                          "size": 1
                        },
                        "FOC0B": {
                          "description": "Force Output Compare B",
                          "offset": 6,
                          "size": 1
                        },
                        "WGM02": {
                          "offset": 3,
                          "size": 1
                        },
                        "CS0": {
                          "description": "Clock Select",
                          "offset": 0,
                          "size": 3,
                          "enum": "types.peripherals.TC8.children.enums.CLK_SEL_3BIT_EXT"
                        }
                      }
                    }
                  },
                  "TCNT0": {
                    "description": "Timer/Counter0",
                    "offset": 17,
                    "size": 8,
                    "children": {
                      "fields": {
                        "TCNT0": {
                          "description": "Timer/Counter0 bits",
                          "offset": 0,
                          "size": 8
                        }
                      }
                    }
                  },
                  "OCR0A": {
                    "description": "Timer/Counter0 Output Compare Register A",
                    "offset": 18,
                    "size": 8,
                    "children": {
                      "fields": {
                        "OCR0A": {
                          "description": "Timer/Counter0 Output Compare bits",
                          "offset": 0,
                          "size": 8
                        }
                      }
                    }
                  },
                  "OCR0B": {
                    "description": "Timer/Counter0 Output Compare Register B",
                    "offset": 19,
                    "size": 8,
                    "children": {
                      "fields": {
                        "OCR0B": {
                          "description": "Timer/Counter0 Output Compare bits",
                          "offset": 0,
                          "size": 8
                        }
                      }
                    }
                  },
                  "GTCCR": {
                    "description": "General Timer/Counter Control Register",
                    "offset": 14,
                    "size": 8,
                    "children": {
                      "fields": {
                        "TSM": {
                          "description": "Timer/Counter Synchronization Mode",
                          "offset": 7,
                          "size": 1
                        },
                        "ICPSEL1": {
                          "description": "Timer/Counter1 Input Capture Selection",
                          "offset": 6,
                          "size": 1
                        },
                        "PSRSYNC": {
                          "description": "Timer/Counter Prescaler Reset",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  }
                }
              }
            }
          },
          "enums": {
            "CLK_SEL_3BIT_EXT": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "NO_CLOCK_SOURCE_STOPPED": {
                    "description": "No Clock Source (Stopped)",
                    "value": 0
                  },
                  "RUNNING_NO_PRESCALING": {
                    "description": "Running, No Prescaling",
                    "value": 1
                  },
                  "RUNNING_CLK_8": {
                    "description": "Running, CLK/8",
                    "value": 2
                  },
                  "RUNNING_CLK_64": {
                    "description": "Running, CLK/64",
                    "value": 3
                  },
                  "RUNNING_CLK_256": {
                    "description": "Running, CLK/256",
                    "value": 4
                  },
                  "RUNNING_CLK_1024": {
                    "description": "Running, CLK/1024",
                    "value": 5
                  },
                  "RUNNING_EXTCLK_TN_FALLING_EDGE": {
                    "description": "Running, ExtClk Tn Falling Edge",
                    "value": 6
                  },
                  "RUNNING_EXTCLK_TN_RISING_EDGE": {
                    "description": "Running, ExtClk Tn Rising Edge",
                    "value": 7
                  }
                }
              }
            }
          }
        }
      },
      "TC16": {
        "description": "Timer/Counter, 16-bit",
        "children": {
          "register_groups": {
            "TC1": {
              "description": "Timer/Counter, 16-bit",
              "children": {
                "registers": {
                  "TIMSK1": {
                    "description": "Timer/Counter Interrupt Mask Register",
                    "offset": 57,
                    "size": 8,
                    "children": {
                      "fields": {
                        "ICIE1": {
                          "description": "Timer/Counter1 Input Capture Interrupt Enable",
                          "offset": 5,
                          "size": 1
                        },
                        "OCIE1B": {
                          "description": "Timer/Counter1 Output CompareB Match Interrupt Enable",
                          "offset": 2,
                          "size": 1
                        },
                        "OCIE1A": {
                          "description": "Timer/Counter1 Output CompareA Match Interrupt Enable",
                          "offset": 1,
                          "size": 1
                        },
                        "TOIE1": {
                          "description": "Timer/Counter1 Overflow Interrupt Enable",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TIFR1": {
                    "description": "Timer/Counter Interrupt Flag register",
                    "offset": 0,
                    "size": 8,
                    "children": {
                      "fields": {
                        "ICF1": {
                          "description": "Input Capture Flag 1",
                          "offset": 5,
                          "size": 1
                        },
                        "OCF1B": {
                          "description": "Output Compare Flag 1B",
                          "offset": 2,
                          "size": 1
                        },
                        "OCF1A": {
                          "description": "Output Compare Flag 1A",
                          "offset": 1,
                          "size": 1
                        },
                        "TOV1": {
                          "description": "Timer/Counter1 Overflow Flag",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TCCR1A": {
                    "description": "Timer/Counter1 Control Register A",
                    "offset": 74,
                    "size": 8,
                    "children": {
                      "fields": {
                        "COM1A": {
                          "description": "Compare Output Mode for Channel A",
                          "offset": 6,
                          "size": 2
                        },
                        "COM1B": {
                          "description": "Compare Output Mode for Channel B",
                          "offset": 4,
                          "size": 2
                        },
                        "WGM1": {
                          "description": "Waveform Generation Mode",
                          "offset": 0,
                          "size": 2
                        }
                      }
                    }
                  },
                  "TCCR1B": {
                    "description": "Timer/Counter1 Control Register B",
                    "offset": 75,
                    "size": 8,
                    "children": {
                      "fields": {
                        "ICNC1": {
                          "description": "Input Capture 1 Noise Canceler",
                          "offset": 7,
                          "size": 1
                        },
                        "ICES1": {
                          "description": "Input Capture 1 Edge Select",
                          "offset": 6,
                          "size": 1
                        },
                        "WGM1": {
                          "description": "Waveform Generation Mode",
                          "offset": 3,
                          "size": 2
                        },
                        "CS1": {
                          "description": "Prescaler source of Timer/Counter 1",
                          "offset": 0,
                          "size": 3,
                          "enum": "types.peripherals.TC8.children.enums.CLK_SEL_3BIT_EXT"
                        }
                      }
                    }
                  },
                  "TCCR1C": {
                    "description": "Timer/Counter1 Control Register C",
                    "offset": 76,
                    "size": 8,
                    "children": {
                      "fields": {
                        "FOC1A": {
                          "description": "Force Output Compare for Channel A",
                          "offset": 7,
                          "size": 1
                        },
                        "FOC1B": {
                          "description": "Force Output Compare for Channel B",
                          "offset": 6,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TCNT1": {
                    "description": "Timer/Counter1 Bytes",
                    "offset": 78,
                    "size": 16,
                    "children": {
                      "fields": {
                        "TCNT1": {
                          "description": "Timer/Counter1 bits",
                          "offset": 0,
                          "size": 16
                        }
                      }
                    }
                  },
                  "OCR1A": {
                    "description": "Timer/Counter1 Output Compare Register A",
                    "offset": 82,
                    "size": 16,
                    "children": {
                      "fields": {
                        "OCR1A": {
                          "description": "Timer/Counter1 Output Compare bits",
                          "offset": 0,
                          "size": 16
                        }
                      }
                    }
                  },
                  "OCR1B": {
                    "description": "Timer/Counter1 Output Compare Register B",
                    "offset": 84,
                    "size": 16,
                    "children": {
                      "fields": {
                        "OCR1B": {
                          "description": "Timer/Counter1 Output Compare bits",
                          "offset": 0,
                          "size": 16
                        }
                      }
                    }
                  },
                  "ICR1": {
                    "description": "Timer/Counter1 Input Capture Register",
                    "offset": 80,
                    "size": 16,
                    "children": {
                      "fields": {
                        "ICR1": {
                          "description": "Timer/Counter1 Input Capture bits",
                          "offset": 0,
                          "size": 16
                        }
                      }
                    }
                  },
                  "GTCCR": {
                    "description": "General Timer/Counter Control Register",
                    "offset": 13,
                    "size": 8,
                    "children": {
                      "fields": {
                        "TSM": {
                          "description": "Timer/Counter Synchronization Mode",
                          "offset": 7,
                          "size": 1
                        },
                        "ICPSEL1": {
                          "description": "Timer/Counter1 Input Capture Selection",
                          "offset": 6,
                          "size": 1
                        },
                        "PSRSYNC": {
                          "description": "Timer/Counter Prescaler Reset",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  }
                }
              }
            }
          },
          "enums": {
            "CLK_SEL_3BIT_EXT": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "NO_CLOCK_SOURCE_STOPPED": {
                    "description": "No Clock Source (Stopped)",
                    "value": 0
                  },
                  "RUNNING_NO_PRESCALING": {
                    "description": "Running, No Prescaling",
                    "value": 1
                  },
                  "RUNNING_CLK_8": {
                    "description": "Running, CLK/8",
                    "value": 2
                  },
                  "RUNNING_CLK_64": {
                    "description": "Running, CLK/64",
                    "value": 3
                  },
                  "RUNNING_CLK_256": {
                    "description": "Running, CLK/256",
                    "value": 4
                  },
                  "RUNNING_CLK_1024": {
                    "description": "Running, CLK/1024",
                    "value": 5
                  },
                  "RUNNING_EXTCLK_TN_FALLING_EDGE": {
                    "description": "Running, ExtClk Tn Falling Edge",
                    "value": 6
                  },
                  "RUNNING_EXTCLK_TN_RISING_EDGE": {
                    "description": "Running, ExtClk Tn Rising Edge",
                    "value": 7
                  }
                }
              }
            }
          }
        }
      },
      "ADC": {
        "description": "Analog-to-Digital Converter",
        "children": {
          "registers": {
            "ADMUX": {
              "description": "The ADC multiplexer Selection Register",
              "offset": 7,
              "size": 8,
              "children": {
                "fields": {
                  "REFS": {
                    "description": "Reference Selection Bits",
                    "offset": 6,
                    "size": 2,
                    "enum": "types.peripherals.ADC.children.enums.ANALOG_ADC_V_REF2"
                  },
                  "ADLAR": {
                    "description": "Left Adjust Result",
                    "offset": 5,
                    "size": 1
                  },
                  "MUX": {
                    "description": "ADC channel selection bits",
                    "offset": 0,
                    "size": 5,
                    "enum": "types.peripherals.ADC.children.enums.ANALOG_ADC_MUXPOS"
                  }
                }
              }
            },
            "ADCSRA": {
              "description": "The ADC Control and Status register",
              "offset": 5,
              "size": 8,
              "children": {
                "fields": {
                  "ADEN": {
                    "description": "ADC Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "ADSC": {
                    "description": "ADC Start Conversion",
                    "offset": 6,
                    "size": 1
                  },
                  "ADATE": {
                    "description": "ADC Auto Trigger Enable",
                    "offset": 5,
                    "size": 1
                  },
                  "ADIF": {
                    "description": "ADC Interrupt Flag",
                    "offset": 4,
                    "size": 1
                  },
                  "ADIE": {
                    "description": "ADC Interrupt Enable",
                    "offset": 3,
                    "size": 1
                  },
                  "ADPS": {
                    "description": "ADC  Prescaler Select Bits",
                    "offset": 0,
                    "size": 3
                  }
                }
              }
            },
            "ADC": {
              "description": "ADC Data Register Bytes",
              "offset": 3,
              "size": 16,
              "children": {
                "fields": {
                  "ADC": {
                    "description": "ADC Data bits",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "ADCSRB": {
              "description": "ADC Control and Status Register B",
              "offset": 6,
              "size": 8,
              "children": {
                "fields": {
                  "ADHSM": {
                    "description": "ADC High Speed Mode",
                    "offset": 7,
                    "size": 1
                  },
                  "ISRCEN": {
                    "description": "Current Source Enable",
                    "offset": 6,
                    "size": 1
                  },
                  "AREFEN": {
                    "description": "Analog Reference pin Enable",
                    "offset": 5,
                    "size": 1
                  },
                  "ADTS": {
                    "description": "ADC Auto Trigger Sources",
                    "offset": 0,
                    "size": 4,
                    "enum": "types.peripherals.ADC.children.enums.ANALOG_ADC_AUTO_TRIGGER_4BITS"
                  }
                }
              }
            },
            "DIDR0": {
              "description": "Digital Input Disable Register 0",
              "offset": 9,
              "size": 8,
              "children": {
                "fields": {
                  "ADC7D": {
                    "description": "ADC7 Digital input Disable",
                    "offset": 7,
                    "size": 1
                  },
                  "ADC6D": {
                    "description": "ADC6 Digital input Disable",
                    "offset": 6,
                    "size": 1
                  },
                  "ADC5D": {
                    "description": "ADC5 Digital input Disable",
                    "offset": 5,
                    "size": 1
                  },
                  "ADC4D": {
                    "description": "ADC4 Digital input Disable",
                    "offset": 4,
                    "size": 1
                  },
                  "ADC3D": {
                    "description": "ADC3 Digital input Disable",
                    "offset": 3,
                    "size": 1
                  },
                  "ADC2D": {
                    "description": "ADC2 Digital input Disable",
                    "offset": 2,
                    "size": 1
                  },
                  "ADC1D": {
                    "description": "ADC1 Digital input Disable",
                    "offset": 1,
                    "size": 1
                  },
                  "ADC0D": {
                    "description": "ADC0 Digital input Disable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "DIDR1": {
              "description": "Digital Input Disable Register 0",
              "offset": 10,
              "size": 8,
              "children": {
                "fields": {
                  "AMP2PD": {
                    "description": "AMP2P Pin Digital input Disable",
                    "offset": 6,
                    "size": 1
                  },
                  "ACMP0D": {
                    "description": "ACMP0 Pin Digital input Disable",
                    "offset": 5,
                    "size": 1
                  },
                  "AMP0PD": {
                    "description": "AMP0P Pin Digital input Disable",
                    "offset": 4,
                    "size": 1
                  },
                  "AMP0ND": {
                    "description": "AMP0N Pin Digital input Disable",
                    "offset": 3,
                    "size": 1
                  },
                  "ADC10D": {
                    "description": "ADC10 Pin Digital input Disable",
                    "offset": 2,
                    "size": 1
                  },
                  "ADC9D": {
                    "description": "ADC9 Pin Digital input Disable",
                    "offset": 1,
                    "size": 1
                  },
                  "ADC8D": {
                    "description": "ADC8 Pin Digital input Disable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "AMP0CSR": {
              "description": "Amplifier 0 Control and Status Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "AMP0EN": {
                    "description": "Amplifier 0 Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "AMP0IS": {
                    "description": "Amplifier 0 Input Shunt",
                    "offset": 6,
                    "size": 1
                  },
                  "AMP0G": {
                    "description": "Amplifier 0 Gain Selection",
                    "offset": 4,
                    "size": 2
                  },
                  "AMPCMP0": {
                    "description": "Amplifier 0 - Comparator 0 connection",
                    "offset": 3,
                    "size": 1
                  },
                  "AMP0TS": {
                    "description": "Amplifier 0 Clock Source Selection",
                    "offset": 0,
                    "size": 3
                  }
                }
              }
            },
            "AMP1CSR": {
              "description": "Amplifier 1 Control and Status Register",
              "offset": 1,
              "size": 8,
              "children": {
                "fields": {
                  "AMP1EN": {
                    "description": "Amplifier 1 Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "AMP1IS": {
                    "description": "Amplifier 1 Input Shunt",
                    "offset": 6,
                    "size": 1
                  },
                  "AMP1G": {
                    "description": "Amplifier 1 Gain Selection",
                    "offset": 4,
                    "size": 2
                  },
                  "AMPCMP1": {
                    "description": "Amplifier 1 - Comparator 1 Connection",
                    "offset": 3,
                    "size": 1
                  },
                  "AMP1TS": {
                    "description": "Amplifier 1 Clock Source Selection",
                    "offset": 0,
                    "size": 3
                  }
                }
              }
            },
            "AMP2CSR": {
              "description": "Amplifier 2 Control and Status Register",
              "offset": 2,
              "size": 8,
              "children": {
                "fields": {
                  "AMP2EN": {
                    "description": "Amplifier 2 Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "AMP2IS": {
                    "description": "Amplifier 2 Input Shunt",
                    "offset": 6,
                    "size": 1
                  },
                  "AMP2G": {
                    "description": "Amplifier 2 Gain Selection",
                    "offset": 4,
                    "size": 2
                  },
                  "AMPCMP2": {
                    "description": "Amplifier 2 - Comparator 2 Connection",
                    "offset": 3,
                    "size": 1
                  },
                  "AMP2TS": {
                    "description": "Amplifier 2 Clock Source Selection",
                    "offset": 0,
                    "size": 3
                  }
                }
              }
            }
          },
          "enums": {
            "ANALOG_ADC_V_REF2": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "AREF_INTERNAL_VREF_TURNED_OFF": {
                    "description": "AREF, Internal Vref turned off",
                    "value": 0
                  },
                  "AVCC_REFERENCE": {
                    "description": "AVCC reference",
                    "value": 1
                  },
                  "RESERVED": {
                    "description": "Reserved",
                    "value": 2
                  },
                  "INTERNAL_2_56V_VOLTAGE_REFERENCE": {
                    "description": "Internal 2.56V Voltage Reference",
                    "value": 3
                  }
                }
              }
            },
            "ANALOG_ADC_AUTO_TRIGGER_4BITS": {
              "size": 4,
              "children": {
                "enum_fields": {
                  "FREE_RUNNING_MODE": {
                    "description": "Free Running mode",
                    "value": 0
                  },
                  "ANALOG_COMPARATOR": {
                    "description": "Analog Comparator",
                    "value": 1
                  },
                  "EXTERNAL_INTERRUPT_REQUEST_0": {
                    "description": "External Interrupt Request 0",
                    "value": 2
                  },
                  "TIMER_COUNTER0_COMPARE_MATCH_A": {
                    "description": "Timer/Counter0 Compare Match A",
                    "value": 3
                  },
                  "TIMER_COUNTER0_OVERFLOW": {
                    "description": "Timer/Counter0 Overflow",
                    "value": 4
                  },
                  "TIMER_COUNTER1_COMPARE_MATCH_B": {
                    "description": "Timer/Counter1 Compare Match B",
                    "value": 5
                  },
                  "TIMER_COUNTER1_OVERFLOW": {
                    "description": "Timer/Counter1 Overflow",
                    "value": 6
                  },
                  "TIMER_COUNTER1_CAPTURE_EVENT": {
                    "description": "Timer/Counter1 Capture Event",
                    "value": 7
                  },
                  "PSC0ASY_EVENT": {
                    "description": "PSC0ASY Event",
                    "value": 8
                  },
                  "PSC1ASY_EVENT": {
                    "description": "PSC1ASY Event",
                    "value": 9
                  },
                  "PSC2ASY_EVENT": {
                    "description": "PSC2ASY Event",
                    "value": 10
                  },
                  "ANALOG_COMPARATOR_1": {
                    "description": "Analog comparator 1",
                    "value": 11
                  },
                  "ANALOG_COMPARATOR_2": {
                    "description": "Analog comparator 2",
                    "value": 12
                  }
                }
              }
            },
            "ANALOG_ADC_MUXPOS": {
              "description": "Analog Channel Selection Bits select",
              "size": 5,
              "children": {
                "enum_fields": {
                  "ADC0": {
                    "description": "ADC input pin 0",
                    "value": 0
                  },
                  "ADC1": {
                    "description": "ADC input pin 1",
                    "value": 1
                  },
                  "ADC2": {
                    "description": "ADC input pin 2",
                    "value": 2
                  },
                  "ADC3": {
                    "description": "ADC input pin 3",
                    "value": 3
                  },
                  "ADC4": {
                    "description": "ADC input pin 4",
                    "value": 4
                  },
                  "ADC5": {
                    "description": "ADC input pin 5",
                    "value": 5
                  },
                  "ADC6": {
                    "description": "ADC input pin 6",
                    "value": 6
                  },
                  "ADC7": {
                    "description": "ADC input pin 7",
                    "value": 7
                  },
                  "ADC8": {
                    "description": "ADC input pin 8",
                    "value": 8
                  },
                  "ADC9": {
                    "description": "ADC input pin 9",
                    "value": 9
                  },
                  "ADC10": {
                    "description": "ADC input pin 10",
                    "value": 10
                  },
                  "TEMPSENSE": {
                    "description": "Temperature sensor",
                    "value": 11
                  },
                  "VCC4": {
                    "description": "Internal VCC / 4",
                    "value": 12
                  },
                  "ISRC": {
                    "description": "Current source",
                    "value": 13
                  },
                  "AMP0": {
                    "description": "Analog Differential Amplifier 0",
                    "value": 14
                  },
                  "AMP1": {
                    "description": "Analog Differential Amplifier 1",
                    "value": 15
                  },
                  "AMP2": {
                    "description": "Analog Differential Amplifier 2",
                    "value": 16
                  },
                  "BNDGAP": {
                    "description": "Bandgap",
                    "value": 17
                  },
                  "GND": {
                    "description": "0V (GND)",
                    "value": 18
                  }
                }
              }
            }
          }
        }
      },
      "LINUART": {
        "description": "Local Interconnect Network",
        "children": {
          "registers": {
            "LINCR": {
              "description": "LIN Control Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "LSWRES": {
                    "description": "Software Reset",
                    "offset": 7,
                    "size": 1
                  },
                  "LIN13": {
                    "description": "LIN Standard",
                    "offset": 6,
                    "size": 1
                  },
                  "LCONF": {
                    "description": "LIN Configuration bits",
                    "offset": 4,
                    "size": 2
                  },
                  "LENA": {
                    "description": "LIN or UART Enable",
                    "offset": 3,
                    "size": 1
                  },
                  "LCMD": {
                    "description": "LIN Command and Mode bits",
                    "offset": 0,
                    "size": 3
                  }
                }
              }
            },
            "LINSIR": {
              "description": "LIN Status and Interrupt Register",
              "offset": 1,
              "size": 8,
              "children": {
                "fields": {
                  "LIDST": {
                    "description": "Identifier Status bits",
                    "offset": 5,
                    "size": 3
                  },
                  "LBUSY": {
                    "description": "Busy Signal",
                    "offset": 4,
                    "size": 1
                  },
                  "LERR": {
                    "description": "Error Interrupt",
                    "offset": 3,
                    "size": 1
                  },
                  "LIDOK": {
                    "description": "Identifier Interrupt",
                    "offset": 2,
                    "size": 1
                  },
                  "LTXOK": {
                    "description": "Transmit Performed Interrupt",
                    "offset": 1,
                    "size": 1
                  },
                  "LRXOK": {
                    "description": "Receive Performed Interrupt",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "LINENIR": {
              "description": "LIN Enable Interrupt Register",
              "offset": 2,
              "size": 8,
              "children": {
                "fields": {
                  "LENERR": {
                    "description": "Enable Error Interrupt",
                    "offset": 3,
                    "size": 1
                  },
                  "LENIDOK": {
                    "description": "Enable Identifier Interrupt",
                    "offset": 2,
                    "size": 1
                  },
                  "LENTXOK": {
                    "description": "Enable Transmit Performed Interrupt",
                    "offset": 1,
                    "size": 1
                  },
                  "LENRXOK": {
                    "description": "Enable Receive Performed Interrupt",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "LINERR": {
              "description": "LIN Error Register",
              "offset": 3,
              "size": 8,
              "children": {
                "fields": {
                  "LABORT": {
                    "description": "Abort Flag",
                    "offset": 7,
                    "size": 1
                  },
                  "LTOERR": {
                    "description": "Frame Time Out Error Flag",
                    "offset": 6,
                    "size": 1
                  },
                  "LOVERR": {
                    "description": "Overrun Error Flag",
                    "offset": 5,
                    "size": 1
                  },
                  "LFERR": {
                    "description": "Framing Error Flag",
                    "offset": 4,
                    "size": 1
                  },
                  "LSERR": {
                    "description": "Synchronization Error Flag",
                    "offset": 3,
                    "size": 1
                  },
                  "LPERR": {
                    "description": "Parity Error Flag",
                    "offset": 2,
                    "size": 1
                  },
                  "LCERR": {
                    "description": "Checksum Error Flag",
                    "offset": 1,
                    "size": 1
                  },
                  "LBERR": {
                    "description": "Bit Error Flag",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "LINBTR": {
              "description": "LIN Bit Timing Register",
              "offset": 4,
              "size": 8,
              "children": {
                "fields": {
                  "LDISR": {
                    "description": "Disable Bit Timing Resynchronization",
                    "offset": 7,
                    "size": 1
                  },
                  "LBT": {
                    "description": "LIN Bit Timing bits",
                    "offset": 0,
                    "size": 6
                  }
                }
              }
            },
            "LINBRR": {
              "description": "LIN Baud Rate Register",
              "offset": 5,
              "size": 16,
              "children": {
                "fields": {
                  "LDIV": {
                    "offset": 0,
                    "size": 12
                  }
                }
              }
            },
            "LINDLR": {
              "description": "LIN Data Length Register",
              "offset": 7,
              "size": 8,
              "children": {
                "fields": {
                  "LTXDL": {
                    "description": "LIN Transmit Data Length bits",
                    "offset": 4,
                    "size": 4
                  },
                  "LRXDL": {
                    "description": "LIN Receive Data Length bits",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "LINIDR": {
              "description": "LIN Identifier Register",
              "offset": 8,
              "size": 8,
              "children": {
                "fields": {
                  "LP": {
                    "description": "Parity bits",
                    "offset": 6,
                    "size": 2
                  },
                  "LID": {
                    "description": "Identifier bit 5 or Data Length bits",
                    "offset": 0,
                    "size": 6
                  }
                }
              }
            },
            "LINSEL": {
              "description": "LIN Data Buffer Selection Register",
              "offset": 9,
              "size": 8,
              "children": {
                "fields": {
                  "LAINC": {
                    "description": "Auto Increment of Data Buffer Index (Active Low)",
                    "offset": 3,
                    "size": 1
                  },
                  "LINDX": {
                    "description": "FIFO LIN Data Buffer Index bits",
                    "offset": 0,
                    "size": 3
                  }
                }
              }
            },
            "LINDAT": {
              "description": "LIN Data Register",
              "offset": 10,
              "size": 8,
              "children": {
                "fields": {
                  "LDATA": {
                    "description": "LIN Data In / Data out",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            }
          }
        }
      },
      "SPI": {
        "description": "Serial Peripheral Interface",
        "children": {
          "registers": {
            "SPCR": {
              "description": "SPI Control Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "SPIE": {
                    "description": "SPI Interrupt Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "SPE": {
                    "description": "SPI Enable",
                    "offset": 6,
                    "size": 1
                  },
                  "DORD": {
                    "description": "Data Order",
                    "offset": 5,
                    "size": 1
                  },
                  "MSTR": {
                    "description": "Master/Slave Select",
                    "offset": 4,
                    "size": 1
                  },
                  "CPOL": {
                    "description": "Clock polarity",
                    "offset": 3,
                    "size": 1
                  },
                  "CPHA": {
                    "description": "Clock Phase",
                    "offset": 2,
                    "size": 1
                  },
                  "SPR": {
                    "description": "SPI Clock Rate Selects",
                    "offset": 0,
                    "size": 2,
                    "enum": "types.peripherals.SPI.children.enums.COMM_SCK_RATE_3BIT"
                  }
                }
              }
            },
            "SPSR": {
              "description": "SPI Status Register",
              "offset": 1,
              "size": 8,
              "children": {
                "fields": {
                  "SPIF": {
                    "description": "SPI Interrupt Flag",
                    "offset": 7,
                    "size": 1
                  },
                  "WCOL": {
                    "description": "Write Collision Flag",
                    "offset": 6,
                    "size": 1
                  },
                  "SPI2X": {
                    "description": "Double SPI Speed Bit",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "SPDR": {
              "description": "SPI Data Register",
              "offset": 2,
              "size": 8
            }
          },
          "enums": {
            "COMM_SCK_RATE_3BIT": {
              "children": {
                "enum_fields": {
                  "FOSC_4": {
                    "description": "fosc/4",
                    "value": 0
                  },
                  "FOSC_16": {
                    "description": "fosc/16",
                    "value": 1
                  },
                  "FOSC_64": {
                    "description": "fosc/64",
                    "value": 7
                  },
                  "FOSC_128": {
                    "description": "fosc/128",
                    "value": 3
                  },
                  "FOSC_2": {
                    "description": "fosc/2",
                    "value": 4
                  },
                  "FOSC_8": {
                    "description": "fosc/8",
                    "value": 5
                  },
                  "FOSC_32": {
                    "description": "fosc/32",
                    "value": 6
                  }
                }
              }
            }
          }
        }
      },
      "WDT": {
        "description": "Watchdog Timer",
        "children": {
          "registers": {
            "WDTCSR": {
              "description": "Watchdog Timer Control Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "WDIF": {
                    "description": "Watchdog Timeout Interrupt Flag",
                    "offset": 7,
                    "size": 1
                  },
                  "WDIE": {
                    "description": "Watchdog Timeout Interrupt Enable",
                    "offset": 6,
                    "size": 1
                  },
                  "WDP_bit0": {
                    "description": "Watchdog Timer Prescaler Bits",
                    "offset": 0,
                    "size": 1
                  },
                  "WDP_bit1": {
                    "description": "Watchdog Timer Prescaler Bits",
                    "offset": 1,
                    "size": 1
                  },
                  "WDP_bit2": {
                    "description": "Watchdog Timer Prescaler Bits",
                    "offset": 2,
                    "size": 1
                  },
                  "WDP_bit3": {
                    "description": "Watchdog Timer Prescaler Bits",
                    "offset": 5,
                    "size": 1
                  },
                  "WDCE": {
                    "description": "Watchdog Change Enable",
                    "offset": 4,
                    "size": 1
                  },
                  "WDE": {
                    "description": "Watch Dog Enable",
                    "offset": 3,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "WDOG_TIMER_PRESCALE_4BITS": {
              "size": 4,
              "children": {
                "enum_fields": {
                  "OSCILLATOR_CYCLES_2K": {
                    "description": "Oscillator Cycles 2K",
                    "value": 0
                  },
                  "OSCILLATOR_CYCLES_4K": {
                    "description": "Oscillator Cycles 4K",
                    "value": 1
                  },
                  "OSCILLATOR_CYCLES_8K": {
                    "description": "Oscillator Cycles 8K",
                    "value": 2
                  },
                  "OSCILLATOR_CYCLES_16K": {
                    "description": "Oscillator Cycles 16K",
                    "value": 3
                  },
                  "OSCILLATOR_CYCLES_32K": {
                    "description": "Oscillator Cycles 32K",
                    "value": 4
                  },
                  "OSCILLATOR_CYCLES_64K": {
                    "description": "Oscillator Cycles 64K",
                    "value": 5
                  },
                  "OSCILLATOR_CYCLES_128K": {
                    "description": "Oscillator Cycles 128K",
                    "value": 6
                  },
                  "OSCILLATOR_CYCLES_256K": {
                    "description": "Oscillator Cycles 256K",
                    "value": 7
                  },
                  "OSCILLATOR_CYCLES_512K": {
                    "description": "Oscillator Cycles 512K",
                    "value": 8
                  },
                  "OSCILLATOR_CYCLES_1024K": {
                    "description": "Oscillator Cycles 1024K",
                    "value": 9
                  }
                }
              }
            }
          }
        }
      },
      "EXINT": {
        "description": "External Interrupts",
        "children": {
          "registers": {
            "EICRA": {
              "description": "External Interrupt Control Register",
              "offset": 46,
              "size": 8,
              "children": {
                "fields": {
                  "ISC3": {
                    "description": "External Interrupt Sense Control Bit",
                    "offset": 6,
                    "size": 2,
                    "enum": "types.peripherals.EXINT.children.enums.INTERRUPT_SENSE_CONTROL"
                  },
                  "ISC2": {
                    "description": "External Interrupt Sense Control Bit",
                    "offset": 4,
                    "size": 2,
                    "enum": "types.peripherals.EXINT.children.enums.INTERRUPT_SENSE_CONTROL"
                  },
                  "ISC1": {
                    "description": "External Interrupt Sense Control 1 Bits",
                    "offset": 2,
                    "size": 2,
                    "enum": "types.peripherals.EXINT.children.enums.INTERRUPT_SENSE_CONTROL"
                  },
                  "ISC0": {
                    "description": "External Interrupt Sense Control 0 Bits",
                    "offset": 0,
                    "size": 2,
                    "enum": "types.peripherals.EXINT.children.enums.INTERRUPT_SENSE_CONTROL"
                  }
                }
              }
            },
            "EIMSK": {
              "description": "External Interrupt Mask Register",
              "offset": 2,
              "size": 8,
              "children": {
                "fields": {
                  "INT": {
                    "description": "External Interrupt Request 3 Enable",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "EIFR": {
              "description": "External Interrupt Flag Register",
              "offset": 1,
              "size": 8,
              "children": {
                "fields": {
                  "INTF": {
                    "description": "External Interrupt Flags",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "PCICR": {
              "description": "Pin Change Interrupt Control Register",
              "offset": 45,
              "size": 8,
              "children": {
                "fields": {
                  "PCIE": {
                    "description": "Pin Change Interrupt Enables",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "PCMSK3": {
              "description": "Pin Change Mask Register 3",
              "offset": 50,
              "size": 8,
              "children": {
                "fields": {
                  "PCINT": {
                    "description": "Pin Change Enable Masks",
                    "offset": 0,
                    "size": 3
                  }
                }
              }
            },
            "PCMSK2": {
              "description": "Pin Change Mask Register 2",
              "offset": 49,
              "size": 8,
              "children": {
                "fields": {
                  "PCINT": {
                    "description": "Pin Change Enable Masks",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "PCMSK1": {
              "description": "Pin Change Mask Register 1",
              "offset": 48,
              "size": 8,
              "children": {
                "fields": {
                  "PCINT": {
                    "description": "Pin Change Enable Masks",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "PCMSK0": {
              "description": "Pin Change Mask Register 0",
              "offset": 47,
              "size": 8,
              "children": {
                "fields": {
                  "PCINT": {
                    "description": "Pin Change Enable Masks",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "PCIFR": {
              "description": "Pin Change Interrupt Flag Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "PCIF": {
                    "description": "Pin Change Interrupt Flags",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            }
          },
          "enums": {
            "INTERRUPT_SENSE_CONTROL": {
              "description": "Interrupt Sense Control",
              "size": 2,
              "children": {
                "enum_fields": {
                  "LOW_LEVEL_OF_INTX": {
                    "description": "Low Level of INTX",
                    "value": 0
                  },
                  "ANY_LOGICAL_CHANGE_OF_INTX": {
                    "description": "Any Logical Change of INTX",
                    "value": 1
                  },
                  "FALLING_EDGE_OF_INTX": {
                    "description": "Falling Edge of INTX",
                    "value": 2
                  },
                  "RISING_EDGE_OF_INTX": {
                    "description": "Rising Edge of INTX",
                    "value": 3
                  }
                }
              }
            }
          }
        }
      },
      "EEPROM": {
        "description": "EEPROM",
        "children": {
          "registers": {
            "EEAR": {
              "description": "EEPROM Read/Write Access",
              "offset": 2,
              "size": 16,
              "children": {
                "fields": {
                  "EEAR": {
                    "description": "EEPROM Address bits",
                    "offset": 0,
                    "size": 10
                  }
                }
              }
            },
            "EEDR": {
              "description": "EEPROM Data Register",
              "offset": 1,
              "size": 8,
              "children": {
                "fields": {
                  "EEDR": {
                    "description": "EEPROM Data bits",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "EECR": {
              "description": "EEPROM Control Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "EEPM": {
                    "description": "EEPROM Programming mode",
                    "offset": 4,
                    "size": 2,
                    "enum": "types.peripherals.EEPROM.children.enums.EEP_MODE"
                  },
                  "EERIE": {
                    "description": "EEPROM Ready Interrupt Enable",
                    "offset": 3,
                    "size": 1
                  },
                  "EEMWE": {
                    "description": "EEPROM Master Write Enable",
                    "offset": 2,
                    "size": 1
                  },
                  "EEWE": {
                    "description": "EEPROM Write Enable",
                    "offset": 1,
                    "size": 1
                  },
                  "EERE": {
                    "description": "EEPROM Read Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "EEP_MODE": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "ERASE_AND_WRITE_IN_ONE_OPERATION": {
                    "description": "Erase and Write in one operation",
                    "value": 0
                  },
                  "ERASE_ONLY": {
                    "description": "Erase Only",
                    "value": 1
                  },
                  "WRITE_ONLY": {
                    "description": "Write Only",
                    "value": 2
                  }
                }
              }
            }
          }
        }
      },
      "PSC": {
        "description": "Power Stage Controller",
        "children": {
          "registers": {
            "PIFR": {
              "description": "PSC Interrupt Flag Register",
              "offset": 28,
              "size": 8,
              "children": {
                "fields": {
                  "PEV": {
                    "description": "PSC External Event 2 Interrupt",
                    "offset": 1,
                    "size": 3
                  },
                  "PEOP": {
                    "description": "PSC End of Cycle Interrupt",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "PIM": {
              "description": "PSC Interrupt Mask Register",
              "offset": 27,
              "size": 8,
              "children": {
                "fields": {
                  "PEVE": {
                    "description": "External Event 2 Interrupt Enable",
                    "offset": 1,
                    "size": 3
                  },
                  "PEOPE": {
                    "description": "PSC End of Cycle Interrupt Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "PMIC2": {
              "description": "PSC Module 2 Input Control Register",
              "offset": 26,
              "size": 8,
              "children": {
                "fields": {
                  "POVEN2": {
                    "description": "PSC Module 2 Overlap Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "PISEL2": {
                    "description": "PSC Module 2 Input Select",
                    "offset": 6,
                    "size": 1
                  },
                  "PELEV2": {
                    "description": "PSC Module 2 Input Level Selector",
                    "offset": 5,
                    "size": 1
                  },
                  "PFLTE2": {
                    "description": "PSC Module 2 Input Filter Enable",
                    "offset": 4,
                    "size": 1
                  },
                  "PAOC2": {
                    "description": "PSC Module 2 Asynchronous Output Control",
                    "offset": 3,
                    "size": 1
                  },
                  "PRFM2": {
                    "description": "PSC Module 2 Input Mode bits",
                    "offset": 0,
                    "size": 3
                  }
                }
              }
            },
            "PMIC1": {
              "description": "PSC Module 1 Input Control Register",
              "offset": 25,
              "size": 8,
              "children": {
                "fields": {
                  "POVEN1": {
                    "description": "PSC Module 1 Overlap Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "PISEL1": {
                    "description": "PSC Module 1 Input Select",
                    "offset": 6,
                    "size": 1
                  },
                  "PELEV1": {
                    "description": "PSC Module 1 Input Level Selector",
                    "offset": 5,
                    "size": 1
                  },
                  "PFLTE1": {
                    "description": "PSC Module 1 Input Filter Enable",
                    "offset": 4,
                    "size": 1
                  },
                  "PAOC1": {
                    "description": "PSC Module 1 Asynchronous Output Control",
                    "offset": 3,
                    "size": 1
                  },
                  "PRFM1": {
                    "description": "PSC Module 1 Input Mode bits",
                    "offset": 0,
                    "size": 3
                  }
                }
              }
            },
            "PMIC0": {
              "description": "PSC Module 0 Input Control Register",
              "offset": 24,
              "size": 8,
              "children": {
                "fields": {
                  "POVEN0": {
                    "description": "PSC Module 0 Overlap Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "PISEL0": {
                    "description": "PSC Module 0 Input Select",
                    "offset": 6,
                    "size": 1
                  },
                  "PELEV0": {
                    "description": "PSC Module 0 Input Level Selector",
                    "offset": 5,
                    "size": 1
                  },
                  "PFLTE0": {
                    "description": "PSC Module 0 Input Filter Enable",
                    "offset": 4,
                    "size": 1
                  },
                  "PAOC0": {
                    "description": "PSC Module 0 Asynchronous Output Control",
                    "offset": 3,
                    "size": 1
                  },
                  "PRFM0": {
                    "description": "PSC Module 0 Input Mode bits",
                    "offset": 0,
                    "size": 3
                  }
                }
              }
            },
            "PCTL": {
              "description": "PSC Control Register",
              "offset": 23,
              "size": 8,
              "children": {
                "fields": {
                  "PPRE": {
                    "description": "PSC Prescaler Select bits",
                    "offset": 6,
                    "size": 2
                  },
                  "PCLKSEL": {
                    "description": "PSC Input Clock Select",
                    "offset": 5,
                    "size": 1
                  },
                  "PCCYC": {
                    "description": "PSC Complete Cycle",
                    "offset": 1,
                    "size": 1
                  },
                  "PRUN": {
                    "description": "PSC Run",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "POC": {
              "description": "PSC Output Configuration",
              "offset": 22,
              "size": 8,
              "children": {
                "fields": {
                  "POEN2B": {
                    "description": "PSC Output 2B Enable",
                    "offset": 5,
                    "size": 1
                  },
                  "POEN2A": {
                    "description": "PSC Output 2A Enable",
                    "offset": 4,
                    "size": 1
                  },
                  "POEN1B": {
                    "description": "PSC Output 1B Enable",
                    "offset": 3,
                    "size": 1
                  },
                  "POEN1A": {
                    "description": "PSC Output 1A Enable",
                    "offset": 2,
                    "size": 1
                  },
                  "POEN0B": {
                    "description": "PSC Output 0B Enable",
                    "offset": 1,
                    "size": 1
                  },
                  "POEN0A": {
                    "description": "PSC Output 0A Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "PCNF": {
              "description": "PSC Configuration Register",
              "offset": 21,
              "size": 8,
              "children": {
                "fields": {
                  "PULOCK": {
                    "description": "PSC Update Lock",
                    "offset": 5,
                    "size": 1
                  },
                  "PMODE": {
                    "description": "PSC Mode",
                    "offset": 4,
                    "size": 1
                  },
                  "POPB": {
                    "description": "PSC Output B Polarity",
                    "offset": 3,
                    "size": 1
                  },
                  "POPA": {
                    "description": "PSC Output A Polarity",
                    "offset": 2,
                    "size": 1
                  }
                }
              }
            },
            "PSYNC": {
              "description": "PSC Synchro Configuration",
              "offset": 20,
              "size": 8,
              "children": {
                "fields": {
                  "PSYNC2": {
                    "description": "Selection of Synchronization Out for ADC",
                    "offset": 4,
                    "size": 2
                  },
                  "PSYNC1": {
                    "description": "Selection of Synchronization Out for ADC",
                    "offset": 2,
                    "size": 2
                  },
                  "PSYNC0": {
                    "description": "Selection of Synchronization Out for ADC",
                    "offset": 0,
                    "size": 2
                  }
                }
              }
            },
            "POCR_RB": {
              "description": "PSC Output Compare RB Register",
              "offset": 18,
              "size": 16,
              "children": {
                "fields": {
                  "POCR_RB": {
                    "description": "PSC Output Compare RB bits",
                    "offset": 0,
                    "size": 12
                  }
                }
              }
            },
            "POCR2SB": {
              "description": "PSC Module 2 Output Compare SB Register",
              "offset": 16,
              "size": 16,
              "children": {
                "fields": {
                  "POCR2SB": {
                    "description": "PSC Output Compare SB bits",
                    "offset": 0,
                    "size": 12
                  }
                }
              }
            },
            "POCR2RA": {
              "description": "PSC Module 2 Output Compare RA Register",
              "offset": 14,
              "size": 16,
              "children": {
                "fields": {
                  "POCR2RA": {
                    "description": "PSC Output Compare RA bits",
                    "offset": 0,
                    "size": 12
                  }
                }
              }
            },
            "POCR2SA": {
              "description": "PSC Module 2 Output Compare SA Register",
              "offset": 12,
              "size": 16,
              "children": {
                "fields": {
                  "POCR2SA": {
                    "description": "PSC Output Compare SA bits",
                    "offset": 0,
                    "size": 12
                  }
                }
              }
            },
            "POCR1SB": {
              "description": "PSC Module 1 Output Compare SB Register",
              "offset": 10,
              "size": 16,
              "children": {
                "fields": {
                  "POCR1SB": {
                    "description": "PSC Output Compare SB bits",
                    "offset": 0,
                    "size": 12
                  }
                }
              }
            },
            "POCR1RA": {
              "description": "PSC Module 1 Output Compare RA Register",
              "offset": 8,
              "size": 16,
              "children": {
                "fields": {
                  "POCR1RA": {
                    "description": "PSC Output Compare RA bits",
                    "offset": 0,
                    "size": 12
                  }
                }
              }
            },
            "POCR1SA": {
              "description": "PSC Module 1 Output Compare SA Register",
              "offset": 6,
              "size": 16,
              "children": {
                "fields": {
                  "POCR1SA": {
                    "description": "PSC Output Compare SA bits",
                    "offset": 0,
                    "size": 12
                  }
                }
              }
            },
            "POCR0SB": {
              "description": "PSC Module 0 Output Compare SB Register",
              "offset": 4,
              "size": 16,
              "children": {
                "fields": {
                  "POCR0SB": {
                    "description": "PSC Output Compare SB bits",
                    "offset": 0,
                    "size": 12
                  }
                }
              }
            },
            "POCR0RA": {
              "description": "PSC Module 0 Output Compare RA Register",
              "offset": 2,
              "size": 16,
              "children": {
                "fields": {
                  "POCR0RA": {
                    "description": "PSC Output Compare RA bits",
                    "offset": 0,
                    "size": 12
                  }
                }
              }
            },
            "POCR0SA": {
              "description": "PSC Module 0 Output Compare SA Register",
              "offset": 0,
              "size": 16,
              "children": {
                "fields": {
                  "POCR0SA": {
                    "description": "PSC Output Compare SA bits",
                    "offset": 0,
                    "size": 12
                  }
                }
              }
            }
          }
        }
      }
    }
  },
  "devices": {
    "ATmega16M1": {
      "arch": "avr8",
      "properties": {
        "family": "megaAVR",
        "arch": "AVR8"
      },
      "children": {
        "interrupts": {
          "RESET": {
            "index": 0,
            "description": "External Pin, Power-on Reset, Brown-out Reset, Watchdog Reset and JTAG AVR Reset"
          },
          "ANACOMP0": {
            "index": 1,
            "description": "Analog Comparator 0"
          },
          "ANACOMP1": {
            "index": 2,
            "description": "Analog Comparator 1"
          },
          "ANACOMP2": {
            "index": 3,
            "description": "Analog Comparator 2"
          },
          "ANACOMP3": {
            "index": 4,
            "description": "Analog Comparator 3"
          },
          "PSC_FAULT": {
            "index": 5,
            "description": "PSC Fault"
          },
          "PSC_EC": {
            "index": 6,
            "description": "PSC End of Cycle"
          },
          "INT0": {
            "index": 7,
            "description": "External Interrupt Request 0"
          },
          "INT1": {
            "index": 8,
            "description": "External Interrupt Request 1"
          },
          "INT2": {
            "index": 9,
            "description": "External Interrupt Request 2"
          },
          "INT3": {
            "index": 10,
            "description": "External Interrupt Request 3"
          },
          "TIMER1_CAPT": {
            "index": 11,
            "description": "Timer/Counter1 Capture Event"
          },
          "TIMER1_COMPA": {
            "index": 12,
            "description": "Timer/Counter1 Compare Match A"
          },
          "TIMER1_COMPB": {
            "index": 13,
            "description": "Timer/Counter1 Compare Match B"
          },
          "TIMER1_OVF": {
            "index": 14,
            "description": "Timer1/Counter1 Overflow"
          },
          "TIMER0_COMPA": {
            "index": 15,
            "description": "Timer/Counter0 Compare Match A"
          },
          "TIMER0_COMPB": {
            "index": 16,
            "description": "Timer/Counter0 Compare Match B"
          },
          "TIMER0_OVF": {
            "index": 17,
            "description": "Timer/Counter0 Overflow"
          },
          "CAN_INT": {
            "index": 18,
            "description": "CAN MOB, Burst, General Errors"
          },
          "CAN_TOVF": {
            "index": 19,
            "description": "CAN Timer Overflow"
          },
          "LIN_TC": {
            "index": 20,
            "description": "LIN Transfer Complete"
          },
          "LIN_ERR": {
            "index": 21,
            "description": "LIN Error"
          },
          "PCINT0": {
            "index": 22,
            "description": "Pin Change Interrupt Request 0"
          },
          "PCINT1": {
            "index": 23,
            "description": "Pin Change Interrupt Request 1"
          },
          "PCINT2": {
            "index": 24,
            "description": "Pin Change Interrupt Request 2"
          },
          "PCINT3": {
            "index": 25,
            "description": "Pin Change Interrupt Request 3"
          },
          "SPI_STC": {
            "index": 26,
            "description": "SPI Serial Transfer Complete"
          },
          "ADC": {
            "index": 27,
            "description": "ADC Conversion Complete"
          },
          "WDT": {
            "index": 28,
            "description": "Watchdog Time-Out Interrupt"
          },
          "EE_READY": {
            "index": 29,
            "description": "EEPROM Ready"
          },
          "SPM_READY": {
            "index": 30,
            "description": "Store Program Memory Read"
          }
        },
        "peripheral_instances": {
          "PORTB": {
            "description": "I/O Port",
            "offset": 35,
            "type": "types.peripherals.PORT.children.register_groups.PORTB"
          },
          "PORTC": {
            "description": "I/O Port",
            "offset": 38,
            "type": "types.peripherals.PORT.children.register_groups.PORTC"
          },
          "PORTD": {
            "description": "I/O Port",
            "offset": 41,
            "type": "types.peripherals.PORT.children.register_groups.PORTD"
          },
          "PORTE": {
            "description": "I/O Port",
            "offset": 44,
            "type": "types.peripherals.PORT.children.register_groups.PORTE"
          },
          "CAN": {
            "description": "Controller Area Network",
            "offset": 216,
            "type": "types.peripherals.CAN"
          },
          "AC": {
            "description": "Analog Comparator",
            "offset": 80,
            "type": "types.peripherals.AC"
          },
          "DAC": {
            "description": "Digital-to-Analog Converter",
            "offset": 144,
            "type": "types.peripherals.DAC"
          },
          "CPU": {
            "description": "CPU Registers",
            "offset": 57,
            "type": "types.peripherals.CPU"
          },
          "TC0": {
            "description": "Timer/Counter, 8-bit",
            "offset": 53,
            "type": "types.peripherals.TC8.children.register_groups.TC0"
          },
          "TC1": {
            "description": "Timer/Counter, 16-bit",
            "offset": 54,
            "type": "types.peripherals.TC16.children.register_groups.TC1"
          },
          "ADC": {
            "description": "Analog-to-Digital Converter",
            "offset": 117,
            "type": "types.peripherals.ADC"
          },
          "LINUART": {
            "description": "Local Interconnect Network",
            "offset": 200,
            "type": "types.peripherals.LINUART"
          },
          "SPI": {
            "description": "Serial Peripheral Interface",
            "offset": 76,
            "type": "types.peripherals.SPI"
          },
          "WDT": {
            "description": "Watchdog Timer",
            "offset": 96,
            "type": "types.peripherals.WDT"
          },
          "EXINT": {
            "description": "External Interrupts",
            "offset": 59,
            "type": "types.peripherals.EXINT"
          },
          "EEPROM": {
            "description": "EEPROM",
            "offset": 63,
            "type": "types.peripherals.EEPROM"
          },
          "PSC": {
            "description": "Power Stage Controller",
            "offset": 160,
            "type": "types.peripherals.PSC"
          },
          "FUSE": {
            "description": "Fuses",
            "offset": 0,
            "type": "types.peripherals.FUSE"
          },
          "LOCKBIT": {
            "description": "Lockbits",
            "offset": 0,
            "type": "types.peripherals.LOCKBIT"
          }
        }
      }
    }
  }
}