SkvelÃ©! Tu je:

---

## âœ… **ParametrizovanÃ½ debounce modul pre viacero tlaÄidiel**

Debouncuje viacero aktÃ­vne-nÃ­zkych tlaÄidiel naraz, kaÅ¾dÃ½ s vlastnÃ½m ÄÃ­taÄom a vÃ½stupmi. VÃ½slednÃ© vÃ½stupy sÃº registrovanÃ© a vhodnÃ© pre ÄalÅ¡ie synchrÃ³nne spracovanie.

---

### ğŸ”§ **Modul: `MultiButton_Debouncer`**

```systemverilog
module MultiButton_Debouncer #(
    parameter integer N = 4,                 // poÄet tlaÄidiel
    parameter integer COUNTER_WIDTH = 16     // Å¡Ã­rka debounce ÄÃ­taÄa
)(
    input  logic clk,
    input  logic rst,                        // synchronnÃ½ reset
    input  logic [N-1:0] PB_n,               // aktÃ­vne-nÃ­zke tlaÄidlÃ¡ (glitchy)

    output logic [N-1:0] PB_state,           // stav tlaÄidiel (1 = stlaÄenÃ©)
    output logic [N-1:0] PB_down,            // pulz na stlaÄenie
    output logic [N-1:0] PB_up               // pulz na uvoÄ¾nenie
);

    // SynchronizÃ¡cia a pretypovanie vstupu
    logic [N-1:0] pb_sync_0, pb_sync_1;
    always_ff @(posedge clk) begin
        pb_sync_0 <= ~PB_n; // invertujeme â€“ internÃ© tlaÄidlÃ¡ budÃº aktÃ­vne-vysokÃ©
        pb_sync_1 <= pb_sync_0;
    end

    // Debounce ÄÃ­taÄe
    logic [COUNTER_WIDTH-1:0] debounce_cnt [N];
    logic [N-1:0] PB_state_d;
    logic [N-1:0] pb_changed;
    logic [N-1:0] debounce_done;

    genvar i;
    generate
        for (i = 0; i < N; i++) begin : DEBOUNCE

            assign pb_changed[i]    = (PB_state[i] != pb_sync_1[i]);
            assign debounce_done[i] = &debounce_cnt[i];  // vÅ¡etky bity = 1

            always_ff @(posedge clk) begin
                if (rst) begin
                    debounce_cnt[i] <= 0;
                    PB_state[i]     <= 0;
                    PB_state_d[i]   <= 0;
                end else begin
                    PB_state_d[i] <= PB_state[i];
                    if (pb_changed[i]) begin
                        debounce_cnt[i] <= debounce_cnt[i] + 1;
                        if (debounce_done[i]) begin
                            PB_state[i]     <= pb_sync_1[i];
                            debounce_cnt[i] <= 0;
                        end
                    end else begin
                        debounce_cnt[i] <= 0;
                    end
                end
            end

            assign PB_down[i] = (PB_state[i] == 1) && (PB_state_d[i] == 0);
            assign PB_up[i]   = (PB_state[i] == 0) && (PB_state_d[i] == 1);

        end
    endgenerate

endmodule
```

---

## ğŸ§ª **Testbench (prÃ­klad pre `N = 2`):**

```systemverilog
module tb_MultiButton_Debouncer;

    logic clk = 0;
    logic rst;
    logic [1:0] PB_n;
    logic [1:0] PB_state, PB_down, PB_up;

    MultiButton_Debouncer #(
        .N(2),
        .COUNTER_WIDTH(4)  // znÃ­Å¾enÃ¡ Å¡Ã­rka pre rÃ½chlejÅ¡iu simulÃ¡ciu
    ) dut (
        .clk(clk),
        .rst(rst),
        .PB_n(PB_n),
        .PB_state(PB_state),
        .PB_down(PB_down),
        .PB_up(PB_up)
    );

    always #5 clk = ~clk; // 100 MHz clock

    initial begin
        rst = 1; PB_n = 2'b11;
        #20 rst = 0;

        // simuluj stlaÄenie tlaÄidla 0
        #10 PB_n[0] = 0;
        #100 PB_n[0] = 1;

        // simuluj stlaÄenie tlaÄidla 1
        #50 PB_n[1] = 0;
        #80 PB_n[1] = 1;

        #100 $finish;
    end

endmodule
```

---

## âœ… **VÃ½hody tejto verzie:**

* Å kÃ¡lovateÄ¾nÃ¡: jednoducho rozÅ¡Ã­riteÄ¾nÃ¡ na Ä¾ubovoÄ¾nÃ½ poÄet tlaÄidiel (`N`).
* KaÅ¾dÃ© tlaÄidlo mÃ¡ vlastnÃº debounce logiku.
* VÃ½stupy sÃº registrovanÃ©, bezpeÄnÃ© na pouÅ¾itie vo vÅ¡etkÃ½ch synchrÃ³nnych systÃ©moch.
* Funguje vo vÅ¡etkÃ½ch FPGA nÃ¡strojoch (vrÃ¡tane **Intel Quartus Prime**).

---

Ak chceÅ¡:

* zmeniÅ¥ debounce Äas podÄ¾a konkrÃ©tneho ÄasovÃ©ho intervalu (napr. 20 ms),
* pridaÅ¥ LED vÃ½stup alebo integrÃ¡ciu s Avalon/MMIO rozhranÃ­m,
* alebo generovaÅ¥ v **LiteX alebo Platform Designer**,

ğŸ“© daj vedieÅ¥ a mÃ´Å¾eme rozÅ¡Ã­riÅ¥ modul.
