#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2518720 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x24e6320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x24ede70 .functor NOT 1, L_0x2543b50, C4<0>, C4<0>, C4<0>;
L_0x2543930 .functor XOR 2, L_0x25437d0, L_0x2543890, C4<00>, C4<00>;
L_0x2543a40 .functor XOR 2, L_0x2543930, L_0x25439a0, C4<00>, C4<00>;
v0x2540580_0 .net *"_ivl_10", 1 0, L_0x25439a0;  1 drivers
v0x2540680_0 .net *"_ivl_12", 1 0, L_0x2543a40;  1 drivers
v0x2540760_0 .net *"_ivl_2", 1 0, L_0x2543710;  1 drivers
v0x2540820_0 .net *"_ivl_4", 1 0, L_0x25437d0;  1 drivers
v0x2540900_0 .net *"_ivl_6", 1 0, L_0x2543890;  1 drivers
v0x2540a30_0 .net *"_ivl_8", 1 0, L_0x2543930;  1 drivers
v0x2540b10_0 .net "a", 0 0, v0x253e5e0_0;  1 drivers
v0x2540bb0_0 .net "b", 0 0, v0x253e680_0;  1 drivers
v0x2540c50_0 .net "c", 0 0, v0x253e720_0;  1 drivers
v0x2540cf0_0 .var "clk", 0 0;
v0x2540d90_0 .net "d", 0 0, v0x253e860_0;  1 drivers
v0x2540e30_0 .net "out_pos_dut", 0 0, L_0x2543580;  1 drivers
v0x2540ed0_0 .net "out_pos_ref", 0 0, L_0x2542510;  1 drivers
v0x2540f70_0 .net "out_sop_dut", 0 0, L_0x2542ea0;  1 drivers
v0x2541010_0 .net "out_sop_ref", 0 0, L_0x2519c30;  1 drivers
v0x25410b0_0 .var/2u "stats1", 223 0;
v0x2541150_0 .var/2u "strobe", 0 0;
v0x2541300_0 .net "tb_match", 0 0, L_0x2543b50;  1 drivers
v0x25413d0_0 .net "tb_mismatch", 0 0, L_0x24ede70;  1 drivers
v0x2541470_0 .net "wavedrom_enable", 0 0, v0x253eb30_0;  1 drivers
v0x2541540_0 .net "wavedrom_title", 511 0, v0x253ebd0_0;  1 drivers
L_0x2543710 .concat [ 1 1 0 0], L_0x2542510, L_0x2519c30;
L_0x25437d0 .concat [ 1 1 0 0], L_0x2542510, L_0x2519c30;
L_0x2543890 .concat [ 1 1 0 0], L_0x2543580, L_0x2542ea0;
L_0x25439a0 .concat [ 1 1 0 0], L_0x2542510, L_0x2519c30;
L_0x2543b50 .cmp/eeq 2, L_0x2543710, L_0x2543a40;
S_0x24eaba0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x24e6320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x24ee250 .functor AND 1, v0x253e720_0, v0x253e860_0, C4<1>, C4<1>;
L_0x24ee630 .functor NOT 1, v0x253e5e0_0, C4<0>, C4<0>, C4<0>;
L_0x24eea10 .functor NOT 1, v0x253e680_0, C4<0>, C4<0>, C4<0>;
L_0x24eec90 .functor AND 1, L_0x24ee630, L_0x24eea10, C4<1>, C4<1>;
L_0x2506140 .functor AND 1, L_0x24eec90, v0x253e720_0, C4<1>, C4<1>;
L_0x2519c30 .functor OR 1, L_0x24ee250, L_0x2506140, C4<0>, C4<0>;
L_0x2541990 .functor NOT 1, v0x253e680_0, C4<0>, C4<0>, C4<0>;
L_0x2541a00 .functor OR 1, L_0x2541990, v0x253e860_0, C4<0>, C4<0>;
L_0x2541b10 .functor AND 1, v0x253e720_0, L_0x2541a00, C4<1>, C4<1>;
L_0x2541bd0 .functor NOT 1, v0x253e5e0_0, C4<0>, C4<0>, C4<0>;
L_0x2541ca0 .functor OR 1, L_0x2541bd0, v0x253e680_0, C4<0>, C4<0>;
L_0x2541d10 .functor AND 1, L_0x2541b10, L_0x2541ca0, C4<1>, C4<1>;
L_0x2541e90 .functor NOT 1, v0x253e680_0, C4<0>, C4<0>, C4<0>;
L_0x2541f00 .functor OR 1, L_0x2541e90, v0x253e860_0, C4<0>, C4<0>;
L_0x2541e20 .functor AND 1, v0x253e720_0, L_0x2541f00, C4<1>, C4<1>;
L_0x2542090 .functor NOT 1, v0x253e5e0_0, C4<0>, C4<0>, C4<0>;
L_0x2542190 .functor OR 1, L_0x2542090, v0x253e860_0, C4<0>, C4<0>;
L_0x2542250 .functor AND 1, L_0x2541e20, L_0x2542190, C4<1>, C4<1>;
L_0x2542400 .functor XNOR 1, L_0x2541d10, L_0x2542250, C4<0>, C4<0>;
v0x24ed7a0_0 .net *"_ivl_0", 0 0, L_0x24ee250;  1 drivers
v0x24edba0_0 .net *"_ivl_12", 0 0, L_0x2541990;  1 drivers
v0x24edf80_0 .net *"_ivl_14", 0 0, L_0x2541a00;  1 drivers
v0x24ee360_0 .net *"_ivl_16", 0 0, L_0x2541b10;  1 drivers
v0x24ee740_0 .net *"_ivl_18", 0 0, L_0x2541bd0;  1 drivers
v0x24eeb20_0 .net *"_ivl_2", 0 0, L_0x24ee630;  1 drivers
v0x24eeda0_0 .net *"_ivl_20", 0 0, L_0x2541ca0;  1 drivers
v0x253cb50_0 .net *"_ivl_24", 0 0, L_0x2541e90;  1 drivers
v0x253cc30_0 .net *"_ivl_26", 0 0, L_0x2541f00;  1 drivers
v0x253cd10_0 .net *"_ivl_28", 0 0, L_0x2541e20;  1 drivers
v0x253cdf0_0 .net *"_ivl_30", 0 0, L_0x2542090;  1 drivers
v0x253ced0_0 .net *"_ivl_32", 0 0, L_0x2542190;  1 drivers
v0x253cfb0_0 .net *"_ivl_36", 0 0, L_0x2542400;  1 drivers
L_0x7fae1b871018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x253d070_0 .net *"_ivl_38", 0 0, L_0x7fae1b871018;  1 drivers
v0x253d150_0 .net *"_ivl_4", 0 0, L_0x24eea10;  1 drivers
v0x253d230_0 .net *"_ivl_6", 0 0, L_0x24eec90;  1 drivers
v0x253d310_0 .net *"_ivl_8", 0 0, L_0x2506140;  1 drivers
v0x253d3f0_0 .net "a", 0 0, v0x253e5e0_0;  alias, 1 drivers
v0x253d4b0_0 .net "b", 0 0, v0x253e680_0;  alias, 1 drivers
v0x253d570_0 .net "c", 0 0, v0x253e720_0;  alias, 1 drivers
v0x253d630_0 .net "d", 0 0, v0x253e860_0;  alias, 1 drivers
v0x253d6f0_0 .net "out_pos", 0 0, L_0x2542510;  alias, 1 drivers
v0x253d7b0_0 .net "out_sop", 0 0, L_0x2519c30;  alias, 1 drivers
v0x253d870_0 .net "pos0", 0 0, L_0x2541d10;  1 drivers
v0x253d930_0 .net "pos1", 0 0, L_0x2542250;  1 drivers
L_0x2542510 .functor MUXZ 1, L_0x7fae1b871018, L_0x2541d10, L_0x2542400, C4<>;
S_0x253dab0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x24e6320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x253e5e0_0 .var "a", 0 0;
v0x253e680_0 .var "b", 0 0;
v0x253e720_0 .var "c", 0 0;
v0x253e7c0_0 .net "clk", 0 0, v0x2540cf0_0;  1 drivers
v0x253e860_0 .var "d", 0 0;
v0x253e950_0 .var/2u "fail", 0 0;
v0x253e9f0_0 .var/2u "fail1", 0 0;
v0x253ea90_0 .net "tb_match", 0 0, L_0x2543b50;  alias, 1 drivers
v0x253eb30_0 .var "wavedrom_enable", 0 0;
v0x253ebd0_0 .var "wavedrom_title", 511 0;
E_0x24f9a70/0 .event negedge, v0x253e7c0_0;
E_0x24f9a70/1 .event posedge, v0x253e7c0_0;
E_0x24f9a70 .event/or E_0x24f9a70/0, E_0x24f9a70/1;
S_0x253dde0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x253dab0;
 .timescale -12 -12;
v0x253e020_0 .var/2s "i", 31 0;
E_0x24f9910 .event posedge, v0x253e7c0_0;
S_0x253e120 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x253dab0;
 .timescale -12 -12;
v0x253e320_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x253e400 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x253dab0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x253edb0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x24e6320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x25426c0 .functor NOT 1, v0x253e5e0_0, C4<0>, C4<0>, C4<0>;
L_0x2542750 .functor NOT 1, v0x253e680_0, C4<0>, C4<0>, C4<0>;
L_0x25428f0 .functor NOT 1, v0x253e720_0, C4<0>, C4<0>, C4<0>;
L_0x2542a70 .functor NOT 1, v0x253e860_0, C4<0>, C4<0>, C4<0>;
L_0x2542c20 .functor AND 1, v0x253e720_0, v0x253e860_0, C4<1>, C4<1>;
L_0x2542c90 .functor AND 1, L_0x25426c0, L_0x2542750, C4<1>, C4<1>;
L_0x2542de0 .functor AND 1, L_0x2542c90, v0x253e720_0, C4<1>, C4<1>;
L_0x2542ea0 .functor OR 1, L_0x2542c20, L_0x2542de0, C4<0>, C4<0>;
L_0x2543050 .functor OR 1, L_0x2542750, v0x253e860_0, C4<0>, C4<0>;
L_0x25430c0 .functor AND 1, v0x253e720_0, L_0x2543050, C4<1>, C4<1>;
L_0x25431e0 .functor OR 1, L_0x25426c0, v0x253e680_0, C4<0>, C4<0>;
L_0x2543250 .functor AND 1, L_0x25430c0, L_0x25431e0, C4<1>, C4<1>;
L_0x2543380 .functor OR 1, L_0x25426c0, v0x253e860_0, C4<0>, C4<0>;
L_0x25433f0 .functor AND 1, v0x253e720_0, L_0x2543380, C4<1>, C4<1>;
L_0x2543310 .functor XNOR 1, L_0x2543250, L_0x25433f0, C4<0>, C4<0>;
v0x253ef70_0 .net *"_ivl_10", 0 0, L_0x2542c90;  1 drivers
v0x253f050_0 .net *"_ivl_12", 0 0, L_0x2542de0;  1 drivers
v0x253f130_0 .net *"_ivl_16", 0 0, L_0x2543050;  1 drivers
v0x253f220_0 .net *"_ivl_18", 0 0, L_0x25430c0;  1 drivers
v0x253f300_0 .net *"_ivl_20", 0 0, L_0x25431e0;  1 drivers
v0x253f430_0 .net *"_ivl_24", 0 0, L_0x2543380;  1 drivers
v0x253f510_0 .net *"_ivl_28", 0 0, L_0x2543310;  1 drivers
L_0x7fae1b871060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x253f5d0_0 .net *"_ivl_30", 0 0, L_0x7fae1b871060;  1 drivers
v0x253f6b0_0 .net *"_ivl_8", 0 0, L_0x2542c20;  1 drivers
v0x253f820_0 .net "a", 0 0, v0x253e5e0_0;  alias, 1 drivers
v0x253f8c0_0 .net "b", 0 0, v0x253e680_0;  alias, 1 drivers
v0x253f9b0_0 .net "c", 0 0, v0x253e720_0;  alias, 1 drivers
v0x253faa0_0 .net "d", 0 0, v0x253e860_0;  alias, 1 drivers
v0x253fb90_0 .net "not_a", 0 0, L_0x25426c0;  1 drivers
v0x253fc50_0 .net "not_b", 0 0, L_0x2542750;  1 drivers
v0x253fd10_0 .net "not_c", 0 0, L_0x25428f0;  1 drivers
v0x253fdd0_0 .net "not_d", 0 0, L_0x2542a70;  1 drivers
v0x253ffa0_0 .net "out_pos", 0 0, L_0x2543580;  alias, 1 drivers
v0x2540060_0 .net "out_sop", 0 0, L_0x2542ea0;  alias, 1 drivers
v0x2540120_0 .net "pos0", 0 0, L_0x2543250;  1 drivers
v0x25401e0_0 .net "pos1", 0 0, L_0x25433f0;  1 drivers
L_0x2543580 .functor MUXZ 1, L_0x7fae1b871060, L_0x2543250, L_0x2543310, C4<>;
S_0x2540360 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x24e6320;
 .timescale -12 -12;
E_0x24e29f0 .event anyedge, v0x2541150_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2541150_0;
    %nor/r;
    %assign/vec4 v0x2541150_0, 0;
    %wait E_0x24e29f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x253dab0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x253e950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x253e9f0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x253dab0;
T_4 ;
    %wait E_0x24f9a70;
    %load/vec4 v0x253ea90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x253e950_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x253dab0;
T_5 ;
    %wait E_0x24f9910;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x253e860_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x253e720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x253e680_0, 0;
    %assign/vec4 v0x253e5e0_0, 0;
    %wait E_0x24f9910;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x253e860_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x253e720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x253e680_0, 0;
    %assign/vec4 v0x253e5e0_0, 0;
    %wait E_0x24f9910;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x253e860_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x253e720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x253e680_0, 0;
    %assign/vec4 v0x253e5e0_0, 0;
    %wait E_0x24f9910;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x253e860_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x253e720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x253e680_0, 0;
    %assign/vec4 v0x253e5e0_0, 0;
    %wait E_0x24f9910;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x253e860_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x253e720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x253e680_0, 0;
    %assign/vec4 v0x253e5e0_0, 0;
    %wait E_0x24f9910;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x253e860_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x253e720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x253e680_0, 0;
    %assign/vec4 v0x253e5e0_0, 0;
    %wait E_0x24f9910;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x253e860_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x253e720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x253e680_0, 0;
    %assign/vec4 v0x253e5e0_0, 0;
    %wait E_0x24f9910;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x253e860_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x253e720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x253e680_0, 0;
    %assign/vec4 v0x253e5e0_0, 0;
    %wait E_0x24f9910;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x253e860_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x253e720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x253e680_0, 0;
    %assign/vec4 v0x253e5e0_0, 0;
    %wait E_0x24f9910;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x253e860_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x253e720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x253e680_0, 0;
    %assign/vec4 v0x253e5e0_0, 0;
    %wait E_0x24f9910;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x253e860_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x253e720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x253e680_0, 0;
    %assign/vec4 v0x253e5e0_0, 0;
    %wait E_0x24f9910;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x253e860_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x253e720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x253e680_0, 0;
    %assign/vec4 v0x253e5e0_0, 0;
    %wait E_0x24f9910;
    %load/vec4 v0x253e950_0;
    %store/vec4 v0x253e9f0_0, 0, 1;
    %fork t_1, S_0x253dde0;
    %jmp t_0;
    .scope S_0x253dde0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x253e020_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x253e020_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x24f9910;
    %load/vec4 v0x253e020_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x253e860_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x253e720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x253e680_0, 0;
    %assign/vec4 v0x253e5e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x253e020_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x253e020_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x253dab0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24f9a70;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x253e860_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x253e720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x253e680_0, 0;
    %assign/vec4 v0x253e5e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x253e950_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x253e9f0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x24e6320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2540cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2541150_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x24e6320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2540cf0_0;
    %inv;
    %store/vec4 v0x2540cf0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x24e6320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x253e7c0_0, v0x25413d0_0, v0x2540b10_0, v0x2540bb0_0, v0x2540c50_0, v0x2540d90_0, v0x2541010_0, v0x2540f70_0, v0x2540ed0_0, v0x2540e30_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x24e6320;
T_9 ;
    %load/vec4 v0x25410b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x25410b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x25410b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x25410b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x25410b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x25410b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x25410b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x25410b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x25410b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x25410b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x24e6320;
T_10 ;
    %wait E_0x24f9a70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x25410b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25410b0_0, 4, 32;
    %load/vec4 v0x2541300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x25410b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25410b0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x25410b0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25410b0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2541010_0;
    %load/vec4 v0x2541010_0;
    %load/vec4 v0x2540f70_0;
    %xor;
    %load/vec4 v0x2541010_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x25410b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25410b0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x25410b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25410b0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2540ed0_0;
    %load/vec4 v0x2540ed0_0;
    %load/vec4 v0x2540e30_0;
    %xor;
    %load/vec4 v0x2540ed0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x25410b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25410b0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x25410b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25410b0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/ece241_2013_q2/iter0/response13/top_module.sv";
