m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/AhmedAttia_Sec1_BN4_AbdAllahZaher_Sec2_BN3
vDMA
Z0 !s110 1622079574
!i10b 1
!s100 @SFIHZP:WdLOdPk]za``R0
Ij8BL@j>E9cASbX[I4QNY52
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer
w1622078102
8/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/ram.v
F/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/ram.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
!s108 1622079574.000000
!s107 /home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/ram.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/ram.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
n@d@m@a
vFC
Z6 !s110 1622136948
!i10b 1
!s100 h3S_[FBRW@Y>dAfFoh>5Q0
I053I7AN;DZi];U@>mRiom1
R1
R2
w1622136415
8/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/FC.v
F/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/FC.v
L0 1
R3
r1
!s85 0
31
Z7 !s108 1622136948.000000
!s107 /home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/FC.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/FC.v|
!i113 1
R4
R5
n@f@c
vfile_handler
R0
!i10b 1
!s100 Rj30`2JYElgI3YnB1h3kY1
IB0MDIjKlNSkQ@kWPEB7JD1
R1
R2
w1622079536
8/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/file_handler.v
F/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/file_handler.v
L0 1
R3
r1
!s85 0
31
!s108 1622079573.000000
!s107 /home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/file_handler.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/file_handler.v|
!i113 1
R4
R5
vtest_bench
R6
!i10b 1
!s100 eKN`hfP;ez_63nOA8OA;@0
InCmjb^U6i99DTfHV9bDQ:3
R1
R2
w1622136944
8/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/test_bench.v
F/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/test_bench.v
L0 1
R3
r1
!s85 0
31
R7
!s107 /home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/test_bench.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/test_bench.v|
!i113 1
R4
R5
