# OutofOrderCore
Final project of ECE 201 - Advanced Computer Architecture

Functional verilog implementation of a out of order core, written in Verilog
Single core, double register table scheme. L1 Instruction and Data cache, global and local branch predictor.

Tested on latest version of verilog, feed it compiled MIPs executables
