Cadence Genus(TM) Synthesis Solution.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: GENUS15.20 - 15.20-p004_1, built Sat Nov 14 2015
Options: -files ./03_synth/genus_shell.tcl 
Date:    Sat May 24 16:36:59 2025
Host:    centos7 (x86_64 w/Linux 3.10.0-1160.108.1.el7.x86_64) (1*Intel(R) Core(TM) i7-7700HQ CPU @ 2.80GHz 6144KB)
OS:      CentOS Linux release 7.9.2009 (Core)

Checking out license: Genus_Synthesis

Loading tool scripts...
Sourcing GUI preferences file /home/admin/.cadence/genus/gui.tcl...
Finished loading tool scripts (10 seconds elapsed).

Sourcing ./03_synth/genus_shell.tcl ...

  Message Summary for Library /opt/PDKs/skywater130/timing/sky130_fd_sc_hd__tt_025C_1v80.lib:
  *******************************************************************************************
  Could not find an attribute in the library. [LBR-436]: 454
  An unsupported construct was detected in this library. [LBR-40]: 851
  *******************************************************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'sky130_fd_sc_hd__tt_025C_1v80.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_12' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__diode_2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__diode_2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_bleeder_1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_bleeder_1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4' must have an output pin.
  Setting attribute of root '/': 'library' = /opt/PDKs/skywater130/timing/sky130_fd_sc_hd__tt_025C_1v80.lib
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'L1M1_PR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'L1M1_PR_R' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'L1M1_PR_M' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'L1M1_PR_MR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'L1M1_PR_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1M2_PR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1M2_PR_R' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1M2_PR_M' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1M2_PR_MR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1M2_PR_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2M3_PR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2M3_PR_R' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2M3_PR_M' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2M3_PR_MR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2M3_PR_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3M4_PR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3M4_PR_R' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3M4_PR_M' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3M4_PR_MR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3M4_PR_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4M5_PR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4M5_PR_R' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4M5_PR_M' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4M5_PR_MR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4M5_PR_C' has no resistance value.

  According to lef_library, there are total 6 routing layers [ V(3) / H(3) ]

Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.14, 1.6) of 'WIDTH' for layers 'met2' and 'met5' is too large.
        : Make sure to check the consistency of the parameters.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.0285, 12.8) of 'RPERSQ' for layers 'met5' and 'li1' is too large.
Warning : The value of the wire parameter is too big. [PHYS-13]
        : The 'RPERSQ: 12.8' of layer 'li1' is much bigger than others.
        : Check the consistency of this wire parameter.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.14, 1.6) of 'MINSPACING' for layers 'met2' and 'met5' is too large.
Warning : None of the loaded LEF files have MACRO statements. [PHYS-20]
        : Make sure the LEF file containing MACRO statement was not missed.
        : The LEF file containing the cell specific information was not loaded. The LEF MACRO construct is used to set the physical data on cells in the timing library. It is likely that only the technology LEF file was loaded. Load all the associated LEF files.
  Setting attribute of root '/': 'lef_library' = /opt/PDKs/skywater130/tech/sky130_fd_sc_hd__nom.tlef
  Library has 328 usable logic and 62 usable sequential lib-cells.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
        : Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'synth_wrapper' from file '00_src/synth_wrapper.v'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'synth_wrapper'.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            10             11                                      elaborate
  Checking the design.

 	 Check Design Report
	 -------------------- 

 Long Module Names
----------------------
No subdesign's name is greater than 1.5k in length.

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'synth_wrapper'

No empty modules in design 'synth_wrapper'

 Unloaded Pin(s), Port(s)
 -------------------------
No unloaded sequential element in 'synth_wrapper'

No unloaded port in 'synth_wrapper'

 Unloaded Combinational Pin(s)
 -------------------------------
No unloaded combinational element in 'synth_wrapper'

 Assigns
 ------- 
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u9/Out[7]' in module reverse_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u9/Out[6]' in module reverse_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u9/Out[5]' in module reverse_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u9/Out[4]' in module reverse_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u9/Out[3]' in module reverse_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u9/Out[2]' in module reverse_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u9/Out[1]' in module reverse_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u9/Out[0]' in module reverse_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u3/Out[7]' in module shift_right_1_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u3/Out[6]' in module shift_right_1_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u3/Out[5]' in module shift_right_1_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u3/Out[4]' in module shift_right_1_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u3/Out[3]' in module shift_right_1_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u3/Out[2]' in module shift_right_1_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u3/Out[1]' in module shift_right_1_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u3/Out[0]' in module shift_right_1_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u5/Out[7]' in module shift_right_2_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u5/Out[6]' in module shift_right_2_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u5/Out[5]' in module shift_right_2_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u5/Out[4]' in module shift_right_2_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u5/Out[3]' in module shift_right_2_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u5/Out[2]' in module shift_right_2_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u5/Out[1]' in module shift_right_2_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u5/Out[0]' in module shift_right_2_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u7/Out[7]' in module shift_right_4_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u7/Out[6]' in module shift_right_4_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u7/Out[5]' in module shift_right_4_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u7/Out[4]' in module shift_right_4_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u7/Out[3]' in module shift_right_4_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u7/Out[2]' in module shift_right_4_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u7/Out[1]' in module shift_right_4_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u7/Out[0]' in module shift_right_4_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u1/Out[7]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u1/Out[6]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u1/Out[5]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u1/Out[4]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u1/Out[3]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u1/Out[2]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u1/Out[1]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u1/Out[0]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u3/Out[7]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u3/Out[6]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u3/Out[5]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u3/Out[4]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u3/Out[3]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u3/Out[2]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u3/Out[1]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u3/Out[0]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u5/Out[7]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u5/Out[6]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u5/Out[5]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u5/Out[4]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u5/Out[3]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u5/Out[2]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u5/Out[1]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u5/Out[0]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u7/Out[7]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u7/Out[6]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u7/Out[5]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u7/Out[4]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u7/Out[3]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u7/Out[2]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u7/Out[1]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u7/Out[0]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u9/Out[7]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u9/Out[6]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u9/Out[5]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u9/Out[4]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u9/Out[3]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u9/Out[2]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u9/Out[1]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u9/Out[0]' in module shifter_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u1/Out[7]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u1/Out[6]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u1/Out[5]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u1/Out[4]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u1/Out[3]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u1/Out[2]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u1/Out[1]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u1/Out[0]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u3/Out[7]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u3/Out[6]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u3/Out[5]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u3/Out[4]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u3/Out[3]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u3/Out[2]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u3/Out[1]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u3/Out[0]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u5/Out[7]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u5/Out[6]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u5/Out[5]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u5/Out[4]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u5/Out[3]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u5/Out[2]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u5/Out[1]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u5/Out[0]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u7/Out[7]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u7/Out[6]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u7/Out[5]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u7/Out[4]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u7/Out[3]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u7/Out[2]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u7/Out[1]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u7/Out[0]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u9/Out[7]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u9/Out[6]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u9/Out[5]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u9/Out[4]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u9/Out[3]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u9/Out[2]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u9/Out[1]' in module alu_8bit
Encountered an assign statement at hport 'hport:synth_wrapper/dutty/u67/u9/Out[0]' in module alu_8bit
Total number of assign statements in design 'synth_wrapper' : 112

 Undriven Port(s)/Pin(s)
 ------------------------
No undriven combinational pin in 'synth_wrapper'

No undriven sequential pin in 'synth_wrapper'

No undriven hierarchical pin in 'synth_wrapper'

No undriven port in 'synth_wrapper'

 Multidriven Port(s)/Pin(s)
--------------------------

No multidriven combinational pin in 'synth_wrapper'

No multidriven sequential pin in 'synth_wrapper'

No multidriven hierarchical pin in 'synth_wrapper'

No multidriven ports in 'synth_wrapper'

No multidriven unloaded nets in 'synth_wrapper'

  Constant Pin(s)
  ----------------
No constant combinational pin(s) in design 'synth_wrapper'

No constant sequential pin(s) in design 'synth_wrapper'

design 'synth_wrapper' has the following constant input hierarchical pin(s)
hpin:synth_wrapper/mux_op_sel_reg_18_7/in_1[0] 	 (fanout : 1)
hpin:synth_wrapper/mux_op_sel_reg_18_7/in_1[1] 	 (fanout : 1)
hpin:synth_wrapper/mux_op_sel_reg_18_7/in_1[2] 	 (fanout : 1)
hpin:synth_wrapper/mux_B_reg_18_7/in_1[0] 	 (fanout : 1)
hpin:synth_wrapper/mux_B_reg_18_7/in_1[1] 	 (fanout : 1)
hpin:synth_wrapper/mux_B_reg_18_7/in_1[2] 	 (fanout : 1)
hpin:synth_wrapper/mux_B_reg_18_7/in_1[3] 	 (fanout : 1)
hpin:synth_wrapper/mux_B_reg_18_7/in_1[4] 	 (fanout : 1)
hpin:synth_wrapper/mux_B_reg_18_7/in_1[5] 	 (fanout : 1)
hpin:synth_wrapper/mux_B_reg_18_7/in_1[6] 	 (fanout : 1)
hpin:synth_wrapper/mux_B_reg_18_7/in_1[7] 	 (fanout : 1)
hpin:synth_wrapper/mux_A_reg_18_7/in_1[0] 	 (fanout : 1)
hpin:synth_wrapper/mux_A_reg_18_7/in_1[1] 	 (fanout : 1)
hpin:synth_wrapper/mux_A_reg_18_7/in_1[2] 	 (fanout : 1)
hpin:synth_wrapper/mux_A_reg_18_7/in_1[3] 	 (fanout : 1)
hpin:synth_wrapper/mux_A_reg_18_7/in_1[4] 	 (fanout : 1)
hpin:synth_wrapper/mux_A_reg_18_7/in_1[5] 	 (fanout : 1)
hpin:synth_wrapper/mux_A_reg_18_7/in_1[6] 	 (fanout : 1)
hpin:synth_wrapper/mux_A_reg_18_7/in_1[7] 	 (fanout : 1)
hpin:synth_wrapper/mux_carry_18_7/in_1 	 (fanout : 1)
hpin:synth_wrapper/mux_result_18_7/in_1[0] 	 (fanout : 1)
hpin:synth_wrapper/mux_result_18_7/in_1[1] 	 (fanout : 1)
hpin:synth_wrapper/mux_result_18_7/in_1[2] 	 (fanout : 1)
hpin:synth_wrapper/mux_result_18_7/in_1[3] 	 (fanout : 1)
hpin:synth_wrapper/mux_result_18_7/in_1[4] 	 (fanout : 1)
hpin:synth_wrapper/mux_result_18_7/in_1[5] 	 (fanout : 1)
hpin:synth_wrapper/mux_result_18_7/in_1[6] 	 (fanout : 1)
hpin:synth_wrapper/mux_result_18_7/in_1[7] 	 (fanout : 1)
hpin:synth_wrapper/dutty/fetch_A/bit0/mux_q_8_8/in_1 	 (fanout : 1)
hpin:synth_wrapper/dutty/u67/u4/B[7] 	 (fanout : 1)
hpin:synth_wrapper/dutty/u67/u6/B[6] 	 (fanout : 1)
hpin:synth_wrapper/dutty/u67/u6/B[7] 	 (fanout : 1)
hpin:synth_wrapper/dutty/u67/u8/B[4] 	 (fanout : 1)
hpin:synth_wrapper/dutty/u67/u8/B[5] 	 (fanout : 1)
hpin:synth_wrapper/dutty/u67/u8/B[6] 	 (fanout : 1)
hpin:synth_wrapper/dutty/u67/u8/B[7] 	 (fanout : 1)
hpin:synth_wrapper/dutty/u67/u10/C[0] 	 (fanout : 1)
hpin:synth_wrapper/dutty/u67/u10/C[1] 	 (fanout : 1)
hpin:synth_wrapper/dutty/u67/u10/C[2] 	 (fanout : 1)
hpin:synth_wrapper/dutty/u67/u10/C[3] 	 (fanout : 1)
hpin:synth_wrapper/dutty/u67/u10/C[4] 	 (fanout : 1)
hpin:synth_wrapper/dutty/u67/u10/C[5] 	 (fanout : 1)
hpin:synth_wrapper/dutty/u67/u10/C[6] 	 (fanout : 1)
hpin:synth_wrapper/dutty/u67/u10/C[7] 	 (fanout : 1)
hpin:synth_wrapper/dutty/u67/u10/D[0] 	 (fanout : 1)
hpin:synth_wrapper/dutty/u67/u10/D[1] 	 (fanout : 1)
hpin:synth_wrapper/dutty/u67/u10/D[2] 	 (fanout : 1)
hpin:synth_wrapper/dutty/u67/u10/D[3] 	 (fanout : 1)
hpin:synth_wrapper/dutty/u67/u10/D[4] 	 (fanout : 1)
hpin:synth_wrapper/dutty/u67/u10/D[5] 	 (fanout : 1)
hpin:synth_wrapper/dutty/u67/u10/D[6] 	 (fanout : 1)
hpin:synth_wrapper/dutty/u67/u10/D[7] 	 (fanout : 1)
hpin:synth_wrapper/dutty/check_for_SUB/A[3] 	 (fanout : 1)
hpin:synth_wrapper/dutty/check_for_LEFT_SHIFT/A[3] 	 (fanout : 1)
hpin:synth_wrapper/dutty/check_for_SUB/B[0] 	 (fanout : 1)
hpin:synth_wrapper/dutty/check_for_SUB/B[1] 	 (fanout : 1)
hpin:synth_wrapper/dutty/check_for_SUB/B[2] 	 (fanout : 1)
hpin:synth_wrapper/dutty/check_for_SUB/B[3] 	 (fanout : 1)
hpin:synth_wrapper/dutty/check_for_LEFT_SHIFT/B[0] 	 (fanout : 1)
hpin:synth_wrapper/dutty/check_for_LEFT_SHIFT/B[1] 	 (fanout : 1)
hpin:synth_wrapper/dutty/check_for_LEFT_SHIFT/B[2] 	 (fanout : 1)
hpin:synth_wrapper/dutty/check_for_LEFT_SHIFT/B[3] 	 (fanout : 1)
hpin:synth_wrapper/dutty/select_cout/B 	 (fanout : 1)
Total number of constant hierarchical pins in design 'synth_wrapper' : 63

No constant connected ports in design 'synth_wrapper'

  Preserved instances(s)
  ----------------
No preserved combinational instance(s) in design 'synth_wrapper'
No preserved sequential instance(s) in design 'synth_wrapper'
No preserved hierarchical instance(s) in design 'synth_wrapper'

  Physical only instances(s)
  ----------------
No physical only instance(s) in design 'synth_wrapper'

Libcells with no corresponding LEF
----------------------------------
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a2111o_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a2111o_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a2111o_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a2111oi_0
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a2111oi_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a2111oi_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a2111oi_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a211o_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a211o_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a211o_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a211oi_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a211oi_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a211oi_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a21bo_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a21bo_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a21bo_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a21boi_0
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a21boi_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a21boi_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a21boi_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a21o_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a21o_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a21o_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a21oi_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a21oi_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a21oi_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a221o_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a221o_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a221o_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a221oi_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a221oi_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a221oi_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a222oi_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a22o_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a22o_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a22o_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a22oi_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a22oi_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a22oi_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a2bb2o_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a2bb2o_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a2bb2o_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a2bb2oi_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a2bb2oi_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a2bb2oi_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a311o_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a311o_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a311o_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a311oi_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a311oi_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a311oi_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a31o_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a31o_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a31o_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a31oi_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a31oi_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a31oi_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a32o_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a32o_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a32o_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a32oi_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a32oi_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a32oi_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a41o_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a41o_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a41o_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a41oi_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a41oi_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a41oi_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and2_0
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and2_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and2_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and2_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and2b_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and2b_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and2b_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and3_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and3_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and3_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and3b_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and3b_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and3b_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and4_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and4_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and4_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and4b_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and4b_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and4b_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and4bb_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and4bb_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and4bb_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_12
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_16
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_6
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufbuf_16
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufbuf_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufinv_16
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufinv_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_16
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s15_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s15_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s18_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s18_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s25_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s25_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s50_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s50_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_16
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinvlp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinvlp_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__conb_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__decap_12
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__decap_3
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__decap_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__decap_6
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__decap_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfbbn_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfbbn_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfbbp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrbp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrbp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtn_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtp_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfsbp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfsbp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfstp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfstp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfstp_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxbp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxbp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxtp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxtp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxtp_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__diode_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbn_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbn_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtn_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtn_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtn_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtp_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxbn_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxbn_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxbp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtn_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtn_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtn_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd1_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd2_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd3_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s2s_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s4s_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s6s_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__ebufn_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__ebufn_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__ebufn_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__ebufn_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__edfxbp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__edfxtp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__einvn_0
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__einvn_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__einvn_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__einvn_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__einvn_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__einvp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__einvp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__einvp_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__einvp_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__fa_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__fa_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__fa_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__fah_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__fahcin_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__fahcon_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__ha_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__ha_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__ha_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_12
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_16
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_6
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_bleeder_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_16
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_16
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_decapkapwr_12
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_decapkapwr_3
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_decapkapwr_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_decapkapwr_6
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_decapkapwr_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_inputiso0n_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_inputiso0p_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_inputiso1n_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_inputiso1p_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_inputisolatch_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_isobufsrc_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_isobufsrc_16
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_isobufsrc_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_isobufsrc_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_isobufsrc_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_isobufsrckapwr_16
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__macro_sparecell
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__maj3_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__maj3_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__maj3_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__mux2_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__mux2_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__mux2_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__mux2_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__mux2i_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__mux2i_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__mux2i_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__mux4_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__mux4_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__mux4_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand2_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand2_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand2_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand2_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand2b_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand2b_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand2b_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3b_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3b_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3b_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4b_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4b_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4b_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4bb_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4bb_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4bb_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor2_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor2_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor2_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor2_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor2b_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor2b_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor2b_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor3_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor3_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor3_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor3b_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor3b_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor3b_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor4_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor4_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor4_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor4b_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor4b_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor4b_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor4bb_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor4bb_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor4bb_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o2111a_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o2111a_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o2111a_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o2111ai_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o2111ai_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o2111ai_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o211a_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o211a_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o211a_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o211ai_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o211ai_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o211ai_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o21a_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o21a_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o21a_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o21ai_0
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o21ai_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o21ai_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o21ai_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o21ba_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o21ba_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o21ba_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o21bai_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o21bai_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o21bai_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o221a_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o221a_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o221a_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o221ai_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o221ai_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o221ai_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o22a_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o22a_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o22a_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o22ai_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o22ai_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o22ai_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o2bb2a_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o2bb2a_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o2bb2a_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o2bb2ai_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o2bb2ai_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o2bb2ai_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o311a_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o311a_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o311a_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o311ai_0
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o311ai_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o311ai_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o311ai_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o31a_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o31a_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o31a_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o31ai_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o31ai_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o31ai_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o32a_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o32a_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o32a_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o32ai_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o32ai_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o32ai_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o41a_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o41a_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o41a_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o41ai_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o41ai_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o41ai_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or2_0
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or2_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or2_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or2_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or2b_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or2b_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or2b_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or3_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or3_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or3_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or3b_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or3b_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or3b_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or4_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or4_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or4_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or4b_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or4b_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or4b_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or4bb_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or4bb_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or4bb_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__probe_p_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__probec_p_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfbbn_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfbbn_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfbbp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrbp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrbp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtn_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtp_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfsbp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfsbp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfstp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfstp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfstp_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxbp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxbp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxtp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxtp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxtp_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxbp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxbp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxtp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxtp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxtp_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__xnor2_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__xnor2_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__xnor2_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__xnor3_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__xnor3_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__xnor3_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__xor2_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__xor2_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__xor2_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__xor3_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__xor3_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__xor3_4

Total number of cell(s) with only library (.lib) info : 428

LEF cells with no corresponding libcell
---------------------------------------

No physical (LEF) cells found.

 Summary
 ------- 

                Name                 Total 
-------------------------------------------
Unresolved References                    0 
Empty Modules                            0 
Unloaded Port(s)                         0 
Unloaded Sequential Pin(s)               0 
Unloaded Combinational Pin(s)            0 
Assigns                                112 
Undriven Port(s)                         0 
Undriven Leaf Pin(s)                     0 
Undriven hierarchical pin(s)             0 
Multidriven Port(s)                      0 
Multidriven Leaf Pin(s)                  0 
Multidriven hierarchical Pin(s)          0 
Multidriven unloaded net(s)              0 
Constant Port(s)                         0 
Constant Leaf Pin(s)                     0 
Constant hierarchical Pin(s)            63 
Preserved leaf instance(s)               0 
Preserved hierarchical instance(s)       0 
Libcells with no LEF cell              428 
Physical (LEF) cells with no libcell     0 
Subdesigns with long module name         0 
Physical only instance(s)                0 

  Done Checking the design.
Clock Period = 1431.6392269148175 ps
Clock Uncertainty = 0.014316392269148175 ns
max transition = 1.5 ns
Remove 0 fopt buffers added by long-wire annotation.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Via Resistance      : 0.00 ohm (from default)
Site size           : 3.18 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
li1             V         1.00        0.000088  
met1            H         1.00        0.000085  
met2            V         1.00        0.000078  
met3            H         1.00        0.000086  
met4            V         1.00        0.000076  
met5            H         1.00        0.000088  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
li1             V         1.00        75.294118  
met1            H         1.00         0.892857  
met2            V         1.00         0.892857  
met3            H         1.00         0.156667  
met4            V         1.00         0.156667  
met5            H         1.00         0.017812  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
li1             V         1.00         0.170000  
met1            H         1.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'synth_wrapper' to generic gates using 'medium' effort.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 33 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If message is truncated set message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Optimizing RTL. [RTLOPT-1]
        : Optimizing RTL in 'synth_wrapper' using 'medium' effort.
Info    : Done optimizing RTL. [RTLOPT-2]
        : Done optimizing RTL in 'synth_wrapper'.
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'synth_wrapper' to generic gates.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             1              1                                      syn_generic
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 3.18 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
li1             V         1.00        0.000088  
met1            H         1.00        0.000085  
met2            V         1.00        0.000078  
met3            H         1.00        0.000086  
met4            V         1.00        0.000076  
met5            H         1.00        0.000088  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
li1             V         1.00        75.294118  
met1            H         1.00         0.892857  
met2            V         1.00         0.892857  
met3            H         1.00         0.156667  
met4            V         1.00         0.156667  
met5            H         1.00         0.017812  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
li1             V         1.00         0.170000  
met1            H         1.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'synth_wrapper' using 'high' effort.
Multi-threaded constant propagation [1|0] ...
  Setting attribute of root '/': 'super_thread_servers' = localhost localhost   
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'default' target slack:  -107 ps
Target path end-point (Pin: dutty/Cout_buff/q_reg/d)

Multi-threaded Technology Mapping (2 threads per ST process, 2 of 2 CPUs usable)
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_map                 5683     -199  op_sel_reg_reg[1]/CLK -->
                                             dutty/S_buff/bit7/q_reg/D

    Cost Group            Target    Slack    Clock
--------------------------------------------------
       default              -107     -200     1432 

 
Global incremental target info
==============================
Cost Group 'default' target slack:  -199 ps
Target path end-point (Pin: dutty/S_buff/bit7/q_reg/D (sky130_fd_sc_hd__dfrtp_1/D))

 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_incr                5107     -170  op_sel_reg_reg[2]/CLK -->
                                             dutty/S_buff/bit7/q_reg/D

    Cost Group            Target    Slack    Clock
--------------------------------------------------
       default              -199     -171     1432 

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'synth_wrapper'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            10             10          -1017 ps         -170.8 ps  syn_map
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 3.18 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
li1             V         1.00        0.000088  
met1            H         1.00        0.000085  
met2            V         1.00        0.000078  
met3            H         1.00        0.000086  
met4            V         1.00        0.000076  
met5            H         1.00        0.000088  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
li1             V         1.00        75.294118  
met1            H         1.00         0.892857  
met2            V         1.00         0.892857  
met3            H         1.00         0.156667  
met4            V         1.00         0.156667  
met5            H         1.00         0.017812  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
li1             V         1.00         0.170000  
met1            H         1.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'synth_wrapper' using 'high' effort.
Warning : The Parallel Incremental Optimization failed. [MAP-136]
        : Cannot run parallel IOPT, design size less than 130000
        : Switching to Normal Incremental Optimization flow.
 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                  5107     -170     -1017         0        0
            Path: op_sel_reg_reg[2]/CLK --> dutty/S_buff/bit7/q_reg/D
 const_prop                 5106     -170     -1017         0        0
            Path: op_sel_reg_reg[2]/CLK --> dutty/S_buff/bit7/q_reg/D
 simp_cc_inputs             5103     -170     -1017         0        0
            Path: op_sel_reg_reg[2]/CLK --> dutty/S_buff/bit7/q_reg/D
 hi_fo_buf                  5103     -170     -1017         0        0
            Path: op_sel_reg_reg[2]/CLK --> dutty/S_buff/bit7/q_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 5103     -170     -1017         0        0
            Path: op_sel_reg_reg[2]/CLK --> dutty/S_buff/bit7/q_reg/D
 incr_delay                 5153     -141      -985         0        0
            Path: op_sel_reg_reg[2]/CLK --> dutty/S_buff/bit7/q_reg/D
 incr_delay                 5239     -130      -970         0        0
            Path: op_sel_reg_reg[2]/CLK --> dutty/S_buff/bit7/q_reg/D
 incr_delay                 5254     -129      -973         0        0
            Path: op_sel_reg_reg[2]/CLK --> dutty/S_buff/bit5/q_reg/D
 incr_delay                 5265     -127      -966         0        0
            Path: op_sel_reg_reg[2]/CLK --> dutty/S_buff/bit6/q_reg/D
 incr_delay                 5294     -124      -947         0        0
            Path: op_sel_reg_reg[2]/CLK --> dutty/S_buff/bit7/q_reg/D
 incr_delay                 5294     -124      -939         0        0
            Path: op_sel_reg_reg[2]/CLK --> dutty/S_buff/bit7/q_reg/D
 incr_delay                 5359     -120      -899         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 incr_delay                 5373     -119      -900         0        0
            Path: op_sel_reg_reg[0]/CLK --> dutty/S_buff/bit7/q_reg/D
 incr_delay                 5373     -118      -896         0        0
            Path: op_sel_reg_reg[2]/CLK --> dutty/S_buff/bit7/q_reg/D
 incr_delay                 5375     -118      -897         0        0
            Path: op_sel_reg_reg[2]/CLK --> dutty/S_buff/bit7/q_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       182  (       32 /       36 )  0.49
       crit_upsz       159  (        6 /        6 )  0.21
       crit_slew       154  (        4 /        6 )  0.17
        setup_dn       134  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       134  (        0 /        0 )  0.00
          plc_st       134  (        0 /        0 )  0.00
        plc_star       134  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st       134  (        0 /        0 )  0.00
            fopt       134  (        0 /        0 )  0.01
       crit_swap       134  (        0 /        0 )  0.05
       mux2_swap       134  (        0 /        0 )  0.00
       crit_dnsz       255  (        2 /        3 )  0.29
       load_swap       140  (        0 /        0 )  0.08
            fopt       143  (        2 /       24 )  0.20
        setup_dn       141  (        0 /        0 )  0.00
       load_isol       166  (        6 /        6 )  0.56
       load_isol       137  (        0 /        0 )  0.04
        move_for       141  (        1 /        1 )  0.14
        move_for       135  (        0 /        0 )  0.06
          rem_bi       135  (        0 /        0 )  0.00
         offload       135  (        0 /        0 )  0.00
          rem_bi       144  (        1 /        8 )  0.07
         offload       136  (        0 /        0 )  0.08
           phase       136  (        0 /        0 )  0.00
        in_phase       136  (        0 /        0 )  0.00
       merge_bit       146  (        0 /        0 )  0.02
     merge_idrvr       136  (        0 /        0 )  0.00
     merge_iload       136  (        0 /        0 )  0.00
    merge_idload       136  (        0 /        0 )  0.00
      merge_drvr       136  (        0 /        0 )  0.00
      merge_load       136  (        0 /        0 )  0.00
          decomp       140  (        2 /        2 )  0.18
        p_decomp       135  (        0 /        0 )  0.10
        levelize       135  (        0 /        0 )  0.00
        mb_split       135  (        0 /        0 )  0.00
             dup       135  (        0 /        0 )  0.01
      mux_retime       135  (        0 /        0 )  0.00
         buf2inv       135  (        0 /        0 )  0.00
             exp        31  (        2 /       24 )  0.05
       gate_deco        71  (        3 /        4 )  2.12
       gcomp_tim       191  (        1 /        1 )  0.75
  inv_pair_2_buf       136  (        0 /        0 )  0.00

 incr_delay                 5409     -118      -885         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 incr_delay                 5470     -114      -904         0        0
            Path: op_sel_reg_reg[0]/CLK --> dutty/S_buff/bit6/q_reg/D
 incr_delay                 5568      -97      -698         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 incr_delay                 5639      -95      -676         0        0
            Path: op_sel_reg_reg[2]/CLK --> dutty/S_buff/bit5/q_reg/D
 incr_delay                 5646      -95      -667         0        0
            Path: op_sel_reg_reg[2]/CLK --> dutty/S_buff/bit7/q_reg/D
 incr_delay                 5648      -93      -664         0        0
            Path: op_sel_reg_reg[2]/CLK --> dutty/S_buff/bit6/q_reg/D
 incr_delay                 5675      -90      -647         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 incr_delay                 5697      -86      -587         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 incr_delay                 5719      -85      -542         0        0
            Path: op_sel_reg_reg[2]/CLK --> dutty/S_buff/bit7/q_reg/D
 incr_delay                 5722      -84      -537         0        0
            Path: op_sel_reg_reg[2]/CLK --> dutty/S_buff/bit4/q_reg/D
 incr_delay                 5728      -81      -527         0        0
            Path: op_sel_reg_reg[2]/CLK --> dutty/S_buff/bit3/q_reg/D
 incr_delay                 5698      -78      -512         0        0
            Path: op_sel_reg_reg[2]/CLK --> dutty/S_buff/bit5/q_reg/D
 incr_delay                 5698      -77      -508         0        0
            Path: op_sel_reg_reg[2]/CLK --> dutty/S_buff/bit7/q_reg/D
 incr_delay                 5736      -77      -503         0        0
            Path: op_sel_reg_reg[2]/CLK --> dutty/S_buff/bit3/q_reg/D
 incr_delay                 5855      -71      -460         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit4/q_reg/D
 incr_delay                 5834      -71      -469         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit4/q_reg/D
 incr_delay                 5855      -70      -458         0        0
            Path: op_sel_reg_reg[2]/CLK --> dutty/S_buff/bit3/q_reg/D
 incr_delay                 5864      -68      -443         0        0
            Path: op_sel_reg_reg[2]/CLK --> dutty/S_buff/bit5/q_reg/D
 incr_delay                 5854      -67      -440         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit5/q_reg/D
 incr_delay                 5874      -66      -431         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 incr_delay                 5917      -61      -405         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit4/q_reg/D
 incr_delay                 5972      -56      -377         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 incr_delay                 6015      -56      -366         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 incr_delay                 6018      -54      -373         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 incr_delay                 6013      -53      -367         0        0
            Path: op_sel_reg_reg[2]/CLK --> dutty/S_buff/bit4/q_reg/D
 incr_delay                 6037      -50      -353         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit6/q_reg/D
 incr_delay                 6025      -50      -351         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 incr_delay                 6028      -50      -350         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        67  (        4 /       58 )  7.17
        crr_glob       121  (        4 /        4 )  0.21
         crr_200        91  (       16 /       81 )  2.83
        crr_glob       160  (       15 /       16 )  0.17
         crr_300        48  (        2 /       39 )  1.70
        crr_glob       105  (        1 /        2 )  0.08
         crr_400        58  (        7 /       49 )  2.36
        crr_glob       130  (        5 /        7 )  0.11
         crr_111       147  (       25 /      135 )  10.02
        crr_glob       194  (       18 /       25 )  0.45
         crr_210        63  (        9 /       53 )  3.71
        crr_glob       103  (        6 /        9 )  0.15
         crr_110       146  (       31 /      134 )  6.82
        crr_glob       219  (       21 /       31 )  0.36
         crr_101       119  (       21 /      103 )  4.15
        crr_glob       157  (       19 /       21 )  0.21
         crr_201        68  (        9 /       60 )  3.55
        crr_glob       117  (        6 /        9 )  0.15
         crr_211        61  (        8 /       53 )  5.19
        crr_glob       105  (        3 /        8 )  0.19
        crit_msz       141  (       22 /       25 )  0.34
       crit_upsz       111  (        3 /        3 )  0.15
       crit_slew        95  (        0 /        0 )  0.11
        setup_dn       185  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       190  (        0 /        0 )  0.00
          plc_st       190  (        0 /        0 )  0.00
        plc_star        95  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        95  (        0 /        0 )  0.00
            fopt       201  (        2 /       12 )  0.13
       crit_swap        95  (        0 /        0 )  0.06
       mux2_swap        95  (        0 /        0 )  0.00
       crit_dnsz       157  (        1 /        1 )  0.18
       load_swap        92  (        0 /        0 )  0.06
            fopt       201  (        2 /       12 )  0.13
        setup_dn       185  (        0 /        0 )  0.00
       load_isol       185  (        2 /        2 )  0.38
       load_isol       185  (        2 /        2 )  0.38
        move_for       192  (        2 /        2 )  0.15
        move_for       192  (        2 /        2 )  0.15
          rem_bi       184  (        0 /        8 )  0.06
         offload       184  (        0 /        0 )  0.07
          rem_bi       184  (        0 /        8 )  0.06
         offload       184  (        0 /        0 )  0.07
       merge_bit       117  (        2 /        2 )  0.03
     merge_idrvr        93  (        0 /        0 )  0.00
     merge_iload        93  (        0 /        0 )  0.00
    merge_idload        93  (        0 /        1 )  0.02
      merge_drvr        93  (        0 /        0 )  0.00
      merge_load        93  (        0 /        0 )  0.00
           phase        93  (        0 /        0 )  0.00
          decomp        93  (        0 /        0 )  0.12
        p_decomp        93  (        0 /        0 )  0.01
        levelize        93  (        0 /        4 )  0.03
        mb_split        93  (        0 /        0 )  0.00
        in_phase        93  (        0 /        0 )  0.00
             dup        98  (        1 /        1 )  0.02
      mux_retime        93  (        0 /        0 )  0.00
         buf2inv        93  (        0 /        0 )  0.00
             exp        31  (        3 /       29 )  0.09
       gate_deco        66  (        0 /        2 )  1.45
       gcomp_tim       242  (        3 /        3 )  0.91
  inv_pair_2_buf        93  (        0 /        0 )  0.00
 init_drc                   6028      -50      -350         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   6028      -50      -350         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 incr_tns                   6040      -49      -200         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 incr_tns                   6040      -49      -200         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt       123  (        0 /        0 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz       123  (        9 /       19 )  0.32
       crit_upsz       114  (        9 /       14 )  0.16
       plc_lo_st       105  (        0 /        0 )  0.00
       crit_swap       105  (        0 /        6 )  0.08
       mux2_swap       105  (        0 /        0 )  0.00
       crit_dnsz       141  (        6 /        9 )  0.15
       load_swap        99  (        0 /        2 )  0.06
            fopt        99  (        0 /       10 )  0.08
        setup_dn        99  (        0 /        0 )  0.00
       load_isol        99  (        0 /        2 )  0.32
       load_isol        99  (        0 /        0 )  0.05
        move_for        99  (        0 /        0 )  0.07
        move_for        99  (        0 /        0 )  0.04
          rem_bi        99  (        1 /        1 )  0.01
         offload        98  (        0 /        0 )  0.01
          rem_bi        98  (        1 /        1 )  0.04
         offload        97  (        0 /        0 )  0.10
       merge_bit       109  (        2 /        3 )  0.04
     merge_idrvr        95  (        0 /        0 )  0.00
     merge_iload        95  (        0 /        0 )  0.00
    merge_idload        95  (        1 /        1 )  0.03
      merge_drvr        94  (        0 /        0 )  0.00
      merge_load        94  (        0 /        0 )  0.01
           phase        94  (        0 /        0 )  0.00
          decomp        94  (        0 /        1 )  0.17
        p_decomp        94  (        0 /        0 )  0.06
        levelize        94  (        0 /        0 )  0.01
        mb_split        94  (        0 /        0 )  0.00
             dup        94  (        0 /        0 )  0.00
      mux_retime        94  (        0 /        0 )  0.00
       crr_local        94  (        8 /       13 )  2.53
         buf2inv        86  (        0 /        0 )  0.00

 init_area                  6040      -49      -200         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 rem_buf                    6002      -49      -200         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 rem_inv                    5935      -49      -200         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 merge_bi                   5883      -49      -200         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 io_phase                   5862      -49      -200         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 glob_area                  5851      -49      -199         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 area_down                  5840      -49      -199         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 rem_inv                    5832      -49      -199         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         1  (        0 /        0 )  0.00
         rem_buf        18  (        6 /        6 )  0.06
         rem_inv        38  (        7 /        9 )  0.10
        merge_bi        26  (        8 /        8 )  0.08
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         0  (        0 /        0 )  0.00
        io_phase        48  (        4 /        5 )  0.12
       gate_comp       177  (        0 /        3 )  0.73
       gcomp_mog         1  (        0 /        0 )  0.03
       glob_area        16  (        3 /       16 )  0.07
       area_down        44  (        6 /       10 )  0.15
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        12  (        0 /        0 )  0.03
         rem_inv        30  (        1 /        3 )  0.06
        merge_bi        18  (        0 /        2 )  0.06
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 5832      -49      -199         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 incr_delay                 5841      -48      -198         0        0
            Path: op_sel_reg_reg[2]/CLK --> dutty/S_buff/bit7/q_reg/D
 incr_delay                 5876      -48      -198         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 incr_delay                 5876      -48      -197         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 incr_delay                 5954      -47      -230         0        0
            Path: op_sel_reg_reg[2]/CLK --> dutty/S_buff/bit7/q_reg/D
 incr_delay                 5978      -45      -258         0        0
            Path: op_sel_reg_reg[2]/CLK --> dutty/S_buff/bit7/q_reg/D
 incr_delay                 5978      -45      -256         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 incr_delay                 5988      -45      -248         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 incr_delay                 5991      -45      -248         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        18  (        0 /       16 )  1.79
        crr_glob        29  (        0 /        0 )  0.05
         crr_200        18  (        1 /       16 )  0.55
        crr_glob        29  (        0 /        1 )  0.03
         crr_300        14  (        1 /       12 )  0.60
        crr_glob        39  (        1 /        1 )  0.03
         crr_400        11  (        0 /        9 )  0.48
        crr_glob        29  (        0 /        0 )  0.02
         crr_111        27  (        1 /       25 )  1.45
        crr_glob        29  (        0 /        1 )  0.07
         crr_210        18  (        0 /       16 )  0.84
        crr_glob        29  (        0 /        0 )  0.04
         crr_110        45  (        4 /       41 )  1.62
        crr_glob        60  (        3 /        4 )  0.08
         crr_101        30  (        1 /       28 )  1.06
        crr_glob        31  (        1 /        1 )  0.06
         crr_201        23  (        1 /       21 )  0.98
        crr_glob        32  (        1 /        1 )  0.04
         crr_211        21  (        1 /       18 )  1.49
        crr_glob        31  (        1 /        1 )  0.06
        crit_msz        33  (        2 /        4 )  0.09
       crit_upsz        31  (        1 /        1 )  0.05
       crit_slew        31  (        1 /        2 )  0.03
        setup_dn        73  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        60  (        0 /        0 )  0.00
          plc_st        60  (        0 /        0 )  0.00
        plc_star        30  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        30  (        0 /        0 )  0.00
            fopt        79  (        2 /        4 )  0.05
       crit_swap        30  (        0 /        0 )  0.01
       mux2_swap        30  (        0 /        0 )  0.00
       crit_dnsz        46  (        0 /        0 )  0.05
       load_swap        30  (        0 /        0 )  0.01
            fopt        79  (        2 /        4 )  0.05
        setup_dn        73  (        0 /        0 )  0.00
       load_isol        86  (        0 /        0 )  0.13
       load_isol        86  (        0 /        0 )  0.13
        move_for        86  (        0 /        0 )  0.06
        move_for        86  (        0 /        0 )  0.06
          rem_bi        86  (        0 /        5 )  0.04
         offload        86  (        0 /        0 )  0.05
          rem_bi        86  (        0 /        5 )  0.04
         offload        86  (        0 /        0 )  0.05
       merge_bit        49  (        0 /        0 )  0.02
     merge_idrvr        43  (        0 /        0 )  0.00
     merge_iload        43  (        0 /        0 )  0.00
    merge_idload        43  (        0 /        0 )  0.00
      merge_drvr        43  (        0 /        0 )  0.00
      merge_load        43  (        0 /        0 )  0.00
           phase        43  (        0 /        0 )  0.00
          decomp        43  (        0 /        0 )  0.06
        p_decomp        43  (        0 /        0 )  0.01
        levelize        43  (        0 /        2 )  0.01
        mb_split        43  (        0 /        0 )  0.00
        in_phase        43  (        0 /        0 )  0.00
             dup        43  (        0 /        0 )  0.00
      mux_retime        43  (        0 /        0 )  0.00
         buf2inv        43  (        0 /        0 )  0.00
             exp         8  (        0 /        8 )  0.01
       gate_deco        24  (        0 /        0 )  0.48
       gcomp_tim        46  (        0 /        0 )  0.16
  inv_pair_2_buf        43  (        0 /        0 )  0.00
 init_drc                   5991      -45      -248         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   5991      -45      -248         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 incr_tns                   6049      -43      -168         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 incr_tns                   6049      -43      -168         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt        91  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz        91  (       12 /       20 )  0.26
       crit_upsz        79  (        5 /       12 )  0.14
       plc_lo_st        74  (        0 /        0 )  0.00
       crit_swap        74  (        1 /        3 )  0.04
       mux2_swap        73  (        0 /        0 )  0.00
       crit_dnsz        97  (        4 /        8 )  0.11
       load_swap        69  (        0 /        2 )  0.05
            fopt        69  (        0 /        6 )  0.03
        setup_dn        69  (        0 /        0 )  0.00
       load_isol        69  (        0 /        0 )  0.22
       load_isol        69  (        0 /        0 )  0.03
        move_for        69  (        0 /        1 )  0.02
        move_for        69  (        0 /        1 )  0.02
          rem_bi        69  (        0 /        0 )  0.00
         offload        69  (        0 /        0 )  0.00
          rem_bi        69  (        1 /        1 )  0.02
         offload        68  (        0 /        1 )  0.03
       merge_bit        70  (        1 /        1 )  0.01
     merge_idrvr        67  (        0 /        0 )  0.00
     merge_iload        67  (        0 /        0 )  0.00
    merge_idload        67  (        1 /        1 )  0.02
      merge_drvr        66  (        0 /        0 )  0.00
      merge_load        66  (        0 /        0 )  0.00
           phase        66  (        0 /        0 )  0.00
          decomp        66  (        1 /        1 )  0.08
        p_decomp        65  (        0 /        0 )  0.03
        levelize        65  (        0 /        0 )  0.01
        mb_split        65  (        0 /        0 )  0.00
             dup        65  (        0 /        0 )  0.01
      mux_retime        65  (        0 /        0 )  0.00
       crr_local        65  (        9 /       16 )  1.71
         buf2inv        56  (        0 /        0 )  0.00

 init_area                  6049      -43      -168         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 rem_buf                    6035      -43      -168         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 rem_inv                    6028      -43      -168         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 merge_bi                   5993      -43      -168         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 io_phase                   5977      -43      -168         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 gate_comp                  5971      -43      -168         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 glob_area                  5939      -43      -167         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 area_down                  5931      -43      -167         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         1  (        0 /        0 )  0.00
         rem_buf        18  (        2 /        3 )  0.05
         rem_inv        31  (        1 /        4 )  0.08
        merge_bi        23  (        5 /        5 )  0.06
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase        52  (        2 /        2 )  0.14
       gate_comp       186  (        1 /        2 )  0.76
       gcomp_mog         1  (        0 /        0 )  0.04
       glob_area        16  (        8 /       16 )  0.08
       area_down        46  (        3 /       10 )  0.17
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 5931      -43      -167         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 incr_delay                 5952      -42      -183         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D
 incr_delay                 5957      -42      -183         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        47  (        2 /        2 )  0.13
       crit_upsz        45  (        0 /        0 )  0.07
       crit_slew        45  (        0 /        0 )  0.04
        setup_dn        45  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        45  (        0 /        0 )  0.00
          plc_st        45  (        0 /        0 )  0.00
        plc_star        45  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        45  (        0 /        0 )  0.00
            fopt        45  (        0 /        0 )  0.00
       crit_swap        45  (        0 /        0 )  0.02
       mux2_swap        45  (        0 /        0 )  0.00
       crit_dnsz        69  (        0 /        0 )  0.07
       load_swap        45  (        0 /        0 )  0.02
            fopt        45  (        0 /        4 )  0.04
        setup_dn        45  (        0 /        0 )  0.00
       load_isol        45  (        0 /        0 )  0.12
       load_isol        45  (        0 /        0 )  0.00
        move_for        45  (        0 /        0 )  0.04
        move_for        45  (        0 /        0 )  0.04
          rem_bi        45  (        0 /        0 )  0.00
         offload        45  (        0 /        0 )  0.00
          rem_bi        45  (        0 /        6 )  0.05
         offload        45  (        0 /        0 )  0.08
           phase        45  (        0 /        0 )  0.00
        in_phase        45  (        0 /        0 )  0.00
       merge_bit        51  (        0 /        0 )  0.02
     merge_idrvr        45  (        0 /        0 )  0.00
     merge_iload        45  (        0 /        0 )  0.00
    merge_idload        45  (        0 /        0 )  0.01
      merge_drvr        45  (        0 /        0 )  0.00
      merge_load        45  (        0 /        0 )  0.00
          decomp        45  (        0 /        0 )  0.07
        p_decomp        45  (        0 /        0 )  0.01
        levelize        45  (        0 /        3 )  0.02
        mb_split        45  (        0 /        0 )  0.00
             dup        45  (        0 /        0 )  0.00
      mux_retime        45  (        0 /        0 )  0.00
         buf2inv        45  (        0 /        0 )  0.00
             exp         3  (        1 /        2 )  0.00
       gate_deco        36  (        0 /        0 )  0.76
       gcomp_tim        58  (        0 /        0 )  0.25
  inv_pair_2_buf        45  (        0 /        0 )  0.00

 init_drc                   5957      -42      -183         0        0
            Path: op_sel_reg_reg[1]/CLK --> dutty/S_buff/bit7/q_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'synth_wrapper'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            85             96           -183 ps          -42.7 ps  syn_opt
============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.20 - 15.20-p004_1
  Generated on:           May 24 2025  04:38:57 pm
  Module:                 synth_wrapper
  Technology libraries:   sky130_fd_sc_hd__tt_025C_1v80 1.0000000000
                          abstract_models 
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:synth_wrapper/A[0]
port:synth_wrapper/A[1]
port:synth_wrapper/A[2]
  ... 17 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

port:synth_wrapper/carry
port:synth_wrapper/result[0]
port:synth_wrapper/result[1]
  ... 6 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                       20
 Outputs without external load                                    9
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         29
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'synth_wrapper'.
        : Use 'report timing -lint' for more information.
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
WARNING: This version of the tool is 3479 days old.
