

================================================================
== Vitis HLS Report for 'depthwise'
================================================================
* Date:           Mon Jun 27 16:03:28 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        depthwise
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     2229|    11679|  22.290 us|  0.117 ms|  2230|  11680|     none|
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- SaveDWKernelNLOOP     |       60|       60|          20|          -|          -|     3|        no|
        | + SaveDWKernelYLOOP    |       18|       18|           6|          -|          -|     3|        no|
        |  ++ SaveDWKernelXLOOP  |        3|        3|           1|          1|          1|     3|       yes|
        |- SaveMapYLOOP          |      156|      156|          52|          -|          -|     3|        no|
        | + SaveMapXLOOP         |       50|       50|          10|          -|          -|     5|        no|
        |  ++ SaveMapNLOOP       |        7|        7|           6|          1|          1|     3|       yes|
        |- DWOutYLOOP            |     2010|    11460|  402 ~ 2292|          -|          -|     5|        no|
        | + DWOutXLOOP           |      400|     2290|    80 ~ 458|          -|          -|     5|        no|
        |  ++ DWChannelLOOP      |       78|      456|    26 ~ 152|          -|          -|     3|        no|
        |   +++ DWKernelYLOOP    |       24|      150|      8 ~ 50|          -|          -|     3|        no|
        |    ++++ DWKernelXLOOP  |        6|       48|      2 ~ 16|          -|          -|     3|        no|
        +------------------------+---------+---------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 4 }
  Pipeline-1 : II = 1, D = 6, States = { 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 2 
4 --> 5 4 
5 --> 3 
6 --> 7 15 
7 --> 8 6 
8 --> 14 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 8 
14 --> 7 
15 --> 16 
16 --> 17 15 
17 --> 18 16 
18 --> 19 17 
19 --> 34 20 18 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 34 31 33 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 19 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%count = alloca i32 1"   --->   Operation 35 'alloca' 'count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%relu_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %relu"   --->   Operation 36 'read' 'relu_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mapSizeY_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mapSizeY"   --->   Operation 37 'read' 'mapSizeY_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mapSizeX_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mapSizeX"   --->   Operation 38 'read' 'mapSizeX_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%kernelSize_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernelSize"   --->   Operation 39 'read' 'kernelSize_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%kernelN_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernelN"   --->   Operation 40 'read' 'kernelN_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty = trunc i32 %kernelSize_read"   --->   Operation 41 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty_21 = trunc i32 %mapSizeX_read"   --->   Operation 42 'trunc' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%empty_22 = trunc i32 %kernelSize_read"   --->   Operation 43 'trunc' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%empty_23 = trunc i32 %mapSizeY_read"   --->   Operation 44 'trunc' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0"   --->   Operation 45 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V, void @empty_5, i32 1, i32 1, void @empty_14, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %strm_in_V_data_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %strm_in_V_keep_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %strm_in_V_strb_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_in_V_last_V"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %strm_out_V_data_V, i4 %strm_out_V_keep_V, i4 %strm_out_V_strb_V, i1 %strm_out_V_last_V, void @empty_5, i32 1, i32 1, void @empty_14, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %strm_out_V_data_V"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %strm_out_V_keep_V"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %strm_out_V_strb_V"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_out_V_last_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernelN"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernelN, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernelSize"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernelSize, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mapSizeX"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapSizeX, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mapSizeY"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapSizeY, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %relu"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %relu, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%filter_V = alloca i64 1" [../Sources/depthwise/depthwise.cpp:32]   --->   Operation 67 'alloca' 'filter_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 13824> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%featureMap_V = alloca i64 1" [../Sources/depthwise/depthwise.cpp:34]   --->   Operation 68 'alloca' 'featureMap_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 258048> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%empty_24 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V"   --->   Operation 69 'read' 'empty_24' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i41 %empty_24"   --->   Operation 70 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln47 = store i32 0, i32 %count" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 71 'store' 'store_ln47' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 72 [1/1] (1.58ns)   --->   "%br_ln47 = br void" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 72 'br' 'br_ln47' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%n = phi i32 0, void, i32 %n_4, void"   --->   Operation 73 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (2.47ns)   --->   "%icmp_ln47 = icmp_slt  i32 %n, i32 1536" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 74 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %.preheader.preheader, void" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 75 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 76 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 77 'specloopname' 'specloopname_ln49' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.58ns)   --->   "%br_ln49 = br void" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 78 'br' 'br_ln49' <Predicate = (icmp_ln47)> <Delay = 1.58>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%empty_25 = trunc i32 %mapSizeX_read"   --->   Operation 79 'trunc' 'empty_25' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.58ns)   --->   "%br_ln67 = br void %.preheader" [../Sources/depthwise/depthwise.cpp:67]   --->   Operation 80 'br' 'br_ln67' <Predicate = (!icmp_ln47)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%y = phi i32 0, void, i32 %y_5, void"   --->   Operation 81 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%n_1 = phi i32 %n, void, i32 %n_2, void"   --->   Operation 82 'phi' 'n_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (2.47ns)   --->   "%icmp_ln49 = icmp_slt  i32 %y, i32 3" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 83 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void, void" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 84 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../Sources/depthwise/depthwise.cpp:51]   --->   Operation 85 'speclooptripcount' 'speclooptripcount_ln51' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../Sources/depthwise/depthwise.cpp:51]   --->   Operation 86 'specloopname' 'specloopname_ln51' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.58ns)   --->   "%br_ln51 = br void" [../Sources/depthwise/depthwise.cpp:51]   --->   Operation 87 'br' 'br_ln51' <Predicate = (icmp_ln49)> <Delay = 1.58>
ST_3 : Operation 88 [1/1] (2.55ns)   --->   "%n_4 = add i32 %n_1, i32 1" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 88 'add' 'n_4' <Predicate = (!icmp_ln49)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln47 = br void" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 89 'br' 'br_ln47' <Predicate = (!icmp_ln49)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.70>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%x = phi i32 0, void, i32 %x_6, void %._crit_edge"   --->   Operation 90 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%y_1 = phi i32 %y, void, i32 %y_3, void %._crit_edge"   --->   Operation 91 'phi' 'y_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%n_2 = phi i32 %n_1, void, i32 %n_3, void %._crit_edge"   --->   Operation 92 'phi' 'n_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (2.47ns)   --->   "%icmp_ln51 = icmp_slt  i32 %x, i32 3" [../Sources/depthwise/depthwise.cpp:51]   --->   Operation 93 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void, void" [../Sources/depthwise/depthwise.cpp:51]   --->   Operation 94 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%specpipeline_ln54 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 95 'specpipeline' 'specpipeline_ln54' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%speclooptripcount_ln54 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 96 'speclooptripcount' 'speclooptripcount_ln54' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 97 'specloopname' 'specloopname_ln54' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (2.47ns)   --->   "%icmp_ln54 = icmp_slt  i32 %n_2, i32 %kernelN_read" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 98 'icmp' 'icmp_ln54' <Predicate = (icmp_ln51)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (1.58ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %._crit_edge, void" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 99 'br' 'br_ln54' <Predicate = (icmp_ln51)> <Delay = 1.58>
ST_4 : Operation 100 [1/1] (2.47ns)   --->   "%icmp_ln55 = icmp_slt  i32 %y_1, i32 %kernelSize_read" [../Sources/depthwise/depthwise.cpp:55]   --->   Operation 100 'icmp' 'icmp_ln55' <Predicate = (icmp_ln51 & icmp_ln54)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (1.58ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %._crit_edge, void" [../Sources/depthwise/depthwise.cpp:55]   --->   Operation 101 'br' 'br_ln55' <Predicate = (icmp_ln51 & icmp_ln54)> <Delay = 1.58>
ST_4 : Operation 102 [1/1] (2.47ns)   --->   "%icmp_ln56 = icmp_slt  i32 %x, i32 %kernelSize_read" [../Sources/depthwise/depthwise.cpp:56]   --->   Operation 102 'icmp' 'icmp_ln56' <Predicate = (icmp_ln51 & icmp_ln54 & icmp_ln55)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (1.58ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %._crit_edge, void" [../Sources/depthwise/depthwise.cpp:56]   --->   Operation 103 'br' 'br_ln56' <Predicate = (icmp_ln51 & icmp_ln54 & icmp_ln55)> <Delay = 1.58>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%count_load = load i32 %count" [../Sources/depthwise/depthwise.cpp:59]   --->   Operation 104 'load' 'count_load' <Predicate = (icmp_ln51 & icmp_ln54 & icmp_ln55 & icmp_ln56)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%empty_26 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V"   --->   Operation 105 'read' 'empty_26' <Predicate = (icmp_ln51 & icmp_ln54 & icmp_ln55 & icmp_ln56)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue i41 %empty_26"   --->   Operation 106 'extractvalue' 'tmp_data_V_1' <Predicate = (icmp_ln51 & icmp_ln54 & icmp_ln55 & icmp_ln56)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln69_1 = trunc i32 %tmp_data_V_1"   --->   Operation 107 'trunc' 'trunc_ln69_1' <Predicate = (icmp_ln51 & icmp_ln54 & icmp_ln55 & icmp_ln56)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (2.55ns)   --->   "%count_1 = add i32 %count_load, i32 1" [../Sources/depthwise/depthwise.cpp:59]   --->   Operation 108 'add' 'count_1' <Predicate = (icmp_ln51 & icmp_ln54 & icmp_ln55 & icmp_ln56)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i32 %count_load" [../Sources/depthwise/depthwise.cpp:59]   --->   Operation 109 'zext' 'zext_ln59' <Predicate = (icmp_ln51 & icmp_ln54 & icmp_ln55 & icmp_ln56)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%filter_V_addr = getelementptr i4 %filter_V, i64 0, i64 %zext_ln59" [../Sources/depthwise/depthwise.cpp:59]   --->   Operation 110 'getelementptr' 'filter_V_addr' <Predicate = (icmp_ln51 & icmp_ln54 & icmp_ln55 & icmp_ln56)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (3.25ns)   --->   "%store_ln59 = store i4 %trunc_ln69_1, i14 %filter_V_addr" [../Sources/depthwise/depthwise.cpp:59]   --->   Operation 111 'store' 'store_ln59' <Predicate = (icmp_ln51 & icmp_ln54 & icmp_ln55 & icmp_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 13824> <RAM>
ST_4 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln59 = store i32 %count_1, i32 %count" [../Sources/depthwise/depthwise.cpp:59]   --->   Operation 112 'store' 'store_ln59' <Predicate = (icmp_ln51 & icmp_ln54 & icmp_ln55 & icmp_ln56)> <Delay = 1.58>
ST_4 : Operation 113 [1/1] (1.58ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 113 'br' 'br_ln0' <Predicate = (icmp_ln51 & icmp_ln54 & icmp_ln55 & icmp_ln56)> <Delay = 1.58>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%x_3 = phi i32 %x, void, i32 %x, void, i32 %x, void, i32 3, void"   --->   Operation 114 'phi' 'x_3' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%y_3 = phi i32 %y_1, void, i32 %y_1, void, i32 3, void, i32 %y_1, void"   --->   Operation 115 'phi' 'y_3' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%n_3 = phi i32 %n_2, void, i32 1536, void, i32 %n_2, void, i32 %n_2, void"   --->   Operation 116 'phi' 'n_3' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (2.55ns)   --->   "%x_6 = add i32 %x_3, i32 1" [../Sources/depthwise/depthwise.cpp:51]   --->   Operation 117 'add' 'x_6' <Predicate = (icmp_ln51)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln51 = br void" [../Sources/depthwise/depthwise.cpp:51]   --->   Operation 118 'br' 'br_ln51' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.55>
ST_5 : Operation 119 [1/1] (2.55ns)   --->   "%y_5 = add i32 %y_1, i32 1" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 119 'add' 'y_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln49 = br void" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 120 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 5.98>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%y_2 = phi i2 %y_6, void, i2 0, void %.preheader.preheader"   --->   Operation 121 'phi' 'y_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (1.56ns)   --->   "%y_6 = add i2 %y_2, i2 1" [../Sources/depthwise/depthwise.cpp:67]   --->   Operation 122 'add' 'y_6' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.95ns)   --->   "%icmp_ln67 = icmp_eq  i2 %y_2, i2 3" [../Sources/depthwise/depthwise.cpp:67]   --->   Operation 123 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 124 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %.split, void" [../Sources/depthwise/depthwise.cpp:67]   --->   Operation 125 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i2 %y_2" [../Sources/depthwise/depthwise.cpp:67]   --->   Operation 126 'zext' 'zext_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../Sources/depthwise/depthwise.cpp:67]   --->   Operation 127 'specloopname' 'specloopname_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (1.58ns)   --->   "%br_ln68 = br void" [../Sources/depthwise/depthwise.cpp:68]   --->   Operation 128 'br' 'br_ln68' <Predicate = (!icmp_ln67)> <Delay = 1.58>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%accum_V = alloca i32 1"   --->   Operation 129 'alloca' 'accum_V' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%bias_V = trunc i32 %tmp_data_V"   --->   Operation 130 'trunc' 'bias_V' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln84 = sub i16 %empty_23, i16 %empty_22" [../Sources/depthwise/depthwise.cpp:84]   --->   Operation 131 'sub' 'sub_ln84' <Predicate = (icmp_ln67)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 132 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%outMapYSize = add i16 %sub_ln84, i16 1" [../Sources/depthwise/depthwise.cpp:84]   --->   Operation 132 'add' 'outMapYSize' <Predicate = (icmp_ln67)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln85 = sub i16 %empty_21, i16 %empty_22" [../Sources/depthwise/depthwise.cpp:85]   --->   Operation 133 'sub' 'sub_ln85' <Predicate = (icmp_ln67)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 134 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%outMapXSize = add i16 %sub_ln85, i16 1" [../Sources/depthwise/depthwise.cpp:85]   --->   Operation 134 'add' 'outMapXSize' <Predicate = (icmp_ln67)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%conv48 = sext i16 %outMapYSize" [../Sources/depthwise/depthwise.cpp:84]   --->   Operation 135 'sext' 'conv48' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%outMapYSize_cast = sext i16 %outMapYSize" [../Sources/depthwise/depthwise.cpp:84]   --->   Operation 136 'sext' 'outMapYSize_cast' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%conv59 = sext i16 %outMapXSize" [../Sources/depthwise/depthwise.cpp:85]   --->   Operation 137 'sext' 'conv59' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%accum_V_5 = sext i4 %bias_V"   --->   Operation 138 'sext' 'accum_V_5' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (2.07ns)   --->   "%sub81 = add i17 %outMapYSize_cast, i17 131071" [../Sources/depthwise/depthwise.cpp:84]   --->   Operation 139 'add' 'sub81' <Predicate = (icmp_ln67)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i17 %sub81" [../Sources/depthwise/depthwise.cpp:87]   --->   Operation 140 'sext' 'sext_ln87' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (1.58ns)   --->   "%br_ln87 = br void" [../Sources/depthwise/depthwise.cpp:87]   --->   Operation 141 'br' 'br_ln87' <Predicate = (icmp_ln67)> <Delay = 1.58>

State 7 <SV = 3> <Delay = 2.44>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%x_1 = phi i32 0, void %.split, i32 %x_5, void"   --->   Operation 142 'phi' 'x_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %x_1, i32 10, i32 31" [../Sources/depthwise/depthwise.cpp:68]   --->   Operation 143 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (2.44ns)   --->   "%icmp_ln68 = icmp_slt  i22 %tmp_2, i22 1" [../Sources/depthwise/depthwise.cpp:68]   --->   Operation 144 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void, void" [../Sources/depthwise/depthwise.cpp:68]   --->   Operation 145 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%speclooptripcount_ln70 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [../Sources/depthwise/depthwise.cpp:70]   --->   Operation 146 'speclooptripcount' 'speclooptripcount_ln70' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../Sources/depthwise/depthwise.cpp:70]   --->   Operation 147 'specloopname' 'specloopname_ln70' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (1.58ns)   --->   "%br_ln70 = br void" [../Sources/depthwise/depthwise.cpp:70]   --->   Operation 148 'br' 'br_ln70' <Predicate = (icmp_ln68)> <Delay = 1.58>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 149 'br' 'br_ln0' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 6.91>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%x_4 = phi i32 %x_1, void, i32 %x_9, void %._crit_edge11"   --->   Operation 150 'phi' 'x_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%n_5 = phi i32 0, void, i32 %n_7, void %._crit_edge11"   --->   Operation 151 'phi' 'n_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (2.47ns)   --->   "%icmp_ln70 = icmp_slt  i32 %n_5, i32 1536" [../Sources/depthwise/depthwise.cpp:70]   --->   Operation 152 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void, void" [../Sources/depthwise/depthwise.cpp:70]   --->   Operation 153 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (2.47ns)   --->   "%icmp_ln73 = icmp_slt  i32 %x_4, i32 %mapSizeX_read" [../Sources/depthwise/depthwise.cpp:73]   --->   Operation 154 'icmp' 'icmp_ln73' <Predicate = (icmp_ln70)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (1.58ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %._crit_edge11, void" [../Sources/depthwise/depthwise.cpp:73]   --->   Operation 155 'br' 'br_ln73' <Predicate = (icmp_ln70)> <Delay = 1.58>
ST_8 : Operation 156 [1/1] (2.47ns)   --->   "%icmp_ln74 = icmp_slt  i32 %n_5, i32 %kernelN_read" [../Sources/depthwise/depthwise.cpp:74]   --->   Operation 156 'icmp' 'icmp_ln74' <Predicate = (icmp_ln70 & icmp_ln73)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (1.58ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %._crit_edge11, void" [../Sources/depthwise/depthwise.cpp:74]   --->   Operation 157 'br' 'br_ln74' <Predicate = (icmp_ln70 & icmp_ln73)> <Delay = 1.58>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%empty_27 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V"   --->   Operation 158 'read' 'empty_27' <Predicate = (icmp_ln70 & icmp_ln73 & icmp_ln74)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue i41 %empty_27"   --->   Operation 159 'extractvalue' 'tmp_data_V_2' <Predicate = (icmp_ln70 & icmp_ln73 & icmp_ln74)> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln69_2 = trunc i32 %tmp_data_V_2"   --->   Operation 160 'trunc' 'trunc_ln69_2' <Predicate = (icmp_ln70 & icmp_ln73 & icmp_ln74)> <Delay = 0.00>
ST_8 : Operation 161 [2/2] (6.91ns)   --->   "%mul_ln77 = mul i32 %n_5, i32 %mapSizeY_read" [../Sources/depthwise/depthwise.cpp:77]   --->   Operation 161 'mul' 'mul_ln77' <Predicate = (icmp_ln70 & icmp_ln73 & icmp_ln74)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (1.58ns)   --->   "%br_ln0 = br void %._crit_edge11"   --->   Operation 162 'br' 'br_ln0' <Predicate = (icmp_ln70 & icmp_ln73 & icmp_ln74)> <Delay = 1.58>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%x_9 = phi i32 %x_4, void, i32 1024, void, i32 %x_4, void"   --->   Operation 163 'phi' 'x_9' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node n_7)   --->   "%n_6 = phi i32 %n_5, void, i32 %n_5, void, i32 1536, void"   --->   Operation 164 'phi' 'n_6' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (2.55ns) (out node of the LUT)   --->   "%n_7 = add i32 %n_6, i32 1" [../Sources/depthwise/depthwise.cpp:70]   --->   Operation 165 'add' 'n_7' <Predicate = (icmp_ln70)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln70 = br void" [../Sources/depthwise/depthwise.cpp:70]   --->   Operation 166 'br' 'br_ln70' <Predicate = (icmp_ln70)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 6.91>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i32 %x_4" [../Sources/depthwise/depthwise.cpp:70]   --->   Operation 167 'trunc' 'trunc_ln70' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%specpipeline_ln73 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [../Sources/depthwise/depthwise.cpp:73]   --->   Operation 168 'specpipeline' 'specpipeline_ln73' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%speclooptripcount_ln73 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../Sources/depthwise/depthwise.cpp:73]   --->   Operation 169 'speclooptripcount' 'speclooptripcount_ln73' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../Sources/depthwise/depthwise.cpp:73]   --->   Operation 170 'specloopname' 'specloopname_ln73' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 171 [1/2] (6.91ns)   --->   "%mul_ln77 = mul i32 %n_5, i32 %mapSizeY_read" [../Sources/depthwise/depthwise.cpp:77]   --->   Operation 171 'mul' 'mul_ln77' <Predicate = (icmp_ln70 & icmp_ln73 & icmp_ln74)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%empty_28 = trunc i32 %mul_ln77" [../Sources/depthwise/depthwise.cpp:77]   --->   Operation 172 'trunc' 'empty_28' <Predicate = (icmp_ln70 & icmp_ln73 & icmp_ln74)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 2.70>
ST_10 : Operation 173 [1/1] (1.65ns) (grouped into DSP with root node add_ln77)   --->   "%tmp = add i18 %empty_28, i18 %zext_ln67" [../Sources/depthwise/depthwise.cpp:77]   --->   Operation 173 'add' 'tmp' <Predicate = (icmp_ln70 & icmp_ln73 & icmp_ln74)> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 174 [3/3] (1.05ns) (grouped into DSP with root node add_ln77)   --->   "%tmp4_cast = mul i18 %tmp, i18 %empty_25" [../Sources/depthwise/depthwise.cpp:77]   --->   Operation 174 'mul' 'tmp4_cast' <Predicate = (icmp_ln70 & icmp_ln73 & icmp_ln74)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 7> <Delay = 1.05>
ST_11 : Operation 175 [2/3] (1.05ns) (grouped into DSP with root node add_ln77)   --->   "%tmp4_cast = mul i18 %tmp, i18 %empty_25" [../Sources/depthwise/depthwise.cpp:77]   --->   Operation 175 'mul' 'tmp4_cast' <Predicate = (icmp_ln70 & icmp_ln73 & icmp_ln74)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 8> <Delay = 2.10>
ST_12 : Operation 176 [1/3] (0.00ns) (grouped into DSP with root node add_ln77)   --->   "%tmp4_cast = mul i18 %tmp, i18 %empty_25" [../Sources/depthwise/depthwise.cpp:77]   --->   Operation 176 'mul' 'tmp4_cast' <Predicate = (icmp_ln70 & icmp_ln73 & icmp_ln74)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 177 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln77 = add i18 %tmp4_cast, i18 %trunc_ln70" [../Sources/depthwise/depthwise.cpp:77]   --->   Operation 177 'add' 'add_ln77' <Predicate = (icmp_ln70 & icmp_ln73 & icmp_ln74)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 9> <Delay = 5.35>
ST_13 : Operation 178 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln77 = add i18 %tmp4_cast, i18 %trunc_ln70" [../Sources/depthwise/depthwise.cpp:77]   --->   Operation 178 'add' 'add_ln77' <Predicate = (icmp_ln70 & icmp_ln73 & icmp_ln74)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i18 %add_ln77" [../Sources/depthwise/depthwise.cpp:77]   --->   Operation 179 'zext' 'zext_ln77' <Predicate = (icmp_ln70 & icmp_ln73 & icmp_ln74)> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%featureMap_V_addr = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln77" [../Sources/depthwise/depthwise.cpp:77]   --->   Operation 180 'getelementptr' 'featureMap_V_addr' <Predicate = (icmp_ln70 & icmp_ln73 & icmp_ln74)> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (3.25ns)   --->   "%store_ln77 = store i4 %trunc_ln69_2, i18 %featureMap_V_addr" [../Sources/depthwise/depthwise.cpp:77]   --->   Operation 181 'store' 'store_ln77' <Predicate = (icmp_ln70 & icmp_ln73 & icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 258048> <RAM>

State 14 <SV = 5> <Delay = 2.55>
ST_14 : Operation 182 [1/1] (2.55ns)   --->   "%x_5 = add i32 %x_4, i32 1" [../Sources/depthwise/depthwise.cpp:68]   --->   Operation 182 'add' 'x_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln68 = br void" [../Sources/depthwise/depthwise.cpp:68]   --->   Operation 183 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>

State 15 <SV = 3> <Delay = 2.44>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%y_4 = phi i32 0, void, i32 %y_8, void"   --->   Operation 184 'phi' 'y_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %y_4, i32 10, i32 31" [../Sources/depthwise/depthwise.cpp:87]   --->   Operation 185 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 186 [1/1] (2.44ns)   --->   "%icmp_ln87 = icmp_slt  i22 %tmp_1, i22 1" [../Sources/depthwise/depthwise.cpp:87]   --->   Operation 186 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void, void" [../Sources/depthwise/depthwise.cpp:87]   --->   Operation 187 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%speclooptripcount_ln89 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [../Sources/depthwise/depthwise.cpp:89]   --->   Operation 188 'speclooptripcount' 'speclooptripcount_ln89' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../Sources/depthwise/depthwise.cpp:89]   --->   Operation 189 'specloopname' 'specloopname_ln89' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (1.58ns)   --->   "%br_ln89 = br void" [../Sources/depthwise/depthwise.cpp:89]   --->   Operation 190 'br' 'br_ln89' <Predicate = (icmp_ln87)> <Delay = 1.58>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%ret_ln134 = ret" [../Sources/depthwise/depthwise.cpp:134]   --->   Operation 191 'ret' 'ret_ln134' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 16 <SV = 4> <Delay = 2.55>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "%y_7 = phi i32 %y_4, void, i32 %y_9, void"   --->   Operation 192 'phi' 'y_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 193 [1/1] (0.00ns)   --->   "%x_2 = phi i32 0, void, i32 %x_8, void"   --->   Operation 193 'phi' 'x_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %x_2, i32 10, i32 31" [../Sources/depthwise/depthwise.cpp:89]   --->   Operation 194 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 195 [1/1] (2.44ns)   --->   "%icmp_ln89 = icmp_slt  i22 %tmp_3, i22 1" [../Sources/depthwise/depthwise.cpp:89]   --->   Operation 195 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void, void" [../Sources/depthwise/depthwise.cpp:89]   --->   Operation 196 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%speclooptripcount_ln91 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [../Sources/depthwise/depthwise.cpp:91]   --->   Operation 197 'speclooptripcount' 'speclooptripcount_ln91' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../Sources/depthwise/depthwise.cpp:91]   --->   Operation 198 'specloopname' 'specloopname_ln91' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (1.58ns)   --->   "%br_ln91 = br void" [../Sources/depthwise/depthwise.cpp:91]   --->   Operation 199 'br' 'br_ln91' <Predicate = (icmp_ln89)> <Delay = 1.58>
ST_16 : Operation 200 [1/1] (2.55ns)   --->   "%y_8 = add i32 %y_7, i32 1" [../Sources/depthwise/depthwise.cpp:87]   --->   Operation 200 'add' 'y_8' <Predicate = (!icmp_ln89)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln87 = br void" [../Sources/depthwise/depthwise.cpp:87]   --->   Operation 201 'br' 'br_ln87' <Predicate = (!icmp_ln89)> <Delay = 0.00>

State 17 <SV = 5> <Delay = 2.55>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "%y_9 = phi i32 %y_7, void, i32 %y_10, void"   --->   Operation 202 'phi' 'y_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%x_7 = phi i32 %x_2, void, i32 %x_10, void"   --->   Operation 203 'phi' 'x_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 204 [1/1] (0.00ns)   --->   "%kn = phi i32 0, void, i32 %kn_3, void"   --->   Operation 204 'phi' 'kn' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 205 [1/1] (2.47ns)   --->   "%icmp_ln91 = icmp_slt  i32 %kn, i32 1536" [../Sources/depthwise/depthwise.cpp:91]   --->   Operation 205 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void, void" [../Sources/depthwise/depthwise.cpp:91]   --->   Operation 206 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 207 [1/1] (0.00ns)   --->   "%specpipeline_ln94 = specpipeline void @_ssdm_op_SpecPipeline, i32 9, i32 0, i32 0, i32 0, void @empty" [../Sources/depthwise/depthwise.cpp:94]   --->   Operation 207 'specpipeline' 'specpipeline_ln94' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%speclooptripcount_ln94 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../Sources/depthwise/depthwise.cpp:94]   --->   Operation 208 'speclooptripcount' 'speclooptripcount_ln94' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "%specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../Sources/depthwise/depthwise.cpp:94]   --->   Operation 209 'specloopname' 'specloopname_ln94' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_17 : Operation 210 [1/1] (1.58ns)   --->   "%br_ln94 = br void" [../Sources/depthwise/depthwise.cpp:94]   --->   Operation 210 'br' 'br_ln94' <Predicate = (icmp_ln91)> <Delay = 1.58>
ST_17 : Operation 211 [1/1] (2.55ns)   --->   "%x_8 = add i32 %x_7, i32 1" [../Sources/depthwise/depthwise.cpp:89]   --->   Operation 211 'add' 'x_8' <Predicate = (!icmp_ln91)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln89 = br void" [../Sources/depthwise/depthwise.cpp:89]   --->   Operation 212 'br' 'br_ln89' <Predicate = (!icmp_ln91)> <Delay = 0.00>

State 18 <SV = 6> <Delay = 2.55>
ST_18 : Operation 213 [1/1] (0.00ns)   --->   "%y_10 = phi i32 %y_9, void, i32 %y_11, void"   --->   Operation 213 'phi' 'y_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 214 [1/1] (0.00ns)   --->   "%x_10 = phi i32 %x_7, void, i32 %x_11, void"   --->   Operation 214 'phi' 'x_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 215 [1/1] (0.00ns)   --->   "%kn_1 = phi i32 %kn, void, i32 %kn_2, void"   --->   Operation 215 'phi' 'kn_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 216 [1/1] (0.00ns)   --->   "%ky = phi i32 0, void, i32 %ky_2, void"   --->   Operation 216 'phi' 'ky' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 217 [1/1] (2.47ns)   --->   "%icmp_ln94 = icmp_slt  i32 %ky, i32 3" [../Sources/depthwise/depthwise.cpp:94]   --->   Operation 217 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void, void" [../Sources/depthwise/depthwise.cpp:94]   --->   Operation 218 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%speclooptripcount_ln97 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../Sources/depthwise/depthwise.cpp:97]   --->   Operation 219 'speclooptripcount' 'speclooptripcount_ln97' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "%specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../Sources/depthwise/depthwise.cpp:97]   --->   Operation 220 'specloopname' 'specloopname_ln97' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_18 : Operation 221 [1/1] (1.58ns)   --->   "%br_ln97 = br void" [../Sources/depthwise/depthwise.cpp:97]   --->   Operation 221 'br' 'br_ln97' <Predicate = (icmp_ln94)> <Delay = 1.58>
ST_18 : Operation 222 [1/1] (2.55ns)   --->   "%kn_3 = add i32 %kn_1, i32 1" [../Sources/depthwise/depthwise.cpp:91]   --->   Operation 222 'add' 'kn_3' <Predicate = (!icmp_ln94)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln91 = br void" [../Sources/depthwise/depthwise.cpp:91]   --->   Operation 223 'br' 'br_ln91' <Predicate = (!icmp_ln94)> <Delay = 0.00>

State 19 <SV = 7> <Delay = 6.91>
ST_19 : Operation 224 [1/1] (0.00ns)   --->   "%y_11 = phi i32 %y_10, void, i32 %y_12, void %._crit_edge13"   --->   Operation 224 'phi' 'y_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 225 [1/1] (0.00ns)   --->   "%x_11 = phi i32 %x_10, void, i32 %x_12, void %._crit_edge13"   --->   Operation 225 'phi' 'x_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 226 [1/1] (0.00ns)   --->   "%kn_2 = phi i32 %kn_1, void, i32 %kn_4, void %._crit_edge13"   --->   Operation 226 'phi' 'kn_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 227 [1/1] (0.00ns)   --->   "%ky_1 = phi i32 %ky, void, i32 %ky_3, void %._crit_edge13"   --->   Operation 227 'phi' 'ky_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 228 [1/1] (0.00ns)   --->   "%kx = phi i32 0, void, i32 %kx_2, void %._crit_edge13"   --->   Operation 228 'phi' 'kx' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 229 [1/1] (2.47ns)   --->   "%icmp_ln97 = icmp_slt  i32 %kx, i32 3" [../Sources/depthwise/depthwise.cpp:97]   --->   Operation 229 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void, void" [../Sources/depthwise/depthwise.cpp:97]   --->   Operation 230 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 231 [1/1] (0.00ns)   --->   "%speclooptripcount_ln101 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 231 'speclooptripcount' 'speclooptripcount_ln101' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_19 : Operation 232 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 232 'specloopname' 'specloopname_ln101' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_19 : Operation 233 [1/1] (2.47ns)   --->   "%icmp_ln101 = icmp_slt  i32 %y_11, i32 %conv48" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 233 'icmp' 'icmp_ln101' <Predicate = (icmp_ln97)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 234 [1/1] (1.70ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %._crit_edge13, void" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 234 'br' 'br_ln101' <Predicate = (icmp_ln97)> <Delay = 1.70>
ST_19 : Operation 235 [1/1] (2.47ns)   --->   "%icmp_ln102 = icmp_slt  i32 %x_11, i32 %mapSizeX_read" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 235 'icmp' 'icmp_ln102' <Predicate = (icmp_ln97 & icmp_ln101)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 236 [1/1] (1.70ns)   --->   "%br_ln102 = br i1 %icmp_ln102, void %._crit_edge13, void" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 236 'br' 'br_ln102' <Predicate = (icmp_ln97 & icmp_ln101)> <Delay = 1.70>
ST_19 : Operation 237 [1/1] (2.47ns)   --->   "%icmp_ln103 = icmp_slt  i32 %kn_2, i32 %kernelN_read" [../Sources/depthwise/depthwise.cpp:103]   --->   Operation 237 'icmp' 'icmp_ln103' <Predicate = (icmp_ln97 & icmp_ln101 & icmp_ln102)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 238 [1/1] (1.70ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %._crit_edge13, void" [../Sources/depthwise/depthwise.cpp:103]   --->   Operation 238 'br' 'br_ln103' <Predicate = (icmp_ln97 & icmp_ln101 & icmp_ln102)> <Delay = 1.70>
ST_19 : Operation 239 [1/1] (2.47ns)   --->   "%icmp_ln104 = icmp_slt  i32 %ky_1, i32 %kernelSize_read" [../Sources/depthwise/depthwise.cpp:104]   --->   Operation 239 'icmp' 'icmp_ln104' <Predicate = (icmp_ln97 & icmp_ln101 & icmp_ln102 & icmp_ln103)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 240 [1/1] (1.70ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %._crit_edge13, void" [../Sources/depthwise/depthwise.cpp:104]   --->   Operation 240 'br' 'br_ln104' <Predicate = (icmp_ln97 & icmp_ln101 & icmp_ln102 & icmp_ln103)> <Delay = 1.70>
ST_19 : Operation 241 [1/1] (2.47ns)   --->   "%icmp_ln105 = icmp_slt  i32 %kx, i32 %kernelSize_read" [../Sources/depthwise/depthwise.cpp:105]   --->   Operation 241 'icmp' 'icmp_ln105' <Predicate = (icmp_ln97 & icmp_ln101 & icmp_ln102 & icmp_ln103 & icmp_ln104)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 242 [1/1] (1.70ns)   --->   "%br_ln105 = br i1 %icmp_ln105, void %._crit_edge13, void %_ifconv" [../Sources/depthwise/depthwise.cpp:105]   --->   Operation 242 'br' 'br_ln105' <Predicate = (icmp_ln97 & icmp_ln101 & icmp_ln102 & icmp_ln103 & icmp_ln104)> <Delay = 1.70>
ST_19 : Operation 243 [1/1] (2.47ns)   --->   "%icmp_ln107_1 = icmp_slt  i32 %x_11, i32 %conv59" [../Sources/depthwise/depthwise.cpp:107]   --->   Operation 243 'icmp' 'icmp_ln107_1' <Predicate = (icmp_ln97 & icmp_ln101 & icmp_ln102 & icmp_ln103 & icmp_ln104 & icmp_ln105)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 244 [2/2] (6.91ns)   --->   "%mul_ln109 = mul i32 %kn_2, i32 %mapSizeY_read" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 244 'mul' 'mul_ln109' <Predicate = (icmp_ln97 & icmp_ln101 & icmp_ln102 & icmp_ln103 & icmp_ln104 & icmp_ln105)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 245 [1/1] (2.55ns)   --->   "%ky_2 = add i32 %ky_1, i32 1" [../Sources/depthwise/depthwise.cpp:94]   --->   Operation 245 'add' 'ky_2' <Predicate = (!icmp_ln97)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln94 = br void" [../Sources/depthwise/depthwise.cpp:94]   --->   Operation 246 'br' 'br_ln94' <Predicate = (!icmp_ln97)> <Delay = 0.00>

State 20 <SV = 8> <Delay = 6.91>
ST_20 : Operation 247 [1/2] (6.91ns)   --->   "%mul_ln109 = mul i32 %kn_2, i32 %mapSizeY_read" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 247 'mul' 'mul_ln109' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i32 %mul_ln109" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 248 'trunc' 'trunc_ln109' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln36_4 = trunc i32 %kn_2" [../Sources/depthwise/depthwise.cpp:36]   --->   Operation 249 'trunc' 'trunc_ln36_4' <Predicate = (icmp_ln107_1)> <Delay = 0.00>
ST_20 : Operation 250 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln109_1 = mul i14 %trunc_ln36_4, i14 %empty" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 250 'mul' 'mul_ln109_1' <Predicate = (icmp_ln107_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 9> <Delay = 2.15>
ST_21 : Operation 251 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln109_1 = mul i14 %trunc_ln36_4, i14 %empty" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 251 'mul' 'mul_ln109_1' <Predicate = (icmp_ln107_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 10> <Delay = 4.26>
ST_22 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i32 %y_11" [../Sources/depthwise/depthwise.cpp:36]   --->   Operation 252 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln36_1 = trunc i32 %ky_1" [../Sources/depthwise/depthwise.cpp:36]   --->   Operation 253 'trunc' 'trunc_ln36_1' <Predicate = (icmp_ln107_1)> <Delay = 0.00>
ST_22 : Operation 254 [1/1] (1.56ns)   --->   "%add_ln109 = add i2 %trunc_ln36_1, i2 %trunc_ln36" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 254 'add' 'add_ln109' <Predicate = (icmp_ln107_1)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 255 [1/1] (0.00ns)   --->   "%and_ln109_cast = zext i2 %add_ln109" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 255 'zext' 'and_ln109_cast' <Predicate = (icmp_ln107_1)> <Delay = 0.00>
ST_22 : Operation 256 [1/1] (1.65ns) (grouped into DSP with root node add_ln109_1)   --->   "%tmp5 = add i18 %and_ln109_cast, i18 %trunc_ln109" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 256 'add' 'tmp5' <Predicate = (icmp_ln107_1)> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 257 [3/3] (1.05ns) (grouped into DSP with root node add_ln109_1)   --->   "%tmp6_cast = mul i18 %tmp5, i18 %empty_25" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 257 'mul' 'tmp6_cast' <Predicate = (icmp_ln107_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 258 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln109_1 = mul i14 %trunc_ln36_4, i14 %empty" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 258 'mul' 'mul_ln109_1' <Predicate = (icmp_ln107_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 11> <Delay = 2.70>
ST_23 : Operation 259 [2/3] (1.05ns) (grouped into DSP with root node add_ln109_1)   --->   "%tmp6_cast = mul i18 %tmp5, i18 %empty_25" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 259 'mul' 'tmp6_cast' <Predicate = (icmp_ln107_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 260 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln109_1 = mul i14 %trunc_ln36_4, i14 %empty" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 260 'mul' 'mul_ln109_1' <Predicate = (icmp_ln107_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln36_5 = trunc i32 %ky_1" [../Sources/depthwise/depthwise.cpp:36]   --->   Operation 261 'trunc' 'trunc_ln36_5' <Predicate = (icmp_ln107_1)> <Delay = 0.00>
ST_23 : Operation 262 [1/1] (1.65ns) (grouped into DSP with root node add_ln109_4)   --->   "%add_ln109_3 = add i14 %mul_ln109_1, i14 %trunc_ln36_5" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 262 'add' 'add_ln109_3' <Predicate = (icmp_ln107_1)> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 263 [3/3] (1.05ns) (grouped into DSP with root node add_ln109_4)   --->   "%mul_ln109_2 = mul i14 %add_ln109_3, i14 %empty" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 263 'mul' 'mul_ln109_2' <Predicate = (icmp_ln107_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 12> <Delay = 2.10>
ST_24 : Operation 264 [1/3] (0.00ns) (grouped into DSP with root node add_ln109_1)   --->   "%tmp6_cast = mul i18 %tmp5, i18 %empty_25" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 264 'mul' 'tmp6_cast' <Predicate = (icmp_ln107_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln36_2 = trunc i32 %x_11" [../Sources/depthwise/depthwise.cpp:36]   --->   Operation 265 'trunc' 'trunc_ln36_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 266 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_1 = add i18 %trunc_ln36_2, i18 %tmp6_cast" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 266 'add' 'add_ln109_1' <Predicate = (icmp_ln107_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 267 [2/3] (1.05ns) (grouped into DSP with root node add_ln109_4)   --->   "%mul_ln109_2 = mul i14 %add_ln109_3, i14 %empty" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 267 'mul' 'mul_ln109_2' <Predicate = (icmp_ln107_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 13> <Delay = 2.10>
ST_25 : Operation 268 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_1 = add i18 %trunc_ln36_2, i18 %tmp6_cast" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 268 'add' 'add_ln109_1' <Predicate = (icmp_ln107_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 269 [1/3] (0.00ns) (grouped into DSP with root node add_ln109_4)   --->   "%mul_ln109_2 = mul i14 %add_ln109_3, i14 %empty" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 269 'mul' 'mul_ln109_2' <Predicate = (icmp_ln107_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln36_6 = trunc i32 %kx" [../Sources/depthwise/depthwise.cpp:36]   --->   Operation 270 'trunc' 'trunc_ln36_6' <Predicate = (icmp_ln107_1)> <Delay = 0.00>
ST_25 : Operation 271 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_4 = add i14 %mul_ln109_2, i14 %trunc_ln36_6" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 271 'add' 'add_ln109_4' <Predicate = (icmp_ln107_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 14> <Delay = 5.39>
ST_26 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln36_3 = trunc i32 %kx" [../Sources/depthwise/depthwise.cpp:36]   --->   Operation 272 'trunc' 'trunc_ln36_3' <Predicate = (icmp_ln107_1)> <Delay = 0.00>
ST_26 : Operation 273 [1/1] (2.13ns)   --->   "%add_ln109_2 = add i18 %add_ln109_1, i18 %trunc_ln36_3" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 273 'add' 'add_ln109_2' <Predicate = (icmp_ln107_1)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i18 %add_ln109_2" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 274 'zext' 'zext_ln109' <Predicate = (icmp_ln107_1)> <Delay = 0.00>
ST_26 : Operation 275 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_4 = add i14 %mul_ln109_2, i14 %trunc_ln36_6" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 275 'add' 'add_ln109_4' <Predicate = (icmp_ln107_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln109_1 = zext i14 %add_ln109_4" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 276 'zext' 'zext_ln109_1' <Predicate = (icmp_ln107_1)> <Delay = 0.00>
ST_26 : Operation 277 [1/1] (0.00ns)   --->   "%featureMap_V_addr_1 = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln109"   --->   Operation 277 'getelementptr' 'featureMap_V_addr_1' <Predicate = (icmp_ln107_1)> <Delay = 0.00>
ST_26 : Operation 278 [2/2] (3.25ns)   --->   "%lhs = load i18 %featureMap_V_addr_1"   --->   Operation 278 'load' 'lhs' <Predicate = (icmp_ln107_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 258048> <RAM>
ST_26 : Operation 279 [1/1] (0.00ns)   --->   "%filter_V_addr_1 = getelementptr i4 %filter_V, i64 0, i64 %zext_ln109_1"   --->   Operation 279 'getelementptr' 'filter_V_addr_1' <Predicate = (icmp_ln107_1)> <Delay = 0.00>
ST_26 : Operation 280 [2/2] (3.25ns)   --->   "%rhs = load i14 %filter_V_addr_1"   --->   Operation 280 'load' 'rhs' <Predicate = (icmp_ln107_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 13824> <RAM>

State 27 <SV = 15> <Delay = 4.30>
ST_27 : Operation 281 [1/2] (3.25ns)   --->   "%lhs = load i18 %featureMap_V_addr_1"   --->   Operation 281 'load' 'lhs' <Predicate = (icmp_ln107_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 258048> <RAM>
ST_27 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i4 %lhs"   --->   Operation 282 'sext' 'sext_ln215' <Predicate = (icmp_ln107_1)> <Delay = 0.00>
ST_27 : Operation 283 [1/2] (3.25ns)   --->   "%rhs = load i14 %filter_V_addr_1"   --->   Operation 283 'load' 'rhs' <Predicate = (icmp_ln107_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 13824> <RAM>
ST_27 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln215_1 = sext i4 %rhs"   --->   Operation 284 'sext' 'sext_ln215_1' <Predicate = (icmp_ln107_1)> <Delay = 0.00>
ST_27 : Operation 285 [3/3] (1.05ns) (grouped into DSP with root node accum_V_3)   --->   "%ret = mul i8 %sext_ln215_1, i8 %sext_ln215"   --->   Operation 285 'mul' 'ret' <Predicate = (icmp_ln107_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 16> <Delay = 1.05>
ST_28 : Operation 286 [2/3] (1.05ns) (grouped into DSP with root node accum_V_3)   --->   "%ret = mul i8 %sext_ln215_1, i8 %sext_ln215"   --->   Operation 286 'mul' 'ret' <Predicate = (icmp_ln107_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 17> <Delay = 5.82>
ST_29 : Operation 287 [1/1] (0.00ns)   --->   "%accum_V_load = load i8 %accum_V" [../Sources/depthwise/depthwise.cpp:107]   --->   Operation 287 'load' 'accum_V_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln107)   --->   "%or_ln107 = or i32 %kx, i32 %ky_1" [../Sources/depthwise/depthwise.cpp:107]   --->   Operation 288 'or' 'or_ln107' <Predicate = (icmp_ln107_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 289 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln107 = icmp_eq  i32 %or_ln107, i32 0" [../Sources/depthwise/depthwise.cpp:107]   --->   Operation 289 'icmp' 'icmp_ln107' <Predicate = (icmp_ln107_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node accum_V_2)   --->   "%and_ln107 = and i1 %icmp_ln107, i1 %icmp_ln107_1" [../Sources/depthwise/depthwise.cpp:107]   --->   Operation 290 'and' 'and_ln107' <Predicate = (icmp_ln107_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 291 [1/1] (1.24ns) (out node of the LUT)   --->   "%accum_V_2 = select i1 %and_ln107, i8 %accum_V_5, i8 %accum_V_load" [../Sources/depthwise/depthwise.cpp:107]   --->   Operation 291 'select' 'accum_V_2' <Predicate = (icmp_ln107_1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 292 [1/3] (0.00ns) (grouped into DSP with root node accum_V_3)   --->   "%ret = mul i8 %sext_ln215_1, i8 %sext_ln215"   --->   Operation 292 'mul' 'ret' <Predicate = (icmp_ln107_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 293 [2/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_3 = add i8 %ret, i8 %accum_V_2"   --->   Operation 293 'add' 'accum_V_3' <Predicate = (icmp_ln107_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 18> <Delay = 5.03>
ST_30 : Operation 294 [1/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_3 = add i8 %ret, i8 %accum_V_2"   --->   Operation 294 'add' 'accum_V_3' <Predicate = (icmp_ln107_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 295 [1/1] (1.24ns)   --->   "%accum_V_4 = select i1 %icmp_ln107_1, i8 %accum_V_3, i8 %accum_V_load" [../Sources/depthwise/depthwise.cpp:107]   --->   Operation 295 'select' 'accum_V_4' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 296 [1/1] (2.47ns)   --->   "%icmp_ln112 = icmp_eq  i32 %ky_1, i32 2" [../Sources/depthwise/depthwise.cpp:112]   --->   Operation 296 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 297 [1/1] (2.47ns)   --->   "%icmp_ln112_1 = icmp_eq  i32 %kx, i32 2" [../Sources/depthwise/depthwise.cpp:112]   --->   Operation 297 'icmp' 'icmp_ln112_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 298 [1/1] (0.97ns)   --->   "%and_ln112 = and i1 %icmp_ln112, i1 %icmp_ln112_1" [../Sources/depthwise/depthwise.cpp:112]   --->   Operation 298 'and' 'and_ln112' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 299 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %and_ln112, void %_ifconv.._crit_edge13_crit_edge, void" [../Sources/depthwise/depthwise.cpp:112]   --->   Operation 299 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 300 [1/1] (1.58ns)   --->   "%store_ln112 = store i8 %accum_V_4, i8 %accum_V" [../Sources/depthwise/depthwise.cpp:112]   --->   Operation 300 'store' 'store_ln112' <Predicate = (!and_ln112)> <Delay = 1.58>
ST_30 : Operation 301 [1/1] (1.70ns)   --->   "%br_ln112 = br void %._crit_edge13" [../Sources/depthwise/depthwise.cpp:112]   --->   Operation 301 'br' 'br_ln112' <Predicate = (!and_ln112)> <Delay = 1.70>
ST_30 : Operation 302 [1/1] (2.47ns)   --->   "%icmp_ln113 = icmp_slt  i32 %y_11, i32 %sext_ln87" [../Sources/depthwise/depthwise.cpp:113]   --->   Operation 302 'icmp' 'icmp_ln113' <Predicate = (and_ln112)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %._crit_edge20, void" [../Sources/depthwise/depthwise.cpp:113]   --->   Operation 303 'br' 'br_ln113' <Predicate = (and_ln112)> <Delay = 0.00>
ST_30 : Operation 304 [1/1] (1.56ns)   --->   "%add_ln116 = add i2 %trunc_ln36, i2 3" [../Sources/depthwise/depthwise.cpp:116]   --->   Operation 304 'add' 'add_ln116' <Predicate = (and_ln112 & icmp_ln113)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 305 [1/1] (0.00ns)   --->   "%and_ln116_cast = zext i2 %add_ln116" [../Sources/depthwise/depthwise.cpp:116]   --->   Operation 305 'zext' 'and_ln116_cast' <Predicate = (and_ln112 & icmp_ln113)> <Delay = 0.00>
ST_30 : Operation 306 [1/1] (1.65ns) (grouped into DSP with root node add_ln116_1)   --->   "%tmp7 = add i18 %trunc_ln109, i18 %and_ln116_cast" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 306 'add' 'tmp7' <Predicate = (and_ln112 & icmp_ln113)> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 307 [3/3] (1.05ns) (grouped into DSP with root node add_ln116_1)   --->   "%tmp8_cast = mul i18 %tmp7, i18 %empty_25" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 307 'mul' 'tmp8_cast' <Predicate = (and_ln112 & icmp_ln113)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 19> <Delay = 1.05>
ST_31 : Operation 308 [2/3] (1.05ns) (grouped into DSP with root node add_ln116_1)   --->   "%tmp8_cast = mul i18 %tmp7, i18 %empty_25" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 308 'mul' 'tmp8_cast' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 20> <Delay = 2.10>
ST_32 : Operation 309 [1/3] (0.00ns) (grouped into DSP with root node add_ln116_1)   --->   "%tmp8_cast = mul i18 %tmp7, i18 %empty_25" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 309 'mul' 'tmp8_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 310 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln116_1 = add i18 %tmp8_cast, i18 %trunc_ln36_2" [../Sources/depthwise/depthwise.cpp:116]   --->   Operation 310 'add' 'add_ln116_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 21> <Delay = 5.35>
ST_33 : Operation 311 [1/1] (0.00ns)   --->   "%empty_29 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V"   --->   Operation 311 'read' 'empty_29' <Predicate = (icmp_ln113)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_33 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue i41 %empty_29"   --->   Operation 312 'extractvalue' 'tmp_data_V_3' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_33 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i32 %tmp_data_V_3"   --->   Operation 313 'trunc' 'trunc_ln69' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_33 : Operation 314 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln116_1 = add i18 %tmp8_cast, i18 %trunc_ln36_2" [../Sources/depthwise/depthwise.cpp:116]   --->   Operation 314 'add' 'add_ln116_1' <Predicate = (icmp_ln113)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i18 %add_ln116_1" [../Sources/depthwise/depthwise.cpp:116]   --->   Operation 315 'zext' 'zext_ln116' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_33 : Operation 316 [1/1] (0.00ns)   --->   "%featureMap_V_addr_2 = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln116" [../Sources/depthwise/depthwise.cpp:116]   --->   Operation 316 'getelementptr' 'featureMap_V_addr_2' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_33 : Operation 317 [1/1] (3.25ns)   --->   "%store_ln116 = store i4 %trunc_ln69, i18 %featureMap_V_addr_2" [../Sources/depthwise/depthwise.cpp:116]   --->   Operation 317 'store' 'store_ln116' <Predicate = (icmp_ln113)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 258048> <RAM>
ST_33 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln117 = br void %._crit_edge20" [../Sources/depthwise/depthwise.cpp:117]   --->   Operation 318 'br' 'br_ln117' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_33 : Operation 319 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %icmp_ln107_1, void %._crit_edge20.._crit_edge13_crit_edge, void" [../Sources/depthwise/depthwise.cpp:119]   --->   Operation 319 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 320 [1/1] (1.58ns)   --->   "%store_ln119 = store i8 %accum_V_4, i8 %accum_V" [../Sources/depthwise/depthwise.cpp:119]   --->   Operation 320 'store' 'store_ln119' <Predicate = (!icmp_ln107_1)> <Delay = 1.58>
ST_33 : Operation 321 [1/1] (1.70ns)   --->   "%br_ln119 = br void %._crit_edge13" [../Sources/depthwise/depthwise.cpp:119]   --->   Operation 321 'br' 'br_ln119' <Predicate = (!icmp_ln107_1)> <Delay = 1.70>
ST_33 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node accum_V_7)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %accum_V_4, i32 7"   --->   Operation 322 'bitselect' 'tmp_4' <Predicate = (icmp_ln107_1)> <Delay = 0.00>
ST_33 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node accum_V_7)   --->   "%and_ln120 = and i1 %tmp_4, i1 %relu_read" [../Sources/depthwise/depthwise.cpp:120]   --->   Operation 323 'and' 'and_ln120' <Predicate = (icmp_ln107_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 324 [1/1] (1.24ns) (out node of the LUT)   --->   "%accum_V_7 = select i1 %and_ln120, i8 0, i8 %accum_V_4" [../Sources/depthwise/depthwise.cpp:120]   --->   Operation 324 'select' 'accum_V_7' <Predicate = (icmp_ln107_1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i8 %accum_V_7"   --->   Operation 325 'sext' 'sext_ln69' <Predicate = (icmp_ln107_1)> <Delay = 0.00>
ST_33 : Operation 326 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_out_V_data_V, i4 %strm_out_V_keep_V, i4 %strm_out_V_strb_V, i1 %strm_out_V_last_V, i32 %sext_ln69, i4 15, i4 15, i1 0"   --->   Operation 326 'write' 'write_ln304' <Predicate = (icmp_ln107_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_33 : Operation 327 [1/1] (1.58ns)   --->   "%store_ln126 = store i8 %accum_V_7, i8 %accum_V" [../Sources/depthwise/depthwise.cpp:126]   --->   Operation 327 'store' 'store_ln126' <Predicate = (icmp_ln107_1)> <Delay = 1.58>

State 34 <SV = 22> <Delay = 4.25>
ST_34 : Operation 328 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_out_V_data_V, i4 %strm_out_V_keep_V, i4 %strm_out_V_strb_V, i1 %strm_out_V_last_V, i32 %sext_ln69, i4 15, i4 15, i1 0"   --->   Operation 328 'write' 'write_ln304' <Predicate = (icmp_ln101 & icmp_ln102 & icmp_ln103 & icmp_ln104 & icmp_ln105 & and_ln112 & icmp_ln107_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_34 : Operation 329 [1/1] (1.70ns)   --->   "%br_ln126 = br void %._crit_edge13" [../Sources/depthwise/depthwise.cpp:126]   --->   Operation 329 'br' 'br_ln126' <Predicate = (icmp_ln101 & icmp_ln102 & icmp_ln103 & icmp_ln104 & icmp_ln105 & and_ln112 & icmp_ln107_1)> <Delay = 1.70>
ST_34 : Operation 330 [1/1] (0.00ns)   --->   "%y_12 = phi i32 %y_11, void, i32 1024, void, i32 %y_11, void, i32 %y_11, void, i32 %y_11, void, i32 %y_11, void, i32 %y_11, void %_ifconv.._crit_edge13_crit_edge, i32 %y_11, void %._crit_edge20.._crit_edge13_crit_edge"   --->   Operation 330 'phi' 'y_12' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 331 [1/1] (0.00ns)   --->   "%x_12 = phi i32 %x_11, void, i32 %x_11, void, i32 1024, void, i32 %x_11, void, i32 %x_11, void, i32 %x_11, void, i32 %x_11, void %_ifconv.._crit_edge13_crit_edge, i32 %x_11, void %._crit_edge20.._crit_edge13_crit_edge"   --->   Operation 331 'phi' 'x_12' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 332 [1/1] (0.00ns)   --->   "%kn_4 = phi i32 %kn_2, void, i32 %kn_2, void, i32 %kn_2, void, i32 1536, void, i32 %kn_2, void, i32 %kn_2, void, i32 %kn_2, void %_ifconv.._crit_edge13_crit_edge, i32 %kn_2, void %._crit_edge20.._crit_edge13_crit_edge"   --->   Operation 332 'phi' 'kn_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 333 [1/1] (0.00ns)   --->   "%ky_3 = phi i32 2, void, i32 %ky_1, void, i32 %ky_1, void, i32 %ky_1, void, i32 3, void, i32 %ky_1, void, i32 %ky_1, void %_ifconv.._crit_edge13_crit_edge, i32 2, void %._crit_edge20.._crit_edge13_crit_edge"   --->   Operation 333 'phi' 'ky_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 334 [1/1] (0.00ns)   --->   "%kx_1 = phi i32 2, void, i32 %kx, void, i32 %kx, void, i32 %kx, void, i32 %kx, void, i32 3, void, i32 %kx, void %_ifconv.._crit_edge13_crit_edge, i32 2, void %._crit_edge20.._crit_edge13_crit_edge"   --->   Operation 334 'phi' 'kx_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 335 [1/1] (2.55ns)   --->   "%kx_2 = add i32 %kx_1, i32 1" [../Sources/depthwise/depthwise.cpp:97]   --->   Operation 335 'add' 'kx_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln97 = br void" [../Sources/depthwise/depthwise.cpp:97]   --->   Operation 336 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('count') [14]  (0 ns)
	'store' operation ('store_ln47', ../Sources/depthwise/depthwise.cpp:47) of constant 0 on local variable 'count' [50]  (1.59 ns)

 <State 2>: 2.47ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', ../Sources/depthwise/depthwise.cpp:47) [53]  (0 ns)
	'icmp' operation ('icmp_ln47', ../Sources/depthwise/depthwise.cpp:47) [54]  (2.47 ns)

 <State 3>: 2.55ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', ../Sources/depthwise/depthwise.cpp:47) [62]  (0 ns)
	'add' operation ('n', ../Sources/depthwise/depthwise.cpp:47) [108]  (2.55 ns)

 <State 4>: 6.71ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', ../Sources/depthwise/depthwise.cpp:51) [70]  (0 ns)
	'icmp' operation ('icmp_ln56', ../Sources/depthwise/depthwise.cpp:56) [85]  (2.47 ns)
	multiplexor before 'phi' operation ('x') with incoming values : ('x', ../Sources/depthwise/depthwise.cpp:51) [99]  (1.59 ns)
	'phi' operation ('x') with incoming values : ('x', ../Sources/depthwise/depthwise.cpp:51) [99]  (0 ns)
	'add' operation ('x', ../Sources/depthwise/depthwise.cpp:51) [102]  (2.55 ns)
	blocking operation 0.092 ns on control path)

 <State 5>: 2.55ns
The critical path consists of the following:
	'add' operation ('y', ../Sources/depthwise/depthwise.cpp:49) [105]  (2.55 ns)

 <State 6>: 5.98ns
The critical path consists of the following:
	'sub' operation ('sub_ln84', ../Sources/depthwise/depthwise.cpp:84) [173]  (0 ns)
	'add' operation ('outMapYSize', ../Sources/depthwise/depthwise.cpp:84) [174]  (3.9 ns)
	'add' operation ('sub81', ../Sources/depthwise/depthwise.cpp:84) [181]  (2.08 ns)

 <State 7>: 2.45ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', ../Sources/depthwise/depthwise.cpp:68) [124]  (0 ns)
	'icmp' operation ('icmp_ln68', ../Sources/depthwise/depthwise.cpp:68) [126]  (2.45 ns)

 <State 8>: 6.91ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', ../Sources/depthwise/depthwise.cpp:70) [134]  (0 ns)
	'mul' operation ('mul_ln77', ../Sources/depthwise/depthwise.cpp:77) [151]  (6.91 ns)

 <State 9>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln77', ../Sources/depthwise/depthwise.cpp:77) [151]  (6.91 ns)

 <State 10>: 2.7ns
The critical path consists of the following:
	'add' operation of DSP[155] ('tmp', ../Sources/depthwise/depthwise.cpp:77) [153]  (1.65 ns)
	'mul' operation of DSP[155] ('tmp4_cast', ../Sources/depthwise/depthwise.cpp:77) [154]  (1.05 ns)

 <State 11>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[155] ('tmp4_cast', ../Sources/depthwise/depthwise.cpp:77) [154]  (1.05 ns)

 <State 12>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[155] ('tmp4_cast', ../Sources/depthwise/depthwise.cpp:77) [154]  (0 ns)
	'add' operation of DSP[155] ('add_ln77', ../Sources/depthwise/depthwise.cpp:77) [155]  (2.1 ns)

 <State 13>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[155] ('add_ln77', ../Sources/depthwise/depthwise.cpp:77) [155]  (2.1 ns)
	'getelementptr' operation ('featureMap_V_addr', ../Sources/depthwise/depthwise.cpp:77) [157]  (0 ns)
	'store' operation ('store_ln77', ../Sources/depthwise/depthwise.cpp:77) of variable 'trunc_ln69_2' on array 'featureMap.V', ../Sources/depthwise/depthwise.cpp:34 [158]  (3.25 ns)

 <State 14>: 2.55ns
The critical path consists of the following:
	'add' operation ('x', ../Sources/depthwise/depthwise.cpp:68) [166]  (2.55 ns)

 <State 15>: 2.45ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', ../Sources/depthwise/depthwise.cpp:87) [185]  (0 ns)
	'icmp' operation ('icmp_ln87', ../Sources/depthwise/depthwise.cpp:87) [187]  (2.45 ns)

 <State 16>: 2.55ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', ../Sources/depthwise/depthwise.cpp:87) [194]  (0 ns)
	'add' operation ('y', ../Sources/depthwise/depthwise.cpp:87) [341]  (2.55 ns)

 <State 17>: 2.55ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', ../Sources/depthwise/depthwise.cpp:89) [205]  (0 ns)
	'add' operation ('x', ../Sources/depthwise/depthwise.cpp:89) [338]  (2.55 ns)

 <State 18>: 2.55ns
The critical path consists of the following:
	'phi' operation ('kn') with incoming values : ('kn', ../Sources/depthwise/depthwise.cpp:91) [217]  (0 ns)
	'add' operation ('kn', ../Sources/depthwise/depthwise.cpp:91) [335]  (2.55 ns)

 <State 19>: 6.91ns
The critical path consists of the following:
	'phi' operation ('kn') with incoming values : ('kn', ../Sources/depthwise/depthwise.cpp:91) [228]  (0 ns)
	'mul' operation ('mul_ln109', ../Sources/depthwise/depthwise.cpp:109) [257]  (6.91 ns)

 <State 20>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln109', ../Sources/depthwise/depthwise.cpp:109) [257]  (6.91 ns)

 <State 21>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[271] ('mul_ln109_1', ../Sources/depthwise/depthwise.cpp:109) [271]  (2.15 ns)

 <State 22>: 4.26ns
The critical path consists of the following:
	'add' operation ('add_ln109', ../Sources/depthwise/depthwise.cpp:109) [261]  (1.56 ns)
	'add' operation of DSP[266] ('tmp5', ../Sources/depthwise/depthwise.cpp:109) [263]  (1.65 ns)
	'mul' operation of DSP[266] ('tmp6_cast', ../Sources/depthwise/depthwise.cpp:109) [264]  (1.05 ns)

 <State 23>: 2.7ns
The critical path consists of the following:
	'mul' operation of DSP[271] ('mul_ln109_1', ../Sources/depthwise/depthwise.cpp:109) [271]  (0 ns)
	'add' operation of DSP[276] ('add_ln109_3', ../Sources/depthwise/depthwise.cpp:109) [273]  (1.65 ns)
	'mul' operation of DSP[276] ('mul_ln109_2', ../Sources/depthwise/depthwise.cpp:109) [274]  (1.05 ns)

 <State 24>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[266] ('tmp6_cast', ../Sources/depthwise/depthwise.cpp:109) [264]  (0 ns)
	'add' operation of DSP[266] ('add_ln109_1', ../Sources/depthwise/depthwise.cpp:109) [266]  (2.1 ns)

 <State 25>: 2.1ns
The critical path consists of the following:
	'add' operation of DSP[266] ('add_ln109_1', ../Sources/depthwise/depthwise.cpp:109) [266]  (2.1 ns)

 <State 26>: 5.39ns
The critical path consists of the following:
	'add' operation ('add_ln109_2', ../Sources/depthwise/depthwise.cpp:109) [268]  (2.14 ns)
	'getelementptr' operation ('featureMap_V_addr_1') [278]  (0 ns)
	'load' operation ('lhs') on array 'featureMap.V', ../Sources/depthwise/depthwise.cpp:34 [279]  (3.25 ns)

 <State 27>: 4.3ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'featureMap.V', ../Sources/depthwise/depthwise.cpp:34 [279]  (3.25 ns)
	'mul' operation of DSP[285] ('ret') [284]  (1.05 ns)

 <State 28>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[285] ('ret') [284]  (1.05 ns)

 <State 29>: 5.82ns
The critical path consists of the following:
	'or' operation ('or_ln107', ../Sources/depthwise/depthwise.cpp:107) [252]  (0 ns)
	'icmp' operation ('icmp_ln107', ../Sources/depthwise/depthwise.cpp:107) [253]  (2.47 ns)
	'and' operation ('and_ln107', ../Sources/depthwise/depthwise.cpp:107) [255]  (0 ns)
	'select' operation ('accum.V', ../Sources/depthwise/depthwise.cpp:107) [256]  (1.25 ns)
	'add' operation of DSP[285] ('accum.V') [285]  (2.1 ns)

 <State 30>: 5.04ns
The critical path consists of the following:
	'add' operation of DSP[285] ('accum.V') [285]  (2.1 ns)
	'select' operation ('accum.V', ../Sources/depthwise/depthwise.cpp:107) [286]  (1.25 ns)
	'store' operation ('store_ln112', ../Sources/depthwise/depthwise.cpp:112) of variable 'accum.V', ../Sources/depthwise/depthwise.cpp:107 on local variable 'accum.V' [292]  (1.59 ns)
	blocking operation 0.103 ns on control path)

 <State 31>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[305] ('tmp8_cast', ../Sources/depthwise/depthwise.cpp:109) [304]  (1.05 ns)

 <State 32>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[305] ('tmp8_cast', ../Sources/depthwise/depthwise.cpp:109) [304]  (0 ns)
	'add' operation of DSP[305] ('add_ln116_1', ../Sources/depthwise/depthwise.cpp:116) [305]  (2.1 ns)

 <State 33>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[305] ('add_ln116_1', ../Sources/depthwise/depthwise.cpp:116) [305]  (2.1 ns)
	'getelementptr' operation ('featureMap_V_addr_2', ../Sources/depthwise/depthwise.cpp:116) [307]  (0 ns)
	'store' operation ('store_ln116', ../Sources/depthwise/depthwise.cpp:116) of variable 'trunc_ln69' on array 'featureMap.V', ../Sources/depthwise/depthwise.cpp:34 [308]  (3.25 ns)

 <State 34>: 4.26ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('kx') with incoming values : ('kx', ../Sources/depthwise/depthwise.cpp:97) [328]  (1.71 ns)
	'phi' operation ('kx') with incoming values : ('kx', ../Sources/depthwise/depthwise.cpp:97) [328]  (0 ns)
	'add' operation ('kx', ../Sources/depthwise/depthwise.cpp:97) [329]  (2.55 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
