<?xml version="1.0"?>
<!--Created by PrimeWave Design Environment (TM), build , on Thu Apr 17 23:39:08 2025-->
<file-format version="2.0" name="netlisting-timestamps">
<module contextID="switched: group8 memory_array_static_column_decoder_test schematic vl: hspice hspiceD schematic spice veriloga sl: hspice hspiceD" timestamp="62094" viewStopList="hspice hspiceD" viewSearchList="hspice hspiceD schematic spice veriloga" isSubcircuit="1">
<LineageParams/>
<ParentParams/>
<parameterizedConnections>
<connectDefs timestamp="0"/>
<oaAssignments timestamp="0"/>
<dbAssignValue timestamp="0"/>
<dbAssignAssignment timestamp="0"/>
</parameterizedConnections>
<parameters/>
<lib_parameters timestamp="1"/>
<Terms timestamp="59860"/>
<PortOrder><![CDATA[A<0>A<1>A<2>A<3>A<4>ClkD<0>D<1>D<2>D<3>Q<0>Q<1>Q<2>Q<3>WENB]]></PortOrder>
<ShortOptions timestamp="3580584169"/>
</module>
</file-format>
