read -sv run_verilog_mid/adder_32b_8_90_0876281d34752035ab7ea31fd56e7910.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_90_0876281d34752035ab7ea31fd56e7910_yosys.v
