
---------- Begin Simulation Statistics ----------
final_tick                               1008755031500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 544238                       # Simulator instruction rate (inst/s)
host_mem_usage                                 892592                       # Number of bytes of host memory used
host_op_rate                                   658177                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2310.57                       # Real time elapsed on the host
host_tick_rate                              163378682                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1257500006                       # Number of instructions simulated
sim_ops                                    1520763508                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.377498                       # Number of seconds simulated
sim_ticks                                377497726250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6613030                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13224885                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    98.144452                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits      39740317                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups     40491659                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect        66213                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      1774607                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     65800202                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      1631879                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      2029960                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses       398081                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      86090952                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       8953097                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted       144769                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads        83531031                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes       84700017                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      1572942                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         66034307                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     22003921                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          830                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     51310713                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    251297234                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    303236781                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    576734989                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.525782                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.723449                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    504607565     87.49%     87.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     18607999      3.23%     90.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     10008550      1.74%     92.46% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     10910612      1.89%     94.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      3482996      0.60%     94.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      2764404      0.48%     95.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2348120      0.41%     95.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      2000822      0.35%     96.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     22003921      3.82%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    576734989                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      6853462                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       279939412                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            72234976                       # Number of loads committed
system.switch_cpus_1.commit.membars               802                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    200171722     66.01%     66.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      1105133      0.36%     66.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv        63413      0.02%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt          232      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult          116      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc          116      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc         2764      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     72234976     23.82%     90.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     29658309      9.78%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    303236781                       # Class of committed instruction
system.switch_cpus_1.commit.refs            101893285                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts           25340                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000004                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           301939551                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     3.019984                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               3.019984                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    442226320                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred       214485                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved     38148681                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts    368390010                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       79033185                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        49408303                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      1593059                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts       590104                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     12063196                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches          86090952                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        41762063                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           487352300                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       864998                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles         7460                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            322604080                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles        13839                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles        64555                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       3609292                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles               15                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.114028                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     95081250                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     50325293                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.427292                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    584324065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.659514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.870899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      503099065     86.10%     86.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        7704348      1.32%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        7445386      1.27%     88.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       20059891      3.43%     92.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        4526114      0.77%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        7655744      1.31%     94.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        9551261      1.63%     95.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        5353417      0.92%     96.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       18928839      3.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    584324065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles             170671833                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      2104278                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       74460561                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop             1449446                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.462479                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          123611998                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         31647020                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     229199901                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     85308191                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts          999                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       301085                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     33007601                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    354455129                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     91964978                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      2737800                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    349169429                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      2429587                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     24978978                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1593059                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     28289608                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       326475                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      3212258                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         7241                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        24733                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads      9262807                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     13073198                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores      3349289                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        24733                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect       811646                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1292632                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       345041100                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           336723225                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.551668                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       190348137                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.445993                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            337463952                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      419578700                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     248140075                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.331128                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.331128                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass        15971      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    225595926     64.11%     64.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      1132404      0.32%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv        67874      0.02%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          703      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult          302      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc          810      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc         5134      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            2      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     92997856     26.43%     90.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     32090251      9.12%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    351907233                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           3952373                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.011231                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       1676721     42.42%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     42.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1557716     39.41%     81.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       717936     18.16%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    355810816                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1292392881                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    336694216                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    404057632                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        353004684                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       351907233                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded          999                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     51066069                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       364847                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          169                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined     24086565                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    584324065                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.602247                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.454529                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    464235502     79.45%     79.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     32724350      5.60%     85.05% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     29085489      4.98%     90.03% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     20762505      3.55%     93.58% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     13297485      2.28%     95.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5      9416281      1.61%     97.47% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      8104165      1.39%     98.85% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      3758249      0.64%     99.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      2940039      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    584324065                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.466105                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses        32819                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads        62866                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses        29009                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes        37584                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      4457414                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      5777883                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     85308191                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     33007601                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     253265681                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes         3556                       # number of misc regfile writes
system.switch_cpus_1.numCycles              754995898                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.pred_regfile_reads             2                       # number of predicate regfile reads
system.switch_cpus_1.rename.BlockCycles     270500614                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    295536263                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     19279014                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       83874698                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    135922965                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       425830                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups    528952395                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    363000917                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    357449991                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        55375677                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      8769183                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      1593059                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    163180444                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps       61913637                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups    436313211                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles      9799571                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts       143597                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        64662717                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts         1045                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_pred_rename_lookups            3                       # Number of vector predicate rename lookups
system.switch_cpus_1.rename.vec_rename_lookups        26589                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads          909270801                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         716704218                       # The number of ROB writes
system.switch_cpus_1.timesIdled               2112007                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads          23954                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes          5449                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        29604                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        26304                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7998334                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5838117                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     15997293                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5864421                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            6377950                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       491281                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6120582                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              283                       # Transaction distribution
system.membus.trans_dist::ReadExReq            233675                       # Transaction distribution
system.membus.trans_dist::ReadExResp           233675                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6377950                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1114                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19836510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19836510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    454585984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               454585984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6613022                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6613022    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6613022                       # Request fanout histogram
system.membus.reqLayer0.occupancy         16710845500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        35209050500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1008755031500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1008755031500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1008755031500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1008755031500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1008755031500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1008755031500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1008755031500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1008755031500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1008755031500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1008755031500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1008755031500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7683081                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1314068                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2255662                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13517231                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             326                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            326                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           313803                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          313803                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2255981                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5427100                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1759                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1759                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      6767292                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17228638                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              23995930                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    288723904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    420076160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              708800064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9088969                       # Total snoops (count)
system.tol2bus.snoopTraffic                  31463232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17087606                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.346469                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.479069                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11193581     65.51%     65.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5867721     34.34%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  26304      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17087606                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11077095500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8612992307                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3384187068                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1008755031500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       875446                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       509472                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1384918                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       875446                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       509472                       # number of overall hits
system.l2.overall_hits::total                 1384918                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst      1380203                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      5231431                       # number of demand (read+write) misses
system.l2.demand_misses::total                6611634                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst      1380203                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      5231431                       # number of overall misses
system.l2.overall_misses::total               6611634                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst 117642088000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 441183967500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     558826055500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst 117642088000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 441183967500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    558826055500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst      2255649                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      5740903                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7996552                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst      2255649                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      5740903                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7996552                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.611887                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.911256                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.826811                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.611887                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.911256                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.826811                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 85235.351611                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 84333.324381                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84521.625895                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 85235.351611                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 84333.324381                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84521.625895                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              491281                       # number of writebacks
system.l2.writebacks::total                    491281                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus_1.inst            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus_1.inst            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus_1.inst      1380194                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      5231431                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6611625                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst      1380194                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      5231431                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6611625                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst 103839952005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 388869657001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 492709609006                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst 103839952005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 388869657001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 492709609006                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.611883                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.911256                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.826809                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.611883                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.911256                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.826809                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 75235.765411                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 74333.324286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74521.711229                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 75235.765411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 74333.324286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74521.711229                       # average overall mshr miss latency
system.l2.replacements                        9088637                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       822787                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           822787                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       822787                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       822787                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2255215                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2255215                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2255215                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2255215                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      3369878                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       3369878                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data           43                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   43                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data          283                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                283                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus_1.data       177000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       177000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus_1.data          326                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              326                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.868098                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.868098                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus_1.data   625.441696                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   625.441696                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data          283                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           283                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      5679000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      5679000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.868098                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.868098                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 20067.137809                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20067.137809                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data        80128                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 80128                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       233675                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              233675                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  18853323500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18853323500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       313803                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            313803                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.744655                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.744655                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 80681.816626                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80681.816626                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       233675                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         233675                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  16516573001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16516573001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.744655                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.744655                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 70681.814490                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70681.814490                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       875446                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             875446                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst      1380203                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1380203                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst 117642088000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 117642088000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst      2255649                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2255649                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.611887                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.611887                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 85235.351611                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85235.351611                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus_1.inst            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst      1380194                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1380194                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst 103839952005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 103839952005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.611883                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.611883                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 75235.765411                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75235.765411                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data       429344                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            429344                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data      4997756                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4997756                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 422330644000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 422330644000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      5427100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5427100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.920889                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.920889                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 84504.054220                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84504.054220                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data      4997756                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4997756                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 372353084000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 372353084000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.920889                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.920889                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 74504.054220                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74504.054220                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus_1.data          645                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               645                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus_1.data         1114                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1114                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus_1.data         1759                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1759                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus_1.data     0.633314                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.633314                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus_1.data         1114                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1114                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus_1.data     21199000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     21199000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus_1.data     0.633314                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.633314                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus_1.data 19029.622980                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19029.622980                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1008755031500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4066.162162                       # Cycle average of tags in use
system.l2.tags.total_refs                    13015145                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9093351                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.431281                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3424.325916                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        17.785716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        37.217387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.239017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     1.548337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst    60.523265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data   524.522525                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.836017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004342                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.009086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.014776                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.128057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992715                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4069                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          177                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          351                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3399                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.993408                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 137057072                       # Number of tag accesses
system.l2.tags.data_accesses                137057072                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1008755031500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst     88332416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    334811584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          423144000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst     88332416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      88332416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     31441984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        31441984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst      1380194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      5231431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6611625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       491281                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             491281                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst    233994564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    886923445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1120918010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst    233994564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        233994564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       83290526                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             83290526                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       83290526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst    233994564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    886923445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1204208535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    466666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples   1380194.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   5109330.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002349060250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        28483                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        28483                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12955496                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             438698                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6611625                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     491281                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6611625                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   491281                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 122101                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 24615                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            444495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            401614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            424145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            453683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            348309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            360766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            323434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            389949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            356433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            327776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           374640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           534232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           428182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           391476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           495897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           434493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             40164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             26830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             27196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             26361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             36841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            23108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            39045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            35875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            31299                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.47                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  99185278000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                32447620000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            220863853000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15283.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34033.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4391535                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  237874                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                50.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6611625                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               491281                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3867297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1547203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  769628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  291832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   11528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  25104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  28267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  29108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  28979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  29172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  28628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  28626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  28515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2326753                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    191.336332                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.114379                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   222.521679                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1152686     49.54%     49.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       636323     27.35%     76.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       209506      9.00%     85.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       111161      4.78%     90.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        61867      2.66%     93.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        34386      1.48%     94.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        27909      1.20%     96.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        18681      0.80%     96.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        74234      3.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2326753                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        28483                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     227.623389                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    121.548655                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    680.796290                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        27776     97.52%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047          188      0.66%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071          114      0.40%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095          101      0.35%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119          145      0.51%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143          103      0.36%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167           16      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191           19      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215            7      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         28483                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        28483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.383316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.363601                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.829232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23011     80.79%     80.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              893      3.14%     83.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3813     13.39%     97.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              676      2.37%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               80      0.28%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         28483                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              415329536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7814464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                29865344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               423144000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             31441984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1100.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        79.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1120.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     83.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  377513713000                       # Total gap between requests
system.mem_ctrls.avgGap                      53149.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst     88332416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    326997120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     29865344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 233994564.357988625765                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 866222753.838374972343                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 79113970.557325974107                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst      1380194                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      5231431                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       491281                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst  46903954500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 173959898500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9227010450750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     33983.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     33252.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18781533.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           8750791140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4651152000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         23869941060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1200714840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     29798976480.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     166242343380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4965574560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       239479493460                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        634.386585                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  11507754000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12605320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 353384652250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7862282400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4178875635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         22465260300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1235177280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     29798976480.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     167292478320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4081250400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       236914300815                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        627.591332                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9203958000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12605320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 355688448250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1008755031500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    990738693                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      7441988                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     39339641                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1037520322                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    990738693                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      7441988                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     39339641                       # number of overall hits
system.cpu.icache.overall_hits::total      1037520322                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      9264349                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        58028                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst      2422349                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       11744726                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      9264349                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        58028                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst      2422349                       # number of overall misses
system.cpu.icache.overall_misses::total      11744726                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   3280276500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst 141214150456                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 144494426956                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   3280276500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst 141214150456                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 144494426956                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000003042                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      7500016                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     41761990                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1049265048                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000003042                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      7500016                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     41761990                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1049265048                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009264                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.007737                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.058004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011193                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009264                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.007737                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.058004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011193                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 56529.201420                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 58296.368713                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12302.920218                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 56529.201420                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 58296.368713                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12302.920218                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       109866                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1880                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    58.439362                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     11577527                       # number of writebacks
system.cpu.icache.writebacks::total          11577527                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst       166368                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       166368                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst       166368                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       166368                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        58028                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst      2255981                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2314009                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        58028                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst      2255981                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2314009                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   3222248500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst 130525507478                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 133747755978                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   3222248500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst 130525507478                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 133747755978                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.007737                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.054020                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002205                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.007737                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.054020                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002205                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 55529.201420                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 57857.538462                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57799.151161                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 55529.201420                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 57857.538462                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57799.151161                       # average overall mshr miss latency
system.cpu.icache.replacements               11577527                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    990738693                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      7441988                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     39339641                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1037520322                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      9264349                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        58028                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst      2422349                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      11744726                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   3280276500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst 141214150456                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 144494426956                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000003042                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      7500016                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     41761990                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1049265048                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009264                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.007737                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.058004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011193                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 56529.201420                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 58296.368713                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12302.920218                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst       166368                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       166368                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        58028                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst      2255981                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2314009                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   3222248500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst 130525507478                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 133747755978                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.007737                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.054020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002205                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 55529.201420                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 57857.538462                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57799.151161                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1008755031500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.975358                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1049098680                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          11578358                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             90.608589                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   312.812241                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    11.775795                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst   187.387322                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.610961                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.023000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.365991                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999952                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4208638550                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4208638550                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1008755031500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1008755031500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1008755031500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1008755031500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1008755031500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    391908897                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2866127                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data     91458475                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        486233499                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    392145297                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2867485                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data     91511764                       # number of overall hits
system.cpu.dcache.overall_hits::total       486524546                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     20703485                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       169208                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     16543528                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       37416221                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     20703607                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       169209                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     16544553                       # number of overall misses
system.cpu.dcache.overall_misses::total      37417369                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  12764057500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 1264269245018                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1277033302518                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  12764057500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 1264269245018                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1277033302518                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    412612382                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3035335                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    108002003                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    523649720                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    412848904                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3036694                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    108056317                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    523941915                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.050177                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.055746                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.153178                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.071453                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.050148                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.055721                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.153110                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.071415                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 75434.125455                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 76420.775848                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34130.472517                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 75433.679651                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 76416.041281                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34129.425362                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     46622944                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       824310                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            457608                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            6481                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   101.884023                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   127.188705                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4701944                       # number of writebacks
system.cpu.dcache.writebacks::total           4701944                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     10800576                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10800576                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     10800576                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10800576                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       169208                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      5742952                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5912160                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       169209                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      5742961                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5912170                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  12594849500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 455428272834                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 468023122334                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  12594948500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 455429053834                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 468024002334                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.055746                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.053174                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011290                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.055721                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.053148                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011284                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 74434.125455                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 79302.120727                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79162.797071                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 74434.270636                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 79302.132442                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79162.812019                       # average overall mshr miss latency
system.cpu.dcache.replacements               26614972                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    267181447                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1997668                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     63187403                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       332366518                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     19243676                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       160360                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     15142961                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      34546997                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  12207890000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 1176145736000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1188353626000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    286425123                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2158028                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     78330364                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    366913515                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.067186                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.074309                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.193322                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094156                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 76128.024445                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 77669.468739                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34398.174348                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      9715870                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      9715870                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       160360                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      5427091                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5587451                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  12047530000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 435196915000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 447244445000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.074309                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.069285                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015228                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 75128.024445                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 80189.721344                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80044.450502                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    124727448                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       868459                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     28271072                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      153866979                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1459558                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         8848                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1400567                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2868973                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    556167500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  88123509018                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  88679676518                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    126187006                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       877307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     29671639                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    156735952                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011567                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.010085                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.047202                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018304                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 62857.990506                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 62919.881032                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 30909.902783                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data      1084706                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1084706                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         8848                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       315861                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       324709                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    547319500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  20231357834                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20778677334                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.010085                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.010645                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002072                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 61857.990506                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 64051.458819                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63991.688971                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       236400                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data         1358                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data        53289                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        291047                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          122                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data            1                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus_1.data         1025                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1148                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       236522                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data         1359                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data        54314                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       292195                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000516                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.000736                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus_1.data     0.018872                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.003929                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus_1.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data        99000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_1.data       781000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       880000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.000736                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_1.data     0.000166                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data        99000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_1.data 86777.777778                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        88000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            2                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            2                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          251                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          251                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          253                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          253                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.992095                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.992095                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4104                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data           60                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data          899                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5063                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus_1.data           41                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           47                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus_1.data      1999000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1999000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data           60                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data          940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.001460                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus_1.data     0.043617                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.009198                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus_1.data 48756.097561                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 42531.914894                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus_1.data           14                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           14                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus_1.data           27                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           27                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus_1.data      1063500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1063500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus_1.data     0.028723                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005284                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus_1.data 39388.888889                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39388.888889                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4110                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data           60                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus_1.data          802                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4972                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4110                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data           60                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus_1.data          802                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4972                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1008755031500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993662                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           513151382                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          26615484                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.280182                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   307.117023                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    13.299969                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   191.576670                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.599838                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.025977                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.374173                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2122423472                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2122423472                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1008755031500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 604892789000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 403862242500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
