<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4185" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4185{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4185{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4185{left:697px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4185{left:70px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t5_4185{left:70px;bottom:1071px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t6_4185{left:70px;bottom:1054px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t7_4185{left:70px;bottom:1037px;letter-spacing:-0.84px;}
#t8_4185{left:70px;bottom:987px;letter-spacing:-0.09px;}
#t9_4185{left:156px;bottom:987px;letter-spacing:-0.12px;word-spacing:-0.08px;}
#ta_4185{left:70px;bottom:965px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_4185{left:70px;bottom:948px;letter-spacing:-0.15px;word-spacing:-1.27px;}
#tc_4185{left:70px;bottom:931px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#td_4185{left:70px;bottom:908px;letter-spacing:-0.17px;word-spacing:-1.18px;}
#te_4185{left:70px;bottom:891px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_4185{left:70px;bottom:875px;letter-spacing:-0.18px;word-spacing:-0.39px;}
#tg_4185{left:70px;bottom:852px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#th_4185{left:70px;bottom:835px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#ti_4185{left:70px;bottom:818px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tj_4185{left:70px;bottom:801px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tk_4185{left:70px;bottom:446px;letter-spacing:-0.09px;}
#tl_4185{left:156px;bottom:446px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tm_4185{left:70px;bottom:423px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tn_4185{left:70px;bottom:406px;letter-spacing:-0.16px;word-spacing:-0.67px;}
#to_4185{left:70px;bottom:389px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tp_4185{left:70px;bottom:367px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#tq_4185{left:70px;bottom:350px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_4185{left:70px;bottom:333px;letter-spacing:-0.2px;word-spacing:-0.27px;}
#ts_4185{left:70px;bottom:310px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#tt_4185{left:70px;bottom:293px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tu_4185{left:70px;bottom:276px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_4185{left:70px;bottom:260px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tw_4185{left:313px;bottom:767px;letter-spacing:0.14px;word-spacing:-0.01px;}
#tx_4185{left:108px;bottom:745px;letter-spacing:-0.14px;}
#ty_4185{left:216px;bottom:745px;letter-spacing:-0.14px;word-spacing:0.06px;}
#tz_4185{left:300px;bottom:745px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t10_4185{left:561px;bottom:745px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t11_4185{left:124px;bottom:720px;letter-spacing:-0.15px;}
#t12_4185{left:202px;bottom:720px;letter-spacing:-0.14px;}
#t13_4185{left:299px;bottom:720px;}
#t14_4185{left:366px;bottom:720px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t15_4185{left:79px;bottom:696px;letter-spacing:-0.14px;}
#t16_4185{left:202px;bottom:696px;letter-spacing:-0.14px;}
#t17_4185{left:299px;bottom:696px;}
#t18_4185{left:367px;bottom:696px;letter-spacing:-0.12px;}
#t19_4185{left:366px;bottom:679px;letter-spacing:-0.13px;}
#t1a_4185{left:366px;bottom:658px;letter-spacing:-0.11px;}
#t1b_4185{left:366px;bottom:641px;letter-spacing:-0.12px;}
#t1c_4185{left:366px;bottom:619px;letter-spacing:-0.11px;}
#t1d_4185{left:366px;bottom:603px;letter-spacing:-0.11px;}
#t1e_4185{left:366px;bottom:586px;letter-spacing:-0.11px;}
#t1f_4185{left:366px;bottom:564px;letter-spacing:-0.12px;}
#t1g_4185{left:366px;bottom:548px;letter-spacing:-0.11px;word-spacing:-0.54px;}
#t1h_4185{left:366px;bottom:531px;letter-spacing:-0.11px;}
#t1i_4185{left:366px;bottom:514px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1j_4185{left:81px;bottom:490px;letter-spacing:-0.16px;}
#t1k_4185{left:202px;bottom:490px;letter-spacing:-0.14px;}
#t1l_4185{left:299px;bottom:490px;}
#t1m_4185{left:366px;bottom:490px;letter-spacing:-0.13px;word-spacing:0.01px;}

.s1_4185{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4185{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4185{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4185{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4185{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4185{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_4185{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4185" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4185Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4185" style="-webkit-user-select: none;"><object width="935" height="1210" data="4185/4185.svg" type="image/svg+xml" id="pdf4185" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4185" class="t s1_4185">Vol. 3C </span><span id="t2_4185" class="t s1_4185">33-23 </span>
<span id="t3_4185" class="t s2_4185">INTEL® PROCESSOR TRACE </span>
<span id="t4_4185" class="t s3_4185">This MSR is accessible if CPUID.(EAX=14H, ECX=0):EBX[bit 0], “CR3 Filtering Support”, is 1. This MSR can be </span>
<span id="t5_4185" class="t s3_4185">written only when IA32_RTIT_CTL.TraceEn is 0; otherwise WRMSR causes a general-protection fault (#GP). </span>
<span id="t6_4185" class="t s3_4185">IA32_RTIT_CR3_MATCH[4:0] are reserved and must be 0; an attempt to set those bits using WRMSR causes a </span>
<span id="t7_4185" class="t s3_4185">#GP. </span>
<span id="t8_4185" class="t s4_4185">33.2.8.7 </span><span id="t9_4185" class="t s4_4185">IA32_RTIT_OUTPUT_BASE MSR </span>
<span id="ta_4185" class="t s3_4185">This MSR is used to configure the trace output destination, when output is directed to memory </span>
<span id="tb_4185" class="t s3_4185">(IA32_RTIT_CTL.FabricEn = 0). The size of the address field is determined by the maximum physical address width </span>
<span id="tc_4185" class="t s3_4185">(MAXPHYADDR), as reported by CPUID.80000008H:EAX[7:0]. </span>
<span id="td_4185" class="t s3_4185">When the ToPA output scheme is used, the processor may update this MSR when packet generation is enabled, and </span>
<span id="te_4185" class="t s3_4185">those updates are asynchronous to instruction execution. Therefore, the values in this MSR should be considered </span>
<span id="tf_4185" class="t s3_4185">unreliable unless packet generation is disabled (IA32_RTIT_CTL.TraceEn = 0). </span>
<span id="tg_4185" class="t s3_4185">Accesses to this MSR are supported only if Intel PT output to memory is supported, hence when either </span>
<span id="th_4185" class="t s3_4185">CPUID.(EAX=14H, ECX=0):ECX[bit 0] or CPUID.(EAX=14H, ECX=0):ECX[bit 2] are set. Otherwise WRMSR or </span>
<span id="ti_4185" class="t s3_4185">RDMSR cause a general-protection fault (#GP). If supported, this MSR can be written only when </span>
<span id="tj_4185" class="t s3_4185">IA32_RTIT_CTL.TraceEn is 0; otherwise WRMSR causes a general-protection fault (#GP). </span>
<span id="tk_4185" class="t s4_4185">33.2.8.8 </span><span id="tl_4185" class="t s4_4185">IA32_RTIT_OUTPUT_MASK_PTRS MSR </span>
<span id="tm_4185" class="t s3_4185">This MSR holds any mask or pointer values needed to indicate where the next byte of trace output should be </span>
<span id="tn_4185" class="t s3_4185">written. The meaning of the values held in this MSR depend on whether the ToPA output mechanism is in use. See </span>
<span id="to_4185" class="t s3_4185">Section 33.2.7.2 for details. </span>
<span id="tp_4185" class="t s3_4185">The processor updates this MSR while when packet generation is enabled, and those updates are asynchronous to </span>
<span id="tq_4185" class="t s3_4185">instruction execution. Therefore, the values in this MSR should be considered unreliable unless packet generation </span>
<span id="tr_4185" class="t s3_4185">is disabled (IA32_RTIT_CTL.TraceEn = 0). </span>
<span id="ts_4185" class="t s3_4185">Accesses to this MSR are supported only if Intel PT output to memory is supported, hence when either </span>
<span id="tt_4185" class="t s3_4185">CPUID.(EAX=14H, ECX=0):ECX[bit 0] or CPUID.(EAX=14H, ECX=0):ECX[bit 2] are set. Otherwise WRMSR or </span>
<span id="tu_4185" class="t s3_4185">RDMSR cause a general-protection fault (#GP). If supported, this MSR can be written only when </span>
<span id="tv_4185" class="t s3_4185">IA32_RTIT_CTL.TraceEn is 0; otherwise WRMSR causes a general-protection fault (#GP). </span>
<span id="tw_4185" class="t s5_4185">Table 33-8. IA32_RTIT_OUTPUT_BASE MSR </span>
<span id="tx_4185" class="t s6_4185">Position </span><span id="ty_4185" class="t s6_4185">Bit Name </span><span id="tz_4185" class="t s6_4185">At Reset </span><span id="t10_4185" class="t s6_4185">Bit Description </span>
<span id="t11_4185" class="t s7_4185">6:0 </span><span id="t12_4185" class="t s7_4185">Reserved </span><span id="t13_4185" class="t s7_4185">0 </span><span id="t14_4185" class="t s7_4185">Must be 0. </span>
<span id="t15_4185" class="t s7_4185">MAXPHYADDR-1:7 </span><span id="t16_4185" class="t s7_4185">BasePhysAddr </span><span id="t17_4185" class="t s7_4185">0 </span><span id="t18_4185" class="t s7_4185">The base physical address. How this address is used depends on the value of </span>
<span id="t19_4185" class="t s7_4185">IA32_RTIT_CTL.ToPA: </span>
<span id="t1a_4185" class="t s7_4185">0: This is the base physical address of a single, contiguous physical output region. </span>
<span id="t1b_4185" class="t s7_4185">This could be mapped to DRAM or to MMIO, depending on the value. </span>
<span id="t1c_4185" class="t s7_4185">The base address should be aligned with the size of the region, such that none of </span>
<span id="t1d_4185" class="t s7_4185">the 1s in the mask value(Section 33.2.8.8) overlap with 1s in the base address. If </span>
<span id="t1e_4185" class="t s7_4185">the base is not aligned, an operational error will result (see Section 33.3.10). </span>
<span id="t1f_4185" class="t s7_4185">1: The base physical address of the current ToPA table. The address must be 4K </span>
<span id="t1g_4185" class="t s7_4185">aligned. Writing an address in which bits 11:7 are non-zero will not cause a #GP, but </span>
<span id="t1h_4185" class="t s7_4185">an operational error will be signaled once TraceEn is set. See “ToPA Errors” in </span>
<span id="t1i_4185" class="t s7_4185">Section 33.2.7.2, as well as Section 33.3.10. </span>
<span id="t1j_4185" class="t s7_4185">63:MAXPHYADDR </span><span id="t1k_4185" class="t s7_4185">Reserved </span><span id="t1l_4185" class="t s7_4185">0 </span><span id="t1m_4185" class="t s7_4185">Must be 0. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
