<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › include › mach-common › mach › sdk7780.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>sdk7780.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __ASM_SH_RENESAS_SDK7780_H</span>
<span class="cp">#define __ASM_SH_RENESAS_SDK7780_H</span>

<span class="cm">/*</span>
<span class="cm"> * linux/include/asm-sh/sdk7780.h</span>
<span class="cm"> *</span>
<span class="cm"> * Renesas Solutions SH7780 SDK Support</span>
<span class="cm"> * Copyright (C) 2008 Nicholas Beck &lt;nbeck@mpc-data.co.uk&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/sh_intc.h&gt;</span>
<span class="cp">#include &lt;asm/addrspace.h&gt;</span>

<span class="cm">/* Box specific addresses.  */</span>
<span class="cp">#define SE_AREA0_WIDTH	4		</span><span class="cm">/* Area0: 32bit */</span><span class="cp"></span>
<span class="cp">#define PA_ROM			0xa0000000	</span><span class="cm">/* EPROM */</span><span class="cp"></span>
<span class="cp">#define PA_ROM_SIZE		0x00400000	</span><span class="cm">/* EPROM size 4M byte */</span><span class="cp"></span>
<span class="cp">#define PA_FROM			0xa0800000	</span><span class="cm">/* Flash-ROM */</span><span class="cp"></span>
<span class="cp">#define PA_FROM_SIZE	0x00400000	</span><span class="cm">/* Flash-ROM size 4M byte */</span><span class="cp"></span>
<span class="cp">#define PA_EXT1			0xa4000000</span>
<span class="cp">#define PA_EXT1_SIZE	0x04000000</span>
<span class="cp">#define PA_SDRAM		0xa8000000	</span><span class="cm">/* DDR-SDRAM(Area2/3) 128MB */</span><span class="cp"></span>
<span class="cp">#define PA_SDRAM_SIZE	0x08000000</span>

<span class="cp">#define PA_EXT4			0xb0000000</span>
<span class="cp">#define PA_EXT4_SIZE	0x04000000</span>
<span class="cp">#define PA_EXT_USER		PA_EXT4		</span><span class="cm">/* User Expansion Space */</span><span class="cp"></span>

<span class="cp">#define PA_PERIPHERAL	PA_AREA5_IO</span>

<span class="cm">/* SRAM/Reserved */</span>
<span class="cp">#define PA_RESERVED	(PA_PERIPHERAL + 0)</span>
<span class="cm">/* FPGA base address */</span>
<span class="cp">#define PA_FPGA		(PA_PERIPHERAL + 0x01000000)</span>
<span class="cm">/* SMC LAN91C111 */</span>
<span class="cp">#define PA_LAN		(PA_PERIPHERAL + 0x01800000)</span>


<span class="cp">#define FPGA_SRSTR      (PA_FPGA + 0x000)	</span><span class="cm">/* System reset */</span><span class="cp"></span>
<span class="cp">#define FPGA_IRQ0SR     (PA_FPGA + 0x010)	</span><span class="cm">/* IRQ0 status */</span><span class="cp"></span>
<span class="cp">#define FPGA_IRQ0MR     (PA_FPGA + 0x020)	</span><span class="cm">/* IRQ0 mask */</span><span class="cp"></span>
<span class="cp">#define FPGA_BDMR       (PA_FPGA + 0x030)	</span><span class="cm">/* Board operating mode */</span><span class="cp"></span>
<span class="cp">#define FPGA_INTT0PRTR  (PA_FPGA + 0x040)	</span><span class="cm">/* Interrupt test mode0 port */</span><span class="cp"></span>
<span class="cp">#define FPGA_INTT0SELR  (PA_FPGA + 0x050)	</span><span class="cm">/* Int. test mode0 select */</span><span class="cp"></span>
<span class="cp">#define FPGA_INTT1POLR  (PA_FPGA + 0x060)	</span><span class="cm">/* Int. test mode0 polarity */</span><span class="cp"></span>
<span class="cp">#define FPGA_NMIR       (PA_FPGA + 0x070)	</span><span class="cm">/* NMI source */</span><span class="cp"></span>
<span class="cp">#define FPGA_NMIMR      (PA_FPGA + 0x080)	</span><span class="cm">/* NMI mask */</span><span class="cp"></span>
<span class="cp">#define FPGA_IRQR       (PA_FPGA + 0x090)	</span><span class="cm">/* IRQX source */</span><span class="cp"></span>
<span class="cp">#define FPGA_IRQMR      (PA_FPGA + 0x0A0)	</span><span class="cm">/* IRQX mask */</span><span class="cp"></span>
<span class="cp">#define FPGA_SLEDR      (PA_FPGA + 0x0B0)	</span><span class="cm">/* LED control */</span><span class="cp"></span>
<span class="cp">#define PA_LED			FPGA_SLEDR</span>
<span class="cp">#define FPGA_MAPSWR     (PA_FPGA + 0x0C0)	</span><span class="cm">/* Map switch */</span><span class="cp"></span>
<span class="cp">#define FPGA_FPVERR     (PA_FPGA + 0x0D0)	</span><span class="cm">/* FPGA version */</span><span class="cp"></span>
<span class="cp">#define FPGA_FPDATER    (PA_FPGA + 0x0E0)	</span><span class="cm">/* FPGA date */</span><span class="cp"></span>
<span class="cp">#define FPGA_RSE        (PA_FPGA + 0x100)	</span><span class="cm">/* Reset source */</span><span class="cp"></span>
<span class="cp">#define FPGA_EASR       (PA_FPGA + 0x110)	</span><span class="cm">/* External area select */</span><span class="cp"></span>
<span class="cp">#define FPGA_SPER       (PA_FPGA + 0x120)	</span><span class="cm">/* Serial port enable */</span><span class="cp"></span>
<span class="cp">#define FPGA_IMSR       (PA_FPGA + 0x130)	</span><span class="cm">/* Interrupt mode select */</span><span class="cp"></span>
<span class="cp">#define FPGA_PCIMR      (PA_FPGA + 0x140)	</span><span class="cm">/* PCI Mode */</span><span class="cp"></span>
<span class="cp">#define FPGA_DIPSWMR    (PA_FPGA + 0x150)	</span><span class="cm">/* DIPSW monitor */</span><span class="cp"></span>
<span class="cp">#define FPGA_FPODR      (PA_FPGA + 0x160)	</span><span class="cm">/* Output port data */</span><span class="cp"></span>
<span class="cp">#define FPGA_ATAESR     (PA_FPGA + 0x170)	</span><span class="cm">/* ATA extended bus status */</span><span class="cp"></span>
<span class="cp">#define FPGA_IRQPOLR    (PA_FPGA + 0x180)	</span><span class="cm">/* IRQx polarity */</span><span class="cp"></span>


<span class="cp">#define SDK7780_NR_IRL			15</span>
<span class="cm">/* IDE/ATA interrupt */</span>
<span class="cp">#define IRQ_CFCARD			evt2irq(0x3c0)</span>
<span class="cm">/* SMC interrupt */</span>
<span class="cp">#define IRQ_ETHERNET			evt2irq(0x2c0)</span>


<span class="cm">/* arch/sh/boards/renesas/sdk7780/irq.c */</span>
<span class="kt">void</span> <span class="n">init_sdk7780_IRQ</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cp">#define __IO_PREFIX		sdk7780</span>
<span class="cp">#include &lt;asm/io_generic.h&gt;</span>

<span class="cp">#endif  </span><span class="cm">/* __ASM_SH_RENESAS_SDK7780_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
