// Seed: 1360150632
module module_0 (
    input  logic id_0,
    output reg   id_1
);
  type_6(
      id_1, id_1
  );
  initial id_1 <= #1 1;
  logic id_2;
  logic id_3;
  type_9(
      1, 1'd0
  );
endmodule
`timescale 1 ps / 1ps
