<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>MAX32665 SDK Documentation: dma_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 44px;">
  <td id="projectlogo" style="vertical-align:middle"><img alt="Logo" style="width:144px;height:63px;" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32665 SDK Documentation
   &#160;<span id="projectnumber">0.2</span>
   </div>
   <div id="projectbrief">Software Development Kit Overview and API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('dma__regs_8h_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">dma_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/* ****************************************************************************</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Copyright (C) 2016 Maxim Integrated Products, Inc., All Rights Reserved.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * Permission is hereby granted, free of charge, to any person obtaining a</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * to deal in the Software without restriction, including without limitation</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * and/or sell copies of the Software, and to permit persons to whom the</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Software is furnished to do so, subject to the following conditions:</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * The above copyright notice and this permission notice shall be included</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * in all copies or substantial portions of the Software.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * OTHER DEALINGS IN THE SOFTWARE.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * Except as contained in this notice, the name of Maxim Integrated</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Products, Inc. shall not be used except as stated in the Maxim Integrated</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * Products, Inc. Branding Policy.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * The mere transfer of this software does not imply any licenses</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * of trade secrets, proprietary technology, copyrights, patents,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * trademarks, maskwork rights, or any other form of intellectual</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * property whatsoever. Maxim Integrated Products, Inc. retains all</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * ownership rights.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *************************************************************************** */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef _DMA_REGS_H_</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define _DMA_REGS_H_</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/* **** Includes **** */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#if defined (__ICCARM__)</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">  #pragma system_include</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#if defined (__CC_ARM)</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">    If types are not defined elsewhere (CMSIS) define them here</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#ifndef __IO</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define __IO volatile</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#ifndef __I</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define __I  volatile const</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#ifndef __O</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define __O  volatile</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#ifndef __R</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define __R  volatile const</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* **** Definitions **** */</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="structmxc__dma__ch__regs__t.html">   88</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="structmxc__dma__ch__regs__t.html#aefc8f81c40663db67ab4c6a2001cf205">   89</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__dma__ch__regs__t.html#aefc8f81c40663db67ab4c6a2001cf205">cfg</a>;                  </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="structmxc__dma__ch__regs__t.html#ad5413cbd6fba1e24f8443936ae9145e0">   90</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__dma__ch__regs__t.html#ad5413cbd6fba1e24f8443936ae9145e0">st</a>;                   </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="structmxc__dma__ch__regs__t.html#a892f57a64656deca7c61e76fc5806423">   91</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__dma__ch__regs__t.html#a892f57a64656deca7c61e76fc5806423">src</a>;                  </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="structmxc__dma__ch__regs__t.html#a1a7e35c8c34af54704b10fc27dc0266d">   92</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__dma__ch__regs__t.html#a1a7e35c8c34af54704b10fc27dc0266d">dst</a>;                  </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="structmxc__dma__ch__regs__t.html#ae2c8e2cfc6323b044296c24164e4b90a">   93</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__dma__ch__regs__t.html#ae2c8e2cfc6323b044296c24164e4b90a">cnt</a>;                  </div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="structmxc__dma__ch__regs__t.html#a90a232c419b3b32ae4849761d31fe9df">   94</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__dma__ch__regs__t.html#a90a232c419b3b32ae4849761d31fe9df">src_rld</a>;              </div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="structmxc__dma__ch__regs__t.html#a3950f4b59de40cd341221f67027291aa">   95</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__dma__ch__regs__t.html#a3950f4b59de40cd341221f67027291aa">dst_rld</a>;              </div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structmxc__dma__ch__regs__t.html#adf30fd26a788d6185c69c4e1ad2eac3b">   96</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__dma__ch__regs__t.html#adf30fd26a788d6185c69c4e1ad2eac3b">cnt_rld</a>;              </div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;} <a class="code" href="structmxc__dma__ch__regs__t.html">mxc_dma_ch_regs_t</a>;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="structmxc__dma__regs__t.html">   99</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="structmxc__dma__regs__t.html#a21e1cfb0af372e336277034eccefcb1a">  100</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__dma__regs__t.html#a21e1cfb0af372e336277034eccefcb1a">cn</a>;                   </div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="structmxc__dma__regs__t.html#ab05350b16da1326ab852e1f047fee80e">  101</a></span>&#160;    __I  uint32_t <a class="code" href="structmxc__dma__regs__t.html#ab05350b16da1326ab852e1f047fee80e">intr</a>;                 </div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    __R  uint32_t rsv_0x8_0xff[62];</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="structmxc__dma__regs__t.html#a27780f59e82ed35bce90a36944664c6c">  103</a></span>&#160;    __IO <a class="code" href="structmxc__dma__ch__regs__t.html">mxc_dma_ch_regs_t</a>    ch[8];    </div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;} <a class="code" href="structmxc__dma__regs__t.html">mxc_dma_regs_t</a>;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/* Register offsets for module DMA */</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group__DMA__Register__Offsets.html#ga7e32848dfdff3e710b017ededb95b48c">  113</a></span>&#160;<span class="preprocessor"> #define MXC_R_DMA_CFG                      ((uint32_t)0x00000100UL) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__DMA__Register__Offsets.html#ga3ddaeee114356d585d13ca819f8c2081">  114</a></span>&#160;<span class="preprocessor"> #define MXC_R_DMA_ST                       ((uint32_t)0x00000104UL) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group__DMA__Register__Offsets.html#ga4b4502e44af59c89e9aa834bc736e143">  115</a></span>&#160;<span class="preprocessor"> #define MXC_R_DMA_SRC                      ((uint32_t)0x00000108UL) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group__DMA__Register__Offsets.html#ga742141dd814b737c959514ea099c0bd9">  116</a></span>&#160;<span class="preprocessor"> #define MXC_R_DMA_DST                      ((uint32_t)0x0000010CUL) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__DMA__Register__Offsets.html#gae08079176f6556b87bff7b702832a7a0">  117</a></span>&#160;<span class="preprocessor"> #define MXC_R_DMA_CNT                      ((uint32_t)0x00000110UL) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group__DMA__Register__Offsets.html#ga1808779440fa7f7f742495c4624e1c2c">  118</a></span>&#160;<span class="preprocessor"> #define MXC_R_DMA_SRC_RLD                  ((uint32_t)0x00000114UL) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group__DMA__Register__Offsets.html#ga5abf5185f9050582c2080a8f35730da5">  119</a></span>&#160;<span class="preprocessor"> #define MXC_R_DMA_DST_RLD                  ((uint32_t)0x00000118UL) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group__DMA__Register__Offsets.html#ga4ea54e1e2896512ffd804babe7d11f16">  120</a></span>&#160;<span class="preprocessor"> #define MXC_R_DMA_CNT_RLD                  ((uint32_t)0x0000011CUL) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group__DMA__Register__Offsets.html#gae2c33964cfa27a2401a1f74a9e656ecf">  121</a></span>&#160;<span class="preprocessor"> #define MXC_R_DMA_CN                       ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group__DMA__Register__Offsets.html#ga6a782aec41819f3977692718c2bc38b9">  122</a></span>&#160;<span class="preprocessor"> #define MXC_R_DMA_INTR                     ((uint32_t)0x00000004UL) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__DMA__Register__Offsets.html#ga22f69dc6133d81efa7c37da456cc5d90">  123</a></span>&#160;<span class="preprocessor"> #define MXC_R_DMA_CH                       ((uint32_t)0x00000100UL) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#ga0d48022b670db60fb47295ae53a5ed6a">  132</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH0_IEN_POS                       0 </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#ga2fa43dcc66e28ddcb3492c0d14418c0e">  133</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH0_IEN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CN_CH0_IEN_POS)) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#gacbc8d96f1b88c791f8cb77afc75dfa98">  135</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH1_IEN_POS                       1 </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#ga917d01cea603dda759124c9c6c9851a2">  136</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH1_IEN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CN_CH1_IEN_POS)) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#gadbd5dd353f49dbe7fcc9ea95f2871769">  138</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH2_IEN_POS                       2 </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#ga293c515505c1657e6fda4c8652427128">  139</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH2_IEN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CN_CH2_IEN_POS)) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#ga457b73cb88fbd075a8af3731feb8014d">  141</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH3_IEN_POS                       3 </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#ga6246140775b36041cb3dd8e94c04580c">  142</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH3_IEN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CN_CH3_IEN_POS)) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#gaff45133c027b287b1f64e8c570b6be73">  144</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH4_IEN_POS                       4 </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#ga8c14181a489bb391330caba5da58f135">  145</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH4_IEN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CN_CH4_IEN_POS)) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#gafd2e33adf2d00c0717d288f4cc41e0d2">  147</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH5_IEN_POS                       5 </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#gad71c0eeb98ba75df7071189accca3e95">  148</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH5_IEN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CN_CH5_IEN_POS)) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#gabb41f0db418d78d13d58b708781e8151">  150</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH6_IEN_POS                       6 </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#gadaee65afe92d1a253e4301a3ae4e6c78">  151</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH6_IEN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CN_CH6_IEN_POS)) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#ga4a4678eeb3ce1f591d07e42b501a0cfe">  153</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH7_IEN_POS                       7 </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#gaa04622eeb0d62b3149bc3ffcf24ed171">  154</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH7_IEN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CN_CH7_IEN_POS)) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#ga0f3947db3bbe7818a359d4f2841da5bf">  156</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH8_IEN_POS                       8 </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#gaa0793a949fcfe137311c38c8e1e452fc">  157</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH8_IEN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CN_CH8_IEN_POS)) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#gadc3f00825c640bf298d00962c7874381">  159</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH9_IEN_POS                       9 </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#ga0a2f82a3f811b2d42b6aa8cb2a268990">  160</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH9_IEN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CN_CH9_IEN_POS)) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#ga2c03660a4c36656b70d783ba56a99828">  162</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH10_IEN_POS                      10 </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#ga293dd9af543756d19ecc7123bc6e28d4">  163</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH10_IEN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CN_CH10_IEN_POS)) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#ga94dc253feb04cc1194f18a8b52d1539d">  165</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH11_IEN_POS                      11 </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#ga1efc732ea74cc0673c1a7380ef36414c">  166</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH11_IEN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CN_CH11_IEN_POS)) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#gaea3dd5c62a1213b7ae660e63d2c2b006">  168</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH12_IEN_POS                      12 </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#ga38776061a14cf64251fe16e4dfad6c49">  169</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH12_IEN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CN_CH12_IEN_POS)) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#gace0fd55cd838afe0a52a4fefe8b339b6">  171</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH13_IEN_POS                      13 </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#ga396b5e16d9c58e4e87b0cdad1125c365">  172</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH13_IEN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CN_CH13_IEN_POS)) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#ga19adf9265edc475caa9d3f1a963884fe">  174</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH14_IEN_POS                      14 </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#gaaff0a2d7b6ceb70a648f3aca3b8abb9e">  175</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH14_IEN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CN_CH14_IEN_POS)) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#ga6c5874bee4e18238c9f4f9bde46ee860">  177</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH15_IEN_POS                      15 </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#gaa72823e410849805c86175a6daa45e3c">  178</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH15_IEN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CN_CH15_IEN_POS)) </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#ga57b288d992d1d92f75c4cccac1c3cbaf">  188</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH0_IPEND_POS                   0 </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#ga89f23258e3d69615ae8c343bc6fa5ce7">  189</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH0_IPEND                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTR_CH0_IPEND_POS)) </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#ga7c79ef9b04caa86bb4fff9d5ac1ee889">  191</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH1_IPEND_POS                   1 </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#ga09c03353d3f53840b968e8a725eb9b54">  192</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH1_IPEND                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTR_CH1_IPEND_POS)) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#gae4d2a765f372651876ea0852d6ca5be1">  194</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH2_IPEND_POS                   2 </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#ga0022fa66237e4e625ece19f8a6b9d795">  195</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH2_IPEND                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTR_CH2_IPEND_POS)) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#gac58ff1fe84266baba9d4d6ab18d5690d">  197</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH3_IPEND_POS                   3 </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#ga6ca2a671d5915cb5dc297f9b810ad704">  198</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH3_IPEND                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTR_CH3_IPEND_POS)) </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#ga92a274d388492d89a8dbac1c92777d38">  200</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH4_IPEND_POS                   4 </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#gaf6584c1d63d0761e790ab5649aeaa58f">  201</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH4_IPEND                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTR_CH4_IPEND_POS)) </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#gab41f19a54b983e142c64546f07eff94e">  203</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH5_IPEND_POS                   5 </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#ga6cb03ad810963e17a39260f111821677">  204</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH5_IPEND                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTR_CH5_IPEND_POS)) </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#ga26cd70a7d36c39fd8450011c171b5be8">  206</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH6_IPEND_POS                   6 </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#ga5d7a2e3e28821d3bcb40b4678a4caece">  207</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH6_IPEND                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTR_CH6_IPEND_POS)) </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#ga438e25eccbc6bc58a704672376074297">  209</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH7_IPEND_POS                   7 </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#gaa8fcfea2d98e3cc5989e7ba08efc66af">  210</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH7_IPEND                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTR_CH7_IPEND_POS)) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#ga15b217f6bf29a8f31c1553bf42b306cd">  212</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH8_IPEND_POS                   8 </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#ga189ccfd95375ff10b36a9045f5e6aac5">  213</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH8_IPEND                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTR_CH8_IPEND_POS)) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#ga68fcb6d800e48feb464e8e7c46c84b5b">  215</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH9_IPEND_POS                   9 </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#ga4f372d4dea6652da4341e2b4673da9a2">  216</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH9_IPEND                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTR_CH9_IPEND_POS)) </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#gab59de7f3592c2ac8b3bcf4068a4ab891">  218</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH10_IPEND_POS                  10 </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#ga7c907db9dc7111989dd01d8f2d6ba3b2">  219</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH10_IPEND                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTR_CH10_IPEND_POS)) </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#ga31d236eb1226390cb3517e12189a6a7a">  221</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH11_IPEND_POS                  11 </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#ga61b10f79c2c80d1af6d701b413224850">  222</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH11_IPEND                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTR_CH11_IPEND_POS)) </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#gac2d8a83e68b16fba9cd89ca589360a8e">  224</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH12_IPEND_POS                  12 </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#ga3c41a714c951e2c3301b1f19ea7ff57c">  225</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH12_IPEND                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTR_CH12_IPEND_POS)) </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#ga396ddec1bfa54bbdbddabeae7b3c1010">  227</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH13_IPEND_POS                  13 </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#gafc4e738aad3bef7e85d2d416b5469046">  228</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH13_IPEND                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTR_CH13_IPEND_POS)) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#ga0960a66936967afaab6ba663f7f31c6c">  230</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH14_IPEND_POS                  14 </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#ga03187088c5b74dd5e43039bc4eb021a0">  231</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH14_IPEND                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTR_CH14_IPEND_POS)) </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#gabadc997a9d6c1a530a834933c3f705c2">  233</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH15_IPEND_POS                  15 </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#ga63868190062f637557c23e2de0218cae">  234</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH15_IPEND                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTR_CH15_IPEND_POS)) </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gad8788d2be626779c965bd8edae4c2057">  244</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_CHEN_POS                         0 </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gabb9215341b86b5bd08d00c83a5f17cbf">  245</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_CHEN                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CFG_CHEN_POS)) </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga4aef700763abb52f9b5ce089c6e118e4">  247</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_RLDEN_POS                        1 </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gadf5c7b670153984d28e858b6375c6135">  248</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_RLDEN                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CFG_RLDEN_POS)) </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga8d3eae53922e0c21fb29e4ef8ee2c90c">  250</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_PRI_POS                          2 </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gab1c2846d4535cd0319ef23599cb16f6f">  251</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_PRI                              ((uint32_t)(0x3UL &lt;&lt; MXC_F_DMA_CFG_PRI_POS)) </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaec995470f08943883e5f60f83163ca8d">  252</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_PRI_HIGH                         ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga2c6b67059a94cb9e63438faa10e18908">  253</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_PRI_HIGH                         (MXC_V_DMA_CFG_PRI_HIGH &lt;&lt; MXC_F_DMA_CFG_PRI_POS) </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gacd9a18766517306801ff34d4ebf819f7">  254</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_PRI_MEDHIGH                      ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga2bd08149d46a3d823b60468fd2250293">  255</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_PRI_MEDHIGH                      (MXC_V_DMA_CFG_PRI_MEDHIGH &lt;&lt; MXC_F_DMA_CFG_PRI_POS) </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga55cbadab3b8fd40edf267c1b39fd0bd1">  256</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_PRI_MEDLOW                       ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaacadb81a6a1ef7fb7aabcc92f6df1a2f">  257</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_PRI_MEDLOW                       (MXC_V_DMA_CFG_PRI_MEDLOW &lt;&lt; MXC_F_DMA_CFG_PRI_POS) </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga1b5f0a12fb6b444edfae225dfb6e7bdf">  258</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_PRI_LOW                          ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga52b9e89b113d30ee7fee1aceecd4619f">  259</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_PRI_LOW                          (MXC_V_DMA_CFG_PRI_LOW &lt;&lt; MXC_F_DMA_CFG_PRI_POS) </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga03b16149181424405cc14cc5aacc6a6b">  261</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_REQSEL_POS                       4 </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaddaf5defb97d4587fafb78575d40e037">  262</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_REQSEL                           ((uint32_t)(0x3FUL &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS)) </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga008c60c169b71e7075e95e7f1aa422c3">  263</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_MEMTOMEM                  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaab33bbc5b4fcb13a55cdb8e716b2df95">  264</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_MEMTOMEM                  (MXC_V_DMA_CFG_REQSEL_MEMTOMEM &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaec6de3f265bcfedfbd8c650c4c43ecd0">  265</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_SPI0RX                    ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga94a9fbd8bb720eb2b6e289a80eca1a9a">  266</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_SPI0RX                    (MXC_V_DMA_CFG_REQSEL_SPI0RX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga090233ebbf1ab67f94bf3427b81087e8">  267</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_SPI1RX                    ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga2ca72c3d3e653d28c8862e1e1e73ae16">  268</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_SPI1RX                    (MXC_V_DMA_CFG_REQSEL_SPI1RX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga48dc9d5a7aba7592f779ed9667201a28">  269</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_SPI2RX                    ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gacfbe66e9428a311fde3b6879c60da6b0">  270</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_SPI2RX                    (MXC_V_DMA_CFG_REQSEL_SPI2RX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga3a3b5f284123dcfbd2e6752db69b93bd">  271</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_UART0RX                   ((uint32_t)0x4UL) </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga83b6321725f03daa527979b86d2d7fea">  272</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_UART0RX                   (MXC_V_DMA_CFG_REQSEL_UART0RX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaac9f95327aec4a7e10609f4e06e3e408">  273</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_UART1RX                   ((uint32_t)0x5UL) </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga9dc214dee46338800b770bd8d436c09e">  274</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_UART1RX                   (MXC_V_DMA_CFG_REQSEL_UART1RX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaf67b9c1b93435eeb839fbb713bbc28ef">  275</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_I2C0RX                    ((uint32_t)0x7UL) </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gac9cb6e4074715c6ae1900ec0dc133464">  276</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_I2C0RX                    (MXC_V_DMA_CFG_REQSEL_I2C0RX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gab33e5862e5a84f60181576793cee3543">  277</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_I2C1RX                    ((uint32_t)0x8UL) </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaa871e9c25f06854c77f4a13ef72c4868">  278</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_I2C1RX                    (MXC_V_DMA_CFG_REQSEL_I2C1RX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaada7a5a00bab0a0d540b4690d5789ea3">  279</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_ADC                       ((uint32_t)0x9UL) </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gace9660a09dc239db5fbcc19a2eff1a5d">  280</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_ADC                       (MXC_V_DMA_CFG_REQSEL_ADC &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga32fa58a44707ec0dc04c2475ede271b3">  281</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_UART2RX                   ((uint32_t)0xEUL) </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga558829f658022cdc489bd0906227752a">  282</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_UART2RX                   (MXC_V_DMA_CFG_REQSEL_UART2RX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga4449ecef8d439c68653316c9dbb92456">  283</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_SPI3RX                    ((uint32_t)0xFUL) </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaf131253bf03e1bb7e63198431f0ff639">  284</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_SPI3RX                    (MXC_V_DMA_CFG_REQSEL_SPI3RX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga4890f1dff25f80855704fe86b8d173ac">  285</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_SPI_MSS0RX                ((uint32_t)0x10UL) </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga625831734be28d96e7bcc8090acbe3b8">  286</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_SPI_MSS0RX                (MXC_V_DMA_CFG_REQSEL_SPI_MSS0RX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga5e7f98d000749aaf98ff3e2ed272978c">  287</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_USBRXEP1                  ((uint32_t)0x11UL) </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gabc5b39f84758ac7b43c7e8c127eeab46">  288</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_USBRXEP1                  (MXC_V_DMA_CFG_REQSEL_USBRXEP1 &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga50c86e65c8303114b72558ec25623448">  289</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_USBRXEP2                  ((uint32_t)0x12UL) </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaa94c4c24fc99b4d5bee38f5726950333">  290</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_USBRXEP2                  (MXC_V_DMA_CFG_REQSEL_USBRXEP2 &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga7cda6e10d7f60961f46dc0d387e293f4">  291</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_USBRXEP3                  ((uint32_t)0x13UL) </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gac80c461e8265c7576b3bf8ba7eeffee4">  292</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_USBRXEP3                  (MXC_V_DMA_CFG_REQSEL_USBRXEP3 &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga3a74c1bf70decd47173fc13bb7317a47">  293</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_USBRXEP4                  ((uint32_t)0x14UL) </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga655204beb229c26ccc3809e1edaa7361">  294</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_USBRXEP4                  (MXC_V_DMA_CFG_REQSEL_USBRXEP4 &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaa5e45fafd8e34b7bedf68276e94dc022">  295</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_USBRXEP5                  ((uint32_t)0x15UL) </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga419ba3c18269073c520cd8ff317c7fc2">  296</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_USBRXEP5                  (MXC_V_DMA_CFG_REQSEL_USBRXEP5 &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaa40064aedd82461156cafea9f28b5637">  297</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_USBRXEP6                  ((uint32_t)0x16UL) </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga6330761be59ddfd7836bfd815ac81573">  298</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_USBRXEP6                  (MXC_V_DMA_CFG_REQSEL_USBRXEP6 &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga85a962ed68cc2038972e562ad704fe52">  299</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_USBRXEP7                  ((uint32_t)0x17UL) </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga856ddf760786a7a1d85340989b85d90b">  300</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_USBRXEP7                  (MXC_V_DMA_CFG_REQSEL_USBRXEP7 &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gabc358244c44c42e8a390eca2e39420a0">  301</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_USBRXEP8                  ((uint32_t)0x18UL) </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga1487a02e09dbbb6df355a74776596f72">  302</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_USBRXEP8                  (MXC_V_DMA_CFG_REQSEL_USBRXEP8 &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga76611849a0724ef4c0a61c53c10a58b9">  303</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_USBRXEP9                  ((uint32_t)0x19UL) </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gac404cca1dac17794e20bfd25655b2443">  304</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_USBRXEP9                  (MXC_V_DMA_CFG_REQSEL_USBRXEP9 &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga80e5a07e525c8358ec6800a604b4f3cd">  305</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_USBRXEP10                 ((uint32_t)0x1AUL) </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga17fca0704d673883615813c0e436a486">  306</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_USBRXEP10                 (MXC_V_DMA_CFG_REQSEL_USBRXEP10 &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga63855563f74194b2702f36722169c667">  307</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_USBRXEP11                 ((uint32_t)0x1BUL) </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga73e07ad27c6e0f6859b3765c81a9a59f">  308</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_USBRXEP11                 (MXC_V_DMA_CFG_REQSEL_USBRXEP11 &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gab57be50928424427440ae1550e458610">  309</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_SPI0TX                    ((uint32_t)0x21UL) </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gae14d1d9ad0b5bc476ae30fb75eedb000">  310</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_SPI0TX                    (MXC_V_DMA_CFG_REQSEL_SPI0TX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga2063a26c093bfe3699134a9a3defa403">  311</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_SPI1TX                    ((uint32_t)0x22UL) </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga59a0cdb0d780752093a04132d3aa80d3">  312</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_SPI1TX                    (MXC_V_DMA_CFG_REQSEL_SPI1TX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gabe3ae057abab200af7f84e92cc0d55c4">  313</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_SPI2TX                    ((uint32_t)0x23UL) </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gad3a1d6b9f0161f5cd633fd04a3817226">  314</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_SPI2TX                    (MXC_V_DMA_CFG_REQSEL_SPI2TX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga6f7d5538511de9c21714d8a8f4b84a4b">  315</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_UART0TX                   ((uint32_t)0x24UL) </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga6b454bf5654872a6b0954865dfdedc4d">  316</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_UART0TX                   (MXC_V_DMA_CFG_REQSEL_UART0TX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga2dbc01d93a93b32b8f3befbad23b3917">  317</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_UART1TX                   ((uint32_t)0x25UL) </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga24cae5e873707512474e80daa1a83d0f">  318</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_UART1TX                   (MXC_V_DMA_CFG_REQSEL_UART1TX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gabc396c3a0fcec0fdca843d1babac1f94">  319</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_I2C0TX                    ((uint32_t)0x27UL) </span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga19ccddaaec7f5d15362c3331c1901411">  320</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_I2C0TX                    (MXC_V_DMA_CFG_REQSEL_I2C0TX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gadd56f4442caac4bd7bb09552519c882b">  321</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_I2C1TX                    ((uint32_t)0x28UL) </span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gadf1da5f6f88cc60476e345ad0f4cb984">  322</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_I2C1TX                    (MXC_V_DMA_CFG_REQSEL_I2C1TX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaf66d145949474eba9cf18275aa12fa40">  323</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_UART2TX                   ((uint32_t)0x2EUL) </span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gafbd3c8451764f125184213be8adedc95">  324</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_UART2TX                   (MXC_V_DMA_CFG_REQSEL_UART2TX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga69cb063b48ef0fd41b6bd7db7aae9def">  325</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_SPI3TX                    ((uint32_t)0x2FUL) </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga41434e3a003ef48bae78988373094f8b">  326</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_SPI3TX                    (MXC_V_DMA_CFG_REQSEL_SPI3TX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga387dae08cef4a75de7a2fcd15642d54d">  327</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_SPI_MSS0TX                ((uint32_t)0x30UL) </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gac4b209297fe9fee806e1ea1286cf5001">  328</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_SPI_MSS0TX                (MXC_V_DMA_CFG_REQSEL_SPI_MSS0TX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga54e9b247505edf08571690565b72b647">  329</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_USBTXEP1                  ((uint32_t)0x31UL) </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gad954469358987e3d3dc0c78356cee783">  330</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_USBTXEP1                  (MXC_V_DMA_CFG_REQSEL_USBTXEP1 &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaae3c21f2a013c9c427c1fa637b743a9f">  331</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_USBTXEP2                  ((uint32_t)0x32UL) </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga22cd21918e4ce20fc8690c334c63b0c8">  332</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_USBTXEP2                  (MXC_V_DMA_CFG_REQSEL_USBTXEP2 &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga66523c77b67a8b01e3c00aa0622b2850">  333</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_USBTXEP3                  ((uint32_t)0x33UL) </span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga3255788a83195bb2d0f1a4e37f47cdb0">  334</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_USBTXEP3                  (MXC_V_DMA_CFG_REQSEL_USBTXEP3 &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gacdf5ab8392e256af13bc4049194b4152">  335</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_USBTXEP4                  ((uint32_t)0x34UL) </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga515ceb7d26504984b1ca229cec786b22">  336</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_USBTXEP4                  (MXC_V_DMA_CFG_REQSEL_USBTXEP4 &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaf556c7996dd6f76c06ebdcb429ebd04d">  337</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_USBTXEP5                  ((uint32_t)0x35UL) </span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaa1c6cad4dfb0766726238cf29cda1509">  338</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_USBTXEP5                  (MXC_V_DMA_CFG_REQSEL_USBTXEP5 &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga59c9157cdefab9916214f981d7058f09">  339</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_USBTXEP6                  ((uint32_t)0x36UL) </span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga854bd263d54bee8622305ea0cd65ed44">  340</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_USBTXEP6                  (MXC_V_DMA_CFG_REQSEL_USBTXEP6 &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga7d8a74e28a64c4e6377ea6ecc7423790">  341</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_USBTXEP7                  ((uint32_t)0x37UL) </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga51288c54b6422d7775d84780efbe757a">  342</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_USBTXEP7                  (MXC_V_DMA_CFG_REQSEL_USBTXEP7 &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaf9fe56970c382913244f4d39eb8c012f">  343</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_USBTXEP8                  ((uint32_t)0x38UL) </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga6c3f75da4dceae47af0ff9bea6dd9a10">  344</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_USBTXEP8                  (MXC_V_DMA_CFG_REQSEL_USBTXEP8 &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga0721eb0d6e0c54ae9a31d59f07f04b32">  345</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_USBTXEP9                  ((uint32_t)0x39UL) </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga691bc44c837e4c3f0bee6d6d1fc9b13d">  346</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_USBTXEP9                  (MXC_V_DMA_CFG_REQSEL_USBTXEP9 &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gac4633e78570f85d2afbe5f30ae0f0c15">  347</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_USBTXEP10                 ((uint32_t)0x3AUL) </span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaf5feeb1d958b25d1aca32e333f8ecb2b">  348</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_USBTXEP10                 (MXC_V_DMA_CFG_REQSEL_USBTXEP10 &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga526b7edb52a69d3d920f2a018fc01a1f">  349</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_USBTXEP11                 ((uint32_t)0x3BUL) </span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga30d56f29d9829264795b6086ed591973">  350</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_USBTXEP11                 (MXC_V_DMA_CFG_REQSEL_USBTXEP11 &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga89fc4a96f38da5ecd1023ec972eb3baf">  352</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_REQWAIT_POS                      10 </span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga91987cb8e9ba16fb16e1736e0d00463b">  353</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_REQWAIT                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CFG_REQWAIT_POS)) </span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga68560874214b251d0705821d105d40e8">  355</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_TOSEL_POS                        11 </span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga82b8a26be3bdd6a424e72693df35e07a">  356</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_TOSEL                            ((uint32_t)(0x7UL &lt;&lt; MXC_F_DMA_CFG_TOSEL_POS)) </span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga15b35265b7f5af2945e502d69f840c93">  357</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_TOSEL_TO4                        ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaa65a8e6e9a47f8baaf48bfbe30e857e5">  358</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_TOSEL_TO4                        (MXC_V_DMA_CFG_TOSEL_TO4 &lt;&lt; MXC_F_DMA_CFG_TOSEL_POS) </span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga32ca288d8df91355807a352234f8fe6b">  359</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_TOSEL_TO8                        ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gab37cd6e6aab4352f55c6bf2b7c8ebf8c">  360</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_TOSEL_TO8                        (MXC_V_DMA_CFG_TOSEL_TO8 &lt;&lt; MXC_F_DMA_CFG_TOSEL_POS) </span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga3bfc3ba550e5ad6096e518aa2eb49b17">  361</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_TOSEL_TO16                       ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga3adb094f786f489adb93e9d182163a89">  362</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_TOSEL_TO16                       (MXC_V_DMA_CFG_TOSEL_TO16 &lt;&lt; MXC_F_DMA_CFG_TOSEL_POS) </span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gab278c7ae0475ca7ee04891fdde01bc89">  363</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_TOSEL_TO32                       ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga945246e090f5da1fb54792f3378b8084">  364</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_TOSEL_TO32                       (MXC_V_DMA_CFG_TOSEL_TO32 &lt;&lt; MXC_F_DMA_CFG_TOSEL_POS) </span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gac4ee36e08c1cf6669c0c86babaaf3236">  365</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_TOSEL_TO64                       ((uint32_t)0x4UL) </span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gacb9ce2dab8569c1614027d388634ddbe">  366</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_TOSEL_TO64                       (MXC_V_DMA_CFG_TOSEL_TO64 &lt;&lt; MXC_F_DMA_CFG_TOSEL_POS) </span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaaa64e15a23c5f9428a335cdaaa3276fd">  367</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_TOSEL_TO128                      ((uint32_t)0x5UL) </span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga1b0df84d9dd17d90b7aae0e5d9fc17cb">  368</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_TOSEL_TO128                      (MXC_V_DMA_CFG_TOSEL_TO128 &lt;&lt; MXC_F_DMA_CFG_TOSEL_POS) </span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga8b0b811ed8e654f9b5c01649fd5f7222">  369</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_TOSEL_TO256                      ((uint32_t)0x6UL) </span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaa8881ab56ad4bb8c7fa593a75aef23a8">  370</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_TOSEL_TO256                      (MXC_V_DMA_CFG_TOSEL_TO256 &lt;&lt; MXC_F_DMA_CFG_TOSEL_POS) </span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gabc276290f72d8f30f56798ed096b5eb8">  371</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_TOSEL_TO512                      ((uint32_t)0x7UL) </span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga7a52b4d7b63f05aa7f40d473e402909a">  372</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_TOSEL_TO512                      (MXC_V_DMA_CFG_TOSEL_TO512 &lt;&lt; MXC_F_DMA_CFG_TOSEL_POS) </span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga36f6611f1b51448654cbfc34fa09625e">  374</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_PSSEL_POS                        14 </span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gac6a613169c808ae7e321df9766f73774">  375</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_PSSEL                            ((uint32_t)(0x3UL &lt;&lt; MXC_F_DMA_CFG_PSSEL_POS)) </span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga9e2e528c615634cd3cbe4a42aaab8d99">  376</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_PSSEL_DIS                        ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gae8500e02648065503cb8d0724f64439f">  377</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_PSSEL_DIS                        (MXC_V_DMA_CFG_PSSEL_DIS &lt;&lt; MXC_F_DMA_CFG_PSSEL_POS) </span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga73bfd76f65f1253eb5932e546e12917d">  378</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_PSSEL_DIV256                     ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gab33e7b4da545b54e51bdd8e37bf31a1f">  379</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_PSSEL_DIV256                     (MXC_V_DMA_CFG_PSSEL_DIV256 &lt;&lt; MXC_F_DMA_CFG_PSSEL_POS) </span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gabcee969c3d08fd3fb01ad2aff3ea3ac0">  380</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_PSSEL_DIV64K                     ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga81c828d319077f1a3e4740ea14bd29c5">  381</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_PSSEL_DIV64K                     (MXC_V_DMA_CFG_PSSEL_DIV64K &lt;&lt; MXC_F_DMA_CFG_PSSEL_POS) </span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga2a8e4ce350752be63a899c7fd950e759">  382</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_PSSEL_DIV16M                     ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga2c51b0b043738b1f2b1c1df0feceaf93">  383</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_PSSEL_DIV16M                     (MXC_V_DMA_CFG_PSSEL_DIV16M &lt;&lt; MXC_F_DMA_CFG_PSSEL_POS) </span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gae72cce35caa6cf5c5b64f42ce2d33d9c">  385</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_SRCWD_POS                        16 </span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga8542857f944797e85d8b808e1d77ed80">  386</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_SRCWD                            ((uint32_t)(0x3UL &lt;&lt; MXC_F_DMA_CFG_SRCWD_POS)) </span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga3495e30108a57dcf2d6b7c3e60f516f1">  387</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_SRCWD_BYTE                       ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gab89ad10788611110f80df88e2555b464">  388</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_SRCWD_BYTE                       (MXC_V_DMA_CFG_SRCWD_BYTE &lt;&lt; MXC_F_DMA_CFG_SRCWD_POS) </span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gae3dac96e9661c9dd79398ecd317a326b">  389</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_SRCWD_HALFWORD                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gac8ec688df9a7d8cda25bea18bc7d6e8c">  390</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_SRCWD_HALFWORD                   (MXC_V_DMA_CFG_SRCWD_HALFWORD &lt;&lt; MXC_F_DMA_CFG_SRCWD_POS) </span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gabbaaea47d5c7476b05b82fee78270f8e">  391</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_SRCWD_WORD                       ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaabc2ee25b7dc18689372e5d339e2613b">  392</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_SRCWD_WORD                       (MXC_V_DMA_CFG_SRCWD_WORD &lt;&lt; MXC_F_DMA_CFG_SRCWD_POS) </span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga2ca77d2c32cf4cbeb2c7af131e2c1b96">  394</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_SRCINC_POS                       18 </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga833bec7c08604767bd213c2806773d8e">  395</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_SRCINC                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CFG_SRCINC_POS)) </span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga27f8d1250a4f6a36b3d64b7827434007">  397</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_DSTWD_POS                        20 </span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga6963e9e6aa3b9546fdb6539bb26591ff">  398</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_DSTWD                            ((uint32_t)(0x3UL &lt;&lt; MXC_F_DMA_CFG_DSTWD_POS)) </span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga317bcdd6d71cc64923332db1f1ea254f">  399</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_DSTWD_BYTE                       ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gadfc85f260796ac3c9673ede9885f0328">  400</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_DSTWD_BYTE                       (MXC_V_DMA_CFG_DSTWD_BYTE &lt;&lt; MXC_F_DMA_CFG_DSTWD_POS) </span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga1a5027e22465fe7a5fe4ad2d36c99a85">  401</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_DSTWD_HALFWORD                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga9127fddb84cfa1694e143c092a147cdc">  402</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_DSTWD_HALFWORD                   (MXC_V_DMA_CFG_DSTWD_HALFWORD &lt;&lt; MXC_F_DMA_CFG_DSTWD_POS) </span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gac25fe229dea35959b43d47426aa2bfe4">  403</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_DSTWD_WORD                       ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga0131dd27829b3bf79c8a560b992482ad">  404</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_DSTWD_WORD                       (MXC_V_DMA_CFG_DSTWD_WORD &lt;&lt; MXC_F_DMA_CFG_DSTWD_POS) </span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaa3d66754a80c75b1cec1191d7fbee094">  406</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_DSTINC_POS                       22 </span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga4b364def0a6d9037ea58bfb80a42bfa1">  407</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_DSTINC                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CFG_DSTINC_POS)) </span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaff33a3a5a97caa029365b3098786a005">  409</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_BRST_POS                         24 </span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga5a04e3893d8635ff9d231782748f9748">  410</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_BRST                             ((uint32_t)(0x1FUL &lt;&lt; MXC_F_DMA_CFG_BRST_POS)) </span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga692f74730f8594dca7def7100c4e76dc">  412</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_CHDIEN_POS                       30 </span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga505cf35e7cfb27aef90c9deda19e9560">  413</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_CHDIEN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CFG_CHDIEN_POS)) </span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaa1d7ca7d80680d4b559a97fd002da5db">  415</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_CTZIEN_POS                       31 </span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaae295cd36d93fa6328055fb38d967b73">  416</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_CTZIEN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CFG_CTZIEN_POS)) </span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#ga5645c288f283ce11642dbc64263005d1">  426</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_ST_CH_ST_POS                         0 </span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#gaf895eb5b6925ed84f348e9d776b70406">  427</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_ST_CH_ST                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_ST_CH_ST_POS)) </span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#gabec7a3b5aa15482766edc29249552e5a">  429</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_ST_IPEND_POS                         1 </span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#gabd2a9320393484740eabc1bac1b2317a">  430</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_ST_IPEND                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_ST_IPEND_POS)) </span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#gad0a06dfd7ab044a16177723541d54dd2">  432</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_ST_CTZ_ST_POS                        2 </span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#ga30ddebf6ba447de2d435c11d73adf634">  433</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_ST_CTZ_ST                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_ST_CTZ_ST_POS)) </span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#gabf05b8a722ecde54629ad1b737840ee9">  435</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_ST_RLD_ST_POS                        3 </span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#gaf2c0d526a9335c0ff83853747fba16ef">  436</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_ST_RLD_ST                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_ST_RLD_ST_POS)) </span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#ga83b9ed97423571f29c194ff90ef99e2a">  438</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_ST_BUS_ERR_POS                       4 </span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#gafdd0fce12884fac18f3c4656eaa7249d">  439</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_ST_BUS_ERR                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_ST_BUS_ERR_POS)) </span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#ga992544df6f0a968273341705d4ac3ace">  441</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_ST_TO_ST_POS                         6 </span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#ga340e62cc8777c228baeb0c7d850aa55a">  442</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_ST_TO_ST                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_ST_TO_ST_POS)) </span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group__DMA__SRC.html#ga08418c424a6a371af6a83c003df2ec63">  456</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_SRC_ADDR_POS                         0 </span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group__DMA__SRC.html#ga06cd0f3c2335474d0dd7fe80ca87bf18">  457</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_SRC_ADDR                             ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_DMA_SRC_ADDR_POS)) </span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group__DMA__DST.html#ga41867234ec8188ae2c4cc3ce4e5cc765">  471</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_DST_ADDR_POS                         0 </span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group__DMA__DST.html#ga724d286463d1b6249509f89cf72fba08">  472</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_DST_ADDR                             ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_DMA_DST_ADDR_POS)) </span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group__DMA__CNT.html#ga3eee46c3f015d14631d1f054dfab074c">  485</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CNT_CNT_POS                          0 </span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group__DMA__CNT.html#ga164f175a19499778c7f8400a1da02332">  486</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CNT_CNT                              ((uint32_t)(0xFFFFFFUL &lt;&lt; MXC_F_DMA_CNT_CNT_POS)) </span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group__DMA__SRC__RLD.html#ga940f51543f2b861c8280182d98a58078">  497</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_SRC_RLD_SRC_RLD_POS                  0 </span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group__DMA__SRC__RLD.html#ga05c23fee088a6e5e1a4e4e68c6463f7a">  498</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_SRC_RLD_SRC_RLD                      ((uint32_t)(0x7FFFFFFFUL &lt;&lt; MXC_F_DMA_SRC_RLD_SRC_RLD_POS)) </span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group__DMA__DST__RLD.html#ga100dd74eec7b0c2d5a40238338ea0ee3">  509</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_DST_RLD_DST_RLD_POS                  0 </span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group__DMA__DST__RLD.html#gaedc9fd3c9d4287f7015d976cb26d6a01">  510</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_DST_RLD_DST_RLD                      ((uint32_t)(0x7FFFFFFFUL &lt;&lt; MXC_F_DMA_DST_RLD_DST_RLD_POS)) </span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group__DMA__CNT__RLD.html#ga52d6009b54bcf3ddee695f5d645e58ea">  520</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CNT_RLD_CNT_RLD_POS                  0 </span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group__DMA__CNT__RLD.html#gab72baed67e0f50d12c18162894963e1b">  521</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CNT_RLD_CNT_RLD                      ((uint32_t)(0xFFFFFFUL &lt;&lt; MXC_F_DMA_CNT_RLD_CNT_RLD_POS)) </span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group__DMA__CNT__RLD.html#ga06f8c3679bafd7e0d7d7c8ba4d7de153">  523</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CNT_RLD_RLDEN_POS                    31 </span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group__DMA__CNT__RLD.html#ga2b2627df47054c575889174515d15ed8">  524</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CNT_RLD_RLDEN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CNT_RLD_RLDEN_POS)) </span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;}</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _DMA_REGS_H_ */</span><span class="preprocessor"></span></div><div class="ttc" id="structmxc__dma__ch__regs__t_html_adf30fd26a788d6185c69c4e1ad2eac3b"><div class="ttname"><a href="structmxc__dma__ch__regs__t.html#adf30fd26a788d6185c69c4e1ad2eac3b">mxc_dma_ch_regs_t::cnt_rld</a></div><div class="ttdeci">__IO uint32_t cnt_rld</div><div class="ttdoc">0x11C: DMA CNT_RLD Register </div><div class="ttdef"><b>Definition:</b> dma_regs.h:96</div></div>
<div class="ttc" id="structmxc__dma__ch__regs__t_html_a1a7e35c8c34af54704b10fc27dc0266d"><div class="ttname"><a href="structmxc__dma__ch__regs__t.html#a1a7e35c8c34af54704b10fc27dc0266d">mxc_dma_ch_regs_t::dst</a></div><div class="ttdeci">__IO uint32_t dst</div><div class="ttdoc">0x10C: DMA DST Register </div><div class="ttdef"><b>Definition:</b> dma_regs.h:92</div></div>
<div class="ttc" id="structmxc__dma__ch__regs__t_html"><div class="ttname"><a href="structmxc__dma__ch__regs__t.html">mxc_dma_ch_regs_t</a></div><div class="ttdoc">Structure type to access the DMA Registers. </div><div class="ttdef"><b>Definition:</b> dma_regs.h:88</div></div>
<div class="ttc" id="structmxc__dma__regs__t_html_a21e1cfb0af372e336277034eccefcb1a"><div class="ttname"><a href="structmxc__dma__regs__t.html#a21e1cfb0af372e336277034eccefcb1a">mxc_dma_regs_t::cn</a></div><div class="ttdeci">__IO uint32_t cn</div><div class="ttdoc">0x000: DMA CN Register </div><div class="ttdef"><b>Definition:</b> dma_regs.h:100</div></div>
<div class="ttc" id="structmxc__dma__ch__regs__t_html_a3950f4b59de40cd341221f67027291aa"><div class="ttname"><a href="structmxc__dma__ch__regs__t.html#a3950f4b59de40cd341221f67027291aa">mxc_dma_ch_regs_t::dst_rld</a></div><div class="ttdeci">__IO uint32_t dst_rld</div><div class="ttdoc">0x118: DMA DST_RLD Register </div><div class="ttdef"><b>Definition:</b> dma_regs.h:95</div></div>
<div class="ttc" id="structmxc__dma__ch__regs__t_html_a90a232c419b3b32ae4849761d31fe9df"><div class="ttname"><a href="structmxc__dma__ch__regs__t.html#a90a232c419b3b32ae4849761d31fe9df">mxc_dma_ch_regs_t::src_rld</a></div><div class="ttdeci">__IO uint32_t src_rld</div><div class="ttdoc">0x114: DMA SRC_RLD Register </div><div class="ttdef"><b>Definition:</b> dma_regs.h:94</div></div>
<div class="ttc" id="structmxc__dma__regs__t_html_ab05350b16da1326ab852e1f047fee80e"><div class="ttname"><a href="structmxc__dma__regs__t.html#ab05350b16da1326ab852e1f047fee80e">mxc_dma_regs_t::intr</a></div><div class="ttdeci">__I uint32_t intr</div><div class="ttdoc">0x004: DMA INTR Register </div><div class="ttdef"><b>Definition:</b> dma_regs.h:101</div></div>
<div class="ttc" id="structmxc__dma__ch__regs__t_html_aefc8f81c40663db67ab4c6a2001cf205"><div class="ttname"><a href="structmxc__dma__ch__regs__t.html#aefc8f81c40663db67ab4c6a2001cf205">mxc_dma_ch_regs_t::cfg</a></div><div class="ttdeci">__IO uint32_t cfg</div><div class="ttdoc">0x100: DMA CFG Register </div><div class="ttdef"><b>Definition:</b> dma_regs.h:89</div></div>
<div class="ttc" id="structmxc__dma__ch__regs__t_html_ae2c8e2cfc6323b044296c24164e4b90a"><div class="ttname"><a href="structmxc__dma__ch__regs__t.html#ae2c8e2cfc6323b044296c24164e4b90a">mxc_dma_ch_regs_t::cnt</a></div><div class="ttdeci">__IO uint32_t cnt</div><div class="ttdoc">0x110: DMA CNT Register </div><div class="ttdef"><b>Definition:</b> dma_regs.h:93</div></div>
<div class="ttc" id="structmxc__dma__ch__regs__t_html_a892f57a64656deca7c61e76fc5806423"><div class="ttname"><a href="structmxc__dma__ch__regs__t.html#a892f57a64656deca7c61e76fc5806423">mxc_dma_ch_regs_t::src</a></div><div class="ttdeci">__IO uint32_t src</div><div class="ttdoc">0x108: DMA SRC Register </div><div class="ttdef"><b>Definition:</b> dma_regs.h:91</div></div>
<div class="ttc" id="structmxc__dma__regs__t_html"><div class="ttname"><a href="structmxc__dma__regs__t.html">mxc_dma_regs_t</a></div><div class="ttdef"><b>Definition:</b> dma_regs.h:99</div></div>
<div class="ttc" id="structmxc__dma__ch__regs__t_html_ad5413cbd6fba1e24f8443936ae9145e0"><div class="ttname"><a href="structmxc__dma__ch__regs__t.html#ad5413cbd6fba1e24f8443936ae9145e0">mxc_dma_ch_regs_t::st</a></div><div class="ttdeci">__IO uint32_t st</div><div class="ttdoc">0x104: DMA ST Register </div><div class="ttdef"><b>Definition:</b> dma_regs.h:90</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_74b6a3b63f61c160c0f14b7a283a4c9b.html">Firmware</a></li><li class="navelem"><a class="el" href="dir_3540c00680c2664f9f7e8f48ca1cab09.html">Libraries</a></li><li class="navelem"><a class="el" href="dir_a90765e41fb8b3d75926728d8eb0ba1f.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_51d3d3d6b5d37e3cf040ada011e6ffd2.html">Device</a></li><li class="navelem"><a class="el" href="dir_ea8616b50ebe98e6a527573b9ab84a3e.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_0de815313a737240a59d0050907c72a5.html">MAX32665</a></li><li class="navelem"><a class="el" href="dir_2d7d6ffa0d44ce886c28ddb51e9a367e.html">Include</a></li><li class="navelem"><b>dma_regs.h</b></li>
    <li class="footer">
    <a href="http://www.maximintegrated.com/index.html">
    <img class="footer" align="middle" src="MI_Logo_Small_Footer_RGB_150dpi.png" alt="Maxim Integrated"/></a> 0.2 </li>
  </ul>
</div>
</body>
</html>
