--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml la.twx la.ncd -o la.twr la.pcf -ucf la-S3ESK.ucf

Design file:              la.ncd
Physical constraint file: la.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "xtalClock_IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   7.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "xtalClock_IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 12.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: Inst_clockman/DCM_baseClock/CLKIN
  Logical resource: Inst_clockman/DCM_baseClock/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: xtalClock_IBUFG
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 12.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: Inst_clockman/DCM_baseClock/CLKIN
  Logical resource: Inst_clockman/DCM_baseClock/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: xtalClock_IBUFG
--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: Inst_clockman/DCM_baseClock/CLKIN
  Logical resource: Inst_clockman/DCM_baseClock/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: xtalClock_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clock1" derived from  NET 
"xtalClock_IBUFG" PERIOD = 20 ns HIGH 40%;  divided by 2.00 to 10 nS and duty 
cycle corrected to HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30196 paths analyzed, 4890 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.347ns.
--------------------------------------------------------------------------------

Paths for end point Inst_eia232/Inst_receiver/dataBuf_15 (SLICE_X50Y53.F4), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_eia232/Inst_receiver/counter_0 (FF)
  Destination:          Inst_eia232/Inst_receiver/dataBuf_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.346ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.088 - 0.089)
  Source Clock:         clock rising at 0.000ns
  Destination Clock:    clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_eia232/Inst_receiver/counter_0 to Inst_eia232/Inst_receiver/dataBuf_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y24.YQ      Tcko                  0.587   Inst_eia232/Inst_receiver/counter<0>
                                                       Inst_eia232/Inst_receiver/counter_0
    SLICE_X41Y25.G2      net (fanout=7)        1.243   Inst_eia232/Inst_receiver/counter<0>
    SLICE_X41Y25.Y       Tilo                  0.704   Inst_eia232/Inst_receiver/N6
                                                       Inst_eia232/Inst_receiver/state_cmp_eq000011
    SLICE_X38Y30.G1      net (fanout=13)       0.883   Inst_eia232/Inst_receiver/N25
    SLICE_X38Y30.Y       Tilo                  0.759   Inst_eia232/Inst_receiver/N7
                                                       Inst_eia232/Inst_receiver/bitcount_mux0000<0>110
    SLICE_X38Y30.F4      net (fanout=3)        0.057   Inst_eia232/Inst_receiver/N10
    SLICE_X38Y30.X       Tilo                  0.759   Inst_eia232/Inst_receiver/N7
                                                       Inst_eia232/Inst_receiver/dataBuf_mux0000<0>21
    SLICE_X50Y53.F4      net (fanout=32)       3.462   Inst_eia232/Inst_receiver/N7
    SLICE_X50Y53.CLK     Tfck                  0.892   Inst_eia232/Inst_receiver/dataBuf<15>
                                                       Inst_eia232/Inst_receiver/dataBuf_mux0000<16>1
                                                       Inst_eia232/Inst_receiver/dataBuf_15
    -------------------------------------------------  ---------------------------
    Total                                      9.346ns (3.701ns logic, 5.645ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_eia232/Inst_receiver/counter_2 (FF)
  Destination:          Inst_eia232/Inst_receiver/dataBuf_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.990ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.088 - 0.089)
  Source Clock:         clock rising at 0.000ns
  Destination Clock:    clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_eia232/Inst_receiver/counter_2 to Inst_eia232/Inst_receiver/dataBuf_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y24.XQ      Tcko                  0.592   Inst_eia232/Inst_receiver/counter<2>
                                                       Inst_eia232/Inst_receiver/counter_2
    SLICE_X41Y25.G3      net (fanout=5)        0.882   Inst_eia232/Inst_receiver/counter<2>
    SLICE_X41Y25.Y       Tilo                  0.704   Inst_eia232/Inst_receiver/N6
                                                       Inst_eia232/Inst_receiver/state_cmp_eq000011
    SLICE_X38Y30.G1      net (fanout=13)       0.883   Inst_eia232/Inst_receiver/N25
    SLICE_X38Y30.Y       Tilo                  0.759   Inst_eia232/Inst_receiver/N7
                                                       Inst_eia232/Inst_receiver/bitcount_mux0000<0>110
    SLICE_X38Y30.F4      net (fanout=3)        0.057   Inst_eia232/Inst_receiver/N10
    SLICE_X38Y30.X       Tilo                  0.759   Inst_eia232/Inst_receiver/N7
                                                       Inst_eia232/Inst_receiver/dataBuf_mux0000<0>21
    SLICE_X50Y53.F4      net (fanout=32)       3.462   Inst_eia232/Inst_receiver/N7
    SLICE_X50Y53.CLK     Tfck                  0.892   Inst_eia232/Inst_receiver/dataBuf<15>
                                                       Inst_eia232/Inst_receiver/dataBuf_mux0000<16>1
                                                       Inst_eia232/Inst_receiver/dataBuf_15
    -------------------------------------------------  ---------------------------
    Total                                      8.990ns (3.706ns logic, 5.284ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_eia232/Inst_receiver/counter_1 (FF)
  Destination:          Inst_eia232/Inst_receiver/dataBuf_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.932ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.088 - 0.089)
  Source Clock:         clock rising at 0.000ns
  Destination Clock:    clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_eia232/Inst_receiver/counter_1 to Inst_eia232/Inst_receiver/dataBuf_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y25.XQ      Tcko                  0.591   Inst_eia232/Inst_receiver/counter<1>
                                                       Inst_eia232/Inst_receiver/counter_1
    SLICE_X41Y25.G4      net (fanout=6)        0.825   Inst_eia232/Inst_receiver/counter<1>
    SLICE_X41Y25.Y       Tilo                  0.704   Inst_eia232/Inst_receiver/N6
                                                       Inst_eia232/Inst_receiver/state_cmp_eq000011
    SLICE_X38Y30.G1      net (fanout=13)       0.883   Inst_eia232/Inst_receiver/N25
    SLICE_X38Y30.Y       Tilo                  0.759   Inst_eia232/Inst_receiver/N7
                                                       Inst_eia232/Inst_receiver/bitcount_mux0000<0>110
    SLICE_X38Y30.F4      net (fanout=3)        0.057   Inst_eia232/Inst_receiver/N10
    SLICE_X38Y30.X       Tilo                  0.759   Inst_eia232/Inst_receiver/N7
                                                       Inst_eia232/Inst_receiver/dataBuf_mux0000<0>21
    SLICE_X50Y53.F4      net (fanout=32)       3.462   Inst_eia232/Inst_receiver/N7
    SLICE_X50Y53.CLK     Tfck                  0.892   Inst_eia232/Inst_receiver/dataBuf<15>
                                                       Inst_eia232/Inst_receiver/dataBuf_mux0000<16>1
                                                       Inst_eia232/Inst_receiver/dataBuf_15
    -------------------------------------------------  ---------------------------
    Total                                      8.932ns (3.705ns logic, 5.227ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_core/Inst_rle_enc/ctr_6 (SLICE_X16Y10.G2), 62 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_core/Inst_sampler/sample_14 (FF)
  Destination:          Inst_core/Inst_rle_enc/ctr_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.320ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.098 - 0.124)
  Source Clock:         clock rising at 0.000ns
  Destination Clock:    clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_core/Inst_sampler/sample_14 to Inst_core/Inst_rle_enc/ctr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y72.YQ      Tcko                  0.587   Inst_core/Inst_sampler/sample<15>
                                                       Inst_core/Inst_sampler/sample_14
    SLICE_X27Y37.G3      net (fanout=16)       2.480   Inst_core/Inst_sampler/sample<14>
    SLICE_X27Y37.COUT    Topcyg                1.001   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<7>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_lut<7>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<7>
    SLICE_X27Y38.CIN     net (fanout=1)        0.000   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<7>
    SLICE_X27Y38.COUT    Tbyp                  0.118   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<9>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<8>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<9>
    SLICE_X27Y39.CIN     net (fanout=1)        0.000   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<9>
    SLICE_X27Y39.COUT    Tbyp                  0.118   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<11>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<10>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<11>
    SLICE_X27Y40.CIN     net (fanout=1)        0.000   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<11>
    SLICE_X27Y40.COUT    Tbyp                  0.118   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<13>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<12>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<13>
    SLICE_X27Y41.CIN     net (fanout=1)        0.000   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<13>
    SLICE_X27Y41.COUT    Tbyp                  0.118   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<15>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<14>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<15>
    SLICE_X16Y10.G2      net (fanout=65)       3.888   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<15>
    SLICE_X16Y10.CLK     Tgck                  0.892   Inst_core/Inst_rle_enc/ctr<7>
                                                       Inst_core/Inst_rle_enc/ctr_mux0001<24>1
                                                       Inst_core/Inst_rle_enc/ctr_6
    -------------------------------------------------  ---------------------------
    Total                                      9.320ns (2.952ns logic, 6.368ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_core/Inst_sampler/sample_15 (FF)
  Destination:          Inst_core/Inst_rle_enc/ctr_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.265ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.098 - 0.124)
  Source Clock:         clock rising at 0.000ns
  Destination Clock:    clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_core/Inst_sampler/sample_15 to Inst_core/Inst_rle_enc/ctr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y72.XQ      Tcko                  0.591   Inst_core/Inst_sampler/sample<15>
                                                       Inst_core/Inst_sampler/sample_15
    SLICE_X27Y37.G4      net (fanout=16)       2.421   Inst_core/Inst_sampler/sample<15>
    SLICE_X27Y37.COUT    Topcyg                1.001   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<7>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_lut<7>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<7>
    SLICE_X27Y38.CIN     net (fanout=1)        0.000   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<7>
    SLICE_X27Y38.COUT    Tbyp                  0.118   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<9>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<8>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<9>
    SLICE_X27Y39.CIN     net (fanout=1)        0.000   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<9>
    SLICE_X27Y39.COUT    Tbyp                  0.118   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<11>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<10>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<11>
    SLICE_X27Y40.CIN     net (fanout=1)        0.000   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<11>
    SLICE_X27Y40.COUT    Tbyp                  0.118   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<13>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<12>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<13>
    SLICE_X27Y41.CIN     net (fanout=1)        0.000   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<13>
    SLICE_X27Y41.COUT    Tbyp                  0.118   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<15>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<14>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<15>
    SLICE_X16Y10.G2      net (fanout=65)       3.888   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<15>
    SLICE_X16Y10.CLK     Tgck                  0.892   Inst_core/Inst_rle_enc/ctr<7>
                                                       Inst_core/Inst_rle_enc/ctr_mux0001<24>1
                                                       Inst_core/Inst_rle_enc/ctr_6
    -------------------------------------------------  ---------------------------
    Total                                      9.265ns (2.956ns logic, 6.309ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_core/Inst_sampler/sample_7 (FF)
  Destination:          Inst_core/Inst_rle_enc/ctr_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.021ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.098 - 0.107)
  Source Clock:         clock rising at 0.000ns
  Destination Clock:    clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_core/Inst_sampler/sample_7 to Inst_core/Inst_rle_enc/ctr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y61.XQ      Tcko                  0.591   Inst_core/Inst_sampler/sample<7>
                                                       Inst_core/Inst_sampler/sample_7
    SLICE_X27Y35.G1      net (fanout=16)       1.941   Inst_core/Inst_sampler/sample<7>
    SLICE_X27Y35.COUT    Topcyg                1.001   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<3>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_lut<3>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<3>
    SLICE_X27Y36.CIN     net (fanout=1)        0.000   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<3>
    SLICE_X27Y36.COUT    Tbyp                  0.118   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<5>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<4>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<5>
    SLICE_X27Y37.CIN     net (fanout=1)        0.000   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<5>
    SLICE_X27Y37.COUT    Tbyp                  0.118   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<7>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<6>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<7>
    SLICE_X27Y38.CIN     net (fanout=1)        0.000   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<7>
    SLICE_X27Y38.COUT    Tbyp                  0.118   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<9>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<8>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<9>
    SLICE_X27Y39.CIN     net (fanout=1)        0.000   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<9>
    SLICE_X27Y39.COUT    Tbyp                  0.118   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<11>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<10>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<11>
    SLICE_X27Y40.CIN     net (fanout=1)        0.000   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<11>
    SLICE_X27Y40.COUT    Tbyp                  0.118   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<13>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<12>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<13>
    SLICE_X27Y41.CIN     net (fanout=1)        0.000   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<13>
    SLICE_X27Y41.COUT    Tbyp                  0.118   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<15>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<14>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<15>
    SLICE_X16Y10.G2      net (fanout=65)       3.888   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<15>
    SLICE_X16Y10.CLK     Tgck                  0.892   Inst_core/Inst_rle_enc/ctr<7>
                                                       Inst_core/Inst_rle_enc/ctr_mux0001<24>1
                                                       Inst_core/Inst_rle_enc/ctr_6
    -------------------------------------------------  ---------------------------
    Total                                      9.021ns (3.192ns logic, 5.829ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_core/Inst_rle_enc/ctr_0 (SLICE_X16Y8.G1), 62 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_core/Inst_sampler/sample_14 (FF)
  Destination:          Inst_core/Inst_rle_enc/ctr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.321ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.101 - 0.124)
  Source Clock:         clock rising at 0.000ns
  Destination Clock:    clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_core/Inst_sampler/sample_14 to Inst_core/Inst_rle_enc/ctr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y72.YQ      Tcko                  0.587   Inst_core/Inst_sampler/sample<15>
                                                       Inst_core/Inst_sampler/sample_14
    SLICE_X27Y37.G3      net (fanout=16)       2.480   Inst_core/Inst_sampler/sample<14>
    SLICE_X27Y37.COUT    Topcyg                1.001   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<7>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_lut<7>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<7>
    SLICE_X27Y38.CIN     net (fanout=1)        0.000   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<7>
    SLICE_X27Y38.COUT    Tbyp                  0.118   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<9>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<8>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<9>
    SLICE_X27Y39.CIN     net (fanout=1)        0.000   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<9>
    SLICE_X27Y39.COUT    Tbyp                  0.118   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<11>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<10>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<11>
    SLICE_X27Y40.CIN     net (fanout=1)        0.000   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<11>
    SLICE_X27Y40.COUT    Tbyp                  0.118   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<13>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<12>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<13>
    SLICE_X27Y41.CIN     net (fanout=1)        0.000   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<13>
    SLICE_X27Y41.COUT    Tbyp                  0.118   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<15>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<14>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<15>
    SLICE_X16Y8.G1       net (fanout=65)       3.889   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<15>
    SLICE_X16Y8.CLK      Tgck                  0.892   Inst_core/Inst_rle_enc/ctr<1>
                                                       Inst_core/Inst_rle_enc/ctr_mux0001<30>1
                                                       Inst_core/Inst_rle_enc/ctr_0
    -------------------------------------------------  ---------------------------
    Total                                      9.321ns (2.952ns logic, 6.369ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_core/Inst_sampler/sample_15 (FF)
  Destination:          Inst_core/Inst_rle_enc/ctr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.266ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.101 - 0.124)
  Source Clock:         clock rising at 0.000ns
  Destination Clock:    clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_core/Inst_sampler/sample_15 to Inst_core/Inst_rle_enc/ctr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y72.XQ      Tcko                  0.591   Inst_core/Inst_sampler/sample<15>
                                                       Inst_core/Inst_sampler/sample_15
    SLICE_X27Y37.G4      net (fanout=16)       2.421   Inst_core/Inst_sampler/sample<15>
    SLICE_X27Y37.COUT    Topcyg                1.001   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<7>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_lut<7>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<7>
    SLICE_X27Y38.CIN     net (fanout=1)        0.000   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<7>
    SLICE_X27Y38.COUT    Tbyp                  0.118   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<9>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<8>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<9>
    SLICE_X27Y39.CIN     net (fanout=1)        0.000   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<9>
    SLICE_X27Y39.COUT    Tbyp                  0.118   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<11>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<10>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<11>
    SLICE_X27Y40.CIN     net (fanout=1)        0.000   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<11>
    SLICE_X27Y40.COUT    Tbyp                  0.118   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<13>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<12>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<13>
    SLICE_X27Y41.CIN     net (fanout=1)        0.000   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<13>
    SLICE_X27Y41.COUT    Tbyp                  0.118   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<15>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<14>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<15>
    SLICE_X16Y8.G1       net (fanout=65)       3.889   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<15>
    SLICE_X16Y8.CLK      Tgck                  0.892   Inst_core/Inst_rle_enc/ctr<1>
                                                       Inst_core/Inst_rle_enc/ctr_mux0001<30>1
                                                       Inst_core/Inst_rle_enc/ctr_0
    -------------------------------------------------  ---------------------------
    Total                                      9.266ns (2.956ns logic, 6.310ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_core/Inst_sampler/sample_7 (FF)
  Destination:          Inst_core/Inst_rle_enc/ctr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.022ns (Levels of Logic = 8)
  Clock Path Skew:      -0.006ns (0.101 - 0.107)
  Source Clock:         clock rising at 0.000ns
  Destination Clock:    clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_core/Inst_sampler/sample_7 to Inst_core/Inst_rle_enc/ctr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y61.XQ      Tcko                  0.591   Inst_core/Inst_sampler/sample<7>
                                                       Inst_core/Inst_sampler/sample_7
    SLICE_X27Y35.G1      net (fanout=16)       1.941   Inst_core/Inst_sampler/sample<7>
    SLICE_X27Y35.COUT    Topcyg                1.001   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<3>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_lut<3>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<3>
    SLICE_X27Y36.CIN     net (fanout=1)        0.000   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<3>
    SLICE_X27Y36.COUT    Tbyp                  0.118   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<5>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<4>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<5>
    SLICE_X27Y37.CIN     net (fanout=1)        0.000   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<5>
    SLICE_X27Y37.COUT    Tbyp                  0.118   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<7>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<6>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<7>
    SLICE_X27Y38.CIN     net (fanout=1)        0.000   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<7>
    SLICE_X27Y38.COUT    Tbyp                  0.118   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<9>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<8>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<9>
    SLICE_X27Y39.CIN     net (fanout=1)        0.000   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<9>
    SLICE_X27Y39.COUT    Tbyp                  0.118   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<11>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<10>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<11>
    SLICE_X27Y40.CIN     net (fanout=1)        0.000   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<11>
    SLICE_X27Y40.COUT    Tbyp                  0.118   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<13>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<12>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<13>
    SLICE_X27Y41.CIN     net (fanout=1)        0.000   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<13>
    SLICE_X27Y41.COUT    Tbyp                  0.118   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<15>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<14>
                                                       Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<15>
    SLICE_X16Y8.G1       net (fanout=65)       3.889   Inst_core/Inst_rle_enc/Mcompar_dout_cmp_eq0000_cy<15>
    SLICE_X16Y8.CLK      Tgck                  0.892   Inst_core/Inst_rle_enc/ctr<1>
                                                       Inst_core/Inst_rle_enc/ctr_mux0001<30>1
                                                       Inst_core/Inst_rle_enc/ctr_0
    -------------------------------------------------  ---------------------------
    Total                                      9.022ns (3.192ns logic, 5.830ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clock1" derived from
 NET "xtalClock_IBUFG" PERIOD = 20 ns HIGH 40%;
 divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------

Paths for end point Inst_core/Inst_sampler/sample_27 (SLICE_X17Y79.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.938ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_core/Inst_sync/output_27 (FF)
  Destination:          Inst_core/Inst_sampler/sample_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.930ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (2.084 - 2.092)
  Source Clock:         Inst_core/sampleClock rising at 10.000ns
  Destination Clock:    clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_core/Inst_sync/output_27 to Inst_core/Inst_sampler/sample_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y79.XQ      Tcko                  0.473   Inst_core/Inst_sync/output<27>
                                                       Inst_core/Inst_sync/output_27
    SLICE_X17Y79.BX      net (fanout=1)        0.364   Inst_core/Inst_sync/output<27>
    SLICE_X17Y79.CLK     Tckdi       (-Th)    -0.093   Inst_core/Inst_sampler/sample<27>
                                                       Inst_core/Inst_sampler/sample_27
    -------------------------------------------------  ---------------------------
    Total                                      0.930ns (0.566ns logic, 0.364ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_core/Inst_sync/Inst_filter/input360_27 (SLICE_X13Y81.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.961ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_core/Inst_sync/synchronizedInput_27 (FF)
  Destination:          Inst_core/Inst_sync/Inst_filter/input360_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.964ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.005 - 0.002)
  Source Clock:         Inst_core/sampleClock rising at 10.000ns
  Destination Clock:    Inst_core/sampleClock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_core/Inst_sync/synchronizedInput_27 to Inst_core/Inst_sync/Inst_filter/input360_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y79.XQ      Tcko                  0.474   Inst_core/Inst_sync/synchronizedInput<27>
                                                       Inst_core/Inst_sync/synchronizedInput_27
    SLICE_X13Y81.BX      net (fanout=3)        0.397   Inst_core/Inst_sync/synchronizedInput<27>
    SLICE_X13Y81.CLK     Tckdi       (-Th)    -0.093   Inst_core/Inst_sync/Inst_filter/input360<27>
                                                       Inst_core/Inst_sync/Inst_filter/input360_27
    -------------------------------------------------  ---------------------------
    Total                                      0.964ns (0.567ns logic, 0.397ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_core/Inst_sync/Inst_filter/input360_13 (SLICE_X21Y68.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.964ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_core/Inst_sync/synchronizedInput_13 (FF)
  Destination:          Inst_core/Inst_sync/Inst_filter/input360_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.964ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_core/sampleClock rising at 10.000ns
  Destination Clock:    Inst_core/sampleClock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_core/Inst_sync/synchronizedInput_13 to Inst_core/Inst_sync/Inst_filter/input360_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y67.XQ      Tcko                  0.474   Inst_core/Inst_sync/synchronizedInput<13>
                                                       Inst_core/Inst_sync/synchronizedInput_13
    SLICE_X21Y68.BX      net (fanout=4)        0.397   Inst_core/Inst_sync/synchronizedInput<13>
    SLICE_X21Y68.CLK     Tckdi       (-Th)    -0.093   Inst_core/Inst_sync/Inst_filter/input360<13>
                                                       Inst_core/Inst_sync/Inst_filter/input360_13
    -------------------------------------------------  ---------------------------
    Total                                      0.964ns (0.567ns logic, 0.397ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clock1" derived from
 NET "xtalClock_IBUFG" PERIOD = 20 ns HIGH 40%;
 divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 6.786ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.214ns (311.139MHz) (Tdcmpco)
  Physical resource: Inst_clockman/DCM_baseClock/CLK2X
  Logical resource: Inst_clockman/DCM_baseClock/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: clock1
--------------------------------------------------------------------------------
Slack: 6.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: Inst_sram/Inst_SampleRAM/BlockRAMS[5].RAMB16_S2_inst/CLKA
  Logical resource: Inst_sram/Inst_SampleRAM/BlockRAMS[5].RAMB16_S2_inst.A/CLKA
  Location pin: RAMB16_X0Y5.CLKA
  Clock network: clock
--------------------------------------------------------------------------------
Slack: 6.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: Inst_sram/Inst_SampleRAM/BlockRAMS[5].RAMB16_S2_inst/CLKA
  Logical resource: Inst_sram/Inst_SampleRAM/BlockRAMS[5].RAMB16_S2_inst.A/CLKA
  Location pin: RAMB16_X0Y5.CLKA
  Clock network: clock
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xtalClock = PERIOD TIMEGRP "xtalClock" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xtalClock = PERIOD TIMEGRP "xtalClock" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.786ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.214ns (311.139MHz) (Tdcmpco)
  Physical resource: Inst_clockman/DCM_baseClock/CLK2X
  Logical resource: Inst_clockman/DCM_baseClock/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: clock1
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: Inst_clockman/DCM_baseClock/CLKIN
  Logical resource: Inst_clockman/DCM_baseClock/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: xtalClock_IBUFG
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: Inst_clockman/DCM_baseClock/CLKIN
  Logical resource: Inst_clockman/DCM_baseClock/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: xtalClock_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock1 = PERIOD TIMEGRP "clock1" TS_xtalClock / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.192ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock1 = PERIOD TIMEGRP "clock1" TS_xtalClock / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: Inst_core/Inst_trigger/stages[0].Inst_stage/state_FSM_FFd1/SR
  Logical resource: Inst_core/Inst_trigger/stages[0].Inst_stage/state_FSM_FFd1/SR
  Location pin: SLICE_X43Y19.SR
  Clock network: Inst_core/reset
--------------------------------------------------------------------------------
Slack: 6.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: Inst_core/Inst_trigger/stages[0].Inst_stage/state_FSM_FFd1/SR
  Logical resource: Inst_core/Inst_trigger/stages[0].Inst_stage/state_FSM_FFd1/SR
  Location pin: SLICE_X43Y19.SR
  Clock network: Inst_core/reset
--------------------------------------------------------------------------------
Slack: 6.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: Inst_core/Inst_trigger/stages[1].Inst_stage/state_FSM_FFd1/SR
  Logical resource: Inst_core/Inst_trigger/stages[1].Inst_stage/state_FSM_FFd1/SR
  Location pin: SLICE_X50Y65.SR
  Clock network: Inst_core/reset
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for xtalClock_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|xtalClock_IBUFG                |     20.000ns|      7.500ns|     18.694ns|            0|            0|            0|        30196|
| clock1                        |     10.000ns|      9.347ns|          N/A|            0|            0|        30196|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xtalClock
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xtalClock                   |     20.000ns|      6.000ns|      6.384ns|            0|            0|            0|            0|
| TS_clock1                     |     10.000ns|      3.192ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock exClock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
exClock        |    4.737|    3.630|         |         |
xtalClock      |    4.737|    3.630|    3.309|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xtalClock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
exClock        |    4.737|    3.630|         |         |
xtalClock      |    9.347|    3.630|    3.309|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 30196 paths, 0 nets, and 7272 connections

Design statistics:
   Minimum period:   9.347ns{1}   (Maximum frequency: 106.986MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Jul 20 22:08:00 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 198 MB



