
*** Running vivado
    with args -log guitar_effects_design_guitar_effects_0_34.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source guitar_effects_design_guitar_effects_0_34.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source guitar_effects_design_guitar_effects_0_34.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/EECE4632FinalProject'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/EECE4632FinalProject' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.runs/guitar_effects_design_guitar_effects_0_34_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:equalizer:1.0'. The one found in IP location 'c:/EECE4632FinalProject/Increased_Coefs/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution11/impl/ip' will take precedence over the same IP in locations: 
   c:/EECE4632FinalProject/Latest_Working_Copy/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution1/impl/ip
   c:/EECE4632FinalProject/Test_Runs/Audio_Equalizer_Scaling/Audio_Equalizer_Vitis/equalizer/solution1/impl/ip
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1618.434 ; gain = 0.000
Command: synth_design -top guitar_effects_design_guitar_effects_0_34 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18016
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1618.434 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_design_guitar_effects_0_34' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ip/guitar_effects_design_guitar_effects_0_34/synth/guitar_effects_design_guitar_effects_0_34.v:53]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects.v:10]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_compression_buffer_RAM_AUTO_1R1W' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_compression_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_compression_buffer_RAM_AUTO_1R1W' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_compression_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_delay_buffer_RAM_AUTO_1R1W' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_delay_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_delay_buffer_RAM_AUTO_1R1W' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_delay_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_wah_values_buffer_RAM_AUTO_1R1W' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_wah_values_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_wah_values_buffer_RAM_AUTO_1R1W' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_wah_values_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_control_signals_buffer_RAM_AUTO_1R1W' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_control_signals_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_control_signals_buffer_RAM_AUTO_1R1W' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_control_signals_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_guitar_effects_Pipeline_LPF_Loop' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_guitar_effects_Pipeline_LPF_Loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_guitar_effects_Pipeline_LPF_Loop_lpf_coefficients_ROM_AUTO_1R' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_guitar_effects_Pipeline_LPF_Loop_lpf_coefficients_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './guitar_effects_guitar_effects_Pipeline_LPF_Loop_lpf_coefficients_ROM_AUTO_1R.dat' is read successfully [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_guitar_effects_Pipeline_LPF_Loop_lpf_coefficients_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_guitar_effects_Pipeline_LPF_Loop_lpf_coefficients_ROM_AUTO_1R' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_guitar_effects_Pipeline_LPF_Loop_lpf_coefficients_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_srem_11ns_10ns_9_15_1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_srem_11ns_10ns_9_15_1_divider' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_srem_11ns_10ns_9_15_1_divider' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_srem_11ns_10ns_9_15_1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_flow_control_loop_pipe_sequential_init' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_flow_control_loop_pipe_sequential_init' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_guitar_effects_Pipeline_LPF_Loop' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_guitar_effects_Pipeline_LPF_Loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_wah' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_wah.v:10]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_srem_32ns_8ns_32_36_seq_1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_8ns_32_36_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_srem_32ns_8ns_32_36_seq_1_divseq' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_8ns_32_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_srem_32ns_8ns_32_36_seq_1_divseq' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_8ns_32_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_srem_32ns_8ns_32_36_seq_1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_8ns_32_36_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_mul_32s_34ns_65_2_1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_mul_32s_34ns_65_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_mul_32s_34ns_65_2_1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_mul_32s_34ns_65_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_srem_16ns_5ns_5_20_seq_1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_16ns_5ns_5_20_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_srem_16ns_5ns_5_20_seq_1_divseq' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_16ns_5ns_5_20_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_srem_16ns_5ns_5_20_seq_1_divseq' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_16ns_5ns_5_20_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_srem_16ns_5ns_5_20_seq_1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_16ns_5ns_5_20_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_srem_9ns_8ns_7_13_seq_1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_9ns_8ns_7_13_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_srem_9ns_8ns_7_13_seq_1_divseq' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_9ns_8ns_7_13_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_srem_9ns_8ns_7_13_seq_1_divseq' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_9ns_8ns_7_13_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_srem_9ns_8ns_7_13_seq_1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_9ns_8ns_7_13_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_mul_5s_10ns_15_1_1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_mul_5s_10ns_15_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_mul_5s_10ns_15_1_1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_mul_5s_10ns_15_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_wah' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_wah.v:10]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_control_r_s_axi' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_control_r_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_control_r_s_axi.v:259]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_control_r_s_axi' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_control_r_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_store' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_fifo' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_srl' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_srl' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_fifo' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_fifo__parameterized0' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_mem' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_mem' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_fifo__parameterized0' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_fifo__parameterized1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_srl__parameterized0' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_srl__parameterized0' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_fifo__parameterized1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_fifo__parameterized2' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_srl__parameterized1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_srl__parameterized1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_fifo__parameterized2' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_store' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_load' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_fifo__parameterized3' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_mem__parameterized0' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_mem__parameterized0' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_fifo__parameterized3' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_load' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_write' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_reg_slice' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_reg_slice' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_fifo__parameterized4' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_srl__parameterized2' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_srl__parameterized2' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_fifo__parameterized4' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_throttle' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_reg_slice__parameterized0' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_reg_slice__parameterized0' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_fifo__parameterized5' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_srl__parameterized3' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_srl__parameterized3' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_fifo__parameterized5' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_fifo__parameterized6' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_srl__parameterized4' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_srl__parameterized4' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_fifo__parameterized6' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_throttle' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_reg_slice__parameterized1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_reg_slice__parameterized1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2355]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_write' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_read' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:1468]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_reg_slice__parameterized2' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_reg_slice__parameterized2' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:1844]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_read' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:1468]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1_ip' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/ip/guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1_ip' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/ip/guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1_ip' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/ip/guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1_ip' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/ip/guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_sitofp_32ns_32_6_no_dsp_1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_sitofp_32ns_32_6_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/ip/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/ip/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_sitofp_32ns_32_6_no_dsp_1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_sitofp_32ns_32_6_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_mul_32s_8s_40_2_1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_mul_32s_8s_40_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_mul_32s_8s_40_2_1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_mul_32s_8s_40_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_srem_32ns_10ns_32_36_seq_1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_10ns_32_36_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_srem_32ns_10ns_32_36_seq_1_divseq' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_10ns_32_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_srem_32ns_10ns_32_36_seq_1_divseq' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_10ns_32_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_srem_32ns_10ns_32_36_seq_1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_10ns_32_36_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_srem_32ns_18ns_17_36_seq_1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_18ns_17_36_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_srem_32ns_18ns_17_36_seq_1_divseq' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_18ns_17_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_srem_32ns_18ns_17_36_seq_1_divseq' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_18ns_17_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_srem_32ns_18ns_17_36_seq_1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_18ns_17_36_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_srem_32ns_18ns_32_36_seq_1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_18ns_32_36_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_srem_32ns_18ns_32_36_seq_1_divseq' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_18ns_32_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_srem_32ns_18ns_32_36_seq_1_divseq' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_18ns_32_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_srem_32ns_18ns_32_36_seq_1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_18ns_32_36_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1_ip' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/ip/guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1_ip' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/ip/guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_regslice_both' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_regslice_both' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_regslice_both__parameterized0' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_regslice_both__parameterized0' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_regslice_both__parameterized1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_regslice_both__parameterized1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_regslice_both__parameterized2' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_regslice_both__parameterized2' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_regslice_both__parameterized3' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_regslice_both__parameterized3' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_regslice_both__parameterized4' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_regslice_both__parameterized4' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects.v:10]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_design_guitar_effects_0_34' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ip/guitar_effects_design_guitar_effects_0_34/synth/guitar_effects_design_guitar_effects_0_34.v:53]
WARNING: [Synth 8-6014] Unused sequential element loop[10].divisor_tmp_reg[11] was removed.  [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:57]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:136]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_8ns_32_36_seq_1.v:162]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_16ns_5ns_5_20_seq_1.v:162]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_9ns_8ns_7_13_seq_1.v:162]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_10ns_32_36_seq_1.v:162]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_18ns_17_36_seq_1.v:162]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_18ns_32_36_seq_1.v:162]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized102 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized102 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized102 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized100 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized100 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized100 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized100 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized100 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[8] in module carry_chain__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized108 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized108 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized108 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[14] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[13] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[12] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[11] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[10] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[9] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[8] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[7] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[6] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[5] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[4] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[3] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZERO_ALIGN in module flt_add_exp_sp is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROUND_EXP_INC in module flt_add_exp_sp is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1868.746 ; gain = 250.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1868.746 ; gain = 250.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1868.746 ; gain = 250.313
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.389 . Memory (MB): peak = 1868.746 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1748 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ip/guitar_effects_design_guitar_effects_0_34/constraints/guitar_effects_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ip/guitar_effects_design_guitar_effects_0_34/constraints/guitar_effects_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.runs/guitar_effects_design_guitar_effects_0_34_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.runs/guitar_effects_design_guitar_effects_0_34_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1885.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  FDE => FDRE: 35 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.264 . Memory (MB): peak = 1885.281 ; gain = 0.047
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1885.281 ; gain = 266.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1885.281 ; gain = 266.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.runs/guitar_effects_design_guitar_effects_0_34_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1885.281 ; gain = 266.848
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '11' to '9' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].dividend_tmp_reg[11]' and it is trimmed from '11' to '9' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '11' to '10' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '11' to '10' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '11' to '10' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '11' to '10' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '11' to '10' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '11' to '10' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '11' to '10' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '11' to '10' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '11' to '10' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '11' to '10' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:56]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '16' to '15' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_16ns_5ns_5_20_seq_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '9' to '8' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_9ns_8ns_7_13_seq_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_4_reg_1114_reg' and it is trimmed from '63' to '23' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_wah.v:662]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'guitar_effects_control_r_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'guitar_effects_control_r_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'guitar_effects_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'guitar_effects_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'guitar_effects_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'guitar_effects_gmem_m_axi_reg_slice__parameterized2'
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '32' to '31' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_18ns_17_36_seq_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'delay_buffer_index_load_reg_2020_reg' and it is trimmed from '32' to '17' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects.v:1898]
WARNING: [Synth 8-3936] Found unconnected internal register 'control_read_reg_1692_reg' and it is trimmed from '8' to '4' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects.v:1859]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'guitar_effects_control_r_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'guitar_effects_control_r_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'guitar_effects_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'guitar_effects_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'guitar_effects_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'guitar_effects_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1885.281 ; gain = 266.848
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U30/guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U30/guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U30/guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U30/guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U31/guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U31/guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U31/guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U31/guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U31/guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized41) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U31/guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U31/guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized41) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U31/guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U31/guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized1) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U31/guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized41) to 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized41) to 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U39/guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized1) to 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U39/guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U39/guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U39/guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U39/guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U39/guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'srem_11ns_10ns_9_15_1_U4/guitar_effects_srem_11ns_10ns_9_15_1_divider_u/loop[10].sign_tmp_reg[11]' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'srem_11ns_10ns_9_15_1_U4/guitar_effects_srem_11ns_10ns_9_15_1_divider_u/loop[9].sign_tmp_reg[10]' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'srem_11ns_10ns_9_15_1_U4/guitar_effects_srem_11ns_10ns_9_15_1_divider_u/loop[8].sign_tmp_reg[9]' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'srem_11ns_10ns_9_15_1_U4/guitar_effects_srem_11ns_10ns_9_15_1_divider_u/loop[7].sign_tmp_reg[8]' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'srem_11ns_10ns_9_15_1_U4/guitar_effects_srem_11ns_10ns_9_15_1_divider_u/loop[6].sign_tmp_reg[7]' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'srem_11ns_10ns_9_15_1_U4/guitar_effects_srem_11ns_10ns_9_15_1_divider_u/loop[5].sign_tmp_reg[6]' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'srem_11ns_10ns_9_15_1_U4/guitar_effects_srem_11ns_10ns_9_15_1_divider_u/loop[4].sign_tmp_reg[5]' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'srem_11ns_10ns_9_15_1_U4/guitar_effects_srem_11ns_10ns_9_15_1_divider_u/loop[3].sign_tmp_reg[4]' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'srem_11ns_10ns_9_15_1_U4/guitar_effects_srem_11ns_10ns_9_15_1_divider_u/loop[2].sign_tmp_reg[3]' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'srem_11ns_10ns_9_15_1_U4/guitar_effects_srem_11ns_10ns_9_15_1_divider_u/loop[1].sign_tmp_reg[2]' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'srem_11ns_10ns_9_15_1_U4/guitar_effects_srem_11ns_10ns_9_15_1_divider_u/loop[0].sign_tmp_reg[1]' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'srem_11ns_10ns_9_15_1_U4/guitar_effects_srem_11ns_10ns_9_15_1_divider_u/sign_tmp_reg[0]' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'guitar_effects_srem_32ns_8ns_32_36_seq_1_divseq_u/sign0_reg' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_8ns_32_36_seq_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'guitar_effects_srem_16ns_5ns_5_20_seq_1_divseq_u/sign0_reg' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_16ns_5ns_5_20_seq_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'guitar_effects_srem_9ns_8ns_7_13_seq_1_divseq_u/sign0_reg' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_9ns_8ns_7_13_seq_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'guitar_effects_srem_32ns_10ns_32_36_seq_1_divseq_u/sign0_reg' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_10ns_32_36_seq_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'guitar_effects_srem_32ns_18ns_17_36_seq_1_divseq_u/sign0_reg' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_18ns_17_36_seq_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'guitar_effects_srem_32ns_18ns_32_36_seq_1_divseq_u/sign0_reg' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_18ns_32_36_seq_1.v:44]

*** Running vivado
    with args -log guitar_effects_design_guitar_effects_0_34.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source guitar_effects_design_guitar_effects_0_34.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source guitar_effects_design_guitar_effects_0_34.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/EECE4632FinalProject'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/EECE4632FinalProject' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.runs/guitar_effects_design_guitar_effects_0_34_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:equalizer:1.0'. The one found in IP location 'c:/EECE4632FinalProject/Increased_Coefs/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution11/impl/ip' will take precedence over the same IP in locations: 
   c:/EECE4632FinalProject/Latest_Working_Copy/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution1/impl/ip
   c:/EECE4632FinalProject/Test_Runs/Audio_Equalizer_Scaling/Audio_Equalizer_Vitis/equalizer/solution1/impl/ip
Command: synth_design -top guitar_effects_design_guitar_effects_0_34 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15448
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1637.129 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_design_guitar_effects_0_34' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ip/guitar_effects_design_guitar_effects_0_34/synth/guitar_effects_design_guitar_effects_0_34.v:53]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects.v:10]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_compression_buffer_RAM_AUTO_1R1W' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_compression_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_compression_buffer_RAM_AUTO_1R1W' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_compression_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_delay_buffer_RAM_AUTO_1R1W' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_delay_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_delay_buffer_RAM_AUTO_1R1W' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_delay_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_wah_values_buffer_RAM_AUTO_1R1W' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_wah_values_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_wah_values_buffer_RAM_AUTO_1R1W' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_wah_values_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_control_signals_buffer_RAM_AUTO_1R1W' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_control_signals_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_control_signals_buffer_RAM_AUTO_1R1W' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_control_signals_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_guitar_effects_Pipeline_LPF_Loop' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_guitar_effects_Pipeline_LPF_Loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_guitar_effects_Pipeline_LPF_Loop_lpf_coefficients_ROM_AUTO_1R' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_guitar_effects_Pipeline_LPF_Loop_lpf_coefficients_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './guitar_effects_guitar_effects_Pipeline_LPF_Loop_lpf_coefficients_ROM_AUTO_1R.dat' is read successfully [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_guitar_effects_Pipeline_LPF_Loop_lpf_coefficients_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_guitar_effects_Pipeline_LPF_Loop_lpf_coefficients_ROM_AUTO_1R' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_guitar_effects_Pipeline_LPF_Loop_lpf_coefficients_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_srem_11ns_10ns_9_15_1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_srem_11ns_10ns_9_15_1_divider' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_srem_11ns_10ns_9_15_1_divider' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_srem_11ns_10ns_9_15_1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_flow_control_loop_pipe_sequential_init' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_flow_control_loop_pipe_sequential_init' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_guitar_effects_Pipeline_LPF_Loop' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_guitar_effects_Pipeline_LPF_Loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_wah' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_wah.v:10]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_srem_32ns_8ns_32_36_seq_1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_8ns_32_36_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_srem_32ns_8ns_32_36_seq_1_divseq' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_8ns_32_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_srem_32ns_8ns_32_36_seq_1_divseq' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_8ns_32_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_srem_32ns_8ns_32_36_seq_1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_8ns_32_36_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_mul_32s_34ns_65_2_1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_mul_32s_34ns_65_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_mul_32s_34ns_65_2_1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_mul_32s_34ns_65_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_srem_16ns_5ns_5_20_seq_1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_16ns_5ns_5_20_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_srem_16ns_5ns_5_20_seq_1_divseq' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_16ns_5ns_5_20_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_srem_16ns_5ns_5_20_seq_1_divseq' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_16ns_5ns_5_20_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_srem_16ns_5ns_5_20_seq_1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_16ns_5ns_5_20_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_srem_9ns_8ns_7_13_seq_1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_9ns_8ns_7_13_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_srem_9ns_8ns_7_13_seq_1_divseq' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_9ns_8ns_7_13_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_srem_9ns_8ns_7_13_seq_1_divseq' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_9ns_8ns_7_13_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_srem_9ns_8ns_7_13_seq_1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_9ns_8ns_7_13_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_mul_5s_10ns_15_1_1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_mul_5s_10ns_15_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_mul_5s_10ns_15_1_1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_mul_5s_10ns_15_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_wah' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_wah.v:10]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_control_r_s_axi' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_control_r_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_control_r_s_axi.v:259]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_control_r_s_axi' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_control_r_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_store' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_fifo' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_srl' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_srl' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_fifo' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_fifo__parameterized0' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_mem' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_mem' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_fifo__parameterized0' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_fifo__parameterized1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_srl__parameterized0' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_srl__parameterized0' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_fifo__parameterized1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_fifo__parameterized2' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_srl__parameterized1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_srl__parameterized1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_fifo__parameterized2' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_store' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_load' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_fifo__parameterized3' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_mem__parameterized0' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_mem__parameterized0' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_fifo__parameterized3' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_load' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_write' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_reg_slice' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_reg_slice' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_fifo__parameterized4' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_srl__parameterized2' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_srl__parameterized2' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_fifo__parameterized4' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_throttle' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_reg_slice__parameterized0' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_reg_slice__parameterized0' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_fifo__parameterized5' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_srl__parameterized3' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_srl__parameterized3' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_fifo__parameterized5' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_fifo__parameterized6' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_srl__parameterized4' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_srl__parameterized4' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_fifo__parameterized6' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_throttle' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_reg_slice__parameterized1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_reg_slice__parameterized1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2355]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_write' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_read' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:1468]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_gmem_m_axi_reg_slice__parameterized2' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_reg_slice__parameterized2' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:1844]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi_read' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:1468]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_gmem_m_axi' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1_ip' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/ip/guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1_ip' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/ip/guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1_ip' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/ip/guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1_ip' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/ip/guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_sitofp_32ns_32_6_no_dsp_1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_sitofp_32ns_32_6_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/ip/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/ip/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_sitofp_32ns_32_6_no_dsp_1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_sitofp_32ns_32_6_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_mul_32s_8s_40_2_1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_mul_32s_8s_40_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_mul_32s_8s_40_2_1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_mul_32s_8s_40_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_srem_32ns_10ns_32_36_seq_1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_10ns_32_36_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_srem_32ns_10ns_32_36_seq_1_divseq' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_10ns_32_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_srem_32ns_10ns_32_36_seq_1_divseq' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_10ns_32_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_srem_32ns_10ns_32_36_seq_1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_10ns_32_36_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_srem_32ns_18ns_17_36_seq_1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_18ns_17_36_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_srem_32ns_18ns_17_36_seq_1_divseq' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_18ns_17_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_srem_32ns_18ns_17_36_seq_1_divseq' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_18ns_17_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_srem_32ns_18ns_17_36_seq_1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_18ns_17_36_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_srem_32ns_18ns_32_36_seq_1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_18ns_32_36_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_srem_32ns_18ns_32_36_seq_1_divseq' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_18ns_32_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_srem_32ns_18ns_32_36_seq_1_divseq' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_18ns_32_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_srem_32ns_18ns_32_36_seq_1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_18ns_32_36_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1_ip' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/ip/guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1_ip' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/ip/guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_regslice_both' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_regslice_both' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_regslice_both__parameterized0' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_regslice_both__parameterized0' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_regslice_both__parameterized1' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_regslice_both__parameterized1' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_regslice_both__parameterized2' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_regslice_both__parameterized2' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_regslice_both__parameterized3' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_regslice_both__parameterized3' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'guitar_effects_regslice_both__parameterized4' [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_regslice_both__parameterized4' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects.v:10]
INFO: [Synth 8-6155] done synthesizing module 'guitar_effects_design_guitar_effects_0_34' (0#1) [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ip/guitar_effects_design_guitar_effects_0_34/synth/guitar_effects_design_guitar_effects_0_34.v:53]
WARNING: [Synth 8-6014] Unused sequential element loop[10].divisor_tmp_reg[11] was removed.  [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:57]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:136]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_8ns_32_36_seq_1.v:162]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_16ns_5ns_5_20_seq_1.v:162]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_9ns_8ns_7_13_seq_1.v:162]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_10ns_32_36_seq_1.v:162]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_18ns_17_36_seq_1.v:162]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_18ns_32_36_seq_1.v:162]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized102 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized102 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized102 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized100 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized100 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized100 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized100 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized100 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[8] in module carry_chain__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized108 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized108 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized108 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[14] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[13] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[12] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[11] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[10] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[9] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[8] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[7] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[6] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[5] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[4] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[3] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZERO_ALIGN in module flt_add_exp_sp is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROUND_EXP_INC in module flt_add_exp_sp is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1867.684 ; gain = 230.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1867.684 ; gain = 230.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1867.684 ; gain = 230.555
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.392 . Memory (MB): peak = 1867.684 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1748 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ip/guitar_effects_design_guitar_effects_0_34/constraints/guitar_effects_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ip/guitar_effects_design_guitar_effects_0_34/constraints/guitar_effects_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.runs/guitar_effects_design_guitar_effects_0_34_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.runs/guitar_effects_design_guitar_effects_0_34_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1876.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  FDE => FDRE: 35 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.245 . Memory (MB): peak = 1877.699 ; gain = 1.129
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1877.699 ; gain = 240.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1877.699 ; gain = 240.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.runs/guitar_effects_design_guitar_effects_0_34_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1877.699 ; gain = 240.570
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '11' to '9' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].dividend_tmp_reg[11]' and it is trimmed from '11' to '9' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '11' to '10' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '11' to '10' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '11' to '10' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '11' to '10' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '11' to '10' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '11' to '10' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '11' to '10' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '11' to '10' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '11' to '10' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '11' to '10' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:56]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '16' to '15' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_16ns_5ns_5_20_seq_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '9' to '8' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_9ns_8ns_7_13_seq_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_4_reg_1114_reg' and it is trimmed from '63' to '23' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_wah.v:662]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'guitar_effects_control_r_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'guitar_effects_control_r_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'guitar_effects_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'guitar_effects_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'guitar_effects_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'guitar_effects_gmem_m_axi_reg_slice__parameterized2'
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '32' to '31' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_18ns_17_36_seq_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'delay_buffer_index_load_reg_2020_reg' and it is trimmed from '32' to '17' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects.v:1898]
WARNING: [Synth 8-3936] Found unconnected internal register 'control_read_reg_1692_reg' and it is trimmed from '8' to '4' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects.v:1859]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'guitar_effects_control_r_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'guitar_effects_control_r_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'guitar_effects_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'guitar_effects_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'guitar_effects_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'guitar_effects_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1877.699 ; gain = 240.570
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U30/guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U30/guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U30/guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U30/guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U31/guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U31/guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U31/guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U31/guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U31/guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized41) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U31/guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U31/guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized41) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U31/guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U31/guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized1) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U31/guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized41) to 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized41) to 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'guitar_effects_sitofp_32ns_32_6_no_dsp_1:/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U39/guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized1) to 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U39/guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U39/guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U39/guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U39/guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U39/guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'srem_11ns_10ns_9_15_1_U4/guitar_effects_srem_11ns_10ns_9_15_1_divider_u/loop[10].sign_tmp_reg[11]' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'srem_11ns_10ns_9_15_1_U4/guitar_effects_srem_11ns_10ns_9_15_1_divider_u/loop[9].sign_tmp_reg[10]' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'srem_11ns_10ns_9_15_1_U4/guitar_effects_srem_11ns_10ns_9_15_1_divider_u/loop[8].sign_tmp_reg[9]' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'srem_11ns_10ns_9_15_1_U4/guitar_effects_srem_11ns_10ns_9_15_1_divider_u/loop[7].sign_tmp_reg[8]' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'srem_11ns_10ns_9_15_1_U4/guitar_effects_srem_11ns_10ns_9_15_1_divider_u/loop[6].sign_tmp_reg[7]' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'srem_11ns_10ns_9_15_1_U4/guitar_effects_srem_11ns_10ns_9_15_1_divider_u/loop[5].sign_tmp_reg[6]' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'srem_11ns_10ns_9_15_1_U4/guitar_effects_srem_11ns_10ns_9_15_1_divider_u/loop[4].sign_tmp_reg[5]' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'srem_11ns_10ns_9_15_1_U4/guitar_effects_srem_11ns_10ns_9_15_1_divider_u/loop[3].sign_tmp_reg[4]' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'srem_11ns_10ns_9_15_1_U4/guitar_effects_srem_11ns_10ns_9_15_1_divider_u/loop[2].sign_tmp_reg[3]' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'srem_11ns_10ns_9_15_1_U4/guitar_effects_srem_11ns_10ns_9_15_1_divider_u/loop[1].sign_tmp_reg[2]' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'srem_11ns_10ns_9_15_1_U4/guitar_effects_srem_11ns_10ns_9_15_1_divider_u/loop[0].sign_tmp_reg[1]' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'srem_11ns_10ns_9_15_1_U4/guitar_effects_srem_11ns_10ns_9_15_1_divider_u/sign_tmp_reg[0]' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_11ns_10ns_9_15_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'guitar_effects_srem_32ns_8ns_32_36_seq_1_divseq_u/sign0_reg' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_8ns_32_36_seq_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'guitar_effects_srem_16ns_5ns_5_20_seq_1_divseq_u/sign0_reg' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_16ns_5ns_5_20_seq_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'guitar_effects_srem_9ns_8ns_7_13_seq_1_divseq_u/sign0_reg' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_9ns_8ns_7_13_seq_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'guitar_effects_srem_32ns_10ns_32_36_seq_1_divseq_u/sign0_reg' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_10ns_32_36_seq_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'guitar_effects_srem_32ns_18ns_17_36_seq_1_divseq_u/sign0_reg' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_18ns_17_36_seq_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'guitar_effects_srem_32ns_18ns_32_36_seq_1_divseq_u/sign0_reg' and it is trimmed from '2' to '1' bits. [c:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ipshared/9f27/hdl/verilog/guitar_effects_srem_32ns_18ns_32_36_seq_1.v:44]
INFO: [Synth 8-5784] Optimized 36 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 36 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[47]) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[46]) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[45]) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[44]) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[43]) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[42]) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[41]) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[40]) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[39]) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[38]) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[37]) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[36]) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[35]) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[34]) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[33]) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[32]) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[31]) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[30]) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[29]) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[28]) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[27]) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[26]) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[25]) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[24]) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[23]) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[22]) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[21]) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[20]) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[19]) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[18]) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[17]) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[47]__0) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[46]__0) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[45]__0) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[44]__0) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[43]__0) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[42]__0) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[41]__0) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[40]__0) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[39]__0) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[38]__0) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[37]__0) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[36]__0) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[35]__0) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[34]__0) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[33]__0) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[32]__0) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[31]__0) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[30]__0) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[29]__0) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[28]__0) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[27]__0) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[26]__0) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[25]__0) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[24]__0) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[23]__0) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[22]__0) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[21]__0) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[20]__0) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[19]__0) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[18]__0) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U14/dout_reg[17]__0) is unused and will be removed from module guitar_effects_wah.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module guitar_effects_control_r_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module guitar_effects_control_r_s_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module guitar_effects_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module guitar_effects_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module guitar_effects_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module guitar_effects_gmem_m_axi.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized5.
WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_40_2_1_U35/dout_reg[47]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_40_2_1_U35/dout_reg[46]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_40_2_1_U35/dout_reg[45]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_40_2_1_U35/dout_reg[44]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_40_2_1_U35/dout_reg[43]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_40_2_1_U35/dout_reg[42]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_40_2_1_U35/dout_reg[41]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_40_2_1_U35/dout_reg[40]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_40_2_1_U35/dout_reg[39]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_40_2_1_U35/dout_reg[38]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_40_2_1_U35/dout_reg[37]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_40_2_1_U35/dout_reg[36]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_40_2_1_U35/dout_reg[35]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_40_2_1_U35/dout_reg[34]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_40_2_1_U35/dout_reg[33]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_40_2_1_U35/dout_reg[32]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_40_2_1_U35/dout_reg[31]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_40_2_1_U35/dout_reg[30]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_40_2_1_U35/dout_reg[29]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_40_2_1_U35/dout_reg[28]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_40_2_1_U35/dout_reg[27]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_40_2_1_U35/dout_reg[26]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_40_2_1_U35/dout_reg[25]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_40_2_1_U35/dout_reg[24]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_40_2_1_U35/dout_reg[23]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_40_2_1_U35/dout_reg[22]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_40_2_1_U35/dout_reg[21]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_40_2_1_U35/dout_reg[20]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_40_2_1_U35/dout_reg[19]) is unused and will be removed from module guitar_effects.
WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_40_2_1_U35/dout_reg[18]) is unused and will be removed from module guitar_effects.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1877.699 ; gain = 240.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 1877.699 ; gain = 240.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1888.512 ; gain = 251.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_5__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_7__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_8__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_9__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_10__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_11__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_12__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_13__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_14__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_15__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_16__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_17__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_18__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_19__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_20__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_21__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_22__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_23__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_24__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_25__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_26__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_27__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_28__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_29__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_30__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_buffer_U/ram_reg_1_31__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 1935.469 ; gain = 298.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 1950.094 ; gain = 312.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 1950.094 ; gain = 312.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 1950.094 ; gain = 312.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 1950.094 ; gain = 312.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 1950.094 ; gain = 312.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 1950.094 ; gain = 312.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                     | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper__parameterized2 | Dynamic            | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized3 | C+A'*B'            | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                 | (A*B)'             | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0 | PCIN>>17+(A*B)'    | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized1 | PCIN+A:B+C         | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|guitar_effects_wah              | A*B'               | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|guitar_effects_wah              | (PCIN>>17+A*B')'   | 16     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|guitar_effects_wah              | A'*B               | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|guitar_effects_wah              | (PCIN>>17+A*B)'    | 0      | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|guitar_effects                  | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|guitar_effects                  | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|guitar_effects                  | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|guitar_effects                  | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
+--------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   459|
|2     |DSP48E1  |    13|
|13    |LUT1     |   499|
|14    |LUT2     |  1036|
|15    |LUT3     |  2353|
|16    |LUT4     |   902|
|17    |LUT5     |   876|
|18    |LUT6     |  1486|
|19    |MUXCY    |   886|
|20    |MUXF7    |    11|
|21    |MUXF8    |     1|
|22    |RAM16X1S |     5|
|23    |RAM32X1S |     5|
|24    |RAM64X1S |     5|
|25    |RAMB18E1 |     3|
|27    |RAMB36E1 |    96|
|30    |SRL16E   |   114|
|31    |SRLC32E  |     3|
|32    |XORCY    |   818|
|33    |FDE      |    35|
|34    |FDRE     |  6369|
|35    |FDSE     |     9|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 1950.094 ; gain = 312.965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 453 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:16 . Memory (MB): peak = 1950.094 ; gain = 302.949
Synthesis Optimization Complete : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 1950.094 ; gain = 312.965
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 1958.129 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2337 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1970.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 301 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 251 instances
  FDE => FDRE: 35 instances
  RAM16X1S => RAM32X1S (RAMS32): 5 instances
  RAM32X1S => RAM32X1S (RAMS32): 5 instances
  RAM64X1S => RAM64X1S (RAMS64E): 5 instances

Synth Design complete, checksum: c0dba671
INFO: [Common 17-83] Releasing license: Synthesis
266 Infos, 250 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:26 ; elapsed = 00:01:29 . Memory (MB): peak = 1970.797 ; gain = 333.668
INFO: [Common 17-1381] The checkpoint 'C:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.runs/guitar_effects_design_guitar_effects_0_34_synth_1/guitar_effects_design_guitar_effects_0_34.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP guitar_effects_design_guitar_effects_0_34, cache-ID = ea0624adc6df2523
INFO: [Coretcl 2-1174] Renamed 388 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.runs/guitar_effects_design_guitar_effects_0_34_synth_1/guitar_effects_design_guitar_effects_0_34.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file guitar_effects_design_guitar_effects_0_34_utilization_synth.rpt -pb guitar_effects_design_guitar_effects_0_34_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 13:00:28 2024...
