###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-04.ucsd.edu)
#  Generated on:      Mon Mar 10 12:04:20 2025
#  Design:            ofifo
#  Command:           saveDesign route.enc
###############################################################
current_design ofifo
create_clock [get_ports {clk}]  -name clk -period 1.000000 -waveform {0.000000 0.500000}
set_propagated_clock  [get_clocks {clk}]
set_propagated_clock  [get_ports {clk}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[70]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[63]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[56]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[49]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[108]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[115]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[122]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[5]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[175]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[168]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[11]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[71]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[64]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[57]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[109]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[116]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[123]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[130]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[6]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[169]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[12]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[72]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[65]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[58]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[117]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[124]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[131]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[7]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[13]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[20]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {wr[0]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[80]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[73]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[66]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[59]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[118]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[125]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[132]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[8]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[14]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[21]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {wr[1]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[81]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[74]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[67]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[119]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[126]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[133]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[140]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[9]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[15]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[22]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {wr[2]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[82]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[75]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[68]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[127]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[134]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[141]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[16]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[30]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[23]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {wr[3]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[90]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[83]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[76]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[69]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[128]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[135]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[142]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[17]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[31]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[24]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {wr[4]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[91]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[84]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[77]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[129]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[136]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[150]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[143]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {reset}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[32]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[25]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[18]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {wr[5]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[137]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[151]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[144]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[92]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[85]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[78]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[40]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[33]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[26]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[19]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {wr[6]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[93]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[86]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[79]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[152]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[145]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[138]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[41]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[34]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[27]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[100]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {wr[7]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[94]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[87]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[160]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[153]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[146]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[139]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[42]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[35]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[28]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[101]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[95]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[88]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[161]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[154]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[147]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {rd}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[50]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[43]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[36]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[29]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[102]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[96]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[89]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[162]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[155]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[148]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[51]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[44]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[37]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[103]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[110]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[0]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[97]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[170]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[163]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[156]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[149]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[52]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[45]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[38]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[104]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[111]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[1]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[98]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[171]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[164]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[157]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[60]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[53]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[46]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[39]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[105]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[112]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[2]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[99]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[172]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[165]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[158]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[61]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[54]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[47]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[106]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[113]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[120]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[3]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[173]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[166]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[159]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[107]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[114]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[121]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[62]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[55]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[48]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[4]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[174]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[167]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {in[10]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[11]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[117]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[124]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[131]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[71]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[64]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[57]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[0]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[12]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[118]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[125]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[132]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[72]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[65]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[58]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[1]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[13]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[119]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[126]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[133]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[140]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[20]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[80]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[73]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[66]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[59]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[2]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[14]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[127]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[134]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[141]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[21]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[81]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[74]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[67]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[3]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[15]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[128]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[135]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[142]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[22]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[82]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[75]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[68]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[4]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[16]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[30]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[23]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[129]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[136]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[150]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[143]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[90]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[83]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[76]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[69]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[5]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[17]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[31]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[24]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[137]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[151]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[144]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[91]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[84]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[77]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {o_full}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[6]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[152]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[145]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[138]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[32]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[25]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[18]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[92]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[85]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[78]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[100]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[7]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[160]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[153]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[146]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[139]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[40]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[33]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[26]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[19]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[93]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[86]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[79]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[101]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[8]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[161]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[154]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[147]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[41]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[34]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[27]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[94]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[87]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[102]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {o_valid}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[9]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[162]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[155]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[148]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[42]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[35]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[28]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[95]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[88]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[103]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[110]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[170]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[163]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[156]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[149]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[50]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[43]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[36]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[29]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[96]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[89]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[104]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[111]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[171]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[164]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[157]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[51]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[44]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[37]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[97]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[105]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[112]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[172]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[165]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[158]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[52]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[45]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[38]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[98]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[106]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[113]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[120]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[60]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[53]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[46]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[39]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[173]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[166]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[159]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[99]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[107]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[114]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[121]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[61]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[54]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[47]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[174]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[167]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[108]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[115]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[122]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[175]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[168]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[62]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[55]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[48]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[10]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[109]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[116]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[123]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[130]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[169]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[70]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[63]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[56]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[49]}]
set_clock_uncertainty 0 [get_clocks {clk}]
