<Results/membwl/dimm4/tcp_bi_s1_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6fb4
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    66.74 --||-- Mem Ch  0: Reads (MB/s):  8017.39 --|
|--            Writes(MB/s):    25.86 --||--            Writes(MB/s):  5904.20 --|
|-- Mem Ch  1: Reads (MB/s):    58.28 --||-- Mem Ch  1: Reads (MB/s):  8014.41 --|
|--            Writes(MB/s):    22.15 --||--            Writes(MB/s):  5899.84 --|
|-- Mem Ch  2: Reads (MB/s):    65.57 --||-- Mem Ch  2: Reads (MB/s):  8018.59 --|
|--            Writes(MB/s):    25.72 --||--            Writes(MB/s):  5903.48 --|
|-- Mem Ch  3: Reads (MB/s):    61.55 --||-- Mem Ch  3: Reads (MB/s):  8015.04 --|
|--            Writes(MB/s):    22.12 --||--            Writes(MB/s):  5899.16 --|
|-- NODE 0 Mem Read (MB/s) :   252.13 --||-- NODE 1 Mem Read (MB/s) : 32065.43 --|
|-- NODE 0 Mem Write(MB/s) :    95.85 --||-- NODE 1 Mem Write(MB/s) : 23606.68 --|
|-- NODE 0 P. Write (T/s):     124395 --||-- NODE 1 P. Write (T/s):     351304 --|
|-- NODE 0 Memory (MB/s):      347.98 --||-- NODE 1 Memory (MB/s):    55672.11 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32317.56                --|
            |--                System Write Throughput(MB/s):      23702.53                --|
            |--               System Memory Throughput(MB/s):      56020.09                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 708a
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     152 M         0    1231 K   494 K    566 K    12       0  
 1     395 K      1044 K    42 M   429 M    220 M     0    1239 K
-----------------------------------------------------------------------
 *     153 M      1044 K    44 M   429 M    220 M    12    1239 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.54        Core1: 40.80        
Core2: 26.23        Core3: 32.00        
Core4: 25.07        Core5: 46.67        
Core6: 24.70        Core7: 32.47        
Core8: 27.80        Core9: 24.09        
Core10: 26.23        Core11: 31.38        
Core12: 24.80        Core13: 47.79        
Core14: 26.39        Core15: 31.53        
Core16: 27.37        Core17: 28.63        
Core18: 27.67        Core19: 49.73        
Core20: 25.35        Core21: 34.94        
Core22: 26.09        Core23: 49.04        
Core24: 28.62        Core25: 34.43        
Core26: 27.58        Core27: 33.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.11
Socket1: 39.48
DDR read Latency(ns)
Socket0: 47542.04
Socket1: 208.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.98        Core1: 40.62        
Core2: 26.48        Core3: 31.74        
Core4: 26.07        Core5: 46.62        
Core6: 27.98        Core7: 33.17        
Core8: 26.99        Core9: 23.95        
Core10: 26.15        Core11: 31.13        
Core12: 25.50        Core13: 47.99        
Core14: 26.70        Core15: 33.21        
Core16: 30.20        Core17: 27.32        
Core18: 27.88        Core19: 49.68        
Core20: 26.79        Core21: 35.23        
Core22: 28.06        Core23: 48.89        
Core24: 28.59        Core25: 34.96        
Core26: 27.07        Core27: 34.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.57
Socket1: 39.51
DDR read Latency(ns)
Socket0: 47574.59
Socket1: 208.92
irq_total: 271672.18238783
cpu_total: 29.01
cpu_0: 0.86
cpu_1: 79.11
cpu_2: 0.13
cpu_3: 90.29
cpu_4: 0.07
cpu_5: 92.55
cpu_6: 0.07
cpu_7: 54.96
cpu_8: 0.07
cpu_9: 23.49
cpu_10: 0.07
cpu_11: 51.16
cpu_12: 0.07
cpu_13: 58.82
cpu_14: 0.07
cpu_15: 56.69
cpu_16: 0.00
cpu_17: 41.92
cpu_18: 0.07
cpu_19: 48.24
cpu_20: 0.07
cpu_21: 54.09
cpu_22: 0.00
cpu_23: 53.09
cpu_24: 0.07
cpu_25: 56.62
cpu_26: 0.07
cpu_27: 49.57
enp130s0f0_tx_packets: 31735
enp130s0f1_tx_packets: 11301
enp4s0f0_tx_packets: 522556
enp4s0f1_tx_packets: 536813
Total_tx_packets: 1102405
enp130s0f0_rx_bytes_phy: 7276773241
enp130s0f1_rx_bytes_phy: 6731654271
enp4s0f0_rx_bytes_phy: 2734159
enp4s0f1_rx_bytes_phy: 3087075
Total_rx_bytes_phy: 14014248746
enp130s0f0_tx_bytes: 2094532
enp130s0f1_tx_bytes: 745883
enp4s0f0_tx_bytes: 4710318832
enp4s0f1_tx_bytes: 4838781112
Total_tx_bytes: 9551940359
enp130s0f0_rx_packets: 806940
enp130s0f1_rx_packets: 746460
enp4s0f0_rx_packets: 39055
enp4s0f1_rx_packets: 44105
Total_rx_packets: 1636560
enp130s0f0_rx_bytes: 7228703287
enp130s0f1_rx_bytes: 6687423596
enp4s0f0_rx_bytes: 2577663
enp4s0f1_rx_bytes: 2910995
Total_rx_bytes: 13921615541
enp130s0f0_rx_packets_phy: 806934
enp130s0f1_rx_packets_phy: 746473
enp4s0f0_rx_packets_phy: 39059
enp4s0f1_rx_packets_phy: 44101
Total_rx_packets_phy: 1636567
enp130s0f0_tx_bytes_phy: 6476646
enp130s0f1_tx_bytes_phy: 4882056
enp4s0f0_tx_bytes_phy: 4712335330
enp4s0f1_tx_bytes_phy: 4840874997
Total_tx_bytes_phy: 9564569029
enp130s0f0_tx_packets_phy: 98222
enp130s0f1_tx_packets_phy: 75222
enp4s0f0_tx_packets_phy: 522548
enp4s0f1_tx_packets_phy: 536807
Total_tx_packets_phy: 1232799


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.59        Core1: 40.60        
Core2: 21.78        Core3: 31.98        
Core4: 22.60        Core5: 44.42        
Core6: 23.77        Core7: 33.29        
Core8: 19.84        Core9: 22.97        
Core10: 26.63        Core11: 33.42        
Core12: 26.21        Core13: 47.79        
Core14: 27.81        Core15: 32.55        
Core16: 26.57        Core17: 25.96        
Core18: 27.73        Core19: 49.22        
Core20: 26.90        Core21: 35.10        
Core22: 27.92        Core23: 48.66        
Core24: 27.70        Core25: 33.99        
Core26: 26.73        Core27: 34.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.65
Socket1: 39.02
DDR read Latency(ns)
Socket0: 45530.18
Socket1: 210.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.72        Core1: 40.13        
Core2: 26.59        Core3: 31.49        
Core4: 26.82        Core5: 45.04        
Core6: 27.79        Core7: 33.05        
Core8: 25.80        Core9: 23.68        
Core10: 27.35        Core11: 31.37        
Core12: 25.58        Core13: 47.45        
Core14: 26.99        Core15: 31.53        
Core16: 26.78        Core17: 28.35        
Core18: 28.42        Core19: 48.94        
Core20: 25.98        Core21: 34.73        
Core22: 27.82        Core23: 47.99        
Core24: 28.45        Core25: 33.43        
Core26: 28.00        Core27: 34.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.44
Socket1: 38.87
DDR read Latency(ns)
Socket0: 49028.35
Socket1: 211.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.34        Core1: 40.61        
Core2: 27.01        Core3: 31.88        
Core4: 26.20        Core5: 46.84        
Core6: 28.24        Core7: 33.27        
Core8: 27.45        Core9: 24.07        
Core10: 26.23        Core11: 31.46        
Core12: 26.42        Core13: 47.91        
Core14: 25.90        Core15: 31.09        
Core16: 26.99        Core17: 29.06        
Core18: 28.84        Core19: 49.95        
Core20: 27.28        Core21: 35.05        
Core22: 27.69        Core23: 48.62        
Core24: 28.97        Core25: 34.66        
Core26: 29.24        Core27: 34.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.80
Socket1: 39.55
DDR read Latency(ns)
Socket0: 48810.26
Socket1: 210.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.50        Core1: 40.32        
Core2: 27.98        Core3: 31.38        
Core4: 26.67        Core5: 46.88        
Core6: 28.70        Core7: 33.12        
Core8: 27.19        Core9: 23.93        
Core10: 25.37        Core11: 32.47        
Core12: 26.84        Core13: 47.98        
Core14: 27.47        Core15: 32.21        
Core16: 26.07        Core17: 29.21        
Core18: 28.78        Core19: 49.59        
Core20: 27.44        Core21: 35.34        
Core22: 26.47        Core23: 48.87        
Core24: 26.29        Core25: 34.51        
Core26: 28.02        Core27: 34.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.76
Socket1: 39.58
DDR read Latency(ns)
Socket0: 48835.85
Socket1: 209.43
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 29225
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411051042; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411054614; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205588887; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205588887; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205593951; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205593951; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205598426; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205598426; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205602875; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205602875; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004676357; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4293472; Consumed Joules: 262.05; Watts: 43.65; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2360272; Consumed DRAM Joules: 36.11; DRAM Watts: 6.01
S1P0; QPIClocks: 14411063090; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411066438; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205615231; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205615231; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205615117; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205615117; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205615116; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205615116; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205615197; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205615197; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005048690; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8177567; Consumed Joules: 499.12; Watts: 83.13; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 6557260; Consumed DRAM Joules: 100.33; DRAM Watts: 16.71
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 72fa
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.60     257 K    858 K    0.70    0.08    0.01    0.02     8792        0       13     70
   1    1     0.14   0.14   0.96    1.20     133 M    166 M    0.20    0.20    0.10    0.12     2632    11690       91     58
   2    0     0.00   0.38   0.00    0.60      12 K     54 K    0.78    0.11    0.00    0.02      560        0        1     69
   3    1     0.15   0.13   1.10    1.20     126 M    151 M    0.17    0.25    0.09    0.10     5152    25930      201     57
   4    0     0.00   0.71   0.00    0.60      14 K     54 K    0.74    0.27    0.00    0.01     1512        1        0     69
   5    1     0.11   0.10   1.12    1.20     207 M    239 M    0.13    0.14    0.18    0.21     2576    16526      109     57
   6    0     0.00   0.38   0.00    0.60    5460       39 K    0.86    0.14    0.00    0.02      896        0        0     69
   7    1     0.14   0.21   0.67    1.20      67 M     81 M    0.17    0.25    0.05    0.06     3864    14096      153     57
   8    0     0.00   0.39   0.00    0.60    4195       38 K    0.89    0.14    0.00    0.02     1008        0        0     68
   9    1     0.16   0.72   0.22    0.64    5080 K   9458 K    0.46    0.51    0.00    0.01       56      178      170     59
  10    0     0.00   0.60   0.00    0.60      13 K     49 K    0.73    0.20    0.00    0.01     1064        1        0     67
  11    1     0.10   0.16   0.63    1.18      68 M     81 M    0.16    0.25    0.07    0.08     3192    13880       28     56
  12    0     0.00   0.37   0.00    0.60    5414       32 K    0.83    0.16    0.00    0.02       56        0        0     69
  13    1     0.14   0.19   0.72    1.20     119 M    137 M    0.13    0.14    0.09    0.10     2520    10139      185     56
  14    0     0.00   0.38   0.00    0.60    9299       49 K    0.81    0.18    0.00    0.02      224        0        0     69
  15    1     0.14   0.20   0.70    1.19      69 M     85 M    0.18    0.26    0.05    0.06      672    14588      236     56
  16    0     0.00   0.39   0.00    0.60      43 K    181 K    0.76    0.16    0.01    0.02      224        1        0     69
  17    1     0.13   0.33   0.39    0.87      42 M     58 M    0.28    0.37    0.03    0.05      504     3461       50     57
  18    0     0.00   0.43   0.00    0.60      36 K    156 K    0.77    0.11    0.00    0.02      112        0        0     70
  19    1     0.09   0.16   0.54    1.06      93 M    108 M    0.14    0.15    0.11    0.12     2072     8590       25     59
  20    0     0.00   0.39   0.00    0.60      11 K     65 K    0.83    0.11    0.00    0.02       56        0        0     69
  21    1     0.15   0.22   0.67    1.17      70 M     86 M    0.19    0.24    0.05    0.06     2576    13493      142     58
  22    0     0.00   0.41   0.00    0.60      15 K     91 K    0.82    0.12    0.00    0.02      168        0        0     70
  23    1     0.16   0.25   0.66    1.20      92 M    108 M    0.15    0.16    0.06    0.07     3752    13255       31     58
  24    0     0.00   0.34   0.00    0.60      10 K     55 K    0.82    0.10    0.00    0.02     2128        0        0     70
  25    1     0.16   0.23   0.71    1.20      74 M     90 M    0.18    0.23    0.05    0.06     2352    15316       39     58
  26    0     0.00   0.34   0.00    0.60    7687       49 K    0.84    0.09    0.00    0.02      392        0        0     70
  27    1     0.06   0.12   0.51    1.02      74 M     87 M    0.15    0.21    0.12    0.14     1680    15081      103     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.43   0.00    0.60     446 K   1774 K    0.75    0.12    0.01    0.02    17192        3       14     61
 SKT    1     0.13   0.19   0.69    1.14    1244 M   1491 M    0.17    0.21    0.07    0.08    33600   176223     1563     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.19   0.34    1.13    1244 M   1493 M    0.17    0.21    0.07    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   96 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.33 %

 C1 core residency: 21.61 %; C3 core residency: 0.82 %; C6 core residency: 47.24 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.19 => corresponds to 4.78 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.64 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       41 G     41 G   |   43%    43%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  118 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.23     0.46     219.85      30.10         151.30
 SKT   1    159.89    118.05     417.11      83.64         166.70
---------------------------------------------------------------------------------------------------------------
       *    161.12    118.51     636.96     113.74         166.66
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 73e1
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    73.56 --||-- Mem Ch  0: Reads (MB/s):  8208.15 --|
|--            Writes(MB/s):    25.01 --||--            Writes(MB/s):  5875.96 --|
|-- Mem Ch  1: Reads (MB/s):    62.92 --||-- Mem Ch  1: Reads (MB/s):  8206.24 --|
|--            Writes(MB/s):    20.57 --||--            Writes(MB/s):  5870.53 --|
|-- Mem Ch  2: Reads (MB/s):    68.99 --||-- Mem Ch  2: Reads (MB/s):  8208.80 --|
|--            Writes(MB/s):    24.61 --||--            Writes(MB/s):  5874.67 --|
|-- Mem Ch  3: Reads (MB/s):    64.34 --||-- Mem Ch  3: Reads (MB/s):  8204.00 --|
|--            Writes(MB/s):    20.86 --||--            Writes(MB/s):  5870.95 --|
|-- NODE 0 Mem Read (MB/s) :   269.81 --||-- NODE 1 Mem Read (MB/s) : 32827.18 --|
|-- NODE 0 Mem Write(MB/s) :    91.05 --||-- NODE 1 Mem Write(MB/s) : 23492.11 --|
|-- NODE 0 P. Write (T/s):     124353 --||-- NODE 1 P. Write (T/s):     365925 --|
|-- NODE 0 Memory (MB/s):      360.86 --||-- NODE 1 Memory (MB/s):    56319.29 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      33096.99                --|
            |--                System Write Throughput(MB/s):      23583.15                --|
            |--               System Memory Throughput(MB/s):      56680.14                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 74ba
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     146 M        96     562 K   512 K    799 K    12     108  
 1     290 K      1165 K    41 M   428 M    220 M     0    1339 K
-----------------------------------------------------------------------
 *     146 M      1165 K    42 M   429 M    221 M    12    1339 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...
 This utility measures Latency information


Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.72        Core1: 49.05        
Core2: 26.79        Core3: 32.81        
Core4: 27.87        Core5: 48.64        
Core6: 26.45        Core7: 35.43        
Core8: 25.79        Core9: 35.77        
Core10: 26.74        Core11: 35.35        
Core12: 25.41        Core13: 48.49        
Core14: 29.38        Core15: 34.44        
Core16: 27.16        Core17: 49.01        
Core18: 27.68        Core19: 47.96        
Core20: 28.11        Core21: 36.61        
Core22: 27.33        Core23: 47.26        
Core24: 29.28        Core25: 36.27        
Core26: 29.07        Core27: 34.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.83
Socket1: 42.85
DDR read Latency(ns)
Socket0: 45295.78
Socket1: 197.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.69        Core1: 49.26        
Core2: 26.95        Core3: 34.52        
Core4: 28.60        Core5: 48.56        
Core6: 28.79        Core7: 34.98        
Core8: 29.23        Core9: 33.94        
Core10: 26.82        Core11: 35.13        
Core12: 26.90        Core13: 48.83        
Core14: 26.36        Core15: 35.07        
Core16: 26.53        Core17: 48.59        
Core18: 26.45        Core19: 44.22        
Core20: 27.23        Core21: 36.49        
Core22: 27.45        Core23: 47.48        
Core24: 27.49        Core25: 35.84        
Core26: 26.16        Core27: 33.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.24
Socket1: 42.67
DDR read Latency(ns)
Socket0: 44473.70
Socket1: 197.21
irq_total: 256971.244726808
cpu_total: 29.42
cpu_0: 0.93
cpu_1: 79.79
cpu_2: 0.13
cpu_3: 96.54
cpu_4: 0.07
cpu_5: 84.91
cpu_6: 0.07
cpu_7: 59.84
cpu_8: 0.20
cpu_9: 10.97
cpu_10: 0.13
cpu_11: 57.98
cpu_12: 0.07
cpu_13: 53.92
cpu_14: 0.07
cpu_15: 50.33
cpu_16: 0.07
cpu_17: 48.40
cpu_18: 0.07
cpu_19: 52.26
cpu_20: 0.07
cpu_21: 54.52
cpu_22: 0.07
cpu_23: 49.80
cpu_24: 0.07
cpu_25: 61.44
cpu_26: 0.13
cpu_27: 60.90
enp130s0f0_rx_packets: 813995
enp130s0f1_rx_packets: 740766
enp4s0f0_rx_packets: 61092
enp4s0f1_rx_packets: 49556
Total_rx_packets: 1665409
enp130s0f0_tx_packets: 19946
enp130s0f1_tx_packets: 20845
enp4s0f0_tx_packets: 510819
enp4s0f1_tx_packets: 524916
Total_tx_packets: 1076526
enp130s0f0_tx_bytes_phy: 5579721
enp130s0f1_tx_bytes_phy: 5679892
enp4s0f0_tx_bytes_phy: 4606743273
enp4s0f1_tx_bytes_phy: 4733711258
Total_tx_bytes_phy: 9351714144
enp130s0f0_rx_packets_phy: 814004
enp130s0f1_rx_packets_phy: 740773
enp4s0f0_rx_packets_phy: 61093
enp4s0f1_rx_packets_phy: 49557
Total_rx_packets_phy: 1665427
enp130s0f0_rx_bytes_phy: 7340010841
enp130s0f1_rx_bytes_phy: 6679291946
enp4s0f0_rx_bytes_phy: 4276536
enp4s0f1_rx_bytes_phy: 3469035
Total_rx_bytes_phy: 14027048358
enp130s0f0_tx_packets_phy: 85313
enp130s0f1_tx_packets_phy: 86794
enp4s0f0_tx_packets_phy: 510841
enp4s0f1_tx_packets_phy: 524926
Total_tx_packets_phy: 1207874
enp130s0f0_rx_bytes: 7291534904
enp130s0f1_rx_bytes: 6635465192
enp4s0f0_rx_bytes: 4032094
enp4s0f1_rx_bytes: 3270743
Total_rx_bytes: 13934302933
enp130s0f0_tx_bytes: 1316452
enp130s0f1_tx_bytes: 1375786
enp4s0f0_tx_bytes: 4604498558
enp4s0f1_tx_bytes: 4731524565
Total_tx_bytes: 9338715361


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.76        Core1: 48.66        
Core2: 29.04        Core3: 32.39        
Core4: 22.53        Core5: 48.39        
Core6: 26.27        Core7: 35.19        
Core8: 23.35        Core9: 34.39        
Core10: 17.90        Core11: 34.82        
Core12: 21.71        Core13: 45.18        
Core14: 25.80        Core15: 34.11        
Core16: 27.69        Core17: 47.58        
Core18: 27.90        Core19: 47.35        
Core20: 27.54        Core21: 36.28        
Core22: 27.77        Core23: 46.96        
Core24: 28.14        Core25: 36.24        
Core26: 27.62        Core27: 34.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.57
Socket1: 42.15
DDR read Latency(ns)
Socket0: 43595.66
Socket1: 199.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.85        Core1: 48.49        
Core2: 27.55        Core3: 32.19        
Core4: 27.22        Core5: 48.03        
Core6: 25.67        Core7: 34.62        
Core8: 27.71        Core9: 34.90        
Core10: 26.21        Core11: 34.56        
Core12: 29.31        Core13: 47.83        
Core14: 28.63        Core15: 33.95        
Core16: 25.77        Core17: 43.02        
Core18: 29.44        Core19: 39.84        
Core20: 27.11        Core21: 35.85        
Core22: 27.32        Core23: 46.56        
Core24: 25.95        Core25: 35.40        
Core26: 27.63        Core27: 33.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.53
Socket1: 41.17
DDR read Latency(ns)
Socket0: 45619.48
Socket1: 201.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.31        Core1: 48.90        
Core2: 29.76        Core3: 32.54        
Core4: 29.40        Core5: 48.47        
Core6: 26.29        Core7: 35.17        
Core8: 28.65        Core9: 36.10        
Core10: 26.37        Core11: 35.22        
Core12: 29.07        Core13: 48.42        
Core14: 27.22        Core15: 34.53        
Core16: 28.06        Core17: 46.13        
Core18: 29.26        Core19: 48.01        
Core20: 29.15        Core21: 36.04        
Core22: 26.91        Core23: 47.00        
Core24: 30.34        Core25: 36.03        
Core26: 27.68        Core27: 34.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.51
Socket1: 42.45
DDR read Latency(ns)
Socket0: 45058.21
Socket1: 198.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.34        Core1: 48.87        
Core2: 26.92        Core3: 32.77        
Core4: 29.02        Core5: 48.56        
Core6: 27.37        Core7: 35.18        
Core8: 27.20        Core9: 34.81        
Core10: 25.92        Core11: 35.26        
Core12: 27.83        Core13: 48.28        
Core14: 28.43        Core15: 34.52        
Core16: 28.08        Core17: 47.15        
Core18: 28.20        Core19: 45.39        
Core20: 26.38        Core21: 36.44        
Core22: 26.68        Core23: 46.90        
Core24: 27.08        Core25: 35.89        
Core26: 27.86        Core27: 33.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.97
Socket1: 42.34
DDR read Latency(ns)
Socket0: 44391.02
Socket1: 198.89
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 30302
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6003 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409474406; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409478338; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204803687; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204803687; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204808299; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204808299; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204812496; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204812496; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204816689; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204816689; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004050325; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4300285; Consumed Joules: 262.47; Watts: 43.72; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2353176; Consumed DRAM Joules: 36.00; DRAM Watts: 6.00
S1P0; QPIClocks: 14409573774; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409576574; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204871645; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204871645; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204871863; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204871863; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204871968; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204871968; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204872059; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204872059; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004721208; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8347031; Consumed Joules: 509.46; Watts: 84.87; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 6590585; Consumed DRAM Joules: 100.84; DRAM Watts: 16.80
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7730
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     289 K    866 K    0.67    0.08    0.01    0.02     9240        2        8     70
   1    1     0.06   0.06   0.96    1.20     179 M    204 M    0.12    0.13    0.30    0.34     3584    21552      168     55
   2    0     0.00   0.39   0.00    0.60      10 K     56 K    0.81    0.11    0.00    0.02      448        0        0     68
   3    1     0.24   0.21   1.15    1.20     121 M    148 M    0.18    0.25    0.05    0.06     3976    25048      139     54
   4    0     0.00   0.35   0.00    0.60    7594       39 K    0.81    0.14    0.00    0.02     1232        0        1     69
   5    1     0.10   0.10   1.03    1.20     182 M    211 M    0.13    0.14    0.18    0.21     3752    21672       35     55
   6    0     0.00   0.35   0.00    0.60    6347       42 K    0.85    0.13    0.00    0.02     2128        0        0     69
   7    1     0.15   0.21   0.74    1.20      76 M     92 M    0.17    0.23    0.05    0.06     1736    15770      485     55
   8    0     0.00   0.38   0.00    0.60    6569       53 K    0.88    0.15    0.00    0.02     2856        0        0     68
   9    1     0.07   0.61   0.12    0.60    2810 K   4315 K    0.35    0.26    0.00    0.01      112       71       33     56
  10    0     0.00   0.37   0.00    0.60      15 K     63 K    0.76    0.19    0.00    0.02     1064        1        0     67
  11    1     0.15   0.20   0.72    1.20      76 M     91 M    0.17    0.23    0.05    0.06     2296    14536       27     54
  12    0     0.00   0.39   0.00    0.60    6728       42 K    0.84    0.16    0.00    0.02      336        0        0     69
  13    1     0.13   0.19   0.67    1.20      99 M    118 M    0.16    0.15    0.08    0.09     2072     8994      122     54
  14    0     0.00   0.35   0.00    0.60      10 K     61 K    0.82    0.20    0.00    0.02      448        0        0     69
  15    1     0.10   0.16   0.61    1.17      64 M     77 M    0.16    0.25    0.07    0.08      896    14009      200     54
  16    0     0.00   0.31   0.00    0.60    5554       31 K    0.82    0.17    0.00    0.02      112        0        0     70
  17    1     0.05   0.10   0.49    1.00      94 M    109 M    0.13    0.19    0.19    0.22     1904     2722      142     55
  18    0     0.00   0.34   0.00    0.60    5235       32 K    0.84    0.11    0.00    0.02        0        0        0     70
  19    1     0.17   0.25   0.66    1.19      85 M    101 M    0.16    0.17    0.05    0.06     1232     6954       35     56
  20    0     0.00   0.33   0.00    0.60    4457       27 K    0.84    0.10    0.00    0.02      280        0        0     70
  21    1     0.15   0.22   0.68    1.20      66 M     81 M    0.18    0.24    0.04    0.05     3864    13002      119     56
  22    0     0.00   0.31   0.00    0.60    4713       30 K    0.84    0.11    0.00    0.02      280        0        0     70
  23    1     0.09   0.15   0.61    1.18      87 M    104 M    0.16    0.18    0.09    0.11     1680     3388       21     56
  24    0     0.00   0.32   0.00    0.60    5280       28 K    0.81    0.10    0.00    0.02      448        0        1     70
  25    1     0.20   0.26   0.76    1.20      76 M     92 M    0.17    0.22    0.04    0.05     3528    15844      230     56
  26    0     0.00   0.34   0.00    0.60    4185       28 K    0.85    0.10    0.00    0.02      504        0        0     70
  27    1     0.14   0.19   0.74    1.19      77 M     95 M    0.18    0.23    0.05    0.07     2184    15711       60     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.60     383 K   1404 K    0.73    0.11    0.01    0.02    19376        3        9     61
 SKT    1     0.13   0.18   0.71    1.17    1292 M   1533 M    0.16    0.19    0.07    0.09    32816   179273     1816     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.18   0.36    1.17    1293 M   1535 M    0.16    0.19    0.07    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   99 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.46 %

 C1 core residency: 19.24 %; C3 core residency: 0.23 %; C6 core residency: 50.06 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.18 => corresponds to 4.53 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.61 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       41 G     41 G   |   42%    42%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  118 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.33     0.45     218.90      30.14         158.39
 SKT   1    164.81    117.55     427.36      84.08         171.57
---------------------------------------------------------------------------------------------------------------
       *    166.14    118.00     646.27     114.23         171.56
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7814
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    64.60 --||-- Mem Ch  0: Reads (MB/s):  7410.03 --|
|--            Writes(MB/s):    24.90 --||--            Writes(MB/s):  5834.00 --|
|-- Mem Ch  1: Reads (MB/s):    55.01 --||-- Mem Ch  1: Reads (MB/s):  7408.86 --|
|--            Writes(MB/s):    20.83 --||--            Writes(MB/s):  5830.69 --|
|-- Mem Ch  2: Reads (MB/s):    61.03 --||-- Mem Ch  2: Reads (MB/s):  7410.39 --|
|--            Writes(MB/s):    24.88 --||--            Writes(MB/s):  5833.55 --|
|-- Mem Ch  3: Reads (MB/s):    58.66 --||-- Mem Ch  3: Reads (MB/s):  7410.57 --|
|--            Writes(MB/s):    20.64 --||--            Writes(MB/s):  5831.03 --|
|-- NODE 0 Mem Read (MB/s) :   239.29 --||-- NODE 1 Mem Read (MB/s) : 29639.85 --|
|-- NODE 0 Mem Write(MB/s) :    91.25 --||-- NODE 1 Mem Write(MB/s) : 23329.27 --|
|-- NODE 0 P. Write (T/s):     124355 --||-- NODE 1 P. Write (T/s):     320696 --|
|-- NODE 0 Memory (MB/s):      330.55 --||-- NODE 1 Memory (MB/s):    52969.12 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      29879.14                --|
            |--                System Write Throughput(MB/s):      23420.53                --|
            |--               System Memory Throughput(MB/s):      53299.67                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 78e9
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     156 M        12    1903 K  1110 K    759 K     0     888  
 1     656 K       841 K    52 M   458 M    220 M     0    1558 K
-----------------------------------------------------------------------
 *     157 M       841 K    54 M   459 M    220 M     0    1559 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.73        Core1: 43.99        
Core2: 23.40        Core3: 29.04        
Core4: 26.93        Core5: 35.07        
Core6: 26.12        Core7: 29.64        
Core8: 24.99        Core9: 25.14        
Core10: 24.27        Core11: 29.25        
Core12: 26.51        Core13: 30.91        
Core14: 26.10        Core15: 28.05        
Core16: 27.15        Core17: 44.22        
Core18: 28.19        Core19: 29.86        
Core20: 26.89        Core21: 30.84        
Core22: 26.50        Core23: 39.46        
Core24: 26.91        Core25: 30.01        
Core26: 27.92        Core27: 30.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.66
Socket1: 34.49
DDR read Latency(ns)
Socket0: 50650.65
Socket1: 234.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.26        Core1: 44.37        
Core2: 23.78        Core3: 29.83        
Core4: 26.88        Core5: 36.38        
Core6: 26.50        Core7: 29.26        
Core8: 25.26        Core9: 26.52        
Core10: 24.79        Core11: 30.87        
Core12: 24.95        Core13: 31.34        
Core14: 26.45        Core15: 28.74        
Core16: 26.73        Core17: 44.63        
Core18: 27.33        Core19: 32.48        
Core20: 26.52        Core21: 31.71        
Core22: 27.17        Core23: 42.03        
Core24: 28.09        Core25: 29.25        
Core26: 26.43        Core27: 31.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.67
Socket1: 35.38
DDR read Latency(ns)
Socket0: 50453.23
Socket1: 229.94
irq_total: 334881.647821618
cpu_total: 29.60
cpu_0: 0.86
cpu_1: 78.44
cpu_2: 0.27
cpu_3: 98.80
cpu_4: 0.53
cpu_5: 70.92
cpu_6: 0.33
cpu_7: 58.62
cpu_8: 0.13
cpu_9: 38.46
cpu_10: 0.13
cpu_11: 52.83
cpu_12: 0.07
cpu_13: 35.73
cpu_14: 0.07
cpu_15: 59.61
cpu_16: 0.07
cpu_17: 62.08
cpu_18: 0.07
cpu_19: 44.58
cpu_20: 0.07
cpu_21: 56.29
cpu_22: 0.07
cpu_23: 56.69
cpu_24: 0.07
cpu_25: 62.87
cpu_26: 0.13
cpu_27: 49.97
enp130s0f0_rx_packets_phy: 799347
enp130s0f1_rx_packets_phy: 747601
enp4s0f0_rx_packets_phy: 59412
enp4s0f1_rx_packets_phy: 53977
Total_rx_packets_phy: 1660337
enp130s0f0_rx_bytes_phy: 7208401308
enp130s0f1_rx_bytes_phy: 6741651830
enp4s0f0_rx_bytes_phy: 4158856
enp4s0f1_rx_bytes_phy: 3778434
Total_rx_bytes_phy: 13957990428
enp130s0f0_tx_packets: 32259
enp130s0f1_tx_packets: 59569
enp4s0f0_tx_packets: 551118
enp4s0f1_tx_packets: 570124
Total_tx_packets: 1213070
enp130s0f0_tx_packets_phy: 98811
enp130s0f1_tx_packets_phy: 123486
enp4s0f0_tx_packets_phy: 551121
enp4s0f1_tx_packets_phy: 570130
Total_tx_packets_phy: 1343548
enp130s0f0_rx_packets: 799339
enp130s0f1_rx_packets: 747594
enp4s0f0_rx_packets: 59412
enp4s0f1_rx_packets: 53977
Total_rx_packets: 1660322
enp130s0f0_rx_bytes: 7160752363
enp130s0f1_rx_bytes: 6717408587
enp4s0f0_rx_bytes: 3921200
enp4s0f1_rx_bytes: 3562519
Total_rx_bytes: 13885644669
enp130s0f0_tx_bytes_phy: 6517465
enp130s0f1_tx_bytes_phy: 8260560
enp4s0f0_tx_bytes_phy: 4969929272
enp4s0f1_tx_bytes_phy: 5141336338
Total_tx_bytes_phy: 10126043635
enp130s0f0_tx_bytes: 2129106
enp130s0f1_tx_bytes: 3931570
enp4s0f0_tx_bytes: 4967690746
enp4s0f1_tx_bytes: 5139003065
Total_tx_bytes: 10112754487


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.82        Core1: 44.59        
Core2: 26.35        Core3: 29.78        
Core4: 26.85        Core5: 36.56        
Core6: 15.65        Core7: 30.24        
Core8: 26.23        Core9: 26.71        
Core10: 24.87        Core11: 30.56        
Core12: 24.79        Core13: 30.99        
Core14: 16.95        Core15: 29.37        
Core16: 22.21        Core17: 44.91        
Core18: 18.54        Core19: 32.70        
Core20: 27.02        Core21: 31.73        
Core22: 27.80        Core23: 42.34        
Core24: 26.52        Core25: 29.61        
Core26: 27.44        Core27: 31.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.18
Socket1: 35.57
DDR read Latency(ns)
Socket0: 49276.83
Socket1: 228.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.72        Core1: 37.96        
Core2: 25.84        Core3: 28.63        
Core4: 26.23        Core5: 35.96        
Core6: 24.87        Core7: 29.57        
Core8: 26.27        Core9: 24.89        
Core10: 25.04        Core11: 28.14        
Core12: 24.35        Core13: 30.16        
Core14: 24.57        Core15: 28.18        
Core16: 28.16        Core17: 44.44        
Core18: 28.51        Core19: 31.81        
Core20: 28.90        Core21: 30.45        
Core22: 27.25        Core23: 41.15        
Core24: 26.46        Core25: 29.15        
Core26: 28.57        Core27: 29.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.18
Socket1: 33.77
DDR read Latency(ns)
Socket0: 50270.27
Socket1: 241.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.67        Core1: 44.14        
Core2: 24.20        Core3: 29.43        
Core4: 25.47        Core5: 36.10        
Core6: 24.99        Core7: 30.71        
Core8: 27.06        Core9: 26.46        
Core10: 23.87        Core11: 29.87        
Core12: 25.58        Core13: 31.32        
Core14: 24.86        Core15: 28.74        
Core16: 25.36        Core17: 44.69        
Core18: 26.87        Core19: 32.01        
Core20: 26.98        Core21: 31.34        
Core22: 27.03        Core23: 41.51        
Core24: 28.10        Core25: 29.75        
Core26: 26.51        Core27: 31.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.37
Socket1: 35.25
DDR read Latency(ns)
Socket0: 50279.33
Socket1: 232.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.36        Core1: 44.05        
Core2: 25.05        Core3: 29.61        
Core4: 25.77        Core5: 36.41        
Core6: 25.85        Core7: 30.93        
Core8: 25.68        Core9: 26.28        
Core10: 25.41        Core11: 30.54        
Core12: 25.62        Core13: 30.45        
Core14: 25.34        Core15: 27.88        
Core16: 25.82        Core17: 44.29        
Core18: 27.24        Core19: 31.87        
Core20: 27.85        Core21: 31.64        
Core22: 27.54        Core23: 41.29        
Core24: 27.81        Core25: 29.79        
Core26: 26.74        Core27: 30.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.42
Socket1: 35.17
DDR read Latency(ns)
Socket0: 48851.47
Socket1: 231.03
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 31369
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413544282; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413547442; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206836231; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206836231; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206841227; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206841227; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206845727; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206845727; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206849455; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206849455; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005742558; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4308524; Consumed Joules: 262.97; Watts: 43.79; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2355930; Consumed DRAM Joules: 36.05; DRAM Watts: 6.00
S1P0; QPIClocks: 14413635374; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413637966; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206901540; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206901540; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206901472; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206901472; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206901505; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206901505; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206901545; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206901545; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005039377; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8282896; Consumed Joules: 505.55; Watts: 84.19; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 6474404; Consumed DRAM Joules: 99.06; DRAM Watts: 16.50
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7b5a
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.60     237 K    818 K    0.71    0.08    0.01    0.02    12600        1        1     70
   1    1     0.08   0.09   0.95    1.20     179 M    207 M    0.13    0.17    0.21    0.25     4088    14897       60     54
   2    0     0.00   0.41   0.00    0.60      13 K     67 K    0.80    0.12    0.00    0.02       56        0        0     68
   3    1     0.33   0.27   1.19    1.20     115 M    147 M    0.22    0.29    0.04    0.05     4984    19833      303     53
   4    0     0.00   0.43   0.00    0.60    7865       49 K    0.84    0.13    0.00    0.02     3192        0        0     70
   5    1     0.13   0.15   0.87    1.20     116 M    152 M    0.24    0.24    0.09    0.12      560      639       19     54
   6    0     0.00   0.37   0.00    0.60    7021       55 K    0.87    0.13    0.00    0.02     1904        1        0     69
   7    1     0.15   0.20   0.72    1.20      70 M     87 M    0.19    0.27    0.05    0.06     1960    12277      204     54
   8    0     0.00   0.37   0.00    0.60    4747       41 K    0.89    0.12    0.00    0.02      840        0        0     68
   9    1     0.37   0.99   0.38    0.85    7489 K     17 M    0.56    0.34    0.00    0.00       56       99       45     55
  10    0     0.00   0.39   0.00    0.60    4685       44 K    0.89    0.14    0.00    0.02      560        0        0     67
  11    1     0.12   0.18   0.68    1.19      70 M     85 M    0.18    0.27    0.06    0.07     3024    11146       25     53
  12    0     0.00   0.33   0.00    0.60    4767       39 K    0.88    0.15    0.00    0.02       56        0        0     69
  13    1     0.09   0.27   0.32    0.77      44 M     57 M    0.23    0.35    0.05    0.07      504     1896        6     54
  14    0     0.00   0.32   0.00    0.60    9872       51 K    0.81    0.15    0.00    0.02      112        1        0     69
  15    1     0.13   0.20   0.68    1.18      70 M     86 M    0.19    0.28    0.05    0.06     2016    12286      195     53
  16    0     0.00   0.63   0.00    0.60      69 K    117 K    0.41    0.21    0.01    0.02     4312        1        4     69
  17    1     0.15   0.20   0.77    1.20     122 M    143 M    0.15    0.17    0.08    0.10     3920     6801      200     53
  18    0     0.00   0.52   0.00    0.60    7696       44 K    0.83    0.16    0.00    0.01      168        0        0     70
  19    1     0.15   0.31   0.48    0.98      50 M     67 M    0.26    0.37    0.03    0.05      560     1311       35     55
  20    0     0.00   0.51   0.00    0.60    6084       39 K    0.85    0.17    0.00    0.01      224        0        0     69
  21    1     0.16   0.23   0.71    1.20      71 M     89 M    0.20    0.25    0.04    0.05     3528    11680      234     55
  22    0     0.00   0.49   0.00    0.60    6573       39 K    0.83    0.17    0.00    0.01      448        0        0     70
  23    1     0.18   0.25   0.72    1.20      84 M    111 M    0.24    0.22    0.05    0.06      392      292       47     55
  24    0     0.00   0.50   0.00    0.60    6638       38 K    0.83    0.18    0.00    0.01      336        0        0     70
  25    1     0.21   0.26   0.79    1.20      74 M     95 M    0.22    0.28    0.04    0.05     2744    12747      170     54
  26    0     0.00   0.39   0.00    0.60    6375       41 K    0.85    0.12    0.00    0.02      448        0        0     70
  27    1     0.09   0.14   0.60    1.16      72 M     87 M    0.18    0.24    0.08    0.10     3416    12405       10     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.44   0.00    0.60     392 K   1489 K    0.74    0.12    0.01    0.02    25256        4        3     61
 SKT    1     0.17   0.24   0.70    1.14    1149 M   1438 M    0.20    0.25    0.05    0.06    31752   118309     1553     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.24   0.35    1.14    1150 M   1440 M    0.20    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   23 G ; Active cycles:   98 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.84 %

 C1 core residency: 20.01 %; C3 core residency: 0.04 %; C6 core residency: 49.10 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.24 => corresponds to 5.94 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.09 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       16 G     16 G   |   17%    17%   
 SKT    1       42 G     42 G   |   44%    44%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  119 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.19     0.45     218.73      30.07         158.00
 SKT   1    148.46    116.53     423.52      82.32         159.01
---------------------------------------------------------------------------------------------------------------
       *    149.64    116.98     642.26     112.39         158.99
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7c48
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    64.91 --||-- Mem Ch  0: Reads (MB/s):  7909.42 --|
|--            Writes(MB/s):    25.30 --||--            Writes(MB/s):  5879.35 --|
|-- Mem Ch  1: Reads (MB/s):    57.88 --||-- Mem Ch  1: Reads (MB/s):  7905.61 --|
|--            Writes(MB/s):    21.13 --||--            Writes(MB/s):  5873.93 --|
|-- Mem Ch  2: Reads (MB/s):    62.78 --||-- Mem Ch  2: Reads (MB/s):  7914.00 --|
|--            Writes(MB/s):    24.88 --||--            Writes(MB/s):  5878.65 --|
|-- Mem Ch  3: Reads (MB/s):    60.26 --||-- Mem Ch  3: Reads (MB/s):  7906.34 --|
|--            Writes(MB/s):    21.27 --||--            Writes(MB/s):  5873.94 --|
|-- NODE 0 Mem Read (MB/s) :   245.84 --||-- NODE 1 Mem Read (MB/s) : 31635.37 --|
|-- NODE 0 Mem Write(MB/s) :    92.58 --||-- NODE 1 Mem Write(MB/s) : 23505.87 --|
|-- NODE 0 P. Write (T/s):     124352 --||-- NODE 1 P. Write (T/s):     356318 --|
|-- NODE 0 Memory (MB/s):      338.41 --||-- NODE 1 Memory (MB/s):    55141.23 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      31881.20                --|
            |--                System Write Throughput(MB/s):      23598.44                --|
            |--               System Memory Throughput(MB/s):      55479.65                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7d1f
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     154 M        24     987 K   431 K    748 K     0       0  
 1     486 K       948 K    44 M   441 M    220 M     0    1306 K
-----------------------------------------------------------------------
 *     154 M       948 K    45 M   442 M    221 M     0    1306 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.95        Core1: 39.73        
Core2: 25.44        Core3: 32.28        
Core4: 27.59        Core5: 43.99        
Core6: 27.97        Core7: 33.52        
Core8: 25.53        Core9: 30.04        
Core10: 25.59        Core11: 29.33        
Core12: 25.05        Core13: 46.85        
Core14: 27.79        Core15: 32.54        
Core16: 30.95        Core17: 36.39        
Core18: 28.95        Core19: 47.91        
Core20: 29.15        Core21: 35.02        
Core22: 27.61        Core23: 49.23        
Core24: 28.36        Core25: 32.46        
Core26: 29.79        Core27: 32.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.77
Socket1: 38.69
DDR read Latency(ns)
Socket0: 47973.15
Socket1: 211.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.51        Core1: 39.43        
Core2: 25.83        Core3: 30.87        
Core4: 26.27        Core5: 43.65        
Core6: 27.48        Core7: 33.39        
Core8: 26.07        Core9: 30.28        
Core10: 27.69        Core11: 29.43        
Core12: 27.11        Core13: 46.70        
Core14: 27.44        Core15: 32.31        
Core16: 26.48        Core17: 36.11        
Core18: 27.62        Core19: 47.63        
Core20: 26.99        Core21: 34.51        
Core22: 26.81        Core23: 48.70        
Core24: 28.93        Core25: 33.41        
Core26: 29.21        Core27: 33.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.47
Socket1: 38.43
DDR read Latency(ns)
Socket0: 48791.27
Socket1: 213.44
irq_total: 280380.394336128
cpu_total: 29.49
cpu_0: 0.93
cpu_1: 84.97
cpu_2: 0.20
cpu_3: 91.89
cpu_4: 0.13
cpu_5: 78.19
cpu_6: 0.13
cpu_7: 67.15
cpu_8: 0.13
cpu_9: 18.75
cpu_10: 0.13
cpu_11: 60.64
cpu_12: 0.07
cpu_13: 54.32
cpu_14: 0.07
cpu_15: 51.60
cpu_16: 0.13
cpu_17: 58.84
cpu_18: 0.13
cpu_19: 47.67
cpu_20: 0.13
cpu_21: 54.79
cpu_22: 0.07
cpu_23: 47.54
cpu_24: 0.07
cpu_25: 54.52
cpu_26: 0.13
cpu_27: 52.33
enp130s0f0_tx_bytes: 3185071
enp130s0f1_tx_bytes: 858666
enp4s0f0_tx_bytes: 4767632855
enp4s0f1_tx_bytes: 4896912013
Total_tx_bytes: 9668588605
enp130s0f0_rx_packets: 800401
enp130s0f1_rx_packets: 749461
enp4s0f0_rx_packets: 47100
enp4s0f1_rx_packets: 50655
Total_rx_packets: 1647617
enp130s0f0_tx_packets_phy: 115017
enp130s0f1_tx_packets_phy: 77104
enp4s0f0_tx_packets_phy: 528912
enp4s0f1_tx_packets_phy: 543264
Total_tx_packets_phy: 1264297
enp130s0f0_rx_bytes_phy: 7218031405
enp130s0f1_rx_bytes_phy: 6758462115
enp4s0f0_rx_bytes_phy: 3297097
enp4s0f1_rx_bytes_phy: 3545600
Total_rx_bytes_phy: 13983336217
enp130s0f0_rx_bytes: 7185195159
enp130s0f1_rx_bytes: 6714131546
enp4s0f0_rx_bytes: 3108663
enp4s0f1_rx_bytes: 3343271
Total_rx_bytes: 13905778639
enp130s0f0_tx_packets: 48258
enp130s0f1_tx_packets: 13010
enp4s0f0_tx_packets: 528915
enp4s0f1_tx_packets: 543267
Total_tx_packets: 1133450
enp130s0f0_rx_packets_phy: 800403
enp130s0f1_rx_packets_phy: 749465
enp4s0f0_rx_packets_phy: 47101
enp4s0f1_rx_packets_phy: 50651
Total_rx_packets_phy: 1647620
enp130s0f0_tx_bytes_phy: 7650691
enp130s0f1_tx_bytes_phy: 5012741
enp4s0f0_tx_bytes_phy: 4769719852
enp4s0f1_tx_bytes_phy: 4899053658
Total_tx_bytes_phy: 9681436942


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.97        Core1: 30.12        
Core2: 19.51        Core3: 30.04        
Core4: 20.81        Core5: 43.17        
Core6: 19.67        Core7: 32.39        
Core8: 27.61        Core9: 26.97        
Core10: 27.30        Core11: 28.70        
Core12: 26.16        Core13: 46.00        
Core14: 26.98        Core15: 31.71        
Core16: 22.45        Core17: 35.67        
Core18: 14.63        Core19: 47.59        
Core20: 27.44        Core21: 33.73        
Core22: 26.76        Core23: 48.50        
Core24: 27.28        Core25: 31.96        
Core26: 30.09        Core27: 31.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.84
Socket1: 36.50
DDR read Latency(ns)
Socket0: 47267.54
Socket1: 223.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.88        Core1: 34.87        
Core2: 26.31        Core3: 30.95        
Core4: 26.20        Core5: 43.59        
Core6: 28.68        Core7: 32.35        
Core8: 27.39        Core9: 28.12        
Core10: 25.09        Core11: 29.11        
Core12: 25.39        Core13: 46.47        
Core14: 27.37        Core15: 32.24        
Core16: 27.10        Core17: 35.90        
Core18: 26.08        Core19: 47.89        
Core20: 27.32        Core21: 34.22        
Core22: 25.78        Core23: 49.09        
Core24: 27.54        Core25: 32.52        
Core26: 27.82        Core27: 32.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.38
Socket1: 37.58
DDR read Latency(ns)
Socket0: 48863.02
Socket1: 218.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.17        Core1: 39.43        
Core2: 26.43        Core3: 31.29        
Core4: 26.81        Core5: 43.72        
Core6: 28.24        Core7: 33.19        
Core8: 26.86        Core9: 30.01        
Core10: 27.54        Core11: 30.07        
Core12: 27.09        Core13: 46.72        
Core14: 28.74        Core15: 32.32        
Core16: 26.06        Core17: 36.15        
Core18: 27.52        Core19: 48.13        
Core20: 25.88        Core21: 34.33        
Core22: 27.69        Core23: 48.93        
Core24: 30.10        Core25: 32.96        
Core26: 27.40        Core27: 33.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.37
Socket1: 38.54
DDR read Latency(ns)
Socket0: 49700.76
Socket1: 213.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.61        Core1: 39.77        
Core2: 26.82        Core3: 31.71        
Core4: 27.17        Core5: 43.92        
Core6: 25.99        Core7: 33.22        
Core8: 25.11        Core9: 29.79        
Core10: 25.15        Core11: 30.15        
Core12: 25.93        Core13: 47.00        
Core14: 26.29        Core15: 32.23        
Core16: 27.76        Core17: 36.31        
Core18: 26.94        Core19: 48.14        
Core20: 27.97        Core21: 34.08        
Core22: 26.93        Core23: 48.54        
Core24: 25.61        Core25: 33.20        
Core26: 27.53        Core27: 33.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.53
Socket1: 38.65
DDR read Latency(ns)
Socket0: 48672.14
Socket1: 211.75
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 32446
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6003 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409393978; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409397194; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204765987; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204765987; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204768705; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204768705; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204772446; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204772446; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204775884; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204775884; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004020240; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4291978; Consumed Joules: 261.96; Watts: 43.64; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2359714; Consumed DRAM Joules: 36.10; DRAM Watts: 6.01
S1P0; QPIClocks: 14409508590; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409510466; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204837919; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204837919; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204837967; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204837967; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204838380; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204838380; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204838423; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204838423; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004049273; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8391870; Consumed Joules: 512.20; Watts: 85.32; Thermal headroom below TjMax: 48
S1; Consumed DRAM energy units: 6512031; Consumed DRAM Joules: 99.63; DRAM Watts: 16.60
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7f8f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     277 K    810 K    0.66    0.09    0.01    0.02    11592        1       13     70
   1    1     0.32   0.31   1.02    1.20     127 M    161 M    0.21    0.19    0.04    0.05     2184     9478       21     53
   2    0     0.00   0.39   0.00    0.60      15 K     66 K    0.77    0.10    0.00    0.02      112        0        0     68
   3    1     0.19   0.17   1.11    1.20     123 M    150 M    0.18    0.25    0.07    0.08     4760    26150      336     52
   4    0     0.00   0.42   0.00    0.60    6464       35 K    0.82    0.14    0.00    0.02     1064        0        0     69
   5    1     0.14   0.15   0.94    1.20     149 M    182 M    0.18    0.16    0.10    0.13     2296     8918       68     53
   6    0     0.00   0.42   0.00    0.60    7997       52 K    0.85    0.17    0.00    0.02      840        0        1     69
   7    1     0.26   0.30   0.85    1.20      74 M     92 M    0.20    0.27    0.03    0.04      560    14097      215     53
   8    0     0.00   0.31   0.00    0.76      40 K     99 K    0.59    0.18    0.01    0.03     4088        2        3     68
   9    1     0.13   0.74   0.18    0.60    4272 K   7250 K    0.41    0.33    0.00    0.01      112      266       35     54
  10    0     0.00   0.33   0.00    0.60    4583       41 K    0.89    0.14    0.00    0.02     1512        0        0     67
  11    1     0.15   0.20   0.74    1.19      74 M     90 M    0.18    0.28    0.05    0.06     5824    14650       53     52
  12    0     0.00   0.34   0.00    0.60    4028       33 K    0.88    0.16    0.00    0.02       56        0        0     69
  13    1     0.11   0.16   0.68    1.20     111 M    130 M    0.14    0.15    0.10    0.12     2128     7504      197     52
  14    0     0.00   0.32   0.00    0.60    7751       44 K    0.83    0.16    0.00    0.02       56        0        0     69
  15    1     0.11   0.17   0.65    1.19      70 M     85 M    0.17    0.25    0.06    0.08     4256    14568      316     52
  16    0     0.00   0.34   0.00    0.60    6006       33 K    0.82    0.14    0.00    0.02     1176        0        0     69
  17    1     0.13   0.18   0.72    1.20     101 M    127 M    0.21    0.23    0.08    0.10      672     2158      316     52
  18    0     0.00   0.33   0.00    0.60    6394       31 K    0.80    0.11    0.00    0.02      952        0        0     70
  19    1     0.09   0.17   0.54    1.07      91 M    106 M    0.14    0.16    0.10    0.11     1512     8133       25     54
  20    0     0.00   0.33   0.00    0.60    5289       34 K    0.85    0.11    0.00    0.02      224        0        0     69
  21    1     0.15   0.22   0.69    1.20      70 M     85 M    0.17    0.25    0.05    0.06     3976    14245      249     54
  22    0     0.00   0.32   0.00    0.60    5110       30 K    0.83    0.10    0.00    0.02      336        0        0     70
  23    1     0.08   0.15   0.54    1.08      95 M    111 M    0.14    0.15    0.12    0.14     1848     8326       34     55
  24    0     0.00   0.32   0.00    0.60    6760       31 K    0.79    0.11    0.00    0.02      224        0        0     71
  25    1     0.12   0.18   0.68    1.20      73 M     89 M    0.18    0.23    0.06    0.07     3248    15505       32     54
  26    0     0.00   0.36   0.00    0.60    4825       34 K    0.86    0.10    0.00    0.02     1008        0        0     70
  27    1     0.11   0.17   0.63    1.18      73 M     88 M    0.17    0.21    0.07    0.08     3080    14740       66     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.61     398 K   1380 K    0.71    0.11    0.01    0.02    23240        3       17     61
 SKT    1     0.15   0.21   0.71    1.16    1242 M   1510 M    0.18    0.21    0.06    0.07    36456   158738     1963     48
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.21   0.36    1.16    1243 M   1511 M    0.18    0.21    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:  100 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.81 %

 C1 core residency: 20.25 %; C3 core residency: 0.54 %; C6 core residency: 48.41 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.21 => corresponds to 5.25 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.88 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       41 G     41 G   |   43%    43%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  118 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.22     0.46     218.87      30.02         161.21
 SKT   1    158.76    117.88     429.63      83.05         166.20
---------------------------------------------------------------------------------------------------------------
       *    159.98    118.35     648.50     113.07         166.19
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1a4
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    71.02 --||-- Mem Ch  0: Reads (MB/s):  7677.61 --|
|--            Writes(MB/s):    26.36 --||--            Writes(MB/s):  5912.75 --|
|-- Mem Ch  1: Reads (MB/s):    62.42 --||-- Mem Ch  1: Reads (MB/s):  7675.08 --|
|--            Writes(MB/s):    22.52 --||--            Writes(MB/s):  5908.17 --|
|-- Mem Ch  2: Reads (MB/s):    68.50 --||-- Mem Ch  2: Reads (MB/s):  7681.82 --|
|--            Writes(MB/s):    26.22 --||--            Writes(MB/s):  5912.65 --|
|-- Mem Ch  3: Reads (MB/s):    65.83 --||-- Mem Ch  3: Reads (MB/s):  7676.74 --|
|--            Writes(MB/s):    22.53 --||--            Writes(MB/s):  5908.02 --|
|-- NODE 0 Mem Read (MB/s) :   267.76 --||-- NODE 1 Mem Read (MB/s) : 30711.25 --|
|-- NODE 0 Mem Write(MB/s) :    97.64 --||-- NODE 1 Mem Write(MB/s) : 23641.59 --|
|-- NODE 0 P. Write (T/s):     124352 --||-- NODE 1 P. Write (T/s):     325158 --|
|-- NODE 0 Memory (MB/s):      365.41 --||-- NODE 1 Memory (MB/s):    54352.84 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      30979.02                --|
            |--                System Write Throughput(MB/s):      23739.23                --|
            |--               System Memory Throughput(MB/s):      54718.25                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 281
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     152 M        60     973 K   448 K    792 K     0      36  
 1     385 K      1096 K    41 M   437 M    219 M     0    1887 K
-----------------------------------------------------------------------
 *     152 M      1097 K    42 M   437 M    220 M     0    1887 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...
 This utility measures Latency information


Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.46        Core1: 35.56        
Core2: 27.43        Core3: 29.61        
Core4: 25.74        Core5: 37.70        
Core6: 26.47        Core7: 30.63        
Core8: 27.22        Core9: 23.66        
Core10: 24.79        Core11: 31.79        
Core12: 27.70        Core13: 48.60        
Core14: 27.66        Core15: 30.76        
Core16: 26.78        Core17: 48.75        
Core18: 26.76        Core19: 28.03        
Core20: 26.76        Core21: 34.07        
Core22: 27.32        Core23: 45.56        
Core24: 27.46        Core25: 33.11        
Core26: 27.06        Core27: 30.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.26
Socket1: 35.96
DDR read Latency(ns)
Socket0: 44228.65
Socket1: 227.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.53        Core1: 37.20        
Core2: 27.85        Core3: 30.61        
Core4: 28.90        Core5: 40.13        
Core6: 26.37        Core7: 31.18        
Core8: 27.85        Core9: 24.58        
Core10: 26.15        Core11: 31.83        
Core12: 25.35        Core13: 48.53        
Core14: 26.99        Core15: 31.52        
Core16: 26.40        Core17: 48.76        
Core18: 27.00        Core19: 36.52        
Core20: 27.01        Core21: 34.40        
Core22: 26.53        Core23: 45.62        
Core24: 28.48        Core25: 33.20        
Core26: 26.60        Core27: 31.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.92
Socket1: 37.50
DDR read Latency(ns)
Socket0: 44776.11
Socket1: 220.44
irq_total: 332166.616465382
cpu_total: 29.25
cpu_0: 0.93
cpu_1: 80.71
cpu_2: 0.13
cpu_3: 94.68
cpu_4: 0.07
cpu_5: 71.06
cpu_6: 0.07
cpu_7: 63.61
cpu_8: 0.27
cpu_9: 25.28
cpu_10: 0.20
cpu_11: 63.41
cpu_12: 0.13
cpu_13: 45.91
cpu_14: 0.07
cpu_15: 53.43
cpu_16: 0.07
cpu_17: 48.10
cpu_18: 0.07
cpu_19: 45.64
cpu_20: 0.00
cpu_21: 52.89
cpu_22: 0.07
cpu_23: 56.89
cpu_24: 0.00
cpu_25: 49.50
cpu_26: 0.07
cpu_27: 65.54
enp130s0f0_rx_bytes_phy: 7325039739
enp130s0f1_rx_bytes_phy: 6669351923
enp4s0f0_rx_bytes_phy: 3879029
enp4s0f1_rx_bytes_phy: 3379029
Total_rx_bytes_phy: 14001649720
enp130s0f0_tx_bytes_phy: 5771513
enp130s0f1_tx_bytes_phy: 7684372
enp4s0f0_tx_bytes_phy: 4858235563
enp4s0f1_tx_bytes_phy: 5002056732
Total_tx_bytes_phy: 9873748180
enp130s0f0_tx_bytes: 1477944
enp130s0f1_tx_bytes: 3290519
enp4s0f0_tx_bytes: 4856040117
enp4s0f1_tx_bytes: 4999751610
Total_tx_bytes: 9860560190
enp130s0f0_rx_packets_phy: 812276
enp130s0f1_rx_packets_phy: 739608
enp4s0f0_rx_packets_phy: 55414
enp4s0f1_rx_packets_phy: 48271
Total_rx_packets_phy: 1655569
enp130s0f0_rx_packets: 812278
enp130s0f1_rx_packets: 739603
enp4s0f0_rx_packets: 55411
enp4s0f1_rx_packets: 48266
Total_rx_packets: 1655558
enp130s0f0_rx_bytes: 7276771399
enp130s0f1_rx_bytes: 6625552138
enp4s0f0_rx_bytes: 3657151
enp4s0f1_rx_bytes: 3185595
Total_rx_bytes: 13909166283
enp130s0f0_tx_packets_phy: 88080
enp130s0f1_tx_packets_phy: 115394
enp4s0f0_tx_packets_phy: 538730
enp4s0f1_tx_packets_phy: 554681
Total_tx_packets_phy: 1296885
enp130s0f0_tx_packets: 22393
enp130s0f1_tx_packets: 49856
enp4s0f0_tx_packets: 538726
enp4s0f1_tx_packets: 554672
Total_tx_packets: 1165647


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.52        Core1: 36.41        
Core2: 23.39        Core3: 30.21        
Core4: 19.51        Core5: 39.61        
Core6: 20.42        Core7: 30.52        
Core8: 19.57        Core9: 24.40        
Core10: 21.76        Core11: 31.11        
Core12: 15.12        Core13: 48.66        
Core14: 28.10        Core15: 30.17        
Core16: 26.91        Core17: 48.18        
Core18: 28.28        Core19: 22.93        
Core20: 27.62        Core21: 33.85        
Core22: 27.64        Core23: 45.84        
Core24: 29.07        Core25: 32.57        
Core26: 28.09        Core27: 30.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.19
Socket1: 35.84
DDR read Latency(ns)
Socket0: 43711.37
Socket1: 229.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.30        Core1: 37.17        
Core2: 27.18        Core3: 29.72        
Core4: 28.11        Core5: 40.61        
Core6: 28.05        Core7: 30.50        
Core8: 30.51        Core9: 24.74        
Core10: 27.18        Core11: 31.45        
Core12: 28.38        Core13: 49.19        
Core14: 29.72        Core15: 30.86        
Core16: 28.87        Core17: 48.67        
Core18: 27.81        Core19: 27.05        
Core20: 26.83        Core21: 33.59        
Core22: 27.71        Core23: 44.28        
Core24: 28.22        Core25: 33.17        
Core26: 29.14        Core27: 30.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.37
Socket1: 36.53
DDR read Latency(ns)
Socket0: 44820.60
Socket1: 226.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.89        Core1: 36.74        
Core2: 28.05        Core3: 30.40        
Core4: 25.22        Core5: 38.24        
Core6: 26.84        Core7: 30.79        
Core8: 27.48        Core9: 24.24        
Core10: 30.03        Core11: 31.69        
Core12: 29.33        Core13: 48.13        
Core14: 27.65        Core15: 31.08        
Core16: 26.33        Core17: 48.62        
Core18: 29.70        Core19: 34.99        
Core20: 29.11        Core21: 34.26        
Core22: 27.01        Core23: 45.27        
Core24: 29.82        Core25: 32.38        
Core26: 27.88        Core27: 30.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.13
Socket1: 36.82
DDR read Latency(ns)
Socket0: 44904.58
Socket1: 224.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.47        Core1: 36.34        
Core2: 28.21        Core3: 30.23        
Core4: 25.78        Core5: 40.74        
Core6: 25.98        Core7: 30.64        
Core8: 28.40        Core9: 24.32        
Core10: 26.17        Core11: 30.85        
Core12: 23.31        Core13: 49.19        
Core14: 25.05        Core15: 30.79        
Core16: 24.69        Core17: 48.08        
Core18: 26.75        Core19: 22.72        
Core20: 27.26        Core21: 33.85        
Core22: 26.62        Core23: 44.42        
Core24: 26.39        Core25: 33.02        
Core26: 26.84        Core27: 30.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.71
Socket1: 35.97
DDR read Latency(ns)
Socket0: 45413.70
Socket1: 226.88
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000
 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1092
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409078062; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409082626; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204617081; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204617081; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204614158; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204614158; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204614669; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204614669; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204618563; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204618563; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6003875030; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4290704; Consumed Joules: 261.88; Watts: 43.62; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2353958; Consumed DRAM Joules: 36.02; DRAM Watts: 6.00
S1P0; QPIClocks: 14409156470; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409158682; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204662545; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204662545; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204662383; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204662383; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204662476; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204662476; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204674224; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204674224; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005224415; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8263680; Consumed Joules: 504.38; Watts: 84.01; Thermal headroom below TjMax: 48
S1; Consumed DRAM energy units: 6496957; Consumed DRAM Joules: 99.40; DRAM Watts: 16.56
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 519
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.47   0.01    0.62     294 K    935 K    0.69    0.09    0.01    0.02     8232        3        5     69
   1    1     0.15   0.15   0.98    1.20     141 M    174 M    0.19    0.25    0.09    0.12     2296    13674      419     53
   2    0     0.00   0.42   0.00    0.60      11 K     63 K    0.81    0.13    0.00    0.02     1344        0        1     68
   3    1     0.21   0.18   1.15    1.20     122 M    152 M    0.20    0.28    0.06    0.07     5040    26087      175     52
   4    0     0.00   0.39   0.00    0.60    7999       53 K    0.85    0.12    0.00    0.02     1008        0        0     69
   5    1     0.10   0.12   0.87    1.20     138 M    166 M    0.17    0.23    0.14    0.16     3752    14516       28     53
   6    0     0.00   0.39   0.00    0.60    8487       59 K    0.86    0.14    0.00    0.02      560        0        0     69
   7    1     0.19   0.24   0.79    1.20      70 M     89 M    0.22    0.30    0.04    0.05     3360    14252      300     53
   8    0     0.00   0.37   0.00    0.60    5546       49 K    0.89    0.15    0.00    0.02     1792        0        0     68
   9    1     0.20   0.74   0.26    0.70    5708 K     10 M    0.48    0.44    0.00    0.01      280      338       36     54
  10    0     0.00   0.37   0.00    0.60    5995       51 K    0.88    0.16    0.00    0.02      728        0        0     67
  11    1     0.23   0.29   0.80    1.20      74 M     92 M    0.19    0.27    0.03    0.04     3136    13052      163     52
  12    0     0.00   0.38   0.00    0.60    6510       48 K    0.87    0.16    0.00    0.02     1008        0        0     69
  13    1     0.06   0.14   0.45    0.94     101 M    115 M    0.12    0.15    0.16    0.18     1456    13150       16     52
  14    0     0.00   0.36   0.00    0.60    9289       52 K    0.82    0.18    0.00    0.02       56        0        0     69
  15    1     0.11   0.17   0.65    1.18      69 M     84 M    0.18    0.27    0.06    0.08     4760    14855      143     52
  16    0     0.00   0.37   0.00    0.60    6246       36 K    0.83    0.18    0.00    0.02      168        0        0     69
  17    1     0.07   0.15   0.49    1.00     100 M    115 M    0.13    0.15    0.13    0.15     1848     7840       38     52
  18    0     0.00   0.35   0.00    0.60    5824       38 K    0.85    0.12    0.00    0.02      392        0        0     70
  19    1     0.19   0.35   0.55    1.08      40 M     61 M    0.35    0.46    0.02    0.03      504     3520       36     54
  20    0     0.00   0.35   0.00    0.61    5121       39 K    0.87    0.12    0.00    0.02      336        0        0     69
  21    1     0.13   0.20   0.65    1.18      71 M     85 M    0.17    0.25    0.06    0.07     2408    14283      149     53
  22    0     0.00   0.36   0.00    0.60    6474       46 K    0.86    0.11    0.00    0.02      224        0        0     70
  23    1     0.17   0.24   0.69    1.19      94 M    113 M    0.17    0.18    0.06    0.07     2352     8640      110     54
  24    0     0.00   0.34   0.00    0.60    6512       42 K    0.85    0.11    0.00    0.02       56        0        0     70
  25    1     0.07   0.13   0.54    1.06      74 M     88 M    0.16    0.22    0.11    0.13     2464    15557       34     54
  26    0     0.00   0.37   0.00    0.60    4405       46 K    0.91    0.11    0.00    0.02     4032        0        0     70
  27    1     0.23   0.28   0.83    1.20      75 M     97 M    0.22    0.29    0.03    0.04     3752    14842      402     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.42   0.00    0.61     384 K   1565 K    0.75    0.11    0.01    0.02    19936        3        6     61
 SKT    1     0.15   0.22   0.70    1.13    1180 M   1448 M    0.18    0.25    0.06    0.07    37408   174606     2049     48
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.22   0.35    1.13    1181 M   1449 M    0.19    0.25    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:   97 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.77 %

 C1 core residency: 19.08 %; C3 core residency: 1.14 %; C6 core residency: 49.01 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.22 => corresponds to 5.45 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.90 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   17%    17%   
 SKT    1       42 G     42 G   |   44%    44%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  119 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.32     0.48     218.69      30.15         148.01
 SKT   1    152.38    118.38     423.11      82.78         162.28
---------------------------------------------------------------------------------------------------------------
       *    153.70    118.86     641.80     112.93         162.29
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 605
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    71.80 --||-- Mem Ch  0: Reads (MB/s):  7931.57 --|
|--            Writes(MB/s):    27.91 --||--            Writes(MB/s):  5761.90 --|
|-- Mem Ch  1: Reads (MB/s):    64.30 --||-- Mem Ch  1: Reads (MB/s):  7930.44 --|
|--            Writes(MB/s):    23.41 --||--            Writes(MB/s):  5758.83 --|
|-- Mem Ch  2: Reads (MB/s):    70.20 --||-- Mem Ch  2: Reads (MB/s):  7935.59 --|
|--            Writes(MB/s):    27.41 --||--            Writes(MB/s):  5762.28 --|
|-- Mem Ch  3: Reads (MB/s):    64.73 --||-- Mem Ch  3: Reads (MB/s):  7928.90 --|
|--            Writes(MB/s):    23.29 --||--            Writes(MB/s):  5758.35 --|
|-- NODE 0 Mem Read (MB/s) :   271.03 --||-- NODE 1 Mem Read (MB/s) : 31726.50 --|
|-- NODE 0 Mem Write(MB/s) :   102.03 --||-- NODE 1 Mem Write(MB/s) : 23041.37 --|
|-- NODE 0 P. Write (T/s):     124366 --||-- NODE 1 P. Write (T/s):     357358 --|
|-- NODE 0 Memory (MB/s):      373.05 --||-- NODE 1 Memory (MB/s):    54767.87 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      31997.53                --|
            |--                System Write Throughput(MB/s):      23143.39                --|
            |--               System Memory Throughput(MB/s):      55140.92                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6db
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     158 M        96     946 K   469 K    741 K     0      36  
 1     612 K       827 K    56 M   463 M    220 M     0    1697 K
-----------------------------------------------------------------------
 *     158 M       828 K    57 M   464 M    220 M     0    1697 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.08        Core1: 37.00        
Core2: 28.10        Core3: 26.68        
Core4: 28.58        Core5: 36.64        
Core6: 29.00        Core7: 30.31        
Core8: 27.99        Core9: 26.05        
Core10: 24.43        Core11: 26.12        
Core12: 25.00        Core13: 23.16        
Core14: 25.14        Core15: 30.03        
Core16: 24.12        Core17: 37.22        
Core18: 24.00        Core19: 34.62        
Core20: 25.63        Core21: 31.08        
Core22: 26.48        Core23: 31.65        
Core24: 28.26        Core25: 31.52        
Core26: 27.30        Core27: 28.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.59
Socket1: 31.78
DDR read Latency(ns)
Socket0: 46319.80
Socket1: 247.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.10        Core1: 39.12        
Core2: 30.86        Core3: 28.46        
Core4: 30.57        Core5: 38.41        
Core6: 30.07        Core7: 31.73        
Core8: 28.67        Core9: 27.33        
Core10: 29.67        Core11: 28.44        
Core12: 25.56        Core13: 44.05        
Core14: 24.70        Core15: 32.10        
Core16: 24.69        Core17: 45.75        
Core18: 24.31        Core19: 35.64        
Core20: 23.72        Core21: 33.54        
Core22: 25.97        Core23: 32.89        
Core24: 26.37        Core25: 33.47        
Core26: 27.95        Core27: 30.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.43
Socket1: 35.46
DDR read Latency(ns)
Socket0: 46014.41
Socket1: 227.09
irq_total: 301301.980377403
cpu_total: 29.71
cpu_0: 0.86
cpu_1: 74.45
cpu_2: 0.07
cpu_3: 98.00
cpu_4: 0.07
cpu_5: 69.46
cpu_6: 0.00
cpu_7: 59.75
cpu_8: 0.07
cpu_9: 20.03
cpu_10: 0.00
cpu_11: 55.42
cpu_12: 0.07
cpu_13: 48.97
cpu_14: 0.13
cpu_15: 54.42
cpu_16: 0.00
cpu_17: 49.37
cpu_18: 0.07
cpu_19: 82.57
cpu_20: 0.07
cpu_21: 60.48
cpu_22: 0.00
cpu_23: 59.55
cpu_24: 0.07
cpu_25: 47.44
cpu_26: 0.13
cpu_27: 50.43
enp130s0f0_tx_packets: 15147
enp130s0f1_tx_packets: 50684
enp4s0f0_tx_packets: 541159
enp4s0f1_tx_packets: 555915
Total_tx_packets: 1162905
enp130s0f0_rx_bytes: 7168519463
enp130s0f1_rx_bytes: 6728665079
enp4s0f0_rx_bytes: 4091724
enp4s0f1_rx_bytes: 3367004
Total_rx_bytes: 13904643270
enp130s0f0_rx_packets: 800198
enp130s0f1_rx_packets: 748483
enp4s0f0_rx_packets: 61995
enp4s0f1_rx_packets: 51015
Total_rx_packets: 1661691
enp130s0f0_tx_packets_phy: 81277
enp130s0f1_tx_packets_phy: 115161
enp4s0f0_tx_packets_phy: 541160
enp4s0f1_tx_packets_phy: 555917
Total_tx_packets_phy: 1293515
enp130s0f0_rx_bytes_phy: 7216140567
enp130s0f1_rx_bytes_phy: 6749131390
enp4s0f0_rx_bytes_phy: 4339896
enp4s0f1_rx_bytes_phy: 3570967
Total_rx_bytes_phy: 13973182820
enp130s0f0_tx_bytes_phy: 5292652
enp130s0f1_tx_bytes_phy: 7674458
enp4s0f0_tx_bytes_phy: 4880171625
enp4s0f1_tx_bytes_phy: 5013150539
Total_tx_bytes_phy: 9906289274
enp130s0f0_rx_packets_phy: 800198
enp130s0f1_rx_packets_phy: 748470
enp4s0f0_rx_packets_phy: 61998
enp4s0f1_rx_packets_phy: 51013
Total_rx_packets_phy: 1661679
enp130s0f0_tx_bytes: 999753
enp130s0f1_tx_bytes: 3345207
enp4s0f0_tx_bytes: 4877995254
enp4s0f1_tx_bytes: 5010903411
Total_tx_bytes: 9893243625


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.82        Core1: 39.33        
Core2: 22.79        Core3: 28.25        
Core4: 18.21        Core5: 38.80        
Core6: 30.30        Core7: 32.35        
Core8: 28.08        Core9: 27.83        
Core10: 25.87        Core11: 28.25        
Core12: 26.73        Core13: 46.01        
Core14: 18.22        Core15: 32.55        
Core16: 21.56        Core17: 45.51        
Core18: 20.17        Core19: 36.19        
Core20: 20.70        Core21: 33.69        
Core22: 25.12        Core23: 33.11        
Core24: 26.34        Core25: 34.11        
Core26: 30.09        Core27: 31.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.52
Socket1: 35.85
DDR read Latency(ns)
Socket0: 44660.60
Socket1: 224.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.83        Core1: 39.01        
Core2: 28.46        Core3: 28.40        
Core4: 29.08        Core5: 38.65        
Core6: 28.87        Core7: 32.07        
Core8: 27.48        Core9: 27.76        
Core10: 26.47        Core11: 29.38        
Core12: 26.18        Core13: 46.41        
Core14: 26.26        Core15: 32.15        
Core16: 24.95        Core17: 45.38        
Core18: 23.63        Core19: 35.88        
Core20: 25.26        Core21: 33.50        
Core22: 26.50        Core23: 32.91        
Core24: 27.01        Core25: 33.91        
Core26: 28.98        Core27: 31.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.76
Socket1: 35.77
DDR read Latency(ns)
Socket0: 47136.94
Socket1: 227.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.52        Core1: 38.77        
Core2: 29.19        Core3: 28.49        
Core4: 28.04        Core5: 38.54        
Core6: 28.28        Core7: 31.95        
Core8: 27.65        Core9: 27.24        
Core10: 26.22        Core11: 28.34        
Core12: 26.54        Core13: 45.69        
Core14: 25.94        Core15: 32.25        
Core16: 26.10        Core17: 45.55        
Core18: 24.02        Core19: 35.94        
Core20: 25.22        Core21: 33.20        
Core22: 27.64        Core23: 32.84        
Core24: 27.65        Core25: 34.15        
Core26: 28.81        Core27: 30.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.72
Socket1: 35.60
DDR read Latency(ns)
Socket0: 45854.69
Socket1: 226.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.48        Core1: 38.98        
Core2: 27.61        Core3: 28.40        
Core4: 28.23        Core5: 38.56        
Core6: 29.23        Core7: 32.09        
Core8: 27.22        Core9: 27.95        
Core10: 27.41        Core11: 29.93        
Core12: 24.41        Core13: 46.75        
Core14: 25.28        Core15: 32.59        
Core16: 25.51        Core17: 45.53        
Core18: 24.20        Core19: 36.45        
Core20: 25.98        Core21: 33.63        
Core22: 25.02        Core23: 33.40        
Core24: 26.07        Core25: 34.05        
Core26: 26.31        Core27: 31.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.73
Socket1: 35.97
DDR read Latency(ns)
Socket0: 47388.85
Socket1: 227.34
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2186
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409361754; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409365342; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204749912; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204749912; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204754579; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204754579; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204755414; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204755414; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204759207; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204759207; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6003998884; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4289125; Consumed Joules: 261.79; Watts: 43.60; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2360345; Consumed DRAM Joules: 36.11; DRAM Watts: 6.01
S1P0; QPIClocks: 14409455174; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409458410; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204811018; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204811018; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204811174; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204811174; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204811430; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204811430; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204811483; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204811483; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004018697; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8375053; Consumed Joules: 511.17; Watts: 85.14; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6460131; Consumed DRAM Joules: 98.84; DRAM Watts: 16.46
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 95d
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     259 K    836 K    0.69    0.08    0.01    0.02     5208        0        1     70
   1    1     0.12   0.13   0.93    1.20     148 M    177 M    0.17    0.17    0.12    0.15     2184    11383       29     53
   2    0     0.00   0.39   0.00    0.60      10 K     61 K    0.83    0.13    0.00    0.02     3136        0        0     68
   3    1     0.20   0.17   1.17    1.20     124 M    153 M    0.19    0.27    0.06    0.08     6328    24301      177     52
   4    0     0.00   0.39   0.00    0.60    6111       45 K    0.87    0.12    0.00    0.02     2408        0        0     69
   5    1     0.11   0.13   0.87    1.20     146 M    172 M    0.15    0.17    0.13    0.15     2016    11252       29     53
   6    0     0.00   0.35   0.00    0.60    4968       38 K    0.87    0.11    0.00    0.02      784        0        0     69
   7    1     0.20   0.26   0.77    1.20      71 M     88 M    0.20    0.27    0.04    0.04     4536    12498      160     52
   8    0     0.00   0.43   0.00    0.60    4506       48 K    0.91    0.21    0.00    0.01      560        0        0     68
   9    1     0.13   0.70   0.18    0.60    4731 K   7519 K    0.37    0.43    0.00    0.01      280      137       85     54
  10    0     0.00   0.44   0.00    0.60    5538       50 K    0.89    0.20    0.00    0.01      168        0        0     67
  11    1     0.10   0.16   0.65    1.19      69 M     83 M    0.17    0.26    0.07    0.08     3024    12325       28     52
  12    0     0.00   0.42   0.00    0.60    6776       48 K    0.86    0.20    0.00    0.02      504        0        0     69
  13    1     0.09   0.16   0.56    1.10     100 M    116 M    0.14    0.15    0.11    0.13     2240     8557       27     51
  14    0     0.00   0.35   0.00    0.60    8069       47 K    0.83    0.16    0.00    0.02     2688        0        0     69
  15    1     0.14   0.21   0.69    1.18      71 M     86 M    0.18    0.25    0.05    0.06     3472    12487      227     51
  16    0     0.00   0.33   0.00    0.60    4750       33 K    0.86    0.15    0.00    0.02      168        0        0     69
  17    1     0.13   0.21   0.62    1.20      98 M    115 M    0.15    0.15    0.08    0.09     1568     8073      177     52
  18    0     0.00   0.37   0.00    0.60    6323       37 K    0.83    0.10    0.00    0.02     1008        0        0     70
  19    1     0.46   0.46   0.98    1.20     101 M    132 M    0.23    0.21    0.02    0.03      560      891       31     53
  20    0     0.00   0.37   0.00    0.60    4196       35 K    0.88    0.10    0.00    0.02      224        0        0     69
  21    1     0.20   0.27   0.75    1.20      72 M     88 M    0.18    0.24    0.04    0.04     2408    12247      163     53
  22    0     0.00   0.34   0.00    0.60    5678       33 K    0.83    0.10    0.00    0.02      224        0        0     71
  23    1     0.18   0.24   0.75    1.19      86 M    115 M    0.25    0.24    0.05    0.07      504      372      111     53
  24    0     0.00   0.34   0.00    0.60    5775       33 K    0.83    0.09    0.00    0.02      728        0        0     70
  25    1     0.07   0.14   0.48    0.97      72 M     85 M    0.15    0.21    0.11    0.13     2632    12503       34     54
  26    0     0.00   0.34   0.00    0.60    6177       35 K    0.83    0.10    0.00    0.02      560        0        0     69
  27    1     0.09   0.14   0.62    1.18      71 M     86 M    0.18    0.23    0.08    0.10     3752    13099       15     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.60     338 K   1386 K    0.76    0.11    0.00    0.02    18368        0        1     60
 SKT    1     0.16   0.22   0.72    1.16    1239 M   1512 M    0.18    0.22    0.06    0.07    35504   140125     1293     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.22   0.36    1.15    1239 M   1514 M    0.18    0.22    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:  100 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.10 %

 C1 core residency: 19.08 %; C3 core residency: 0.56 %; C6 core residency: 49.26 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.22 => corresponds to 5.52 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.98 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    17%   
 SKT    1       42 G     42 G   |   43%    43%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  118 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.33     0.49     218.64      30.24         150.34
 SKT   1    157.79    115.52     428.33      82.72         165.58
---------------------------------------------------------------------------------------------------------------
       *    159.11    116.01     646.97     112.95         165.58
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: a45
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    67.83 --||-- Mem Ch  0: Reads (MB/s):  7936.02 --|
|--            Writes(MB/s):    26.44 --||--            Writes(MB/s):  5905.62 --|
|-- Mem Ch  1: Reads (MB/s):    59.19 --||-- Mem Ch  1: Reads (MB/s):  7934.37 --|
|--            Writes(MB/s):    22.13 --||--            Writes(MB/s):  5900.03 --|
|-- Mem Ch  2: Reads (MB/s):    66.30 --||-- Mem Ch  2: Reads (MB/s):  7938.10 --|
|--            Writes(MB/s):    26.39 --||--            Writes(MB/s):  5904.46 --|
|-- Mem Ch  3: Reads (MB/s):    62.70 --||-- Mem Ch  3: Reads (MB/s):  7935.73 --|
|--            Writes(MB/s):    22.35 --||--            Writes(MB/s):  5900.20 --|
|-- NODE 0 Mem Read (MB/s) :   256.02 --||-- NODE 1 Mem Read (MB/s) : 31744.21 --|
|-- NODE 0 Mem Write(MB/s) :    97.29 --||-- NODE 1 Mem Write(MB/s) : 23610.31 --|
|-- NODE 0 P. Write (T/s):     124380 --||-- NODE 1 P. Write (T/s):     354422 --|
|-- NODE 0 Memory (MB/s):      353.32 --||-- NODE 1 Memory (MB/s):    55354.52 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32000.23                --|
            |--                System Write Throughput(MB/s):      23707.60                --|
            |--               System Memory Throughput(MB/s):      55707.84                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: b20
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     155 M        84     794 K   516 K    639 K     0       0  
 1     626 K       750 K    49 M   457 M    220 M     0    1320 K
-----------------------------------------------------------------------
 *     155 M       750 K    50 M   458 M    221 M     0    1320 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.81        Core1: 40.66        
Core2: 28.35        Core3: 30.53        
Core4: 28.78        Core5: 47.13        
Core6: 27.24        Core7: 32.84        
Core8: 26.65        Core9: 15.65        
Core10: 26.05        Core11: 34.08        
Core12: 25.16        Core13: 48.23        
Core14: 28.87        Core15: 31.16        
Core16: 25.75        Core17: 49.26        
Core18: 28.80        Core19: 36.79        
Core20: 26.98        Core21: 35.55        
Core22: 27.46        Core23: 29.51        
Core24: 26.92        Core25: 34.35        
Core26: 29.28        Core27: 32.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.70
Socket1: 37.66
DDR read Latency(ns)
Socket0: 45909.99
Socket1: 208.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.51        Core1: 37.44        
Core2: 28.75        Core3: 30.78        
Core4: 26.71        Core5: 46.95        
Core6: 28.50        Core7: 32.94        
Core8: 25.92        Core9: 15.64        
Core10: 27.74        Core11: 33.25        
Core12: 26.45        Core13: 48.06        
Core14: 27.81        Core15: 31.44        
Core16: 26.30        Core17: 48.64        
Core18: 28.44        Core19: 36.61        
Core20: 27.84        Core21: 35.70        
Core22: 27.46        Core23: 32.36        
Core24: 28.22        Core25: 34.52        
Core26: 28.22        Core27: 32.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.64
Socket1: 37.37
DDR read Latency(ns)
Socket0: 47020.88
Socket1: 210.65
irq_total: 309288.517872088
cpu_total: 30.96
cpu_0: 0.93
cpu_1: 70.08
cpu_2: 0.13
cpu_3: 93.15
cpu_4: 0.20
cpu_5: 99.60
cpu_6: 0.20
cpu_7: 68.02
cpu_8: 0.13
cpu_9: 44.68
cpu_10: 0.07
cpu_11: 51.26
cpu_12: 0.13
cpu_13: 50.00
cpu_14: 0.13
cpu_15: 67.95
cpu_16: 0.07
cpu_17: 48.87
cpu_18: 0.07
cpu_19: 66.76
cpu_20: 0.13
cpu_21: 50.47
cpu_22: 0.07
cpu_23: 51.33
cpu_24: 0.13
cpu_25: 50.13
cpu_26: 0.20
cpu_27: 51.93
enp130s0f0_tx_packets: 13043
enp130s0f1_tx_packets: 56157
enp4s0f0_tx_packets: 526284
enp4s0f1_tx_packets: 540279
Total_tx_packets: 1135763
enp130s0f0_tx_bytes_phy: 5116493
enp130s0f1_tx_bytes_phy: 7930476
enp4s0f0_tx_bytes_phy: 4745951035
enp4s0f1_tx_bytes_phy: 4872290498
Total_tx_bytes_phy: 9631288502
enp130s0f0_tx_bytes: 860839
enp130s0f1_tx_bytes: 3706365
enp4s0f0_tx_bytes: 4743910134
enp4s0f1_tx_bytes: 4870022045
Total_tx_bytes: 9618499383
enp130s0f0_rx_bytes_phy: 7221714130
enp130s0f1_rx_bytes_phy: 6733853912
enp4s0f0_rx_bytes_phy: 3491905
enp4s0f1_rx_bytes_phy: 3874286
Total_rx_bytes_phy: 13962934233
enp130s0f0_rx_packets_phy: 800813
enp130s0f1_rx_packets_phy: 747282
enp4s0f0_rx_packets_phy: 49884
enp4s0f1_rx_packets_phy: 55346
Total_rx_packets_phy: 1653325
enp130s0f0_rx_bytes: 7173787869
enp130s0f1_rx_bytes: 6706721312
enp4s0f0_rx_bytes: 3292286
enp4s0f1_rx_bytes: 3652714
Total_rx_bytes: 13887454181
enp130s0f0_rx_packets: 800780
enp130s0f1_rx_packets: 747263
enp4s0f0_rx_packets: 49883
enp4s0f1_rx_packets: 55344
Total_rx_packets: 1653270
enp130s0f0_tx_packets_phy: 78722
enp130s0f1_tx_packets_phy: 118648
enp4s0f0_tx_packets_phy: 526277
enp4s0f1_tx_packets_phy: 540291
Total_tx_packets_phy: 1263938


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.64        Core1: 36.89        
Core2: 23.20        Core3: 30.37        
Core4: 18.25        Core5: 46.50        
Core6: 24.69        Core7: 32.24        
Core8: 21.20        Core9: 15.46        
Core10: 22.17        Core11: 33.06        
Core12: 21.47        Core13: 47.79        
Core14: 26.86        Core15: 29.77        
Core16: 27.20        Core17: 48.20        
Core18: 27.61        Core19: 35.25        
Core20: 27.52        Core21: 35.11        
Core22: 27.79        Core23: 23.44        
Core24: 29.60        Core25: 34.19        
Core26: 28.81        Core27: 31.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.33
Socket1: 36.09
DDR read Latency(ns)
Socket0: 46718.04
Socket1: 216.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.33        Core1: 37.45        
Core2: 28.08        Core3: 30.45        
Core4: 26.89        Core5: 46.89        
Core6: 28.33        Core7: 32.54        
Core8: 27.45        Core9: 15.49        
Core10: 28.38        Core11: 33.14        
Core12: 27.11        Core13: 47.85        
Core14: 28.04        Core15: 30.76        
Core16: 27.90        Core17: 48.60        
Core18: 28.05        Core19: 35.83        
Core20: 29.46        Core21: 35.15        
Core22: 28.11        Core23: 28.85        
Core24: 27.35        Core25: 34.15        
Core26: 27.54        Core27: 32.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.30
Socket1: 36.88
DDR read Latency(ns)
Socket0: 47629.94
Socket1: 212.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.73        Core1: 37.89        
Core2: 28.05        Core3: 30.40        
Core4: 30.97        Core5: 46.95        
Core6: 27.63        Core7: 32.85        
Core8: 26.06        Core9: 15.70        
Core10: 27.35        Core11: 32.73        
Core12: 26.71        Core13: 48.26        
Core14: 30.40        Core15: 30.85        
Core16: 29.16        Core17: 49.04        
Core18: 26.82        Core19: 36.36        
Core20: 26.88        Core21: 35.45        
Core22: 28.32        Core23: 31.82        
Core24: 30.53        Core25: 34.24        
Core26: 28.64        Core27: 32.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.16
Socket1: 37.28
DDR read Latency(ns)
Socket0: 47314.72
Socket1: 211.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.95        Core1: 39.84        
Core2: 26.07        Core3: 30.35        
Core4: 26.13        Core5: 46.97        
Core6: 28.03        Core7: 32.72        
Core8: 26.76        Core9: 15.56        
Core10: 27.21        Core11: 33.44        
Core12: 26.52        Core13: 48.19        
Core14: 27.44        Core15: 31.84        
Core16: 25.91        Core17: 48.83        
Core18: 26.35        Core19: 36.46        
Core20: 29.31        Core21: 35.43        
Core22: 27.83        Core23: 26.74        
Core24: 27.36        Core25: 34.49        
Core26: 27.34        Core27: 32.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.00
Socket1: 37.25
DDR read Latency(ns)
Socket0: 46818.35
Socket1: 210.73
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3264
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6003 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409494450; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409498098; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204812572; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204812572; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204817571; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204817571; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204822197; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204822197; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204826700; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204826700; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004043998; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4275981; Consumed Joules: 260.99; Watts: 43.48; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2355360; Consumed DRAM Joules: 36.04; DRAM Watts: 6.00
S1P0; QPIClocks: 14409559518; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409562494; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204863925; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204863925; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204864114; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204864114; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204864091; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204864091; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204864125; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204864125; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004090314; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8456540; Consumed Joules: 516.15; Watts: 85.98; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6525535; Consumed DRAM Joules: 99.84; DRAM Watts: 16.63
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: d91
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     263 K    838 K    0.69    0.09    0.01    0.02     9800        0        2     70
   1    1     0.09   0.10   0.85    1.20     129 M    157 M    0.18    0.22    0.15    0.18     2072    10875       51     52
   2    0     0.00   0.34   0.00    0.60    8602       40 K    0.79    0.10    0.00    0.02      896        0        0     68
   3    1     0.16   0.14   1.13    1.20     127 M    154 M    0.18    0.26    0.08    0.10     4480    26601      178     51
   4    0     0.00   0.34   0.00    0.60    4167       29 K    0.86    0.10    0.00    0.02     3304        1        0     69
   5    1     0.19   0.16   1.20    1.20     202 M    235 M    0.14    0.14    0.11    0.12     4144    14593      190     52
   6    0     0.00   0.35   0.00    0.60    5803       35 K    0.84    0.11    0.00    0.02     1400        0        0     69
   7    1     0.23   0.27   0.83    1.20      72 M     92 M    0.22    0.27    0.03    0.04     3080    13204      342     52
   8    0     0.00   0.38   0.00    0.60    4549       41 K    0.89    0.17    0.00    0.01      952        0        0     68
   9    1     0.45   0.93   0.48    0.97      12 M     31 M    0.61    0.23    0.00    0.01      168      422       57     53
  10    0     0.00   0.36   0.00    0.60    4237       37 K    0.89    0.15    0.00    0.02       56        0        0     67
  11    1     0.10   0.17   0.59    1.12      67 M     80 M    0.17    0.25    0.07    0.08     1624    12432       68     52
  12    0     0.00   0.36   0.00    0.60    5061       32 K    0.85    0.17    0.00    0.02      336        0        0     69
  13    1     0.10   0.16   0.63    1.20      96 M    113 M    0.15    0.15    0.10    0.12     1344     8622      104     51
  14    0     0.00   0.39   0.00    0.60    8474       47 K    0.82    0.19    0.00    0.02     2016        0        0     69
  15    1     0.22   0.27   0.83    1.20      73 M     93 M    0.22    0.28    0.03    0.04     4088    13709      160     51
  16    0     0.00   0.40   0.00    0.60    8689       44 K    0.80    0.18    0.00    0.02      112        0        0     69
  17    1     0.08   0.16   0.50    0.99     103 M    117 M    0.13    0.14    0.13    0.15      840    10877      190     52
  18    0     0.00   0.38   0.00    0.60    6428       39 K    0.84    0.13    0.00    0.02      448        0        0     69
  19    1     0.16   0.20   0.82    1.20     116 M    145 M    0.20    0.21    0.07    0.09     1736     4148       53     53
  20    0     0.00   0.35   0.00    0.60    4093       35 K    0.89    0.12    0.00    0.02       56        0        0     70
  21    1     0.10   0.16   0.63    1.19      69 M     83 M    0.16    0.23    0.07    0.08     3416    13361      128     53
  22    0     0.00   0.34   0.00    0.60    7162       37 K    0.81    0.11    0.00    0.02      336        0        0     70
  23    1     0.23   0.35   0.66    1.19      52 M     73 M    0.28    0.31    0.02    0.03      840     2837      207     53
  24    0     0.00   0.59   0.00    0.60      38 K     77 K    0.50    0.19    0.01    0.01     2800        1        2     70
  25    1     0.10   0.17   0.60    1.17      71 M     85 M    0.17    0.20    0.07    0.08     2072    13563       29     53
  26    0     0.00   0.35   0.00    0.60    5979       34 K    0.83    0.10    0.00    0.02      784        0        0     70
  27    1     0.12   0.18   0.65    1.19      68 M     83 M    0.19    0.24    0.06    0.07     2968    13980       26     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     375 K   1370 K    0.73    0.11    0.01    0.02    23296        2        3     61
 SKT    1     0.17   0.22   0.74    1.17    1261 M   1547 M    0.19    0.22    0.05    0.07    32872   159224     1783     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.22   0.37    1.17    1261 M   1549 M    0.19    0.22    0.05    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   23 G ; Active cycles:  104 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.89 %

 C1 core residency: 18.07 %; C3 core residency: 0.84 %; C6 core residency: 49.20 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.22 => corresponds to 5.59 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.08 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    17%   
 SKT    1       41 G     41 G   |   43%    43%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  118 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.27     0.48     219.55      30.17         156.66
 SKT   1    159.70    118.21     433.83      83.64         167.22
---------------------------------------------------------------------------------------------------------------
       *    160.97    118.68     653.38     113.80         167.23
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: e74
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    63.82 --||-- Mem Ch  0: Reads (MB/s):  7940.48 --|
|--            Writes(MB/s):    22.65 --||--            Writes(MB/s):  5927.35 --|
|-- Mem Ch  1: Reads (MB/s):    55.92 --||-- Mem Ch  1: Reads (MB/s):  7938.36 --|
|--            Writes(MB/s):    18.50 --||--            Writes(MB/s):  5922.51 --|
|-- Mem Ch  2: Reads (MB/s):    62.08 --||-- Mem Ch  2: Reads (MB/s):  7942.69 --|
|--            Writes(MB/s):    22.12 --||--            Writes(MB/s):  5927.41 --|
|-- Mem Ch  3: Reads (MB/s):    59.85 --||-- Mem Ch  3: Reads (MB/s):  7938.27 --|
|--            Writes(MB/s):    18.65 --||--            Writes(MB/s):  5922.88 --|
|-- NODE 0 Mem Read (MB/s) :   241.68 --||-- NODE 1 Mem Read (MB/s) : 31759.79 --|
|-- NODE 0 Mem Write(MB/s) :    81.93 --||-- NODE 1 Mem Write(MB/s) : 23700.15 --|
|-- NODE 0 P. Write (T/s):     124357 --||-- NODE 1 P. Write (T/s):     341129 --|
|-- NODE 0 Memory (MB/s):      323.60 --||-- NODE 1 Memory (MB/s):    55459.93 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32001.46                --|
            |--                System Write Throughput(MB/s):      23782.07                --|
            |--               System Memory Throughput(MB/s):      55783.54                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: f53
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     154 M        96     708 K   399 K    625 K     0       0  
 1     435 K       999 K    43 M   431 M    220 M     0    1240 K
-----------------------------------------------------------------------
 *     154 M       999 K    44 M   431 M    221 M     0    1240 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.42        Core1: 37.88        
Core2: 28.62        Core3: 31.93        
Core4: 25.93        Core5: 43.69        
Core6: 25.14        Core7: 33.24        
Core8: 25.70        Core9: 27.36        
Core10: 26.63        Core11: 32.44        
Core12: 25.22        Core13: 33.35        
Core14: 25.78        Core15: 32.69        
Core16: 26.53        Core17: 47.76        
Core18: 26.16        Core19: 47.53        
Core20: 25.48        Core21: 35.32        
Core22: 26.36        Core23: 46.33        
Core24: 28.59        Core25: 33.77        
Core26: 29.04        Core27: 35.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.25
Socket1: 38.78
DDR read Latency(ns)
Socket0: 49595.55
Socket1: 210.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.99        Core1: 36.26        
Core2: 27.71        Core3: 31.94        
Core4: 26.99        Core5: 45.56        
Core6: 26.33        Core7: 32.65        
Core8: 26.24        Core9: 27.36        
Core10: 25.66        Core11: 32.40        
Core12: 24.15        Core13: 35.09        
Core14: 25.89        Core15: 32.50        
Core16: 26.25        Core17: 47.80        
Core18: 28.39        Core19: 47.54        
Core20: 27.51        Core21: 35.01        
Core22: 26.06        Core23: 47.60        
Core24: 26.57        Core25: 33.78        
Core26: 26.39        Core27: 35.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.33
Socket1: 38.93
DDR read Latency(ns)
Socket0: 49551.40
Socket1: 212.16
irq_total: 281633.97679378
cpu_total: 29.14
cpu_0: 0.86
cpu_1: 90.82
cpu_2: 0.00
cpu_3: 89.02
cpu_4: 0.07
cpu_5: 84.30
cpu_6: 0.07
cpu_7: 56.82
cpu_8: 0.07
cpu_9: 22.89
cpu_10: 0.00
cpu_11: 59.61
cpu_12: 0.07
cpu_13: 41.05
cpu_14: 0.00
cpu_15: 55.42
cpu_16: 0.07
cpu_17: 52.23
cpu_18: 0.00
cpu_19: 50.23
cpu_20: 0.07
cpu_21: 53.63
cpu_22: 0.07
cpu_23: 56.09
cpu_24: 0.00
cpu_25: 52.43
cpu_26: 0.13
cpu_27: 49.83
enp130s0f0_rx_bytes: 7229509325
enp130s0f1_rx_bytes: 6693620692
enp4s0f0_rx_bytes: 4235491
enp4s0f1_rx_bytes: 2824005
Total_rx_bytes: 13930189513
enp130s0f0_tx_bytes_phy: 6617017
enp130s0f1_tx_bytes_phy: 5539761
enp4s0f0_tx_bytes_phy: 4745179563
enp4s0f1_tx_bytes_phy: 4864900314
Total_tx_bytes_phy: 9622236655
enp130s0f0_tx_bytes: 2310868
enp130s0f1_tx_bytes: 1275168
enp4s0f0_tx_bytes: 4743025850
enp4s0f1_tx_bytes: 4862781979
Total_tx_bytes: 9609393865
enp130s0f0_rx_packets_phy: 807100
enp130s0f1_rx_packets_phy: 747179
enp4s0f0_rx_packets_phy: 64175
enp4s0f1_rx_packets_phy: 42780
Total_rx_packets_phy: 1661234
enp130s0f0_tx_packets_phy: 100108
enp130s0f1_tx_packets_phy: 84747
enp4s0f0_tx_packets_phy: 526190
enp4s0f1_tx_packets_phy: 539470
Total_tx_packets_phy: 1250515
enp130s0f0_tx_packets: 35013
enp130s0f1_tx_packets: 19320
enp4s0f0_tx_packets: 526185
enp4s0f1_tx_packets: 539474
Total_tx_packets: 1119992
enp130s0f0_rx_bytes_phy: 7277735499
enp130s0f1_rx_bytes_phy: 6737738947
enp4s0f0_rx_bytes_phy: 4492265
enp4s0f1_rx_bytes_phy: 2994617
Total_rx_bytes_phy: 14022961328
enp130s0f0_rx_packets: 807095
enp130s0f1_rx_packets: 747189
enp4s0f0_rx_packets: 64174
enp4s0f1_rx_packets: 42787
Total_rx_packets: 1661245


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.33        Core1: 39.69        
Core2: 23.97        Core3: 32.02        
Core4: 20.57        Core5: 45.48        
Core6: 25.67        Core7: 35.18        
Core8: 25.33        Core9: 27.76        
Core10: 26.69        Core11: 34.37        
Core12: 26.14        Core13: 32.52        
Core14: 21.21        Core15: 34.48        
Core16: 26.08        Core17: 48.81        
Core18: 19.75        Core19: 46.62        
Core20: 24.68        Core21: 35.61        
Core22: 27.12        Core23: 48.01        
Core24: 27.49        Core25: 34.67        
Core26: 29.64        Core27: 36.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.52
Socket1: 39.76
DDR read Latency(ns)
Socket0: 44256.12
Socket1: 204.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.76        Core1: 38.37        
Core2: 26.29        Core3: 31.79        
Core4: 26.60        Core5: 46.18        
Core6: 26.79        Core7: 34.99        
Core8: 26.97        Core9: 27.37        
Core10: 25.94        Core11: 33.44        
Core12: 26.52        Core13: 36.96        
Core14: 25.97        Core15: 34.25        
Core16: 27.07        Core17: 48.39        
Core18: 25.43        Core19: 46.80        
Core20: 24.39        Core21: 35.61        
Core22: 24.12        Core23: 48.08        
Core24: 26.86        Core25: 34.15        
Core26: 28.38        Core27: 35.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.69
Socket1: 39.82
DDR read Latency(ns)
Socket0: 46832.51
Socket1: 206.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.49        Core1: 20.46        
Core2: 28.54        Core3: 29.65        
Core4: 27.77        Core5: 40.11        
Core6: 27.37        Core7: 29.65        
Core8: 26.60        Core9: 21.75        
Core10: 28.08        Core11: 27.59        
Core12: 23.90        Core13: 31.99        
Core14: 24.86        Core15: 29.89        
Core16: 25.97        Core17: 34.94        
Core18: 25.10        Core19: 45.21        
Core20: 27.21        Core21: 32.34        
Core22: 28.08        Core23: 41.87        
Core24: 28.12        Core25: 31.17        
Core26: 27.96        Core27: 30.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.18
Socket1: 32.42
DDR read Latency(ns)
Socket0: 51896.85
Socket1: 245.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.54        Core1: 34.55        
Core2: 26.44        Core3: 32.43        
Core4: 26.65        Core5: 43.91        
Core6: 25.03        Core7: 32.20        
Core8: 25.29        Core9: 25.35        
Core10: 26.14        Core11: 31.84        
Core12: 24.74        Core13: 34.84        
Core14: 24.59        Core15: 31.82        
Core16: 26.09        Core17: 47.92        
Core18: 25.25        Core19: 47.53        
Core20: 25.19        Core21: 34.80        
Core22: 25.20        Core23: 46.99        
Core24: 24.67        Core25: 33.51        
Core26: 26.16        Core27: 34.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.92
Socket1: 38.25
DDR read Latency(ns)
Socket0: 50362.21
Socket1: 215.15
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4378
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411524662; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411529826; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205827203; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205827203; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205832519; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205832519; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205836835; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205836835; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205840895; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205840895; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004901254; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4285912; Consumed Joules: 261.59; Watts: 43.57; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2347667; Consumed DRAM Joules: 35.92; DRAM Watts: 5.98
S1P0; QPIClocks: 14411618718; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411620998; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205892796; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205892796; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205892861; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205892861; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205893105; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205893105; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205893107; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205893107; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005282178; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8339030; Consumed Joules: 508.97; Watts: 84.77; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6544809; Consumed DRAM Joules: 100.14; DRAM Watts: 16.68
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 11ed
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     271 K    908 K    0.70    0.08    0.01    0.02    10360        3       12     70
   1    1     0.24   0.22   1.10    1.20     136 M    175 M    0.22    0.22    0.06    0.07     2968     8009      105     52
   2    0     0.00   0.39   0.00    0.60      11 K     61 K    0.82    0.12    0.00    0.02      280        0        1     68
   3    1     0.14   0.13   1.08    1.20     124 M    148 M    0.17    0.25    0.09    0.11     5432    25850      286     51
   4    0     0.00   0.36   0.00    0.60    5390       33 K    0.84    0.13    0.00    0.02      728        0        0     69
   5    1     0.08   0.08   1.01    1.20     187 M    215 M    0.13    0.15    0.23    0.27     2912    21365       25     52
   6    0     0.00   0.36   0.00    0.60    6665       49 K    0.86    0.13    0.00    0.02      672        0        0     69
   7    1     0.14   0.20   0.71    1.20      71 M     86 M    0.18    0.24    0.05    0.06     3752    14145      327     52
   8    0     0.00   0.35   0.00    0.60    4572       38 K    0.88    0.12    0.00    0.02      504        0        0     68
   9    1     0.15   0.68   0.22    0.63    5946 K   9717 K    0.39    0.43    0.00    0.01      280      398       70     53
  10    0     0.00   0.33   0.00    0.60    4216       38 K    0.89    0.14    0.00    0.02     3304        0        0     68
  11    1     0.18   0.26   0.70    1.18      70 M     85 M    0.17    0.24    0.04    0.05     1344    12594       47     52
  12    0     0.00   0.34   0.00    0.60    4721       36 K    0.87    0.15    0.00    0.02      448        0        0     69
  13    1     0.11   0.28   0.39    0.87      56 M     71 M    0.21    0.29    0.05    0.07      448     3346       16     52
  14    0     0.00   0.35   0.00    0.60      12 K     59 K    0.78    0.17    0.00    0.02      728        1        0     69
  15    1     0.14   0.20   0.70    1.19      70 M     85 M    0.18    0.26    0.05    0.06      504    13718      239     51
  16    0     0.00   0.40   0.00    0.60      11 K     56 K    0.79    0.17    0.00    0.02      280        0        0     69
  17    1     0.04   0.07   0.64    1.19     122 M    139 M    0.12    0.14    0.28    0.32     3808    16447      239     52
  18    0     0.00   0.38   0.00    0.60    9211       49 K    0.82    0.12    0.00    0.02      280        0        0     69
  19    1     0.12   0.19   0.64    1.19      88 M    105 M    0.16    0.16    0.07    0.08     2408     8108       43     53
  20    0     0.00   0.39   0.00    0.60      12 K     72 K    0.83    0.11    0.00    0.02     2240        0        0     69
  21    1     0.12   0.18   0.67    1.20      72 M     86 M    0.17    0.23    0.06    0.07     2800    14193      151     53
  22    0     0.00   0.41   0.00    0.60      11 K     64 K    0.81    0.11    0.00    0.02      168        0        0     70
  23    1     0.16   0.24   0.69    1.20      93 M    110 M    0.16    0.17    0.06    0.07     2464    13417       56     53
  24    0     0.00   0.35   0.00    0.60    5823       37 K    0.84    0.12    0.00    0.02      280        0        0     71
  25    1     0.12   0.19   0.64    1.20      71 M     88 M    0.19    0.22    0.06    0.07     2744    14077       22     53
  26    0     0.00   0.35   0.00    0.60    5944       35 K    0.83    0.11    0.00    0.02     1008        0        0     70
  27    1     0.10   0.18   0.55    1.09      72 M     85 M    0.16    0.20    0.07    0.09      448    14194       41     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     378 K   1542 K    0.75    0.10    0.01    0.02    21280        4       13     61
 SKT    1     0.13   0.19   0.70    1.15    1242 M   1494 M    0.17    0.21    0.07    0.08    32312   179861     1667     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.19   0.35    1.15    1242 M   1496 M    0.17    0.21    0.07    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   97 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.36 %

 C1 core residency: 19.39 %; C3 core residency: 1.08 %; C6 core residency: 49.18 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.19 => corresponds to 4.79 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.67 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       41 G     41 G   |   43%    43%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  118 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.21     0.41     218.73      29.92         149.24
 SKT   1    159.65    118.56     426.10      83.61         166.83
---------------------------------------------------------------------------------------------------------------
       *    160.86    118.97     644.83     113.52         166.85
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 12eb
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    67.47 --||-- Mem Ch  0: Reads (MB/s):  8081.67 --|
|--            Writes(MB/s):    25.74 --||--            Writes(MB/s):  5848.83 --|
|-- Mem Ch  1: Reads (MB/s):    60.08 --||-- Mem Ch  1: Reads (MB/s):  8078.94 --|
|--            Writes(MB/s):    21.52 --||--            Writes(MB/s):  5844.13 --|
|-- Mem Ch  2: Reads (MB/s):    65.66 --||-- Mem Ch  2: Reads (MB/s):  8086.51 --|
|--            Writes(MB/s):    25.43 --||--            Writes(MB/s):  5849.11 --|
|-- Mem Ch  3: Reads (MB/s):    61.70 --||-- Mem Ch  3: Reads (MB/s):  8082.51 --|
|--            Writes(MB/s):    21.66 --||--            Writes(MB/s):  5845.38 --|
|-- NODE 0 Mem Read (MB/s) :   254.91 --||-- NODE 1 Mem Read (MB/s) : 32329.63 --|
|-- NODE 0 Mem Write(MB/s) :    94.35 --||-- NODE 1 Mem Write(MB/s) : 23387.45 --|
|-- NODE 0 P. Write (T/s):     124361 --||-- NODE 1 P. Write (T/s):     349325 --|
|-- NODE 0 Memory (MB/s):      349.26 --||-- NODE 1 Memory (MB/s):    55717.07 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32584.54                --|
            |--                System Write Throughput(MB/s):      23481.79                --|
            |--               System Memory Throughput(MB/s):      56066.33                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 13c5
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     149 M       108     881 K   489 K    723 K     0     228  
 1     300 K      1055 K    42 M   427 M    221 M     0    1312 K
-----------------------------------------------------------------------
 *     149 M      1056 K    43 M   427 M    221 M     0    1312 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.47        Core1: 42.23        
Core2: 26.64        Core3: 33.28        
Core4: 25.75        Core5: 47.07        
Core6: 24.81        Core7: 35.39        
Core8: 24.81        Core9: 29.27        
Core10: 23.86        Core11: 31.03        
Core12: 25.58        Core13: 50.50        
Core14: 27.57        Core15: 33.97        
Core16: 27.25        Core17: 49.15        
Core18: 27.03        Core19: 47.41        
Core20: 25.92        Core21: 35.74        
Core22: 28.12        Core23: 31.91        
Core24: 28.09        Core25: 34.33        
Core26: 27.84        Core27: 33.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.22
Socket1: 40.45
DDR read Latency(ns)
Socket0: 47659.26
Socket1: 205.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.44        Core1: 42.62        
Core2: 26.52        Core3: 33.49        
Core4: 25.75        Core5: 47.15        
Core6: 25.39        Core7: 35.06        
Core8: 24.67        Core9: 29.36        
Core10: 23.94        Core11: 31.66        
Core12: 25.38        Core13: 50.52        
Core14: 26.58        Core15: 33.37        
Core16: 27.64        Core17: 49.04        
Core18: 28.85        Core19: 47.57        
Core20: 28.33        Core21: 35.43        
Core22: 27.97        Core23: 32.19        
Core24: 30.07        Core25: 33.77        
Core26: 29.38        Core27: 33.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.55
Socket1: 40.47
DDR read Latency(ns)
Socket0: 48605.71
Socket1: 205.79
irq_total: 261484.242988449
cpu_total: 28.98
cpu_0: 0.86
cpu_1: 80.77
cpu_2: 0.07
cpu_3: 97.54
cpu_4: 0.13
cpu_5: 86.03
cpu_6: 0.07
cpu_7: 52.30
cpu_8: 0.07
cpu_9: 12.71
cpu_10: 0.00
cpu_11: 57.29
cpu_12: 0.07
cpu_13: 47.04
cpu_14: 0.07
cpu_15: 58.75
cpu_16: 0.07
cpu_17: 49.30
cpu_18: 0.07
cpu_19: 60.48
cpu_20: 0.07
cpu_21: 54.62
cpu_22: 0.07
cpu_23: 45.44
cpu_24: 0.07
cpu_25: 52.36
cpu_26: 0.13
cpu_27: 54.82
enp130s0f0_rx_bytes: 7233924017
enp130s0f1_rx_bytes: 6701155037
enp4s0f0_rx_bytes: 4011080
enp4s0f1_rx_bytes: 3046554
Total_rx_bytes: 13942136688
enp130s0f0_tx_packets: 12114
enp130s0f1_tx_packets: 27989
enp4s0f0_tx_packets: 524577
enp4s0f1_tx_packets: 534941
Total_tx_packets: 1099621
enp130s0f0_rx_packets_phy: 807512
enp130s0f1_rx_packets_phy: 748009
enp4s0f0_rx_packets_phy: 60778
enp4s0f1_rx_packets_phy: 46159
Total_rx_packets_phy: 1662458
enp130s0f0_tx_bytes_phy: 5070982
enp130s0f1_tx_bytes_phy: 6061637
enp4s0f0_tx_bytes_phy: 4730731381
enp4s0f1_tx_bytes_phy: 4823893988
Total_tx_bytes_phy: 9565757988
enp130s0f0_tx_bytes: 799564
enp130s0f1_tx_bytes: 1847295
enp4s0f0_tx_bytes: 4728521713
enp4s0f1_tx_bytes: 4821825117
Total_tx_bytes: 9552993689
enp130s0f0_rx_packets: 807497
enp130s0f1_rx_packets: 748013
enp4s0f0_rx_packets: 60773
enp4s0f1_rx_packets: 46159
Total_rx_packets: 1662442
enp130s0f0_rx_bytes_phy: 7282115706
enp130s0f1_rx_bytes_phy: 6745374771
enp4s0f0_rx_bytes_phy: 4254495
enp4s0f1_rx_bytes_phy: 3231184
Total_rx_bytes_phy: 14034976156
enp130s0f0_tx_packets_phy: 78098
enp130s0f1_tx_packets_phy: 92088
enp4s0f0_tx_packets_phy: 524590
enp4s0f1_tx_packets_phy: 534933
Total_tx_packets_phy: 1229709


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.68        Core1: 42.42        
Core2: 27.37        Core3: 32.32        
Core4: 16.13        Core5: 46.95        
Core6: 18.89        Core7: 35.02        
Core8: 20.89        Core9: 29.51        
Core10: 19.15        Core11: 30.16        
Core12: 18.44        Core13: 49.89        
Core14: 29.10        Core15: 34.07        
Core16: 26.33        Core17: 48.77        
Core18: 27.21        Core19: 47.30        
Core20: 28.57        Core21: 35.57        
Core22: 28.13        Core23: 32.45        
Core24: 28.75        Core25: 34.01        
Core26: 28.80        Core27: 33.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.86
Socket1: 40.18
DDR read Latency(ns)
Socket0: 46703.67
Socket1: 206.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.83        Core1: 42.11        
Core2: 27.64        Core3: 31.79        
Core4: 27.45        Core5: 46.91        
Core6: 25.42        Core7: 35.77        
Core8: 25.98        Core9: 30.24        
Core10: 25.79        Core11: 30.95        
Core12: 27.95        Core13: 50.27        
Core14: 29.55        Core15: 34.03        
Core16: 25.83        Core17: 49.32        
Core18: 26.91        Core19: 47.14        
Core20: 26.58        Core21: 35.60        
Core22: 28.75        Core23: 31.49        
Core24: 27.58        Core25: 33.84        
Core26: 29.07        Core27: 33.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.88
Socket1: 40.15
DDR read Latency(ns)
Socket0: 49461.64
Socket1: 208.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.14        Core1: 42.02        
Core2: 27.50        Core3: 32.76        
Core4: 27.48        Core5: 46.90        
Core6: 25.41        Core7: 36.11        
Core8: 24.64        Core9: 30.76        
Core10: 25.01        Core11: 30.01        
Core12: 26.93        Core13: 49.82        
Core14: 28.67        Core15: 34.64        
Core16: 28.90        Core17: 48.50        
Core18: 27.73        Core19: 47.03        
Core20: 28.23        Core21: 34.95        
Core22: 27.42        Core23: 30.45        
Core24: 27.00        Core25: 34.28        
Core26: 26.94        Core27: 34.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.39
Socket1: 40.04
DDR read Latency(ns)
Socket0: 48511.55
Socket1: 206.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.04        Core1: 41.96        
Core2: 27.06        Core3: 32.46        
Core4: 29.54        Core5: 46.99        
Core6: 29.42        Core7: 35.32        
Core8: 26.09        Core9: 31.14        
Core10: 27.09        Core11: 31.07        
Core12: 28.66        Core13: 50.36        
Core14: 28.77        Core15: 34.03        
Core16: 26.93        Core17: 49.19        
Core18: 28.35        Core19: 47.26        
Core20: 29.67        Core21: 35.46        
Core22: 28.99        Core23: 31.27        
Core24: 27.56        Core25: 34.05        
Core26: 28.68        Core27: 33.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.19
Socket1: 40.21
DDR read Latency(ns)
Socket0: 48849.25
Socket1: 207.74
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5480
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409923674; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409924738; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206076072; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206076072; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206081899; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206081899; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206087421; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206087421; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206092616; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206092616; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004200640; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4268696; Consumed Joules: 260.54; Watts: 43.39; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2354792; Consumed DRAM Joules: 36.03; DRAM Watts: 6.00
S1P0; QPIClocks: 14409924998; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409927022; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205045073; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205045073; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205045234; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205045234; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205045133; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205045133; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205045051; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205045051; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004987405; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8275014; Consumed Joules: 505.07; Watts: 84.12; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6492194; Consumed DRAM Joules: 99.33; DRAM Watts: 16.54
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1639
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     297 K    897 K    0.67    0.09    0.01    0.02     9856        2        4     70
   1    1     0.22   0.22   1.01    1.20     141 M    172 M    0.18    0.21    0.06    0.08     3136     8154      297     52
   2    0     0.00   0.46   0.00    0.60    9917       61 K    0.84    0.13    0.00    0.02      560        0        0     68
   3    1     0.29   0.24   1.18    1.20     123 M    152 M    0.19    0.25    0.04    0.05     7168    24313      483     52
   4    0     0.00   0.43   0.00    0.60    7339       54 K    0.87    0.15    0.00    0.02     2072        0        0     69
   5    1     0.07   0.07   1.02    1.20     202 M    230 M    0.12    0.14    0.29    0.34     4480    18384       67     52
   6    0     0.00   0.44   0.00    0.60    8289       53 K    0.85    0.14    0.00    0.02      728        0        0     69
   7    1     0.11   0.17   0.64    1.18      69 M     82 M    0.17    0.24    0.06    0.08     2912    12973      161     52
   8    0     0.00   0.41   0.00    0.60    6144       49 K    0.87    0.17    0.00    0.02      336        0        0     68
   9    1     0.09   0.62   0.14    0.60    2533 K   4618 K    0.45    0.34    0.00    0.01      112       25       30     53
  10    0     0.00   0.40   0.00    0.60    6374       49 K    0.87    0.16    0.00    0.02     1176        1        0     67
  11    1     0.10   0.15   0.70    1.19      73 M     89 M    0.18    0.26    0.07    0.09     3304    13590       27     51
  12    0     0.00   0.62   0.00    0.60      26 K     67 K    0.61    0.17    0.01    0.01     2408        0        2     69
  13    1     0.05   0.11   0.44    0.92     104 M    118 M    0.12    0.14    0.22    0.25     2520     7962       77     52
  14    0     0.00   0.37   0.00    0.60    9127       51 K    0.82    0.16    0.00    0.02     1456        0        0     69
  15    1     0.18   0.24   0.74    1.20      71 M     88 M    0.19    0.26    0.04    0.05     1568    12761      195     51
  16    0     0.00   0.35   0.00    0.62    5909       37 K    0.84    0.17    0.00    0.02      168        0        0     69
  17    1     0.08   0.15   0.54    1.06     102 M    118 M    0.13    0.15    0.13    0.14      784     8454       34     52
  18    0     0.00   0.35   0.00    0.61    6529       39 K    0.84    0.11    0.00    0.02      392        0        1     70
  19    1     0.19   0.26   0.75    1.20      83 M    109 M    0.23    0.30    0.04    0.06      672     3083       38     53
  20    0     0.00   0.34   0.00    0.60    3983       34 K    0.88    0.10    0.00    0.02      280        0        1     70
  21    1     0.14   0.20   0.69    1.20      71 M     86 M    0.17    0.23    0.05    0.06     3304    12656      139     53
  22    0     0.00   0.32   0.00    0.60    5380       30 K    0.82    0.10    0.00    0.02      504        1        0     70
  23    1     0.18   0.33   0.53    1.05      45 M     64 M    0.29    0.33    0.03    0.04      672     2339       64     54
  24    0     0.00   0.33   0.00    0.60    4941       30 K    0.84    0.10    0.00    0.02      168        0        0     70
  25    1     0.11   0.17   0.64    1.20      74 M     89 M    0.17    0.21    0.07    0.08     1568    13692       33     53
  26    0     0.00   0.34   0.00    0.60    7248       41 K    0.82    0.10    0.00    0.02     1960        0        0     70
  27    1     0.15   0.22   0.69    1.20      74 M     90 M    0.18    0.23    0.05    0.06     2632    13445       26     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.43   0.00    0.60     404 K   1499 K    0.73    0.11    0.01    0.02    22064        4        6     61
 SKT    1     0.14   0.20   0.69    1.15    1242 M   1499 M    0.17    0.22    0.06    0.08    34832   151831     1671     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.20   0.35    1.15    1242 M   1501 M    0.17    0.22    0.06    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   97 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.31 %

 C1 core residency: 21.51 %; C3 core residency: 0.99 %; C6 core residency: 47.19 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 5.02 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.75 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       42 G     42 G   |   43%    43%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  119 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.25     0.46     219.57      29.96         163.04
 SKT   1    159.31    117.29     424.68      83.22         165.63
---------------------------------------------------------------------------------------------------------------
       *    160.57    117.75     644.25     113.18         165.63
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 171d
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    64.70 --||-- Mem Ch  0: Reads (MB/s):  7761.12 --|
|--            Writes(MB/s):    23.48 --||--            Writes(MB/s):  5941.05 --|
|-- Mem Ch  1: Reads (MB/s):    56.47 --||-- Mem Ch  1: Reads (MB/s):  7758.25 --|
|--            Writes(MB/s):    19.70 --||--            Writes(MB/s):  5937.10 --|
|-- Mem Ch  2: Reads (MB/s):    61.55 --||-- Mem Ch  2: Reads (MB/s):  7764.07 --|
|--            Writes(MB/s):    23.40 --||--            Writes(MB/s):  5941.84 --|
|-- Mem Ch  3: Reads (MB/s):    58.21 --||-- Mem Ch  3: Reads (MB/s):  7758.52 --|
|--            Writes(MB/s):    19.66 --||--            Writes(MB/s):  5937.23 --|
|-- NODE 0 Mem Read (MB/s) :   240.93 --||-- NODE 1 Mem Read (MB/s) : 31041.96 --|
|-- NODE 0 Mem Write(MB/s) :    86.24 --||-- NODE 1 Mem Write(MB/s) : 23757.23 --|
|-- NODE 0 P. Write (T/s):     124348 --||-- NODE 1 P. Write (T/s):     329359 --|
|-- NODE 0 Memory (MB/s):      327.17 --||-- NODE 1 Memory (MB/s):    54799.19 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      31282.89                --|
            |--                System Write Throughput(MB/s):      23843.47                --|
            |--               System Memory Throughput(MB/s):      55126.36                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 17f7
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     153 M        36    1070 K   504 K    633 K     0       0  
 1     388 K      1098 K    51 M   453 M    219 M    36    1704 K
-----------------------------------------------------------------------
 *     153 M      1098 K    52 M   453 M    220 M    36    1704 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.12        Core1: 43.36        
Core2: 26.42        Core3: 32.69        
Core4: 27.46        Core5: 41.81        
Core6: 26.95        Core7: 32.42        
Core8: 27.10        Core9: 27.36        
Core10: 26.20        Core11: 34.86        
Core12: 27.19        Core13: 47.85        
Core14: 25.87        Core15: 31.69        
Core16: 26.31        Core17: 48.70        
Core18: 27.98        Core19: 27.10        
Core20: 28.84        Core21: 34.84        
Core22: 25.81        Core23: 37.28        
Core24: 27.41        Core25: 33.54        
Core26: 29.96        Core27: 33.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.83
Socket1: 38.12
DDR read Latency(ns)
Socket0: 49639.34
Socket1: 213.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.30        Core1: 42.49        
Core2: 28.47        Core3: 31.67        
Core4: 27.22        Core5: 38.90        
Core6: 25.15        Core7: 33.33        
Core8: 28.60        Core9: 27.06        
Core10: 25.49        Core11: 34.25        
Core12: 28.22        Core13: 47.44        
Core14: 27.27        Core15: 32.32        
Core16: 27.04        Core17: 48.56        
Core18: 26.63        Core19: 27.83        
Core20: 28.25        Core21: 34.01        
Core22: 28.63        Core23: 33.40        
Core24: 27.50        Core25: 33.68        
Core26: 28.57        Core27: 32.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.02
Socket1: 37.15
DDR read Latency(ns)
Socket0: 50089.18
Socket1: 221.73
irq_total: 322341.850871214
cpu_total: 29.31
cpu_0: 0.93
cpu_1: 94.22
cpu_2: 0.13
cpu_3: 87.50
cpu_4: 0.13
cpu_5: 75.20
cpu_6: 0.13
cpu_7: 58.05
cpu_8: 0.13
cpu_9: 19.68
cpu_10: 0.07
cpu_11: 52.59
cpu_12: 0.07
cpu_13: 49.53
cpu_14: 0.07
cpu_15: 63.76
cpu_16: 0.07
cpu_17: 49.20
cpu_18: 0.07
cpu_19: 45.41
cpu_20: 0.13
cpu_21: 56.58
cpu_22: 0.07
cpu_23: 56.32
cpu_24: 0.07
cpu_25: 56.18
cpu_26: 0.13
cpu_27: 54.32
enp130s0f0_rx_packets_phy: 808270
enp130s0f1_rx_packets_phy: 744645
enp4s0f0_rx_packets_phy: 45175
enp4s0f1_rx_packets_phy: 60567
Total_rx_packets_phy: 1658657
enp130s0f0_tx_bytes_phy: 5742809
enp130s0f1_tx_bytes_phy: 7500510
enp4s0f0_tx_bytes_phy: 4784298342
enp4s0f1_tx_bytes_phy: 4924764359
Total_tx_bytes_phy: 9722306020
enp130s0f0_tx_packets_phy: 87693
enp130s0f1_tx_packets_phy: 112569
enp4s0f0_tx_packets_phy: 530528
enp4s0f1_tx_packets_phy: 546107
Total_tx_packets_phy: 1276897
enp130s0f0_tx_packets: 21737
enp130s0f1_tx_packets: 49335
enp4s0f0_tx_packets: 530532
enp4s0f1_tx_packets: 546101
Total_tx_packets: 1147705
enp130s0f0_rx_packets: 808246
enp130s0f1_rx_packets: 744645
enp4s0f0_rx_packets: 45173
enp4s0f1_rx_packets: 60560
Total_rx_packets: 1658624
enp130s0f0_rx_bytes_phy: 7288783422
enp130s0f1_rx_bytes_phy: 6715044079
enp4s0f0_rx_bytes_phy: 3162290
enp4s0f1_rx_bytes_phy: 4239704
Total_rx_bytes_phy: 14011229495
enp130s0f0_tx_bytes: 1434661
enp130s0f1_tx_bytes: 3256130
enp4s0f0_tx_bytes: 4782207239
enp4s0f1_tx_bytes: 4922524645
Total_tx_bytes: 9709422675
enp130s0f0_rx_bytes: 7240536586
enp130s0f1_rx_bytes: 6670986306
enp4s0f0_rx_bytes: 2981446
enp4s0f1_rx_bytes: 3996966
Total_rx_bytes: 13918501304


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.82        Core1: 36.73        
Core2: 20.45        Core3: 30.93        
Core4: 21.45        Core5: 36.84        
Core6: 25.91        Core7: 31.12        
Core8: 23.14        Core9: 25.04        
Core10: 26.01        Core11: 32.36        
Core12: 27.82        Core13: 45.97        
Core14: 26.39        Core15: 30.38        
Core16: 28.30        Core17: 46.06        
Core18: 25.98        Core19: 22.94        
Core20: 27.72        Core21: 32.45        
Core22: 28.78        Core23: 32.29        
Core24: 27.52        Core25: 31.78        
Core26: 28.49        Core27: 30.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.60
Socket1: 34.50
DDR read Latency(ns)
Socket0: 47359.57
Socket1: 233.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.30        Core1: 41.00        
Core2: 28.19        Core3: 32.34        
Core4: 27.59        Core5: 37.73        
Core6: 26.71        Core7: 30.85        
Core8: 29.31        Core9: 26.63        
Core10: 26.08        Core11: 35.59        
Core12: 27.91        Core13: 46.50        
Core14: 26.13        Core15: 29.89        
Core16: 27.01        Core17: 47.61        
Core18: 25.44        Core19: 20.52        
Core20: 28.44        Core21: 33.19        
Core22: 30.08        Core23: 32.94        
Core24: 29.14        Core25: 32.18        
Core26: 28.82        Core27: 31.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.19
Socket1: 35.58
DDR read Latency(ns)
Socket0: 48985.06
Socket1: 224.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.34        Core1: 41.52        
Core2: 26.53        Core3: 32.50        
Core4: 27.16        Core5: 38.56        
Core6: 27.14        Core7: 31.58        
Core8: 29.98        Core9: 26.83        
Core10: 27.63        Core11: 35.51        
Core12: 26.93        Core13: 46.85        
Core14: 26.85        Core15: 30.37        
Core16: 25.06        Core17: 48.07        
Core18: 25.20        Core19: 23.04        
Core20: 29.24        Core21: 33.81        
Core22: 28.57        Core23: 33.43        
Core24: 28.65        Core25: 32.00        
Core26: 29.01        Core27: 31.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.94
Socket1: 36.17
DDR read Latency(ns)
Socket0: 50024.69
Socket1: 223.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.52        Core1: 42.07        
Core2: 28.55        Core3: 31.86        
Core4: 28.85        Core5: 37.94        
Core6: 26.91        Core7: 31.25        
Core8: 26.15        Core9: 26.59        
Core10: 24.83        Core11: 33.37        
Core12: 26.72        Core13: 46.71        
Core14: 27.10        Core15: 31.02        
Core16: 26.47        Core17: 48.18        
Core18: 26.58        Core19: 23.90        
Core20: 28.67        Core21: 33.74        
Core22: 29.99        Core23: 32.74        
Core24: 28.01        Core25: 32.42        
Core26: 29.61        Core27: 31.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.05
Socket1: 36.15
DDR read Latency(ns)
Socket0: 49772.68
Socket1: 224.73
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6550
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6003 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410102462; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410106094; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205116261; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205116261; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205121493; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205121493; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205125922; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205125922; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205130371; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205130371; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004284435; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4290434; Consumed Joules: 261.87; Watts: 43.62; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2346133; Consumed DRAM Joules: 35.90; DRAM Watts: 5.98
S1P0; QPIClocks: 14410124822; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410127714; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205147182; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205147182; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205147946; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205147946; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205147966; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205147966; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205148108; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205148108; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004867603; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8384449; Consumed Joules: 511.75; Watts: 85.25; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6520767; Consumed DRAM Joules: 99.77; DRAM Watts: 16.62
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1a67
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.46   0.01    0.60     277 K    856 K    0.68    0.08    0.01    0.02    10304        1        2     70
   1    1     0.16   0.14   1.16    1.20     197 M    232 M    0.15    0.17    0.12    0.14     5152    18651      135     52
   2    0     0.00   0.38   0.00    0.60      22 K     74 K    0.70    0.18    0.01    0.02     1848        1        0     68
   3    1     0.14   0.14   1.06    1.20     125 M    150 M    0.16    0.24    0.09    0.10     4312    26683      187     52
   4    0     0.00   0.37   0.00    0.60    6750       43 K    0.84    0.13    0.00    0.02     1064        0        0     69
   5    1     0.12   0.14   0.88    1.20     132 M    162 M    0.19    0.20    0.11    0.13     2296    13434       40     53
   6    0     0.00   0.36   0.00    0.60    5877       44 K    0.87    0.13    0.00    0.02      448        0        0     68
   7    1     0.12   0.17   0.71    1.19      73 M     89 M    0.18    0.25    0.06    0.07     2352    15460      182     52
   8    0     0.00   0.37   0.00    0.60    6495       44 K    0.85    0.14    0.00    0.02     1064        0        0     68
   9    1     0.14   0.74   0.19    0.61    3937 K   7006 K    0.44    0.40    0.00    0.01       56      213       75     53
  10    0     0.00   0.36   0.00    0.60    4765       37 K    0.87    0.13    0.00    0.02     1456        0        0     67
  11    1     0.12   0.20   0.60    1.11      69 M     83 M    0.17    0.24    0.06    0.07     1904    12521       40     51
  12    0     0.00   0.34   0.00    0.60    5869       41 K    0.86    0.16    0.00    0.02      448        0        0     69
  13    1     0.11   0.19   0.59    1.16      97 M    115 M    0.15    0.15    0.09    0.10     1736     6900       32     51
  14    0     0.00   0.37   0.00    0.60    7873       40 K    0.81    0.17    0.00    0.02      728        0        0     69
  15    1     0.19   0.24   0.80    1.19      77 M     95 M    0.19    0.27    0.04    0.05     4648    14367      222     51
  16    0     0.00   0.32   0.00    0.60    5711       33 K    0.83    0.15    0.00    0.02        0        0        0     70
  17    1     0.09   0.16   0.54    1.08     100 M    116 M    0.14    0.15    0.11    0.13     1512     8506       46     52
  18    0     0.00   0.34   0.00    0.60    5360       37 K    0.86    0.10    0.00    0.02      168        0        0     69
  19    1     0.22   0.42   0.51    1.02      35 M     54 M    0.35    0.41    0.02    0.03      616     2497       36     53
  20    0     0.00   0.34   0.00    0.60    3707       35 K    0.90    0.10    0.00    0.02      168        0        0     70
  21    1     0.16   0.23   0.69    1.18      71 M     88 M    0.19    0.24    0.04    0.06     2800    14205      148     53
  22    0     0.00   0.33   0.00    0.60    6309       34 K    0.82    0.10    0.00    0.02      784        0        0     70
  23    1     0.14   0.19   0.73    1.20      85 M    110 M    0.23    0.27    0.06    0.08      336     5924       48     53
  24    0     0.00   0.36   0.00    0.60    4910       33 K    0.85    0.10    0.00    0.02     1176        0        0     70
  25    1     0.14   0.20   0.69    1.20      76 M     92 M    0.18    0.22    0.05    0.07     3136    14935       46     52
  26    0     0.00   0.33   0.00    0.60    5015       29 K    0.83    0.10    0.00    0.02     1680        0        0     70
  27    1     0.13   0.20   0.67    1.20      72 M     89 M    0.19    0.23    0.06    0.07     3696    14072       22     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     368 K   1388 K    0.73    0.11    0.01    0.02    21336        2        2     61
 SKT    1     0.14   0.20   0.70    1.15    1218 M   1489 M    0.18    0.23    0.06    0.07    34552   168368     1259     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.20   0.35    1.15    1219 M   1490 M    0.18    0.23    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:   99 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.58 %

 C1 core residency: 19.91 %; C3 core residency: 0.22 %; C6 core residency: 49.30 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 5.05 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.78 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       42 G     42 G   |   43%    43%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  119 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.18     0.43     220.25      30.25         151.70
 SKT   1    156.31    118.82     427.95      83.07         166.18
---------------------------------------------------------------------------------------------------------------
       *    157.49    119.25     648.20     113.32         165.50
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
