/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [8:0] _02_;
  wire [5:0] _03_;
  wire [9:0] _04_;
  reg [9:0] _05_;
  wire [8:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [11:0] celloutsig_0_26z;
  wire [9:0] celloutsig_0_27z;
  wire [14:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_38z;
  wire [10:0] celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_43z;
  wire [6:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [17:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = ~(celloutsig_0_8z & celloutsig_0_0z[4]);
  assign celloutsig_1_3z = !(celloutsig_1_0z[4] ? in_data[112] : in_data[160]);
  assign celloutsig_1_6z = !(in_data[160] ? in_data[190] : celloutsig_1_0z[2]);
  assign celloutsig_0_6z = !(celloutsig_0_5z[4] ? celloutsig_0_3z[0] : celloutsig_0_0z[6]);
  assign celloutsig_0_8z = !(in_data[74] ? celloutsig_0_4z : celloutsig_0_5z[5]);
  assign celloutsig_0_13z = celloutsig_0_0z[1] | celloutsig_0_5z[3];
  assign celloutsig_0_2z = celloutsig_0_5z[2] | celloutsig_0_0z[8];
  assign celloutsig_0_14z = ~(celloutsig_0_8z ^ _01_);
  reg [5:0] _14_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _14_ <= 6'h00;
    else _14_ <= celloutsig_1_1z[5:0];
  assign { _03_[5:2], _00_, _03_[0] } = _14_;
  reg [9:0] _15_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _15_ <= 10'h000;
    else _15_ <= { celloutsig_0_0z[0], celloutsig_0_0z };
  assign { _04_[9], celloutsig_0_5z, _01_, _04_[0] } = _15_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _05_ <= 10'h000;
    else _05_ <= { celloutsig_0_10z[1:0], celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_24z };
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 9'h000;
    else _02_ <= { celloutsig_0_23z[1:0], celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_0_39z = { celloutsig_0_14z, _05_ } / { 1'h1, celloutsig_0_19z[6:4], celloutsig_0_31z, celloutsig_0_31z, celloutsig_0_33z, celloutsig_0_8z, celloutsig_0_38z };
  assign celloutsig_1_13z = celloutsig_1_0z[6:2] / { 1'h1, celloutsig_1_2z[1:0], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_20z = celloutsig_0_7z[6:2] / { 1'h1, in_data[42], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_15z };
  assign celloutsig_0_31z = celloutsig_0_0z[6:3] == celloutsig_0_19z[7:4];
  assign celloutsig_1_18z = { celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_13z } == in_data[112:105];
  assign celloutsig_0_12z = { _04_[9], celloutsig_0_5z, _01_, celloutsig_0_0z } == { celloutsig_0_10z[4:1], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_21z = celloutsig_0_19z[7:4] == celloutsig_0_18z;
  assign celloutsig_0_24z = celloutsig_0_3z[2:0] == celloutsig_0_23z;
  assign celloutsig_0_38z = { celloutsig_0_26z, celloutsig_0_8z } || { _02_[8:4], celloutsig_0_16z, celloutsig_0_5z };
  assign celloutsig_0_4z = { _04_[9], celloutsig_0_5z[6:1] } || in_data[44:38];
  assign celloutsig_1_4z = in_data[171:152] || { celloutsig_1_1z[11:7], celloutsig_1_1z };
  assign celloutsig_1_14z = { _03_[3:2], _00_, _03_[0] } || celloutsig_1_13z[3:0];
  assign celloutsig_0_11z = { in_data[81:73], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_10z } || in_data[28:6];
  assign celloutsig_0_15z = { in_data[42:37], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_12z } || { in_data[22:12], celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_16z = { in_data[87:84], celloutsig_0_6z, celloutsig_0_13z } || { celloutsig_0_7z[5:1], celloutsig_0_9z };
  assign celloutsig_0_17z = { celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_11z } || in_data[6:3];
  assign celloutsig_1_5z = in_data[134:117] * { celloutsig_1_0z[4], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_19z = { celloutsig_0_5z[5:0], _01_, celloutsig_0_8z, celloutsig_0_17z } * { celloutsig_0_10z[4:0], celloutsig_0_3z };
  assign celloutsig_0_33z = celloutsig_0_14z ? celloutsig_0_27z[9:7] : { celloutsig_0_17z, celloutsig_0_30z, celloutsig_0_9z };
  assign celloutsig_0_10z = celloutsig_0_6z ? { celloutsig_0_0z[5:3], celloutsig_0_8z, celloutsig_0_2z, 1'h1 } : { in_data[95:91], celloutsig_0_9z };
  assign celloutsig_0_18z = celloutsig_0_5z[5:2] >> { celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_0_3z = celloutsig_0_0z[7:4] << celloutsig_0_0z[7:4];
  assign celloutsig_1_0z = in_data[182:175] << in_data[161:154];
  assign celloutsig_1_1z = in_data[110:96] << in_data[132:118];
  assign celloutsig_1_19z = celloutsig_1_7z[6:1] << { _03_[4:2], _00_, _03_[0], celloutsig_1_3z };
  assign celloutsig_0_29z = { in_data[67:63], celloutsig_0_24z, celloutsig_0_0z } <<< { celloutsig_0_20z[3:1], celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_24z };
  assign celloutsig_0_44z = celloutsig_0_29z[13:7] <<< celloutsig_0_39z[6:0];
  assign celloutsig_0_7z = { in_data[71], celloutsig_0_3z, celloutsig_0_3z } <<< { celloutsig_0_5z[5:0], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_23z = { celloutsig_0_10z[2:1], celloutsig_0_14z } <<< celloutsig_0_5z[5:3];
  assign celloutsig_0_0z = in_data[14:6] >>> in_data[38:30];
  assign celloutsig_0_43z = { celloutsig_0_39z[1:0], celloutsig_0_14z } >>> celloutsig_0_18z[3:1];
  assign celloutsig_1_2z = in_data[101:99] >>> celloutsig_1_0z[3:1];
  assign celloutsig_1_7z = { celloutsig_1_0z[5:1], celloutsig_1_3z, celloutsig_1_4z } >>> celloutsig_1_5z[15:9];
  assign celloutsig_0_26z = { _05_[2:0], celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_4z } >>> { celloutsig_0_4z, celloutsig_0_13z, _05_ };
  assign celloutsig_0_27z = { celloutsig_0_5z[5:0], _01_, celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_21z } >>> { celloutsig_0_10z[2], celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_21z };
  assign celloutsig_0_9z = ~((celloutsig_0_3z[0] & celloutsig_0_6z) | (celloutsig_0_5z[3] & celloutsig_0_2z));
  assign celloutsig_0_22z = ~((celloutsig_0_10z[5] & in_data[89]) | (celloutsig_0_11z & celloutsig_0_7z[6]));
  assign _03_[1] = _00_;
  assign _04_[8:1] = { celloutsig_0_5z, _01_ };
  assign { out_data[128], out_data[101:96], out_data[34:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
