
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.29000000000000000000;
2.29000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_20_1";
mvm_32_32_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_20_1' with
	the parameters "32,32,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b20_g1' with
	the parameters "6,32". (HDL-193)

Inferred memory devices in process
	in routine increaser_b6_TOP32 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b20_g1' with
	the parameters "1,32,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b20_g1' with
	the parameters "20,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE32' with
	the parameters "20,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE32_LOGSIZE5/105 |   32   |   20    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE32' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1505 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b20_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b6_TOP32'
  Processing 'multipath_k32_p32_b20_g1'
  Processing 'mvm_32_32_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b20_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b20_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b20_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b20_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b20_g1_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b20_g1_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b20_g1_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b20_g1_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b20_g1_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b20_g1_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b20_g1_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b20_g1_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b20_g1_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b20_g1_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b20_g1_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b20_g1_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Processing 'increaser_b6_TOP32_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_16_DW_mult_tc_0'
  Mapping 'mac_b20_g1_17_DW_mult_tc_0'
  Mapping 'mac_b20_g1_18_DW_mult_tc_0'
  Mapping 'mac_b20_g1_19_DW_mult_tc_0'
  Mapping 'mac_b20_g1_20_DW_mult_tc_0'
  Mapping 'mac_b20_g1_21_DW_mult_tc_0'
  Mapping 'mac_b20_g1_22_DW_mult_tc_0'
  Mapping 'mac_b20_g1_23_DW_mult_tc_0'
  Mapping 'mac_b20_g1_24_DW_mult_tc_0'
  Mapping 'mac_b20_g1_25_DW_mult_tc_0'
  Mapping 'mac_b20_g1_26_DW_mult_tc_0'
  Mapping 'mac_b20_g1_27_DW_mult_tc_0'
  Mapping 'mac_b20_g1_28_DW_mult_tc_0'
  Mapping 'mac_b20_g1_29_DW_mult_tc_0'
  Mapping 'mac_b20_g1_30_DW_mult_tc_0'
  Mapping 'mac_b20_g1_31_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:44  516655.8      1.36   29944.6  123175.4                          
    0:01:44  516655.8      1.36   29944.6  123175.4                          
    0:01:44  517257.5      1.36   29944.6  122755.9                          
    0:01:45  517851.2      1.36   29944.6  122336.4                          
    0:01:45  518444.9      1.36   29944.6  121916.9                          
    0:01:45  519038.6      1.36   29944.6  121497.4                          
    0:01:45  519632.3      1.36   29944.6  121077.9                          
    0:01:46  520226.0      1.36   29944.5  120658.4                          
    0:01:46  520819.7      1.36   29944.5  120238.9                          
    0:01:46  521413.5      1.36   29944.5  119819.4                          
    0:01:46  522007.2      1.36   29944.5  119400.0                          
    0:01:47  522600.9      1.36   29944.5  118980.5                          
    0:01:48  523413.8      1.36   24508.6  100276.8                          
    0:01:49  524239.4      1.36   18610.3   80402.3                          
    0:01:50  525028.7      1.36   13167.3   61740.0                          
    0:01:51  525852.2      1.36    7272.8   42057.7                          
    0:01:53  526653.9      1.36    1828.2   22988.6                          
    0:02:52  526164.2      0.68     323.0    2425.4                          
    0:02:53  526164.2      0.68     323.0    2425.4                          
    0:02:53  526164.2      0.68     323.0    2425.4                          
    0:02:55  526164.8      0.68     323.0    2425.4                          
    0:02:55  526164.8      0.68     323.0    2425.4                          
    0:02:56  526164.8      0.68     323.0    2425.4                          
    0:03:37  447728.8      0.70     217.4     473.7                          
    0:03:42  447616.3      0.69     216.5     419.1                          
    0:03:48  447627.5      0.69     215.4     409.3                          
    0:03:50  447633.3      0.69     213.7     400.1                          
    0:04:04  447640.5      0.68     212.3     390.2                          
    0:04:07  447651.1      0.68     210.4     378.6                          
    0:04:09  447663.6      0.68     209.6     368.7                          
    0:04:11  447665.2      0.67     208.7     358.8                          
    0:04:14  447666.6      0.67     208.1     349.6                          
    0:04:16  447672.1      0.67     206.4     339.7                          
    0:04:17  447682.8      0.66     205.1     326.3                          
    0:04:19  447703.8      0.66     203.7     311.0                          
    0:04:20  447709.4      0.65     202.7     294.0                          
    0:04:21  447726.9      0.65     202.1     275.9                          
    0:04:23  447743.4      0.64     200.7     256.0                          
    0:04:24  447760.5      0.63     199.6     241.5                          
    0:04:25  447768.7      0.63     198.0     229.8                          
    0:04:27  447768.4      0.63     198.0     229.8                          
    0:04:27  447768.4      0.63     198.0     229.8                          
    0:04:28  447772.4      0.63     193.8     147.8                          
    0:04:30  447775.9      0.63     188.6      75.2                          
    0:04:31  447776.1      0.62     184.8      28.8                          
    0:04:32  447775.9      0.60     181.9       7.8                          
    0:04:33  447775.1      0.60     181.1       0.0                          
    0:04:34  447775.1      0.60     181.1       0.0                          
    0:04:34  447775.1      0.60     181.1       0.0                          
    0:04:34  447775.1      0.60     181.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:34  447775.1      0.60     181.1       0.0                          
    0:04:34  447822.7      0.55     176.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:35  447869.2      0.53     174.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:04:35  447908.6      0.52     172.9       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:35  447936.0      0.51     172.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:04:35  447974.3      0.51     170.8       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:04:35  448010.5      0.50     169.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:36  448036.0      0.49     169.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:36  448059.4      0.49     168.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:04:36  448090.8      0.49     167.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[38]/D
    0:04:36  448117.4      0.49     166.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:36  448139.5      0.48     166.0       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:36  448154.7      0.48     165.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:36  448175.1      0.48     165.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:04:37  448199.1      0.47     164.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:37  448215.6      0.47     164.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:37  448229.7      0.47     163.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:37  448240.6      0.47     163.5       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:04:37  448249.9      0.47     163.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:37  448269.0      0.47     162.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:37  448294.6      0.47     162.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:37  448308.7      0.46     161.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:38  448328.9      0.46     161.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:04:38  448340.3      0.46     161.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:38  448349.9      0.46     160.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:38  448364.0      0.46     160.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:38  448388.2      0.46     159.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:38  448407.6      0.45     159.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:04:38  448422.5      0.45     158.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:39  448435.6      0.45     158.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:04:39  448444.9      0.45     157.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:39  448461.4      0.45     157.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:39  448480.0      0.45     156.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:39  448507.9      0.45     154.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:39  448538.0      0.45     152.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:39  448576.5      0.45     149.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:39  448606.6      0.45     146.8       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:39  448645.2      0.45     143.9       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:39  448678.4      0.45     141.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:40  448701.8      0.44     140.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:40  448727.4      0.44     138.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:40  448746.2      0.44     136.6       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:40  448772.1      0.44     134.5       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:40  448789.1      0.44     133.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:04:40  448803.4      0.44     133.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:40  448814.1      0.44     133.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:40  448834.3      0.43     132.7       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:40  448859.3      0.43     132.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:41  448876.6      0.43     131.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:04:41  448887.5      0.43     131.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[38]/D
    0:04:41  448906.1      0.42     130.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:41  448916.2      0.42     130.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:41  448922.6      0.42     130.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:41  448931.9      0.42     130.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:41  448946.5      0.42     129.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:41  448963.3      0.42     129.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:41  448976.1      0.41     128.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:41  448977.7      0.41     128.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:42  448995.5      0.41     128.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:42  449004.5      0.41     128.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:42  449014.1      0.41     127.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:42  449018.1      0.41     127.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:04:42  449034.1      0.41     126.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:42  449045.2      0.41     125.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:42  449062.0      0.41     124.3       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:42  449069.4      0.41     123.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:42  449076.1      0.41     123.4       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:42  449080.3      0.41     123.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:42  449088.9      0.40     123.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:43  449106.4      0.40     122.0       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:43  449129.0      0.40     120.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:43  449154.6      0.40     120.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:43  449174.5      0.40     118.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:43  449189.7      0.40     117.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:43  449215.5      0.40     117.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:43  449215.5      0.40     117.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:43  449233.8      0.40     116.4       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:43  449250.3      0.40     115.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:43  449265.2      0.40     115.4       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:04:44  449283.3      0.40     114.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:44  449300.6      0.40     114.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:44  449311.5      0.40     114.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:44  449317.6      0.39     113.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[38]/D
    0:04:44  449329.9      0.39     113.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:44  449344.0      0.39     113.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:44  449353.5      0.39     112.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:44  449371.6      0.39     112.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:44  449381.5      0.38     111.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:45  449393.7      0.38     111.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:45  449406.7      0.38     110.5       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:45  449416.3      0.38     110.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:45  449431.5      0.38     109.8       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  449448.8      0.38     108.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  449460.5      0.38     108.0       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:45  449474.8      0.38     107.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  449482.3      0.37     106.6       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  449492.6      0.37     106.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:45  449504.3      0.37     106.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  449523.5      0.37     105.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  449535.5      0.37     104.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  449552.2      0.36     104.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:04:46  449557.5      0.36     104.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  449575.1      0.36     103.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  449584.9      0.36     103.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:46  449596.9      0.36     102.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  449605.4      0.36     101.6       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:46  449609.4      0.36     101.6       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:46  449615.8      0.36     101.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:04:46  449636.8      0.36     100.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:04:47  449650.1      0.36     100.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:04:47  449664.7      0.36     100.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:47  449681.2      0.36      99.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:47  449689.2      0.36      99.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:47  449698.3      0.35      98.6       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:47  449712.9      0.35      98.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:47  449734.7      0.35      96.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  449763.4      0.35      95.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  449771.9      0.35      94.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:47  449786.3      0.35      94.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:48  449798.3      0.35      94.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:48  449803.3      0.35      93.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[38]/D
    0:04:48  449819.6      0.35      93.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:48  449824.6      0.35      93.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:48  449831.3      0.34      92.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:04:48  449844.3      0.34      92.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:48  449866.9      0.34      90.7       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:48  449879.9      0.34      90.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:48  449888.7      0.34      90.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:48  449897.5      0.34      89.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:48  449908.9      0.34      89.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:49  449922.8      0.34      89.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:49  449936.1      0.34      88.7       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:49  449951.5      0.33      88.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:49  449976.2      0.33      87.2       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:49  450000.2      0.33      86.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:49  450022.8      0.33      85.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:49  450026.8      0.33      85.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:49  450035.0      0.33      85.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:04:49  450041.7      0.33      84.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:49  450054.7      0.33      84.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:50  450067.2      0.32      84.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:50  450072.0      0.32      84.0       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:50  450074.9      0.32      84.0       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:50  450077.3      0.32      83.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:50  450085.3      0.32      83.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:50  450093.0      0.32      83.1       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  450097.8      0.32      82.8       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:04:50  450111.9      0.32      82.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:50  450117.2      0.32      82.2       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:50  450134.5      0.32      81.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[38]/D
    0:04:51  450149.1      0.32      81.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:04:51  450164.0      0.32      80.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  450181.3      0.31      79.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:51  450188.2      0.31      79.1       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  450193.3      0.31      79.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:51  450208.5      0.31      78.2       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  450219.6      0.31      77.8       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:04:51  450232.4      0.31      77.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:51  450246.5      0.31      77.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:51  450260.9      0.31      76.5       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  450273.9      0.31      76.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:51  450280.8      0.31      75.7       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:52  450290.6      0.30      75.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:52  450302.6      0.30      75.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:52  450312.5      0.30      75.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:52  450321.2      0.30      74.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:52  450334.0      0.30      74.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:52  450341.5      0.30      73.7       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:52  450352.6      0.30      73.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:52  450358.7      0.30      72.9       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:52  450367.0      0.30      72.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:04:52  450382.9      0.30      72.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:52  450395.7      0.29      71.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:53  450404.8      0.29      71.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:53  450418.6      0.29      71.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:53  450423.1      0.29      70.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:53  450426.6      0.29      70.9       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:53  450431.9      0.29      70.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:53  450445.2      0.29      70.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:53  450450.2      0.29      70.3       2.1 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:53  450451.0      0.29      70.2       2.1 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:53  450457.2      0.29      70.0       2.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:53  450470.5      0.28      69.5       2.1 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:53  450479.0      0.28      69.3       2.1 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:54  450486.2      0.28      69.1       2.1 path/path/path/genblk1.add_in_reg[39]/D
    0:04:54  450491.5      0.28      69.0       2.1 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:54  450496.5      0.28      68.8       2.1 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:54  450503.7      0.28      68.7       2.1 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:54  450511.4      0.28      68.5       2.1 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:54  450518.3      0.28      68.3       2.1 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:54  450527.4      0.27      67.8       2.1 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:54  450535.6      0.27      67.4       2.1 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:54  450544.7      0.27      66.7       2.1 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:04:54  450553.2      0.27      66.3       2.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:54  450560.1      0.27      66.0       2.1 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:55  450567.0      0.27      65.9       2.1 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:04:55  450576.6      0.27      65.4       2.1 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:04:55  450586.4      0.26      65.0       2.1 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:55  450598.4      0.26      64.7       2.1 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:55  450607.7      0.26      64.3       2.1 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:55  450617.6      0.26      63.8       2.1 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:55  450629.0      0.26      63.2       2.1 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:55  450634.8      0.26      62.9       2.1 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:55  450642.3      0.26      62.4       2.1 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:55  450647.9      0.26      62.3       2.1 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:55  450651.6      0.26      62.2       2.1 path/genblk1[23].path/path/genblk1.add_in_reg[38]/D
    0:04:56  450657.5      0.25      61.9       2.1 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:04:56  450663.6      0.25      61.5       2.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:56  450674.0      0.25      61.1       2.1 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:56  450682.7      0.25      60.7       2.1 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:56  450693.4      0.25      60.2       2.1 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:56  450698.7      0.25      59.7       2.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  450706.7      0.25      59.4       2.1 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:04:56  450716.0      0.25      58.9       2.1 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:56  450721.6      0.25      58.5       2.1 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:56  450729.0      0.24      58.2       2.1 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:04:56  450735.1      0.24      57.9       2.1 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:56  450741.8      0.24      57.8       2.1 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:57  450748.4      0.24      57.5       2.1 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:57  450754.8      0.24      57.4       2.1 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:04:57  450763.6      0.24      57.2       2.1 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:57  450770.2      0.24      57.1       2.1 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:57  450782.2      0.24      56.6       2.1 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:04:57  450787.5      0.24      56.3       2.1 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:04:57  450792.3      0.24      56.0       2.1 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:04:57  450802.2      0.24      55.5       2.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:57  450808.5      0.24      55.3       2.1 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:57  450813.3      0.24      55.1       2.1 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:57  450820.0      0.23      54.8       2.1 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:04:58  450828.0      0.23      54.6       2.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  450833.8      0.23      54.3       2.1 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:04:58  450841.5      0.23      54.1       2.1 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:04:58  450851.6      0.23      53.9       2.1 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:58  450857.2      0.23      53.6       2.1 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:58  450865.7      0.23      53.4       2.1 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:58  450876.4      0.23      52.8       2.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  450883.3      0.23      52.4       2.1 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:04:58  450889.9      0.23      52.1       2.1 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:04:58  450897.4      0.23      51.9       2.1 path/genblk1[23].path/path/genblk1.add_in_reg[38]/D
    0:04:58  450903.2      0.23      51.5       2.1 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:58  450905.9      0.23      51.4       2.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  450911.2      0.22      51.2       2.1 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:04:59  450919.2      0.22      50.8       2.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  450927.4      0.22      50.5       2.1 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:04:59  450936.0      0.22      50.3       2.1 path/path/path/genblk1.add_in_reg[39]/D
    0:04:59  450945.5      0.22      50.1       2.1 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:59  450954.0      0.22      49.9       2.1 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:04:59  450962.3      0.22      49.7       2.1 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:59  450970.8      0.22      49.4       2.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  450977.7      0.22      49.3       2.1 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:59  450988.9      0.22      49.0       2.1 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:59  450998.5      0.22      48.7       2.2 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:59  451000.6      0.22      48.5       2.2 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:00  451010.2      0.22      48.3       2.2 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:00  451015.5      0.21      48.0       2.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:00  451020.3      0.21      48.0       2.2 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:05:00  451026.1      0.21      47.8       2.2 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  451032.5      0.21      47.4       2.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  451036.2      0.21      47.3       2.2 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:00  451040.2      0.21      47.2       2.2 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:05:00  451045.8      0.21      47.0       2.2 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:05:00  451055.4      0.21      46.6       2.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  451058.3      0.21      46.4       2.2 path/path/path/genblk1.add_in_reg[39]/D
    0:05:00  451062.0      0.21      46.3       2.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:00  451064.7      0.21      46.2       2.2 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:05:01  451071.4      0.21      46.0       2.2 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:01  451079.9      0.21      45.9       2.2 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:05:01  451086.8      0.21      45.7       2.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:01  451094.8      0.21      45.5       2.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:01  451103.5      0.21      45.4       2.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:01  451114.2      0.21      45.0       2.2 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:01  451117.6      0.21      44.8       2.2 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:05:01  451119.8      0.20      44.8       2.2 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:05:01  451122.7      0.20      44.8       2.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:01  451127.5      0.20      44.6       2.2 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:05:01  451127.7      0.20      44.5       2.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:01  451132.0      0.20      44.3       2.2 path/genblk1[23].path/path/genblk1.add_in_reg[38]/D
    0:05:01  451136.5      0.20      44.1       2.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:02  451139.5      0.20      44.0       2.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:02  451144.5      0.20      43.8       2.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:02  451147.7      0.20      43.6       2.2 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:02  451152.5      0.20      43.5       2.2 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:05:02  451157.8      0.20      43.4       2.2 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:05:02  451163.4      0.20      43.3       2.2 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:02  451170.8      0.20      43.0       2.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:02  451175.9      0.20      43.0       2.2 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:02  451182.8      0.20      42.9       2.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:02  451186.0      0.20      42.7       2.2 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:05:02  451194.2      0.20      42.5       2.2 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:05:02  451198.2      0.20      42.5       2.2 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:03  451208.6      0.20      42.1       2.2 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:03  451219.8      0.20      42.0       2.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:03  451223.2      0.20      41.9       2.2 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:05:03  451228.8      0.19      41.8       2.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:03  451231.8      0.19      41.6       2.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:03  451242.9      0.19      41.4       2.2 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:05:03  451245.9      0.19      41.3       2.2 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:05:03  451247.7      0.19      41.3       2.2 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:05:03  451255.4      0.19      41.1       2.2 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:03  451259.9      0.19      41.0       2.2 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:05:03  451266.1      0.19      41.0       2.2 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:03  451272.7      0.19      40.9       2.2 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:03  451277.5      0.19      40.8       2.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:04  451280.7      0.19      40.7       2.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:04  451286.3      0.19      40.6       2.2 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:04  451289.7      0.19      40.5       2.2 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:04  451298.5      0.19      40.3       2.2 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:04  451302.2      0.19      40.2       2.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:04  451305.7      0.19      40.1       2.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:04  451313.4      0.19      40.0       2.2 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:05:04  451315.0      0.19      40.0       2.2 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:05:04  451318.2      0.19      40.0       2.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:04  451325.7      0.19      39.9       2.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:04  451336.3      0.19      39.7       2.2 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:05:04  451346.7      0.19      39.6       2.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:05  451353.8      0.19      39.4       2.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:05  451360.8      0.19      39.3       2.2 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:05:05  451369.8      0.19      39.3       2.2 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:05  451372.2      0.19      39.2       2.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:05  451377.8      0.19      39.1       2.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:05  451381.8      0.19      39.0       2.2 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:05  451383.6      0.18      39.0       2.2 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:05:05  451389.0      0.18      38.9       2.2 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:05  451398.0      0.18      38.6       2.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:05  451400.4      0.18      38.5       2.2 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:05  451402.3      0.18      38.4       2.2 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:06  451409.7      0.18      38.3       2.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:06  451414.5      0.18      38.1       2.2 path/path/path/genblk1.add_in_reg[39]/D
    0:05:06  451420.6      0.18      38.1       2.2 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:05:06  451427.3      0.18      37.9       2.2 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:05:06  451432.8      0.18      37.9       2.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:06  451437.1      0.18      37.8       2.2 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:05:06  451442.4      0.18      37.8       2.2 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:05:06  451444.8      0.18      37.7       2.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:06  451448.0      0.18      37.6       2.2 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:05:06  451457.1      0.18      37.3       2.2 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:05:06  451463.4      0.18      37.1       2.2 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:06  451467.7      0.18      37.1       2.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:06  451472.2      0.18      37.0       2.2 path/path/path/genblk1.add_in_reg[39]/D
    0:05:06  451478.3      0.18      36.8       2.2 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:07  451482.9      0.18      36.7       2.2 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:07  451488.4      0.18      36.6       2.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:07  451491.9      0.18      36.5       2.2 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:05:07  451492.2      0.18      36.4       2.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:07  451496.7      0.18      36.4       2.2 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:07  451498.3      0.18      36.4       2.2 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:05:08  451500.1      0.18      36.4       2.2                          
    0:05:10  451482.3      0.18      36.4       2.2                          
    0:05:10  451484.2      0.18      36.4       2.2                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:10  451484.2      0.18      36.4       2.2                          
    0:05:10  451485.5      0.18      36.4       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:05:10  451486.3      0.18      36.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:11  451492.4      0.18      36.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:11  451498.6      0.18      36.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:11  451509.7      0.18      36.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:11  451520.9      0.18      35.8       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:11  451528.1      0.18      35.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:11  451540.3      0.18      35.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:05:11  451544.8      0.18      35.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:11  451545.9      0.18      35.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:11  451549.9      0.18      35.3       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:11  451561.9      0.17      35.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:12  451576.2      0.17      34.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:12  451585.0      0.17      34.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:12  451595.6      0.17      34.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:12  451600.7      0.17      34.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:05:12  451603.6      0.17      34.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:12  451610.0      0.17      34.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:12  451618.5      0.17      33.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:12  451627.6      0.17      33.7       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:12  451630.2      0.17      33.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:12  451635.5      0.17      33.5       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:12  451647.5      0.17      33.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:13  451651.0      0.17      33.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[38]/D
    0:05:13  451665.3      0.17      33.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:13  451674.1      0.17      32.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:05:13  451679.2      0.17      32.6       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:13  451687.1      0.17      32.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:13  451690.6      0.17      32.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:05:13  451691.9      0.17      32.4       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:13  451702.6      0.17      32.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:13  451704.7      0.17      32.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:13  451710.3      0.17      32.1       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:13  451715.6      0.17      32.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:13  451718.0      0.17      32.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:13  451722.0      0.17      32.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:13  451725.7      0.17      31.9       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:14  451734.0      0.17      31.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:05:14  451740.6      0.17      31.6       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:14  451755.0      0.17      31.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:14  451758.7      0.17      31.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:14  451777.9      0.17      31.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:14  451789.0      0.17      30.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:14  451802.1      0.16      30.5       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:14  451806.3      0.16      30.3       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:14  451811.6      0.16      30.3       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:14  451817.2      0.16      30.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:14  451828.4      0.16      30.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:05:14  451829.2      0.16      30.1       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:15  451839.8      0.16      30.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:05:15  451848.6      0.16      30.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:15  451855.8      0.16      30.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:15  451864.3      0.16      29.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:15  451869.1      0.16      29.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:15  451879.5      0.16      29.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:05:15  451889.3      0.16      29.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:15  451895.4      0.16      29.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:05:15  451901.5      0.16      29.7       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:15  451905.3      0.16      29.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:16  451907.1      0.16      29.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:05:16  451906.6      0.16      29.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:16  451907.9      0.16      29.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:16  451913.2      0.16      29.6       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:16  451913.2      0.16      29.6       0.0                          
    0:05:17  451913.2      0.16      29.6       0.0                          
    0:05:30  450877.2      0.16      29.5       0.0                          
    0:05:35  450695.2      0.16      29.5       0.0                          
    0:05:40  450634.6      0.16      29.5       0.0                          
    0:05:41  450617.6      0.16      29.5       0.0                          
    0:05:42  450610.6      0.16      29.5       0.0                          
    0:05:42  450609.0      0.16      29.5       0.0                          
    0:05:42  450609.0      0.16      29.5       0.0                          
    0:05:42  450610.6      0.16      29.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:43  450614.9      0.16      29.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:43  450618.6      0.16      29.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:45  450618.6      0.16      29.5       0.0                          
    0:05:47  450294.6      0.17      30.2       0.0                          
    0:05:48  450283.7      0.17      30.2       0.0                          
    0:05:48  450283.7      0.17      30.2       0.0                          
    0:05:48  450283.7      0.17      30.2       0.0                          
    0:05:48  450283.7      0.17      30.2       0.0                          
    0:05:48  450283.7      0.17      30.2       0.0                          
    0:05:48  450283.7      0.17      30.2       0.0                          
    0:05:49  450287.7      0.16      30.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:49  450289.3      0.16      30.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:49  450299.7      0.16      29.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:49  450305.5      0.16      29.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:49  450321.2      0.16      29.2       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:49  450329.2      0.16      29.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:49  450336.4      0.16      28.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:49  450344.9      0.16      28.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:50  450347.0      0.16      28.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:05:50  450353.4      0.16      28.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:50  450366.5      0.16      28.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:50  450375.5      0.16      27.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:50  450386.1      0.15      27.5       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:50  450395.2      0.15      27.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:05:50  450396.2      0.15      27.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:05:50  450401.3      0.15      27.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:50  450410.1      0.15      27.1       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:50  450423.1      0.15      26.7       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:50  450430.6      0.15      26.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:50  450443.9      0.15      26.1       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:51  450450.2      0.15      26.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:51  450455.8      0.15      26.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:51  450463.3      0.15      25.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:51  450474.7      0.15      25.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:51  450480.6      0.15      25.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:51  450483.2      0.15      25.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:51  450487.0      0.15      25.3       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:51  450492.3      0.15      25.3       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:51  450502.9      0.15      25.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:51  450515.1      0.15      24.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:05:51  450526.6      0.15      24.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:51  450533.5      0.15      24.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:51  450533.2      0.15      24.6       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:52  450548.4      0.15      24.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:52  450552.7      0.15      24.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:52  450553.7      0.15      24.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:05:52  450557.2      0.15      24.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:52  450562.8      0.15      24.4       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:05:52  450571.0      0.14      24.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:52  450579.5      0.14      24.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:52  450582.2      0.14      24.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:52  450582.7      0.14      24.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:05:52  450588.8      0.14      24.0       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:05:52  450594.4      0.14      24.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:05:53  450604.0      0.14      23.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:53  450616.0      0.14      23.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:53  450631.4      0.14      23.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:53  450637.5      0.14      23.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:05:53  450637.5      0.14      23.6       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:53  450649.5      0.14      23.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:53  450651.9      0.14      23.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:53  450662.5      0.14      23.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:53  450665.7      0.14      23.5       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:05:53  450668.9      0.14      23.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:53  450674.0      0.14      23.3       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:54  450681.4      0.14      23.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:05:54  450687.3      0.14      23.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:54  450692.8      0.14      23.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:54  450696.8      0.14      23.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:54  450707.2      0.14      22.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:54  450711.2      0.14      22.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:54  450715.2      0.14      22.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:54  450717.6      0.14      22.9       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:05:54  450720.5      0.14      22.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:54  450724.8      0.13      22.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:54  450732.2      0.13      22.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:05:54  450738.9      0.13      22.7       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:55  450742.3      0.13      22.6       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:55  450746.8      0.13      22.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:55  450749.8      0.13      22.6       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:05:55  450762.3      0.13      22.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:55  450768.1      0.13      22.4       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:55  450770.5      0.13      22.4       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:55  450775.6      0.13      22.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:55  450787.8      0.13      22.1       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:55  450798.2      0.13      22.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:55  450802.7      0.13      22.0       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:56  450805.1      0.13      21.9       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:05:56  450807.7      0.13      21.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:05:56  450819.5      0.13      21.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:56  450822.1      0.13      21.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:56  450828.5      0.13      21.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:56  450830.1      0.13      21.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:56  450830.1      0.13      21.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:56  450834.6      0.13      21.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:56  450845.3      0.13      21.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:56  450845.3      0.13      21.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:56  450847.6      0.13      21.4       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:05:56  450855.6      0.13      21.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:57  450858.6      0.13      21.3       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:57  450864.4      0.13      21.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:05:57  450870.0      0.13      21.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:57  450876.6      0.13      21.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:57  450884.9      0.13      21.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:57  450893.7      0.13      21.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:57  450901.4      0.13      20.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:57  450909.6      0.13      20.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:57  450910.4      0.13      20.8       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:57  450916.8      0.13      20.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:57  450924.0      0.13      20.6       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:58  450927.7      0.12      20.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:58  450930.4      0.12      20.5       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:58  450934.4      0.12      20.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:58  450937.8      0.12      20.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:58  450941.0      0.12      20.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:05:58  450950.3      0.12      20.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:05:58  450951.9      0.12      20.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:58  450957.8      0.12      20.3       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:58  450967.6      0.12      20.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:58  450981.2      0.12      19.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:58  450990.8      0.12      19.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:58  450991.8      0.12      19.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:59  450997.1      0.12      19.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:05:59  451003.5      0.12      19.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:05:59  451005.9      0.12      19.6       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:59  451015.2      0.12      19.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:59  451021.3      0.12      19.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:05:59  451022.4      0.12      19.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:59  451024.3      0.12      19.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:05:59  451028.8      0.12      19.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:59  451036.5      0.12      19.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:05:59  451043.2      0.12      19.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:05:59  451044.5      0.12      19.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:06:00  451050.6      0.12      19.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:06:00  451055.4      0.12      18.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:06:00  451055.4      0.12      18.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:00  451057.8      0.12      18.8       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:06:00  451061.0      0.12      18.8       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:06:00  451063.4      0.12      18.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:06:00  451065.0      0.12      18.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:06:00  451072.4      0.12      18.7       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:00  451079.1      0.12      18.5       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:00  451081.5      0.12      18.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:06:00  451085.2      0.12      18.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:06:00  451089.7      0.12      18.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:06:00  451096.6      0.12      18.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:06:01  451104.1      0.12      18.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:01  451105.7      0.12      18.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:06:01  451106.5      0.12      18.3       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:06:01  451107.0      0.11      18.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:06:01  451112.9      0.11      18.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:06:01  451114.2      0.11      18.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:01  451123.0      0.11      18.1       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:01  451127.2      0.11      18.1       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:06:01  451138.9      0.11      17.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:01  451150.1      0.11      17.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:01  451158.6      0.11      17.5       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:01  451161.5      0.11      17.5       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:06:01  451161.8      0.11      17.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:06:02  451166.3      0.11      17.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:06:02  451178.3      0.11      17.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:06:02  451181.5      0.11      17.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:02  451182.5      0.11      17.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:06:02  451191.3      0.11      17.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:06:02  451197.7      0.11      17.3       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:02  451201.4      0.11      17.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:06:02  451201.2      0.11      17.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:06:02  451208.1      0.11      17.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:06:02  451217.4      0.11      17.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:02  451227.5      0.11      17.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:06:03  451236.3      0.11      16.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:06:03  451241.1      0.11      16.8       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:06:03  451245.1      0.11      16.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:06:03  451251.7      0.11      16.6       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:03  451254.9      0.11      16.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:06:03  451262.9      0.11      16.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:03  451267.4      0.11      16.4       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:03  451271.7      0.11      16.4       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:06:03  451274.3      0.11      16.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:06:03  451275.4      0.11      16.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:06:03  451279.9      0.11      16.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:06:04  451281.0      0.11      16.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:06:04  451287.6      0.11      16.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:04  451291.6      0.11      16.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:04  451294.5      0.11      16.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:06:04  451299.3      0.11      16.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:06:04  451303.6      0.11      16.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:06:04  451307.0      0.11      16.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:04  451316.3      0.10      16.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:04  451317.4      0.10      16.0       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:06:04  451325.9      0.10      15.8       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:04  451330.7      0.10      15.8       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:06:04  451338.7      0.10      15.7       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:05  451350.1      0.10      15.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:05  451357.6      0.10      15.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:06:05  451359.7      0.10      15.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:06:05  451371.4      0.10      15.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:05  451378.1      0.10      15.2       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:05  451380.2      0.10      15.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:06:05  451386.0      0.10      15.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:05  451391.1      0.10      15.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:06:05  451395.9      0.10      15.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:06:05  451398.0      0.10      15.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:06:05  451400.1      0.10      14.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:06:05  451405.2      0.10      14.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:05  451412.6      0.10      14.9       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:06:06  451416.6      0.10      14.8       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:06:06  451418.8      0.10      14.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:06  451420.3      0.10      14.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:06  451426.5      0.10      14.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:06  451429.9      0.10      14.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:06:06  451437.9      0.10      14.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:06:06  451447.5      0.10      14.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:06:06  451452.3      0.10      14.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:06:06  451458.4      0.10      14.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:06:06  451468.8      0.10      14.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:06:06  451475.1      0.10      14.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:07  451481.0      0.10      14.2       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:07  451487.4      0.09      14.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:07  451493.0      0.09      14.1       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:06:07  451496.2      0.09      14.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:06:07  451500.4      0.09      14.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:06:07  451505.2      0.09      14.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:07  451508.9      0.09      14.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:06:07  451518.5      0.09      14.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:07  451525.4      0.09      14.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:06:07  451532.1      0.09      13.9       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:06:07  451532.6      0.09      13.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:06:07  451534.2      0.09      13.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:06:08  451537.1      0.09      13.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:08  451541.9      0.09      13.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:08  451544.8      0.09      13.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:08  451559.2      0.09      13.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:08  451559.2      0.09      13.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:06:08  451564.0      0.09      13.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:08  451570.6      0.09      13.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:06:08  451574.6      0.09      13.5       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:06:08  451576.0      0.09      13.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:06:08  451578.1      0.09      13.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:06:08  451578.9      0.09      13.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:06:09  451582.6      0.09      13.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:06:09  451585.3      0.09      13.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:06:09  451591.1      0.09      13.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:06:09  451594.8      0.09      13.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:06:09  451597.5      0.09      13.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:06:09  451598.6      0.09      13.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:06:09  451599.1      0.09      13.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:06:09  451605.2      0.09      13.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:09  451610.8      0.09      13.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:06:09  451610.8      0.09      13.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:06:09  451615.1      0.09      13.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:10  451618.0      0.09      13.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:06:10  451623.6      0.09      13.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:10  451627.8      0.09      13.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:10  451634.2      0.09      12.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:06:10  451637.7      0.09      12.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:06:10  451637.4      0.09      12.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:10  451641.7      0.09      12.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:10  451642.5      0.09      12.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:06:11  451639.3      0.09      12.9       0.0                          
    0:06:12  451546.4      0.09      12.9       0.0                          
    0:06:12  451450.7      0.09      12.9       0.0                          
    0:06:12  451380.2      0.09      12.9       0.0                          
    0:06:22  451329.6      0.09      12.9       0.0                          
    0:06:26  451278.0      0.09      12.9       0.0                          
    0:06:26  451210.7      0.09      12.9       0.0                          
    0:06:27  451123.0      0.09      12.9       0.0                          
    0:06:27  451032.8      0.09      12.8       0.0                          
    0:06:27  450943.7      0.09      12.8       0.0                          
    0:06:28  450853.0      0.09      12.8       0.0                          
    0:06:28  450759.9      0.09      12.8       0.0                          
    0:06:28  450689.6      0.09      12.8       0.0                          
    0:06:29  450623.4      0.09      12.8       0.0                          
    0:06:29  450551.9      0.09      12.8       0.0                          
    0:06:29  450480.0      0.09      12.8       0.0                          
    0:06:30  450388.0      0.09      12.9       0.0                          
    0:06:30  450297.6      0.09      12.9       0.0                          
    0:06:30  450210.6      0.09      12.9       0.0                          
    0:06:31  450119.3      0.09      12.9       0.0                          
    0:06:31  450038.5      0.09      12.9       0.0                          
    0:06:31  449961.1      0.09      12.9       0.0                          
    0:06:31  449890.8      0.09      12.9       0.0                          
    0:06:32  449818.5      0.09      12.9       0.0                          
    0:06:32  449750.1      0.09      12.9       0.0                          
    0:06:32  449660.5      0.09      12.9       0.0                          
    0:06:33  449570.6      0.09      12.9       0.0                          
    0:06:33  449479.9      0.09      12.9       0.0                          
    0:06:33  449388.4      0.09      12.9       0.0                          
    0:06:34  449303.8      0.09      12.9       0.0                          
    0:06:34  449225.0      0.09      12.9       0.0                          
    0:06:34  449146.8      0.09      12.9       0.0                          
    0:06:35  449072.6      0.09      12.9       0.0                          
    0:06:35  448993.4      0.09      12.9       0.0                          
    0:06:35  448920.2      0.09      12.9       0.0                          
    0:06:36  448839.3      0.09      12.9       0.0                          
    0:06:36  448752.6      0.09      12.9       0.0                          
    0:06:37  448625.8      0.09      12.9       0.0                          
    0:06:37  448514.0      0.09      12.9       0.0                          
    0:06:38  448403.9      0.09      12.9       0.0                          
    0:06:38  448292.2      0.09      12.9       0.0                          
    0:06:39  448180.5      0.09      12.9       0.0                          
    0:06:40  448070.3      0.09      12.9       0.0                          
    0:06:40  447958.6      0.09      12.9       0.0                          
    0:06:41  447848.5      0.09      12.9       0.0                          
    0:06:41  447736.8      0.09      12.9       0.0                          
    0:06:42  447626.7      0.09      12.9       0.0                          
    0:06:42  447514.9      0.09      12.9       0.0                          
    0:06:43  447404.0      0.09      12.9       0.0                          
    0:06:43  447293.1      0.09      12.9       0.0                          
    0:06:44  447182.2      0.09      12.9       0.0                          
    0:06:45  447071.2      0.09      12.9       0.0                          
    0:06:45  446958.7      0.09      12.9       0.0                          
    0:06:46  446847.8      0.09      12.9       0.0                          
    0:06:46  446736.9      0.09      12.9       0.0                          
    0:06:47  446626.0      0.09      12.9       0.0                          
    0:06:47  446506.3      0.09      12.9       0.0                          
    0:06:48  446379.4      0.09      12.9       0.0                          
    0:06:48  446246.1      0.09      12.9       0.0                          
    0:06:49  446113.6      0.09      12.9       0.0                          
    0:06:49  445970.0      0.09      12.9       0.0                          
    0:06:50  445835.1      0.09      12.9       0.0                          
    0:06:50  445696.3      0.09      12.9       0.0                          
    0:06:51  445563.0      0.09      12.9       0.0                          
    0:06:51  445430.6      0.09      12.9       0.0                          
    0:06:52  445286.9      0.09      12.9       0.0                          
    0:06:53  445152.1      0.09      12.9       0.0                          
    0:06:53  445013.2      0.09      12.9       0.0                          
    0:06:54  444879.9      0.09      12.9       0.0                          
    0:06:54  444747.5      0.09      12.9       0.0                          
    0:06:55  444603.8      0.09      12.9       0.0                          
    0:06:55  444469.0      0.09      12.9       0.0                          
    0:06:56  444330.1      0.09      12.9       0.0                          
    0:06:56  444196.9      0.09      12.9       0.0                          
    0:06:57  444064.4      0.09      12.9       0.0                          
    0:06:57  443920.7      0.09      12.9       0.0                          
    0:06:58  443785.9      0.09      12.9       0.0                          
    0:06:58  443673.4      0.09      12.9       0.0                          
    0:06:59  443528.1      0.09      12.9       0.0                          
    0:07:00  443379.7      0.09      12.9       0.0                          
    0:07:01  443245.6      0.09      12.9       0.0                          
    0:07:01  443105.2      0.09      13.0       0.0                          
    0:07:01  443088.4      0.09      13.0       0.0                          
    0:07:01  443082.6      0.09      13.0       0.0                          
    0:07:01  443080.7      0.09      13.0       0.0                          
    0:07:04  443057.6      0.09      13.0       0.0                          
    0:07:04  443056.5      0.09      13.0       0.0                          
    0:07:04  443054.1      0.09      13.0       0.0                          
    0:07:05  443051.7      0.09      13.0       0.0                          
    0:07:06  443049.9      0.09      13.0       0.0                          
    0:07:06  443048.0      0.09      13.0       0.0                          
    0:07:06  443046.7      0.09      13.0       0.0                          
    0:07:07  443043.5      0.09      13.0       0.0                          
    0:07:07  443042.7      0.09      13.0       0.0                          
    0:07:07  443039.8      0.09      13.0       0.0                          
    0:07:13  443039.0      0.09      13.0       0.0                          
    0:07:13  443038.2      0.09      13.0       0.0                          
    0:07:16  443036.6      0.09      13.0       0.0                          
    0:07:17  443023.8      0.09      13.0       0.0                          
    0:07:17  443021.9      0.09      13.0       0.0                          
    0:07:17  443019.3      0.09      13.1       0.0                          
    0:07:19  443016.1      0.09      13.1       0.0                          
    0:07:20  442933.9      0.10      13.3       0.0                          
    0:07:20  442924.3      0.10      13.3       0.0                          
    0:07:20  442924.3      0.10      13.3       0.0                          
    0:07:20  442924.3      0.10      13.3       0.0                          
    0:07:21  442924.3      0.10      13.3       0.0                          
    0:07:21  442924.3      0.10      13.3       0.0                          
    0:07:21  442924.3      0.10      13.3       0.0                          
    0:07:21  442930.4      0.09      13.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:07:21  442937.1      0.09      13.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:07:21  442938.4      0.09      13.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:07:22  442942.9      0.09      13.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:07:22  442946.7      0.09      13.1       0.0 path/genblk1[11].path/path/add_out_reg[39]/D
    0:07:22  442953.0      0.09      13.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:22  442954.4      0.09      13.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:07:22  442959.4      0.09      12.9       0.0 path/genblk1[29].path/path/add_out_reg[39]/D
    0:07:22  442961.0      0.09      12.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:07:22  442963.9      0.09      12.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:07:22  442967.9      0.08      12.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:07:22  442968.2      0.08      12.8       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:07:22  442968.2      0.08      12.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:07:22  442970.9      0.08      12.8       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:07:22  442979.6      0.08      12.7       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:23  442993.2      0.08      12.6       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:23  443000.9      0.08      12.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:23  443004.1      0.08      12.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:23  443004.9      0.08      12.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:07:23  443011.6      0.08      12.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:23  443017.4      0.08      12.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:07:23  443025.1      0.08      12.2       0.0 path/genblk1[25].path/path/add_out_reg[39]/D
    0:07:23  443026.5      0.08      12.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:07:23  443032.3      0.08      12.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:23  443034.4      0.08      12.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:07:23  443042.4      0.08      12.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:23  443045.6      0.08      12.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:07:24  443050.1      0.08      12.0       0.0 path/genblk1[29].path/path/add_out_reg[39]/D
    0:07:24  443052.3      0.08      12.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:07:24  443052.0      0.08      12.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:07:24  443060.8      0.08      11.9       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:24  443064.8      0.08      11.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:07:24  443070.3      0.08      11.8       0.0 path/genblk1[11].path/path/add_out_reg[39]/D
    0:07:24  443071.7      0.08      11.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:07:24  443073.3      0.08      11.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:07:24  443073.3      0.08      11.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:07:24  443077.3      0.08      11.8       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:07:24  443087.1      0.08      11.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:24  443090.6      0.08      11.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:07:24  443097.7      0.08      11.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:07:25  443104.1      0.08      11.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:25  443108.1      0.08      11.5       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:07:25  443109.2      0.08      11.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:07:25  443112.1      0.08      11.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:07:25  443114.0      0.08      11.5       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:07:25  443122.7      0.08      11.4       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:07:25  443133.1      0.08      11.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:25  443143.8      0.08      11.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:25  443151.2      0.08      11.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:07:25  443155.2      0.08      11.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:07:25  443162.6      0.08      11.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:07:25  443168.2      0.08      11.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:07:26  443170.1      0.08      11.1       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:07:26  443172.2      0.08      11.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:07:26  443177.3      0.08      11.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:07:26  443182.9      0.08      11.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:07:26  443183.9      0.08      11.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:07:26  443186.1      0.08      11.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:07:26  443186.1      0.08      11.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:07:26  443190.8      0.08      11.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:07:26  443192.7      0.08      10.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:07:26  443197.0      0.08      10.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:26  443208.9      0.08      10.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:07:27  443211.3      0.08      10.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:07:27  443216.9      0.07      10.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:07:27  443222.2      0.07      10.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:27  443222.2      0.07      10.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:27  443224.6      0.07      10.6       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:07:27  443224.9      0.07      10.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:07:27  443233.4      0.07      10.5       0.0 path/genblk1[21].path/path/add_out_reg[39]/D
    0:07:27  443236.9      0.07      10.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:07:27  443238.5      0.07      10.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:07:27  443240.3      0.07      10.4       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:28  443246.2      0.07      10.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:07:28  443247.5      0.07      10.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:07:28  443253.3      0.07      10.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:07:28  443260.8      0.07      10.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:07:28  443263.2      0.07      10.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:07:28  443267.7      0.07      10.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:28  443287.9      0.07      10.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:07:28  443294.6      0.07      10.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:07:28  443300.4      0.07      10.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:28  443301.8      0.07      10.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:07:28  443308.1      0.07      10.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:07:29  443312.1      0.07      10.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:29  443314.0      0.07      10.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:07:29  443323.0      0.07       9.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:29  443325.4      0.07       9.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:07:29  443329.7      0.07       9.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:07:29  443340.9      0.07       9.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:29  443346.7      0.07       9.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:07:29  443347.0      0.07       9.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:07:29  443350.2      0.07       9.7       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:07:29  443354.2      0.07       9.6       0.0 path/genblk1[29].path/path/add_out_reg[39]/D
    0:07:29  443354.2      0.07       9.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:07:29  443359.7      0.07       9.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:07:30  443359.7      0.07       9.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:07:30  443364.0      0.07       9.5       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:07:30  443368.5      0.07       9.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:07:30  443372.3      0.07       9.5       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:07:30  443374.9      0.07       9.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:07:30  443376.5      0.07       9.5       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:30  443384.2      0.07       9.4       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:30  443390.9      0.07       9.3       0.0 path/genblk1[11].path/path/add_out_reg[39]/D
    0:07:30  443393.3      0.07       9.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:07:30  443401.0      0.07       9.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:07:30  443403.4      0.07       9.3       0.0 path/genblk1[21].path/path/add_out_reg[39]/D
    0:07:30  443406.0      0.07       9.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:07:30  443411.1      0.07       9.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:07:31  443422.3      0.07       9.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:31  443427.3      0.07       9.1       0.0 path/genblk1[21].path/path/add_out_reg[39]/D
    0:07:31  443431.6      0.07       9.0       0.0 path/genblk1[29].path/path/add_out_reg[39]/D
    0:07:31  443435.3      0.07       9.0       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:31  443440.9      0.07       8.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:31  443448.1      0.07       8.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:07:31  443456.0      0.07       8.8       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:31  443461.1      0.07       8.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:07:31  443463.5      0.07       8.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:07:31  443468.3      0.07       8.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:07:31  443473.1      0.07       8.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:07:31  443477.1      0.07       8.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:07:31  443486.1      0.07       8.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:32  443497.0      0.07       8.4       0.0 path/genblk1[25].path/path/add_out_reg[39]/D
    0:07:32  443501.5      0.07       8.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:07:32  443503.9      0.06       8.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:07:32  443512.4      0.06       8.3       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:32  443515.1      0.06       8.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:07:32  443519.6      0.06       8.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:07:32  443523.3      0.06       8.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:32  443522.8      0.06       8.2       0.0                          
    0:07:33  443522.3      0.06       8.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:07:33  443523.1      0.06       8.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:33  443523.1      0.06       8.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:07:33  443524.7      0.06       8.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:07:33  443528.9      0.06       8.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:07:33  443532.6      0.06       8.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:07:33  443544.1      0.06       8.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:07:33  443544.6      0.06       8.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:07:33  443545.4      0.06       8.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:07:33  443552.6      0.06       8.1       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:34  443560.0      0.06       8.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:34  443562.7      0.06       8.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:34  443564.3      0.06       8.0       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:34  443568.6      0.06       7.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:07:34  443573.9      0.06       7.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:07:34  443577.3      0.06       7.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:34  443580.8      0.06       7.8       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:07:34  443585.6      0.06       7.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:34  443590.9      0.06       7.8       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:34  443592.2      0.06       7.7       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:34  443596.8      0.06       7.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:07:34  443602.6      0.06       7.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:07:34  443605.0      0.06       7.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:35  443609.3      0.06       7.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:07:35  443613.0      0.06       7.6       0.0 path/genblk1[12].path/path/add_out_reg[39]/D
    0:07:35  443617.0      0.06       7.6       0.0 path/genblk1[21].path/path/add_out_reg[39]/D
    0:07:35  443623.4      0.06       7.5       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:07:35  443631.9      0.06       7.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:07:35  443633.7      0.06       7.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:07:35  443637.5      0.06       7.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:07:35  443642.2      0.06       7.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:07:35  443644.9      0.06       7.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:07:35  443647.3      0.06       7.4       0.0 path/genblk1[11].path/path/add_out_reg[39]/D
    0:07:35  443648.4      0.06       7.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:07:35  443652.3      0.06       7.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:07:36  443661.4      0.06       7.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:36  443668.3      0.06       7.3       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:36  443668.6      0.06       7.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:07:36  443672.3      0.06       7.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:07:36  443676.6      0.06       7.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:36  443678.2      0.06       7.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:07:36  443681.6      0.05       7.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:07:36  443684.5      0.05       7.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:07:36  443686.9      0.05       7.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:07:36  443693.6      0.05       7.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:07:36  443700.8      0.05       7.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:36  443704.5      0.05       7.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:36  443710.6      0.05       7.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:07:36  443714.3      0.05       7.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:07:37  443718.8      0.05       7.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:07:37  443723.4      0.05       7.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:07:37  443725.5      0.05       7.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:07:37  443729.0      0.05       7.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:07:37  443731.4      0.05       7.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:37  443738.0      0.05       6.9       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:07:37  443743.1      0.05       6.9       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:37  443744.7      0.05       6.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:07:37  443746.2      0.05       6.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:37  443750.2      0.05       6.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:07:37  443752.4      0.05       6.8       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:37  443755.3      0.05       6.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:07:37  443757.4      0.05       6.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:07:37  443760.9      0.05       6.8       0.0 path/genblk1[11].path/path/add_out_reg[39]/D
    0:07:38  443764.9      0.05       6.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:07:38  443767.8      0.05       6.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:07:38  443772.8      0.05       6.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:07:38  443777.1      0.05       6.7       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:07:38  443780.8      0.05       6.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:38  443785.9      0.05       6.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:07:38  443792.5      0.05       6.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:38  443797.9      0.05       6.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:07:38  443805.3      0.05       6.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:38  443807.7      0.05       6.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:07:38  443813.0      0.05       6.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:38  443819.1      0.05       6.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:07:38  443822.6      0.05       6.4       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:39  443827.6      0.05       6.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:07:39  443831.9      0.05       6.3       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:07:39  443838.5      0.05       6.3       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:39  443846.3      0.05       6.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:07:39  443850.5      0.05       6.2       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:39  443853.7      0.05       6.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:07:39  443857.2      0.05       6.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:07:39  443860.6      0.05       6.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:07:39  443869.1      0.05       6.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:07:39  443872.9      0.05       6.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:39  443879.5      0.05       6.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:07:39  443883.5      0.05       6.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:07:39  443887.5      0.05       6.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:07:40  443894.4      0.05       5.9       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:40  443895.2      0.05       5.9       0.0 path/genblk1[22].path/path/add_out_reg[39]/D
    0:07:40  443902.1      0.05       5.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:07:40  443903.5      0.05       5.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:07:40  443907.4      0.05       5.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:07:40  443911.7      0.04       5.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:07:40  443918.6      0.04       5.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:40  443926.3      0.04       5.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:07:40  443931.1      0.04       5.7       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:07:40  443938.0      0.04       5.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:07:40  443941.2      0.04       5.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:07:40  443948.1      0.04       5.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:07:40  443955.1      0.04       5.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:07:40  443961.4      0.04       5.6       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:07:41  443962.0      0.04       5.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:07:41  443964.4      0.04       5.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:07:41  443966.0      0.04       5.5       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:07:41  443966.8      0.04       5.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:41  443968.6      0.04       5.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:07:41  443971.8      0.04       5.5       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:07:41  443973.9      0.04       5.4       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:07:41  443976.6      0.04       5.4       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:07:41  443981.7      0.04       5.4       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:07:41  443986.4      0.04       5.4       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:41  443993.9      0.04       5.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:07:41  443998.1      0.04       5.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:07:41  444001.9      0.04       5.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:07:41  444008.0      0.04       5.3       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:07:42  444014.6      0.04       5.2       0.0 path/genblk1[29].path/path/add_out_reg[39]/D
    0:07:42  444016.5      0.04       5.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:42  444018.6      0.04       5.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:07:42  444025.0      0.04       5.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:07:42  444029.8      0.04       5.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:42  444033.5      0.04       5.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:07:42  444035.9      0.04       5.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:42  444040.4      0.04       5.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:07:42  444045.0      0.04       5.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:07:42  444047.9      0.04       5.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:42  444050.8      0.04       5.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:07:42  444054.5      0.04       5.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:07:42  444057.5      0.04       5.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:07:42  444065.2      0.04       4.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:07:42  444072.1      0.04       4.9       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:07:43  444075.8      0.04       4.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:07:43  444079.5      0.04       4.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:43  444083.5      0.04       4.8       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:07:43  444090.5      0.04       4.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:43  444093.1      0.04       4.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:07:43  444097.4      0.04       4.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:07:43  444099.5      0.04       4.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:07:43  444102.2      0.04       4.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:07:43  444106.1      0.04       4.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:07:43  444109.9      0.04       4.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:07:43  444114.7      0.04       4.7       0.0 path/genblk1[22].path/path/add_out_reg[39]/D
    0:07:43  444117.8      0.04       4.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:07:43  444122.9      0.04       4.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:07:43  444127.2      0.04       4.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:07:44  444130.6      0.04       4.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:07:44  444136.7      0.04       4.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:44  444136.2      0.04       4.5       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:07:44  444142.3      0.04       4.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:07:44  444146.0      0.04       4.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:07:44  444149.8      0.04       4.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:07:44  444157.2      0.04       4.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:07:44  444160.9      0.03       4.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:07:44  444165.2      0.03       4.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:07:44  444172.9      0.03       4.3       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:07:44  444180.4      0.03       4.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:44  444183.8      0.03       4.2       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:07:44  444187.5      0.03       4.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:07:45  444195.0      0.03       4.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:07:45  444200.3      0.03       4.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:07:45  444205.4      0.03       4.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:07:45  444213.3      0.03       4.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:07:45  444218.1      0.03       4.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:07:45  444223.2      0.03       3.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:07:45  444229.6      0.03       3.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:07:45  444236.0      0.03       3.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:45  444234.4      0.03       3.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:07:45  444241.0      0.03       3.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:45  444243.7      0.03       3.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:07:45  444246.1      0.03       3.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:07:45  444250.3      0.03       3.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:07:45  444253.0      0.03       3.7       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:07:45  444255.9      0.03       3.6       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:07:46  444257.2      0.03       3.6       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:07:46  444263.1      0.03       3.6       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:46  444270.5      0.03       3.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:07:46  444274.8      0.03       3.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:07:46  444277.7      0.03       3.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:07:46  444283.6      0.03       3.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:07:46  444287.0      0.03       3.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:07:46  444292.6      0.03       3.4       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:07:46  444294.2      0.03       3.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:07:46  444298.5      0.03       3.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:07:46  444301.1      0.03       3.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:07:46  444305.1      0.03       3.4       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:46  444309.9      0.03       3.3       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:07:46  444311.0      0.03       3.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:07:47  444316.3      0.03       3.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:47  444319.5      0.03       3.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:07:47  444323.5      0.03       3.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:07:47  444326.4      0.03       3.2       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:47  444331.7      0.03       3.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:07:47  444333.6      0.03       3.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:07:47  444338.1      0.03       3.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:07:47  444342.4      0.03       3.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:07:47  444345.5      0.03       3.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:07:47  444347.9      0.03       3.1       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:07:47  444350.6      0.03       3.1       0.0 path/genblk1[11].path/path/add_out_reg[39]/D
    0:07:47  444355.4      0.03       3.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:07:47  444358.6      0.03       3.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:07:47  444364.2      0.03       3.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:07:48  444366.6      0.03       2.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:07:48  444370.3      0.03       2.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:07:48  444374.8      0.03       2.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:48  444381.2      0.03       2.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:07:48  444384.4      0.03       2.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:07:48  444385.7      0.03       2.8       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:07:48  444388.9      0.03       2.7       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:07:48  444396.9      0.03       2.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:07:48  444401.9      0.02       2.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:07:48  444406.2      0.02       2.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:07:48  444408.9      0.02       2.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:07:48  444413.4      0.02       2.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:07:48  444414.7      0.02       2.6       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:07:48  444415.8      0.02       2.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:07:49  444419.8      0.02       2.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:07:49  444422.7      0.02       2.6       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:07:49  444427.5      0.02       2.5       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:49  444433.3      0.02       2.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:07:49  444440.0      0.02       2.5       0.0 path/genblk1[11].path/path/add_out_reg[39]/D
    0:07:49  444443.2      0.02       2.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:49  444442.9      0.02       2.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:07:49  444443.7      0.02       2.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:07:49  444445.8      0.02       2.4       0.0 path/genblk1[20].path/path/add_out_reg[39]/D
    0:07:49  444446.6      0.02       2.4       0.0 path/genblk1[11].path/path/add_out_reg[39]/D
    0:07:49  444451.7      0.02       2.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:49  444455.1      0.02       2.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:07:49  444455.9      0.02       2.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:07:49  444456.7      0.02       2.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:07:50  444458.1      0.02       2.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:50  444458.9      0.02       2.3       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:50  444458.9      0.02       2.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:07:50  444458.6      0.02       2.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:07:50  444459.4      0.02       2.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:07:50  444462.1      0.02       2.3       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:07:50  444462.1      0.02       2.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:07:50  444462.9      0.02       2.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:07:50  444463.6      0.02       2.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:50  444465.2      0.02       2.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:07:50  444465.2      0.02       2.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:07:50  444466.0      0.02       2.3       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:07:50  444471.1      0.02       2.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:07:50  444471.9      0.02       2.3       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:51  444472.7      0.02       2.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:51  444473.5      0.02       2.3       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:51  444474.3      0.02       2.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:07:51  444475.9      0.02       2.2       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:51  444478.5      0.02       2.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:07:51  444480.1      0.02       2.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:07:51  444483.3      0.02       2.2       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:07:51  444484.1      0.02       2.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:07:51  444485.5      0.02       2.2       0.0 path/genblk1[11].path/path/add_out_reg[39]/D
    0:07:51  444488.4      0.02       2.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:07:51  444488.4      0.02       2.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:51  444493.7      0.02       2.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:51  444494.0      0.02       2.2       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:52  444494.8      0.02       2.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:07:52  444497.7      0.02       2.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:07:52  444498.5      0.02       2.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:07:52  444499.3      0.02       2.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:52  444501.7      0.02       2.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:07:52  444503.3      0.02       2.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:07:52  444504.3      0.02       2.1       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:52  444504.3      0.02       2.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:07:52  444508.6      0.02       2.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:07:52  444511.8      0.02       2.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:07:52  444512.6      0.02       2.1       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:52  444513.7      0.02       2.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:07:52  444515.3      0.02       2.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:07:53  444518.7      0.02       2.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:07:53  444521.4      0.02       2.0       0.0 path/genblk1[12].path/path/add_out_reg[39]/D
    0:07:53  444523.0      0.02       2.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:53  444523.8      0.02       2.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:07:53  444528.3      0.02       2.0       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:07:53  444529.1      0.02       2.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:53  444530.1      0.02       2.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:07:53  444532.8      0.02       2.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:07:53  444536.0      0.02       2.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:07:53  444539.2      0.02       2.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/reset': 1783 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 50697 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_20_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 14:11:08 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             209450.263216
Buf/Inv area:                    10181.415946
Noncombinational area:          235088.929805
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                444539.193021
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_20_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 14:11:27 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 116.0900 mW   (89%)
  Net Switching Power  =  14.1657 mW   (11%)
                         ---------
Total Dynamic Power    = 130.2557 mW  (100%)

Cell Leakage Power     =   9.1896 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.1011e+05        1.2722e+03        3.9945e+06        1.1538e+05  (  82.74%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  5.9779e+03        1.2892e+04        5.1951e+06        2.4066e+04  (  17.26%)
--------------------------------------------------------------------------------------------------
Total          1.1609e+05 uW     1.4164e+04 uW     9.1896e+06 nW     1.3945e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_20_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 14:11:28 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/path/Mat_a_Mem/Mem/data_out_tri_enable_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/path/Mat_a_Mem/Mem/data_out_tri_enable_reg[4]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/path/Mat_a_Mem/Mem/data_out_tri_enable_reg[4]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/path/Mat_a_Mem/Mem/U815/ZN (TINV_X1)               0.15       0.23 f
  path/path/Mat_a_Mem/Mem/data_out[4] (memory_b20_SIZE32_LOGSIZE5_0)
                                                          0.00       0.23 f
  path/path/Mat_a_Mem/data_out[4] (seqMemory_b20_SIZE32_0)
                                                          0.00       0.23 f
  path/path/path/in0[4] (mac_b20_g1_0)                    0.00       0.23 f
  path/path/path/mult_21/a[4] (mac_b20_g1_0_DW_mult_tc_1)
                                                          0.00       0.23 f
  path/path/path/mult_21/U1511/ZN (XNOR2_X1)              0.06       0.29 r
  path/path/path/mult_21/U1096/Z (BUF_X1)                 0.04       0.33 r
  path/path/path/mult_21/U1053/Z (BUF_X2)                 0.05       0.38 r
  path/path/path/mult_21/U1801/ZN (OAI22_X1)              0.04       0.43 f
  path/path/path/mult_21/U437/CO (FA_X1)                  0.11       0.53 f
  path/path/path/mult_21/U432/S (FA_X1)                   0.14       0.67 r
  path/path/path/mult_21/U431/S (FA_X1)                   0.11       0.79 f
  path/path/path/mult_21/U987/ZN (OR2_X2)                 0.06       0.85 f
  path/path/path/mult_21/U1605/ZN (AOI21_X1)              0.04       0.89 r
  path/path/path/mult_21/U1604/ZN (OAI21_X1)              0.04       0.92 f
  path/path/path/mult_21/U1599/ZN (AOI21_X1)              0.04       0.97 r
  path/path/path/mult_21/U1660/ZN (OAI21_X1)              0.03       1.00 f
  path/path/path/mult_21/U1635/ZN (AOI21_X1)              0.04       1.04 r
  path/path/path/mult_21/U1659/ZN (OAI21_X1)              0.03       1.07 f
  path/path/path/mult_21/U1632/ZN (AOI21_X1)              0.04       1.12 r
  path/path/path/mult_21/U1756/ZN (OAI21_X1)              0.03       1.15 f
  path/path/path/mult_21/U1218/ZN (AOI21_X1)              0.04       1.19 r
  path/path/path/mult_21/U1689/ZN (OAI21_X1)              0.03       1.22 f
  path/path/path/mult_21/U1732/ZN (AOI21_X1)              0.04       1.26 r
  path/path/path/mult_21/U1782/ZN (OAI21_X1)              0.03       1.30 f
  path/path/path/mult_21/U1216/ZN (AOI21_X1)              0.04       1.34 r
  path/path/path/mult_21/U1220/ZN (OAI21_X1)              0.03       1.37 f
  path/path/path/mult_21/U1182/ZN (AOI21_X1)              0.04       1.41 r
  path/path/path/mult_21/U1807/ZN (OAI21_X1)              0.03       1.45 f
  path/path/path/mult_21/U1207/ZN (AOI21_X1)              0.04       1.49 r
  path/path/path/mult_21/U1833/ZN (OAI21_X1)              0.04       1.52 f
  path/path/path/mult_21/U1079/ZN (NAND2_X1)              0.04       1.57 r
  path/path/path/mult_21/U1071/ZN (NAND3_X1)              0.04       1.60 f
  path/path/path/mult_21/U1085/ZN (NAND2_X1)              0.03       1.64 r
  path/path/path/mult_21/U981/ZN (NAND3_X1)               0.04       1.68 f
  path/path/path/mult_21/U1067/ZN (NAND2_X1)              0.04       1.71 r
  path/path/path/mult_21/U982/ZN (NAND3_X1)               0.04       1.75 f
  path/path/path/mult_21/U1001/ZN (NAND2_X1)              0.04       1.78 r
  path/path/path/mult_21/U984/ZN (NAND3_X1)               0.04       1.82 f
  path/path/path/mult_21/U1172/ZN (NAND2_X1)              0.04       1.86 r
  path/path/path/mult_21/U1013/ZN (NAND3_X1)              0.04       1.90 f
  path/path/path/mult_21/U1178/ZN (NAND2_X1)              0.04       1.93 r
  path/path/path/mult_21/U1146/ZN (NAND3_X1)              0.04       1.97 f
  path/path/path/mult_21/U1190/ZN (NAND2_X1)              0.04       2.01 r
  path/path/path/mult_21/U1162/ZN (NAND3_X1)              0.04       2.04 f
  path/path/path/mult_21/U1196/ZN (NAND2_X1)              0.04       2.08 r
  path/path/path/mult_21/U1143/ZN (NAND3_X1)              0.04       2.12 f
  path/path/path/mult_21/U1154/ZN (NAND2_X1)              0.03       2.15 r
  path/path/path/mult_21/U1156/ZN (NAND3_X1)              0.04       2.19 f
  path/path/path/mult_21/U1160/ZN (NAND2_X1)              0.03       2.22 r
  path/path/path/mult_21/U1074/ZN (AND3_X1)               0.05       2.27 r
  path/path/path/mult_21/product[39] (mac_b20_g1_0_DW_mult_tc_1)
                                                          0.00       2.27 r
  path/path/path/genblk1.add_in_reg[39]/D (DFF_X2)        0.01       2.28 r
  data arrival time                                                  2.28

  clock clk (rise edge)                                   2.29       2.29
  clock network delay (ideal)                             0.00       2.29
  path/path/path/genblk1.add_in_reg[39]/CK (DFF_X2)       0.00       2.29 r
  library setup time                                     -0.03       2.26
  data required time                                                 2.26
  --------------------------------------------------------------------------
  data required time                                                 2.26
  data arrival time                                                 -2.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
