// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_66_6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        col_sum_bank_load_out,
        col_sum_bank_load_out_ap_vld,
        col_sum_bank_1_load_out,
        col_sum_bank_1_load_out_ap_vld,
        col_sum_bank_2_load_out,
        col_sum_bank_2_load_out_ap_vld,
        col_sum_bank_3_load_out,
        col_sum_bank_3_load_out_ap_vld,
        col_sum_bank_4_load_out,
        col_sum_bank_4_load_out_ap_vld,
        col_sum_bank_5_load_out,
        col_sum_bank_5_load_out_ap_vld,
        col_sum_bank_6_load_out,
        col_sum_bank_6_load_out_ap_vld,
        col_sum_bank_7_load_out,
        col_sum_bank_7_load_out_ap_vld,
        col_sum_bank_8_load_out,
        col_sum_bank_8_load_out_ap_vld,
        col_sum_bank_9_load_out,
        col_sum_bank_9_load_out_ap_vld,
        col_sum_bank_10_load_out,
        col_sum_bank_10_load_out_ap_vld,
        col_sum_bank_11_load_out,
        col_sum_bank_11_load_out_ap_vld,
        col_sum_bank_12_load_out,
        col_sum_bank_12_load_out_ap_vld,
        col_sum_bank_13_load_out,
        col_sum_bank_13_load_out_ap_vld,
        col_sum_bank_14_load_out,
        col_sum_bank_14_load_out_ap_vld,
        col_sum_bank_15_load_out,
        col_sum_bank_15_load_out_ap_vld,
        col_sum_bank_16_load_out,
        col_sum_bank_16_load_out_ap_vld,
        col_sum_bank_17_load_out,
        col_sum_bank_17_load_out_ap_vld,
        col_sum_bank_18_load_out,
        col_sum_bank_18_load_out_ap_vld,
        col_sum_bank_19_load_out,
        col_sum_bank_19_load_out_ap_vld,
        col_sum_bank_20_load_out,
        col_sum_bank_20_load_out_ap_vld,
        col_sum_bank_21_load_out,
        col_sum_bank_21_load_out_ap_vld,
        col_sum_bank_22_load_out,
        col_sum_bank_22_load_out_ap_vld,
        col_sum_bank_23_load_out,
        col_sum_bank_23_load_out_ap_vld,
        col_sum_bank_24_load_out,
        col_sum_bank_24_load_out_ap_vld,
        col_sum_bank_25_load_out,
        col_sum_bank_25_load_out_ap_vld,
        col_sum_bank_26_load_out,
        col_sum_bank_26_load_out_ap_vld,
        col_sum_bank_27_load_out,
        col_sum_bank_27_load_out_ap_vld,
        col_sum_bank_28_load_out,
        col_sum_bank_28_load_out_ap_vld,
        col_sum_bank_29_load_out,
        col_sum_bank_29_load_out_ap_vld,
        col_sum_bank_30_load_out,
        col_sum_bank_30_load_out_ap_vld,
        col_sum_bank_31_load_out,
        col_sum_bank_31_load_out_ap_vld,
        col_sum_bank_32_load_out,
        col_sum_bank_32_load_out_ap_vld,
        col_sum_bank_33_load_out,
        col_sum_bank_33_load_out_ap_vld,
        col_sum_bank_34_load_out,
        col_sum_bank_34_load_out_ap_vld,
        col_sum_bank_35_load_out,
        col_sum_bank_35_load_out_ap_vld,
        col_sum_bank_36_load_out,
        col_sum_bank_36_load_out_ap_vld,
        col_sum_bank_37_load_out,
        col_sum_bank_37_load_out_ap_vld,
        col_sum_bank_38_load_out,
        col_sum_bank_38_load_out_ap_vld,
        col_sum_bank_39_load_out,
        col_sum_bank_39_load_out_ap_vld,
        col_sum_bank_40_load_out,
        col_sum_bank_40_load_out_ap_vld,
        col_sum_bank_41_load_out,
        col_sum_bank_41_load_out_ap_vld,
        col_sum_bank_42_load_out,
        col_sum_bank_42_load_out_ap_vld,
        col_sum_bank_43_load_out,
        col_sum_bank_43_load_out_ap_vld,
        col_sum_bank_44_load_out,
        col_sum_bank_44_load_out_ap_vld,
        col_sum_bank_45_load_out,
        col_sum_bank_45_load_out_ap_vld,
        col_sum_bank_46_load_out,
        col_sum_bank_46_load_out_ap_vld,
        col_sum_bank_47_load_out,
        col_sum_bank_47_load_out_ap_vld,
        col_sum_bank_48_load_out,
        col_sum_bank_48_load_out_ap_vld,
        col_sum_bank_49_load_out,
        col_sum_bank_49_load_out_ap_vld,
        col_sum_bank_50_load_out,
        col_sum_bank_50_load_out_ap_vld,
        col_sum_bank_51_load_out,
        col_sum_bank_51_load_out_ap_vld,
        col_sum_bank_52_load_out,
        col_sum_bank_52_load_out_ap_vld,
        col_sum_bank_53_load_out,
        col_sum_bank_53_load_out_ap_vld,
        col_sum_bank_54_load_out,
        col_sum_bank_54_load_out_ap_vld,
        col_sum_bank_55_load_out,
        col_sum_bank_55_load_out_ap_vld,
        col_sum_bank_56_load_out,
        col_sum_bank_56_load_out_ap_vld,
        col_sum_bank_57_load_out,
        col_sum_bank_57_load_out_ap_vld,
        col_sum_bank_58_load_out,
        col_sum_bank_58_load_out_ap_vld,
        col_sum_bank_59_load_out,
        col_sum_bank_59_load_out_ap_vld,
        col_sum_bank_60_load_out,
        col_sum_bank_60_load_out_ap_vld,
        col_sum_bank_61_load_out,
        col_sum_bank_61_load_out_ap_vld,
        col_sum_bank_62_load_out,
        col_sum_bank_62_load_out_ap_vld,
        col_sum_bank_63_load_out,
        col_sum_bank_63_load_out_ap_vld,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0,
        denom_row_address0,
        denom_row_ce0,
        denom_row_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [23:0] col_sum_bank_load_out;
output   col_sum_bank_load_out_ap_vld;
output  [23:0] col_sum_bank_1_load_out;
output   col_sum_bank_1_load_out_ap_vld;
output  [23:0] col_sum_bank_2_load_out;
output   col_sum_bank_2_load_out_ap_vld;
output  [23:0] col_sum_bank_3_load_out;
output   col_sum_bank_3_load_out_ap_vld;
output  [23:0] col_sum_bank_4_load_out;
output   col_sum_bank_4_load_out_ap_vld;
output  [23:0] col_sum_bank_5_load_out;
output   col_sum_bank_5_load_out_ap_vld;
output  [23:0] col_sum_bank_6_load_out;
output   col_sum_bank_6_load_out_ap_vld;
output  [23:0] col_sum_bank_7_load_out;
output   col_sum_bank_7_load_out_ap_vld;
output  [23:0] col_sum_bank_8_load_out;
output   col_sum_bank_8_load_out_ap_vld;
output  [23:0] col_sum_bank_9_load_out;
output   col_sum_bank_9_load_out_ap_vld;
output  [23:0] col_sum_bank_10_load_out;
output   col_sum_bank_10_load_out_ap_vld;
output  [23:0] col_sum_bank_11_load_out;
output   col_sum_bank_11_load_out_ap_vld;
output  [23:0] col_sum_bank_12_load_out;
output   col_sum_bank_12_load_out_ap_vld;
output  [23:0] col_sum_bank_13_load_out;
output   col_sum_bank_13_load_out_ap_vld;
output  [23:0] col_sum_bank_14_load_out;
output   col_sum_bank_14_load_out_ap_vld;
output  [23:0] col_sum_bank_15_load_out;
output   col_sum_bank_15_load_out_ap_vld;
output  [23:0] col_sum_bank_16_load_out;
output   col_sum_bank_16_load_out_ap_vld;
output  [23:0] col_sum_bank_17_load_out;
output   col_sum_bank_17_load_out_ap_vld;
output  [23:0] col_sum_bank_18_load_out;
output   col_sum_bank_18_load_out_ap_vld;
output  [23:0] col_sum_bank_19_load_out;
output   col_sum_bank_19_load_out_ap_vld;
output  [23:0] col_sum_bank_20_load_out;
output   col_sum_bank_20_load_out_ap_vld;
output  [23:0] col_sum_bank_21_load_out;
output   col_sum_bank_21_load_out_ap_vld;
output  [23:0] col_sum_bank_22_load_out;
output   col_sum_bank_22_load_out_ap_vld;
output  [23:0] col_sum_bank_23_load_out;
output   col_sum_bank_23_load_out_ap_vld;
output  [23:0] col_sum_bank_24_load_out;
output   col_sum_bank_24_load_out_ap_vld;
output  [23:0] col_sum_bank_25_load_out;
output   col_sum_bank_25_load_out_ap_vld;
output  [23:0] col_sum_bank_26_load_out;
output   col_sum_bank_26_load_out_ap_vld;
output  [23:0] col_sum_bank_27_load_out;
output   col_sum_bank_27_load_out_ap_vld;
output  [23:0] col_sum_bank_28_load_out;
output   col_sum_bank_28_load_out_ap_vld;
output  [23:0] col_sum_bank_29_load_out;
output   col_sum_bank_29_load_out_ap_vld;
output  [23:0] col_sum_bank_30_load_out;
output   col_sum_bank_30_load_out_ap_vld;
output  [23:0] col_sum_bank_31_load_out;
output   col_sum_bank_31_load_out_ap_vld;
output  [23:0] col_sum_bank_32_load_out;
output   col_sum_bank_32_load_out_ap_vld;
output  [23:0] col_sum_bank_33_load_out;
output   col_sum_bank_33_load_out_ap_vld;
output  [23:0] col_sum_bank_34_load_out;
output   col_sum_bank_34_load_out_ap_vld;
output  [23:0] col_sum_bank_35_load_out;
output   col_sum_bank_35_load_out_ap_vld;
output  [23:0] col_sum_bank_36_load_out;
output   col_sum_bank_36_load_out_ap_vld;
output  [23:0] col_sum_bank_37_load_out;
output   col_sum_bank_37_load_out_ap_vld;
output  [23:0] col_sum_bank_38_load_out;
output   col_sum_bank_38_load_out_ap_vld;
output  [23:0] col_sum_bank_39_load_out;
output   col_sum_bank_39_load_out_ap_vld;
output  [23:0] col_sum_bank_40_load_out;
output   col_sum_bank_40_load_out_ap_vld;
output  [23:0] col_sum_bank_41_load_out;
output   col_sum_bank_41_load_out_ap_vld;
output  [23:0] col_sum_bank_42_load_out;
output   col_sum_bank_42_load_out_ap_vld;
output  [23:0] col_sum_bank_43_load_out;
output   col_sum_bank_43_load_out_ap_vld;
output  [23:0] col_sum_bank_44_load_out;
output   col_sum_bank_44_load_out_ap_vld;
output  [23:0] col_sum_bank_45_load_out;
output   col_sum_bank_45_load_out_ap_vld;
output  [23:0] col_sum_bank_46_load_out;
output   col_sum_bank_46_load_out_ap_vld;
output  [23:0] col_sum_bank_47_load_out;
output   col_sum_bank_47_load_out_ap_vld;
output  [23:0] col_sum_bank_48_load_out;
output   col_sum_bank_48_load_out_ap_vld;
output  [23:0] col_sum_bank_49_load_out;
output   col_sum_bank_49_load_out_ap_vld;
output  [23:0] col_sum_bank_50_load_out;
output   col_sum_bank_50_load_out_ap_vld;
output  [23:0] col_sum_bank_51_load_out;
output   col_sum_bank_51_load_out_ap_vld;
output  [23:0] col_sum_bank_52_load_out;
output   col_sum_bank_52_load_out_ap_vld;
output  [23:0] col_sum_bank_53_load_out;
output   col_sum_bank_53_load_out_ap_vld;
output  [23:0] col_sum_bank_54_load_out;
output   col_sum_bank_54_load_out_ap_vld;
output  [23:0] col_sum_bank_55_load_out;
output   col_sum_bank_55_load_out_ap_vld;
output  [23:0] col_sum_bank_56_load_out;
output   col_sum_bank_56_load_out_ap_vld;
output  [23:0] col_sum_bank_57_load_out;
output   col_sum_bank_57_load_out_ap_vld;
output  [23:0] col_sum_bank_58_load_out;
output   col_sum_bank_58_load_out_ap_vld;
output  [23:0] col_sum_bank_59_load_out;
output   col_sum_bank_59_load_out_ap_vld;
output  [23:0] col_sum_bank_60_load_out;
output   col_sum_bank_60_load_out_ap_vld;
output  [23:0] col_sum_bank_61_load_out;
output   col_sum_bank_61_load_out_ap_vld;
output  [23:0] col_sum_bank_62_load_out;
output   col_sum_bank_62_load_out_ap_vld;
output  [23:0] col_sum_bank_63_load_out;
output   col_sum_bank_63_load_out_ap_vld;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0;
output  [7:0] denom_row_address0;
output   denom_row_ce0;
input  [23:0] denom_row_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_d0;

reg ap_idle;
reg col_sum_bank_load_out_ap_vld;
reg col_sum_bank_1_load_out_ap_vld;
reg col_sum_bank_2_load_out_ap_vld;
reg col_sum_bank_3_load_out_ap_vld;
reg col_sum_bank_4_load_out_ap_vld;
reg col_sum_bank_5_load_out_ap_vld;
reg col_sum_bank_6_load_out_ap_vld;
reg col_sum_bank_7_load_out_ap_vld;
reg col_sum_bank_8_load_out_ap_vld;
reg col_sum_bank_9_load_out_ap_vld;
reg col_sum_bank_10_load_out_ap_vld;
reg col_sum_bank_11_load_out_ap_vld;
reg col_sum_bank_12_load_out_ap_vld;
reg col_sum_bank_13_load_out_ap_vld;
reg col_sum_bank_14_load_out_ap_vld;
reg col_sum_bank_15_load_out_ap_vld;
reg col_sum_bank_16_load_out_ap_vld;
reg col_sum_bank_17_load_out_ap_vld;
reg col_sum_bank_18_load_out_ap_vld;
reg col_sum_bank_19_load_out_ap_vld;
reg col_sum_bank_20_load_out_ap_vld;
reg col_sum_bank_21_load_out_ap_vld;
reg col_sum_bank_22_load_out_ap_vld;
reg col_sum_bank_23_load_out_ap_vld;
reg col_sum_bank_24_load_out_ap_vld;
reg col_sum_bank_25_load_out_ap_vld;
reg col_sum_bank_26_load_out_ap_vld;
reg col_sum_bank_27_load_out_ap_vld;
reg col_sum_bank_28_load_out_ap_vld;
reg col_sum_bank_29_load_out_ap_vld;
reg col_sum_bank_30_load_out_ap_vld;
reg col_sum_bank_31_load_out_ap_vld;
reg col_sum_bank_32_load_out_ap_vld;
reg col_sum_bank_33_load_out_ap_vld;
reg col_sum_bank_34_load_out_ap_vld;
reg col_sum_bank_35_load_out_ap_vld;
reg col_sum_bank_36_load_out_ap_vld;
reg col_sum_bank_37_load_out_ap_vld;
reg col_sum_bank_38_load_out_ap_vld;
reg col_sum_bank_39_load_out_ap_vld;
reg col_sum_bank_40_load_out_ap_vld;
reg col_sum_bank_41_load_out_ap_vld;
reg col_sum_bank_42_load_out_ap_vld;
reg col_sum_bank_43_load_out_ap_vld;
reg col_sum_bank_44_load_out_ap_vld;
reg col_sum_bank_45_load_out_ap_vld;
reg col_sum_bank_46_load_out_ap_vld;
reg col_sum_bank_47_load_out_ap_vld;
reg col_sum_bank_48_load_out_ap_vld;
reg col_sum_bank_49_load_out_ap_vld;
reg col_sum_bank_50_load_out_ap_vld;
reg col_sum_bank_51_load_out_ap_vld;
reg col_sum_bank_52_load_out_ap_vld;
reg col_sum_bank_53_load_out_ap_vld;
reg col_sum_bank_54_load_out_ap_vld;
reg col_sum_bank_55_load_out_ap_vld;
reg col_sum_bank_56_load_out_ap_vld;
reg col_sum_bank_57_load_out_ap_vld;
reg col_sum_bank_58_load_out_ap_vld;
reg col_sum_bank_59_load_out_ap_vld;
reg col_sum_bank_60_load_out_ap_vld;
reg col_sum_bank_61_load_out_ap_vld;
reg col_sum_bank_62_load_out_ap_vld;
reg col_sum_bank_63_load_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln63_fu_1683_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln63_reg_6336;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter1_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter2_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter3_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter4_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter5_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter6_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter7_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter8_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter9_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter10_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter11_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter12_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter13_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter14_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter15_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter16_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter17_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter18_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter19_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter20_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter21_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter22_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter23_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter24_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter25_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter26_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter27_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter28_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter29_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter30_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter31_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter32_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter33_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter34_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter35_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter36_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter37_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter38_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter39_reg;
reg   [0:0] icmp_ln63_reg_6336_pp0_iter40_reg;
wire   [2:0] lshr_ln1_fu_1748_p4;
reg   [2:0] lshr_ln1_reg_6345;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter1_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter2_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter3_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter4_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter5_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter6_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter7_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter8_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter9_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter10_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter11_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter12_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter13_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter14_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter15_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter16_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter17_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter18_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter19_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter20_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter21_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter22_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter23_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter24_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter25_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter26_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter27_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter28_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter29_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter30_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter31_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter32_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter33_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter34_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter35_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter36_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter37_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter38_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter39_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter40_reg;
reg   [2:0] lshr_ln1_reg_6345_pp0_iter41_reg;
wire   [63:0] zext_ln75_fu_1766_p1;
reg   [63:0] zext_ln75_reg_6381;
reg   [63:0] zext_ln75_reg_6381_pp0_iter1_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter2_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter3_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter4_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter5_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter6_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter7_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter8_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter9_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter10_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter11_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter12_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter13_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter14_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter15_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter16_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter17_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter18_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter19_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter20_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter21_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter22_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter23_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter24_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter25_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter26_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter27_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter28_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter29_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter30_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter31_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter32_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter33_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter34_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter35_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter36_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter37_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter38_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter39_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter40_reg;
reg   [63:0] zext_ln75_reg_6381_pp0_iter41_reg;
wire  signed [37:0] conv_i365_fu_1799_p1;
wire   [63:0] zext_ln63_fu_1743_p1;
wire    ap_block_pp0_stage0;
reg   [6:0] j_fu_272;
wire   [6:0] add_ln66_fu_1778_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_load;
reg   [8:0] i_fu_276;
wire   [8:0] select_ln63_1_fu_1731_p3;
reg   [8:0] ap_sig_allocacmp_i_load;
reg   [11:0] indvar_flatten6_fu_280;
wire   [11:0] add_ln63_1_fu_1689_p2;
reg   [11:0] ap_sig_allocacmp_indvar_flatten6_load;
reg   [23:0] col_sum_bank_63_fu_284;
wire   [23:0] col_sum_bank_71_fu_5097_p2;
wire   [0:0] icmp_ln77_8_fu_5109_p2;
wire   [0:0] xor_ln77_23_fu_5252_p2;
wire   [0:0] and_ln77_14_fu_5234_p2;
wire   [0:0] and_ln77_15_fu_5246_p2;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg    ap_loop_exit_ready_pp0_iter41_reg;
reg   [23:0] col_sum_bank_62_fu_288;
reg   [23:0] col_sum_bank_61_fu_292;
reg   [23:0] col_sum_bank_60_fu_296;
reg   [23:0] col_sum_bank_59_fu_300;
reg   [23:0] col_sum_bank_58_fu_304;
reg   [23:0] col_sum_bank_57_fu_308;
reg   [23:0] col_sum_bank_56_fu_312;
reg   [23:0] col_sum_bank_55_fu_316;
wire   [23:0] col_sum_bank_70_fu_4667_p2;
wire   [0:0] icmp_ln77_7_fu_4679_p2;
wire   [0:0] xor_ln77_20_fu_4822_p2;
wire   [0:0] and_ln77_12_fu_4804_p2;
wire   [0:0] and_ln77_13_fu_4816_p2;
reg   [23:0] col_sum_bank_54_fu_320;
reg   [23:0] col_sum_bank_53_fu_324;
reg   [23:0] col_sum_bank_52_fu_328;
reg   [23:0] col_sum_bank_51_fu_332;
reg   [23:0] col_sum_bank_50_fu_336;
reg   [23:0] col_sum_bank_49_fu_340;
reg   [23:0] col_sum_bank_48_fu_344;
reg   [23:0] col_sum_bank_47_fu_348;
wire   [23:0] col_sum_bank_69_fu_4237_p2;
wire   [0:0] icmp_ln77_6_fu_4249_p2;
wire   [0:0] xor_ln77_17_fu_4392_p2;
wire   [0:0] and_ln77_10_fu_4374_p2;
wire   [0:0] and_ln77_11_fu_4386_p2;
reg   [23:0] col_sum_bank_46_fu_352;
reg   [23:0] col_sum_bank_45_fu_356;
reg   [23:0] col_sum_bank_44_fu_360;
reg   [23:0] col_sum_bank_43_fu_364;
reg   [23:0] col_sum_bank_42_fu_368;
reg   [23:0] col_sum_bank_41_fu_372;
reg   [23:0] col_sum_bank_40_fu_376;
reg   [23:0] col_sum_bank_39_fu_380;
wire   [23:0] col_sum_bank_68_fu_3807_p2;
wire   [0:0] icmp_ln77_5_fu_3819_p2;
wire   [0:0] xor_ln77_14_fu_3962_p2;
wire   [0:0] and_ln77_8_fu_3944_p2;
wire   [0:0] and_ln77_9_fu_3956_p2;
reg   [23:0] col_sum_bank_38_fu_384;
reg   [23:0] col_sum_bank_37_fu_388;
reg   [23:0] col_sum_bank_36_fu_392;
reg   [23:0] col_sum_bank_35_fu_396;
reg   [23:0] col_sum_bank_34_fu_400;
reg   [23:0] col_sum_bank_33_fu_404;
reg   [23:0] col_sum_bank_32_fu_408;
reg   [23:0] col_sum_bank_31_fu_412;
wire   [23:0] col_sum_bank_67_fu_3377_p2;
wire   [0:0] icmp_ln77_4_fu_3389_p2;
wire   [0:0] xor_ln77_11_fu_3532_p2;
wire   [0:0] and_ln77_6_fu_3514_p2;
wire   [0:0] and_ln77_7_fu_3526_p2;
reg   [23:0] col_sum_bank_30_fu_416;
reg   [23:0] col_sum_bank_29_fu_420;
reg   [23:0] col_sum_bank_28_fu_424;
reg   [23:0] col_sum_bank_27_fu_428;
reg   [23:0] col_sum_bank_26_fu_432;
reg   [23:0] col_sum_bank_25_fu_436;
reg   [23:0] col_sum_bank_24_fu_440;
reg   [23:0] col_sum_bank_23_fu_444;
wire   [23:0] col_sum_bank_66_fu_2947_p2;
wire   [0:0] icmp_ln77_3_fu_2959_p2;
wire   [0:0] xor_ln77_8_fu_3102_p2;
wire   [0:0] and_ln77_4_fu_3084_p2;
wire   [0:0] and_ln77_5_fu_3096_p2;
reg   [23:0] col_sum_bank_22_fu_448;
reg   [23:0] col_sum_bank_21_fu_452;
reg   [23:0] col_sum_bank_20_fu_456;
reg   [23:0] col_sum_bank_19_fu_460;
reg   [23:0] col_sum_bank_18_fu_464;
reg   [23:0] col_sum_bank_17_fu_468;
reg   [23:0] col_sum_bank_16_fu_472;
reg   [23:0] col_sum_bank_15_fu_476;
wire   [23:0] col_sum_bank_65_fu_2517_p2;
wire   [0:0] icmp_ln77_2_fu_2529_p2;
wire   [0:0] xor_ln77_5_fu_2672_p2;
wire   [0:0] and_ln77_2_fu_2654_p2;
wire   [0:0] and_ln77_3_fu_2666_p2;
reg   [23:0] col_sum_bank_14_fu_480;
reg   [23:0] col_sum_bank_13_fu_484;
reg   [23:0] col_sum_bank_12_fu_488;
reg   [23:0] col_sum_bank_11_fu_492;
reg   [23:0] col_sum_bank_10_fu_496;
reg   [23:0] col_sum_bank_9_fu_500;
reg   [23:0] col_sum_bank_8_fu_504;
reg   [23:0] col_sum_bank_7_fu_508;
wire   [23:0] col_sum_bank_64_fu_2087_p2;
wire   [0:0] icmp_ln77_fu_2099_p2;
wire   [0:0] xor_ln77_2_fu_2242_p2;
wire   [0:0] and_ln77_fu_2224_p2;
wire   [0:0] and_ln77_1_fu_2236_p2;
reg   [23:0] col_sum_bank_6_fu_512;
reg   [23:0] col_sum_bank_5_fu_516;
reg   [23:0] col_sum_bank_4_fu_520;
reg   [23:0] col_sum_bank_3_fu_524;
reg   [23:0] col_sum_bank_2_fu_528;
reg   [23:0] col_sum_bank_1_fu_532;
reg   [23:0] col_sum_bank_fu_536;
wire    ap_block_pp0_stage0_01001;
reg    denom_row_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0_local;
wire  signed [23:0] t_1_fu_2007_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0_local;
wire  signed [23:0] t_3_fu_2437_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0_local;
wire  signed [23:0] t_5_fu_2867_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0_local;
wire  signed [23:0] t_7_fu_3297_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0_local;
wire  signed [23:0] t_9_fu_3727_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0_local;
wire  signed [23:0] t_11_fu_4157_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0_local;
wire  signed [23:0] t_13_fu_4587_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0_local;
wire  signed [23:0] t_15_fu_5017_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local;
wire   [0:0] tmp_fu_1711_p3;
wire   [5:0] trunc_ln63_fu_1701_p1;
wire   [5:0] select_ln63_fu_1719_p3;
wire   [8:0] add_ln63_fu_1705_p2;
wire   [7:0] trunc_ln63_1_fu_1739_p1;
wire   [10:0] tmp_4_fu_1758_p3;
wire   [6:0] zext_ln63_1_fu_1727_p1;
wire   [37:0] grp_fu_1811_p0;
wire  signed [23:0] grp_fu_1811_p1;
wire   [37:0] grp_fu_1825_p0;
wire  signed [23:0] grp_fu_1825_p1;
wire   [37:0] grp_fu_1839_p0;
wire  signed [23:0] grp_fu_1839_p1;
wire   [37:0] grp_fu_1853_p0;
wire  signed [23:0] grp_fu_1853_p1;
wire   [37:0] grp_fu_1867_p0;
wire  signed [23:0] grp_fu_1867_p1;
wire   [37:0] grp_fu_1881_p0;
wire  signed [23:0] grp_fu_1881_p1;
wire   [37:0] grp_fu_1895_p0;
wire  signed [23:0] grp_fu_1895_p1;
wire   [37:0] grp_fu_1909_p0;
wire  signed [23:0] grp_fu_1909_p1;
wire   [37:0] grp_fu_1811_p2;
wire   [13:0] tmp_8_fu_1935_p4;
wire   [0:0] tmp_32_fu_1927_p3;
wire   [0:0] icmp_ln75_1_fu_1951_p2;
wire   [0:0] tmp_31_fu_1915_p3;
wire   [0:0] or_ln75_fu_1957_p2;
wire   [0:0] xor_ln75_fu_1963_p2;
wire   [0:0] icmp_ln75_fu_1945_p2;
wire   [0:0] xor_ln75_1_fu_1975_p2;
wire   [0:0] or_ln75_1_fu_1981_p2;
wire   [0:0] and_ln75_fu_1969_p2;
wire   [0:0] and_ln75_1_fu_1987_p2;
wire   [0:0] or_ln75_2_fu_2001_p2;
wire   [23:0] select_ln75_fu_1993_p3;
wire   [23:0] t_fu_1923_p1;
wire   [23:0] tmp_9_fu_2040_p17;
wire  signed [23:0] tmp_9_fu_2040_p19;
wire  signed [24:0] sext_ln77_fu_2079_p1;
wire  signed [24:0] sext_ln77_1_fu_2083_p1;
wire   [24:0] add_ln77_1_fu_2093_p2;
wire   [0:0] tmp_33_fu_2145_p3;
wire   [0:0] tmp_34_fu_2210_p3;
wire   [0:0] xor_ln77_fu_2218_p2;
wire   [0:0] xor_ln77_1_fu_2230_p2;
wire   [37:0] grp_fu_1825_p2;
wire   [13:0] tmp_s_fu_2365_p4;
wire   [0:0] tmp_36_fu_2357_p3;
wire   [0:0] icmp_ln75_3_fu_2381_p2;
wire   [0:0] tmp_35_fu_2345_p3;
wire   [0:0] or_ln75_3_fu_2387_p2;
wire   [0:0] xor_ln75_2_fu_2393_p2;
wire   [0:0] icmp_ln75_2_fu_2375_p2;
wire   [0:0] xor_ln75_3_fu_2405_p2;
wire   [0:0] or_ln75_4_fu_2411_p2;
wire   [0:0] and_ln75_2_fu_2399_p2;
wire   [0:0] and_ln75_3_fu_2417_p2;
wire   [0:0] or_ln75_5_fu_2431_p2;
wire   [23:0] select_ln75_2_fu_2423_p3;
wire   [23:0] t_2_fu_2353_p1;
wire   [23:0] tmp_37_fu_2470_p17;
wire  signed [23:0] tmp_37_fu_2470_p19;
wire  signed [24:0] sext_ln77_2_fu_2509_p1;
wire  signed [24:0] sext_ln77_3_fu_2513_p1;
wire   [24:0] add_ln77_2_fu_2523_p2;
wire   [0:0] tmp_38_fu_2575_p3;
wire   [0:0] tmp_39_fu_2640_p3;
wire   [0:0] xor_ln77_3_fu_2648_p2;
wire   [0:0] xor_ln77_4_fu_2660_p2;
wire   [37:0] grp_fu_1839_p2;
wire   [13:0] tmp_42_fu_2795_p4;
wire   [0:0] tmp_41_fu_2787_p3;
wire   [0:0] icmp_ln75_5_fu_2811_p2;
wire   [0:0] tmp_40_fu_2775_p3;
wire   [0:0] or_ln75_6_fu_2817_p2;
wire   [0:0] xor_ln75_4_fu_2823_p2;
wire   [0:0] icmp_ln75_4_fu_2805_p2;
wire   [0:0] xor_ln75_5_fu_2835_p2;
wire   [0:0] or_ln75_7_fu_2841_p2;
wire   [0:0] and_ln75_4_fu_2829_p2;
wire   [0:0] and_ln75_5_fu_2847_p2;
wire   [0:0] or_ln75_8_fu_2861_p2;
wire   [23:0] select_ln75_4_fu_2853_p3;
wire   [23:0] t_4_fu_2783_p1;
wire   [23:0] tmp_43_fu_2900_p17;
wire  signed [23:0] tmp_43_fu_2900_p19;
wire  signed [24:0] sext_ln77_4_fu_2939_p1;
wire  signed [24:0] sext_ln77_5_fu_2943_p1;
wire   [24:0] add_ln77_3_fu_2953_p2;
wire   [0:0] tmp_44_fu_3005_p3;
wire   [0:0] tmp_45_fu_3070_p3;
wire   [0:0] xor_ln77_6_fu_3078_p2;
wire   [0:0] xor_ln77_7_fu_3090_p2;
wire   [37:0] grp_fu_1853_p2;
wire   [13:0] tmp_48_fu_3225_p4;
wire   [0:0] tmp_47_fu_3217_p3;
wire   [0:0] icmp_ln75_7_fu_3241_p2;
wire   [0:0] tmp_46_fu_3205_p3;
wire   [0:0] or_ln75_9_fu_3247_p2;
wire   [0:0] xor_ln75_6_fu_3253_p2;
wire   [0:0] icmp_ln75_6_fu_3235_p2;
wire   [0:0] xor_ln75_7_fu_3265_p2;
wire   [0:0] or_ln75_10_fu_3271_p2;
wire   [0:0] and_ln75_6_fu_3259_p2;
wire   [0:0] and_ln75_7_fu_3277_p2;
wire   [0:0] or_ln75_11_fu_3291_p2;
wire   [23:0] select_ln75_6_fu_3283_p3;
wire   [23:0] t_6_fu_3213_p1;
wire   [23:0] tmp_49_fu_3330_p17;
wire  signed [23:0] tmp_49_fu_3330_p19;
wire  signed [24:0] sext_ln77_6_fu_3369_p1;
wire  signed [24:0] sext_ln77_7_fu_3373_p1;
wire   [24:0] add_ln77_4_fu_3383_p2;
wire   [0:0] tmp_50_fu_3435_p3;
wire   [0:0] tmp_51_fu_3500_p3;
wire   [0:0] xor_ln77_9_fu_3508_p2;
wire   [0:0] xor_ln77_10_fu_3520_p2;
wire   [37:0] grp_fu_1867_p2;
wire   [13:0] tmp_54_fu_3655_p4;
wire   [0:0] tmp_53_fu_3647_p3;
wire   [0:0] icmp_ln75_9_fu_3671_p2;
wire   [0:0] tmp_52_fu_3635_p3;
wire   [0:0] or_ln75_12_fu_3677_p2;
wire   [0:0] xor_ln75_8_fu_3683_p2;
wire   [0:0] icmp_ln75_8_fu_3665_p2;
wire   [0:0] xor_ln75_9_fu_3695_p2;
wire   [0:0] or_ln75_13_fu_3701_p2;
wire   [0:0] and_ln75_8_fu_3689_p2;
wire   [0:0] and_ln75_9_fu_3707_p2;
wire   [0:0] or_ln75_14_fu_3721_p2;
wire   [23:0] select_ln75_8_fu_3713_p3;
wire   [23:0] t_8_fu_3643_p1;
wire   [23:0] tmp_55_fu_3760_p17;
wire  signed [23:0] tmp_55_fu_3760_p19;
wire  signed [24:0] sext_ln77_8_fu_3799_p1;
wire  signed [24:0] sext_ln77_9_fu_3803_p1;
wire   [24:0] add_ln77_5_fu_3813_p2;
wire   [0:0] tmp_56_fu_3865_p3;
wire   [0:0] tmp_57_fu_3930_p3;
wire   [0:0] xor_ln77_12_fu_3938_p2;
wire   [0:0] xor_ln77_13_fu_3950_p2;
wire   [37:0] grp_fu_1881_p2;
wire   [13:0] tmp_60_fu_4085_p4;
wire   [0:0] tmp_59_fu_4077_p3;
wire   [0:0] icmp_ln75_11_fu_4101_p2;
wire   [0:0] tmp_58_fu_4065_p3;
wire   [0:0] or_ln75_15_fu_4107_p2;
wire   [0:0] xor_ln75_10_fu_4113_p2;
wire   [0:0] icmp_ln75_10_fu_4095_p2;
wire   [0:0] xor_ln75_11_fu_4125_p2;
wire   [0:0] or_ln75_16_fu_4131_p2;
wire   [0:0] and_ln75_10_fu_4119_p2;
wire   [0:0] and_ln75_11_fu_4137_p2;
wire   [0:0] or_ln75_17_fu_4151_p2;
wire   [23:0] select_ln75_10_fu_4143_p3;
wire   [23:0] t_10_fu_4073_p1;
wire   [23:0] tmp_61_fu_4190_p17;
wire  signed [23:0] tmp_61_fu_4190_p19;
wire  signed [24:0] sext_ln77_10_fu_4229_p1;
wire  signed [24:0] sext_ln77_11_fu_4233_p1;
wire   [24:0] add_ln77_6_fu_4243_p2;
wire   [0:0] tmp_62_fu_4295_p3;
wire   [0:0] tmp_63_fu_4360_p3;
wire   [0:0] xor_ln77_15_fu_4368_p2;
wire   [0:0] xor_ln77_16_fu_4380_p2;
wire   [37:0] grp_fu_1895_p2;
wire   [13:0] tmp_66_fu_4515_p4;
wire   [0:0] tmp_65_fu_4507_p3;
wire   [0:0] icmp_ln75_13_fu_4531_p2;
wire   [0:0] tmp_64_fu_4495_p3;
wire   [0:0] or_ln75_18_fu_4537_p2;
wire   [0:0] xor_ln75_12_fu_4543_p2;
wire   [0:0] icmp_ln75_12_fu_4525_p2;
wire   [0:0] xor_ln75_13_fu_4555_p2;
wire   [0:0] or_ln75_19_fu_4561_p2;
wire   [0:0] and_ln75_12_fu_4549_p2;
wire   [0:0] and_ln75_13_fu_4567_p2;
wire   [0:0] or_ln75_20_fu_4581_p2;
wire   [23:0] select_ln75_12_fu_4573_p3;
wire   [23:0] t_12_fu_4503_p1;
wire   [23:0] tmp_67_fu_4620_p17;
wire  signed [23:0] tmp_67_fu_4620_p19;
wire  signed [24:0] sext_ln77_12_fu_4659_p1;
wire  signed [24:0] sext_ln77_13_fu_4663_p1;
wire   [24:0] add_ln77_7_fu_4673_p2;
wire   [0:0] tmp_68_fu_4725_p3;
wire   [0:0] tmp_69_fu_4790_p3;
wire   [0:0] xor_ln77_18_fu_4798_p2;
wire   [0:0] xor_ln77_19_fu_4810_p2;
wire   [37:0] grp_fu_1909_p2;
wire   [13:0] tmp_72_fu_4945_p4;
wire   [0:0] tmp_71_fu_4937_p3;
wire   [0:0] icmp_ln75_15_fu_4961_p2;
wire   [0:0] tmp_70_fu_4925_p3;
wire   [0:0] or_ln75_21_fu_4967_p2;
wire   [0:0] xor_ln75_14_fu_4973_p2;
wire   [0:0] icmp_ln75_14_fu_4955_p2;
wire   [0:0] xor_ln75_15_fu_4985_p2;
wire   [0:0] or_ln75_22_fu_4991_p2;
wire   [0:0] and_ln75_14_fu_4979_p2;
wire   [0:0] and_ln75_15_fu_4997_p2;
wire   [0:0] or_ln75_23_fu_5011_p2;
wire   [23:0] select_ln75_14_fu_5003_p3;
wire   [23:0] t_14_fu_4933_p1;
wire   [23:0] tmp_73_fu_5050_p17;
wire  signed [23:0] tmp_73_fu_5050_p19;
wire  signed [24:0] sext_ln77_14_fu_5089_p1;
wire  signed [24:0] sext_ln77_15_fu_5093_p1;
wire   [24:0] add_ln77_8_fu_5103_p2;
wire   [0:0] tmp_74_fu_5155_p3;
wire   [0:0] tmp_75_fu_5220_p3;
wire   [0:0] xor_ln77_21_fu_5228_p2;
wire   [0:0] xor_ln77_22_fu_5240_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [2:0] tmp_9_fu_2040_p1;
wire   [2:0] tmp_9_fu_2040_p3;
wire   [2:0] tmp_9_fu_2040_p5;
wire   [2:0] tmp_9_fu_2040_p7;
wire  signed [2:0] tmp_9_fu_2040_p9;
wire  signed [2:0] tmp_9_fu_2040_p11;
wire  signed [2:0] tmp_9_fu_2040_p13;
wire  signed [2:0] tmp_9_fu_2040_p15;
wire   [2:0] tmp_37_fu_2470_p1;
wire   [2:0] tmp_37_fu_2470_p3;
wire   [2:0] tmp_37_fu_2470_p5;
wire   [2:0] tmp_37_fu_2470_p7;
wire  signed [2:0] tmp_37_fu_2470_p9;
wire  signed [2:0] tmp_37_fu_2470_p11;
wire  signed [2:0] tmp_37_fu_2470_p13;
wire  signed [2:0] tmp_37_fu_2470_p15;
wire   [2:0] tmp_43_fu_2900_p1;
wire   [2:0] tmp_43_fu_2900_p3;
wire   [2:0] tmp_43_fu_2900_p5;
wire   [2:0] tmp_43_fu_2900_p7;
wire  signed [2:0] tmp_43_fu_2900_p9;
wire  signed [2:0] tmp_43_fu_2900_p11;
wire  signed [2:0] tmp_43_fu_2900_p13;
wire  signed [2:0] tmp_43_fu_2900_p15;
wire   [2:0] tmp_49_fu_3330_p1;
wire   [2:0] tmp_49_fu_3330_p3;
wire   [2:0] tmp_49_fu_3330_p5;
wire   [2:0] tmp_49_fu_3330_p7;
wire  signed [2:0] tmp_49_fu_3330_p9;
wire  signed [2:0] tmp_49_fu_3330_p11;
wire  signed [2:0] tmp_49_fu_3330_p13;
wire  signed [2:0] tmp_49_fu_3330_p15;
wire   [2:0] tmp_55_fu_3760_p1;
wire   [2:0] tmp_55_fu_3760_p3;
wire   [2:0] tmp_55_fu_3760_p5;
wire   [2:0] tmp_55_fu_3760_p7;
wire  signed [2:0] tmp_55_fu_3760_p9;
wire  signed [2:0] tmp_55_fu_3760_p11;
wire  signed [2:0] tmp_55_fu_3760_p13;
wire  signed [2:0] tmp_55_fu_3760_p15;
wire   [2:0] tmp_61_fu_4190_p1;
wire   [2:0] tmp_61_fu_4190_p3;
wire   [2:0] tmp_61_fu_4190_p5;
wire   [2:0] tmp_61_fu_4190_p7;
wire  signed [2:0] tmp_61_fu_4190_p9;
wire  signed [2:0] tmp_61_fu_4190_p11;
wire  signed [2:0] tmp_61_fu_4190_p13;
wire  signed [2:0] tmp_61_fu_4190_p15;
wire   [2:0] tmp_67_fu_4620_p1;
wire   [2:0] tmp_67_fu_4620_p3;
wire   [2:0] tmp_67_fu_4620_p5;
wire   [2:0] tmp_67_fu_4620_p7;
wire  signed [2:0] tmp_67_fu_4620_p9;
wire  signed [2:0] tmp_67_fu_4620_p11;
wire  signed [2:0] tmp_67_fu_4620_p13;
wire  signed [2:0] tmp_67_fu_4620_p15;
wire   [2:0] tmp_73_fu_5050_p1;
wire   [2:0] tmp_73_fu_5050_p3;
wire   [2:0] tmp_73_fu_5050_p5;
wire   [2:0] tmp_73_fu_5050_p7;
wire  signed [2:0] tmp_73_fu_5050_p9;
wire  signed [2:0] tmp_73_fu_5050_p11;
wire  signed [2:0] tmp_73_fu_5050_p13;
wire  signed [2:0] tmp_73_fu_5050_p15;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 j_fu_272 = 7'd0;
#0 i_fu_276 = 9'd0;
#0 indvar_flatten6_fu_280 = 12'd0;
#0 col_sum_bank_63_fu_284 = 24'd0;
#0 col_sum_bank_62_fu_288 = 24'd0;
#0 col_sum_bank_61_fu_292 = 24'd0;
#0 col_sum_bank_60_fu_296 = 24'd0;
#0 col_sum_bank_59_fu_300 = 24'd0;
#0 col_sum_bank_58_fu_304 = 24'd0;
#0 col_sum_bank_57_fu_308 = 24'd0;
#0 col_sum_bank_56_fu_312 = 24'd0;
#0 col_sum_bank_55_fu_316 = 24'd0;
#0 col_sum_bank_54_fu_320 = 24'd0;
#0 col_sum_bank_53_fu_324 = 24'd0;
#0 col_sum_bank_52_fu_328 = 24'd0;
#0 col_sum_bank_51_fu_332 = 24'd0;
#0 col_sum_bank_50_fu_336 = 24'd0;
#0 col_sum_bank_49_fu_340 = 24'd0;
#0 col_sum_bank_48_fu_344 = 24'd0;
#0 col_sum_bank_47_fu_348 = 24'd0;
#0 col_sum_bank_46_fu_352 = 24'd0;
#0 col_sum_bank_45_fu_356 = 24'd0;
#0 col_sum_bank_44_fu_360 = 24'd0;
#0 col_sum_bank_43_fu_364 = 24'd0;
#0 col_sum_bank_42_fu_368 = 24'd0;
#0 col_sum_bank_41_fu_372 = 24'd0;
#0 col_sum_bank_40_fu_376 = 24'd0;
#0 col_sum_bank_39_fu_380 = 24'd0;
#0 col_sum_bank_38_fu_384 = 24'd0;
#0 col_sum_bank_37_fu_388 = 24'd0;
#0 col_sum_bank_36_fu_392 = 24'd0;
#0 col_sum_bank_35_fu_396 = 24'd0;
#0 col_sum_bank_34_fu_400 = 24'd0;
#0 col_sum_bank_33_fu_404 = 24'd0;
#0 col_sum_bank_32_fu_408 = 24'd0;
#0 col_sum_bank_31_fu_412 = 24'd0;
#0 col_sum_bank_30_fu_416 = 24'd0;
#0 col_sum_bank_29_fu_420 = 24'd0;
#0 col_sum_bank_28_fu_424 = 24'd0;
#0 col_sum_bank_27_fu_428 = 24'd0;
#0 col_sum_bank_26_fu_432 = 24'd0;
#0 col_sum_bank_25_fu_436 = 24'd0;
#0 col_sum_bank_24_fu_440 = 24'd0;
#0 col_sum_bank_23_fu_444 = 24'd0;
#0 col_sum_bank_22_fu_448 = 24'd0;
#0 col_sum_bank_21_fu_452 = 24'd0;
#0 col_sum_bank_20_fu_456 = 24'd0;
#0 col_sum_bank_19_fu_460 = 24'd0;
#0 col_sum_bank_18_fu_464 = 24'd0;
#0 col_sum_bank_17_fu_468 = 24'd0;
#0 col_sum_bank_16_fu_472 = 24'd0;
#0 col_sum_bank_15_fu_476 = 24'd0;
#0 col_sum_bank_14_fu_480 = 24'd0;
#0 col_sum_bank_13_fu_484 = 24'd0;
#0 col_sum_bank_12_fu_488 = 24'd0;
#0 col_sum_bank_11_fu_492 = 24'd0;
#0 col_sum_bank_10_fu_496 = 24'd0;
#0 col_sum_bank_9_fu_500 = 24'd0;
#0 col_sum_bank_8_fu_504 = 24'd0;
#0 col_sum_bank_7_fu_508 = 24'd0;
#0 col_sum_bank_6_fu_512 = 24'd0;
#0 col_sum_bank_5_fu_516 = 24'd0;
#0 col_sum_bank_4_fu_520 = 24'd0;
#0 col_sum_bank_3_fu_524 = 24'd0;
#0 col_sum_bank_2_fu_528 = 24'd0;
#0 col_sum_bank_1_fu_532 = 24'd0;
#0 col_sum_bank_fu_536 = 24'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1811_p0),
    .din1(grp_fu_1811_p1),
    .ce(1'b1),
    .dout(grp_fu_1811_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1825_p0),
    .din1(grp_fu_1825_p1),
    .ce(1'b1),
    .dout(grp_fu_1825_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1839_p0),
    .din1(grp_fu_1839_p1),
    .ce(1'b1),
    .dout(grp_fu_1839_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1853_p0),
    .din1(grp_fu_1853_p1),
    .ce(1'b1),
    .dout(grp_fu_1853_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1867_p0),
    .din1(grp_fu_1867_p1),
    .ce(1'b1),
    .dout(grp_fu_1867_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1881_p0),
    .din1(grp_fu_1881_p1),
    .ce(1'b1),
    .dout(grp_fu_1881_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1895_p0),
    .din1(grp_fu_1895_p1),
    .ce(1'b1),
    .dout(grp_fu_1895_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1909_p0),
    .din1(grp_fu_1909_p1),
    .ce(1'b1),
    .dout(grp_fu_1909_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U20(
    .din0(col_sum_bank_fu_536),
    .din1(col_sum_bank_1_fu_532),
    .din2(col_sum_bank_2_fu_528),
    .din3(col_sum_bank_3_fu_524),
    .din4(col_sum_bank_4_fu_520),
    .din5(col_sum_bank_5_fu_516),
    .din6(col_sum_bank_6_fu_512),
    .din7(col_sum_bank_7_fu_508),
    .def(tmp_9_fu_2040_p17),
    .sel(lshr_ln1_reg_6345_pp0_iter41_reg),
    .dout(tmp_9_fu_2040_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U21(
    .din0(col_sum_bank_8_fu_504),
    .din1(col_sum_bank_9_fu_500),
    .din2(col_sum_bank_10_fu_496),
    .din3(col_sum_bank_11_fu_492),
    .din4(col_sum_bank_12_fu_488),
    .din5(col_sum_bank_13_fu_484),
    .din6(col_sum_bank_14_fu_480),
    .din7(col_sum_bank_15_fu_476),
    .def(tmp_37_fu_2470_p17),
    .sel(lshr_ln1_reg_6345_pp0_iter41_reg),
    .dout(tmp_37_fu_2470_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U22(
    .din0(col_sum_bank_16_fu_472),
    .din1(col_sum_bank_17_fu_468),
    .din2(col_sum_bank_18_fu_464),
    .din3(col_sum_bank_19_fu_460),
    .din4(col_sum_bank_20_fu_456),
    .din5(col_sum_bank_21_fu_452),
    .din6(col_sum_bank_22_fu_448),
    .din7(col_sum_bank_23_fu_444),
    .def(tmp_43_fu_2900_p17),
    .sel(lshr_ln1_reg_6345_pp0_iter41_reg),
    .dout(tmp_43_fu_2900_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U23(
    .din0(col_sum_bank_24_fu_440),
    .din1(col_sum_bank_25_fu_436),
    .din2(col_sum_bank_26_fu_432),
    .din3(col_sum_bank_27_fu_428),
    .din4(col_sum_bank_28_fu_424),
    .din5(col_sum_bank_29_fu_420),
    .din6(col_sum_bank_30_fu_416),
    .din7(col_sum_bank_31_fu_412),
    .def(tmp_49_fu_3330_p17),
    .sel(lshr_ln1_reg_6345_pp0_iter41_reg),
    .dout(tmp_49_fu_3330_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U24(
    .din0(col_sum_bank_32_fu_408),
    .din1(col_sum_bank_33_fu_404),
    .din2(col_sum_bank_34_fu_400),
    .din3(col_sum_bank_35_fu_396),
    .din4(col_sum_bank_36_fu_392),
    .din5(col_sum_bank_37_fu_388),
    .din6(col_sum_bank_38_fu_384),
    .din7(col_sum_bank_39_fu_380),
    .def(tmp_55_fu_3760_p17),
    .sel(lshr_ln1_reg_6345_pp0_iter41_reg),
    .dout(tmp_55_fu_3760_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U25(
    .din0(col_sum_bank_40_fu_376),
    .din1(col_sum_bank_41_fu_372),
    .din2(col_sum_bank_42_fu_368),
    .din3(col_sum_bank_43_fu_364),
    .din4(col_sum_bank_44_fu_360),
    .din5(col_sum_bank_45_fu_356),
    .din6(col_sum_bank_46_fu_352),
    .din7(col_sum_bank_47_fu_348),
    .def(tmp_61_fu_4190_p17),
    .sel(lshr_ln1_reg_6345_pp0_iter41_reg),
    .dout(tmp_61_fu_4190_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U26(
    .din0(col_sum_bank_48_fu_344),
    .din1(col_sum_bank_49_fu_340),
    .din2(col_sum_bank_50_fu_336),
    .din3(col_sum_bank_51_fu_332),
    .din4(col_sum_bank_52_fu_328),
    .din5(col_sum_bank_53_fu_324),
    .din6(col_sum_bank_54_fu_320),
    .din7(col_sum_bank_55_fu_316),
    .def(tmp_67_fu_4620_p17),
    .sel(lshr_ln1_reg_6345_pp0_iter41_reg),
    .dout(tmp_67_fu_4620_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U27(
    .din0(col_sum_bank_56_fu_312),
    .din1(col_sum_bank_57_fu_308),
    .din2(col_sum_bank_58_fu_304),
    .din3(col_sum_bank_59_fu_300),
    .din4(col_sum_bank_60_fu_296),
    .din5(col_sum_bank_61_fu_292),
    .din6(col_sum_bank_62_fu_288),
    .din7(col_sum_bank_63_fu_284),
    .def(tmp_73_fu_5050_p17),
    .sel(lshr_ln1_reg_6345_pp0_iter41_reg),
    .dout(tmp_73_fu_5050_p19)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_5_fu_2672_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd2) & (1'd1 == and_ln77_2_fu_2654_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_10_fu_496 <= 24'd8388607;
    end else if (((xor_ln77_5_fu_2672_p2 == 1'd1) & (1'd0 == and_ln77_2_fu_2654_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd2) & (1'd1 == and_ln77_3_fu_2666_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_10_fu_496 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_10_fu_496 <= col_sum_bank_65_fu_2517_p2;
    end else if ((((icmp_ln77_2_fu_2529_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_10_fu_496 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_5_fu_2672_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd3) & (1'd1 == and_ln77_2_fu_2654_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_11_fu_492 <= 24'd8388607;
    end else if (((xor_ln77_5_fu_2672_p2 == 1'd1) & (1'd0 == and_ln77_2_fu_2654_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd3) & (1'd1 == and_ln77_3_fu_2666_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_11_fu_492 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_11_fu_492 <= col_sum_bank_65_fu_2517_p2;
    end else if ((((icmp_ln77_2_fu_2529_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_11_fu_492 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_5_fu_2672_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd4) & (1'd1 == and_ln77_2_fu_2654_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_12_fu_488 <= 24'd8388607;
    end else if (((xor_ln77_5_fu_2672_p2 == 1'd1) & (1'd0 == and_ln77_2_fu_2654_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd4) & (1'd1 == and_ln77_3_fu_2666_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_12_fu_488 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_12_fu_488 <= col_sum_bank_65_fu_2517_p2;
    end else if ((((icmp_ln77_2_fu_2529_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_12_fu_488 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_5_fu_2672_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd5) & (1'd1 == and_ln77_2_fu_2654_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_13_fu_484 <= 24'd8388607;
    end else if (((xor_ln77_5_fu_2672_p2 == 1'd1) & (1'd0 == and_ln77_2_fu_2654_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd5) & (1'd1 == and_ln77_3_fu_2666_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_13_fu_484 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_13_fu_484 <= col_sum_bank_65_fu_2517_p2;
    end else if ((((icmp_ln77_2_fu_2529_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_13_fu_484 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_5_fu_2672_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd6) & (1'd1 == and_ln77_2_fu_2654_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_14_fu_480 <= 24'd8388607;
    end else if (((xor_ln77_5_fu_2672_p2 == 1'd1) & (1'd0 == and_ln77_2_fu_2654_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd6) & (1'd1 == and_ln77_3_fu_2666_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_14_fu_480 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_14_fu_480 <= col_sum_bank_65_fu_2517_p2;
    end else if ((((icmp_ln77_2_fu_2529_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_14_fu_480 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_5_fu_2672_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd7) & (1'd1 == and_ln77_2_fu_2654_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_15_fu_476 <= 24'd8388607;
    end else if (((xor_ln77_5_fu_2672_p2 == 1'd1) & (1'd0 == and_ln77_2_fu_2654_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd7) & (1'd1 == and_ln77_3_fu_2666_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_15_fu_476 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_15_fu_476 <= col_sum_bank_65_fu_2517_p2;
    end else if ((((icmp_ln77_2_fu_2529_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_15_fu_476 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_8_fu_3102_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd0) & (1'd1 == and_ln77_4_fu_3084_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_16_fu_472 <= 24'd8388607;
    end else if (((xor_ln77_8_fu_3102_p2 == 1'd1) & (1'd0 == and_ln77_4_fu_3084_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd0) & (1'd1 == and_ln77_5_fu_3096_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_16_fu_472 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_16_fu_472 <= col_sum_bank_66_fu_2947_p2;
    end else if ((((icmp_ln77_3_fu_2959_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_16_fu_472 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_8_fu_3102_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd1) & (1'd1 == and_ln77_4_fu_3084_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_17_fu_468 <= 24'd8388607;
    end else if (((xor_ln77_8_fu_3102_p2 == 1'd1) & (1'd0 == and_ln77_4_fu_3084_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd1) & (1'd1 == and_ln77_5_fu_3096_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_17_fu_468 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_17_fu_468 <= col_sum_bank_66_fu_2947_p2;
    end else if ((((icmp_ln77_3_fu_2959_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_17_fu_468 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_8_fu_3102_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd2) & (1'd1 == and_ln77_4_fu_3084_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_18_fu_464 <= 24'd8388607;
    end else if (((xor_ln77_8_fu_3102_p2 == 1'd1) & (1'd0 == and_ln77_4_fu_3084_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd2) & (1'd1 == and_ln77_5_fu_3096_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_18_fu_464 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_18_fu_464 <= col_sum_bank_66_fu_2947_p2;
    end else if ((((icmp_ln77_3_fu_2959_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_18_fu_464 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_8_fu_3102_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd3) & (1'd1 == and_ln77_4_fu_3084_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_19_fu_460 <= 24'd8388607;
    end else if (((xor_ln77_8_fu_3102_p2 == 1'd1) & (1'd0 == and_ln77_4_fu_3084_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd3) & (1'd1 == and_ln77_5_fu_3096_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_19_fu_460 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_19_fu_460 <= col_sum_bank_66_fu_2947_p2;
    end else if ((((icmp_ln77_3_fu_2959_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_19_fu_460 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_2_fu_2242_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd1) & (1'd1 == and_ln77_fu_2224_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_1_fu_532 <= 24'd8388607;
    end else if (((xor_ln77_2_fu_2242_p2 == 1'd1) & (1'd0 == and_ln77_fu_2224_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd1) & (1'd1 == and_ln77_1_fu_2236_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_1_fu_532 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_1_fu_532 <= col_sum_bank_64_fu_2087_p2;
    end else if ((((icmp_ln77_fu_2099_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_1_fu_532 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_8_fu_3102_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd4) & (1'd1 == and_ln77_4_fu_3084_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_20_fu_456 <= 24'd8388607;
    end else if (((xor_ln77_8_fu_3102_p2 == 1'd1) & (1'd0 == and_ln77_4_fu_3084_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd4) & (1'd1 == and_ln77_5_fu_3096_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_20_fu_456 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_20_fu_456 <= col_sum_bank_66_fu_2947_p2;
    end else if ((((icmp_ln77_3_fu_2959_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_20_fu_456 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_8_fu_3102_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd5) & (1'd1 == and_ln77_4_fu_3084_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_21_fu_452 <= 24'd8388607;
    end else if (((xor_ln77_8_fu_3102_p2 == 1'd1) & (1'd0 == and_ln77_4_fu_3084_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd5) & (1'd1 == and_ln77_5_fu_3096_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_21_fu_452 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_21_fu_452 <= col_sum_bank_66_fu_2947_p2;
    end else if ((((icmp_ln77_3_fu_2959_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_21_fu_452 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_8_fu_3102_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd6) & (1'd1 == and_ln77_4_fu_3084_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_22_fu_448 <= 24'd8388607;
    end else if (((xor_ln77_8_fu_3102_p2 == 1'd1) & (1'd0 == and_ln77_4_fu_3084_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd6) & (1'd1 == and_ln77_5_fu_3096_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_22_fu_448 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_22_fu_448 <= col_sum_bank_66_fu_2947_p2;
    end else if ((((icmp_ln77_3_fu_2959_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_22_fu_448 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_8_fu_3102_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd7) & (1'd1 == and_ln77_4_fu_3084_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_23_fu_444 <= 24'd8388607;
    end else if (((xor_ln77_8_fu_3102_p2 == 1'd1) & (1'd0 == and_ln77_4_fu_3084_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd7) & (1'd1 == and_ln77_5_fu_3096_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_23_fu_444 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_23_fu_444 <= col_sum_bank_66_fu_2947_p2;
    end else if ((((icmp_ln77_3_fu_2959_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_23_fu_444 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_11_fu_3532_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd0) & (1'd1 == and_ln77_6_fu_3514_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_24_fu_440 <= 24'd8388607;
    end else if (((xor_ln77_11_fu_3532_p2 == 1'd1) & (1'd0 == and_ln77_6_fu_3514_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd0) & (1'd1 == and_ln77_7_fu_3526_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_24_fu_440 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_24_fu_440 <= col_sum_bank_67_fu_3377_p2;
    end else if ((((icmp_ln77_4_fu_3389_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_24_fu_440 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_11_fu_3532_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd1) & (1'd1 == and_ln77_6_fu_3514_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_25_fu_436 <= 24'd8388607;
    end else if (((xor_ln77_11_fu_3532_p2 == 1'd1) & (1'd0 == and_ln77_6_fu_3514_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd1) & (1'd1 == and_ln77_7_fu_3526_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_25_fu_436 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_25_fu_436 <= col_sum_bank_67_fu_3377_p2;
    end else if ((((icmp_ln77_4_fu_3389_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_25_fu_436 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_11_fu_3532_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd2) & (1'd1 == and_ln77_6_fu_3514_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_26_fu_432 <= 24'd8388607;
    end else if (((xor_ln77_11_fu_3532_p2 == 1'd1) & (1'd0 == and_ln77_6_fu_3514_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd2) & (1'd1 == and_ln77_7_fu_3526_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_26_fu_432 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_26_fu_432 <= col_sum_bank_67_fu_3377_p2;
    end else if ((((icmp_ln77_4_fu_3389_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_26_fu_432 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_11_fu_3532_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd3) & (1'd1 == and_ln77_6_fu_3514_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_27_fu_428 <= 24'd8388607;
    end else if (((xor_ln77_11_fu_3532_p2 == 1'd1) & (1'd0 == and_ln77_6_fu_3514_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd3) & (1'd1 == and_ln77_7_fu_3526_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_27_fu_428 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_27_fu_428 <= col_sum_bank_67_fu_3377_p2;
    end else if ((((icmp_ln77_4_fu_3389_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_27_fu_428 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_11_fu_3532_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd4) & (1'd1 == and_ln77_6_fu_3514_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_28_fu_424 <= 24'd8388607;
    end else if (((xor_ln77_11_fu_3532_p2 == 1'd1) & (1'd0 == and_ln77_6_fu_3514_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd4) & (1'd1 == and_ln77_7_fu_3526_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_28_fu_424 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_28_fu_424 <= col_sum_bank_67_fu_3377_p2;
    end else if ((((icmp_ln77_4_fu_3389_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_28_fu_424 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_11_fu_3532_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd5) & (1'd1 == and_ln77_6_fu_3514_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_29_fu_420 <= 24'd8388607;
    end else if (((xor_ln77_11_fu_3532_p2 == 1'd1) & (1'd0 == and_ln77_6_fu_3514_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd5) & (1'd1 == and_ln77_7_fu_3526_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_29_fu_420 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_29_fu_420 <= col_sum_bank_67_fu_3377_p2;
    end else if ((((icmp_ln77_4_fu_3389_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_29_fu_420 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_2_fu_2242_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd2) & (1'd1 == and_ln77_fu_2224_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_2_fu_528 <= 24'd8388607;
    end else if (((xor_ln77_2_fu_2242_p2 == 1'd1) & (1'd0 == and_ln77_fu_2224_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd2) & (1'd1 == and_ln77_1_fu_2236_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_2_fu_528 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_2_fu_528 <= col_sum_bank_64_fu_2087_p2;
    end else if ((((icmp_ln77_fu_2099_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_2_fu_528 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_11_fu_3532_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd6) & (1'd1 == and_ln77_6_fu_3514_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_30_fu_416 <= 24'd8388607;
    end else if (((xor_ln77_11_fu_3532_p2 == 1'd1) & (1'd0 == and_ln77_6_fu_3514_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd6) & (1'd1 == and_ln77_7_fu_3526_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_30_fu_416 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_30_fu_416 <= col_sum_bank_67_fu_3377_p2;
    end else if ((((icmp_ln77_4_fu_3389_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_30_fu_416 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_11_fu_3532_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd7) & (1'd1 == and_ln77_6_fu_3514_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_31_fu_412 <= 24'd8388607;
    end else if (((xor_ln77_11_fu_3532_p2 == 1'd1) & (1'd0 == and_ln77_6_fu_3514_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd7) & (1'd1 == and_ln77_7_fu_3526_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_31_fu_412 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_31_fu_412 <= col_sum_bank_67_fu_3377_p2;
    end else if ((((icmp_ln77_4_fu_3389_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_31_fu_412 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_14_fu_3962_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd0) & (1'd1 == and_ln77_8_fu_3944_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_32_fu_408 <= 24'd8388607;
    end else if (((xor_ln77_14_fu_3962_p2 == 1'd1) & (1'd0 == and_ln77_8_fu_3944_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd0) & (1'd1 == and_ln77_9_fu_3956_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_32_fu_408 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_32_fu_408 <= col_sum_bank_68_fu_3807_p2;
    end else if ((((icmp_ln77_5_fu_3819_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_32_fu_408 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_14_fu_3962_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd1) & (1'd1 == and_ln77_8_fu_3944_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_33_fu_404 <= 24'd8388607;
    end else if (((xor_ln77_14_fu_3962_p2 == 1'd1) & (1'd0 == and_ln77_8_fu_3944_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd1) & (1'd1 == and_ln77_9_fu_3956_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_33_fu_404 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_33_fu_404 <= col_sum_bank_68_fu_3807_p2;
    end else if ((((icmp_ln77_5_fu_3819_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_33_fu_404 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_14_fu_3962_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd2) & (1'd1 == and_ln77_8_fu_3944_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_34_fu_400 <= 24'd8388607;
    end else if (((xor_ln77_14_fu_3962_p2 == 1'd1) & (1'd0 == and_ln77_8_fu_3944_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd2) & (1'd1 == and_ln77_9_fu_3956_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_34_fu_400 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_34_fu_400 <= col_sum_bank_68_fu_3807_p2;
    end else if ((((icmp_ln77_5_fu_3819_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_34_fu_400 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_14_fu_3962_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd3) & (1'd1 == and_ln77_8_fu_3944_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_35_fu_396 <= 24'd8388607;
    end else if (((xor_ln77_14_fu_3962_p2 == 1'd1) & (1'd0 == and_ln77_8_fu_3944_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd3) & (1'd1 == and_ln77_9_fu_3956_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_35_fu_396 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_35_fu_396 <= col_sum_bank_68_fu_3807_p2;
    end else if ((((icmp_ln77_5_fu_3819_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_35_fu_396 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_14_fu_3962_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd4) & (1'd1 == and_ln77_8_fu_3944_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_36_fu_392 <= 24'd8388607;
    end else if (((xor_ln77_14_fu_3962_p2 == 1'd1) & (1'd0 == and_ln77_8_fu_3944_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd4) & (1'd1 == and_ln77_9_fu_3956_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_36_fu_392 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_36_fu_392 <= col_sum_bank_68_fu_3807_p2;
    end else if ((((icmp_ln77_5_fu_3819_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_36_fu_392 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_14_fu_3962_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd5) & (1'd1 == and_ln77_8_fu_3944_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_37_fu_388 <= 24'd8388607;
    end else if (((xor_ln77_14_fu_3962_p2 == 1'd1) & (1'd0 == and_ln77_8_fu_3944_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd5) & (1'd1 == and_ln77_9_fu_3956_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_37_fu_388 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_37_fu_388 <= col_sum_bank_68_fu_3807_p2;
    end else if ((((icmp_ln77_5_fu_3819_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_37_fu_388 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_14_fu_3962_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd6) & (1'd1 == and_ln77_8_fu_3944_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_38_fu_384 <= 24'd8388607;
    end else if (((xor_ln77_14_fu_3962_p2 == 1'd1) & (1'd0 == and_ln77_8_fu_3944_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd6) & (1'd1 == and_ln77_9_fu_3956_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_38_fu_384 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_38_fu_384 <= col_sum_bank_68_fu_3807_p2;
    end else if ((((icmp_ln77_5_fu_3819_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_38_fu_384 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_14_fu_3962_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd7) & (1'd1 == and_ln77_8_fu_3944_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_39_fu_380 <= 24'd8388607;
    end else if (((xor_ln77_14_fu_3962_p2 == 1'd1) & (1'd0 == and_ln77_8_fu_3944_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd7) & (1'd1 == and_ln77_9_fu_3956_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_39_fu_380 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_39_fu_380 <= col_sum_bank_68_fu_3807_p2;
    end else if ((((icmp_ln77_5_fu_3819_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_39_fu_380 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_2_fu_2242_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd3) & (1'd1 == and_ln77_fu_2224_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_3_fu_524 <= 24'd8388607;
    end else if (((xor_ln77_2_fu_2242_p2 == 1'd1) & (1'd0 == and_ln77_fu_2224_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd3) & (1'd1 == and_ln77_1_fu_2236_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_3_fu_524 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_3_fu_524 <= col_sum_bank_64_fu_2087_p2;
    end else if ((((icmp_ln77_fu_2099_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_3_fu_524 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_17_fu_4392_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd0) & (1'd1 == and_ln77_10_fu_4374_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_40_fu_376 <= 24'd8388607;
    end else if (((xor_ln77_17_fu_4392_p2 == 1'd1) & (1'd0 == and_ln77_10_fu_4374_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd0) & (1'd1 == and_ln77_11_fu_4386_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_40_fu_376 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_40_fu_376 <= col_sum_bank_69_fu_4237_p2;
    end else if ((((icmp_ln77_6_fu_4249_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_40_fu_376 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_17_fu_4392_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd1) & (1'd1 == and_ln77_10_fu_4374_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_41_fu_372 <= 24'd8388607;
    end else if (((xor_ln77_17_fu_4392_p2 == 1'd1) & (1'd0 == and_ln77_10_fu_4374_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd1) & (1'd1 == and_ln77_11_fu_4386_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_41_fu_372 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_41_fu_372 <= col_sum_bank_69_fu_4237_p2;
    end else if ((((icmp_ln77_6_fu_4249_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_41_fu_372 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_17_fu_4392_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd2) & (1'd1 == and_ln77_10_fu_4374_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_42_fu_368 <= 24'd8388607;
    end else if (((xor_ln77_17_fu_4392_p2 == 1'd1) & (1'd0 == and_ln77_10_fu_4374_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd2) & (1'd1 == and_ln77_11_fu_4386_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_42_fu_368 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_42_fu_368 <= col_sum_bank_69_fu_4237_p2;
    end else if ((((icmp_ln77_6_fu_4249_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_42_fu_368 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_17_fu_4392_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd3) & (1'd1 == and_ln77_10_fu_4374_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_43_fu_364 <= 24'd8388607;
    end else if (((xor_ln77_17_fu_4392_p2 == 1'd1) & (1'd0 == and_ln77_10_fu_4374_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd3) & (1'd1 == and_ln77_11_fu_4386_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_43_fu_364 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_43_fu_364 <= col_sum_bank_69_fu_4237_p2;
    end else if ((((icmp_ln77_6_fu_4249_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_43_fu_364 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_17_fu_4392_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd4) & (1'd1 == and_ln77_10_fu_4374_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_44_fu_360 <= 24'd8388607;
    end else if (((xor_ln77_17_fu_4392_p2 == 1'd1) & (1'd0 == and_ln77_10_fu_4374_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd4) & (1'd1 == and_ln77_11_fu_4386_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_44_fu_360 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_44_fu_360 <= col_sum_bank_69_fu_4237_p2;
    end else if ((((icmp_ln77_6_fu_4249_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_44_fu_360 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_17_fu_4392_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd5) & (1'd1 == and_ln77_10_fu_4374_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_45_fu_356 <= 24'd8388607;
    end else if (((xor_ln77_17_fu_4392_p2 == 1'd1) & (1'd0 == and_ln77_10_fu_4374_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd5) & (1'd1 == and_ln77_11_fu_4386_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_45_fu_356 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_45_fu_356 <= col_sum_bank_69_fu_4237_p2;
    end else if ((((icmp_ln77_6_fu_4249_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_45_fu_356 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_17_fu_4392_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd6) & (1'd1 == and_ln77_10_fu_4374_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_46_fu_352 <= 24'd8388607;
    end else if (((xor_ln77_17_fu_4392_p2 == 1'd1) & (1'd0 == and_ln77_10_fu_4374_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd6) & (1'd1 == and_ln77_11_fu_4386_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_46_fu_352 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_46_fu_352 <= col_sum_bank_69_fu_4237_p2;
    end else if ((((icmp_ln77_6_fu_4249_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_46_fu_352 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_17_fu_4392_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd7) & (1'd1 == and_ln77_10_fu_4374_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_47_fu_348 <= 24'd8388607;
    end else if (((xor_ln77_17_fu_4392_p2 == 1'd1) & (1'd0 == and_ln77_10_fu_4374_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd7) & (1'd1 == and_ln77_11_fu_4386_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_47_fu_348 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_47_fu_348 <= col_sum_bank_69_fu_4237_p2;
    end else if ((((icmp_ln77_6_fu_4249_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_47_fu_348 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_20_fu_4822_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd0) & (1'd1 == and_ln77_12_fu_4804_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_48_fu_344 <= 24'd8388607;
    end else if (((xor_ln77_20_fu_4822_p2 == 1'd1) & (1'd0 == and_ln77_12_fu_4804_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd0) & (1'd1 == and_ln77_13_fu_4816_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_48_fu_344 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_48_fu_344 <= col_sum_bank_70_fu_4667_p2;
    end else if ((((icmp_ln77_7_fu_4679_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_48_fu_344 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_20_fu_4822_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd1) & (1'd1 == and_ln77_12_fu_4804_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_49_fu_340 <= 24'd8388607;
    end else if (((xor_ln77_20_fu_4822_p2 == 1'd1) & (1'd0 == and_ln77_12_fu_4804_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd1) & (1'd1 == and_ln77_13_fu_4816_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_49_fu_340 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_49_fu_340 <= col_sum_bank_70_fu_4667_p2;
    end else if ((((icmp_ln77_7_fu_4679_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_49_fu_340 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_2_fu_2242_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd4) & (1'd1 == and_ln77_fu_2224_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_4_fu_520 <= 24'd8388607;
    end else if (((xor_ln77_2_fu_2242_p2 == 1'd1) & (1'd0 == and_ln77_fu_2224_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd4) & (1'd1 == and_ln77_1_fu_2236_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_4_fu_520 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_4_fu_520 <= col_sum_bank_64_fu_2087_p2;
    end else if ((((icmp_ln77_fu_2099_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_4_fu_520 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_20_fu_4822_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd2) & (1'd1 == and_ln77_12_fu_4804_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_50_fu_336 <= 24'd8388607;
    end else if (((xor_ln77_20_fu_4822_p2 == 1'd1) & (1'd0 == and_ln77_12_fu_4804_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd2) & (1'd1 == and_ln77_13_fu_4816_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_50_fu_336 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_50_fu_336 <= col_sum_bank_70_fu_4667_p2;
    end else if ((((icmp_ln77_7_fu_4679_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_50_fu_336 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_20_fu_4822_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd3) & (1'd1 == and_ln77_12_fu_4804_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_51_fu_332 <= 24'd8388607;
    end else if (((xor_ln77_20_fu_4822_p2 == 1'd1) & (1'd0 == and_ln77_12_fu_4804_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd3) & (1'd1 == and_ln77_13_fu_4816_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_51_fu_332 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_51_fu_332 <= col_sum_bank_70_fu_4667_p2;
    end else if ((((icmp_ln77_7_fu_4679_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_51_fu_332 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_20_fu_4822_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd4) & (1'd1 == and_ln77_12_fu_4804_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_52_fu_328 <= 24'd8388607;
    end else if (((xor_ln77_20_fu_4822_p2 == 1'd1) & (1'd0 == and_ln77_12_fu_4804_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd4) & (1'd1 == and_ln77_13_fu_4816_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_52_fu_328 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_52_fu_328 <= col_sum_bank_70_fu_4667_p2;
    end else if ((((icmp_ln77_7_fu_4679_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_52_fu_328 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_20_fu_4822_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd5) & (1'd1 == and_ln77_12_fu_4804_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_53_fu_324 <= 24'd8388607;
    end else if (((xor_ln77_20_fu_4822_p2 == 1'd1) & (1'd0 == and_ln77_12_fu_4804_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd5) & (1'd1 == and_ln77_13_fu_4816_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_53_fu_324 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_53_fu_324 <= col_sum_bank_70_fu_4667_p2;
    end else if ((((icmp_ln77_7_fu_4679_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_53_fu_324 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_20_fu_4822_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd6) & (1'd1 == and_ln77_12_fu_4804_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_54_fu_320 <= 24'd8388607;
    end else if (((xor_ln77_20_fu_4822_p2 == 1'd1) & (1'd0 == and_ln77_12_fu_4804_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd6) & (1'd1 == and_ln77_13_fu_4816_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_54_fu_320 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_54_fu_320 <= col_sum_bank_70_fu_4667_p2;
    end else if ((((icmp_ln77_7_fu_4679_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_54_fu_320 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_20_fu_4822_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd7) & (1'd1 == and_ln77_12_fu_4804_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_55_fu_316 <= 24'd8388607;
    end else if (((xor_ln77_20_fu_4822_p2 == 1'd1) & (1'd0 == and_ln77_12_fu_4804_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd7) & (1'd1 == and_ln77_13_fu_4816_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_55_fu_316 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_55_fu_316 <= col_sum_bank_70_fu_4667_p2;
    end else if ((((icmp_ln77_7_fu_4679_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_55_fu_316 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_23_fu_5252_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd0) & (1'd1 == and_ln77_14_fu_5234_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_56_fu_312 <= 24'd8388607;
    end else if (((xor_ln77_23_fu_5252_p2 == 1'd1) & (1'd0 == and_ln77_14_fu_5234_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd0) & (1'd1 == and_ln77_15_fu_5246_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_56_fu_312 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_56_fu_312 <= col_sum_bank_71_fu_5097_p2;
    end else if ((((icmp_ln77_8_fu_5109_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_56_fu_312 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_23_fu_5252_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd1) & (1'd1 == and_ln77_14_fu_5234_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_57_fu_308 <= 24'd8388607;
    end else if (((xor_ln77_23_fu_5252_p2 == 1'd1) & (1'd0 == and_ln77_14_fu_5234_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd1) & (1'd1 == and_ln77_15_fu_5246_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_57_fu_308 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_57_fu_308 <= col_sum_bank_71_fu_5097_p2;
    end else if ((((icmp_ln77_8_fu_5109_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_57_fu_308 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_23_fu_5252_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd2) & (1'd1 == and_ln77_14_fu_5234_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_58_fu_304 <= 24'd8388607;
    end else if (((xor_ln77_23_fu_5252_p2 == 1'd1) & (1'd0 == and_ln77_14_fu_5234_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd2) & (1'd1 == and_ln77_15_fu_5246_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_58_fu_304 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_58_fu_304 <= col_sum_bank_71_fu_5097_p2;
    end else if ((((icmp_ln77_8_fu_5109_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_58_fu_304 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_23_fu_5252_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd3) & (1'd1 == and_ln77_14_fu_5234_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_59_fu_300 <= 24'd8388607;
    end else if (((xor_ln77_23_fu_5252_p2 == 1'd1) & (1'd0 == and_ln77_14_fu_5234_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd3) & (1'd1 == and_ln77_15_fu_5246_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_59_fu_300 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_59_fu_300 <= col_sum_bank_71_fu_5097_p2;
    end else if ((((icmp_ln77_8_fu_5109_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_59_fu_300 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_2_fu_2242_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd5) & (1'd1 == and_ln77_fu_2224_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_5_fu_516 <= 24'd8388607;
    end else if (((xor_ln77_2_fu_2242_p2 == 1'd1) & (1'd0 == and_ln77_fu_2224_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd5) & (1'd1 == and_ln77_1_fu_2236_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_5_fu_516 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_5_fu_516 <= col_sum_bank_64_fu_2087_p2;
    end else if ((((icmp_ln77_fu_2099_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_5_fu_516 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_23_fu_5252_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd4) & (1'd1 == and_ln77_14_fu_5234_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_60_fu_296 <= 24'd8388607;
    end else if (((xor_ln77_23_fu_5252_p2 == 1'd1) & (1'd0 == and_ln77_14_fu_5234_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd4) & (1'd1 == and_ln77_15_fu_5246_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_60_fu_296 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_60_fu_296 <= col_sum_bank_71_fu_5097_p2;
    end else if ((((icmp_ln77_8_fu_5109_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_60_fu_296 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_23_fu_5252_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd5) & (1'd1 == and_ln77_14_fu_5234_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_61_fu_292 <= 24'd8388607;
    end else if (((xor_ln77_23_fu_5252_p2 == 1'd1) & (1'd0 == and_ln77_14_fu_5234_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd5) & (1'd1 == and_ln77_15_fu_5246_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_61_fu_292 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_61_fu_292 <= col_sum_bank_71_fu_5097_p2;
    end else if ((((icmp_ln77_8_fu_5109_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_61_fu_292 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_23_fu_5252_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd6) & (1'd1 == and_ln77_14_fu_5234_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_62_fu_288 <= 24'd8388607;
    end else if (((xor_ln77_23_fu_5252_p2 == 1'd1) & (1'd0 == and_ln77_14_fu_5234_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd6) & (1'd1 == and_ln77_15_fu_5246_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_62_fu_288 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_62_fu_288 <= col_sum_bank_71_fu_5097_p2;
    end else if ((((icmp_ln77_8_fu_5109_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_62_fu_288 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_23_fu_5252_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd7) & (1'd1 == and_ln77_14_fu_5234_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_63_fu_284 <= 24'd8388607;
    end else if (((xor_ln77_23_fu_5252_p2 == 1'd1) & (1'd0 == and_ln77_14_fu_5234_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd7) & (1'd1 == and_ln77_15_fu_5246_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_63_fu_284 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_63_fu_284 <= col_sum_bank_71_fu_5097_p2;
    end else if ((((icmp_ln77_8_fu_5109_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_63_fu_284 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_2_fu_2242_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd6) & (1'd1 == and_ln77_fu_2224_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_6_fu_512 <= 24'd8388607;
    end else if (((xor_ln77_2_fu_2242_p2 == 1'd1) & (1'd0 == and_ln77_fu_2224_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd6) & (1'd1 == and_ln77_1_fu_2236_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_6_fu_512 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_6_fu_512 <= col_sum_bank_64_fu_2087_p2;
    end else if ((((icmp_ln77_fu_2099_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_6_fu_512 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_2_fu_2242_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd7) & (1'd1 == and_ln77_fu_2224_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_7_fu_508 <= 24'd8388607;
    end else if (((xor_ln77_2_fu_2242_p2 == 1'd1) & (1'd0 == and_ln77_fu_2224_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd7) & (1'd1 == and_ln77_1_fu_2236_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_7_fu_508 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_7_fu_508 <= col_sum_bank_64_fu_2087_p2;
    end else if ((((icmp_ln77_fu_2099_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_7_fu_508 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_5_fu_2672_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd0) & (1'd1 == and_ln77_2_fu_2654_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_8_fu_504 <= 24'd8388607;
    end else if (((xor_ln77_5_fu_2672_p2 == 1'd1) & (1'd0 == and_ln77_2_fu_2654_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd0) & (1'd1 == and_ln77_3_fu_2666_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_8_fu_504 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_8_fu_504 <= col_sum_bank_65_fu_2517_p2;
    end else if ((((icmp_ln77_2_fu_2529_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_8_fu_504 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_5_fu_2672_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd1) & (1'd1 == and_ln77_2_fu_2654_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_9_fu_500 <= 24'd8388607;
    end else if (((xor_ln77_5_fu_2672_p2 == 1'd1) & (1'd0 == and_ln77_2_fu_2654_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd1) & (1'd1 == and_ln77_3_fu_2666_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_9_fu_500 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_9_fu_500 <= col_sum_bank_65_fu_2517_p2;
    end else if ((((icmp_ln77_2_fu_2529_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_9_fu_500 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln77_2_fu_2242_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd0) & (1'd1 == and_ln77_fu_2224_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_fu_536 <= 24'd8388607;
    end else if (((xor_ln77_2_fu_2242_p2 == 1'd1) & (1'd0 == and_ln77_fu_2224_p2) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd0) & (1'd1 == and_ln77_1_fu_2236_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_fu_536 <= 24'd8388608;
    end else if (((lshr_ln1_reg_6345_pp0_iter41_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        col_sum_bank_fu_536 <= col_sum_bank_64_fu_2087_p2;
    end else if ((((icmp_ln77_fu_2099_p2 == 1'd1) & (lshr_ln1_reg_6345_pp0_iter41_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_bank_fu_536 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln63_fu_1683_p2 == 1'd0))) begin
            i_fu_276 <= select_ln63_1_fu_1731_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_276 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln63_fu_1683_p2 == 1'd0))) begin
            indvar_flatten6_fu_280 <= add_ln63_1_fu_1689_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten6_fu_280 <= 12'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln63_fu_1683_p2 == 1'd0))) begin
            j_fu_272 <= add_ln66_fu_1778_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_272 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln63_reg_6336_pp0_iter10_reg <= icmp_ln63_reg_6336_pp0_iter9_reg;
        icmp_ln63_reg_6336_pp0_iter11_reg <= icmp_ln63_reg_6336_pp0_iter10_reg;
        icmp_ln63_reg_6336_pp0_iter12_reg <= icmp_ln63_reg_6336_pp0_iter11_reg;
        icmp_ln63_reg_6336_pp0_iter13_reg <= icmp_ln63_reg_6336_pp0_iter12_reg;
        icmp_ln63_reg_6336_pp0_iter14_reg <= icmp_ln63_reg_6336_pp0_iter13_reg;
        icmp_ln63_reg_6336_pp0_iter15_reg <= icmp_ln63_reg_6336_pp0_iter14_reg;
        icmp_ln63_reg_6336_pp0_iter16_reg <= icmp_ln63_reg_6336_pp0_iter15_reg;
        icmp_ln63_reg_6336_pp0_iter17_reg <= icmp_ln63_reg_6336_pp0_iter16_reg;
        icmp_ln63_reg_6336_pp0_iter18_reg <= icmp_ln63_reg_6336_pp0_iter17_reg;
        icmp_ln63_reg_6336_pp0_iter19_reg <= icmp_ln63_reg_6336_pp0_iter18_reg;
        icmp_ln63_reg_6336_pp0_iter20_reg <= icmp_ln63_reg_6336_pp0_iter19_reg;
        icmp_ln63_reg_6336_pp0_iter21_reg <= icmp_ln63_reg_6336_pp0_iter20_reg;
        icmp_ln63_reg_6336_pp0_iter22_reg <= icmp_ln63_reg_6336_pp0_iter21_reg;
        icmp_ln63_reg_6336_pp0_iter23_reg <= icmp_ln63_reg_6336_pp0_iter22_reg;
        icmp_ln63_reg_6336_pp0_iter24_reg <= icmp_ln63_reg_6336_pp0_iter23_reg;
        icmp_ln63_reg_6336_pp0_iter25_reg <= icmp_ln63_reg_6336_pp0_iter24_reg;
        icmp_ln63_reg_6336_pp0_iter26_reg <= icmp_ln63_reg_6336_pp0_iter25_reg;
        icmp_ln63_reg_6336_pp0_iter27_reg <= icmp_ln63_reg_6336_pp0_iter26_reg;
        icmp_ln63_reg_6336_pp0_iter28_reg <= icmp_ln63_reg_6336_pp0_iter27_reg;
        icmp_ln63_reg_6336_pp0_iter29_reg <= icmp_ln63_reg_6336_pp0_iter28_reg;
        icmp_ln63_reg_6336_pp0_iter2_reg <= icmp_ln63_reg_6336_pp0_iter1_reg;
        icmp_ln63_reg_6336_pp0_iter30_reg <= icmp_ln63_reg_6336_pp0_iter29_reg;
        icmp_ln63_reg_6336_pp0_iter31_reg <= icmp_ln63_reg_6336_pp0_iter30_reg;
        icmp_ln63_reg_6336_pp0_iter32_reg <= icmp_ln63_reg_6336_pp0_iter31_reg;
        icmp_ln63_reg_6336_pp0_iter33_reg <= icmp_ln63_reg_6336_pp0_iter32_reg;
        icmp_ln63_reg_6336_pp0_iter34_reg <= icmp_ln63_reg_6336_pp0_iter33_reg;
        icmp_ln63_reg_6336_pp0_iter35_reg <= icmp_ln63_reg_6336_pp0_iter34_reg;
        icmp_ln63_reg_6336_pp0_iter36_reg <= icmp_ln63_reg_6336_pp0_iter35_reg;
        icmp_ln63_reg_6336_pp0_iter37_reg <= icmp_ln63_reg_6336_pp0_iter36_reg;
        icmp_ln63_reg_6336_pp0_iter38_reg <= icmp_ln63_reg_6336_pp0_iter37_reg;
        icmp_ln63_reg_6336_pp0_iter39_reg <= icmp_ln63_reg_6336_pp0_iter38_reg;
        icmp_ln63_reg_6336_pp0_iter3_reg <= icmp_ln63_reg_6336_pp0_iter2_reg;
        icmp_ln63_reg_6336_pp0_iter40_reg <= icmp_ln63_reg_6336_pp0_iter39_reg;
        icmp_ln63_reg_6336_pp0_iter4_reg <= icmp_ln63_reg_6336_pp0_iter3_reg;
        icmp_ln63_reg_6336_pp0_iter5_reg <= icmp_ln63_reg_6336_pp0_iter4_reg;
        icmp_ln63_reg_6336_pp0_iter6_reg <= icmp_ln63_reg_6336_pp0_iter5_reg;
        icmp_ln63_reg_6336_pp0_iter7_reg <= icmp_ln63_reg_6336_pp0_iter6_reg;
        icmp_ln63_reg_6336_pp0_iter8_reg <= icmp_ln63_reg_6336_pp0_iter7_reg;
        icmp_ln63_reg_6336_pp0_iter9_reg <= icmp_ln63_reg_6336_pp0_iter8_reg;
        lshr_ln1_reg_6345_pp0_iter10_reg <= lshr_ln1_reg_6345_pp0_iter9_reg;
        lshr_ln1_reg_6345_pp0_iter11_reg <= lshr_ln1_reg_6345_pp0_iter10_reg;
        lshr_ln1_reg_6345_pp0_iter12_reg <= lshr_ln1_reg_6345_pp0_iter11_reg;
        lshr_ln1_reg_6345_pp0_iter13_reg <= lshr_ln1_reg_6345_pp0_iter12_reg;
        lshr_ln1_reg_6345_pp0_iter14_reg <= lshr_ln1_reg_6345_pp0_iter13_reg;
        lshr_ln1_reg_6345_pp0_iter15_reg <= lshr_ln1_reg_6345_pp0_iter14_reg;
        lshr_ln1_reg_6345_pp0_iter16_reg <= lshr_ln1_reg_6345_pp0_iter15_reg;
        lshr_ln1_reg_6345_pp0_iter17_reg <= lshr_ln1_reg_6345_pp0_iter16_reg;
        lshr_ln1_reg_6345_pp0_iter18_reg <= lshr_ln1_reg_6345_pp0_iter17_reg;
        lshr_ln1_reg_6345_pp0_iter19_reg <= lshr_ln1_reg_6345_pp0_iter18_reg;
        lshr_ln1_reg_6345_pp0_iter20_reg <= lshr_ln1_reg_6345_pp0_iter19_reg;
        lshr_ln1_reg_6345_pp0_iter21_reg <= lshr_ln1_reg_6345_pp0_iter20_reg;
        lshr_ln1_reg_6345_pp0_iter22_reg <= lshr_ln1_reg_6345_pp0_iter21_reg;
        lshr_ln1_reg_6345_pp0_iter23_reg <= lshr_ln1_reg_6345_pp0_iter22_reg;
        lshr_ln1_reg_6345_pp0_iter24_reg <= lshr_ln1_reg_6345_pp0_iter23_reg;
        lshr_ln1_reg_6345_pp0_iter25_reg <= lshr_ln1_reg_6345_pp0_iter24_reg;
        lshr_ln1_reg_6345_pp0_iter26_reg <= lshr_ln1_reg_6345_pp0_iter25_reg;
        lshr_ln1_reg_6345_pp0_iter27_reg <= lshr_ln1_reg_6345_pp0_iter26_reg;
        lshr_ln1_reg_6345_pp0_iter28_reg <= lshr_ln1_reg_6345_pp0_iter27_reg;
        lshr_ln1_reg_6345_pp0_iter29_reg <= lshr_ln1_reg_6345_pp0_iter28_reg;
        lshr_ln1_reg_6345_pp0_iter2_reg <= lshr_ln1_reg_6345_pp0_iter1_reg;
        lshr_ln1_reg_6345_pp0_iter30_reg <= lshr_ln1_reg_6345_pp0_iter29_reg;
        lshr_ln1_reg_6345_pp0_iter31_reg <= lshr_ln1_reg_6345_pp0_iter30_reg;
        lshr_ln1_reg_6345_pp0_iter32_reg <= lshr_ln1_reg_6345_pp0_iter31_reg;
        lshr_ln1_reg_6345_pp0_iter33_reg <= lshr_ln1_reg_6345_pp0_iter32_reg;
        lshr_ln1_reg_6345_pp0_iter34_reg <= lshr_ln1_reg_6345_pp0_iter33_reg;
        lshr_ln1_reg_6345_pp0_iter35_reg <= lshr_ln1_reg_6345_pp0_iter34_reg;
        lshr_ln1_reg_6345_pp0_iter36_reg <= lshr_ln1_reg_6345_pp0_iter35_reg;
        lshr_ln1_reg_6345_pp0_iter37_reg <= lshr_ln1_reg_6345_pp0_iter36_reg;
        lshr_ln1_reg_6345_pp0_iter38_reg <= lshr_ln1_reg_6345_pp0_iter37_reg;
        lshr_ln1_reg_6345_pp0_iter39_reg <= lshr_ln1_reg_6345_pp0_iter38_reg;
        lshr_ln1_reg_6345_pp0_iter3_reg <= lshr_ln1_reg_6345_pp0_iter2_reg;
        lshr_ln1_reg_6345_pp0_iter40_reg <= lshr_ln1_reg_6345_pp0_iter39_reg;
        lshr_ln1_reg_6345_pp0_iter41_reg <= lshr_ln1_reg_6345_pp0_iter40_reg;
        lshr_ln1_reg_6345_pp0_iter4_reg <= lshr_ln1_reg_6345_pp0_iter3_reg;
        lshr_ln1_reg_6345_pp0_iter5_reg <= lshr_ln1_reg_6345_pp0_iter4_reg;
        lshr_ln1_reg_6345_pp0_iter6_reg <= lshr_ln1_reg_6345_pp0_iter5_reg;
        lshr_ln1_reg_6345_pp0_iter7_reg <= lshr_ln1_reg_6345_pp0_iter6_reg;
        lshr_ln1_reg_6345_pp0_iter8_reg <= lshr_ln1_reg_6345_pp0_iter7_reg;
        lshr_ln1_reg_6345_pp0_iter9_reg <= lshr_ln1_reg_6345_pp0_iter8_reg;
        zext_ln75_reg_6381_pp0_iter10_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter9_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter11_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter10_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter12_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter11_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter13_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter12_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter14_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter13_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter15_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter14_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter16_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter15_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter17_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter16_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter18_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter17_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter19_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter18_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter20_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter19_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter21_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter20_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter22_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter21_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter23_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter22_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter24_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter23_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter25_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter24_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter26_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter25_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter27_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter26_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter28_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter27_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter29_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter28_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter2_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter1_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter30_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter29_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter31_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter30_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter32_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter31_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter33_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter32_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter34_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter33_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter35_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter34_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter36_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter35_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter37_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter36_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter38_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter37_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter39_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter38_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter3_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter2_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter40_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter39_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter41_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter40_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter4_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter3_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter5_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter4_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter6_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter5_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter7_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter6_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter8_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter7_reg[10 : 0];
        zext_ln75_reg_6381_pp0_iter9_reg[10 : 0] <= zext_ln75_reg_6381_pp0_iter8_reg[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln63_reg_6336 <= icmp_ln63_fu_1683_p2;
        icmp_ln63_reg_6336_pp0_iter1_reg <= icmp_ln63_reg_6336;
        lshr_ln1_reg_6345 <= {{select_ln63_fu_1719_p3[5:3]}};
        lshr_ln1_reg_6345_pp0_iter1_reg <= lshr_ln1_reg_6345;
        zext_ln75_reg_6381[10 : 0] <= zext_ln75_fu_1766_p1[10 : 0];
        zext_ln75_reg_6381_pp0_iter1_reg[10 : 0] <= zext_ln75_reg_6381[10 : 0];
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln63_fu_1683_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) 
    & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 9'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_276;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten6_load = 12'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten6_load = indvar_flatten6_fu_280;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 7'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_272;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_10_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_10_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_11_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_11_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_12_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_12_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_13_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_13_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_14_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_14_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_15_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_15_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_16_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_16_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_17_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_17_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_18_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_18_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_19_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_19_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_1_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_1_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_20_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_20_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_21_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_21_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_22_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_22_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_23_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_23_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_24_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_24_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_25_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_25_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_26_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_26_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_27_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_27_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_28_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_28_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_29_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_29_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_2_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_2_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_30_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_30_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_31_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_31_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_32_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_32_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_33_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_33_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_34_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_34_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_35_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_35_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_36_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_36_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_37_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_37_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_38_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_38_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_39_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_39_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_3_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_3_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_40_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_40_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_41_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_41_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_42_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_42_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_43_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_43_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_44_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_44_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_45_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_45_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_46_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_46_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_47_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_47_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_48_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_48_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_49_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_49_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_4_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_4_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_50_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_50_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_51_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_51_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_52_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_52_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_53_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_53_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_54_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_54_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_55_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_55_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_56_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_56_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_57_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_57_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_58_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_58_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_59_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_59_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_5_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_5_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_60_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_60_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_61_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_61_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_62_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_62_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_63_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_63_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_6_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_6_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_7_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_7_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_8_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_8_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_9_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_9_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (icmp_ln63_reg_6336_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_bank_load_out_ap_vld = 1'b1;
    end else begin
        col_sum_bank_load_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        denom_row_ce0_local = 1'b1;
    end else begin
        denom_row_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln63_1_fu_1689_p2 = (ap_sig_allocacmp_indvar_flatten6_load + 12'd1);

assign add_ln63_fu_1705_p2 = (ap_sig_allocacmp_i_load + 9'd1);

assign add_ln66_fu_1778_p2 = (zext_ln63_1_fu_1727_p1 + 7'd8);

assign add_ln77_1_fu_2093_p2 = ($signed(sext_ln77_fu_2079_p1) + $signed(sext_ln77_1_fu_2083_p1));

assign add_ln77_2_fu_2523_p2 = ($signed(sext_ln77_2_fu_2509_p1) + $signed(sext_ln77_3_fu_2513_p1));

assign add_ln77_3_fu_2953_p2 = ($signed(sext_ln77_4_fu_2939_p1) + $signed(sext_ln77_5_fu_2943_p1));

assign add_ln77_4_fu_3383_p2 = ($signed(sext_ln77_6_fu_3369_p1) + $signed(sext_ln77_7_fu_3373_p1));

assign add_ln77_5_fu_3813_p2 = ($signed(sext_ln77_8_fu_3799_p1) + $signed(sext_ln77_9_fu_3803_p1));

assign add_ln77_6_fu_4243_p2 = ($signed(sext_ln77_10_fu_4229_p1) + $signed(sext_ln77_11_fu_4233_p1));

assign add_ln77_7_fu_4673_p2 = ($signed(sext_ln77_12_fu_4659_p1) + $signed(sext_ln77_13_fu_4663_p1));

assign add_ln77_8_fu_5103_p2 = ($signed(sext_ln77_14_fu_5089_p1) + $signed(sext_ln77_15_fu_5093_p1));

assign and_ln75_10_fu_4119_p2 = (xor_ln75_10_fu_4113_p2 & or_ln75_15_fu_4107_p2);

assign and_ln75_11_fu_4137_p2 = (tmp_58_fu_4065_p3 & or_ln75_16_fu_4131_p2);

assign and_ln75_12_fu_4549_p2 = (xor_ln75_12_fu_4543_p2 & or_ln75_18_fu_4537_p2);

assign and_ln75_13_fu_4567_p2 = (tmp_64_fu_4495_p3 & or_ln75_19_fu_4561_p2);

assign and_ln75_14_fu_4979_p2 = (xor_ln75_14_fu_4973_p2 & or_ln75_21_fu_4967_p2);

assign and_ln75_15_fu_4997_p2 = (tmp_70_fu_4925_p3 & or_ln75_22_fu_4991_p2);

assign and_ln75_1_fu_1987_p2 = (tmp_31_fu_1915_p3 & or_ln75_1_fu_1981_p2);

assign and_ln75_2_fu_2399_p2 = (xor_ln75_2_fu_2393_p2 & or_ln75_3_fu_2387_p2);

assign and_ln75_3_fu_2417_p2 = (tmp_35_fu_2345_p3 & or_ln75_4_fu_2411_p2);

assign and_ln75_4_fu_2829_p2 = (xor_ln75_4_fu_2823_p2 & or_ln75_6_fu_2817_p2);

assign and_ln75_5_fu_2847_p2 = (tmp_40_fu_2775_p3 & or_ln75_7_fu_2841_p2);

assign and_ln75_6_fu_3259_p2 = (xor_ln75_6_fu_3253_p2 & or_ln75_9_fu_3247_p2);

assign and_ln75_7_fu_3277_p2 = (tmp_46_fu_3205_p3 & or_ln75_10_fu_3271_p2);

assign and_ln75_8_fu_3689_p2 = (xor_ln75_8_fu_3683_p2 & or_ln75_12_fu_3677_p2);

assign and_ln75_9_fu_3707_p2 = (tmp_52_fu_3635_p3 & or_ln75_13_fu_3701_p2);

assign and_ln75_fu_1969_p2 = (xor_ln75_fu_1963_p2 & or_ln75_fu_1957_p2);

assign and_ln77_10_fu_4374_p2 = (xor_ln77_15_fu_4368_p2 & tmp_63_fu_4360_p3);

assign and_ln77_11_fu_4386_p2 = (xor_ln77_16_fu_4380_p2 & tmp_62_fu_4295_p3);

assign and_ln77_12_fu_4804_p2 = (xor_ln77_18_fu_4798_p2 & tmp_69_fu_4790_p3);

assign and_ln77_13_fu_4816_p2 = (xor_ln77_19_fu_4810_p2 & tmp_68_fu_4725_p3);

assign and_ln77_14_fu_5234_p2 = (xor_ln77_21_fu_5228_p2 & tmp_75_fu_5220_p3);

assign and_ln77_15_fu_5246_p2 = (xor_ln77_22_fu_5240_p2 & tmp_74_fu_5155_p3);

assign and_ln77_1_fu_2236_p2 = (xor_ln77_1_fu_2230_p2 & tmp_33_fu_2145_p3);

assign and_ln77_2_fu_2654_p2 = (xor_ln77_3_fu_2648_p2 & tmp_39_fu_2640_p3);

assign and_ln77_3_fu_2666_p2 = (xor_ln77_4_fu_2660_p2 & tmp_38_fu_2575_p3);

assign and_ln77_4_fu_3084_p2 = (xor_ln77_6_fu_3078_p2 & tmp_45_fu_3070_p3);

assign and_ln77_5_fu_3096_p2 = (xor_ln77_7_fu_3090_p2 & tmp_44_fu_3005_p3);

assign and_ln77_6_fu_3514_p2 = (xor_ln77_9_fu_3508_p2 & tmp_51_fu_3500_p3);

assign and_ln77_7_fu_3526_p2 = (xor_ln77_10_fu_3520_p2 & tmp_50_fu_3435_p3);

assign and_ln77_8_fu_3944_p2 = (xor_ln77_12_fu_3938_p2 & tmp_57_fu_3930_p3);

assign and_ln77_9_fu_3956_p2 = (xor_ln77_13_fu_3950_p2 & tmp_56_fu_3865_p3);

assign and_ln77_fu_2224_p2 = (xor_ln77_fu_2218_p2 & tmp_34_fu_2210_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign col_sum_bank_10_load_out = col_sum_bank_10_fu_496;

assign col_sum_bank_11_load_out = col_sum_bank_11_fu_492;

assign col_sum_bank_12_load_out = col_sum_bank_12_fu_488;

assign col_sum_bank_13_load_out = col_sum_bank_13_fu_484;

assign col_sum_bank_14_load_out = col_sum_bank_14_fu_480;

assign col_sum_bank_15_load_out = col_sum_bank_15_fu_476;

assign col_sum_bank_16_load_out = col_sum_bank_16_fu_472;

assign col_sum_bank_17_load_out = col_sum_bank_17_fu_468;

assign col_sum_bank_18_load_out = col_sum_bank_18_fu_464;

assign col_sum_bank_19_load_out = col_sum_bank_19_fu_460;

assign col_sum_bank_1_load_out = col_sum_bank_1_fu_532;

assign col_sum_bank_20_load_out = col_sum_bank_20_fu_456;

assign col_sum_bank_21_load_out = col_sum_bank_21_fu_452;

assign col_sum_bank_22_load_out = col_sum_bank_22_fu_448;

assign col_sum_bank_23_load_out = col_sum_bank_23_fu_444;

assign col_sum_bank_24_load_out = col_sum_bank_24_fu_440;

assign col_sum_bank_25_load_out = col_sum_bank_25_fu_436;

assign col_sum_bank_26_load_out = col_sum_bank_26_fu_432;

assign col_sum_bank_27_load_out = col_sum_bank_27_fu_428;

assign col_sum_bank_28_load_out = col_sum_bank_28_fu_424;

assign col_sum_bank_29_load_out = col_sum_bank_29_fu_420;

assign col_sum_bank_2_load_out = col_sum_bank_2_fu_528;

assign col_sum_bank_30_load_out = col_sum_bank_30_fu_416;

assign col_sum_bank_31_load_out = col_sum_bank_31_fu_412;

assign col_sum_bank_32_load_out = col_sum_bank_32_fu_408;

assign col_sum_bank_33_load_out = col_sum_bank_33_fu_404;

assign col_sum_bank_34_load_out = col_sum_bank_34_fu_400;

assign col_sum_bank_35_load_out = col_sum_bank_35_fu_396;

assign col_sum_bank_36_load_out = col_sum_bank_36_fu_392;

assign col_sum_bank_37_load_out = col_sum_bank_37_fu_388;

assign col_sum_bank_38_load_out = col_sum_bank_38_fu_384;

assign col_sum_bank_39_load_out = col_sum_bank_39_fu_380;

assign col_sum_bank_3_load_out = col_sum_bank_3_fu_524;

assign col_sum_bank_40_load_out = col_sum_bank_40_fu_376;

assign col_sum_bank_41_load_out = col_sum_bank_41_fu_372;

assign col_sum_bank_42_load_out = col_sum_bank_42_fu_368;

assign col_sum_bank_43_load_out = col_sum_bank_43_fu_364;

assign col_sum_bank_44_load_out = col_sum_bank_44_fu_360;

assign col_sum_bank_45_load_out = col_sum_bank_45_fu_356;

assign col_sum_bank_46_load_out = col_sum_bank_46_fu_352;

assign col_sum_bank_47_load_out = col_sum_bank_47_fu_348;

assign col_sum_bank_48_load_out = col_sum_bank_48_fu_344;

assign col_sum_bank_49_load_out = col_sum_bank_49_fu_340;

assign col_sum_bank_4_load_out = col_sum_bank_4_fu_520;

assign col_sum_bank_50_load_out = col_sum_bank_50_fu_336;

assign col_sum_bank_51_load_out = col_sum_bank_51_fu_332;

assign col_sum_bank_52_load_out = col_sum_bank_52_fu_328;

assign col_sum_bank_53_load_out = col_sum_bank_53_fu_324;

assign col_sum_bank_54_load_out = col_sum_bank_54_fu_320;

assign col_sum_bank_55_load_out = col_sum_bank_55_fu_316;

assign col_sum_bank_56_load_out = col_sum_bank_56_fu_312;

assign col_sum_bank_57_load_out = col_sum_bank_57_fu_308;

assign col_sum_bank_58_load_out = col_sum_bank_58_fu_304;

assign col_sum_bank_59_load_out = col_sum_bank_59_fu_300;

assign col_sum_bank_5_load_out = col_sum_bank_5_fu_516;

assign col_sum_bank_60_load_out = col_sum_bank_60_fu_296;

assign col_sum_bank_61_load_out = col_sum_bank_61_fu_292;

assign col_sum_bank_62_load_out = col_sum_bank_62_fu_288;

assign col_sum_bank_63_load_out = col_sum_bank_63_fu_284;

assign col_sum_bank_64_fu_2087_p2 = ($signed(tmp_9_fu_2040_p19) + $signed(t_1_fu_2007_p3));

assign col_sum_bank_65_fu_2517_p2 = ($signed(tmp_37_fu_2470_p19) + $signed(t_3_fu_2437_p3));

assign col_sum_bank_66_fu_2947_p2 = ($signed(tmp_43_fu_2900_p19) + $signed(t_5_fu_2867_p3));

assign col_sum_bank_67_fu_3377_p2 = ($signed(tmp_49_fu_3330_p19) + $signed(t_7_fu_3297_p3));

assign col_sum_bank_68_fu_3807_p2 = ($signed(tmp_55_fu_3760_p19) + $signed(t_9_fu_3727_p3));

assign col_sum_bank_69_fu_4237_p2 = ($signed(tmp_61_fu_4190_p19) + $signed(t_11_fu_4157_p3));

assign col_sum_bank_6_load_out = col_sum_bank_6_fu_512;

assign col_sum_bank_70_fu_4667_p2 = ($signed(tmp_67_fu_4620_p19) + $signed(t_13_fu_4587_p3));

assign col_sum_bank_71_fu_5097_p2 = ($signed(tmp_73_fu_5050_p19) + $signed(t_15_fu_5017_p3));

assign col_sum_bank_7_load_out = col_sum_bank_7_fu_508;

assign col_sum_bank_8_load_out = col_sum_bank_8_fu_504;

assign col_sum_bank_9_load_out = col_sum_bank_9_fu_500;

assign col_sum_bank_load_out = col_sum_bank_fu_536;

assign conv_i365_fu_1799_p1 = $signed(denom_row_q0);

assign denom_row_address0 = zext_ln63_fu_1743_p1;

assign denom_row_ce0 = denom_row_ce0_local;

assign grp_fu_1811_p0 = {{top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_q0}, {14'd0}};

assign grp_fu_1811_p1 = conv_i365_fu_1799_p1;

assign grp_fu_1825_p0 = {{top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_q0}, {14'd0}};

assign grp_fu_1825_p1 = conv_i365_fu_1799_p1;

assign grp_fu_1839_p0 = {{top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_q0}, {14'd0}};

assign grp_fu_1839_p1 = conv_i365_fu_1799_p1;

assign grp_fu_1853_p0 = {{top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_q0}, {14'd0}};

assign grp_fu_1853_p1 = conv_i365_fu_1799_p1;

assign grp_fu_1867_p0 = {{top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_q0}, {14'd0}};

assign grp_fu_1867_p1 = conv_i365_fu_1799_p1;

assign grp_fu_1881_p0 = {{top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_q0}, {14'd0}};

assign grp_fu_1881_p1 = conv_i365_fu_1799_p1;

assign grp_fu_1895_p0 = {{top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_q0}, {14'd0}};

assign grp_fu_1895_p1 = conv_i365_fu_1799_p1;

assign grp_fu_1909_p0 = {{top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_q0}, {14'd0}};

assign grp_fu_1909_p1 = conv_i365_fu_1799_p1;

assign icmp_ln63_fu_1683_p2 = ((ap_sig_allocacmp_indvar_flatten6_load == 12'd2048) ? 1'b1 : 1'b0);

assign icmp_ln75_10_fu_4095_p2 = ((tmp_60_fu_4085_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln75_11_fu_4101_p2 = ((tmp_60_fu_4085_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_12_fu_4525_p2 = ((tmp_66_fu_4515_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln75_13_fu_4531_p2 = ((tmp_66_fu_4515_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_14_fu_4955_p2 = ((tmp_72_fu_4945_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln75_15_fu_4961_p2 = ((tmp_72_fu_4945_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_1_fu_1951_p2 = ((tmp_8_fu_1935_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_2_fu_2375_p2 = ((tmp_s_fu_2365_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln75_3_fu_2381_p2 = ((tmp_s_fu_2365_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_4_fu_2805_p2 = ((tmp_42_fu_2795_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln75_5_fu_2811_p2 = ((tmp_42_fu_2795_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_6_fu_3235_p2 = ((tmp_48_fu_3225_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln75_7_fu_3241_p2 = ((tmp_48_fu_3225_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_8_fu_3665_p2 = ((tmp_54_fu_3655_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln75_9_fu_3671_p2 = ((tmp_54_fu_3655_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_1945_p2 = ((tmp_8_fu_1935_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln77_2_fu_2529_p2 = ((add_ln77_2_fu_2523_p2 == 25'd0) ? 1'b1 : 1'b0);

assign icmp_ln77_3_fu_2959_p2 = ((add_ln77_3_fu_2953_p2 == 25'd0) ? 1'b1 : 1'b0);

assign icmp_ln77_4_fu_3389_p2 = ((add_ln77_4_fu_3383_p2 == 25'd0) ? 1'b1 : 1'b0);

assign icmp_ln77_5_fu_3819_p2 = ((add_ln77_5_fu_3813_p2 == 25'd0) ? 1'b1 : 1'b0);

assign icmp_ln77_6_fu_4249_p2 = ((add_ln77_6_fu_4243_p2 == 25'd0) ? 1'b1 : 1'b0);

assign icmp_ln77_7_fu_4679_p2 = ((add_ln77_7_fu_4673_p2 == 25'd0) ? 1'b1 : 1'b0);

assign icmp_ln77_8_fu_5109_p2 = ((add_ln77_8_fu_5103_p2 == 25'd0) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_2099_p2 = ((add_ln77_1_fu_2093_p2 == 25'd0) ? 1'b1 : 1'b0);

assign lshr_ln1_fu_1748_p4 = {{select_ln63_fu_1719_p3[5:3]}};

assign or_ln75_10_fu_3271_p2 = (xor_ln75_7_fu_3265_p2 | icmp_ln75_6_fu_3235_p2);

assign or_ln75_11_fu_3291_p2 = (and_ln75_7_fu_3277_p2 | and_ln75_6_fu_3259_p2);

assign or_ln75_12_fu_3677_p2 = (tmp_53_fu_3647_p3 | icmp_ln75_9_fu_3671_p2);

assign or_ln75_13_fu_3701_p2 = (xor_ln75_9_fu_3695_p2 | icmp_ln75_8_fu_3665_p2);

assign or_ln75_14_fu_3721_p2 = (and_ln75_9_fu_3707_p2 | and_ln75_8_fu_3689_p2);

assign or_ln75_15_fu_4107_p2 = (tmp_59_fu_4077_p3 | icmp_ln75_11_fu_4101_p2);

assign or_ln75_16_fu_4131_p2 = (xor_ln75_11_fu_4125_p2 | icmp_ln75_10_fu_4095_p2);

assign or_ln75_17_fu_4151_p2 = (and_ln75_11_fu_4137_p2 | and_ln75_10_fu_4119_p2);

assign or_ln75_18_fu_4537_p2 = (tmp_65_fu_4507_p3 | icmp_ln75_13_fu_4531_p2);

assign or_ln75_19_fu_4561_p2 = (xor_ln75_13_fu_4555_p2 | icmp_ln75_12_fu_4525_p2);

assign or_ln75_1_fu_1981_p2 = (xor_ln75_1_fu_1975_p2 | icmp_ln75_fu_1945_p2);

assign or_ln75_20_fu_4581_p2 = (and_ln75_13_fu_4567_p2 | and_ln75_12_fu_4549_p2);

assign or_ln75_21_fu_4967_p2 = (tmp_71_fu_4937_p3 | icmp_ln75_15_fu_4961_p2);

assign or_ln75_22_fu_4991_p2 = (xor_ln75_15_fu_4985_p2 | icmp_ln75_14_fu_4955_p2);

assign or_ln75_23_fu_5011_p2 = (and_ln75_15_fu_4997_p2 | and_ln75_14_fu_4979_p2);

assign or_ln75_2_fu_2001_p2 = (and_ln75_fu_1969_p2 | and_ln75_1_fu_1987_p2);

assign or_ln75_3_fu_2387_p2 = (tmp_36_fu_2357_p3 | icmp_ln75_3_fu_2381_p2);

assign or_ln75_4_fu_2411_p2 = (xor_ln75_3_fu_2405_p2 | icmp_ln75_2_fu_2375_p2);

assign or_ln75_5_fu_2431_p2 = (and_ln75_3_fu_2417_p2 | and_ln75_2_fu_2399_p2);

assign or_ln75_6_fu_2817_p2 = (tmp_41_fu_2787_p3 | icmp_ln75_5_fu_2811_p2);

assign or_ln75_7_fu_2841_p2 = (xor_ln75_5_fu_2835_p2 | icmp_ln75_4_fu_2805_p2);

assign or_ln75_8_fu_2861_p2 = (and_ln75_5_fu_2847_p2 | and_ln75_4_fu_2829_p2);

assign or_ln75_9_fu_3247_p2 = (tmp_47_fu_3217_p3 | icmp_ln75_7_fu_3241_p2);

assign or_ln75_fu_1957_p2 = (tmp_32_fu_1927_p3 | icmp_ln75_1_fu_1951_p2);

assign select_ln63_1_fu_1731_p3 = ((tmp_fu_1711_p3[0:0] == 1'b1) ? add_ln63_fu_1705_p2 : ap_sig_allocacmp_i_load);

assign select_ln63_fu_1719_p3 = ((tmp_fu_1711_p3[0:0] == 1'b1) ? 6'd0 : trunc_ln63_fu_1701_p1);

assign select_ln75_10_fu_4143_p3 = ((and_ln75_10_fu_4119_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln75_12_fu_4573_p3 = ((and_ln75_12_fu_4549_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln75_14_fu_5003_p3 = ((and_ln75_14_fu_4979_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln75_2_fu_2423_p3 = ((and_ln75_2_fu_2399_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln75_4_fu_2853_p3 = ((and_ln75_4_fu_2829_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln75_6_fu_3283_p3 = ((and_ln75_6_fu_3259_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln75_8_fu_3713_p3 = ((and_ln75_8_fu_3689_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln75_fu_1993_p3 = ((and_ln75_fu_1969_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln77_10_fu_4229_p1 = tmp_61_fu_4190_p19;

assign sext_ln77_11_fu_4233_p1 = t_11_fu_4157_p3;

assign sext_ln77_12_fu_4659_p1 = tmp_67_fu_4620_p19;

assign sext_ln77_13_fu_4663_p1 = t_13_fu_4587_p3;

assign sext_ln77_14_fu_5089_p1 = tmp_73_fu_5050_p19;

assign sext_ln77_15_fu_5093_p1 = t_15_fu_5017_p3;

assign sext_ln77_1_fu_2083_p1 = t_1_fu_2007_p3;

assign sext_ln77_2_fu_2509_p1 = tmp_37_fu_2470_p19;

assign sext_ln77_3_fu_2513_p1 = t_3_fu_2437_p3;

assign sext_ln77_4_fu_2939_p1 = tmp_43_fu_2900_p19;

assign sext_ln77_5_fu_2943_p1 = t_5_fu_2867_p3;

assign sext_ln77_6_fu_3369_p1 = tmp_49_fu_3330_p19;

assign sext_ln77_7_fu_3373_p1 = t_7_fu_3297_p3;

assign sext_ln77_8_fu_3799_p1 = tmp_55_fu_3760_p19;

assign sext_ln77_9_fu_3803_p1 = t_9_fu_3727_p3;

assign sext_ln77_fu_2079_p1 = tmp_9_fu_2040_p19;

assign t_10_fu_4073_p1 = grp_fu_1881_p2[23:0];

assign t_11_fu_4157_p3 = ((or_ln75_17_fu_4151_p2[0:0] == 1'b1) ? select_ln75_10_fu_4143_p3 : t_10_fu_4073_p1);

assign t_12_fu_4503_p1 = grp_fu_1895_p2[23:0];

assign t_13_fu_4587_p3 = ((or_ln75_20_fu_4581_p2[0:0] == 1'b1) ? select_ln75_12_fu_4573_p3 : t_12_fu_4503_p1);

assign t_14_fu_4933_p1 = grp_fu_1909_p2[23:0];

assign t_15_fu_5017_p3 = ((or_ln75_23_fu_5011_p2[0:0] == 1'b1) ? select_ln75_14_fu_5003_p3 : t_14_fu_4933_p1);

assign t_1_fu_2007_p3 = ((or_ln75_2_fu_2001_p2[0:0] == 1'b1) ? select_ln75_fu_1993_p3 : t_fu_1923_p1);

assign t_2_fu_2353_p1 = grp_fu_1825_p2[23:0];

assign t_3_fu_2437_p3 = ((or_ln75_5_fu_2431_p2[0:0] == 1'b1) ? select_ln75_2_fu_2423_p3 : t_2_fu_2353_p1);

assign t_4_fu_2783_p1 = grp_fu_1839_p2[23:0];

assign t_5_fu_2867_p3 = ((or_ln75_8_fu_2861_p2[0:0] == 1'b1) ? select_ln75_4_fu_2853_p3 : t_4_fu_2783_p1);

assign t_6_fu_3213_p1 = grp_fu_1853_p2[23:0];

assign t_7_fu_3297_p3 = ((or_ln75_11_fu_3291_p2[0:0] == 1'b1) ? select_ln75_6_fu_3283_p3 : t_6_fu_3213_p1);

assign t_8_fu_3643_p1 = grp_fu_1867_p2[23:0];

assign t_9_fu_3727_p3 = ((or_ln75_14_fu_3721_p2[0:0] == 1'b1) ? select_ln75_8_fu_3713_p3 : t_8_fu_3643_p1);

assign t_fu_1923_p1 = grp_fu_1811_p2[23:0];

assign tmp_31_fu_1915_p3 = grp_fu_1811_p2[32'd37];

assign tmp_32_fu_1927_p3 = grp_fu_1811_p2[32'd23];

assign tmp_33_fu_2145_p3 = add_ln77_1_fu_2093_p2[32'd24];

assign tmp_34_fu_2210_p3 = col_sum_bank_64_fu_2087_p2[32'd23];

assign tmp_35_fu_2345_p3 = grp_fu_1825_p2[32'd37];

assign tmp_36_fu_2357_p3 = grp_fu_1825_p2[32'd23];

assign tmp_37_fu_2470_p17 = 'bx;

assign tmp_38_fu_2575_p3 = add_ln77_2_fu_2523_p2[32'd24];

assign tmp_39_fu_2640_p3 = col_sum_bank_65_fu_2517_p2[32'd23];

assign tmp_40_fu_2775_p3 = grp_fu_1839_p2[32'd37];

assign tmp_41_fu_2787_p3 = grp_fu_1839_p2[32'd23];

assign tmp_42_fu_2795_p4 = {{grp_fu_1839_p2[37:24]}};

assign tmp_43_fu_2900_p17 = 'bx;

assign tmp_44_fu_3005_p3 = add_ln77_3_fu_2953_p2[32'd24];

assign tmp_45_fu_3070_p3 = col_sum_bank_66_fu_2947_p2[32'd23];

assign tmp_46_fu_3205_p3 = grp_fu_1853_p2[32'd37];

assign tmp_47_fu_3217_p3 = grp_fu_1853_p2[32'd23];

assign tmp_48_fu_3225_p4 = {{grp_fu_1853_p2[37:24]}};

assign tmp_49_fu_3330_p17 = 'bx;

assign tmp_4_fu_1758_p3 = {{trunc_ln63_1_fu_1739_p1}, {lshr_ln1_fu_1748_p4}};

assign tmp_50_fu_3435_p3 = add_ln77_4_fu_3383_p2[32'd24];

assign tmp_51_fu_3500_p3 = col_sum_bank_67_fu_3377_p2[32'd23];

assign tmp_52_fu_3635_p3 = grp_fu_1867_p2[32'd37];

assign tmp_53_fu_3647_p3 = grp_fu_1867_p2[32'd23];

assign tmp_54_fu_3655_p4 = {{grp_fu_1867_p2[37:24]}};

assign tmp_55_fu_3760_p17 = 'bx;

assign tmp_56_fu_3865_p3 = add_ln77_5_fu_3813_p2[32'd24];

assign tmp_57_fu_3930_p3 = col_sum_bank_68_fu_3807_p2[32'd23];

assign tmp_58_fu_4065_p3 = grp_fu_1881_p2[32'd37];

assign tmp_59_fu_4077_p3 = grp_fu_1881_p2[32'd23];

assign tmp_60_fu_4085_p4 = {{grp_fu_1881_p2[37:24]}};

assign tmp_61_fu_4190_p17 = 'bx;

assign tmp_62_fu_4295_p3 = add_ln77_6_fu_4243_p2[32'd24];

assign tmp_63_fu_4360_p3 = col_sum_bank_69_fu_4237_p2[32'd23];

assign tmp_64_fu_4495_p3 = grp_fu_1895_p2[32'd37];

assign tmp_65_fu_4507_p3 = grp_fu_1895_p2[32'd23];

assign tmp_66_fu_4515_p4 = {{grp_fu_1895_p2[37:24]}};

assign tmp_67_fu_4620_p17 = 'bx;

assign tmp_68_fu_4725_p3 = add_ln77_7_fu_4673_p2[32'd24];

assign tmp_69_fu_4790_p3 = col_sum_bank_70_fu_4667_p2[32'd23];

assign tmp_70_fu_4925_p3 = grp_fu_1909_p2[32'd37];

assign tmp_71_fu_4937_p3 = grp_fu_1909_p2[32'd23];

assign tmp_72_fu_4945_p4 = {{grp_fu_1909_p2[37:24]}};

assign tmp_73_fu_5050_p17 = 'bx;

assign tmp_74_fu_5155_p3 = add_ln77_8_fu_5103_p2[32'd24];

assign tmp_75_fu_5220_p3 = col_sum_bank_71_fu_5097_p2[32'd23];

assign tmp_8_fu_1935_p4 = {{grp_fu_1811_p2[37:24]}};

assign tmp_9_fu_2040_p17 = 'bx;

assign tmp_fu_1711_p3 = ap_sig_allocacmp_j_load[32'd6];

assign tmp_s_fu_2365_p4 = {{grp_fu_1825_p2[37:24]}};

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0 = zext_ln75_fu_1766_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0 = zext_ln75_fu_1766_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0 = zext_ln75_fu_1766_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0 = zext_ln75_fu_1766_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0 = zext_ln75_fu_1766_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0 = zext_ln75_fu_1766_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0 = zext_ln75_fu_1766_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0 = zext_ln75_fu_1766_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 = zext_ln75_reg_6381_pp0_iter41_reg;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0 = t_3_fu_2437_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 = zext_ln75_reg_6381_pp0_iter41_reg;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0 = t_15_fu_5017_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 = zext_ln75_reg_6381_pp0_iter41_reg;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0 = t_13_fu_4587_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0 = zext_ln75_reg_6381_pp0_iter41_reg;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_d0 = t_11_fu_4157_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0 = zext_ln75_reg_6381_pp0_iter41_reg;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_d0 = t_9_fu_3727_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0 = zext_ln75_reg_6381_pp0_iter41_reg;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_d0 = t_7_fu_3297_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0 = zext_ln75_reg_6381_pp0_iter41_reg;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_d0 = t_1_fu_2007_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 = zext_ln75_reg_6381_pp0_iter41_reg;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0 = t_5_fu_2867_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0_local;

assign trunc_ln63_1_fu_1739_p1 = select_ln63_1_fu_1731_p3[7:0];

assign trunc_ln63_fu_1701_p1 = ap_sig_allocacmp_j_load[5:0];

assign xor_ln75_10_fu_4113_p2 = (tmp_58_fu_4065_p3 ^ 1'd1);

assign xor_ln75_11_fu_4125_p2 = (tmp_59_fu_4077_p3 ^ 1'd1);

assign xor_ln75_12_fu_4543_p2 = (tmp_64_fu_4495_p3 ^ 1'd1);

assign xor_ln75_13_fu_4555_p2 = (tmp_65_fu_4507_p3 ^ 1'd1);

assign xor_ln75_14_fu_4973_p2 = (tmp_70_fu_4925_p3 ^ 1'd1);

assign xor_ln75_15_fu_4985_p2 = (tmp_71_fu_4937_p3 ^ 1'd1);

assign xor_ln75_1_fu_1975_p2 = (tmp_32_fu_1927_p3 ^ 1'd1);

assign xor_ln75_2_fu_2393_p2 = (tmp_35_fu_2345_p3 ^ 1'd1);

assign xor_ln75_3_fu_2405_p2 = (tmp_36_fu_2357_p3 ^ 1'd1);

assign xor_ln75_4_fu_2823_p2 = (tmp_40_fu_2775_p3 ^ 1'd1);

assign xor_ln75_5_fu_2835_p2 = (tmp_41_fu_2787_p3 ^ 1'd1);

assign xor_ln75_6_fu_3253_p2 = (tmp_46_fu_3205_p3 ^ 1'd1);

assign xor_ln75_7_fu_3265_p2 = (tmp_47_fu_3217_p3 ^ 1'd1);

assign xor_ln75_8_fu_3683_p2 = (tmp_52_fu_3635_p3 ^ 1'd1);

assign xor_ln75_9_fu_3695_p2 = (tmp_53_fu_3647_p3 ^ 1'd1);

assign xor_ln75_fu_1963_p2 = (tmp_31_fu_1915_p3 ^ 1'd1);

assign xor_ln77_10_fu_3520_p2 = (tmp_51_fu_3500_p3 ^ 1'd1);

assign xor_ln77_11_fu_3532_p2 = (tmp_51_fu_3500_p3 ^ tmp_50_fu_3435_p3);

assign xor_ln77_12_fu_3938_p2 = (tmp_56_fu_3865_p3 ^ 1'd1);

assign xor_ln77_13_fu_3950_p2 = (tmp_57_fu_3930_p3 ^ 1'd1);

assign xor_ln77_14_fu_3962_p2 = (tmp_57_fu_3930_p3 ^ tmp_56_fu_3865_p3);

assign xor_ln77_15_fu_4368_p2 = (tmp_62_fu_4295_p3 ^ 1'd1);

assign xor_ln77_16_fu_4380_p2 = (tmp_63_fu_4360_p3 ^ 1'd1);

assign xor_ln77_17_fu_4392_p2 = (tmp_63_fu_4360_p3 ^ tmp_62_fu_4295_p3);

assign xor_ln77_18_fu_4798_p2 = (tmp_68_fu_4725_p3 ^ 1'd1);

assign xor_ln77_19_fu_4810_p2 = (tmp_69_fu_4790_p3 ^ 1'd1);

assign xor_ln77_1_fu_2230_p2 = (tmp_34_fu_2210_p3 ^ 1'd1);

assign xor_ln77_20_fu_4822_p2 = (tmp_69_fu_4790_p3 ^ tmp_68_fu_4725_p3);

assign xor_ln77_21_fu_5228_p2 = (tmp_74_fu_5155_p3 ^ 1'd1);

assign xor_ln77_22_fu_5240_p2 = (tmp_75_fu_5220_p3 ^ 1'd1);

assign xor_ln77_23_fu_5252_p2 = (tmp_75_fu_5220_p3 ^ tmp_74_fu_5155_p3);

assign xor_ln77_2_fu_2242_p2 = (tmp_34_fu_2210_p3 ^ tmp_33_fu_2145_p3);

assign xor_ln77_3_fu_2648_p2 = (tmp_38_fu_2575_p3 ^ 1'd1);

assign xor_ln77_4_fu_2660_p2 = (tmp_39_fu_2640_p3 ^ 1'd1);

assign xor_ln77_5_fu_2672_p2 = (tmp_39_fu_2640_p3 ^ tmp_38_fu_2575_p3);

assign xor_ln77_6_fu_3078_p2 = (tmp_44_fu_3005_p3 ^ 1'd1);

assign xor_ln77_7_fu_3090_p2 = (tmp_45_fu_3070_p3 ^ 1'd1);

assign xor_ln77_8_fu_3102_p2 = (tmp_45_fu_3070_p3 ^ tmp_44_fu_3005_p3);

assign xor_ln77_9_fu_3508_p2 = (tmp_50_fu_3435_p3 ^ 1'd1);

assign xor_ln77_fu_2218_p2 = (tmp_33_fu_2145_p3 ^ 1'd1);

assign zext_ln63_1_fu_1727_p1 = select_ln63_fu_1719_p3;

assign zext_ln63_fu_1743_p1 = select_ln63_1_fu_1731_p3;

assign zext_ln75_fu_1766_p1 = tmp_4_fu_1758_p3;

always @ (posedge ap_clk) begin
    zext_ln75_reg_6381[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter1_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter2_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter3_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter4_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter5_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter6_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter7_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter8_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter9_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter10_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter11_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter12_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter13_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter14_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter15_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter16_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter17_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter18_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter19_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter20_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter21_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter22_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter23_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter24_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter25_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter26_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter27_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter28_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter29_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter30_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter31_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter32_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter33_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter34_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter35_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter36_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter37_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter38_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter39_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter40_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln75_reg_6381_pp0_iter41_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
end

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_66_6
