 
****************************************
Report : area
Design : Design_Top
Version: K-2015.06
Date   : Fri Aug 26 03:56:38 2022
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (File: /mnt/hgfs/Courses/System/System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db)

Number of ports:                          765
Number of nets:                          2064
Number of cells:                         1301
Number of combinational cells:           1015
Number of sequential cells:               240
Number of macros/black boxes:               0
Number of buf/inv:                        164
Number of references:                      18

Combinational area:               9890.163659
Buf/Inv area:                      610.707315
Noncombinational area:            7643.843462
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 17534.007121
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area           Local cell area
                                  -------------------  ---------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-     Noncombi-  Black-
                                  Total       Total    national   national   boxes   Design
--------------------------------  ----------  -------  ---------  ---------  ------  ------------------------------------------------------------------------------
Design_Top                        17534.0071    100.0     0.0000     0.0000  0.0000  Design_Top
u_ALU                              5677.5775     32.4  1001.3717   620.1209  0.0000  ALU_00000008_00000010_0000000e_00000004_test_1
u_ALU/add_55                        231.8099      1.3   231.8099     0.0000  0.0000  ALU_00000008_00000010_0000000e_00000004_DW01_add_0
u_ALU/div_67                       1437.9274      8.2  1437.9274     0.0000  0.0000  ALU_00000008_00000010_0000000e_00000004_DW_div_uns_0
u_ALU/mult_63                      2120.4134     12.1  1914.4909     0.0000  0.0000  ALU_00000008_00000010_0000000e_00000004_DW02_mult_0
u_ALU/mult_63/FS_1                  205.9225      1.2   205.9225     0.0000  0.0000  ALU_00000008_00000010_0000000e_00000004_DW01_add_1
u_ALU/sub_59                        265.9342      1.5   265.9342     0.0000  0.0000  ALU_00000008_00000010_0000000e_00000004_DW01_sub_0
u_Busy_Syn                           65.8952      0.4     0.0000    65.8952  0.0000  Multi_Flop_Synchronizer_test_1
u_Clock_Divider                     437.7324      2.5   238.8701   198.8623  0.0000  Clock_Divider_test_1
u_Clock_Gating                       21.1806      0.1     5.8835    15.2971  0.0000  Clock_Gating
u_Data_Sync                         480.0936      2.7    78.8389   296.5284  0.0000  Data_Sync_test_0
u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits
                                     65.8952      0.4     0.0000     0.0000  0.0000  Multi_Flop_Synchronizer_Multi_bits_NUM_STAGES2_BUS_WIDTH1_test_0
u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/genblk1[0].u0
                                     65.8952      0.4     0.0000    65.8952  0.0000  Multi_Flop_Synchronizer_NUM_STAGES2_test_0
u_Data_Sync/u_Pulse_Gen              38.8311      0.2     5.8835    32.9476  0.0000  Pulse_Gen_test_0
u_MUX2                               11.7670      0.1    11.7670     0.0000  0.0000  MUX2_3
u_MUX2_REF_RST                       16.4738      0.1    16.4738     0.0000  0.0000  MUX2_0
u_MUX2_RST                           11.7670      0.1    11.7670     0.0000  0.0000  MUX2_2
u_MUX2_RX_CLOCK                      11.7670      0.1    11.7670     0.0000  0.0000  MUX2_4
u_MUX2_TX_CLOCK                      12.9437      0.1    12.9437     0.0000  0.0000  MUX2_1
u_MUX2_UART_RST                      15.2971      0.1    15.2971     0.0000  0.0000  MUX2_5
u_REF_CLK_RST_SYN                    65.8952      0.4     0.0000     0.0000  0.0000  RST_Sync_test_0
u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer
                                     65.8952      0.4     0.0000    65.8952  0.0000  Multi_Flop_Synchronizer_NUM_STAGES2_test_1
u_REG_File                         6595.4037     37.6  2382.8176  4212.5862  0.0000  REG_File_00000008_00000010_00000004_00000000_00000000_0000001c_00000008_test_1
u_RST_Sync                           65.8952      0.4     0.0000     0.0000  0.0000  RST_Sync_test_1
u_RST_Sync/u_Multi_Flop_Synchronizer
                                     65.8952      0.4     0.0000    65.8952  0.0000  Multi_Flop_Synchronizer_NUM_STAGES2_test_2
u_RX_Controler                      787.2123      4.5   556.5791   230.6332  0.0000  RX_Controler_00000008_00000010_00000004_0000000e_00000004_test_1
u_Tx_Controler                      314.1789      1.8   215.3361    98.8428  0.0000  Tx_Controler_00000008_00000010_test_1
u_Tx_Data_Syn                       480.0936      2.7    78.8389   296.5284  0.0000  Data_Sync_test_1
u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits
                                     65.8952      0.4     0.0000     0.0000  0.0000  Multi_Flop_Synchronizer_Multi_bits_NUM_STAGES2_BUS_WIDTH1_test_1
u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits/genblk1[0].u0
                                     65.8952      0.4     0.0000    65.8952  0.0000  Multi_Flop_Synchronizer_NUM_STAGES2_test_3
u_Tx_Data_Syn/u_Pulse_Gen            38.8311      0.2     5.8835    32.9476  0.0000  Pulse_Gen_test_1
u_UART                             2462.8332     14.0     0.0000     0.0000  0.0000  UART_test_1
u_UART/u_RX1                       1665.0305      9.5     0.0000     0.0000  0.0000  RX_test_1
u_UART/u_RX1/u_Counter_Unit         587.1733      3.3     5.8835     0.0000  0.0000  Counter_Unit_test_1
u_UART/u_RX1/u_Counter_Unit/u_Bits_Counter
                                    154.1477      0.9    55.3049    98.8428  0.0000  Bits_Counter_test_1
u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter
                                    427.1421      2.4   229.4565   197.6856  0.0000  Edge_Bit_Counter_test_1
u_UART/u_RX1/u_Data_Sampling        149.4409      0.9    50.5981    98.8428  0.0000  Data_Sampling_test_1
u_UART/u_RX1/u_Deserializer         405.9615      2.3   142.3807   263.5808  0.0000  Deserializer_test_1
u_UART/u_RX1/u_Error_Unit            17.6505      0.1    17.6505     0.0000  0.0000  Error_Unit
u_UART/u_RX1/u_RX_FSM               504.8043      2.9   340.0663   164.7380  0.0000  RX_FSM_test_1
u_UART/u_UART_TX_Top1               797.8026      4.6     0.0000     0.0000  0.0000  UART_TX_Top_test_1
u_UART/u_UART_TX_Top1/u_FSM         115.3166      0.7    49.4214    65.8952  0.0000  FSM_test_1
u_UART/u_UART_TX_Top1/u_Mux_4        35.3010      0.2    35.3010     0.0000  0.0000  Mux_4
u_UART/u_UART_TX_Top1/u_Parity_Unit
                                    114.1399      0.7    87.0758    27.0641  0.0000  Parity_Unit_test_1
u_UART/u_UART_TX_Top1/u_Serializer_Top
                                    533.0451      3.0     0.0000     0.0000  0.0000  Serializer_Top_test_1
u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter
                                    150.6176      0.9    51.7748    98.8428  0.0000  Counter_test_1
u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer
                                    382.4275      2.2   118.8467   263.5808  0.0000  Serializer_test_1
--------------------------------  ----------  -------  ---------  ---------  ------  ------------------------------------------------------------------------------
Total                                                  9890.1637  7643.8435  0.0000

1
