// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module PMPChecker_2(
  input  [1:0]  io_prv,	// src/main/scala/rocket/PMP.scala:145:14
  input         io_pmp_0_cfg_l,	// src/main/scala/rocket/PMP.scala:145:14
  input  [1:0]  io_pmp_0_cfg_a,	// src/main/scala/rocket/PMP.scala:145:14
  input         io_pmp_0_cfg_x,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_0_cfg_w,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_0_cfg_r,	// src/main/scala/rocket/PMP.scala:145:14
  input  [29:0] io_pmp_0_addr,	// src/main/scala/rocket/PMP.scala:145:14
  input  [31:0] io_pmp_0_mask,	// src/main/scala/rocket/PMP.scala:145:14
  input         io_pmp_1_cfg_l,	// src/main/scala/rocket/PMP.scala:145:14
  input  [1:0]  io_pmp_1_cfg_a,	// src/main/scala/rocket/PMP.scala:145:14
  input         io_pmp_1_cfg_x,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_1_cfg_w,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_1_cfg_r,	// src/main/scala/rocket/PMP.scala:145:14
  input  [29:0] io_pmp_1_addr,	// src/main/scala/rocket/PMP.scala:145:14
  input  [31:0] io_pmp_1_mask,	// src/main/scala/rocket/PMP.scala:145:14
  input         io_pmp_2_cfg_l,	// src/main/scala/rocket/PMP.scala:145:14
  input  [1:0]  io_pmp_2_cfg_a,	// src/main/scala/rocket/PMP.scala:145:14
  input         io_pmp_2_cfg_x,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_2_cfg_w,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_2_cfg_r,	// src/main/scala/rocket/PMP.scala:145:14
  input  [29:0] io_pmp_2_addr,	// src/main/scala/rocket/PMP.scala:145:14
  input  [31:0] io_pmp_2_mask,	// src/main/scala/rocket/PMP.scala:145:14
  input         io_pmp_3_cfg_l,	// src/main/scala/rocket/PMP.scala:145:14
  input  [1:0]  io_pmp_3_cfg_a,	// src/main/scala/rocket/PMP.scala:145:14
  input         io_pmp_3_cfg_x,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_3_cfg_w,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_3_cfg_r,	// src/main/scala/rocket/PMP.scala:145:14
  input  [29:0] io_pmp_3_addr,	// src/main/scala/rocket/PMP.scala:145:14
  input  [31:0] io_pmp_3_mask,	// src/main/scala/rocket/PMP.scala:145:14
  input         io_pmp_4_cfg_l,	// src/main/scala/rocket/PMP.scala:145:14
  input  [1:0]  io_pmp_4_cfg_a,	// src/main/scala/rocket/PMP.scala:145:14
  input         io_pmp_4_cfg_x,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_4_cfg_w,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_4_cfg_r,	// src/main/scala/rocket/PMP.scala:145:14
  input  [29:0] io_pmp_4_addr,	// src/main/scala/rocket/PMP.scala:145:14
  input  [31:0] io_pmp_4_mask,	// src/main/scala/rocket/PMP.scala:145:14
  input         io_pmp_5_cfg_l,	// src/main/scala/rocket/PMP.scala:145:14
  input  [1:0]  io_pmp_5_cfg_a,	// src/main/scala/rocket/PMP.scala:145:14
  input         io_pmp_5_cfg_x,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_5_cfg_w,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_5_cfg_r,	// src/main/scala/rocket/PMP.scala:145:14
  input  [29:0] io_pmp_5_addr,	// src/main/scala/rocket/PMP.scala:145:14
  input  [31:0] io_pmp_5_mask,	// src/main/scala/rocket/PMP.scala:145:14
  input         io_pmp_6_cfg_l,	// src/main/scala/rocket/PMP.scala:145:14
  input  [1:0]  io_pmp_6_cfg_a,	// src/main/scala/rocket/PMP.scala:145:14
  input         io_pmp_6_cfg_x,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_6_cfg_w,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_6_cfg_r,	// src/main/scala/rocket/PMP.scala:145:14
  input  [29:0] io_pmp_6_addr,	// src/main/scala/rocket/PMP.scala:145:14
  input  [31:0] io_pmp_6_mask,	// src/main/scala/rocket/PMP.scala:145:14
  input         io_pmp_7_cfg_l,	// src/main/scala/rocket/PMP.scala:145:14
  input  [1:0]  io_pmp_7_cfg_a,	// src/main/scala/rocket/PMP.scala:145:14
  input         io_pmp_7_cfg_x,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_7_cfg_w,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_7_cfg_r,	// src/main/scala/rocket/PMP.scala:145:14
  input  [29:0] io_pmp_7_addr,	// src/main/scala/rocket/PMP.scala:145:14
  input  [31:0] io_pmp_7_mask,	// src/main/scala/rocket/PMP.scala:145:14
                io_addr,	// src/main/scala/rocket/PMP.scala:145:14
  output        io_r,	// src/main/scala/rocket/PMP.scala:145:14
                io_w,	// src/main/scala/rocket/PMP.scala:145:14
                io_x	// src/main/scala/rocket/PMP.scala:145:14
);

  wire [1:0]  io_prv_0 = io_prv;
  wire        io_pmp_0_cfg_l_0 = io_pmp_0_cfg_l;
  wire [1:0]  io_pmp_0_cfg_a_0 = io_pmp_0_cfg_a;
  wire        io_pmp_0_cfg_x_0 = io_pmp_0_cfg_x;
  wire        io_pmp_0_cfg_w_0 = io_pmp_0_cfg_w;
  wire        io_pmp_0_cfg_r_0 = io_pmp_0_cfg_r;
  wire [29:0] io_pmp_0_addr_0 = io_pmp_0_addr;
  wire [31:0] io_pmp_0_mask_0 = io_pmp_0_mask;
  wire        io_pmp_1_cfg_l_0 = io_pmp_1_cfg_l;
  wire [1:0]  io_pmp_1_cfg_a_0 = io_pmp_1_cfg_a;
  wire        io_pmp_1_cfg_x_0 = io_pmp_1_cfg_x;
  wire        io_pmp_1_cfg_w_0 = io_pmp_1_cfg_w;
  wire        io_pmp_1_cfg_r_0 = io_pmp_1_cfg_r;
  wire [29:0] io_pmp_1_addr_0 = io_pmp_1_addr;
  wire [31:0] io_pmp_1_mask_0 = io_pmp_1_mask;
  wire        io_pmp_2_cfg_l_0 = io_pmp_2_cfg_l;
  wire [1:0]  io_pmp_2_cfg_a_0 = io_pmp_2_cfg_a;
  wire        io_pmp_2_cfg_x_0 = io_pmp_2_cfg_x;
  wire        io_pmp_2_cfg_w_0 = io_pmp_2_cfg_w;
  wire        io_pmp_2_cfg_r_0 = io_pmp_2_cfg_r;
  wire [29:0] io_pmp_2_addr_0 = io_pmp_2_addr;
  wire [31:0] io_pmp_2_mask_0 = io_pmp_2_mask;
  wire        io_pmp_3_cfg_l_0 = io_pmp_3_cfg_l;
  wire [1:0]  io_pmp_3_cfg_a_0 = io_pmp_3_cfg_a;
  wire        io_pmp_3_cfg_x_0 = io_pmp_3_cfg_x;
  wire        io_pmp_3_cfg_w_0 = io_pmp_3_cfg_w;
  wire        io_pmp_3_cfg_r_0 = io_pmp_3_cfg_r;
  wire [29:0] io_pmp_3_addr_0 = io_pmp_3_addr;
  wire [31:0] io_pmp_3_mask_0 = io_pmp_3_mask;
  wire        io_pmp_4_cfg_l_0 = io_pmp_4_cfg_l;
  wire [1:0]  io_pmp_4_cfg_a_0 = io_pmp_4_cfg_a;
  wire        io_pmp_4_cfg_x_0 = io_pmp_4_cfg_x;
  wire        io_pmp_4_cfg_w_0 = io_pmp_4_cfg_w;
  wire        io_pmp_4_cfg_r_0 = io_pmp_4_cfg_r;
  wire [29:0] io_pmp_4_addr_0 = io_pmp_4_addr;
  wire [31:0] io_pmp_4_mask_0 = io_pmp_4_mask;
  wire        io_pmp_5_cfg_l_0 = io_pmp_5_cfg_l;
  wire [1:0]  io_pmp_5_cfg_a_0 = io_pmp_5_cfg_a;
  wire        io_pmp_5_cfg_x_0 = io_pmp_5_cfg_x;
  wire        io_pmp_5_cfg_w_0 = io_pmp_5_cfg_w;
  wire        io_pmp_5_cfg_r_0 = io_pmp_5_cfg_r;
  wire [29:0] io_pmp_5_addr_0 = io_pmp_5_addr;
  wire [31:0] io_pmp_5_mask_0 = io_pmp_5_mask;
  wire        io_pmp_6_cfg_l_0 = io_pmp_6_cfg_l;
  wire [1:0]  io_pmp_6_cfg_a_0 = io_pmp_6_cfg_a;
  wire        io_pmp_6_cfg_x_0 = io_pmp_6_cfg_x;
  wire        io_pmp_6_cfg_w_0 = io_pmp_6_cfg_w;
  wire        io_pmp_6_cfg_r_0 = io_pmp_6_cfg_r;
  wire [29:0] io_pmp_6_addr_0 = io_pmp_6_addr;
  wire [31:0] io_pmp_6_mask_0 = io_pmp_6_mask;
  wire        io_pmp_7_cfg_l_0 = io_pmp_7_cfg_l;
  wire [1:0]  io_pmp_7_cfg_a_0 = io_pmp_7_cfg_a;
  wire        io_pmp_7_cfg_x_0 = io_pmp_7_cfg_x;
  wire        io_pmp_7_cfg_w_0 = io_pmp_7_cfg_w;
  wire        io_pmp_7_cfg_r_0 = io_pmp_7_cfg_r;
  wire [29:0] io_pmp_7_addr_0 = io_pmp_7_addr;
  wire [31:0] io_pmp_7_mask_0 = io_pmp_7_mask;
  wire [31:0] io_addr_0 = io_addr;
  wire        pmp0_cfg_l = 1'h0;	// src/main/scala/rocket/PMP.scala:156:22
  wire [29:0] pmp0_addr = 30'h0;	// src/main/scala/rocket/PMP.scala:156:22
  wire [31:0] pmp0_mask = 32'h0;	// src/main/scala/rocket/PMP.scala:156:22
  wire [1:0]  io_size = 2'h2;	// src/main/scala/rocket/PMP.scala:145:14
  wire [1:0]  io_pmp_0_cfg_res = 2'h0;
  wire [1:0]  io_pmp_1_cfg_res = 2'h0;
  wire [1:0]  io_pmp_2_cfg_res = 2'h0;
  wire [1:0]  io_pmp_3_cfg_res = 2'h0;
  wire [1:0]  io_pmp_4_cfg_res = 2'h0;
  wire [1:0]  io_pmp_5_cfg_res = 2'h0;
  wire [1:0]  io_pmp_6_cfg_res = 2'h0;
  wire [1:0]  io_pmp_7_cfg_res = 2'h0;
  wire [1:0]  pmp0_cfg_res = 2'h0;	// src/main/scala/rocket/PMP.scala:156:22
  wire [1:0]  pmp0_cfg_a = 2'h0;	// src/main/scala/rocket/PMP.scala:156:22
  wire [1:0]  res_cur_cfg_res = 2'h0;	// src/main/scala/rocket/PMP.scala:180:23
  wire [1:0]  res_cur_1_cfg_res = 2'h0;	// src/main/scala/rocket/PMP.scala:180:23
  wire [1:0]  res_cur_2_cfg_res = 2'h0;	// src/main/scala/rocket/PMP.scala:180:23
  wire [1:0]  res_cur_3_cfg_res = 2'h0;	// src/main/scala/rocket/PMP.scala:180:23
  wire [1:0]  res_cur_4_cfg_res = 2'h0;	// src/main/scala/rocket/PMP.scala:180:23
  wire [1:0]  res_cur_5_cfg_res = 2'h0;	// src/main/scala/rocket/PMP.scala:180:23
  wire [1:0]  res_cur_6_cfg_res = 2'h0;	// src/main/scala/rocket/PMP.scala:180:23
  wire [1:0]  res_cur_7_cfg_res = 2'h0;	// src/main/scala/rocket/PMP.scala:180:23
  wire [1:0]  res_cfg_res = 2'h0;	// src/main/scala/rocket/PMP.scala:184:8
  wire        res_cur_7_cfg_l = io_pmp_0_cfg_l_0;	// src/main/scala/rocket/PMP.scala:180:23
  wire [1:0]  res_cur_7_cfg_a = io_pmp_0_cfg_a_0;	// src/main/scala/rocket/PMP.scala:180:23
  wire [29:0] res_cur_7_addr = io_pmp_0_addr_0;	// src/main/scala/rocket/PMP.scala:180:23
  wire [31:0] res_cur_7_mask = io_pmp_0_mask_0;	// src/main/scala/rocket/PMP.scala:180:23
  wire        res_cur_6_cfg_l = io_pmp_1_cfg_l_0;	// src/main/scala/rocket/PMP.scala:180:23
  wire [1:0]  res_cur_6_cfg_a = io_pmp_1_cfg_a_0;	// src/main/scala/rocket/PMP.scala:180:23
  wire [29:0] res_cur_6_addr = io_pmp_1_addr_0;	// src/main/scala/rocket/PMP.scala:180:23
  wire [31:0] res_cur_6_mask = io_pmp_1_mask_0;	// src/main/scala/rocket/PMP.scala:180:23
  wire        res_cur_5_cfg_l = io_pmp_2_cfg_l_0;	// src/main/scala/rocket/PMP.scala:180:23
  wire [1:0]  res_cur_5_cfg_a = io_pmp_2_cfg_a_0;	// src/main/scala/rocket/PMP.scala:180:23
  wire [29:0] res_cur_5_addr = io_pmp_2_addr_0;	// src/main/scala/rocket/PMP.scala:180:23
  wire [31:0] res_cur_5_mask = io_pmp_2_mask_0;	// src/main/scala/rocket/PMP.scala:180:23
  wire        res_cur_4_cfg_l = io_pmp_3_cfg_l_0;	// src/main/scala/rocket/PMP.scala:180:23
  wire [1:0]  res_cur_4_cfg_a = io_pmp_3_cfg_a_0;	// src/main/scala/rocket/PMP.scala:180:23
  wire [29:0] res_cur_4_addr = io_pmp_3_addr_0;	// src/main/scala/rocket/PMP.scala:180:23
  wire [31:0] res_cur_4_mask = io_pmp_3_mask_0;	// src/main/scala/rocket/PMP.scala:180:23
  wire        res_cur_3_cfg_l = io_pmp_4_cfg_l_0;	// src/main/scala/rocket/PMP.scala:180:23
  wire [1:0]  res_cur_3_cfg_a = io_pmp_4_cfg_a_0;	// src/main/scala/rocket/PMP.scala:180:23
  wire [29:0] res_cur_3_addr = io_pmp_4_addr_0;	// src/main/scala/rocket/PMP.scala:180:23
  wire [31:0] res_cur_3_mask = io_pmp_4_mask_0;	// src/main/scala/rocket/PMP.scala:180:23
  wire        res_cur_2_cfg_l = io_pmp_5_cfg_l_0;	// src/main/scala/rocket/PMP.scala:180:23
  wire [1:0]  res_cur_2_cfg_a = io_pmp_5_cfg_a_0;	// src/main/scala/rocket/PMP.scala:180:23
  wire [29:0] res_cur_2_addr = io_pmp_5_addr_0;	// src/main/scala/rocket/PMP.scala:180:23
  wire [31:0] res_cur_2_mask = io_pmp_5_mask_0;	// src/main/scala/rocket/PMP.scala:180:23
  wire        res_cur_1_cfg_l = io_pmp_6_cfg_l_0;	// src/main/scala/rocket/PMP.scala:180:23
  wire [1:0]  res_cur_1_cfg_a = io_pmp_6_cfg_a_0;	// src/main/scala/rocket/PMP.scala:180:23
  wire [29:0] res_cur_1_addr = io_pmp_6_addr_0;	// src/main/scala/rocket/PMP.scala:180:23
  wire [31:0] res_cur_1_mask = io_pmp_6_mask_0;	// src/main/scala/rocket/PMP.scala:180:23
  wire        res_cur_cfg_l = io_pmp_7_cfg_l_0;	// src/main/scala/rocket/PMP.scala:180:23
  wire [1:0]  res_cur_cfg_a = io_pmp_7_cfg_a_0;	// src/main/scala/rocket/PMP.scala:180:23
  wire [29:0] res_cur_addr = io_pmp_7_addr_0;	// src/main/scala/rocket/PMP.scala:180:23
  wire [31:0] res_cur_mask = io_pmp_7_mask_0;	// src/main/scala/rocket/PMP.scala:180:23
  wire        res_cfg_r;	// src/main/scala/rocket/PMP.scala:184:8
  wire        res_cfg_w;	// src/main/scala/rocket/PMP.scala:184:8
  wire        res_cfg_x;	// src/main/scala/rocket/PMP.scala:184:8
  wire        default_0 = io_prv_0[1];	// src/main/scala/rocket/PMP.scala:155:56
  wire        pmp0_cfg_x = default_0;	// src/main/scala/rocket/PMP.scala:155:56, :156:22
  wire        pmp0_cfg_w = default_0;	// src/main/scala/rocket/PMP.scala:155:56, :156:22
  wire        pmp0_cfg_r = default_0;	// src/main/scala/rocket/PMP.scala:155:56, :156:22
  wire        res_hit =
    io_pmp_7_cfg_a_0[1]
      ? ((io_addr_0 ^ {io_pmp_7_addr_0, 2'h0}) & ~io_pmp_7_mask_0) == 32'h0
      : io_pmp_7_cfg_a_0[0] & io_addr_0 >= {io_pmp_6_addr_0, 2'h0}
        & io_addr_0 < {io_pmp_7_addr_0, 2'h0};	// src/main/scala/rocket/PMP.scala:45:20, :46:26, :60:48, :63:{47,52,54,58}, :77:9, :94:48, :132:{8,61}
  wire        res_ignore = default_0 & ~io_pmp_7_cfg_l_0;	// src/main/scala/rocket/PMP.scala:155:56, :163:{26,29}
  wire [1:0]  _GEN = {io_pmp_7_cfg_x_0, io_pmp_7_cfg_w_0};	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi = _GEN;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_1;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_1 = _GEN;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_2;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_2 = _GEN;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_3;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_3 = _GEN;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_4;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_4 = _GEN;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_5;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_5 = _GEN;	// src/main/scala/rocket/PMP.scala:173:26
  wire        res_cur_cfg_r = io_pmp_7_cfg_r_0 | res_ignore;	// src/main/scala/rocket/PMP.scala:163:26, :180:23, :181:40
  wire        res_cur_cfg_w = io_pmp_7_cfg_w_0 | res_ignore;	// src/main/scala/rocket/PMP.scala:163:26, :180:23, :182:40
  wire        res_cur_cfg_x = io_pmp_7_cfg_x_0 | res_ignore;	// src/main/scala/rocket/PMP.scala:163:26, :180:23, :183:40
  wire        res_hit_1 =
    io_pmp_6_cfg_a_0[1]
      ? ((io_addr_0 ^ {io_pmp_6_addr_0, 2'h0}) & ~io_pmp_6_mask_0) == 32'h0
      : io_pmp_6_cfg_a_0[0] & io_addr_0 >= {io_pmp_5_addr_0, 2'h0}
        & io_addr_0 < {io_pmp_6_addr_0, 2'h0};	// src/main/scala/rocket/PMP.scala:45:20, :46:26, :60:48, :63:{47,52,54,58}, :77:9, :94:48, :132:{8,61}
  wire        res_ignore_1 = default_0 & ~io_pmp_6_cfg_l_0;	// src/main/scala/rocket/PMP.scala:155:56, :163:{26,29}
  wire [1:0]  _GEN_0 = {io_pmp_6_cfg_x_0, io_pmp_6_cfg_w_0};	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_6;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_6 = _GEN_0;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_7;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_7 = _GEN_0;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_8;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_8 = _GEN_0;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_9;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_9 = _GEN_0;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_10;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_10 = _GEN_0;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_11;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_11 = _GEN_0;	// src/main/scala/rocket/PMP.scala:173:26
  wire        res_cur_1_cfg_r = io_pmp_6_cfg_r_0 | res_ignore_1;	// src/main/scala/rocket/PMP.scala:163:26, :180:23, :181:40
  wire        res_cur_1_cfg_w = io_pmp_6_cfg_w_0 | res_ignore_1;	// src/main/scala/rocket/PMP.scala:163:26, :180:23, :182:40
  wire        res_cur_1_cfg_x = io_pmp_6_cfg_x_0 | res_ignore_1;	// src/main/scala/rocket/PMP.scala:163:26, :180:23, :183:40
  wire        res_hit_2 =
    io_pmp_5_cfg_a_0[1]
      ? ((io_addr_0 ^ {io_pmp_5_addr_0, 2'h0}) & ~io_pmp_5_mask_0) == 32'h0
      : io_pmp_5_cfg_a_0[0] & io_addr_0 >= {io_pmp_4_addr_0, 2'h0}
        & io_addr_0 < {io_pmp_5_addr_0, 2'h0};	// src/main/scala/rocket/PMP.scala:45:20, :46:26, :60:48, :63:{47,52,54,58}, :77:9, :94:48, :132:{8,61}
  wire        res_ignore_2 = default_0 & ~io_pmp_5_cfg_l_0;	// src/main/scala/rocket/PMP.scala:155:56, :163:{26,29}
  wire [1:0]  _GEN_1 = {io_pmp_5_cfg_x_0, io_pmp_5_cfg_w_0};	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_12;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_12 = _GEN_1;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_13;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_13 = _GEN_1;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_14;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_14 = _GEN_1;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_15;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_15 = _GEN_1;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_16;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_16 = _GEN_1;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_17;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_17 = _GEN_1;	// src/main/scala/rocket/PMP.scala:173:26
  wire        res_cur_2_cfg_r = io_pmp_5_cfg_r_0 | res_ignore_2;	// src/main/scala/rocket/PMP.scala:163:26, :180:23, :181:40
  wire        res_cur_2_cfg_w = io_pmp_5_cfg_w_0 | res_ignore_2;	// src/main/scala/rocket/PMP.scala:163:26, :180:23, :182:40
  wire        res_cur_2_cfg_x = io_pmp_5_cfg_x_0 | res_ignore_2;	// src/main/scala/rocket/PMP.scala:163:26, :180:23, :183:40
  wire        res_hit_3 =
    io_pmp_4_cfg_a_0[1]
      ? ((io_addr_0 ^ {io_pmp_4_addr_0, 2'h0}) & ~io_pmp_4_mask_0) == 32'h0
      : io_pmp_4_cfg_a_0[0] & io_addr_0 >= {io_pmp_3_addr_0, 2'h0}
        & io_addr_0 < {io_pmp_4_addr_0, 2'h0};	// src/main/scala/rocket/PMP.scala:45:20, :46:26, :60:48, :63:{47,52,54,58}, :77:9, :94:48, :132:{8,61}
  wire        res_ignore_3 = default_0 & ~io_pmp_4_cfg_l_0;	// src/main/scala/rocket/PMP.scala:155:56, :163:{26,29}
  wire [1:0]  _GEN_2 = {io_pmp_4_cfg_x_0, io_pmp_4_cfg_w_0};	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_18;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_18 = _GEN_2;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_19;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_19 = _GEN_2;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_20;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_20 = _GEN_2;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_21;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_21 = _GEN_2;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_22;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_22 = _GEN_2;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_23;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_23 = _GEN_2;	// src/main/scala/rocket/PMP.scala:173:26
  wire        res_cur_3_cfg_r = io_pmp_4_cfg_r_0 | res_ignore_3;	// src/main/scala/rocket/PMP.scala:163:26, :180:23, :181:40
  wire        res_cur_3_cfg_w = io_pmp_4_cfg_w_0 | res_ignore_3;	// src/main/scala/rocket/PMP.scala:163:26, :180:23, :182:40
  wire        res_cur_3_cfg_x = io_pmp_4_cfg_x_0 | res_ignore_3;	// src/main/scala/rocket/PMP.scala:163:26, :180:23, :183:40
  wire        res_hit_4 =
    io_pmp_3_cfg_a_0[1]
      ? ((io_addr_0 ^ {io_pmp_3_addr_0, 2'h0}) & ~io_pmp_3_mask_0) == 32'h0
      : io_pmp_3_cfg_a_0[0] & io_addr_0 >= {io_pmp_2_addr_0, 2'h0}
        & io_addr_0 < {io_pmp_3_addr_0, 2'h0};	// src/main/scala/rocket/PMP.scala:45:20, :46:26, :60:48, :63:{47,52,54,58}, :77:9, :94:48, :132:{8,61}
  wire        res_ignore_4 = default_0 & ~io_pmp_3_cfg_l_0;	// src/main/scala/rocket/PMP.scala:155:56, :163:{26,29}
  wire [1:0]  _GEN_3 = {io_pmp_3_cfg_x_0, io_pmp_3_cfg_w_0};	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_24;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_24 = _GEN_3;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_25;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_25 = _GEN_3;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_26;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_26 = _GEN_3;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_27;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_27 = _GEN_3;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_28;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_28 = _GEN_3;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_29;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_29 = _GEN_3;	// src/main/scala/rocket/PMP.scala:173:26
  wire        res_cur_4_cfg_r = io_pmp_3_cfg_r_0 | res_ignore_4;	// src/main/scala/rocket/PMP.scala:163:26, :180:23, :181:40
  wire        res_cur_4_cfg_w = io_pmp_3_cfg_w_0 | res_ignore_4;	// src/main/scala/rocket/PMP.scala:163:26, :180:23, :182:40
  wire        res_cur_4_cfg_x = io_pmp_3_cfg_x_0 | res_ignore_4;	// src/main/scala/rocket/PMP.scala:163:26, :180:23, :183:40
  wire        res_hit_5 =
    io_pmp_2_cfg_a_0[1]
      ? ((io_addr_0 ^ {io_pmp_2_addr_0, 2'h0}) & ~io_pmp_2_mask_0) == 32'h0
      : io_pmp_2_cfg_a_0[0] & io_addr_0 >= {io_pmp_1_addr_0, 2'h0}
        & io_addr_0 < {io_pmp_2_addr_0, 2'h0};	// src/main/scala/rocket/PMP.scala:45:20, :46:26, :60:48, :63:{47,52,54,58}, :77:9, :94:48, :132:{8,61}
  wire        res_ignore_5 = default_0 & ~io_pmp_2_cfg_l_0;	// src/main/scala/rocket/PMP.scala:155:56, :163:{26,29}
  wire [1:0]  _GEN_4 = {io_pmp_2_cfg_x_0, io_pmp_2_cfg_w_0};	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_30;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_30 = _GEN_4;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_31;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_31 = _GEN_4;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_32;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_32 = _GEN_4;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_33;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_33 = _GEN_4;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_34;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_34 = _GEN_4;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_35;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_35 = _GEN_4;	// src/main/scala/rocket/PMP.scala:173:26
  wire        res_cur_5_cfg_r = io_pmp_2_cfg_r_0 | res_ignore_5;	// src/main/scala/rocket/PMP.scala:163:26, :180:23, :181:40
  wire        res_cur_5_cfg_w = io_pmp_2_cfg_w_0 | res_ignore_5;	// src/main/scala/rocket/PMP.scala:163:26, :180:23, :182:40
  wire        res_cur_5_cfg_x = io_pmp_2_cfg_x_0 | res_ignore_5;	// src/main/scala/rocket/PMP.scala:163:26, :180:23, :183:40
  wire        res_hit_6 =
    io_pmp_1_cfg_a_0[1]
      ? ((io_addr_0 ^ {io_pmp_1_addr_0, 2'h0}) & ~io_pmp_1_mask_0) == 32'h0
      : io_pmp_1_cfg_a_0[0] & io_addr_0 >= {io_pmp_0_addr_0, 2'h0}
        & io_addr_0 < {io_pmp_1_addr_0, 2'h0};	// src/main/scala/rocket/PMP.scala:45:20, :46:26, :60:48, :63:{47,52,54,58}, :77:9, :94:48, :132:{8,61}
  wire        res_ignore_6 = default_0 & ~io_pmp_1_cfg_l_0;	// src/main/scala/rocket/PMP.scala:155:56, :163:{26,29}
  wire [1:0]  _GEN_5 = {io_pmp_1_cfg_x_0, io_pmp_1_cfg_w_0};	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_36;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_36 = _GEN_5;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_37;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_37 = _GEN_5;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_38;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_38 = _GEN_5;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_39;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_39 = _GEN_5;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_40;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_40 = _GEN_5;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_41;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_41 = _GEN_5;	// src/main/scala/rocket/PMP.scala:173:26
  wire        res_cur_6_cfg_r = io_pmp_1_cfg_r_0 | res_ignore_6;	// src/main/scala/rocket/PMP.scala:163:26, :180:23, :181:40
  wire        res_cur_6_cfg_w = io_pmp_1_cfg_w_0 | res_ignore_6;	// src/main/scala/rocket/PMP.scala:163:26, :180:23, :182:40
  wire        res_cur_6_cfg_x = io_pmp_1_cfg_x_0 | res_ignore_6;	// src/main/scala/rocket/PMP.scala:163:26, :180:23, :183:40
  wire        res_hit_7 =
    io_pmp_0_cfg_a_0[1]
      ? ((io_addr_0 ^ {io_pmp_0_addr_0, 2'h0}) & ~io_pmp_0_mask_0) == 32'h0
      : io_pmp_0_cfg_a_0[0] & io_addr_0 < {io_pmp_0_addr_0, 2'h0};	// src/main/scala/rocket/PMP.scala:45:20, :46:26, :60:48, :63:{47,52,54,58}, :77:9, :132:{8,61}
  wire        res_ignore_7 = default_0 & ~io_pmp_0_cfg_l_0;	// src/main/scala/rocket/PMP.scala:155:56, :163:{26,29}
  wire [1:0]  _GEN_6 = {io_pmp_0_cfg_x_0, io_pmp_0_cfg_w_0};	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_42;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_42 = _GEN_6;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_43;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_43 = _GEN_6;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_44;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_44 = _GEN_6;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_45;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_45 = _GEN_6;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_46;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_46 = _GEN_6;	// src/main/scala/rocket/PMP.scala:173:26
  wire [1:0]  res_hi_47;	// src/main/scala/rocket/PMP.scala:173:26
  assign res_hi_47 = _GEN_6;	// src/main/scala/rocket/PMP.scala:173:26
  wire        res_cur_7_cfg_r = io_pmp_0_cfg_r_0 | res_ignore_7;	// src/main/scala/rocket/PMP.scala:163:26, :180:23, :181:40
  wire        res_cur_7_cfg_w = io_pmp_0_cfg_w_0 | res_ignore_7;	// src/main/scala/rocket/PMP.scala:163:26, :180:23, :182:40
  wire        res_cur_7_cfg_x = io_pmp_0_cfg_x_0 | res_ignore_7;	// src/main/scala/rocket/PMP.scala:163:26, :180:23, :183:40
  wire        res_cfg_l =
    res_hit_7
      ? res_cur_7_cfg_l
      : res_hit_6
          ? res_cur_6_cfg_l
          : res_hit_5
              ? res_cur_5_cfg_l
              : res_hit_4
                  ? res_cur_4_cfg_l
                  : res_hit_3
                      ? res_cur_3_cfg_l
                      : res_hit_2
                          ? res_cur_2_cfg_l
                          : res_hit_1 ? res_cur_1_cfg_l : res_hit & res_cur_cfg_l;	// src/main/scala/rocket/PMP.scala:132:8, :180:23, :184:8
  wire [1:0]  res_cfg_a =
    res_hit_7
      ? res_cur_7_cfg_a
      : res_hit_6
          ? res_cur_6_cfg_a
          : res_hit_5
              ? res_cur_5_cfg_a
              : res_hit_4
                  ? res_cur_4_cfg_a
                  : res_hit_3
                      ? res_cur_3_cfg_a
                      : res_hit_2
                          ? res_cur_2_cfg_a
                          : res_hit_1 ? res_cur_1_cfg_a : res_hit ? res_cur_cfg_a : 2'h0;	// src/main/scala/rocket/PMP.scala:132:8, :180:23, :184:8
  assign res_cfg_x =
    res_hit_7
      ? res_cur_7_cfg_x
      : res_hit_6
          ? res_cur_6_cfg_x
          : res_hit_5
              ? res_cur_5_cfg_x
              : res_hit_4
                  ? res_cur_4_cfg_x
                  : res_hit_3
                      ? res_cur_3_cfg_x
                      : res_hit_2
                          ? res_cur_2_cfg_x
                          : res_hit_1
                              ? res_cur_1_cfg_x
                              : res_hit ? res_cur_cfg_x : pmp0_cfg_x;	// src/main/scala/rocket/PMP.scala:132:8, :156:22, :180:23, :184:8
  assign res_cfg_w =
    res_hit_7
      ? res_cur_7_cfg_w
      : res_hit_6
          ? res_cur_6_cfg_w
          : res_hit_5
              ? res_cur_5_cfg_w
              : res_hit_4
                  ? res_cur_4_cfg_w
                  : res_hit_3
                      ? res_cur_3_cfg_w
                      : res_hit_2
                          ? res_cur_2_cfg_w
                          : res_hit_1
                              ? res_cur_1_cfg_w
                              : res_hit ? res_cur_cfg_w : pmp0_cfg_w;	// src/main/scala/rocket/PMP.scala:132:8, :156:22, :180:23, :184:8
  assign res_cfg_r =
    res_hit_7
      ? res_cur_7_cfg_r
      : res_hit_6
          ? res_cur_6_cfg_r
          : res_hit_5
              ? res_cur_5_cfg_r
              : res_hit_4
                  ? res_cur_4_cfg_r
                  : res_hit_3
                      ? res_cur_3_cfg_r
                      : res_hit_2
                          ? res_cur_2_cfg_r
                          : res_hit_1
                              ? res_cur_1_cfg_r
                              : res_hit ? res_cur_cfg_r : pmp0_cfg_r;	// src/main/scala/rocket/PMP.scala:132:8, :156:22, :180:23, :184:8
  wire [29:0] res_addr =
    res_hit_7
      ? res_cur_7_addr
      : res_hit_6
          ? res_cur_6_addr
          : res_hit_5
              ? res_cur_5_addr
              : res_hit_4
                  ? res_cur_4_addr
                  : res_hit_3
                      ? res_cur_3_addr
                      : res_hit_2
                          ? res_cur_2_addr
                          : res_hit_1 ? res_cur_1_addr : res_hit ? res_cur_addr : 30'h0;	// src/main/scala/rocket/PMP.scala:132:8, :180:23, :184:8
  wire [31:0] res_mask =
    res_hit_7
      ? res_cur_7_mask
      : res_hit_6
          ? res_cur_6_mask
          : res_hit_5
              ? res_cur_5_mask
              : res_hit_4
                  ? res_cur_4_mask
                  : res_hit_3
                      ? res_cur_3_mask
                      : res_hit_2
                          ? res_cur_2_mask
                          : res_hit_1 ? res_cur_1_mask : res_hit ? res_cur_mask : 32'h0;	// src/main/scala/rocket/PMP.scala:132:8, :180:23, :184:8
  wire        io_x_0 = res_cfg_x;	// src/main/scala/rocket/PMP.scala:184:8
  wire        io_w_0 = res_cfg_w;	// src/main/scala/rocket/PMP.scala:184:8
  wire        io_r_0 = res_cfg_r;	// src/main/scala/rocket/PMP.scala:184:8
  assign io_r = io_r_0;
  assign io_w = io_w_0;
  assign io_x = io_x_0;
endmodule

