Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (win64) Build 3118627 Tue Feb  9 05:14:06 MST 2021
| Date         : Mon Mar 20 03:20:20 2023
| Host         : LAPTOP-RE0QDMBU running 64-bit major release  (build 9200)
| Command      : report_methodology -file single_cycle_core_methodology_drc_routed.rpt -pb single_cycle_core_methodology_drc_routed.pb -rpx single_cycle_core_methodology_drc_routed.rpx
| Design       : single_cycle_core
| Device       : xc7a100tftg256-3
| Speed File   : -3
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 28
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 17         |
| TIMING-20 | Warning  | Non-clocked latch             | 11         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on test_probe[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on test_probe[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on test_probe[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on test_probe[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on test_probe[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on test_probe[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on test_probe[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on test_probe[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on test_probe[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on test_probe[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on test_probe[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on test_probe[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on test_probe[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on test_probe[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on test_probe[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on test_probe[9] relative to clock(s) clk
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch insn_mem/insn_out_reg[0] cannot be properly analyzed as its control pin insn_mem/insn_out_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch insn_mem/insn_out_reg[10] cannot be properly analyzed as its control pin insn_mem/insn_out_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch insn_mem/insn_out_reg[12] cannot be properly analyzed as its control pin insn_mem/insn_out_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch insn_mem/insn_out_reg[13] cannot be properly analyzed as its control pin insn_mem/insn_out_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch insn_mem/insn_out_reg[15] cannot be properly analyzed as its control pin insn_mem/insn_out_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch insn_mem/insn_out_reg[1] cannot be properly analyzed as its control pin insn_mem/insn_out_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch insn_mem/insn_out_reg[2] cannot be properly analyzed as its control pin insn_mem/insn_out_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch insn_mem/insn_out_reg[4] cannot be properly analyzed as its control pin insn_mem/insn_out_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch insn_mem/insn_out_reg[5] cannot be properly analyzed as its control pin insn_mem/insn_out_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch insn_mem/insn_out_reg[8] cannot be properly analyzed as its control pin insn_mem/insn_out_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch insn_mem/insn_out_reg[9] cannot be properly analyzed as its control pin insn_mem/insn_out_reg[9]/G is not reached by a timing clock
Related violations: <none>


