Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Dec 23 18:33:13 2025
| Host         : LAPTOP-9C9D7G8P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dino_top_timing_summary_routed.rpt -pb dino_top_timing_summary_routed.pb -rpx dino_top_timing_summary_routed.rpx -warn_on_violation
| Design       : dino_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 45 register/latch pins with no clock driven by root clock pin: B/clk1/out_clk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: display_inst/clk_divider_reg[15]/Q (HIGH)

 There are 315 register/latch pins with no clock driven by root clock pin: pclk_gen/num_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/clk_cnt_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: tone_active_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1321 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.458        0.000                      0                  456        0.132        0.000                      0                  456        4.500        0.000                       0                   333  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.458        0.000                      0                  456        0.132        0.000                      0                  456        4.500        0.000                       0                   333  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.458ns  (required time - arrival time)
  Source:                 tone_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_freq_reg[20]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 1.464ns (23.382%)  route 4.797ns (76.618%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.623     5.144    clk_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  tone_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.419     5.563 f  tone_counter_reg[4]/Q
                         net (fo=3, routed)           1.030     6.593    tone_counter_reg_n_0_[4]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.299     6.892 f  tone_freq[5]_i_11/O
                         net (fo=1, routed)           0.404     7.296    tone_freq[5]_i_11_n_0
    SLICE_X1Y11          LUT5 (Prop_lut5_I4_O)        0.124     7.420 r  tone_freq[5]_i_7/O
                         net (fo=1, routed)           0.943     8.363    tone_freq[5]_i_7_n_0
    SLICE_X1Y15          LUT4 (Prop_lut4_I3_O)        0.124     8.487 f  tone_freq[5]_i_2/O
                         net (fo=5, routed)           1.227     9.714    tone_freq[5]_i_2_n_0
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.150     9.864 r  tone_freq[20]_i_3/O
                         net (fo=7, routed)           0.667    10.530    tone_freq[20]_i_3_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I5_O)        0.348    10.878 r  tone_freq[20]_i_1/O
                         net (fo=10, routed)          0.527    11.405    tone_freq[20]_i_1_n_0
    SLICE_X1Y25          FDPE                                         r  tone_freq_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X1Y25          FDPE                                         r  tone_freq_reg[20]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y25          FDPE (Setup_fdpe_C_CE)      -0.205    14.863    tone_freq_reg[20]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                  3.458    

Slack (MET) :             3.458ns  (required time - arrival time)
  Source:                 tone_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_freq_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 1.464ns (23.382%)  route 4.797ns (76.618%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.623     5.144    clk_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  tone_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.419     5.563 f  tone_counter_reg[4]/Q
                         net (fo=3, routed)           1.030     6.593    tone_counter_reg_n_0_[4]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.299     6.892 f  tone_freq[5]_i_11/O
                         net (fo=1, routed)           0.404     7.296    tone_freq[5]_i_11_n_0
    SLICE_X1Y11          LUT5 (Prop_lut5_I4_O)        0.124     7.420 r  tone_freq[5]_i_7/O
                         net (fo=1, routed)           0.943     8.363    tone_freq[5]_i_7_n_0
    SLICE_X1Y15          LUT4 (Prop_lut4_I3_O)        0.124     8.487 f  tone_freq[5]_i_2/O
                         net (fo=5, routed)           1.227     9.714    tone_freq[5]_i_2_n_0
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.150     9.864 r  tone_freq[20]_i_3/O
                         net (fo=7, routed)           0.667    10.530    tone_freq[20]_i_3_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I5_O)        0.348    10.878 r  tone_freq[20]_i_1/O
                         net (fo=10, routed)          0.527    11.405    tone_freq[20]_i_1_n_0
    SLICE_X1Y25          FDCE                                         r  tone_freq_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  tone_freq_reg[4]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y25          FDCE (Setup_fdce_C_CE)      -0.205    14.863    tone_freq_reg[4]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                  3.458    

Slack (MET) :             3.458ns  (required time - arrival time)
  Source:                 tone_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_freq_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 1.464ns (23.382%)  route 4.797ns (76.618%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.623     5.144    clk_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  tone_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.419     5.563 f  tone_counter_reg[4]/Q
                         net (fo=3, routed)           1.030     6.593    tone_counter_reg_n_0_[4]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.299     6.892 f  tone_freq[5]_i_11/O
                         net (fo=1, routed)           0.404     7.296    tone_freq[5]_i_11_n_0
    SLICE_X1Y11          LUT5 (Prop_lut5_I4_O)        0.124     7.420 r  tone_freq[5]_i_7/O
                         net (fo=1, routed)           0.943     8.363    tone_freq[5]_i_7_n_0
    SLICE_X1Y15          LUT4 (Prop_lut4_I3_O)        0.124     8.487 f  tone_freq[5]_i_2/O
                         net (fo=5, routed)           1.227     9.714    tone_freq[5]_i_2_n_0
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.150     9.864 r  tone_freq[20]_i_3/O
                         net (fo=7, routed)           0.667    10.530    tone_freq[20]_i_3_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I5_O)        0.348    10.878 r  tone_freq[20]_i_1/O
                         net (fo=10, routed)          0.527    11.405    tone_freq[20]_i_1_n_0
    SLICE_X1Y25          FDPE                                         r  tone_freq_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X1Y25          FDPE                                         r  tone_freq_reg[7]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y25          FDPE (Setup_fdpe_C_CE)      -0.205    14.863    tone_freq_reg[7]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                  3.458    

Slack (MET) :             3.487ns  (required time - arrival time)
  Source:                 tone_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_freq_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 1.464ns (23.348%)  route 4.806ns (76.652%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.623     5.144    clk_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  tone_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.419     5.563 f  tone_counter_reg[4]/Q
                         net (fo=3, routed)           1.030     6.593    tone_counter_reg_n_0_[4]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.299     6.892 f  tone_freq[5]_i_11/O
                         net (fo=1, routed)           0.404     7.296    tone_freq[5]_i_11_n_0
    SLICE_X1Y11          LUT5 (Prop_lut5_I4_O)        0.124     7.420 r  tone_freq[5]_i_7/O
                         net (fo=1, routed)           0.943     8.363    tone_freq[5]_i_7_n_0
    SLICE_X1Y15          LUT4 (Prop_lut4_I3_O)        0.124     8.487 f  tone_freq[5]_i_2/O
                         net (fo=5, routed)           1.227     9.714    tone_freq[5]_i_2_n_0
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.150     9.864 r  tone_freq[20]_i_3/O
                         net (fo=7, routed)           0.667    10.530    tone_freq[20]_i_3_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I5_O)        0.348    10.878 r  tone_freq[20]_i_1/O
                         net (fo=10, routed)          0.536    11.415    tone_freq[20]_i_1_n_0
    SLICE_X2Y27          FDCE                                         r  tone_freq_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.505    14.846    clk_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  tone_freq_reg[1]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y27          FDCE (Setup_fdce_C_CE)      -0.169    14.902    tone_freq_reg[1]
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                         -11.415    
  -------------------------------------------------------------------
                         slack                                  3.487    

Slack (MET) :             3.487ns  (required time - arrival time)
  Source:                 tone_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_freq_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 1.464ns (23.348%)  route 4.806ns (76.652%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.623     5.144    clk_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  tone_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.419     5.563 f  tone_counter_reg[4]/Q
                         net (fo=3, routed)           1.030     6.593    tone_counter_reg_n_0_[4]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.299     6.892 f  tone_freq[5]_i_11/O
                         net (fo=1, routed)           0.404     7.296    tone_freq[5]_i_11_n_0
    SLICE_X1Y11          LUT5 (Prop_lut5_I4_O)        0.124     7.420 r  tone_freq[5]_i_7/O
                         net (fo=1, routed)           0.943     8.363    tone_freq[5]_i_7_n_0
    SLICE_X1Y15          LUT4 (Prop_lut4_I3_O)        0.124     8.487 f  tone_freq[5]_i_2/O
                         net (fo=5, routed)           1.227     9.714    tone_freq[5]_i_2_n_0
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.150     9.864 r  tone_freq[20]_i_3/O
                         net (fo=7, routed)           0.667    10.530    tone_freq[20]_i_3_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I5_O)        0.348    10.878 r  tone_freq[20]_i_1/O
                         net (fo=10, routed)          0.536    11.415    tone_freq[20]_i_1_n_0
    SLICE_X2Y27          FDCE                                         r  tone_freq_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.505    14.846    clk_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  tone_freq_reg[5]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y27          FDCE (Setup_fdce_C_CE)      -0.169    14.902    tone_freq_reg[5]
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                         -11.415    
  -------------------------------------------------------------------
                         slack                                  3.487    

Slack (MET) :             3.488ns  (required time - arrival time)
  Source:                 tone_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_freq_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 1.464ns (23.356%)  route 4.804ns (76.644%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.623     5.144    clk_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  tone_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.419     5.563 f  tone_counter_reg[4]/Q
                         net (fo=3, routed)           1.030     6.593    tone_counter_reg_n_0_[4]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.299     6.892 f  tone_freq[5]_i_11/O
                         net (fo=1, routed)           0.404     7.296    tone_freq[5]_i_11_n_0
    SLICE_X1Y11          LUT5 (Prop_lut5_I4_O)        0.124     7.420 r  tone_freq[5]_i_7/O
                         net (fo=1, routed)           0.943     8.363    tone_freq[5]_i_7_n_0
    SLICE_X1Y15          LUT4 (Prop_lut4_I3_O)        0.124     8.487 f  tone_freq[5]_i_2/O
                         net (fo=5, routed)           1.227     9.714    tone_freq[5]_i_2_n_0
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.150     9.864 r  tone_freq[20]_i_3/O
                         net (fo=7, routed)           0.667    10.530    tone_freq[20]_i_3_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I5_O)        0.348    10.878 r  tone_freq[20]_i_1/O
                         net (fo=10, routed)          0.534    11.412    tone_freq[20]_i_1_n_0
    SLICE_X2Y26          FDCE                                         r  tone_freq_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  tone_freq_reg[2]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X2Y26          FDCE (Setup_fdce_C_CE)      -0.169    14.901    tone_freq_reg[2]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                         -11.412    
  -------------------------------------------------------------------
                         slack                                  3.488    

Slack (MET) :             3.488ns  (required time - arrival time)
  Source:                 tone_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_freq_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 1.464ns (23.356%)  route 4.804ns (76.644%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.623     5.144    clk_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  tone_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.419     5.563 f  tone_counter_reg[4]/Q
                         net (fo=3, routed)           1.030     6.593    tone_counter_reg_n_0_[4]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.299     6.892 f  tone_freq[5]_i_11/O
                         net (fo=1, routed)           0.404     7.296    tone_freq[5]_i_11_n_0
    SLICE_X1Y11          LUT5 (Prop_lut5_I4_O)        0.124     7.420 r  tone_freq[5]_i_7/O
                         net (fo=1, routed)           0.943     8.363    tone_freq[5]_i_7_n_0
    SLICE_X1Y15          LUT4 (Prop_lut4_I3_O)        0.124     8.487 f  tone_freq[5]_i_2/O
                         net (fo=5, routed)           1.227     9.714    tone_freq[5]_i_2_n_0
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.150     9.864 r  tone_freq[20]_i_3/O
                         net (fo=7, routed)           0.667    10.530    tone_freq[20]_i_3_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I5_O)        0.348    10.878 r  tone_freq[20]_i_1/O
                         net (fo=10, routed)          0.534    11.412    tone_freq[20]_i_1_n_0
    SLICE_X2Y26          FDCE                                         r  tone_freq_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  tone_freq_reg[3]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X2Y26          FDCE (Setup_fdce_C_CE)      -0.169    14.901    tone_freq_reg[3]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                         -11.412    
  -------------------------------------------------------------------
                         slack                                  3.488    

Slack (MET) :             3.540ns  (required time - arrival time)
  Source:                 tone_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_freq_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 1.464ns (23.193%)  route 4.848ns (76.807%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.623     5.144    clk_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  tone_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.419     5.563 f  tone_counter_reg[4]/Q
                         net (fo=3, routed)           1.030     6.593    tone_counter_reg_n_0_[4]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.299     6.892 f  tone_freq[5]_i_11/O
                         net (fo=1, routed)           0.404     7.296    tone_freq[5]_i_11_n_0
    SLICE_X1Y11          LUT5 (Prop_lut5_I4_O)        0.124     7.420 r  tone_freq[5]_i_7/O
                         net (fo=1, routed)           0.943     8.363    tone_freq[5]_i_7_n_0
    SLICE_X1Y15          LUT4 (Prop_lut4_I3_O)        0.124     8.487 f  tone_freq[5]_i_2/O
                         net (fo=5, routed)           1.227     9.714    tone_freq[5]_i_2_n_0
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.150     9.864 r  tone_freq[20]_i_3/O
                         net (fo=7, routed)           0.851    10.714    tone_freq[20]_i_3_n_0
    SLICE_X2Y25          LUT5 (Prop_lut5_I4_O)        0.348    11.062 r  tone_freq[20]_i_2/O
                         net (fo=1, routed)           0.394    11.456    tone_freq1_out[20]
    SLICE_X1Y25          FDPE                                         r  tone_freq_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X1Y25          FDPE                                         r  tone_freq_reg[20]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y25          FDPE (Setup_fdpe_C_D)       -0.071    14.997    tone_freq_reg[20]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -11.456    
  -------------------------------------------------------------------
                         slack                                  3.540    

Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 tone_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_active_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 1.464ns (23.808%)  route 4.685ns (76.192%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.623     5.144    clk_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  tone_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.419     5.563 f  tone_counter_reg[4]/Q
                         net (fo=3, routed)           1.030     6.593    tone_counter_reg_n_0_[4]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.299     6.892 f  tone_freq[5]_i_11/O
                         net (fo=1, routed)           0.404     7.296    tone_freq[5]_i_11_n_0
    SLICE_X1Y11          LUT5 (Prop_lut5_I4_O)        0.124     7.420 r  tone_freq[5]_i_7/O
                         net (fo=1, routed)           0.943     8.363    tone_freq[5]_i_7_n_0
    SLICE_X1Y15          LUT4 (Prop_lut4_I3_O)        0.124     8.487 f  tone_freq[5]_i_2/O
                         net (fo=5, routed)           1.227     9.714    tone_freq[5]_i_2_n_0
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.150     9.864 r  tone_freq[20]_i_3/O
                         net (fo=7, routed)           0.667    10.530    tone_freq[20]_i_3_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I5_O)        0.348    10.878 r  tone_freq[20]_i_1/O
                         net (fo=10, routed)          0.415    11.294    tone_freq[20]_i_1_n_0
    SLICE_X2Y24          FDCE                                         r  tone_active_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  tone_active_reg/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y24          FDCE (Setup_fdce_C_CE)      -0.169    14.899    tone_active_reg
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -11.294    
  -------------------------------------------------------------------
                         slack                                  3.605    

Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 tone_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_freq_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 1.464ns (23.808%)  route 4.685ns (76.192%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.623     5.144    clk_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  tone_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.419     5.563 f  tone_counter_reg[4]/Q
                         net (fo=3, routed)           1.030     6.593    tone_counter_reg_n_0_[4]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.299     6.892 f  tone_freq[5]_i_11/O
                         net (fo=1, routed)           0.404     7.296    tone_freq[5]_i_11_n_0
    SLICE_X1Y11          LUT5 (Prop_lut5_I4_O)        0.124     7.420 r  tone_freq[5]_i_7/O
                         net (fo=1, routed)           0.943     8.363    tone_freq[5]_i_7_n_0
    SLICE_X1Y15          LUT4 (Prop_lut4_I3_O)        0.124     8.487 f  tone_freq[5]_i_2/O
                         net (fo=5, routed)           1.227     9.714    tone_freq[5]_i_2_n_0
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.150     9.864 r  tone_freq[20]_i_3/O
                         net (fo=7, routed)           0.667    10.530    tone_freq[20]_i_3_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I5_O)        0.348    10.878 r  tone_freq[20]_i_1/O
                         net (fo=10, routed)          0.415    11.294    tone_freq[20]_i_1_n_0
    SLICE_X2Y24          FDCE                                         r  tone_freq_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  tone_freq_reg[6]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y24          FDCE (Setup_fdce_C_CE)      -0.169    14.899    tone_freq_reg[6]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -11.294    
  -------------------------------------------------------------------
                         slack                                  3.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 kbd_decoder/key_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_down_reg[77]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.342%)  route 0.299ns (61.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.559     1.442    kbd_decoder/clk_IBUF_BUFG
    SLICE_X33Y14         FDCE                                         r  kbd_decoder/key_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  kbd_decoder/key_reg[8]/Q
                         net (fo=21, routed)          0.299     1.882    kbd_decoder/key_reg_n_0_[8]
    SLICE_X36Y15         LUT6 (Prop_lut6_I5_O)        0.045     1.927 r  kbd_decoder/key_down[77]_i_1/O
                         net (fo=1, routed)           0.000     1.927    kbd_decoder/p_0_in[77]
    SLICE_X36Y15         FDCE                                         r  kbd_decoder/key_down_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.826     1.953    kbd_decoder/clk_IBUF_BUFG
    SLICE_X36Y15         FDCE                                         r  kbd_decoder/key_down_reg[77]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X36Y15         FDCE (Hold_fdce_C_D)         0.091     1.795    kbd_decoder/key_down_reg[77]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 kbd_decoder/key_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_down_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.035%)  route 0.303ns (61.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.559     1.442    kbd_decoder/clk_IBUF_BUFG
    SLICE_X33Y14         FDCE                                         r  kbd_decoder/key_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  kbd_decoder/key_reg[8]/Q
                         net (fo=21, routed)          0.303     1.886    kbd_decoder/key_reg_n_0_[8]
    SLICE_X36Y16         LUT6 (Prop_lut6_I5_O)        0.045     1.931 r  kbd_decoder/key_down[38]_i_1/O
                         net (fo=1, routed)           0.000     1.931    kbd_decoder/p_0_in[38]
    SLICE_X36Y16         FDCE                                         r  kbd_decoder/key_down_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.825     1.952    kbd_decoder/clk_IBUF_BUFG
    SLICE_X36Y16         FDCE                                         r  kbd_decoder/key_down_reg[38]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X36Y16         FDCE (Hold_fdce_C_D)         0.092     1.795    kbd_decoder/key_down_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 kbd_decoder/key_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_down_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.945%)  route 0.304ns (62.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.559     1.442    kbd_decoder/clk_IBUF_BUFG
    SLICE_X33Y14         FDCE                                         r  kbd_decoder/key_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  kbd_decoder/key_reg[8]/Q
                         net (fo=21, routed)          0.304     1.887    kbd_decoder/key_reg_n_0_[8]
    SLICE_X36Y16         LUT6 (Prop_lut6_I5_O)        0.045     1.932 r  kbd_decoder/key_down[46]_i_1/O
                         net (fo=1, routed)           0.000     1.932    kbd_decoder/p_0_in[46]
    SLICE_X36Y16         FDCE                                         r  kbd_decoder/key_down_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.825     1.952    kbd_decoder/clk_IBUF_BUFG
    SLICE_X36Y16         FDCE                                         r  kbd_decoder/key_down_reg[46]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X36Y16         FDCE (Hold_fdce_C_D)         0.092     1.795    kbd_decoder/key_down_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 frame_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X51Y10         FDCE                                         r  frame_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  frame_count_reg[2]/Q
                         net (fo=5, routed)           0.088     1.677    frame_count[2]
    SLICE_X50Y10         LUT6 (Prop_lut6_I5_O)        0.045     1.722 r  frame_count[5]_i_2/O
                         net (fo=1, routed)           0.000     1.722    frame_count[5]_i_2_n_0
    SLICE_X50Y10         FDCE                                         r  frame_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.835     1.962    clk_IBUF_BUFG
    SLICE_X50Y10         FDCE                                         r  frame_count_reg[5]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X50Y10         FDCE (Hold_fdce_C_D)         0.121     1.581    frame_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 prev_land_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_active_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.267%)  route 0.091ns (32.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.582     1.465    clk_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  prev_land_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  prev_land_sync_reg/Q
                         net (fo=9, routed)           0.091     1.697    prev_land_sync
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.045     1.742 r  tone_active_i_1/O
                         net (fo=1, routed)           0.000     1.742    tone_active_i_1_n_0
    SLICE_X2Y24          FDCE                                         r  tone_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.850     1.977    clk_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  tone_active_reg/C
                         clock pessimism             -0.499     1.478    
    SLICE_X2Y24          FDCE (Hold_fdce_C_D)         0.120     1.598    tone_active_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 kbd_decoder/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_down_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.254ns (50.512%)  route 0.249ns (49.488%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.558     1.441    kbd_decoder/clk_IBUF_BUFG
    SLICE_X34Y14         FDCE                                         r  kbd_decoder/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDCE (Prop_fdce_C_Q)         0.164     1.605 f  kbd_decoder/key_reg[0]/Q
                         net (fo=8, routed)           0.115     1.721    kbd_decoder/key_reg_n_0_[0]
    SLICE_X35Y14         LUT3 (Prop_lut3_I2_O)        0.045     1.766 r  kbd_decoder/key_down[363]_i_2/O
                         net (fo=5, routed)           0.133     1.899    kbd_decoder/key_down[363]_i_2_n_0
    SLICE_X36Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.944 r  kbd_decoder/key_down[27]_i_1/O
                         net (fo=1, routed)           0.000     1.944    kbd_decoder/p_0_in[27]
    SLICE_X36Y14         FDCE                                         r  kbd_decoder/key_down_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.827     1.954    kbd_decoder/clk_IBUF_BUFG
    SLICE_X36Y14         FDCE                                         r  kbd_decoder/key_down_reg[27]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X36Y14         FDCE (Hold_fdce_C_D)         0.091     1.796    kbd_decoder/key_down_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/key_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.558     1.441    kbd_decoder/inst/clk_IBUF_BUFG
    SLICE_X35Y14         FDCE                                         r  kbd_decoder/inst/key_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  kbd_decoder/inst/key_in_reg[3]/Q
                         net (fo=2, routed)           0.103     1.685    kbd_decoder/inst/key_in[3]
    SLICE_X34Y14         LUT2 (Prop_lut2_I1_O)        0.045     1.730 r  kbd_decoder/inst/key[3]_i_1/O
                         net (fo=1, routed)           0.000     1.730    kbd_decoder/key0_in[3]
    SLICE_X34Y14         FDCE                                         r  kbd_decoder/key_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.826     1.953    kbd_decoder/clk_IBUF_BUFG
    SLICE_X34Y14         FDCE                                         r  kbd_decoder/key_reg[3]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X34Y14         FDCE (Hold_fdce_C_D)         0.121     1.575    kbd_decoder/key_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 kbd_decoder/key_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_down_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.166%)  route 0.343ns (64.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.559     1.442    kbd_decoder/clk_IBUF_BUFG
    SLICE_X33Y14         FDCE                                         r  kbd_decoder/key_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  kbd_decoder/key_reg[8]/Q
                         net (fo=21, routed)          0.343     1.926    kbd_decoder/key_reg_n_0_[8]
    SLICE_X36Y14         LUT6 (Prop_lut6_I5_O)        0.045     1.971 r  kbd_decoder/key_down[29]_i_1/O
                         net (fo=1, routed)           0.000     1.971    kbd_decoder/p_0_in[29]
    SLICE_X36Y14         FDCE                                         r  kbd_decoder/key_down_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.827     1.954    kbd_decoder/clk_IBUF_BUFG
    SLICE_X36Y14         FDCE                                         r  kbd_decoder/key_down_reg[29]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X36Y14         FDCE (Hold_fdce_C_D)         0.092     1.797    kbd_decoder/key_down_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/tx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.190ns (63.350%)  route 0.110ns (36.649%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.559     1.442    kbd_decoder/inst/clk_IBUF_BUFG
    SLICE_X32Y13         FDCE                                         r  kbd_decoder/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  kbd_decoder/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.110     1.693    kbd_decoder/inst/state[0]
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.049     1.742 r  kbd_decoder/inst/tx_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.742    kbd_decoder/inst/tx_data[3]_i_1_n_0
    SLICE_X33Y13         FDCE                                         r  kbd_decoder/inst/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.827     1.954    kbd_decoder/inst/clk_IBUF_BUFG
    SLICE_X33Y13         FDCE                                         r  kbd_decoder/inst/tx_data_reg[3]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X33Y13         FDCE (Hold_fdce_C_D)         0.107     1.562    kbd_decoder/inst/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/data_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/ps2_data_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.416%)  route 0.103ns (35.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.561     1.444    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X33Y11         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[3]/Q
                         net (fo=5, routed)           0.103     1.688    kbd_decoder/inst/Ps2Interface_i/data_count[3]
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.045     1.733 r  kbd_decoder/inst/Ps2Interface_i/ps2_data_s_i_1/O
                         net (fo=1, routed)           0.000     1.733    kbd_decoder/inst/Ps2Interface_i/ps2_data_s_i_1_n_0
    SLICE_X32Y11         FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.830     1.957    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X32Y11         FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/ps2_data_s_reg/C
                         clock pessimism             -0.500     1.457    
    SLICE_X32Y11         FDPE (Hold_fdpe_C_D)         0.092     1.549    kbd_decoder/inst/Ps2Interface_i/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y51   B/clk1/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y52   B/clk1/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y52   B/clk1/cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y51   B/clk1/cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y52   B/clk1/cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y51   B/clk1/cnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y51   B/clk1/cnt_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y50   B/clk1/out_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y61    B/u1/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y61    B/u1/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y62    B/u1/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y62    B/u1/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y62    B/u1/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y60    B/u1/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y60    B/u1/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y60    B/u1/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y60    B/u1/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y61    B/u1/count_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y61    B/u1/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y51   B/clk1/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y52   B/clk1/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y52   B/clk1/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y51   B/clk1/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y52   B/clk1/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y51   B/clk1/cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y51   B/clk1/cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y50   B/clk1/out_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65    B/u1/count_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65    B/u1/count_reg[21]/C



