| units: 30 tech: scmos format: MIT
n RST COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_0/a_9_8# COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_0/a_17_8# 2 4 57 75
p RST COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_3/B VDD 2 8 57 107
n COUNTER4_1/Reg4_0/D0 NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_0/a_9_8# 2 4 49 75
p COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_4/A VDD COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_3/B 2 8 69 107
p COUNTER4_1/Reg4_0/D0 VDD COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_3/B 2 8 49 107
n COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_4/A COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_0/a_17_8# COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_3/B 2 4 69 75
n CLK COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_1/a_9_8# COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_1/a_17_8# 2 4 93 75
p CLK COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_4/A VDD 2 8 93 107
n COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_3/B NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_1/a_9_8# 2 4 85 75
p COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_5/B VDD COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_4/A 2 8 105 107
p COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_3/B VDD COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_4/A 2 8 85 107
n COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_5/B COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_1/a_17_8# COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_4/A 2 4 105 75
n RST COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_2/a_9_8# COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_2/a_17_8# 2 4 129 75
p RST COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_5/B VDD 2 8 129 107
n CLK NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_2/a_9_8# 2 4 121 75
p COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_3/Y VDD COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_5/B 2 8 141 107
p CLK VDD COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_5/B 2 8 121 107
n COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_3/Y COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_2/a_17_8# COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_5/B 2 4 141 75
n COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_3/B COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_3/a_9_8# COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_3/a_17_8# 2 4 165 75
p COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_3/B COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_3/Y VDD 2 8 165 107
n COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_5/B NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_3/a_9_8# 2 4 157 75
p VDD VDD COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_3/Y 2 8 177 107
p COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_5/B VDD COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_3/Y 2 8 157 107
n VDD COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_3/a_17_8# COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_3/Y 2 4 177 75
n RST COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_4/a_9_8# COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_4/a_17_8# 2 4 201 75
p RST COUNTER4_1/Reg4_0/Q0b VDD 2 8 201 107
n COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_4/A NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_4/a_9_8# 2 4 193 75
p NOR4_0/A VDD COUNTER4_1/Reg4_0/Q0b 2 8 213 107
p COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_4/A VDD COUNTER4_1/Reg4_0/Q0b 2 8 193 107
n NOR4_0/A COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_4/a_17_8# COUNTER4_1/Reg4_0/Q0b 2 4 213 75
n COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_5/B COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_5/a_9_8# COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_5/a_17_8# 2 4 237 75
p COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_5/B NOR4_0/A VDD 2 8 237 107
n COUNTER4_1/Reg4_0/Q0b NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_5/a_9_8# 2 4 229 75
p VDD VDD NOR4_0/A 2 8 249 107
p COUNTER4_1/Reg4_0/Q0b VDD NOR4_0/A 2 8 229 107
n VDD COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_5/a_17_8# NOR4_0/A 2 4 249 75
n RST COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_0/a_9_8# COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_0/a_17_8# 2 4 57 183
p RST COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_3/B VDD 2 8 57 215
n COUNTER4_1/Reg4_0/D1 NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_0/a_9_8# 2 4 49 183
p COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_4/A VDD COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_3/B 2 8 69 215
p COUNTER4_1/Reg4_0/D1 VDD COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_3/B 2 8 49 215
n COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_4/A COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_0/a_17_8# COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_3/B 2 4 69 183
n CLK COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_1/a_9_8# COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_1/a_17_8# 2 4 93 183
p CLK COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_4/A VDD 2 8 93 215
n COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_3/B NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_1/a_9_8# 2 4 85 183
p COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_5/B VDD COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_4/A 2 8 105 215
p COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_3/B VDD COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_4/A 2 8 85 215
n COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_5/B COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_1/a_17_8# COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_4/A 2 4 105 183
n RST COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_2/a_9_8# COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_2/a_17_8# 2 4 129 183
p RST COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_5/B VDD 2 8 129 215
n CLK NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_2/a_9_8# 2 4 121 183
p COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_3/Y VDD COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_5/B 2 8 141 215
p CLK VDD COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_5/B 2 8 121 215
n COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_3/Y COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_2/a_17_8# COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_5/B 2 4 141 183
n COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_3/B COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_3/a_9_8# COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_3/a_17_8# 2 4 165 183
p COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_3/B COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_3/Y VDD 2 8 165 215
n COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_5/B NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_3/a_9_8# 2 4 157 183
p VDD VDD COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_3/Y 2 8 177 215
p COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_5/B VDD COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_3/Y 2 8 157 215
n VDD COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_3/a_17_8# COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_3/Y 2 4 177 183
n RST COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_4/a_9_8# COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_4/a_17_8# 2 4 201 183
p RST COUNTER4_1/Reg4_0/Q1b VDD 2 8 201 215
n COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_4/A NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_4/a_9_8# 2 4 193 183
p NOR4_0/B VDD COUNTER4_1/Reg4_0/Q1b 2 8 213 215
p COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_4/A VDD COUNTER4_1/Reg4_0/Q1b 2 8 193 215
n NOR4_0/B COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_4/a_17_8# COUNTER4_1/Reg4_0/Q1b 2 4 213 183
n COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_5/B COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_5/a_9_8# COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_5/a_17_8# 2 4 237 183
p COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_5/B NOR4_0/B VDD 2 8 237 215
n COUNTER4_1/Reg4_0/Q1b NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_5/a_9_8# 2 4 229 183
p VDD VDD NOR4_0/B 2 8 249 215
p COUNTER4_1/Reg4_0/Q1b VDD NOR4_0/B 2 8 229 215
n VDD COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_5/a_17_8# NOR4_0/B 2 4 249 183
n RST COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_0/a_9_8# COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_0/a_17_8# 2 4 57 291
p RST COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_3/B VDD 2 8 57 323
n COUNTER4_1/Reg4_0/D2 NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_0/a_9_8# 2 4 49 291
p COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_4/A VDD COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_3/B 2 8 69 323
p COUNTER4_1/Reg4_0/D2 VDD COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_3/B 2 8 49 323
n COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_4/A COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_0/a_17_8# COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_3/B 2 4 69 291
n CLK COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_1/a_9_8# COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_1/a_17_8# 2 4 93 291
p CLK COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_4/A VDD 2 8 93 323
n COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_3/B NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_1/a_9_8# 2 4 85 291
p COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_5/B VDD COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_4/A 2 8 105 323
p COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_3/B VDD COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_4/A 2 8 85 323
n COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_5/B COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_1/a_17_8# COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_4/A 2 4 105 291
n RST COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_2/a_9_8# COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_2/a_17_8# 2 4 129 291
p RST COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_5/B VDD 2 8 129 323
n CLK NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_2/a_9_8# 2 4 121 291
p COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_3/Y VDD COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_5/B 2 8 141 323
p CLK VDD COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_5/B 2 8 121 323
n COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_3/Y COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_2/a_17_8# COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_5/B 2 4 141 291
n COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_3/B COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_3/a_9_8# COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_3/a_17_8# 2 4 165 291
p COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_3/B COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_3/Y VDD 2 8 165 323
n COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_5/B NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_3/a_9_8# 2 4 157 291
p VDD VDD COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_3/Y 2 8 177 323
p COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_5/B VDD COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_3/Y 2 8 157 323
n VDD COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_3/a_17_8# COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_3/Y 2 4 177 291
n RST COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_4/a_9_8# COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_4/a_17_8# 2 4 201 291
p RST COUNTER4_1/Reg4_0/Q2b VDD 2 8 201 323
n COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_4/A NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_4/a_9_8# 2 4 193 291
p NOR4_0/C VDD COUNTER4_1/Reg4_0/Q2b 2 8 213 323
p COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_4/A VDD COUNTER4_1/Reg4_0/Q2b 2 8 193 323
n NOR4_0/C COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_4/a_17_8# COUNTER4_1/Reg4_0/Q2b 2 4 213 291
n COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_5/B COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_5/a_9_8# COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_5/a_17_8# 2 4 237 291
p COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_5/B NOR4_0/C VDD 2 8 237 323
n COUNTER4_1/Reg4_0/Q2b NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_5/a_9_8# 2 4 229 291
p VDD VDD NOR4_0/C 2 8 249 323
p COUNTER4_1/Reg4_0/Q2b VDD NOR4_0/C 2 8 229 323
n VDD COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_5/a_17_8# NOR4_0/C 2 4 249 291
n RST COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_0/a_9_8# COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_0/a_17_8# 2 4 57 399
p RST COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_3/B VDD 2 8 57 431
n COUNTER4_1/Reg4_0/D3 NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_0/a_9_8# 2 4 49 399
p COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_4/A VDD COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_3/B 2 8 69 431
p COUNTER4_1/Reg4_0/D3 VDD COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_3/B 2 8 49 431
n COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_4/A COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_0/a_17_8# COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_3/B 2 4 69 399
n CLK COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_1/a_9_8# COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_1/a_17_8# 2 4 93 399
p CLK COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_4/A VDD 2 8 93 431
n COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_3/B NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_1/a_9_8# 2 4 85 399
p COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_5/B VDD COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_4/A 2 8 105 431
p COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_3/B VDD COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_4/A 2 8 85 431
n COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_5/B COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_1/a_17_8# COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_4/A 2 4 105 399
n RST COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_2/a_9_8# COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_2/a_17_8# 2 4 129 399
p RST COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_5/B VDD 2 8 129 431
n CLK NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_2/a_9_8# 2 4 121 399
p COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_3/Y VDD COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_5/B 2 8 141 431
p CLK VDD COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_5/B 2 8 121 431
n COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_3/Y COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_2/a_17_8# COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_5/B 2 4 141 399
n COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_3/B COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_3/a_9_8# COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_3/a_17_8# 2 4 165 399
p COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_3/B COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_3/Y VDD 2 8 165 431
n COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_5/B NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_3/a_9_8# 2 4 157 399
p VDD VDD COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_3/Y 2 8 177 431
p COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_5/B VDD COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_3/Y 2 8 157 431
n VDD COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_3/a_17_8# COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_3/Y 2 4 177 399
n RST COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_4/a_9_8# COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_4/a_17_8# 2 4 201 399
p RST COUNTER4_1/Reg4_0/Q3b VDD 2 8 201 431
n COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_4/A NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_4/a_9_8# 2 4 193 399
p NOR4_0/D VDD COUNTER4_1/Reg4_0/Q3b 2 8 213 431
p COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_4/A VDD COUNTER4_1/Reg4_0/Q3b 2 8 193 431
n NOR4_0/D COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_4/a_17_8# COUNTER4_1/Reg4_0/Q3b 2 4 213 399
n COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_5/B COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_5/a_9_8# COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_5/a_17_8# 2 4 237 399
p COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_5/B NOR4_0/D VDD 2 8 237 431
n COUNTER4_1/Reg4_0/Q3b NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_5/a_9_8# 2 4 229 399
p VDD VDD NOR4_0/D 2 8 249 431
p COUNTER4_1/Reg4_0/Q3b VDD NOR4_0/D 2 8 229 431
n VDD COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_5/a_17_8# NOR4_0/D 2 4 249 399
n NOR4_0/VSS NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_1/C 2 4 494 67
p NOR4_0/VSS VDD COUNTER4_1/8BitAdder_0/FullAdder_1/C 2 8 494 99
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_8# NOR4_0/VSS 2 4 365 67
n NOR8_0/H NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_8# 2 4 421 67
p NOR4_0/VSS COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_44# COUNTER4_1/8BitAdder_0/FullAdder_0/INV_0/A 2 4 429 103
p VDD COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_44# VDD 2 4 349 103
p VDD NOR4_0/VSS COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_41_44# 2 4 381 103
p NOR4_0/A COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_44# VDD 2 4 413 103
n VDD NOR4_0/VSS COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_41_8# 2 4 381 67
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_44# NOR4_0/VSS 2 4 365 103
p VDD COUNTER4_1/8BitAdder_0/FullAdder_0/INV_0/A COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_108_44# 2 4 448 103
p NOR4_0/A COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_41_44# VDD 2 4 389 103
p NOR4_0/A COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_108_44# COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_115_44# 2 4 455 103
n NOR4_0/A NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_8# 2 4 357 67
n NOR4_0/A COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_8# NOR8_0/H 2 4 413 67
n VDD COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_8# NOR8_0/H 2 4 349 67
n NOR4_0/VSS COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_8# COUNTER4_1/8BitAdder_0/FullAdder_0/INV_0/A 2 4 429 67
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_115_8# NOR8_0/H 2 4 462 67
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_115_44# VDD 2 4 462 103
n NOR4_0/A COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_41_8# NOR8_0/H 2 4 389 67
n NOR4_0/A COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_108_8# COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_115_8# 2 4 455 67
p NOR8_0/H VDD COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_44# 2 4 421 103
p VDD VDD COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_44# 2 4 405 103
n VDD NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_8# 2 4 405 67
p NOR4_0/A VDD COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_44# 2 4 357 103
n VDD COUNTER4_1/8BitAdder_0/FullAdder_0/INV_0/A COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_108_8# 2 4 448 67
n COUNTER4_1/8BitAdder_0/FullAdder_0/INV_0/A NOR8_0/H COUNTER4_1/Reg4_0/D0 2 4 478 67
p COUNTER4_1/8BitAdder_0/FullAdder_0/INV_0/A VDD COUNTER4_1/Reg4_0/D0 2 8 478 99
n COUNTER4_1/8BitAdder_0/FullAdder_1/INV_1/A NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_2/C 2 4 494 159
p COUNTER4_1/8BitAdder_0/FullAdder_1/INV_1/A VDD COUNTER4_1/8BitAdder_0/FullAdder_2/C 2 8 494 191
n COUNTER4_1/8BitAdder_0/FullAdder_1/C COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_8# COUNTER4_1/8BitAdder_0/FullAdder_1/INV_1/A 2 4 365 159
n COUNTER4_1/8BitAdder_0/FullAdder_1/C NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_8# 2 4 421 159
p COUNTER4_1/8BitAdder_0/FullAdder_1/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_44# COUNTER4_1/8BitAdder_0/FullAdder_1/INV_0/A 2 4 429 195
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_44# VDD 2 4 349 195
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_1/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_41_44# 2 4 381 195
p NOR4_0/B COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_44# VDD 2 4 413 195
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_1/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_41_8# 2 4 381 159
p COUNTER4_1/8BitAdder_0/FullAdder_1/C COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_44# COUNTER4_1/8BitAdder_0/FullAdder_1/INV_1/A 2 4 365 195
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_1/INV_0/A COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_108_44# 2 4 448 195
p NOR4_0/B COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_41_44# VDD 2 4 389 195
p NOR4_0/B COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_108_44# COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_115_44# 2 4 455 195
n NOR4_0/B NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_8# 2 4 357 159
n NOR4_0/B COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_8# NOR8_0/H 2 4 413 159
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_8# NOR8_0/H 2 4 349 159
n COUNTER4_1/8BitAdder_0/FullAdder_1/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_8# COUNTER4_1/8BitAdder_0/FullAdder_1/INV_0/A 2 4 429 159
n COUNTER4_1/8BitAdder_0/FullAdder_1/C COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_115_8# NOR8_0/H 2 4 462 159
p COUNTER4_1/8BitAdder_0/FullAdder_1/C COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_115_44# VDD 2 4 462 195
n NOR4_0/B COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_41_8# NOR8_0/H 2 4 389 159
n NOR4_0/B COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_108_8# COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_115_8# 2 4 455 159
p COUNTER4_1/8BitAdder_0/FullAdder_1/C VDD COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_44# 2 4 421 195
p NOR8_0/H VDD COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_44# 2 4 405 195
n NOR8_0/H NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_8# 2 4 405 159
p NOR4_0/B VDD COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_44# 2 4 357 195
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_1/INV_0/A COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_108_8# 2 4 448 159
n COUNTER4_1/8BitAdder_0/FullAdder_1/INV_0/A NOR8_0/H COUNTER4_1/Reg4_0/D1 2 4 478 159
p COUNTER4_1/8BitAdder_0/FullAdder_1/INV_0/A VDD COUNTER4_1/Reg4_0/D1 2 8 478 191
n COUNTER4_1/8BitAdder_0/FullAdder_2/INV_1/A NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_3/C 2 4 494 251
p COUNTER4_1/8BitAdder_0/FullAdder_2/INV_1/A VDD COUNTER4_1/8BitAdder_0/FullAdder_3/C 2 8 494 283
n COUNTER4_1/8BitAdder_0/FullAdder_2/C COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_8# COUNTER4_1/8BitAdder_0/FullAdder_2/INV_1/A 2 4 365 251
n COUNTER4_1/8BitAdder_0/FullAdder_2/C NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_8# 2 4 421 251
p COUNTER4_1/8BitAdder_0/FullAdder_2/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_44# COUNTER4_1/8BitAdder_0/FullAdder_2/INV_0/A 2 4 429 287
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_44# VDD 2 4 349 287
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_2/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_41_44# 2 4 381 287
p NOR4_0/C COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_44# VDD 2 4 413 287
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_2/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_41_8# 2 4 381 251
p COUNTER4_1/8BitAdder_0/FullAdder_2/C COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_44# COUNTER4_1/8BitAdder_0/FullAdder_2/INV_1/A 2 4 365 287
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_2/INV_0/A COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_108_44# 2 4 448 287
p NOR4_0/C COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_41_44# VDD 2 4 389 287
p NOR4_0/C COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_108_44# COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_115_44# 2 4 455 287
n NOR4_0/C NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_8# 2 4 357 251
n NOR4_0/C COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_8# NOR8_0/H 2 4 413 251
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_8# NOR8_0/H 2 4 349 251
n COUNTER4_1/8BitAdder_0/FullAdder_2/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_8# COUNTER4_1/8BitAdder_0/FullAdder_2/INV_0/A 2 4 429 251
n COUNTER4_1/8BitAdder_0/FullAdder_2/C COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_115_8# NOR8_0/H 2 4 462 251
p COUNTER4_1/8BitAdder_0/FullAdder_2/C COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_115_44# VDD 2 4 462 287
n NOR4_0/C COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_41_8# NOR8_0/H 2 4 389 251
n NOR4_0/C COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_108_8# COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_115_8# 2 4 455 251
p COUNTER4_1/8BitAdder_0/FullAdder_2/C VDD COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_44# 2 4 421 287
p NOR8_0/H VDD COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_44# 2 4 405 287
n NOR8_0/H NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_8# 2 4 405 251
p NOR4_0/C VDD COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_44# 2 4 357 287
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_2/INV_0/A COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_108_8# 2 4 448 251
n COUNTER4_1/8BitAdder_0/FullAdder_2/INV_0/A NOR8_0/H COUNTER4_1/Reg4_0/D2 2 4 478 251
p COUNTER4_1/8BitAdder_0/FullAdder_2/INV_0/A VDD COUNTER4_1/Reg4_0/D2 2 8 478 283
n COUNTER4_1/8BitAdder_0/FullAdder_3/INV_1/A NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_4/C 2 4 494 343
p COUNTER4_1/8BitAdder_0/FullAdder_3/INV_1/A VDD COUNTER4_1/8BitAdder_0/FullAdder_4/C 2 8 494 375
n COUNTER4_1/8BitAdder_0/FullAdder_3/C COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_8# COUNTER4_1/8BitAdder_0/FullAdder_3/INV_1/A 2 4 365 343
n COUNTER4_1/8BitAdder_0/FullAdder_3/C NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_8# 2 4 421 343
p COUNTER4_1/8BitAdder_0/FullAdder_3/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_44# COUNTER4_1/8BitAdder_0/FullAdder_3/INV_0/A 2 4 429 379
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_44# VDD 2 4 349 379
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_3/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_41_44# 2 4 381 379
p NOR4_0/D COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_44# VDD 2 4 413 379
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_3/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_41_8# 2 4 381 343
p COUNTER4_1/8BitAdder_0/FullAdder_3/C COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_44# COUNTER4_1/8BitAdder_0/FullAdder_3/INV_1/A 2 4 365 379
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_3/INV_0/A COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_108_44# 2 4 448 379
p NOR4_0/D COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_41_44# VDD 2 4 389 379
p NOR4_0/D COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_108_44# COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_115_44# 2 4 455 379
n NOR4_0/D NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_8# 2 4 357 343
n NOR4_0/D COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_8# NOR8_0/H 2 4 413 343
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_8# NOR8_0/H 2 4 349 343
n COUNTER4_1/8BitAdder_0/FullAdder_3/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_8# COUNTER4_1/8BitAdder_0/FullAdder_3/INV_0/A 2 4 429 343
n COUNTER4_1/8BitAdder_0/FullAdder_3/C COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_115_8# NOR8_0/H 2 4 462 343
p COUNTER4_1/8BitAdder_0/FullAdder_3/C COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_115_44# VDD 2 4 462 379
n NOR4_0/D COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_41_8# NOR8_0/H 2 4 389 343
n NOR4_0/D COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_108_8# COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_115_8# 2 4 455 343
p COUNTER4_1/8BitAdder_0/FullAdder_3/C VDD COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_44# 2 4 421 379
p NOR8_0/H VDD COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_44# 2 4 405 379
n NOR8_0/H NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_8# 2 4 405 343
p NOR4_0/D VDD COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_44# 2 4 357 379
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_3/INV_0/A COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_108_8# 2 4 448 343
n COUNTER4_1/8BitAdder_0/FullAdder_3/INV_0/A NOR8_0/H COUNTER4_1/Reg4_0/D3 2 4 478 343
p COUNTER4_1/8BitAdder_0/FullAdder_3/INV_0/A VDD COUNTER4_1/Reg4_0/D3 2 8 478 375
n COUNTER4_1/8BitAdder_0/FullAdder_4/INV_1/A NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_5/C 2 4 494 435
p COUNTER4_1/8BitAdder_0/FullAdder_4/INV_1/A VDD COUNTER4_1/8BitAdder_0/FullAdder_5/C 2 8 494 467
n COUNTER4_1/8BitAdder_0/FullAdder_4/C COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_8# COUNTER4_1/8BitAdder_0/FullAdder_4/INV_1/A 2 4 365 435
n COUNTER4_1/8BitAdder_0/FullAdder_4/C NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_8# 2 4 421 435
p COUNTER4_1/8BitAdder_0/FullAdder_4/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_44# COUNTER4_1/8BitAdder_0/FullAdder_4/INV_0/A 2 4 429 471
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_44# VDD 2 4 349 471
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_4/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_41_44# 2 4 381 471
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_44# VDD 2 4 413 471
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_4/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_41_8# 2 4 381 435
p COUNTER4_1/8BitAdder_0/FullAdder_4/C COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_44# COUNTER4_1/8BitAdder_0/FullAdder_4/INV_1/A 2 4 365 471
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_4/INV_0/A COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_108_44# 2 4 448 471
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_41_44# VDD 2 4 389 471
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_108_44# COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_115_44# 2 4 455 471
n NOR8_0/H NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_8# 2 4 357 435
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_8# NOR8_0/H 2 4 413 435
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_8# NOR8_0/H 2 4 349 435
n COUNTER4_1/8BitAdder_0/FullAdder_4/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_8# COUNTER4_1/8BitAdder_0/FullAdder_4/INV_0/A 2 4 429 435
n COUNTER4_1/8BitAdder_0/FullAdder_4/C COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_115_8# NOR8_0/H 2 4 462 435
p COUNTER4_1/8BitAdder_0/FullAdder_4/C COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_115_44# VDD 2 4 462 471
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_41_8# NOR8_0/H 2 4 389 435
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_108_8# COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_115_8# 2 4 455 435
p COUNTER4_1/8BitAdder_0/FullAdder_4/C VDD COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_44# 2 4 421 471
p NOR8_0/H VDD COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_44# 2 4 405 471
n NOR8_0/H NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_8# 2 4 405 435
p NOR8_0/H VDD COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_44# 2 4 357 471
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_4/INV_0/A COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_108_8# 2 4 448 435
n COUNTER4_1/8BitAdder_0/FullAdder_4/INV_0/A NOR8_0/H COUNTER4_1/8BitAdder_0/S4 2 4 478 435
p COUNTER4_1/8BitAdder_0/FullAdder_4/INV_0/A VDD COUNTER4_1/8BitAdder_0/S4 2 8 478 467
n COUNTER4_1/8BitAdder_0/FullAdder_5/INV_1/A NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_6/C 2 4 494 527
p COUNTER4_1/8BitAdder_0/FullAdder_5/INV_1/A VDD COUNTER4_1/8BitAdder_0/FullAdder_6/C 2 8 494 559
n COUNTER4_1/8BitAdder_0/FullAdder_5/C COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_8# COUNTER4_1/8BitAdder_0/FullAdder_5/INV_1/A 2 4 365 527
n COUNTER4_1/8BitAdder_0/FullAdder_5/C NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_8# 2 4 421 527
p COUNTER4_1/8BitAdder_0/FullAdder_5/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_44# COUNTER4_1/8BitAdder_0/FullAdder_5/INV_0/A 2 4 429 563
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_44# VDD 2 4 349 563
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_5/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_41_44# 2 4 381 563
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_44# VDD 2 4 413 563
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_5/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_41_8# 2 4 381 527
p COUNTER4_1/8BitAdder_0/FullAdder_5/C COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_44# COUNTER4_1/8BitAdder_0/FullAdder_5/INV_1/A 2 4 365 563
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_5/INV_0/A COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_108_44# 2 4 448 563
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_41_44# VDD 2 4 389 563
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_108_44# COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_115_44# 2 4 455 563
n NOR8_0/H NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_8# 2 4 357 527
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_8# NOR8_0/H 2 4 413 527
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_8# NOR8_0/H 2 4 349 527
n COUNTER4_1/8BitAdder_0/FullAdder_5/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_8# COUNTER4_1/8BitAdder_0/FullAdder_5/INV_0/A 2 4 429 527
n COUNTER4_1/8BitAdder_0/FullAdder_5/C COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_115_8# NOR8_0/H 2 4 462 527
p COUNTER4_1/8BitAdder_0/FullAdder_5/C COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_115_44# VDD 2 4 462 563
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_41_8# NOR8_0/H 2 4 389 527
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_108_8# COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_115_8# 2 4 455 527
p COUNTER4_1/8BitAdder_0/FullAdder_5/C VDD COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_44# 2 4 421 563
p NOR8_0/H VDD COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_44# 2 4 405 563
n NOR8_0/H NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_8# 2 4 405 527
p NOR8_0/H VDD COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_44# 2 4 357 563
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_5/INV_0/A COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_108_8# 2 4 448 527
n COUNTER4_1/8BitAdder_0/FullAdder_5/INV_0/A NOR8_0/H COUNTER4_1/8BitAdder_0/S5 2 4 478 527
p COUNTER4_1/8BitAdder_0/FullAdder_5/INV_0/A VDD COUNTER4_1/8BitAdder_0/S5 2 8 478 559
n COUNTER4_1/8BitAdder_0/FullAdder_6/INV_1/A NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_7/C 2 4 494 619
p COUNTER4_1/8BitAdder_0/FullAdder_6/INV_1/A VDD COUNTER4_1/8BitAdder_0/FullAdder_7/C 2 8 494 651
n COUNTER4_1/8BitAdder_0/FullAdder_6/C COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_8# COUNTER4_1/8BitAdder_0/FullAdder_6/INV_1/A 2 4 365 619
n COUNTER4_1/8BitAdder_0/FullAdder_6/C NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_8# 2 4 421 619
p COUNTER4_1/8BitAdder_0/FullAdder_6/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_44# COUNTER4_1/8BitAdder_0/FullAdder_6/INV_0/A 2 4 429 655
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_44# VDD 2 4 349 655
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_6/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_41_44# 2 4 381 655
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_44# VDD 2 4 413 655
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_6/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_41_8# 2 4 381 619
p COUNTER4_1/8BitAdder_0/FullAdder_6/C COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_44# COUNTER4_1/8BitAdder_0/FullAdder_6/INV_1/A 2 4 365 655
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_6/INV_0/A COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_108_44# 2 4 448 655
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_41_44# VDD 2 4 389 655
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_108_44# COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_115_44# 2 4 455 655
n NOR8_0/H NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_8# 2 4 357 619
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_8# NOR8_0/H 2 4 413 619
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_8# NOR8_0/H 2 4 349 619
n COUNTER4_1/8BitAdder_0/FullAdder_6/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_8# COUNTER4_1/8BitAdder_0/FullAdder_6/INV_0/A 2 4 429 619
n COUNTER4_1/8BitAdder_0/FullAdder_6/C COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_115_8# NOR8_0/H 2 4 462 619
p COUNTER4_1/8BitAdder_0/FullAdder_6/C COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_115_44# VDD 2 4 462 655
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_41_8# NOR8_0/H 2 4 389 619
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_108_8# COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_115_8# 2 4 455 619
p COUNTER4_1/8BitAdder_0/FullAdder_6/C VDD COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_44# 2 4 421 655
p NOR8_0/H VDD COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_44# 2 4 405 655
n NOR8_0/H NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_8# 2 4 405 619
p NOR8_0/H VDD COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_44# 2 4 357 655
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_6/INV_0/A COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_108_8# 2 4 448 619
n COUNTER4_1/8BitAdder_0/FullAdder_6/INV_0/A NOR8_0/H COUNTER4_1/8BitAdder_0/S6 2 4 478 619
p COUNTER4_1/8BitAdder_0/FullAdder_6/INV_0/A VDD COUNTER4_1/8BitAdder_0/S6 2 8 478 651
n COUNTER4_1/8BitAdder_0/FullAdder_7/INV_1/A NOR8_0/H COUNTER4_1/8BitAdder_0/Cout 2 4 494 711
p COUNTER4_1/8BitAdder_0/FullAdder_7/INV_1/A VDD COUNTER4_1/8BitAdder_0/Cout 2 8 494 743
n COUNTER4_1/8BitAdder_0/FullAdder_7/C COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_8# COUNTER4_1/8BitAdder_0/FullAdder_7/INV_1/A 2 4 365 711
n COUNTER4_1/8BitAdder_0/FullAdder_7/C NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_8# 2 4 421 711
p COUNTER4_1/8BitAdder_0/FullAdder_7/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_44# COUNTER4_1/8BitAdder_0/FullAdder_7/INV_0/A 2 4 429 747
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_44# VDD 2 4 349 747
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_7/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_41_44# 2 4 381 747
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_44# VDD 2 4 413 747
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_7/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_41_8# 2 4 381 711
p COUNTER4_1/8BitAdder_0/FullAdder_7/C COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_44# COUNTER4_1/8BitAdder_0/FullAdder_7/INV_1/A 2 4 365 747
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_7/INV_0/A COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_108_44# 2 4 448 747
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_41_44# VDD 2 4 389 747
p NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_108_44# COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_115_44# 2 4 455 747
n NOR8_0/H NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_8# 2 4 357 711
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_8# NOR8_0/H 2 4 413 711
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_8# NOR8_0/H 2 4 349 711
n COUNTER4_1/8BitAdder_0/FullAdder_7/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_8# COUNTER4_1/8BitAdder_0/FullAdder_7/INV_0/A 2 4 429 711
n COUNTER4_1/8BitAdder_0/FullAdder_7/C COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_115_8# NOR8_0/H 2 4 462 711
p COUNTER4_1/8BitAdder_0/FullAdder_7/C COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_115_44# VDD 2 4 462 747
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_41_8# NOR8_0/H 2 4 389 711
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_108_8# COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_115_8# 2 4 455 711
p COUNTER4_1/8BitAdder_0/FullAdder_7/C VDD COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_44# 2 4 421 747
p NOR8_0/H VDD COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_44# 2 4 405 747
n NOR8_0/H NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_8# 2 4 405 711
p NOR8_0/H VDD COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_44# 2 4 357 747
n NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_7/INV_0/A COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_108_8# 2 4 448 711
n COUNTER4_1/8BitAdder_0/FullAdder_7/INV_0/A NOR8_0/H COUNTER4_1/8BitAdder_0/S7 2 4 478 711
p COUNTER4_1/8BitAdder_0/FullAdder_7/INV_0/A VDD COUNTER4_1/8BitAdder_0/S7 2 8 478 743
n RST DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_0/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_0/a_17_8# 2 4 1389 147
p RST DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_3/B VDD 2 8 1389 179
n A0 NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_0/a_9_8# 2 4 1381 147
p DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_4/A VDD DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_3/B 2 8 1401 179
p A0 VDD DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_3/B 2 8 1381 179
n DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_0/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_3/B 2 4 1401 147
n NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_1/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_1/a_17_8# 2 4 1425 147
p NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_4/A VDD 2 8 1425 179
n DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_3/B NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_1/a_9_8# 2 4 1417 147
p DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_5/B VDD DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_4/A 2 8 1437 179
p DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_3/B VDD DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_4/A 2 8 1417 179
n DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_1/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_4/A 2 4 1437 147
n RST DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_2/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_2/a_17_8# 2 4 1461 147
p RST DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_5/B VDD 2 8 1461 179
n NOR8_0/Y NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_2/a_9_8# 2 4 1453 147
p DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_3/Y VDD DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_5/B 2 8 1473 179
p NOR8_0/Y VDD DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_5/B 2 8 1453 179
n DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_3/Y DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_2/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_5/B 2 4 1473 147
n DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_3/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_3/a_17_8# 2 4 1497 147
p DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_3/Y VDD 2 8 1497 179
n DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_5/B NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_3/a_9_8# 2 4 1489 147
p VDD VDD DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_3/Y 2 8 1509 179
p DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_5/B VDD DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_3/Y 2 8 1489 179
n VDD DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_3/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_3/Y 2 4 1509 147
n RST DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_4/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_4/a_17_8# 2 4 1533 147
p RST DELTAX_0/Reg8_0/Q0b VDD 2 8 1533 179
n DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_4/A NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_4/a_9_8# 2 4 1525 147
p DELTAX_0/X0 VDD DELTAX_0/Reg8_0/Q0b 2 8 1545 179
p DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_4/A VDD DELTAX_0/Reg8_0/Q0b 2 8 1525 179
n DELTAX_0/X0 DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_4/a_17_8# DELTAX_0/Reg8_0/Q0b 2 4 1545 147
n DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_5/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_5/a_17_8# 2 4 1569 147
p DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_5/B DELTAX_0/X0 VDD 2 8 1569 179
n DELTAX_0/Reg8_0/Q0b NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_5/a_9_8# 2 4 1561 147
p VDD VDD DELTAX_0/X0 2 8 1581 179
p DELTAX_0/Reg8_0/Q0b VDD DELTAX_0/X0 2 8 1561 179
n VDD DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_5/a_17_8# DELTAX_0/X0 2 4 1581 147
n RST DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_0/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_0/a_17_8# 2 4 1389 255
p RST DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_3/B VDD 2 8 1389 287
n A1 NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_0/a_9_8# 2 4 1381 255
p DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_4/A VDD DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_3/B 2 8 1401 287
p A1 VDD DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_3/B 2 8 1381 287
n DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_0/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_3/B 2 4 1401 255
n NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_1/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_1/a_17_8# 2 4 1425 255
p NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_4/A VDD 2 8 1425 287
n DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_3/B NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_1/a_9_8# 2 4 1417 255
p DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_5/B VDD DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_4/A 2 8 1437 287
p DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_3/B VDD DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_4/A 2 8 1417 287
n DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_1/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_4/A 2 4 1437 255
n RST DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_2/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_2/a_17_8# 2 4 1461 255
p RST DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_5/B VDD 2 8 1461 287
n NOR8_0/Y NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_2/a_9_8# 2 4 1453 255
p DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_3/Y VDD DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_5/B 2 8 1473 287
p NOR8_0/Y VDD DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_5/B 2 8 1453 287
n DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_3/Y DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_2/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_5/B 2 4 1473 255
n DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_3/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_3/a_17_8# 2 4 1497 255
p DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_3/Y VDD 2 8 1497 287
n DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_5/B NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_3/a_9_8# 2 4 1489 255
p VDD VDD DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_3/Y 2 8 1509 287
p DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_5/B VDD DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_3/Y 2 8 1489 287
n VDD DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_3/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_3/Y 2 4 1509 255
n RST DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_4/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_4/a_17_8# 2 4 1533 255
p RST DELTAX_0/Reg8_0/Q1b VDD 2 8 1533 287
n DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_4/A NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_4/a_9_8# 2 4 1525 255
p DELTAX_0/X1 VDD DELTAX_0/Reg8_0/Q1b 2 8 1545 287
p DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_4/A VDD DELTAX_0/Reg8_0/Q1b 2 8 1525 287
n DELTAX_0/X1 DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_4/a_17_8# DELTAX_0/Reg8_0/Q1b 2 4 1545 255
n DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_5/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_5/a_17_8# 2 4 1569 255
p DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_5/B DELTAX_0/X1 VDD 2 8 1569 287
n DELTAX_0/Reg8_0/Q1b NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_5/a_9_8# 2 4 1561 255
p VDD VDD DELTAX_0/X1 2 8 1581 287
p DELTAX_0/Reg8_0/Q1b VDD DELTAX_0/X1 2 8 1561 287
n VDD DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_5/a_17_8# DELTAX_0/X1 2 4 1581 255
n RST DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_0/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_0/a_17_8# 2 4 1389 363
p RST DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_3/B VDD 2 8 1389 395
n A2 NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_0/a_9_8# 2 4 1381 363
p DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_4/A VDD DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_3/B 2 8 1401 395
p A2 VDD DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_3/B 2 8 1381 395
n DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_0/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_3/B 2 4 1401 363
n NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_1/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_1/a_17_8# 2 4 1425 363
p NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_4/A VDD 2 8 1425 395
n DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_3/B NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_1/a_9_8# 2 4 1417 363
p DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_5/B VDD DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_4/A 2 8 1437 395
p DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_3/B VDD DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_4/A 2 8 1417 395
n DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_1/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_4/A 2 4 1437 363
n RST DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_2/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_2/a_17_8# 2 4 1461 363
p RST DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_5/B VDD 2 8 1461 395
n NOR8_0/Y NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_2/a_9_8# 2 4 1453 363
p DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_3/Y VDD DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_5/B 2 8 1473 395
p NOR8_0/Y VDD DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_5/B 2 8 1453 395
n DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_3/Y DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_2/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_5/B 2 4 1473 363
n DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_3/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_3/a_17_8# 2 4 1497 363
p DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_3/Y VDD 2 8 1497 395
n DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_5/B NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_3/a_9_8# 2 4 1489 363
p VDD VDD DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_3/Y 2 8 1509 395
p DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_5/B VDD DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_3/Y 2 8 1489 395
n VDD DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_3/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_3/Y 2 4 1509 363
n RST DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_4/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_4/a_17_8# 2 4 1533 363
p RST DELTAX_0/Reg8_0/Q2b VDD 2 8 1533 395
n DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_4/A NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_4/a_9_8# 2 4 1525 363
p DELTAX_0/X2 VDD DELTAX_0/Reg8_0/Q2b 2 8 1545 395
p DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_4/A VDD DELTAX_0/Reg8_0/Q2b 2 8 1525 395
n DELTAX_0/X2 DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_4/a_17_8# DELTAX_0/Reg8_0/Q2b 2 4 1545 363
n DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_5/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_5/a_17_8# 2 4 1569 363
p DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_5/B DELTAX_0/X2 VDD 2 8 1569 395
n DELTAX_0/Reg8_0/Q2b NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_5/a_9_8# 2 4 1561 363
p VDD VDD DELTAX_0/X2 2 8 1581 395
p DELTAX_0/Reg8_0/Q2b VDD DELTAX_0/X2 2 8 1561 395
n VDD DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_5/a_17_8# DELTAX_0/X2 2 4 1581 363
n RST DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_0/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_0/a_17_8# 2 4 1389 471
p RST DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_3/B VDD 2 8 1389 503
n A3 NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_0/a_9_8# 2 4 1381 471
p DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_4/A VDD DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_3/B 2 8 1401 503
p A3 VDD DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_3/B 2 8 1381 503
n DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_0/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_3/B 2 4 1401 471
n NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_1/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_1/a_17_8# 2 4 1425 471
p NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_4/A VDD 2 8 1425 503
n DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_3/B NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_1/a_9_8# 2 4 1417 471
p DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_5/B VDD DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_4/A 2 8 1437 503
p DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_3/B VDD DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_4/A 2 8 1417 503
n DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_1/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_4/A 2 4 1437 471
n RST DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_2/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_2/a_17_8# 2 4 1461 471
p RST DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_5/B VDD 2 8 1461 503
n NOR8_0/Y NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_2/a_9_8# 2 4 1453 471
p DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_3/Y VDD DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_5/B 2 8 1473 503
p NOR8_0/Y VDD DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_5/B 2 8 1453 503
n DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_3/Y DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_2/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_5/B 2 4 1473 471
n DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_3/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_3/a_17_8# 2 4 1497 471
p DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_3/Y VDD 2 8 1497 503
n DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_5/B NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_3/a_9_8# 2 4 1489 471
p VDD VDD DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_3/Y 2 8 1509 503
p DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_5/B VDD DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_3/Y 2 8 1489 503
n VDD DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_3/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_3/Y 2 4 1509 471
n RST DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_4/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_4/a_17_8# 2 4 1533 471
p RST DELTAX_0/Reg8_0/Q3b VDD 2 8 1533 503
n DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_4/A NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_4/a_9_8# 2 4 1525 471
p DELTAX_0/X3 VDD DELTAX_0/Reg8_0/Q3b 2 8 1545 503
p DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_4/A VDD DELTAX_0/Reg8_0/Q3b 2 8 1525 503
n DELTAX_0/X3 DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_4/a_17_8# DELTAX_0/Reg8_0/Q3b 2 4 1545 471
n DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_5/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_5/a_17_8# 2 4 1569 471
p DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_5/B DELTAX_0/X3 VDD 2 8 1569 503
n DELTAX_0/Reg8_0/Q3b NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_5/a_9_8# 2 4 1561 471
p VDD VDD DELTAX_0/X3 2 8 1581 503
p DELTAX_0/Reg8_0/Q3b VDD DELTAX_0/X3 2 8 1561 503
n VDD DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_5/a_17_8# DELTAX_0/X3 2 4 1581 471
n RST DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_0/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_0/a_17_8# 2 4 1389 579
p RST DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_3/B VDD 2 8 1389 611
n A4 NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_0/a_9_8# 2 4 1381 579
p DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_4/A VDD DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_3/B 2 8 1401 611
p A4 VDD DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_3/B 2 8 1381 611
n DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_0/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_3/B 2 4 1401 579
n NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_1/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_1/a_17_8# 2 4 1425 579
p NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_4/A VDD 2 8 1425 611
n DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_3/B NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_1/a_9_8# 2 4 1417 579
p DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_5/B VDD DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_4/A 2 8 1437 611
p DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_3/B VDD DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_4/A 2 8 1417 611
n DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_1/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_4/A 2 4 1437 579
n RST DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_2/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_2/a_17_8# 2 4 1461 579
p RST DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_5/B VDD 2 8 1461 611
n NOR8_0/Y NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_2/a_9_8# 2 4 1453 579
p DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_3/Y VDD DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_5/B 2 8 1473 611
p NOR8_0/Y VDD DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_5/B 2 8 1453 611
n DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_3/Y DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_2/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_5/B 2 4 1473 579
n DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_3/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_3/a_17_8# 2 4 1497 579
p DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_3/Y VDD 2 8 1497 611
n DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_5/B NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_3/a_9_8# 2 4 1489 579
p VDD VDD DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_3/Y 2 8 1509 611
p DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_5/B VDD DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_3/Y 2 8 1489 611
n VDD DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_3/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_3/Y 2 4 1509 579
n RST DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_4/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_4/a_17_8# 2 4 1533 579
p RST DELTAX_0/Reg8_0/Q4b VDD 2 8 1533 611
n DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_4/A NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_4/a_9_8# 2 4 1525 579
p DELTAX_0/X4 VDD DELTAX_0/Reg8_0/Q4b 2 8 1545 611
p DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_4/A VDD DELTAX_0/Reg8_0/Q4b 2 8 1525 611
n DELTAX_0/X4 DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_4/a_17_8# DELTAX_0/Reg8_0/Q4b 2 4 1545 579
n DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_5/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_5/a_17_8# 2 4 1569 579
p DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_5/B DELTAX_0/X4 VDD 2 8 1569 611
n DELTAX_0/Reg8_0/Q4b NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_5/a_9_8# 2 4 1561 579
p VDD VDD DELTAX_0/X4 2 8 1581 611
p DELTAX_0/Reg8_0/Q4b VDD DELTAX_0/X4 2 8 1561 611
n VDD DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_5/a_17_8# DELTAX_0/X4 2 4 1581 579
n RST DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_0/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_0/a_17_8# 2 4 1389 687
p RST DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_3/B VDD 2 8 1389 719
n A5 NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_0/a_9_8# 2 4 1381 687
p DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_4/A VDD DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_3/B 2 8 1401 719
p A5 VDD DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_3/B 2 8 1381 719
n DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_0/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_3/B 2 4 1401 687
n NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_1/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_1/a_17_8# 2 4 1425 687
p NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_4/A VDD 2 8 1425 719
n DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_3/B NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_1/a_9_8# 2 4 1417 687
p DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_5/B VDD DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_4/A 2 8 1437 719
p DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_3/B VDD DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_4/A 2 8 1417 719
n DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_1/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_4/A 2 4 1437 687
n RST DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_2/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_2/a_17_8# 2 4 1461 687
p RST DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_5/B VDD 2 8 1461 719
n NOR8_0/Y NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_2/a_9_8# 2 4 1453 687
p DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_3/Y VDD DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_5/B 2 8 1473 719
p NOR8_0/Y VDD DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_5/B 2 8 1453 719
n DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_3/Y DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_2/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_5/B 2 4 1473 687
n DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_3/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_3/a_17_8# 2 4 1497 687
p DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_3/Y VDD 2 8 1497 719
n DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_5/B NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_3/a_9_8# 2 4 1489 687
p VDD VDD DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_3/Y 2 8 1509 719
p DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_5/B VDD DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_3/Y 2 8 1489 719
n VDD DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_3/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_3/Y 2 4 1509 687
n RST DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_4/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_4/a_17_8# 2 4 1533 687
p RST DELTAX_0/Reg8_0/Q5b VDD 2 8 1533 719
n DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_4/A NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_4/a_9_8# 2 4 1525 687
p DELTAX_0/X5 VDD DELTAX_0/Reg8_0/Q5b 2 8 1545 719
p DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_4/A VDD DELTAX_0/Reg8_0/Q5b 2 8 1525 719
n DELTAX_0/X5 DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_4/a_17_8# DELTAX_0/Reg8_0/Q5b 2 4 1545 687
n DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_5/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_5/a_17_8# 2 4 1569 687
p DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_5/B DELTAX_0/X5 VDD 2 8 1569 719
n DELTAX_0/Reg8_0/Q5b NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_5/a_9_8# 2 4 1561 687
p VDD VDD DELTAX_0/X5 2 8 1581 719
p DELTAX_0/Reg8_0/Q5b VDD DELTAX_0/X5 2 8 1561 719
n VDD DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_5/a_17_8# DELTAX_0/X5 2 4 1581 687
n RST DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_0/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_0/a_17_8# 2 4 1389 795
p RST DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_3/B VDD 2 8 1389 827
n A6 NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_0/a_9_8# 2 4 1381 795
p DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_4/A VDD DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_3/B 2 8 1401 827
p A6 VDD DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_3/B 2 8 1381 827
n DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_0/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_3/B 2 4 1401 795
n NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_1/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_1/a_17_8# 2 4 1425 795
p NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_4/A VDD 2 8 1425 827
n DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_3/B NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_1/a_9_8# 2 4 1417 795
p DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_5/B VDD DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_4/A 2 8 1437 827
p DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_3/B VDD DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_4/A 2 8 1417 827
n DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_1/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_4/A 2 4 1437 795
n RST DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_2/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_2/a_17_8# 2 4 1461 795
p RST DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_5/B VDD 2 8 1461 827
n NOR8_0/Y NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_2/a_9_8# 2 4 1453 795
p DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_3/Y VDD DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_5/B 2 8 1473 827
p NOR8_0/Y VDD DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_5/B 2 8 1453 827
n DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_3/Y DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_2/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_5/B 2 4 1473 795
n DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_3/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_3/a_17_8# 2 4 1497 795
p DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_3/Y VDD 2 8 1497 827
n DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_5/B NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_3/a_9_8# 2 4 1489 795
p VDD VDD DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_3/Y 2 8 1509 827
p DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_5/B VDD DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_3/Y 2 8 1489 827
n VDD DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_3/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_3/Y 2 4 1509 795
n RST DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_4/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_4/a_17_8# 2 4 1533 795
p RST DELTAX_0/Reg8_0/Q6b VDD 2 8 1533 827
n DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_4/A NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_4/a_9_8# 2 4 1525 795
p DELTAX_0/X6 VDD DELTAX_0/Reg8_0/Q6b 2 8 1545 827
p DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_4/A VDD DELTAX_0/Reg8_0/Q6b 2 8 1525 827
n DELTAX_0/X6 DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_4/a_17_8# DELTAX_0/Reg8_0/Q6b 2 4 1545 795
n DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_5/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_5/a_17_8# 2 4 1569 795
p DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_5/B DELTAX_0/X6 VDD 2 8 1569 827
n DELTAX_0/Reg8_0/Q6b NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_5/a_9_8# 2 4 1561 795
p VDD VDD DELTAX_0/X6 2 8 1581 827
p DELTAX_0/Reg8_0/Q6b VDD DELTAX_0/X6 2 8 1561 827
n VDD DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_5/a_17_8# DELTAX_0/X6 2 4 1581 795
n RST DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_0/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_0/a_17_8# 2 4 1389 903
p RST DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_3/B VDD 2 8 1389 935
n A7 NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_0/a_9_8# 2 4 1381 903
p DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_4/A VDD DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_3/B 2 8 1401 935
p A7 VDD DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_3/B 2 8 1381 935
n DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_0/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_3/B 2 4 1401 903
n NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_1/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_1/a_17_8# 2 4 1425 903
p NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_4/A VDD 2 8 1425 935
n DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_3/B NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_1/a_9_8# 2 4 1417 903
p DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_5/B VDD DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_4/A 2 8 1437 935
p DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_3/B VDD DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_4/A 2 8 1417 935
n DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_1/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_4/A 2 4 1437 903
n RST DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_2/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_2/a_17_8# 2 4 1461 903
p RST DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_5/B VDD 2 8 1461 935
n NOR8_0/Y NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_2/a_9_8# 2 4 1453 903
p DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_3/Y VDD DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_5/B 2 8 1473 935
p NOR8_0/Y VDD DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_5/B 2 8 1453 935
n DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_3/Y DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_2/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_5/B 2 4 1473 903
n DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_3/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_3/a_17_8# 2 4 1497 903
p DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_3/Y VDD 2 8 1497 935
n DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_5/B NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_3/a_9_8# 2 4 1489 903
p VDD VDD DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_3/Y 2 8 1509 935
p DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_5/B VDD DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_3/Y 2 8 1489 935
n VDD DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_3/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_3/Y 2 4 1509 903
n RST DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_4/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_4/a_17_8# 2 4 1533 903
p RST DELTAX_0/Reg8_0/Q7b VDD 2 8 1533 935
n DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_4/A NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_4/a_9_8# 2 4 1525 903
p DELTAX_0/X7 VDD DELTAX_0/Reg8_0/Q7b 2 8 1545 935
p DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_4/A VDD DELTAX_0/Reg8_0/Q7b 2 8 1525 935
n DELTAX_0/X7 DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_4/a_17_8# DELTAX_0/Reg8_0/Q7b 2 4 1545 903
n DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_5/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_5/a_17_8# 2 4 1569 903
p DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_5/B DELTAX_0/X7 VDD 2 8 1569 935
n DELTAX_0/Reg8_0/Q7b NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_5/a_9_8# 2 4 1561 903
p VDD VDD DELTAX_0/X7 2 8 1581 935
p DELTAX_0/Reg8_0/Q7b VDD DELTAX_0/X7 2 8 1561 935
n VDD DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_5/a_17_8# DELTAX_0/X7 2 4 1581 903
n RST DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_0/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_0/a_17_8# 2 4 1389 1011
p RST DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_3/B VDD 2 8 1389 1043
n DELTAX_0/Reg8_0/D8 NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_0/a_9_8# 2 4 1381 1011
p DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_4/A VDD DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_3/B 2 8 1401 1043
p DELTAX_0/Reg8_0/D8 VDD DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_3/B 2 8 1381 1043
n DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_0/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_3/B 2 4 1401 1011
n NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_1/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_1/a_17_8# 2 4 1425 1011
p NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_4/A VDD 2 8 1425 1043
n DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_3/B NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_1/a_9_8# 2 4 1417 1011
p DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_5/B VDD DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_4/A 2 8 1437 1043
p DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_3/B VDD DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_4/A 2 8 1417 1043
n DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_1/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_4/A 2 4 1437 1011
n RST DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_2/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_2/a_17_8# 2 4 1461 1011
p RST DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_5/B VDD 2 8 1461 1043
n NOR8_0/Y NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_2/a_9_8# 2 4 1453 1011
p DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_3/Y VDD DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_5/B 2 8 1473 1043
p NOR8_0/Y VDD DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_5/B 2 8 1453 1043
n DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_3/Y DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_2/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_5/B 2 4 1473 1011
n DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_3/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_3/a_17_8# 2 4 1497 1011
p DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_3/Y VDD 2 8 1497 1043
n DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_5/B NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_3/a_9_8# 2 4 1489 1011
p VDD VDD DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_3/Y 2 8 1509 1043
p DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_5/B VDD DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_3/Y 2 8 1489 1043
n VDD DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_3/a_17_8# DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_3/Y 2 4 1509 1011
n RST DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_4/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_4/a_17_8# 2 4 1533 1011
p RST DELTAX_0/Reg8_0/Q8b VDD 2 8 1533 1043
n DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_4/A NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_4/a_9_8# 2 4 1525 1011
p DELTAX_0/Reg8_0/Q8 VDD DELTAX_0/Reg8_0/Q8b 2 8 1545 1043
p DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_4/A VDD DELTAX_0/Reg8_0/Q8b 2 8 1525 1043
n DELTAX_0/Reg8_0/Q8 DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_4/a_17_8# DELTAX_0/Reg8_0/Q8b 2 4 1545 1011
n DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_5/a_9_8# DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_5/a_17_8# 2 4 1569 1011
p DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_5/B DELTAX_0/Reg8_0/Q8 VDD 2 8 1569 1043
n DELTAX_0/Reg8_0/Q8b NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_5/a_9_8# 2 4 1561 1011
p VDD VDD DELTAX_0/Reg8_0/Q8 2 8 1581 1043
p DELTAX_0/Reg8_0/Q8b VDD DELTAX_0/Reg8_0/Q8 2 8 1561 1043
n VDD DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_5/a_17_8# DELTAX_0/Reg8_0/Q8 2 4 1581 1011
n RST DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_0/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_0/a_17_8# 2 4 1705 148
p RST DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_3/B VDD 2 8 1705 180
n DELTAX_0/X0 NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_0/a_9_8# 2 4 1697 148
p DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_4/A VDD DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_3/B 2 8 1717 180
p DELTAX_0/X0 VDD DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_3/B 2 8 1697 180
n DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_0/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_3/B 2 4 1717 148
n NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_1/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_1/a_17_8# 2 4 1741 148
p NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_4/A VDD 2 8 1741 180
n DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_3/B NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_1/a_9_8# 2 4 1733 148
p DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_5/B VDD DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_4/A 2 8 1753 180
p DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_3/B VDD DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_4/A 2 8 1733 180
n DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_1/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_4/A 2 4 1753 148
n RST DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_2/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_2/a_17_8# 2 4 1777 148
p RST DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_5/B VDD 2 8 1777 180
n NOR8_0/Y NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_2/a_9_8# 2 4 1769 148
p DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_3/Y VDD DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_5/B 2 8 1789 180
p NOR8_0/Y VDD DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_5/B 2 8 1769 180
n DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_3/Y DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_2/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_5/B 2 4 1789 148
n DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_3/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_3/a_17_8# 2 4 1813 148
p DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_3/Y VDD 2 8 1813 180
n DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_5/B NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_3/a_9_8# 2 4 1805 148
p VDD VDD DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_3/Y 2 8 1825 180
p DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_5/B VDD DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_3/Y 2 8 1805 180
n VDD DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_3/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_3/Y 2 4 1825 148
n RST DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_4/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_4/a_17_8# 2 4 1849 148
p RST DELTAX_0/Reg8_1/Q0b VDD 2 8 1849 180
n DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_4/A NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_4/a_9_8# 2 4 1841 148
p DELTAX_0/SUB8_0/B0 VDD DELTAX_0/Reg8_1/Q0b 2 8 1861 180
p DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_4/A VDD DELTAX_0/Reg8_1/Q0b 2 8 1841 180
n DELTAX_0/SUB8_0/B0 DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_4/a_17_8# DELTAX_0/Reg8_1/Q0b 2 4 1861 148
n DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_5/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_5/a_17_8# 2 4 1885 148
p DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_5/B DELTAX_0/SUB8_0/B0 VDD 2 8 1885 180
n DELTAX_0/Reg8_1/Q0b NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_5/a_9_8# 2 4 1877 148
p VDD VDD DELTAX_0/SUB8_0/B0 2 8 1897 180
p DELTAX_0/Reg8_1/Q0b VDD DELTAX_0/SUB8_0/B0 2 8 1877 180
n VDD DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_5/a_17_8# DELTAX_0/SUB8_0/B0 2 4 1897 148
n RST DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_0/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_0/a_17_8# 2 4 1705 256
p RST DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_3/B VDD 2 8 1705 288
n DELTAX_0/X1 NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_0/a_9_8# 2 4 1697 256
p DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_4/A VDD DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_3/B 2 8 1717 288
p DELTAX_0/X1 VDD DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_3/B 2 8 1697 288
n DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_0/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_3/B 2 4 1717 256
n NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_1/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_1/a_17_8# 2 4 1741 256
p NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_4/A VDD 2 8 1741 288
n DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_3/B NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_1/a_9_8# 2 4 1733 256
p DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_5/B VDD DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_4/A 2 8 1753 288
p DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_3/B VDD DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_4/A 2 8 1733 288
n DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_1/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_4/A 2 4 1753 256
n RST DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_2/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_2/a_17_8# 2 4 1777 256
p RST DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_5/B VDD 2 8 1777 288
n NOR8_0/Y NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_2/a_9_8# 2 4 1769 256
p DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_3/Y VDD DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_5/B 2 8 1789 288
p NOR8_0/Y VDD DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_5/B 2 8 1769 288
n DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_3/Y DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_2/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_5/B 2 4 1789 256
n DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_3/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_3/a_17_8# 2 4 1813 256
p DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_3/Y VDD 2 8 1813 288
n DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_5/B NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_3/a_9_8# 2 4 1805 256
p VDD VDD DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_3/Y 2 8 1825 288
p DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_5/B VDD DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_3/Y 2 8 1805 288
n VDD DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_3/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_3/Y 2 4 1825 256
n RST DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_4/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_4/a_17_8# 2 4 1849 256
p RST DELTAX_0/Reg8_1/Q1b VDD 2 8 1849 288
n DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_4/A NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_4/a_9_8# 2 4 1841 256
p DELTAX_0/SUB8_0/B1 VDD DELTAX_0/Reg8_1/Q1b 2 8 1861 288
p DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_4/A VDD DELTAX_0/Reg8_1/Q1b 2 8 1841 288
n DELTAX_0/SUB8_0/B1 DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_4/a_17_8# DELTAX_0/Reg8_1/Q1b 2 4 1861 256
n DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_5/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_5/a_17_8# 2 4 1885 256
p DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_5/B DELTAX_0/SUB8_0/B1 VDD 2 8 1885 288
n DELTAX_0/Reg8_1/Q1b NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_5/a_9_8# 2 4 1877 256
p VDD VDD DELTAX_0/SUB8_0/B1 2 8 1897 288
p DELTAX_0/Reg8_1/Q1b VDD DELTAX_0/SUB8_0/B1 2 8 1877 288
n VDD DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_5/a_17_8# DELTAX_0/SUB8_0/B1 2 4 1897 256
n RST DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_0/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_0/a_17_8# 2 4 1705 364
p RST DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_3/B VDD 2 8 1705 396
n DELTAX_0/X2 NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_0/a_9_8# 2 4 1697 364
p DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_4/A VDD DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_3/B 2 8 1717 396
p DELTAX_0/X2 VDD DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_3/B 2 8 1697 396
n DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_0/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_3/B 2 4 1717 364
n NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_1/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_1/a_17_8# 2 4 1741 364
p NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_4/A VDD 2 8 1741 396
n DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_3/B NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_1/a_9_8# 2 4 1733 364
p DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_5/B VDD DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_4/A 2 8 1753 396
p DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_3/B VDD DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_4/A 2 8 1733 396
n DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_1/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_4/A 2 4 1753 364
n RST DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_2/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_2/a_17_8# 2 4 1777 364
p RST DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_5/B VDD 2 8 1777 396
n NOR8_0/Y NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_2/a_9_8# 2 4 1769 364
p DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_3/Y VDD DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_5/B 2 8 1789 396
p NOR8_0/Y VDD DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_5/B 2 8 1769 396
n DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_3/Y DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_2/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_5/B 2 4 1789 364
n DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_3/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_3/a_17_8# 2 4 1813 364
p DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_3/Y VDD 2 8 1813 396
n DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_5/B NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_3/a_9_8# 2 4 1805 364
p VDD VDD DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_3/Y 2 8 1825 396
p DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_5/B VDD DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_3/Y 2 8 1805 396
n VDD DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_3/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_3/Y 2 4 1825 364
n RST DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_4/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_4/a_17_8# 2 4 1849 364
p RST DELTAX_0/Reg8_1/Q2b VDD 2 8 1849 396
n DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_4/A NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_4/a_9_8# 2 4 1841 364
p DELTAX_0/SUB8_0/B2 VDD DELTAX_0/Reg8_1/Q2b 2 8 1861 396
p DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_4/A VDD DELTAX_0/Reg8_1/Q2b 2 8 1841 396
n DELTAX_0/SUB8_0/B2 DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_4/a_17_8# DELTAX_0/Reg8_1/Q2b 2 4 1861 364
n DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_5/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_5/a_17_8# 2 4 1885 364
p DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_5/B DELTAX_0/SUB8_0/B2 VDD 2 8 1885 396
n DELTAX_0/Reg8_1/Q2b NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_5/a_9_8# 2 4 1877 364
p VDD VDD DELTAX_0/SUB8_0/B2 2 8 1897 396
p DELTAX_0/Reg8_1/Q2b VDD DELTAX_0/SUB8_0/B2 2 8 1877 396
n VDD DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_5/a_17_8# DELTAX_0/SUB8_0/B2 2 4 1897 364
n RST DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_0/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_0/a_17_8# 2 4 1705 472
p RST DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_3/B VDD 2 8 1705 504
n DELTAX_0/X3 NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_0/a_9_8# 2 4 1697 472
p DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_4/A VDD DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_3/B 2 8 1717 504
p DELTAX_0/X3 VDD DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_3/B 2 8 1697 504
n DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_0/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_3/B 2 4 1717 472
n NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_1/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_1/a_17_8# 2 4 1741 472
p NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_4/A VDD 2 8 1741 504
n DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_3/B NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_1/a_9_8# 2 4 1733 472
p DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_5/B VDD DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_4/A 2 8 1753 504
p DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_3/B VDD DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_4/A 2 8 1733 504
n DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_1/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_4/A 2 4 1753 472
n RST DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_2/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_2/a_17_8# 2 4 1777 472
p RST DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_5/B VDD 2 8 1777 504
n NOR8_0/Y NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_2/a_9_8# 2 4 1769 472
p DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_3/Y VDD DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_5/B 2 8 1789 504
p NOR8_0/Y VDD DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_5/B 2 8 1769 504
n DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_3/Y DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_2/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_5/B 2 4 1789 472
n DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_3/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_3/a_17_8# 2 4 1813 472
p DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_3/Y VDD 2 8 1813 504
n DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_5/B NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_3/a_9_8# 2 4 1805 472
p VDD VDD DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_3/Y 2 8 1825 504
p DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_5/B VDD DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_3/Y 2 8 1805 504
n VDD DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_3/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_3/Y 2 4 1825 472
n RST DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_4/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_4/a_17_8# 2 4 1849 472
p RST DELTAX_0/Reg8_1/Q3b VDD 2 8 1849 504
n DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_4/A NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_4/a_9_8# 2 4 1841 472
p DELTAX_0/SUB8_0/B3 VDD DELTAX_0/Reg8_1/Q3b 2 8 1861 504
p DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_4/A VDD DELTAX_0/Reg8_1/Q3b 2 8 1841 504
n DELTAX_0/SUB8_0/B3 DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_4/a_17_8# DELTAX_0/Reg8_1/Q3b 2 4 1861 472
n DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_5/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_5/a_17_8# 2 4 1885 472
p DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_5/B DELTAX_0/SUB8_0/B3 VDD 2 8 1885 504
n DELTAX_0/Reg8_1/Q3b NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_5/a_9_8# 2 4 1877 472
p VDD VDD DELTAX_0/SUB8_0/B3 2 8 1897 504
p DELTAX_0/Reg8_1/Q3b VDD DELTAX_0/SUB8_0/B3 2 8 1877 504
n VDD DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_5/a_17_8# DELTAX_0/SUB8_0/B3 2 4 1897 472
n RST DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_0/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_0/a_17_8# 2 4 1705 580
p RST DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_3/B VDD 2 8 1705 612
n DELTAX_0/X4 NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_0/a_9_8# 2 4 1697 580
p DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_4/A VDD DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_3/B 2 8 1717 612
p DELTAX_0/X4 VDD DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_3/B 2 8 1697 612
n DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_0/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_3/B 2 4 1717 580
n NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_1/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_1/a_17_8# 2 4 1741 580
p NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_4/A VDD 2 8 1741 612
n DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_3/B NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_1/a_9_8# 2 4 1733 580
p DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_5/B VDD DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_4/A 2 8 1753 612
p DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_3/B VDD DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_4/A 2 8 1733 612
n DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_1/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_4/A 2 4 1753 580
n RST DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_2/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_2/a_17_8# 2 4 1777 580
p RST DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_5/B VDD 2 8 1777 612
n NOR8_0/Y NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_2/a_9_8# 2 4 1769 580
p DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_3/Y VDD DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_5/B 2 8 1789 612
p NOR8_0/Y VDD DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_5/B 2 8 1769 612
n DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_3/Y DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_2/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_5/B 2 4 1789 580
n DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_3/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_3/a_17_8# 2 4 1813 580
p DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_3/Y VDD 2 8 1813 612
n DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_5/B NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_3/a_9_8# 2 4 1805 580
p VDD VDD DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_3/Y 2 8 1825 612
p DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_5/B VDD DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_3/Y 2 8 1805 612
n VDD DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_3/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_3/Y 2 4 1825 580
n RST DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_4/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_4/a_17_8# 2 4 1849 580
p RST DELTAX_0/Reg8_1/Q4b VDD 2 8 1849 612
n DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_4/A NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_4/a_9_8# 2 4 1841 580
p DELTAX_0/SUB8_0/B4 VDD DELTAX_0/Reg8_1/Q4b 2 8 1861 612
p DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_4/A VDD DELTAX_0/Reg8_1/Q4b 2 8 1841 612
n DELTAX_0/SUB8_0/B4 DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_4/a_17_8# DELTAX_0/Reg8_1/Q4b 2 4 1861 580
n DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_5/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_5/a_17_8# 2 4 1885 580
p DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_5/B DELTAX_0/SUB8_0/B4 VDD 2 8 1885 612
n DELTAX_0/Reg8_1/Q4b NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_5/a_9_8# 2 4 1877 580
p VDD VDD DELTAX_0/SUB8_0/B4 2 8 1897 612
p DELTAX_0/Reg8_1/Q4b VDD DELTAX_0/SUB8_0/B4 2 8 1877 612
n VDD DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_5/a_17_8# DELTAX_0/SUB8_0/B4 2 4 1897 580
n RST DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_0/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_0/a_17_8# 2 4 1705 688
p RST DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_3/B VDD 2 8 1705 720
n DELTAX_0/X5 NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_0/a_9_8# 2 4 1697 688
p DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_4/A VDD DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_3/B 2 8 1717 720
p DELTAX_0/X5 VDD DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_3/B 2 8 1697 720
n DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_0/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_3/B 2 4 1717 688
n NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_1/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_1/a_17_8# 2 4 1741 688
p NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_4/A VDD 2 8 1741 720
n DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_3/B NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_1/a_9_8# 2 4 1733 688
p DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_5/B VDD DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_4/A 2 8 1753 720
p DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_3/B VDD DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_4/A 2 8 1733 720
n DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_1/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_4/A 2 4 1753 688
n RST DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_2/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_2/a_17_8# 2 4 1777 688
p RST DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_5/B VDD 2 8 1777 720
n NOR8_0/Y NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_2/a_9_8# 2 4 1769 688
p DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_3/Y VDD DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_5/B 2 8 1789 720
p NOR8_0/Y VDD DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_5/B 2 8 1769 720
n DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_3/Y DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_2/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_5/B 2 4 1789 688
n DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_3/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_3/a_17_8# 2 4 1813 688
p DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_3/Y VDD 2 8 1813 720
n DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_5/B NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_3/a_9_8# 2 4 1805 688
p VDD VDD DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_3/Y 2 8 1825 720
p DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_5/B VDD DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_3/Y 2 8 1805 720
n VDD DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_3/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_3/Y 2 4 1825 688
n RST DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_4/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_4/a_17_8# 2 4 1849 688
p RST DELTAX_0/Reg8_1/Q5b VDD 2 8 1849 720
n DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_4/A NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_4/a_9_8# 2 4 1841 688
p DELTAX_0/SUB8_0/B5 VDD DELTAX_0/Reg8_1/Q5b 2 8 1861 720
p DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_4/A VDD DELTAX_0/Reg8_1/Q5b 2 8 1841 720
n DELTAX_0/SUB8_0/B5 DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_4/a_17_8# DELTAX_0/Reg8_1/Q5b 2 4 1861 688
n DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_5/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_5/a_17_8# 2 4 1885 688
p DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_5/B DELTAX_0/SUB8_0/B5 VDD 2 8 1885 720
n DELTAX_0/Reg8_1/Q5b NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_5/a_9_8# 2 4 1877 688
p VDD VDD DELTAX_0/SUB8_0/B5 2 8 1897 720
p DELTAX_0/Reg8_1/Q5b VDD DELTAX_0/SUB8_0/B5 2 8 1877 720
n VDD DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_5/a_17_8# DELTAX_0/SUB8_0/B5 2 4 1897 688
n RST DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_0/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_0/a_17_8# 2 4 1705 796
p RST DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_3/B VDD 2 8 1705 828
n DELTAX_0/X6 NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_0/a_9_8# 2 4 1697 796
p DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_4/A VDD DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_3/B 2 8 1717 828
p DELTAX_0/X6 VDD DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_3/B 2 8 1697 828
n DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_0/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_3/B 2 4 1717 796
n NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_1/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_1/a_17_8# 2 4 1741 796
p NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_4/A VDD 2 8 1741 828
n DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_3/B NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_1/a_9_8# 2 4 1733 796
p DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_5/B VDD DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_4/A 2 8 1753 828
p DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_3/B VDD DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_4/A 2 8 1733 828
n DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_1/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_4/A 2 4 1753 796
n RST DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_2/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_2/a_17_8# 2 4 1777 796
p RST DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_5/B VDD 2 8 1777 828
n NOR8_0/Y NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_2/a_9_8# 2 4 1769 796
p DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_3/Y VDD DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_5/B 2 8 1789 828
p NOR8_0/Y VDD DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_5/B 2 8 1769 828
n DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_3/Y DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_2/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_5/B 2 4 1789 796
n DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_3/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_3/a_17_8# 2 4 1813 796
p DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_3/Y VDD 2 8 1813 828
n DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_5/B NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_3/a_9_8# 2 4 1805 796
p VDD VDD DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_3/Y 2 8 1825 828
p DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_5/B VDD DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_3/Y 2 8 1805 828
n VDD DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_3/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_3/Y 2 4 1825 796
n RST DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_4/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_4/a_17_8# 2 4 1849 796
p RST DELTAX_0/Reg8_1/Q6b VDD 2 8 1849 828
n DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_4/A NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_4/a_9_8# 2 4 1841 796
p DELTAX_0/SUB8_0/B6 VDD DELTAX_0/Reg8_1/Q6b 2 8 1861 828
p DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_4/A VDD DELTAX_0/Reg8_1/Q6b 2 8 1841 828
n DELTAX_0/SUB8_0/B6 DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_4/a_17_8# DELTAX_0/Reg8_1/Q6b 2 4 1861 796
n DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_5/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_5/a_17_8# 2 4 1885 796
p DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_5/B DELTAX_0/SUB8_0/B6 VDD 2 8 1885 828
n DELTAX_0/Reg8_1/Q6b NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_5/a_9_8# 2 4 1877 796
p VDD VDD DELTAX_0/SUB8_0/B6 2 8 1897 828
p DELTAX_0/Reg8_1/Q6b VDD DELTAX_0/SUB8_0/B6 2 8 1877 828
n VDD DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_5/a_17_8# DELTAX_0/SUB8_0/B6 2 4 1897 796
n RST DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_0/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_0/a_17_8# 2 4 1705 904
p RST DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_3/B VDD 2 8 1705 936
n DELTAX_0/X7 NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_0/a_9_8# 2 4 1697 904
p DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_4/A VDD DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_3/B 2 8 1717 936
p DELTAX_0/X7 VDD DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_3/B 2 8 1697 936
n DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_0/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_3/B 2 4 1717 904
n NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_1/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_1/a_17_8# 2 4 1741 904
p NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_4/A VDD 2 8 1741 936
n DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_3/B NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_1/a_9_8# 2 4 1733 904
p DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_5/B VDD DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_4/A 2 8 1753 936
p DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_3/B VDD DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_4/A 2 8 1733 936
n DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_1/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_4/A 2 4 1753 904
n RST DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_2/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_2/a_17_8# 2 4 1777 904
p RST DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_5/B VDD 2 8 1777 936
n NOR8_0/Y NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_2/a_9_8# 2 4 1769 904
p DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_3/Y VDD DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_5/B 2 8 1789 936
p NOR8_0/Y VDD DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_5/B 2 8 1769 936
n DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_3/Y DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_2/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_5/B 2 4 1789 904
n DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_3/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_3/a_17_8# 2 4 1813 904
p DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_3/Y VDD 2 8 1813 936
n DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_5/B NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_3/a_9_8# 2 4 1805 904
p VDD VDD DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_3/Y 2 8 1825 936
p DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_5/B VDD DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_3/Y 2 8 1805 936
n VDD DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_3/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_3/Y 2 4 1825 904
n RST DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_4/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_4/a_17_8# 2 4 1849 904
p RST DELTAX_0/Reg8_1/Q7b VDD 2 8 1849 936
n DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_4/A NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_4/a_9_8# 2 4 1841 904
p DELTAX_0/SUB8_0/B7 VDD DELTAX_0/Reg8_1/Q7b 2 8 1861 936
p DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_4/A VDD DELTAX_0/Reg8_1/Q7b 2 8 1841 936
n DELTAX_0/SUB8_0/B7 DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_4/a_17_8# DELTAX_0/Reg8_1/Q7b 2 4 1861 904
n DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_5/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_5/a_17_8# 2 4 1885 904
p DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_5/B DELTAX_0/SUB8_0/B7 VDD 2 8 1885 936
n DELTAX_0/Reg8_1/Q7b NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_5/a_9_8# 2 4 1877 904
p VDD VDD DELTAX_0/SUB8_0/B7 2 8 1897 936
p DELTAX_0/Reg8_1/Q7b VDD DELTAX_0/SUB8_0/B7 2 8 1877 936
n VDD DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_5/a_17_8# DELTAX_0/SUB8_0/B7 2 4 1897 904
n RST DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_0/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_0/a_17_8# 2 4 1705 1012
p RST DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_3/B VDD 2 8 1705 1044
n DELTAX_0/Reg8_1/D8 NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_0/a_9_8# 2 4 1697 1012
p DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_4/A VDD DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_3/B 2 8 1717 1044
p DELTAX_0/Reg8_1/D8 VDD DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_3/B 2 8 1697 1044
n DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_0/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_3/B 2 4 1717 1012
n NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_1/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_1/a_17_8# 2 4 1741 1012
p NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_4/A VDD 2 8 1741 1044
n DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_3/B NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_1/a_9_8# 2 4 1733 1012
p DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_5/B VDD DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_4/A 2 8 1753 1044
p DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_3/B VDD DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_4/A 2 8 1733 1044
n DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_1/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_4/A 2 4 1753 1012
n RST DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_2/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_2/a_17_8# 2 4 1777 1012
p RST DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_5/B VDD 2 8 1777 1044
n NOR8_0/Y NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_2/a_9_8# 2 4 1769 1012
p DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_3/Y VDD DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_5/B 2 8 1789 1044
p NOR8_0/Y VDD DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_5/B 2 8 1769 1044
n DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_3/Y DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_2/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_5/B 2 4 1789 1012
n DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_3/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_3/a_17_8# 2 4 1813 1012
p DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_3/Y VDD 2 8 1813 1044
n DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_5/B NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_3/a_9_8# 2 4 1805 1012
p VDD VDD DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_3/Y 2 8 1825 1044
p DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_5/B VDD DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_3/Y 2 8 1805 1044
n VDD DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_3/a_17_8# DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_3/Y 2 4 1825 1012
n RST DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_4/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_4/a_17_8# 2 4 1849 1012
p RST DELTAX_0/Reg8_1/Q8b VDD 2 8 1849 1044
n DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_4/A NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_4/a_9_8# 2 4 1841 1012
p DELTAX_0/Reg8_1/Q8 VDD DELTAX_0/Reg8_1/Q8b 2 8 1861 1044
p DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_4/A VDD DELTAX_0/Reg8_1/Q8b 2 8 1841 1044
n DELTAX_0/Reg8_1/Q8 DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_4/a_17_8# DELTAX_0/Reg8_1/Q8b 2 4 1861 1012
n DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_5/a_9_8# DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_5/a_17_8# 2 4 1885 1012
p DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_5/B DELTAX_0/Reg8_1/Q8 VDD 2 8 1885 1044
n DELTAX_0/Reg8_1/Q8b NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_5/a_9_8# 2 4 1877 1012
p VDD VDD DELTAX_0/Reg8_1/Q8 2 8 1897 1044
p DELTAX_0/Reg8_1/Q8b VDD DELTAX_0/Reg8_1/Q8 2 8 1877 1044
n VDD DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_5/a_17_8# DELTAX_0/Reg8_1/Q8 2 4 1897 1012
p DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_0/INV_0/Y VDD DELTAX_0/SUB8_0/XOR2_3/NAND2_0/A 2 4 2110 878
n DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_0/INV_0/Y NOR8_0/H DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_0/NAND2_0/a_10_8# 2 4 2110 842
n VDD DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_0/NAND2_0/a_10_8# DELTAX_0/SUB8_0/XOR2_3/NAND2_0/A 2 4 2120 842
p VDD DELTAX_0/SUB8_0/XOR2_3/NAND2_0/A VDD 2 4 2120 878
n DELTAX_0/SUB8_0/B7 NOR8_0/H DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_0/INV_0/Y 2 4 2093 842
p DELTAX_0/SUB8_0/B7 VDD DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_0/INV_0/Y 2 8 2093 874
p DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_1/INV_0/Y VDD DELTAX_0/SUB8_0/XOR2_3/NAND2_0/B 2 4 2154 878
n DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_1/INV_0/Y NOR8_0/H DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_1/NAND2_0/a_10_8# 2 4 2154 842
n DELTAX_0/SUB8_0/B7 DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_1/NAND2_0/a_10_8# DELTAX_0/SUB8_0/XOR2_3/NAND2_0/B 2 4 2164 842
p DELTAX_0/SUB8_0/B7 DELTAX_0/SUB8_0/XOR2_3/NAND2_0/B VDD 2 4 2164 878
n VDD NOR8_0/H DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_1/INV_0/Y 2 4 2137 842
p VDD VDD DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_1/INV_0/Y 2 8 2137 874
p DELTAX_0/SUB8_0/XOR2_3/NAND2_0/A VDD DELTAX_0/SUB8_0/X7 2 4 2182 878
n DELTAX_0/SUB8_0/XOR2_3/NAND2_0/A NOR8_0/H DELTAX_0/SUB8_0/XOR2_3/NAND2_0/a_10_8# 2 4 2182 842
n DELTAX_0/SUB8_0/XOR2_3/NAND2_0/B DELTAX_0/SUB8_0/XOR2_3/NAND2_0/a_10_8# DELTAX_0/SUB8_0/X7 2 4 2192 842
p DELTAX_0/SUB8_0/XOR2_3/NAND2_0/B DELTAX_0/SUB8_0/X7 VDD 2 4 2192 878
p DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_0/INV_0/Y VDD DELTAX_0/SUB8_0/XOR2_4/NAND2_0/A 2 4 2110 534
n DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_0/INV_0/Y NOR8_0/H DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_0/NAND2_0/a_10_8# 2 4 2110 498
n VDD DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_0/NAND2_0/a_10_8# DELTAX_0/SUB8_0/XOR2_4/NAND2_0/A 2 4 2120 498
p VDD DELTAX_0/SUB8_0/XOR2_4/NAND2_0/A VDD 2 4 2120 534
n DELTAX_0/SUB8_0/B3 NOR8_0/H DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_0/INV_0/Y 2 4 2093 498
p DELTAX_0/SUB8_0/B3 VDD DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_0/INV_0/Y 2 8 2093 530
p DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_1/INV_0/Y VDD DELTAX_0/SUB8_0/XOR2_4/NAND2_0/B 2 4 2154 534
n DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_1/INV_0/Y NOR8_0/H DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_1/NAND2_0/a_10_8# 2 4 2154 498
n DELTAX_0/SUB8_0/B3 DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_1/NAND2_0/a_10_8# DELTAX_0/SUB8_0/XOR2_4/NAND2_0/B 2 4 2164 498
p DELTAX_0/SUB8_0/B3 DELTAX_0/SUB8_0/XOR2_4/NAND2_0/B VDD 2 4 2164 534
n VDD NOR8_0/H DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_1/INV_0/Y 2 4 2137 498
p VDD VDD DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_1/INV_0/Y 2 8 2137 530
p DELTAX_0/SUB8_0/XOR2_4/NAND2_0/A VDD DELTAX_0/SUB8_0/X3 2 4 2182 534
n DELTAX_0/SUB8_0/XOR2_4/NAND2_0/A NOR8_0/H DELTAX_0/SUB8_0/XOR2_4/NAND2_0/a_10_8# 2 4 2182 498
n DELTAX_0/SUB8_0/XOR2_4/NAND2_0/B DELTAX_0/SUB8_0/XOR2_4/NAND2_0/a_10_8# DELTAX_0/SUB8_0/X3 2 4 2192 498
p DELTAX_0/SUB8_0/XOR2_4/NAND2_0/B DELTAX_0/SUB8_0/X3 VDD 2 4 2192 534
p DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_0/INV_0/Y VDD DELTAX_0/SUB8_0/XOR2_5/NAND2_0/A 2 4 2110 448
n DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_0/INV_0/Y NOR8_0/H DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_0/NAND2_0/a_10_8# 2 4 2110 412
n VDD DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_0/NAND2_0/a_10_8# DELTAX_0/SUB8_0/XOR2_5/NAND2_0/A 2 4 2120 412
p VDD DELTAX_0/SUB8_0/XOR2_5/NAND2_0/A VDD 2 4 2120 448
n DELTAX_0/SUB8_0/B2 NOR8_0/H DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_0/INV_0/Y 2 4 2093 412
p DELTAX_0/SUB8_0/B2 VDD DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_0/INV_0/Y 2 8 2093 444
p DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_1/INV_0/Y VDD DELTAX_0/SUB8_0/XOR2_5/NAND2_0/B 2 4 2154 448
n DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_1/INV_0/Y NOR8_0/H DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_1/NAND2_0/a_10_8# 2 4 2154 412
n DELTAX_0/SUB8_0/B2 DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_1/NAND2_0/a_10_8# DELTAX_0/SUB8_0/XOR2_5/NAND2_0/B 2 4 2164 412
p DELTAX_0/SUB8_0/B2 DELTAX_0/SUB8_0/XOR2_5/NAND2_0/B VDD 2 4 2164 448
n VDD NOR8_0/H DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_1/INV_0/Y 2 4 2137 412
p VDD VDD DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_1/INV_0/Y 2 8 2137 444
p DELTAX_0/SUB8_0/XOR2_5/NAND2_0/A VDD DELTAX_0/SUB8_0/X2 2 4 2182 448
n DELTAX_0/SUB8_0/XOR2_5/NAND2_0/A NOR8_0/H DELTAX_0/SUB8_0/XOR2_5/NAND2_0/a_10_8# 2 4 2182 412
n DELTAX_0/SUB8_0/XOR2_5/NAND2_0/B DELTAX_0/SUB8_0/XOR2_5/NAND2_0/a_10_8# DELTAX_0/SUB8_0/X2 2 4 2192 412
p DELTAX_0/SUB8_0/XOR2_5/NAND2_0/B DELTAX_0/SUB8_0/X2 VDD 2 4 2192 448
p DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_0/INV_0/Y VDD DELTAX_0/SUB8_0/XOR2_6/NAND2_0/A 2 4 2110 362
n DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_0/INV_0/Y NOR8_0/H DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_0/NAND2_0/a_10_8# 2 4 2110 326
n VDD DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_0/NAND2_0/a_10_8# DELTAX_0/SUB8_0/XOR2_6/NAND2_0/A 2 4 2120 326
p VDD DELTAX_0/SUB8_0/XOR2_6/NAND2_0/A VDD 2 4 2120 362
n DELTAX_0/SUB8_0/B1 NOR8_0/H DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_0/INV_0/Y 2 4 2093 326
p DELTAX_0/SUB8_0/B1 VDD DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_0/INV_0/Y 2 8 2093 358
p DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_1/INV_0/Y VDD DELTAX_0/SUB8_0/XOR2_6/NAND2_0/B 2 4 2154 362
n DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_1/INV_0/Y NOR8_0/H DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_1/NAND2_0/a_10_8# 2 4 2154 326
n DELTAX_0/SUB8_0/B1 DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_1/NAND2_0/a_10_8# DELTAX_0/SUB8_0/XOR2_6/NAND2_0/B 2 4 2164 326
p DELTAX_0/SUB8_0/B1 DELTAX_0/SUB8_0/XOR2_6/NAND2_0/B VDD 2 4 2164 362
n VDD NOR8_0/H DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_1/INV_0/Y 2 4 2137 326
p VDD VDD DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_1/INV_0/Y 2 8 2137 358
p DELTAX_0/SUB8_0/XOR2_6/NAND2_0/A VDD DELTAX_0/SUB8_0/X1 2 4 2182 362
n DELTAX_0/SUB8_0/XOR2_6/NAND2_0/A NOR8_0/H DELTAX_0/SUB8_0/XOR2_6/NAND2_0/a_10_8# 2 4 2182 326
n DELTAX_0/SUB8_0/XOR2_6/NAND2_0/B DELTAX_0/SUB8_0/XOR2_6/NAND2_0/a_10_8# DELTAX_0/SUB8_0/X1 2 4 2192 326
p DELTAX_0/SUB8_0/XOR2_6/NAND2_0/B DELTAX_0/SUB8_0/X1 VDD 2 4 2192 362
p DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_0/INV_0/Y VDD DELTAX_0/SUB8_0/XOR2_7/NAND2_0/A 2 4 2441 167
n DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_0/INV_0/Y NOR8_0/H DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_0/NAND2_0/a_10_8# 2 4 2441 131
n NOR8_0/H DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_0/NAND2_0/a_10_8# DELTAX_0/SUB8_0/XOR2_7/NAND2_0/A 2 4 2451 131
p NOR8_0/H DELTAX_0/SUB8_0/XOR2_7/NAND2_0/A VDD 2 4 2451 167
n VDD NOR8_0/H DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_0/INV_0/Y 2 4 2424 131
p VDD VDD DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_0/INV_0/Y 2 8 2424 163
p DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_1/INV_0/Y VDD DELTAX_0/SUB8_0/XOR2_7/NAND2_0/B 2 4 2485 167
n DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_1/INV_0/Y NOR8_0/H DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_1/NAND2_0/a_10_8# 2 4 2485 131
n VDD DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_1/NAND2_0/a_10_8# DELTAX_0/SUB8_0/XOR2_7/NAND2_0/B 2 4 2495 131
p VDD DELTAX_0/SUB8_0/XOR2_7/NAND2_0/B VDD 2 4 2495 167
n NOR8_0/H NOR8_0/H DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_1/INV_0/Y 2 4 2468 131
p NOR8_0/H VDD DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_1/INV_0/Y 2 8 2468 163
p DELTAX_0/SUB8_0/XOR2_7/NAND2_0/A VDD DELTAX_0/SUB8_0/XOR2_7/Y 2 4 2513 167
n DELTAX_0/SUB8_0/XOR2_7/NAND2_0/A NOR8_0/H DELTAX_0/SUB8_0/XOR2_7/NAND2_0/a_10_8# 2 4 2513 131
n DELTAX_0/SUB8_0/XOR2_7/NAND2_0/B DELTAX_0/SUB8_0/XOR2_7/NAND2_0/a_10_8# DELTAX_0/SUB8_0/XOR2_7/Y 2 4 2523 131
p DELTAX_0/SUB8_0/XOR2_7/NAND2_0/B DELTAX_0/SUB8_0/XOR2_7/Y VDD 2 4 2523 167
p DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_0/INV_0/Y VDD DELTAX_0/SUB8_0/XOR2_8/NAND2_0/A 2 4 2110 276
n DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_0/INV_0/Y NOR8_0/H DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_0/NAND2_0/a_10_8# 2 4 2110 240
n VDD DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_0/NAND2_0/a_10_8# DELTAX_0/SUB8_0/XOR2_8/NAND2_0/A 2 4 2120 240
p VDD DELTAX_0/SUB8_0/XOR2_8/NAND2_0/A VDD 2 4 2120 276
n DELTAX_0/SUB8_0/B0 NOR8_0/H DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_0/INV_0/Y 2 4 2093 240
p DELTAX_0/SUB8_0/B0 VDD DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_0/INV_0/Y 2 8 2093 272
p DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_1/INV_0/Y VDD DELTAX_0/SUB8_0/XOR2_8/NAND2_0/B 2 4 2154 276
n DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_1/INV_0/Y NOR8_0/H DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_1/NAND2_0/a_10_8# 2 4 2154 240
n DELTAX_0/SUB8_0/B0 DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_1/NAND2_0/a_10_8# DELTAX_0/SUB8_0/XOR2_8/NAND2_0/B 2 4 2164 240
p DELTAX_0/SUB8_0/B0 DELTAX_0/SUB8_0/XOR2_8/NAND2_0/B VDD 2 4 2164 276
n VDD NOR8_0/H DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_1/INV_0/Y 2 4 2137 240
p VDD VDD DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_1/INV_0/Y 2 8 2137 272
p DELTAX_0/SUB8_0/XOR2_8/NAND2_0/A VDD DELTAX_0/SUB8_0/X0 2 4 2182 276
n DELTAX_0/SUB8_0/XOR2_8/NAND2_0/A NOR8_0/H DELTAX_0/SUB8_0/XOR2_8/NAND2_0/a_10_8# 2 4 2182 240
n DELTAX_0/SUB8_0/XOR2_8/NAND2_0/B DELTAX_0/SUB8_0/XOR2_8/NAND2_0/a_10_8# DELTAX_0/SUB8_0/X0 2 4 2192 240
p DELTAX_0/SUB8_0/XOR2_8/NAND2_0/B DELTAX_0/SUB8_0/X0 VDD 2 4 2192 276
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/INV_1/A NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/C 2 4 2571 248
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/INV_1/A VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/C 2 8 2571 280
n DELTAX_0/SUB8_0/XOR2_7/Y DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_8# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/INV_1/A 2 4 2442 248
n DELTAX_0/SUB8_0/XOR2_7/Y NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_8# 2 4 2498 248
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_44# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/INV_0/A 2 4 2506 284
p DELTAX_0/X0 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_44# VDD 2 4 2426 284
p DELTAX_0/X0 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_41_44# 2 4 2458 284
p DELTAX_0/SUB8_0/X0 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_44# VDD 2 4 2490 284
n DELTAX_0/X0 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_41_8# 2 4 2458 248
p DELTAX_0/SUB8_0/XOR2_7/Y DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_44# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/INV_1/A 2 4 2442 284
p DELTAX_0/X0 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/INV_0/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_108_44# 2 4 2525 284
p DELTAX_0/SUB8_0/X0 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_41_44# VDD 2 4 2466 284
p DELTAX_0/SUB8_0/X0 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_108_44# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_115_44# 2 4 2532 284
n DELTAX_0/SUB8_0/X0 NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_8# 2 4 2434 248
n DELTAX_0/SUB8_0/X0 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_8# NOR8_0/H 2 4 2490 248
n DELTAX_0/X0 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_8# NOR8_0/H 2 4 2426 248
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_8# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/INV_0/A 2 4 2506 248
n DELTAX_0/SUB8_0/XOR2_7/Y DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_115_8# NOR8_0/H 2 4 2539 248
p DELTAX_0/SUB8_0/XOR2_7/Y DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_115_44# VDD 2 4 2539 284
n DELTAX_0/SUB8_0/X0 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_41_8# NOR8_0/H 2 4 2466 248
n DELTAX_0/SUB8_0/X0 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_108_8# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_115_8# 2 4 2532 248
p DELTAX_0/SUB8_0/XOR2_7/Y VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_44# 2 4 2498 284
p DELTAX_0/X0 VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_44# 2 4 2482 284
n DELTAX_0/X0 NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_8# 2 4 2482 248
p DELTAX_0/SUB8_0/X0 VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_44# 2 4 2434 284
n DELTAX_0/X0 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/INV_0/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_108_8# 2 4 2525 248
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/INV_0/A NOR8_0/H Y0 2 4 2555 248
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/INV_0/A VDD Y0 2 8 2555 280
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/INV_1/A NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/C 2 4 2571 340
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/INV_1/A VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/C 2 8 2571 372
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_8# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/INV_1/A 2 4 2442 340
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/C NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_8# 2 4 2498 340
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_44# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/INV_0/A 2 4 2506 376
p DELTAX_0/X1 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_44# VDD 2 4 2426 376
p DELTAX_0/X1 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_41_44# 2 4 2458 376
p DELTAX_0/SUB8_0/X1 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_44# VDD 2 4 2490 376
n DELTAX_0/X1 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_41_8# 2 4 2458 340
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_44# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/INV_1/A 2 4 2442 376
p DELTAX_0/X1 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/INV_0/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_108_44# 2 4 2525 376
p DELTAX_0/SUB8_0/X1 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_41_44# VDD 2 4 2466 376
p DELTAX_0/SUB8_0/X1 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_108_44# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_115_44# 2 4 2532 376
n DELTAX_0/SUB8_0/X1 NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_8# 2 4 2434 340
n DELTAX_0/SUB8_0/X1 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_8# NOR8_0/H 2 4 2490 340
n DELTAX_0/X1 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_8# NOR8_0/H 2 4 2426 340
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_8# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/INV_0/A 2 4 2506 340
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_115_8# NOR8_0/H 2 4 2539 340
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_115_44# VDD 2 4 2539 376
n DELTAX_0/SUB8_0/X1 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_41_8# NOR8_0/H 2 4 2466 340
n DELTAX_0/SUB8_0/X1 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_108_8# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_115_8# 2 4 2532 340
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/C VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_44# 2 4 2498 376
p DELTAX_0/X1 VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_44# 2 4 2482 376
n DELTAX_0/X1 NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_8# 2 4 2482 340
p DELTAX_0/SUB8_0/X1 VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_44# 2 4 2434 376
n DELTAX_0/X1 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/INV_0/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_108_8# 2 4 2525 340
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/INV_0/A NOR8_0/H Y1 2 4 2555 340
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/INV_0/A VDD Y1 2 8 2555 372
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/INV_1/A NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/C 2 4 2571 432
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/INV_1/A VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/C 2 8 2571 464
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_8# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/INV_1/A 2 4 2442 432
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/C NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_8# 2 4 2498 432
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_44# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/INV_0/A 2 4 2506 468
p DELTAX_0/X2 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_44# VDD 2 4 2426 468
p DELTAX_0/X2 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_41_44# 2 4 2458 468
p DELTAX_0/SUB8_0/X2 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_44# VDD 2 4 2490 468
n DELTAX_0/X2 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_41_8# 2 4 2458 432
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_44# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/INV_1/A 2 4 2442 468
p DELTAX_0/X2 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/INV_0/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_108_44# 2 4 2525 468
p DELTAX_0/SUB8_0/X2 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_41_44# VDD 2 4 2466 468
p DELTAX_0/SUB8_0/X2 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_108_44# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_115_44# 2 4 2532 468
n DELTAX_0/SUB8_0/X2 NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_8# 2 4 2434 432
n DELTAX_0/SUB8_0/X2 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_8# NOR8_0/H 2 4 2490 432
n DELTAX_0/X2 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_8# NOR8_0/H 2 4 2426 432
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_8# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/INV_0/A 2 4 2506 432
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_115_8# NOR8_0/H 2 4 2539 432
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_115_44# VDD 2 4 2539 468
n DELTAX_0/SUB8_0/X2 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_41_8# NOR8_0/H 2 4 2466 432
n DELTAX_0/SUB8_0/X2 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_108_8# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_115_8# 2 4 2532 432
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/C VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_44# 2 4 2498 468
p DELTAX_0/X2 VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_44# 2 4 2482 468
n DELTAX_0/X2 NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_8# 2 4 2482 432
p DELTAX_0/SUB8_0/X2 VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_44# 2 4 2434 468
n DELTAX_0/X2 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/INV_0/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_108_8# 2 4 2525 432
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/INV_0/A NOR8_0/H Y2 2 4 2555 432
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/INV_0/A VDD Y2 2 8 2555 464
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/INV_1/A NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/C 2 4 2571 524
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/INV_1/A VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/C 2 8 2571 556
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_8# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/INV_1/A 2 4 2442 524
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/C NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_8# 2 4 2498 524
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_44# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/INV_0/A 2 4 2506 560
p DELTAX_0/X3 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_44# VDD 2 4 2426 560
p DELTAX_0/X3 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_41_44# 2 4 2458 560
p DELTAX_0/SUB8_0/X3 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_44# VDD 2 4 2490 560
n DELTAX_0/X3 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_41_8# 2 4 2458 524
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_44# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/INV_1/A 2 4 2442 560
p DELTAX_0/X3 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/INV_0/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_108_44# 2 4 2525 560
p DELTAX_0/SUB8_0/X3 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_41_44# VDD 2 4 2466 560
p DELTAX_0/SUB8_0/X3 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_108_44# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_115_44# 2 4 2532 560
n DELTAX_0/SUB8_0/X3 NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_8# 2 4 2434 524
n DELTAX_0/SUB8_0/X3 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_8# NOR8_0/H 2 4 2490 524
n DELTAX_0/X3 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_8# NOR8_0/H 2 4 2426 524
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_8# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/INV_0/A 2 4 2506 524
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_115_8# NOR8_0/H 2 4 2539 524
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_115_44# VDD 2 4 2539 560
n DELTAX_0/SUB8_0/X3 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_41_8# NOR8_0/H 2 4 2466 524
n DELTAX_0/SUB8_0/X3 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_108_8# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_115_8# 2 4 2532 524
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/C VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_44# 2 4 2498 560
p DELTAX_0/X3 VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_44# 2 4 2482 560
n DELTAX_0/X3 NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_8# 2 4 2482 524
p DELTAX_0/SUB8_0/X3 VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_44# 2 4 2434 560
n DELTAX_0/X3 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/INV_0/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_108_8# 2 4 2525 524
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/INV_0/A NOR8_0/H Y3 2 4 2555 524
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/INV_0/A VDD Y3 2 8 2555 556
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/INV_1/A NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/C 2 4 2571 616
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/INV_1/A VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/C 2 8 2571 648
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_8# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/INV_1/A 2 4 2442 616
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/C NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_8# 2 4 2498 616
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_44# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/INV_0/A 2 4 2506 652
p DELTAX_0/X4 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_44# VDD 2 4 2426 652
p DELTAX_0/X4 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_41_44# 2 4 2458 652
p DELTAX_0/SUB8_0/X4 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_44# VDD 2 4 2490 652
n DELTAX_0/X4 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_41_8# 2 4 2458 616
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_44# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/INV_1/A 2 4 2442 652
p DELTAX_0/X4 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/INV_0/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_108_44# 2 4 2525 652
p DELTAX_0/SUB8_0/X4 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_41_44# VDD 2 4 2466 652
p DELTAX_0/SUB8_0/X4 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_108_44# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_115_44# 2 4 2532 652
n DELTAX_0/SUB8_0/X4 NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_8# 2 4 2434 616
n DELTAX_0/SUB8_0/X4 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_8# NOR8_0/H 2 4 2490 616
n DELTAX_0/X4 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_8# NOR8_0/H 2 4 2426 616
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_8# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/INV_0/A 2 4 2506 616
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_115_8# NOR8_0/H 2 4 2539 616
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_115_44# VDD 2 4 2539 652
n DELTAX_0/SUB8_0/X4 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_41_8# NOR8_0/H 2 4 2466 616
n DELTAX_0/SUB8_0/X4 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_108_8# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_115_8# 2 4 2532 616
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/C VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_44# 2 4 2498 652
p DELTAX_0/X4 VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_44# 2 4 2482 652
n DELTAX_0/X4 NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_8# 2 4 2482 616
p DELTAX_0/SUB8_0/X4 VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_44# 2 4 2434 652
n DELTAX_0/X4 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/INV_0/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_108_8# 2 4 2525 616
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/INV_0/A NOR8_0/H Y4 2 4 2555 616
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/INV_0/A VDD Y4 2 8 2555 648
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/INV_1/A NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/C 2 4 2571 708
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/INV_1/A VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/C 2 8 2571 740
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_8# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/INV_1/A 2 4 2442 708
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/C NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_8# 2 4 2498 708
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_44# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/INV_0/A 2 4 2506 744
p DELTAX_0/X5 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_44# VDD 2 4 2426 744
p DELTAX_0/X5 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_41_44# 2 4 2458 744
p DELTAX_0/SUB8_0/X5 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_44# VDD 2 4 2490 744
n DELTAX_0/X5 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_41_8# 2 4 2458 708
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_44# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/INV_1/A 2 4 2442 744
p DELTAX_0/X5 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/INV_0/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_108_44# 2 4 2525 744
p DELTAX_0/SUB8_0/X5 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_41_44# VDD 2 4 2466 744
p DELTAX_0/SUB8_0/X5 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_108_44# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_115_44# 2 4 2532 744
n DELTAX_0/SUB8_0/X5 NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_8# 2 4 2434 708
n DELTAX_0/SUB8_0/X5 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_8# NOR8_0/H 2 4 2490 708
n DELTAX_0/X5 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_8# NOR8_0/H 2 4 2426 708
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_8# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/INV_0/A 2 4 2506 708
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_115_8# NOR8_0/H 2 4 2539 708
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_115_44# VDD 2 4 2539 744
n DELTAX_0/SUB8_0/X5 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_41_8# NOR8_0/H 2 4 2466 708
n DELTAX_0/SUB8_0/X5 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_108_8# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_115_8# 2 4 2532 708
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/C VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_44# 2 4 2498 744
p DELTAX_0/X5 VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_44# 2 4 2482 744
n DELTAX_0/X5 NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_8# 2 4 2482 708
p DELTAX_0/SUB8_0/X5 VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_44# 2 4 2434 744
n DELTAX_0/X5 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/INV_0/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_108_8# 2 4 2525 708
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/INV_0/A NOR8_0/H Y5 2 4 2555 708
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/INV_0/A VDD Y5 2 8 2555 740
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/INV_1/A NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/C 2 4 2571 800
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/INV_1/A VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/C 2 8 2571 832
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_8# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/INV_1/A 2 4 2442 800
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/C NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_8# 2 4 2498 800
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_44# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/INV_0/A 2 4 2506 836
p DELTAX_0/X6 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_44# VDD 2 4 2426 836
p DELTAX_0/X6 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_41_44# 2 4 2458 836
p DELTAX_0/SUB8_0/X6 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_44# VDD 2 4 2490 836
n DELTAX_0/X6 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_41_8# 2 4 2458 800
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_44# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/INV_1/A 2 4 2442 836
p DELTAX_0/X6 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/INV_0/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_108_44# 2 4 2525 836
p DELTAX_0/SUB8_0/X6 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_41_44# VDD 2 4 2466 836
p DELTAX_0/SUB8_0/X6 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_108_44# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_115_44# 2 4 2532 836
n DELTAX_0/SUB8_0/X6 NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_8# 2 4 2434 800
n DELTAX_0/SUB8_0/X6 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_8# NOR8_0/H 2 4 2490 800
n DELTAX_0/X6 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_8# NOR8_0/H 2 4 2426 800
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_8# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/INV_0/A 2 4 2506 800
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_115_8# NOR8_0/H 2 4 2539 800
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_115_44# VDD 2 4 2539 836
n DELTAX_0/SUB8_0/X6 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_41_8# NOR8_0/H 2 4 2466 800
n DELTAX_0/SUB8_0/X6 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_108_8# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_115_8# 2 4 2532 800
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/C VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_44# 2 4 2498 836
p DELTAX_0/X6 VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_44# 2 4 2482 836
n DELTAX_0/X6 NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_8# 2 4 2482 800
p DELTAX_0/SUB8_0/X6 VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_44# 2 4 2434 836
n DELTAX_0/X6 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/INV_0/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_108_8# 2 4 2525 800
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/INV_0/A NOR8_0/H Y6 2 4 2555 800
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/INV_0/A VDD Y6 2 8 2555 832
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/INV_1/A NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/Cout 2 4 2571 892
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/INV_1/A VDD DELTAX_0/SUB8_0/8BitAdder_0/Cout 2 8 2571 924
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_8# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/INV_1/A 2 4 2442 892
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/C NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_8# 2 4 2498 892
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_44# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/INV_0/A 2 4 2506 928
p DELTAX_0/X7 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_44# VDD 2 4 2426 928
p DELTAX_0/X7 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_41_44# 2 4 2458 928
p DELTAX_0/SUB8_0/X7 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_44# VDD 2 4 2490 928
n DELTAX_0/X7 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_41_8# 2 4 2458 892
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_44# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/INV_1/A 2 4 2442 928
p DELTAX_0/X7 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/INV_0/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_108_44# 2 4 2525 928
p DELTAX_0/SUB8_0/X7 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_41_44# VDD 2 4 2466 928
p DELTAX_0/SUB8_0/X7 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_108_44# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_115_44# 2 4 2532 928
n DELTAX_0/SUB8_0/X7 NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_8# 2 4 2434 892
n DELTAX_0/SUB8_0/X7 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_8# NOR8_0/H 2 4 2490 892
n DELTAX_0/X7 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_8# NOR8_0/H 2 4 2426 892
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_8# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/INV_0/A 2 4 2506 892
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_115_8# NOR8_0/H 2 4 2539 892
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_115_44# VDD 2 4 2539 928
n DELTAX_0/SUB8_0/X7 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_41_8# NOR8_0/H 2 4 2466 892
n DELTAX_0/SUB8_0/X7 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_108_8# DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_115_8# 2 4 2532 892
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/C VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_44# 2 4 2498 928
p DELTAX_0/X7 VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_44# 2 4 2482 928
n DELTAX_0/X7 NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_8# 2 4 2482 892
p DELTAX_0/SUB8_0/X7 VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_44# 2 4 2434 928
n DELTAX_0/X7 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/INV_0/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_108_8# 2 4 2525 892
n DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/INV_0/A NOR8_0/H Y7 2 4 2555 892
p DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/INV_0/A VDD Y7 2 8 2555 924
p DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_0/INV_0/Y VDD DELTAX_0/SUB8_0/XOR2_1/NAND2_0/A 2 4 2110 620
n DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_0/INV_0/Y NOR8_0/H DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_0/NAND2_0/a_10_8# 2 4 2110 584
n VDD DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_0/NAND2_0/a_10_8# DELTAX_0/SUB8_0/XOR2_1/NAND2_0/A 2 4 2120 584
p VDD DELTAX_0/SUB8_0/XOR2_1/NAND2_0/A VDD 2 4 2120 620
n DELTAX_0/SUB8_0/B4 NOR8_0/H DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_0/INV_0/Y 2 4 2093 584
p DELTAX_0/SUB8_0/B4 VDD DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_0/INV_0/Y 2 8 2093 616
p DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_1/INV_0/Y VDD DELTAX_0/SUB8_0/XOR2_1/NAND2_0/B 2 4 2154 620
n DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_1/INV_0/Y NOR8_0/H DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_1/NAND2_0/a_10_8# 2 4 2154 584
n DELTAX_0/SUB8_0/B4 DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_1/NAND2_0/a_10_8# DELTAX_0/SUB8_0/XOR2_1/NAND2_0/B 2 4 2164 584
p DELTAX_0/SUB8_0/B4 DELTAX_0/SUB8_0/XOR2_1/NAND2_0/B VDD 2 4 2164 620
n VDD NOR8_0/H DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_1/INV_0/Y 2 4 2137 584
p VDD VDD DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_1/INV_0/Y 2 8 2137 616
p DELTAX_0/SUB8_0/XOR2_1/NAND2_0/A VDD DELTAX_0/SUB8_0/X4 2 4 2182 620
n DELTAX_0/SUB8_0/XOR2_1/NAND2_0/A NOR8_0/H DELTAX_0/SUB8_0/XOR2_1/NAND2_0/a_10_8# 2 4 2182 584
n DELTAX_0/SUB8_0/XOR2_1/NAND2_0/B DELTAX_0/SUB8_0/XOR2_1/NAND2_0/a_10_8# DELTAX_0/SUB8_0/X4 2 4 2192 584
p DELTAX_0/SUB8_0/XOR2_1/NAND2_0/B DELTAX_0/SUB8_0/X4 VDD 2 4 2192 620
p DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_0/INV_0/Y VDD DELTAX_0/SUB8_0/XOR2_0/NAND2_0/A 2 4 2110 792
n DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_0/INV_0/Y NOR8_0/H DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_0/NAND2_0/a_10_8# 2 4 2110 756
n VDD DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_0/NAND2_0/a_10_8# DELTAX_0/SUB8_0/XOR2_0/NAND2_0/A 2 4 2120 756
p VDD DELTAX_0/SUB8_0/XOR2_0/NAND2_0/A VDD 2 4 2120 792
n DELTAX_0/SUB8_0/B6 NOR8_0/H DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_0/INV_0/Y 2 4 2093 756
p DELTAX_0/SUB8_0/B6 VDD DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_0/INV_0/Y 2 8 2093 788
p DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_1/INV_0/Y VDD DELTAX_0/SUB8_0/XOR2_0/NAND2_0/B 2 4 2154 792
n DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_1/INV_0/Y NOR8_0/H DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_1/NAND2_0/a_10_8# 2 4 2154 756
n DELTAX_0/SUB8_0/B6 DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_1/NAND2_0/a_10_8# DELTAX_0/SUB8_0/XOR2_0/NAND2_0/B 2 4 2164 756
p DELTAX_0/SUB8_0/B6 DELTAX_0/SUB8_0/XOR2_0/NAND2_0/B VDD 2 4 2164 792
n VDD NOR8_0/H DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_1/INV_0/Y 2 4 2137 756
p VDD VDD DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_1/INV_0/Y 2 8 2137 788
p DELTAX_0/SUB8_0/XOR2_0/NAND2_0/A VDD DELTAX_0/SUB8_0/X6 2 4 2182 792
n DELTAX_0/SUB8_0/XOR2_0/NAND2_0/A NOR8_0/H DELTAX_0/SUB8_0/XOR2_0/NAND2_0/a_10_8# 2 4 2182 756
n DELTAX_0/SUB8_0/XOR2_0/NAND2_0/B DELTAX_0/SUB8_0/XOR2_0/NAND2_0/a_10_8# DELTAX_0/SUB8_0/X6 2 4 2192 756
p DELTAX_0/SUB8_0/XOR2_0/NAND2_0/B DELTAX_0/SUB8_0/X6 VDD 2 4 2192 792
p DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_0/INV_0/Y VDD DELTAX_0/SUB8_0/XOR2_2/NAND2_0/A 2 4 2110 706
n DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_0/INV_0/Y NOR8_0/H DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_0/NAND2_0/a_10_8# 2 4 2110 670
n VDD DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_0/NAND2_0/a_10_8# DELTAX_0/SUB8_0/XOR2_2/NAND2_0/A 2 4 2120 670
p VDD DELTAX_0/SUB8_0/XOR2_2/NAND2_0/A VDD 2 4 2120 706
n DELTAX_0/SUB8_0/B5 NOR8_0/H DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_0/INV_0/Y 2 4 2093 670
p DELTAX_0/SUB8_0/B5 VDD DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_0/INV_0/Y 2 8 2093 702
p DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_1/INV_0/Y VDD DELTAX_0/SUB8_0/XOR2_2/NAND2_0/B 2 4 2154 706
n DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_1/INV_0/Y NOR8_0/H DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_1/NAND2_0/a_10_8# 2 4 2154 670
n DELTAX_0/SUB8_0/B5 DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_1/NAND2_0/a_10_8# DELTAX_0/SUB8_0/XOR2_2/NAND2_0/B 2 4 2164 670
p DELTAX_0/SUB8_0/B5 DELTAX_0/SUB8_0/XOR2_2/NAND2_0/B VDD 2 4 2164 706
n VDD NOR8_0/H DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_1/INV_0/Y 2 4 2137 670
p VDD VDD DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_1/INV_0/Y 2 8 2137 702
p DELTAX_0/SUB8_0/XOR2_2/NAND2_0/A VDD DELTAX_0/SUB8_0/X5 2 4 2182 706
n DELTAX_0/SUB8_0/XOR2_2/NAND2_0/A NOR8_0/H DELTAX_0/SUB8_0/XOR2_2/NAND2_0/a_10_8# 2 4 2182 670
n DELTAX_0/SUB8_0/XOR2_2/NAND2_0/B DELTAX_0/SUB8_0/XOR2_2/NAND2_0/a_10_8# DELTAX_0/SUB8_0/X5 2 4 2192 670
p DELTAX_0/SUB8_0/XOR2_2/NAND2_0/B DELTAX_0/SUB8_0/X5 VDD 2 4 2192 706
n RST COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_0/a_9_8# COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_0/a_17_8# 2 4 678 75
p RST COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_3/B VDD 2 8 678 107
n COUNTER4_2/Reg4_0/D0 NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_0/a_9_8# 2 4 670 75
p COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_4/A VDD COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_3/B 2 8 690 107
p COUNTER4_2/Reg4_0/D0 VDD COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_3/B 2 8 670 107
n COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_4/A COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_0/a_17_8# COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_3/B 2 4 690 75
n NOR4_0/Y COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_1/a_9_8# COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_1/a_17_8# 2 4 714 75
p NOR4_0/Y COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_4/A VDD 2 8 714 107
n COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_3/B NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_1/a_9_8# 2 4 706 75
p COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_5/B VDD COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_4/A 2 8 726 107
p COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_3/B VDD COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_4/A 2 8 706 107
n COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_5/B COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_1/a_17_8# COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_4/A 2 4 726 75
n RST COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_2/a_9_8# COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_2/a_17_8# 2 4 750 75
p RST COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_5/B VDD 2 8 750 107
n NOR4_0/Y NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_2/a_9_8# 2 4 742 75
p COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_3/Y VDD COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_5/B 2 8 762 107
p NOR4_0/Y VDD COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_5/B 2 8 742 107
n COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_3/Y COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_2/a_17_8# COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_5/B 2 4 762 75
n COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_3/B COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_3/a_9_8# COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_3/a_17_8# 2 4 786 75
p COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_3/B COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_3/Y VDD 2 8 786 107
n COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_5/B NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_3/a_9_8# 2 4 778 75
p VDD VDD COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_3/Y 2 8 798 107
p COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_5/B VDD COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_3/Y 2 8 778 107
n VDD COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_3/a_17_8# COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_3/Y 2 4 798 75
n RST COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_4/a_9_8# COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_4/a_17_8# 2 4 822 75
p RST COUNTER4_2/Reg4_0/Q0b VDD 2 8 822 107
n COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_4/A NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_4/a_9_8# 2 4 814 75
p NOR8_0/A VDD COUNTER4_2/Reg4_0/Q0b 2 8 834 107
p COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_4/A VDD COUNTER4_2/Reg4_0/Q0b 2 8 814 107
n NOR8_0/A COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_4/a_17_8# COUNTER4_2/Reg4_0/Q0b 2 4 834 75
n COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_5/B COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_5/a_9_8# COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_5/a_17_8# 2 4 858 75
p COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_5/B NOR8_0/A VDD 2 8 858 107
n COUNTER4_2/Reg4_0/Q0b NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_5/a_9_8# 2 4 850 75
p VDD VDD NOR8_0/A 2 8 870 107
p COUNTER4_2/Reg4_0/Q0b VDD NOR8_0/A 2 8 850 107
n VDD COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_5/a_17_8# NOR8_0/A 2 4 870 75
n RST COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_0/a_9_8# COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_0/a_17_8# 2 4 678 183
p RST COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_3/B VDD 2 8 678 215
n COUNTER4_2/Reg4_0/D1 NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_0/a_9_8# 2 4 670 183
p COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_4/A VDD COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_3/B 2 8 690 215
p COUNTER4_2/Reg4_0/D1 VDD COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_3/B 2 8 670 215
n COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_4/A COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_0/a_17_8# COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_3/B 2 4 690 183
n NOR4_0/Y COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_1/a_9_8# COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_1/a_17_8# 2 4 714 183
p NOR4_0/Y COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_4/A VDD 2 8 714 215
n COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_3/B NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_1/a_9_8# 2 4 706 183
p COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_5/B VDD COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_4/A 2 8 726 215
p COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_3/B VDD COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_4/A 2 8 706 215
n COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_5/B COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_1/a_17_8# COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_4/A 2 4 726 183
n RST COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_2/a_9_8# COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_2/a_17_8# 2 4 750 183
p RST COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_5/B VDD 2 8 750 215
n NOR4_0/Y NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_2/a_9_8# 2 4 742 183
p COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_3/Y VDD COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_5/B 2 8 762 215
p NOR4_0/Y VDD COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_5/B 2 8 742 215
n COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_3/Y COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_2/a_17_8# COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_5/B 2 4 762 183
n COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_3/B COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_3/a_9_8# COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_3/a_17_8# 2 4 786 183
p COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_3/B COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_3/Y VDD 2 8 786 215
n COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_5/B NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_3/a_9_8# 2 4 778 183
p VDD VDD COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_3/Y 2 8 798 215
p COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_5/B VDD COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_3/Y 2 8 778 215
n VDD COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_3/a_17_8# COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_3/Y 2 4 798 183
n RST COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_4/a_9_8# COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_4/a_17_8# 2 4 822 183
p RST COUNTER4_2/Reg4_0/Q1b VDD 2 8 822 215
n COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_4/A NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_4/a_9_8# 2 4 814 183
p NOR8_0/B VDD COUNTER4_2/Reg4_0/Q1b 2 8 834 215
p COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_4/A VDD COUNTER4_2/Reg4_0/Q1b 2 8 814 215
n NOR8_0/B COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_4/a_17_8# COUNTER4_2/Reg4_0/Q1b 2 4 834 183
n COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_5/B COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_5/a_9_8# COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_5/a_17_8# 2 4 858 183
p COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_5/B NOR8_0/B VDD 2 8 858 215
n COUNTER4_2/Reg4_0/Q1b NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_5/a_9_8# 2 4 850 183
p VDD VDD NOR8_0/B 2 8 870 215
p COUNTER4_2/Reg4_0/Q1b VDD NOR8_0/B 2 8 850 215
n VDD COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_5/a_17_8# NOR8_0/B 2 4 870 183
n RST COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_0/a_9_8# COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_0/a_17_8# 2 4 678 291
p RST COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_3/B VDD 2 8 678 323
n COUNTER4_2/Reg4_0/D2 NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_0/a_9_8# 2 4 670 291
p COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_4/A VDD COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_3/B 2 8 690 323
p COUNTER4_2/Reg4_0/D2 VDD COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_3/B 2 8 670 323
n COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_4/A COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_0/a_17_8# COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_3/B 2 4 690 291
n NOR4_0/Y COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_1/a_9_8# COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_1/a_17_8# 2 4 714 291
p NOR4_0/Y COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_4/A VDD 2 8 714 323
n COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_3/B NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_1/a_9_8# 2 4 706 291
p COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_5/B VDD COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_4/A 2 8 726 323
p COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_3/B VDD COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_4/A 2 8 706 323
n COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_5/B COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_1/a_17_8# COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_4/A 2 4 726 291
n RST COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_2/a_9_8# COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_2/a_17_8# 2 4 750 291
p RST COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_5/B VDD 2 8 750 323
n NOR4_0/Y NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_2/a_9_8# 2 4 742 291
p COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_3/Y VDD COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_5/B 2 8 762 323
p NOR4_0/Y VDD COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_5/B 2 8 742 323
n COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_3/Y COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_2/a_17_8# COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_5/B 2 4 762 291
n COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_3/B COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_3/a_9_8# COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_3/a_17_8# 2 4 786 291
p COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_3/B COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_3/Y VDD 2 8 786 323
n COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_5/B NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_3/a_9_8# 2 4 778 291
p VDD VDD COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_3/Y 2 8 798 323
p COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_5/B VDD COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_3/Y 2 8 778 323
n VDD COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_3/a_17_8# COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_3/Y 2 4 798 291
n RST COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_4/a_9_8# COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_4/a_17_8# 2 4 822 291
p RST COUNTER4_2/Reg4_0/Q2b VDD 2 8 822 323
n COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_4/A NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_4/a_9_8# 2 4 814 291
p NOR8_0/C VDD COUNTER4_2/Reg4_0/Q2b 2 8 834 323
p COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_4/A VDD COUNTER4_2/Reg4_0/Q2b 2 8 814 323
n NOR8_0/C COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_4/a_17_8# COUNTER4_2/Reg4_0/Q2b 2 4 834 291
n COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_5/B COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_5/a_9_8# COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_5/a_17_8# 2 4 858 291
p COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_5/B NOR8_0/C VDD 2 8 858 323
n COUNTER4_2/Reg4_0/Q2b NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_5/a_9_8# 2 4 850 291
p VDD VDD NOR8_0/C 2 8 870 323
p COUNTER4_2/Reg4_0/Q2b VDD NOR8_0/C 2 8 850 323
n VDD COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_5/a_17_8# NOR8_0/C 2 4 870 291
n RST COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_0/a_9_8# COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_0/a_17_8# 2 4 678 399
p RST COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_3/B VDD 2 8 678 431
n COUNTER4_2/Reg4_0/D3 NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_0/a_9_8# 2 4 670 399
p COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_4/A VDD COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_3/B 2 8 690 431
p COUNTER4_2/Reg4_0/D3 VDD COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_3/B 2 8 670 431
n COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_4/A COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_0/a_17_8# COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_3/B 2 4 690 399
n NOR4_0/Y COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_1/a_9_8# COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_1/a_17_8# 2 4 714 399
p NOR4_0/Y COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_4/A VDD 2 8 714 431
n COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_3/B NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_1/a_9_8# 2 4 706 399
p COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_5/B VDD COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_4/A 2 8 726 431
p COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_3/B VDD COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_4/A 2 8 706 431
n COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_5/B COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_1/a_17_8# COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_4/A 2 4 726 399
n RST COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_2/a_9_8# COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_2/a_17_8# 2 4 750 399
p RST COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_5/B VDD 2 8 750 431
n NOR4_0/Y NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_2/a_9_8# 2 4 742 399
p COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_3/Y VDD COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_5/B 2 8 762 431
p NOR4_0/Y VDD COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_5/B 2 8 742 431
n COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_3/Y COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_2/a_17_8# COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_5/B 2 4 762 399
n COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_3/B COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_3/a_9_8# COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_3/a_17_8# 2 4 786 399
p COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_3/B COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_3/Y VDD 2 8 786 431
n COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_5/B NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_3/a_9_8# 2 4 778 399
p VDD VDD COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_3/Y 2 8 798 431
p COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_5/B VDD COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_3/Y 2 8 778 431
n VDD COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_3/a_17_8# COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_3/Y 2 4 798 399
n RST COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_4/a_9_8# COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_4/a_17_8# 2 4 822 399
p RST COUNTER4_2/Reg4_0/Q3b VDD 2 8 822 431
n COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_4/A NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_4/a_9_8# 2 4 814 399
p NOR8_0/D VDD COUNTER4_2/Reg4_0/Q3b 2 8 834 431
p COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_4/A VDD COUNTER4_2/Reg4_0/Q3b 2 8 814 431
n NOR8_0/D COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_4/a_17_8# COUNTER4_2/Reg4_0/Q3b 2 4 834 399
n COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_5/B COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_5/a_9_8# COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_5/a_17_8# 2 4 858 399
p COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_5/B NOR8_0/D VDD 2 8 858 431
n COUNTER4_2/Reg4_0/Q3b NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_5/a_9_8# 2 4 850 399
p VDD VDD NOR8_0/D 2 8 870 431
p COUNTER4_2/Reg4_0/Q3b VDD NOR8_0/D 2 8 850 431
n VDD COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_5/a_17_8# NOR8_0/D 2 4 870 399
n COUNTER4_2/8BitAdder_0/FullAdder_0/INV_1/A NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_1/C 2 4 1115 67
p COUNTER4_2/8BitAdder_0/FullAdder_0/INV_1/A VDD COUNTER4_2/8BitAdder_0/FullAdder_1/C 2 8 1115 99
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_8# COUNTER4_2/8BitAdder_0/FullAdder_0/INV_1/A 2 4 986 67
n NOR8_0/H NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_8# 2 4 1042 67
p COUNTER4_2/8BitAdder_0/FullAdder_0/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_44# COUNTER4_2/8BitAdder_0/FullAdder_0/INV_0/A 2 4 1050 103
p VDD COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_44# VDD 2 4 970 103
p VDD COUNTER4_2/8BitAdder_0/FullAdder_0/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_41_44# 2 4 1002 103
p NOR8_0/A COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_44# VDD 2 4 1034 103
n VDD COUNTER4_2/8BitAdder_0/FullAdder_0/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_41_8# 2 4 1002 67
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_44# COUNTER4_2/8BitAdder_0/FullAdder_0/INV_1/A 2 4 986 103
p VDD COUNTER4_2/8BitAdder_0/FullAdder_0/INV_0/A COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_108_44# 2 4 1069 103
p NOR8_0/A COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_41_44# VDD 2 4 1010 103
p NOR8_0/A COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_108_44# COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_115_44# 2 4 1076 103
n NOR8_0/A NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_8# 2 4 978 67
n NOR8_0/A COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_8# NOR8_0/H 2 4 1034 67
n VDD COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_8# NOR8_0/H 2 4 970 67
n COUNTER4_2/8BitAdder_0/FullAdder_0/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_8# COUNTER4_2/8BitAdder_0/FullAdder_0/INV_0/A 2 4 1050 67
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_115_8# NOR8_0/H 2 4 1083 67
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_115_44# VDD 2 4 1083 103
n NOR8_0/A COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_41_8# NOR8_0/H 2 4 1010 67
n NOR8_0/A COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_108_8# COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_115_8# 2 4 1076 67
p NOR8_0/H VDD COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_44# 2 4 1042 103
p VDD VDD COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_44# 2 4 1026 103
n VDD NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_8# 2 4 1026 67
p NOR8_0/A VDD COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_44# 2 4 978 103
n VDD COUNTER4_2/8BitAdder_0/FullAdder_0/INV_0/A COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_108_8# 2 4 1069 67
n COUNTER4_2/8BitAdder_0/FullAdder_0/INV_0/A NOR8_0/H COUNTER4_2/Reg4_0/D0 2 4 1099 67
p COUNTER4_2/8BitAdder_0/FullAdder_0/INV_0/A VDD COUNTER4_2/Reg4_0/D0 2 8 1099 99
n COUNTER4_2/8BitAdder_0/FullAdder_1/INV_1/A NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_2/C 2 4 1115 159
p COUNTER4_2/8BitAdder_0/FullAdder_1/INV_1/A VDD COUNTER4_2/8BitAdder_0/FullAdder_2/C 2 8 1115 191
n COUNTER4_2/8BitAdder_0/FullAdder_1/C COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_8# COUNTER4_2/8BitAdder_0/FullAdder_1/INV_1/A 2 4 986 159
n COUNTER4_2/8BitAdder_0/FullAdder_1/C NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_8# 2 4 1042 159
p COUNTER4_2/8BitAdder_0/FullAdder_1/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_44# COUNTER4_2/8BitAdder_0/FullAdder_1/INV_0/A 2 4 1050 195
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_44# VDD 2 4 970 195
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_1/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_41_44# 2 4 1002 195
p NOR8_0/B COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_44# VDD 2 4 1034 195
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_1/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_41_8# 2 4 1002 159
p COUNTER4_2/8BitAdder_0/FullAdder_1/C COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_44# COUNTER4_2/8BitAdder_0/FullAdder_1/INV_1/A 2 4 986 195
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_1/INV_0/A COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_108_44# 2 4 1069 195
p NOR8_0/B COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_41_44# VDD 2 4 1010 195
p NOR8_0/B COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_108_44# COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_115_44# 2 4 1076 195
n NOR8_0/B NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_8# 2 4 978 159
n NOR8_0/B COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_8# NOR8_0/H 2 4 1034 159
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_8# NOR8_0/H 2 4 970 159
n COUNTER4_2/8BitAdder_0/FullAdder_1/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_8# COUNTER4_2/8BitAdder_0/FullAdder_1/INV_0/A 2 4 1050 159
n COUNTER4_2/8BitAdder_0/FullAdder_1/C COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_115_8# NOR8_0/H 2 4 1083 159
p COUNTER4_2/8BitAdder_0/FullAdder_1/C COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_115_44# VDD 2 4 1083 195
n NOR8_0/B COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_41_8# NOR8_0/H 2 4 1010 159
n NOR8_0/B COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_108_8# COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_115_8# 2 4 1076 159
p COUNTER4_2/8BitAdder_0/FullAdder_1/C VDD COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_44# 2 4 1042 195
p NOR8_0/H VDD COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_44# 2 4 1026 195
n NOR8_0/H NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_8# 2 4 1026 159
p NOR8_0/B VDD COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_44# 2 4 978 195
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_1/INV_0/A COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_108_8# 2 4 1069 159
n COUNTER4_2/8BitAdder_0/FullAdder_1/INV_0/A NOR8_0/H COUNTER4_2/Reg4_0/D1 2 4 1099 159
p COUNTER4_2/8BitAdder_0/FullAdder_1/INV_0/A VDD COUNTER4_2/Reg4_0/D1 2 8 1099 191
n COUNTER4_2/8BitAdder_0/FullAdder_2/INV_1/A NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_3/C 2 4 1115 251
p COUNTER4_2/8BitAdder_0/FullAdder_2/INV_1/A VDD COUNTER4_2/8BitAdder_0/FullAdder_3/C 2 8 1115 283
n COUNTER4_2/8BitAdder_0/FullAdder_2/C COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_8# COUNTER4_2/8BitAdder_0/FullAdder_2/INV_1/A 2 4 986 251
n COUNTER4_2/8BitAdder_0/FullAdder_2/C NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_8# 2 4 1042 251
p COUNTER4_2/8BitAdder_0/FullAdder_2/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_44# COUNTER4_2/8BitAdder_0/FullAdder_2/INV_0/A 2 4 1050 287
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_44# VDD 2 4 970 287
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_2/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_41_44# 2 4 1002 287
p NOR8_0/C COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_44# VDD 2 4 1034 287
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_2/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_41_8# 2 4 1002 251
p COUNTER4_2/8BitAdder_0/FullAdder_2/C COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_44# COUNTER4_2/8BitAdder_0/FullAdder_2/INV_1/A 2 4 986 287
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_2/INV_0/A COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_108_44# 2 4 1069 287
p NOR8_0/C COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_41_44# VDD 2 4 1010 287
p NOR8_0/C COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_108_44# COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_115_44# 2 4 1076 287
n NOR8_0/C NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_8# 2 4 978 251
n NOR8_0/C COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_8# NOR8_0/H 2 4 1034 251
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_8# NOR8_0/H 2 4 970 251
n COUNTER4_2/8BitAdder_0/FullAdder_2/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_8# COUNTER4_2/8BitAdder_0/FullAdder_2/INV_0/A 2 4 1050 251
n COUNTER4_2/8BitAdder_0/FullAdder_2/C COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_115_8# NOR8_0/H 2 4 1083 251
p COUNTER4_2/8BitAdder_0/FullAdder_2/C COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_115_44# VDD 2 4 1083 287
n NOR8_0/C COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_41_8# NOR8_0/H 2 4 1010 251
n NOR8_0/C COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_108_8# COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_115_8# 2 4 1076 251
p COUNTER4_2/8BitAdder_0/FullAdder_2/C VDD COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_44# 2 4 1042 287
p NOR8_0/H VDD COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_44# 2 4 1026 287
n NOR8_0/H NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_8# 2 4 1026 251
p NOR8_0/C VDD COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_44# 2 4 978 287
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_2/INV_0/A COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_108_8# 2 4 1069 251
n COUNTER4_2/8BitAdder_0/FullAdder_2/INV_0/A NOR8_0/H COUNTER4_2/Reg4_0/D2 2 4 1099 251
p COUNTER4_2/8BitAdder_0/FullAdder_2/INV_0/A VDD COUNTER4_2/Reg4_0/D2 2 8 1099 283
n COUNTER4_2/8BitAdder_0/FullAdder_3/INV_1/A NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_4/C 2 4 1115 343
p COUNTER4_2/8BitAdder_0/FullAdder_3/INV_1/A VDD COUNTER4_2/8BitAdder_0/FullAdder_4/C 2 8 1115 375
n COUNTER4_2/8BitAdder_0/FullAdder_3/C COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_8# COUNTER4_2/8BitAdder_0/FullAdder_3/INV_1/A 2 4 986 343
n COUNTER4_2/8BitAdder_0/FullAdder_3/C NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_8# 2 4 1042 343
p COUNTER4_2/8BitAdder_0/FullAdder_3/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_44# COUNTER4_2/8BitAdder_0/FullAdder_3/INV_0/A 2 4 1050 379
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_44# VDD 2 4 970 379
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_3/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_41_44# 2 4 1002 379
p NOR8_0/D COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_44# VDD 2 4 1034 379
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_3/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_41_8# 2 4 1002 343
p COUNTER4_2/8BitAdder_0/FullAdder_3/C COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_44# COUNTER4_2/8BitAdder_0/FullAdder_3/INV_1/A 2 4 986 379
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_3/INV_0/A COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_108_44# 2 4 1069 379
p NOR8_0/D COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_41_44# VDD 2 4 1010 379
p NOR8_0/D COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_108_44# COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_115_44# 2 4 1076 379
n NOR8_0/D NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_8# 2 4 978 343
n NOR8_0/D COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_8# NOR8_0/H 2 4 1034 343
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_8# NOR8_0/H 2 4 970 343
n COUNTER4_2/8BitAdder_0/FullAdder_3/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_8# COUNTER4_2/8BitAdder_0/FullAdder_3/INV_0/A 2 4 1050 343
n COUNTER4_2/8BitAdder_0/FullAdder_3/C COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_115_8# NOR8_0/H 2 4 1083 343
p COUNTER4_2/8BitAdder_0/FullAdder_3/C COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_115_44# VDD 2 4 1083 379
n NOR8_0/D COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_41_8# NOR8_0/H 2 4 1010 343
n NOR8_0/D COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_108_8# COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_115_8# 2 4 1076 343
p COUNTER4_2/8BitAdder_0/FullAdder_3/C VDD COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_44# 2 4 1042 379
p NOR8_0/H VDD COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_44# 2 4 1026 379
n NOR8_0/H NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_8# 2 4 1026 343
p NOR8_0/D VDD COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_44# 2 4 978 379
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_3/INV_0/A COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_108_8# 2 4 1069 343
n COUNTER4_2/8BitAdder_0/FullAdder_3/INV_0/A NOR8_0/H COUNTER4_2/Reg4_0/D3 2 4 1099 343
p COUNTER4_2/8BitAdder_0/FullAdder_3/INV_0/A VDD COUNTER4_2/Reg4_0/D3 2 8 1099 375
n COUNTER4_2/8BitAdder_0/FullAdder_4/INV_1/A NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_5/C 2 4 1115 435
p COUNTER4_2/8BitAdder_0/FullAdder_4/INV_1/A VDD COUNTER4_2/8BitAdder_0/FullAdder_5/C 2 8 1115 467
n COUNTER4_2/8BitAdder_0/FullAdder_4/C COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_8# COUNTER4_2/8BitAdder_0/FullAdder_4/INV_1/A 2 4 986 435
n COUNTER4_2/8BitAdder_0/FullAdder_4/C NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_8# 2 4 1042 435
p COUNTER4_2/8BitAdder_0/FullAdder_4/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_44# COUNTER4_2/8BitAdder_0/FullAdder_4/INV_0/A 2 4 1050 471
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_44# VDD 2 4 970 471
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_4/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_41_44# 2 4 1002 471
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_44# VDD 2 4 1034 471
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_4/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_41_8# 2 4 1002 435
p COUNTER4_2/8BitAdder_0/FullAdder_4/C COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_44# COUNTER4_2/8BitAdder_0/FullAdder_4/INV_1/A 2 4 986 471
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_4/INV_0/A COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_108_44# 2 4 1069 471
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_41_44# VDD 2 4 1010 471
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_108_44# COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_115_44# 2 4 1076 471
n NOR8_0/H NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_8# 2 4 978 435
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_8# NOR8_0/H 2 4 1034 435
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_8# NOR8_0/H 2 4 970 435
n COUNTER4_2/8BitAdder_0/FullAdder_4/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_8# COUNTER4_2/8BitAdder_0/FullAdder_4/INV_0/A 2 4 1050 435
n COUNTER4_2/8BitAdder_0/FullAdder_4/C COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_115_8# NOR8_0/H 2 4 1083 435
p COUNTER4_2/8BitAdder_0/FullAdder_4/C COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_115_44# VDD 2 4 1083 471
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_41_8# NOR8_0/H 2 4 1010 435
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_108_8# COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_115_8# 2 4 1076 435
p COUNTER4_2/8BitAdder_0/FullAdder_4/C VDD COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_44# 2 4 1042 471
p NOR8_0/H VDD COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_44# 2 4 1026 471
n NOR8_0/H NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_8# 2 4 1026 435
p NOR8_0/H VDD COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_44# 2 4 978 471
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_4/INV_0/A COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_108_8# 2 4 1069 435
n COUNTER4_2/8BitAdder_0/FullAdder_4/INV_0/A NOR8_0/H COUNTER4_2/8BitAdder_0/S4 2 4 1099 435
p COUNTER4_2/8BitAdder_0/FullAdder_4/INV_0/A VDD COUNTER4_2/8BitAdder_0/S4 2 8 1099 467
n COUNTER4_2/8BitAdder_0/FullAdder_5/INV_1/A NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_6/C 2 4 1115 527
p COUNTER4_2/8BitAdder_0/FullAdder_5/INV_1/A VDD COUNTER4_2/8BitAdder_0/FullAdder_6/C 2 8 1115 559
n COUNTER4_2/8BitAdder_0/FullAdder_5/C COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_8# COUNTER4_2/8BitAdder_0/FullAdder_5/INV_1/A 2 4 986 527
n COUNTER4_2/8BitAdder_0/FullAdder_5/C NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_8# 2 4 1042 527
p COUNTER4_2/8BitAdder_0/FullAdder_5/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_44# COUNTER4_2/8BitAdder_0/FullAdder_5/INV_0/A 2 4 1050 563
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_44# VDD 2 4 970 563
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_5/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_41_44# 2 4 1002 563
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_44# VDD 2 4 1034 563
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_5/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_41_8# 2 4 1002 527
p COUNTER4_2/8BitAdder_0/FullAdder_5/C COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_44# COUNTER4_2/8BitAdder_0/FullAdder_5/INV_1/A 2 4 986 563
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_5/INV_0/A COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_108_44# 2 4 1069 563
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_41_44# VDD 2 4 1010 563
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_108_44# COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_115_44# 2 4 1076 563
n NOR8_0/H NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_8# 2 4 978 527
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_8# NOR8_0/H 2 4 1034 527
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_8# NOR8_0/H 2 4 970 527
n COUNTER4_2/8BitAdder_0/FullAdder_5/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_8# COUNTER4_2/8BitAdder_0/FullAdder_5/INV_0/A 2 4 1050 527
n COUNTER4_2/8BitAdder_0/FullAdder_5/C COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_115_8# NOR8_0/H 2 4 1083 527
p COUNTER4_2/8BitAdder_0/FullAdder_5/C COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_115_44# VDD 2 4 1083 563
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_41_8# NOR8_0/H 2 4 1010 527
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_108_8# COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_115_8# 2 4 1076 527
p COUNTER4_2/8BitAdder_0/FullAdder_5/C VDD COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_44# 2 4 1042 563
p NOR8_0/H VDD COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_44# 2 4 1026 563
n NOR8_0/H NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_8# 2 4 1026 527
p NOR8_0/H VDD COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_44# 2 4 978 563
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_5/INV_0/A COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_108_8# 2 4 1069 527
n COUNTER4_2/8BitAdder_0/FullAdder_5/INV_0/A NOR8_0/H COUNTER4_2/8BitAdder_0/S5 2 4 1099 527
p COUNTER4_2/8BitAdder_0/FullAdder_5/INV_0/A VDD COUNTER4_2/8BitAdder_0/S5 2 8 1099 559
n COUNTER4_2/8BitAdder_0/FullAdder_6/INV_1/A NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_7/C 2 4 1115 619
p COUNTER4_2/8BitAdder_0/FullAdder_6/INV_1/A VDD COUNTER4_2/8BitAdder_0/FullAdder_7/C 2 8 1115 651
n COUNTER4_2/8BitAdder_0/FullAdder_6/C COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_8# COUNTER4_2/8BitAdder_0/FullAdder_6/INV_1/A 2 4 986 619
n COUNTER4_2/8BitAdder_0/FullAdder_6/C NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_8# 2 4 1042 619
p COUNTER4_2/8BitAdder_0/FullAdder_6/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_44# COUNTER4_2/8BitAdder_0/FullAdder_6/INV_0/A 2 4 1050 655
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_44# VDD 2 4 970 655
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_6/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_41_44# 2 4 1002 655
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_44# VDD 2 4 1034 655
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_6/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_41_8# 2 4 1002 619
p COUNTER4_2/8BitAdder_0/FullAdder_6/C COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_44# COUNTER4_2/8BitAdder_0/FullAdder_6/INV_1/A 2 4 986 655
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_6/INV_0/A COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_108_44# 2 4 1069 655
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_41_44# VDD 2 4 1010 655
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_108_44# COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_115_44# 2 4 1076 655
n NOR8_0/H NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_8# 2 4 978 619
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_8# NOR8_0/H 2 4 1034 619
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_8# NOR8_0/H 2 4 970 619
n COUNTER4_2/8BitAdder_0/FullAdder_6/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_8# COUNTER4_2/8BitAdder_0/FullAdder_6/INV_0/A 2 4 1050 619
n COUNTER4_2/8BitAdder_0/FullAdder_6/C COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_115_8# NOR8_0/H 2 4 1083 619
p COUNTER4_2/8BitAdder_0/FullAdder_6/C COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_115_44# VDD 2 4 1083 655
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_41_8# NOR8_0/H 2 4 1010 619
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_108_8# COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_115_8# 2 4 1076 619
p COUNTER4_2/8BitAdder_0/FullAdder_6/C VDD COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_44# 2 4 1042 655
p NOR8_0/H VDD COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_44# 2 4 1026 655
n NOR8_0/H NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_8# 2 4 1026 619
p NOR8_0/H VDD COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_44# 2 4 978 655
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_6/INV_0/A COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_108_8# 2 4 1069 619
n COUNTER4_2/8BitAdder_0/FullAdder_6/INV_0/A NOR8_0/H COUNTER4_2/8BitAdder_0/S6 2 4 1099 619
p COUNTER4_2/8BitAdder_0/FullAdder_6/INV_0/A VDD COUNTER4_2/8BitAdder_0/S6 2 8 1099 651
n COUNTER4_2/8BitAdder_0/FullAdder_7/INV_1/A NOR8_0/H COUNTER4_2/8BitAdder_0/Cout 2 4 1115 711
p COUNTER4_2/8BitAdder_0/FullAdder_7/INV_1/A VDD COUNTER4_2/8BitAdder_0/Cout 2 8 1115 743
n COUNTER4_2/8BitAdder_0/FullAdder_7/C COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_8# COUNTER4_2/8BitAdder_0/FullAdder_7/INV_1/A 2 4 986 711
n COUNTER4_2/8BitAdder_0/FullAdder_7/C NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_8# 2 4 1042 711
p COUNTER4_2/8BitAdder_0/FullAdder_7/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_44# COUNTER4_2/8BitAdder_0/FullAdder_7/INV_0/A 2 4 1050 747
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_44# VDD 2 4 970 747
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_7/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_41_44# 2 4 1002 747
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_44# VDD 2 4 1034 747
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_7/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_41_8# 2 4 1002 711
p COUNTER4_2/8BitAdder_0/FullAdder_7/C COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_44# COUNTER4_2/8BitAdder_0/FullAdder_7/INV_1/A 2 4 986 747
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_7/INV_0/A COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_108_44# 2 4 1069 747
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_41_44# VDD 2 4 1010 747
p NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_108_44# COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_115_44# 2 4 1076 747
n NOR8_0/H NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_8# 2 4 978 711
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_8# NOR8_0/H 2 4 1034 711
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_8# NOR8_0/H 2 4 970 711
n COUNTER4_2/8BitAdder_0/FullAdder_7/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_8# COUNTER4_2/8BitAdder_0/FullAdder_7/INV_0/A 2 4 1050 711
n COUNTER4_2/8BitAdder_0/FullAdder_7/C COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_115_8# NOR8_0/H 2 4 1083 711
p COUNTER4_2/8BitAdder_0/FullAdder_7/C COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_115_44# VDD 2 4 1083 747
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_41_8# NOR8_0/H 2 4 1010 711
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_108_8# COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_115_8# 2 4 1076 711
p COUNTER4_2/8BitAdder_0/FullAdder_7/C VDD COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_44# 2 4 1042 747
p NOR8_0/H VDD COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_44# 2 4 1026 747
n NOR8_0/H NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_8# 2 4 1026 711
p NOR8_0/H VDD COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_44# 2 4 978 747
n NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_7/INV_0/A COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_108_8# 2 4 1069 711
n COUNTER4_2/8BitAdder_0/FullAdder_7/INV_0/A NOR8_0/H COUNTER4_2/8BitAdder_0/S7 2 4 1099 711
p COUNTER4_2/8BitAdder_0/FullAdder_7/INV_0/A VDD COUNTER4_2/8BitAdder_0/S7 2 8 1099 743
n NOR8_0/C NOR8_0/Y NOR8_0/H 2 4 1219 8
p NOR8_0/A VDD NOR8_0/a_9_44# 2 4 1203 44
p NOR8_0/H NOR8_0/a_33_44# NOR8_0/a_41_44# 2 4 1235 44
n NOR8_0/H NOR8_0/Y NOR8_0/H 2 4 1235 8
p NOR8_0/C NOR8_0/a_17_44# NOR8_0/a_25_44# 2 4 1219 44
n NOR8_0/H NOR8_0/Y NOR8_0/H 2 4 1251 8
p NOR8_0/H NOR8_0/a_41_44# NOR8_0/a_49_44# 2 4 1243 44
p NOR8_0/D NOR8_0/a_25_44# NOR8_0/a_33_44# 2 4 1227 44
n NOR8_0/B NOR8_0/H NOR8_0/Y 2 4 1211 8
n NOR8_0/A NOR8_0/Y NOR8_0/H 2 4 1203 8
p NOR8_0/H NOR8_0/a_49_44# NOR8_0/a_57_44# 2 4 1251 44
n NOR8_0/D NOR8_0/H NOR8_0/Y 2 4 1227 8
n NOR8_0/H NOR8_0/H NOR8_0/Y 2 4 1243 8
p NOR8_0/H NOR8_0/a_57_44# NOR8_0/Y 2 4 1259 44
n NOR8_0/H NOR8_0/H NOR8_0/Y 2 4 1259 8
p NOR8_0/B NOR8_0/a_9_44# NOR8_0/a_17_44# 2 4 1211 44
n NOR4_0/C NOR4_0/Y NOR4_0/VSS 2 4 598 8
p NOR4_0/A VDD NOR4_0/a_9_44# 2 4 582 44
p NOR4_0/C NOR4_0/a_17_44# NOR4_0/a_25_44# 2 4 598 44
p NOR4_0/D NOR4_0/a_25_44# NOR4_0/Y 2 4 606 44
n NOR4_0/B NOR4_0/VSS NOR4_0/Y 2 4 590 8
n NOR4_0/A NOR4_0/Y NOR4_0/VSS 2 4 582 8
n NOR4_0/D NOR4_0/VSS NOR4_0/Y 2 4 606 8
p NOR4_0/B NOR4_0/a_9_44# NOR4_0/a_17_44# 2 4 590 44
C DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_4/A NOR8_0/H 2.33
C NOR8_0/H DELTAX_0/SUB8_0/B6 3.07
C RST DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_4/A 2.72
C NOR8_0/H NOR8_0/C 7.41
C NOR8_0/D COUNTER4_2/8BitAdder_0/FullAdder_3/C 3.43
C Y2 Y3 5.39
C VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/C 2.15
C NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_4/INV_1/A 2.70
C COUNTER4_2/8BitAdder_0/FullAdder_5/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_5/C 3.00
C NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_1/C 2.25
C COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_4/A NOR8_0/H 2.33
C RST DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_4/A 2.72
C DELTAX_0/SUB8_0/B1 NOR8_0/H 3.07
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/C DELTAX_0/SUB8_0/X6 3.43
C VDD COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_5/B 2.62
C DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_4/A NOR8_0/H 2.33
C DELTAX_0/X3 DELTAX_0/X4 26.65
C NOR4_0/A NOR4_0/B 6.57
C DELTAX_0/SUB8_0/X1 DELTAX_0/SUB8_0/X2 5.35
C COUNTER4_2/8BitAdder_0/S6 COUNTER4_2/8BitAdder_0/S7 9.52
C VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/INV_1/A 4.02
C COUNTER4_2/Reg4_0/D1 NOR8_0/H 2.09
C A1 A2 25.28
C DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_4/A NOR8_0/H 2.33
C RST DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_4/A 2.72
C Y5 Y6 8.91
C RST DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_4/A 2.72
C VDD COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_5/B 2.62
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/C 3.00
C VDD DELTAX_0/X6 5.29
C DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_4/A NOR8_0/H 2.33
C VDD DELTAX_0/SUB8_0/X4 2.85
C VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/C 2.12
C NOR8_0/H DELTAX_0/X2 4.75
C NOR8_0/H DELTAX_0/SUB8_0/X0 2.61
C NOR4_0/VSS NOR8_0/H 3.73
C NOR4_0/B NOR4_0/C 7.98
C NOR4_0/A NOR8_0/H 6.96
C COUNTER4_2/8BitAdder_0/FullAdder_7/C NOR8_0/H 5.17
C DELTAX_0/X0 DELTAX_0/X1 24.54
C DELTAX_0/X6 DELTAX_0/X7 28.61
C DELTAX_0/SUB8_0/X4 DELTAX_0/SUB8_0/X5 6.91
C VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/INV_1/A 4.02
C DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_4/A NOR8_0/H 2.33
C NOR4_0/B COUNTER4_1/8BitAdder_0/FullAdder_1/C 3.43
C VDD NOR8_0/B 4.66
C RST DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_4/A 2.72
C RST NOR8_0/H 12.23
C COUNTER4_1/8BitAdder_0/FullAdder_1/INV_1/A NOR8_0/H 2.39
C COUNTER4_1/8BitAdder_0/FullAdder_4/C NOR8_0/H 5.17
C NOR4_0/C COUNTER4_1/8BitAdder_0/FullAdder_2/C 3.43
C COUNTER4_2/8BitAdder_0/FullAdder_7/INV_1/A NOR8_0/H 2.52
C DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_4/A NOR8_0/H 2.33
C DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_5/B VDD 2.62
C VDD COUNTER4_2/8BitAdder_0/FullAdder_2/C 2.15
C NOR4_0/C NOR4_0/D 8.37
C NOR4_0/C NOR8_0/H 7.14
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/C 3.00
C VDD DELTAX_0/X0 4.62
C DELTAX_0/SUB8_0/B7 DELTAX_0/SUB8_0/B6 15.09
C COUNTER4_1/8BitAdder_0/FullAdder_4/INV_1/A NOR8_0/H 2.70
C DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_4/A NOR8_0/H 2.33
C COUNTER4_1/8BitAdder_0/FullAdder_1/C NOR8_0/H 2.25
C VDD NOR8_0/D 5.11
C COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_5/B VDD 2.62
C VDD COUNTER4_2/8BitAdder_0/FullAdder_2/INV_1/A 4.02
C VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/C 2.15
C NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_3/INV_1/A 2.39
C DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_5/B VDD 2.62
C COUNTER4_1/Reg4_0/D3 COUNTER4_1/8BitAdder_0/S4 7.92
C DELTAX_0/SUB8_0/XOR2_3/NAND2_0/A VDD 3.01
C DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_5/B VDD 2.62
C RST DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_4/A 2.72
C DELTAX_0/X2 DELTAX_0/SUB8_0/X2 5.17
C VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/INV_1/A 4.02
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/INV_1/A DELTAX_0/SUB8_0/XOR2_7/Y 2.91
C NOR8_0/H DELTAX_0/SUB8_0/B4 3.07
C COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_5/B VDD 2.62
C COUNTER4_2/8BitAdder_0/S5 COUNTER4_2/8BitAdder_0/S4 8.34
C DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_5/B VDD 2.62
C DELTAX_0/SUB8_0/B6 DELTAX_0/SUB8_0/B5 14.58
C NOR4_0/B VDD 4.66
C DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_5/B VDD 2.62
C VDD DELTAX_0/X5 5.29
C VDD DELTAX_0/SUB8_0/X3 2.90
C NOR8_0/H DELTAX_0/X1 4.75
C DELTAX_0/SUB8_0/B2 DELTAX_0/SUB8_0/B1 12.80
C DELTAX_0/X5 DELTAX_0/SUB8_0/X5 4.33
C RST DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_4/A 2.72
C COUNTER4_1/8BitAdder_0/FullAdder_7/C VDD 2.15
C DELTAX_0/SUB8_0/B3 DELTAX_0/SUB8_0/B4 13.69
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/C 2.96
C COUNTER4_1/8BitAdder_0/FullAdder_2/C VDD 2.15
C DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_5/B VDD 2.62
C COUNTER4_1/8BitAdder_0/S6 COUNTER4_1/8BitAdder_0/S7 9.52
C NOR4_0/D COUNTER4_1/8BitAdder_0/FullAdder_3/C 3.43
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/C DELTAX_0/SUB8_0/X2 3.43
C DELTAX_0/SUB8_0/XOR2_4/NAND2_0/A VDD 3.01
C COUNTER4_1/8BitAdder_0/FullAdder_5/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_5/C 3.00
C NOR4_0/D VDD 5.11
C VDD NOR8_0/H 113.47
C DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_5/B VDD 2.62
C DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_5/B VDD 2.62
C VDD COUNTER4_2/8BitAdder_0/FullAdder_6/C 2.15
C COUNTER4_1/8BitAdder_0/FullAdder_7/INV_1/A VDD 4.02
C COUNTER4_1/8BitAdder_0/FullAdder_2/INV_1/A VDD 4.02
C RST NOR8_0/Y 42.56
C DELTAX_0/SUB8_0/B0 NOR8_0/H 3.12
C NOR8_0/H DELTAX_0/X7 4.65
C COUNTER4_1/8BitAdder_0/FullAdder_3/INV_1/A NOR8_0/H 2.39
C Y1 Y2 4.22
C VDD COUNTER4_2/8BitAdder_0/FullAdder_6/INV_1/A 4.02
C DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_5/B VDD 2.62
C VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/C 2.15
C COUNTER4_2/8BitAdder_0/FullAdder_4/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_4/C 3.00
C RST COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_4/A 2.72
C COUNTER4_2/8BitAdder_0/FullAdder_1/C COUNTER4_2/8BitAdder_0/FullAdder_1/INV_1/A 2.96
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/C DELTAX_0/SUB8_0/X5 3.43
C DELTAX_0/X2 DELTAX_0/X3 25.96
C DELTAX_0/SUB8_0/X0 DELTAX_0/SUB8_0/X1 4.71
C VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/INV_1/A 4.02
C DELTAX_0/SUB8_0/B3 VDD 5.84
C NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_4/A 2.33
C RST COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_4/A 2.72
C Y4 Y5 7.74
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/C 3.00
C COUNTER4_2/8BitAdder_0/FullAdder_2/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_2/C 3.00
C VDD DELTAX_0/X4 5.29
C VDD DELTAX_0/SUB8_0/X2 2.65
C DELTAX_0/Reg8_0/Q8 VDD 2.22
C DELTAX_0/X5 DELTAX_0/X6 28.03
C DELTAX_0/SUB8_0/X3 DELTAX_0/SUB8_0/X4 6.36
C NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_4/A 2.33
C DELTAX_0/SUB8_0/B7 VDD 6.21
C DELTAX_0/SUB8_0/B4 DELTAX_0/SUB8_0/B5 14.14
C COUNTER4_1/8BitAdder_0/FullAdder_6/C VDD 2.15
C COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_4/A NOR8_0/H 2.33
C RST DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_4/A 2.72
C NOR8_0/A VDD 8.35
C RST DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_4/A 2.72
C VDD COUNTER4_2/8BitAdder_0/FullAdder_5/C 2.15
C VDD DELTAX_0/SUB8_0/XOR2_0/NAND2_0/A 3.01
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/C 3.00
C COUNTER4_1/8BitAdder_0/FullAdder_6/INV_1/A VDD 4.02
C NOR8_0/H DELTAX_0/X6 4.78
C DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_4/A NOR8_0/H 2.33
C COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_4/A RST 2.72
C DELTAX_0/SUB8_0/X6 DELTAX_0/SUB8_0/X7 7.98
C NOR8_0/Y VDD 21.20
C VDD COUNTER4_2/8BitAdder_0/FullAdder_5/INV_1/A 4.02
C RST DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_4/A 2.72
C NOR8_0/H NOR8_0/B 7.43
C VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/C 2.15
C COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_4/A NOR8_0/H 2.33
C RST DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_4/A 2.72
C COUNTER4_2/Reg4_0/D2 COUNTER4_2/Reg4_0/D3 21.91
C DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_4/A NOR8_0/H 2.33
C DELTAX_0/X1 DELTAX_0/SUB8_0/X1 4.69
C DELTAX_0/SUB8_0/B2 VDD 5.91
C VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/INV_1/A 4.02
C CLK RST 8.37
C VDD DELTAX_0/SUB8_0/B5 6.02
C DELTAX_0/X0 NOR8_0/H 4.92
C DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_4/A NOR8_0/H 2.33
C COUNTER4_1/Reg4_0/D1 COUNTER4_1/Reg4_0/D2 20.71
C RST DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_4/A 2.72
C NOR8_0/H NOR8_0/D 8.28
C NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_2/INV_1/A 2.39
C COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_4/A NOR8_0/H 2.33
C RST DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_4/A 2.72
C VDD DELTAX_0/X3 5.26
C VDD DELTAX_0/SUB8_0/X1 2.67
C VDD COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_5/B 2.62
C COUNTER4_2/8BitAdder_0/FullAdder_7/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_7/C 3.00
C DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_4/A NOR8_0/H 2.33
C DELTAX_0/X4 DELTAX_0/SUB8_0/X4 4.97
C DELTAX_0/SUB8_0/XOR2_5/NAND2_0/A VDD 3.01
C DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_4/A NOR8_0/H 2.33
C VDD DELTAX_0/SUB8_0/XOR2_2/NAND2_0/A 3.01
C VDD COUNTER4_2/8BitAdder_0/FullAdder_0/INV_1/A 2.32
C RST DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_4/A 2.72
C COUNTER4_1/8BitAdder_0/FullAdder_5/C VDD 2.15
C COUNTER4_1/8BitAdder_0/S5 COUNTER4_1/8BitAdder_0/S6 8.93
C COUNTER4_1/8BitAdder_0/FullAdder_4/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_4/C 3.00
C RST DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_4/A 2.72
C COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_5/B VDD 2.62
C COUNTER4_1/8BitAdder_0/FullAdder_1/C COUNTER4_1/8BitAdder_0/FullAdder_1/INV_1/A 2.96
C VDD COUNTER4_2/8BitAdder_0/FullAdder_1/INV_1/A 4.02
C DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_4/A NOR8_0/H 2.33
C VDD COUNTER4_2/8BitAdder_0/FullAdder_4/C 2.15
C COUNTER4_1/8BitAdder_0/FullAdder_5/INV_1/A VDD 4.02
C VDD DELTAX_0/SUB8_0/X7 2.73
C NOR4_0/B NOR8_0/H 7.17
C NOR8_0/H DELTAX_0/X5 4.81
C DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_4/A NOR8_0/H 2.33
C DELTAX_0/X7 DELTAX_0/SUB8_0/X7 4.42
C VDD DELTAX_0/SUB8_0/B6 6.11
C VDD NOR8_0/C 4.64
C NOR8_0/A NOR8_0/B 6.82
C Y0 Y1 3.05
C VDD COUNTER4_2/8BitAdder_0/FullAdder_4/INV_1/A 4.02
C VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/C 2.15
C VDD COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_5/B 2.62
C VDD COUNTER4_2/8BitAdder_0/FullAdder_1/C 2.12
C DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_5/B VDD 2.62
C COUNTER4_2/8BitAdder_0/FullAdder_3/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_3/C 3.00
C DELTAX_0/SUB8_0/B1 VDD 5.77
C COUNTER4_1/8BitAdder_0/FullAdder_7/C NOR8_0/H 5.17
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/C DELTAX_0/SUB8_0/X4 3.43
C DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_4/A NOR8_0/H 2.33
C COUNTER4_1/8BitAdder_0/FullAdder_7/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_7/C 3.00
C DELTAX_0/SUB8_0/B1 DELTAX_0/SUB8_0/B0 11.55
C COUNTER4_1/8BitAdder_0/FullAdder_2/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_2/C 3.00
C DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_5/B VDD 2.62
C DELTAX_0/X1 DELTAX_0/X2 25.27
C NOR4_0/D NOR8_0/H 7.20
C VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/INV_1/A 4.02
C VDD DELTAX_0/SUB8_0/XOR2_1/NAND2_0/A 3.01
C NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_6/C 5.17
C COUNTER4_1/8BitAdder_0/FullAdder_7/INV_1/A NOR8_0/H 2.52
C COUNTER4_1/8BitAdder_0/FullAdder_2/INV_1/A NOR8_0/H 2.39
C CLK VDD 4.65
C RST NOR4_0/Y 8.53
C COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_5/B VDD 2.62
C COUNTER4_2/Reg4_0/D1 COUNTER4_2/Reg4_0/D0 19.38
C Y3 Y4 6.56
C COUNTER4_2/Reg4_0/D1 COUNTER4_2/Reg4_0/D2 20.71
C DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_5/B VDD 2.62
C NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_6/INV_1/A 2.70
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/C 3.00
C COUNTER4_2/8BitAdder_0/FullAdder_6/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_6/C 3.00
C VDD DELTAX_0/X2 5.29
C VDD DELTAX_0/SUB8_0/X0 2.18
C DELTAX_0/SUB8_0/XOR2_6/NAND2_0/A VDD 3.01
C NOR4_0/VSS VDD 2.32
C NOR4_0/A VDD 8.35
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/C DELTAX_0/SUB8_0/X7 3.43
C DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_5/B VDD 2.62
C COUNTER4_2/8BitAdder_0/FullAdder_7/C VDD 2.15
C DELTAX_0/X4 DELTAX_0/X5 27.34
C DELTAX_0/SUB8_0/X2 DELTAX_0/SUB8_0/X3 5.91
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/C DELTAX_0/SUB8_0/X1 3.43
C A1 A0 24.49
C A2 A3 26.01
C DELTAX_0/SUB8_0/B3 NOR8_0/H 3.07
C RST VDD 39.59
C COUNTER4_1/8BitAdder_0/FullAdder_1/INV_1/A VDD 4.02
C COUNTER4_1/8BitAdder_0/FullAdder_4/C VDD 2.15
C DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_4/A NOR8_0/H 2.33
C COUNTER4_2/8BitAdder_0/FullAdder_7/INV_1/A VDD 4.02
C DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_5/B VDD 2.62
C Y6 Y7 10.08
C NOR4_0/C VDD 4.64
C VDD COUNTER4_2/8BitAdder_0/FullAdder_3/C 2.15
C DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_5/B VDD 2.62
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/C 3.00
C COUNTER4_1/Reg4_0/D2 COUNTER4_1/Reg4_0/D3 21.91
C COUNTER4_1/8BitAdder_0/FullAdder_4/INV_1/A VDD 4.02
C VDD DELTAX_0/SUB8_0/X6 2.75
C NOR8_0/H DELTAX_0/X4 4.76
C COUNTER4_1/8BitAdder_0/FullAdder_1/C VDD 2.12
C A3 A4 26.75
C DELTAX_0/SUB8_0/X5 DELTAX_0/SUB8_0/X6 7.46
C VDD COUNTER4_2/8BitAdder_0/FullAdder_3/INV_1/A 4.02
C VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/C 2.15
C DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_5/B VDD 2.62
C DELTAX_0/SUB8_0/B7 NOR8_0/H 3.33
C COUNTER4_1/8BitAdder_0/FullAdder_6/C NOR8_0/H 5.17
C RST COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_4/A 2.72
C DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_5/B VDD 2.62
C NOR8_0/A NOR8_0/H 7.23
C DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_4/A NOR8_0/H 2.33
C NOR8_0/B NOR8_0/C 8.26
C VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/INV_1/A 4.02
C VDD DELTAX_0/SUB8_0/B4 5.93
C NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_5/C 5.14
C COUNTER4_1/8BitAdder_0/FullAdder_6/INV_1/A NOR8_0/H 2.70
C COUNTER4_1/Reg4_0/D0 COUNTER4_1/Reg4_0/D1 19.38
C NOR8_0/B COUNTER4_2/8BitAdder_0/FullAdder_1/C 3.43
C A4 A5 27.49
C DELTAX_0/SUB8_0/XOR2_7/Y DELTAX_0/SUB8_0/X0 3.43
C NOR8_0/Y NOR8_0/H 9.93
C NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_5/INV_1/A 2.70
C NOR8_0/C COUNTER4_2/8BitAdder_0/FullAdder_2/C 3.43
C VDD NOR4_0/Y 4.99
C RST COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_4/A 2.72
C VDD DELTAX_0/X1 5.29
C NOR8_0/C NOR8_0/D 9.66
C COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_4/A RST 2.72
C DELTAX_0/X3 DELTAX_0/SUB8_0/X3 4.37
C DELTAX_0/SUB8_0/B2 NOR8_0/H 3.07
C NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_4/A 2.33
C A5 A6 28.23
C NOR8_0/H DELTAX_0/SUB8_0/B5 3.07
C DELTAX_0/Reg8_1/Q8 VDD 2.22
C COUNTER4_1/8BitAdder_0/FullAdder_3/C VDD 2.15
C COUNTER4_1/8BitAdder_0/S4 COUNTER4_1/8BitAdder_0/S5 8.34
C DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_5/B VDD 2.62
C COUNTER4_2/Reg4_0/D3 COUNTER4_2/8BitAdder_0/S4 7.92
C COUNTER4_1/8BitAdder_0/FullAdder_3/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_3/C 3.00
C COUNTER4_2/8BitAdder_0/S5 COUNTER4_2/8BitAdder_0/S6 8.93
C RST DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_4/A 2.72
C DELTAX_0/SUB8_0/B0 VDD 5.56
C VDD DELTAX_0/X7 5.29
C COUNTER4_1/8BitAdder_0/FullAdder_3/INV_1/A VDD 4.02
C VDD DELTAX_0/SUB8_0/X5 2.80
C NOR8_0/H DELTAX_0/X3 4.72
C NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_4/A 2.33
C A6 A7 28.92
C DELTAX_0/X0 DELTAX_0/SUB8_0/X0 4.60
C DELTAX_0/X6 DELTAX_0/SUB8_0/X6 4.33
C COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_4/A RST 2.72
C NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_0/INV_1/A 3.73
C DELTAX_0/SUB8_0/B3 DELTAX_0/SUB8_0/B2 13.24
C RST DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_4/A 2.72
C COUNTER4_1/8BitAdder_0/FullAdder_5/C NOR8_0/H 5.14
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/C DELTAX_0/SUB8_0/X3 3.43
C RST DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_4/A 2.72
C COUNTER4_1/8BitAdder_0/FullAdder_6/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_6/C 3.00
C DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_4/A NOR8_0/H 2.33
C NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_1/INV_1/A 2.39
C NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_4/C 5.17
C VDD DELTAX_0/SUB8_0/XOR2_8/NAND2_0/A 2.14
C COUNTER4_1/8BitAdder_0/FullAdder_5/INV_1/A NOR8_0/H 2.70
C COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_4/A RST 2.72
C COUNTER4_2/8BitAdder_0/S7 GND 9.93
R COUNTER4_2/8BitAdder_0/S7 24
= COUNTER4_2/8BitAdder_0/S7 COUNTER4_2/m1_467_668#
= COUNTER4_2/8BitAdder_0/S7 COUNTER4_2/8BitAdder_0/FullAdder_7/S
= COUNTER4_2/8BitAdder_0/S7 COUNTER4_2/8BitAdder_0/FullAdder_7/INV_0/Y
R COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_8# 18
R COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_8# 18
C COUNTER4_2/8BitAdder_0/FullAdder_7/INV_0/A GND 3.05
R COUNTER4_2/8BitAdder_0/FullAdder_7/INV_0/A 89
= COUNTER4_2/8BitAdder_0/FullAdder_7/INV_0/A COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/S`
= COUNTER4_2/8BitAdder_0/FullAdder_7/INV_0/A COUNTER4_2/8BitAdder_0/FullAdder_7/m1_131_20#
R COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_44# 15
R COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_44# 15
C COUNTER4_2/8BitAdder_0/FullAdder_7/INV_1/A GND 7.54
R COUNTER4_2/8BitAdder_0/FullAdder_7/INV_1/A 153
= COUNTER4_2/8BitAdder_0/FullAdder_7/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/Cout`
= COUNTER4_2/8BitAdder_0/FullAdder_7/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_7/m1_131_n32#
= COUNTER4_2/8BitAdder_0/Cout COUNTER4_2/8BitAdder_0/FullAdder_7/Cout
= COUNTER4_2/8BitAdder_0/Cout COUNTER4_2/8BitAdder_0/FullAdder_7/INV_1/Y
C COUNTER4_2/8BitAdder_0/S6 GND 9.93
R COUNTER4_2/8BitAdder_0/S6 24
= COUNTER4_2/8BitAdder_0/S6 COUNTER4_2/m1_467_576#
= COUNTER4_2/8BitAdder_0/S6 COUNTER4_2/8BitAdder_0/FullAdder_6/S
= COUNTER4_2/8BitAdder_0/S6 COUNTER4_2/8BitAdder_0/FullAdder_6/INV_0/Y
R COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_8# 18
R COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_8# 18
C COUNTER4_2/8BitAdder_0/FullAdder_6/INV_0/A GND 3.05
R COUNTER4_2/8BitAdder_0/FullAdder_6/INV_0/A 89
= COUNTER4_2/8BitAdder_0/FullAdder_6/INV_0/A COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/S`
= COUNTER4_2/8BitAdder_0/FullAdder_6/INV_0/A COUNTER4_2/8BitAdder_0/FullAdder_6/m1_131_20#
R COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_44# 15
R COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_44# 15
C COUNTER4_2/8BitAdder_0/FullAdder_6/INV_1/A GND 7.54
R COUNTER4_2/8BitAdder_0/FullAdder_6/INV_1/A 153
= COUNTER4_2/8BitAdder_0/FullAdder_6/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/Cout`
= COUNTER4_2/8BitAdder_0/FullAdder_6/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_6/m1_131_n32#
C COUNTER4_2/8BitAdder_0/FullAdder_7/C GND 9.38
R COUNTER4_2/8BitAdder_0/FullAdder_7/C 192
= COUNTER4_2/8BitAdder_0/FullAdder_7/C COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/C
= COUNTER4_2/8BitAdder_0/FullAdder_7/C COUNTER4_2/8BitAdder_0/FullAdder_6/Cout
= COUNTER4_2/8BitAdder_0/FullAdder_7/C COUNTER4_2/8BitAdder_0/m1_123_620#
= COUNTER4_2/8BitAdder_0/FullAdder_7/C COUNTER4_2/8BitAdder_0/FullAdder_6/INV_1/Y
C COUNTER4_2/8BitAdder_0/S5 GND 9.93
R COUNTER4_2/8BitAdder_0/S5 24
= COUNTER4_2/8BitAdder_0/S5 COUNTER4_2/m1_467_484#
= COUNTER4_2/8BitAdder_0/S5 COUNTER4_2/8BitAdder_0/FullAdder_5/S
= COUNTER4_2/8BitAdder_0/S5 COUNTER4_2/8BitAdder_0/FullAdder_5/INV_0/Y
R COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_8# 18
R COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_8# 18
C COUNTER4_2/8BitAdder_0/FullAdder_5/INV_0/A GND 3.05
R COUNTER4_2/8BitAdder_0/FullAdder_5/INV_0/A 89
= COUNTER4_2/8BitAdder_0/FullAdder_5/INV_0/A COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/S`
= COUNTER4_2/8BitAdder_0/FullAdder_5/INV_0/A COUNTER4_2/8BitAdder_0/FullAdder_5/m1_131_20#
R COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_44# 15
R COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_44# 15
C COUNTER4_2/8BitAdder_0/FullAdder_5/INV_1/A GND 7.54
R COUNTER4_2/8BitAdder_0/FullAdder_5/INV_1/A 153
= COUNTER4_2/8BitAdder_0/FullAdder_5/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/Cout`
= COUNTER4_2/8BitAdder_0/FullAdder_5/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_5/m1_131_n32#
C COUNTER4_2/8BitAdder_0/FullAdder_6/C GND 9.38
R COUNTER4_2/8BitAdder_0/FullAdder_6/C 192
= COUNTER4_2/8BitAdder_0/FullAdder_6/C COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/C
= COUNTER4_2/8BitAdder_0/FullAdder_6/C COUNTER4_2/8BitAdder_0/FullAdder_5/Cout
= COUNTER4_2/8BitAdder_0/FullAdder_6/C COUNTER4_2/8BitAdder_0/m1_123_528#
= COUNTER4_2/8BitAdder_0/FullAdder_6/C COUNTER4_2/8BitAdder_0/FullAdder_5/INV_1/Y
C COUNTER4_2/8BitAdder_0/S4 GND 9.93
R COUNTER4_2/8BitAdder_0/S4 24
= COUNTER4_2/8BitAdder_0/S4 COUNTER4_2/m1_467_392#
= COUNTER4_2/8BitAdder_0/S4 COUNTER4_2/8BitAdder_0/FullAdder_4/S
= COUNTER4_2/8BitAdder_0/S4 COUNTER4_2/8BitAdder_0/FullAdder_4/INV_0/Y
R COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_8# 18
R COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_8# 18
C COUNTER4_2/8BitAdder_0/FullAdder_4/INV_0/A GND 3.05
R COUNTER4_2/8BitAdder_0/FullAdder_4/INV_0/A 89
= COUNTER4_2/8BitAdder_0/FullAdder_4/INV_0/A COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/S`
= COUNTER4_2/8BitAdder_0/FullAdder_4/INV_0/A COUNTER4_2/8BitAdder_0/FullAdder_4/m1_131_20#
R COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_44# 15
R COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_44# 15
C COUNTER4_2/8BitAdder_0/FullAdder_4/INV_1/A GND 7.54
R COUNTER4_2/8BitAdder_0/FullAdder_4/INV_1/A 153
= COUNTER4_2/8BitAdder_0/FullAdder_4/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/Cout`
= COUNTER4_2/8BitAdder_0/FullAdder_4/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_4/m1_131_n32#
C COUNTER4_2/8BitAdder_0/FullAdder_5/C GND 9.38
R COUNTER4_2/8BitAdder_0/FullAdder_5/C 192
= COUNTER4_2/8BitAdder_0/FullAdder_5/C COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/C
= COUNTER4_2/8BitAdder_0/FullAdder_5/C COUNTER4_2/8BitAdder_0/FullAdder_4/Cout
= COUNTER4_2/8BitAdder_0/FullAdder_5/C COUNTER4_2/8BitAdder_0/m1_123_436#
= COUNTER4_2/8BitAdder_0/FullAdder_5/C COUNTER4_2/8BitAdder_0/FullAdder_4/INV_1/Y
R COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_8# 18
R COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_8# 18
C COUNTER4_2/8BitAdder_0/FullAdder_3/INV_0/A GND 3.05
R COUNTER4_2/8BitAdder_0/FullAdder_3/INV_0/A 89
= COUNTER4_2/8BitAdder_0/FullAdder_3/INV_0/A COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/S`
= COUNTER4_2/8BitAdder_0/FullAdder_3/INV_0/A COUNTER4_2/8BitAdder_0/FullAdder_3/m1_131_20#
R COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_44# 15
R COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_44# 15
C COUNTER4_2/8BitAdder_0/FullAdder_3/INV_1/A GND 7.54
R COUNTER4_2/8BitAdder_0/FullAdder_3/INV_1/A 153
= COUNTER4_2/8BitAdder_0/FullAdder_3/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/Cout`
= COUNTER4_2/8BitAdder_0/FullAdder_3/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_3/m1_131_n32#
C COUNTER4_2/8BitAdder_0/FullAdder_4/C GND 9.38
R COUNTER4_2/8BitAdder_0/FullAdder_4/C 192
= COUNTER4_2/8BitAdder_0/FullAdder_4/C COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/C
= COUNTER4_2/8BitAdder_0/FullAdder_4/C COUNTER4_2/8BitAdder_0/FullAdder_3/Cout
= COUNTER4_2/8BitAdder_0/FullAdder_4/C COUNTER4_2/8BitAdder_0/m1_123_344#
= COUNTER4_2/8BitAdder_0/FullAdder_4/C COUNTER4_2/8BitAdder_0/FullAdder_3/INV_1/Y
R COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_8# 18
R COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_8# 18
C COUNTER4_2/8BitAdder_0/FullAdder_2/INV_0/A GND 3.05
R COUNTER4_2/8BitAdder_0/FullAdder_2/INV_0/A 89
= COUNTER4_2/8BitAdder_0/FullAdder_2/INV_0/A COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/S`
= COUNTER4_2/8BitAdder_0/FullAdder_2/INV_0/A COUNTER4_2/8BitAdder_0/FullAdder_2/m1_131_20#
R COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_44# 15
R COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_44# 15
C COUNTER4_2/8BitAdder_0/FullAdder_2/INV_1/A GND 7.54
R COUNTER4_2/8BitAdder_0/FullAdder_2/INV_1/A 153
= COUNTER4_2/8BitAdder_0/FullAdder_2/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/Cout`
= COUNTER4_2/8BitAdder_0/FullAdder_2/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_2/m1_131_n32#
C COUNTER4_2/8BitAdder_0/FullAdder_3/C GND 9.34
R COUNTER4_2/8BitAdder_0/FullAdder_3/C 192
= COUNTER4_2/8BitAdder_0/FullAdder_3/C COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/C
= COUNTER4_2/8BitAdder_0/FullAdder_3/C COUNTER4_2/8BitAdder_0/FullAdder_2/Cout
= COUNTER4_2/8BitAdder_0/FullAdder_3/C COUNTER4_2/8BitAdder_0/m1_123_252#
= COUNTER4_2/8BitAdder_0/FullAdder_3/C COUNTER4_2/8BitAdder_0/FullAdder_2/INV_1/Y
R COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_8# 18
R COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_8# 18
C COUNTER4_2/8BitAdder_0/FullAdder_1/INV_0/A GND 3.05
R COUNTER4_2/8BitAdder_0/FullAdder_1/INV_0/A 89
= COUNTER4_2/8BitAdder_0/FullAdder_1/INV_0/A COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/S`
= COUNTER4_2/8BitAdder_0/FullAdder_1/INV_0/A COUNTER4_2/8BitAdder_0/FullAdder_1/m1_131_20#
R COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_44# 15
R COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_44# 15
C COUNTER4_2/8BitAdder_0/FullAdder_1/INV_1/A GND 7.54
R COUNTER4_2/8BitAdder_0/FullAdder_1/INV_1/A 153
= COUNTER4_2/8BitAdder_0/FullAdder_1/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/Cout`
= COUNTER4_2/8BitAdder_0/FullAdder_1/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_1/m1_131_n32#
C COUNTER4_2/8BitAdder_0/FullAdder_1/C GND 9.38
R COUNTER4_2/8BitAdder_0/FullAdder_1/C 192
= COUNTER4_2/8BitAdder_0/FullAdder_1/C COUNTER4_2/8BitAdder_0/FullAdder_0/Cout
= COUNTER4_2/8BitAdder_0/FullAdder_1/C COUNTER4_2/8BitAdder_0/FullAdder_0/INV_1/Y
= COUNTER4_2/8BitAdder_0/FullAdder_1/C COUNTER4_2/8BitAdder_0/m1_123_68#
= COUNTER4_2/8BitAdder_0/FullAdder_1/C COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/C
C COUNTER4_2/8BitAdder_0/FullAdder_2/C GND 9.38
R COUNTER4_2/8BitAdder_0/FullAdder_2/C 192
= COUNTER4_2/8BitAdder_0/FullAdder_2/C COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/C
= COUNTER4_2/8BitAdder_0/FullAdder_2/C COUNTER4_2/8BitAdder_0/FullAdder_1/Cout
= COUNTER4_2/8BitAdder_0/FullAdder_2/C COUNTER4_2/8BitAdder_0/m1_123_160#
= COUNTER4_2/8BitAdder_0/FullAdder_2/C COUNTER4_2/8BitAdder_0/FullAdder_1/INV_1/Y
R COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_8# 18
R COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_8# 18
C COUNTER4_2/8BitAdder_0/FullAdder_0/INV_0/A GND 3.05
R COUNTER4_2/8BitAdder_0/FullAdder_0/INV_0/A 89
= COUNTER4_2/8BitAdder_0/FullAdder_0/INV_0/A COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/S`
= COUNTER4_2/8BitAdder_0/FullAdder_0/INV_0/A COUNTER4_2/8BitAdder_0/FullAdder_0/m1_131_20#
R COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_44# 15
R COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_44# 15
C COUNTER4_2/8BitAdder_0/FullAdder_0/INV_1/A GND 7.54
R COUNTER4_2/8BitAdder_0/FullAdder_0/INV_1/A 153
= COUNTER4_2/8BitAdder_0/FullAdder_0/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/Cout`
= COUNTER4_2/8BitAdder_0/FullAdder_0/INV_1/A COUNTER4_2/8BitAdder_0/FullAdder_0/m1_131_n32#
C COUNTER4_2/Reg4_0/Q3b GND 2.91
R COUNTER4_2/Reg4_0/Q3b 75
= COUNTER4_2/Reg4_0/Q3b COUNTER4_2/Reg4_0/DFlipFlop_3/Qb
= COUNTER4_2/Reg4_0/Q3b COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_4/Y
= COUNTER4_2/Reg4_0/Q3b COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_5/A
C NOR8_0/D GND 28.08
R NOR8_0/D 400
= NOR8_0/D COUNTER4_2/Y3
= NOR8_0/D m1_885_n33#
= NOR8_0/D COUNTER4_2/8BitAdder_0/B3
= NOR8_0/D COUNTER4_2/8BitAdder_0/FullAdder_3/B
= NOR8_0/D COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/B
= NOR8_0/D COUNTER4_2/8BitAdder_0/FullAdder_3/m1_112_n16#
= NOR8_0/D COUNTER4_2/Reg4_0/Q3
= NOR8_0/D COUNTER4_2/Reg4_0/DFlipFlop_3/Q
= NOR8_0/D COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_5/Y
= NOR8_0/D COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_4/C
C COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_5/B GND 8.91
R COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_5/B 201
= COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_5/B COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_3/A
= COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_5/B COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_2/Y
= COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_5/B COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_1/C
= COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_5/B COUNTER4_2/Reg4_0/DFlipFlop_3/m1_58_n40#
C COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_3/Y GND 3.79
R COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_3/Y 77
= COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_3/Y COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_2/C
= COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_3/Y COUNTER4_2/Reg4_0/DFlipFlop_3/m1_94_n24#
C COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_4/A GND 6.89
R COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_4/A 139
= COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_4/A COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_1/Y
= COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_4/A COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_0/C
= COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_4/A COUNTER4_2/Reg4_0/DFlipFlop_3/m1_22_n8#
C COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_3/B GND 6.01
R COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_3/B 138
= COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_3/B COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_1/A
= COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_3/B COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_0/Y
= COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_3/B COUNTER4_2/Reg4_0/DFlipFlop_3/m1_30_n32#
C COUNTER4_2/Reg4_0/D3 GND 33.18
R COUNTER4_2/Reg4_0/D3 105
= COUNTER4_2/Reg4_0/D3 COUNTER4_2/8BitAdder_0/S3
= COUNTER4_2/Reg4_0/D3 COUNTER4_2/8BitAdder_0/FullAdder_3/S
= COUNTER4_2/Reg4_0/D3 COUNTER4_2/8BitAdder_0/FullAdder_3/INV_0/Y
= COUNTER4_2/Reg4_0/D3 COUNTER4_2/m1_n36_356#
= COUNTER4_2/Reg4_0/D3 COUNTER4_2/Reg4_0/DFlipFlop_3/D
= COUNTER4_2/Reg4_0/D3 COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_0/A
C COUNTER4_2/Reg4_0/Q2b GND 2.91
R COUNTER4_2/Reg4_0/Q2b 75
= COUNTER4_2/Reg4_0/Q2b COUNTER4_2/Reg4_0/DFlipFlop_2/Qb
= COUNTER4_2/Reg4_0/Q2b COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_4/Y
= COUNTER4_2/Reg4_0/Q2b COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_5/A
C NOR8_0/C GND 26.93
R NOR8_0/C 398
= NOR8_0/C COUNTER4_2/Y2
= NOR8_0/C m1_885_n41#
= NOR8_0/C COUNTER4_2/8BitAdder_0/B2
= NOR8_0/C COUNTER4_2/8BitAdder_0/FullAdder_2/B
= NOR8_0/C COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/B
= NOR8_0/C COUNTER4_2/8BitAdder_0/FullAdder_2/m1_112_n16#
= NOR8_0/C COUNTER4_2/Reg4_0/Q2
= NOR8_0/C COUNTER4_2/Reg4_0/DFlipFlop_2/Q
= NOR8_0/C COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_5/Y
= NOR8_0/C COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_4/C
C COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_5/B GND 8.91
R COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_5/B 201
= COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_5/B COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_3/A
= COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_5/B COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_2/Y
= COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_5/B COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_1/C
= COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_5/B COUNTER4_2/Reg4_0/DFlipFlop_2/m1_58_n40#
C COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_3/Y GND 3.79
R COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_3/Y 77
= COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_3/Y COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_2/C
= COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_3/Y COUNTER4_2/Reg4_0/DFlipFlop_2/m1_94_n24#
C COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_4/A GND 6.89
R COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_4/A 139
= COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_4/A COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_1/Y
= COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_4/A COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_0/C
= COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_4/A COUNTER4_2/Reg4_0/DFlipFlop_2/m1_22_n8#
C COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_3/B GND 6.01
R COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_3/B 138
= COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_3/B COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_1/A
= COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_3/B COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_0/Y
= COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_3/B COUNTER4_2/Reg4_0/DFlipFlop_2/m1_30_n32#
C COUNTER4_2/Reg4_0/D2 GND 32.96
R COUNTER4_2/Reg4_0/D2 105
= COUNTER4_2/Reg4_0/D2 COUNTER4_2/8BitAdder_0/S2
= COUNTER4_2/Reg4_0/D2 COUNTER4_2/8BitAdder_0/FullAdder_2/S
= COUNTER4_2/Reg4_0/D2 COUNTER4_2/8BitAdder_0/FullAdder_2/INV_0/Y
= COUNTER4_2/Reg4_0/D2 COUNTER4_2/m1_n36_765#
= COUNTER4_2/Reg4_0/D2 COUNTER4_2/Reg4_0/DFlipFlop_2/D
= COUNTER4_2/Reg4_0/D2 COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_0/A
C COUNTER4_2/Reg4_0/Q1b GND 2.91
R COUNTER4_2/Reg4_0/Q1b 75
= COUNTER4_2/Reg4_0/Q1b COUNTER4_2/Reg4_0/DFlipFlop_1/Qb
= COUNTER4_2/Reg4_0/Q1b COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_4/Y
= COUNTER4_2/Reg4_0/Q1b COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_5/A
C NOR8_0/B GND 25.81
R NOR8_0/B 397
= NOR8_0/B COUNTER4_2/Y1
= NOR8_0/B m1_885_n49#
= NOR8_0/B COUNTER4_2/8BitAdder_0/B1
= NOR8_0/B COUNTER4_2/8BitAdder_0/FullAdder_1/B
= NOR8_0/B COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/B
= NOR8_0/B COUNTER4_2/8BitAdder_0/FullAdder_1/m1_112_n16#
= NOR8_0/B COUNTER4_2/Reg4_0/Q1
= NOR8_0/B COUNTER4_2/Reg4_0/DFlipFlop_1/Q
= NOR8_0/B COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_5/Y
= NOR8_0/B COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_4/C
C COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_5/B GND 8.91
R COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_5/B 201
= COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_5/B COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_3/A
= COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_5/B COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_2/Y
= COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_5/B COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_1/C
= COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_5/B COUNTER4_2/Reg4_0/DFlipFlop_1/m1_58_n40#
C COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_3/Y GND 3.79
R COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_3/Y 77
= COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_3/Y COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_2/C
= COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_3/Y COUNTER4_2/Reg4_0/DFlipFlop_1/m1_94_n24#
C NOR4_0/Y GND 23.05
R NOR4_0/Y 530
= NOR4_0/Y m1_609_36#
= NOR4_0/Y COUNTER4_2/CLK
= NOR4_0/Y COUNTER4_2/Reg4_0/CLK
= NOR4_0/Y COUNTER4_2/Reg4_0/DFlipFlop_0/CLK
= NOR4_0/Y COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_1/B
= NOR4_0/Y COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_2/A
= NOR4_0/Y COUNTER4_2/Reg4_0/DFlipFlop_3/CLK
= NOR4_0/Y COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_1/B
= NOR4_0/Y COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_2/A
= NOR4_0/Y COUNTER4_2/Reg4_0/DFlipFlop_2/CLK
= NOR4_0/Y COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_1/B
= NOR4_0/Y COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_2/A
= NOR4_0/Y COUNTER4_2/Reg4_0/DFlipFlop_1/CLK
= NOR4_0/Y COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_1/B
= NOR4_0/Y COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_2/A
C COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_4/A GND 6.89
R COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_4/A 139
= COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_4/A COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_1/Y
= COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_4/A COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_0/C
= COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_4/A COUNTER4_2/Reg4_0/DFlipFlop_1/m1_22_n8#
C COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_3/B GND 6.01
R COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_3/B 138
= COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_3/B COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_1/A
= COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_3/B COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_0/Y
= COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_3/B COUNTER4_2/Reg4_0/DFlipFlop_1/m1_30_n32#
C COUNTER4_2/Reg4_0/D1 GND 32.73
R COUNTER4_2/Reg4_0/D1 105
= COUNTER4_2/Reg4_0/D1 COUNTER4_2/8BitAdder_0/S1
= COUNTER4_2/Reg4_0/D1 COUNTER4_2/8BitAdder_0/FullAdder_1/S
= COUNTER4_2/Reg4_0/D1 COUNTER4_2/8BitAdder_0/FullAdder_1/INV_0/Y
= COUNTER4_2/Reg4_0/D1 COUNTER4_2/m1_n36_757#
= COUNTER4_2/Reg4_0/D1 COUNTER4_2/Reg4_0/DFlipFlop_1/D
= COUNTER4_2/Reg4_0/D1 COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_0/A
C COUNTER4_2/Reg4_0/Q0b GND 2.91
R COUNTER4_2/Reg4_0/Q0b 75
= COUNTER4_2/Reg4_0/Q0b COUNTER4_2/Reg4_0/DFlipFlop_0/Qb
= COUNTER4_2/Reg4_0/Q0b COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_4/Y
= COUNTER4_2/Reg4_0/Q0b COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_5/A
C NOR8_0/A GND 24.72
R NOR8_0/A 395
= NOR8_0/A COUNTER4_2/Y0
= NOR8_0/A m1_885_n57#
= NOR8_0/A COUNTER4_2/8BitAdder_0/B0
= NOR8_0/A COUNTER4_2/8BitAdder_0/FullAdder_0/B
= NOR8_0/A COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/B
= NOR8_0/A COUNTER4_2/8BitAdder_0/FullAdder_0/m1_112_n16#
= NOR8_0/A COUNTER4_2/Reg4_0/Q0
= NOR8_0/A COUNTER4_2/Reg4_0/DFlipFlop_0/Q
= NOR8_0/A COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_5/Y
= NOR8_0/A COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_4/C
C COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_5/B GND 8.91
R COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_5/B 201
= COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_5/B COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_3/A
= COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_5/B COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_2/Y
= COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_5/B COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_1/C
= COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_5/B COUNTER4_2/Reg4_0/DFlipFlop_0/m1_58_n40#
C COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_3/Y GND 3.79
R COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_3/Y 77
= COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_3/Y COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_2/C
= COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_3/Y COUNTER4_2/Reg4_0/DFlipFlop_0/m1_94_n24#
C COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_4/A GND 6.89
R COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_4/A 139
= COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_4/A COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_1/Y
= COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_4/A COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_0/C
= COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_4/A COUNTER4_2/Reg4_0/DFlipFlop_0/m1_22_n8#
C COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_3/B GND 6.01
R COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_3/B 138
= COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_3/B COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_1/A
= COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_3/B COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_0/Y
= COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_3/B COUNTER4_2/Reg4_0/DFlipFlop_0/m1_30_n32#
C COUNTER4_2/Reg4_0/D0 GND 30.54
R COUNTER4_2/Reg4_0/D0 94
= COUNTER4_2/Reg4_0/D0 COUNTER4_2/8BitAdder_0/S0
= COUNTER4_2/Reg4_0/D0 COUNTER4_2/8BitAdder_0/FullAdder_0/S
= COUNTER4_2/Reg4_0/D0 COUNTER4_2/8BitAdder_0/FullAdder_0/INV_0/Y
= COUNTER4_2/Reg4_0/D0 COUNTER4_2/m1_n36_749#
= COUNTER4_2/Reg4_0/D0 COUNTER4_2/Reg4_0/DFlipFlop_0/D
= COUNTER4_2/Reg4_0/D0 COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_0/A
C DELTAX_0/SUB8_0/XOR2_2/NAND2_0/B GND 3.19
R DELTAX_0/SUB8_0/XOR2_2/NAND2_0/B 67
= DELTAX_0/SUB8_0/XOR2_2/NAND2_0/B DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_1/Y
= DELTAX_0/SUB8_0/XOR2_2/NAND2_0/B DELTAX_0/SUB8_0/XOR2_2/m1_86_n8#
= DELTAX_0/SUB8_0/XOR2_2/NAND2_0/B DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_1/NAND2_0/Y
C DELTAX_0/SUB8_0/B5 GND 24.82
R DELTAX_0/SUB8_0/B5 227
= DELTAX_0/SUB8_0/B5 DELTAX_0/Reg8_1/Q5
= DELTAX_0/SUB8_0/B5 DELTAX_0/Reg8_1/DFlipFlop_5/Q
= DELTAX_0/SUB8_0/B5 DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_5/Y
= DELTAX_0/SUB8_0/B5 DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_4/C
= DELTAX_0/SUB8_0/B5 DELTAX_0/m1_540_574#
= DELTAX_0/SUB8_0/B5 DELTAX_0/SUB8_0/XOR2_2/A
= DELTAX_0/SUB8_0/B5 DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_0/A
= DELTAX_0/SUB8_0/B5 DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_0/INV_0/A
= DELTAX_0/SUB8_0/B5 DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_1/B
= DELTAX_0/SUB8_0/B5 DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_1/NAND2_0/B
C DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_1/INV_0/Y GND 2.06
R DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_1/INV_0/Y 63
= DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_1/INV_0/Y DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_1/NAND2_0/A
= DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_1/INV_0/Y DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_1/m1_18_25#
C DELTAX_0/SUB8_0/XOR2_2/NAND2_0/A GND 4.09
R DELTAX_0/SUB8_0/XOR2_2/NAND2_0/A 68
= DELTAX_0/SUB8_0/XOR2_2/NAND2_0/A DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_0/Y
= DELTAX_0/SUB8_0/XOR2_2/NAND2_0/A DELTAX_0/SUB8_0/XOR2_2/m1_42_n24#
= DELTAX_0/SUB8_0/XOR2_2/NAND2_0/A DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_0/NAND2_0/Y
C DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_0/INV_0/Y GND 2.06
R DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_0/INV_0/Y 63
= DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_0/INV_0/Y DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_0/NAND2_0/A
= DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_0/INV_0/Y DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_0/m1_18_25#
C DELTAX_0/SUB8_0/XOR2_0/NAND2_0/B GND 3.19
R DELTAX_0/SUB8_0/XOR2_0/NAND2_0/B 67
= DELTAX_0/SUB8_0/XOR2_0/NAND2_0/B DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_1/Y
= DELTAX_0/SUB8_0/XOR2_0/NAND2_0/B DELTAX_0/SUB8_0/XOR2_0/m1_86_n8#
= DELTAX_0/SUB8_0/XOR2_0/NAND2_0/B DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_1/NAND2_0/Y
C DELTAX_0/SUB8_0/B6 GND 24.92
R DELTAX_0/SUB8_0/B6 227
= DELTAX_0/SUB8_0/B6 DELTAX_0/Reg8_1/Q6
= DELTAX_0/SUB8_0/B6 DELTAX_0/Reg8_1/DFlipFlop_6/Q
= DELTAX_0/SUB8_0/B6 DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_5/Y
= DELTAX_0/SUB8_0/B6 DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_4/C
= DELTAX_0/SUB8_0/B6 DELTAX_0/m1_540_682#
= DELTAX_0/SUB8_0/B6 DELTAX_0/SUB8_0/XOR2_0/A
= DELTAX_0/SUB8_0/B6 DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_0/A
= DELTAX_0/SUB8_0/B6 DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_0/INV_0/A
= DELTAX_0/SUB8_0/B6 DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_1/B
= DELTAX_0/SUB8_0/B6 DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_1/NAND2_0/B
C DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_1/INV_0/Y GND 2.06
R DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_1/INV_0/Y 63
= DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_1/INV_0/Y DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_1/NAND2_0/A
= DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_1/INV_0/Y DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_1/m1_18_25#
C DELTAX_0/SUB8_0/XOR2_0/NAND2_0/A GND 4.09
R DELTAX_0/SUB8_0/XOR2_0/NAND2_0/A 68
= DELTAX_0/SUB8_0/XOR2_0/NAND2_0/A DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_0/Y
= DELTAX_0/SUB8_0/XOR2_0/NAND2_0/A DELTAX_0/SUB8_0/XOR2_0/m1_42_n24#
= DELTAX_0/SUB8_0/XOR2_0/NAND2_0/A DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_0/NAND2_0/Y
C DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_0/INV_0/Y GND 2.06
R DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_0/INV_0/Y 63
= DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_0/INV_0/Y DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_0/NAND2_0/A
= DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_0/INV_0/Y DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_0/m1_18_25#
C DELTAX_0/SUB8_0/XOR2_1/NAND2_0/B GND 3.19
R DELTAX_0/SUB8_0/XOR2_1/NAND2_0/B 67
= DELTAX_0/SUB8_0/XOR2_1/NAND2_0/B DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_1/Y
= DELTAX_0/SUB8_0/XOR2_1/NAND2_0/B DELTAX_0/SUB8_0/XOR2_1/m1_86_n8#
= DELTAX_0/SUB8_0/XOR2_1/NAND2_0/B DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_1/NAND2_0/Y
C DELTAX_0/SUB8_0/B4 GND 24.71
R DELTAX_0/SUB8_0/B4 227
= DELTAX_0/SUB8_0/B4 DELTAX_0/Reg8_1/Q4
= DELTAX_0/SUB8_0/B4 DELTAX_0/Reg8_1/DFlipFlop_4/Q
= DELTAX_0/SUB8_0/B4 DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_5/Y
= DELTAX_0/SUB8_0/B4 DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_4/C
= DELTAX_0/SUB8_0/B4 DELTAX_0/m1_540_466#
= DELTAX_0/SUB8_0/B4 DELTAX_0/SUB8_0/XOR2_1/A
= DELTAX_0/SUB8_0/B4 DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_0/A
= DELTAX_0/SUB8_0/B4 DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_0/INV_0/A
= DELTAX_0/SUB8_0/B4 DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_1/B
= DELTAX_0/SUB8_0/B4 DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_1/NAND2_0/B
C DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_1/INV_0/Y GND 2.06
R DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_1/INV_0/Y 63
= DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_1/INV_0/Y DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_1/NAND2_0/A
= DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_1/INV_0/Y DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_1/m1_18_25#
C DELTAX_0/SUB8_0/XOR2_1/NAND2_0/A GND 4.09
R DELTAX_0/SUB8_0/XOR2_1/NAND2_0/A 68
= DELTAX_0/SUB8_0/XOR2_1/NAND2_0/A DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_0/Y
= DELTAX_0/SUB8_0/XOR2_1/NAND2_0/A DELTAX_0/SUB8_0/XOR2_1/m1_42_n24#
= DELTAX_0/SUB8_0/XOR2_1/NAND2_0/A DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_0/NAND2_0/Y
C DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_0/INV_0/Y GND 2.06
R DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_0/INV_0/Y 63
= DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_0/INV_0/Y DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_0/NAND2_0/A
= DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_0/INV_0/Y DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_0/m1_18_25#
C DELTAX_0/SUB8_0/X7 GND 20.57
R DELTAX_0/SUB8_0/X7 267
= DELTAX_0/SUB8_0/X7 DELTAX_0/SUB8_0/XOR2_3/Y
= DELTAX_0/SUB8_0/X7 DELTAX_0/SUB8_0/XOR2_3/NAND2_0/Y
= DELTAX_0/SUB8_0/X7 DELTAX_0/SUB8_0/8BitAdder_0/B7
= DELTAX_0/SUB8_0/X7 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/B
= DELTAX_0/SUB8_0/X7 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/B
= DELTAX_0/SUB8_0/X7 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/m1_112_n16#
C Y7 GND 9.96
R Y7 25
= Y7 DELTAX_0/Y7
= Y7 DELTAX_0/SUB8_0/Y7
= Y7 DELTAX_0/SUB8_0/8BitAdder_0/S7
= Y7 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/S
= Y7 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/INV_0/Y
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_8# 18
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_8# 18
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/INV_0/A GND 3.05
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/INV_0/A 89
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/INV_0/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/S`
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/INV_0/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/m1_131_20#
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_44# 15
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_44# 15
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/INV_1/A GND 7.54
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/INV_1/A 153
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/Cout`
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/m1_131_n32#
C DELTAX_0/X7 GND 46.27
R DELTAX_0/X7 422
= DELTAX_0/X7 DELTAX_0/Reg8_1/D7
= DELTAX_0/X7 DELTAX_0/Reg8_1/DFlipFlop_7/D
= DELTAX_0/X7 DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_0/A
= DELTAX_0/X7 DELTAX_0/Reg8_0/Q7
= DELTAX_0/X7 DELTAX_0/Reg8_0/DFlipFlop_7/Q
= DELTAX_0/X7 DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_5/Y
= DELTAX_0/X7 DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_4/C
= DELTAX_0/X7 DELTAX_0/SUB8_0/A7
= DELTAX_0/X7 DELTAX_0/SUB8_0/8BitAdder_0/A7
= DELTAX_0/X7 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/A
= DELTAX_0/X7 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/A
= DELTAX_0/SUB8_0/8BitAdder_0/Cout DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/Cout
= DELTAX_0/SUB8_0/8BitAdder_0/Cout DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/INV_1/Y
C DELTAX_0/SUB8_0/X6 GND 20.60
R DELTAX_0/SUB8_0/X6 266
= DELTAX_0/SUB8_0/X6 DELTAX_0/SUB8_0/XOR2_0/Y
= DELTAX_0/SUB8_0/X6 DELTAX_0/SUB8_0/XOR2_0/NAND2_0/Y
= DELTAX_0/SUB8_0/X6 DELTAX_0/SUB8_0/8BitAdder_0/B6
= DELTAX_0/SUB8_0/X6 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/B
= DELTAX_0/SUB8_0/X6 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/B
= DELTAX_0/SUB8_0/X6 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/m1_112_n16#
C Y6 GND 9.28
R Y6 23
= Y6 DELTAX_0/Y6
= Y6 DELTAX_0/SUB8_0/Y6
= Y6 DELTAX_0/SUB8_0/8BitAdder_0/S6
= Y6 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/S
= Y6 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/INV_0/Y
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_8# 18
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_8# 18
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/INV_0/A GND 3.05
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/INV_0/A 89
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/INV_0/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/S`
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/INV_0/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/m1_131_20#
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_44# 15
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_44# 15
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/INV_1/A GND 7.54
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/INV_1/A 153
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/Cout`
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/m1_131_n32#
C DELTAX_0/X6 GND 45.06
R DELTAX_0/X6 420
= DELTAX_0/X6 DELTAX_0/Reg8_1/D6
= DELTAX_0/X6 DELTAX_0/Reg8_1/DFlipFlop_6/D
= DELTAX_0/X6 DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_0/A
= DELTAX_0/X6 DELTAX_0/Reg8_0/Q6
= DELTAX_0/X6 DELTAX_0/Reg8_0/DFlipFlop_6/Q
= DELTAX_0/X6 DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_5/Y
= DELTAX_0/X6 DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_4/C
= DELTAX_0/X6 DELTAX_0/SUB8_0/A6
= DELTAX_0/X6 DELTAX_0/SUB8_0/8BitAdder_0/A6
= DELTAX_0/X6 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/A
= DELTAX_0/X6 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/A
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/C GND 9.38
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/C 192
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/C
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/Cout
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/C DELTAX_0/SUB8_0/8BitAdder_0/m1_123_620#
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/INV_1/Y
C DELTAX_0/SUB8_0/X5 GND 20.43
R DELTAX_0/SUB8_0/X5 266
= DELTAX_0/SUB8_0/X5 DELTAX_0/SUB8_0/XOR2_2/Y
= DELTAX_0/SUB8_0/X5 DELTAX_0/SUB8_0/XOR2_2/NAND2_0/Y
= DELTAX_0/SUB8_0/X5 DELTAX_0/SUB8_0/8BitAdder_0/B5
= DELTAX_0/SUB8_0/X5 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/B
= DELTAX_0/SUB8_0/X5 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/B
= DELTAX_0/SUB8_0/X5 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/m1_112_n16#
C Y5 GND 8.61
R Y5 22
= Y5 DELTAX_0/Y5
= Y5 DELTAX_0/SUB8_0/Y5
= Y5 DELTAX_0/SUB8_0/8BitAdder_0/S5
= Y5 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/S
= Y5 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/INV_0/Y
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_8# 18
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_8# 18
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/INV_0/A GND 3.05
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/INV_0/A 89
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/INV_0/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/S`
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/INV_0/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/m1_131_20#
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_44# 15
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_44# 15
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/INV_1/A GND 7.54
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/INV_1/A 153
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/Cout`
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/m1_131_n32#
C DELTAX_0/X5 GND 44.84
R DELTAX_0/X5 420
= DELTAX_0/X5 DELTAX_0/Reg8_1/D5
= DELTAX_0/X5 DELTAX_0/Reg8_1/DFlipFlop_5/D
= DELTAX_0/X5 DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_0/A
= DELTAX_0/X5 DELTAX_0/Reg8_0/Q5
= DELTAX_0/X5 DELTAX_0/Reg8_0/DFlipFlop_5/Q
= DELTAX_0/X5 DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_5/Y
= DELTAX_0/X5 DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_4/C
= DELTAX_0/X5 DELTAX_0/SUB8_0/A5
= DELTAX_0/X5 DELTAX_0/SUB8_0/8BitAdder_0/A5
= DELTAX_0/X5 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/A
= DELTAX_0/X5 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/A
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/C GND 9.38
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/C 192
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/C
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/Cout
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/C DELTAX_0/SUB8_0/8BitAdder_0/m1_123_528#
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/INV_1/Y
C DELTAX_0/SUB8_0/X4 GND 20.29
R DELTAX_0/SUB8_0/X4 266
= DELTAX_0/SUB8_0/X4 DELTAX_0/SUB8_0/XOR2_1/Y
= DELTAX_0/SUB8_0/X4 DELTAX_0/SUB8_0/XOR2_1/NAND2_0/Y
= DELTAX_0/SUB8_0/X4 DELTAX_0/SUB8_0/8BitAdder_0/B4
= DELTAX_0/SUB8_0/X4 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/B
= DELTAX_0/SUB8_0/X4 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/B
= DELTAX_0/SUB8_0/X4 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/m1_112_n16#
C Y4 GND 7.93
R Y4 20
= Y4 DELTAX_0/Y4
= Y4 DELTAX_0/SUB8_0/Y4
= Y4 DELTAX_0/SUB8_0/8BitAdder_0/S4
= Y4 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/S
= Y4 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/INV_0/Y
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_8# 18
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_8# 18
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/INV_0/A GND 3.05
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/INV_0/A 89
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/INV_0/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/S`
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/INV_0/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/m1_131_20#
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_44# 15
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_44# 15
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/INV_1/A GND 7.54
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/INV_1/A 153
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/Cout`
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/m1_131_n32#
C DELTAX_0/X4 GND 44.62
R DELTAX_0/X4 420
= DELTAX_0/X4 DELTAX_0/Reg8_1/D4
= DELTAX_0/X4 DELTAX_0/Reg8_1/DFlipFlop_4/D
= DELTAX_0/X4 DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_0/A
= DELTAX_0/X4 DELTAX_0/Reg8_0/Q4
= DELTAX_0/X4 DELTAX_0/Reg8_0/DFlipFlop_4/Q
= DELTAX_0/X4 DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_5/Y
= DELTAX_0/X4 DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_4/C
= DELTAX_0/X4 DELTAX_0/SUB8_0/A4
= DELTAX_0/X4 DELTAX_0/SUB8_0/8BitAdder_0/A4
= DELTAX_0/X4 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/A
= DELTAX_0/X4 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/A
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/C GND 9.38
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/C 192
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/C
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/Cout
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/C DELTAX_0/SUB8_0/8BitAdder_0/m1_123_436#
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/INV_1/Y
C DELTAX_0/SUB8_0/X3 GND 21.05
R DELTAX_0/SUB8_0/X3 267
= DELTAX_0/SUB8_0/X3 DELTAX_0/SUB8_0/XOR2_4/Y
= DELTAX_0/SUB8_0/X3 DELTAX_0/SUB8_0/XOR2_4/NAND2_0/Y
= DELTAX_0/SUB8_0/X3 DELTAX_0/SUB8_0/8BitAdder_0/B3
= DELTAX_0/SUB8_0/X3 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/B
= DELTAX_0/SUB8_0/X3 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/B
= DELTAX_0/SUB8_0/X3 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/m1_112_n16#
C Y3 GND 7.21
R Y3 19
= Y3 DELTAX_0/Y3
= Y3 DELTAX_0/SUB8_0/Y3
= Y3 DELTAX_0/SUB8_0/8BitAdder_0/S3
= Y3 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/S
= Y3 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/INV_0/Y
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_8# 18
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_8# 18
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/INV_0/A GND 3.05
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/INV_0/A 89
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/INV_0/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/S`
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/INV_0/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/m1_131_20#
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_44# 15
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_44# 15
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/INV_1/A GND 7.54
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/INV_1/A 153
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/Cout`
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/m1_131_n32#
C DELTAX_0/X3 GND 44.36
R DELTAX_0/X3 419
= DELTAX_0/X3 DELTAX_0/Reg8_1/D3
= DELTAX_0/X3 DELTAX_0/Reg8_1/DFlipFlop_3/D
= DELTAX_0/X3 DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_0/A
= DELTAX_0/X3 DELTAX_0/Reg8_0/Q3
= DELTAX_0/X3 DELTAX_0/Reg8_0/DFlipFlop_3/Q
= DELTAX_0/X3 DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_5/Y
= DELTAX_0/X3 DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_4/C
= DELTAX_0/X3 DELTAX_0/SUB8_0/A3
= DELTAX_0/X3 DELTAX_0/SUB8_0/8BitAdder_0/A3
= DELTAX_0/X3 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/A
= DELTAX_0/X3 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/A
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/C GND 9.38
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/C 192
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/C
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/Cout
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/C DELTAX_0/SUB8_0/8BitAdder_0/m1_123_344#
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/INV_1/Y
C DELTAX_0/SUB8_0/X2 GND 20.69
R DELTAX_0/SUB8_0/X2 266
= DELTAX_0/SUB8_0/X2 DELTAX_0/SUB8_0/XOR2_5/Y
= DELTAX_0/SUB8_0/X2 DELTAX_0/SUB8_0/XOR2_5/NAND2_0/Y
= DELTAX_0/SUB8_0/X2 DELTAX_0/SUB8_0/8BitAdder_0/B2
= DELTAX_0/SUB8_0/X2 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/B
= DELTAX_0/SUB8_0/X2 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/B
= DELTAX_0/SUB8_0/X2 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/m1_112_n16#
C Y2 GND 6.57
R Y2 17
= Y2 DELTAX_0/Y2
= Y2 DELTAX_0/SUB8_0/Y2
= Y2 DELTAX_0/SUB8_0/8BitAdder_0/S2
= Y2 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/S
= Y2 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/INV_0/Y
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_8# 18
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_8# 18
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/INV_0/A GND 3.05
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/INV_0/A 89
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/INV_0/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/S`
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/INV_0/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/m1_131_20#
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_44# 15
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_44# 15
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/INV_1/A GND 7.54
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/INV_1/A 153
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/Cout`
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/m1_131_n32#
C DELTAX_0/X2 GND 44.17
R DELTAX_0/X2 419
= DELTAX_0/X2 DELTAX_0/Reg8_1/D2
= DELTAX_0/X2 DELTAX_0/Reg8_1/DFlipFlop_2/D
= DELTAX_0/X2 DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_0/A
= DELTAX_0/X2 DELTAX_0/Reg8_0/Q2
= DELTAX_0/X2 DELTAX_0/Reg8_0/DFlipFlop_2/Q
= DELTAX_0/X2 DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_5/Y
= DELTAX_0/X2 DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_4/C
= DELTAX_0/X2 DELTAX_0/SUB8_0/A2
= DELTAX_0/X2 DELTAX_0/SUB8_0/8BitAdder_0/A2
= DELTAX_0/X2 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/A
= DELTAX_0/X2 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/A
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/C GND 9.34
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/C 192
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/C
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/Cout
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/C DELTAX_0/SUB8_0/8BitAdder_0/m1_123_252#
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/INV_1/Y
C DELTAX_0/SUB8_0/X1 GND 20.50
R DELTAX_0/SUB8_0/X1 266
= DELTAX_0/SUB8_0/X1 DELTAX_0/SUB8_0/XOR2_6/Y
= DELTAX_0/SUB8_0/X1 DELTAX_0/SUB8_0/XOR2_6/NAND2_0/Y
= DELTAX_0/SUB8_0/X1 DELTAX_0/SUB8_0/8BitAdder_0/B1
= DELTAX_0/SUB8_0/X1 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/B
= DELTAX_0/SUB8_0/X1 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/B
= DELTAX_0/SUB8_0/X1 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/m1_112_n16#
C Y1 GND 5.89
R Y1 16
= Y1 DELTAX_0/Y1
= Y1 DELTAX_0/SUB8_0/Y1
= Y1 DELTAX_0/SUB8_0/8BitAdder_0/S1
= Y1 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/S
= Y1 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/INV_0/Y
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_8# 18
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_8# 18
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/INV_0/A GND 3.05
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/INV_0/A 89
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/INV_0/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/S`
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/INV_0/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/m1_131_20#
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_44# 15
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_44# 15
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/INV_1/A GND 7.54
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/INV_1/A 153
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/Cout`
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/m1_131_n32#
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/C GND 9.38
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/C 192
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/Cout
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/INV_1/Y
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/C DELTAX_0/SUB8_0/8BitAdder_0/m1_123_68#
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/C
C DELTAX_0/X1 GND 43.95
R DELTAX_0/X1 419
= DELTAX_0/X1 DELTAX_0/Reg8_1/D1
= DELTAX_0/X1 DELTAX_0/Reg8_1/DFlipFlop_1/D
= DELTAX_0/X1 DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_0/A
= DELTAX_0/X1 DELTAX_0/Reg8_0/Q1
= DELTAX_0/X1 DELTAX_0/Reg8_0/DFlipFlop_1/Q
= DELTAX_0/X1 DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_5/Y
= DELTAX_0/X1 DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_4/C
= DELTAX_0/X1 DELTAX_0/SUB8_0/A1
= DELTAX_0/X1 DELTAX_0/SUB8_0/8BitAdder_0/A1
= DELTAX_0/X1 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/A
= DELTAX_0/X1 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/A
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/C GND 9.38
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/C 192
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/C
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/Cout
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/C DELTAX_0/SUB8_0/8BitAdder_0/m1_123_160#
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/INV_1/Y
C DELTAX_0/SUB8_0/X0 GND 17.80
R DELTAX_0/SUB8_0/X0 263
= DELTAX_0/SUB8_0/X0 DELTAX_0/SUB8_0/XOR2_8/Y
= DELTAX_0/SUB8_0/X0 DELTAX_0/SUB8_0/XOR2_8/NAND2_0/Y
= DELTAX_0/SUB8_0/X0 DELTAX_0/SUB8_0/8BitAdder_0/B0
= DELTAX_0/SUB8_0/X0 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/B
= DELTAX_0/SUB8_0/X0 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/B
= DELTAX_0/SUB8_0/X0 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/m1_112_n16#
C Y0 GND 5.22
R Y0 14
= Y0 DELTAX_0/Y0
= Y0 DELTAX_0/SUB8_0/Y0
= Y0 DELTAX_0/SUB8_0/8BitAdder_0/S0
= Y0 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/S
= Y0 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/INV_0/Y
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_8# 18
C NOR8_0/H GND 568.57
R NOR8_0/H 13308
= NOR8_0/H COUNTER4_1/VSS
= NOR8_0/H COUNTER4_1/8BitAdder_0/B7
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_7/B
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/B
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_7/m1_112_n16#
= NOR8_0/H COUNTER4_1/8BitAdder_0/A7
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_7/A
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/A
= NOR8_0/H COUNTER4_1/8BitAdder_0/A5
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_5/A
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/A
= NOR8_0/H COUNTER4_1/8BitAdder_0/B6
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_6/B
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/B
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_6/m1_112_n16#
= NOR8_0/H COUNTER4_1/8BitAdder_0/A6
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_6/A
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/A
= NOR8_0/H COUNTER4_1/8BitAdder_0/B4
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_4/B
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/B
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_4/m1_112_n16#
= NOR8_0/H COUNTER4_1/8BitAdder_0/A4
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_4/A
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/A
= NOR8_0/H COUNTER4_1/8BitAdder_0/B5
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_5/B
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/B
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_5/m1_112_n16#
= NOR8_0/H COUNTER4_1/8BitAdder_0/A3
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_3/A
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/A
= NOR8_0/H COUNTER4_1/8BitAdder_0/A2
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_2/A
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/A
= NOR8_0/H COUNTER4_1/8BitAdder_0/A1
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_1/A
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/A
= NOR8_0/H COUNTER4_1/8BitAdder_0/Cin
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_0/C
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/C
= NOR8_0/H COUNTER4_1/8BitAdder_0/VSS
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_7/VSS
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_7/INV_0/VSS
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_7/INV_1/VSS
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/VSS
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_6/VSS
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_6/INV_0/VSS
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_6/INV_1/VSS
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/VSS
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_5/VSS
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_5/INV_0/VSS
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_5/INV_1/VSS
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/VSS
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_4/VSS
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_4/INV_0/VSS
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_4/INV_1/VSS
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/VSS
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_2/VSS
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_2/INV_0/VSS
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_2/INV_1/VSS
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/VSS
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_3/VSS
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_3/INV_0/VSS
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_3/INV_1/VSS
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/VSS
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_1/VSS
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_1/INV_0/VSS
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_1/INV_1/VSS
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/VSS
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_0/VSS
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_0/INV_0/VSS
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_0/INV_1/VSS
= NOR8_0/H COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/VSS
= NOR8_0/H COUNTER4_1/Reg4_0/VSS
= NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_0/VSS
= NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_0/VSS
= NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_5/VSS
= NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_1/VSS
= NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_2/VSS
= NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_3/VSS
= NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_4/VSS
= NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_0/m1_186_0#
= NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_3/VSS
= NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_0/VSS
= NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_5/VSS
= NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_1/VSS
= NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_2/VSS
= NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_3/VSS
= NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_4/VSS
= NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_3/m1_186_0#
= NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_2/VSS
= NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_1/VSS
= NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_0/VSS
= NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_5/VSS
= NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_1/VSS
= NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_2/VSS
= NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_3/VSS
= NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_4/VSS
= NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_1/m1_186_0#
= NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_0/VSS
= NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_5/VSS
= NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_1/VSS
= NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_2/VSS
= NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_3/VSS
= NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_4/VSS
= NOR8_0/H COUNTER4_1/Reg4_0/DFlipFlop_2/m1_186_0#
= NOR8_0/H m1_503_427#
= NOR8_0/H NOR8_0/G
= NOR8_0/H NOR8_0/F
= NOR8_0/H NOR8_0/E
= NOR8_0/H NOR8_0/VSS
= NOR8_0/H m1_1234_0#
= NOR8_0/H m1_1124_151#
= NOR8_0/H DELTAX_0/VSS
= NOR8_0/H COUNTER4_2/VSS
= NOR8_0/H m1_1124_611#
= NOR8_0/H m1_879_391#
= NOR8_0/H COUNTER4_2/8BitAdder_0/B7
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_7/B
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/B
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_7/m1_112_n16#
= NOR8_0/H COUNTER4_2/8BitAdder_0/A7
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_7/A
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/A
= NOR8_0/H COUNTER4_2/8BitAdder_0/A5
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_5/A
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/A
= NOR8_0/H COUNTER4_2/8BitAdder_0/B6
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_6/B
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/B
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_6/m1_112_n16#
= NOR8_0/H COUNTER4_2/8BitAdder_0/A6
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_6/A
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/A
= NOR8_0/H COUNTER4_2/8BitAdder_0/B4
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_4/B
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/B
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_4/m1_112_n16#
= NOR8_0/H COUNTER4_2/8BitAdder_0/A4
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_4/A
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/A
= NOR8_0/H COUNTER4_2/8BitAdder_0/B5
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_5/B
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/B
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_5/m1_112_n16#
= NOR8_0/H COUNTER4_2/8BitAdder_0/A3
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_3/A
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/A
= NOR8_0/H COUNTER4_2/8BitAdder_0/A2
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_2/A
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/A
= NOR8_0/H COUNTER4_2/8BitAdder_0/A1
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_1/A
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/A
= NOR8_0/H COUNTER4_2/8BitAdder_0/Cin
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_0/C
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/C
= NOR8_0/H COUNTER4_2/8BitAdder_0/VSS
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_7/VSS
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_7/INV_0/VSS
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_7/INV_1/VSS
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/VSS
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_6/VSS
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_6/INV_0/VSS
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_6/INV_1/VSS
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/VSS
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_5/VSS
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_5/INV_0/VSS
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_5/INV_1/VSS
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/VSS
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_4/VSS
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_4/INV_0/VSS
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_4/INV_1/VSS
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/VSS
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_2/VSS
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_2/INV_0/VSS
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_2/INV_1/VSS
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/VSS
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_3/VSS
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_3/INV_0/VSS
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_3/INV_1/VSS
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/VSS
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_1/VSS
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_1/INV_0/VSS
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_1/INV_1/VSS
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/VSS
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_0/VSS
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_0/INV_0/VSS
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_0/INV_1/VSS
= NOR8_0/H COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/VSS
= NOR8_0/H COUNTER4_2/Reg4_0/VSS
= NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_0/VSS
= NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_0/VSS
= NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_5/VSS
= NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_1/VSS
= NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_2/VSS
= NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_3/VSS
= NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_4/VSS
= NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_0/m1_186_0#
= NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_3/VSS
= NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_0/VSS
= NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_5/VSS
= NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_1/VSS
= NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_2/VSS
= NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_3/VSS
= NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_4/VSS
= NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_3/m1_186_0#
= NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_2/VSS
= NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_1/VSS
= NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_0/VSS
= NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_5/VSS
= NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_1/VSS
= NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_2/VSS
= NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_3/VSS
= NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_4/VSS
= NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_1/m1_186_0#
= NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_0/VSS
= NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_5/VSS
= NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_1/VSS
= NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_2/VSS
= NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_3/VSS
= NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_4/VSS
= NOR8_0/H COUNTER4_2/Reg4_0/DFlipFlop_2/m1_186_0#
= NOR8_0/H DELTAX_0/Reg8_1/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_0/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_0/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_5/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_1/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_2/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_3/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_4/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_0/m1_186_0#
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_8/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_0/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_5/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_1/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_2/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_3/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_4/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_8/m1_186_0#
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_7/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_0/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_5/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_1/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_2/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_3/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_4/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_7/m1_186_0#
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_6/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_0/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_5/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_1/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_2/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_3/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_4/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_6/m1_186_0#
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_5/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_0/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_5/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_1/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_2/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_3/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_4/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_5/m1_186_0#
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_4/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_0/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_5/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_1/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_2/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_3/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_4/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_4/m1_186_0#
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_3/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_0/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_5/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_1/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_2/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_3/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_4/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_3/m1_186_0#
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_2/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_1/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_0/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_5/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_1/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_2/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_3/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_4/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_1/m1_186_0#
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_0/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_5/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_1/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_2/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_3/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_4/VSS
= NOR8_0/H DELTAX_0/Reg8_1/DFlipFlop_2/m1_186_0#
= NOR8_0/H DELTAX_0/Reg8_0/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_0/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_0/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_5/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_1/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_2/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_3/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_4/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_0/m1_186_0#
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_8/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_0/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_5/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_1/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_2/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_3/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_4/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_8/m1_186_0#
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_7/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_0/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_5/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_1/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_2/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_3/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_4/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_7/m1_186_0#
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_6/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_0/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_5/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_1/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_2/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_3/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_4/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_6/m1_186_0#
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_5/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_0/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_5/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_1/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_2/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_3/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_4/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_5/m1_186_0#
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_4/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_0/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_5/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_1/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_2/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_3/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_4/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_4/m1_186_0#
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_3/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_0/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_5/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_1/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_2/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_3/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_4/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_3/m1_186_0#
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_2/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_1/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_0/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_5/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_1/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_2/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_3/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_4/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_1/m1_186_0#
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_0/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_5/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_1/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_2/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_3/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_4/VSS
= NOR8_0/H DELTAX_0/Reg8_0/DFlipFlop_2/m1_186_0#
= NOR8_0/H DELTAX_0/SUB8_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_3/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_3/NAND2_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_0/INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_0/NAND2_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_1/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_1/INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_1/NAND2_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_0/NAND2_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_0/INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_0/NAND2_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_1/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_1/INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_1/NAND2_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_2/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_2/NAND2_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_0/INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_0/NAND2_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_1/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_1/INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_1/NAND2_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_1/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_1/NAND2_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_0/INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_0/NAND2_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_1/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_1/INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_1/NAND2_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_4/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_4/NAND2_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_0/INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_0/NAND2_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_1/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_1/INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_1/NAND2_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_6/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_6/NAND2_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_0/INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_0/NAND2_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_1/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_1/INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_1/NAND2_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_5/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_5/NAND2_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_0/INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_0/NAND2_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_1/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_1/INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_1/NAND2_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_8/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_8/NAND2_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_0/INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_0/NAND2_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_1/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_1/INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_1/NAND2_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_7/B
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_0/B
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_0/NAND2_0/B
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_1/A
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_1/INV_0/A
= NOR8_0/H DELTAX_0/SUB8_0/m1_33_n85#
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_7/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_7/NAND2_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_0/INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_0/NAND2_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_1/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_1/INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_1/NAND2_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/VSS
= NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/INV_1/VSS
= NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/VSS
= NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/INV_1/VSS
= NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/VSS
= NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/INV_1/VSS
= NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/VSS
= NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/INV_1/VSS
= NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/VSS
= NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/INV_1/VSS
= NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/VSS
= NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/INV_1/VSS
= NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/VSS
= NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/INV_1/VSS
= NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/INV_0/VSS
= NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/INV_1/VSS
= NOR8_0/H DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/VSS
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_8# 18
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/INV_0/A GND 3.05
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/INV_0/A 89
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/INV_0/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/S`
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/INV_0/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/m1_131_20#
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_44# 15
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_44# 15
C DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/INV_1/A GND 7.54
R DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/INV_1/A 153
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/Cout`
= DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/INV_1/A DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/m1_131_n32#
C DELTAX_0/SUB8_0/XOR2_7/Y GND 8.84
R DELTAX_0/SUB8_0/XOR2_7/Y 192
= DELTAX_0/SUB8_0/XOR2_7/Y DELTAX_0/SUB8_0/m1_114_n69#
= DELTAX_0/SUB8_0/XOR2_7/Y DELTAX_0/SUB8_0/XOR2_7/NAND2_0/Y
= DELTAX_0/SUB8_0/XOR2_7/Y DELTAX_0/SUB8_0/8BitAdder_0/Cin
= DELTAX_0/SUB8_0/XOR2_7/Y DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/C
= DELTAX_0/SUB8_0/XOR2_7/Y DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/C
C DELTAX_0/X0 GND 43.80
R DELTAX_0/X0 419
= DELTAX_0/X0 DELTAX_0/Reg8_1/D0
= DELTAX_0/X0 DELTAX_0/Reg8_1/DFlipFlop_0/D
= DELTAX_0/X0 DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_0/A
= DELTAX_0/X0 DELTAX_0/Reg8_0/Q0
= DELTAX_0/X0 DELTAX_0/Reg8_0/DFlipFlop_0/Q
= DELTAX_0/X0 DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_5/Y
= DELTAX_0/X0 DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_4/C
= DELTAX_0/X0 DELTAX_0/SUB8_0/A0
= DELTAX_0/X0 DELTAX_0/SUB8_0/8BitAdder_0/A0
= DELTAX_0/X0 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/A
= DELTAX_0/X0 DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/A
C VDD GND 2834.69
R VDD 373367
= VDD NOR4_0/VDD
= VDD m1_503_111#
= VDD COUNTER4_1/VDD
= VDD COUNTER4_1/8BitAdder_0/VDD
= VDD COUNTER4_1/8BitAdder_0/FullAdder_7/VDD
= VDD COUNTER4_1/8BitAdder_0/FullAdder_7/INV_0/VDD
= VDD COUNTER4_1/8BitAdder_0/FullAdder_7/INV_1/VDD
= VDD COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/VDD
= VDD COUNTER4_1/8BitAdder_0/FullAdder_6/VDD
= VDD COUNTER4_1/8BitAdder_0/FullAdder_6/INV_0/VDD
= VDD COUNTER4_1/8BitAdder_0/FullAdder_6/INV_1/VDD
= VDD COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/VDD
= VDD COUNTER4_1/8BitAdder_0/FullAdder_5/VDD
= VDD COUNTER4_1/8BitAdder_0/FullAdder_5/INV_0/VDD
= VDD COUNTER4_1/8BitAdder_0/FullAdder_5/INV_1/VDD
= VDD COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/VDD
= VDD COUNTER4_1/8BitAdder_0/FullAdder_4/VDD
= VDD COUNTER4_1/8BitAdder_0/FullAdder_4/INV_0/VDD
= VDD COUNTER4_1/8BitAdder_0/FullAdder_4/INV_1/VDD
= VDD COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/VDD
= VDD COUNTER4_1/8BitAdder_0/FullAdder_3/VDD
= VDD COUNTER4_1/8BitAdder_0/FullAdder_3/INV_0/VDD
= VDD COUNTER4_1/8BitAdder_0/FullAdder_3/INV_1/VDD
= VDD COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/VDD
= VDD COUNTER4_1/8BitAdder_0/FullAdder_2/VDD
= VDD COUNTER4_1/8BitAdder_0/FullAdder_2/INV_0/VDD
= VDD COUNTER4_1/8BitAdder_0/FullAdder_2/INV_1/VDD
= VDD COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/VDD
= VDD COUNTER4_1/8BitAdder_0/FullAdder_1/VDD
= VDD COUNTER4_1/8BitAdder_0/FullAdder_1/INV_0/VDD
= VDD COUNTER4_1/8BitAdder_0/FullAdder_1/INV_1/VDD
= VDD COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/VDD
= VDD COUNTER4_1/8BitAdder_0/FullAdder_0/VDD
= VDD COUNTER4_1/8BitAdder_0/FullAdder_0/INV_0/VDD
= VDD COUNTER4_1/8BitAdder_0/FullAdder_0/INV_1/VDD
= VDD COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/VDD
= VDD COUNTER4_1/8BitAdder_0/A0
= VDD COUNTER4_1/8BitAdder_0/FullAdder_0/A
= VDD COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/A
= VDD COUNTER4_1/Reg4_0/VDD
= VDD COUNTER4_1/Reg4_0/DFlipFlop_3/VDD
= VDD COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_4/VDD
= VDD COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_3/C
= VDD COUNTER4_1/Reg4_0/DFlipFlop_3/m1_130_20#
= VDD COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_5/VDD
= VDD COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_5/C
= VDD COUNTER4_1/Reg4_0/DFlipFlop_3/m1_202_20#
= VDD COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_0/VDD
= VDD COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_3/VDD
= VDD COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_1/VDD
= VDD COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_2/VDD
= VDD COUNTER4_1/Reg4_0/DFlipFlop_3/w_n6_34#
= VDD COUNTER4_1/Reg4_0/DFlipFlop_2/VDD
= VDD COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_4/VDD
= VDD COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_3/C
= VDD COUNTER4_1/Reg4_0/DFlipFlop_2/m1_130_20#
= VDD COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_5/VDD
= VDD COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_5/C
= VDD COUNTER4_1/Reg4_0/DFlipFlop_2/m1_202_20#
= VDD COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_0/VDD
= VDD COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_3/VDD
= VDD COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_1/VDD
= VDD COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_2/VDD
= VDD COUNTER4_1/Reg4_0/DFlipFlop_2/w_n6_34#
= VDD COUNTER4_1/Reg4_0/DFlipFlop_1/VDD
= VDD COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_4/VDD
= VDD COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_3/C
= VDD COUNTER4_1/Reg4_0/DFlipFlop_1/m1_130_20#
= VDD COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_5/VDD
= VDD COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_5/C
= VDD COUNTER4_1/Reg4_0/DFlipFlop_1/m1_202_20#
= VDD COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_0/VDD
= VDD COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_3/VDD
= VDD COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_1/VDD
= VDD COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_2/VDD
= VDD COUNTER4_1/Reg4_0/DFlipFlop_1/w_n6_34#
= VDD COUNTER4_1/Reg4_0/DFlipFlop_0/VDD
= VDD COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_4/VDD
= VDD COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_3/C
= VDD COUNTER4_1/Reg4_0/DFlipFlop_0/m1_130_20#
= VDD COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_5/VDD
= VDD COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_5/C
= VDD COUNTER4_1/Reg4_0/DFlipFlop_0/m1_202_20#
= VDD COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_0/VDD
= VDD COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_3/VDD
= VDD COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_1/VDD
= VDD COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_2/VDD
= VDD COUNTER4_1/Reg4_0/DFlipFlop_0/w_n6_34#
= VDD NOR8_0/VDD
= VDD m1_1124_203#
= VDD DELTAX_0/VDD
= VDD m1_871_443#
= VDD COUNTER4_2/VDD
= VDD m1_1124_663#
= VDD COUNTER4_2/8BitAdder_0/VDD
= VDD COUNTER4_2/8BitAdder_0/FullAdder_7/VDD
= VDD COUNTER4_2/8BitAdder_0/FullAdder_7/INV_0/VDD
= VDD COUNTER4_2/8BitAdder_0/FullAdder_7/INV_1/VDD
= VDD COUNTER4_2/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/VDD
= VDD COUNTER4_2/8BitAdder_0/FullAdder_6/VDD
= VDD COUNTER4_2/8BitAdder_0/FullAdder_6/INV_0/VDD
= VDD COUNTER4_2/8BitAdder_0/FullAdder_6/INV_1/VDD
= VDD COUNTER4_2/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/VDD
= VDD COUNTER4_2/8BitAdder_0/FullAdder_5/VDD
= VDD COUNTER4_2/8BitAdder_0/FullAdder_5/INV_0/VDD
= VDD COUNTER4_2/8BitAdder_0/FullAdder_5/INV_1/VDD
= VDD COUNTER4_2/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/VDD
= VDD COUNTER4_2/8BitAdder_0/FullAdder_4/VDD
= VDD COUNTER4_2/8BitAdder_0/FullAdder_4/INV_0/VDD
= VDD COUNTER4_2/8BitAdder_0/FullAdder_4/INV_1/VDD
= VDD COUNTER4_2/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/VDD
= VDD COUNTER4_2/8BitAdder_0/FullAdder_3/VDD
= VDD COUNTER4_2/8BitAdder_0/FullAdder_3/INV_0/VDD
= VDD COUNTER4_2/8BitAdder_0/FullAdder_3/INV_1/VDD
= VDD COUNTER4_2/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/VDD
= VDD COUNTER4_2/8BitAdder_0/FullAdder_2/VDD
= VDD COUNTER4_2/8BitAdder_0/FullAdder_2/INV_0/VDD
= VDD COUNTER4_2/8BitAdder_0/FullAdder_2/INV_1/VDD
= VDD COUNTER4_2/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/VDD
= VDD COUNTER4_2/8BitAdder_0/FullAdder_1/VDD
= VDD COUNTER4_2/8BitAdder_0/FullAdder_1/INV_0/VDD
= VDD COUNTER4_2/8BitAdder_0/FullAdder_1/INV_1/VDD
= VDD COUNTER4_2/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/VDD
= VDD COUNTER4_2/8BitAdder_0/FullAdder_0/VDD
= VDD COUNTER4_2/8BitAdder_0/FullAdder_0/INV_0/VDD
= VDD COUNTER4_2/8BitAdder_0/FullAdder_0/INV_1/VDD
= VDD COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/VDD
= VDD COUNTER4_2/8BitAdder_0/A0
= VDD COUNTER4_2/8BitAdder_0/FullAdder_0/A
= VDD COUNTER4_2/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/A
= VDD COUNTER4_2/Reg4_0/VDD
= VDD COUNTER4_2/Reg4_0/DFlipFlop_3/VDD
= VDD COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_4/VDD
= VDD COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_3/C
= VDD COUNTER4_2/Reg4_0/DFlipFlop_3/m1_130_20#
= VDD COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_5/VDD
= VDD COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_5/C
= VDD COUNTER4_2/Reg4_0/DFlipFlop_3/m1_202_20#
= VDD COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_0/VDD
= VDD COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_3/VDD
= VDD COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_1/VDD
= VDD COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_2/VDD
= VDD COUNTER4_2/Reg4_0/DFlipFlop_3/w_n6_34#
= VDD COUNTER4_2/Reg4_0/DFlipFlop_2/VDD
= VDD COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_4/VDD
= VDD COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_3/C
= VDD COUNTER4_2/Reg4_0/DFlipFlop_2/m1_130_20#
= VDD COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_5/VDD
= VDD COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_5/C
= VDD COUNTER4_2/Reg4_0/DFlipFlop_2/m1_202_20#
= VDD COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_0/VDD
= VDD COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_3/VDD
= VDD COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_1/VDD
= VDD COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_2/VDD
= VDD COUNTER4_2/Reg4_0/DFlipFlop_2/w_n6_34#
= VDD COUNTER4_2/Reg4_0/DFlipFlop_1/VDD
= VDD COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_4/VDD
= VDD COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_3/C
= VDD COUNTER4_2/Reg4_0/DFlipFlop_1/m1_130_20#
= VDD COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_5/VDD
= VDD COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_5/C
= VDD COUNTER4_2/Reg4_0/DFlipFlop_1/m1_202_20#
= VDD COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_0/VDD
= VDD COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_3/VDD
= VDD COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_1/VDD
= VDD COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_2/VDD
= VDD COUNTER4_2/Reg4_0/DFlipFlop_1/w_n6_34#
= VDD COUNTER4_2/Reg4_0/DFlipFlop_0/VDD
= VDD COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_4/VDD
= VDD COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_3/C
= VDD COUNTER4_2/Reg4_0/DFlipFlop_0/m1_130_20#
= VDD COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_5/VDD
= VDD COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_5/C
= VDD COUNTER4_2/Reg4_0/DFlipFlop_0/m1_202_20#
= VDD COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_0/VDD
= VDD COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_3/VDD
= VDD COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_1/VDD
= VDD COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_2/VDD
= VDD COUNTER4_2/Reg4_0/DFlipFlop_0/w_n6_34#
= VDD DELTAX_0/SUB8_0/SEL
= VDD DELTAX_0/SUB8_0/XOR2_3/B
= VDD DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_0/B
= VDD DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_0/NAND2_0/B
= VDD DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_1/A
= VDD DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_1/INV_0/A
= VDD DELTAX_0/SUB8_0/XOR2_0/B
= VDD DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_0/B
= VDD DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_0/NAND2_0/B
= VDD DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_1/A
= VDD DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_1/INV_0/A
= VDD DELTAX_0/SUB8_0/XOR2_2/B
= VDD DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_0/B
= VDD DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_0/NAND2_0/B
= VDD DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_1/A
= VDD DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_1/INV_0/A
= VDD DELTAX_0/SUB8_0/XOR2_1/B
= VDD DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_0/B
= VDD DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_0/NAND2_0/B
= VDD DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_1/A
= VDD DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_1/INV_0/A
= VDD DELTAX_0/SUB8_0/XOR2_4/B
= VDD DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_0/B
= VDD DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_0/NAND2_0/B
= VDD DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_1/A
= VDD DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_1/INV_0/A
= VDD DELTAX_0/SUB8_0/XOR2_5/B
= VDD DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_0/B
= VDD DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_0/NAND2_0/B
= VDD DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_1/A
= VDD DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_1/INV_0/A
= VDD DELTAX_0/SUB8_0/XOR2_8/B
= VDD DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_0/B
= VDD DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_0/NAND2_0/B
= VDD DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_1/A
= VDD DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_1/INV_0/A
= VDD DELTAX_0/SUB8_0/XOR2_6/B
= VDD DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_0/B
= VDD DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_0/NAND2_0/B
= VDD DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_1/A
= VDD DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_1/INV_0/A
= VDD DELTAX_0/SUB8_0/XOR2_7/A
= VDD DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_0/A
= VDD DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_0/INV_0/A
= VDD DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_1/B
= VDD DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_1/NAND2_0/B
= VDD DELTAX_0/m1_632_185#
= VDD DELTAX_0/Reg8_1/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_8/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_4/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_3/C
= VDD DELTAX_0/Reg8_1/DFlipFlop_8/m1_130_20#
= VDD DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_5/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_5/C
= VDD DELTAX_0/Reg8_1/DFlipFlop_8/m1_202_20#
= VDD DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_0/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_3/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_1/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_2/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_8/w_n6_34#
= VDD DELTAX_0/Reg8_1/DFlipFlop_7/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_4/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_3/C
= VDD DELTAX_0/Reg8_1/DFlipFlop_7/m1_130_20#
= VDD DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_5/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_5/C
= VDD DELTAX_0/Reg8_1/DFlipFlop_7/m1_202_20#
= VDD DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_0/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_3/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_1/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_2/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_7/w_n6_34#
= VDD DELTAX_0/Reg8_1/DFlipFlop_6/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_4/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_3/C
= VDD DELTAX_0/Reg8_1/DFlipFlop_6/m1_130_20#
= VDD DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_5/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_5/C
= VDD DELTAX_0/Reg8_1/DFlipFlop_6/m1_202_20#
= VDD DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_0/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_3/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_1/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_2/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_6/w_n6_34#
= VDD DELTAX_0/Reg8_1/DFlipFlop_5/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_4/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_3/C
= VDD DELTAX_0/Reg8_1/DFlipFlop_5/m1_130_20#
= VDD DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_5/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_5/C
= VDD DELTAX_0/Reg8_1/DFlipFlop_5/m1_202_20#
= VDD DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_0/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_3/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_1/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_2/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_5/w_n6_34#
= VDD DELTAX_0/Reg8_1/DFlipFlop_4/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_4/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_3/C
= VDD DELTAX_0/Reg8_1/DFlipFlop_4/m1_130_20#
= VDD DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_5/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_5/C
= VDD DELTAX_0/Reg8_1/DFlipFlop_4/m1_202_20#
= VDD DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_0/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_3/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_1/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_2/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_4/w_n6_34#
= VDD DELTAX_0/Reg8_1/DFlipFlop_3/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_4/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_3/C
= VDD DELTAX_0/Reg8_1/DFlipFlop_3/m1_130_20#
= VDD DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_5/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_5/C
= VDD DELTAX_0/Reg8_1/DFlipFlop_3/m1_202_20#
= VDD DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_0/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_3/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_1/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_2/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_3/w_n6_34#
= VDD DELTAX_0/Reg8_1/DFlipFlop_2/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_4/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_3/C
= VDD DELTAX_0/Reg8_1/DFlipFlop_2/m1_130_20#
= VDD DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_5/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_5/C
= VDD DELTAX_0/Reg8_1/DFlipFlop_2/m1_202_20#
= VDD DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_0/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_3/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_1/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_2/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_2/w_n6_34#
= VDD DELTAX_0/Reg8_1/DFlipFlop_1/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_4/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_3/C
= VDD DELTAX_0/Reg8_1/DFlipFlop_1/m1_130_20#
= VDD DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_5/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_5/C
= VDD DELTAX_0/Reg8_1/DFlipFlop_1/m1_202_20#
= VDD DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_0/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_3/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_1/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_2/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_1/w_n6_34#
= VDD DELTAX_0/Reg8_1/DFlipFlop_0/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_4/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_3/C
= VDD DELTAX_0/Reg8_1/DFlipFlop_0/m1_130_20#
= VDD DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_5/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_5/C
= VDD DELTAX_0/Reg8_1/DFlipFlop_0/m1_202_20#
= VDD DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_0/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_3/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_1/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_2/VDD
= VDD DELTAX_0/Reg8_1/DFlipFlop_0/w_n6_34#
= VDD DELTAX_0/Reg8_0/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_8/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_4/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_3/C
= VDD DELTAX_0/Reg8_0/DFlipFlop_8/m1_130_20#
= VDD DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_5/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_5/C
= VDD DELTAX_0/Reg8_0/DFlipFlop_8/m1_202_20#
= VDD DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_0/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_3/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_1/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_2/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_8/w_n6_34#
= VDD DELTAX_0/Reg8_0/DFlipFlop_7/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_4/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_3/C
= VDD DELTAX_0/Reg8_0/DFlipFlop_7/m1_130_20#
= VDD DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_5/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_5/C
= VDD DELTAX_0/Reg8_0/DFlipFlop_7/m1_202_20#
= VDD DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_0/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_3/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_1/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_2/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_7/w_n6_34#
= VDD DELTAX_0/Reg8_0/DFlipFlop_6/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_4/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_3/C
= VDD DELTAX_0/Reg8_0/DFlipFlop_6/m1_130_20#
= VDD DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_5/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_5/C
= VDD DELTAX_0/Reg8_0/DFlipFlop_6/m1_202_20#
= VDD DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_0/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_3/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_1/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_2/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_6/w_n6_34#
= VDD DELTAX_0/Reg8_0/DFlipFlop_5/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_4/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_3/C
= VDD DELTAX_0/Reg8_0/DFlipFlop_5/m1_130_20#
= VDD DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_5/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_5/C
= VDD DELTAX_0/Reg8_0/DFlipFlop_5/m1_202_20#
= VDD DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_0/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_3/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_1/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_2/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_5/w_n6_34#
= VDD DELTAX_0/Reg8_0/DFlipFlop_4/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_4/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_3/C
= VDD DELTAX_0/Reg8_0/DFlipFlop_4/m1_130_20#
= VDD DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_5/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_5/C
= VDD DELTAX_0/Reg8_0/DFlipFlop_4/m1_202_20#
= VDD DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_0/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_3/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_1/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_2/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_4/w_n6_34#
= VDD DELTAX_0/Reg8_0/DFlipFlop_3/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_4/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_3/C
= VDD DELTAX_0/Reg8_0/DFlipFlop_3/m1_130_20#
= VDD DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_5/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_5/C
= VDD DELTAX_0/Reg8_0/DFlipFlop_3/m1_202_20#
= VDD DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_0/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_3/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_1/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_2/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_3/w_n6_34#
= VDD DELTAX_0/Reg8_0/DFlipFlop_2/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_4/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_3/C
= VDD DELTAX_0/Reg8_0/DFlipFlop_2/m1_130_20#
= VDD DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_5/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_5/C
= VDD DELTAX_0/Reg8_0/DFlipFlop_2/m1_202_20#
= VDD DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_0/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_3/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_1/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_2/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_2/w_n6_34#
= VDD DELTAX_0/Reg8_0/DFlipFlop_1/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_4/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_3/C
= VDD DELTAX_0/Reg8_0/DFlipFlop_1/m1_130_20#
= VDD DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_5/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_5/C
= VDD DELTAX_0/Reg8_0/DFlipFlop_1/m1_202_20#
= VDD DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_0/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_3/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_1/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_2/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_1/w_n6_34#
= VDD DELTAX_0/Reg8_0/DFlipFlop_0/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_4/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_3/C
= VDD DELTAX_0/Reg8_0/DFlipFlop_0/m1_130_20#
= VDD DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_5/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_5/C
= VDD DELTAX_0/Reg8_0/DFlipFlop_0/m1_202_20#
= VDD DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_0/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_3/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_1/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_2/VDD
= VDD DELTAX_0/Reg8_0/DFlipFlop_0/w_n6_34#
= VDD DELTAX_0/SUB8_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_3/VDD
= VDD DELTAX_0/SUB8_0/XOR2_3/NAND2_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_0/INV_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_0/NAND2_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_0/w_6_51#
= VDD DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_1/VDD
= VDD DELTAX_0/SUB8_0/XOR2_3/w_6_52#
= VDD DELTAX_0/SUB8_0/XOR2_3/w_54_59#
= VDD DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_1/INV_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_1/NAND2_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_1/w_6_51#
= VDD DELTAX_0/SUB8_0/XOR2_2/VDD
= VDD DELTAX_0/SUB8_0/XOR2_2/NAND2_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_0/INV_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_0/NAND2_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_0/w_6_51#
= VDD DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_1/VDD
= VDD DELTAX_0/SUB8_0/XOR2_2/w_6_52#
= VDD DELTAX_0/SUB8_0/XOR2_2/w_54_59#
= VDD DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_1/INV_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_1/NAND2_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_2/NAND2_1INV_1/w_6_51#
= VDD DELTAX_0/SUB8_0/w_n213_506#
= VDD DELTAX_0/SUB8_0/XOR2_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_0/NAND2_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_0/INV_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_0/NAND2_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_0/w_6_51#
= VDD DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_1/VDD
= VDD DELTAX_0/SUB8_0/XOR2_0/w_6_52#
= VDD DELTAX_0/SUB8_0/XOR2_0/w_54_59#
= VDD DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_1/INV_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_1/NAND2_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_0/NAND2_1INV_1/w_6_51#
= VDD DELTAX_0/SUB8_0/w_n213_592#
= VDD DELTAX_0/SUB8_0/XOR2_1/VDD
= VDD DELTAX_0/SUB8_0/XOR2_1/NAND2_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_0/INV_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_0/NAND2_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_0/w_6_51#
= VDD DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_1/VDD
= VDD DELTAX_0/SUB8_0/XOR2_1/w_6_52#
= VDD DELTAX_0/SUB8_0/XOR2_1/w_54_59#
= VDD DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_1/INV_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_1/NAND2_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_1/NAND2_1INV_1/w_6_51#
= VDD DELTAX_0/SUB8_0/w_n213_420#
= VDD DELTAX_0/SUB8_0/XOR2_4/VDD
= VDD DELTAX_0/SUB8_0/XOR2_4/NAND2_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_0/INV_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_0/NAND2_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_0/w_6_51#
= VDD DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_1/VDD
= VDD DELTAX_0/SUB8_0/XOR2_4/w_6_52#
= VDD DELTAX_0/SUB8_0/XOR2_4/w_54_59#
= VDD DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_1/INV_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_1/NAND2_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_1/w_6_51#
= VDD DELTAX_0/SUB8_0/w_n213_334#
= VDD DELTAX_0/SUB8_0/XOR2_5/VDD
= VDD DELTAX_0/SUB8_0/XOR2_5/NAND2_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_0/INV_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_0/NAND2_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_0/w_6_51#
= VDD DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_1/VDD
= VDD DELTAX_0/SUB8_0/XOR2_5/w_6_52#
= VDD DELTAX_0/SUB8_0/XOR2_5/w_54_59#
= VDD DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_1/INV_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_1/NAND2_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_1/w_6_51#
= VDD DELTAX_0/SUB8_0/w_n213_248#
= VDD DELTAX_0/SUB8_0/XOR2_6/VDD
= VDD DELTAX_0/SUB8_0/XOR2_6/NAND2_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_0/INV_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_0/NAND2_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_0/w_6_51#
= VDD DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_1/VDD
= VDD DELTAX_0/SUB8_0/XOR2_6/w_6_52#
= VDD DELTAX_0/SUB8_0/XOR2_6/w_54_59#
= VDD DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_1/INV_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_1/NAND2_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_1/w_6_51#
= VDD DELTAX_0/SUB8_0/w_n213_162#
= VDD DELTAX_0/SUB8_0/XOR2_8/VDD
= VDD DELTAX_0/SUB8_0/XOR2_8/NAND2_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_0/INV_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_0/NAND2_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_0/w_6_51#
= VDD DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_1/VDD
= VDD DELTAX_0/SUB8_0/XOR2_8/w_6_52#
= VDD DELTAX_0/SUB8_0/XOR2_8/w_54_59#
= VDD DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_1/INV_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_1/NAND2_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_1/w_6_51#
= VDD DELTAX_0/SUB8_0/w_n213_76#
= VDD DELTAX_0/SUB8_0/XOR2_7/VDD
= VDD DELTAX_0/SUB8_0/XOR2_7/NAND2_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_0/INV_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_0/NAND2_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_0/w_6_51#
= VDD DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_1/VDD
= VDD DELTAX_0/SUB8_0/XOR2_7/w_6_52#
= VDD DELTAX_0/SUB8_0/XOR2_7/w_54_59#
= VDD DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_1/INV_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_1/NAND2_0/VDD
= VDD DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_1/w_6_51#
= VDD DELTAX_0/SUB8_0/8BitAdder_0/VDD
= VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/VDD
= VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/INV_0/VDD
= VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/INV_1/VDD
= VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/VDD
= VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/VDD
= VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/INV_0/VDD
= VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/INV_1/VDD
= VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/VDD
= VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/VDD
= VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/INV_0/VDD
= VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/INV_1/VDD
= VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/VDD
= VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/VDD
= VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/INV_0/VDD
= VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/INV_1/VDD
= VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/VDD
= VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/VDD
= VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/INV_0/VDD
= VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/INV_1/VDD
= VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/VDD
= VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/VDD
= VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/INV_0/VDD
= VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/INV_1/VDD
= VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/VDD
= VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/VDD
= VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/INV_0/VDD
= VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/INV_1/VDD
= VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/VDD
= VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/VDD
= VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/INV_0/VDD
= VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/INV_1/VDD
= VDD DELTAX_0/SUB8_0/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/VDD
C DELTAX_0/SUB8_0/XOR2_8/NAND2_0/B GND 3.19
R DELTAX_0/SUB8_0/XOR2_8/NAND2_0/B 67
= DELTAX_0/SUB8_0/XOR2_8/NAND2_0/B DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_1/Y
= DELTAX_0/SUB8_0/XOR2_8/NAND2_0/B DELTAX_0/SUB8_0/XOR2_8/m1_86_n8#
= DELTAX_0/SUB8_0/XOR2_8/NAND2_0/B DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_1/NAND2_0/Y
C DELTAX_0/SUB8_0/B0 GND 20.05
R DELTAX_0/SUB8_0/B0 216
= DELTAX_0/SUB8_0/B0 DELTAX_0/Reg8_1/Q0
= DELTAX_0/SUB8_0/B0 DELTAX_0/m1_540_34#
= DELTAX_0/SUB8_0/B0 DELTAX_0/Reg8_1/DFlipFlop_0/Q
= DELTAX_0/SUB8_0/B0 DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_5/Y
= DELTAX_0/SUB8_0/B0 DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_4/C
= DELTAX_0/SUB8_0/B0 DELTAX_0/SUB8_0/XOR2_8/A
= DELTAX_0/SUB8_0/B0 DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_0/A
= DELTAX_0/SUB8_0/B0 DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_0/INV_0/A
= DELTAX_0/SUB8_0/B0 DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_1/B
= DELTAX_0/SUB8_0/B0 DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_1/NAND2_0/B
C DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_1/INV_0/Y GND 2.06
R DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_1/INV_0/Y 63
= DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_1/INV_0/Y DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_1/NAND2_0/A
= DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_1/INV_0/Y DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_1/m1_18_25#
C DELTAX_0/SUB8_0/XOR2_8/NAND2_0/A GND 4.09
R DELTAX_0/SUB8_0/XOR2_8/NAND2_0/A 68
= DELTAX_0/SUB8_0/XOR2_8/NAND2_0/A DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_0/Y
= DELTAX_0/SUB8_0/XOR2_8/NAND2_0/A DELTAX_0/SUB8_0/XOR2_8/m1_42_n24#
= DELTAX_0/SUB8_0/XOR2_8/NAND2_0/A DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_0/NAND2_0/Y
C DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_0/INV_0/Y GND 2.06
R DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_0/INV_0/Y 63
= DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_0/INV_0/Y DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_0/NAND2_0/A
= DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_0/INV_0/Y DELTAX_0/SUB8_0/XOR2_8/NAND2_1INV_0/m1_18_25#
C DELTAX_0/SUB8_0/XOR2_7/NAND2_0/B GND 3.19
R DELTAX_0/SUB8_0/XOR2_7/NAND2_0/B 67
= DELTAX_0/SUB8_0/XOR2_7/NAND2_0/B DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_1/Y
= DELTAX_0/SUB8_0/XOR2_7/NAND2_0/B DELTAX_0/SUB8_0/XOR2_7/m1_86_n8#
= DELTAX_0/SUB8_0/XOR2_7/NAND2_0/B DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_1/NAND2_0/Y
C DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_1/INV_0/Y GND 2.06
R DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_1/INV_0/Y 63
= DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_1/INV_0/Y DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_1/NAND2_0/A
= DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_1/INV_0/Y DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_1/m1_18_25#
C DELTAX_0/SUB8_0/XOR2_7/NAND2_0/A GND 4.09
R DELTAX_0/SUB8_0/XOR2_7/NAND2_0/A 68
= DELTAX_0/SUB8_0/XOR2_7/NAND2_0/A DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_0/Y
= DELTAX_0/SUB8_0/XOR2_7/NAND2_0/A DELTAX_0/SUB8_0/XOR2_7/m1_42_n24#
= DELTAX_0/SUB8_0/XOR2_7/NAND2_0/A DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_0/NAND2_0/Y
C DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_0/INV_0/Y GND 2.06
R DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_0/INV_0/Y 63
= DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_0/INV_0/Y DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_0/NAND2_0/A
= DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_0/INV_0/Y DELTAX_0/SUB8_0/XOR2_7/NAND2_1INV_0/m1_18_25#
C DELTAX_0/SUB8_0/XOR2_6/NAND2_0/B GND 3.19
R DELTAX_0/SUB8_0/XOR2_6/NAND2_0/B 67
= DELTAX_0/SUB8_0/XOR2_6/NAND2_0/B DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_1/Y
= DELTAX_0/SUB8_0/XOR2_6/NAND2_0/B DELTAX_0/SUB8_0/XOR2_6/m1_86_n8#
= DELTAX_0/SUB8_0/XOR2_6/NAND2_0/B DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_1/NAND2_0/Y
C DELTAX_0/SUB8_0/B1 GND 25.34
R DELTAX_0/SUB8_0/B1 229
= DELTAX_0/SUB8_0/B1 DELTAX_0/Reg8_1/Q1
= DELTAX_0/SUB8_0/B1 DELTAX_0/Reg8_1/DFlipFlop_1/Q
= DELTAX_0/SUB8_0/B1 DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_5/Y
= DELTAX_0/SUB8_0/B1 DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_4/C
= DELTAX_0/SUB8_0/B1 DELTAX_0/m1_540_142#
= DELTAX_0/SUB8_0/B1 DELTAX_0/SUB8_0/XOR2_6/A
= DELTAX_0/SUB8_0/B1 DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_0/A
= DELTAX_0/SUB8_0/B1 DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_0/INV_0/A
= DELTAX_0/SUB8_0/B1 DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_1/B
= DELTAX_0/SUB8_0/B1 DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_1/NAND2_0/B
C DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_1/INV_0/Y GND 2.06
R DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_1/INV_0/Y 63
= DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_1/INV_0/Y DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_1/NAND2_0/A
= DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_1/INV_0/Y DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_1/m1_18_25#
C DELTAX_0/SUB8_0/XOR2_6/NAND2_0/A GND 4.09
R DELTAX_0/SUB8_0/XOR2_6/NAND2_0/A 68
= DELTAX_0/SUB8_0/XOR2_6/NAND2_0/A DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_0/Y
= DELTAX_0/SUB8_0/XOR2_6/NAND2_0/A DELTAX_0/SUB8_0/XOR2_6/m1_42_n24#
= DELTAX_0/SUB8_0/XOR2_6/NAND2_0/A DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_0/NAND2_0/Y
C DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_0/INV_0/Y GND 2.06
R DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_0/INV_0/Y 63
= DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_0/INV_0/Y DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_0/NAND2_0/A
= DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_0/INV_0/Y DELTAX_0/SUB8_0/XOR2_6/NAND2_1INV_0/m1_18_25#
C DELTAX_0/SUB8_0/XOR2_5/NAND2_0/B GND 3.19
R DELTAX_0/SUB8_0/XOR2_5/NAND2_0/B 67
= DELTAX_0/SUB8_0/XOR2_5/NAND2_0/B DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_1/Y
= DELTAX_0/SUB8_0/XOR2_5/NAND2_0/B DELTAX_0/SUB8_0/XOR2_5/m1_86_n8#
= DELTAX_0/SUB8_0/XOR2_5/NAND2_0/B DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_1/NAND2_0/Y
C DELTAX_0/SUB8_0/B2 GND 25.44
R DELTAX_0/SUB8_0/B2 229
= DELTAX_0/SUB8_0/B2 DELTAX_0/Reg8_1/Q2
= DELTAX_0/SUB8_0/B2 DELTAX_0/Reg8_1/DFlipFlop_2/Q
= DELTAX_0/SUB8_0/B2 DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_5/Y
= DELTAX_0/SUB8_0/B2 DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_4/C
= DELTAX_0/SUB8_0/B2 DELTAX_0/m1_540_250#
= DELTAX_0/SUB8_0/B2 DELTAX_0/SUB8_0/XOR2_5/A
= DELTAX_0/SUB8_0/B2 DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_0/A
= DELTAX_0/SUB8_0/B2 DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_0/INV_0/A
= DELTAX_0/SUB8_0/B2 DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_1/B
= DELTAX_0/SUB8_0/B2 DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_1/NAND2_0/B
C DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_1/INV_0/Y GND 2.06
R DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_1/INV_0/Y 63
= DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_1/INV_0/Y DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_1/NAND2_0/A
= DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_1/INV_0/Y DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_1/m1_18_25#
C DELTAX_0/SUB8_0/XOR2_5/NAND2_0/A GND 4.09
R DELTAX_0/SUB8_0/XOR2_5/NAND2_0/A 68
= DELTAX_0/SUB8_0/XOR2_5/NAND2_0/A DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_0/Y
= DELTAX_0/SUB8_0/XOR2_5/NAND2_0/A DELTAX_0/SUB8_0/XOR2_5/m1_42_n24#
= DELTAX_0/SUB8_0/XOR2_5/NAND2_0/A DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_0/NAND2_0/Y
C DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_0/INV_0/Y GND 2.06
R DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_0/INV_0/Y 63
= DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_0/INV_0/Y DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_0/NAND2_0/A
= DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_0/INV_0/Y DELTAX_0/SUB8_0/XOR2_5/NAND2_1INV_0/m1_18_25#
C DELTAX_0/SUB8_0/XOR2_4/NAND2_0/B GND 3.19
R DELTAX_0/SUB8_0/XOR2_4/NAND2_0/B 67
= DELTAX_0/SUB8_0/XOR2_4/NAND2_0/B DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_1/Y
= DELTAX_0/SUB8_0/XOR2_4/NAND2_0/B DELTAX_0/SUB8_0/XOR2_4/m1_86_n8#
= DELTAX_0/SUB8_0/XOR2_4/NAND2_0/B DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_1/NAND2_0/Y
C DELTAX_0/SUB8_0/B3 GND 24.61
R DELTAX_0/SUB8_0/B3 227
= DELTAX_0/SUB8_0/B3 DELTAX_0/Reg8_1/Q3
= DELTAX_0/SUB8_0/B3 DELTAX_0/Reg8_1/DFlipFlop_3/Q
= DELTAX_0/SUB8_0/B3 DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_5/Y
= DELTAX_0/SUB8_0/B3 DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_4/C
= DELTAX_0/SUB8_0/B3 DELTAX_0/m1_540_358#
= DELTAX_0/SUB8_0/B3 DELTAX_0/SUB8_0/XOR2_4/A
= DELTAX_0/SUB8_0/B3 DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_0/A
= DELTAX_0/SUB8_0/B3 DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_0/INV_0/A
= DELTAX_0/SUB8_0/B3 DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_1/B
= DELTAX_0/SUB8_0/B3 DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_1/NAND2_0/B
C DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_1/INV_0/Y GND 2.06
R DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_1/INV_0/Y 63
= DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_1/INV_0/Y DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_1/NAND2_0/A
= DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_1/INV_0/Y DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_1/m1_18_25#
C DELTAX_0/SUB8_0/XOR2_4/NAND2_0/A GND 4.09
R DELTAX_0/SUB8_0/XOR2_4/NAND2_0/A 68
= DELTAX_0/SUB8_0/XOR2_4/NAND2_0/A DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_0/Y
= DELTAX_0/SUB8_0/XOR2_4/NAND2_0/A DELTAX_0/SUB8_0/XOR2_4/m1_42_n24#
= DELTAX_0/SUB8_0/XOR2_4/NAND2_0/A DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_0/NAND2_0/Y
C DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_0/INV_0/Y GND 2.06
R DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_0/INV_0/Y 63
= DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_0/INV_0/Y DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_0/NAND2_0/A
= DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_0/INV_0/Y DELTAX_0/SUB8_0/XOR2_4/NAND2_1INV_0/m1_18_25#
C DELTAX_0/SUB8_0/XOR2_3/NAND2_0/B GND 3.19
R DELTAX_0/SUB8_0/XOR2_3/NAND2_0/B 67
= DELTAX_0/SUB8_0/XOR2_3/NAND2_0/B DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_1/Y
= DELTAX_0/SUB8_0/XOR2_3/NAND2_0/B DELTAX_0/SUB8_0/XOR2_3/m1_86_n8#
= DELTAX_0/SUB8_0/XOR2_3/NAND2_0/B DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_1/NAND2_0/Y
C DELTAX_0/SUB8_0/B7 GND 22.78
R DELTAX_0/SUB8_0/B7 216
= DELTAX_0/SUB8_0/B7 DELTAX_0/Reg8_1/Q7
= DELTAX_0/SUB8_0/B7 DELTAX_0/Reg8_1/DFlipFlop_7/Q
= DELTAX_0/SUB8_0/B7 DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_5/Y
= DELTAX_0/SUB8_0/B7 DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_4/C
= DELTAX_0/SUB8_0/B7 DELTAX_0/m1_540_790#
= DELTAX_0/SUB8_0/B7 DELTAX_0/SUB8_0/XOR2_3/A
= DELTAX_0/SUB8_0/B7 DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_0/A
= DELTAX_0/SUB8_0/B7 DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_0/INV_0/A
= DELTAX_0/SUB8_0/B7 DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_1/B
= DELTAX_0/SUB8_0/B7 DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_1/NAND2_0/B
C DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_1/INV_0/Y GND 2.06
R DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_1/INV_0/Y 63
= DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_1/INV_0/Y DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_1/NAND2_0/A
= DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_1/INV_0/Y DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_1/m1_18_25#
C DELTAX_0/SUB8_0/XOR2_3/NAND2_0/A GND 4.09
R DELTAX_0/SUB8_0/XOR2_3/NAND2_0/A 68
= DELTAX_0/SUB8_0/XOR2_3/NAND2_0/A DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_0/Y
= DELTAX_0/SUB8_0/XOR2_3/NAND2_0/A DELTAX_0/SUB8_0/XOR2_3/m1_42_n24#
= DELTAX_0/SUB8_0/XOR2_3/NAND2_0/A DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_0/NAND2_0/Y
C DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_0/INV_0/Y GND 2.06
R DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_0/INV_0/Y 63
= DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_0/INV_0/Y DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_0/NAND2_0/A
= DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_0/INV_0/Y DELTAX_0/SUB8_0/XOR2_3/NAND2_1INV_0/m1_18_25#
C DELTAX_0/Reg8_1/Q8b GND 2.91
R DELTAX_0/Reg8_1/Q8b 75
= DELTAX_0/Reg8_1/Q8b DELTAX_0/Reg8_1/DFlipFlop_8/Qb
= DELTAX_0/Reg8_1/Q8b DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_4/Y
= DELTAX_0/Reg8_1/Q8b DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_5/A
C DELTAX_0/Reg8_1/Q8 GND 3.68
R DELTAX_0/Reg8_1/Q8 77
= DELTAX_0/Reg8_1/Q8 DELTAX_0/Reg8_1/DFlipFlop_8/Q
= DELTAX_0/Reg8_1/Q8 DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_5/Y
= DELTAX_0/Reg8_1/Q8 DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_4/C
C DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_5/B GND 8.91
R DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_5/B 201
= DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_3/A
= DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_2/Y
= DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_1/C
= DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_8/m1_58_n40#
C DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_3/Y GND 3.79
R DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_3/Y 77
= DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_3/Y DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_2/C
= DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_3/Y DELTAX_0/Reg8_1/DFlipFlop_8/m1_94_n24#
C DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_4/A GND 6.89
R DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_4/A 139
= DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_1/Y
= DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_0/C
= DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_8/m1_22_n8#
C DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_3/B GND 6.01
R DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_3/B 138
= DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_1/A
= DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_0/Y
= DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_8/m1_30_n32#
R DELTAX_0/Reg8_1/D8 56
= DELTAX_0/Reg8_1/D8 DELTAX_0/m1_317_897#
= DELTAX_0/Reg8_1/D8 DELTAX_0/Reg8_1/DFlipFlop_8/D
= DELTAX_0/Reg8_1/D8 DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_0/A
C DELTAX_0/Reg8_1/Q7b GND 2.91
R DELTAX_0/Reg8_1/Q7b 75
= DELTAX_0/Reg8_1/Q7b DELTAX_0/Reg8_1/DFlipFlop_7/Qb
= DELTAX_0/Reg8_1/Q7b DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_4/Y
= DELTAX_0/Reg8_1/Q7b DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_5/A
C DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_5/B GND 8.91
R DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_5/B 201
= DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_3/A
= DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_2/Y
= DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_1/C
= DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_7/m1_58_n40#
C DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_3/Y GND 3.79
R DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_3/Y 77
= DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_3/Y DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_2/C
= DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_3/Y DELTAX_0/Reg8_1/DFlipFlop_7/m1_94_n24#
C DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_4/A GND 6.89
R DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_4/A 139
= DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_1/Y
= DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_0/C
= DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_7/m1_22_n8#
C DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_3/B GND 6.01
R DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_3/B 138
= DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_1/A
= DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_0/Y
= DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_7/m1_30_n32#
C DELTAX_0/Reg8_1/Q6b GND 2.91
R DELTAX_0/Reg8_1/Q6b 75
= DELTAX_0/Reg8_1/Q6b DELTAX_0/Reg8_1/DFlipFlop_6/Qb
= DELTAX_0/Reg8_1/Q6b DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_4/Y
= DELTAX_0/Reg8_1/Q6b DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_5/A
C DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_5/B GND 8.91
R DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_5/B 201
= DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_3/A
= DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_2/Y
= DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_1/C
= DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_6/m1_58_n40#
C DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_3/Y GND 3.79
R DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_3/Y 77
= DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_3/Y DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_2/C
= DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_3/Y DELTAX_0/Reg8_1/DFlipFlop_6/m1_94_n24#
C DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_4/A GND 6.89
R DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_4/A 139
= DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_1/Y
= DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_0/C
= DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_6/m1_22_n8#
C DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_3/B GND 6.01
R DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_3/B 138
= DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_1/A
= DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_0/Y
= DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_6/m1_30_n32#
C DELTAX_0/Reg8_1/Q5b GND 2.91
R DELTAX_0/Reg8_1/Q5b 75
= DELTAX_0/Reg8_1/Q5b DELTAX_0/Reg8_1/DFlipFlop_5/Qb
= DELTAX_0/Reg8_1/Q5b DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_4/Y
= DELTAX_0/Reg8_1/Q5b DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_5/A
C DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_5/B GND 8.91
R DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_5/B 201
= DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_3/A
= DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_2/Y
= DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_1/C
= DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_5/m1_58_n40#
C DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_3/Y GND 3.79
R DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_3/Y 77
= DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_3/Y DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_2/C
= DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_3/Y DELTAX_0/Reg8_1/DFlipFlop_5/m1_94_n24#
C DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_4/A GND 6.89
R DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_4/A 139
= DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_1/Y
= DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_0/C
= DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_5/m1_22_n8#
C DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_3/B GND 6.01
R DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_3/B 138
= DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_1/A
= DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_0/Y
= DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_5/m1_30_n32#
C DELTAX_0/Reg8_1/Q4b GND 2.91
R DELTAX_0/Reg8_1/Q4b 75
= DELTAX_0/Reg8_1/Q4b DELTAX_0/Reg8_1/DFlipFlop_4/Qb
= DELTAX_0/Reg8_1/Q4b DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_4/Y
= DELTAX_0/Reg8_1/Q4b DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_5/A
C DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_5/B GND 8.91
R DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_5/B 201
= DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_3/A
= DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_2/Y
= DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_1/C
= DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_4/m1_58_n40#
C DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_3/Y GND 3.79
R DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_3/Y 77
= DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_3/Y DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_2/C
= DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_3/Y DELTAX_0/Reg8_1/DFlipFlop_4/m1_94_n24#
C DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_4/A GND 6.89
R DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_4/A 139
= DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_1/Y
= DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_0/C
= DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_4/m1_22_n8#
C DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_3/B GND 6.01
R DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_3/B 138
= DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_1/A
= DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_0/Y
= DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_4/m1_30_n32#
C DELTAX_0/Reg8_1/Q3b GND 2.91
R DELTAX_0/Reg8_1/Q3b 75
= DELTAX_0/Reg8_1/Q3b DELTAX_0/Reg8_1/DFlipFlop_3/Qb
= DELTAX_0/Reg8_1/Q3b DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_4/Y
= DELTAX_0/Reg8_1/Q3b DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_5/A
C DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_5/B GND 8.91
R DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_5/B 201
= DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_3/A
= DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_2/Y
= DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_1/C
= DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_3/m1_58_n40#
C DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_3/Y GND 3.79
R DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_3/Y 77
= DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_3/Y DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_2/C
= DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_3/Y DELTAX_0/Reg8_1/DFlipFlop_3/m1_94_n24#
C DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_4/A GND 6.89
R DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_4/A 139
= DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_1/Y
= DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_0/C
= DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_3/m1_22_n8#
C DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_3/B GND 6.01
R DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_3/B 138
= DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_1/A
= DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_0/Y
= DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_3/m1_30_n32#
C DELTAX_0/Reg8_1/Q2b GND 2.91
R DELTAX_0/Reg8_1/Q2b 75
= DELTAX_0/Reg8_1/Q2b DELTAX_0/Reg8_1/DFlipFlop_2/Qb
= DELTAX_0/Reg8_1/Q2b DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_4/Y
= DELTAX_0/Reg8_1/Q2b DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_5/A
C DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_5/B GND 8.91
R DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_5/B 201
= DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_3/A
= DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_2/Y
= DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_1/C
= DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_2/m1_58_n40#
C DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_3/Y GND 3.79
R DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_3/Y 77
= DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_3/Y DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_2/C
= DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_3/Y DELTAX_0/Reg8_1/DFlipFlop_2/m1_94_n24#
C DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_4/A GND 6.89
R DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_4/A 139
= DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_1/Y
= DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_0/C
= DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_2/m1_22_n8#
C DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_3/B GND 6.01
R DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_3/B 138
= DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_1/A
= DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_0/Y
= DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_2/m1_30_n32#
C DELTAX_0/Reg8_1/Q1b GND 2.91
R DELTAX_0/Reg8_1/Q1b 75
= DELTAX_0/Reg8_1/Q1b DELTAX_0/Reg8_1/DFlipFlop_1/Qb
= DELTAX_0/Reg8_1/Q1b DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_4/Y
= DELTAX_0/Reg8_1/Q1b DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_5/A
C DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_5/B GND 8.91
R DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_5/B 201
= DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_3/A
= DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_2/Y
= DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_1/C
= DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_1/m1_58_n40#
C DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_3/Y GND 3.79
R DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_3/Y 77
= DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_3/Y DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_2/C
= DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_3/Y DELTAX_0/Reg8_1/DFlipFlop_1/m1_94_n24#
C DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_4/A GND 6.89
R DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_4/A 139
= DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_1/Y
= DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_0/C
= DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_1/m1_22_n8#
C DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_3/B GND 6.01
R DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_3/B 138
= DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_1/A
= DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_0/Y
= DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_1/m1_30_n32#
C DELTAX_0/Reg8_1/Q0b GND 2.91
R DELTAX_0/Reg8_1/Q0b 75
= DELTAX_0/Reg8_1/Q0b DELTAX_0/Reg8_1/DFlipFlop_0/Qb
= DELTAX_0/Reg8_1/Q0b DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_4/Y
= DELTAX_0/Reg8_1/Q0b DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_5/A
C DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_5/B GND 8.91
R DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_5/B 201
= DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_3/A
= DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_2/Y
= DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_1/C
= DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_5/B DELTAX_0/Reg8_1/DFlipFlop_0/m1_58_n40#
C DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_3/Y GND 3.79
R DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_3/Y 77
= DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_3/Y DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_2/C
= DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_3/Y DELTAX_0/Reg8_1/DFlipFlop_0/m1_94_n24#
C DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_4/A GND 6.89
R DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_4/A 139
= DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_1/Y
= DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_0/C
= DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_4/A DELTAX_0/Reg8_1/DFlipFlop_0/m1_22_n8#
C DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_3/B GND 6.01
R DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_3/B 138
= DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_1/A
= DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_0/Y
= DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_3/B DELTAX_0/Reg8_1/DFlipFlop_0/m1_30_n32#
C DELTAX_0/Reg8_0/Q8b GND 2.91
R DELTAX_0/Reg8_0/Q8b 75
= DELTAX_0/Reg8_0/Q8b DELTAX_0/Reg8_0/DFlipFlop_8/Qb
= DELTAX_0/Reg8_0/Q8b DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_4/Y
= DELTAX_0/Reg8_0/Q8b DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_5/A
C DELTAX_0/Reg8_0/Q8 GND 3.68
R DELTAX_0/Reg8_0/Q8 77
= DELTAX_0/Reg8_0/Q8 DELTAX_0/Reg8_0/DFlipFlop_8/Q
= DELTAX_0/Reg8_0/Q8 DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_5/Y
= DELTAX_0/Reg8_0/Q8 DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_4/C
C DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_5/B GND 8.91
R DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_5/B 201
= DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_3/A
= DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_2/Y
= DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_1/C
= DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_8/m1_58_n40#
C DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_3/Y GND 3.79
R DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_3/Y 77
= DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_3/Y DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_2/C
= DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_3/Y DELTAX_0/Reg8_0/DFlipFlop_8/m1_94_n24#
C DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_4/A GND 6.89
R DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_4/A 139
= DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_1/Y
= DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_0/C
= DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_8/m1_22_n8#
C DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_3/B GND 6.01
R DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_3/B 138
= DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_1/A
= DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_0/Y
= DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_8/m1_30_n32#
R DELTAX_0/Reg8_0/D8 56
= DELTAX_0/Reg8_0/D8 DELTAX_0/Reg8_0/DFlipFlop_8/D
= DELTAX_0/Reg8_0/D8 DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_0/A
C DELTAX_0/Reg8_0/Q7b GND 2.91
R DELTAX_0/Reg8_0/Q7b 75
= DELTAX_0/Reg8_0/Q7b DELTAX_0/Reg8_0/DFlipFlop_7/Qb
= DELTAX_0/Reg8_0/Q7b DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_4/Y
= DELTAX_0/Reg8_0/Q7b DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_5/A
C DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_5/B GND 8.91
R DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_5/B 201
= DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_3/A
= DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_2/Y
= DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_1/C
= DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_7/m1_58_n40#
C DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_3/Y GND 3.79
R DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_3/Y 77
= DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_3/Y DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_2/C
= DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_3/Y DELTAX_0/Reg8_0/DFlipFlop_7/m1_94_n24#
C DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_4/A GND 6.89
R DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_4/A 139
= DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_1/Y
= DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_0/C
= DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_7/m1_22_n8#
C DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_3/B GND 6.01
R DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_3/B 138
= DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_1/A
= DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_0/Y
= DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_7/m1_30_n32#
C A7 GND 44.98
R A7 101
= A7 DELTAX_0/A7
= A7 DELTAX_0/Reg8_0/D7
= A7 DELTAX_0/Reg8_0/DFlipFlop_7/D
= A7 DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_0/A
C DELTAX_0/Reg8_0/Q6b GND 2.91
R DELTAX_0/Reg8_0/Q6b 75
= DELTAX_0/Reg8_0/Q6b DELTAX_0/Reg8_0/DFlipFlop_6/Qb
= DELTAX_0/Reg8_0/Q6b DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_4/Y
= DELTAX_0/Reg8_0/Q6b DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_5/A
C DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_5/B GND 8.91
R DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_5/B 201
= DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_3/A
= DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_2/Y
= DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_1/C
= DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_6/m1_58_n40#
C DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_3/Y GND 3.79
R DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_3/Y 77
= DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_3/Y DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_2/C
= DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_3/Y DELTAX_0/Reg8_0/DFlipFlop_6/m1_94_n24#
C DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_4/A GND 6.89
R DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_4/A 139
= DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_1/Y
= DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_0/C
= DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_6/m1_22_n8#
C DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_3/B GND 6.01
R DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_3/B 138
= DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_1/A
= DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_0/Y
= DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_6/m1_30_n32#
C A6 GND 44.91
R A6 101
= A6 DELTAX_0/A6
= A6 DELTAX_0/Reg8_0/D6
= A6 DELTAX_0/Reg8_0/DFlipFlop_6/D
= A6 DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_0/A
C DELTAX_0/Reg8_0/Q5b GND 2.91
R DELTAX_0/Reg8_0/Q5b 75
= DELTAX_0/Reg8_0/Q5b DELTAX_0/Reg8_0/DFlipFlop_5/Qb
= DELTAX_0/Reg8_0/Q5b DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_4/Y
= DELTAX_0/Reg8_0/Q5b DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_5/A
C DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_5/B GND 8.91
R DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_5/B 201
= DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_3/A
= DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_2/Y
= DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_1/C
= DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_5/m1_58_n40#
C DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_3/Y GND 3.79
R DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_3/Y 77
= DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_3/Y DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_2/C
= DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_3/Y DELTAX_0/Reg8_0/DFlipFlop_5/m1_94_n24#
C DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_4/A GND 6.89
R DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_4/A 139
= DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_1/Y
= DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_0/C
= DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_5/m1_22_n8#
C DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_3/B GND 6.01
R DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_3/B 138
= DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_1/A
= DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_0/Y
= DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_5/m1_30_n32#
C A5 GND 44.91
R A5 101
= A5 DELTAX_0/A5
= A5 DELTAX_0/Reg8_0/D5
= A5 DELTAX_0/Reg8_0/DFlipFlop_5/D
= A5 DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_0/A
C DELTAX_0/Reg8_0/Q4b GND 2.91
R DELTAX_0/Reg8_0/Q4b 75
= DELTAX_0/Reg8_0/Q4b DELTAX_0/Reg8_0/DFlipFlop_4/Qb
= DELTAX_0/Reg8_0/Q4b DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_4/Y
= DELTAX_0/Reg8_0/Q4b DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_5/A
C DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_5/B GND 8.91
R DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_5/B 201
= DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_3/A
= DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_2/Y
= DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_1/C
= DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_4/m1_58_n40#
C DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_3/Y GND 3.79
R DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_3/Y 77
= DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_3/Y DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_2/C
= DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_3/Y DELTAX_0/Reg8_0/DFlipFlop_4/m1_94_n24#
C DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_4/A GND 6.89
R DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_4/A 139
= DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_1/Y
= DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_0/C
= DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_4/m1_22_n8#
C DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_3/B GND 6.01
R DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_3/B 138
= DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_1/A
= DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_0/Y
= DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_4/m1_30_n32#
C A4 GND 44.91
R A4 101
= A4 DELTAX_0/A4
= A4 DELTAX_0/Reg8_0/D4
= A4 DELTAX_0/Reg8_0/DFlipFlop_4/D
= A4 DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_0/A
C DELTAX_0/Reg8_0/Q3b GND 2.91
R DELTAX_0/Reg8_0/Q3b 75
= DELTAX_0/Reg8_0/Q3b DELTAX_0/Reg8_0/DFlipFlop_3/Qb
= DELTAX_0/Reg8_0/Q3b DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_4/Y
= DELTAX_0/Reg8_0/Q3b DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_5/A
C DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_5/B GND 8.91
R DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_5/B 201
= DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_3/A
= DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_2/Y
= DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_1/C
= DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_3/m1_58_n40#
C DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_3/Y GND 3.79
R DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_3/Y 77
= DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_3/Y DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_2/C
= DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_3/Y DELTAX_0/Reg8_0/DFlipFlop_3/m1_94_n24#
C DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_4/A GND 6.89
R DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_4/A 139
= DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_1/Y
= DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_0/C
= DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_3/m1_22_n8#
C DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_3/B GND 6.01
R DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_3/B 138
= DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_1/A
= DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_0/Y
= DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_3/m1_30_n32#
C A3 GND 44.91
R A3 101
= A3 DELTAX_0/A3
= A3 DELTAX_0/Reg8_0/D3
= A3 DELTAX_0/Reg8_0/DFlipFlop_3/D
= A3 DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_0/A
C DELTAX_0/Reg8_0/Q2b GND 2.91
R DELTAX_0/Reg8_0/Q2b 75
= DELTAX_0/Reg8_0/Q2b DELTAX_0/Reg8_0/DFlipFlop_2/Qb
= DELTAX_0/Reg8_0/Q2b DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_4/Y
= DELTAX_0/Reg8_0/Q2b DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_5/A
C DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_5/B GND 8.91
R DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_5/B 201
= DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_3/A
= DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_2/Y
= DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_1/C
= DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_2/m1_58_n40#
C DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_3/Y GND 3.79
R DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_3/Y 77
= DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_3/Y DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_2/C
= DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_3/Y DELTAX_0/Reg8_0/DFlipFlop_2/m1_94_n24#
C DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_4/A GND 6.89
R DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_4/A 139
= DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_1/Y
= DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_0/C
= DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_2/m1_22_n8#
C DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_3/B GND 6.01
R DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_3/B 138
= DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_1/A
= DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_0/Y
= DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_2/m1_30_n32#
C A2 GND 44.91
R A2 101
= A2 DELTAX_0/A2
= A2 DELTAX_0/Reg8_0/D2
= A2 DELTAX_0/Reg8_0/DFlipFlop_2/D
= A2 DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_0/A
C DELTAX_0/Reg8_0/Q1b GND 2.91
R DELTAX_0/Reg8_0/Q1b 75
= DELTAX_0/Reg8_0/Q1b DELTAX_0/Reg8_0/DFlipFlop_1/Qb
= DELTAX_0/Reg8_0/Q1b DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_4/Y
= DELTAX_0/Reg8_0/Q1b DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_5/A
C DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_5/B GND 8.91
R DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_5/B 201
= DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_3/A
= DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_2/Y
= DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_1/C
= DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_1/m1_58_n40#
C DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_3/Y GND 3.79
R DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_3/Y 77
= DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_3/Y DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_2/C
= DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_3/Y DELTAX_0/Reg8_0/DFlipFlop_1/m1_94_n24#
C RST GND 254.79
R RST 4895
= RST COUNTER4_2/RST
= RST COUNTER4_2/Reg4_0/RST
= RST COUNTER4_2/Reg4_0/DFlipFlop_0/RST
= RST COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_4/B
= RST COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_0/B
= RST COUNTER4_2/Reg4_0/DFlipFlop_0/NAND3_2/B
= RST COUNTER4_2/Reg4_0/DFlipFlop_3/RST
= RST COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_4/B
= RST COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_0/B
= RST COUNTER4_2/Reg4_0/DFlipFlop_3/NAND3_2/B
= RST COUNTER4_2/Reg4_0/DFlipFlop_2/RST
= RST COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_4/B
= RST COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_0/B
= RST COUNTER4_2/Reg4_0/DFlipFlop_2/NAND3_2/B
= RST COUNTER4_2/Reg4_0/DFlipFlop_1/RST
= RST COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_4/B
= RST COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_0/B
= RST COUNTER4_2/Reg4_0/DFlipFlop_1/NAND3_2/B
= RST COUNTER4_1/RST
= RST COUNTER4_1/Reg4_0/RST
= RST COUNTER4_1/Reg4_0/DFlipFlop_0/RST
= RST COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_4/B
= RST COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_0/B
= RST COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_2/B
= RST COUNTER4_1/Reg4_0/DFlipFlop_3/RST
= RST COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_4/B
= RST COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_0/B
= RST COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_2/B
= RST COUNTER4_1/Reg4_0/DFlipFlop_2/RST
= RST COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_4/B
= RST COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_0/B
= RST COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_2/B
= RST COUNTER4_1/Reg4_0/DFlipFlop_1/RST
= RST COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_4/B
= RST COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_0/B
= RST COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_2/B
= RST DELTAX_0/RST
= RST DELTAX_0/Reg8_1/RST
= RST DELTAX_0/Reg8_1/DFlipFlop_8/RST
= RST DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_4/B
= RST DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_0/B
= RST DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_2/B
= RST DELTAX_0/Reg8_1/DFlipFlop_0/RST
= RST DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_4/B
= RST DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_0/B
= RST DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_2/B
= RST DELTAX_0/Reg8_1/DFlipFlop_7/RST
= RST DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_4/B
= RST DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_0/B
= RST DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_2/B
= RST DELTAX_0/Reg8_1/DFlipFlop_6/RST
= RST DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_4/B
= RST DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_0/B
= RST DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_2/B
= RST DELTAX_0/Reg8_1/DFlipFlop_5/RST
= RST DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_4/B
= RST DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_0/B
= RST DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_2/B
= RST DELTAX_0/Reg8_1/DFlipFlop_4/RST
= RST DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_4/B
= RST DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_0/B
= RST DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_2/B
= RST DELTAX_0/Reg8_1/DFlipFlop_3/RST
= RST DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_4/B
= RST DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_0/B
= RST DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_2/B
= RST DELTAX_0/Reg8_1/DFlipFlop_2/RST
= RST DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_4/B
= RST DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_0/B
= RST DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_2/B
= RST DELTAX_0/Reg8_1/DFlipFlop_1/RST
= RST DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_4/B
= RST DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_0/B
= RST DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_2/B
= RST DELTAX_0/Reg8_0/RST
= RST DELTAX_0/Reg8_0/DFlipFlop_8/RST
= RST DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_4/B
= RST DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_0/B
= RST DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_2/B
= RST DELTAX_0/Reg8_0/DFlipFlop_0/RST
= RST DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_4/B
= RST DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_0/B
= RST DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_2/B
= RST DELTAX_0/Reg8_0/DFlipFlop_7/RST
= RST DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_4/B
= RST DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_0/B
= RST DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_2/B
= RST DELTAX_0/Reg8_0/DFlipFlop_6/RST
= RST DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_4/B
= RST DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_0/B
= RST DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_2/B
= RST DELTAX_0/Reg8_0/DFlipFlop_5/RST
= RST DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_4/B
= RST DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_0/B
= RST DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_2/B
= RST DELTAX_0/Reg8_0/DFlipFlop_4/RST
= RST DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_4/B
= RST DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_0/B
= RST DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_2/B
= RST DELTAX_0/Reg8_0/DFlipFlop_3/RST
= RST DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_4/B
= RST DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_0/B
= RST DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_2/B
= RST DELTAX_0/Reg8_0/DFlipFlop_2/RST
= RST DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_4/B
= RST DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_0/B
= RST DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_2/B
= RST DELTAX_0/Reg8_0/DFlipFlop_1/RST
= RST DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_4/B
= RST DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_0/B
= RST DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_2/B
C NOR8_0/Y GND 95.25
R NOR8_0/Y 2304
= NOR8_0/Y m1_1266_16#
= NOR8_0/Y DELTAX_0/EN
= NOR8_0/Y DELTAX_0/Reg8_1/CLK
= NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_0/CLK
= NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_1/B
= NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_0/NAND3_2/A
= NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_8/CLK
= NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_1/B
= NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_8/NAND3_2/A
= NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_7/CLK
= NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_1/B
= NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_7/NAND3_2/A
= NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_6/CLK
= NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_1/B
= NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_6/NAND3_2/A
= NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_5/CLK
= NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_1/B
= NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_5/NAND3_2/A
= NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_4/CLK
= NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_1/B
= NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_4/NAND3_2/A
= NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_3/CLK
= NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_1/B
= NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_3/NAND3_2/A
= NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_2/CLK
= NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_1/B
= NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_2/NAND3_2/A
= NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_1/CLK
= NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_1/B
= NOR8_0/Y DELTAX_0/Reg8_1/DFlipFlop_1/NAND3_2/A
= NOR8_0/Y DELTAX_0/Reg8_0/CLK
= NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_0/CLK
= NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_1/B
= NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_2/A
= NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_8/CLK
= NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_1/B
= NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_8/NAND3_2/A
= NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_7/CLK
= NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_1/B
= NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_7/NAND3_2/A
= NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_6/CLK
= NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_1/B
= NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_6/NAND3_2/A
= NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_5/CLK
= NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_1/B
= NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_5/NAND3_2/A
= NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_4/CLK
= NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_1/B
= NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_4/NAND3_2/A
= NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_3/CLK
= NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_1/B
= NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_3/NAND3_2/A
= NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_2/CLK
= NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_1/B
= NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_2/NAND3_2/A
= NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_1/CLK
= NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_1/B
= NOR8_0/Y DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_2/A
C DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_4/A GND 6.89
R DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_4/A 139
= DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_1/Y
= DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_0/C
= DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_1/m1_22_n8#
C DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_3/B GND 6.01
R DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_3/B 138
= DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_1/A
= DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_0/Y
= DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_1/m1_30_n32#
C A1 GND 44.91
R A1 101
= A1 DELTAX_0/A1
= A1 DELTAX_0/Reg8_0/D1
= A1 DELTAX_0/Reg8_0/DFlipFlop_1/D
= A1 DELTAX_0/Reg8_0/DFlipFlop_1/NAND3_0/A
C DELTAX_0/Reg8_0/Q0b GND 2.91
R DELTAX_0/Reg8_0/Q0b 75
= DELTAX_0/Reg8_0/Q0b DELTAX_0/Reg8_0/DFlipFlop_0/Qb
= DELTAX_0/Reg8_0/Q0b DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_4/Y
= DELTAX_0/Reg8_0/Q0b DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_5/A
C DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_5/B GND 8.91
R DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_5/B 201
= DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_3/A
= DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_2/Y
= DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_1/C
= DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_5/B DELTAX_0/Reg8_0/DFlipFlop_0/m1_58_n40#
C DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_3/Y GND 3.79
R DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_3/Y 77
= DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_3/Y DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_2/C
= DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_3/Y DELTAX_0/Reg8_0/DFlipFlop_0/m1_94_n24#
C DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_4/A GND 6.89
R DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_4/A 139
= DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_1/Y
= DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_0/C
= DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_4/A DELTAX_0/Reg8_0/DFlipFlop_0/m1_22_n8#
C DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_3/B GND 6.01
R DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_3/B 138
= DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_1/A
= DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_0/Y
= DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_3/B DELTAX_0/Reg8_0/DFlipFlop_0/m1_30_n32#
C A0 GND 44.98
R A0 101
= A0 DELTAX_0/A0
= A0 DELTAX_0/Reg8_0/D0
= A0 DELTAX_0/Reg8_0/DFlipFlop_0/D
= A0 DELTAX_0/Reg8_0/DFlipFlop_0/NAND3_0/A
C COUNTER4_1/8BitAdder_0/S7 GND 9.93
R COUNTER4_1/8BitAdder_0/S7 24
= COUNTER4_1/8BitAdder_0/S7 COUNTER4_1/m1_467_668#
= COUNTER4_1/8BitAdder_0/S7 COUNTER4_1/8BitAdder_0/FullAdder_7/S
= COUNTER4_1/8BitAdder_0/S7 COUNTER4_1/8BitAdder_0/FullAdder_7/INV_0/Y
R COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_8# 18
R COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_8# 18
C COUNTER4_1/8BitAdder_0/FullAdder_7/INV_0/A GND 3.05
R COUNTER4_1/8BitAdder_0/FullAdder_7/INV_0/A 89
= COUNTER4_1/8BitAdder_0/FullAdder_7/INV_0/A COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/S`
= COUNTER4_1/8BitAdder_0/FullAdder_7/INV_0/A COUNTER4_1/8BitAdder_0/FullAdder_7/m1_131_20#
R COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_44# 15
R COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_44# 15
C COUNTER4_1/8BitAdder_0/FullAdder_7/INV_1/A GND 7.54
R COUNTER4_1/8BitAdder_0/FullAdder_7/INV_1/A 153
= COUNTER4_1/8BitAdder_0/FullAdder_7/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/Cout`
= COUNTER4_1/8BitAdder_0/FullAdder_7/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_7/m1_131_n32#
= COUNTER4_1/8BitAdder_0/Cout COUNTER4_1/8BitAdder_0/FullAdder_7/Cout
= COUNTER4_1/8BitAdder_0/Cout COUNTER4_1/8BitAdder_0/FullAdder_7/INV_1/Y
C COUNTER4_1/8BitAdder_0/S6 GND 9.93
R COUNTER4_1/8BitAdder_0/S6 24
= COUNTER4_1/8BitAdder_0/S6 COUNTER4_1/m1_467_576#
= COUNTER4_1/8BitAdder_0/S6 COUNTER4_1/8BitAdder_0/FullAdder_6/S
= COUNTER4_1/8BitAdder_0/S6 COUNTER4_1/8BitAdder_0/FullAdder_6/INV_0/Y
R COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_8# 18
R COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_8# 18
C COUNTER4_1/8BitAdder_0/FullAdder_6/INV_0/A GND 3.05
R COUNTER4_1/8BitAdder_0/FullAdder_6/INV_0/A 89
= COUNTER4_1/8BitAdder_0/FullAdder_6/INV_0/A COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/S`
= COUNTER4_1/8BitAdder_0/FullAdder_6/INV_0/A COUNTER4_1/8BitAdder_0/FullAdder_6/m1_131_20#
R COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_44# 15
R COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_44# 15
C COUNTER4_1/8BitAdder_0/FullAdder_6/INV_1/A GND 7.54
R COUNTER4_1/8BitAdder_0/FullAdder_6/INV_1/A 153
= COUNTER4_1/8BitAdder_0/FullAdder_6/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/Cout`
= COUNTER4_1/8BitAdder_0/FullAdder_6/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_6/m1_131_n32#
C COUNTER4_1/8BitAdder_0/FullAdder_7/C GND 9.38
R COUNTER4_1/8BitAdder_0/FullAdder_7/C 192
= COUNTER4_1/8BitAdder_0/FullAdder_7/C COUNTER4_1/8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/C
= COUNTER4_1/8BitAdder_0/FullAdder_7/C COUNTER4_1/8BitAdder_0/FullAdder_6/Cout
= COUNTER4_1/8BitAdder_0/FullAdder_7/C COUNTER4_1/8BitAdder_0/m1_123_620#
= COUNTER4_1/8BitAdder_0/FullAdder_7/C COUNTER4_1/8BitAdder_0/FullAdder_6/INV_1/Y
C COUNTER4_1/8BitAdder_0/S5 GND 9.93
R COUNTER4_1/8BitAdder_0/S5 24
= COUNTER4_1/8BitAdder_0/S5 COUNTER4_1/m1_467_484#
= COUNTER4_1/8BitAdder_0/S5 COUNTER4_1/8BitAdder_0/FullAdder_5/S
= COUNTER4_1/8BitAdder_0/S5 COUNTER4_1/8BitAdder_0/FullAdder_5/INV_0/Y
R COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_8# 18
R COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_8# 18
C COUNTER4_1/8BitAdder_0/FullAdder_5/INV_0/A GND 3.05
R COUNTER4_1/8BitAdder_0/FullAdder_5/INV_0/A 89
= COUNTER4_1/8BitAdder_0/FullAdder_5/INV_0/A COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/S`
= COUNTER4_1/8BitAdder_0/FullAdder_5/INV_0/A COUNTER4_1/8BitAdder_0/FullAdder_5/m1_131_20#
R COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_44# 15
R COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_44# 15
C COUNTER4_1/8BitAdder_0/FullAdder_5/INV_1/A GND 7.54
R COUNTER4_1/8BitAdder_0/FullAdder_5/INV_1/A 153
= COUNTER4_1/8BitAdder_0/FullAdder_5/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/Cout`
= COUNTER4_1/8BitAdder_0/FullAdder_5/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_5/m1_131_n32#
C COUNTER4_1/8BitAdder_0/FullAdder_6/C GND 9.38
R COUNTER4_1/8BitAdder_0/FullAdder_6/C 192
= COUNTER4_1/8BitAdder_0/FullAdder_6/C COUNTER4_1/8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/C
= COUNTER4_1/8BitAdder_0/FullAdder_6/C COUNTER4_1/8BitAdder_0/FullAdder_5/Cout
= COUNTER4_1/8BitAdder_0/FullAdder_6/C COUNTER4_1/8BitAdder_0/m1_123_528#
= COUNTER4_1/8BitAdder_0/FullAdder_6/C COUNTER4_1/8BitAdder_0/FullAdder_5/INV_1/Y
C COUNTER4_1/8BitAdder_0/S4 GND 9.93
R COUNTER4_1/8BitAdder_0/S4 24
= COUNTER4_1/8BitAdder_0/S4 COUNTER4_1/m1_467_392#
= COUNTER4_1/8BitAdder_0/S4 COUNTER4_1/8BitAdder_0/FullAdder_4/S
= COUNTER4_1/8BitAdder_0/S4 COUNTER4_1/8BitAdder_0/FullAdder_4/INV_0/Y
R COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_8# 18
R COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_8# 18
C COUNTER4_1/8BitAdder_0/FullAdder_4/INV_0/A GND 3.05
R COUNTER4_1/8BitAdder_0/FullAdder_4/INV_0/A 89
= COUNTER4_1/8BitAdder_0/FullAdder_4/INV_0/A COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/S`
= COUNTER4_1/8BitAdder_0/FullAdder_4/INV_0/A COUNTER4_1/8BitAdder_0/FullAdder_4/m1_131_20#
R COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_44# 15
R COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_44# 15
C COUNTER4_1/8BitAdder_0/FullAdder_4/INV_1/A GND 7.54
R COUNTER4_1/8BitAdder_0/FullAdder_4/INV_1/A 153
= COUNTER4_1/8BitAdder_0/FullAdder_4/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/Cout`
= COUNTER4_1/8BitAdder_0/FullAdder_4/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_4/m1_131_n32#
C COUNTER4_1/8BitAdder_0/FullAdder_5/C GND 9.38
R COUNTER4_1/8BitAdder_0/FullAdder_5/C 192
= COUNTER4_1/8BitAdder_0/FullAdder_5/C COUNTER4_1/8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/C
= COUNTER4_1/8BitAdder_0/FullAdder_5/C COUNTER4_1/8BitAdder_0/FullAdder_4/Cout
= COUNTER4_1/8BitAdder_0/FullAdder_5/C COUNTER4_1/8BitAdder_0/m1_123_436#
= COUNTER4_1/8BitAdder_0/FullAdder_5/C COUNTER4_1/8BitAdder_0/FullAdder_4/INV_1/Y
R COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_8# 18
R COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_8# 18
C COUNTER4_1/8BitAdder_0/FullAdder_3/INV_0/A GND 3.05
R COUNTER4_1/8BitAdder_0/FullAdder_3/INV_0/A 89
= COUNTER4_1/8BitAdder_0/FullAdder_3/INV_0/A COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/S`
= COUNTER4_1/8BitAdder_0/FullAdder_3/INV_0/A COUNTER4_1/8BitAdder_0/FullAdder_3/m1_131_20#
R COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_44# 15
R COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_44# 15
C COUNTER4_1/8BitAdder_0/FullAdder_3/INV_1/A GND 7.54
R COUNTER4_1/8BitAdder_0/FullAdder_3/INV_1/A 153
= COUNTER4_1/8BitAdder_0/FullAdder_3/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/Cout`
= COUNTER4_1/8BitAdder_0/FullAdder_3/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_3/m1_131_n32#
C COUNTER4_1/8BitAdder_0/FullAdder_4/C GND 9.38
R COUNTER4_1/8BitAdder_0/FullAdder_4/C 192
= COUNTER4_1/8BitAdder_0/FullAdder_4/C COUNTER4_1/8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/C
= COUNTER4_1/8BitAdder_0/FullAdder_4/C COUNTER4_1/8BitAdder_0/FullAdder_3/Cout
= COUNTER4_1/8BitAdder_0/FullAdder_4/C COUNTER4_1/8BitAdder_0/m1_123_344#
= COUNTER4_1/8BitAdder_0/FullAdder_4/C COUNTER4_1/8BitAdder_0/FullAdder_3/INV_1/Y
R COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_8# 18
R COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_8# 18
C COUNTER4_1/8BitAdder_0/FullAdder_2/INV_0/A GND 3.05
R COUNTER4_1/8BitAdder_0/FullAdder_2/INV_0/A 89
= COUNTER4_1/8BitAdder_0/FullAdder_2/INV_0/A COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/S`
= COUNTER4_1/8BitAdder_0/FullAdder_2/INV_0/A COUNTER4_1/8BitAdder_0/FullAdder_2/m1_131_20#
R COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_44# 15
R COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_44# 15
C COUNTER4_1/8BitAdder_0/FullAdder_2/INV_1/A GND 7.54
R COUNTER4_1/8BitAdder_0/FullAdder_2/INV_1/A 153
= COUNTER4_1/8BitAdder_0/FullAdder_2/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/Cout`
= COUNTER4_1/8BitAdder_0/FullAdder_2/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_2/m1_131_n32#
C COUNTER4_1/8BitAdder_0/FullAdder_3/C GND 9.34
R COUNTER4_1/8BitAdder_0/FullAdder_3/C 192
= COUNTER4_1/8BitAdder_0/FullAdder_3/C COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/C
= COUNTER4_1/8BitAdder_0/FullAdder_3/C COUNTER4_1/8BitAdder_0/FullAdder_2/Cout
= COUNTER4_1/8BitAdder_0/FullAdder_3/C COUNTER4_1/8BitAdder_0/m1_123_252#
= COUNTER4_1/8BitAdder_0/FullAdder_3/C COUNTER4_1/8BitAdder_0/FullAdder_2/INV_1/Y
R COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_8# 18
R COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_8# 18
C COUNTER4_1/8BitAdder_0/FullAdder_1/INV_0/A GND 3.05
R COUNTER4_1/8BitAdder_0/FullAdder_1/INV_0/A 89
= COUNTER4_1/8BitAdder_0/FullAdder_1/INV_0/A COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/S`
= COUNTER4_1/8BitAdder_0/FullAdder_1/INV_0/A COUNTER4_1/8BitAdder_0/FullAdder_1/m1_131_20#
R COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_44# 15
R COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_44# 15
C COUNTER4_1/8BitAdder_0/FullAdder_1/INV_1/A GND 7.54
R COUNTER4_1/8BitAdder_0/FullAdder_1/INV_1/A 153
= COUNTER4_1/8BitAdder_0/FullAdder_1/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/Cout`
= COUNTER4_1/8BitAdder_0/FullAdder_1/INV_1/A COUNTER4_1/8BitAdder_0/FullAdder_1/m1_131_n32#
C COUNTER4_1/8BitAdder_0/FullAdder_1/C GND 9.38
R COUNTER4_1/8BitAdder_0/FullAdder_1/C 192
= COUNTER4_1/8BitAdder_0/FullAdder_1/C COUNTER4_1/8BitAdder_0/FullAdder_0/Cout
= COUNTER4_1/8BitAdder_0/FullAdder_1/C COUNTER4_1/8BitAdder_0/FullAdder_0/INV_1/Y
= COUNTER4_1/8BitAdder_0/FullAdder_1/C COUNTER4_1/8BitAdder_0/m1_123_68#
= COUNTER4_1/8BitAdder_0/FullAdder_1/C COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/C
C COUNTER4_1/8BitAdder_0/FullAdder_2/C GND 9.38
R COUNTER4_1/8BitAdder_0/FullAdder_2/C 192
= COUNTER4_1/8BitAdder_0/FullAdder_2/C COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/C
= COUNTER4_1/8BitAdder_0/FullAdder_2/C COUNTER4_1/8BitAdder_0/FullAdder_1/Cout
= COUNTER4_1/8BitAdder_0/FullAdder_2/C COUNTER4_1/8BitAdder_0/m1_123_160#
= COUNTER4_1/8BitAdder_0/FullAdder_2/C COUNTER4_1/8BitAdder_0/FullAdder_1/INV_1/Y
R COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_8# 18
R COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_8# 18
C COUNTER4_1/8BitAdder_0/FullAdder_0/INV_0/A GND 3.05
R COUNTER4_1/8BitAdder_0/FullAdder_0/INV_0/A 89
= COUNTER4_1/8BitAdder_0/FullAdder_0/INV_0/A COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/S`
= COUNTER4_1/8BitAdder_0/FullAdder_0/INV_0/A COUNTER4_1/8BitAdder_0/FullAdder_0/m1_131_20#
R COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_44# 15
R COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_44# 15
C NOR4_0/VSS GND 10.85
R NOR4_0/VSS 189
= NOR4_0/VSS m1_489_0#
= NOR4_0/VSS COUNTER4_1/8BitAdder_0/FullAdder_0/INV_1/A
= NOR4_0/VSS COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/Cout`
= NOR4_0/VSS COUNTER4_1/8BitAdder_0/FullAdder_0/m1_131_n32#
C COUNTER4_1/Reg4_0/Q3b GND 2.91
R COUNTER4_1/Reg4_0/Q3b 75
= COUNTER4_1/Reg4_0/Q3b COUNTER4_1/Reg4_0/DFlipFlop_3/Qb
= COUNTER4_1/Reg4_0/Q3b COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_4/Y
= COUNTER4_1/Reg4_0/Q3b COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_5/A
C NOR4_0/D GND 28.76
R NOR4_0/D 400
= NOR4_0/D COUNTER4_1/Y3
= NOR4_0/D m1_264_n44#
= NOR4_0/D COUNTER4_1/8BitAdder_0/B3
= NOR4_0/D COUNTER4_1/8BitAdder_0/FullAdder_3/B
= NOR4_0/D COUNTER4_1/8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/B
= NOR4_0/D COUNTER4_1/8BitAdder_0/FullAdder_3/m1_112_n16#
= NOR4_0/D COUNTER4_1/Reg4_0/Q3
= NOR4_0/D COUNTER4_1/Reg4_0/DFlipFlop_3/Q
= NOR4_0/D COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_5/Y
= NOR4_0/D COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_4/C
C COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_5/B GND 8.91
R COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_5/B 201
= COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_5/B COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_3/A
= COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_5/B COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_2/Y
= COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_5/B COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_1/C
= COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_5/B COUNTER4_1/Reg4_0/DFlipFlop_3/m1_58_n40#
C COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_3/Y GND 3.79
R COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_3/Y 77
= COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_3/Y COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_2/C
= COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_3/Y COUNTER4_1/Reg4_0/DFlipFlop_3/m1_94_n24#
C COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_4/A GND 6.89
R COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_4/A 139
= COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_4/A COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_1/Y
= COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_4/A COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_0/C
= COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_4/A COUNTER4_1/Reg4_0/DFlipFlop_3/m1_22_n8#
C COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_3/B GND 6.01
R COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_3/B 138
= COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_3/B COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_1/A
= COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_3/B COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_0/Y
= COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_3/B COUNTER4_1/Reg4_0/DFlipFlop_3/m1_30_n32#
C COUNTER4_1/Reg4_0/D3 GND 33.18
R COUNTER4_1/Reg4_0/D3 105
= COUNTER4_1/Reg4_0/D3 COUNTER4_1/8BitAdder_0/S3
= COUNTER4_1/Reg4_0/D3 COUNTER4_1/8BitAdder_0/FullAdder_3/S
= COUNTER4_1/Reg4_0/D3 COUNTER4_1/8BitAdder_0/FullAdder_3/INV_0/Y
= COUNTER4_1/Reg4_0/D3 COUNTER4_1/m1_n36_356#
= COUNTER4_1/Reg4_0/D3 COUNTER4_1/Reg4_0/DFlipFlop_3/D
= COUNTER4_1/Reg4_0/D3 COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_0/A
C COUNTER4_1/Reg4_0/Q2b GND 2.91
R COUNTER4_1/Reg4_0/Q2b 75
= COUNTER4_1/Reg4_0/Q2b COUNTER4_1/Reg4_0/DFlipFlop_2/Qb
= COUNTER4_1/Reg4_0/Q2b COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_4/Y
= COUNTER4_1/Reg4_0/Q2b COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_5/A
C NOR4_0/C GND 26.89
R NOR4_0/C 398
= NOR4_0/C COUNTER4_1/Y2
= NOR4_0/C m1_272_n52#
= NOR4_0/C COUNTER4_1/8BitAdder_0/B2
= NOR4_0/C COUNTER4_1/8BitAdder_0/FullAdder_2/B
= NOR4_0/C COUNTER4_1/8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/B
= NOR4_0/C COUNTER4_1/8BitAdder_0/FullAdder_2/m1_112_n16#
= NOR4_0/C COUNTER4_1/Reg4_0/Q2
= NOR4_0/C COUNTER4_1/Reg4_0/DFlipFlop_2/Q
= NOR4_0/C COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_5/Y
= NOR4_0/C COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_4/C
C COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_5/B GND 8.91
R COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_5/B 201
= COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_5/B COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_3/A
= COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_5/B COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_2/Y
= COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_5/B COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_1/C
= COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_5/B COUNTER4_1/Reg4_0/DFlipFlop_2/m1_58_n40#
C COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_3/Y GND 3.79
R COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_3/Y 77
= COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_3/Y COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_2/C
= COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_3/Y COUNTER4_1/Reg4_0/DFlipFlop_2/m1_94_n24#
C COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_4/A GND 6.89
R COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_4/A 139
= COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_4/A COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_1/Y
= COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_4/A COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_0/C
= COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_4/A COUNTER4_1/Reg4_0/DFlipFlop_2/m1_22_n8#
C COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_3/B GND 6.01
R COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_3/B 138
= COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_3/B COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_1/A
= COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_3/B COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_0/Y
= COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_3/B COUNTER4_1/Reg4_0/DFlipFlop_2/m1_30_n32#
C COUNTER4_1/Reg4_0/D2 GND 32.96
R COUNTER4_1/Reg4_0/D2 105
= COUNTER4_1/Reg4_0/D2 COUNTER4_1/8BitAdder_0/S2
= COUNTER4_1/Reg4_0/D2 COUNTER4_1/8BitAdder_0/FullAdder_2/S
= COUNTER4_1/Reg4_0/D2 COUNTER4_1/8BitAdder_0/FullAdder_2/INV_0/Y
= COUNTER4_1/Reg4_0/D2 COUNTER4_1/m1_n36_765#
= COUNTER4_1/Reg4_0/D2 COUNTER4_1/Reg4_0/DFlipFlop_2/D
= COUNTER4_1/Reg4_0/D2 COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_0/A
C COUNTER4_1/Reg4_0/Q1b GND 2.91
R COUNTER4_1/Reg4_0/Q1b 75
= COUNTER4_1/Reg4_0/Q1b COUNTER4_1/Reg4_0/DFlipFlop_1/Qb
= COUNTER4_1/Reg4_0/Q1b COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_4/Y
= COUNTER4_1/Reg4_0/Q1b COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_5/A
C NOR4_0/B GND 25.62
R NOR4_0/B 397
= NOR4_0/B COUNTER4_1/Y1
= NOR4_0/B m1_280_n60#
= NOR4_0/B COUNTER4_1/8BitAdder_0/B1
= NOR4_0/B COUNTER4_1/8BitAdder_0/FullAdder_1/B
= NOR4_0/B COUNTER4_1/8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/B
= NOR4_0/B COUNTER4_1/8BitAdder_0/FullAdder_1/m1_112_n16#
= NOR4_0/B COUNTER4_1/Reg4_0/Q1
= NOR4_0/B COUNTER4_1/Reg4_0/DFlipFlop_1/Q
= NOR4_0/B COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_5/Y
= NOR4_0/B COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_4/C
C COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_5/B GND 8.91
R COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_5/B 201
= COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_5/B COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_3/A
= COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_5/B COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_2/Y
= COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_5/B COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_1/C
= COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_5/B COUNTER4_1/Reg4_0/DFlipFlop_1/m1_58_n40#
C COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_3/Y GND 3.79
R COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_3/Y 77
= COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_3/Y COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_2/C
= COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_3/Y COUNTER4_1/Reg4_0/DFlipFlop_1/m1_94_n24#
C CLK GND 19.28
R CLK 494
= CLK COUNTER4_1/CLK
= CLK COUNTER4_1/Reg4_0/CLK
= CLK COUNTER4_1/Reg4_0/DFlipFlop_0/CLK
= CLK COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_1/B
= CLK COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_2/A
= CLK COUNTER4_1/Reg4_0/DFlipFlop_3/CLK
= CLK COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_1/B
= CLK COUNTER4_1/Reg4_0/DFlipFlop_3/NAND3_2/A
= CLK COUNTER4_1/Reg4_0/DFlipFlop_2/CLK
= CLK COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_1/B
= CLK COUNTER4_1/Reg4_0/DFlipFlop_2/NAND3_2/A
= CLK COUNTER4_1/Reg4_0/DFlipFlop_1/CLK
= CLK COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_1/B
= CLK COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_2/A
C COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_4/A GND 6.89
R COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_4/A 139
= COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_4/A COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_1/Y
= COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_4/A COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_0/C
= COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_4/A COUNTER4_1/Reg4_0/DFlipFlop_1/m1_22_n8#
C COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_3/B GND 6.01
R COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_3/B 138
= COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_3/B COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_1/A
= COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_3/B COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_0/Y
= COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_3/B COUNTER4_1/Reg4_0/DFlipFlop_1/m1_30_n32#
C COUNTER4_1/Reg4_0/D1 GND 32.73
R COUNTER4_1/Reg4_0/D1 105
= COUNTER4_1/Reg4_0/D1 COUNTER4_1/8BitAdder_0/S1
= COUNTER4_1/Reg4_0/D1 COUNTER4_1/8BitAdder_0/FullAdder_1/S
= COUNTER4_1/Reg4_0/D1 COUNTER4_1/8BitAdder_0/FullAdder_1/INV_0/Y
= COUNTER4_1/Reg4_0/D1 COUNTER4_1/m1_n36_757#
= COUNTER4_1/Reg4_0/D1 COUNTER4_1/Reg4_0/DFlipFlop_1/D
= COUNTER4_1/Reg4_0/D1 COUNTER4_1/Reg4_0/DFlipFlop_1/NAND3_0/A
C COUNTER4_1/Reg4_0/Q0b GND 2.91
R COUNTER4_1/Reg4_0/Q0b 75
= COUNTER4_1/Reg4_0/Q0b COUNTER4_1/Reg4_0/DFlipFlop_0/Qb
= COUNTER4_1/Reg4_0/Q0b COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_4/Y
= COUNTER4_1/Reg4_0/Q0b COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_5/A
C NOR4_0/A GND 24.39
R NOR4_0/A 395
= NOR4_0/A COUNTER4_1/Y0
= NOR4_0/A m1_288_n68#
= NOR4_0/A COUNTER4_1/8BitAdder_0/B0
= NOR4_0/A COUNTER4_1/8BitAdder_0/FullAdder_0/B
= NOR4_0/A COUNTER4_1/8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/B
= NOR4_0/A COUNTER4_1/8BitAdder_0/FullAdder_0/m1_112_n16#
= NOR4_0/A COUNTER4_1/Reg4_0/Q0
= NOR4_0/A COUNTER4_1/Reg4_0/DFlipFlop_0/Q
= NOR4_0/A COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_5/Y
= NOR4_0/A COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_4/C
C COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_5/B GND 8.91
R COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_5/B 201
= COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_5/B COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_3/A
= COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_5/B COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_2/Y
= COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_5/B COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_1/C
= COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_5/B COUNTER4_1/Reg4_0/DFlipFlop_0/m1_58_n40#
C COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_3/Y GND 3.79
R COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_3/Y 77
= COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_3/Y COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_2/C
= COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_3/Y COUNTER4_1/Reg4_0/DFlipFlop_0/m1_94_n24#
C COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_4/A GND 6.89
R COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_4/A 139
= COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_4/A COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_1/Y
= COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_4/A COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_0/C
= COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_4/A COUNTER4_1/Reg4_0/DFlipFlop_0/m1_22_n8#
C COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_3/B GND 6.01
R COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_3/B 138
= COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_3/B COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_1/A
= COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_3/B COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_0/Y
= COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_3/B COUNTER4_1/Reg4_0/DFlipFlop_0/m1_30_n32#
C COUNTER4_1/Reg4_0/D0 GND 30.54
R COUNTER4_1/Reg4_0/D0 94
= COUNTER4_1/Reg4_0/D0 COUNTER4_1/8BitAdder_0/S0
= COUNTER4_1/Reg4_0/D0 COUNTER4_1/8BitAdder_0/FullAdder_0/S
= COUNTER4_1/Reg4_0/D0 COUNTER4_1/8BitAdder_0/FullAdder_0/INV_0/Y
= COUNTER4_1/Reg4_0/D0 COUNTER4_1/m1_n36_749#
= COUNTER4_1/Reg4_0/D0 COUNTER4_1/Reg4_0/DFlipFlop_0/D
= COUNTER4_1/Reg4_0/D0 COUNTER4_1/Reg4_0/DFlipFlop_0/NAND3_0/A
