
---------- Begin Simulation Statistics ----------
final_tick                               826271845500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  97628                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739336                       # Number of bytes of host memory used
host_op_rate                                    97942                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10432.70                       # Real time elapsed on the host
host_tick_rate                               79200204                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018522199                       # Number of instructions simulated
sim_ops                                    1021803783                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.826272                       # Number of seconds simulated
sim_ticks                                826271845500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.474097                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              128379827                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           145104422                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19586929                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        189015459                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          16595186                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       16653942                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           58756                       # Number of indirect misses.
system.cpu0.branchPred.lookups              246869686                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1661913                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819884                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9911140                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221016598                       # Number of branches committed
system.cpu0.commit.bw_lim_events             26499007                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466148                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       81983763                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892419233                       # Number of instructions committed
system.cpu0.commit.committedOps             893241307                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1491630321                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.598836                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.376113                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1063383908     71.29%     71.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    257087313     17.24%     88.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     57469076      3.85%     92.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     58374678      3.91%     96.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     17363641      1.16%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7060434      0.47%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1402830      0.09%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2989434      0.20%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     26499007      1.78%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1491630321                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341068                       # Number of function calls committed.
system.cpu0.commit.int_insts                863529641                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280413250                       # Number of loads committed
system.cpu0.commit.membars                    1641824                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641830      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491128288     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7836262      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281233126     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109763038     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893241307                       # Class of committed instruction
system.cpu0.commit.refs                     390996192                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892419233                       # Number of Instructions Simulated
system.cpu0.committedOps                    893241307                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.821472                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.821472                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            199170807                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              9678775                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           123156838                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             994503201                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               601161493                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                697282930                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9917330                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             10158635                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3513494                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  246869686                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                175660910                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    908218319                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5308713                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1023422696                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          161                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39186290                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.151872                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         583234312                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         144975013                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.629599                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1511046054                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.678789                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.912797                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               782718723     51.80%     51.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               546896964     36.19%     87.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                95295587      6.31%     94.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                67284541      4.45%     98.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13672479      0.90%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2755692      0.18%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  752763      0.05%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     465      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1668840      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1511046054                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      114470284                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10512726                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               227750902                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.588666                       # Inst execution rate
system.cpu0.iew.exec_refs                   436842127                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 114616221                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              166639215                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            324747711                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1645913                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2660907                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           117077634                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          975218082                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            322225906                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7968369                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            956886736                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                776084                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1842525                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9917330                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3541786                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        66641                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        14223624                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        16388                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7208                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3853704                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     44334461                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6494692                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7208                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       669288                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9843438                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                415623163                       # num instructions consuming a value
system.cpu0.iew.wb_count                    945329297                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840602                       # average fanout of values written-back
system.cpu0.iew.wb_producers                349373557                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.581556                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     945367003                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1162070843                       # number of integer regfile reads
system.cpu0.int_regfile_writes              610955347                       # number of integer regfile writes
system.cpu0.ipc                              0.549007                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.549007                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643335      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            515169296     53.39%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7902633      0.82%     54.38% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639156      0.17%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           324417663     33.62%     88.18% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          114082971     11.82%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             964855105                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1001953                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001038                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 170969     17.06%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                715777     71.44%     88.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               115202     11.50%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             964213668                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3441822878                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    945329246                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1057200886                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 970287417                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                964855105                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            4930665                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       81976772                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            64767                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       2464517                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     25572154                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1511046054                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.638535                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.843930                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          830913843     54.99%     54.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          461834288     30.56%     85.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          161496095     10.69%     96.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           48964210      3.24%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6875911      0.46%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             394177      0.03%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             391134      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              96504      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              79892      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1511046054                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.593568                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14185315                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2167238                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           324747711                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          117077634                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1511                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1625516338                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    27027357                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              174995538                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569170997                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5037116                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               610500424                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               6760824                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 7646                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1196168785                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             988673267                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          644697690                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                690708146                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12544381                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9917330                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             24790339                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                75526689                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1196168741                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        134277                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4561                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 11292687                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4543                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2440337261                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1969869735                       # The number of ROB writes
system.cpu0.timesIdled                       18172178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1478                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.697924                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               10838945                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11820273                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2372224                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         15929534                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            230426                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         297281                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           66855                       # Number of indirect misses.
system.cpu1.branchPred.lookups               18753286                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        21343                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819656                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1770269                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10300787                       # Number of branches committed
system.cpu1.commit.bw_lim_events               623097                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459647                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23260242                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41848249                       # Number of instructions committed
system.cpu1.commit.committedOps              42668103                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    229785592                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.185687                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.786893                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    210703387     91.70%     91.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9102958      3.96%     95.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3637949      1.58%     97.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3581900      1.56%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1090276      0.47%     99.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       177499      0.08%     99.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       769510      0.33%     99.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        99016      0.04%     99.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       623097      0.27%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    229785592                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317342                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40182280                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11552593                       # Number of loads committed
system.cpu1.commit.membars                    1639384                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639384      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24990606     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12372249     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665723      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42668103                       # Class of committed instruction
system.cpu1.commit.refs                      16037984                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41848249                       # Number of Instructions Simulated
system.cpu1.committedOps                     42668103                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.603095                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.603095                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            181313182                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               604711                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             9574062                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              73177142                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                13028681                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 35601163                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1771389                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               613623                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2106984                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   18753286                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10759271                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    218618586                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               292081                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      81460605                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4746688                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.079978                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          12829458                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11069371                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.347410                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         233821399                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.358040                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.831646                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               182090283     77.88%     77.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                32442912     13.88%     91.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12279079      5.25%     97.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4009189      1.71%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1150161      0.49%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1068112      0.46%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  752846      0.32%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      44      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   28773      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           233821399                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         658310                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1847449                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                12818255                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.217466                       # Inst execution rate
system.cpu1.iew.exec_refs                    18155916                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5145208                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              158451459                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             17838952                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1641948                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1485562                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7364442                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           65920109                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             13010708                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1452442                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             50991309                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                802919                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               679779                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1771389                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2442400                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        37856                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          224017                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        13402                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2221                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1904                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6286359                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2879051                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2221                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       554230                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1293219                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25715278                       # num instructions consuming a value
system.cpu1.iew.wb_count                     50005009                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.781239                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 20089770                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.213259                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      50030867                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                65261529                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31437598                       # number of integer regfile writes
system.cpu1.ipc                              0.178473                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.178473                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639585      3.13%      3.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             32153238     61.31%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  57      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.44% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14155160     26.99%     91.43% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4495611      8.57%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              52443751                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     918181                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017508                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 138128     15.04%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                681137     74.18%     89.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                98912     10.77%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              51722331                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         339692449                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     50004997                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         89173235                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  60995772                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 52443751                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            4924337                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23252005                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            65395                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2464690                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     16659163                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    233821399                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.224290                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.648986                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          199762384     85.43%     85.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           22343907      9.56%     94.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7576572      3.24%     98.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2439870      1.04%     99.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1223057      0.52%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             215861      0.09%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             191064      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              40299      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              28385      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      233821399                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.223660                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         10703386                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2059919                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            17838952                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7364442                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    201                       # number of misc regfile reads
system.cpu1.numCycles                       234479709                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1418047401                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              165491888                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27216876                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5009227                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                15180141                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                774474                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 9647                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             89839337                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              70836801                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           44952746                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 34937295                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10338526                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1771389                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             16418335                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                17735870                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        89839325                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22351                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               820                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 10293114                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           819                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   295089904                       # The number of ROB reads
system.cpu1.rob.rob_writes                  135897021                       # The number of ROB writes
system.cpu1.timesIdled                          52639                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            88.944191                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               10157995                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            11420639                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2297590                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         15422532                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            244338                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         366847                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          122509                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17931606                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        22372                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819647                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1707023                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10231470                       # Number of branches committed
system.cpu2.commit.bw_lim_events               589494                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459618                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       21110345                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41657421                       # Number of instructions committed
system.cpu2.commit.committedOps              42477261                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    230458392                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.184316                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.780488                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    211362814     91.71%     91.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9113916      3.95%     95.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3677160      1.60%     97.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3590116      1.56%     98.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1073866      0.47%     99.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       180651      0.08%     99.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       768619      0.33%     99.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       101756      0.04%     99.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       589494      0.26%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    230458392                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318204                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39999692                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11490365                       # Number of loads committed
system.cpu2.commit.membars                    1639362                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639362      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24875013     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12310012     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652733      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42477261                       # Class of committed instruction
system.cpu2.commit.refs                      15962757                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41657421                       # Number of Instructions Simulated
system.cpu2.committedOps                     42477261                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.636782                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.636782                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            183440633                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               593192                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             9238946                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              70587750                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                12580278                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 34016977                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1708156                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               731942                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2377744                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17931606                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 10248524                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    219407566                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               295566                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      78246746                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4597446                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.076365                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12417474                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          10402333                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.333229                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         234123788                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.342790                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.806155                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               184288668     78.71%     78.71% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                31117889     13.29%     92.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11832185      5.05%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4069800      1.74%     98.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1489519      0.64%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  704362      0.30%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  593513      0.25%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      40      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   27812      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           234123788                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         690013                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1782187                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12699704                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.216332                       # Inst execution rate
system.cpu2.iew.exec_refs                    18096138                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5120786                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              159214499                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             17302284                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1478134                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1554133                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7006552                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           63577643                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12975352                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1495955                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             50797694                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                894778                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               699488                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1708156                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2470437                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        36227                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          223086                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        14373                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2422                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1677                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5811919                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2534160                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2422                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       545216                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1236971                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25377396                       # num instructions consuming a value
system.cpu2.iew.wb_count                     49812383                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.788244                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 20003589                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.212136                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49837600                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                65021025                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31389780                       # number of integer regfile writes
system.cpu2.ipc                              0.177406                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.177406                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639571      3.14%      3.14% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             32066316     61.32%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  51      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14117018     27.00%     91.45% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4470593      8.55%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              52293649                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     909826                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017398                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 132748     14.59%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     14.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                678102     74.53%     89.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                98972     10.88%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              51563888                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         339684637                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49812371                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         84679150                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  59144780                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 52293649                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            4432863                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       21100381                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            63753                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1973245                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14357310                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    234123788                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.223359                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.647319                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          200208341     85.51%     85.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22122510      9.45%     94.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7701686      3.29%     98.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2410599      1.03%     99.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1215579      0.52%     99.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             213996      0.09%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             182262      0.08%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              40418      0.02%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              28397      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      234123788                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.222703                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         10148281                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1875670                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            17302284                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7006552                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    209                       # number of misc regfile reads
system.cpu2.numCycles                       234813801                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1417712247                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              167262018                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27108896                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5027980                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                14734663                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                615222                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 6892                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             86647905                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              67944043                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           43333998                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 33329994                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              10793818                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1708156                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             17062989                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                16225102                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        86647893                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         25968                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               855                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10698720                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           854                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   293455477                       # The number of ROB reads
system.cpu2.rob.rob_writes                  130845910                       # The number of ROB writes
system.cpu2.timesIdled                          51453                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.372812                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                9141153                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             9485199                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1593689                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13301568                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            212175                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         266614                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           54439                       # Number of indirect misses.
system.cpu3.branchPred.lookups               15535510                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        19845                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819627                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1423197                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10573306                       # Number of branches committed
system.cpu3.commit.bw_lim_events               575695                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459583                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       10486818                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42597296                       # Number of instructions committed
system.cpu3.commit.committedOps              43417112                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    233308637                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.186093                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.779131                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    213654491     91.58%     91.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9398138      4.03%     95.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3792492      1.63%     97.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3735193      1.60%     98.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1105201      0.47%     99.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       180678      0.08%     99.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       768586      0.33%     99.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        98163      0.04%     99.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       575695      0.25%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    233308637                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292023                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40880522                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11836420                       # Number of loads committed
system.cpu3.commit.membars                    1639327                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639327      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25384677     58.47%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12656047     29.15%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3736920      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43417112                       # Class of committed instruction
system.cpu3.commit.refs                      16392979                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42597296                       # Number of Instructions Simulated
system.cpu3.committedOps                     43417112                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.540687                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.540687                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            193669202                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               172488                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             8611627                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              59591230                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 9359076                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 28951381                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1424271                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               336167                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2003542                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   15535510                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  7254604                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    225118697                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               266037                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      61866969                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                3189526                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.065823                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           8693986                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           9353328                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.262128                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         235407472                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.266299                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.689605                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               194843470     82.77%     82.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                25718868     10.93%     93.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9979687      4.24%     97.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3316233      1.41%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  897060      0.38%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  493529      0.21%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  131548      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      28      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   27049      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           235407472                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         610806                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1509610                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                11996136                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.212674                       # Inst execution rate
system.cpu3.iew.exec_refs                    18737912                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5240355                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              169026298                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             14216638                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            820840                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1521884                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5831308                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           53894685                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13497557                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1520243                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             50194951                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                745522                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               849703                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1424271                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2482155                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        40614                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          236927                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        16253                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2195                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1696                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2380218                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1274749                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2195                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       582452                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        927158                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 24576313                       # num instructions consuming a value
system.cpu3.iew.wb_count                     49103589                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.800320                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 19668904                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.208050                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      49133739                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                63843638                       # number of integer regfile reads
system.cpu3.int_regfile_writes               31249774                       # number of integer regfile writes
system.cpu3.ipc                              0.180483                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.180483                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639539      3.17%      3.17% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             30806586     59.57%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  48      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     62.74% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14663748     28.35%     91.10% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4605175      8.90%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              51715194                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     920562                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.017801                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 130468     14.17%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     14.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                687996     74.74%     88.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               102094     11.09%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              50996201                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         339824763                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     49103577                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         64373305                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  51433747                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 51715194                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            2460938                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       10477572                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            66369                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          1355                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      5582019                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    235407472                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.219684                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.644630                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          202178059     85.88%     85.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           21227669      9.02%     94.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7996894      3.40%     98.30% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2333033      0.99%     99.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1212772      0.52%     99.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             211184      0.09%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             176716      0.08%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              41826      0.02%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              29319      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      235407472                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.219115                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6599278                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1249894                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            14216638                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5831308                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    212                       # number of misc regfile reads
system.cpu3.numCycles                       236018278                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1416507864                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              177374030                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27610223                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               5554447                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                11130621                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                812141                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 5927                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             74574572                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              57695721                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           36300579                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 28805496                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              10185248                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1424271                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             16644256                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 8690356                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        74574560                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         28798                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               885                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 10581805                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           883                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   286635585                       # The number of ROB reads
system.cpu3.rob.rob_writes                  109910730                       # The number of ROB writes
system.cpu3.timesIdled                          41624                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4151228                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8260035                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       706190                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        61147                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     43871549                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3976413                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     88170631                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4037560                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 826271845500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1267583                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2996357                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1112329                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1035                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            666                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2881969                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2881925                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1267583                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            95                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12409542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12409542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    457335360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               457335360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1479                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4151348                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4151348    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4151348                       # Request fanout histogram
system.membus.respLayer1.occupancy        22369703500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21709343753                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                259                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          130                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5450037430.769231                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   31142548661.926891                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          126     96.92%     96.92% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.77%     97.69% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.77%     98.46% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.77%     99.23% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.77%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        63000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 251538925000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            130                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   117766979500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 708504866000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 826271845500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     10172278                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10172278                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     10172278                       # number of overall hits
system.cpu2.icache.overall_hits::total       10172278                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        76246                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         76246                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        76246                       # number of overall misses
system.cpu2.icache.overall_misses::total        76246                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1326470499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1326470499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1326470499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1326470499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     10248524                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10248524                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     10248524                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10248524                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.007440                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.007440                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.007440                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.007440                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 17397.247056                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 17397.247056                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 17397.247056                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 17397.247056                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          526                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    27.684211                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        67634                       # number of writebacks
system.cpu2.icache.writebacks::total            67634                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         8580                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         8580                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         8580                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         8580                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        67666                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        67666                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        67666                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        67666                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1121684999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1121684999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1121684999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1121684999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006603                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006603                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006603                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006603                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 16576.788919                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 16576.788919                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 16576.788919                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 16576.788919                       # average overall mshr miss latency
system.cpu2.icache.replacements                 67634                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     10172278                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10172278                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        76246                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        76246                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1326470499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1326470499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     10248524                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10248524                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.007440                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.007440                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 17397.247056                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 17397.247056                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         8580                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         8580                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        67666                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        67666                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1121684999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1121684999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006603                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006603                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 16576.788919                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 16576.788919                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 826271845500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.985974                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10189084                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            67634                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           150.650324                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        360239500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.985974                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999562                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999562                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         20564714                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        20564714                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 826271845500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13700883                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13700883                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13700883                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13700883                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2530212                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2530212                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2530212                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2530212                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 333751516222                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 333751516222                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 333751516222                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 333751516222                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16231095                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16231095                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16231095                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16231095                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.155887                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.155887                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.155887                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.155887                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 131906.542306                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 131906.542306                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 131906.542306                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 131906.542306                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2329059                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       286024                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            35904                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3818                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    64.869068                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    74.914615                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       985802                       # number of writebacks
system.cpu2.dcache.writebacks::total           985802                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1951889                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1951889                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1951889                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1951889                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       578323                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       578323                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       578323                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       578323                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  69690477296                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  69690477296                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  69690477296                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  69690477296                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.035631                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.035631                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.035631                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.035631                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 120504.419323                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 120504.419323                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 120504.419323                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 120504.419323                       # average overall mshr miss latency
system.cpu2.dcache.replacements                985802                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     11097736                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11097736                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1481014                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1481014                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 153088557000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 153088557000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12578750                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12578750                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.117739                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.117739                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 103367.393556                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 103367.393556                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1201709                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1201709                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       279305                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       279305                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  30633728500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  30633728500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.022205                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.022205                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 109678.410698                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 109678.410698                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2603147                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2603147                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1049198                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1049198                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 180662959222                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 180662959222                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3652345                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3652345                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.287267                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.287267                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 172191.482658                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 172191.482658                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       750180                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       750180                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       299018                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       299018                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  39056748796                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  39056748796                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.081870                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.081870                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 130616.714699                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 130616.714699                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          325                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          325                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          204                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          204                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5097000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5097000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.385633                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.385633                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24985.294118                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24985.294118                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          128                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          128                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           76                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           76                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       757500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       757500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.143667                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.143667                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  9967.105263                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9967.105263                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          190                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          190                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          175                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          175                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1326500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1326500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          365                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          365                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.479452                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.479452                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data         7580                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         7580                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          173                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          173                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1175500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1175500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.473973                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.473973                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6794.797688                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6794.797688                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       565000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       565000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       543000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       543000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400261                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400261                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419386                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419386                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44447100500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44447100500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819647                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819647                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511667                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511667                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 105981.364423                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 105981.364423                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419386                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419386                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44027714500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44027714500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511667                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511667                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 104981.364423                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 104981.364423                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 826271845500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.179844                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15098097                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           997527                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.135527                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        360251000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.179844                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.911870                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.911870                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         35100827                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        35100827                       # Number of data accesses
system.cpu3.numPwrStateTransitions                225                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          113                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6264574163.716814                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   33351418714.304722                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          109     96.46%     96.46% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.88%     97.35% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.88%     98.23% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.88%     99.12% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.88%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        50500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 251538989000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            113                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   118374965000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 707896880500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 826271845500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      7192497                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         7192497                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      7192497                       # number of overall hits
system.cpu3.icache.overall_hits::total        7192497                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        62107                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         62107                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        62107                       # number of overall misses
system.cpu3.icache.overall_misses::total        62107                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1110619999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1110619999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1110619999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1110619999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      7254604                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      7254604                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      7254604                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      7254604                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.008561                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.008561                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.008561                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.008561                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 17882.364291                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 17882.364291                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 17882.364291                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 17882.364291                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          857                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    77.909091                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        54861                       # number of writebacks
system.cpu3.icache.writebacks::total            54861                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         7214                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         7214                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         7214                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         7214                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        54893                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        54893                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        54893                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        54893                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    947830999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    947830999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    947830999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    947830999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.007567                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.007567                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.007567                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.007567                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 17266.882827                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 17266.882827                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 17266.882827                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 17266.882827                       # average overall mshr miss latency
system.cpu3.icache.replacements                 54861                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      7192497                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        7192497                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        62107                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        62107                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1110619999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1110619999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      7254604                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      7254604                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.008561                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.008561                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 17882.364291                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 17882.364291                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         7214                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         7214                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        54893                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        54893                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    947830999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    947830999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.007567                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.007567                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 17266.882827                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 17266.882827                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 826271845500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.985766                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            7136279                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            54861                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           130.079273                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        365956500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.985766                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999555                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999555                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         14564101                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        14564101                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 826271845500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14188591                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14188591                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14188591                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14188591                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2604097                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2604097                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2604097                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2604097                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 325868915088                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 325868915088                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 325868915088                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 325868915088                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16792688                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16792688                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16792688                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16792688                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.155073                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.155073                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.155073                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.155073                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 125137.011059                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 125137.011059                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 125137.011059                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 125137.011059                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2489845                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       352197                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            39185                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           4807                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    63.540768                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    73.267527                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       996320                       # number of writebacks
system.cpu3.dcache.writebacks::total           996320                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2018542                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2018542                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2018542                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2018542                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       585555                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       585555                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       585555                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       585555                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  69106698018                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  69106698018                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  69106698018                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  69106698018                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.034870                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.034870                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.034870                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.034870                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 118019.140846                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 118019.140846                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 118019.140846                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 118019.140846                       # average overall mshr miss latency
system.cpu3.dcache.replacements                996320                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11514622                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11514622                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1541551                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1541551                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 153145515000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 153145515000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     13056173                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     13056173                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.118071                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.118071                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 99345.084918                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 99345.084918                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1259179                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1259179                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       282372                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       282372                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  30323191500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  30323191500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.021627                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.021627                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 107387.387914                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 107387.387914                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2673969                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2673969                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1062546                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1062546                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 172723400088                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 172723400088                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3736515                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3736515                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.284368                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.284368                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 162556.162357                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 162556.162357                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       759363                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       759363                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       303183                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       303183                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  38783506518                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  38783506518                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.081141                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.081141                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 127921.112061                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 127921.112061                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          339                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          339                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          204                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          204                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5918500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5918500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.375691                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.375691                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 29012.254902                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 29012.254902                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          142                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          142                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           62                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           62                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       854500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       854500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.114180                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.114180                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 13782.258065                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13782.258065                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          205                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          179                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          179                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1420500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1420500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.466146                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.466146                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7935.754190                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7935.754190                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          177                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          177                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1262500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1262500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.460938                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.460938                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7132.768362                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7132.768362                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       523500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       523500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       504500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       504500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396923                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396923                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422704                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422704                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  44566779000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  44566779000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819627                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819627                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.515727                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.515727                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 105432.593493                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 105432.593493                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422704                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422704                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44144075000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44144075000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.515727                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.515727                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 104432.593493                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 104432.593493                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 826271845500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.003076                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15594107                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1008035                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.469807                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        365968000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.003076                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.875096                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.875096                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36234546                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36234546                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 18                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1501520333.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3516063470.622509                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       227000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  10818700500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   812758162500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13513683000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 826271845500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    150167702                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       150167702                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    150167702                       # number of overall hits
system.cpu0.icache.overall_hits::total      150167702                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     25493208                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      25493208                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     25493208                       # number of overall misses
system.cpu0.icache.overall_misses::total     25493208                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 334816103998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 334816103998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 334816103998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 334816103998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    175660910                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    175660910                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    175660910                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    175660910                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.145127                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.145127                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.145127                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.145127                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13133.541451                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13133.541451                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13133.541451                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13133.541451                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3700                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               64                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    57.812500                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     22635413                       # number of writebacks
system.cpu0.icache.writebacks::total         22635413                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2857762                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2857762                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2857762                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2857762                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     22635446                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     22635446                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     22635446                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     22635446                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 282652786998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 282652786998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 282652786998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 282652786998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.128859                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.128859                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.128859                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.128859                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12487.175512                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12487.175512                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12487.175512                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12487.175512                       # average overall mshr miss latency
system.cpu0.icache.replacements              22635413                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    150167702                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      150167702                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     25493208                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     25493208                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 334816103998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 334816103998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    175660910                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    175660910                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.145127                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.145127                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13133.541451                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13133.541451                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2857762                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2857762                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     22635446                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     22635446                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 282652786998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 282652786998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.128859                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.128859                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12487.175512                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12487.175512                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 826271845500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999935                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          172801711                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         22635413                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.634131                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999935                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        373957265                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       373957265                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 826271845500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    390378076                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       390378076                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    390378076                       # number of overall hits
system.cpu0.dcache.overall_hits::total      390378076                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     23248355                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      23248355                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     23248355                       # number of overall misses
system.cpu0.dcache.overall_misses::total     23248355                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 701859796370                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 701859796370                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 701859796370                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 701859796370                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    413626431                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    413626431                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    413626431                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    413626431                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.056206                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.056206                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.056206                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.056206                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30189.654123                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30189.654123                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30189.654123                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30189.654123                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3956698                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       165153                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            68937                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2212                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.395854                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    74.662297                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     18265757                       # number of writebacks
system.cpu0.dcache.writebacks::total         18265757                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5390298                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5390298                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5390298                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5390298                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     17858057                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     17858057                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     17858057                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     17858057                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 334823925707                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 334823925707                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 334823925707                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 334823925707                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.043174                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.043174                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.043174                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.043174                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18749.180032                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18749.180032                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18749.180032                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18749.180032                       # average overall mshr miss latency
system.cpu0.dcache.replacements              18265757                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    285932239                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      285932239                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17934091                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17934091                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 435379421000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 435379421000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    303866330                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    303866330                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.059020                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.059020                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24276.637216                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24276.637216                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3056630                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3056630                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     14877461                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     14877461                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 252076135500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 252076135500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.048961                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.048961                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16943.491601                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16943.491601                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    104445837                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     104445837                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5314264                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5314264                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 266480375370                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 266480375370                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109760101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109760101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.048417                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048417                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 50144.361547                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50144.361547                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2333668                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2333668                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2980596                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2980596                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  82747790207                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  82747790207                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027156                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027156                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27762.162402                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27762.162402                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1773                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1773                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1281                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1281                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10397500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10397500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3054                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3054                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.419450                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.419450                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8116.705699                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8116.705699                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1247                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1247                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           34                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1406000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1406000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.011133                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.011133                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 41352.941176                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41352.941176                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2675                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2675                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          279                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          279                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2738000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2738000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2954                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2954                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.094448                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.094448                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9813.620072                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9813.620072                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          270                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          270                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2468000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2468000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.091401                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.091401                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9140.740741                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9140.740741                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       402630                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         402630                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417254                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417254                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  44922008500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  44922008500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819884                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819884                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.508918                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.508918                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 107661.061368                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 107661.061368                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417254                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417254                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44504754500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44504754500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.508918                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.508918                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 106661.061368                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 106661.061368                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 826271845500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.947673                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          409060893                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         18275010                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.383621                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.947673                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998365                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998365                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        847179688                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       847179688                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 826271845500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            22541633                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            16985994                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               65406                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               67672                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               64940                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               66671                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               52288                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               66830                       # number of demand (read+write) hits
system.l2.demand_hits::total                 39911434                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           22541633                       # number of overall hits
system.l2.overall_hits::.cpu0.data           16985994                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              65406                       # number of overall hits
system.l2.overall_hits::.cpu1.data              67672                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              64940                       # number of overall hits
system.l2.overall_hits::.cpu2.data              66671                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              52288                       # number of overall hits
system.l2.overall_hits::.cpu3.data              66830                       # number of overall hits
system.l2.overall_hits::total                39911434                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             93813                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1279373                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2425                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            921404                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2726                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            919279                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2605                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            929605                       # number of demand (read+write) misses
system.l2.demand_misses::total                4151230                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            93813                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1279373                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2425                       # number of overall misses
system.l2.overall_misses::.cpu1.data           921404                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2726                       # number of overall misses
system.l2.overall_misses::.cpu2.data           919279                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2605                       # number of overall misses
system.l2.overall_misses::.cpu3.data           929605                       # number of overall misses
system.l2.overall_misses::total               4151230                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7631939000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 140595314000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    228569500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 110738788000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    271018000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 111058269000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    265462500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 110604883999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     481394243999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7631939000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 140595314000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    228569500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 110738788000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    271018000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 111058269000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    265462500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 110604883999                       # number of overall miss cycles
system.l2.overall_miss_latency::total    481394243999                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        22635446                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        18265367                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           67831                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          989076                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           67666                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          985950                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           54893                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          996435                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             44062664                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       22635446                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       18265367                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          67831                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         989076                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          67666                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         985950                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          54893                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         996435                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            44062664                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.004145                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.070044                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.035751                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.931581                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.040286                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.932379                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.047456                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.932931                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.094212                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.004145                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.070044                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.035751                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.931581                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.040286                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.932379                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.047456                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.932931                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.094212                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81352.680332                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 109893.919912                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94255.463918                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 120184.835317                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 99419.662509                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 120810.188202                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 101904.990403                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 118980.517531                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115964.242887                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81352.680332                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 109893.919912                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94255.463918                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 120184.835317                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 99419.662509                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 120810.188202                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 101904.990403                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 118980.517531                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115964.242887                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2996357                       # number of writebacks
system.l2.writebacks::total                   2996357                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            128                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            384                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            167                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            361                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            185                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            267                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            164                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1716                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           128                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           384                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           167                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           361                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           185                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           267                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           164                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1716                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        93753                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1279245                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2041                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       921237                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2365                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       919094                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2338                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       929441                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4149514                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        93753                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1279245                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2041                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       921237                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2365                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       919094                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2338                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       929441                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4149514                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6690257502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 127793936502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    181996501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 101514376500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    222145002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 101854764500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    224608502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 101299042499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 439781127508                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6690257502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 127793936502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    181996501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 101514376500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    222145002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 101854764500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    224608502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 101299042499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 439781127508                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.004142                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.070037                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.030089                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.931412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.034951                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.932191                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.042592                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.932766                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.094173                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.004142                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.070037                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.030089                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.931412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.034951                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.932191                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.042592                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.932766                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.094173                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71360.463153                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99897.937066                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89170.260167                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 110193.551171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 93930.233404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 110820.834974                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 96068.649273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 108989.212332                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105983.767619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71360.463153                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99897.937066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89170.260167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 110193.551171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 93930.233404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 110820.834974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 96068.649273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 108989.212332                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105983.767619                       # average overall mshr miss latency
system.l2.replacements                        8140762                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5832609                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5832609                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5832609                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5832609                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     37922175                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         37922175                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     37922175                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     37922175                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   70                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            76                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                144                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       665000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        32500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       787000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           83                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              214                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.915663                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.551020                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.672897                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         8750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         1525                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1547.619048                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2185.185185                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5465.277778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           76                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           144                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1525500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       404500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       429000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       540500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2899500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.915663                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.551020                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.672897                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20072.368421                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20225                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20428.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20018.518519                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20135.416667                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 60                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           50                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              118                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        68500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        98000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           73                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            178                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.684932                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.702703                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.593750                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.638889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.662921                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1134.615385                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3605.263158                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   830.508475                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           50                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          117                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       990000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       530000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       361500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       456500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2338000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.684932                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.702703                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.562500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.638889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.657303                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19800                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20384.615385                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20083.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19847.826087                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19982.905983                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2573644                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            27377                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            27496                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            29240                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2657757                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         836183                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         680638                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         679697                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         685411                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2881929                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  94225882500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  81400672000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  81435194500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  81270159500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  338331908500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3409827                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       708015                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       707193                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       714651                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5539686                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.245227                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.961333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.961120                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.959085                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.520233                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 112685.718916                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 119594.662655                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 119811.025354                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 118571.425758                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117397.725100                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       836183                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       680638                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       679697                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       685411                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2881929                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  85864072001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  74594292000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  74638224500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  74416049500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 309512638001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.245227                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.961333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.961120                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.959085                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.520233                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 102685.742237                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 109594.662655                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 109811.025354                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 108571.425758                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107397.731867                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      22541633                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         65406                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         64940                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         52288                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           22724267                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        93813                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2425                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2726                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2605                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           101569                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7631939000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    228569500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    271018000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    265462500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8396989000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     22635446                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        67831                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        67666                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        54893                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       22825836                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.004145                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.035751                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.040286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.047456                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81352.680332                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94255.463918                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 99419.662509                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 101904.990403                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82672.754482                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           60                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          384                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          361                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          267                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1072                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        93753                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2041                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2365                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2338                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       100497                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6690257502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    181996501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    222145002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    224608502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7319007507                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.004142                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.030089                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.034951                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.042592                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004403                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71360.463153                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 89170.260167                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 93930.233404                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 96068.649273                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72828.119317                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     14412350                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        40295                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        39175                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        37590                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          14529410                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       443190                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       240766                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       239582                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       244194                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1167732                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  46369431500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  29338116000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  29623074500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  29334724499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 134665346499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     14855540                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       281061                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       278757                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       281784                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15697142                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.029833                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.856633                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.859465                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.866600                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.074391                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104626.529254                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121853.235091                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 123644.825154                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 120128.768516                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115322.134273                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          128                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          167                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          185                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          164                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          644                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       443062                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       240599                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       239397                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       244030                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1167088                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  41929864501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  26920084500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  27216540000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  26882992999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 122949482000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.029825                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.856038                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.858802                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.866018                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.074350                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94636.562154                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111887.765535                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 113687.890826                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 110162.656227                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105347.224888                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 4                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           32                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           23                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           21                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           19                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              95                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           36                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           23                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           21                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            99                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.888889                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.959596                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           32                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           95                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       630000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       458500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       413500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       370000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1872000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.888889                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.959596                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19687.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19934.782609                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19690.476190                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19473.684211                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19705.263158                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 826271845500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999888                       # Cycle average of tags in use
system.l2.tags.total_refs                    87814493                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8140766                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.787006                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      38.044567                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.630614                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       18.015280                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.036116                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.001877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.067695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.016700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.083851                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.103187                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.594446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.072353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.281489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000564                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015654                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.015886                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.017237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 710684342                       # Number of tag accesses
system.l2.tags.data_accesses                710684342                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 826271845500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6000128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      81871424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        130624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58959168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        151360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      58822016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        149632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      59484224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          265568576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6000128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       130624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       151360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       149632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6431744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    191766848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       191766848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          93752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1279241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         921237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         919094                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2338                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         929441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4149509                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2996357                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2996357                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          7261688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         99085337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           158088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         71355654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           183184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         71189665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           181093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         71991106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             321405815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      7261688                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       158088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       183184                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       181093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7784053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      232086872                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            232086872                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      232086872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         7261688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        99085337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          158088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        71355654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          183184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        71189665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          181093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        71991106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            553492687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2972336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     93752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1248316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2041.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    916136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2365.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    913827.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2338.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    922621.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003776516000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       184056                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       184056                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9102821                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2797569                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4149509                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2996357                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4149509                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2996357                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  48113                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 24021                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            217866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            222727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            250882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            364530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            247818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            274361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            265531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            281983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            263125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            236149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           274970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           232259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           274574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           252480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           211028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           231113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            165870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            167592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            171943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            180771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            190878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            188042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            200583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            224181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            208109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            182672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           185090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           184183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           218931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           182822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           162269                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 190564910250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20506980000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            267466085250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     46463.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                65213.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1423924                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1584981                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 34.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4149509                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2996357                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1223226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1098322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  836656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  451742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  124019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   70970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   69971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   74026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   64075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   50134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  20853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   9117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  60812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 125707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 186610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 211393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 214246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 209459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 205503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 205469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 210986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 203633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 202545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 194823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 186911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 183478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 183848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4064801                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    111.374615                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.302668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   148.712275                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3055471     75.17%     75.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       741874     18.25%     93.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       102377      2.52%     95.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        41425      1.02%     96.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22458      0.55%     97.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14572      0.36%     97.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11303      0.28%     98.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9737      0.24%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        65584      1.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4064801                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       184056                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.283397                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.455371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       184055    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-102399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        184056                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       184056                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.148976                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.139531                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.578053                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           171583     93.22%     93.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              643      0.35%     93.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9486      5.15%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1755      0.95%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              451      0.25%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              101      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               32      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        184056                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              262489344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3079232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               190228224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               265568576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            191766848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       317.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       230.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    321.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    232.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  826271827500                       # Total gap between requests
system.mem_ctrls.avgGap                     115629.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6000128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     79892224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       130624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58632704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       151360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     58484928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       149632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     59047744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    190228224                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 7261687.582213521935                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 96689999.102722659707                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 158088.407237155450                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 70960549.266349166632                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 183184.264143004752                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 70781702.557720750570                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 181092.942734183976                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 71462853.686208531260                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 230224743.873352766037                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        93752                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1279241                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2041                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       921237                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2365                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       919094                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2338                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       929441                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2996357                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2824278250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  74929873500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     95947500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  63151659000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    122364750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  63587713000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    126056000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  62628193250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 19930174971750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30124.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58573.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47010.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     68550.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     51739.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     69185.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     53916.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     67382.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6651468.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14560202160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7738915800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14106483720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7738420320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     65224982160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     168814829760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     175128532320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       453312366240                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        548.623759                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 453393852750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  27590940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 345287052750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14462519820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7687003995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15177483720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7777069200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     65224982160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     300994944990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      63818961600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       475142965485                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        575.044361                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 162852463750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  27590940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 635828441750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                259                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          130                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      5451373000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   31141697221.138893                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          126     96.92%     96.92% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.77%     97.69% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.77%     98.46% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.77%     99.23% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.77%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        56000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 251539055000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            130                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   117593355500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 708678490000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 826271845500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10683986                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10683986                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10683986                       # number of overall hits
system.cpu1.icache.overall_hits::total       10683986                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        75285                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         75285                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        75285                       # number of overall misses
system.cpu1.icache.overall_misses::total        75285                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1252627500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1252627500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1252627500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1252627500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10759271                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10759271                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10759271                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10759271                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006997                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006997                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006997                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006997                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 16638.473800                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16638.473800                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 16638.473800                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16638.473800                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          603                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    46.384615                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        67799                       # number of writebacks
system.cpu1.icache.writebacks::total            67799                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7454                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7454                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7454                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7454                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        67831                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        67831                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        67831                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        67831                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1085171500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1085171500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1085171500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1085171500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006304                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006304                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006304                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006304                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 15998.164556                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15998.164556                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 15998.164556                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15998.164556                       # average overall mshr miss latency
system.cpu1.icache.replacements                 67799                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10683986                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10683986                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        75285                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        75285                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1252627500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1252627500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10759271                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10759271                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006997                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006997                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 16638.473800                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16638.473800                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7454                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7454                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        67831                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        67831                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1085171500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1085171500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006304                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006304                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 15998.164556                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15998.164556                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 826271845500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.986123                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10706713                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            67799                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           157.918450                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        353639500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.986123                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999566                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999566                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         21586373                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        21586373                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 826271845500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13750170                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13750170                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13750170                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13750170                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2522336                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2522336                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2522336                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2522336                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 325489896977                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 325489896977                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 325489896977                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 325489896977                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16272506                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16272506                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16272506                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16272506                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.155006                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.155006                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.155006                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.155006                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 129043.036684                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 129043.036684                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 129043.036684                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 129043.036684                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2407244                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       213078                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            38943                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2718                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.814549                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    78.395143                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       988881                       # number of writebacks
system.cpu1.dcache.writebacks::total           988881                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1940482                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1940482                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1940482                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1940482                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       581854                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       581854                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       581854                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       581854                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  69122048808                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  69122048808                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  69122048808                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  69122048808                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035757                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035757                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.035757                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.035757                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 118796.207997                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 118796.207997                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 118796.207997                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 118796.207997                       # average overall mshr miss latency
system.cpu1.dcache.replacements                988881                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11136879                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11136879                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1470298                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1470298                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 150144895500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 150144895500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12607177                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12607177                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.116624                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.116624                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 102118.683083                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102118.683083                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1188676                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1188676                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       281622                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       281622                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  30368376000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  30368376000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.022338                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.022338                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 107833.819801                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 107833.819801                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2613291                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2613291                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1052038                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1052038                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 175345001477                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 175345001477                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3665329                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3665329                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.287024                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.287024                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 166671.737596                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 166671.737596                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       751806                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       751806                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       300232                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       300232                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  38753672808                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  38753672808                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.081911                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.081911                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 129079.088198                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 129079.088198                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          333                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          333                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          197                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          197                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5486000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5486000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          530                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          530                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.371698                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.371698                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27847.715736                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27847.715736                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          122                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          122                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           75                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           75                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       869500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       869500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.141509                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.141509                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 11593.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11593.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          196                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          165                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1467000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1467000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          361                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          361                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.457064                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.457064                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8890.909091                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8890.909091                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          163                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1319000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1319000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.451524                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.451524                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8092.024540                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8092.024540                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       335000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       335000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       320000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       320000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401507                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401507                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       418149                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       418149                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  44718046000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  44718046000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819656                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819656                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.510152                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.510152                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 106942.850515                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 106942.850515                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       418149                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       418149                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44299897000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44299897000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.510152                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.510152                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 105942.850515                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 105942.850515                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 826271845500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.267338                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15151827                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           999824                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.154494                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        353651000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.267338                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.914604                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.914604                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35185960                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35185960                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 826271845500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          38525486                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8828966                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     38229839                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5144405                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1101                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           727                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1828                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           56                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           56                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5580706                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5580704                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      22825836                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15699654                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           99                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           99                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     67906304                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     54806922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       203461                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2978308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       202966                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2969811                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       164647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3001360                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             132233779                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2897334912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2337991360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8680320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    126588928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      8659200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    126191936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      7024256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    127536064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5640006976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8185786                       # Total snoops (count)
system.tol2bus.snoopTraffic                 194556480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         52248943                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.097141                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.343077                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               47696250     91.29%     91.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4256781      8.15%     99.43% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 102920      0.20%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 159069      0.30%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  33923      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           52248943                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        88147772482                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1497594801                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         101789333                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1513248538                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          82558500                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       27416859860                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       33985141416                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1501107645                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         102064775                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               866785661000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 977704                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747192                       # Number of bytes of host memory used
host_op_rate                                   980875                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1123.45                       # Real time elapsed on the host
host_tick_rate                               36061844                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1098405158                       # Number of instructions simulated
sim_ops                                    1101967996                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.040514                       # Number of seconds simulated
sim_ticks                                 40513815500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.538021                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                4091004                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             4282069                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           511142                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          7915008                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             31840                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          50173                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           18333                       # Number of indirect misses.
system.cpu0.branchPred.lookups                8313209                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11495                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          3669                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           434962                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   4476362                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1501574                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         135140                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        9642041                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            20684584                       # Number of instructions committed
system.cpu0.commit.committedOps              20747422                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     58223296                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.356342                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.410029                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     51899942     89.14%     89.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      3205868      5.51%     94.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       764191      1.31%     95.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       237129      0.41%     96.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       256623      0.44%     96.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        83867      0.14%     96.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        75348      0.13%     97.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       198754      0.34%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1501574      2.58%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     58223296                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3171                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               67822                       # Number of function calls committed.
system.cpu0.commit.int_insts                 20504383                       # Number of committed integer instructions.
system.cpu0.commit.loads                      4747349                       # Number of loads committed
system.cpu0.commit.membars                      94470                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        95133      0.46%      0.46% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        15128811     72.92%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6821      0.03%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1860      0.01%     73.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           442      0.00%     73.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1327      0.01%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           221      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          303      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4750458     22.90%     96.33% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        761168      3.67%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          560      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          302      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         20747422                       # Class of committed instruction
system.cpu0.commit.refs                       5512488                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   20684584                       # Number of Instructions Simulated
system.cpu0.committedOps                     20747422                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.463193                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.463193                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             38367629                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                77601                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             3441050                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              32694867                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 4848531                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 15367796                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                437667                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               212908                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               753673                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    8313209                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  2038948                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     54252236                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                45667                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1084                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      37486859                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 113                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          155                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1027694                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.116050                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           5007861                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           4122844                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.523306                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          59775296                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.632736                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.906478                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                34985786     58.53%     58.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                14429323     24.14%     82.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 8616041     14.41%     97.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1368174      2.29%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  101613      0.17%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  103835      0.17%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  106639      0.18%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   20507      0.03%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   43378      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            59775296                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2720                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1985                       # number of floating regfile writes
system.cpu0.idleCycles                       11859408                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              457906                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 5635036                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.393789                       # Inst execution rate
system.cpu0.iew.exec_refs                     9402900                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    983399                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               17755864                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              7174771                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             65811                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           259550                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1077327                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           30333756                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8419501                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           336505                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             28208972                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                189779                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6690718                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                437667                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7024445                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       434907                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            8814                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          213                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          163                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2427422                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       312188                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           163                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       271426                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        186480                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 19938945                       # num instructions consuming a value
system.cpu0.iew.wb_count                     25428972                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.799484                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 15940858                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.354981                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      25511745                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                36396170                       # number of integer regfile reads
system.cpu0.int_regfile_writes               18879180                       # number of integer regfile writes
system.cpu0.ipc                              0.288751                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.288751                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            97687      0.34%      0.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             18855706     66.05%     66.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7090      0.02%     66.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1905      0.01%     66.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     66.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                442      0.00%     66.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1335      0.00%     66.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     66.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     66.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                221      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               303      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8576857     30.05%     96.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1003029      3.51%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            580      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           306      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              28545477                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3230                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6437                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3183                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3243                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     638891                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.022382                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 282600     44.23%     44.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     3      0.00%     44.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     38      0.01%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     44.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                346373     54.21%     98.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9850      1.54%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               11      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              29083451                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         117630967                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     25425789                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         39917000                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  30134424                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 28545477                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             199332                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        9586336                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           132263                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         64192                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      6111954                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     59775296                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.477546                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.108183                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           45379797     75.92%     75.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            7822065     13.09%     89.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            3074977      5.14%     94.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1456767      2.44%     96.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1009087      1.69%     98.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             391144      0.65%     98.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             319249      0.53%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             282085      0.47%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              40125      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       59775296                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.398487                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           103401                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            4803                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             7174771                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1077327                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5991                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2309                       # number of misc regfile writes
system.cpu0.numCycles                        71634704                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9392938                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               27926622                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             15483696                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                819716                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 5569889                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4627573                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               151365                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             41524794                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              31542300                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           23574426                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 15130435                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                196100                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                437667                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              5925186                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 8090734                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2750                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        41522044                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4785497                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             63443                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3440289                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         63433                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                    87081220                       # The number of ROB reads
system.cpu0.rob.rob_writes                   62332586                       # The number of ROB writes
system.cpu0.timesIdled                         114913                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2554                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.219935                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4131212                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4206083                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           500146                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7933146                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             11362                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          15392                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4030                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8259472                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1828                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          3268                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           434314                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4307870                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1470830                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         148258                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        9982900                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19760047                       # Number of instructions committed
system.cpu1.commit.committedOps              19831302                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     57321763                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.345965                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.399395                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     51360594     89.60%     89.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3029553      5.29%     94.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       692471      1.21%     96.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       206131      0.36%     96.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       231509      0.40%     96.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        68222      0.12%     96.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        72543      0.13%     97.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       189910      0.33%     97.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1470830      2.57%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     57321763                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               18808                       # Number of function calls committed.
system.cpu1.commit.int_insts                 19585102                       # Number of committed integer instructions.
system.cpu1.commit.loads                      4649504                       # Number of loads committed
system.cpu1.commit.membars                     106958                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       106958      0.54%      0.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        14559035     73.41%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            214      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             404      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.96% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4652772     23.46%     97.42% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        511919      2.58%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19831302                       # Class of committed instruction
system.cpu1.commit.refs                       5164691                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19760047                       # Number of Instructions Simulated
system.cpu1.committedOps                     19831302                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.106798                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.106798                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             39769943                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                66480                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             3492121                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              32281493                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 2864278                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 15061039                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                435939                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               189872                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               777113                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8259472                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  2007967                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     55513824                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                24521                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      37095598                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1003542                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.134540                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           2892668                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4142574                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.604257                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          58908312                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.634577                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.892568                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                34193399     58.05%     58.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14413889     24.47%     82.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 8680591     14.74%     97.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1334975      2.27%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   67479      0.11%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   86127      0.15%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   66579      0.11%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   20371      0.03%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   44902      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            58908312                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2482168                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              458700                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 5523289                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.449552                       # Inst execution rate
system.cpu1.iew.exec_refs                     9217188                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    710104                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               17434108                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              7183531                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             63664                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           275633                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              821461                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           29754632                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              8507084                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           333242                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             27598197                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                186910                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7562570                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                435939                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              7889656                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       443468                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             822                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           56                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2534027                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       306274                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            56                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       271102                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        187598                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 19746062                       # num instructions consuming a value
system.cpu1.iew.wb_count                     24679268                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.802000                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 15836349                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.402005                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      24773374                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                35538155                       # number of integer regfile reads
system.cpu1.int_regfile_writes               18491292                       # number of integer regfile writes
system.cpu1.ipc                              0.321875                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.321875                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           108501      0.39%      0.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             18424861     65.96%     66.35% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 292      0.00%     66.35% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  404      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             8663784     31.02%     97.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             733597      2.63%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              27931439                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     633093                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022666                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 277479     43.83%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     43.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                353499     55.84%     99.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2115      0.33%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              28456031                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         115544170                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     24679268                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         39678014                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  29547591                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 27931439                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             207041                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        9923330                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           139887                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         58783                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6386277                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     58908312                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.474151                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.106148                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           44905381     76.23%     76.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            7504081     12.74%     88.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3050589      5.18%     94.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1452708      2.47%     96.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             986794      1.68%     98.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             384944      0.65%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             309930      0.53%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             274500      0.47%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              39385      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       58908312                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.454980                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           111551                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            5463                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             7183531                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             821461                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1543                       # number of misc regfile reads
system.cpu1.numCycles                        61390480                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    19547540                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               28369564                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             14951162                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                812450                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 3601467                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5177019                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               158182                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             40937584                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              31062465                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           23369357                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 14832369                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 48139                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                435939                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              6318564                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 8418195                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        40937584                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5350409                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             62020                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3590095                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         61994                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    85655034                       # The number of ROB reads
system.cpu1.rob.rob_writes                   61216538                       # The number of ROB writes
system.cpu1.timesIdled                          25503                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            97.672573                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                4482924                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4589747                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           539920                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          8400932                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             11281                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          15818                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4537                       # Number of indirect misses.
system.cpu2.branchPred.lookups                8718295                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1847                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          3287                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           470382                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   4381982                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1445371                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         161419                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       10506029                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            20017938                       # Number of instructions committed
system.cpu2.commit.committedOps              20095737                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     59602638                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.337162                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.367145                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     53320424     89.46%     89.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3266499      5.48%     94.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       771371      1.29%     96.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       252900      0.42%     96.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       218094      0.37%     97.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        64891      0.11%     97.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        73619      0.12%     97.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       189469      0.32%     97.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1445371      2.43%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     59602638                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               18868                       # Number of function calls committed.
system.cpu2.commit.int_insts                 19840060                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4782949                       # Number of loads committed
system.cpu2.commit.membars                     116754                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       116754      0.58%      0.58% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        14715934     73.23%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            214      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             404      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4786236     23.82%     97.63% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        476195      2.37%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         20095737                       # Class of committed instruction
system.cpu2.commit.refs                       5262431                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   20017938                       # Number of Instructions Simulated
system.cpu2.committedOps                     20095737                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.184430                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.184430                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             41277804                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                70334                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3728336                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              33135677                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3007435                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 15712088                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                472085                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               192974                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               802752                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    8718295                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2125032                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     57730407                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                26652                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      38420851                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1083246                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.136767                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3000091                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4494205                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.602720                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          61272164                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.635741                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.914879                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                35757625     58.36%     58.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                14943503     24.39%     82.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 8781024     14.33%     97.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1389046      2.27%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   69207      0.11%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   89896      0.15%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  178104      0.29%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   24454      0.04%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   39305      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            61272164                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2473559                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              497877                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 5668909                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.444059                       # Inst execution rate
system.cpu2.iew.exec_refs                     9528487                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    633028                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               17140598                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              7463146                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             78513                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           267644                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              789956                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           30535231                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              8895459                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           344733                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             28306874                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                182523                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              8618263                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                472085                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              8935687                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       464694                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             818                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2680197                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       310474                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            69                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       285331                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        212546                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 20029451                       # num instructions consuming a value
system.cpu2.iew.wb_count                     25209539                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.805650                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 16136727                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.395470                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      25317800                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                36360417                       # number of integer regfile reads
system.cpu2.int_regfile_writes               18960548                       # number of integer regfile writes
system.cpu2.ipc                              0.314028                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.314028                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           118343      0.41%      0.41% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             18820624     65.69%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 269      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  404      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.10% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9053466     31.60%     97.70% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             658501      2.30%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              28651607                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     643203                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.022449                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 270085     41.99%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     41.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                371314     57.73%     99.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1804      0.28%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              29176467                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         119366908                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     25209539                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         40974786                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  30292006                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 28651607                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             243225                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       10439494                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           148327                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         81806                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      6728972                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     61272164                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.467612                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.089068                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           46765923     76.32%     76.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7785519     12.71%     89.03% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3203024      5.23%     94.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1526183      2.49%     96.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1014167      1.66%     98.40% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             379565      0.62%     99.02% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             296339      0.48%     99.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             262588      0.43%     99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              38856      0.06%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       61272164                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.449467                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           114570                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            5815                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             7463146                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             789956                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1589                       # number of misc regfile reads
system.cpu2.numCycles                        63745723                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    17194009                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               29160146                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             15170751                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                806519                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3773566                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               5765960                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               161696                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             41938601                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              31821297                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           23950683                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 15479010                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 84290                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                472085                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              6934847                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 8779932                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        41938601                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       5452510                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             79862                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  3773688                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         79883                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    88748035                       # The number of ROB reads
system.cpu2.rob.rob_writes                   62874672                       # The number of ROB writes
system.cpu2.timesIdled                          25767                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            98.801353                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4648329                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4704722                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           571336                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          8204996                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             11133                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          16093                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4960                       # Number of indirect misses.
system.cpu3.branchPred.lookups                8523864                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1987                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          3208                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           499017                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   4259904                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1349063                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         144505                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       10540628                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            19420390                       # Number of instructions committed
system.cpu3.commit.committedOps              19489752                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     57097234                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.341343                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.359376                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     50760427     88.90%     88.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3379453      5.92%     94.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       822248      1.44%     96.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       264502      0.46%     96.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       181554      0.32%     97.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        75973      0.13%     97.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        74386      0.13%     97.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       189628      0.33%     97.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1349063      2.36%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     57097234                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               18765                       # Number of function calls committed.
system.cpu3.commit.int_insts                 19247416                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4574389                       # Number of loads committed
system.cpu3.commit.membars                     104139                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       104139      0.53%      0.53% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        14392480     73.85%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            214      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             404      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4577597     23.49%     97.87% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        414918      2.13%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         19489752                       # Class of committed instruction
system.cpu3.commit.refs                       4992515                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   19420390                       # Number of Instructions Simulated
system.cpu3.committedOps                     19489752                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.154727                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.154727                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             38515618                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                73224                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3882514                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              32615452                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3121881                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 15897659                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                500644                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               209214                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               754325                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    8523864                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2189351                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     55151356                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                26757                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      37901009                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1145926                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.139129                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3065757                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4659462                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.618630                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          58790127                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.651445                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.903658                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                33398730     56.81%     56.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                15071739     25.64%     82.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 8607686     14.64%     97.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1380601      2.35%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   63262      0.11%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   91799      0.16%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  116038      0.20%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   20837      0.04%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   39435      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            58790127                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2475894                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              531103                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 5531559                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.447170                       # Inst execution rate
system.cpu3.iew.exec_refs                     8923584                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    536464                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               16955230                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              7212192                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             69736                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           290493                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              706962                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           29970162                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              8387120                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           375930                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             27396326                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                180049                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              7111899                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                500644                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              7423788                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       421609                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             832                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2637803                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       288836                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            45                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       292916                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        238187                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 19372070                       # num instructions consuming a value
system.cpu3.iew.wb_count                     24569142                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.803048                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 15556710                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.401024                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      24703705                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                35165475                       # number of integer regfile reads
system.cpu3.int_regfile_writes               18588822                       # number of integer regfile writes
system.cpu3.ipc                              0.316985                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.316985                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           105682      0.38%      0.38% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             18568355     66.86%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 223      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  404      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             8547080     30.78%     98.02% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             550512      1.98%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              27772256                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     578458                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.020829                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 257572     44.53%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     44.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                319713     55.27%     99.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1173      0.20%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              28245032                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         115056239                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     24569142                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         40450613                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  29751816                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 27772256                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             218346                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       10480410                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           143142                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         73841                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      6816958                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     58790127                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.472397                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.084529                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           44619621     75.90%     75.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7575196     12.89%     88.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            3225187      5.49%     94.27% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1499217      2.55%     96.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             983934      1.67%     98.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             329829      0.56%     99.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             274385      0.47%     99.52% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             244220      0.42%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              38538      0.07%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       58790127                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.453306                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           101165                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            4921                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             7212192                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             706962                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1543                       # number of misc regfile reads
system.cpu3.numCycles                        61266021                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    19674286                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               27449604                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             14756517                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                782705                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3897836                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               5052001                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               158152                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             41223610                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              31311618                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           23653966                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 15616371                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 62981                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                500644                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6157744                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 8897449                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        41223610                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       5167928                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             68973                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  3428437                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         68973                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    85767878                       # The number of ROB reads
system.cpu3.rob.rob_writes                   61755261                       # The number of ROB writes
system.cpu3.timesIdled                          25289                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2544551                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4636658                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2572805                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       421936                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3443823                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2046454                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8643719                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2468390                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  40513815500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2414023                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       315594                       # Transaction distribution
system.membus.trans_dist::WritebackClean           14                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1778344                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             8302                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          22434                       # Transaction distribution
system.membus.trans_dist::ReadExReq             97875                       # Transaction distribution
system.membus.trans_dist::ReadExResp            97470                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2414024                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            71                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7148151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7148151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    180934464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               180934464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            26002                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2542706                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2542706    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2542706                       # Request fanout histogram
system.membus.respLayer1.occupancy        13176249503                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             32.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6519309054                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1618                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          810                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10668343.827160                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   18196484.881465                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          810    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    214673000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            810                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    31872457000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   8641358500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  40513815500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2098589                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2098589                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2098589                       # number of overall hits
system.cpu2.icache.overall_hits::total        2098589                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        26443                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         26443                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        26443                       # number of overall misses
system.cpu2.icache.overall_misses::total        26443                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1895893999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1895893999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1895893999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1895893999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2125032                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2125032                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2125032                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2125032                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.012444                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.012444                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.012444                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.012444                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 71697.386794                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 71697.386794                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 71697.386794                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 71697.386794                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         4371                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               85                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    51.423529                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25064                       # number of writebacks
system.cpu2.icache.writebacks::total            25064                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1379                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1379                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1379                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1379                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25064                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25064                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25064                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25064                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1780764499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1780764499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1780764499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1780764499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.011795                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.011795                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.011795                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.011795                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 71048.695300                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 71048.695300                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 71048.695300                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 71048.695300                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25064                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2098589                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2098589                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        26443                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        26443                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1895893999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1895893999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2125032                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2125032                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.012444                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.012444                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 71697.386794                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 71697.386794                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1379                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1379                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25064                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25064                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1780764499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1780764499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.011795                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.011795                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 71048.695300                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 71048.695300                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  40513815500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2174513                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25096                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            86.647792                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4275128                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4275128                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  40513815500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4268316                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4268316                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4268316                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4268316                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2663373                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2663373                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2663373                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2663373                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 185568746230                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 185568746230                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 185568746230                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 185568746230                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      6931689                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      6931689                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      6931689                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      6931689                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.384231                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.384231                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.384231                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.384231                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 69674.336351                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 69674.336351                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 69674.336351                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 69674.336351                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     17069550                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        89384                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           491394                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1177                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    34.736993                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    75.942226                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1052456                       # number of writebacks
system.cpu2.dcache.writebacks::total          1052456                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1600393                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1600393                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1600393                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1600393                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1062980                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1062980                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1062980                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1062980                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  71328524192                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  71328524192                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  71328524192                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  71328524192                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.153351                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.153351                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.153351                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.153351                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 67102.414149                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 67102.414149                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 67102.414149                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 67102.414149                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1052456                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      3953378                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3953378                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2541905                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2541905                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 176380530000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 176380530000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      6495283                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      6495283                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.391346                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.391346                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 69389.111710                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 69389.111710                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1503718                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1503718                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      1038187                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1038187                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  69181383000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  69181383000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.159837                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.159837                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 66636.726332                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 66636.726332                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       314938                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        314938                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       121468                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       121468                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   9188216230                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   9188216230                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       436406                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       436406                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.278337                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.278337                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 75643.101311                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 75643.101311                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        96675                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        96675                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        24793                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        24793                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2147141192                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2147141192                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.056812                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.056812                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 86602.718187                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 86602.718187                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        39323                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        39323                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1407                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1407                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     35393500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     35393500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        40730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        40730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.034545                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.034545                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25155.294954                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25155.294954                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          583                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          583                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          824                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          824                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     13745500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     13745500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.020231                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.020231                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 16681.432039                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16681.432039                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        33623                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        33623                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5949                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5949                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     51669500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     51669500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        39572                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        39572                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.150334                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.150334                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8685.409312                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8685.409312                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5922                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5922                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     45875500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     45875500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.149651                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.149651                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7746.622763                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7746.622763                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      3286500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      3286500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      3158500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      3158500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1073                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1073                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2214                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2214                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     29130500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     29130500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         3287                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         3287                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.673563                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.673563                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 13157.407407                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 13157.407407                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2214                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2214                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     26916500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     26916500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.673563                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.673563                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 12157.407407                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 12157.407407                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  40513815500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.867178                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5417120                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1064035                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.091111                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.867178                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.964599                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.964599                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         15094563                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        15094563                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1550                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          776                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    12733495.489691                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   24577947.750785                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          776    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    245092000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            776                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    30632623000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   9881192500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  40513815500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2163183                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2163183                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2163183                       # number of overall hits
system.cpu3.icache.overall_hits::total        2163183                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        26168                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         26168                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        26168                       # number of overall misses
system.cpu3.icache.overall_misses::total        26168                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1901910998                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1901910998                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1901910998                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1901910998                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2189351                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2189351                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2189351                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2189351                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.011952                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.011952                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.011952                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.011952                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 72680.793259                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 72680.793259                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 72680.793259                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 72680.793259                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3793                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               71                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    53.422535                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        24683                       # number of writebacks
system.cpu3.icache.writebacks::total            24683                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1485                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1485                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1485                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1485                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        24683                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        24683                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        24683                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        24683                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1780643998                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1780643998                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1780643998                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1780643998                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.011274                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.011274                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.011274                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.011274                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 72140.501479                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 72140.501479                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 72140.501479                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 72140.501479                       # average overall mshr miss latency
system.cpu3.icache.replacements                 24683                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2163183                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2163183                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        26168                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        26168                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1901910998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1901910998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2189351                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2189351                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.011952                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.011952                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 72680.793259                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 72680.793259                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1485                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1485                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        24683                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        24683                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1780643998                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1780643998                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.011274                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.011274                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 72140.501479                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 72140.501479                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  40513815500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2298977                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            24715                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            93.019502                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4403385                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4403385                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  40513815500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4133607                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4133607                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4133607                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4133607                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2518421                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2518421                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2518421                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2518421                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 177429638859                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 177429638859                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 177429638859                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 177429638859                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      6652028                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      6652028                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      6652028                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      6652028                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.378594                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.378594                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.378594                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.378594                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 70452.731636                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 70452.731636                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 70452.731636                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 70452.731636                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     15099388                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       162870                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           446834                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1839                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    33.791941                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    88.564437                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       993019                       # number of writebacks
system.cpu3.dcache.writebacks::total           993019                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1514893                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1514893                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1514893                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1514893                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1003528                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1003528                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1003528                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1003528                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  66405717799                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  66405717799                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  66405717799                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  66405717799                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.150860                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.150860                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.150860                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.150860                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 66172.262058                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 66172.262058                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 66172.262058                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 66172.262058                       # average overall mshr miss latency
system.cpu3.dcache.replacements                993018                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      3859271                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3859271                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2413454                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2413454                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 169363327500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 169363327500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      6272725                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      6272725                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.384754                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.384754                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 70174.665645                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 70174.665645                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1433403                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1433403                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       980051                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       980051                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  64354010000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  64354010000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.156240                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.156240                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 65663.939938                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 65663.939938                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       274336                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        274336                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       104967                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       104967                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   8066311359                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   8066311359                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       379303                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       379303                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.276737                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.276737                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 76846.164595                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 76846.164595                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        81490                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        81490                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        23477                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        23477                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2051707799                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2051707799                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.061895                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.061895                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 87392.247689                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 87392.247689                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        35312                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        35312                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1350                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1350                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     38789500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     38789500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        36662                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        36662                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.036823                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.036823                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 28732.962963                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 28732.962963                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          517                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          517                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          833                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          833                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     15350500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     15350500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.022721                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.022721                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 18427.971188                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18427.971188                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        29730                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        29730                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5704                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5704                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     51602000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     51602000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        35434                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        35434                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.160975                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.160975                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  9046.633941                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9046.633941                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5672                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5672                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     46049000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     46049000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.160072                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.160072                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8118.653032                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8118.653032                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      3151000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3151000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      3032000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      3032000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1126                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1126                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2082                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2082                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     28467499                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     28467499                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         3208                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         3208                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.649002                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.649002                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 13673.150336                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 13673.150336                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2082                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2082                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     26385499                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     26385499                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.649002                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.649002                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 12673.150336                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 12673.150336                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  40513815500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.699025                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5213620                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1004318                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             5.191204                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.699025                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.959345                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.959345                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         14458955                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        14458955                       # Number of data accesses
system.cpu0.numPwrStateTransitions                558                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          279                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    16833722.222222                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   44503571.425726                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          279    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        30500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    316114500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            279                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    35817207000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4696608500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  40513815500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      1921465                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1921465                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1921465                       # number of overall hits
system.cpu0.icache.overall_hits::total        1921465                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       117481                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        117481                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       117481                       # number of overall misses
system.cpu0.icache.overall_misses::total       117481                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8896225989                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8896225989                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8896225989                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8896225989                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2038946                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2038946                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2038946                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2038946                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.057618                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.057618                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.057618                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.057618                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75724.806471                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75724.806471                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75724.806471                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75724.806471                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        23123                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              410                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.397561                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       110150                       # number of writebacks
system.cpu0.icache.writebacks::total           110150                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7330                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7330                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7330                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7330                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       110151                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       110151                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       110151                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       110151                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8312123989                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8312123989                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8312123989                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8312123989                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.054024                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.054024                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.054024                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.054024                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75461.175922                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75461.175922                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75461.175922                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75461.175922                       # average overall mshr miss latency
system.cpu0.icache.replacements                110150                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1921465                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1921465                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       117481                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       117481                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8896225989                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8896225989                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2038946                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2038946                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.057618                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.057618                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75724.806471                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75724.806471                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7330                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7330                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       110151                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       110151                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8312123989                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8312123989                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.054024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.054024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75461.175922                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75461.175922                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  40513815500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2033051                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           110182                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            18.451753                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4188042                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4188042                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  40513815500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      4252793                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4252793                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      4252793                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4252793                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2716228                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2716228                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2716228                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2716228                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 187566774348                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 187566774348                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 187566774348                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 187566774348                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6969021                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6969021                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6969021                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6969021                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.389757                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.389757                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.389757                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.389757                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 69054.134759                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 69054.134759                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 69054.134759                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 69054.134759                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     15252201                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       157587                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           460586                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2099                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    33.114773                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    75.077180                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1036266                       # number of writebacks
system.cpu0.dcache.writebacks::total          1036266                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1671266                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1671266                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1671266                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1671266                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1044962                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1044962                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1044962                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1044962                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  68761724238                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  68761724238                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  68761724238                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  68761724238                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.149944                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.149944                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.149944                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.149944                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 65803.085890                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 65803.085890                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 65803.085890                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 65803.085890                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1036266                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3728577                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3728577                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2512757                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2512757                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 172727319500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 172727319500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      6241334                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      6241334                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.402599                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.402599                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 68740.160509                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 68740.160509                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1511548                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1511548                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1001209                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1001209                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  65078641000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  65078641000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.160416                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.160416                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 65000.055932                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 65000.055932                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       524216                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        524216                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       203471                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       203471                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  14839454848                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  14839454848                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       727687                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       727687                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.279613                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.279613                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 72931.547238                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72931.547238                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       159718                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       159718                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        43753                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        43753                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3683083238                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3683083238                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.060126                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.060126                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84178.987452                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84178.987452                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        32507                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        32507                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2333                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2333                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     63607000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     63607000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        34840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        34840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.066963                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.066963                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 27264.037720                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 27264.037720                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1879                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1879                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          454                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          454                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      5468500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      5468500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013031                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013031                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 12045.154185                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12045.154185                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27300                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27300                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         6340                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6340                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     63599500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     63599500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        33640                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        33640                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.188466                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.188466                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10031.466877                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10031.466877                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6311                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6311                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     57339500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     57339500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.187604                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.187604                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9085.644113                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9085.644113                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1064500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1064500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1013500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1013500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2054                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2054                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         1615                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         1615                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     26543000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     26543000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         3669                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         3669                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.440174                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.440174                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 16435.294118                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 16435.294118                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         1615                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         1615                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     24928000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     24928000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.440174                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.440174                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 15435.294118                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 15435.294118                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  40513815500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.318617                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            5368858                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1044937                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.137973                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.318617                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.978707                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.978707                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         15127245                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        15127245                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  40513815500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               14803                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              419971                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6562                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              412820                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                6728                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              413154                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                6508                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              404952                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1685498                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              14803                       # number of overall hits
system.l2.overall_hits::.cpu0.data             419971                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6562                       # number of overall hits
system.l2.overall_hits::.cpu1.data             412820                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               6728                       # number of overall hits
system.l2.overall_hits::.cpu2.data             413154                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               6508                       # number of overall hits
system.l2.overall_hits::.cpu3.data             404952                       # number of overall hits
system.l2.overall_hits::total                 1685498                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             95347                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            614668                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             18026                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            605438                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             18336                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            639023                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             18175                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            588194                       # number of demand (read+write) misses
system.l2.demand_misses::total                2597207                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            95347                       # number of overall misses
system.l2.overall_misses::.cpu0.data           614668                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            18026                       # number of overall misses
system.l2.overall_misses::.cpu1.data           605438                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            18336                       # number of overall misses
system.l2.overall_misses::.cpu2.data           639023                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            18175                       # number of overall misses
system.l2.overall_misses::.cpu3.data           588194                       # number of overall misses
system.l2.overall_misses::total               2597207                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7968091500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  61643754998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1641637000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  61203523999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1654491500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  64256741499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1657870000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  59535795999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     259561906495                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7968091500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  61643754998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1641637000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  61203523999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1654491500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  64256741499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1657870000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  59535795999                       # number of overall miss cycles
system.l2.overall_miss_latency::total    259561906495                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          110150                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1034639                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24588                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1018258                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25064                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1052177                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           24683                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          993146                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4282705                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         110150                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1034639                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24588                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1018258                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25064                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1052177                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          24683                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         993146                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4282705                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.865611                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.594089                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.733122                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.594582                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.731567                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.607334                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.736337                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.592253                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.606441                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.865611                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.594089                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.733122                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.594582                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.731567                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.607334                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.736337                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.592253                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.606441                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83569.399142                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100287.887116                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91070.509264                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101089.664010                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90231.866274                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 100554.661568                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91217.056396                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 101217.958699                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99938.859896                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83569.399142                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100287.887116                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91070.509264                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101089.664010                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90231.866274                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 100554.661568                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91217.056396                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 101217.958699                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99938.859896                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              315586                       # number of writebacks
system.l2.writebacks::total                    315586                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            744                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          16590                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           5401                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          17543                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           5431                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          17592                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           5091                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          17265                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               85657                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           744                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         16590                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          5401                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         17543                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          5431                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         17592                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          5091                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         17265                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              85657                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        94603                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       598078                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        12625                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       587895                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        12905                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       621431                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        13084                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       570929                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2511550                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        94603                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       598078                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        12625                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       587895                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        12905                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       621431                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        13084                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       570929                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2511550                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6966014510                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  54740064030                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1064533504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  54310988529                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1074266506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  57021796548                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1094935505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  52835521534                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 229108120666                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6966014510                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  54740064030                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1064533504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  54310988529                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1074266506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  57021796548                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1094935505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  52835521534                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 229108120666                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.858856                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.578055                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.513462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.577354                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.514882                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.590615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.530081                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.574869                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.586440                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.858856                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.578055                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.513462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.577354                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.514882                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.590615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.530081                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.574869                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.586440                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73634.181897                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91526.630356                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84319.485465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92382.123558                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83244.208136                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 91758.854238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83685.073754                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 92543.068462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91221.803534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73634.181897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91526.630356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84319.485465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92382.123558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83244.208136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 91758.854238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83685.073754                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 92543.068462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91221.803534                       # average overall mshr miss latency
system.l2.replacements                        4550652                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       380504                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           380504                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            8                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              8                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       380512                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       380512                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000021                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000021                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            8                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            8                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000021                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000021                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      2261779                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2261779                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           14                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             14                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2261793                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2261793                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           14                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           14                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data              85                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             101                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             130                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             127                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  443                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           419                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           247                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           271                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           269                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1206                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3044500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       153500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       204500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       180500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3583000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          504                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          348                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          401                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          396                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1649                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.831349                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.709770                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.675810                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.679293                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.731352                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7266.109785                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   621.457490                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data   754.612546                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data   671.003717                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2970.978441                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          418                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          246                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          271                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          269                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1204                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      8396500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      4970499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      5475500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      5446499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     24288998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.829365                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.706897                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.675810                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.679293                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.730139                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20087.320574                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20205.280488                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20204.797048                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20247.208178                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20173.586379                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           236                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           215                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           185                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           181                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                817                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1226                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          888                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          880                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          923                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3917                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      7047000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      5458500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      5197000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      4678000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     22380500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1462                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1103                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data         1065                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data         1104                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4734                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.838577                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.805077                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.826291                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.836051                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.827419                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5747.960848                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6146.959459                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  5905.681818                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  5068.255688                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5713.683942                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           22                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           28                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           22                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           22                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            94                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1204                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          860                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          858                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          901                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3823                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     24579000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     17982500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     17996000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     19127000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     79684500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.823529                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.779692                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.805634                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.816123                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.807562                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20414.451827                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20909.883721                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20974.358974                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21228.634850                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20843.447554                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             4159                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2690                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             3227                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             2727                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12803                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          37934                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          19624                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          20462                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          19467                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               97487                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3554085500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2062972000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2071146500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1981613500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9669817500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        42093                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        22314                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        23689                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        22194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            110290                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.901195                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.879448                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.863776                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.877129                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.883915                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 93691.292772                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 105124.949042                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 101219.162350                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 101793.471002                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99190.840830                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu2.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        37934                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19624                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        20461                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        19466                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          97485                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3174725500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1866731501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1866525003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1786910503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8694892507                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.901195                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.879448                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.863734                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.877084                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.883897                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 83690.765540                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 95124.923614                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 91223.547383                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 91796.491472                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89192.106550                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         14803                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6562                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          6728                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          6508                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              34601                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        95347                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        18026                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        18336                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        18175                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           149884                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7968091500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1641637000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1654491500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1657870000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12922090000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       110150                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24588                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25064                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        24683                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         184485                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.865611                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.733122                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.731567                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.736337                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.812445                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83569.399142                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91070.509264                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90231.866274                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91217.056396                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86213.938779                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          744                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         5401                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         5431                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         5091                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         16667                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        94603                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        12625                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        12905                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        13084                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       133217                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6966014510                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1064533504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1074266506                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1094935505                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10199750025                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.858856                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.513462                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.514882                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.530081                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.722102                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73634.181897                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84319.485465                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83244.208136                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83685.073754                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76564.928087                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       415812                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       410130                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       409927                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       402225                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1638094                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       576734                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       585814                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       618561                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       568727                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2349836                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  58089669498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  59140551999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  62185594999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  57554182499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 236969998995                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       992546                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       995944                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      1028488                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       970952                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3987930                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.581065                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.588200                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.601428                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.585742                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.589237                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100721.770345                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100954.487259                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 100532.679880                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 101198.259444                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100845.335162                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        16590                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        17543                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        17591                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        17264                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        68988                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       560144                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       568271                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       600970                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       551463                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2280848                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  51565338530                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  52444257028                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  55155271545                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  51048611031                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 210213478134                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.564351                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.570585                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.584324                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.567961                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.571938                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92057.289786                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92287.406938                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 91777.079630                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 92569.421758                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92164.615149                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 7                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           23                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           26                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              71                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data            9                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           30                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            78                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.777778                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.958333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.866667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.910256                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           26                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           71                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       136000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       454500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       289000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       517500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1397000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.777778                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.958333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.866667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.910256                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19428.571429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19760.869565                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19266.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19903.846154                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19676.056338                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  40513815500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999990                       # Cycle average of tags in use
system.l2.tags.total_refs                     6842606                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4550723                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.503631                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.613894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.975191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.822923                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.005402                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.523637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.958249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        6.810668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.978859                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.311167                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.509592                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.030862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.106608                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.015709                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.101932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.014973                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.106417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.015295                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.098612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  60002467                       # Number of tag accesses
system.l2.tags.data_accesses                 60002467                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  40513815500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6054592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      38273408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        808000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      37625280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        825920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      39771584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        837376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      36539328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          160735488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6054592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       808000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       825920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       837376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8525888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20198016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20198016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          94603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         598022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          12625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         587895                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          12905                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         621431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          13084                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         570927                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2511492                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       315594                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             315594                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        149445120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        944700160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         19943814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        928702457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         20386132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        981679546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         20668900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        901897971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3967424100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    149445120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     19943814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     20386132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     20668900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        210443966                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      498546379                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            498546379                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      498546379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       149445120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       944700160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        19943814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       928702457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        20386132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       981679546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        20668900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       901897971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4465970479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    286496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     94604.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    583610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     12625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    576653.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     12905.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    609400.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     13084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    559907.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000677782250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17738                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17738                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4225381                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             269902                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2511493                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     315608                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2511493                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   315608                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  48705                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 29112                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             86048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            108080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            106182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            111810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            153549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            300121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            639450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            154687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            125690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             80379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           118184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            79711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           144207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            78284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            87746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            88660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14377                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  78703848237                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12313940000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            124881123237                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31957.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50707.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1791530                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  250880                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2511493                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               315608                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  282602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  362774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  396545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  377267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  313791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  248049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  181829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  123909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   79238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   47787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  26475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  13113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  19616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  19934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       706870                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    248.920135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.674858                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   300.469882                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       335339     47.44%     47.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       170677     24.15%     71.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        53493      7.57%     79.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        30382      4.30%     83.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20002      2.83%     86.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14385      2.04%     88.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10821      1.53%     89.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8270      1.17%     91.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        63501      8.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       706870                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17738                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     138.841809                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     68.895571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    233.135489                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         14796     83.41%     83.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         1998     11.26%     94.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          651      3.67%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          154      0.87%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           49      0.28%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           29      0.16%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           15      0.08%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            8      0.05%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            9      0.05%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            5      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            3      0.02%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            6      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            3      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            3      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            3      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17738                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17738                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.151595                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.138262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.708018                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16711     94.21%     94.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              191      1.08%     95.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              419      2.36%     97.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              219      1.23%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               96      0.54%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               44      0.25%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               30      0.17%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               15      0.08%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17738                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              157618432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3117120                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18335808                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               160735552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20198912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3890.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       452.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3967.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    498.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    30.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   40513787000                       # Total gap between requests
system.mem_ctrls.avgGap                      14330.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6054656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     37351040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       808000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     36905792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       825920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     39001600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       837376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     35834048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     18335808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 149446699.237695842981                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 921933408.123458504677                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 19943813.981183774769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 910943379.302302360535                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 20386132.231855574995                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 962674078.426407337189                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 20668899.970677904785                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 884489588.496052622795                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 452581613.795422434807                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        94604                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       598022                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        12625                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       587895                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        12905                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       621431                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        13084                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       570927                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       315608                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3051610000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  29942525248                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    535871250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  29905650745                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    533317000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  31230180496                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    547038750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  29134929748                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1015445953000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32256.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50069.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42445.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50869.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41326.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     50255.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     41809.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     51030.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3217427.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2131325700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1132818885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5732427540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          640300860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3197971920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      18200419770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        230635680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        31265900355                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        771.734283                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    444448250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1352780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  38716587250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2915761800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1549752765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11851878780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          855213480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3197971920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18349547730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        105054240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        38825180715                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        958.319532                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    116820750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1352780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  39044214750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1616                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          809                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12137181.087763                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   24912900.877586                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          809    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    381683000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            809                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    30694836000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   9818979500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  40513815500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1981843                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1981843                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1981843                       # number of overall hits
system.cpu1.icache.overall_hits::total        1981843                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26124                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26124                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26124                       # number of overall misses
system.cpu1.icache.overall_misses::total        26124                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1891013499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1891013499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1891013499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1891013499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2007967                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2007967                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2007967                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2007967                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.013010                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.013010                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.013010                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.013010                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72386.062586                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72386.062586                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72386.062586                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72386.062586                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3711                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    61.850000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24588                       # number of writebacks
system.cpu1.icache.writebacks::total            24588                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1536                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1536                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1536                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1536                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24588                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24588                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24588                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24588                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1765013500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1765013500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1765013500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1765013500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.012245                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.012245                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.012245                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.012245                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71783.532618                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71783.532618                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71783.532618                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71783.532618                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24588                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1981843                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1981843                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26124                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26124                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1891013499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1891013499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2007967                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2007967                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.013010                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.013010                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72386.062586                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72386.062586                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1536                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1536                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24588                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24588                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1765013500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1765013500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.012245                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.012245                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71783.532618                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71783.532618                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  40513815500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2051535                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24620                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            83.327985                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4040522                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4040522                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  40513815500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4070953                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4070953                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4070953                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4070953                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2646077                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2646077                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2646077                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2646077                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 182787162161                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 182787162161                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 182787162161                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 182787162161                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6717030                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6717030                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6717030                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6717030                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.393936                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.393936                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.393936                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.393936                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 69078.549929                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 69078.549929                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 69078.549929                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 69078.549929                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     15901447                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        96822                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           469519                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1317                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    33.867526                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.517084                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1018137                       # number of writebacks
system.cpu1.dcache.writebacks::total          1018137                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1617557                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1617557                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1617557                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1617557                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1028520                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1028520                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1028520                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1028520                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  68210915769                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  68210915769                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  68210915769                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  68210915769                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.153121                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.153121                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.153121                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.153121                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 66319.484083                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 66319.484083                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 66319.484083                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 66319.484083                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1018136                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3729835                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3729835                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2511765                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2511765                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 172961834000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 172961834000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      6241600                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6241600                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.402423                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.402423                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 68860.675262                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68860.675262                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1506514                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1506514                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1005251                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1005251                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  66079722500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  66079722500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.161057                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.161057                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 65734.550376                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65734.550376                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       341118                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        341118                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       134312                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       134312                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   9825328161                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   9825328161                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       475430                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       475430                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.282506                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.282506                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 73153.018055                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73153.018055                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       111043                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       111043                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        23269                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        23269                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2131193269                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2131193269                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048943                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048943                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 91589.379389                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 91589.379389                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        36197                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        36197                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1344                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1344                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     39266500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     39266500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        37541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        37541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.035801                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.035801                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 29216.145833                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29216.145833                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          519                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          519                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          825                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          825                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     14547000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     14547000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.021976                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.021976                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 17632.727273                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17632.727273                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        30439                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        30439                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5837                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5837                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     51865000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     51865000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        36276                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        36276                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.160905                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.160905                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8885.557649                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8885.557649                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5814                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5814                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     46180000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     46180000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.160271                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.160271                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7942.896457                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7942.896457                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3045500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3045500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2916500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2916500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1082                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1082                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2186                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2186                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     27634500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     27634500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         3268                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         3268                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.668911                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.668911                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 12641.582800                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 12641.582800                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2186                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2186                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     25448500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     25448500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.668911                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.668911                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 11641.582800                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 11641.582800                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  40513815500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.705168                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5177829                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1029706                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.028454                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.705168                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.959536                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.959536                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         14617906                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        14617906                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  40513815500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4211931                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            7                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       696098                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3903838                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4235072                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8687                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         23292                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          31979                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          427                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          427                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           114921                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          114923                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        184485                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4027453                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           78                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           78                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       330450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3126224                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        73764                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3075266                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        75192                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3178080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        74049                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      2999836                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12932861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14099200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    132537792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3147264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    130329152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3208192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    134696256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3159424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    127114368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              548291648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4620835                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23050688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8910019                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.682763                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.886550                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4712899     52.89%     52.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2890080     32.44%     85.33% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 798756      8.96%     94.30% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 437298      4.91%     99.20% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  70986      0.80%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8910019                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8606341236                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             21.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1619581679                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          40341649                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1529819438                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          39604463                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1590754347                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         165663430                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1567964742                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          39615064                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
