
This is a Mobile DDR/SDR test design.
---------------------------------------------------------------------
The simulation will test the Mobile features in the DDR controller and
in the SDR controller.

To compile and start simulation:
make vsim
vsim testbench

To run simulation (in Modelsim):
do wave.do
run -all

