{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 08 15:00:19 2016 " "Info: Processing started: Mon Feb 08 15:00:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab1b -c lab1b --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab1b -c lab1b --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~UPDATEUSER " "Info: Assuming node \"altera_internal_jtag~UPDATEUSER\" is an undefined clock" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~UPDATEUSER" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~CLKDRUSER " "Info: Assuming node \"altera_internal_jtag~CLKDRUSER\" is an undefined clock" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~CLKDRUSER" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "sdram_pll:inst1\|altpll:altpll_component\|_clk0 " "Info: No valid register-to-register data paths exist for clock \"sdram_pll:inst1\|altpll:altpll_component\|_clk0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register taj_c:inst\|cpu_0:the_cpu_0\|M_ctrl_mul_lsw register taj_c:inst\|cpu_0:the_cpu_0\|M_pipe_flush 6.209 ns " "Info: Slack time is 6.209 ns for clock \"CLOCK_50\" between source register \"taj_c:inst\|cpu_0:the_cpu_0\|M_ctrl_mul_lsw\" and destination register \"taj_c:inst\|cpu_0:the_cpu_0\|M_pipe_flush\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "72.51 MHz 13.791 ns " "Info: Fmax is 72.51 MHz (period= 13.791 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.774 ns + Largest register register " "Info: + Largest register to register requirement is 19.774 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.012 ns + Largest " "Info: + Largest clock skew is -0.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.675 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab1b.bdf" "" { Schematic "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/lab1b.bdf" { { 264 912 1080 280 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2446 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2446; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "lab1b.bdf" "" { Schematic "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/lab1b.bdf" { { 264 912 1080 280 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.675 ns taj_c:inst\|cpu_0:the_cpu_0\|M_pipe_flush 3 REG LCFF_X38_Y20_N11 10 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.675 ns; Loc. = LCFF_X38_Y20_N11; Fanout = 10; REG Node = 'taj_c:inst\|cpu_0:the_cpu_0\|M_pipe_flush'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { CLOCK_50~clkctrl taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 4394 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.42 % ) " "Info: Total cell delay = 1.536 ns ( 57.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 42.58 % ) " "Info: Total interconnect delay = 1.139 ns ( 42.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { CLOCK_50 CLOCK_50~clkctrl taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush {} } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.687 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab1b.bdf" "" { Schematic "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/lab1b.bdf" { { 264 912 1080 280 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2446 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2446; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "lab1b.bdf" "" { Schematic "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/lab1b.bdf" { { 264 912 1080 280 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.687 ns taj_c:inst\|cpu_0:the_cpu_0\|M_ctrl_mul_lsw 3 REG LCFF_X32_Y23_N11 2 " "Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.687 ns; Loc. = LCFF_X32_Y23_N11; Fanout = 2; REG Node = 'taj_c:inst\|cpu_0:the_cpu_0\|M_ctrl_mul_lsw'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { CLOCK_50~clkctrl taj_c:inst|cpu_0:the_cpu_0|M_ctrl_mul_lsw } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 4170 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.16 % ) " "Info: Total cell delay = 1.536 ns ( 57.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.151 ns ( 42.84 % ) " "Info: Total interconnect delay = 1.151 ns ( 42.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { CLOCK_50 CLOCK_50~clkctrl taj_c:inst|cpu_0:the_cpu_0|M_ctrl_mul_lsw } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|cpu_0:the_cpu_0|M_ctrl_mul_lsw {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { CLOCK_50 CLOCK_50~clkctrl taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush {} } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { CLOCK_50 CLOCK_50~clkctrl taj_c:inst|cpu_0:the_cpu_0|M_ctrl_mul_lsw } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|cpu_0:the_cpu_0|M_ctrl_mul_lsw {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 4170 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 4394 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { CLOCK_50 CLOCK_50~clkctrl taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush {} } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { CLOCK_50 CLOCK_50~clkctrl taj_c:inst|cpu_0:the_cpu_0|M_ctrl_mul_lsw } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|cpu_0:the_cpu_0|M_ctrl_mul_lsw {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.565 ns - Longest register register " "Info: - Longest register to register delay is 13.565 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns taj_c:inst\|cpu_0:the_cpu_0\|M_ctrl_mul_lsw 1 REG LCFF_X32_Y23_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y23_N11; Fanout = 2; REG Node = 'taj_c:inst\|cpu_0:the_cpu_0\|M_ctrl_mul_lsw'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { taj_c:inst|cpu_0:the_cpu_0|M_ctrl_mul_lsw } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 4170 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.438 ns) 0.771 ns taj_c:inst\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[18\]~0 2 COMB LCCOMB_X32_Y23_N0 48 " "Info: 2: + IC(0.333 ns) + CELL(0.438 ns) = 0.771 ns; Loc. = LCCOMB_X32_Y23_N0; Fanout = 48; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[18\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { taj_c:inst|cpu_0:the_cpu_0|M_ctrl_mul_lsw taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[18]~0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 4431 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.975 ns) + CELL(0.438 ns) 3.184 ns taj_c:inst\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[6\]~50 3 COMB LCCOMB_X30_Y20_N6 1 " "Info: 3: + IC(1.975 ns) + CELL(0.438 ns) = 3.184 ns; Loc. = LCCOMB_X30_Y20_N6; Fanout = 1; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[6\]~50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.413 ns" { taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[18]~0 taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[6]~50 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 4431 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.438 ns) 3.900 ns taj_c:inst\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[6\]~51 4 COMB LCCOMB_X30_Y20_N16 10 " "Info: 4: + IC(0.278 ns) + CELL(0.438 ns) = 3.900 ns; Loc. = LCCOMB_X30_Y20_N16; Fanout = 10; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[6\]~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.716 ns" { taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[6]~50 taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[6]~51 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 4431 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.438 ns) 4.647 ns taj_c:inst\|cpu_0:the_cpu_0\|E_src1\[6\]~15 5 COMB LCCOMB_X30_Y20_N2 9 " "Info: 5: + IC(0.309 ns) + CELL(0.438 ns) = 4.647 ns; Loc. = LCCOMB_X30_Y20_N2; Fanout = 9; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|E_src1\[6\]~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[6]~51 taj_c:inst|cpu_0:the_cpu_0|E_src1[6]~15 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 3863 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.115 ns) + CELL(0.414 ns) 7.176 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~13 6 COMB LCCOMB_X32_Y23_N28 2 " "Info: 6: + IC(2.115 ns) + CELL(0.414 ns) = 7.176 ns; Loc. = LCCOMB_X32_Y23_N28; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.529 ns" { taj_c:inst|cpu_0:the_cpu_0|E_src1[6]~15 taj_c:inst|cpu_0:the_cpu_0|Add8~13 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 7.322 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~15 7 COMB LCCOMB_X32_Y23_N30 2 " "Info: 7: + IC(0.000 ns) + CELL(0.146 ns) = 7.322 ns; Loc. = LCCOMB_X32_Y23_N30; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~13 taj_c:inst|cpu_0:the_cpu_0|Add8~15 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.393 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~17 8 COMB LCCOMB_X32_Y22_N0 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 7.393 ns; Loc. = LCCOMB_X32_Y22_N0; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~15 taj_c:inst|cpu_0:the_cpu_0|Add8~17 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.464 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~19 9 COMB LCCOMB_X32_Y22_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 7.464 ns; Loc. = LCCOMB_X32_Y22_N2; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~17 taj_c:inst|cpu_0:the_cpu_0|Add8~19 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.535 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~21 10 COMB LCCOMB_X32_Y22_N4 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 7.535 ns; Loc. = LCCOMB_X32_Y22_N4; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~19 taj_c:inst|cpu_0:the_cpu_0|Add8~21 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.606 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~23 11 COMB LCCOMB_X32_Y22_N6 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 7.606 ns; Loc. = LCCOMB_X32_Y22_N6; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~21 taj_c:inst|cpu_0:the_cpu_0|Add8~23 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.677 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~25 12 COMB LCCOMB_X32_Y22_N8 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 7.677 ns; Loc. = LCCOMB_X32_Y22_N8; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~23 taj_c:inst|cpu_0:the_cpu_0|Add8~25 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.748 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~27 13 COMB LCCOMB_X32_Y22_N10 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 7.748 ns; Loc. = LCCOMB_X32_Y22_N10; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~25 taj_c:inst|cpu_0:the_cpu_0|Add8~27 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.819 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~29 14 COMB LCCOMB_X32_Y22_N12 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 7.819 ns; Loc. = LCCOMB_X32_Y22_N12; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~27 taj_c:inst|cpu_0:the_cpu_0|Add8~29 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 7.978 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~31 15 COMB LCCOMB_X32_Y22_N14 2 " "Info: 15: + IC(0.000 ns) + CELL(0.159 ns) = 7.978 ns; Loc. = LCCOMB_X32_Y22_N14; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~29 taj_c:inst|cpu_0:the_cpu_0|Add8~31 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.049 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~33 16 COMB LCCOMB_X32_Y22_N16 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 8.049 ns; Loc. = LCCOMB_X32_Y22_N16; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~31 taj_c:inst|cpu_0:the_cpu_0|Add8~33 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.120 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~35 17 COMB LCCOMB_X32_Y22_N18 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 8.120 ns; Loc. = LCCOMB_X32_Y22_N18; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~33 taj_c:inst|cpu_0:the_cpu_0|Add8~35 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.191 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~37 18 COMB LCCOMB_X32_Y22_N20 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 8.191 ns; Loc. = LCCOMB_X32_Y22_N20; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~35 taj_c:inst|cpu_0:the_cpu_0|Add8~37 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.262 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~39 19 COMB LCCOMB_X32_Y22_N22 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 8.262 ns; Loc. = LCCOMB_X32_Y22_N22; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~37 taj_c:inst|cpu_0:the_cpu_0|Add8~39 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.333 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~41 20 COMB LCCOMB_X32_Y22_N24 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 8.333 ns; Loc. = LCCOMB_X32_Y22_N24; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~39 taj_c:inst|cpu_0:the_cpu_0|Add8~41 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.404 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~43 21 COMB LCCOMB_X32_Y22_N26 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 8.404 ns; Loc. = LCCOMB_X32_Y22_N26; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~41 taj_c:inst|cpu_0:the_cpu_0|Add8~43 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.475 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~45 22 COMB LCCOMB_X32_Y22_N28 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 8.475 ns; Loc. = LCCOMB_X32_Y22_N28; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~43 taj_c:inst|cpu_0:the_cpu_0|Add8~45 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 8.621 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~47 23 COMB LCCOMB_X32_Y22_N30 2 " "Info: 23: + IC(0.000 ns) + CELL(0.146 ns) = 8.621 ns; Loc. = LCCOMB_X32_Y22_N30; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~45 taj_c:inst|cpu_0:the_cpu_0|Add8~47 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.692 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~49 24 COMB LCCOMB_X32_Y21_N0 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 8.692 ns; Loc. = LCCOMB_X32_Y21_N0; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~47 taj_c:inst|cpu_0:the_cpu_0|Add8~49 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.763 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~51 25 COMB LCCOMB_X32_Y21_N2 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 8.763 ns; Loc. = LCCOMB_X32_Y21_N2; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~49 taj_c:inst|cpu_0:the_cpu_0|Add8~51 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.834 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~53 26 COMB LCCOMB_X32_Y21_N4 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 8.834 ns; Loc. = LCCOMB_X32_Y21_N4; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~51 taj_c:inst|cpu_0:the_cpu_0|Add8~53 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.905 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~55 27 COMB LCCOMB_X32_Y21_N6 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 8.905 ns; Loc. = LCCOMB_X32_Y21_N6; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~53 taj_c:inst|cpu_0:the_cpu_0|Add8~55 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.976 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~57 28 COMB LCCOMB_X32_Y21_N8 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 8.976 ns; Loc. = LCCOMB_X32_Y21_N8; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~55 taj_c:inst|cpu_0:the_cpu_0|Add8~57 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.047 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~59 29 COMB LCCOMB_X32_Y21_N10 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 9.047 ns; Loc. = LCCOMB_X32_Y21_N10; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~57 taj_c:inst|cpu_0:the_cpu_0|Add8~59 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.118 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~61 30 COMB LCCOMB_X32_Y21_N12 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 9.118 ns; Loc. = LCCOMB_X32_Y21_N12; Fanout = 2; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~59 taj_c:inst|cpu_0:the_cpu_0|Add8~61 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 9.277 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~63 31 COMB LCCOMB_X32_Y21_N14 1 " "Info: 31: + IC(0.000 ns) + CELL(0.159 ns) = 9.277 ns; Loc. = LCCOMB_X32_Y21_N14; Fanout = 1; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~63'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~61 taj_c:inst|cpu_0:the_cpu_0|Add8~63 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.687 ns taj_c:inst\|cpu_0:the_cpu_0\|Add8~64 32 COMB LCCOMB_X32_Y21_N16 1 " "Info: 32: + IC(0.000 ns) + CELL(0.410 ns) = 9.687 ns; Loc. = LCCOMB_X32_Y21_N16; Fanout = 1; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|Add8~64'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~63 taj_c:inst|cpu_0:the_cpu_0|Add8~64 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 6409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.465 ns) + CELL(0.275 ns) 10.427 ns taj_c:inst\|cpu_0:the_cpu_0\|E_arith_result\[32\]~2 33 COMB LCCOMB_X31_Y21_N18 1 " "Info: 33: + IC(0.465 ns) + CELL(0.275 ns) = 10.427 ns; Loc. = LCCOMB_X31_Y21_N18; Fanout = 1; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|E_arith_result\[32\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { taj_c:inst|cpu_0:the_cpu_0|Add8~64 taj_c:inst|cpu_0:the_cpu_0|E_arith_result[32]~2 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 3592 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.420 ns) 11.094 ns taj_c:inst\|cpu_0:the_cpu_0\|E_br_result~0 34 COMB LCCOMB_X31_Y21_N20 3 " "Info: 34: + IC(0.247 ns) + CELL(0.420 ns) = 11.094 ns; Loc. = LCCOMB_X31_Y21_N20; Fanout = 3; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|E_br_result~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { taj_c:inst|cpu_0:the_cpu_0|E_arith_result[32]~2 taj_c:inst|cpu_0:the_cpu_0|E_br_result~0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 3598 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.437 ns) 12.760 ns taj_c:inst\|cpu_0:the_cpu_0\|M_pipe_flush_nxt~2 35 COMB LCCOMB_X38_Y20_N16 1 " "Info: 35: + IC(1.229 ns) + CELL(0.437 ns) = 12.760 ns; Loc. = LCCOMB_X38_Y20_N16; Fanout = 1; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|M_pipe_flush_nxt~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { taj_c:inst|cpu_0:the_cpu_0|E_br_result~0 taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush_nxt~2 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 4397 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.438 ns) 13.481 ns taj_c:inst\|cpu_0:the_cpu_0\|M_pipe_flush_nxt~3 36 COMB LCCOMB_X38_Y20_N10 1 " "Info: 36: + IC(0.283 ns) + CELL(0.438 ns) = 13.481 ns; Loc. = LCCOMB_X38_Y20_N10; Fanout = 1; COMB Node = 'taj_c:inst\|cpu_0:the_cpu_0\|M_pipe_flush_nxt~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.721 ns" { taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush_nxt~2 taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush_nxt~3 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 4397 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 13.565 ns taj_c:inst\|cpu_0:the_cpu_0\|M_pipe_flush 37 REG LCFF_X38_Y20_N11 10 " "Info: 37: + IC(0.000 ns) + CELL(0.084 ns) = 13.565 ns; Loc. = LCFF_X38_Y20_N11; Fanout = 10; REG Node = 'taj_c:inst\|cpu_0:the_cpu_0\|M_pipe_flush'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush_nxt~3 taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 4394 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.331 ns ( 46.67 % ) " "Info: Total cell delay = 6.331 ns ( 46.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.234 ns ( 53.33 % ) " "Info: Total interconnect delay = 7.234 ns ( 53.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.565 ns" { taj_c:inst|cpu_0:the_cpu_0|M_ctrl_mul_lsw taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[18]~0 taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[6]~50 taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[6]~51 taj_c:inst|cpu_0:the_cpu_0|E_src1[6]~15 taj_c:inst|cpu_0:the_cpu_0|Add8~13 taj_c:inst|cpu_0:the_cpu_0|Add8~15 taj_c:inst|cpu_0:the_cpu_0|Add8~17 taj_c:inst|cpu_0:the_cpu_0|Add8~19 taj_c:inst|cpu_0:the_cpu_0|Add8~21 taj_c:inst|cpu_0:the_cpu_0|Add8~23 taj_c:inst|cpu_0:the_cpu_0|Add8~25 taj_c:inst|cpu_0:the_cpu_0|Add8~27 taj_c:inst|cpu_0:the_cpu_0|Add8~29 taj_c:inst|cpu_0:the_cpu_0|Add8~31 taj_c:inst|cpu_0:the_cpu_0|Add8~33 taj_c:inst|cpu_0:the_cpu_0|Add8~35 taj_c:inst|cpu_0:the_cpu_0|Add8~37 taj_c:inst|cpu_0:the_cpu_0|Add8~39 taj_c:inst|cpu_0:the_cpu_0|Add8~41 taj_c:inst|cpu_0:the_cpu_0|Add8~43 taj_c:inst|cpu_0:the_cpu_0|Add8~45 taj_c:inst|cpu_0:the_cpu_0|Add8~47 taj_c:inst|cpu_0:the_cpu_0|Add8~49 taj_c:inst|cpu_0:the_cpu_0|Add8~51 taj_c:inst|cpu_0:the_cpu_0|Add8~53 taj_c:inst|cpu_0:the_cpu_0|Add8~55 taj_c:inst|cpu_0:the_cpu_0|Add8~57 taj_c:inst|cpu_0:the_cpu_0|Add8~59 taj_c:inst|cpu_0:the_cpu_0|Add8~61 taj_c:inst|cpu_0:the_cpu_0|Add8~63 taj_c:inst|cpu_0:the_cpu_0|Add8~64 taj_c:inst|cpu_0:the_cpu_0|E_arith_result[32]~2 taj_c:inst|cpu_0:the_cpu_0|E_br_result~0 taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush_nxt~2 taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush_nxt~3 taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.565 ns" { taj_c:inst|cpu_0:the_cpu_0|M_ctrl_mul_lsw {} taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[18]~0 {} taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[6]~50 {} taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[6]~51 {} taj_c:inst|cpu_0:the_cpu_0|E_src1[6]~15 {} taj_c:inst|cpu_0:the_cpu_0|Add8~13 {} taj_c:inst|cpu_0:the_cpu_0|Add8~15 {} taj_c:inst|cpu_0:the_cpu_0|Add8~17 {} taj_c:inst|cpu_0:the_cpu_0|Add8~19 {} taj_c:inst|cpu_0:the_cpu_0|Add8~21 {} taj_c:inst|cpu_0:the_cpu_0|Add8~23 {} taj_c:inst|cpu_0:the_cpu_0|Add8~25 {} taj_c:inst|cpu_0:the_cpu_0|Add8~27 {} taj_c:inst|cpu_0:the_cpu_0|Add8~29 {} taj_c:inst|cpu_0:the_cpu_0|Add8~31 {} taj_c:inst|cpu_0:the_cpu_0|Add8~33 {} taj_c:inst|cpu_0:the_cpu_0|Add8~35 {} taj_c:inst|cpu_0:the_cpu_0|Add8~37 {} taj_c:inst|cpu_0:the_cpu_0|Add8~39 {} taj_c:inst|cpu_0:the_cpu_0|Add8~41 {} taj_c:inst|cpu_0:the_cpu_0|Add8~43 {} taj_c:inst|cpu_0:the_cpu_0|Add8~45 {} taj_c:inst|cpu_0:the_cpu_0|Add8~47 {} taj_c:inst|cpu_0:the_cpu_0|Add8~49 {} taj_c:inst|cpu_0:the_cpu_0|Add8~51 {} taj_c:inst|cpu_0:the_cpu_0|Add8~53 {} taj_c:inst|cpu_0:the_cpu_0|Add8~55 {} taj_c:inst|cpu_0:the_cpu_0|Add8~57 {} taj_c:inst|cpu_0:the_cpu_0|Add8~59 {} taj_c:inst|cpu_0:the_cpu_0|Add8~61 {} taj_c:inst|cpu_0:the_cpu_0|Add8~63 {} taj_c:inst|cpu_0:the_cpu_0|Add8~64 {} taj_c:inst|cpu_0:the_cpu_0|E_arith_result[32]~2 {} taj_c:inst|cpu_0:the_cpu_0|E_br_result~0 {} taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush_nxt~2 {} taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush_nxt~3 {} taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush {} } { 0.000ns 0.333ns 1.975ns 0.278ns 0.309ns 2.115ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.465ns 0.247ns 1.229ns 0.283ns 0.000ns } { 0.000ns 0.438ns 0.438ns 0.438ns 0.438ns 0.414ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.420ns 0.437ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { CLOCK_50 CLOCK_50~clkctrl taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush {} } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { CLOCK_50 CLOCK_50~clkctrl taj_c:inst|cpu_0:the_cpu_0|M_ctrl_mul_lsw } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|cpu_0:the_cpu_0|M_ctrl_mul_lsw {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.565 ns" { taj_c:inst|cpu_0:the_cpu_0|M_ctrl_mul_lsw taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[18]~0 taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[6]~50 taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[6]~51 taj_c:inst|cpu_0:the_cpu_0|E_src1[6]~15 taj_c:inst|cpu_0:the_cpu_0|Add8~13 taj_c:inst|cpu_0:the_cpu_0|Add8~15 taj_c:inst|cpu_0:the_cpu_0|Add8~17 taj_c:inst|cpu_0:the_cpu_0|Add8~19 taj_c:inst|cpu_0:the_cpu_0|Add8~21 taj_c:inst|cpu_0:the_cpu_0|Add8~23 taj_c:inst|cpu_0:the_cpu_0|Add8~25 taj_c:inst|cpu_0:the_cpu_0|Add8~27 taj_c:inst|cpu_0:the_cpu_0|Add8~29 taj_c:inst|cpu_0:the_cpu_0|Add8~31 taj_c:inst|cpu_0:the_cpu_0|Add8~33 taj_c:inst|cpu_0:the_cpu_0|Add8~35 taj_c:inst|cpu_0:the_cpu_0|Add8~37 taj_c:inst|cpu_0:the_cpu_0|Add8~39 taj_c:inst|cpu_0:the_cpu_0|Add8~41 taj_c:inst|cpu_0:the_cpu_0|Add8~43 taj_c:inst|cpu_0:the_cpu_0|Add8~45 taj_c:inst|cpu_0:the_cpu_0|Add8~47 taj_c:inst|cpu_0:the_cpu_0|Add8~49 taj_c:inst|cpu_0:the_cpu_0|Add8~51 taj_c:inst|cpu_0:the_cpu_0|Add8~53 taj_c:inst|cpu_0:the_cpu_0|Add8~55 taj_c:inst|cpu_0:the_cpu_0|Add8~57 taj_c:inst|cpu_0:the_cpu_0|Add8~59 taj_c:inst|cpu_0:the_cpu_0|Add8~61 taj_c:inst|cpu_0:the_cpu_0|Add8~63 taj_c:inst|cpu_0:the_cpu_0|Add8~64 taj_c:inst|cpu_0:the_cpu_0|E_arith_result[32]~2 taj_c:inst|cpu_0:the_cpu_0|E_br_result~0 taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush_nxt~2 taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush_nxt~3 taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.565 ns" { taj_c:inst|cpu_0:the_cpu_0|M_ctrl_mul_lsw {} taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[18]~0 {} taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[6]~50 {} taj_c:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[6]~51 {} taj_c:inst|cpu_0:the_cpu_0|E_src1[6]~15 {} taj_c:inst|cpu_0:the_cpu_0|Add8~13 {} taj_c:inst|cpu_0:the_cpu_0|Add8~15 {} taj_c:inst|cpu_0:the_cpu_0|Add8~17 {} taj_c:inst|cpu_0:the_cpu_0|Add8~19 {} taj_c:inst|cpu_0:the_cpu_0|Add8~21 {} taj_c:inst|cpu_0:the_cpu_0|Add8~23 {} taj_c:inst|cpu_0:the_cpu_0|Add8~25 {} taj_c:inst|cpu_0:the_cpu_0|Add8~27 {} taj_c:inst|cpu_0:the_cpu_0|Add8~29 {} taj_c:inst|cpu_0:the_cpu_0|Add8~31 {} taj_c:inst|cpu_0:the_cpu_0|Add8~33 {} taj_c:inst|cpu_0:the_cpu_0|Add8~35 {} taj_c:inst|cpu_0:the_cpu_0|Add8~37 {} taj_c:inst|cpu_0:the_cpu_0|Add8~39 {} taj_c:inst|cpu_0:the_cpu_0|Add8~41 {} taj_c:inst|cpu_0:the_cpu_0|Add8~43 {} taj_c:inst|cpu_0:the_cpu_0|Add8~45 {} taj_c:inst|cpu_0:the_cpu_0|Add8~47 {} taj_c:inst|cpu_0:the_cpu_0|Add8~49 {} taj_c:inst|cpu_0:the_cpu_0|Add8~51 {} taj_c:inst|cpu_0:the_cpu_0|Add8~53 {} taj_c:inst|cpu_0:the_cpu_0|Add8~55 {} taj_c:inst|cpu_0:the_cpu_0|Add8~57 {} taj_c:inst|cpu_0:the_cpu_0|Add8~59 {} taj_c:inst|cpu_0:the_cpu_0|Add8~61 {} taj_c:inst|cpu_0:the_cpu_0|Add8~63 {} taj_c:inst|cpu_0:the_cpu_0|Add8~64 {} taj_c:inst|cpu_0:the_cpu_0|E_arith_result[32]~2 {} taj_c:inst|cpu_0:the_cpu_0|E_br_result~0 {} taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush_nxt~2 {} taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush_nxt~3 {} taj_c:inst|cpu_0:the_cpu_0|M_pipe_flush {} } { 0.000ns 0.333ns 1.975ns 0.278ns 0.309ns 2.115ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.465ns 0.247ns 1.229ns 0.283ns 0.000ns } { 0.000ns 0.438ns 0.438ns 0.438ns 0.438ns 0.414ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.420ns 0.437ns 0.438ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|irsr_reg\[0\] register sld_hub:auto_hub\|tdo 134.7 MHz 7.424 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 134.7 MHz between source register \"sld_hub:auto_hub\|irsr_reg\[0\]\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 7.424 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.498 ns + Longest register register " "Info: + Longest register to register delay is 3.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|irsr_reg\[0\] 1 REG LCFF_X41_Y17_N19 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y17_N19; Fanout = 12; REG Node = 'sld_hub:auto_hub\|irsr_reg\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.376 ns) 0.701 ns sld_hub:auto_hub\|Equal3~0 2 COMB LCCOMB_X41_Y17_N24 2 " "Info: 2: + IC(0.325 ns) + CELL(0.376 ns) = 0.701 ns; Loc. = LCCOMB_X41_Y17_N24; Fanout = 2; COMB Node = 'sld_hub:auto_hub\|Equal3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { sld_hub:auto_hub|irsr_reg[0] sld_hub:auto_hub|Equal3~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.438 ns) 1.416 ns sld_hub:auto_hub\|tdo~5 3 COMB LCCOMB_X41_Y17_N2 1 " "Info: 3: + IC(0.277 ns) + CELL(0.438 ns) = 1.416 ns; Loc. = LCCOMB_X41_Y17_N2; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 1.816 ns sld_hub:auto_hub\|tdo~8 4 COMB LCCOMB_X41_Y17_N4 1 " "Info: 4: + IC(0.250 ns) + CELL(0.150 ns) = 1.816 ns; Loc. = LCCOMB_X41_Y17_N4; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo~8 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 2.348 ns sld_hub:auto_hub\|tdo~9 5 COMB LCCOMB_X41_Y17_N22 1 " "Info: 5: + IC(0.257 ns) + CELL(0.275 ns) = 2.348 ns; Loc. = LCCOMB_X41_Y17_N22; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { sld_hub:auto_hub|tdo~8 sld_hub:auto_hub|tdo~9 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.416 ns) 3.020 ns sld_hub:auto_hub\|tdo~6 6 COMB LCCOMB_X41_Y17_N28 1 " "Info: 6: + IC(0.256 ns) + CELL(0.416 ns) = 3.020 ns; Loc. = LCCOMB_X41_Y17_N28; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { sld_hub:auto_hub|tdo~9 sld_hub:auto_hub|tdo~6 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 3.414 ns sld_hub:auto_hub\|tdo~7 7 COMB LCCOMB_X41_Y17_N8 1 " "Info: 7: + IC(0.244 ns) + CELL(0.150 ns) = 3.414 ns; Loc. = LCCOMB_X41_Y17_N8; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { sld_hub:auto_hub|tdo~6 sld_hub:auto_hub|tdo~7 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.498 ns sld_hub:auto_hub\|tdo 8 REG LCFF_X41_Y17_N9 2 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 3.498 ns; Loc. = LCFF_X41_Y17_N9; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~7 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.889 ns ( 54.00 % ) " "Info: Total cell delay = 1.889 ns ( 54.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.609 ns ( 46.00 % ) " "Info: Total interconnect delay = 1.609 ns ( 46.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.498 ns" { sld_hub:auto_hub|irsr_reg[0] sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo~8 sld_hub:auto_hub|tdo~9 sld_hub:auto_hub|tdo~6 sld_hub:auto_hub|tdo~7 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.498 ns" { sld_hub:auto_hub|irsr_reg[0] {} sld_hub:auto_hub|Equal3~0 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo~8 {} sld_hub:auto_hub|tdo~9 {} sld_hub:auto_hub|tdo~6 {} sld_hub:auto_hub|tdo~7 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.325ns 0.277ns 0.250ns 0.257ns 0.256ns 0.244ns 0.000ns } { 0.000ns 0.376ns 0.438ns 0.150ns 0.275ns 0.416ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.436 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 171 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G3; Fanout = 171; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 4.436 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X41_Y17_N9 2 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 4.436 ns; Loc. = LCFF_X41_Y17_N9; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.11 % ) " "Info: Total cell delay = 0.537 ns ( 12.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.899 ns ( 87.89 % ) " "Info: Total interconnect delay = 3.899 ns ( 87.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.436 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.436 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.436 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 171 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G3; Fanout = 171; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 4.436 ns sld_hub:auto_hub\|irsr_reg\[0\] 3 REG LCFF_X41_Y17_N19 12 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 4.436 ns; Loc. = LCFF_X41_Y17_N19; Fanout = 12; REG Node = 'sld_hub:auto_hub\|irsr_reg\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.11 % ) " "Info: Total cell delay = 0.537 ns ( 12.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.899 ns ( 87.89 % ) " "Info: Total interconnect delay = 3.899 ns ( 87.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.436 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.436 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[0] {} } { 0.000ns 2.874ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.436 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.436 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.436 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.436 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[0] {} } { 0.000ns 2.874ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.498 ns" { sld_hub:auto_hub|irsr_reg[0] sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo~8 sld_hub:auto_hub|tdo~9 sld_hub:auto_hub|tdo~6 sld_hub:auto_hub|tdo~7 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.498 ns" { sld_hub:auto_hub|irsr_reg[0] {} sld_hub:auto_hub|Equal3~0 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo~8 {} sld_hub:auto_hub|tdo~9 {} sld_hub:auto_hub|tdo~6 {} sld_hub:auto_hub|tdo~7 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.325ns 0.277ns 0.250ns 0.257ns 0.256ns 0.244ns 0.000ns } { 0.000ns 0.376ns 0.438ns 0.150ns 0.275ns 0.416ns 0.150ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.436 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.436 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.436 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.436 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[0] {} } { 0.000ns 2.874ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "altera_internal_jtag~UPDATEUSER register register pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\] pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\] 500.0 MHz Internal " "Info: Clock \"altera_internal_jtag~UPDATEUSER\" Internal fmax is restricted to 500.0 MHz between source register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\]\" and destination register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.0 ns 1.0 ns 2.0 ns " "Info: fmax restricted to Clock High delay (1.0 ns) plus Clock Low delay (1.0 ns) : restricted to 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.950 ns + Longest register register " "Info: + Longest register to register delay is 0.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\] 1 REG LCFF_X33_Y14_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y14_N9; Fanout = 5; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.660 ns) 0.950 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\] 2 REG LCFF_X33_Y14_N31 2 " "Info: 2: + IC(0.290 ns) + CELL(0.660 ns) = 0.950 ns; Loc. = LCFF_X33_Y14_N31; Fanout = 2; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.660 ns ( 69.47 % ) " "Info: Total cell delay = 0.660 ns ( 69.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.290 ns ( 30.53 % ) " "Info: Total interconnect delay = 0.290 ns ( 30.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.950 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 0.290ns } { 0.000ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~UPDATEUSER destination 5.069 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~UPDATEUSER\" to destination register is 5.069 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~UPDATEUSER 1 CLK JTAG_X1_Y19_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 2; CLK Node = 'altera_internal_jtag~UPDATEUSER'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~UPDATEUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.527 ns) + CELL(0.000 ns) 3.527 ns altera_internal_jtag~UPDATEUSERclkctrl 2 COMB CLKCTRL_G0 5 " "Info: 2: + IC(3.527 ns) + CELL(0.000 ns) = 3.527 ns; Loc. = CLKCTRL_G0; Fanout = 5; COMB Node = 'altera_internal_jtag~UPDATEUSERclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.527 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 5.069 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\] 3 REG LCFF_X33_Y14_N31 2 " "Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 5.069 ns; Loc. = LCFF_X33_Y14_N31; Fanout = 2; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 10.59 % ) " "Info: Total cell delay = 0.537 ns ( 10.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.532 ns ( 89.41 % ) " "Info: Total interconnect delay = 4.532 ns ( 89.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.069 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.069 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 3.527ns 1.005ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~UPDATEUSER source 5.069 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~UPDATEUSER\" to source register is 5.069 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~UPDATEUSER 1 CLK JTAG_X1_Y19_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 2; CLK Node = 'altera_internal_jtag~UPDATEUSER'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~UPDATEUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.527 ns) + CELL(0.000 ns) 3.527 ns altera_internal_jtag~UPDATEUSERclkctrl 2 COMB CLKCTRL_G0 5 " "Info: 2: + IC(3.527 ns) + CELL(0.000 ns) = 3.527 ns; Loc. = CLKCTRL_G0; Fanout = 5; COMB Node = 'altera_internal_jtag~UPDATEUSERclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.527 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 5.069 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\] 3 REG LCFF_X33_Y14_N9 5 " "Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 5.069 ns; Loc. = LCFF_X33_Y14_N9; Fanout = 5; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 10.59 % ) " "Info: Total cell delay = 0.537 ns ( 10.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.532 ns ( 89.41 % ) " "Info: Total interconnect delay = 4.532 ns ( 89.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.069 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.069 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} } { 0.000ns 3.527ns 1.005ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.069 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.069 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 3.527ns 1.005ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.069 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.069 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} } { 0.000ns 3.527ns 1.005ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.950 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 0.290ns } { 0.000ns 0.660ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.069 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.069 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 3.527ns 1.005ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.069 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.069 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} } { 0.000ns 3.527ns 1.005ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } {  } {  } "" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~CLKDRUSER register pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[2\] register pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[3\] 427.72 MHz 2.338 ns Internal " "Info: Clock \"altera_internal_jtag~CLKDRUSER\" has Internal fmax of 427.72 MHz between source register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[2\]\" and destination register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[3\]\" (period= 2.338 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.123 ns + Longest register register " "Info: + Longest register to register delay is 2.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[2\] 1 REG LCFF_X10_Y14_N25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y14_N25; Fanout = 8; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.438 ns) 0.803 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584~6 2 COMB LCCOMB_X10_Y14_N10 1 " "Info: 2: + IC(0.365 ns) + CELL(0.438 ns) = 0.803 ns; Loc. = LCCOMB_X10_Y14_N10; Fanout = 1; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.803 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~6 } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 982 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 1.508 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584~7 3 COMB LCCOMB_X10_Y14_N14 1 " "Info: 3: + IC(0.267 ns) + CELL(0.438 ns) = 1.508 ns; Loc. = LCCOMB_X10_Y14_N14; Fanout = 1; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~6 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~7 } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 982 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.149 ns) 2.039 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[3\]~feeder 4 COMB LCCOMB_X11_Y14_N4 1 " "Info: 4: + IC(0.382 ns) + CELL(0.149 ns) = 2.039 ns; Loc. = LCCOMB_X11_Y14_N4; Fanout = 1; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[3\]~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~7 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]~feeder } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.123 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[3\] 5 REG LCFF_X11_Y14_N5 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.123 ns; Loc. = LCFF_X11_Y14_N5; Fanout = 1; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]~feeder pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.109 ns ( 52.24 % ) " "Info: Total cell delay = 1.109 ns ( 52.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 47.76 % ) " "Info: Total interconnect delay = 1.014 ns ( 47.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.123 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~6 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~7 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]~feeder pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.123 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~6 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~7 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]~feeder {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] {} } { 0.000ns 0.365ns 0.267ns 0.382ns 0.000ns } { 0.000ns 0.438ns 0.438ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~CLKDRUSER destination 4.723 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~CLKDRUSER\" to destination register is 4.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~CLKDRUSER 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~CLKDRUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.158 ns) + CELL(0.000 ns) 3.158 ns altera_internal_jtag~CLKDRUSERclkctrl 2 COMB CLKCTRL_G1 23 " "Info: 2: + IC(3.158 ns) + CELL(0.000 ns) = 3.158 ns; Loc. = CLKCTRL_G1; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.158 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 4.723 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[3\] 3 REG LCFF_X11_Y14_N5 1 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 4.723 ns; Loc. = LCFF_X11_Y14_N5; Fanout = 1; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.37 % ) " "Info: Total cell delay = 0.537 ns ( 11.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.186 ns ( 88.63 % ) " "Info: Total interconnect delay = 4.186 ns ( 88.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.723 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.723 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] {} } { 0.000ns 3.158ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~CLKDRUSER source 4.724 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~CLKDRUSER\" to source register is 4.724 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~CLKDRUSER 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~CLKDRUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.158 ns) + CELL(0.000 ns) 3.158 ns altera_internal_jtag~CLKDRUSERclkctrl 2 COMB CLKCTRL_G1 23 " "Info: 2: + IC(3.158 ns) + CELL(0.000 ns) = 3.158 ns; Loc. = CLKCTRL_G1; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.158 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 4.724 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[2\] 3 REG LCFF_X10_Y14_N25 8 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 4.724 ns; Loc. = LCFF_X10_Y14_N25; Fanout = 8; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.37 % ) " "Info: Total cell delay = 0.537 ns ( 11.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.187 ns ( 88.63 % ) " "Info: Total interconnect delay = 4.187 ns ( 88.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.724 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.724 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2] {} } { 0.000ns 3.158ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.723 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.723 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] {} } { 0.000ns 3.158ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.724 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.724 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2] {} } { 0.000ns 3.158ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.123 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~6 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~7 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]~feeder pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.123 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~6 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~7 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]~feeder {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] {} } { 0.000ns 0.365ns 0.267ns 0.382ns 0.000ns } { 0.000ns 0.438ns 0.438ns 0.149ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.723 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.723 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] {} } { 0.000ns 3.158ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.724 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.724 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2] {} } { 0.000ns 3.158ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register taj_c:inst\|sdram_0:the_sdram_0\|i_cmd\[3\] register taj_c:inst\|sdram_0:the_sdram_0\|i_cmd\[3\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_50\" between source register \"taj_c:inst\|sdram_0:the_sdram_0\|i_cmd\[3\]\" and destination register \"taj_c:inst\|sdram_0:the_sdram_0\|i_cmd\[3\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns taj_c:inst\|sdram_0:the_sdram_0\|i_cmd\[3\] 1 REG LCFF_X17_Y14_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y14_N15; Fanout = 2; REG Node = 'taj_c:inst\|sdram_0:the_sdram_0\|i_cmd\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "sdram_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/sdram_0.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns taj_c:inst\|sdram_0:the_sdram_0\|Selector0~0 2 COMB LCCOMB_X17_Y14_N14 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X17_Y14_N14; Fanout = 1; COMB Node = 'taj_c:inst\|sdram_0:the_sdram_0\|Selector0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] taj_c:inst|sdram_0:the_sdram_0|Selector0~0 } "NODE_NAME" } } { "sdram_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/sdram_0.v" 352 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns taj_c:inst\|sdram_0:the_sdram_0\|i_cmd\[3\] 3 REG LCFF_X17_Y14_N15 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X17_Y14_N15; Fanout = 2; REG Node = 'taj_c:inst\|sdram_0:the_sdram_0\|i_cmd\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { taj_c:inst|sdram_0:the_sdram_0|Selector0~0 taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "sdram_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/sdram_0.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] taj_c:inst|sdram_0:the_sdram_0|Selector0~0 taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] {} taj_c:inst|sdram_0:the_sdram_0|Selector0~0 {} taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.671 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab1b.bdf" "" { Schematic "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/lab1b.bdf" { { 264 912 1080 280 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2446 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2446; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "lab1b.bdf" "" { Schematic "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/lab1b.bdf" { { 264 912 1080 280 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns taj_c:inst\|sdram_0:the_sdram_0\|i_cmd\[3\] 3 REG LCFF_X17_Y14_N15 2 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X17_Y14_N15; Fanout = 2; REG Node = 'taj_c:inst\|sdram_0:the_sdram_0\|i_cmd\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { CLOCK_50~clkctrl taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "sdram_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/sdram_0.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLOCK_50 CLOCK_50~clkctrl taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.671 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab1b.bdf" "" { Schematic "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/lab1b.bdf" { { 264 912 1080 280 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2446 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2446; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "lab1b.bdf" "" { Schematic "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/lab1b.bdf" { { 264 912 1080 280 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns taj_c:inst\|sdram_0:the_sdram_0\|i_cmd\[3\] 3 REG LCFF_X17_Y14_N15 2 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X17_Y14_N15; Fanout = 2; REG Node = 'taj_c:inst\|sdram_0:the_sdram_0\|i_cmd\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { CLOCK_50~clkctrl taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "sdram_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/sdram_0.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLOCK_50 CLOCK_50~clkctrl taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLOCK_50 CLOCK_50~clkctrl taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sdram_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/sdram_0.v" 351 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sdram_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/sdram_0.v" 351 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLOCK_50 CLOCK_50~clkctrl taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] taj_c:inst|sdram_0:the_sdram_0|Selector0~0 taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] {} taj_c:inst|sdram_0:the_sdram_0|Selector0~0 {} taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLOCK_50 CLOCK_50~clkctrl taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "taj_c:inst\|cpu_0:the_cpu_0\|d_readdata_d1\[6\] LCD_DATA\[6\] CLOCK_50 6.708 ns register " "Info: tsu for register \"taj_c:inst\|cpu_0:the_cpu_0\|d_readdata_d1\[6\]\" (data pin = \"LCD_DATA\[6\]\", clock pin = \"CLOCK_50\") is 6.708 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.429 ns + Longest pin register " "Info: + Longest pin to register delay is 9.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_DATA\[6\] 1 PIN PIN_H4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H4; Fanout = 1; PIN Node = 'LCD_DATA\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "lab1b.bdf" "" { Schematic "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/lab1b.bdf" { { 504 1568 1745 520 "LCD_DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns LCD_DATA~1 2 COMB IOC_X0_Y27_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = IOC_X0_Y27_N0; Fanout = 1; COMB Node = 'LCD_DATA~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { LCD_DATA[6] LCD_DATA~1 } "NODE_NAME" } } { "lab1b.bdf" "" { Schematic "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/lab1b.bdf" { { 504 1568 1745 520 "LCD_DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.556 ns) + CELL(0.438 ns) 6.856 ns taj_c:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[6\]~118 3 COMB LCCOMB_X20_Y19_N22 1 " "Info: 3: + IC(5.556 ns) + CELL(0.438 ns) = 6.856 ns; Loc. = LCCOMB_X20_Y19_N22; Fanout = 1; COMB Node = 'taj_c:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[6\]~118'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.994 ns" { LCD_DATA~1 taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[6]~118 } "NODE_NAME" } } { "taj_c.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/taj_c.v" 822 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.419 ns) 7.995 ns taj_c:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[6\]~119 4 COMB LCCOMB_X20_Y20_N14 1 " "Info: 4: + IC(0.720 ns) + CELL(0.419 ns) = 7.995 ns; Loc. = LCCOMB_X20_Y20_N14; Fanout = 1; COMB Node = 'taj_c:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[6\]~119'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[6]~118 taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[6]~119 } "NODE_NAME" } } { "taj_c.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/taj_c.v" 822 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.393 ns) 8.640 ns taj_c:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[6\]~121 5 COMB LCCOMB_X20_Y20_N10 1 " "Info: 5: + IC(0.252 ns) + CELL(0.393 ns) = 8.640 ns; Loc. = LCCOMB_X20_Y20_N10; Fanout = 1; COMB Node = 'taj_c:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[6\]~121'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[6]~119 taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[6]~121 } "NODE_NAME" } } { "taj_c.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/taj_c.v" 822 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 9.345 ns taj_c:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[6\] 6 COMB LCCOMB_X20_Y20_N12 1 " "Info: 6: + IC(0.267 ns) + CELL(0.438 ns) = 9.345 ns; Loc. = LCCOMB_X20_Y20_N12; Fanout = 1; COMB Node = 'taj_c:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[6]~121 taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[6] } "NODE_NAME" } } { "taj_c.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/taj_c.v" 822 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.429 ns taj_c:inst\|cpu_0:the_cpu_0\|d_readdata_d1\[6\] 7 REG LCFF_X20_Y20_N13 1 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 9.429 ns; Loc. = LCFF_X20_Y20_N13; Fanout = 1; REG Node = 'taj_c:inst\|cpu_0:the_cpu_0\|d_readdata_d1\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[6] taj_c:inst|cpu_0:the_cpu_0|d_readdata_d1[6] } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 6687 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.634 ns ( 27.94 % ) " "Info: Total cell delay = 2.634 ns ( 27.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.795 ns ( 72.06 % ) " "Info: Total interconnect delay = 6.795 ns ( 72.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.429 ns" { LCD_DATA[6] LCD_DATA~1 taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[6]~118 taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[6]~119 taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[6]~121 taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[6] taj_c:inst|cpu_0:the_cpu_0|d_readdata_d1[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.429 ns" { LCD_DATA[6] {} LCD_DATA~1 {} taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[6]~118 {} taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[6]~119 {} taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[6]~121 {} taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[6] {} taj_c:inst|cpu_0:the_cpu_0|d_readdata_d1[6] {} } { 0.000ns 0.000ns 5.556ns 0.720ns 0.252ns 0.267ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.419ns 0.393ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 6687 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.685 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab1b.bdf" "" { Schematic "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/lab1b.bdf" { { 264 912 1080 280 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2446 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2446; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "lab1b.bdf" "" { Schematic "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/lab1b.bdf" { { 264 912 1080 280 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.685 ns taj_c:inst\|cpu_0:the_cpu_0\|d_readdata_d1\[6\] 3 REG LCFF_X20_Y20_N13 1 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.685 ns; Loc. = LCFF_X20_Y20_N13; Fanout = 1; REG Node = 'taj_c:inst\|cpu_0:the_cpu_0\|d_readdata_d1\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { CLOCK_50~clkctrl taj_c:inst|cpu_0:the_cpu_0|d_readdata_d1[6] } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 6687 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.21 % ) " "Info: Total cell delay = 1.536 ns ( 57.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.149 ns ( 42.79 % ) " "Info: Total interconnect delay = 1.149 ns ( 42.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { CLOCK_50 CLOCK_50~clkctrl taj_c:inst|cpu_0:the_cpu_0|d_readdata_d1[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|cpu_0:the_cpu_0|d_readdata_d1[6] {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.429 ns" { LCD_DATA[6] LCD_DATA~1 taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[6]~118 taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[6]~119 taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[6]~121 taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[6] taj_c:inst|cpu_0:the_cpu_0|d_readdata_d1[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.429 ns" { LCD_DATA[6] {} LCD_DATA~1 {} taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[6]~118 {} taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[6]~119 {} taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[6]~121 {} taj_c:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[6] {} taj_c:inst|cpu_0:the_cpu_0|d_readdata_d1[6] {} } { 0.000ns 0.000ns 5.556ns 0.720ns 0.252ns 0.267ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.419ns 0.393ns 0.438ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { CLOCK_50 CLOCK_50~clkctrl taj_c:inst|cpu_0:the_cpu_0|d_readdata_d1[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|cpu_0:the_cpu_0|d_readdata_d1[6] {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LCD_EN taj_c:inst\|cpu_0:the_cpu_0\|M_alu_result\[17\] 15.469 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LCD_EN\" through register \"taj_c:inst\|cpu_0:the_cpu_0\|M_alu_result\[17\]\" is 15.469 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.697 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab1b.bdf" "" { Schematic "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/lab1b.bdf" { { 264 912 1080 280 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2446 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2446; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "lab1b.bdf" "" { Schematic "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/lab1b.bdf" { { 264 912 1080 280 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 2.697 ns taj_c:inst\|cpu_0:the_cpu_0\|M_alu_result\[17\] 3 REG LCFF_X29_Y19_N29 3 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X29_Y19_N29; Fanout = 3; REG Node = 'taj_c:inst\|cpu_0:the_cpu_0\|M_alu_result\[17\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { CLOCK_50~clkctrl taj_c:inst|cpu_0:the_cpu_0|M_alu_result[17] } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 6113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.95 % ) " "Info: Total cell delay = 1.536 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.161 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLOCK_50 CLOCK_50~clkctrl taj_c:inst|cpu_0:the_cpu_0|M_alu_result[17] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|cpu_0:the_cpu_0|M_alu_result[17] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 6113 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.522 ns + Longest register pin " "Info: + Longest register to pin delay is 12.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns taj_c:inst\|cpu_0:the_cpu_0\|M_alu_result\[17\] 1 REG LCFF_X29_Y19_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y19_N29; Fanout = 3; REG Node = 'taj_c:inst\|cpu_0:the_cpu_0\|M_alu_result\[17\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { taj_c:inst|cpu_0:the_cpu_0|M_alu_result[17] } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/cpu_0.v" 6113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.292 ns) + CELL(0.275 ns) 1.567 ns taj_c:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_data_master_requests_cpu_0_jtag_debug_module~2 2 COMB LCCOMB_X29_Y19_N26 1 " "Info: 2: + IC(1.292 ns) + CELL(0.275 ns) = 1.567 ns; Loc. = LCCOMB_X29_Y19_N26; Fanout = 1; COMB Node = 'taj_c:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_data_master_requests_cpu_0_jtag_debug_module~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { taj_c:inst|cpu_0:the_cpu_0|M_alu_result[17] taj_c:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~2 } "NODE_NAME" } } { "taj_c.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/taj_c.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.566 ns) + CELL(0.410 ns) 3.543 ns taj_c:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_data_master_requests_cpu_0_jtag_debug_module~4 3 COMB LCCOMB_X32_Y21_N20 3 " "Info: 3: + IC(1.566 ns) + CELL(0.410 ns) = 3.543 ns; Loc. = LCCOMB_X32_Y21_N20; Fanout = 3; COMB Node = 'taj_c:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_data_master_requests_cpu_0_jtag_debug_module~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.976 ns" { taj_c:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~2 taj_c:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~4 } "NODE_NAME" } } { "taj_c.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/taj_c.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.014 ns) + CELL(0.150 ns) 5.707 ns taj_c:inst\|timer_0_s1_arbitrator:the_timer_0_s1\|cpu_0_data_master_requests_timer_0_s1~1 4 COMB LCCOMB_X23_Y22_N10 9 " "Info: 4: + IC(2.014 ns) + CELL(0.150 ns) = 5.707 ns; Loc. = LCCOMB_X23_Y22_N10; Fanout = 9; COMB Node = 'taj_c:inst\|timer_0_s1_arbitrator:the_timer_0_s1\|cpu_0_data_master_requests_timer_0_s1~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.164 ns" { taj_c:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~4 taj_c:inst|timer_0_s1_arbitrator:the_timer_0_s1|cpu_0_data_master_requests_timer_0_s1~1 } "NODE_NAME" } } { "taj_c.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/taj_c.v" 3720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.275 ns) 7.021 ns taj_c:inst\|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave\|cpu_0_data_master_granted_lcd_display_control_slave~0 5 COMB LCCOMB_X20_Y19_N24 12 " "Info: 5: + IC(1.039 ns) + CELL(0.275 ns) = 7.021 ns; Loc. = LCCOMB_X20_Y19_N24; Fanout = 12; COMB Node = 'taj_c:inst\|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave\|cpu_0_data_master_granted_lcd_display_control_slave~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { taj_c:inst|timer_0_s1_arbitrator:the_timer_0_s1|cpu_0_data_master_requests_timer_0_s1~1 taj_c:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|cpu_0_data_master_granted_lcd_display_control_slave~0 } "NODE_NAME" } } { "taj_c.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/taj_c.v" 1667 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.150 ns) 7.971 ns taj_c:inst\|lcd_display:the_lcd_display\|LCD_E~2 6 COMB LCCOMB_X21_Y23_N26 1 " "Info: 6: + IC(0.800 ns) + CELL(0.150 ns) = 7.971 ns; Loc. = LCCOMB_X21_Y23_N26; Fanout = 1; COMB Node = 'taj_c:inst\|lcd_display:the_lcd_display\|LCD_E~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { taj_c:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|cpu_0_data_master_granted_lcd_display_control_slave~0 taj_c:inst|lcd_display:the_lcd_display|LCD_E~2 } "NODE_NAME" } } { "lcd_display.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/lcd_display.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.919 ns) + CELL(2.632 ns) 12.522 ns LCD_EN 7 PIN PIN_K3 0 " "Info: 7: + IC(1.919 ns) + CELL(2.632 ns) = 12.522 ns; Loc. = PIN_K3; Fanout = 0; PIN Node = 'LCD_EN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.551 ns" { taj_c:inst|lcd_display:the_lcd_display|LCD_E~2 LCD_EN } "NODE_NAME" } } { "lab1b.bdf" "" { Schematic "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1b/lab1b.bdf" { { 456 1568 1744 472 "LCD_EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.892 ns ( 31.08 % ) " "Info: Total cell delay = 3.892 ns ( 31.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.630 ns ( 68.92 % ) " "Info: Total interconnect delay = 8.630 ns ( 68.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.522 ns" { taj_c:inst|cpu_0:the_cpu_0|M_alu_result[17] taj_c:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~2 taj_c:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~4 taj_c:inst|timer_0_s1_arbitrator:the_timer_0_s1|cpu_0_data_master_requests_timer_0_s1~1 taj_c:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|cpu_0_data_master_granted_lcd_display_control_slave~0 taj_c:inst|lcd_display:the_lcd_display|LCD_E~2 LCD_EN } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.522 ns" { taj_c:inst|cpu_0:the_cpu_0|M_alu_result[17] {} taj_c:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~2 {} taj_c:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~4 {} taj_c:inst|timer_0_s1_arbitrator:the_timer_0_s1|cpu_0_data_master_requests_timer_0_s1~1 {} taj_c:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|cpu_0_data_master_granted_lcd_display_control_slave~0 {} taj_c:inst|lcd_display:the_lcd_display|LCD_E~2 {} LCD_EN {} } { 0.000ns 1.292ns 1.566ns 2.014ns 1.039ns 0.800ns 1.919ns } { 0.000ns 0.275ns 0.410ns 0.150ns 0.275ns 0.150ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLOCK_50 CLOCK_50~clkctrl taj_c:inst|cpu_0:the_cpu_0|M_alu_result[17] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} taj_c:inst|cpu_0:the_cpu_0|M_alu_result[17] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.522 ns" { taj_c:inst|cpu_0:the_cpu_0|M_alu_result[17] taj_c:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~2 taj_c:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~4 taj_c:inst|timer_0_s1_arbitrator:the_timer_0_s1|cpu_0_data_master_requests_timer_0_s1~1 taj_c:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|cpu_0_data_master_granted_lcd_display_control_slave~0 taj_c:inst|lcd_display:the_lcd_display|LCD_E~2 LCD_EN } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.522 ns" { taj_c:inst|cpu_0:the_cpu_0|M_alu_result[17] {} taj_c:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~2 {} taj_c:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~4 {} taj_c:inst|timer_0_s1_arbitrator:the_timer_0_s1|cpu_0_data_master_requests_timer_0_s1~1 {} taj_c:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|cpu_0_data_master_granted_lcd_display_control_slave~0 {} taj_c:inst|lcd_display:the_lcd_display|LCD_E~2 {} LCD_EN {} } { 0.000ns 1.292ns 1.566ns 2.014ns 1.039ns 0.800ns 1.919ns } { 0.000ns 0.275ns 0.410ns 0.150ns 0.275ns 0.150ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[3\] altera_internal_jtag~TDIUTAP altera_internal_jtag~CLKDRUSER 2.538 ns register " "Info: th for register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[3\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~CLKDRUSER\") is 2.538 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~CLKDRUSER destination 4.723 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~CLKDRUSER\" to destination register is 4.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~CLKDRUSER 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~CLKDRUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.158 ns) + CELL(0.000 ns) 3.158 ns altera_internal_jtag~CLKDRUSERclkctrl 2 COMB CLKCTRL_G1 23 " "Info: 2: + IC(3.158 ns) + CELL(0.000 ns) = 3.158 ns; Loc. = CLKCTRL_G1; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.158 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 4.723 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[3\] 3 REG LCFF_X11_Y14_N5 1 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 4.723 ns; Loc. = LCFF_X11_Y14_N5; Fanout = 1; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.37 % ) " "Info: Total cell delay = 0.537 ns ( 11.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.186 ns ( 88.63 % ) " "Info: Total interconnect delay = 4.186 ns ( 88.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.723 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.723 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] {} } { 0.000ns 3.158ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.451 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y19_N0 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 20; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.085 ns) + CELL(0.366 ns) 2.451 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[3\] 2 REG LCFF_X11_Y14_N5 1 " "Info: 2: + IC(2.085 ns) + CELL(0.366 ns) = 2.451 ns; Loc. = LCFF_X11_Y14_N5; Fanout = 1; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { altera_internal_jtag~TDIUTAP pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 14.93 % ) " "Info: Total cell delay = 0.366 ns ( 14.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.085 ns ( 85.07 % ) " "Info: Total interconnect delay = 2.085 ns ( 85.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { altera_internal_jtag~TDIUTAP pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.451 ns" { altera_internal_jtag~TDIUTAP {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] {} } { 0.000ns 2.085ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.723 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.723 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] {} } { 0.000ns 3.158ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { altera_internal_jtag~TDIUTAP pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.451 ns" { altera_internal_jtag~TDIUTAP {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] {} } { 0.000ns 2.085ns } { 0.000ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 08 15:00:21 2016 " "Info: Processing ended: Mon Feb 08 15:00:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
