[*]
[*] GTKWave Analyzer v3.3.100 (w)1999-2019 BSI
[*] Sun Apr 16 22:48:20 2023
[*]
[dumpfile] "C:\personal\brew\rtl\v1\test\brew_v1_test_alu_rr.vcd"
[dumpfile_mtime] "Sun Apr 16 19:00:30 2023"
[dumpfile_size] 1441256
[savefile] "C:\personal\brew\rtl\v1\test\brew_v1_test_alu_rr.gtkw"
[timestart] 15098
[size] 1920 1017
[pos] -1 -1
*-10.167977 18010 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] top.
[treeopen] top.cpu.
[treeopen] top.cpu.pipeline.
[treeopen] top.cpu.pipeline.fetch_stage.
[sst_width] 432
[signals_width] 427
[sst_expanded] 1
[sst_vpaned_height] 300
@800200
-EXEC_IN
@28
top.cpu.pipeline.execute_stage.input_port_valid
top.cpu.pipeline.execute_stage.input_port_ready
top.cpu.pipeline.execute_stage.input_port_alu_op
top.cpu.pipeline.execute_stage.input_port_branch_op
top.cpu.pipeline.execute_stage.input_port_do_bse
top.cpu.pipeline.execute_stage.input_port_do_bze
top.cpu.pipeline.execute_stage.input_port_do_wse
top.cpu.pipeline.execute_stage.input_port_do_wze
top.cpu.pipeline.execute_stage.input_port_exec_unit
top.cpu.pipeline.execute_stage.input_port_fetch_av
top.cpu.pipeline.execute_stage.input_port_inst_len[1:0]
top.cpu.pipeline.execute_stage.input_port_ldst_op
top.cpu.pipeline.execute_stage.input_port_mem_access_len[1:0]
@22
top.cpu.pipeline.execute_stage.input_port_op_a[31:0]
top.cpu.pipeline.execute_stage.input_port_op_b[31:0]
top.cpu.pipeline.execute_stage.input_port_op_c[31:0]
top.cpu.pipeline.execute_stage.input_port_result_reg_addr[3:0]
@28
top.cpu.pipeline.execute_stage.input_port_result_reg_addr_valid
top.cpu.pipeline.execute_stage.input_port_shifter_op
@1000200
-EXEC_IN
@800200
-REG_FILE_REQ
@28
top.cpu.pipeline.reg_file.read_req_ready
top.cpu.pipeline.reg_file.read_req_valid
@22
top.cpu.pipeline.reg_file.read_req_read1_addr[3:0]
@28
top.cpu.pipeline.reg_file.read_req_read1_valid
@22
top.cpu.pipeline.reg_file.read_req_read2_addr[3:0]
@28
top.cpu.pipeline.reg_file.read_req_read2_valid
@22
top.cpu.pipeline.reg_file.read_req_rsv_addr[3:0]
@28
top.cpu.pipeline.reg_file.read_req_rsv_valid
@1000200
-REG_FILE_REQ
@800200
-REG_FILE_RSP
@28
top.cpu.pipeline.reg_file.read_rsp_valid
top.cpu.pipeline.reg_file.read_rsp_ready
@22
top.cpu.pipeline.reg_file.read_rsp_read1_data[31:0]
top.cpu.pipeline.reg_file.read_rsp_read2_data[31:0]
top.cpu.pipeline.decode_stage.reg_file_rsp_read2_data[31:0]
@1000200
-REG_FILE_RSP
@22
top.cpu.pipeline.reg_file.rsv_addr_d[3:0]
@28
top.cpu.pipeline.reg_file.rsv_board[14:0]
@800200
-REG_FILE_WR
@22
top.cpu.pipeline.reg_file.write_addr[3:0]
top.cpu.pipeline.reg_file.write_data[31:0]
@28
top.cpu.pipeline.reg_file.write_data_en
top.cpu.pipeline.reg_file.write_valid
@1000200
-REG_FILE_WR
@28
top.cpu.pipeline.reg_file.wait_for_read1
top.cpu.pipeline.reg_file.wait_for_read2
top.cpu.pipeline.reg_file.wait_for_rsv
top.cpu.pipeline.reg_file.out_buf_full
top.cpu.pipeline.reg_file.rsv_set_valid
@22
top.cpu.pipeline.reg_file.rsv_addr[3:0]
@28
top.cpu.pipeline.reg_file.rsv_valid_d
top.cpu.pipeline.reg_file.wait_for_some
top.cpu.pipeline.reg_file.req_advance
top.cpu.pipeline.reg_file.wait_for_write
top.cpu.pipeline.reg_file.wait_for_write_d
[pattern_trace] 1
[pattern_trace] 0
