// Seed: 4036590337
macromodule module_0 (
    output wor id_0,
    input wire id_1,
    output supply0 id_2,
    output supply1 id_3,
    input tri1 id_4,
    input wor id_5,
    output wire id_6
);
  logic id_8;
  logic id_9;
  wire [1 : -1 'b0] id_10;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    input wire id_2,
    output supply0 id_3,
    input supply1 id_4,
    input wire id_5,
    input tri id_6,
    input wand id_7,
    output tri id_8,
    input supply1 id_9,
    output logic id_10,
    input wor id_11,
    input wire id_12,
    input wire id_13,
    output wire id_14
);
  always @(1) id_10 <= id_4 & id_5;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_14,
      id_3,
      id_9,
      id_4,
      id_14
  );
endmodule
