#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Nov 21 13:53:12 2022
# Process ID: 89465
# Current directory: /home/derumigny/FPGA/data/zcu104/2023-Dac/ger-max-throughput/zcu104/impl/verilog/project.runs/synth_1
# Command line: vivado -log bd_0_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl
# Log file: /home/derumigny/FPGA/data/zcu104/2023-Dac/ger-max-throughput/zcu104/impl/verilog/project.runs/synth_1/bd_0_wrapper.vds
# Journal file: /home/derumigny/FPGA/data/zcu104/2023-Dac/ger-max-throughput/zcu104/impl/verilog/project.runs/synth_1/vivado.jou
# Running On: liara, OS: Linux, CPU Frequency: 1364.086 MHz, CPU Physical cores: 8, Host memory: 32553 MB
#-----------------------------------------------------------
source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 36543
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1717.180 ; gain = 86.992 ; free physical = 5083 ; free virtual = 15736
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/derumigny/FPGA/data/zcu104/2023-Dac/ger-max-throughput/zcu104/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 89620
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3049.719 ; gain = 230.828 ; free physical = 2025 ; free virtual = 12664
Synthesis current peak Physical Memory [PSS] (MB): peak = 2348.455; parent = 2183.410; children = 165.045
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4011.285; parent = 3055.660; children = 955.625
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/derumigny/FPGA/data/zcu104/2023-Dac/ger-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/derumigny/FPGA/data/zcu104/2023-Dac/ger-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/derumigny/FPGA/data/zcu104/2023-Dac/ger-max-throughput/zcu104/impl/verilog/project.runs/synth_1/.Xil/Vivado-89465-liara/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/derumigny/FPGA/data/zcu104/2023-Dac/ger-max-throughput/zcu104/impl/verilog/project.runs/synth_1/.Xil/Vivado-89465-liara/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/home/derumigny/FPGA/data/zcu104/2023-Dac/ger-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/home/derumigny/FPGA/data/zcu104/2023-Dac/ger-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3122.625 ; gain = 303.734 ; free physical = 2239 ; free virtual = 12879
Synthesis current peak Physical Memory [PSS] (MB): peak = 2348.455; parent = 2183.410; children = 165.045
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4078.254; parent = 3122.629; children = 955.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3140.438 ; gain = 321.547 ; free physical = 2241 ; free virtual = 12881
Synthesis current peak Physical Memory [PSS] (MB): peak = 2348.455; parent = 2183.410; children = 165.045
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4096.066; parent = 3140.441; children = 955.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3140.438 ; gain = 321.547 ; free physical = 2240 ; free virtual = 12880
Synthesis current peak Physical Memory [PSS] (MB): peak = 2348.455; parent = 2183.410; children = 165.045
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4096.066; parent = 3140.441; children = 955.625
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3140.438 ; gain = 0.000 ; free physical = 2247 ; free virtual = 12887
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/derumigny/FPGA/data/zcu104/2023-Dac/ger-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/derumigny/FPGA/data/zcu104/2023-Dac/ger-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/derumigny/FPGA/data/zcu104/2023-Dac/ger-max-throughput/zcu104/impl/verilog/corr_accel.xdc]
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3220.312 ; gain = 0.000 ; free physical = 2103 ; free virtual = 12743
Finished Parsing XDC File [/home/derumigny/FPGA/data/zcu104/2023-Dac/ger-max-throughput/zcu104/impl/verilog/corr_accel.xdc]
Parsing XDC File [/home/derumigny/FPGA/data/zcu104/2023-Dac/ger-max-throughput/zcu104/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/derumigny/FPGA/data/zcu104/2023-Dac/ger-max-throughput/zcu104/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3220.312 ; gain = 0.000 ; free physical = 2103 ; free virtual = 12743
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3220.312 ; gain = 0.000 ; free physical = 2102 ; free virtual = 12742
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3220.312 ; gain = 401.422 ; free physical = 2207 ; free virtual = 12851
Synthesis current peak Physical Memory [PSS] (MB): peak = 2348.455; parent = 2183.410; children = 165.045
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4143.926; parent = 3188.301; children = 955.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3220.312 ; gain = 401.422 ; free physical = 2207 ; free virtual = 12851
Synthesis current peak Physical Memory [PSS] (MB): peak = 2348.455; parent = 2183.410; children = 165.045
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4143.926; parent = 3188.301; children = 955.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3220.312 ; gain = 401.422 ; free physical = 2206 ; free virtual = 12851
Synthesis current peak Physical Memory [PSS] (MB): peak = 2348.455; parent = 2183.410; children = 165.045
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4143.926; parent = 3188.301; children = 955.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3220.312 ; gain = 401.422 ; free physical = 2202 ; free virtual = 12847
Synthesis current peak Physical Memory [PSS] (MB): peak = 2348.455; parent = 2183.410; children = 165.045
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4143.926; parent = 3188.301; children = 955.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3220.312 ; gain = 401.422 ; free physical = 2148 ; free virtual = 12797
Synthesis current peak Physical Memory [PSS] (MB): peak = 2348.455; parent = 2183.410; children = 165.045
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4143.926; parent = 3188.301; children = 955.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 3681.578 ; gain = 862.688 ; free physical = 988 ; free virtual = 11637
Synthesis current peak Physical Memory [PSS] (MB): peak = 2900.495; parent = 2735.805; children = 165.045
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4637.207; parent = 3681.582; children = 955.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 3681.578 ; gain = 862.688 ; free physical = 987 ; free virtual = 11636
Synthesis current peak Physical Memory [PSS] (MB): peak = 2900.662; parent = 2735.977; children = 165.045
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4637.207; parent = 3681.582; children = 955.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 3700.609 ; gain = 881.719 ; free physical = 986 ; free virtual = 11635
Synthesis current peak Physical Memory [PSS] (MB): peak = 2901.088; parent = 2736.402; children = 165.045
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4656.238; parent = 3700.613; children = 955.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 3706.547 ; gain = 887.656 ; free physical = 1301 ; free virtual = 11945
Synthesis current peak Physical Memory [PSS] (MB): peak = 2923.382; parent = 2745.238; children = 178.149
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4662.176; parent = 3706.551; children = 955.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 3706.547 ; gain = 887.656 ; free physical = 1307 ; free virtual = 11951
Synthesis current peak Physical Memory [PSS] (MB): peak = 2923.382; parent = 2745.254; children = 178.149
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4662.176; parent = 3706.551; children = 955.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 3706.547 ; gain = 887.656 ; free physical = 1308 ; free virtual = 11951
Synthesis current peak Physical Memory [PSS] (MB): peak = 2923.382; parent = 2745.270; children = 178.149
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4662.176; parent = 3706.551; children = 955.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 3706.547 ; gain = 887.656 ; free physical = 1309 ; free virtual = 11952
Synthesis current peak Physical Memory [PSS] (MB): peak = 2923.382; parent = 2745.270; children = 178.149
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4662.176; parent = 3706.551; children = 955.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 3706.547 ; gain = 887.656 ; free physical = 1309 ; free virtual = 11953
Synthesis current peak Physical Memory [PSS] (MB): peak = 2923.382; parent = 2745.270; children = 178.149
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4662.176; parent = 3706.551; children = 955.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 3706.547 ; gain = 887.656 ; free physical = 1309 ; free virtual = 11953
Synthesis current peak Physical Memory [PSS] (MB): peak = 2923.382; parent = 2745.285; children = 178.149
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4662.176; parent = 3706.551; children = 955.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 3706.547 ; gain = 887.656 ; free physical = 1309 ; free virtual = 11953
Synthesis current peak Physical Memory [PSS] (MB): peak = 2923.382; parent = 2745.316; children = 178.149
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4662.176; parent = 3706.551; children = 955.625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 3706.547 ; gain = 807.781 ; free physical = 1349 ; free virtual = 11993
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 3706.555 ; gain = 887.656 ; free physical = 1349 ; free virtual = 11993
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3706.555 ; gain = 0.000 ; free physical = 1343 ; free virtual = 11987
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3748.203 ; gain = 0.000 ; free physical = 1376 ; free virtual = 12020
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 942b0c8c
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:02 . Memory (MB): peak = 3748.203 ; gain = 1970.148 ; free physical = 1576 ; free virtual = 12220
INFO: [Common 17-1381] The checkpoint '/home/derumigny/FPGA/data/zcu104/2023-Dac/ger-max-throughput/zcu104/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 21 13:54:33 2022...
