# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"cpu_sim_func_impl.v" \
"../../../../../Basys3_CPU.srcs/sim_1/imports/new/cpu_sim.v" \
"../../../../../Basys3_CPU.srcs/sim_1/imports/vivado/memory/memory.srcs/sim_1/new/memory_sim.v" \
"../../../../../Basys3_CPU.srcs/sim_1/imports/vivado/alu/alu.srcs/sim_1/new/alu_sim.v" \
"../../../../../Basys3_CPU.srcs/sim_1/imports/vivado/pipe_controller/pipe_controller.srcs/sim_1/new/pipe_sim.v" \
"../../../../../Basys3_CPU.srcs/sim_1/imports/vivado/counter/counter.srcs/sim_1/new/counter_sim.v" \
"../../../../../Basys3_CPU.srcs/sim_1/imports/vivado/register/register.srcs/sim_1/new/register_sim.v" \

# Do not sort compile order
nosort
