{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700353407596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700353407597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 16:23:26 2023 " "Processing started: Sat Nov 18 16:23:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700353407597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1700353407597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SUPER_IO_BOARD -c SUPER_IO_BOARD " "Command: quartus_sta SUPER_IO_BOARD -c SUPER_IO_BOARD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1700353407597 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1700353408098 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1700353408848 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1700353408848 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700353408956 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700353408956 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "208 " "The Timing Analyzer is analyzing 208 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1700353409638 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SUPER_IO_BOARD.sdc " "Synopsys Design Constraints File file not found: 'SUPER_IO_BOARD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1700353409908 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1700353409909 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_50 CLK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_50 CLK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1700353409948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1700353409948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1700353409948 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700353409948 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1700353409949 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Microcomputer:inst\|cpuClock Microcomputer:inst\|cpuClock " "create_clock -period 1.000 -name Microcomputer:inst\|cpuClock Microcomputer:inst\|cpuClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700353409966 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_INTERFACE_PORTS- FPGA_INTERFACE_PORTS- " "create_clock -period 1.000 -name FPGA_INTERFACE_PORTS- FPGA_INTERFACE_PORTS-" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700353409966 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Microcomputer:inst\|T80s:cpu1\|IORQ_n Microcomputer:inst\|T80s:cpu1\|IORQ_n " "create_clock -period 1.000 -name Microcomputer:inst\|T80s:cpu1\|IORQ_n Microcomputer:inst\|T80s:cpu1\|IORQ_n" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700353409966 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " "create_clock -period 1.000 -name Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700353409966 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_BOARD_RESET- FPGA_BOARD_RESET- " "create_clock -period 1.000 -name FPGA_BOARD_RESET- FPGA_BOARD_RESET-" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700353409966 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_S100_SERIAL_PORTS- FPGA_S100_SERIAL_PORTS- " "create_clock -period 1.000 -name FPGA_S100_SERIAL_PORTS- FPGA_S100_SERIAL_PORTS-" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700353409966 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Microcomputer:inst\|T80s:cpu1\|MREQ_n Microcomputer:inst\|T80s:cpu1\|MREQ_n " "create_clock -period 1.000 -name Microcomputer:inst\|T80s:cpu1\|MREQ_n Microcomputer:inst\|T80s:cpu1\|MREQ_n" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700353409966 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_UART_8255_SELECT- FPGA_UART_8255_SELECT- " "create_clock -period 1.000 -name FPGA_UART_8255_SELECT- FPGA_UART_8255_SELECT-" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700353409966 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_SPI_I2C_PORTS- FPGA_SPI_I2C_PORTS- " "create_clock -period 1.000 -name FPGA_SPI_I2C_PORTS- FPGA_SPI_I2C_PORTS-" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700353409966 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " "create_clock -period 1.000 -name ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700353409966 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2_keyboard_to_ascii:inst37\|ascii_new ps2_keyboard_to_ascii:inst37\|ascii_new " "create_clock -period 1.000 -name ps2_keyboard_to_ascii:inst37\|ascii_new ps2_keyboard_to_ascii:inst37\|ascii_new" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700353409966 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " "create_clock -period 1.000 -name Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700353409966 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700353409966 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1700353410091 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700353410107 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1700353410112 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1700353410169 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700353410752 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700353410752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.795 " "Worst-case setup slack is -13.795" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353410765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353410765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.795           -3643.878 Microcomputer:inst\|cpuClock  " "  -13.795           -3643.878 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353410765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.080           -1134.197 CLK_50  " "   -6.080           -1134.197 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353410765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.362            -328.401 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -5.362            -328.401 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353410765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.318            -155.799 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -5.318            -155.799 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353410765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.891              -5.266 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -3.891              -5.266 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353410765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.115             -33.836 FPGA_S100_SERIAL_PORTS-  " "   -2.115             -33.836 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353410765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.108             -59.653 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "   -2.108             -59.653 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353410765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.004             -14.557 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.004             -14.557 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353410765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.573             -18.893 FPGA_UART_8255_SELECT-  " "   -1.573             -18.893 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353410765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.743              -1.799 FPGA_SPI_I2C_PORTS-  " "   -0.743              -1.799 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353410765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.212              -1.136 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -0.212              -1.136 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353410765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.523               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   46.523               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353410765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700353410765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.937 " "Worst-case hold slack is -1.937" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353410842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353410842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.937             -16.610 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -1.937             -16.610 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353410842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.556              -1.538 Microcomputer:inst\|cpuClock  " "   -0.556              -1.538 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353410842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.403              -2.670 FPGA_SPI_I2C_PORTS-  " "   -0.403              -2.670 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353410842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.226              -1.771 FPGA_S100_SERIAL_PORTS-  " "   -0.226              -1.771 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353410842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.134              -0.258 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -0.134              -0.258 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353410842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 CLK_50  " "    0.063               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353410842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.078               0.000 FPGA_UART_8255_SELECT-  " "    0.078               0.000 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353410842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.487               0.000 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "    0.487               0.000 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353410842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.555               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353410842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.585               0.000 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "    0.585               0.000 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353410842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.724               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    0.724               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353410842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.737               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.737               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353410842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700353410842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.628 " "Worst-case recovery slack is -5.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.628             -15.786 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -5.628             -15.786 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.325            -721.119 Microcomputer:inst\|cpuClock  " "   -5.325            -721.119 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.849             -22.871 FPGA_INTERFACE_PORTS-  " "   -4.849             -22.871 FPGA_INTERFACE_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.805            -117.081 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -4.805            -117.081 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.693              -3.693 FPGA_BOARD_RESET-  " "   -3.693              -3.693 FPGA_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.227             -16.837 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -3.227             -16.837 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.625            -123.696 FPGA_S100_SERIAL_PORTS-  " "   -2.625            -123.696 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.239             -50.930 FPGA_UART_8255_SELECT-  " "   -2.239             -50.930 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.858              -1.858 ps2_keyboard_to_ascii:inst37\|ascii_new  " "   -1.858              -1.858 ps2_keyboard_to_ascii:inst37\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.770             -73.619 CLK_50  " "   -1.770             -73.619 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.369              -7.876 FPGA_SPI_I2C_PORTS-  " "   -1.369              -7.876 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700353411050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.977 " "Worst-case removal slack is -2.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.977             -35.694 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -2.977             -35.694 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.087              -0.488 FPGA_SPI_I2C_PORTS-  " "   -0.087              -0.488 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 FPGA_INTERFACE_PORTS-  " "    0.101               0.000 FPGA_INTERFACE_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 FPGA_S100_SERIAL_PORTS-  " "    0.102               0.000 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 FPGA_UART_8255_SELECT-  " "    0.122               0.000 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.571               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "    0.571               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.325               0.000 FPGA_BOARD_RESET-  " "    1.325               0.000 FPGA_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.381               0.000 Microcomputer:inst\|cpuClock  " "    1.381               0.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.478               0.000 ps2_keyboard_to_ascii:inst37\|ascii_new  " "    1.478               0.000 ps2_keyboard_to_ascii:inst37\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.636               0.000 CLK_50  " "    1.636               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.879               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    1.879               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700353411095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -105.406 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "   -3.201            -105.406 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.396 FPGA_INTERFACE_PORTS-  " "   -3.000             -19.396 FPGA_INTERFACE_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.487 FPGA_BOARD_RESET-  " "   -3.000              -4.487 FPGA_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 FPGA_S100_SERIAL_PORTS-  " "   -3.000              -3.000 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 FPGA_SPI_I2C_PORTS-  " "   -3.000              -3.000 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 FPGA_UART_8255_SELECT-  " "   -3.000              -3.000 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.178            -225.795 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -2.178            -225.795 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -514.502 Microcomputer:inst\|cpuClock  " "   -1.487            -514.502 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -118.960 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -1.487            -118.960 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -1.487             -16.357 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -1.487              -5.948 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 ps2_keyboard_to_ascii:inst37\|ascii_new  " "   -1.487              -1.487 ps2_keyboard_to_ascii:inst37\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.598               0.000 CLK_50  " "    9.598               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.715               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   24.715               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.718               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.718               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353411110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700353411110 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 21 synchronizer chains. " "Report Metastability: Found 21 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1700353413212 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700353413212 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1700353413249 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1700353413315 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1700353415458 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700353416360 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700353416503 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700353416503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.891 " "Worst-case setup slack is -12.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.891           -3409.070 Microcomputer:inst\|cpuClock  " "  -12.891           -3409.070 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.834           -1010.907 CLK_50  " "   -5.834           -1010.907 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.100            -149.732 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -5.100            -149.732 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.034            -304.919 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -5.034            -304.919 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.565              -4.612 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -3.565              -4.612 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.925             -56.215 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "   -1.925             -56.215 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.808             -25.299 FPGA_S100_SERIAL_PORTS-  " "   -1.808             -25.299 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.586             -11.204 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.586             -11.204 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.347             -13.693 FPGA_UART_8255_SELECT-  " "   -1.347             -13.693 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.639              -1.011 FPGA_SPI_I2C_PORTS-  " "   -0.639              -1.011 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.219              -0.632 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -0.219              -0.632 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.928               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   46.928               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700353416549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.918 " "Worst-case hold slack is -1.918" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.918             -16.158 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -1.918             -16.158 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.528              -3.545 FPGA_SPI_I2C_PORTS-  " "   -0.528              -3.545 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.452              -1.133 Microcomputer:inst\|cpuClock  " "   -0.452              -1.133 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.372              -3.030 FPGA_S100_SERIAL_PORTS-  " "   -0.372              -3.030 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.123              -0.237 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -0.123              -0.237 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093              -0.165 FPGA_UART_8255_SELECT-  " "   -0.093              -0.165 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 CLK_50  " "    0.091               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.430               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "    0.494               0.000 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.533               0.000 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "    0.533               0.000 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.667               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    0.667               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.685               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.685               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700353416634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.171 " "Worst-case recovery slack is -5.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.171             -14.300 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -5.171             -14.300 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.995            -678.282 Microcomputer:inst\|cpuClock  " "   -4.995            -678.282 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.622             -22.873 FPGA_INTERFACE_PORTS-  " "   -4.622             -22.873 FPGA_INTERFACE_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.484            -114.303 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -4.484            -114.303 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.427              -3.427 FPGA_BOARD_RESET-  " "   -3.427              -3.427 FPGA_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.972             -17.203 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -2.972             -17.203 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.272             -94.118 FPGA_S100_SERIAL_PORTS-  " "   -2.272             -94.118 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.940             -38.523 FPGA_UART_8255_SELECT-  " "   -1.940             -38.523 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.610              -1.610 ps2_keyboard_to_ascii:inst37\|ascii_new  " "   -1.610              -1.610 ps2_keyboard_to_ascii:inst37\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.581             -65.822 CLK_50  " "   -1.581             -65.822 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.058              -5.322 FPGA_SPI_I2C_PORTS-  " "   -1.058              -5.322 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700353416699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.758 " "Worst-case removal slack is -2.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.758             -36.968 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -2.758             -36.968 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.144              -0.828 FPGA_SPI_I2C_PORTS-  " "   -0.144              -0.828 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.025               0.000 FPGA_S100_SERIAL_PORTS-  " "    0.025               0.000 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.056               0.000 FPGA_INTERFACE_PORTS-  " "    0.056               0.000 FPGA_INTERFACE_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.070               0.000 FPGA_UART_8255_SELECT-  " "    0.070               0.000 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.519               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "    0.519               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.156               0.000 Microcomputer:inst\|cpuClock  " "    1.156               0.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.221               0.000 FPGA_BOARD_RESET-  " "    1.221               0.000 FPGA_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.350               0.000 ps2_keyboard_to_ascii:inst37\|ascii_new  " "    1.350               0.000 ps2_keyboard_to_ascii:inst37\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.599               0.000 CLK_50  " "    1.599               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.678               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    1.678               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700353416894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -105.406 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "   -3.201            -105.406 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.478 FPGA_INTERFACE_PORTS-  " "   -3.000             -19.478 FPGA_INTERFACE_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.527 FPGA_BOARD_RESET-  " "   -3.000              -4.527 FPGA_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 FPGA_S100_SERIAL_PORTS-  " "   -3.000              -3.000 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 FPGA_SPI_I2C_PORTS-  " "   -3.000              -3.000 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 FPGA_UART_8255_SELECT-  " "   -3.000              -3.000 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.094            -203.105 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -2.094            -203.105 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -517.792 Microcomputer:inst\|cpuClock  " "   -1.487            -517.792 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -118.960 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -1.487            -118.960 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -1.487             -16.357 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -6.042 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -1.487              -6.042 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 ps2_keyboard_to_ascii:inst37\|ascii_new  " "   -1.487              -1.487 ps2_keyboard_to_ascii:inst37\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.595               0.000 CLK_50  " "    9.595               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.716               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   24.716               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.716               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.716               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353416924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700353416924 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 21 synchronizer chains. " "Report Metastability: Found 21 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1700353419464 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700353419464 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1700353419514 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700353420057 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700353420099 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700353420099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.398 " "Worst-case setup slack is -5.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.398           -1379.521 Microcomputer:inst\|cpuClock  " "   -5.398           -1379.521 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.313            -631.735 CLK_50  " "   -2.313            -631.735 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.002             -46.879 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -2.002             -46.879 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.887              -1.887 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -1.887              -1.887 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.701             -94.446 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -1.701             -94.446 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.847              -6.111 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.847              -6.111 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.507              -0.649 FPGA_S100_SERIAL_PORTS-  " "   -0.507              -0.649 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.398             -10.727 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "   -0.398             -10.727 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.219              -0.470 FPGA_UART_8255_SELECT-  " "   -0.219              -0.470 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 FPGA_SPI_I2C_PORTS-  " "    0.145               0.000 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "    0.362               0.000 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.453               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   48.453               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700353420147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.727 " "Worst-case hold slack is -0.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.727              -5.759 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -0.727              -5.759 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.290              -0.906 Microcomputer:inst\|cpuClock  " "   -0.290              -0.906 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.062              -0.346 FPGA_SPI_I2C_PORTS-  " "   -0.062              -0.346 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.039               0.000 FPGA_S100_SERIAL_PORTS-  " "    0.039               0.000 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 CLK_50  " "    0.081               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "    0.135               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 FPGA_UART_8255_SELECT-  " "    0.166               0.000 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "    0.203               0.000 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "    0.209               0.000 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    0.280               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.291               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.293               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700353420247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.749 " "Worst-case recovery slack is -2.749" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.749              -8.064 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -2.749              -8.064 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.095            -273.004 Microcomputer:inst\|cpuClock  " "   -2.095            -273.004 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.760             -43.253 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -1.760             -43.253 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.605              -4.408 FPGA_INTERFACE_PORTS-  " "   -1.605              -4.408 FPGA_INTERFACE_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.596             -94.247 FPGA_S100_SERIAL_PORTS-  " "   -1.596             -94.247 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.354             -39.590 FPGA_UART_8255_SELECT-  " "   -1.354             -39.590 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.205              -1.205 FPGA_BOARD_RESET-  " "   -1.205              -1.205 FPGA_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.042              -7.094 FPGA_SPI_I2C_PORTS-  " "   -1.042              -7.094 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.024              -1.024 ps2_keyboard_to_ascii:inst37\|ascii_new  " "   -1.024              -1.024 ps2_keyboard_to_ascii:inst37\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.017             -42.662 CLK_50  " "   -1.017             -42.662 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.977              -2.004 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -0.977              -2.004 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700353420310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.062 " "Worst-case removal slack is -1.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.062              -3.398 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -1.062              -3.398 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.128              -0.256 FPGA_INTERFACE_PORTS-  " "   -0.128              -0.256 FPGA_INTERFACE_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.013              -0.046 FPGA_SPI_I2C_PORTS-  " "   -0.013              -0.046 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 FPGA_UART_8255_SELECT-  " "    0.081               0.000 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 FPGA_S100_SERIAL_PORTS-  " "    0.086               0.000 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "    0.493               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.534               0.000 ps2_keyboard_to_ascii:inst37\|ascii_new  " "    0.534               0.000 ps2_keyboard_to_ascii:inst37\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.541               0.000 FPGA_BOARD_RESET-  " "    0.541               0.000 FPGA_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.547               0.000 Microcomputer:inst\|cpuClock  " "    0.547               0.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.569               0.000 CLK_50  " "    0.569               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.804               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    0.804               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700353420373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -29.139 FPGA_S100_SERIAL_PORTS-  " "   -3.000             -29.139 FPGA_S100_SERIAL_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -20.744 FPGA_INTERFACE_PORTS-  " "   -3.000             -20.744 FPGA_INTERFACE_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.197 FPGA_UART_8255_SELECT-  " "   -3.000             -15.197 FPGA_UART_8255_SELECT- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.721 FPGA_SPI_I2C_PORTS-  " "   -3.000              -6.721 FPGA_SPI_I2C_PORTS- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.551 FPGA_BOARD_RESET-  " "   -3.000              -4.551 FPGA_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -346.000 Microcomputer:inst\|cpuClock  " "   -1.000            -346.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -80.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -1.000             -80.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -46.410 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -1.000             -46.410 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -34.000 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "   -1.000             -34.000 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -1.000             -11.000 ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -1.000              -4.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 ps2_keyboard_to_ascii:inst37\|ascii_new  " "   -1.000              -1.000 ps2_keyboard_to_ascii:inst37\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.199               0.000 CLK_50  " "    9.199               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.798               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   24.798               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.798               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.798               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700353420409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700353420409 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 21 synchronizer chains. " "Report Metastability: Found 21 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1700353423293 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700353423293 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1700353424535 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1700353424547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700353425300 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 18 16:23:45 2023 " "Processing ended: Sat Nov 18 16:23:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700353425300 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700353425300 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700353425300 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1700353425300 ""}
