<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: Data Fields</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('functions_i.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
<div class="textblock">Here is a list of all struct and union fields with links to the structures/unions they belong to:</div>

<h3><a id="index_i" name="index_i"></a>- i -</h3><ul>
<li>I&#160;:&#160;<a class="el" href="structMMC__Type.html#a7e35534b385d462d8fd591d85f05021e">MMC_Type</a></li>
<li>i16&#160;:&#160;<a class="el" href="structmcl__debug__cfg__t.html#aea2067ac5d0e4f862c059838cba77f20">mcl_debug_cfg_t</a></li>
<li>i2c_clock_name&#160;:&#160;<a class="el" href="structhpm__i2c__cfg__t.html#a74e9857c263f1374ca3269d7d0da43c0">hpm_i2c_cfg_t</a></li>
<li>i2c_device_addr&#160;:&#160;<a class="el" href="structcamera__context__t.html#ad2898dd1b42e36b4227a77ac333bb4a9">camera_context_t</a></li>
<li>i2c_mode&#160;:&#160;<a class="el" href="structi2c__config__t.html#aa9fa1b342a038a78d740b46e4f8ba334">i2c_config_t</a></li>
<li>i2c_ptr&#160;:&#160;<a class="el" href="structhpm__i2c__cfg__t.html#aeb4e978954883f82cf203084f2d82bc6">hpm_i2c_cfg_t</a>, <a class="el" href="structhpm__pmbus__cfg__t.html#a72e4c04f592f541dd28844af1df0db21">hpm_pmbus_cfg_t</a></li>
<li>i2s_rx&#160;:&#160;<a class="el" href="structhpm__i2s__over__spi.html#a034ba286743fd52314032e18105969e6">hpm_i2s_over_spi</a></li>
<li>I2SCLK&#160;:&#160;<a class="el" href="structSYSCTL__Type.html#a496d23dbdc6d22853497edf10c2a60e5">SYSCTL_Type</a></li>
<li>i32&#160;:&#160;<a class="el" href="structmcl__debug__cfg__t.html#aaa853eda033b0896116e6fa235e2e30f">mcl_debug_cfg_t</a></li>
<li>i8&#160;:&#160;<a class="el" href="structmcl__debug__cfg__t.html#af6ce050989c4e9bba8762db4ee91b2cb">mcl_debug_cfg_t</a></li>
<li>i_kd&#160;:&#160;<a class="el" href="structbldc__contrl__pid__par.html#a73471ab167e682605873963722770bbf">bldc_contrl_pid_par</a></li>
<li>i_ki&#160;:&#160;<a class="el" href="structbldc__contrl__pid__par.html#a8801678bd468620bab9c8b752728f289">bldc_contrl_pid_par</a></li>
<li>i_kp&#160;:&#160;<a class="el" href="structbldc__contrl__pid__par.html#a4ac217567be814d244a10888616496c6">bldc_contrl_pid_par</a></li>
<li>i_lstator_h&#160;:&#160;<a class="el" href="structhpm__motor__par.html#aab93e445d7412be9a05165c9d9447479">hpm_motor_par</a></li>
<li>i_max&#160;:&#160;<a class="el" href="structbldc__contrl__pid__par.html#a8528f4d2de7604af531beaa910325e5d">bldc_contrl_pid_par</a>, <a class="el" href="structphysical__motor__q__t.html#a923c803b6685e980596c77ff91be8671">physical_motor_q_t</a>, <a class="el" href="structphysical__motor__t.html#ab683581882df9a924a90da4d340fa8fc">physical_motor_t</a></li>
<li>i_maxspeed_rs&#160;:&#160;<a class="el" href="structhpm__motor__par.html#a33330828e8cc713b98ba424b679cd9b8">hpm_motor_par</a></li>
<li>i_motor_id&#160;:&#160;<a class="el" href="structbldc__control__pwmout__par.html#aa8596f8b1295bf40b53272fc9a4c7885">bldc_control_pwmout_par</a></li>
<li>i_motorpar&#160;:&#160;<a class="el" href="structbldc__contrl__spd__par.html#a1f34705f739c85d3716dde045bfdf0ce">bldc_contrl_spd_par</a>, <a class="el" href="structhpm__mcl__para.html#a7cf55c49a04fdf159069c58551ffebee">hpm_mcl_para</a></li>
<li>i_phasecur_a&#160;:&#160;<a class="el" href="structhpm__motor__par.html#a00b50726ad92683e216dd6e13aa21f9b">hpm_motor_par</a></li>
<li>i_phasevol_v&#160;:&#160;<a class="el" href="structhpm__motor__par.html#a57db90a942cc45e6db62c8ed95499db8">hpm_motor_par</a></li>
<li>i_poles_n&#160;:&#160;<a class="el" href="structhpm__motor__par.html#a23f0ac7e8dab4cfbce054c8a6fe2f505">hpm_motor_par</a></li>
<li>i_pwm_reload&#160;:&#160;<a class="el" href="structbldc__control__pwmout__par.html#ae397fc33c02c8b2fbaa565f43d295d73">bldc_control_pwmout_par</a></li>
<li>i_pwm_reload_max&#160;:&#160;<a class="el" href="structbldc__control__pwm__par.html#a50aa17c9530c8ad489d60742e5488638">bldc_control_pwm_par</a></li>
<li>i_rated&#160;:&#160;<a class="el" href="structphysical__motor__q__t.html#a5afdeafd39316cbfd61732729dc35eda">physical_motor_q_t</a>, <a class="el" href="structphysical__motor__t.html#aecf1e893042d9fae0043dfc1dd9b5c7e">physical_motor_t</a></li>
<li>i_rstator_ohm&#160;:&#160;<a class="el" href="structhpm__motor__par.html#adcb0ea7f6d96d554493d1be6f49cd24e">hpm_motor_par</a></li>
<li>i_samplingper_s&#160;:&#160;<a class="el" href="structhpm__motor__par.html#a0ee80ca777dab6a85d4d3ad68d81f066">hpm_motor_par</a></li>
<li>i_speedacq&#160;:&#160;<a class="el" href="structbldc__contrl__spd__par.html#aaf5431e6a02f734a023393c3252cd5ab">bldc_contrl_spd_par</a></li>
<li>i_speedfilter&#160;:&#160;<a class="el" href="structbldc__contrl__spd__par.html#a85d8a3ff6514959af8679d966714450c">bldc_contrl_spd_par</a></li>
<li>i_speedlooptime_s&#160;:&#160;<a class="el" href="structbldc__contrl__spd__par.html#a1b5a38249d839503ddbc0b88356f2afc">bldc_contrl_spd_par</a></li>
<li>i_sync_id&#160;:&#160;<a class="el" href="structbldc__control__pwmout__par.html#a50bd3f083e3b1cb311f376ac8dda0729">bldc_control_pwmout_par</a></li>
<li>ialpha&#160;:&#160;<a class="el" href="structbldc__contrl__foc__par.html#a2458a1fbf176e422507751ceb28e117e">bldc_contrl_foc_par</a>, <a class="el" href="structhpm__mcl__para.html#a6b5fa9484b57c5ae03bb248b16001912">hpm_mcl_para</a></li>
<li>ialpha_mem&#160;:&#160;<a class="el" href="structhpm__mcl__para.html#a78c1303396e4eadd36d132b3163f57b8">hpm_mcl_para</a>, <a class="el" href="structmcl__control__smc__t.html#ae30f9f1f5cee87bc25dc7a169ed299cc">mcl_control_smc_t</a></li>
<li>ibeta&#160;:&#160;<a class="el" href="structbldc__contrl__foc__par.html#a3efcb888dad9b9c253b60700d2e94331">bldc_contrl_foc_par</a>, <a class="el" href="structhpm__mcl__para.html#a687ac7302f1dad40a3bfd8d109284b4b">hpm_mcl_para</a></li>
<li>ibeta_mem&#160;:&#160;<a class="el" href="structhpm__mcl__para.html#aaa9accb0a47220251a8f32aa26c09380">hpm_mcl_para</a>, <a class="el" href="structmcl__control__smc__t.html#a9de8147eb415d59969d3bb76be78b8ad">mcl_control_smc_t</a></li>
<li>ic&#160;:&#160;<a class="el" href="structenet__tx__desc__t.html#ad49218ba99ab548af4434a2dd5faf2ec">enet_tx_desc_t</a></li>
<li>ID&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a68304859d0a30a67fdd631456b21705a">DDRCTL_Type</a>, <a class="el" href="structLIN__Type.html#aa9e5692752634f63a7cc7c4955674412">LIN_Type</a></li>
<li>id&#160;:&#160;<a class="el" href="structlin__trans__config__t.html#a0e4aa1065597c43d034c52c74ee59781">lin_trans_config_t</a>, <a class="el" href="structmcl__loop__t.html#a5f9a31079d71cd63b00714073fe1bfad">mcl_loop_t</a>, <a class="el" href="structtsw__frame__t.html#a7e523c24934f428c6e6990174e7d3224">tsw_frame_t</a>, <a class="el" href="structuart__lin__master__config__t.html#a5882ef80542e9f340b0f9e0a3e5933f2">uart_lin_master_config_t</a></li>
<li>id1&#160;:&#160;<a class="el" href="structmcan__std__id__filter__elem__struct.html#ada997ff601b95dcda5258c62807398d7">mcan_std_id_filter_elem_struct</a></li>
<li>id2&#160;:&#160;<a class="el" href="structmcan__std__id__filter__elem__struct.html#a98e726d4bd2ed1416ed200d8ebb8ad19">mcan_std_id_filter_elem_struct</a></li>
<li>id_mode&#160;:&#160;<a class="el" href="structcan__filter__config__t.html#a1190dad2fc30aac814b0b42b040cb7d9">can_filter_config_t</a></li>
<li>ID_NEGEDGE&#160;:&#160;<a class="el" href="structVSC__Type.html#a3f2c67289713e84bae43ebb36e222fa2">VSC_Type</a></li>
<li>ID_POSEDGE&#160;:&#160;<a class="el" href="structVSC__Type.html#a38d0fc27bc6470bf47fb2b999acefe2e">VSC_Type</a></li>
<li>IDEAL_WN_SIZE&#160;:&#160;<a class="el" href="structCAM__Type.html#a56ab3396fec9dcc2d050c07ef90653ba">CAM_Type</a></li>
<li>IDLE_CFG&#160;:&#160;<a class="el" href="structUART__Type.html#a0d7e28ccbb9d7b4f4585a8229d054328">UART_Type</a></li>
<li>idle_cond&#160;:&#160;<a class="el" href="structhpm__uart__rxline__idle__detect__config.html#ac10be4ac05402fc825433b0777b3683e">hpm_uart_rxline_idle_detect_config</a></li>
<li>idle_timeout_in_ns&#160;:&#160;<a class="el" href="structfemc__sdram__config__t.html#a7d8ecc941652eb1af5e031ebf814dd4f">femc_sdram_config_t</a></li>
<li>IDMISC&#160;:&#160;<a class="el" href="structDMA__Type.html#aeefaed36f6b19c369468fc899b99f0c2">DMA_Type</a>, <a class="el" href="structDMAV2__Type.html#a211b5c3befc63c04233fe7f4867a5efc">DMAV2_Type</a></li>
<li>IDSEL&#160;:&#160;<a class="el" href="structTSW__Type.html#a9245235e4b23aa66ad5b43c4d8ce21e1">TSW_Type</a></li>
<li>IDX&#160;:&#160;<a class="el" href="structSEI__Type.html#a5aa0ff0185b1d00cb2a245ef011103ce">SEI_Type</a></li>
<li>idx&#160;:&#160;<a class="el" href="structtsw__cb__stmid__entry__t.html#a9484583b2631f65690053e7a52a4a681">tsw_cb_stmid_entry_t</a>, <a class="el" href="structtsw__psfp__filter__config__t.html#a45c4ddcc86915b1c7797c8a24527a55a">tsw_psfp_filter_config_t</a>, <a class="el" href="structtsw__psfp__flow__meter__config__t.html#a2c536abb390ab162d75e90865ae45858">tsw_psfp_flow_meter_config_t</a>, <a class="el" href="structtsw__psfp__gate__dynamic__mode__config__t.html#a784a0b3ab83f507bbf3f7bd658e9fd59">tsw_psfp_gate_dynamic_mode_config_t</a>, <a class="el" href="structtsw__psfp__gate__static__mode__config__t.html#ac627cbc8f6e707c4581b8ffb0c331d67">tsw_psfp_gate_static_mode_config_t</a></li>
<li>IE&#160;:&#160;<a class="el" href="structGPIO__Type.html#a9a2edfb9d48b5c953d338c840ba4322a">GPIO_Type</a>, <a class="el" href="structMCAN__Type.html#a5cb716f3d074dd9767b8aa0d86c1d695">MCAN_Type</a></li>
<li>IER&#160;:&#160;<a class="el" href="structUART__Type.html#afb6192a7342ad146b7b6e20657e8558d">UART_Type</a></li>
<li>IF&#160;:&#160;<a class="el" href="structGPIO__Type.html#af2e79a2d6130358ef94385266427ff5e">GPIO_Type</a></li>
<li>if_type&#160;:&#160;<a class="el" href="structhpm__panel.html#a5aed835423ffc22cf404a9e06f3296a6">hpm_panel</a></li>
<li>IGFRCNT&#160;:&#160;<a class="el" href="structTSW__Type.html#a4505e043a7aaf8aa2cb5be6874e1824c">TSW_Type</a></li>
<li>ignore_invalid_samples&#160;:&#160;<a class="el" href="structsdm__comparator__config__t.html#a26c4c7d7fdf7292bd40518999f9fefff">sdm_comparator_config_t</a>, <a class="el" href="structsdm__filter__config__t.html#a2faba767ce32765d29c4fe485f456d47">sdm_filter_config_t</a></li>
<li>ignore_pos_dir&#160;:&#160;<a class="el" href="structqeiv2__pos__cmp__match__config__t.html#ab11f1a31f58b63b667ba43ab7e56eb01">qeiv2_pos_cmp_match_config_t</a></li>
<li>ignore_rotate_dir&#160;:&#160;<a class="el" href="structqeiv2__phcnt__cmp__match__config__t.html#ad49538d120d6f559e7fcadc29f2ff298">qeiv2_phcnt_cmp_match_config_t</a></li>
<li>ignore_zcmp&#160;:&#160;<a class="el" href="structqeiv2__phcnt__cmp__match__config__t.html#a0c6ee1972267541a3377503109fbfb56">qeiv2_phcnt_cmp_match_config_t</a></li>
<li>ihe&#160;:&#160;<a class="el" href="structenet__tx__desc__t.html#a22ae588ea36714d22f5a036ea48e66b3">enet_tx_desc_t</a></li>
<li>IIR&#160;:&#160;<a class="el" href="structUART__Type.html#a5b61d07fd0a8d6bbc6cff84c2f2102fb">UART_Type</a></li>
<li>iir&#160;:&#160;<a class="el" href="structmcl__analog__t.html#af941a0f59753ae8b5bda58d344559cf5">mcl_analog_t</a></li>
<li>IIR2&#160;:&#160;<a class="el" href="structUART__Type.html#aa8b5f1acb66dd604d93c6ad6756aaa86">UART_Type</a></li>
<li>IIR_A&#160;:&#160;<a class="el" href="structRDC__Type.html#af093812472dbe0688efc0478b91f88c4">RDC_Type</a></li>
<li>IIR_B&#160;:&#160;<a class="el" href="structRDC__Type.html#a875c93641fdccfc23358d3485f6a0582">RDC_Type</a></li>
<li>iirfilter&#160;:&#160;<a class="el" href="structmcl__encoder__t.html#a06e658718f9935ac990b5147a023359d">mcl_encoder_t</a></li>
<li>ILE&#160;:&#160;<a class="el" href="structMCAN__Type.html#a8d1257138c39b1e03d5cb0d1a09c95f5">MCAN_Type</a></li>
<li>illegal_command&#160;:&#160;<a class="el" href="unionemmc__card__status__t.html#a77c8f66620f317676741f6849f4c3986">emmc_card_status_t</a>, <a class="el" href="unionsdmmc__r1__status__t.html#a76f8e805de73ee3eb5a7807f252bf079">sdmmc_r1_status_t</a></li>
<li>ILS&#160;:&#160;<a class="el" href="structMCAN__Type.html#abb585d680f6e95ef73486ec6a7a8f2b7">MCAN_Type</a></li>
<li>image&#160;:&#160;<a class="el" href="structffa__complex__q15__t.html#a81aca064cc080b4055f84475454f60c5">ffa_complex_q15_t</a>, <a class="el" href="structffa__complex__q31__t.html#aee093fca16727bb0137beb0bbd3a142d">ffa_complex_q31_t</a>, <a class="el" href="structhpm__jpeg__decode__info.html#a824815c3b4c4ee5d266da16cf43ab2ea">hpm_jpeg_decode_info</a>, <a class="el" href="structhpm__jpeg__decode__job.html#afbb7cf4eae02fd1796d0d370bf1f337f">hpm_jpeg_decode_job</a>, <a class="el" href="structhpm__jpeg__encode__job.html#ac73006109fc7c611b78c6aedd1face7b">hpm_jpeg_encode_job</a></li>
<li>image_buf&#160;:&#160;<a class="el" href="structhpm__jpeg__decode__job.html#ad41bc782971a5b3d66abd8203240120f">hpm_jpeg_decode_job</a>, <a class="el" href="structhpm__jpeg__encode__job.html#ab7a58e28c6cef99ff59e70f731009656">hpm_jpeg_encode_job</a>, <a class="el" href="structhpm__jpeg__image.html#aa93faebb5850ff20c8b45fdfbf54e70d">hpm_jpeg_image</a></li>
<li>IMGREG&#160;:&#160;<a class="el" href="structJPEG__Type.html#a57270bccd13a14742eb8e0748a6ab27a">JPEG_Type</a></li>
<li>IMGREG1&#160;:&#160;<a class="el" href="structJPEG__Type.html#a8f0aaaab23605fe02d905dbb745d772f">JPEG_Type</a></li>
<li>IMGREG2&#160;:&#160;<a class="el" href="structJPEG__Type.html#a081fa61e218e61a01550b3ada99345ec">JPEG_Type</a></li>
<li>IMGREG3&#160;:&#160;<a class="el" href="structJPEG__Type.html#aebed3ed0f6eb073777b30a48dad8d6be">JPEG_Type</a></li>
<li>IN&#160;:&#160;<a class="el" href="structSEI__Type.html#a95ba4c49761f241d9cd2917487296e5a">SEI_Type</a></li>
<li>in_buffer&#160;:&#160;<a class="el" href="structjpeg__job__config__t.html#adfe8d1ce86a7778fd19d0eca3f7cc508">jpeg_job_config_t</a></li>
<li>in_bus_off_state&#160;:&#160;<a class="el" href="structmcan__protocol__status.html#a2c540ad70e01fd24242b1eb68d26b4f2">mcan_protocol_status</a></li>
<li>in_byte_order&#160;:&#160;<a class="el" href="structcrc__channel__config.html#ab4062e72a84d63ced11a9e5634481c17">crc_channel_config</a>, <a class="el" href="structjpeg__job__config__t.html#a7b6ac491c5c63314db231dc48aa3430d">jpeg_job_config_t</a></li>
<li>IN_CFG&#160;:&#160;<a class="el" href="structSEI__Type.html#a3a39c30cee68aebfdbdf83157397df2b">SEI_Type</a></li>
<li>IN_CTL&#160;:&#160;<a class="el" href="structRDC__Type.html#a9c460be61935aa20eb1c4cb28c9e04b9">RDC_Type</a></li>
<li>IN_DIV&#160;:&#160;<a class="el" href="structSEI__Type.html#a2cfaaecbad185842b2765477cc636ecb">SEI_Type</a></li>
<li>in_error_passive_state&#160;:&#160;<a class="el" href="structmcan__protocol__status.html#a78b05bdbad890247af0160f8c289902e">mcan_protocol_status</a></li>
<li>in_index&#160;:&#160;<a class="el" href="structpwmv2__cmp__calculate__cfg.html#ae9d5a82ffc526b02e5885fd000538a5a">pwmv2_cmp_calculate_cfg</a></li>
<li>in_offset_index&#160;:&#160;<a class="el" href="structpwmv2__cmp__calculate__cfg.html#aa46009c948bdc2d11dd5d7de9a6daecc">pwmv2_cmp_calculate_cfg</a></li>
<li>in_pixel_format&#160;:&#160;<a class="el" href="structjpeg__job__config__t.html#a8b6bb09b12cd563703329f51c402a3f2">jpeg_job_config_t</a></li>
<li>in_warning_state&#160;:&#160;<a class="el" href="structmcan__protocol__status.html#a8a78f6f665d05056c40d3012947e61b1">mcan_protocol_status</a></li>
<li>index&#160;:&#160;<a class="el" href="unionapi__boot__arg__t.html#aa5734917bb8b1f21e3bf3ca1eac1ee8a">api_boot_arg_t</a>, <a class="el" href="structcan__filter__config__t.html#a512d9e9145af2fb9735c5079a6ac3317">can_filter_config_t</a>, <a class="el" href="unionemmc__switch__cmd__arg__t.html#ab8016b82b7a709497a8d71509d7e0f65">emmc_switch_cmd_arg_t</a>, <a class="el" href="structexip__region__context__t.html#a01953365bdc294732b70c7b2af8121ac">exip_region_context_t</a>, <a class="el" href="structmtg__time__init__param.html#a600e294c96ce02a60ccd7c95e3ef9a4a">mtg_time_init_param</a>, <a class="el" href="structmtg__tra__cmd__cfg.html#afec838a8bb0e3b7d50abcd0ca907662d">mtg_tra_cmd_cfg</a>, <a class="el" href="structrtc__alarm__config__t.html#a4f22602cde715fbe113011910d4927bc">rtc_alarm_config_t</a></li>
<li>index0_1bit_out&#160;:&#160;<a class="el" href="unionplb__type__a__truth__t.html#a156edd1f34a744df3db4eb88929e435f">plb_type_a_truth_t</a></li>
<li>index10_1bit_out&#160;:&#160;<a class="el" href="unionplb__type__a__truth__t.html#aa98a30ec1b6d206ab40f7d89882e1b0f">plb_type_a_truth_t</a></li>
<li>index11_1bit_out&#160;:&#160;<a class="el" href="unionplb__type__a__truth__t.html#a6497cd032632bed18307d9b85a97e758">plb_type_a_truth_t</a></li>
<li>index12_1bit_out&#160;:&#160;<a class="el" href="unionplb__type__a__truth__t.html#a746cd04b8c442b6ac78d41b92ee746e8">plb_type_a_truth_t</a></li>
<li>index13_1bit_out&#160;:&#160;<a class="el" href="unionplb__type__a__truth__t.html#a83f79a4579a2084bb3bfa2d9d1fd42f6">plb_type_a_truth_t</a></li>
<li>index14_1bit_out&#160;:&#160;<a class="el" href="unionplb__type__a__truth__t.html#a89a1ce6b703c18adfbd263b101290d3e">plb_type_a_truth_t</a></li>
<li>index15_1bit_out&#160;:&#160;<a class="el" href="unionplb__type__a__truth__t.html#a2290c1eeadd15cc12bbab43e17aa9c95">plb_type_a_truth_t</a></li>
<li>index1_1bit_out&#160;:&#160;<a class="el" href="unionplb__type__a__truth__t.html#a490b0e427a6ffcb005ab36e7b94587a0">plb_type_a_truth_t</a></li>
<li>index2_1bit_out&#160;:&#160;<a class="el" href="unionplb__type__a__truth__t.html#ae9df942121f40f2ec282c46b6075e2e2">plb_type_a_truth_t</a></li>
<li>index3_1bit_out&#160;:&#160;<a class="el" href="unionplb__type__a__truth__t.html#ad69a4613c3626062b743fe382bea54e1">plb_type_a_truth_t</a></li>
<li>index4_1bit_out&#160;:&#160;<a class="el" href="unionplb__type__a__truth__t.html#a72027905de51bc2ef711e799e73d9cf9">plb_type_a_truth_t</a></li>
<li>index5_1bit_out&#160;:&#160;<a class="el" href="unionplb__type__a__truth__t.html#a4a8e58159350eab6dd5efecea8e4afd8">plb_type_a_truth_t</a></li>
<li>index6_1bit_out&#160;:&#160;<a class="el" href="unionplb__type__a__truth__t.html#ad1b1b7b4c232f1bccffa17d11c49bca1">plb_type_a_truth_t</a></li>
<li>index7_1bit_out&#160;:&#160;<a class="el" href="unionplb__type__a__truth__t.html#a4beb8826a71094606aa623a01320cc35">plb_type_a_truth_t</a></li>
<li>index8_1bit_out&#160;:&#160;<a class="el" href="unionplb__type__a__truth__t.html#a3f996a095967fd360bea0fcb86844680">plb_type_a_truth_t</a></li>
<li>index9_1bit_out&#160;:&#160;<a class="el" href="unionplb__type__a__truth__t.html#a12fa75c30367f3a1561580db13e5b251">plb_type_a_truth_t</a></li>
<li>index_read&#160;:&#160;<a class="el" href="structplb__lin__clock__t.html#ae8bac1aadd0a0ecd59ae4a518b57eccf">plb_lin_clock_t</a></li>
<li>index_save&#160;:&#160;<a class="el" href="structplb__lin__clock__t.html#a4a216852cd8437c7a1f47e3c418bd3f5">plb_lin_clock_t</a></li>
<li>INDMA_CTRL0&#160;:&#160;<a class="el" href="structJPEG__Type.html#a95a6a162770181d5c879f12a0186cc24">JPEG_Type</a></li>
<li>INDMA_CTRL1&#160;:&#160;<a class="el" href="structJPEG__Type.html#aaaf40c450f505089f067a921b9cb0eb3">JPEG_Type</a></li>
<li>INDMA_MISC&#160;:&#160;<a class="el" href="structJPEG__Type.html#a3b3610d317976194fbec227eaa6eb843">JPEG_Type</a></li>
<li>INDMABASE&#160;:&#160;<a class="el" href="structJPEG__Type.html#a07196247902433650deae27af6662343">JPEG_Type</a></li>
<li>inductor&#160;:&#160;<a class="el" href="structmcl__control__smc__cfg__t.html#a036fdc6699cb4b123c80f1cae7d56ded">mcl_control_smc_cfg_t</a></li>
<li>inductor_detection_times&#160;:&#160;<a class="el" href="structmcl__control__offline__param__detection__cfg__t.html#abc3a5560dd0d37306dd69f154ff1da94">mcl_control_offline_param_detection_cfg_t</a></li>
<li>inertia&#160;:&#160;<a class="el" href="structphysical__motor__q__t.html#af216f36c0c9c638d13495b772e3c0760">physical_motor_q_t</a>, <a class="el" href="structphysical__motor__t.html#ae1fcd95c02ddb21a60fb528eb6c651f3">physical_motor_t</a></li>
<li>INFO&#160;:&#160;<a class="el" href="structPLIC__Type.html#a73ecdf2c632da24b451228e115f3d5ec">PLIC_Type</a></li>
<li>INI_ACCEL&#160;:&#160;<a class="el" href="structMMC__Type.html#afb451d8071fc1886fdc07202cceb0c4c">MMC_Type</a></li>
<li>INI_ACOEF&#160;:&#160;<a class="el" href="structMMC__Type.html#a10690b762c9b03f81cfe289304ae8380">MMC_Type</a></li>
<li>INI_COEF_TIME&#160;:&#160;<a class="el" href="structMMC__Type.html#aa5f5f2e6ecf300de67ce4575c18ab474">MMC_Type</a></li>
<li>INI_DELTA_ACCEL&#160;:&#160;<a class="el" href="structMMC__Type.html#ac112a5915f382085536b7f34183fc57b">MMC_Type</a></li>
<li>INI_DELTA_POS&#160;:&#160;<a class="el" href="structMMC__Type.html#a711ca7cbc3c6c4143d87f705acb726ff">MMC_Type</a></li>
<li>INI_DELTA_POS_TIME&#160;:&#160;<a class="el" href="structMMC__Type.html#a3a9ccbc74de492f81b33412d9f52d32d">MMC_Type</a></li>
<li>INI_DELTA_REV&#160;:&#160;<a class="el" href="structMMC__Type.html#af3f3fa30d64861b5dae2df1da0c32e12">MMC_Type</a></li>
<li>INI_DELTA_SPEED&#160;:&#160;<a class="el" href="structMMC__Type.html#a5b58e15449083150d30b2e0fe596f2d8">MMC_Type</a></li>
<li>INI_ICOEF&#160;:&#160;<a class="el" href="structMMC__Type.html#ad3afc0d7c3ec509bf10ce1f77466f0fb">MMC_Type</a></li>
<li>INI_PCOEF&#160;:&#160;<a class="el" href="structMMC__Type.html#aa80eab0e95b34743a71fab9f2291b4ef">MMC_Type</a></li>
<li>INI_POS&#160;:&#160;<a class="el" href="structMMC__Type.html#a88c66247c77005cf97953e1315e9883c">MMC_Type</a></li>
<li>INI_POS_TIME&#160;:&#160;<a class="el" href="structMMC__Type.html#a5f2808fa2d32902570019fc37444bb17">MMC_Type</a></li>
<li>INI_REV&#160;:&#160;<a class="el" href="structMMC__Type.html#a2655ef4aa3d8d6881ea16d4eb327f54e">MMC_Type</a></li>
<li>INI_SPEED&#160;:&#160;<a class="el" href="structMMC__Type.html#a4600031d95a10cb23b3e72171aefd04a">MMC_Type</a></li>
<li>init&#160;:&#160;<a class="el" href="structcrc__channel__config.html#a6a1125c3aff3e8c4100d1402edc376f1">crc_channel_config</a>, <a class="el" href="structhpm__panel__funcs.html#add22016107e005a45f8a5f158c035024">hpm_panel_funcs</a>, <a class="el" href="structmcl__analog__callback__t.html#a700cd68ec04a3cc08b94e42f315793da">mcl_analog_callback_t</a>, <a class="el" href="structmcl__control__callback__t.html#a948fc2771af93b86a2269ac6fe4ca06b">mcl_control_callback_t</a>, <a class="el" href="structmcl__drivers__callback__t.html#ad49e9ccaccafd0be6e9fb0bfd81c3be5">mcl_drivers_callback_t</a>, <a class="el" href="structmcl__encoder__callback.html#a8342ed5f95676336259b9626e5ab5eb9">mcl_encoder_callback</a>, <a class="el" href="structotp__driver__interface__t.html#a7fc748df40ea8a2ad3ca9bc64d69720e">otp_driver_interface_t</a>, <a class="el" href="structserial__nor__host__ops__t.html#a888df31eeedb4c6e6acce7769ba503fe">serial_nor_host_ops_t</a>, <a class="el" href="structsm3__api__interface__t.html#a4613dca427b7f6615de9c3b314acc5df">sm3_api_interface_t</a>, <a class="el" href="structxpi__driver__interface__t.html#a4c7e410062f2aeb735acfb8b487188a9">xpi_driver_interface_t</a>, <a class="el" href="structxpi__nor__driver__interface__t.html#a16308a97a2719f58d2c6e590d53e2152">xpi_nor_driver_interface_t</a>, <a class="el" href="structxpi__ram__driver__interface__t.html#a4f624b3a1d2be7540843e8dec2fdfc76">xpi_ram_driver_interface_t</a></li>
<li>INIT0&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#ad535f3d5ff439242f7493803163cd17a">DDRCTL_Type</a></li>
<li>INIT1&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#ac51bb51c10d863f0f50e7174484eb860">DDRCTL_Type</a></li>
<li>INIT3&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a70ee9165ffe46bb6eb9297319b0f6d3e">DDRCTL_Type</a></li>
<li>INIT4&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#ae02b77ceb14b7d51ffa574668d9a5bd0">DDRCTL_Type</a></li>
<li>INIT5&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#afd7b839d1d91b979a1722115b10ac4a5">DDRCTL_Type</a></li>
<li>init_config&#160;:&#160;<a class="el" href="structi2c__context__t.html#abce71717323baf850dd5ead2dd1eb80c">i2c_context_t</a></li>
<li>INIT_DATA&#160;:&#160;<a class="el" href="structCRC__Type.html#a4ef9aa6e825339864283d9900ef5eb45">CRC_Type</a></li>
<li>init_en&#160;:&#160;<a class="el" href="structmtg__filter__param.html#a654890c28701b67fedfc2dfdb7a82946">mtg_filter_param</a></li>
<li>init_instr_idx&#160;:&#160;<a class="el" href="structsei__engine__config__t.html#af404be13d8297ce9a7fb469c14571337">sei_engine_config_t</a></li>
<li>init_timeout_after_disabling_emulation&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#af0650b694370adda1ba22ea980c8a645">emmc_ext_csd_t</a></li>
<li>init_timeout_after_partition_ms&#160;:&#160;<a class="el" href="structemmc__device__attribute__t.html#a268b9f13f5cbcf5106b1c086117301c9">emmc_device_attribute_t</a></li>
<li>init_timeout_after_partitioning&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#acff74cc428ada7aeead6270d48f9081e">emmc_ext_csd_t</a></li>
<li>input&#160;:&#160;<a class="el" href="structpla__aoi__16to8__chn__cfg.html#a6ee7a90ceae456fe82dc1317fc41935f">pla_aoi_16to8_chn_cfg</a>, <a class="el" href="structpla__aoi__8to7__chn__cfg.html#a392820dac4d3b55a160d6e47f7ef5b27">pla_aoi_8to7_chn_cfg</a>, <a class="el" href="structtrgm__output.html#a6f05da4752f4f654e091185d35f7e7ee">trgm_output</a></li>
<li>input_swap_mode&#160;:&#160;<a class="el" href="structsdp__action__t.html#a274a0e755f388157d47c8cc6f3baecfb">sdp_action_t</a></li>
<li>input_taps&#160;:&#160;<a class="el" href="structfir__xfer__t.html#a0cd144a2ddb2dbfbfcfd538401cc7bba">fir_xfer_t</a></li>
<li>input_trgmux_pin&#160;:&#160;<a class="el" href="structfilter__config.html#aa78ce9f4c7f0d4a02caa574d9bd3cece">filter_config</a></li>
<li>instance&#160;:&#160;<a class="el" href="structxpi__ram__config__option__t.html#a1548e42c350e7fe16af36765d3a0b5f9">xpi_ram_config_option_t</a></li>
<li>instance_num&#160;:&#160;<a class="el" href="structsdmmc__host__param__t.html#a31e84fa7daf4a1127ec1507bddec86e5">sdmmc_host_param_t</a></li>
<li>INSTR&#160;:&#160;<a class="el" href="structSEI__Type.html#a0a4b9a4b4bdce6c5a8ee25dce5551695">SEI_Type</a></li>
<li>INSTR0&#160;:&#160;<a class="el" href="structSEI__Type.html#ad02bf2430b31cc372a254fa98c61ad74">SEI_Type</a></li>
<li>INSTR1&#160;:&#160;<a class="el" href="structSEI__Type.html#a1eb4ed2b32f28a5e10d4efa6b73b6994">SEI_Type</a></li>
<li>instr_idx&#160;:&#160;<a class="el" href="structsei__command__table__config__t.html#a5a0045bf73141d62070b3b6109b6290b">sei_command_table_config_t</a></li>
<li>instr_ptr_cfg&#160;:&#160;<a class="el" href="structsei__state__transition__config__t.html#ab7adc140646fbe2ccd5441973dbadeb3">sei_state_transition_config_t</a></li>
<li>instr_ptr_value&#160;:&#160;<a class="el" href="structsei__state__transition__config__t.html#a1ed21b8843ea186130b63eaae99086a5">sei_state_transition_config_t</a></li>
<li>instr_seq&#160;:&#160;<a class="el" href="structdevice__mode__param__t.html#a71ad1059910a8431a3954bd0d36eb0f7">device_mode_param_t</a></li>
<li>instr_set&#160;:&#160;<a class="el" href="structxpi__nor__config__t.html#a415e6ad955572808e8747c35f9576fb9">xpi_nor_config_t</a>, <a class="el" href="structxpi__ram__config__t.html#a599afcc06ebc06b272c9b537786cab56">xpi_ram_config_t</a></li>
<li>INT_EN&#160;:&#160;<a class="el" href="structADC12__Type.html#a215cf17a0f0975e4f2dc487f172fe7e9">ADC12_Type</a>, <a class="el" href="structADC16__Type.html#a7624a07eeaf16ae5b6e3b03286820c9b">ADC16_Type</a>, <a class="el" href="structCAM__Type.html#a1ff23946a9cb4855427a22e8fcb4e916">CAM_Type</a>, <a class="el" href="structFFA__Type.html#a43f8d2ac2314b40e66f1bbfd029d374b">FFA_Type</a>, <a class="el" href="structLCDC__Type.html#af0973c396d4efc10e279025493841139">LCDC_Type</a>, <a class="el" href="structMMC__Type.html#acdb01d489195116a1c19cd6f600490ad">MMC_Type</a>, <a class="el" href="structOTP__Type.html#a11178cce88ca6b2f8261fc13e48bd8cd">OTP_Type</a>, <a class="el" href="structPTPC__Type.html#a917333ee5167fcfb4a306ecd6c11d16e">PTPC_Type</a>, <a class="el" href="structRDC__Type.html#a664708e71d55a3861d762c6dc5be1c75">RDC_Type</a>, <a class="el" href="structSDM__Type.html#a25a57652ecab5a7eb97c13a4c68e5503">SDM_Type</a>, <a class="el" href="structSEI__Type.html#a7e32114ef9b707b4102826438cf43ecb">SEI_Type</a></li>
<li>int_enable&#160;:&#160;<a class="el" href="structenet__int__config__t.html#af28a7b8be6913a8d65747c76316b176d">enet_int_config_t</a>, <a class="el" href="structsdio__cccr__t.html#aa2171c140dbcfcb10fa8d0350eb865d1">sdio_cccr_t</a></li>
<li>INT_FLAG&#160;:&#160;<a class="el" href="structOTP__Type.html#afc338b4bef1ea8294762d66922be1010">OTP_Type</a>, <a class="el" href="structSEI__Type.html#a63c10a05a4cd04baf10e1637dd11ea81">SEI_Type</a></li>
<li>INT_FORCE0&#160;:&#160;<a class="el" href="structMIPI__DSI__Type.html#a6a670e58334914d81023b222f8dee098">MIPI_DSI_Type</a></li>
<li>INT_FORCE1&#160;:&#160;<a class="el" href="structMIPI__DSI__Type.html#ae25741e4f338d04eda2ce0af3c60af9d">MIPI_DSI_Type</a></li>
<li>INT_FORCE_AP_GENERIC&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#a39b518e0c5fd91d8b85f1ef5eac077c9">MIPI_CSI_Type</a></li>
<li>INT_FORCE_AP_IPI_FATAL&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#a69bd535d0e0ad527b9e4051d0dcc451f">MIPI_CSI_Type</a></li>
<li>INT_FORCE_BNDRY_FRAME_FATAL&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#a368fbb5a28b25e8d887ac01530214aa7">MIPI_CSI_Type</a></li>
<li>INT_FORCE_CRC_FRAME_FATAL&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#a731cc08610b8683d5563204fb6a351e6">MIPI_CSI_Type</a></li>
<li>INT_FORCE_IPI_FATAL&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#ad58a1b1994adc1a017e22afa60cc88ff">MIPI_CSI_Type</a></li>
<li>INT_FORCE_PHY&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#aad7854f2d50fa712567470316c2b16b7">MIPI_CSI_Type</a></li>
<li>INT_FORCE_PHY_FATAL&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#a873102f08eedf44e9f4e2fa197f151e6">MIPI_CSI_Type</a></li>
<li>INT_FORCE_PKT_FATAL&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#aa498711f796d2eb14e9b4057fbf7f8c7">MIPI_CSI_Type</a></li>
<li>INT_FORCE_PLD_CRC_FRAME_FATAL&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#a7ad1f3d614a6bb91dff82c3272751478">MIPI_CSI_Type</a></li>
<li>INT_FORCE_SEQ_FRAME_FATAL&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#a21f26965fd7fbf472e59aacb944c72df">MIPI_CSI_Type</a></li>
<li>int_mask&#160;:&#160;<a class="el" href="structenet__int__config__t.html#aad3ce49034135f4a160441fd415888ce">enet_int_config_t</a></li>
<li>INT_MSK0&#160;:&#160;<a class="el" href="structMIPI__DSI__Type.html#ab3519aa8f22a33aa342f152a6e516ff7">MIPI_DSI_Type</a></li>
<li>INT_MSK1&#160;:&#160;<a class="el" href="structMIPI__DSI__Type.html#a91c65e5170f6ecde71b3cc7b2f7b4e44">MIPI_DSI_Type</a></li>
<li>INT_MSK_AP_GENERIC&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#a5dc918a783fcef1b4b2c6635d8a2a566">MIPI_CSI_Type</a></li>
<li>INT_MSK_AP_IPI_FATAL&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#a348bcd711305d362ac81a6b63e87b181">MIPI_CSI_Type</a></li>
<li>INT_MSK_BNDRY_FRAME_FATAL&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#a42a91b609f0a7704bcfa6307e7a83b70">MIPI_CSI_Type</a></li>
<li>INT_MSK_CRC_FRAME_FATAL&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#aad0b41594038c7aa78bd2c57aae87a04">MIPI_CSI_Type</a></li>
<li>INT_MSK_IPI_FATAL&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#a201ea583458aaeda4a476f6a8b52df12">MIPI_CSI_Type</a></li>
<li>INT_MSK_PHY&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#abc26ffee32f3fd5ed99f49dd4c8310b1">MIPI_CSI_Type</a></li>
<li>INT_MSK_PHY_FATAL&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#a6e738326f59bb8ca0c35fb12f403dfdc">MIPI_CSI_Type</a></li>
<li>INT_MSK_PKT_FATAL&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#afbdbc3f764adc67780b603b26169d581">MIPI_CSI_Type</a></li>
<li>INT_MSK_PLD_CRC_FRAME_FATAL&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#a02d8a8b6e2640dbb3c5d96fc381b160b">MIPI_CSI_Type</a></li>
<li>INT_MSK_SEQ_FRAME_FATAL&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#a2055c55ae1b50c23132a4fe48583e336">MIPI_CSI_Type</a></li>
<li>int_on_complete&#160;:&#160;<a class="el" href="structdcd__qtd__t.html#abc9e2e8ddd72fcf0cc790f75388fd696">dcd_qtd_t</a></li>
<li>int_on_setup&#160;:&#160;<a class="el" href="structdcd__qhd__t.html#a085698cdddec3897172f6a66a028b670">dcd_qhd_t</a></li>
<li>int_pending&#160;:&#160;<a class="el" href="structsdio__cccr__t.html#a88f37a1ef5f89ed7602f6fea39a169b6">sdio_cccr_t</a></li>
<li>int_rst_config&#160;:&#160;<a class="el" href="structewdg__config__t.html#ad1e38b5ad1917ecf3f28cc09201ee5d5">ewdg_config_t</a></li>
<li>INT_SIGNAL_EN&#160;:&#160;<a class="el" href="structSDXC__Type.html#a9e4767a34c1719894a49c7e90c1d1be3">SDXC_Type</a></li>
<li>INT_ST0&#160;:&#160;<a class="el" href="structMIPI__DSI__Type.html#a2805f45de3d965da63ac6f3ac5ce9be8">MIPI_DSI_Type</a></li>
<li>INT_ST1&#160;:&#160;<a class="el" href="structMIPI__DSI__Type.html#ac42c503beb663e8ee223509c2512f7d3">MIPI_DSI_Type</a></li>
<li>INT_ST_AP_GENERIC&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#a1ed51260aed426a30808cbaebf4b19dc">MIPI_CSI_Type</a></li>
<li>INT_ST_AP_IPI_FATAL&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#ad1e4bb64da88667fa97853ae1367d31e">MIPI_CSI_Type</a></li>
<li>INT_ST_AP_MAIN&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#ae5ca260f8ed9d876ef653445b58711ee">MIPI_CSI_Type</a></li>
<li>INT_ST_BNDRY_FRAME_FATAL&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#a902942fa0ce102819eaec8968d556564">MIPI_CSI_Type</a></li>
<li>INT_ST_CRC_FRAME_FATAL&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#a5c2044f62543a51cf695406e3264770a">MIPI_CSI_Type</a></li>
<li>INT_ST_IPI_FATAL&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#a4c2e2fcd26d7e638cb4dc1acc8057450">MIPI_CSI_Type</a></li>
<li>INT_ST_MAIN&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#a8673baf2e6251d3f6a05408783cee702">MIPI_CSI_Type</a></li>
<li>INT_ST_PHY&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#ab3e096be7df2ce613ffd2c9af3721e69">MIPI_CSI_Type</a></li>
<li>INT_ST_PHY_FATAL&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#acbc320ac56aefd9da85edc61f04c4836">MIPI_CSI_Type</a></li>
<li>INT_ST_PKT_FATAL&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#a88f1df1daf36b8f1d8fd0f33f0734363">MIPI_CSI_Type</a></li>
<li>INT_ST_PLD_CRC_FRAME_FATAL&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#a26e4d2f897deee1f001895b69d93156e">MIPI_CSI_Type</a></li>
<li>INT_ST_SEQ_FRAME_FATAL&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#a604bce34aa7b68a9256c5b15d689d7f6">MIPI_CSI_Type</a></li>
<li>INT_STAT&#160;:&#160;<a class="el" href="structSDXC__Type.html#af85be18ba23896d18186fe9ed6504b5f">SDXC_Type</a></li>
<li>INT_STAT_EN&#160;:&#160;<a class="el" href="structSDXC__Type.html#ad221a570baa6e24d1330c9364d14b53d">SDXC_Type</a></li>
<li>INT_STS&#160;:&#160;<a class="el" href="structADC12__Type.html#a929a55c7136a50e553ff46bfcc9fc047">ADC12_Type</a>, <a class="el" href="structADC16__Type.html#ab734189d5a292e031cb511800a9ac377">ADC16_Type</a>, <a class="el" href="structPTPC__Type.html#abdfa9a6c49a8107bfe5eeba4b6b8b0a8">PTPC_Type</a>, <a class="el" href="structSEI__Type.html#a02ede2b617e85775162f32c2bcbc1605">SEI_Type</a></li>
<li>INTABORTSTS&#160;:&#160;<a class="el" href="structDMAV2__Type.html#ab3be1be6f709783eac3376231c4a0658">DMAV2_Type</a></li>
<li>integer&#160;:&#160;<a class="el" href="structtsw__cbs__config__t.html#adf5cbd51b19351da0b3f73203842fa0e">tsw_cbs_config_t</a>, <a class="el" href="structtsw__psfp__flow__meter__xir__config__t.html#a08e1766a88764d095d858ff7f3dbe5e6">tsw_psfp_flow_meter_xir_config_t</a></li>
<li>integral&#160;:&#160;<a class="el" href="structmcl__control__pid__t.html#a2b9de3168f37ccf120644b4c755958af">mcl_control_pid_t</a></li>
<li>integral_max&#160;:&#160;<a class="el" href="structhpm__mcl__over__zero__pi__par.html#ad0297fcf81f4446ac5f47fef73038732">hpm_mcl_over_zero_pi_par</a>, <a class="el" href="structhpm__mcl__over__zero__spd__par.html#a3859e60e4e43509d9f4e55256187c1df">hpm_mcl_over_zero_spd_par</a>, <a class="el" href="structmcl__control__pid__cfg__t.html#a25f80da6d2ab4efbd6ecd901a0c40e2b">mcl_control_pid_cfg_t</a></li>
<li>integral_min&#160;:&#160;<a class="el" href="structhpm__mcl__over__zero__pi__par.html#aa15353021c3e1bacb69158dcdca8fa37">hpm_mcl_over_zero_pi_par</a>, <a class="el" href="structhpm__mcl__over__zero__spd__par.html#a1e1340fec031608cd0ea59f27137ee7f">hpm_mcl_over_zero_spd_par</a>, <a class="el" href="structmcl__control__pid__cfg__t.html#aaca77d4ce3940f6eb7a5bb42c79b85a7">mcl_control_pid_cfg_t</a></li>
<li>INTEN&#160;:&#160;<a class="el" href="structFEMC__Type.html#af4c4f017b0c13c15f26439a6942f72be">FEMC_Type</a>, <a class="el" href="structI2C__Type.html#adada622c4c0aa86e00774b8f06ec512b">I2C_Type</a>, <a class="el" href="structPLIC__SW__Type.html#ac329361908ebb0fb421fd6bd46c9bfaa">PLIC_SW_Type</a>, <a class="el" href="structPLIC__Type.html#a2062c39aa7e268a79c7adf4d92597c28">PLIC_Type</a></li>
<li>inten&#160;:&#160;<a class="el" href="structadc12__pmt__config__t.html#af242651875366d5217ff6c505486c4ca">adc12_pmt_config_t</a>, <a class="el" href="structadc16__pmt__config__t.html#a6c4aacea0edf611abd18473e9cdcb6cc">adc16_pmt_config_t</a></li>
<li>interface&#160;:&#160;<a class="el" href="structcamera__config__t.html#a351e6af24c1f518c30ea0e2dbcc2df38">camera_config_t</a></li>
<li>INTERFACE_PARA&#160;:&#160;<a class="el" href="structMIPI__DSI__PHY__Type.html#acc08d344ff38eafe7ac51ece34a47a67">MIPI_DSI_PHY_Type</a></li>
<li>interface_param&#160;:&#160;<a class="el" href="structcamera__config__t.html#a3da60b924355c9cff90f244a8eb8f596">camera_config_t</a></li>
<li>internal&#160;:&#160;<a class="el" href="structsdp__hash__ctx__t.html#aedfe17c78ecf8f15ea8d86e74af52665">sdp_hash_ctx_t</a></li>
<li>INTERRSTS&#160;:&#160;<a class="el" href="structDMAV2__Type.html#a72eb84e2e9d81ddf5dc4c486c8db331e">DMAV2_Type</a></li>
<li>interrupt_en&#160;:&#160;<a class="el" href="structsdm__control__t.html#a579690fa6f762b340d586ce881e9d832">sdm_control_t</a></li>
<li>interrupt_enable&#160;:&#160;<a class="el" href="structwdg__control__struct.html#a6771b68bf885b38d53b268c088c02a49">wdg_control_struct</a></li>
<li>interrupt_extension&#160;:&#160;<a class="el" href="structsdio__cccr__t.html#a976561249ee497c660cffc9dd214062f">sdio_cccr_t</a></li>
<li>interrupt_interval&#160;:&#160;<a class="el" href="structwdg__control__struct.html#a5144418d5809b18ceb6ef7b41430b207">wdg_control_struct</a></li>
<li>interrupt_mask&#160;:&#160;<a class="el" href="structdma__channel__config.html#ac0cd07780af29eebce45ec26f408ba32">dma_channel_config</a>, <a class="el" href="structdma__handshake__config.html#ad2847bc75b205436e03e1c62fed2533b">dma_handshake_config</a>, <a class="el" href="structfft__xfer__t.html#a6429a8ebce912fa070e28a0718bf6356">fft_xfer_t</a>, <a class="el" href="structfir__xfer__t.html#a3ba878d2e96655ae7162750e151b451d">fir_xfer_t</a>, <a class="el" href="structhpm__dma__mgr__chn__conf.html#a251ffd55537bb9290901d4bbefd613b1">hpm_dma_mgr_chn_conf</a>, <a class="el" href="structmcan__config__struct.html#a936b7f1689819aee441e08e4f7f0ee63">mcan_config_struct</a></li>
<li>INTERVAL&#160;:&#160;<a class="el" href="structENET__Type.html#ab2743a3b19ae0ab305dc068a692c2d41">ENET_Type</a></li>
<li>interval&#160;:&#160;<a class="el" href="structhpm__mcl__over__zero__cfg.html#a0a2835d5272c114668de311c5d3b5532">hpm_mcl_over_zero_cfg</a>, <a class="el" href="structinterrupt__interval__map__t.html#a916a07582e01c50070ac99ceecd09077">interrupt_interval_map_t</a>, <a class="el" href="structreset__interval__map__t.html#a90374f57106c643e9ffa1aed230ef2ab">reset_interval_map_t</a>, <a class="el" href="structtsw__psfer__gate__control__list__entry__t.html#aabfd8ae65c11d871f0654b0f466b7a35">tsw_psfer_gate_control_list_entry_t</a>, <a class="el" href="structtsw__tas__controllist__entry__t.html#afbde20ab9279220251f4246391c1e225">tsw_tas_controllist_entry_t</a></li>
<li>interval_cycle&#160;:&#160;<a class="el" href="structppi__cs__pin__config__t.html#a9166811b4f25323d82f5d1b5b166bb24">ppi_cs_pin_config_t</a></li>
<li>interval_tick&#160;:&#160;<a class="el" href="structhpm__mcl__over__zero__cfg.html#af23e933e68f44035050be2664d2cfbaf">hpm_mcl_over_zero_cfg</a></li>
<li>INTHALFSTS&#160;:&#160;<a class="el" href="structDMAV2__Type.html#ac16ef58a7f533ca63050e1cce02124d3">DMAV2_Type</a></li>
<li>INTR&#160;:&#160;<a class="el" href="structFEMC__Type.html#afa03189cab9e8f8060c719e7a79e0c71">FEMC_Type</a></li>
<li>INTR_MASK&#160;:&#160;<a class="el" href="structENET__Type.html#a5a9029e51ac3abcff58be6a04795e8f1">ENET_Type</a></li>
<li>INTR_STATUS&#160;:&#160;<a class="el" href="structENET__Type.html#a352040ef31de9394302272fe90b76aac">ENET_Type</a></li>
<li>INTREN&#160;:&#160;<a class="el" href="structSPI__Type.html#a70eb4beb33f9249784bf6bb7a6981fee">SPI_Type</a></li>
<li>INTRST&#160;:&#160;<a class="el" href="structSPI__Type.html#a895a19322b96bed1f0423e04ed8e0189">SPI_Type</a></li>
<li>INTSTATUS&#160;:&#160;<a class="el" href="structDMA__Type.html#ab1c4f5e177d9cfaaa9277a19c1e1ff47">DMA_Type</a></li>
<li>INTTCSTS&#160;:&#160;<a class="el" href="structDMAV2__Type.html#a19871bac2397ca7c6ed7fc0dd8c73b3c">DMAV2_Type</a></li>
<li>INV&#160;:&#160;<a class="el" href="structSEI__Type.html#a375e217a3b41529836bf392843ac1b66">SEI_Type</a></li>
<li>invert&#160;:&#160;<a class="el" href="structtrgm__input__filter.html#aa846fe6dd2656b43c4c447e4689d4fff">trgm_input_filter</a>, <a class="el" href="structtrgm__output.html#a6a26116df175e66951a10a76ad028464">trgm_output</a></li>
<li>invert_bclk_in&#160;:&#160;<a class="el" href="structi2s__config.html#ac42ae12754d2dc1c3957df1ef90d3f3b">i2s_config</a></li>
<li>invert_bclk_out&#160;:&#160;<a class="el" href="structi2s__config.html#a4bf29e9a8e8213550154762ecb5a1860">i2s_config</a></li>
<li>invert_fclk_in&#160;:&#160;<a class="el" href="structi2s__config.html#a44250331605f30e84c5b4697b5e83e27">i2s_config</a></li>
<li>invert_fclk_out&#160;:&#160;<a class="el" href="structi2s__config.html#ab9772bce155db8c2f847a16583f8d15a">i2s_config</a></li>
<li>invert_href&#160;:&#160;<a class="el" href="structlcdc__control.html#aaff81811e85df7924fc43146e7c0772a">lcdc_control</a></li>
<li>invert_hsync&#160;:&#160;<a class="el" href="structlcdc__control.html#a8a570e34b9c666704d000a4dbce631e9">lcdc_control</a></li>
<li>invert_mclk_in&#160;:&#160;<a class="el" href="structi2s__config.html#af5cbbda298a58fb43436fd6749e9a3df">i2s_config</a></li>
<li>invert_mclk_out&#160;:&#160;<a class="el" href="structi2s__config.html#a541075469d6c1b86c1f676e2b86ddfc3">i2s_config</a></li>
<li>invert_output&#160;:&#160;<a class="el" href="structacmp__channel__config.html#a14d45e103e0e810de963916c1c5062f7">acmp_channel_config</a>, <a class="el" href="structpwm__config.html#a345b25cc2fc6887026c654b968b59182">pwm_config</a>, <a class="el" href="structpwm__output__channel.html#a2288f4526385c95f8827f44b953b95d5">pwm_output_channel</a>, <a class="el" href="structpwmv2__config.html#ae4459c32d23f9e803fbfb6278452de66">pwmv2_config</a></li>
<li>invert_pixel_clock&#160;:&#160;<a class="el" href="structlcdc__control.html#ac1080dcd20d6120eaeb1c17de8304cdd">lcdc_control</a></li>
<li>invert_pixel_data&#160;:&#160;<a class="el" href="structlcdc__control.html#a54b9966d57da03cfd3655a2924c83d6a">lcdc_control</a></li>
<li>invert_vsync&#160;:&#160;<a class="el" href="structlcdc__control.html#ae0f3fc5e816050c32602a2f099e80632">lcdc_control</a></li>
<li>invpark&#160;:&#160;<a class="el" href="structmcl__control__method__t.html#a0634a83c6ca32a34dc7fd57be374c841">mcl_control_method_t</a></li>
<li>INXT_CMD&#160;:&#160;<a class="el" href="structJPEG__Type.html#a96fab3f427417efe43317907f78de8ee">JPEG_Type</a></li>
<li>io_abort&#160;:&#160;<a class="el" href="structsdio__cccr__t.html#a1f5e36faf82b6feb171ae9b25f6b7d94">sdio_cccr_t</a></li>
<li>io_blk_size&#160;:&#160;<a class="el" href="structsdio__fbr__t.html#aadcce8f567e3107715829746bcb6d603">sdio_fbr_t</a></li>
<li>IO_CFG&#160;:&#160;<a class="el" href="structESC__Type.html#a357dd79d1bc78ee0809dbf22a5d7ff12">ESC_Type</a></li>
<li>io_current_state&#160;:&#160;<a class="el" href="unionsdio__resp__r5__t.html#a3d5021f331b4a9e52ac507d21ff98368">sdio_resp_r5_t</a></li>
<li>io_data&#160;:&#160;<a class="el" href="structsdmmc__host__param__t.html#ab9f448e984dc4652d7511332a3ccd54a">sdmmc_host_param_t</a></li>
<li>io_enable&#160;:&#160;<a class="el" href="structsdio__cccr__t.html#a64584fd1d3a90d553541396935b84ebe">sdio_cccr_t</a></li>
<li>io_group&#160;:&#160;<a class="el" href="structxpi__io__config__t.html#a2feaf7f941e9780238d9bd530ddd9dca">xpi_io_config_t</a></li>
<li>io_init_apis&#160;:&#160;<a class="el" href="structsdmmc__host__param__t.html#ad6bda81f3fc3b4984ffe8e9e51163520">sdmmc_host_param_t</a></li>
<li>io_mode&#160;:&#160;<a class="el" href="structspi__initialize__config__t.html#a821308e984e195aa037f778b54c64b32">spi_initialize_config_t</a></li>
<li>io_ready&#160;:&#160;<a class="el" href="structsdio__cccr__t.html#aa0b6e6eeb0f31708961234f3eaa94d81">sdio_cccr_t</a></li>
<li>io_voltage&#160;:&#160;<a class="el" href="structsdmmc__host__t.html#a9167922439d331af63be922aa9d518f3">sdmmc_host_t</a>, <a class="el" href="structxpi__device__info__t.html#a5528fb9fea9c13cd1684561d6aafd2f9">xpi_device_info_t</a>, <a class="el" href="structxpi__nor__config__option__t.html#a396debdeef567ed41d1fc6c79347e0a2">xpi_nor_config_option_t</a>, <a class="el" href="structxpi__ram__info__t.html#a5fd276981a65ce5f4d76a37d0c1579ff">xpi_ram_info_t</a></li>
<li>IOCTRL&#160;:&#160;<a class="el" href="structFEMC__Type.html#a20f896ed0cafd2511bf4c9f51b37c5e7">FEMC_Type</a></li>
<li>ip_chksum_bypassed&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#a96a29c3873946de0fb08458b045fa8d9">enet_rx_desc_t</a></li>
<li>ip_header_err&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#a4a389d267d34af8173022f3fd68fae51">enet_rx_desc_t</a></li>
<li>ip_payload_err&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#a0aabbdb1ad8698d4396cad20f3b7a3ba">enet_rx_desc_t</a></li>
<li>ip_payload_type&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#ab619498a4361c873e41dcaefa4be6ecd">enet_rx_desc_t</a></li>
<li>ipath&#160;:&#160;<a class="el" href="structjpeg__pixel__t.html#ae4557413e3c656b3cc1b4e4c328bd983">jpeg_pixel_t</a></li>
<li>IPCMD&#160;:&#160;<a class="el" href="structFEMC__Type.html#a0c9104640287d9db20c84ceeb7ff3716">FEMC_Type</a></li>
<li>ipe&#160;:&#160;<a class="el" href="structenet__tx__desc__t.html#ab3d69bea5f4a61fb78798d67dd9e608e">enet_tx_desc_t</a></li>
<li>IPI_ADV_FEATURES&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#ae7608b75ca6cdb8d463c07e098f84d30">MIPI_CSI_Type</a></li>
<li>IPI_DATA_TYPE&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#a3a4e16c54442a8d9f2006295f99e93c7">MIPI_CSI_Type</a></li>
<li>IPI_HBP_TIME&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#a2fd9dc1008d94a7a71d2e47496f5413b">MIPI_CSI_Type</a></li>
<li>IPI_HLINE_TIME&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#a7071cc79eac3deeb22e46806f7e708c5">MIPI_CSI_Type</a></li>
<li>IPI_HSA_TIME&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#a12b7d67ecd7462cc68039b659bcb8049">MIPI_CSI_Type</a></li>
<li>IPI_HSD_TIME&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#aa5a169e6081a8b59f13012ce11027e61">MIPI_CSI_Type</a></li>
<li>IPI_MEM_FLASH&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#a0593597f450e6bbaff6a80d04632d7af">MIPI_CSI_Type</a></li>
<li>IPI_MODE&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#acc8d89ee4ebf54b403317c558a8b0b8d">MIPI_CSI_Type</a></li>
<li>IPI_SOFTRSTN&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#ab6bcee668a080419b550f248a303b0b1">MIPI_CSI_Type</a></li>
<li>IPI_VACTIVE_LINES&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#a308deb2500bd717c9453c02623149f54">MIPI_CSI_Type</a></li>
<li>IPI_VBP_LINES&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#a591fd85de84ff4d4eaa84565c8044eda">MIPI_CSI_Type</a></li>
<li>IPI_VCID&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#ad4f28f0f2c73644cc6c3e8ffb8aa67ca">MIPI_CSI_Type</a></li>
<li>IPI_VFP_LINES&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#a1939313b4a40adafeff8c4da146f86be">MIPI_CSI_Type</a></li>
<li>IPI_VSA_LINES&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#abe3fa1c2bf98306843ba5e80b246155b">MIPI_CSI_Type</a></li>
<li>IPRX&#160;:&#160;<a class="el" href="structFEMC__Type.html#a84dc06d424d83236ea8fcc2666812b08">FEMC_Type</a></li>
<li>IPTX&#160;:&#160;<a class="el" href="structFEMC__Type.html#a518a1b968de2ffeadf175820b5122e45">FEMC_Type</a></li>
<li>ipv&#160;:&#160;<a class="el" href="structtsw__psfer__gate__control__list__entry__t.html#ab03207f0542d52e272dd39072d467beb">tsw_psfer_gate_control_list_entry_t</a>, <a class="el" href="structtsw__psfp__gate__static__mode__config__t.html#a8a9a8ea2e2b8b9f64b2a0783fb7e7891">tsw_psfp_gate_static_mode_config_t</a></li>
<li>ipv4_pkt_received&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#a8e7e44ff0b7b6c4631b0ce338f315dfa">enet_rx_desc_t</a></li>
<li>ipv6_pkt_received&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#a1c980ab8241bc32848667dcdf0b97371">enet_rx_desc_t</a></li>
<li>iq&#160;:&#160;<a class="el" href="structmcl__loop__t.html#a591336155cde2a8ecf5c55bf9f25943d">mcl_loop_t</a></li>
<li>IQ_NEGEDGE&#160;:&#160;<a class="el" href="structVSC__Type.html#a03e213ad45544e573ab699677fd11bd8">VSC_Type</a></li>
<li>IQ_POSEDGE&#160;:&#160;<a class="el" href="structVSC__Type.html#a1baaecb80aea5c812c8c07a5504268bb">VSC_Type</a></li>
<li>IR&#160;:&#160;<a class="el" href="structMCAN__Type.html#a10f96a318842554cd3aecef6b515996b">MCAN_Type</a></li>
<li>IRC32K_CFG&#160;:&#160;<a class="el" href="structBCFG__Type.html#a360c5ec43917a18e9f8aa2977c2a2d2b">BCFG_Type</a></li>
<li>iref_select&#160;:&#160;<a class="el" href="unionopamp__cfg__preset1.html#aed9f634517651f880d431fc2ac7ac119">opamp_cfg_preset1</a></li>
<li>irfunc&#160;:&#160;<a class="el" href="structtsw__cb__frer__sid__func__config__t.html#a40270e6ca5578e63c25f64d67247b701">tsw_cb_frer_sid_func_config_t</a></li>
<li>IRQ&#160;:&#160;<a class="el" href="structSEI__Type.html#a4698edbba568ee8f216a6d091f1f9432">SEI_Type</a></li>
<li>irq&#160;:&#160;<a class="el" href="structtsw__dma__config__t.html#a6a8b4bf6bae59c9a37786c91f071d5c1">tsw_dma_config_t</a></li>
<li>IRQ_EN&#160;:&#160;<a class="el" href="structDAC__Type.html#a745d858e7e54bc853a9610fdfc6f8206">DAC_Type</a>, <a class="el" href="structPPI__Type.html#a56694ac594665f88da0e200f2d81dd5d">PPI_Type</a>, <a class="el" href="structPWMV2__Type.html#ab678e469a963bf3209d2320efc549c1e">PWMV2_Type</a>, <a class="el" href="structTAMP__Type.html#a013cd158417a6f3018b3ad4661485393">TAMP_Type</a></li>
<li>irq_en&#160;:&#160;<a class="el" href="structmtg__event__param.html#ac1108cc00e1e000b8c6c2b3d32606e1f">mtg_event_param</a></li>
<li>IRQ_EN_BURSTEND&#160;:&#160;<a class="el" href="structPWMV2__Type.html#a0abcb2a5d3292adb5d8922e5f6bc1c89">PWMV2_Type</a></li>
<li>IRQ_EN_CAP_NEG&#160;:&#160;<a class="el" href="structPWMV2__Type.html#ac467c38777c601e2433fb207e2f3f99a">PWMV2_Type</a></li>
<li>IRQ_EN_CAP_POS&#160;:&#160;<a class="el" href="structPWMV2__Type.html#a0038f64e48f8eedf140caab3b1aeab8b">PWMV2_Type</a></li>
<li>IRQ_EN_CMP&#160;:&#160;<a class="el" href="structPWMV2__Type.html#a4dbdee1608db1fa4fdaf31201abc544e">PWMV2_Type</a></li>
<li>IRQ_EN_FAULT&#160;:&#160;<a class="el" href="structPWMV2__Type.html#ac8ee6982a8920b5007b30a5b220025b4">PWMV2_Type</a></li>
<li>IRQ_EN_RELOAD&#160;:&#160;<a class="el" href="structPWMV2__Type.html#aa04aeea279576e6a800df47ac6e78280">PWMV2_Type</a></li>
<li>IRQ_ENABLE&#160;:&#160;<a class="el" href="structMON__Type.html#a928c920905ad0fa8818ac7b44517d883">MON_Type</a>, <a class="el" href="structMTGV2__Type.html#ad7400aadbab0b3e25593a97a09656bca">MTGV2_Type</a>, <a class="el" href="structPMON__Type.html#a7b4de69618f6fb5da605b9b3dedc00d2">PMON_Type</a>, <a class="el" href="structVSC__Type.html#a390a056dd07a93de9d9c462efb7b1fec">VSC_Type</a></li>
<li>irq_error_enable_mask&#160;:&#160;<a class="el" href="structcan__config__t.html#a09d5b060e49721baa8831c7cc77a213b">can_config_t</a></li>
<li>IRQ_FLAG&#160;:&#160;<a class="el" href="structMON__Type.html#af55048491b2f2bd0ad600d5eb200a861">MON_Type</a>, <a class="el" href="structPMON__Type.html#aa0147a37c6f842e245e7f4bd2fbac3c8">PMON_Type</a></li>
<li>IRQ_MASK&#160;:&#160;<a class="el" href="structGWC__Type.html#a5ab7db21ac57e21d48f508bbcef07fdf">GWC_Type</a></li>
<li>IRQ_STATUS&#160;:&#160;<a class="el" href="structMTGV2__Type.html#aba6e3778168eaf2d015338c8f412e22c">MTGV2_Type</a>, <a class="el" href="structVSC__Type.html#ad2c409e51ef975e1d2502ce39775a9cb">VSC_Type</a></li>
<li>IRQ_STS&#160;:&#160;<a class="el" href="structDAC__Type.html#a759e19e2e25d178213e291b71b5c7471">DAC_Type</a>, <a class="el" href="structGWC__Type.html#adc23eef0fd12af73d52ba18baec62e42">GWC_Type</a>, <a class="el" href="structPPI__Type.html#a4993ca52e4ba7395d304915a5c8bdf8c">PPI_Type</a>, <a class="el" href="structPWMV2__Type.html#abc2c3f8a7021b826f0253160af7c2b77">PWMV2_Type</a></li>
<li>IRQ_STS_BURSTEND&#160;:&#160;<a class="el" href="structPWMV2__Type.html#a772b0c11366f2503dca8a5d0ec4de20c">PWMV2_Type</a></li>
<li>IRQ_STS_CAP_NEG&#160;:&#160;<a class="el" href="structPWMV2__Type.html#af3d517e3e43086eab8091843fb88dd80">PWMV2_Type</a></li>
<li>IRQ_STS_CAP_POS&#160;:&#160;<a class="el" href="structPWMV2__Type.html#a9ff15d8785696ceac5357ff54c7b025a">PWMV2_Type</a></li>
<li>IRQ_STS_CMP&#160;:&#160;<a class="el" href="structPWMV2__Type.html#a8ff7a0e5a422082acb3c49442cfa3990">PWMV2_Type</a></li>
<li>IRQ_STS_FAULT&#160;:&#160;<a class="el" href="structPWMV2__Type.html#a3f411af013e32e64a9683207fdaab15e">PWMV2_Type</a></li>
<li>IRQ_STS_RELOAD&#160;:&#160;<a class="el" href="structPWMV2__Type.html#a0a7f9ac742124e05f893f8628956d8da">PWMV2_Type</a></li>
<li>irq_txrx_enable_mask&#160;:&#160;<a class="el" href="structcan__config__t.html#a48bd1ee8818eecc1ac71315a4bc715e8">can_config_t</a></li>
<li>IRQEN&#160;:&#160;<a class="el" href="structACMP__Type.html#a644714083fada11311138de3c10580b4">ACMP_Type</a>, <a class="el" href="structGPTMR__Type.html#a75930bfb9e9db8ce917e5a30a4bb7139">GPTMR_Type</a>, <a class="el" href="structHALL__Type.html#a135c0dfa87c4a0ccfd625303d0c10005">HALL_Type</a>, <a class="el" href="structPWM__Type.html#af05e1d8aeab7e9812ce8291c973c56db">PWM_Type</a>, <a class="el" href="structQEI__Type.html#a383ca15d98d43d7cc1fbf276a36f2dd3">QEI_Type</a>, <a class="el" href="structQEIV2__Type.html#a4941dbe9a6197a72567cdf45820830a5">QEIV2_Type</a></li>
<li>is_10bit_addressing&#160;:&#160;<a class="el" href="structi2c__config__t.html#ab6e7e40fc8cfc21133f31dc6ab5c11e6">i2c_config_t</a>, <a class="el" href="structi2c__initialize__config.html#a71a8728608daf5ff8a421f818662f101">i2c_initialize_config</a></li>
<li>is_16bit&#160;:&#160;<a class="el" href="structmcan__timestamp__value__struct.html#afef280304c6f7a2a0a2574cead3d4bca">mcan_timestamp_value_struct</a></li>
<li>is_32bit&#160;:&#160;<a class="el" href="structmcan__timestamp__value__struct.html#aa9819288b85e5525eb29f2e01245f6cc">mcan_timestamp_value_struct</a></li>
<li>is_64bit&#160;:&#160;<a class="el" href="structmcan__timestamp__value__struct.html#abe0a61546e6bfbce16f27566fbff85f9">mcan_timestamp_value_struct</a></li>
<li>is_all_0xffs_for_erased_region&#160;:&#160;<a class="el" href="structemmc__device__attribute__t.html#a28c1918dcdc3d833925a6dd70404c493">emmc_device_attribute_t</a></li>
<li>is_alloced&#160;:&#160;<a class="el" href="structpanel__memory__node.html#ad49de11a58bfb6f12561ff88c326e8ca">panel_memory_node</a></li>
<li>is_alt_boot_mode_supported&#160;:&#160;<a class="el" href="structboot__info__t.html#ad8a325b9fc32f424991eb136131e9b66">boot_info_t</a></li>
<li>is_byte_addressing_mode&#160;:&#160;<a class="el" href="unionsd__flags__t.html#ae523ffa82bdbfe9c3f333010973ea160">sd_flags_t</a></li>
<li>is_cmd_queue_mode_enabled&#160;:&#160;<a class="el" href="structemmc__device__attribute__t.html#a3494178ab895bb08b14a14644c734187">emmc_device_attribute_t</a></li>
<li>is_ddr_boot_mode_supported&#160;:&#160;<a class="el" href="structboot__info__t.html#aed7aeb387c031056c5e63b07c6e64d14">boot_info_t</a></li>
<li>is_direct&#160;:&#160;<a class="el" href="structhpm__jpeg__buf.html#a22cc35b2e8e15831e5375ed995ed2f91">hpm_jpeg_buf</a></li>
<li>is_dsr_implemented&#160;:&#160;<a class="el" href="structemmc__csd__t.html#a9e20b3e59446dd7b10bc853ecfb203af">emmc_csd_t</a></li>
<li>is_empty&#160;:&#160;<a class="el" href="structmcan__timestamp__value__struct.html#a99cc971e7a953819c05318947f63e378">mcan_timestamp_value_struct</a></li>
<li>is_enhanced_strobe_supported&#160;:&#160;<a class="el" href="structemmc__device__attribute__t.html#a708f226c5f80311238e8db15f628baf0">emmc_device_attribute_t</a></li>
<li>is_hs_boot_mode_supported&#160;:&#160;<a class="el" href="structboot__info__t.html#af6574b92b1f6203748f43d5f75bc7c3c">boot_info_t</a></li>
<li>is_idle&#160;:&#160;<a class="el" href="structxpi__driver__interface__t.html#a87dd5588cb0d12ab4864d0b2351363a9">xpi_driver_interface_t</a></li>
<li>is_ifft&#160;:&#160;<a class="el" href="structfft__xfer__t.html#adac9cc3117e3f47d5284e6b315acfe1b">fft_xfer_t</a></li>
<li>is_last&#160;:&#160;<a class="el" href="structmcl__control__offline__param__detection__t.html#a85acd94a724d3b696e645ba59c7bbe76">mcl_control_offline_param_detection_t</a></li>
<li>is_predefined_file_format&#160;:&#160;<a class="el" href="structemmc__csd__t.html#a4a4010d98d41b43a9cd462d4752bbb29">emmc_csd_t</a></li>
<li>is_rgb&#160;:&#160;<a class="el" href="structjpeg__pixel__t.html#a0b632549f6c041dcb0cf3dcdec7c8bbd">jpeg_pixel_t</a></li>
<li>is_secure_bad_block_management_supported&#160;:&#160;<a class="el" href="structsecure__feature__info__t.html#aaee2a7fd52e34caddcb0a9b3be1ee9fe">secure_feature_info_t</a></li>
<li>is_secure_erase_supported&#160;:&#160;<a class="el" href="structsecure__feature__info__t.html#ac83411d1120342d89aba38275f533513">secure_feature_info_t</a></li>
<li>is_secure_insecure_trim_supported&#160;:&#160;<a class="el" href="structsecure__feature__info__t.html#a14a78e097c534d81e8506b00b0debddc">secure_feature_info_t</a></li>
<li>is_secure_sanitize_supported&#160;:&#160;<a class="el" href="structsecure__feature__info__t.html#a3e6bac3c2c03e772b2e6f210743ed9bf">secure_feature_info_t</a></li>
<li>is_secure_write_protection_supported&#160;:&#160;<a class="el" href="structemmc__device__attribute__t.html#a94f12738708d4b6ba61ec06a766ee362">emmc_device_attribute_t</a></li>
<li>is_used&#160;:&#160;<a class="el" href="structpanel__memory__node.html#abf089d616e46d0a4e31ecedf09d64258">panel_memory_node</a></li>
<li>is_valid&#160;:&#160;<a class="el" href="structhpm__pmbus__slave__cfg__t.html#af7f763e8a8c1a034f36ed0ce3a5cc79f">hpm_pmbus_slave_cfg_t</a></li>
<li>is_vssa_disconnect&#160;:&#160;<a class="el" href="unionopamp__cfg__preset1.html#af41990e33dec00e1c698558495d10951">opamp_cfg_preset1</a></li>
<li>is_write_protection_group_enabled&#160;:&#160;<a class="el" href="structemmc__csd__t.html#af331af665429e0f30d1ea1861aec1998">emmc_csd_t</a></li>
<li>isdio_type_support_code&#160;:&#160;<a class="el" href="structsdio__fbr__t.html#a948f440709cf788f33259ca3bd044291">sdio_fbr_t</a></li>
<li>iso_mult&#160;:&#160;<a class="el" href="structdcd__qhd__t.html#a994827a69bbf336cda3d0e651077e371">dcd_qhd_t</a></li>
<li>iso_mult_override&#160;:&#160;<a class="el" href="structdcd__qtd__t.html#acab789399d4b3b93d6be8077043498a8">dcd_qtd_t</a></li>
<li>iv&#160;:&#160;<a class="el" href="structfw__info__table__t.html#a7669fe07205c181680816eb149b1e9cf">fw_info_table_t</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Mon Mar 31 2025 13:16:12 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
