// Seed: 2648518100
module module_0 (
    output supply0 id_0,
    output tri1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input uwire id_4
);
endmodule
module module_1 #(
    parameter id_1 = 32'd24
) (
    output wand id_0,
    input wor _id_1,
    input uwire id_2,
    output supply1 id_3,
    input supply0 id_4
);
  wire [-1 : id_1] id_6;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_4,
      id_4,
      id_4
  );
  wire id_7;
endmodule
module module_0 #(
    parameter id_5 = 32'd79
) (
    input tri id_0,
    output tri0 id_1,
    input supply0 id_2,
    output supply1 id_3,
    output supply0 id_4,
    input supply0 _id_5,
    input supply0 id_6,
    input tri0 module_2,
    output wor id_8,
    output wor id_9,
    input supply0 id_10,
    output wand id_11,
    output wand id_12,
    input tri0 id_13,
    input tri0 id_14
    , id_17,
    input wand id_15
);
  assign id_11 = id_2 ? id_17[-1] : -1'h0 ? id_5 : 1;
  wire id_18;
  logic [id_5 : 1] id_19 = id_14;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_13,
      id_0,
      id_15
  );
endmodule
