/*******************************************************************************
* File Name: cyfitter_gpio.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_GPIO_H
#define INCLUDED_CYFITTER_GPIO_H
#include "cy_device_headers.h"

/* UART_rx */
#define UART_rx_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_rx_0_INBUF_ENABLED 1u
#define UART_rx_0_INIT_DRIVESTATE 1u
#define UART_rx_0_INIT_MUXSEL 18u
#define UART_rx_0_INPUT_SYNC 2u
#define UART_rx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_rx_0_NUM 0u
#define UART_rx_0_PORT GPIO_PRT5
#define UART_rx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_rx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_rx_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_rx_INBUF_ENABLED 1u
#define UART_rx_INIT_DRIVESTATE 1u
#define UART_rx_INIT_MUXSEL 18u
#define UART_rx_INPUT_SYNC 2u
#define UART_rx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_rx_NUM 0u
#define UART_rx_PORT GPIO_PRT5
#define UART_rx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_rx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_tx */
#define UART_tx_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_tx_0_INBUF_ENABLED 0u
#define UART_tx_0_INIT_DRIVESTATE 1u
#define UART_tx_0_INIT_MUXSEL 18u
#define UART_tx_0_INPUT_SYNC 2u
#define UART_tx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_tx_0_NUM 1u
#define UART_tx_0_PORT GPIO_PRT5
#define UART_tx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_tx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_tx_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_tx_INBUF_ENABLED 0u
#define UART_tx_INIT_DRIVESTATE 1u
#define UART_tx_INIT_MUXSEL 18u
#define UART_tx_INPUT_SYNC 2u
#define UART_tx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_tx_NUM 1u
#define UART_tx_PORT GPIO_PRT5
#define UART_tx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_tx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SPI_ss0_m */
#define SPI_ss0_m_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SPI_ss0_m_0_INBUF_ENABLED 0u
#define SPI_ss0_m_0_INIT_DRIVESTATE 1u
#define SPI_ss0_m_0_INIT_MUXSEL 20u
#define SPI_ss0_m_0_INPUT_SYNC 2u
#define SPI_ss0_m_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPI_ss0_m_0_NUM 3u
#define SPI_ss0_m_0_PORT GPIO_PRT9
#define SPI_ss0_m_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SPI_ss0_m_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SPI_ss0_m_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SPI_ss0_m_INBUF_ENABLED 0u
#define SPI_ss0_m_INIT_DRIVESTATE 1u
#define SPI_ss0_m_INIT_MUXSEL 20u
#define SPI_ss0_m_INPUT_SYNC 2u
#define SPI_ss0_m_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPI_ss0_m_NUM 3u
#define SPI_ss0_m_PORT GPIO_PRT9
#define SPI_ss0_m_SLEWRATE CY_GPIO_SLEW_FAST
#define SPI_ss0_m_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SPI_miso_m */
#define SPI_miso_m_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define SPI_miso_m_0_INBUF_ENABLED 1u
#define SPI_miso_m_0_INIT_DRIVESTATE 1u
#define SPI_miso_m_0_INIT_MUXSEL 20u
#define SPI_miso_m_0_INPUT_SYNC 2u
#define SPI_miso_m_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPI_miso_m_0_NUM 1u
#define SPI_miso_m_0_PORT GPIO_PRT9
#define SPI_miso_m_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SPI_miso_m_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SPI_miso_m_DRIVEMODE CY_GPIO_DM_HIGHZ
#define SPI_miso_m_INBUF_ENABLED 1u
#define SPI_miso_m_INIT_DRIVESTATE 1u
#define SPI_miso_m_INIT_MUXSEL 20u
#define SPI_miso_m_INPUT_SYNC 2u
#define SPI_miso_m_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPI_miso_m_NUM 1u
#define SPI_miso_m_PORT GPIO_PRT9
#define SPI_miso_m_SLEWRATE CY_GPIO_SLEW_FAST
#define SPI_miso_m_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SPI_mosi_m */
#define SPI_mosi_m_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SPI_mosi_m_0_INBUF_ENABLED 0u
#define SPI_mosi_m_0_INIT_DRIVESTATE 1u
#define SPI_mosi_m_0_INIT_MUXSEL 20u
#define SPI_mosi_m_0_INPUT_SYNC 2u
#define SPI_mosi_m_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPI_mosi_m_0_NUM 0u
#define SPI_mosi_m_0_PORT GPIO_PRT9
#define SPI_mosi_m_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SPI_mosi_m_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SPI_mosi_m_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SPI_mosi_m_INBUF_ENABLED 0u
#define SPI_mosi_m_INIT_DRIVESTATE 1u
#define SPI_mosi_m_INIT_MUXSEL 20u
#define SPI_mosi_m_INPUT_SYNC 2u
#define SPI_mosi_m_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPI_mosi_m_NUM 0u
#define SPI_mosi_m_PORT GPIO_PRT9
#define SPI_mosi_m_SLEWRATE CY_GPIO_SLEW_FAST
#define SPI_mosi_m_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SPI_sclk_m */
#define SPI_sclk_m_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SPI_sclk_m_0_INBUF_ENABLED 0u
#define SPI_sclk_m_0_INIT_DRIVESTATE 1u
#define SPI_sclk_m_0_INIT_MUXSEL 20u
#define SPI_sclk_m_0_INPUT_SYNC 2u
#define SPI_sclk_m_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPI_sclk_m_0_NUM 2u
#define SPI_sclk_m_0_PORT GPIO_PRT9
#define SPI_sclk_m_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SPI_sclk_m_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SPI_sclk_m_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SPI_sclk_m_INBUF_ENABLED 0u
#define SPI_sclk_m_INIT_DRIVESTATE 1u
#define SPI_sclk_m_INIT_MUXSEL 20u
#define SPI_sclk_m_INPUT_SYNC 2u
#define SPI_sclk_m_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPI_sclk_m_NUM 2u
#define SPI_sclk_m_PORT GPIO_PRT9
#define SPI_sclk_m_SLEWRATE CY_GPIO_SLEW_FAST
#define SPI_sclk_m_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* PIN_ADS1299_CLK */
#define PIN_ADS1299_CLK_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define PIN_ADS1299_CLK_0_INBUF_ENABLED 0u
#define PIN_ADS1299_CLK_0_INIT_DRIVESTATE 1u
#define PIN_ADS1299_CLK_0_INIT_MUXSEL 3u
#define PIN_ADS1299_CLK_0_INPUT_SYNC 2u
#define PIN_ADS1299_CLK_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PIN_ADS1299_CLK_0_NUM 5u
#define PIN_ADS1299_CLK_0_PORT GPIO_PRT5
#define PIN_ADS1299_CLK_0_SLEWRATE CY_GPIO_SLEW_FAST
#define PIN_ADS1299_CLK_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define PIN_ADS1299_CLK_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define PIN_ADS1299_CLK_INBUF_ENABLED 0u
#define PIN_ADS1299_CLK_INIT_DRIVESTATE 1u
#define PIN_ADS1299_CLK_INIT_MUXSEL 3u
#define PIN_ADS1299_CLK_INPUT_SYNC 2u
#define PIN_ADS1299_CLK_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PIN_ADS1299_CLK_NUM 5u
#define PIN_ADS1299_CLK_PORT GPIO_PRT5
#define PIN_ADS1299_CLK_SLEWRATE CY_GPIO_SLEW_FAST
#define PIN_ADS1299_CLK_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* PIN_ADS1299_DRDY */
#define PIN_ADS1299_DRDY_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define PIN_ADS1299_DRDY_0_INBUF_ENABLED 1u
#define PIN_ADS1299_DRDY_0_INIT_DRIVESTATE 0u
#define PIN_ADS1299_DRDY_0_INIT_MUXSEL 0u
#define PIN_ADS1299_DRDY_0_INPUT_SYNC 2u
#define PIN_ADS1299_DRDY_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PIN_ADS1299_DRDY_0_NUM 4u
#define PIN_ADS1299_DRDY_0_PORT GPIO_PRT5
#define PIN_ADS1299_DRDY_0_SLEWRATE CY_GPIO_SLEW_FAST
#define PIN_ADS1299_DRDY_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define PIN_ADS1299_DRDY_DRIVEMODE CY_GPIO_DM_HIGHZ
#define PIN_ADS1299_DRDY_INBUF_ENABLED 1u
#define PIN_ADS1299_DRDY_INIT_DRIVESTATE 0u
#define PIN_ADS1299_DRDY_INIT_MUXSEL 0u
#define PIN_ADS1299_DRDY_INPUT_SYNC 2u
#define PIN_ADS1299_DRDY_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PIN_ADS1299_DRDY_NUM 4u
#define PIN_ADS1299_DRDY_PORT GPIO_PRT5
#define PIN_ADS1299_DRDY_SLEWRATE CY_GPIO_SLEW_FAST
#define PIN_ADS1299_DRDY_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* PIN_ADS1299_GPIO */
#define PIN_ADS1299_GPIO_0_DRIVEMODE CY_GPIO_DM_STRONG
#define PIN_ADS1299_GPIO_0_INBUF_ENABLED 1u
#define PIN_ADS1299_GPIO_0_INIT_DRIVESTATE 0u
#define PIN_ADS1299_GPIO_0_INIT_MUXSEL 0u
#define PIN_ADS1299_GPIO_0_INPUT_SYNC 2u
#define PIN_ADS1299_GPIO_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PIN_ADS1299_GPIO_0_NUM 0u
#define PIN_ADS1299_GPIO_0_PORT GPIO_PRT10
#define PIN_ADS1299_GPIO_0_SLEWRATE CY_GPIO_SLEW_FAST
#define PIN_ADS1299_GPIO_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define PIN_ADS1299_GPIO_1_DRIVEMODE CY_GPIO_DM_STRONG
#define PIN_ADS1299_GPIO_1_INBUF_ENABLED 1u
#define PIN_ADS1299_GPIO_1_INIT_DRIVESTATE 0u
#define PIN_ADS1299_GPIO_1_INIT_MUXSEL 0u
#define PIN_ADS1299_GPIO_1_INPUT_SYNC 2u
#define PIN_ADS1299_GPIO_1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PIN_ADS1299_GPIO_1_NUM 1u
#define PIN_ADS1299_GPIO_1_PORT GPIO_PRT10
#define PIN_ADS1299_GPIO_1_SLEWRATE CY_GPIO_SLEW_FAST
#define PIN_ADS1299_GPIO_1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define PIN_ADS1299_GPIO_2_DRIVEMODE CY_GPIO_DM_STRONG
#define PIN_ADS1299_GPIO_2_INBUF_ENABLED 1u
#define PIN_ADS1299_GPIO_2_INIT_DRIVESTATE 0u
#define PIN_ADS1299_GPIO_2_INIT_MUXSEL 0u
#define PIN_ADS1299_GPIO_2_INPUT_SYNC 2u
#define PIN_ADS1299_GPIO_2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PIN_ADS1299_GPIO_2_NUM 2u
#define PIN_ADS1299_GPIO_2_PORT GPIO_PRT10
#define PIN_ADS1299_GPIO_2_SLEWRATE CY_GPIO_SLEW_FAST
#define PIN_ADS1299_GPIO_2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define PIN_ADS1299_GPIO_3_DRIVEMODE CY_GPIO_DM_STRONG
#define PIN_ADS1299_GPIO_3_INBUF_ENABLED 1u
#define PIN_ADS1299_GPIO_3_INIT_DRIVESTATE 0u
#define PIN_ADS1299_GPIO_3_INIT_MUXSEL 0u
#define PIN_ADS1299_GPIO_3_INPUT_SYNC 2u
#define PIN_ADS1299_GPIO_3_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PIN_ADS1299_GPIO_3_NUM 3u
#define PIN_ADS1299_GPIO_3_PORT GPIO_PRT10
#define PIN_ADS1299_GPIO_3_SLEWRATE CY_GPIO_SLEW_FAST
#define PIN_ADS1299_GPIO_3_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* PIN_ADS1299_PWDN */
#define PIN_ADS1299_PWDN_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define PIN_ADS1299_PWDN_0_INBUF_ENABLED 0u
#define PIN_ADS1299_PWDN_0_INIT_DRIVESTATE 0u
#define PIN_ADS1299_PWDN_0_INIT_MUXSEL 0u
#define PIN_ADS1299_PWDN_0_INPUT_SYNC 2u
#define PIN_ADS1299_PWDN_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PIN_ADS1299_PWDN_0_NUM 4u
#define PIN_ADS1299_PWDN_0_PORT GPIO_PRT10
#define PIN_ADS1299_PWDN_0_SLEWRATE CY_GPIO_SLEW_FAST
#define PIN_ADS1299_PWDN_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define PIN_ADS1299_PWDN_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define PIN_ADS1299_PWDN_INBUF_ENABLED 0u
#define PIN_ADS1299_PWDN_INIT_DRIVESTATE 0u
#define PIN_ADS1299_PWDN_INIT_MUXSEL 0u
#define PIN_ADS1299_PWDN_INPUT_SYNC 2u
#define PIN_ADS1299_PWDN_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PIN_ADS1299_PWDN_NUM 4u
#define PIN_ADS1299_PWDN_PORT GPIO_PRT10
#define PIN_ADS1299_PWDN_SLEWRATE CY_GPIO_SLEW_FAST
#define PIN_ADS1299_PWDN_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* PIN_ADS1299_RESET */
#define PIN_ADS1299_RESET_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define PIN_ADS1299_RESET_0_INBUF_ENABLED 0u
#define PIN_ADS1299_RESET_0_INIT_DRIVESTATE 0u
#define PIN_ADS1299_RESET_0_INIT_MUXSEL 0u
#define PIN_ADS1299_RESET_0_INPUT_SYNC 2u
#define PIN_ADS1299_RESET_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PIN_ADS1299_RESET_0_NUM 5u
#define PIN_ADS1299_RESET_0_PORT GPIO_PRT10
#define PIN_ADS1299_RESET_0_SLEWRATE CY_GPIO_SLEW_FAST
#define PIN_ADS1299_RESET_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define PIN_ADS1299_RESET_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define PIN_ADS1299_RESET_INBUF_ENABLED 0u
#define PIN_ADS1299_RESET_INIT_DRIVESTATE 0u
#define PIN_ADS1299_RESET_INIT_MUXSEL 0u
#define PIN_ADS1299_RESET_INPUT_SYNC 2u
#define PIN_ADS1299_RESET_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PIN_ADS1299_RESET_NUM 5u
#define PIN_ADS1299_RESET_PORT GPIO_PRT10
#define PIN_ADS1299_RESET_SLEWRATE CY_GPIO_SLEW_FAST
#define PIN_ADS1299_RESET_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* PIN_ADS1299_START */
#define PIN_ADS1299_START_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define PIN_ADS1299_START_0_INBUF_ENABLED 0u
#define PIN_ADS1299_START_0_INIT_DRIVESTATE 0u
#define PIN_ADS1299_START_0_INIT_MUXSEL 0u
#define PIN_ADS1299_START_0_INPUT_SYNC 2u
#define PIN_ADS1299_START_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PIN_ADS1299_START_0_NUM 6u
#define PIN_ADS1299_START_0_PORT GPIO_PRT10
#define PIN_ADS1299_START_0_SLEWRATE CY_GPIO_SLEW_FAST
#define PIN_ADS1299_START_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define PIN_ADS1299_START_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define PIN_ADS1299_START_INBUF_ENABLED 0u
#define PIN_ADS1299_START_INIT_DRIVESTATE 0u
#define PIN_ADS1299_START_INIT_MUXSEL 0u
#define PIN_ADS1299_START_INPUT_SYNC 2u
#define PIN_ADS1299_START_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PIN_ADS1299_START_NUM 6u
#define PIN_ADS1299_START_PORT GPIO_PRT10
#define PIN_ADS1299_START_SLEWRATE CY_GPIO_SLEW_FAST
#define PIN_ADS1299_START_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* PIN_ADS1299_CLKSEL */
#define PIN_ADS1299_CLKSEL_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define PIN_ADS1299_CLKSEL_0_INBUF_ENABLED 0u
#define PIN_ADS1299_CLKSEL_0_INIT_DRIVESTATE 1u
#define PIN_ADS1299_CLKSEL_0_INIT_MUXSEL 0u
#define PIN_ADS1299_CLKSEL_0_INPUT_SYNC 2u
#define PIN_ADS1299_CLKSEL_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PIN_ADS1299_CLKSEL_0_NUM 6u
#define PIN_ADS1299_CLKSEL_0_PORT GPIO_PRT5
#define PIN_ADS1299_CLKSEL_0_SLEWRATE CY_GPIO_SLEW_FAST
#define PIN_ADS1299_CLKSEL_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define PIN_ADS1299_CLKSEL_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define PIN_ADS1299_CLKSEL_INBUF_ENABLED 0u
#define PIN_ADS1299_CLKSEL_INIT_DRIVESTATE 1u
#define PIN_ADS1299_CLKSEL_INIT_MUXSEL 0u
#define PIN_ADS1299_CLKSEL_INPUT_SYNC 2u
#define PIN_ADS1299_CLKSEL_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PIN_ADS1299_CLKSEL_NUM 6u
#define PIN_ADS1299_CLKSEL_PORT GPIO_PRT5
#define PIN_ADS1299_CLKSEL_SLEWRATE CY_GPIO_SLEW_FAST
#define PIN_ADS1299_CLKSEL_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

#endif /* INCLUDED_CYFITTER_GPIO_H */
