#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jun  5 15:10:10 2025
# Process ID: 1396
# Current directory: D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.runs/synth_1
# Command line: vivado.exe -log RISC_V_CPU_Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RISC_V_CPU_Top.tcl
# Log file: D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.runs/synth_1/RISC_V_CPU_Top.vds
# Journal file: D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source RISC_V_CPU_Top.tcl -notrace
Command: synth_design -top RISC_V_CPU_Top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30356 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 647.711 ; gain = 239.961
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RISC_V_CPU_Top' [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/new/RISC_V_CPU_Top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Branch_Misprediction_Unit' [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/new/Branch_Misprediction_Unit.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'Branch_Misprediction_Unit' (1#1) [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/new/Branch_Misprediction_Unit.sv:2]
INFO: [Synth 8-6157] synthesizing module 'JAL_BEQ_Detection_Unit' [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/new/JAL_Detection_Unit.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'JAL_BEQ_Detection_Unit' (2#1) [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/new/JAL_Detection_Unit.sv:2]
INFO: [Synth 8-6157] synthesizing module 'PC_Mux' [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/new/PC_Mux.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'PC_Mux' (3#1) [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/new/PC_Mux.sv:2]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/PC.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (4#1) [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/PC.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Branch_Predictor' [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Branch_Predictor.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Branch_Predictor' (5#1) [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Branch_Predictor.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Unified_Memory' [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Unified_Memory.sv:1]
INFO: [Synth 8-3876] $readmem data file 'test.dat' is read successfully [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Unified_Memory.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'Unified_Memory' (6#1) [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Unified_Memory.sv:1]
INFO: [Synth 8-6157] synthesizing module 'IF_ID_reg' [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/IF_ID_reg.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID_reg' (7#1) [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/IF_ID_reg.sv:37]
INFO: [Synth 8-6157] synthesizing module 'Controller' [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Controller.sv:1]
	Parameter R_TYPE bound to: 7'b0110011 
	Parameter I_TYPE bound to: 7'b0010011 
	Parameter LOAD bound to: 7'b0000011 
	Parameter STORE bound to: 7'b0100011 
	Parameter BRANCH bound to: 7'b1100011 
	Parameter JAL bound to: 7'b1101111 
	Parameter JALR bound to: 7'b1100111 
	Parameter LUI bound to: 7'b0110111 
	Parameter ALU_ADD bound to: 4'b0000 
	Parameter ALU_SUB bound to: 4'b1000 
	Parameter ALU_OR bound to: 4'b0110 
	Parameter ALU_PASS bound to: 4'b1111 
INFO: [Synth 8-6155] done synthesizing module 'Controller' (8#1) [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Register_File' [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Register_File.sv:1]
WARNING: [Synth 8-87] always_comb on 'ID_Rs1_Data_reg' did not result in combinational logic [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Register_File.sv:34]
WARNING: [Synth 8-87] always_comb on 'ID_Rs2_Data_reg' did not result in combinational logic [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Register_File.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'Register_File' (9#1) [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Register_File.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Immediate_Generator' [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Immediate_Generator.sv:1]
	Parameter I_TYPE bound to: 7'b0010011 
	Parameter LOAD bound to: 7'b0000011 
	Parameter STORE bound to: 7'b0100011 
	Parameter BRANCH bound to: 7'b1100011 
	Parameter JAL bound to: 7'b1101111 
	Parameter JALR bound to: 7'b1100111 
	Parameter LUI bound to: 7'b0110111 
INFO: [Synth 8-6155] done synthesizing module 'Immediate_Generator' (10#1) [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Immediate_Generator.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Hazard_Detection_Unit' [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Hazard_Detection_Unit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Hazard_Detection_Unit' (11#1) [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Hazard_Detection_Unit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ID_Ex_reg' [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/ID_Ex_reg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ID_Ex_reg' (12#1) [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/ID_Ex_reg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Forwarding_Unit' [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Forwarding_Unit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Forwarding_Unit' (13#1) [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Forwarding_Unit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ALU_Input_Mux' [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/new/ALU_Input_Mux.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Input_Mux' (14#1) [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/new/ALU_Input_Mux.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/ALU.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (15#1) [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/ALU.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Branch_Target_Unit' [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/new/Branch_Target_Unit.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Branch_Target_Unit' (16#1) [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/new/Branch_Target_Unit.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Ex_Mem_reg' [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Ex_Mem_reg.sv:1]
WARNING: [Synth 8-5788] Register Mem_ALUResult_reg in module Ex_Mem_reg is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Ex_Mem_reg.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'Ex_Mem_reg' (17#1) [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Ex_Mem_reg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Mem_Wr_reg' [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Mem_Wr_reg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Mem_Wr_reg' (18#1) [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Mem_Wr_reg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Wr_Mux' [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/new/Wr_Mux.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'Wr_Mux' (19#1) [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/new/Wr_Mux.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_CPU_Top' (20#1) [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/new/RISC_V_CPU_Top.sv:1]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[31]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[30]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[29]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[28]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[27]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[26]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[25]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[24]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[23]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[22]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[21]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[20]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[19]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[18]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[17]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[16]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[15]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[14]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[13]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[12]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[11]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[10]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[1]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[0]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[31]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[30]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[29]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[28]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[27]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[26]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[25]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[24]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[23]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[22]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[21]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[20]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[19]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[18]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[17]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[16]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[15]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[14]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[13]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[12]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[11]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[10]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[1]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 748.031 ; gain = 340.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 748.031 ; gain = 340.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 748.031 ; gain = 340.281
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'ID_Rs1_Data_reg' [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Register_File.sv:34]
WARNING: [Synth 8-327] inferring latch for variable 'ID_Rs2_Data_reg' [D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.srcs/sources_1/imports/Project/Register_File.sv:35]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 909.430 ; gain = 501.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 17    
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 256   
	                1 Bit    Registers := 22    
+---RAMs : 
	              16K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 17    
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 262   
	   9 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module JAL_BEQ_Detection_Unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
Module PC_Mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Branch_Predictor 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 256   
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 257   
Module Unified_Memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module IF_ID_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module Controller 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 7     
Module Register_File 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Immediate_Generator 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
Module ID_Ex_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Forwarding_Unit 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 2     
Module ALU_Input_Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 2     
Module Branch_Target_Unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Ex_Mem_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
Module Mem_Wr_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module Wr_Mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[31]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[30]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[29]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[28]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[27]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[26]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[25]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[24]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[23]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[22]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[21]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[20]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[19]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[18]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[17]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[16]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[15]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[14]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[13]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[12]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[11]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[10]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[1]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port IF_PC[0]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[31]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[30]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[29]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[28]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[27]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[26]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[25]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[24]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[23]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[22]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[21]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[20]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[19]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[18]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[17]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[16]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[15]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[14]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[13]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[12]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[11]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[10]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[1]
WARNING: [Synth 8-3331] design Branch_Predictor has unconnected port Mem_PC[0]
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs1_Data_reg[31]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs1_Data_reg[30]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs1_Data_reg[29]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs1_Data_reg[28]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs1_Data_reg[27]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs1_Data_reg[26]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs1_Data_reg[25]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs1_Data_reg[24]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs1_Data_reg[23]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs1_Data_reg[22]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs1_Data_reg[21]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs1_Data_reg[20]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs1_Data_reg[19]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs1_Data_reg[18]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs1_Data_reg[17]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs1_Data_reg[16]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs1_Data_reg[15]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs1_Data_reg[14]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs1_Data_reg[13]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs1_Data_reg[12]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs1_Data_reg[11]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs1_Data_reg[10]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs1_Data_reg[9]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs1_Data_reg[8]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs1_Data_reg[7]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs1_Data_reg[6]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs1_Data_reg[5]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs1_Data_reg[4]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs1_Data_reg[3]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs1_Data_reg[2]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs1_Data_reg[1]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs1_Data_reg[0]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs2_Data_reg[31]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs2_Data_reg[30]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs2_Data_reg[29]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs2_Data_reg[28]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs2_Data_reg[27]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs2_Data_reg[26]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs2_Data_reg[25]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs2_Data_reg[24]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs2_Data_reg[23]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs2_Data_reg[22]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs2_Data_reg[21]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs2_Data_reg[20]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs2_Data_reg[19]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs2_Data_reg[18]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs2_Data_reg[17]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs2_Data_reg[16]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs2_Data_reg[15]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs2_Data_reg[14]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs2_Data_reg[13]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs2_Data_reg[12]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs2_Data_reg[11]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs2_Data_reg[10]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs2_Data_reg[9]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs2_Data_reg[8]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs2_Data_reg[7]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs2_Data_reg[6]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs2_Data_reg[5]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs2_Data_reg[4]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs2_Data_reg[3]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs2_Data_reg[2]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs2_Data_reg[1]) is unused and will be removed from module RISC_V_CPU_Top.
WARNING: [Synth 8-3332] Sequential element (register_file/ID_Rs2_Data_reg[0]) is unused and will be removed from module RISC_V_CPU_Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 909.430 ; gain = 501.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 909.430 ; gain = 501.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 909.430 ; gain = 501.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 909.430 ; gain = 501.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 909.430 ; gain = 501.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 909.430 ; gain = 501.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 909.430 ; gain = 501.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 909.430 ; gain = 501.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 909.430 ; gain = 501.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 909.430 ; gain = 501.680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 165 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 909.430 ; gain = 501.680
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 909.430 ; gain = 501.680
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 909.430 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1003.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 165 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1003.590 ; gain = 620.719
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1003.590 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/1/desktop/Five_stage_RISC_V/RISC_V/RISC_V.runs/synth_1/RISC_V_CPU_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RISC_V_CPU_Top_utilization_synth.rpt -pb RISC_V_CPU_Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun  5 15:10:39 2025...
