;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.3
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* LED */
LED__0__DM__MASK EQU 0x38000
LED__0__DM__SHIFT EQU 15
LED__0__DR EQU CYREG_PRT3_DR
LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LED__0__HSIOM_MASK EQU 0x00F00000
LED__0__HSIOM_SHIFT EQU 20
LED__0__INTCFG EQU CYREG_PRT3_INTCFG
LED__0__INTSTAT EQU CYREG_PRT3_INTSTAT
LED__0__MASK EQU 0x20
LED__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED__0__PC EQU CYREG_PRT3_PC
LED__0__PC2 EQU CYREG_PRT3_PC2
LED__0__PORT EQU 3
LED__0__PS EQU CYREG_PRT3_PS
LED__0__SHIFT EQU 5
LED__DR EQU CYREG_PRT3_DR
LED__INTCFG EQU CYREG_PRT3_INTCFG
LED__INTSTAT EQU CYREG_PRT3_INTSTAT
LED__MASK EQU 0x20
LED__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED__PC EQU CYREG_PRT3_PC
LED__PC2 EQU CYREG_PRT3_PC2
LED__PORT EQU 3
LED__PS EQU CYREG_PRT3_PS
LED__SHIFT EQU 5

/* MISO */
MISO__0__DM__MASK EQU 0x38
MISO__0__DM__SHIFT EQU 3
MISO__0__DR EQU CYREG_PRT3_DR
MISO__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
MISO__0__HSIOM_GPIO EQU 0
MISO__0__HSIOM_I2C EQU 14
MISO__0__HSIOM_I2C_SDA EQU 14
MISO__0__HSIOM_MASK EQU 0x000000F0
MISO__0__HSIOM_SHIFT EQU 4
MISO__0__HSIOM_SPI EQU 15
MISO__0__HSIOM_SPI_MISO EQU 15
MISO__0__HSIOM_UART EQU 9
MISO__0__HSIOM_UART_TX EQU 9
MISO__0__INTCFG EQU CYREG_PRT3_INTCFG
MISO__0__INTSTAT EQU CYREG_PRT3_INTSTAT
MISO__0__MASK EQU 0x02
MISO__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
MISO__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
MISO__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
MISO__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
MISO__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
MISO__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
MISO__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
MISO__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
MISO__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
MISO__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
MISO__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
MISO__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
MISO__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
MISO__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
MISO__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
MISO__0__PC EQU CYREG_PRT3_PC
MISO__0__PC2 EQU CYREG_PRT3_PC2
MISO__0__PORT EQU 3
MISO__0__PS EQU CYREG_PRT3_PS
MISO__0__SHIFT EQU 1
MISO__DR EQU CYREG_PRT3_DR
MISO__INTCFG EQU CYREG_PRT3_INTCFG
MISO__INTSTAT EQU CYREG_PRT3_INTSTAT
MISO__MASK EQU 0x02
MISO__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
MISO__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
MISO__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
MISO__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
MISO__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
MISO__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
MISO__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
MISO__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
MISO__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
MISO__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
MISO__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
MISO__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
MISO__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
MISO__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
MISO__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
MISO__PC EQU CYREG_PRT3_PC
MISO__PC2 EQU CYREG_PRT3_PC2
MISO__PORT EQU 3
MISO__PS EQU CYREG_PRT3_PS
MISO__SHIFT EQU 1

/* MOSI */
MOSI__0__DM__MASK EQU 0x07
MOSI__0__DM__SHIFT EQU 0
MOSI__0__DR EQU CYREG_PRT3_DR
MOSI__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
MOSI__0__HSIOM_GPIO EQU 0
MOSI__0__HSIOM_I2C EQU 14
MOSI__0__HSIOM_I2C_SCL EQU 14
MOSI__0__HSIOM_MASK EQU 0x0000000F
MOSI__0__HSIOM_SHIFT EQU 0
MOSI__0__HSIOM_SPI EQU 15
MOSI__0__HSIOM_SPI_MOSI EQU 15
MOSI__0__HSIOM_UART EQU 9
MOSI__0__HSIOM_UART_RX EQU 9
MOSI__0__INTCFG EQU CYREG_PRT3_INTCFG
MOSI__0__INTSTAT EQU CYREG_PRT3_INTSTAT
MOSI__0__MASK EQU 0x01
MOSI__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
MOSI__0__OUT_SEL_SHIFT EQU 0
MOSI__0__OUT_SEL_VAL EQU -1
MOSI__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
MOSI__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
MOSI__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
MOSI__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
MOSI__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
MOSI__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
MOSI__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
MOSI__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
MOSI__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
MOSI__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
MOSI__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
MOSI__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
MOSI__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
MOSI__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
MOSI__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
MOSI__0__PC EQU CYREG_PRT3_PC
MOSI__0__PC2 EQU CYREG_PRT3_PC2
MOSI__0__PORT EQU 3
MOSI__0__PS EQU CYREG_PRT3_PS
MOSI__0__SHIFT EQU 0
MOSI__DR EQU CYREG_PRT3_DR
MOSI__INTCFG EQU CYREG_PRT3_INTCFG
MOSI__INTSTAT EQU CYREG_PRT3_INTSTAT
MOSI__MASK EQU 0x01
MOSI__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
MOSI__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
MOSI__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
MOSI__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
MOSI__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
MOSI__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
MOSI__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
MOSI__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
MOSI__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
MOSI__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
MOSI__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
MOSI__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
MOSI__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
MOSI__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
MOSI__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
MOSI__PC EQU CYREG_PRT3_PC
MOSI__PC2 EQU CYREG_PRT3_PC2
MOSI__PORT EQU 3
MOSI__PS EQU CYREG_PRT3_PS
MOSI__SHIFT EQU 0

/* SCLK */
SCLK__0__DM__MASK EQU 0x1C0
SCLK__0__DM__SHIFT EQU 6
SCLK__0__DR EQU CYREG_PRT3_DR
SCLK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SCLK__0__HSIOM_GPIO EQU 0
SCLK__0__HSIOM_MASK EQU 0x00000F00
SCLK__0__HSIOM_SHIFT EQU 8
SCLK__0__HSIOM_SPI EQU 15
SCLK__0__HSIOM_SPI_CLK EQU 15
SCLK__0__INTCFG EQU CYREG_PRT3_INTCFG
SCLK__0__INTSTAT EQU CYREG_PRT3_INTSTAT
SCLK__0__MASK EQU 0x04
SCLK__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
SCLK__0__OUT_SEL_SHIFT EQU 4
SCLK__0__OUT_SEL_VAL EQU -1
SCLK__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SCLK__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SCLK__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SCLK__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SCLK__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SCLK__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SCLK__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SCLK__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SCLK__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SCLK__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SCLK__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SCLK__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SCLK__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SCLK__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SCLK__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SCLK__0__PC EQU CYREG_PRT3_PC
SCLK__0__PC2 EQU CYREG_PRT3_PC2
SCLK__0__PORT EQU 3
SCLK__0__PS EQU CYREG_PRT3_PS
SCLK__0__SHIFT EQU 2
SCLK__DR EQU CYREG_PRT3_DR
SCLK__INTCFG EQU CYREG_PRT3_INTCFG
SCLK__INTSTAT EQU CYREG_PRT3_INTSTAT
SCLK__MASK EQU 0x04
SCLK__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SCLK__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SCLK__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SCLK__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SCLK__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SCLK__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SCLK__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SCLK__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SCLK__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SCLK__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SCLK__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SCLK__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SCLK__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SCLK__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SCLK__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SCLK__PC EQU CYREG_PRT3_PC
SCLK__PC2 EQU CYREG_PRT3_PC2
SCLK__PORT EQU 3
SCLK__PS EQU CYREG_PRT3_PS
SCLK__SHIFT EQU 2

/* SPIM */
SPIM_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
SPIM_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
SPIM_SCB__CTRL EQU CYREG_SCB1_CTRL
SPIM_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
SPIM_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
SPIM_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
SPIM_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
SPIM_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
SPIM_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
SPIM_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
SPIM_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
SPIM_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
SPIM_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
SPIM_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
SPIM_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
SPIM_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
SPIM_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
SPIM_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
SPIM_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
SPIM_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
SPIM_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
SPIM_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
SPIM_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
SPIM_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
SPIM_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
SPIM_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
SPIM_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
SPIM_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
SPIM_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
SPIM_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
SPIM_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
SPIM_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
SPIM_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
SPIM_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
SPIM_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
SPIM_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
SPIM_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
SPIM_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
SPIM_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
SPIM_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
SPIM_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
SPIM_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
SPIM_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
SPIM_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
SPIM_SCB__INTR_M EQU CYREG_SCB1_INTR_M
SPIM_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
SPIM_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
SPIM_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
SPIM_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
SPIM_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
SPIM_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
SPIM_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
SPIM_SCB__INTR_S EQU CYREG_SCB1_INTR_S
SPIM_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
SPIM_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
SPIM_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
SPIM_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
SPIM_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
SPIM_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
SPIM_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
SPIM_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
SPIM_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
SPIM_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
SPIM_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
SPIM_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
SPIM_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
SPIM_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
SPIM_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
SPIM_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
SPIM_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
SPIM_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
SPIM_SCB__SS0_POSISTION EQU 0
SPIM_SCB__SS1_POSISTION EQU 1
SPIM_SCB__SS2_POSISTION EQU 2
SPIM_SCB__SS3_POSISTION EQU 3
SPIM_SCB__STATUS EQU CYREG_SCB1_STATUS
SPIM_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
SPIM_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
SPIM_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
SPIM_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
SPIM_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
SPIM_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
SPIM_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
SPIM_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
SPIM_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
SPIM_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
SPIM_SCB_IRQ__INTC_MASK EQU 0x800
SPIM_SCB_IRQ__INTC_NUMBER EQU 11
SPIM_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
SPIM_SCB_IRQ__INTC_PRIOR_NUM EQU 3
SPIM_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
SPIM_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
SPIM_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
SPIM_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
SPIM_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
SPIM_SCBCLK__ENABLE_MASK EQU 0x80000000
SPIM_SCBCLK__MASK EQU 0x80000000
SPIM_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* UART */
UART_rx__0__DM__MASK EQU 0x07
UART_rx__0__DM__SHIFT EQU 0
UART_rx__0__DR EQU CYREG_PRT4_DR
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_rx__0__HSIOM_GPIO EQU 0
UART_rx__0__HSIOM_I2C EQU 14
UART_rx__0__HSIOM_I2C_SCL EQU 14
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__HSIOM_SPI EQU 15
UART_rx__0__HSIOM_SPI_MOSI EQU 15
UART_rx__0__HSIOM_UART EQU 9
UART_rx__0__HSIOM_UART_RX EQU 9
UART_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_rx__0__MASK EQU 0x01
UART_rx__0__PC EQU CYREG_PRT4_PC
UART_rx__0__PC2 EQU CYREG_PRT4_PC2
UART_rx__0__PORT EQU 4
UART_rx__0__PS EQU CYREG_PRT4_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_PRT4_DR
UART_rx__INTCFG EQU CYREG_PRT4_INTCFG
UART_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_rx__MASK EQU 0x01
UART_rx__PC EQU CYREG_PRT4_PC
UART_rx__PC2 EQU CYREG_PRT4_PC2
UART_rx__PORT EQU 4
UART_rx__PS EQU CYREG_PRT4_PS
UART_rx__SHIFT EQU 0
UART_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
UART_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
UART_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
UART_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
UART_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
UART_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
UART_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
UART_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
UART_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
UART_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
UART_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
UART_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
UART_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
UART_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
UART_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_SCBCLK__MASK EQU 0x80000000
UART_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00
UART_tx__0__DM__MASK EQU 0x38
UART_tx__0__DM__SHIFT EQU 3
UART_tx__0__DR EQU CYREG_PRT4_DR
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_tx__0__HSIOM_GPIO EQU 0
UART_tx__0__HSIOM_I2C EQU 14
UART_tx__0__HSIOM_I2C_SDA EQU 14
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__HSIOM_SPI EQU 15
UART_tx__0__HSIOM_SPI_MISO EQU 15
UART_tx__0__HSIOM_UART EQU 9
UART_tx__0__HSIOM_UART_TX EQU 9
UART_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_tx__0__MASK EQU 0x02
UART_tx__0__PC EQU CYREG_PRT4_PC
UART_tx__0__PC2 EQU CYREG_PRT4_PC2
UART_tx__0__PORT EQU 4
UART_tx__0__PS EQU CYREG_PRT4_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_PRT4_DR
UART_tx__INTCFG EQU CYREG_PRT4_INTCFG
UART_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_tx__MASK EQU 0x02
UART_tx__PC EQU CYREG_PRT4_PC
UART_tx__PC2 EQU CYREG_PRT4_PC2
UART_tx__PORT EQU 4
UART_tx__PS EQU CYREG_PRT4_PS
UART_tx__SHIFT EQU 1

/* BT_HD */
BT_HD__0__DM__MASK EQU 0x38
BT_HD__0__DM__SHIFT EQU 3
BT_HD__0__DR EQU CYREG_PRT0_DR
BT_HD__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
BT_HD__0__HSIOM_MASK EQU 0x000000F0
BT_HD__0__HSIOM_SHIFT EQU 4
BT_HD__0__INTCFG EQU CYREG_PRT0_INTCFG
BT_HD__0__INTSTAT EQU CYREG_PRT0_INTSTAT
BT_HD__0__MASK EQU 0x02
BT_HD__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BT_HD__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BT_HD__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BT_HD__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BT_HD__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BT_HD__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BT_HD__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BT_HD__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BT_HD__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BT_HD__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BT_HD__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BT_HD__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BT_HD__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BT_HD__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BT_HD__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BT_HD__0__PC EQU CYREG_PRT0_PC
BT_HD__0__PC2 EQU CYREG_PRT0_PC2
BT_HD__0__PORT EQU 0
BT_HD__0__PS EQU CYREG_PRT0_PS
BT_HD__0__SHIFT EQU 1
BT_HD__DR EQU CYREG_PRT0_DR
BT_HD__INTCFG EQU CYREG_PRT0_INTCFG
BT_HD__INTSTAT EQU CYREG_PRT0_INTSTAT
BT_HD__MASK EQU 0x02
BT_HD__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BT_HD__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BT_HD__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BT_HD__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BT_HD__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BT_HD__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BT_HD__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BT_HD__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BT_HD__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BT_HD__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BT_HD__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BT_HD__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BT_HD__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BT_HD__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BT_HD__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BT_HD__PC EQU CYREG_PRT0_PC
BT_HD__PC2 EQU CYREG_PRT0_PC2
BT_HD__PORT EQU 0
BT_HD__PS EQU CYREG_PRT0_PS
BT_HD__SHIFT EQU 1

/* BT_LL */
BT_LL__0__DM__MASK EQU 0x1C0
BT_LL__0__DM__SHIFT EQU 6
BT_LL__0__DR EQU CYREG_PRT0_DR
BT_LL__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
BT_LL__0__HSIOM_MASK EQU 0x00000F00
BT_LL__0__HSIOM_SHIFT EQU 8
BT_LL__0__INTCFG EQU CYREG_PRT0_INTCFG
BT_LL__0__INTSTAT EQU CYREG_PRT0_INTSTAT
BT_LL__0__MASK EQU 0x04
BT_LL__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BT_LL__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BT_LL__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BT_LL__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BT_LL__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BT_LL__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BT_LL__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BT_LL__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BT_LL__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BT_LL__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BT_LL__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BT_LL__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BT_LL__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BT_LL__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BT_LL__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BT_LL__0__PC EQU CYREG_PRT0_PC
BT_LL__0__PC2 EQU CYREG_PRT0_PC2
BT_LL__0__PORT EQU 0
BT_LL__0__PS EQU CYREG_PRT0_PS
BT_LL__0__SHIFT EQU 2
BT_LL__DR EQU CYREG_PRT0_DR
BT_LL__INTCFG EQU CYREG_PRT0_INTCFG
BT_LL__INTSTAT EQU CYREG_PRT0_INTSTAT
BT_LL__MASK EQU 0x04
BT_LL__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BT_LL__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BT_LL__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BT_LL__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BT_LL__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BT_LL__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BT_LL__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BT_LL__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BT_LL__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BT_LL__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BT_LL__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BT_LL__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BT_LL__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BT_LL__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BT_LL__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BT_LL__PC EQU CYREG_PRT0_PC
BT_LL__PC2 EQU CYREG_PRT0_PC2
BT_LL__PORT EQU 0
BT_LL__PS EQU CYREG_PRT0_PS
BT_LL__SHIFT EQU 2

/* Pin_1 */
Pin_1__0__DM__MASK EQU 0xE00000
Pin_1__0__DM__SHIFT EQU 21
Pin_1__0__DR EQU CYREG_PRT0_DR
Pin_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_1__0__HSIOM_MASK EQU 0xF0000000
Pin_1__0__HSIOM_SHIFT EQU 28
Pin_1__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_1__0__MASK EQU 0x80
Pin_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_1__0__PC EQU CYREG_PRT0_PC
Pin_1__0__PC2 EQU CYREG_PRT0_PC2
Pin_1__0__PORT EQU 0
Pin_1__0__PS EQU CYREG_PRT0_PS
Pin_1__0__SHIFT EQU 7
Pin_1__DR EQU CYREG_PRT0_DR
Pin_1__INTCFG EQU CYREG_PRT0_INTCFG
Pin_1__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_1__MASK EQU 0x80
Pin_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_1__PC EQU CYREG_PRT0_PC
Pin_1__PC2 EQU CYREG_PRT0_PC2
Pin_1__PORT EQU 0
Pin_1__PS EQU CYREG_PRT0_PS
Pin_1__SHIFT EQU 7

/* BT_SBC */
BT_SBC__0__DM__MASK EQU 0x07
BT_SBC__0__DM__SHIFT EQU 0
BT_SBC__0__DR EQU CYREG_PRT0_DR
BT_SBC__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
BT_SBC__0__HSIOM_MASK EQU 0x0000000F
BT_SBC__0__HSIOM_SHIFT EQU 0
BT_SBC__0__INTCFG EQU CYREG_PRT0_INTCFG
BT_SBC__0__INTSTAT EQU CYREG_PRT0_INTSTAT
BT_SBC__0__MASK EQU 0x01
BT_SBC__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BT_SBC__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BT_SBC__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BT_SBC__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BT_SBC__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BT_SBC__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BT_SBC__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BT_SBC__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BT_SBC__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BT_SBC__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BT_SBC__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BT_SBC__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BT_SBC__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BT_SBC__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BT_SBC__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BT_SBC__0__PC EQU CYREG_PRT0_PC
BT_SBC__0__PC2 EQU CYREG_PRT0_PC2
BT_SBC__0__PORT EQU 0
BT_SBC__0__PS EQU CYREG_PRT0_PS
BT_SBC__0__SHIFT EQU 0
BT_SBC__DR EQU CYREG_PRT0_DR
BT_SBC__INTCFG EQU CYREG_PRT0_INTCFG
BT_SBC__INTSTAT EQU CYREG_PRT0_INTSTAT
BT_SBC__MASK EQU 0x01
BT_SBC__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BT_SBC__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BT_SBC__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BT_SBC__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BT_SBC__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BT_SBC__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BT_SBC__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BT_SBC__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BT_SBC__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BT_SBC__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BT_SBC__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BT_SBC__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BT_SBC__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BT_SBC__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BT_SBC__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BT_SBC__PC EQU CYREG_PRT0_PC
BT_SBC__PC2 EQU CYREG_PRT0_PC2
BT_SBC__PORT EQU 0
BT_SBC__PS EQU CYREG_PRT0_PS
BT_SBC__SHIFT EQU 0

/* PWR_BT */
PWR_BT__0__DM__MASK EQU 0x1C0
PWR_BT__0__DM__SHIFT EQU 6
PWR_BT__0__DR EQU CYREG_PRT2_DR
PWR_BT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
PWR_BT__0__HSIOM_MASK EQU 0x00000F00
PWR_BT__0__HSIOM_SHIFT EQU 8
PWR_BT__0__INTCFG EQU CYREG_PRT2_INTCFG
PWR_BT__0__INTSTAT EQU CYREG_PRT2_INTSTAT
PWR_BT__0__MASK EQU 0x04
PWR_BT__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PWR_BT__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PWR_BT__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PWR_BT__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PWR_BT__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PWR_BT__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PWR_BT__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PWR_BT__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PWR_BT__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PWR_BT__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PWR_BT__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PWR_BT__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PWR_BT__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PWR_BT__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PWR_BT__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PWR_BT__0__PC EQU CYREG_PRT2_PC
PWR_BT__0__PC2 EQU CYREG_PRT2_PC2
PWR_BT__0__PORT EQU 2
PWR_BT__0__PS EQU CYREG_PRT2_PS
PWR_BT__0__SHIFT EQU 2
PWR_BT__DR EQU CYREG_PRT2_DR
PWR_BT__INTCFG EQU CYREG_PRT2_INTCFG
PWR_BT__INTSTAT EQU CYREG_PRT2_INTSTAT
PWR_BT__MASK EQU 0x04
PWR_BT__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PWR_BT__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PWR_BT__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PWR_BT__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PWR_BT__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PWR_BT__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PWR_BT__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PWR_BT__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PWR_BT__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PWR_BT__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PWR_BT__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PWR_BT__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PWR_BT__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PWR_BT__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PWR_BT__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PWR_BT__PC EQU CYREG_PRT2_PC
PWR_BT__PC2 EQU CYREG_PRT2_PC2
PWR_BT__PORT EQU 2
PWR_BT__PS EQU CYREG_PRT2_PS
PWR_BT__SHIFT EQU 2

/* BT_APTX */
BT_APTX__0__DM__MASK EQU 0xE00
BT_APTX__0__DM__SHIFT EQU 9
BT_APTX__0__DR EQU CYREG_PRT0_DR
BT_APTX__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
BT_APTX__0__HSIOM_MASK EQU 0x0000F000
BT_APTX__0__HSIOM_SHIFT EQU 12
BT_APTX__0__INTCFG EQU CYREG_PRT0_INTCFG
BT_APTX__0__INTSTAT EQU CYREG_PRT0_INTSTAT
BT_APTX__0__MASK EQU 0x08
BT_APTX__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BT_APTX__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BT_APTX__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BT_APTX__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BT_APTX__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BT_APTX__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BT_APTX__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BT_APTX__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BT_APTX__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BT_APTX__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BT_APTX__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BT_APTX__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BT_APTX__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BT_APTX__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BT_APTX__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BT_APTX__0__PC EQU CYREG_PRT0_PC
BT_APTX__0__PC2 EQU CYREG_PRT0_PC2
BT_APTX__0__PORT EQU 0
BT_APTX__0__PS EQU CYREG_PRT0_PS
BT_APTX__0__SHIFT EQU 3
BT_APTX__DR EQU CYREG_PRT0_DR
BT_APTX__INTCFG EQU CYREG_PRT0_INTCFG
BT_APTX__INTSTAT EQU CYREG_PRT0_INTSTAT
BT_APTX__MASK EQU 0x08
BT_APTX__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BT_APTX__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BT_APTX__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BT_APTX__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BT_APTX__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BT_APTX__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BT_APTX__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BT_APTX__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BT_APTX__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BT_APTX__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BT_APTX__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BT_APTX__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BT_APTX__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BT_APTX__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BT_APTX__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BT_APTX__PC EQU CYREG_PRT0_PC
BT_APTX__PC2 EQU CYREG_PRT0_PC2
BT_APTX__PORT EQU 0
BT_APTX__PS EQU CYREG_PRT0_PS
BT_APTX__SHIFT EQU 3

/* BT_NEXT */
BT_NEXT__0__DM__MASK EQU 0x38
BT_NEXT__0__DM__SHIFT EQU 3
BT_NEXT__0__DR EQU CYREG_PRT1_DR
BT_NEXT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
BT_NEXT__0__HSIOM_MASK EQU 0x000000F0
BT_NEXT__0__HSIOM_SHIFT EQU 4
BT_NEXT__0__INTCFG EQU CYREG_PRT1_INTCFG
BT_NEXT__0__INTSTAT EQU CYREG_PRT1_INTSTAT
BT_NEXT__0__MASK EQU 0x02
BT_NEXT__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
BT_NEXT__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
BT_NEXT__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
BT_NEXT__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
BT_NEXT__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
BT_NEXT__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
BT_NEXT__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
BT_NEXT__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
BT_NEXT__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
BT_NEXT__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
BT_NEXT__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
BT_NEXT__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
BT_NEXT__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
BT_NEXT__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
BT_NEXT__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
BT_NEXT__0__PC EQU CYREG_PRT1_PC
BT_NEXT__0__PC2 EQU CYREG_PRT1_PC2
BT_NEXT__0__PORT EQU 1
BT_NEXT__0__PS EQU CYREG_PRT1_PS
BT_NEXT__0__SHIFT EQU 1
BT_NEXT__DR EQU CYREG_PRT1_DR
BT_NEXT__INTCFG EQU CYREG_PRT1_INTCFG
BT_NEXT__INTSTAT EQU CYREG_PRT1_INTSTAT
BT_NEXT__MASK EQU 0x02
BT_NEXT__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
BT_NEXT__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
BT_NEXT__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
BT_NEXT__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
BT_NEXT__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
BT_NEXT__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
BT_NEXT__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
BT_NEXT__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
BT_NEXT__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
BT_NEXT__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
BT_NEXT__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
BT_NEXT__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
BT_NEXT__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
BT_NEXT__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
BT_NEXT__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
BT_NEXT__PC EQU CYREG_PRT1_PC
BT_NEXT__PC2 EQU CYREG_PRT1_PC2
BT_NEXT__PORT EQU 1
BT_NEXT__PS EQU CYREG_PRT1_PS
BT_NEXT__SHIFT EQU 1

/* DISP_CS */
DISP_CS__0__DM__MASK EQU 0x7000
DISP_CS__0__DM__SHIFT EQU 12
DISP_CS__0__DR EQU CYREG_PRT3_DR
DISP_CS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
DISP_CS__0__HSIOM_GPIO EQU 0
DISP_CS__0__HSIOM_MASK EQU 0x000F0000
DISP_CS__0__HSIOM_SHIFT EQU 16
DISP_CS__0__HSIOM_SPI EQU 15
DISP_CS__0__HSIOM_SPI_SSEL1 EQU 15
DISP_CS__0__INTCFG EQU CYREG_PRT3_INTCFG
DISP_CS__0__INTSTAT EQU CYREG_PRT3_INTSTAT
DISP_CS__0__MASK EQU 0x10
DISP_CS__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
DISP_CS__0__OUT_SEL_SHIFT EQU 8
DISP_CS__0__OUT_SEL_VAL EQU -1
DISP_CS__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
DISP_CS__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
DISP_CS__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
DISP_CS__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
DISP_CS__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
DISP_CS__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
DISP_CS__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
DISP_CS__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
DISP_CS__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
DISP_CS__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
DISP_CS__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
DISP_CS__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
DISP_CS__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
DISP_CS__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
DISP_CS__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
DISP_CS__0__PC EQU CYREG_PRT3_PC
DISP_CS__0__PC2 EQU CYREG_PRT3_PC2
DISP_CS__0__PORT EQU 3
DISP_CS__0__PS EQU CYREG_PRT3_PS
DISP_CS__0__SHIFT EQU 4
DISP_CS__DR EQU CYREG_PRT3_DR
DISP_CS__INTCFG EQU CYREG_PRT3_INTCFG
DISP_CS__INTSTAT EQU CYREG_PRT3_INTSTAT
DISP_CS__MASK EQU 0x10
DISP_CS__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
DISP_CS__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
DISP_CS__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
DISP_CS__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
DISP_CS__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
DISP_CS__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
DISP_CS__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
DISP_CS__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
DISP_CS__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
DISP_CS__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
DISP_CS__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
DISP_CS__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
DISP_CS__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
DISP_CS__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
DISP_CS__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
DISP_CS__PC EQU CYREG_PRT3_PC
DISP_CS__PC2 EQU CYREG_PRT3_PC2
DISP_CS__PORT EQU 3
DISP_CS__PS EQU CYREG_PRT3_PS
DISP_CS__SHIFT EQU 4

/* PWR_RPI */
PWR_RPI__0__DM__MASK EQU 0x07
PWR_RPI__0__DM__SHIFT EQU 0
PWR_RPI__0__DR EQU CYREG_PRT2_DR
PWR_RPI__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
PWR_RPI__0__HSIOM_MASK EQU 0x0000000F
PWR_RPI__0__HSIOM_SHIFT EQU 0
PWR_RPI__0__INTCFG EQU CYREG_PRT2_INTCFG
PWR_RPI__0__INTSTAT EQU CYREG_PRT2_INTSTAT
PWR_RPI__0__MASK EQU 0x01
PWR_RPI__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PWR_RPI__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PWR_RPI__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PWR_RPI__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PWR_RPI__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PWR_RPI__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PWR_RPI__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PWR_RPI__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PWR_RPI__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PWR_RPI__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PWR_RPI__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PWR_RPI__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PWR_RPI__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PWR_RPI__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PWR_RPI__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PWR_RPI__0__PC EQU CYREG_PRT2_PC
PWR_RPI__0__PC2 EQU CYREG_PRT2_PC2
PWR_RPI__0__PORT EQU 2
PWR_RPI__0__PS EQU CYREG_PRT2_PS
PWR_RPI__0__SHIFT EQU 0
PWR_RPI__DR EQU CYREG_PRT2_DR
PWR_RPI__INTCFG EQU CYREG_PRT2_INTCFG
PWR_RPI__INTSTAT EQU CYREG_PRT2_INTSTAT
PWR_RPI__MASK EQU 0x01
PWR_RPI__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PWR_RPI__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PWR_RPI__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PWR_RPI__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PWR_RPI__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PWR_RPI__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PWR_RPI__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PWR_RPI__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PWR_RPI__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PWR_RPI__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PWR_RPI__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PWR_RPI__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PWR_RPI__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PWR_RPI__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PWR_RPI__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PWR_RPI__PC EQU CYREG_PRT2_PC
PWR_RPI__PC2 EQU CYREG_PRT2_PC2
PWR_RPI__PORT EQU 2
PWR_RPI__PS EQU CYREG_PRT2_PS
PWR_RPI__SHIFT EQU 0

/* SDSP_CS */
SDSP_CS__0__DM__MASK EQU 0xE00
SDSP_CS__0__DM__SHIFT EQU 9
SDSP_CS__0__DR EQU CYREG_PRT3_DR
SDSP_CS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SDSP_CS__0__HSIOM_GPIO EQU 0
SDSP_CS__0__HSIOM_MASK EQU 0x0000F000
SDSP_CS__0__HSIOM_SHIFT EQU 12
SDSP_CS__0__HSIOM_SPI EQU 15
SDSP_CS__0__HSIOM_SPI_SSEL0 EQU 15
SDSP_CS__0__INTCFG EQU CYREG_PRT3_INTCFG
SDSP_CS__0__INTSTAT EQU CYREG_PRT3_INTSTAT
SDSP_CS__0__MASK EQU 0x08
SDSP_CS__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
SDSP_CS__0__OUT_SEL_SHIFT EQU 6
SDSP_CS__0__OUT_SEL_VAL EQU -1
SDSP_CS__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SDSP_CS__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SDSP_CS__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SDSP_CS__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SDSP_CS__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SDSP_CS__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SDSP_CS__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SDSP_CS__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SDSP_CS__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SDSP_CS__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SDSP_CS__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SDSP_CS__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SDSP_CS__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SDSP_CS__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SDSP_CS__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SDSP_CS__0__PC EQU CYREG_PRT3_PC
SDSP_CS__0__PC2 EQU CYREG_PRT3_PC2
SDSP_CS__0__PORT EQU 3
SDSP_CS__0__PS EQU CYREG_PRT3_PS
SDSP_CS__0__SHIFT EQU 3
SDSP_CS__DR EQU CYREG_PRT3_DR
SDSP_CS__INTCFG EQU CYREG_PRT3_INTCFG
SDSP_CS__INTSTAT EQU CYREG_PRT3_INTSTAT
SDSP_CS__MASK EQU 0x08
SDSP_CS__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SDSP_CS__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SDSP_CS__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SDSP_CS__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SDSP_CS__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SDSP_CS__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SDSP_CS__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SDSP_CS__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SDSP_CS__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SDSP_CS__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SDSP_CS__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SDSP_CS__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SDSP_CS__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SDSP_CS__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SDSP_CS__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SDSP_CS__PC EQU CYREG_PRT3_PC
SDSP_CS__PC2 EQU CYREG_PRT3_PC2
SDSP_CS__PORT EQU 3
SDSP_CS__PS EQU CYREG_PRT3_PS
SDSP_CS__SHIFT EQU 3

/* SwClock */
SwClock__DIVIDER_MASK EQU 0x0000FFFF
SwClock__ENABLE EQU CYREG_CLK_DIVIDER_B01
SwClock__ENABLE_MASK EQU 0x80000000
SwClock__MASK EQU 0x80000000
SwClock__REGISTER EQU CYREG_CLK_DIVIDER_B01
SwClock_1__DIVIDER_MASK EQU 0x0000FFFF
SwClock_1__ENABLE EQU CYREG_CLK_DIVIDER_C00
SwClock_1__ENABLE_MASK EQU 0x80000000
SwClock_1__MASK EQU 0x80000000
SwClock_1__REGISTER EQU CYREG_CLK_DIVIDER_C00

/* Timer_1 */
Timer_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timer_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timer_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timer_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timer_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timer_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timer_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timer_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timer_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* Timer_2 */
Timer_2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
Timer_2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
Timer_2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
Timer_2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
Timer_2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
Timer_2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
Timer_2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
Timer_2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
Timer_2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
Timer_2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
Timer_2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
Timer_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
Timer_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
Timer_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
Timer_2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
Timer_2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
Timer_2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* BT_PAUSE */
BT_PAUSE__0__DM__MASK EQU 0x07
BT_PAUSE__0__DM__SHIFT EQU 0
BT_PAUSE__0__DR EQU CYREG_PRT1_DR
BT_PAUSE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
BT_PAUSE__0__HSIOM_MASK EQU 0x0000000F
BT_PAUSE__0__HSIOM_SHIFT EQU 0
BT_PAUSE__0__INTCFG EQU CYREG_PRT1_INTCFG
BT_PAUSE__0__INTSTAT EQU CYREG_PRT1_INTSTAT
BT_PAUSE__0__MASK EQU 0x01
BT_PAUSE__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
BT_PAUSE__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
BT_PAUSE__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
BT_PAUSE__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
BT_PAUSE__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
BT_PAUSE__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
BT_PAUSE__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
BT_PAUSE__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
BT_PAUSE__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
BT_PAUSE__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
BT_PAUSE__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
BT_PAUSE__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
BT_PAUSE__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
BT_PAUSE__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
BT_PAUSE__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
BT_PAUSE__0__PC EQU CYREG_PRT1_PC
BT_PAUSE__0__PC2 EQU CYREG_PRT1_PC2
BT_PAUSE__0__PORT EQU 1
BT_PAUSE__0__PS EQU CYREG_PRT1_PS
BT_PAUSE__0__SHIFT EQU 0
BT_PAUSE__DR EQU CYREG_PRT1_DR
BT_PAUSE__INTCFG EQU CYREG_PRT1_INTCFG
BT_PAUSE__INTSTAT EQU CYREG_PRT1_INTSTAT
BT_PAUSE__MASK EQU 0x01
BT_PAUSE__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
BT_PAUSE__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
BT_PAUSE__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
BT_PAUSE__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
BT_PAUSE__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
BT_PAUSE__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
BT_PAUSE__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
BT_PAUSE__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
BT_PAUSE__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
BT_PAUSE__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
BT_PAUSE__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
BT_PAUSE__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
BT_PAUSE__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
BT_PAUSE__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
BT_PAUSE__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
BT_PAUSE__PC EQU CYREG_PRT1_PC
BT_PAUSE__PC2 EQU CYREG_PRT1_PC2
BT_PAUSE__PORT EQU 1
BT_PAUSE__PS EQU CYREG_PRT1_PS
BT_PAUSE__SHIFT EQU 0

/* BT_Tx_Rx */
BT_Tx_Rx__0__DM__MASK EQU 0x7000
BT_Tx_Rx__0__DM__SHIFT EQU 12
BT_Tx_Rx__0__DR EQU CYREG_PRT0_DR
BT_Tx_Rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
BT_Tx_Rx__0__HSIOM_MASK EQU 0x000F0000
BT_Tx_Rx__0__HSIOM_SHIFT EQU 16
BT_Tx_Rx__0__INTCFG EQU CYREG_PRT0_INTCFG
BT_Tx_Rx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
BT_Tx_Rx__0__MASK EQU 0x10
BT_Tx_Rx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BT_Tx_Rx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BT_Tx_Rx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BT_Tx_Rx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BT_Tx_Rx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BT_Tx_Rx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BT_Tx_Rx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BT_Tx_Rx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BT_Tx_Rx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BT_Tx_Rx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BT_Tx_Rx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BT_Tx_Rx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BT_Tx_Rx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BT_Tx_Rx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BT_Tx_Rx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BT_Tx_Rx__0__PC EQU CYREG_PRT0_PC
BT_Tx_Rx__0__PC2 EQU CYREG_PRT0_PC2
BT_Tx_Rx__0__PORT EQU 0
BT_Tx_Rx__0__PS EQU CYREG_PRT0_PS
BT_Tx_Rx__0__SHIFT EQU 4
BT_Tx_Rx__DR EQU CYREG_PRT0_DR
BT_Tx_Rx__INTCFG EQU CYREG_PRT0_INTCFG
BT_Tx_Rx__INTSTAT EQU CYREG_PRT0_INTSTAT
BT_Tx_Rx__MASK EQU 0x10
BT_Tx_Rx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BT_Tx_Rx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BT_Tx_Rx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BT_Tx_Rx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BT_Tx_Rx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BT_Tx_Rx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BT_Tx_Rx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BT_Tx_Rx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BT_Tx_Rx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BT_Tx_Rx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BT_Tx_Rx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BT_Tx_Rx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BT_Tx_Rx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BT_Tx_Rx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BT_Tx_Rx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BT_Tx_Rx__PC EQU CYREG_PRT0_PC
BT_Tx_Rx__PC2 EQU CYREG_PRT0_PC2
BT_Tx_Rx__PORT EQU 0
BT_Tx_Rx__PS EQU CYREG_PRT0_PS
BT_Tx_Rx__SHIFT EQU 4

/* DATALINK */
DATALINK__0__DM__MASK EQU 0xE00
DATALINK__0__DM__SHIFT EQU 9
DATALINK__0__DR EQU CYREG_PRT1_DR
DATALINK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DATALINK__0__HSIOM_MASK EQU 0x0000F000
DATALINK__0__HSIOM_SHIFT EQU 12
DATALINK__0__INTCFG EQU CYREG_PRT1_INTCFG
DATALINK__0__INTSTAT EQU CYREG_PRT1_INTSTAT
DATALINK__0__MASK EQU 0x08
DATALINK__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DATALINK__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DATALINK__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DATALINK__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DATALINK__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DATALINK__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DATALINK__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DATALINK__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DATALINK__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DATALINK__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DATALINK__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DATALINK__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DATALINK__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DATALINK__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DATALINK__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DATALINK__0__PC EQU CYREG_PRT1_PC
DATALINK__0__PC2 EQU CYREG_PRT1_PC2
DATALINK__0__PORT EQU 1
DATALINK__0__PS EQU CYREG_PRT1_PS
DATALINK__0__SHIFT EQU 3
DATALINK__DR EQU CYREG_PRT1_DR
DATALINK__INTCFG EQU CYREG_PRT1_INTCFG
DATALINK__INTSTAT EQU CYREG_PRT1_INTSTAT
DATALINK__MASK EQU 0x08
DATALINK__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DATALINK__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DATALINK__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DATALINK__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DATALINK__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DATALINK__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DATALINK__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DATALINK__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DATALINK__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DATALINK__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DATALINK__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DATALINK__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DATALINK__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DATALINK__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DATALINK__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DATALINK__PC EQU CYREG_PRT1_PC
DATALINK__PC2 EQU CYREG_PRT1_PC2
DATALINK__PORT EQU 1
DATALINK__PS EQU CYREG_PRT1_PS
DATALINK__SHIFT EQU 3
DATALINK_INTRRUPT__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
DATALINK_INTRRUPT__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
DATALINK_INTRRUPT__INTC_MASK EQU 0x01
DATALINK_INTRRUPT__INTC_NUMBER EQU 0
DATALINK_INTRRUPT__INTC_PRIOR_MASK EQU 0xC0
DATALINK_INTRRUPT__INTC_PRIOR_NUM EQU 3
DATALINK_INTRRUPT__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
DATALINK_INTRRUPT__INTC_SET_EN_REG EQU CYREG_CM0_ISER
DATALINK_INTRRUPT__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
DATALINK_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
DATALINK_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
DATALINK_Timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
DATALINK_Timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
DATALINK_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
DATALINK_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
DATALINK_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
DATALINK_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
DATALINK_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
DATALINK_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
DATALINK_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
DATALINK_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_01
DATALINK_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
DATALINK_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_01
DATALINK_Timer_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
DATALINK_Timer_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
DATALINK_Timer_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
DATALINK_Timer_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
DATALINK_Timer_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
DATALINK_Timer_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
DATALINK_Timer_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
DATALINK_Timer_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
DATALINK_Timer_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A0_01
DATALINK_Timer_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A1_01
DATALINK_Timer_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
DATALINK_Timer_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D0_01
DATALINK_Timer_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D1_01
DATALINK_Timer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
DATALINK_Timer_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
DATALINK_Timer_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F0_01
DATALINK_Timer_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F1_01

/* PSoC_LED */
PSoC_LED__0__DM__MASK EQU 0x1C0000
PSoC_LED__0__DM__SHIFT EQU 18
PSoC_LED__0__DR EQU CYREG_PRT1_DR
PSoC_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
PSoC_LED__0__HSIOM_MASK EQU 0x0F000000
PSoC_LED__0__HSIOM_SHIFT EQU 24
PSoC_LED__0__INTCFG EQU CYREG_PRT1_INTCFG
PSoC_LED__0__INTSTAT EQU CYREG_PRT1_INTSTAT
PSoC_LED__0__MASK EQU 0x40
PSoC_LED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PSoC_LED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PSoC_LED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PSoC_LED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PSoC_LED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PSoC_LED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PSoC_LED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PSoC_LED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PSoC_LED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PSoC_LED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PSoC_LED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PSoC_LED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PSoC_LED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PSoC_LED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PSoC_LED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PSoC_LED__0__PC EQU CYREG_PRT1_PC
PSoC_LED__0__PC2 EQU CYREG_PRT1_PC2
PSoC_LED__0__PORT EQU 1
PSoC_LED__0__PS EQU CYREG_PRT1_PS
PSoC_LED__0__SHIFT EQU 6
PSoC_LED__DR EQU CYREG_PRT1_DR
PSoC_LED__INTCFG EQU CYREG_PRT1_INTCFG
PSoC_LED__INTSTAT EQU CYREG_PRT1_INTSTAT
PSoC_LED__MASK EQU 0x40
PSoC_LED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PSoC_LED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PSoC_LED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PSoC_LED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PSoC_LED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PSoC_LED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PSoC_LED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PSoC_LED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PSoC_LED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PSoC_LED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PSoC_LED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PSoC_LED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PSoC_LED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PSoC_LED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PSoC_LED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PSoC_LED__PC EQU CYREG_PRT1_PC
PSoC_LED__PC2 EQU CYREG_PRT1_PC2
PSoC_LED__PORT EQU 1
PSoC_LED__PS EQU CYREG_PRT1_PS
PSoC_LED__SHIFT EQU 6

/* PWR_DISP */
PWR_DISP__0__DM__MASK EQU 0xE00
PWR_DISP__0__DM__SHIFT EQU 9
PWR_DISP__0__DR EQU CYREG_PRT2_DR
PWR_DISP__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
PWR_DISP__0__HSIOM_MASK EQU 0x0000F000
PWR_DISP__0__HSIOM_SHIFT EQU 12
PWR_DISP__0__INTCFG EQU CYREG_PRT2_INTCFG
PWR_DISP__0__INTSTAT EQU CYREG_PRT2_INTSTAT
PWR_DISP__0__MASK EQU 0x08
PWR_DISP__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PWR_DISP__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PWR_DISP__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PWR_DISP__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PWR_DISP__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PWR_DISP__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PWR_DISP__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PWR_DISP__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PWR_DISP__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PWR_DISP__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PWR_DISP__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PWR_DISP__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PWR_DISP__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PWR_DISP__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PWR_DISP__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PWR_DISP__0__PC EQU CYREG_PRT2_PC
PWR_DISP__0__PC2 EQU CYREG_PRT2_PC2
PWR_DISP__0__PORT EQU 2
PWR_DISP__0__PS EQU CYREG_PRT2_PS
PWR_DISP__0__SHIFT EQU 3
PWR_DISP__DR EQU CYREG_PRT2_DR
PWR_DISP__INTCFG EQU CYREG_PRT2_INTCFG
PWR_DISP__INTSTAT EQU CYREG_PRT2_INTSTAT
PWR_DISP__MASK EQU 0x08
PWR_DISP__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PWR_DISP__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PWR_DISP__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PWR_DISP__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PWR_DISP__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PWR_DISP__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PWR_DISP__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PWR_DISP__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PWR_DISP__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PWR_DISP__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PWR_DISP__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PWR_DISP__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PWR_DISP__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PWR_DISP__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PWR_DISP__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PWR_DISP__PC EQU CYREG_PRT2_PC
PWR_DISP__PC2 EQU CYREG_PRT2_PC2
PWR_DISP__PORT EQU 2
PWR_DISP__PS EQU CYREG_PRT2_PS
PWR_DISP__SHIFT EQU 3

/* PWR_SDSP */
PWR_SDSP__0__DM__MASK EQU 0x38
PWR_SDSP__0__DM__SHIFT EQU 3
PWR_SDSP__0__DR EQU CYREG_PRT2_DR
PWR_SDSP__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
PWR_SDSP__0__HSIOM_MASK EQU 0x000000F0
PWR_SDSP__0__HSIOM_SHIFT EQU 4
PWR_SDSP__0__INTCFG EQU CYREG_PRT2_INTCFG
PWR_SDSP__0__INTSTAT EQU CYREG_PRT2_INTSTAT
PWR_SDSP__0__MASK EQU 0x02
PWR_SDSP__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PWR_SDSP__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PWR_SDSP__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PWR_SDSP__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PWR_SDSP__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PWR_SDSP__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PWR_SDSP__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PWR_SDSP__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PWR_SDSP__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PWR_SDSP__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PWR_SDSP__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PWR_SDSP__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PWR_SDSP__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PWR_SDSP__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PWR_SDSP__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PWR_SDSP__0__PC EQU CYREG_PRT2_PC
PWR_SDSP__0__PC2 EQU CYREG_PRT2_PC2
PWR_SDSP__0__PORT EQU 2
PWR_SDSP__0__PS EQU CYREG_PRT2_PS
PWR_SDSP__0__SHIFT EQU 1
PWR_SDSP__DR EQU CYREG_PRT2_DR
PWR_SDSP__INTCFG EQU CYREG_PRT2_INTCFG
PWR_SDSP__INTSTAT EQU CYREG_PRT2_INTSTAT
PWR_SDSP__MASK EQU 0x02
PWR_SDSP__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PWR_SDSP__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PWR_SDSP__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PWR_SDSP__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PWR_SDSP__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PWR_SDSP__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PWR_SDSP__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PWR_SDSP__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PWR_SDSP__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PWR_SDSP__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PWR_SDSP__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PWR_SDSP__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PWR_SDSP__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PWR_SDSP__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PWR_SDSP__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PWR_SDSP__PC EQU CYREG_PRT2_PC
PWR_SDSP__PC2 EQU CYREG_PRT2_PC2
PWR_SDSP__PORT EQU 2
PWR_SDSP__PS EQU CYREG_PRT2_PS
PWR_SDSP__SHIFT EQU 1

/* MODE_LONG */
MODE_LONG__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
MODE_LONG__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
MODE_LONG__INTC_MASK EQU 0x10000
MODE_LONG__INTC_NUMBER EQU 16
MODE_LONG__INTC_PRIOR_MASK EQU 0xC0
MODE_LONG__INTC_PRIOR_NUM EQU 3
MODE_LONG__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
MODE_LONG__INTC_SET_EN_REG EQU CYREG_CM0_ISER
MODE_LONG__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* BT_PAIRING */
BT_PAIRING__0__DM__MASK EQU 0x38000
BT_PAIRING__0__DM__SHIFT EQU 15
BT_PAIRING__0__DR EQU CYREG_PRT0_DR
BT_PAIRING__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
BT_PAIRING__0__HSIOM_MASK EQU 0x00F00000
BT_PAIRING__0__HSIOM_SHIFT EQU 20
BT_PAIRING__0__INTCFG EQU CYREG_PRT0_INTCFG
BT_PAIRING__0__INTSTAT EQU CYREG_PRT0_INTSTAT
BT_PAIRING__0__MASK EQU 0x20
BT_PAIRING__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BT_PAIRING__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BT_PAIRING__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BT_PAIRING__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BT_PAIRING__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BT_PAIRING__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BT_PAIRING__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BT_PAIRING__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BT_PAIRING__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BT_PAIRING__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BT_PAIRING__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BT_PAIRING__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BT_PAIRING__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BT_PAIRING__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BT_PAIRING__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BT_PAIRING__0__PC EQU CYREG_PRT0_PC
BT_PAIRING__0__PC2 EQU CYREG_PRT0_PC2
BT_PAIRING__0__PORT EQU 0
BT_PAIRING__0__PS EQU CYREG_PRT0_PS
BT_PAIRING__0__SHIFT EQU 5
BT_PAIRING__DR EQU CYREG_PRT0_DR
BT_PAIRING__INTCFG EQU CYREG_PRT0_INTCFG
BT_PAIRING__INTSTAT EQU CYREG_PRT0_INTSTAT
BT_PAIRING__MASK EQU 0x20
BT_PAIRING__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BT_PAIRING__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BT_PAIRING__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BT_PAIRING__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BT_PAIRING__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BT_PAIRING__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BT_PAIRING__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BT_PAIRING__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BT_PAIRING__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BT_PAIRING__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BT_PAIRING__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BT_PAIRING__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BT_PAIRING__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BT_PAIRING__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BT_PAIRING__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BT_PAIRING__PC EQU CYREG_PRT0_PC
BT_PAIRING__PC2 EQU CYREG_PRT0_PC2
BT_PAIRING__PORT EQU 0
BT_PAIRING__PS EQU CYREG_PRT0_PS
BT_PAIRING__SHIFT EQU 5

/* BT_PREVIOUS */
BT_PREVIOUS__0__DM__MASK EQU 0x1C0
BT_PREVIOUS__0__DM__SHIFT EQU 6
BT_PREVIOUS__0__DR EQU CYREG_PRT1_DR
BT_PREVIOUS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
BT_PREVIOUS__0__HSIOM_MASK EQU 0x00000F00
BT_PREVIOUS__0__HSIOM_SHIFT EQU 8
BT_PREVIOUS__0__INTCFG EQU CYREG_PRT1_INTCFG
BT_PREVIOUS__0__INTSTAT EQU CYREG_PRT1_INTSTAT
BT_PREVIOUS__0__MASK EQU 0x04
BT_PREVIOUS__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
BT_PREVIOUS__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
BT_PREVIOUS__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
BT_PREVIOUS__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
BT_PREVIOUS__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
BT_PREVIOUS__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
BT_PREVIOUS__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
BT_PREVIOUS__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
BT_PREVIOUS__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
BT_PREVIOUS__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
BT_PREVIOUS__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
BT_PREVIOUS__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
BT_PREVIOUS__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
BT_PREVIOUS__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
BT_PREVIOUS__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
BT_PREVIOUS__0__PC EQU CYREG_PRT1_PC
BT_PREVIOUS__0__PC2 EQU CYREG_PRT1_PC2
BT_PREVIOUS__0__PORT EQU 1
BT_PREVIOUS__0__PS EQU CYREG_PRT1_PS
BT_PREVIOUS__0__SHIFT EQU 2
BT_PREVIOUS__DR EQU CYREG_PRT1_DR
BT_PREVIOUS__INTCFG EQU CYREG_PRT1_INTCFG
BT_PREVIOUS__INTSTAT EQU CYREG_PRT1_INTSTAT
BT_PREVIOUS__MASK EQU 0x04
BT_PREVIOUS__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
BT_PREVIOUS__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
BT_PREVIOUS__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
BT_PREVIOUS__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
BT_PREVIOUS__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
BT_PREVIOUS__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
BT_PREVIOUS__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
BT_PREVIOUS__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
BT_PREVIOUS__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
BT_PREVIOUS__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
BT_PREVIOUS__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
BT_PREVIOUS__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
BT_PREVIOUS__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
BT_PREVIOUS__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
BT_PREVIOUS__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
BT_PREVIOUS__PC EQU CYREG_PRT1_PC
BT_PREVIOUS__PC2 EQU CYREG_PRT1_PC2
BT_PREVIOUS__PORT EQU 1
BT_PREVIOUS__PS EQU CYREG_PRT1_PS
BT_PREVIOUS__SHIFT EQU 2

/* PWR_OK_LONG */
PWR_OK_LONG__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
PWR_OK_LONG__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
PWR_OK_LONG__INTC_MASK EQU 0x20000
PWR_OK_LONG__INTC_NUMBER EQU 17
PWR_OK_LONG__INTC_PRIOR_MASK EQU 0xC000
PWR_OK_LONG__INTC_PRIOR_NUM EQU 3
PWR_OK_LONG__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
PWR_OK_LONG__INTC_SET_EN_REG EQU CYREG_CM0_ISER
PWR_OK_LONG__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* PWR_OK_MODE */
PWR_OK_MODE__0__DM__MASK EQU 0x1C0000
PWR_OK_MODE__0__DM__SHIFT EQU 18
PWR_OK_MODE__0__DR EQU CYREG_PRT3_DR
PWR_OK_MODE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
PWR_OK_MODE__0__HSIOM_MASK EQU 0x0F000000
PWR_OK_MODE__0__HSIOM_SHIFT EQU 24
PWR_OK_MODE__0__INTCFG EQU CYREG_PRT3_INTCFG
PWR_OK_MODE__0__INTSTAT EQU CYREG_PRT3_INTSTAT
PWR_OK_MODE__0__MASK EQU 0x40
PWR_OK_MODE__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PWR_OK_MODE__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PWR_OK_MODE__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PWR_OK_MODE__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PWR_OK_MODE__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PWR_OK_MODE__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PWR_OK_MODE__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PWR_OK_MODE__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PWR_OK_MODE__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PWR_OK_MODE__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PWR_OK_MODE__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PWR_OK_MODE__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PWR_OK_MODE__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PWR_OK_MODE__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PWR_OK_MODE__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PWR_OK_MODE__0__PC EQU CYREG_PRT3_PC
PWR_OK_MODE__0__PC2 EQU CYREG_PRT3_PC2
PWR_OK_MODE__0__PORT EQU 3
PWR_OK_MODE__0__PS EQU CYREG_PRT3_PS
PWR_OK_MODE__0__SHIFT EQU 6
PWR_OK_MODE__1__DM__MASK EQU 0xE00000
PWR_OK_MODE__1__DM__SHIFT EQU 21
PWR_OK_MODE__1__DR EQU CYREG_PRT3_DR
PWR_OK_MODE__1__HSIOM EQU CYREG_HSIOM_PORT_SEL3
PWR_OK_MODE__1__HSIOM_MASK EQU 0xF0000000
PWR_OK_MODE__1__HSIOM_SHIFT EQU 28
PWR_OK_MODE__1__INTCFG EQU CYREG_PRT3_INTCFG
PWR_OK_MODE__1__INTSTAT EQU CYREG_PRT3_INTSTAT
PWR_OK_MODE__1__MASK EQU 0x80
PWR_OK_MODE__1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PWR_OK_MODE__1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PWR_OK_MODE__1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PWR_OK_MODE__1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PWR_OK_MODE__1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PWR_OK_MODE__1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PWR_OK_MODE__1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PWR_OK_MODE__1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PWR_OK_MODE__1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PWR_OK_MODE__1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PWR_OK_MODE__1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PWR_OK_MODE__1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PWR_OK_MODE__1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PWR_OK_MODE__1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PWR_OK_MODE__1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PWR_OK_MODE__1__PC EQU CYREG_PRT3_PC
PWR_OK_MODE__1__PC2 EQU CYREG_PRT3_PC2
PWR_OK_MODE__1__PORT EQU 3
PWR_OK_MODE__1__PS EQU CYREG_PRT3_PS
PWR_OK_MODE__1__SHIFT EQU 7
PWR_OK_MODE__DR EQU CYREG_PRT3_DR
PWR_OK_MODE__INTCFG EQU CYREG_PRT3_INTCFG
PWR_OK_MODE__INTSTAT EQU CYREG_PRT3_INTSTAT
PWR_OK_MODE__MASK EQU 0xC0
PWR_OK_MODE__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PWR_OK_MODE__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PWR_OK_MODE__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PWR_OK_MODE__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PWR_OK_MODE__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PWR_OK_MODE__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PWR_OK_MODE__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PWR_OK_MODE__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PWR_OK_MODE__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PWR_OK_MODE__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PWR_OK_MODE__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PWR_OK_MODE__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PWR_OK_MODE__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PWR_OK_MODE__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PWR_OK_MODE__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PWR_OK_MODE__PC EQU CYREG_PRT3_PC
PWR_OK_MODE__PC2 EQU CYREG_PRT3_PC2
PWR_OK_MODE__PORT EQU 3
PWR_OK_MODE__PS EQU CYREG_PRT3_PS
PWR_OK_MODE__SHIFT EQU 6
PWR_OK_MODE__SNAP EQU CYREG_PRT3_INTSTAT
PWR_OK_MODE_SHORT__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
PWR_OK_MODE_SHORT__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
PWR_OK_MODE_SHORT__INTC_MASK EQU 0x08
PWR_OK_MODE_SHORT__INTC_NUMBER EQU 3
PWR_OK_MODE_SHORT__INTC_PRIOR_MASK EQU 0xC0000000
PWR_OK_MODE_SHORT__INTC_PRIOR_NUM EQU 3
PWR_OK_MODE_SHORT__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
PWR_OK_MODE_SHORT__INTC_SET_EN_REG EQU CYREG_CM0_ISER
PWR_OK_MODE_SHORT__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* BT_RE_CONNECT */
BT_RE_CONNECT__0__DM__MASK EQU 0x1C0000
BT_RE_CONNECT__0__DM__SHIFT EQU 18
BT_RE_CONNECT__0__DR EQU CYREG_PRT0_DR
BT_RE_CONNECT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
BT_RE_CONNECT__0__HSIOM_MASK EQU 0x0F000000
BT_RE_CONNECT__0__HSIOM_SHIFT EQU 24
BT_RE_CONNECT__0__INTCFG EQU CYREG_PRT0_INTCFG
BT_RE_CONNECT__0__INTSTAT EQU CYREG_PRT0_INTSTAT
BT_RE_CONNECT__0__MASK EQU 0x40
BT_RE_CONNECT__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BT_RE_CONNECT__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BT_RE_CONNECT__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BT_RE_CONNECT__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BT_RE_CONNECT__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BT_RE_CONNECT__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BT_RE_CONNECT__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BT_RE_CONNECT__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BT_RE_CONNECT__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BT_RE_CONNECT__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BT_RE_CONNECT__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BT_RE_CONNECT__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BT_RE_CONNECT__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BT_RE_CONNECT__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BT_RE_CONNECT__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BT_RE_CONNECT__0__PC EQU CYREG_PRT0_PC
BT_RE_CONNECT__0__PC2 EQU CYREG_PRT0_PC2
BT_RE_CONNECT__0__PORT EQU 0
BT_RE_CONNECT__0__PS EQU CYREG_PRT0_PS
BT_RE_CONNECT__0__SHIFT EQU 6
BT_RE_CONNECT__DR EQU CYREG_PRT0_DR
BT_RE_CONNECT__INTCFG EQU CYREG_PRT0_INTCFG
BT_RE_CONNECT__INTSTAT EQU CYREG_PRT0_INTSTAT
BT_RE_CONNECT__MASK EQU 0x40
BT_RE_CONNECT__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BT_RE_CONNECT__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BT_RE_CONNECT__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BT_RE_CONNECT__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BT_RE_CONNECT__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BT_RE_CONNECT__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BT_RE_CONNECT__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BT_RE_CONNECT__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BT_RE_CONNECT__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BT_RE_CONNECT__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BT_RE_CONNECT__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BT_RE_CONNECT__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BT_RE_CONNECT__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BT_RE_CONNECT__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BT_RE_CONNECT__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BT_RE_CONNECT__PC EQU CYREG_PRT0_PC
BT_RE_CONNECT__PC2 EQU CYREG_PRT0_PC2
BT_RE_CONNECT__PORT EQU 0
BT_RE_CONNECT__PS EQU CYREG_PRT0_PS
BT_RE_CONNECT__SHIFT EQU 6

/* DISPLAY_Timer */
DISPLAY_Timer_INT__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
DISPLAY_Timer_INT__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
DISPLAY_Timer_INT__INTC_MASK EQU 0x04
DISPLAY_Timer_INT__INTC_NUMBER EQU 2
DISPLAY_Timer_INT__INTC_PRIOR_MASK EQU 0xC00000
DISPLAY_Timer_INT__INTC_PRIOR_NUM EQU 3
DISPLAY_Timer_INT__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
DISPLAY_Timer_INT__INTC_SET_EN_REG EQU CYREG_CM0_ISER
DISPLAY_Timer_INT__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
DISPLAY_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
DISPLAY_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
DISPLAY_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
DISPLAY_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
DISPLAY_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
DISPLAY_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
DISPLAY_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
DISPLAY_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_03
DISPLAY_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
DISPLAY_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
DISPLAY_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
DISPLAY_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_03
DISPLAY_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_03
DISPLAY_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_03
DISPLAY_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
DISPLAY_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
DISPLAY_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
DISPLAY_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
DISPLAY_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
DISPLAY_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_03
DISPLAY_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
DISPLAY_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
DISPLAY_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
DISPLAY_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
DISPLAY_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_03
DISPLAY_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
DISPLAY_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
DISPLAY_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
DISPLAY_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
DISPLAY_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
DISPLAY_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
DISPLAY_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
DISPLAY_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
DISPLAY_Timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A0_02
DISPLAY_Timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A1_02
DISPLAY_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
DISPLAY_Timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D0_02
DISPLAY_Timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D1_02
DISPLAY_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
DISPLAY_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
DISPLAY_Timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F0_02
DISPLAY_Timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F1_02
DISPLAY_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
DISPLAY_Timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_UDB_W8_A0_03
DISPLAY_Timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_UDB_W8_A1_03
DISPLAY_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
DISPLAY_Timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_UDB_W8_D0_03
DISPLAY_Timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_UDB_W8_D1_03
DISPLAY_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
DISPLAY_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
DISPLAY_Timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_UDB_W8_F0_03
DISPLAY_Timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_UDB_W8_F1_03
DISPLAY_Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
DISPLAY_Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 24
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 24
CYDEV_CHIP_MEMBER_4AA EQU 23
CYDEV_CHIP_MEMBER_4AB EQU 28
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4D EQU 18
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 25
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 22
CYDEV_CHIP_MEMBER_4I EQU 30
CYDEV_CHIP_MEMBER_4J EQU 19
CYDEV_CHIP_MEMBER_4K EQU 20
CYDEV_CHIP_MEMBER_4L EQU 29
CYDEV_CHIP_MEMBER_4M EQU 27
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 26
CYDEV_CHIP_MEMBER_4Q EQU 15
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 21
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 16
CYDEV_CHIP_MEMBER_4Z EQU 17
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 31
CYDEV_CHIP_MEMBER_FM3 EQU 35
CYDEV_CHIP_MEMBER_FM4 EQU 36
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 33
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 34
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
