5 18 1fd81 3 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (param6.vcd) 2 -o (param6.cdd) 2 -v (param6.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 param6.v 1 21 1 
2 1 9 9 9 1f001f 1 0 1008 0 0 32 48 1 0
2 2 9 9 9 19001d 1 32 1008 0 0 32 1 SIZE0
2 3 9 9 9 19001f 1 6 1208 1 2 32 18 0 ffffffff fffffffe 0 0 1
2 4 9 9 9 130017 1 32 1008 0 0 32 1 SIZE0
2 5 9 9 9 d0011 1 32 1008 0 0 32 1 SIZE1
2 6 9 9 9 d0017 2 6 1208 4 5 32 18 0 ffffffff fffffffc 1 2 0
2 7 9 9 9 b0020 2 24 1008 3 6 2 18 0 3 0 0 0 0 b
2 8 9 9 9 70007 0 1 1410 0 0 2 1 a
2 9 9 9 9 70020 3 35 a 7 8
1 b 1 6 70013 1 0 7 0 8 17 0 ff 0 0 0 0
1 a 2 7 60013 1 0 1 0 2 17 3 3 0 0 0 0
1 SIZE0 3 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 SIZE1 4 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
4 9 f 9 9 9
3 1 main.u$0 "main.u$0" 0 param6.v 11 19 1 
