/* verilator lint_off WIDTH */
// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.1
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mem_read_metadata (
        clk,
        reset,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        iface_req_V,
        iface_req_V_ap_vld,
        iface_req_V_ap_ack,
        iface_resp_V,
        iface_resp_V_ap_vld,
        iface_resp_V_ap_ack,
        addr_V,
        metadata_metadata_address0,
        metadata_metadata_ce0,
        metadata_metadata_we0,
        metadata_metadata_d0
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 3'b000;
parameter    ap_ST_st2_fsm_1 = 3'b1;
parameter    ap_ST_pp0_stg0_fsm_2 = 3'b10;
parameter    ap_ST_st5_fsm_3 = 3'b11;
parameter    ap_ST_st6_fsm_4 = 3'b100;
parameter    ap_ST_st7_fsm_5 = 3'b101;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv34_0 = 34'b0000000000000000000000000000000000;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_true = 1'b1;

input   clk;
input   reset;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [76:0] iface_req_V;
output   iface_req_V_ap_vld;
input   iface_req_V_ap_ack;
input  [44:0] iface_resp_V;
input   iface_resp_V_ap_vld;
output   iface_resp_V_ap_ack;
input  [31:0] addr_V;
output  [2:0] metadata_metadata_address0;
output   metadata_metadata_ce0;
output   metadata_metadata_we0;
output  [31:0] metadata_metadata_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[76:0] iface_req_V;
reg iface_req_V_ap_vld;
reg iface_resp_V_ap_ack;
reg metadata_metadata_ce0;
reg metadata_metadata_we0;
reg   [2:0] ap_CS_fsm = 3'b000;
reg   [2:0] p_s_reg_137;
wire   [7:0] n_fields_V_fu_190_p1;
reg   [7:0] n_fields_V_reg_278;
wire   [0:0] exitcond_fu_194_p2;
reg   [0:0] exitcond_reg_283;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
wire   [0:0] tmp_2_fu_204_p2;
reg    ap_sig_ioackin_iface_req_V_ap_ack;
reg   [0:0] tmp_2_reg_287;
reg    ap_sig_bdd_66;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
wire   [2:0] i_V_fu_238_p2;
reg   [2:0] i_V_reg_291;
wire   [2:0] i_fu_260_p2;
reg   [2:0] i_reg_299;
wire   [63:0] tmp_i_fu_266_p1;
reg   [63:0] tmp_i_reg_304;
wire   [0:0] exitcond_i_fu_254_p2;
wire   [31:0] mdata_1_q0;
reg   [31:0] mdata_load_reg_314;
reg   [2:0] mdata_1_address0;
reg    mdata_1_ce0;
reg    mdata_1_we0;
reg   [31:0] mdata_1_d0;
reg   [2:0] p_s_phi_fu_141_p4;
reg   [2:0] i_i_reg_149;
wire   [63:0] tmp_6_fu_249_p1;
reg   [31:0] tmp_addr_V_2_fu_54;
wire   [31:0] tmp_addr_V_fu_212_p2;
wire   [76:0] tmp_fu_165_p4;
wire   [76:0] tmp_228_fu_218_p4;
reg    ap_reg_ioackin_iface_req_V_ap_ack = 1'b0;
wire   [31:0] tmp_16_fu_185_p1;
wire   [31:0] tmp_18_fu_244_p1;
wire   [7:0] p_cast2_fu_200_p1;
reg   [2:0] ap_NS_fsm;


mem_read_metadata_mdata_1 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
mdata_1_U(
    .clk( clk ),
    .reset( reset ),
    .address0( mdata_1_address0 ),
    .ce0( mdata_1_ce0 ),
    .we0( mdata_1_we0 ),
    .d0( mdata_1_d0 ),
    .q0( mdata_1_q0 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge clk)
begin : ap_ret_ap_CS_fsm
    if (reset == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ioackin_iface_req_V_ap_ack assign process. ///
always @ (posedge clk)
begin : ap_ret_ap_reg_ioackin_iface_req_V_ap_ack
    if (reset == 1'b1) begin
        ap_reg_ioackin_iface_req_V_ap_ack <= ap_const_logic_0;
    end else begin
        if ((((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~((ap_const_logic_0 == ap_sig_ioackin_iface_req_V_ap_ack) | (ap_start == ap_const_logic_0))) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_194_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_fu_204_p2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_194_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_fu_204_p2) & (ap_const_logic_0 == ap_sig_ioackin_iface_req_V_ap_ack)) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
            ap_reg_ioackin_iface_req_V_ap_ack <= ap_const_logic_0;
        end else if ((((ap_ST_st1_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == iface_req_V_ap_ack) & ~(ap_start == ap_const_logic_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_194_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_fu_204_p2) & (ap_const_logic_1 == iface_req_V_ap_ack) & ~(ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_reg_ioackin_iface_req_V_ap_ack <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (reset == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_194_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_fu_204_p2) & (ap_const_logic_0 == ap_sig_ioackin_iface_req_V_ap_ack)) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(exitcond_fu_194_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(iface_resp_V_ap_vld == ap_const_logic_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (reset == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (exitcond_fu_194_p2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_194_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_fu_204_p2) & (ap_const_logic_0 == ap_sig_ioackin_iface_req_V_ap_ack)) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(iface_resp_V_ap_vld == ap_const_logic_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_194_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_fu_204_p2) & (ap_const_logic_0 == ap_sig_ioackin_iface_req_V_ap_ack)) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(exitcond_fu_194_p2 == ap_const_lv1_0)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_194_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_fu_204_p2) & (ap_const_logic_0 == ap_sig_ioackin_iface_req_V_ap_ack)) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(exitcond_fu_194_p2 == ap_const_lv1_0))) begin
        i_i_reg_149 <= ap_const_lv3_0;
    end else if ((ap_ST_st7_fsm_5 == ap_CS_fsm)) begin
        i_i_reg_149 <= i_reg_299;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (exitcond_reg_283 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_194_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_fu_204_p2) & (ap_const_logic_0 == ap_sig_ioackin_iface_req_V_ap_ack)) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        p_s_reg_137 <= i_V_reg_291;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(iface_resp_V_ap_vld == ap_const_logic_0))) begin
        p_s_reg_137 <= ap_const_lv3_1;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_194_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_fu_204_p2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_194_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_fu_204_p2) & (ap_const_logic_0 == ap_sig_ioackin_iface_req_V_ap_ack)) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_addr_V_2_fu_54 <= tmp_addr_V_fu_212_p2;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~((ap_const_logic_0 == ap_sig_ioackin_iface_req_V_ap_ack) | (ap_start == ap_const_logic_0)))) begin
        tmp_addr_V_2_fu_54 <= addr_V;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_194_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_fu_204_p2) & (ap_const_logic_0 == ap_sig_ioackin_iface_req_V_ap_ack)) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        exitcond_reg_283 <= exitcond_fu_194_p2;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_194_p2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_194_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_fu_204_p2) & (ap_const_logic_0 == ap_sig_ioackin_iface_req_V_ap_ack)) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        i_V_reg_291 <= i_V_fu_238_p2;
        tmp_2_reg_287 <= tmp_2_fu_204_p2;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if ((ap_ST_st5_fsm_3 == ap_CS_fsm)) begin
        i_reg_299 <= i_fu_260_p2;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if ((ap_ST_st6_fsm_4 == ap_CS_fsm)) begin
        mdata_load_reg_314 <= mdata_1_q0;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(iface_resp_V_ap_vld == ap_const_logic_0))) begin
        n_fields_V_reg_278 <= n_fields_V_fu_190_p1;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st5_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_i_fu_254_p2))) begin
        tmp_i_reg_304[0] <= tmp_i_fu_266_p1[0];
tmp_i_reg_304[1] <= tmp_i_fu_266_p1[1];
tmp_i_reg_304[2] <= tmp_i_fu_266_p1[2];
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_CS_fsm or exitcond_i_fu_254_p2)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) | ((ap_ST_st5_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_i_fu_254_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or exitcond_i_fu_254_p2)
begin
    if (((ap_ST_st5_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_i_fu_254_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_ioackin_iface_req_V_ap_ack assign process. ///
always @ (iface_req_V_ap_ack or ap_reg_ioackin_iface_req_V_ap_ack)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_iface_req_V_ap_ack)) begin
        ap_sig_ioackin_iface_req_V_ap_ack = iface_req_V_ap_ack;
    end else begin
        ap_sig_ioackin_iface_req_V_ap_ack = ap_const_logic_1;
    end
end

/// iface_req_V assign process. ///
always @ (ap_start or ap_CS_fsm or exitcond_fu_194_p2 or ap_reg_ppiten_pp0_it0 or tmp_2_fu_204_p2 or ap_sig_ioackin_iface_req_V_ap_ack or ap_sig_bdd_66 or ap_reg_ppiten_pp0_it1 or tmp_fu_165_p4 or tmp_228_fu_218_p4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_194_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_fu_204_p2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_194_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_fu_204_p2) & (ap_const_logic_0 == ap_sig_ioackin_iface_req_V_ap_ack)) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        iface_req_V = tmp_228_fu_218_p4;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~((ap_const_logic_0 == ap_sig_ioackin_iface_req_V_ap_ack) | (ap_start == ap_const_logic_0)))) begin
        iface_req_V = tmp_fu_165_p4;
    end else begin
        iface_req_V = 'bx;
    end
end

/// iface_req_V_ap_vld assign process. ///
always @ (ap_start or ap_CS_fsm or exitcond_fu_194_p2 or ap_reg_ppiten_pp0_it0 or tmp_2_fu_204_p2 or ap_sig_bdd_66 or ap_reg_ppiten_pp0_it1 or ap_reg_ioackin_iface_req_V_ap_ack)
begin
    if ((((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0) & (ap_const_logic_0 == ap_reg_ioackin_iface_req_V_ap_ack)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_194_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_fu_204_p2) & (ap_const_logic_0 == ap_reg_ioackin_iface_req_V_ap_ack) & ~(ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        iface_req_V_ap_vld = ap_const_logic_1;
    end else begin
        iface_req_V_ap_vld = ap_const_logic_0;
    end
end

/// iface_resp_V_ap_ack assign process. ///
always @ (ap_CS_fsm or iface_resp_V_ap_vld or exitcond_fu_194_p2 or exitcond_reg_283 or ap_reg_ppiten_pp0_it0 or tmp_2_fu_204_p2 or ap_sig_ioackin_iface_req_V_ap_ack or tmp_2_reg_287 or ap_sig_bdd_66 or ap_reg_ppiten_pp0_it1)
begin
    if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(iface_resp_V_ap_vld == ap_const_logic_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (exitcond_reg_283 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_reg_287) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_194_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_fu_204_p2) & (ap_const_logic_0 == ap_sig_ioackin_iface_req_V_ap_ack)) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        iface_resp_V_ap_ack = ap_const_logic_1;
    end else begin
        iface_resp_V_ap_ack = ap_const_logic_0;
    end
end

/// mdata_1_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or tmp_i_fu_266_p1 or tmp_6_fu_249_p1)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        mdata_1_address0 = tmp_6_fu_249_p1;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        mdata_1_address0 = ap_const_lv64_0;
    end else if ((ap_ST_st5_fsm_3 == ap_CS_fsm)) begin
        mdata_1_address0 = tmp_i_fu_266_p1;
    end else begin
        mdata_1_address0 = 'bx;
    end
end

/// mdata_1_ce0 assign process. ///
always @ (ap_CS_fsm or iface_resp_V_ap_vld or exitcond_fu_194_p2 or ap_reg_ppiten_pp0_it0 or tmp_2_fu_204_p2 or ap_sig_ioackin_iface_req_V_ap_ack or ap_sig_bdd_66 or ap_reg_ppiten_pp0_it1)
begin
    if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(iface_resp_V_ap_vld == ap_const_logic_0)) | (ap_ST_st5_fsm_3 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_194_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_fu_204_p2) & (ap_const_logic_0 == ap_sig_ioackin_iface_req_V_ap_ack)) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        mdata_1_ce0 = ap_const_logic_1;
    end else begin
        mdata_1_ce0 = ap_const_logic_0;
    end
end

/// mdata_1_d0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or tmp_16_fu_185_p1 or tmp_18_fu_244_p1)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        mdata_1_d0 = tmp_18_fu_244_p1;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        mdata_1_d0 = tmp_16_fu_185_p1;
    end else begin
        mdata_1_d0 = 'bx;
    end
end

/// mdata_1_we0 assign process. ///
always @ (ap_CS_fsm or iface_resp_V_ap_vld or exitcond_fu_194_p2 or exitcond_reg_283 or ap_reg_ppiten_pp0_it0 or tmp_2_fu_204_p2 or ap_sig_ioackin_iface_req_V_ap_ack or tmp_2_reg_287 or ap_sig_bdd_66 or ap_reg_ppiten_pp0_it1)
begin
    if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(iface_resp_V_ap_vld == ap_const_logic_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (exitcond_reg_283 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_reg_287) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_194_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_fu_204_p2) & (ap_const_logic_0 == ap_sig_ioackin_iface_req_V_ap_ack)) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        mdata_1_we0 = ap_const_logic_1;
    end else begin
        mdata_1_we0 = ap_const_logic_0;
    end
end

/// metadata_metadata_ce0 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st7_fsm_5 == ap_CS_fsm)) begin
        metadata_metadata_ce0 = ap_const_logic_1;
    end else begin
        metadata_metadata_ce0 = ap_const_logic_0;
    end
end

/// metadata_metadata_we0 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st7_fsm_5 == ap_CS_fsm)) begin
        metadata_metadata_we0 = ap_const_logic_1;
    end else begin
        metadata_metadata_we0 = ap_const_logic_0;
    end
end

/// p_s_phi_fu_141_p4 assign process. ///
always @ (ap_CS_fsm or p_s_reg_137 or exitcond_reg_283 or ap_reg_ppiten_pp0_it1 or i_V_reg_291)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (exitcond_reg_283 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        p_s_phi_fu_141_p4 = i_V_reg_291;
    end else begin
        p_s_phi_fu_141_p4 = p_s_reg_137;
    end
end
always @ (ap_start or ap_CS_fsm or iface_resp_V_ap_vld or exitcond_fu_194_p2 or ap_reg_ppiten_pp0_it0 or tmp_2_fu_204_p2 or ap_sig_ioackin_iface_req_V_ap_ack or ap_sig_bdd_66 or ap_reg_ppiten_pp0_it1 or exitcond_i_fu_254_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~((ap_const_logic_0 == ap_sig_ioackin_iface_req_V_ap_ack) | (ap_start == ap_const_logic_0))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if (~(iface_resp_V_ap_vld == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        ap_ST_pp0_stg0_fsm_2 : 
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_194_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_fu_204_p2) & (ap_const_logic_0 == ap_sig_ioackin_iface_req_V_ap_ack)) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(exitcond_fu_194_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_194_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_fu_204_p2) & (ap_const_logic_0 == ap_sig_ioackin_iface_req_V_ap_ack)) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(exitcond_fu_194_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_st5_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        ap_ST_st5_fsm_3 : 
            if (~(ap_const_lv1_0 == exitcond_i_fu_254_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_4;
            end
        ap_ST_st6_fsm_4 : 
            ap_NS_fsm = ap_ST_st7_fsm_5;
        ap_ST_st7_fsm_5 : 
            ap_NS_fsm = ap_ST_st5_fsm_3;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end

/// ap_sig_bdd_66 assign process. ///
always @ (iface_resp_V_ap_vld or exitcond_reg_283 or tmp_2_reg_287)
begin
    ap_sig_bdd_66 = ((iface_resp_V_ap_vld == ap_const_logic_0) & (exitcond_reg_283 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_reg_287));
end
assign exitcond_fu_194_p2 = (p_s_phi_fu_141_p4 == ap_const_lv3_6? 1'b1: 1'b0);
assign exitcond_i_fu_254_p2 = (i_i_reg_149 == ap_const_lv3_6? 1'b1: 1'b0);
assign i_V_fu_238_p2 = (p_s_phi_fu_141_p4 + ap_const_lv3_1);
assign i_fu_260_p2 = (i_i_reg_149 + ap_const_lv3_1);
assign metadata_metadata_address0 = tmp_i_reg_304;
assign metadata_metadata_d0 = mdata_load_reg_314;
assign n_fields_V_fu_190_p1 = iface_resp_V[7:0];
assign p_cast2_fu_200_p1 = $unsigned(p_s_phi_fu_141_p4);
assign tmp_16_fu_185_p1 = iface_resp_V[31:0];
assign tmp_18_fu_244_p1 = iface_resp_V[31:0];
assign tmp_228_fu_218_p4 = {{{ap_const_lv11_0}, {tmp_addr_V_fu_212_p2}}, {ap_const_lv34_0}};
assign tmp_2_fu_204_p2 = (p_cast2_fu_200_p1 < n_fields_V_reg_278? 1'b1: 1'b0);
assign tmp_6_fu_249_p1 = $unsigned(p_s_reg_137);
assign tmp_addr_V_fu_212_p2 = (tmp_addr_V_2_fu_54 + ap_const_lv32_4);
assign tmp_fu_165_p4 = {{{ap_const_lv11_0}, {addr_V}}, {ap_const_lv34_0}};
assign tmp_i_fu_266_p1 = $unsigned(i_i_reg_149);
always @ (posedge clk)
begin
    tmp_i_reg_304[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
end



endmodule //mem_read_metadata

// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.1
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module findif_Polytype_s (
        clk,
        reset,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        agg_result_m_ds_id_write,
        begin_m_index,
        p_read2,
        p_read3,
        p_read4,
        pred_val_V,
        g_dstu_iface_req_V,
        g_dstu_iface_req_V_ap_vld,
        g_dstu_iface_req_V_ap_ack,
        g_dstu_iface_resp_V,
        g_dstu_iface_resp_V_ap_vld,
        g_dstu_iface_resp_V_ap_ack,
        ap_return
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 5'b00000;
parameter    ap_ST_st2_fsm_1 = 5'b1;
parameter    ap_ST_st3_fsm_2 = 5'b10;
parameter    ap_ST_st4_fsm_3 = 5'b11;
parameter    ap_ST_st5_fsm_4 = 5'b100;
parameter    ap_ST_st6_fsm_5 = 5'b101;
parameter    ap_ST_st7_fsm_6 = 5'b110;
parameter    ap_ST_st8_fsm_7 = 5'b111;
parameter    ap_ST_st9_fsm_8 = 5'b1000;
parameter    ap_ST_st10_fsm_9 = 5'b1001;
parameter    ap_ST_st11_fsm_10 = 5'b1010;
parameter    ap_ST_st12_fsm_11 = 5'b1011;
parameter    ap_ST_st13_fsm_12 = 5'b1100;
parameter    ap_ST_st14_fsm_13 = 5'b1101;
parameter    ap_ST_st15_fsm_14 = 5'b1110;
parameter    ap_ST_st16_fsm_15 = 5'b1111;
parameter    ap_ST_st17_fsm_16 = 5'b10000;
parameter    ap_ST_st18_fsm_17 = 5'b10001;
parameter    ap_ST_st19_fsm_18 = 5'b10010;
parameter    ap_ST_st20_fsm_19 = 5'b10011;
parameter    ap_ST_st21_fsm_20 = 5'b10100;
parameter    ap_ST_st22_fsm_21 = 5'b10101;
parameter    ap_ST_st23_fsm_22 = 5'b10110;
parameter    ap_ST_st24_fsm_23 = 5'b10111;
parameter    ap_ST_st25_fsm_24 = 5'b11000;
parameter    ap_ST_st26_fsm_25 = 5'b11001;
parameter    ap_ST_st27_fsm_26 = 5'b11010;
parameter    ap_ST_st28_fsm_27 = 5'b11011;
parameter    ap_ST_st29_fsm_28 = 5'b11100;
parameter    ap_ST_st30_fsm_29 = 5'b11101;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv8_B = 8'b1011;
parameter    ap_const_lv8_6 = 8'b110;
parameter    ap_const_lv8_4 = 8'b100;
parameter    ap_const_lv8_2 = 8'b10;
parameter    ap_const_lv8_5 = 8'b101;
parameter    ap_const_lv8_3 = 8'b11;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_1 = 64'b1;
parameter    ap_const_lv64_2 = 64'b10;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_2A = 32'b101010;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv31_1 = 31'b1;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv31_0 = 31'b0000000000000000000000000000000;
parameter    ap_true = 1'b1;

input   clk;
input   reset;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] agg_result_m_ds_id_write;
input  [31:0] begin_m_index;
input  [7:0] p_read2;
input  [7:0] p_read3;
input  [31:0] p_read4;
input  [2:0] pred_val_V;
output  [105:0] g_dstu_iface_req_V;
output   g_dstu_iface_req_V_ap_vld;
input   g_dstu_iface_req_V_ap_ack;
input  [51:0] g_dstu_iface_resp_V;
input   g_dstu_iface_resp_V_ap_vld;
output   g_dstu_iface_resp_V_ap_ack;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[105:0] g_dstu_iface_req_V;
reg g_dstu_iface_req_V_ap_vld;
reg g_dstu_iface_resp_V_ap_ack;
reg   [4:0] ap_CS_fsm = 5'b00000;
wire   [31:0] temp_data_q1;
reg   [31:0] reg_278;
wire   [31:0] temp_data_q0;
reg   [30:0] reg_283;
wire   [2:0] pred_val_V_read_read_fu_90_p2;
wire   [7:0] p_read_2_read_fu_108_p2;
wire   [10:0] tmp_id_V_fu_305_p1;
reg   [10:0] tmp_id_V_reg_460;
wire   [0:0] tmp_i5_fu_309_p2;
reg   [0:0] tmp_i5_reg_466;
wire   [2:0] temp_data_addr_gep_fu_160_p3;
reg   [2:0] temp_data_addr_reg_470;
wire   [0:0] tmp_i_i_fu_315_p2;
reg   [0:0] tmp_i_i_reg_476;
wire   [2:0] temp_data_addr_1_gep_fu_168_p3;
reg   [2:0] temp_data_addr_1_reg_480;
wire   [2:0] temp_data_addr_2_gep_fu_176_p3;
reg   [2:0] temp_data_addr_2_reg_485;
wire   [0:0] tmp_i_fu_321_p2;
reg   [0:0] tmp_i_reg_491;
reg    ap_sig_ioackin_g_dstu_iface_req_V_ap_ack;
wire   [21:0] tmp_iter_V_fu_326_p1;
reg   [21:0] tmp_iter_V_reg_495;
wire   [2:0] i_fu_353_p2;
reg   [2:0] i_reg_503;
reg    ap_sig_bdd_123;
wire   [0:0] exitcond_i_fu_347_p2;
wire   [0:0] tmp_5_i_fu_367_p2;
wire   [63:0] tmp_i_48_fu_359_p1;
reg   [63:0] tmp_i_48_reg_508;
reg   [0:0] tmp_5_i_reg_513;
wire   [0:0] grp_fu_287_p2;
reg   [0:0] tmp_9_reg_517;
wire   [31:0] begin_m_index_assign_fu_400_p2;
reg   [0:0] p_i_phi_fu_233_p6;
reg   [0:0] p_i_i_phi_fu_244_p6;
wire   [0:0] p_01_i_fu_394_p2;
wire   [0:0] grp_fu_293_p2;
reg   [0:0] tmp_i_i1_reg_554;
wire   [0:0] tmp_i_i_51_fu_406_p2;
reg   [0:0] tmp_i_i_51_reg_559;
wire   [0:0] icmp1_fu_411_p2;
reg   [30:0] tmp_reg_569;
wire   [0:0] icmp_fu_427_p2;
wire   [0:0] grp_fu_299_p2;
reg   [0:0] icmp3_reg_579;
wire   [0:0] p_tmp_i_i_i_fu_432_p2;
reg   [0:0] p_tmp_i_i_i_reg_584;
reg   [2:0] temp_data_address0;
reg    temp_data_ce0;
reg    temp_data_we0;
wire   [31:0] temp_data_d0;
reg   [2:0] temp_data_address1;
reg    temp_data_ce1;
reg   [31:0] p_iterator_Polytype_m_index_read_assign_reg_198;
reg   [2:0] i_i_reg_208;
reg    ap_sig_bdd_293;
reg   [31:0] p_01_i_in_reg_219;
reg   [0:0] p_i_reg_230;
reg   [0:0] p_i_i_reg_241;
wire   [105:0] tmp1_fu_330_p5;
wire   [105:0] tmp_2_fu_376_p6;
reg    ap_reg_ioackin_g_dstu_iface_req_V_ap_ack = 1'b0;
wire   [7:0] tmp_i_cast_fu_363_p1;
wire   [31:0] val_assign_9_cast_fu_372_p1;
reg   [4:0] ap_NS_fsm;


findif_Polytype_s_temp_data #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
temp_data_U(
    .clk( clk ),
    .reset( reset ),
    .address0( temp_data_address0 ),
    .ce0( temp_data_ce0 ),
    .we0( temp_data_we0 ),
    .d0( temp_data_d0 ),
    .q0( temp_data_q0 ),
    .address1( temp_data_address1 ),
    .ce1( temp_data_ce1 ),
    .q1( temp_data_q1 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge clk)
begin : ap_ret_ap_CS_fsm
    if (reset == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ioackin_g_dstu_iface_req_V_ap_ack assign process. ///
always @ (posedge clk)
begin : ap_ret_ap_reg_ioackin_g_dstu_iface_req_V_ap_ack
    if (reset == 1'b1) begin
        ap_reg_ioackin_g_dstu_iface_req_V_ap_ack <= ap_const_logic_0;
    end else begin
        if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_i_fu_321_p2 == ap_const_lv1_0) & ~(tmp_i5_reg_466 == ap_const_lv1_0) & ~((tmp_i_fu_321_p2 == ap_const_lv1_0) & ~(tmp_i5_reg_466 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_dstu_iface_req_V_ap_ack))) | ((tmp_i5_reg_466 == ap_const_lv1_0) & (ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_i_fu_347_p2) & ~(ap_const_lv1_0 == tmp_5_i_fu_367_p2) & ~(ap_sig_bdd_123 | ((tmp_i5_reg_466 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_dstu_iface_req_V_ap_ack) & (ap_const_lv1_0 == exitcond_i_fu_347_p2) & ~(ap_const_lv1_0 == tmp_5_i_fu_367_p2)))))) begin
            ap_reg_ioackin_g_dstu_iface_req_V_ap_ack <= ap_const_logic_0;
        end else if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_i_fu_321_p2 == ap_const_lv1_0) & ~(tmp_i5_reg_466 == ap_const_lv1_0) & (ap_const_logic_1 == g_dstu_iface_req_V_ap_ack)) | ((tmp_i5_reg_466 == ap_const_lv1_0) & (ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_i_fu_347_p2) & ~(ap_const_lv1_0 == tmp_5_i_fu_367_p2) & (ap_const_logic_1 == g_dstu_iface_req_V_ap_ack) & ~ap_sig_bdd_123))) begin
            ap_reg_ioackin_g_dstu_iface_req_V_ap_ack <= ap_const_logic_1;
        end
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_i_fu_321_p2 == ap_const_lv1_0) & (tmp_i5_reg_466 == ap_const_lv1_0) & ~((tmp_i_fu_321_p2 == ap_const_lv1_0) & ~(tmp_i5_reg_466 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_dstu_iface_req_V_ap_ack)))) begin
        i_i_reg_208 <= ap_const_lv3_0;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~ap_sig_bdd_293)) begin
        i_i_reg_208 <= i_reg_503;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if ((ap_ST_st11_fsm_10 == ap_CS_fsm)) begin
        p_01_i_in_reg_219 <= temp_data_q1;
    end else if (((ap_ST_st7_fsm_6 == ap_CS_fsm) | (ap_ST_st9_fsm_8 == ap_CS_fsm))) begin
        p_01_i_in_reg_219 <= temp_data_q0;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if ((ap_ST_st27_fsm_26 == ap_CS_fsm)) begin
        p_i_i_reg_241 <= icmp_fu_427_p2;
    end else if ((ap_ST_st24_fsm_23 == ap_CS_fsm)) begin
        p_i_i_reg_241 <= icmp1_fu_411_p2;
    end else if (((ap_ST_st12_fsm_11 == ap_CS_fsm) & (tmp_i_reg_491 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_1) & ~(tmp_i_i_reg_476 == ap_const_lv1_0))) begin
        p_i_i_reg_241 <= p_tmp_i_i_i_reg_584;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if ((ap_ST_st18_fsm_17 == ap_CS_fsm)) begin
        p_i_reg_230 <= grp_fu_293_p2;
    end else if ((ap_ST_st15_fsm_14 == ap_CS_fsm)) begin
        p_i_reg_230 <= grp_fu_287_p2;
    end else if (((ap_ST_st12_fsm_11 == ap_CS_fsm) & (tmp_i_reg_491 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_1) & ~(tmp_i_i_reg_476 == ap_const_lv1_0))) begin
        p_i_reg_230 <= tmp_i_i_51_reg_559;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st12_fsm_11 == ap_CS_fsm) & (((tmp_i_reg_491 == ap_const_lv1_0) & ~(pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & ~(pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & ~(pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0)) | ((tmp_i_reg_491 == ap_const_lv1_0) & ~(pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & ~(pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & (p_read_2_read_fu_108_p2 == ap_const_lv8_B) & (ap_const_lv1_0 == tmp_9_reg_517)) | ((tmp_i_reg_491 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & (ap_const_lv1_0 == p_i_phi_fu_233_p6)) | ((tmp_i_reg_491 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & (p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(ap_const_lv1_0 == p_i_i_phi_fu_244_p6)) | ((tmp_i_reg_491 == ap_const_lv1_0) & ~(pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & ~(pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & (ap_const_lv1_0 == p_01_i_fu_394_p2)) | ((tmp_i_reg_491 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & ~(ap_const_lv1_0 == p_i_i_phi_fu_244_p6) & (p_read_2_read_fu_108_p2 == ap_const_lv8_4)) | ((tmp_i_reg_491 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_B) & (ap_const_lv1_0 == tmp_9_reg_517)) | ((tmp_i_reg_491 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (ap_const_lv1_0 == p_01_i_fu_394_p2)) | ((tmp_i_reg_491 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & ~(ap_const_lv1_0 == p_i_i_phi_fu_244_p6) & (p_read_2_read_fu_108_p2 == ap_const_lv8_2)) | ((tmp_i_reg_491 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & ~(ap_const_lv1_0 == p_i_i_phi_fu_244_p6) & (p_read_2_read_fu_108_p2 == ap_const_lv8_5)) | ((tmp_i_reg_491 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & ~(ap_const_lv1_0 == p_i_i_phi_fu_244_p6) & (p_read_2_read_fu_108_p2 == ap_const_lv8_3)) | ((tmp_i_reg_491 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & ~(ap_const_lv1_0 == p_i_i_phi_fu_244_p6) & (p_read_2_read_fu_108_p2 == ap_const_lv8_1)) | ((tmp_i_reg_491 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_B) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_1)) | ((tmp_i_reg_491 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_1) & (tmp_i_i_reg_476 == ap_const_lv1_0)) | ((tmp_i_reg_491 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & ~(ap_const_lv1_0 == p_i_i_phi_fu_244_p6) & ~(tmp_i_i_reg_476 == ap_const_lv1_0))))) begin
        p_iterator_Polytype_m_index_read_assign_reg_198 <= begin_m_index_assign_fu_400_p2;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        p_iterator_Polytype_m_index_read_assign_reg_198 <= begin_m_index;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st14_fsm_13 == ap_CS_fsm) | (ap_ST_st20_fsm_19 == ap_CS_fsm))) begin
        reg_278 <= temp_data_q0;
    end else if (((ap_ST_st5_fsm_4 == ap_CS_fsm) | (ap_ST_st17_fsm_16 == ap_CS_fsm) | (ap_ST_st19_fsm_18 == ap_CS_fsm))) begin
        reg_278 <= temp_data_q1;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((tmp_i5_reg_466 == ap_const_lv1_0) & (ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_sig_bdd_123 | ((tmp_i5_reg_466 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_dstu_iface_req_V_ap_ack) & (ap_const_lv1_0 == exitcond_i_fu_347_p2) & ~(ap_const_lv1_0 == tmp_5_i_fu_367_p2))))) begin
        i_reg_503 <= i_fu_353_p2;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if ((ap_ST_st29_fsm_28 == ap_CS_fsm)) begin
        icmp3_reg_579 <= grp_fu_299_p2;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if ((ap_ST_st30_fsm_29 == ap_CS_fsm)) begin
        p_tmp_i_i_i_reg_584 <= p_tmp_i_i_i_fu_432_p2;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st23_fsm_22 == ap_CS_fsm) | (ap_ST_st28_fsm_27 == ap_CS_fsm) | (ap_ST_st29_fsm_28 == ap_CS_fsm))) begin
        reg_283 <= {{temp_data_q1[ap_const_lv32_1F : ap_const_lv32_1]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((tmp_i5_reg_466 == ap_const_lv1_0) & (ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_i_fu_347_p2) & ~(ap_sig_bdd_123 | ((tmp_i5_reg_466 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_dstu_iface_req_V_ap_ack) & (ap_const_lv1_0 == exitcond_i_fu_347_p2) & ~(ap_const_lv1_0 == tmp_5_i_fu_367_p2))))) begin
        tmp_5_i_reg_513 <= tmp_5_i_fu_367_p2;
        tmp_i_48_reg_508[0] <= tmp_i_48_fu_359_p1[0];
tmp_i_48_reg_508[1] <= tmp_i_48_fu_359_p1[1];
tmp_i_48_reg_508[2] <= tmp_i_48_fu_359_p1[2];
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        tmp_9_reg_517 <= grp_fu_287_p2;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        tmp_i5_reg_466 <= tmp_i5_fu_309_p2;
        tmp_i_i_reg_476 <= tmp_i_i_fu_315_p2;
        tmp_id_V_reg_460 <= tmp_id_V_fu_305_p1;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if ((ap_ST_st20_fsm_19 == ap_CS_fsm)) begin
        tmp_i_i1_reg_554 <= grp_fu_293_p2;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if ((ap_ST_st21_fsm_20 == ap_CS_fsm)) begin
        tmp_i_i_51_reg_559 <= tmp_i_i_51_fu_406_p2;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~((tmp_i_fu_321_p2 == ap_const_lv1_0) & ~(tmp_i5_reg_466 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_dstu_iface_req_V_ap_ack)))) begin
        tmp_i_reg_491 <= tmp_i_fu_321_p2;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_i_fu_321_p2 == ap_const_lv1_0) & ~((tmp_i_fu_321_p2 == ap_const_lv1_0) & ~(tmp_i5_reg_466 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_dstu_iface_req_V_ap_ack)))) begin
        tmp_iter_V_reg_495 <= tmp_iter_V_fu_326_p1;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if ((ap_ST_st26_fsm_25 == ap_CS_fsm)) begin
        tmp_reg_569 <= {{temp_data_q0[ap_const_lv32_1F : ap_const_lv32_1]}};
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_CS_fsm or pred_val_V_read_read_fu_90_p2 or p_read_2_read_fu_108_p2 or tmp_i_i_reg_476 or tmp_i_reg_491 or tmp_9_reg_517 or p_i_phi_fu_233_p6 or p_i_i_phi_fu_244_p6 or p_01_i_fu_394_p2)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) | ((ap_ST_st12_fsm_11 == ap_CS_fsm) & (~(tmp_i_reg_491 == ap_const_lv1_0) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & (p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(ap_const_lv1_0 == p_i_phi_fu_233_p6)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & (ap_const_lv1_0 == p_i_i_phi_fu_244_p6)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(ap_const_lv1_0 == p_01_i_fu_394_p2)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & (p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(ap_const_lv1_0 == p_i_phi_fu_233_p6)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(ap_const_lv1_0 == p_01_i_fu_394_p2)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & (p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(ap_const_lv1_0 == p_i_phi_fu_233_p6)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(ap_const_lv1_0 == p_01_i_fu_394_p2)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & (p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(ap_const_lv1_0 == p_i_phi_fu_233_p6)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(ap_const_lv1_0 == p_01_i_fu_394_p2)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & (p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(ap_const_lv1_0 == p_i_phi_fu_233_p6)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(ap_const_lv1_0 == p_01_i_fu_394_p2)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & (p_read_2_read_fu_108_p2 == ap_const_lv8_1) & ~(ap_const_lv1_0 == p_i_phi_fu_233_p6)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_1) & ~(ap_const_lv1_0 == p_01_i_fu_394_p2)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_1) & (tmp_i_i_reg_476 == ap_const_lv1_0)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & ~(tmp_i_i_reg_476 == ap_const_lv1_0) & ~(ap_const_lv1_0 == p_i_phi_fu_233_p6)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_B) & ~(ap_const_lv1_0 == tmp_9_reg_517) & ~(ap_const_lv1_0 == p_01_i_fu_394_p2)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or pred_val_V_read_read_fu_90_p2 or p_read_2_read_fu_108_p2 or tmp_i_i_reg_476 or tmp_i_reg_491 or tmp_9_reg_517 or p_i_phi_fu_233_p6 or p_i_i_phi_fu_244_p6 or p_01_i_fu_394_p2)
begin
    if (((ap_ST_st12_fsm_11 == ap_CS_fsm) & (~(tmp_i_reg_491 == ap_const_lv1_0) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & (p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(ap_const_lv1_0 == p_i_phi_fu_233_p6)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & (ap_const_lv1_0 == p_i_i_phi_fu_244_p6)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(ap_const_lv1_0 == p_01_i_fu_394_p2)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & (p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(ap_const_lv1_0 == p_i_phi_fu_233_p6)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(ap_const_lv1_0 == p_01_i_fu_394_p2)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & (p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(ap_const_lv1_0 == p_i_phi_fu_233_p6)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(ap_const_lv1_0 == p_01_i_fu_394_p2)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & (p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(ap_const_lv1_0 == p_i_phi_fu_233_p6)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(ap_const_lv1_0 == p_01_i_fu_394_p2)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & (p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(ap_const_lv1_0 == p_i_phi_fu_233_p6)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(ap_const_lv1_0 == p_01_i_fu_394_p2)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & (p_read_2_read_fu_108_p2 == ap_const_lv8_1) & ~(ap_const_lv1_0 == p_i_phi_fu_233_p6)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_1) & ~(ap_const_lv1_0 == p_01_i_fu_394_p2)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_1) & (tmp_i_i_reg_476 == ap_const_lv1_0)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & ~(tmp_i_i_reg_476 == ap_const_lv1_0) & ~(ap_const_lv1_0 == p_i_phi_fu_233_p6)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_B) & ~(ap_const_lv1_0 == tmp_9_reg_517) & ~(ap_const_lv1_0 == p_01_i_fu_394_p2))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_ioackin_g_dstu_iface_req_V_ap_ack assign process. ///
always @ (g_dstu_iface_req_V_ap_ack or ap_reg_ioackin_g_dstu_iface_req_V_ap_ack)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_g_dstu_iface_req_V_ap_ack)) begin
        ap_sig_ioackin_g_dstu_iface_req_V_ap_ack = g_dstu_iface_req_V_ap_ack;
    end else begin
        ap_sig_ioackin_g_dstu_iface_req_V_ap_ack = ap_const_logic_1;
    end
end

/// g_dstu_iface_req_V assign process. ///
always @ (ap_CS_fsm or tmp_i5_reg_466 or tmp_i_fu_321_p2 or ap_sig_ioackin_g_dstu_iface_req_V_ap_ack or ap_sig_bdd_123 or exitcond_i_fu_347_p2 or tmp_5_i_fu_367_p2 or tmp1_fu_330_p5 or tmp_2_fu_376_p6)
begin
    if (((tmp_i5_reg_466 == ap_const_lv1_0) & (ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_i_fu_347_p2) & ~(ap_const_lv1_0 == tmp_5_i_fu_367_p2) & ~(ap_sig_bdd_123 | ((tmp_i5_reg_466 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_dstu_iface_req_V_ap_ack) & (ap_const_lv1_0 == exitcond_i_fu_347_p2) & ~(ap_const_lv1_0 == tmp_5_i_fu_367_p2))))) begin
        g_dstu_iface_req_V = tmp_2_fu_376_p6;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_i_fu_321_p2 == ap_const_lv1_0) & ~(tmp_i5_reg_466 == ap_const_lv1_0) & ~((tmp_i_fu_321_p2 == ap_const_lv1_0) & ~(tmp_i5_reg_466 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_dstu_iface_req_V_ap_ack)))) begin
        g_dstu_iface_req_V = tmp1_fu_330_p5;
    end else begin
        g_dstu_iface_req_V = 'bx;
    end
end

/// g_dstu_iface_req_V_ap_vld assign process. ///
always @ (ap_CS_fsm or tmp_i5_reg_466 or tmp_i_fu_321_p2 or ap_sig_bdd_123 or exitcond_i_fu_347_p2 or tmp_5_i_fu_367_p2 or ap_reg_ioackin_g_dstu_iface_req_V_ap_ack)
begin
    if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_i_fu_321_p2 == ap_const_lv1_0) & ~(tmp_i5_reg_466 == ap_const_lv1_0) & (ap_const_logic_0 == ap_reg_ioackin_g_dstu_iface_req_V_ap_ack)) | ((tmp_i5_reg_466 == ap_const_lv1_0) & (ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_i_fu_347_p2) & ~(ap_const_lv1_0 == tmp_5_i_fu_367_p2) & (ap_const_logic_0 == ap_reg_ioackin_g_dstu_iface_req_V_ap_ack) & ~ap_sig_bdd_123))) begin
        g_dstu_iface_req_V_ap_vld = ap_const_logic_1;
    end else begin
        g_dstu_iface_req_V_ap_vld = ap_const_logic_0;
    end
end

/// g_dstu_iface_resp_V_ap_ack assign process. ///
always @ (ap_CS_fsm or tmp_i5_reg_466 or ap_sig_ioackin_g_dstu_iface_req_V_ap_ack or ap_sig_bdd_123 or exitcond_i_fu_347_p2 or tmp_5_i_fu_367_p2 or tmp_5_i_reg_513 or ap_sig_bdd_293)
begin
    if (((~(tmp_i5_reg_466 == ap_const_lv1_0) & (ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_sig_bdd_123 | ((tmp_i5_reg_466 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_dstu_iface_req_V_ap_ack) & (ap_const_lv1_0 == exitcond_i_fu_347_p2) & ~(ap_const_lv1_0 == tmp_5_i_fu_367_p2)))) | ((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_5_i_reg_513) & ~ap_sig_bdd_293))) begin
        g_dstu_iface_resp_V_ap_ack = ap_const_logic_1;
    end else begin
        g_dstu_iface_resp_V_ap_ack = ap_const_logic_0;
    end
end

/// p_i_i_phi_fu_244_p6 assign process. ///
always @ (ap_CS_fsm or pred_val_V_read_read_fu_90_p2 or p_read_2_read_fu_108_p2 or tmp_i_i_reg_476 or tmp_i_reg_491 or p_tmp_i_i_i_reg_584 or p_i_i_reg_241)
begin
    if (((ap_ST_st12_fsm_11 == ap_CS_fsm) & (tmp_i_reg_491 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_1) & ~(tmp_i_i_reg_476 == ap_const_lv1_0))) begin
        p_i_i_phi_fu_244_p6 = p_tmp_i_i_i_reg_584;
    end else begin
        p_i_i_phi_fu_244_p6 = p_i_i_reg_241;
    end
end

/// p_i_phi_fu_233_p6 assign process. ///
always @ (ap_CS_fsm or pred_val_V_read_read_fu_90_p2 or p_read_2_read_fu_108_p2 or tmp_i_i_reg_476 or tmp_i_reg_491 or tmp_i_i_51_reg_559 or p_i_reg_230)
begin
    if (((ap_ST_st12_fsm_11 == ap_CS_fsm) & (tmp_i_reg_491 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_1) & ~(tmp_i_i_reg_476 == ap_const_lv1_0))) begin
        p_i_phi_fu_233_p6 = tmp_i_i_51_reg_559;
    end else begin
        p_i_phi_fu_233_p6 = p_i_reg_230;
    end
end

/// temp_data_address0 assign process. ///
always @ (ap_CS_fsm or temp_data_addr_reg_470 or temp_data_addr_2_reg_485 or tmp_i_48_reg_508)
begin
    if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        temp_data_address0 = tmp_i_48_reg_508;
    end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) | (ap_ST_st8_fsm_7 == ap_CS_fsm) | (ap_ST_st13_fsm_12 == ap_CS_fsm) | (ap_ST_st25_fsm_24 == ap_CS_fsm))) begin
        temp_data_address0 = temp_data_addr_reg_470;
    end else if (((ap_ST_st19_fsm_18 == ap_CS_fsm) | (ap_ST_st6_fsm_5 == ap_CS_fsm))) begin
        temp_data_address0 = temp_data_addr_2_reg_485;
    end else begin
        temp_data_address0 = 'bx;
    end
end

/// temp_data_address1 assign process. ///
always @ (ap_CS_fsm or pred_val_V_read_read_fu_90_p2 or p_read_2_read_fu_108_p2 or tmp_i5_reg_466 or temp_data_addr_reg_470 or tmp_i_i_reg_476 or temp_data_addr_1_reg_480 or temp_data_addr_2_reg_485 or exitcond_i_fu_347_p2)
begin
    if ((ap_ST_st28_fsm_27 == ap_CS_fsm)) begin
        temp_data_address1 = temp_data_addr_2_reg_485;
    end else if (((ap_ST_st10_fsm_9 == ap_CS_fsm) | (ap_ST_st16_fsm_15 == ap_CS_fsm) | (ap_ST_st22_fsm_21 == ap_CS_fsm))) begin
        temp_data_address1 = temp_data_addr_reg_470;
    end else if ((((ap_ST_st3_fsm_2 == ap_CS_fsm) & ((~(tmp_i5_reg_466 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_B)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_B) & ~(ap_const_lv1_0 == exitcond_i_fu_347_p2)))) | ((ap_ST_st3_fsm_2 == ap_CS_fsm) & ((~(tmp_i5_reg_466 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_1) & ~(tmp_i_i_reg_476 == ap_const_lv1_0)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_1) & ~(tmp_i_i_reg_476 == ap_const_lv1_0) & ~(ap_const_lv1_0 == exitcond_i_fu_347_p2)))) | ((ap_ST_st3_fsm_2 == ap_CS_fsm) & ((~(tmp_i5_reg_466 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_1) & ~(tmp_i_i_reg_476 == ap_const_lv1_0)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_1) & ~(tmp_i_i_reg_476 == ap_const_lv1_0) & ~(ap_const_lv1_0 == exitcond_i_fu_347_p2)))))) begin
        temp_data_address1 = temp_data_addr_1_reg_480;
    end else begin
        temp_data_address1 = 'bx;
    end
end

/// temp_data_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_i5_reg_466 or ap_sig_ioackin_g_dstu_iface_req_V_ap_ack or ap_sig_bdd_123 or exitcond_i_fu_347_p2 or tmp_5_i_fu_367_p2 or ap_sig_bdd_293)
begin
    if (((ap_ST_st19_fsm_18 == ap_CS_fsm) | ((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_sig_bdd_123 | ((tmp_i5_reg_466 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_dstu_iface_req_V_ap_ack) & (ap_const_lv1_0 == exitcond_i_fu_347_p2) & ~(ap_const_lv1_0 == tmp_5_i_fu_367_p2)))) | (ap_ST_st6_fsm_5 == ap_CS_fsm) | ((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~ap_sig_bdd_293) | (ap_ST_st8_fsm_7 == ap_CS_fsm) | (ap_ST_st13_fsm_12 == ap_CS_fsm) | (ap_ST_st25_fsm_24 == ap_CS_fsm))) begin
        temp_data_ce0 = ap_const_logic_1;
    end else begin
        temp_data_ce0 = ap_const_logic_0;
    end
end

/// temp_data_ce1 assign process. ///
always @ (ap_CS_fsm or pred_val_V_read_read_fu_90_p2 or p_read_2_read_fu_108_p2 or tmp_i5_reg_466 or tmp_i_i_reg_476 or ap_sig_ioackin_g_dstu_iface_req_V_ap_ack or ap_sig_bdd_123 or exitcond_i_fu_347_p2 or tmp_5_i_fu_367_p2)
begin
    if (((ap_ST_st28_fsm_27 == ap_CS_fsm) | ((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_sig_bdd_123 | ((tmp_i5_reg_466 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_dstu_iface_req_V_ap_ack) & (ap_const_lv1_0 == exitcond_i_fu_347_p2) & ~(ap_const_lv1_0 == tmp_5_i_fu_367_p2))) & ((~(tmp_i5_reg_466 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_B)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_B) & ~(ap_const_lv1_0 == exitcond_i_fu_347_p2)))) | ((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_sig_bdd_123 | ((tmp_i5_reg_466 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_dstu_iface_req_V_ap_ack) & (ap_const_lv1_0 == exitcond_i_fu_347_p2) & ~(ap_const_lv1_0 == tmp_5_i_fu_367_p2))) & ((~(tmp_i5_reg_466 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_1) & ~(tmp_i_i_reg_476 == ap_const_lv1_0)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_1) & ~(tmp_i_i_reg_476 == ap_const_lv1_0) & ~(ap_const_lv1_0 == exitcond_i_fu_347_p2)))) | ((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_sig_bdd_123 | ((tmp_i5_reg_466 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_dstu_iface_req_V_ap_ack) & (ap_const_lv1_0 == exitcond_i_fu_347_p2) & ~(ap_const_lv1_0 == tmp_5_i_fu_367_p2))) & ((~(tmp_i5_reg_466 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_1) & ~(tmp_i_i_reg_476 == ap_const_lv1_0)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_1) & ~(tmp_i_i_reg_476 == ap_const_lv1_0) & ~(ap_const_lv1_0 == exitcond_i_fu_347_p2)))) | (ap_ST_st10_fsm_9 == ap_CS_fsm) | (ap_ST_st16_fsm_15 == ap_CS_fsm) | (ap_ST_st22_fsm_21 == ap_CS_fsm))) begin
        temp_data_ce1 = ap_const_logic_1;
    end else begin
        temp_data_ce1 = ap_const_logic_0;
    end
end

/// temp_data_we0 assign process. ///
always @ (ap_CS_fsm or tmp_i5_reg_466 or ap_sig_ioackin_g_dstu_iface_req_V_ap_ack or ap_sig_bdd_123 or exitcond_i_fu_347_p2 or tmp_5_i_fu_367_p2 or tmp_5_i_reg_513 or ap_sig_bdd_293)
begin
    if (((~(tmp_i5_reg_466 == ap_const_lv1_0) & (ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_sig_bdd_123 | ((tmp_i5_reg_466 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_dstu_iface_req_V_ap_ack) & (ap_const_lv1_0 == exitcond_i_fu_347_p2) & ~(ap_const_lv1_0 == tmp_5_i_fu_367_p2)))) | ((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_5_i_reg_513) & ~ap_sig_bdd_293))) begin
        temp_data_we0 = ap_const_logic_1;
    end else begin
        temp_data_we0 = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or pred_val_V_read_read_fu_90_p2 or p_read_2_read_fu_108_p2 or tmp_i5_reg_466 or tmp_i_i_reg_476 or tmp_i_fu_321_p2 or tmp_i_reg_491 or ap_sig_ioackin_g_dstu_iface_req_V_ap_ack or ap_sig_bdd_123 or exitcond_i_fu_347_p2 or tmp_5_i_fu_367_p2 or grp_fu_287_p2 or tmp_9_reg_517 or p_i_phi_fu_233_p6 or p_i_i_phi_fu_244_p6 or p_01_i_fu_394_p2 or ap_sig_bdd_293)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if (((tmp_i_fu_321_p2 == ap_const_lv1_0) & ~((tmp_i_fu_321_p2 == ap_const_lv1_0) & ~(tmp_i5_reg_466 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_dstu_iface_req_V_ap_ack)))) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else if ((~((tmp_i_fu_321_p2 == ap_const_lv1_0) & ~(tmp_i5_reg_466 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_dstu_iface_req_V_ap_ack)) & ~(tmp_i_fu_321_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        ap_ST_st3_fsm_2 : 
            if ((~(ap_sig_bdd_123 | ((tmp_i5_reg_466 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_dstu_iface_req_V_ap_ack) & (ap_const_lv1_0 == exitcond_i_fu_347_p2) & ~(ap_const_lv1_0 == tmp_5_i_fu_367_p2))) & ((~(tmp_i5_reg_466 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_1) & ~(tmp_i_i_reg_476 == ap_const_lv1_0)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_1) & ~(tmp_i_i_reg_476 == ap_const_lv1_0) & ~(ap_const_lv1_0 == exitcond_i_fu_347_p2))))) begin
                ap_NS_fsm = ap_ST_st28_fsm_27;
            end else if ((~(ap_sig_bdd_123 | ((tmp_i5_reg_466 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_dstu_iface_req_V_ap_ack) & (ap_const_lv1_0 == exitcond_i_fu_347_p2) & ~(ap_const_lv1_0 == tmp_5_i_fu_367_p2))) & ((~(tmp_i5_reg_466 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & (p_read_2_read_fu_108_p2 == ap_const_lv8_5)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & (p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(ap_const_lv1_0 == exitcond_i_fu_347_p2)) | (~(tmp_i5_reg_466 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & (p_read_2_read_fu_108_p2 == ap_const_lv8_3)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & (p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(ap_const_lv1_0 == exitcond_i_fu_347_p2)) | (~(tmp_i5_reg_466 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & (p_read_2_read_fu_108_p2 == ap_const_lv8_1)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & (p_read_2_read_fu_108_p2 == ap_const_lv8_1) & ~(ap_const_lv1_0 == exitcond_i_fu_347_p2))))) begin
                ap_NS_fsm = ap_ST_st25_fsm_24;
            end else if ((~(ap_sig_bdd_123 | ((tmp_i5_reg_466 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_dstu_iface_req_V_ap_ack) & (ap_const_lv1_0 == exitcond_i_fu_347_p2) & ~(ap_const_lv1_0 == tmp_5_i_fu_367_p2))) & ((~(tmp_i5_reg_466 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & (p_read_2_read_fu_108_p2 == ap_const_lv8_6)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & (p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(ap_const_lv1_0 == exitcond_i_fu_347_p2)) | (~(tmp_i5_reg_466 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & (p_read_2_read_fu_108_p2 == ap_const_lv8_4)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & (p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(ap_const_lv1_0 == exitcond_i_fu_347_p2)) | (~(tmp_i5_reg_466 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & (p_read_2_read_fu_108_p2 == ap_const_lv8_2)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & (p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(ap_const_lv1_0 == exitcond_i_fu_347_p2))))) begin
                ap_NS_fsm = ap_ST_st22_fsm_21;
            end else if ((~(ap_sig_bdd_123 | ((tmp_i5_reg_466 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_dstu_iface_req_V_ap_ack) & (ap_const_lv1_0 == exitcond_i_fu_347_p2) & ~(ap_const_lv1_0 == tmp_5_i_fu_367_p2))) & ((~(tmp_i5_reg_466 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_1) & ~(tmp_i_i_reg_476 == ap_const_lv1_0)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_1) & ~(tmp_i_i_reg_476 == ap_const_lv1_0) & ~(ap_const_lv1_0 == exitcond_i_fu_347_p2))))) begin
                ap_NS_fsm = ap_ST_st19_fsm_18;
            end else if ((~(ap_sig_bdd_123 | ((tmp_i5_reg_466 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_dstu_iface_req_V_ap_ack) & (ap_const_lv1_0 == exitcond_i_fu_347_p2) & ~(ap_const_lv1_0 == tmp_5_i_fu_367_p2))) & ((~(tmp_i5_reg_466 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & (p_read_2_read_fu_108_p2 == ap_const_lv8_5)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & (p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(ap_const_lv1_0 == exitcond_i_fu_347_p2)) | (~(tmp_i5_reg_466 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & (p_read_2_read_fu_108_p2 == ap_const_lv8_3)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & (p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(ap_const_lv1_0 == exitcond_i_fu_347_p2)) | (~(tmp_i5_reg_466 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & (p_read_2_read_fu_108_p2 == ap_const_lv8_1)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & (p_read_2_read_fu_108_p2 == ap_const_lv8_1) & ~(ap_const_lv1_0 == exitcond_i_fu_347_p2))))) begin
                ap_NS_fsm = ap_ST_st16_fsm_15;
            end else if ((~(ap_sig_bdd_123 | ((tmp_i5_reg_466 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_dstu_iface_req_V_ap_ack) & (ap_const_lv1_0 == exitcond_i_fu_347_p2) & ~(ap_const_lv1_0 == tmp_5_i_fu_367_p2))) & ((~(tmp_i5_reg_466 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & (p_read_2_read_fu_108_p2 == ap_const_lv8_6)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & (p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(ap_const_lv1_0 == exitcond_i_fu_347_p2)) | (~(tmp_i5_reg_466 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & (p_read_2_read_fu_108_p2 == ap_const_lv8_4)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & (p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(ap_const_lv1_0 == exitcond_i_fu_347_p2)) | (~(tmp_i5_reg_466 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & (p_read_2_read_fu_108_p2 == ap_const_lv8_2)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & (p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(ap_const_lv1_0 == exitcond_i_fu_347_p2))))) begin
                ap_NS_fsm = ap_ST_st13_fsm_12;
            end else if ((~(ap_sig_bdd_123 | ((tmp_i5_reg_466 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_dstu_iface_req_V_ap_ack) & (ap_const_lv1_0 == exitcond_i_fu_347_p2) & ~(ap_const_lv1_0 == tmp_5_i_fu_367_p2))) & ((~(tmp_i5_reg_466 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_5)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(ap_const_lv1_0 == exitcond_i_fu_347_p2)) | (~(tmp_i5_reg_466 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_3)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(ap_const_lv1_0 == exitcond_i_fu_347_p2)) | (~(tmp_i5_reg_466 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_1)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_1) & ~(ap_const_lv1_0 == exitcond_i_fu_347_p2))))) begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end else if ((~(ap_sig_bdd_123 | ((tmp_i5_reg_466 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_dstu_iface_req_V_ap_ack) & (ap_const_lv1_0 == exitcond_i_fu_347_p2) & ~(ap_const_lv1_0 == tmp_5_i_fu_367_p2))) & ((~(tmp_i5_reg_466 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_6)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(ap_const_lv1_0 == exitcond_i_fu_347_p2)) | (~(tmp_i5_reg_466 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_4)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(ap_const_lv1_0 == exitcond_i_fu_347_p2)) | (~(tmp_i5_reg_466 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_2)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(ap_const_lv1_0 == exitcond_i_fu_347_p2))))) begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end else if ((~(ap_sig_bdd_123 | ((tmp_i5_reg_466 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_dstu_iface_req_V_ap_ack) & (ap_const_lv1_0 == exitcond_i_fu_347_p2) & ~(ap_const_lv1_0 == tmp_5_i_fu_367_p2))) & ((~(tmp_i5_reg_466 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_B)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_B) & ~(ap_const_lv1_0 == exitcond_i_fu_347_p2))))) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else if ((~(ap_sig_bdd_123 | ((tmp_i5_reg_466 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_dstu_iface_req_V_ap_ack) & (ap_const_lv1_0 == exitcond_i_fu_347_p2) & ~(ap_const_lv1_0 == tmp_5_i_fu_367_p2))) & ((~(tmp_i5_reg_466 == ap_const_lv1_0) & ~(pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & ~(pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & ~(pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0)) | (~(pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & ~(pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & ~(pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & ~(ap_const_lv1_0 == exitcond_i_fu_347_p2)) | (~(tmp_i5_reg_466 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_B) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_1)) | (~(tmp_i5_reg_466 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_1) & (tmp_i_i_reg_476 == ap_const_lv1_0)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_B) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_1) & ~(ap_const_lv1_0 == exitcond_i_fu_347_p2)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_1) & (tmp_i_i_reg_476 == ap_const_lv1_0) & ~(ap_const_lv1_0 == exitcond_i_fu_347_p2)) | (~(tmp_i5_reg_466 == ap_const_lv1_0) & (pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_1) & (tmp_i_i_reg_476 == ap_const_lv1_0)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_1) & (tmp_i_i_reg_476 == ap_const_lv1_0) & ~(ap_const_lv1_0 == exitcond_i_fu_347_p2))))) begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end else if (((tmp_i5_reg_466 == ap_const_lv1_0) & (ap_const_lv1_0 == exitcond_i_fu_347_p2) & ~(ap_sig_bdd_123 | ((tmp_i5_reg_466 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_g_dstu_iface_req_V_ap_ack) & (ap_const_lv1_0 == exitcond_i_fu_347_p2) & ~(ap_const_lv1_0 == tmp_5_i_fu_367_p2))))) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_st4_fsm_3 : 
            if (~ap_sig_bdd_293) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st5_fsm_4 : 
            ap_NS_fsm = ap_ST_st6_fsm_5;
        ap_ST_st6_fsm_5 : 
            if ((ap_const_lv1_0 == grp_fu_287_p2)) begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end
        ap_ST_st7_fsm_6 : 
            ap_NS_fsm = ap_ST_st12_fsm_11;
        ap_ST_st8_fsm_7 : 
            ap_NS_fsm = ap_ST_st9_fsm_8;
        ap_ST_st9_fsm_8 : 
            ap_NS_fsm = ap_ST_st12_fsm_11;
        ap_ST_st10_fsm_9 : 
            ap_NS_fsm = ap_ST_st11_fsm_10;
        ap_ST_st11_fsm_10 : 
            ap_NS_fsm = ap_ST_st12_fsm_11;
        ap_ST_st12_fsm_11 : 
            if ((~(tmp_i_reg_491 == ap_const_lv1_0) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & (p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(ap_const_lv1_0 == p_i_phi_fu_233_p6)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & (ap_const_lv1_0 == p_i_i_phi_fu_244_p6)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(ap_const_lv1_0 == p_01_i_fu_394_p2)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & (p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(ap_const_lv1_0 == p_i_phi_fu_233_p6)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(ap_const_lv1_0 == p_01_i_fu_394_p2)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & (p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(ap_const_lv1_0 == p_i_phi_fu_233_p6)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(ap_const_lv1_0 == p_01_i_fu_394_p2)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & (p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(ap_const_lv1_0 == p_i_phi_fu_233_p6)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(ap_const_lv1_0 == p_01_i_fu_394_p2)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & (p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(ap_const_lv1_0 == p_i_phi_fu_233_p6)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(ap_const_lv1_0 == p_01_i_fu_394_p2)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & (p_read_2_read_fu_108_p2 == ap_const_lv8_1) & ~(ap_const_lv1_0 == p_i_phi_fu_233_p6)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_1) & ~(ap_const_lv1_0 == p_01_i_fu_394_p2)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_0) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_6) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_4) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_2) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_5) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_3) & ~(p_read_2_read_fu_108_p2 == ap_const_lv8_1) & (tmp_i_i_reg_476 == ap_const_lv1_0)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_1) & ~(tmp_i_i_reg_476 == ap_const_lv1_0) & ~(ap_const_lv1_0 == p_i_phi_fu_233_p6)) | ((pred_val_V_read_read_fu_90_p2 == ap_const_lv3_2) & (p_read_2_read_fu_108_p2 == ap_const_lv8_B) & ~(ap_const_lv1_0 == tmp_9_reg_517) & ~(ap_const_lv1_0 == p_01_i_fu_394_p2)))) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        ap_ST_st13_fsm_12 : 
            ap_NS_fsm = ap_ST_st14_fsm_13;
        ap_ST_st14_fsm_13 : 
            ap_NS_fsm = ap_ST_st15_fsm_14;
        ap_ST_st15_fsm_14 : 
            ap_NS_fsm = ap_ST_st12_fsm_11;
        ap_ST_st16_fsm_15 : 
            ap_NS_fsm = ap_ST_st17_fsm_16;
        ap_ST_st17_fsm_16 : 
            ap_NS_fsm = ap_ST_st18_fsm_17;
        ap_ST_st18_fsm_17 : 
            ap_NS_fsm = ap_ST_st12_fsm_11;
        ap_ST_st19_fsm_18 : 
            ap_NS_fsm = ap_ST_st20_fsm_19;
        ap_ST_st20_fsm_19 : 
            ap_NS_fsm = ap_ST_st21_fsm_20;
        ap_ST_st21_fsm_20 : 
            ap_NS_fsm = ap_ST_st12_fsm_11;
        ap_ST_st22_fsm_21 : 
            ap_NS_fsm = ap_ST_st23_fsm_22;
        ap_ST_st23_fsm_22 : 
            ap_NS_fsm = ap_ST_st24_fsm_23;
        ap_ST_st24_fsm_23 : 
            ap_NS_fsm = ap_ST_st12_fsm_11;
        ap_ST_st25_fsm_24 : 
            ap_NS_fsm = ap_ST_st26_fsm_25;
        ap_ST_st26_fsm_25 : 
            ap_NS_fsm = ap_ST_st27_fsm_26;
        ap_ST_st27_fsm_26 : 
            ap_NS_fsm = ap_ST_st12_fsm_11;
        ap_ST_st28_fsm_27 : 
            ap_NS_fsm = ap_ST_st29_fsm_28;
        ap_ST_st29_fsm_28 : 
            ap_NS_fsm = ap_ST_st30_fsm_29;
        ap_ST_st30_fsm_29 : 
            ap_NS_fsm = ap_ST_st12_fsm_11;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign ap_return = p_iterator_Polytype_m_index_read_assign_reg_198;

/// ap_sig_bdd_123 assign process. ///
always @ (g_dstu_iface_resp_V_ap_vld or tmp_i5_reg_466)
begin
    ap_sig_bdd_123 = (~(tmp_i5_reg_466 == ap_const_lv1_0) & (g_dstu_iface_resp_V_ap_vld == ap_const_logic_0));
end

/// ap_sig_bdd_293 assign process. ///
always @ (g_dstu_iface_resp_V_ap_vld or tmp_5_i_reg_513)
begin
    ap_sig_bdd_293 = ((g_dstu_iface_resp_V_ap_vld == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_5_i_reg_513));
end
assign begin_m_index_assign_fu_400_p2 = (p_iterator_Polytype_m_index_read_assign_reg_198 + ap_const_lv32_1);
assign exitcond_i_fu_347_p2 = (i_i_reg_208 == ap_const_lv3_6? 1'b1: 1'b0);
assign grp_fu_287_p2 = (reg_278 == ap_const_lv32_0? 1'b1: 1'b0);
assign grp_fu_293_p2 = ($signed(reg_278) < $signed(32'b1)? 1'b1: 1'b0);
assign grp_fu_299_p2 = ($signed(reg_283) < $signed(31'b1)? 1'b1: 1'b0);
assign i_fu_353_p2 = (i_i_reg_208 + ap_const_lv3_1);
assign icmp1_fu_411_p2 = (reg_283 == ap_const_lv31_0? 1'b1: 1'b0);
assign icmp_fu_427_p2 = ($signed(tmp_reg_569) < $signed(31'b1)? 1'b1: 1'b0);
assign p_01_i_fu_394_p2 = (p_01_i_in_reg_219 == ap_const_lv32_0? 1'b1: 1'b0);
assign p_read_2_read_fu_108_p2 = p_read2;
assign p_tmp_i_i_i_fu_432_p2 = (grp_fu_299_p2 & icmp3_reg_579);
assign pred_val_V_read_read_fu_90_p2 = pred_val_V;
assign temp_data_addr_1_gep_fu_168_p3 = ap_const_lv64_1;
assign temp_data_addr_2_gep_fu_176_p3 = ap_const_lv64_2;
assign temp_data_addr_gep_fu_160_p3 = ap_const_lv64_0;
assign temp_data_d0 = {{g_dstu_iface_resp_V[ap_const_lv32_2A : ap_const_lv32_B]}};
assign tmp1_fu_330_p5 = {{{{ap_const_lv9_0}, {tmp_id_V_reg_460}}, {tmp_iter_V_fu_326_p1}}, {ap_const_lv64_0}};
assign tmp_2_fu_376_p6 = {{{{{ap_const_lv9_0}, {tmp_id_V_reg_460}}, {tmp_iter_V_reg_495}}, {val_assign_9_cast_fu_372_p1}}, {ap_const_lv32_0}};
assign tmp_5_i_fu_367_p2 = (tmp_i_cast_fu_363_p1 < p_read3? 1'b1: 1'b0);
assign tmp_i5_fu_309_p2 = (p_read3 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_i_48_fu_359_p1 = $unsigned(i_i_reg_208);
assign tmp_i_cast_fu_363_p1 = $unsigned(i_i_reg_208);
assign tmp_i_fu_321_p2 = (p_iterator_Polytype_m_index_read_assign_reg_198 == p_read4? 1'b1: 1'b0);
assign tmp_i_i_51_fu_406_p2 = (tmp_i_i1_reg_554 & grp_fu_293_p2);
assign tmp_i_i_fu_315_p2 = (p_read2 == ap_const_lv8_B? 1'b1: 1'b0);
assign tmp_id_V_fu_305_p1 = agg_result_m_ds_id_write[10:0];
assign tmp_iter_V_fu_326_p1 = p_iterator_Polytype_m_index_read_assign_reg_198[21:0];
assign val_assign_9_cast_fu_372_p1 = $unsigned(i_fu_353_p2);
always @ (posedge clk)
begin
    temp_data_addr_reg_470[2:0] <= 3'b000;
    temp_data_addr_1_reg_480[2:0] <= 3'b001;
    temp_data_addr_2_reg_485[2:0] <= 3'b010;
    tmp_i_48_reg_508[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
end



endmodule //findif_Polytype_s

// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.1
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="top,hls_ip_2014_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.045000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0}" *)

module FindIfUnitVRTL (
        clk,
        reset,
        ac_req_V,
        ac_req_V_ap_vld,
        ac_req_V_ap_ack,
        ac_resp_V,
        ac_resp_V_ap_vld,
        ac_resp_V_ap_ack,
        mem_req_V,
        mem_req_V_ap_vld,
        mem_req_V_ap_ack,
        mem_resp_V,
        mem_resp_V_ap_vld,
        mem_resp_V_ap_ack,
        g_dstu_iface_req_V,
        g_dstu_iface_req_V_ap_vld,
        g_dstu_iface_req_V_ap_ack,
        g_dstu_iface_resp_V,
        g_dstu_iface_resp_V_ap_vld,
        g_dstu_iface_resp_V_ap_ack
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 4'b0000;
parameter    ap_ST_st2_fsm_1 = 4'b1;
parameter    ap_ST_st3_fsm_2 = 4'b10;
parameter    ap_ST_st4_fsm_3 = 4'b11;
parameter    ap_ST_st5_fsm_4 = 4'b100;
parameter    ap_ST_st6_fsm_5 = 4'b101;
parameter    ap_ST_st7_fsm_6 = 4'b110;
parameter    ap_ST_st8_fsm_7 = 4'b111;
parameter    ap_ST_st9_fsm_8 = 4'b1000;
parameter    ap_ST_st10_fsm_9 = 4'b1001;
parameter    ap_ST_st11_fsm_10 = 4'b1010;
parameter    ap_ST_st12_fsm_11 = 4'b1011;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_2A = 32'b101010;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_38 = 32'b111000;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_true = 1'b1;

input   clk;
input   reset;
input  [56:0] ac_req_V;
input   ac_req_V_ap_vld;
output   ac_req_V_ap_ack;
output  [51:0] ac_resp_V;
output   ac_resp_V_ap_vld;
input   ac_resp_V_ap_ack;
output  [76:0] mem_req_V;
output   mem_req_V_ap_vld;
input   mem_req_V_ap_ack;
input  [44:0] mem_resp_V;
input   mem_resp_V_ap_vld;
output   mem_resp_V_ap_ack;
output  [105:0] g_dstu_iface_req_V;
output   g_dstu_iface_req_V_ap_vld;
input   g_dstu_iface_req_V_ap_ack;
input  [51:0] g_dstu_iface_resp_V;
input   g_dstu_iface_resp_V_ap_vld;
output   g_dstu_iface_resp_V_ap_ack;

reg ac_req_V_ap_ack;
reg[51:0] ac_resp_V;
reg ac_resp_V_ap_vld;
reg   [31:0] s_first_ds_id_V = 32'b00000000000000000000000000000000;
reg   [31:0] s_first_index_V = 32'b00000000000000000000000000000000;
reg   [31:0] s_last_index_V = 32'b00000000000000000000000000000000;
reg   [2:0] s_pred_V = 3'b000;
wire   [2:0] i_fu_203_p2;
reg   [3:0] ap_CS_fsm = 4'b0000;
wire   [0:0] exitcond_i_i_fu_197_p2;
reg    ap_sig_bdd_53;
reg    ap_sig_ioackin_ac_resp_V_ap_ack;
reg   [31:0] tmp_data_V_13_load_new_reg_434;
reg   [7:0] type_V_reg_444;
wire   [7:0] fields_V_fu_366_p1;
reg   [7:0] fields_V_reg_449;
reg   [2:0] metadata_metadata_address0;
reg    metadata_metadata_ce0;
reg    metadata_metadata_we0;
reg   [31:0] metadata_metadata_d0;
wire   [31:0] metadata_metadata_q0;
wire    grp_findif_Polytype_s_fu_148_ap_start;
wire    grp_findif_Polytype_s_fu_148_ap_done;
wire    grp_findif_Polytype_s_fu_148_ap_idle;
wire    grp_findif_Polytype_s_fu_148_ap_ready;
wire   [31:0] grp_findif_Polytype_s_fu_148_agg_result_m_ds_id_write;
wire   [31:0] grp_findif_Polytype_s_fu_148_begin_m_index;
wire   [7:0] grp_findif_Polytype_s_fu_148_p_read2;
wire   [7:0] grp_findif_Polytype_s_fu_148_p_read3;
wire   [31:0] grp_findif_Polytype_s_fu_148_p_read4;
wire   [2:0] grp_findif_Polytype_s_fu_148_pred_val_V;
wire   [105:0] grp_findif_Polytype_s_fu_148_g_dstu_iface_req_V;
wire    grp_findif_Polytype_s_fu_148_g_dstu_iface_req_V_ap_vld;
wire    grp_findif_Polytype_s_fu_148_g_dstu_iface_req_V_ap_ack;
wire   [51:0] grp_findif_Polytype_s_fu_148_g_dstu_iface_resp_V;
wire    grp_findif_Polytype_s_fu_148_g_dstu_iface_resp_V_ap_vld;
wire    grp_findif_Polytype_s_fu_148_g_dstu_iface_resp_V_ap_ack;
wire   [31:0] grp_findif_Polytype_s_fu_148_ap_return;
wire    grp_mem_read_metadata_fu_162_ap_start;
wire    grp_mem_read_metadata_fu_162_ap_done;
wire    grp_mem_read_metadata_fu_162_ap_idle;
wire    grp_mem_read_metadata_fu_162_ap_ready;
wire   [76:0] grp_mem_read_metadata_fu_162_iface_req_V;
wire    grp_mem_read_metadata_fu_162_iface_req_V_ap_vld;
wire    grp_mem_read_metadata_fu_162_iface_req_V_ap_ack;
wire   [44:0] grp_mem_read_metadata_fu_162_iface_resp_V;
wire    grp_mem_read_metadata_fu_162_iface_resp_V_ap_vld;
wire    grp_mem_read_metadata_fu_162_iface_resp_V_ap_ack;
wire   [31:0] grp_mem_read_metadata_fu_162_addr_V;
wire   [2:0] grp_mem_read_metadata_fu_162_metadata_metadata_address0;
wire    grp_mem_read_metadata_fu_162_metadata_metadata_ce0;
wire    grp_mem_read_metadata_fu_162_metadata_metadata_we0;
wire   [31:0] grp_mem_read_metadata_fu_162_metadata_metadata_d0;
reg   [2:0] i_0_i_i_reg_136;
reg    grp_findif_Polytype_s_fu_148_ap_start_ap_start_reg = 1'b0;
reg    grp_mem_read_metadata_fu_162_ap_start_ap_start_reg = 1'b0;
wire   [63:0] tmp_2_fu_209_p1;
wire   [51:0] tmp_163_fu_224_p4;
wire   [51:0] tmp_3_2_fu_248_p4;
wire   [51:0] tmp_5_2_fu_266_p4;
wire   [51:0] tmp_7_2_fu_290_p4;
wire   [51:0] tmp_9_2_fu_324_p4;
wire   [51:0] tmp_11_2_fu_342_p4;
wire   [51:0] tmp_13_2_fu_374_p4;
wire   [51:0] tmp_15_2_fu_412_p4;
reg    ap_reg_ioackin_ac_resp_V_ap_ack = 1'b0;
wire   [8:0] grp_fu_187_p4;
wire   [10:0] tmp_id_V_fu_214_p1;
wire   [10:0] tmp_id_V_1_fu_238_p1;
wire   [10:0] tmp_id_V_2_fu_262_p1;
wire   [10:0] tmp_id_V_3_fu_280_p1;
wire   [10:0] tmp_id_V_4_fu_304_p1;
wire   [10:0] tmp_id_V_5_fu_338_p1;
wire   [10:0] tmp_id_V_6_fu_370_p1;
wire   [10:0] tmp_id_V_7_fu_408_p1;
reg   [3:0] ap_NS_fsm;


mem_read_metadata_mdata_1 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
metadata_metadata_U(
    .clk( clk ),
    .reset( reset ),
    .address0( metadata_metadata_address0 ),
    .ce0( metadata_metadata_ce0 ),
    .we0( metadata_metadata_we0 ),
    .d0( metadata_metadata_d0 ),
    .q0( metadata_metadata_q0 )
);

findif_Polytype_s grp_findif_Polytype_s_fu_148(
    .clk( clk ),
    .reset( reset ),
    .ap_start( grp_findif_Polytype_s_fu_148_ap_start ),
    .ap_done( grp_findif_Polytype_s_fu_148_ap_done ),
    .ap_idle( grp_findif_Polytype_s_fu_148_ap_idle ),
    .ap_ready( grp_findif_Polytype_s_fu_148_ap_ready ),
    .agg_result_m_ds_id_write( grp_findif_Polytype_s_fu_148_agg_result_m_ds_id_write ),
    .begin_m_index( grp_findif_Polytype_s_fu_148_begin_m_index ),
    .p_read2( grp_findif_Polytype_s_fu_148_p_read2 ),
    .p_read3( grp_findif_Polytype_s_fu_148_p_read3 ),
    .p_read4( grp_findif_Polytype_s_fu_148_p_read4 ),
    .pred_val_V( grp_findif_Polytype_s_fu_148_pred_val_V ),
    .g_dstu_iface_req_V( grp_findif_Polytype_s_fu_148_g_dstu_iface_req_V ),
    .g_dstu_iface_req_V_ap_vld( grp_findif_Polytype_s_fu_148_g_dstu_iface_req_V_ap_vld ),
    .g_dstu_iface_req_V_ap_ack( grp_findif_Polytype_s_fu_148_g_dstu_iface_req_V_ap_ack ),
    .g_dstu_iface_resp_V( grp_findif_Polytype_s_fu_148_g_dstu_iface_resp_V ),
    .g_dstu_iface_resp_V_ap_vld( grp_findif_Polytype_s_fu_148_g_dstu_iface_resp_V_ap_vld ),
    .g_dstu_iface_resp_V_ap_ack( grp_findif_Polytype_s_fu_148_g_dstu_iface_resp_V_ap_ack ),
    .ap_return( grp_findif_Polytype_s_fu_148_ap_return )
);

mem_read_metadata grp_mem_read_metadata_fu_162(
    .clk( clk ),
    .reset( reset ),
    .ap_start( grp_mem_read_metadata_fu_162_ap_start ),
    .ap_done( grp_mem_read_metadata_fu_162_ap_done ),
    .ap_idle( grp_mem_read_metadata_fu_162_ap_idle ),
    .ap_ready( grp_mem_read_metadata_fu_162_ap_ready ),
    .iface_req_V( grp_mem_read_metadata_fu_162_iface_req_V ),
    .iface_req_V_ap_vld( grp_mem_read_metadata_fu_162_iface_req_V_ap_vld ),
    .iface_req_V_ap_ack( grp_mem_read_metadata_fu_162_iface_req_V_ap_ack ),
    .iface_resp_V( grp_mem_read_metadata_fu_162_iface_resp_V ),
    .iface_resp_V_ap_vld( grp_mem_read_metadata_fu_162_iface_resp_V_ap_vld ),
    .iface_resp_V_ap_ack( grp_mem_read_metadata_fu_162_iface_resp_V_ap_ack ),
    .addr_V( grp_mem_read_metadata_fu_162_addr_V ),
    .metadata_metadata_address0( grp_mem_read_metadata_fu_162_metadata_metadata_address0 ),
    .metadata_metadata_ce0( grp_mem_read_metadata_fu_162_metadata_metadata_ce0 ),
    .metadata_metadata_we0( grp_mem_read_metadata_fu_162_metadata_metadata_we0 ),
    .metadata_metadata_d0( grp_mem_read_metadata_fu_162_metadata_metadata_d0 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge clk)
begin : ap_ret_ap_CS_fsm
    if (reset == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ioackin_ac_resp_V_ap_ack assign process. ///
always @ (posedge clk)
begin : ap_ret_ap_reg_ioackin_ac_resp_V_ap_ack
    if (reset == 1'b1) begin
        ap_reg_ioackin_ac_resp_V_ap_ack <= ap_const_logic_0;
    end else begin
        if ((((ap_ST_st7_fsm_6 == ap_CS_fsm) & ~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack))) | (~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack)) & (ap_ST_st11_fsm_10 == ap_CS_fsm)) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(exitcond_i_i_fu_197_p2 == ap_const_lv1_0) & ~(ap_sig_bdd_53 | (~(exitcond_i_i_fu_197_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack)))) | (~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack)) & (ap_ST_st3_fsm_2 == ap_CS_fsm)) | (~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack)) & (ap_ST_st5_fsm_4 == ap_CS_fsm)) | (~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack)) & (ap_ST_st6_fsm_5 == ap_CS_fsm)) | (~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack)) & (ap_ST_st4_fsm_3 == ap_CS_fsm)) | ((ap_ST_st12_fsm_11 == ap_CS_fsm) & ~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack) | (ap_const_logic_0 == grp_findif_Polytype_s_fu_148_ap_done))))) begin
            ap_reg_ioackin_ac_resp_V_ap_ack <= ap_const_logic_0;
        end else if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(exitcond_i_i_fu_197_p2 == ap_const_lv1_0) & (ap_const_logic_1 == ac_resp_V_ap_ack) & ~ap_sig_bdd_53) | ((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ac_resp_V_ap_ack) & ~(ac_req_V_ap_vld == ap_const_logic_0)) | ((ap_ST_st4_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ac_resp_V_ap_ack) & ~(ac_req_V_ap_vld == ap_const_logic_0)) | ((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ac_resp_V_ap_ack) & ~(ac_req_V_ap_vld == ap_const_logic_0)) | ((ap_ST_st6_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ac_resp_V_ap_ack) & ~(ac_req_V_ap_vld == ap_const_logic_0)) | ((ap_ST_st7_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ac_resp_V_ap_ack) & ~(ac_req_V_ap_vld == ap_const_logic_0)) | ((ap_ST_st11_fsm_10 == ap_CS_fsm) & (ap_const_logic_1 == ac_resp_V_ap_ack) & ~(ac_req_V_ap_vld == ap_const_logic_0)) | ((ap_ST_st12_fsm_11 == ap_CS_fsm) & (ap_const_logic_1 == ac_resp_V_ap_ack) & ~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == grp_findif_Polytype_s_fu_148_ap_done))))) begin
            ap_reg_ioackin_ac_resp_V_ap_ack <= ap_const_logic_1;
        end
    end
end

/// grp_findif_Polytype_s_fu_148_ap_start_ap_start_reg assign process. ///
always @ (posedge clk)
begin : ap_ret_grp_findif_Polytype_s_fu_148_ap_start_ap_start_reg
    if (reset == 1'b1) begin
        grp_findif_Polytype_s_fu_148_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack)) & (ap_ST_st11_fsm_10 == ap_CS_fsm))) begin
            grp_findif_Polytype_s_fu_148_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_findif_Polytype_s_fu_148_ap_ready)) begin
            grp_findif_Polytype_s_fu_148_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// grp_mem_read_metadata_fu_162_ap_start_ap_start_reg assign process. ///
always @ (posedge clk)
begin : ap_ret_grp_mem_read_metadata_fu_162_ap_start_ap_start_reg
    if (reset == 1'b1) begin
        grp_mem_read_metadata_fu_162_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if (((ap_ST_st7_fsm_6 == ap_CS_fsm) & ~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack)))) begin
            grp_mem_read_metadata_fu_162_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_mem_read_metadata_fu_162_ap_ready)) begin
            grp_mem_read_metadata_fu_162_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (exitcond_i_i_fu_197_p2 == ap_const_lv1_0) & ~(ap_sig_bdd_53 | (~(exitcond_i_i_fu_197_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack))))) begin
        i_0_i_i_reg_136 <= i_fu_203_p2;
    end else if ((ap_ST_st1_fsm_0 == ap_CS_fsm)) begin
        i_0_i_i_reg_136 <= ap_const_lv3_0;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if ((ap_ST_st10_fsm_9 == ap_CS_fsm)) begin
        fields_V_reg_449 <= fields_V_fu_366_p1;
        type_V_reg_444 <= {{metadata_metadata_q0[ap_const_lv32_F : ap_const_lv32_8]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(exitcond_i_i_fu_197_p2 == ap_const_lv1_0) & ~(ap_sig_bdd_53 | (~(exitcond_i_i_fu_197_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack))))) begin
        s_first_ds_id_V <= {{ac_req_V[ap_const_lv32_2A : ap_const_lv32_B]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if ((~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack)) & (ap_ST_st3_fsm_2 == ap_CS_fsm))) begin
        s_first_index_V <= {{ac_req_V[ap_const_lv32_2A : ap_const_lv32_B]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if ((~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack)) & (ap_ST_st5_fsm_4 == ap_CS_fsm))) begin
        s_last_index_V <= {{ac_req_V[ap_const_lv32_2A : ap_const_lv32_B]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if ((~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack)) & (ap_ST_st6_fsm_5 == ap_CS_fsm))) begin
        s_pred_V <= {{ac_req_V[ap_const_lv32_D : ap_const_lv32_B]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st7_fsm_6 == ap_CS_fsm) & ~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack)))) begin
        tmp_data_V_13_load_new_reg_434 <= {{ac_req_V[ap_const_lv32_2A : ap_const_lv32_B]}};
    end
end

/// ac_req_V_ap_ack assign process. ///
always @ (ac_req_V_ap_vld or ap_CS_fsm or exitcond_i_i_fu_197_p2 or ap_sig_bdd_53 or ap_sig_ioackin_ac_resp_V_ap_ack or grp_findif_Polytype_s_fu_148_ap_done)
begin
    if ((((ap_ST_st7_fsm_6 == ap_CS_fsm) & ~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack))) | (~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack)) & (ap_ST_st11_fsm_10 == ap_CS_fsm)) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(exitcond_i_i_fu_197_p2 == ap_const_lv1_0) & ~(ap_sig_bdd_53 | (~(exitcond_i_i_fu_197_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack)))) | (~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack)) & (ap_ST_st3_fsm_2 == ap_CS_fsm)) | (~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack)) & (ap_ST_st5_fsm_4 == ap_CS_fsm)) | (~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack)) & (ap_ST_st6_fsm_5 == ap_CS_fsm)) | (~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack)) & (ap_ST_st4_fsm_3 == ap_CS_fsm)) | ((ap_ST_st12_fsm_11 == ap_CS_fsm) & ~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack) | (ap_const_logic_0 == grp_findif_Polytype_s_fu_148_ap_done))))) begin
        ac_req_V_ap_ack = ap_const_logic_1;
    end else begin
        ac_req_V_ap_ack = ap_const_logic_0;
    end
end

/// ac_resp_V assign process. ///
always @ (ac_req_V_ap_vld or ap_CS_fsm or exitcond_i_i_fu_197_p2 or ap_sig_bdd_53 or ap_sig_ioackin_ac_resp_V_ap_ack or grp_findif_Polytype_s_fu_148_ap_done or tmp_163_fu_224_p4 or tmp_3_2_fu_248_p4 or tmp_5_2_fu_266_p4 or tmp_7_2_fu_290_p4 or tmp_9_2_fu_324_p4 or tmp_11_2_fu_342_p4 or tmp_13_2_fu_374_p4 or tmp_15_2_fu_412_p4)
begin
    if (((ap_ST_st12_fsm_11 == ap_CS_fsm) & ~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack) | (ap_const_logic_0 == grp_findif_Polytype_s_fu_148_ap_done)))) begin
        ac_resp_V = tmp_15_2_fu_412_p4;
    end else if ((~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack)) & (ap_ST_st11_fsm_10 == ap_CS_fsm))) begin
        ac_resp_V = tmp_13_2_fu_374_p4;
    end else if (((ap_ST_st7_fsm_6 == ap_CS_fsm) & ~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack)))) begin
        ac_resp_V = tmp_11_2_fu_342_p4;
    end else if ((~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack)) & (ap_ST_st6_fsm_5 == ap_CS_fsm))) begin
        ac_resp_V = tmp_9_2_fu_324_p4;
    end else if ((~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack)) & (ap_ST_st5_fsm_4 == ap_CS_fsm))) begin
        ac_resp_V = tmp_7_2_fu_290_p4;
    end else if ((~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack)) & (ap_ST_st4_fsm_3 == ap_CS_fsm))) begin
        ac_resp_V = tmp_5_2_fu_266_p4;
    end else if ((~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack)) & (ap_ST_st3_fsm_2 == ap_CS_fsm))) begin
        ac_resp_V = tmp_3_2_fu_248_p4;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(exitcond_i_i_fu_197_p2 == ap_const_lv1_0) & ~(ap_sig_bdd_53 | (~(exitcond_i_i_fu_197_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack))))) begin
        ac_resp_V = tmp_163_fu_224_p4;
    end else begin
        ac_resp_V = 'bx;
    end
end

/// ac_resp_V_ap_vld assign process. ///
always @ (ac_req_V_ap_vld or ap_CS_fsm or exitcond_i_i_fu_197_p2 or ap_sig_bdd_53 or grp_findif_Polytype_s_fu_148_ap_done or ap_reg_ioackin_ac_resp_V_ap_ack)
begin
    if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(exitcond_i_i_fu_197_p2 == ap_const_lv1_0) & ~ap_sig_bdd_53 & (ap_const_logic_0 == ap_reg_ioackin_ac_resp_V_ap_ack)) | ((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_logic_0 == ap_reg_ioackin_ac_resp_V_ap_ack) & ~(ac_req_V_ap_vld == ap_const_logic_0)) | ((ap_ST_st4_fsm_3 == ap_CS_fsm) & (ap_const_logic_0 == ap_reg_ioackin_ac_resp_V_ap_ack) & ~(ac_req_V_ap_vld == ap_const_logic_0)) | ((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_logic_0 == ap_reg_ioackin_ac_resp_V_ap_ack) & ~(ac_req_V_ap_vld == ap_const_logic_0)) | ((ap_ST_st6_fsm_5 == ap_CS_fsm) & (ap_const_logic_0 == ap_reg_ioackin_ac_resp_V_ap_ack) & ~(ac_req_V_ap_vld == ap_const_logic_0)) | ((ap_ST_st7_fsm_6 == ap_CS_fsm) & (ap_const_logic_0 == ap_reg_ioackin_ac_resp_V_ap_ack) & ~(ac_req_V_ap_vld == ap_const_logic_0)) | ((ap_ST_st11_fsm_10 == ap_CS_fsm) & (ap_const_logic_0 == ap_reg_ioackin_ac_resp_V_ap_ack) & ~(ac_req_V_ap_vld == ap_const_logic_0)) | ((ap_ST_st12_fsm_11 == ap_CS_fsm) & (ap_const_logic_0 == ap_reg_ioackin_ac_resp_V_ap_ack) & ~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == grp_findif_Polytype_s_fu_148_ap_done))))) begin
        ac_resp_V_ap_vld = ap_const_logic_1;
    end else begin
        ac_resp_V_ap_vld = ap_const_logic_0;
    end
end

/// ap_sig_ioackin_ac_resp_V_ap_ack assign process. ///
always @ (ac_resp_V_ap_ack or ap_reg_ioackin_ac_resp_V_ap_ack)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_ac_resp_V_ap_ack)) begin
        ap_sig_ioackin_ac_resp_V_ap_ack = ac_resp_V_ap_ack;
    end else begin
        ap_sig_ioackin_ac_resp_V_ap_ack = ap_const_logic_1;
    end
end

/// metadata_metadata_address0 assign process. ///
always @ (ap_CS_fsm or grp_mem_read_metadata_fu_162_metadata_metadata_address0 or tmp_2_fu_209_p1)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        metadata_metadata_address0 = tmp_2_fu_209_p1;
    end else if ((ap_ST_st9_fsm_8 == ap_CS_fsm)) begin
        metadata_metadata_address0 = ap_const_lv64_0;
    end else if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
        metadata_metadata_address0 = grp_mem_read_metadata_fu_162_metadata_metadata_address0;
    end else begin
        metadata_metadata_address0 = 'bx;
    end
end

/// metadata_metadata_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_i_i_fu_197_p2 or ap_sig_bdd_53 or ap_sig_ioackin_ac_resp_V_ap_ack or grp_mem_read_metadata_fu_162_metadata_metadata_ce0)
begin
    if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_sig_bdd_53 | (~(exitcond_i_i_fu_197_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack)))) | (ap_ST_st9_fsm_8 == ap_CS_fsm))) begin
        metadata_metadata_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
        metadata_metadata_ce0 = grp_mem_read_metadata_fu_162_metadata_metadata_ce0;
    end else begin
        metadata_metadata_ce0 = ap_const_logic_0;
    end
end

/// metadata_metadata_d0 assign process. ///
always @ (ap_CS_fsm or grp_mem_read_metadata_fu_162_metadata_metadata_d0)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        metadata_metadata_d0 = ap_const_lv32_0;
    end else if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
        metadata_metadata_d0 = grp_mem_read_metadata_fu_162_metadata_metadata_d0;
    end else begin
        metadata_metadata_d0 = 'bx;
    end
end

/// metadata_metadata_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_i_i_fu_197_p2 or ap_sig_bdd_53 or ap_sig_ioackin_ac_resp_V_ap_ack or grp_mem_read_metadata_fu_162_metadata_metadata_we0)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (exitcond_i_i_fu_197_p2 == ap_const_lv1_0) & ~(ap_sig_bdd_53 | (~(exitcond_i_i_fu_197_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack))))) begin
        metadata_metadata_we0 = ap_const_logic_1;
    end else if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
        metadata_metadata_we0 = grp_mem_read_metadata_fu_162_metadata_metadata_we0;
    end else begin
        metadata_metadata_we0 = ap_const_logic_0;
    end
end
always @ (ac_req_V_ap_vld or ap_CS_fsm or exitcond_i_i_fu_197_p2 or ap_sig_bdd_53 or ap_sig_ioackin_ac_resp_V_ap_ack or grp_findif_Polytype_s_fu_148_ap_done or grp_mem_read_metadata_fu_162_ap_done)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            ap_NS_fsm = ap_ST_st2_fsm_1;
        ap_ST_st2_fsm_1 : 
            if (((exitcond_i_i_fu_197_p2 == ap_const_lv1_0) & ~(ap_sig_bdd_53 | (~(exitcond_i_i_fu_197_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack))))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else if ((~(exitcond_i_i_fu_197_p2 == ap_const_lv1_0) & ~(ap_sig_bdd_53 | (~(exitcond_i_i_fu_197_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack))))) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        ap_ST_st3_fsm_2 : 
            if (~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack))) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_st4_fsm_3 : 
            if (~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack))) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st5_fsm_4 : 
            if (~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack))) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end
        ap_ST_st6_fsm_5 : 
            if (~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack))) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        ap_ST_st7_fsm_6 : 
            if (~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack))) begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end
        ap_ST_st8_fsm_7 : 
            if (~(ap_const_logic_0 == grp_mem_read_metadata_fu_162_ap_done)) begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end
        ap_ST_st9_fsm_8 : 
            ap_NS_fsm = ap_ST_st10_fsm_9;
        ap_ST_st10_fsm_9 : 
            ap_NS_fsm = ap_ST_st11_fsm_10;
        ap_ST_st11_fsm_10 : 
            if (~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack))) begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end else begin
                ap_NS_fsm = ap_ST_st11_fsm_10;
            end
        ap_ST_st12_fsm_11 : 
            if (~((ac_req_V_ap_vld == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack) | (ap_const_logic_0 == grp_findif_Polytype_s_fu_148_ap_done))) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end
        default : 
            ap_NS_fsm = 'bx;
    endcase
end

/// ap_sig_bdd_53 assign process. ///
always @ (ac_req_V_ap_vld or exitcond_i_i_fu_197_p2)
begin
    ap_sig_bdd_53 = ((ac_req_V_ap_vld == ap_const_logic_0) & ~(exitcond_i_i_fu_197_p2 == ap_const_lv1_0));
end
assign exitcond_i_i_fu_197_p2 = (i_0_i_i_reg_136 == ap_const_lv3_6? 1'b1: 1'b0);
assign fields_V_fu_366_p1 = metadata_metadata_q0[7:0];
assign g_dstu_iface_req_V = grp_findif_Polytype_s_fu_148_g_dstu_iface_req_V;
assign g_dstu_iface_req_V_ap_vld = grp_findif_Polytype_s_fu_148_g_dstu_iface_req_V_ap_vld;
assign g_dstu_iface_resp_V_ap_ack = grp_findif_Polytype_s_fu_148_g_dstu_iface_resp_V_ap_ack;
assign grp_findif_Polytype_s_fu_148_agg_result_m_ds_id_write = s_first_ds_id_V;
assign grp_findif_Polytype_s_fu_148_ap_start = grp_findif_Polytype_s_fu_148_ap_start_ap_start_reg;
assign grp_findif_Polytype_s_fu_148_begin_m_index = s_first_index_V;
assign grp_findif_Polytype_s_fu_148_g_dstu_iface_req_V_ap_ack = g_dstu_iface_req_V_ap_ack;
assign grp_findif_Polytype_s_fu_148_g_dstu_iface_resp_V = g_dstu_iface_resp_V;
assign grp_findif_Polytype_s_fu_148_g_dstu_iface_resp_V_ap_vld = g_dstu_iface_resp_V_ap_vld;
assign grp_findif_Polytype_s_fu_148_p_read2 = type_V_reg_444;
assign grp_findif_Polytype_s_fu_148_p_read3 = fields_V_reg_449;
assign grp_findif_Polytype_s_fu_148_p_read4 = s_last_index_V;
assign grp_findif_Polytype_s_fu_148_pred_val_V = s_pred_V;
assign grp_fu_187_p4 = {{ac_req_V[ap_const_lv32_38 : ap_const_lv32_30]}};
assign grp_mem_read_metadata_fu_162_addr_V = tmp_data_V_13_load_new_reg_434;
assign grp_mem_read_metadata_fu_162_ap_start = grp_mem_read_metadata_fu_162_ap_start_ap_start_reg;
assign grp_mem_read_metadata_fu_162_iface_req_V_ap_ack = mem_req_V_ap_ack;
assign grp_mem_read_metadata_fu_162_iface_resp_V = mem_resp_V;
assign grp_mem_read_metadata_fu_162_iface_resp_V_ap_vld = mem_resp_V_ap_vld;
assign i_fu_203_p2 = (i_0_i_i_reg_136 + ap_const_lv3_1);
assign mem_req_V = grp_mem_read_metadata_fu_162_iface_req_V;
assign mem_req_V_ap_vld = grp_mem_read_metadata_fu_162_iface_req_V_ap_vld;
assign mem_resp_V_ap_ack = grp_mem_read_metadata_fu_162_iface_resp_V_ap_ack;
assign tmp_11_2_fu_342_p4 = {{{grp_fu_187_p4}, {ap_const_lv32_0}}, {tmp_id_V_5_fu_338_p1}};
assign tmp_13_2_fu_374_p4 = {{{grp_fu_187_p4}, {ap_const_lv32_0}}, {tmp_id_V_6_fu_370_p1}};
assign tmp_15_2_fu_412_p4 = {{{grp_fu_187_p4}, {grp_findif_Polytype_s_fu_148_ap_return}}, {tmp_id_V_7_fu_408_p1}};
assign tmp_163_fu_224_p4 = {{{grp_fu_187_p4}, {ap_const_lv32_0}}, {tmp_id_V_fu_214_p1}};
assign tmp_2_fu_209_p1 = $unsigned(i_0_i_i_reg_136);
assign tmp_3_2_fu_248_p4 = {{{grp_fu_187_p4}, {ap_const_lv32_0}}, {tmp_id_V_1_fu_238_p1}};
assign tmp_5_2_fu_266_p4 = {{{grp_fu_187_p4}, {ap_const_lv32_0}}, {tmp_id_V_2_fu_262_p1}};
assign tmp_7_2_fu_290_p4 = {{{grp_fu_187_p4}, {ap_const_lv32_0}}, {tmp_id_V_3_fu_280_p1}};
assign tmp_9_2_fu_324_p4 = {{{grp_fu_187_p4}, {ap_const_lv32_0}}, {tmp_id_V_4_fu_304_p1}};
assign tmp_id_V_1_fu_238_p1 = ac_req_V[10:0];
assign tmp_id_V_2_fu_262_p1 = ac_req_V[10:0];
assign tmp_id_V_3_fu_280_p1 = ac_req_V[10:0];
assign tmp_id_V_4_fu_304_p1 = ac_req_V[10:0];
assign tmp_id_V_5_fu_338_p1 = ac_req_V[10:0];
assign tmp_id_V_6_fu_370_p1 = ac_req_V[10:0];
assign tmp_id_V_7_fu_408_p1 = ac_req_V[10:0];
assign tmp_id_V_fu_214_p1 = ac_req_V[10:0];


endmodule //top

// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.1
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ==============================================================

`timescale 1 ns / 1 ps
module mem_read_metadata_mdata_1_ram (addr0, ce0, d0, we0, q0,  clk);

parameter DWIDTH = 32;
parameter AWIDTH = 3;
parameter MEM_SIZE = 6;

input[AWIDTH-1:0] addr0;
input ce0;
input[DWIDTH-1:0] d0;
input we0;
output reg[DWIDTH-1:0] q0;
input clk;

(* ram_style = "distributed" *)reg [DWIDTH-1:0] ram[MEM_SIZE-1:0];




always @(posedge clk)  
begin 
    if (ce0) 
    begin
        if (we0) 
        begin 
            ram[addr0] <= d0; 
            q0 <= d0;
        end 
        else 
            q0 <= ram[addr0];
    end
end


endmodule


`timescale 1 ns / 1 ps
module mem_read_metadata_mdata_1(
    reset,
    clk,
    address0,
    ce0,
    we0,
    d0,
    q0);

parameter DataWidth = 32'd32;
parameter AddressRange = 32'd6;
parameter AddressWidth = 32'd3;
input reset;
input clk;
input[AddressWidth - 1:0] address0;
input ce0;
input we0;
input[DataWidth - 1:0] d0;
output[DataWidth - 1:0] q0;




mem_read_metadata_mdata_1_ram mem_read_metadata_mdata_1_ram_U(
    .clk( clk ),
    .addr0( address0 ),
    .ce0( ce0 ),
    .d0( d0 ),
    .we0( we0 ),
    .q0( q0 ));

endmodule

// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.1
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ==============================================================

`timescale 1 ns / 1 ps
module findif_Polytype_s_temp_data_ram (addr0, ce0, d0, we0, q0, addr1, ce1, q1,  clk);

parameter DWIDTH = 32;
parameter AWIDTH = 3;
parameter MEM_SIZE = 6;

input[AWIDTH-1:0] addr0;
input ce0;
input[DWIDTH-1:0] d0;
input we0;
output reg[DWIDTH-1:0] q0;
input[AWIDTH-1:0] addr1;
input ce1;
output reg[DWIDTH-1:0] q1;
input clk;

(* ram_style = "distributed" *)reg [DWIDTH-1:0] ram[MEM_SIZE-1:0];




always @(posedge clk)  
begin 
    if (ce0) 
    begin
        if (we0) 
        begin 
            ram[addr0] <= d0; 
            q0 <= d0;
        end 
        else 
            q0 <= ram[addr0];
    end
end


always @(posedge clk)  
begin 
    if (ce1) 
    begin
            q1 <= ram[addr1];
    end
end


endmodule


`timescale 1 ns / 1 ps
module findif_Polytype_s_temp_data(
    reset,
    clk,
    address0,
    ce0,
    we0,
    d0,
    q0,
    address1,
    ce1,
    q1);

parameter DataWidth = 32'd32;
parameter AddressRange = 32'd6;
parameter AddressWidth = 32'd3;
input reset;
input clk;
input[AddressWidth - 1:0] address0;
input ce0;
input we0;
input[DataWidth - 1:0] d0;
output[DataWidth - 1:0] q0;
input[AddressWidth - 1:0] address1;
input ce1;
output[DataWidth - 1:0] q1;




findif_Polytype_s_temp_data_ram findif_Polytype_s_temp_data_ram_U(
    .clk( clk ),
    .addr0( address0 ),
    .ce0( ce0 ),
    .d0( d0 ),
    .we0( we0 ),
    .q0( q0 ),
    .addr1( address1 ),
    .ce1( ce1 ),
    .q1( q1 ));

endmodule

/* lint_on */
