SUBDESIGN ir
(
	in[11..0],
	enabled,
	clk : INPUT;
	out[11..0] : OUTPUT;
)

VARIABLE
	ff[11..0] : DFF;

BEGIN

ff[].(CLRn, PRn, clk) = (VCC, VCC, clk);

IF enabled THEN
	ff[].d = in[];
	out[] = in[];
ELSE
	ff[].d = ff[].q;
	out[] = ff[].q;
END IF;

END;
