
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004356    0.207015    0.070044    4.070044 ^ ena (in)
                                                         ena (net)
                      0.207015    0.000000    4.070044 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019123    0.603727    0.603737    4.673780 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.603727    0.000472    4.674252 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037267    0.603947    0.483607    5.157859 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.603947    0.000276    5.158135 v _168_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004261    0.756674    0.542338    5.700473 ^ _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.756674    0.000046    5.700519 ^ _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.700519   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026366    0.242597    0.107752   20.107752 ^ clk (in)
                                                         clk (net)
                      0.242597    0.000000   20.107752 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049795    0.204380    0.452973   20.560726 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204381    0.000968   20.561693 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.037283    0.185463    0.429889   20.991583 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.185463    0.000531   20.992113 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892113   clock uncertainty
                                  0.000000   20.892113   clock reconvergence pessimism
                                 -0.696502   20.195612   library setup time
                                             20.195612   data required time
---------------------------------------------------------------------------------------------
                                             20.195612   data required time
                                             -5.700519   data arrival time
---------------------------------------------------------------------------------------------
                                             14.495091   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004356    0.207015    0.070044    4.070044 ^ ena (in)
                                                         ena (net)
                      0.207015    0.000000    4.070044 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019123    0.603727    0.603737    4.673780 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.603727    0.000472    4.674252 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037267    0.603947    0.483607    5.157859 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.603947    0.000401    5.158260 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003865    0.724832    0.525254    5.683514 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.724832    0.000073    5.683587 ^ _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.683587   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026366    0.242597    0.107752   20.107752 ^ clk (in)
                                                         clk (net)
                      0.242597    0.000000   20.107752 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049795    0.204380    0.452973   20.560726 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204381    0.000968   20.561693 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.037283    0.185463    0.429889   20.991583 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.185464    0.000842   20.992424 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892424   clock uncertainty
                                  0.000000   20.892424   clock reconvergence pessimism
                                 -0.692074   20.200350   library setup time
                                             20.200350   data required time
---------------------------------------------------------------------------------------------
                                             20.200350   data required time
                                             -5.683587   data arrival time
---------------------------------------------------------------------------------------------
                                             14.516764   slack (MET)


Startpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026366    0.242597    0.107751    0.107751 ^ clk (in)
                                                         clk (net)
                      0.242597    0.000000    0.107751 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049795    0.204380    0.452973    0.560724 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204381    0.000969    0.561693 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.037283    0.185463    0.429888    0.991582 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.185465    0.001117    0.992699 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.026685    0.865530    2.057343    3.050042 ^ _222_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.865530    0.000347    3.050389 ^ _163_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.014734    0.579701    0.995483    4.045872 ^ _163_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _078_ (net)
                      0.579701    0.000095    4.045967 ^ _166_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.019632    0.651692    0.813981    4.859949 ^ _166_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _080_ (net)
                      0.651692    0.000289    4.860237 ^ _169_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006272    0.440506    0.349545    5.209783 v _169_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _082_ (net)
                      0.440506    0.000127    5.209910 v _170_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003927    0.468777    0.376762    5.586672 ^ _170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.468777    0.000043    5.586715 ^ _226_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.586715   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026366    0.242597    0.107752   20.107752 ^ clk (in)
                                                         clk (net)
                      0.242597    0.000000   20.107752 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049795    0.204380    0.452973   20.560726 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204381    0.000968   20.561693 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.037283    0.185463    0.429889   20.991583 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.185465    0.001252   20.992834 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892836   clock uncertainty
                                  0.000000   20.892836   clock reconvergence pessimism
                                 -0.650319   20.242516   library setup time
                                             20.242516   data required time
---------------------------------------------------------------------------------------------
                                             20.242516   data required time
                                             -5.586715   data arrival time
---------------------------------------------------------------------------------------------
                                             14.655801   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004356    0.207015    0.070044    4.070044 ^ ena (in)
                                                         ena (net)
                      0.207015    0.000000    4.070044 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019123    0.603727    0.603737    4.673780 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.603727    0.000472    4.674252 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037267    0.603947    0.483607    5.157859 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.603948    0.000783    5.158642 v _162_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003690    0.457838    0.405492    5.564134 ^ _162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.457838    0.000068    5.564203 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.564203   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026366    0.242597    0.107752   20.107752 ^ clk (in)
                                                         clk (net)
                      0.242597    0.000000   20.107752 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049795    0.204380    0.452973   20.560726 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204381    0.000968   20.561693 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.037283    0.185463    0.429889   20.991583 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.185465    0.001265   20.992847 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892847   clock uncertainty
                                  0.000000   20.892847   clock reconvergence pessimism
                                 -0.648062   20.244783   library setup time
                                             20.244783   data required time
---------------------------------------------------------------------------------------------
                                             20.244783   data required time
                                             -5.564203   data arrival time
---------------------------------------------------------------------------------------------
                                             14.680582   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004356    0.207015    0.070044    4.070044 ^ ena (in)
                                                         ena (net)
                      0.207015    0.000000    4.070044 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019123    0.603727    0.603737    4.673780 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.603727    0.000437    4.674217 ^ _208_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005042    0.438957    0.343935    5.018152 v _208_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _105_ (net)
                      0.438957    0.000098    5.018250 v _209_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003983    0.592405    0.505512    5.523762 ^ _209_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.592405    0.000075    5.523838 ^ _253_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.523838   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026366    0.242597    0.107752   20.107752 ^ clk (in)
                                                         clk (net)
                      0.242597    0.000000   20.107752 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049795    0.204380    0.452973   20.560726 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204381    0.000968   20.561693 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.037283    0.185463    0.429889   20.991583 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.185463    0.000238   20.991821 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.891821   clock uncertainty
                                  0.000000   20.891821   clock reconvergence pessimism
                                 -0.673658   20.218163   library setup time
                                             20.218163   data required time
---------------------------------------------------------------------------------------------
                                             20.218163   data required time
                                             -5.523838   data arrival time
---------------------------------------------------------------------------------------------
                                             14.694324   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004356    0.207015    0.070044    4.070044 ^ ena (in)
                                                         ena (net)
                      0.207015    0.000000    4.070044 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019123    0.603727    0.603737    4.673780 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.603727    0.000472    4.674252 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037267    0.603947    0.483607    5.157859 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.603948    0.000855    5.158714 v _172_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003335    0.441391    0.394107    5.552822 ^ _172_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.441391    0.000032    5.552854 ^ _227_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.552854   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026366    0.242597    0.107752   20.107752 ^ clk (in)
                                                         clk (net)
                      0.242597    0.000000   20.107752 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049795    0.204380    0.452973   20.560726 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204381    0.000968   20.561693 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.037283    0.185463    0.429889   20.991583 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.185465    0.001265   20.992847 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892847   clock uncertainty
                                  0.000000   20.892847   clock reconvergence pessimism
                                 -0.644669   20.248177   library setup time
                                             20.248177   data required time
---------------------------------------------------------------------------------------------
                                             20.248177   data required time
                                             -5.552854   data arrival time
---------------------------------------------------------------------------------------------
                                             14.695323   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004356    0.207015    0.070044    4.070044 ^ ena (in)
                                                         ena (net)
                      0.207015    0.000000    4.070044 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019123    0.603727    0.603737    4.673780 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.603727    0.000472    4.674252 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037267    0.603947    0.483607    5.157859 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.603948    0.000747    5.158607 v _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003399    0.448979    0.388074    5.546680 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.448979    0.000032    5.546712 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.546712   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026366    0.242597    0.107752   20.107752 ^ clk (in)
                                                         clk (net)
                      0.242597    0.000000   20.107752 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049795    0.204380    0.452973   20.560726 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204381    0.000968   20.561693 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.037283    0.185463    0.429889   20.991583 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.185465    0.001117   20.992701 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892700   clock uncertainty
                                  0.000000   20.892700   clock reconvergence pessimism
                                 -0.646235   20.246464   library setup time
                                             20.246464   data required time
---------------------------------------------------------------------------------------------
                                             20.246464   data required time
                                             -5.546712   data arrival time
---------------------------------------------------------------------------------------------
                                             14.699752   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004370    0.207407    0.070273    4.070273 ^ rst_n (in)
                                                         rst_n (net)
                      0.207407    0.000000    4.070273 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006899    0.283966    0.411053    4.481326 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.283966    0.000088    4.481413 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060942    0.891983    0.760912    5.242326 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.891998    0.002051    5.244377 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.071742    1.038613    0.916193    6.160570 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.038638    0.002833    6.163403 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.163403   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026366    0.242597    0.107752   20.107752 ^ clk (in)
                                                         clk (net)
                      0.242597    0.000000   20.107752 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049795    0.204380    0.452973   20.560726 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204381    0.000950   20.561676 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032130    0.177702    0.423917   20.985592 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177702    0.000362   20.985954 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.885956   clock uncertainty
                                  0.000000   20.885956   clock reconvergence pessimism
                                  0.358942   21.244896   library recovery time
                                             21.244896   data required time
---------------------------------------------------------------------------------------------
                                             21.244896   data required time
                                             -6.163403   data arrival time
---------------------------------------------------------------------------------------------
                                             15.081493   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _253_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004370    0.207407    0.070273    4.070273 ^ rst_n (in)
                                                         rst_n (net)
                      0.207407    0.000000    4.070273 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006899    0.283966    0.411053    4.481326 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.283966    0.000088    4.481413 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060942    0.891983    0.760912    5.242326 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.891998    0.002051    5.244377 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.071742    1.038613    0.916193    6.160570 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.038637    0.002828    6.163398 ^ _253_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.163398   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026366    0.242597    0.107752   20.107752 ^ clk (in)
                                                         clk (net)
                      0.242597    0.000000   20.107752 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049795    0.204380    0.452973   20.560726 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204381    0.000968   20.561693 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.037283    0.185463    0.429889   20.991583 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.185463    0.000238   20.991821 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.891821   clock uncertainty
                                  0.000000   20.891821   clock reconvergence pessimism
                                  0.360449   21.252270   library recovery time
                                             21.252270   data required time
---------------------------------------------------------------------------------------------
                                             21.252270   data required time
                                             -6.163398   data arrival time
---------------------------------------------------------------------------------------------
                                             15.088873   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004370    0.207407    0.070273    4.070273 ^ rst_n (in)
                                                         rst_n (net)
                      0.207407    0.000000    4.070273 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006899    0.283966    0.411053    4.481326 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.283966    0.000088    4.481413 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060942    0.891983    0.760912    5.242326 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.891998    0.002051    5.244377 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.071742    1.038613    0.916193    6.160570 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.038633    0.002585    6.163155 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.163155   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026366    0.242597    0.107752   20.107752 ^ clk (in)
                                                         clk (net)
                      0.242597    0.000000   20.107752 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049795    0.204380    0.452973   20.560726 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204381    0.000968   20.561693 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.037283    0.185463    0.429889   20.991583 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.185463    0.000531   20.992113 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892113   clock uncertainty
                                  0.000000   20.892113   clock reconvergence pessimism
                                  0.360450   21.252563   library recovery time
                                             21.252563   data required time
---------------------------------------------------------------------------------------------
                                             21.252563   data required time
                                             -6.163155   data arrival time
---------------------------------------------------------------------------------------------
                                             15.089409   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004370    0.207407    0.070273    4.070273 ^ rst_n (in)
                                                         rst_n (net)
                      0.207407    0.000000    4.070273 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006899    0.283966    0.411053    4.481326 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.283966    0.000088    4.481413 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060942    0.891983    0.760912    5.242326 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.891998    0.002051    5.244377 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.071742    1.038613    0.916193    6.160570 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.038634    0.002641    6.163211 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.163211   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026366    0.242597    0.107752   20.107752 ^ clk (in)
                                                         clk (net)
                      0.242597    0.000000   20.107752 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049795    0.204380    0.452973   20.560726 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204381    0.000968   20.561693 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.037283    0.185463    0.429889   20.991583 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.185464    0.000842   20.992424 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892424   clock uncertainty
                                  0.000000   20.892424   clock reconvergence pessimism
                                  0.360450   21.252874   library recovery time
                                             21.252874   data required time
---------------------------------------------------------------------------------------------
                                             21.252874   data required time
                                             -6.163211   data arrival time
---------------------------------------------------------------------------------------------
                                             15.089662   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _228_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004370    0.207407    0.070273    4.070273 ^ rst_n (in)
                                                         rst_n (net)
                      0.207407    0.000000    4.070273 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006899    0.283966    0.411053    4.481326 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.283966    0.000088    4.481413 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060942    0.891983    0.760912    5.242326 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.892006    0.002499    5.244825 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087354    0.670234    0.899083    6.143909 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.670240    0.003021    6.146929 ^ _228_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.146929   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026366    0.242597    0.107752   20.107752 ^ clk (in)
                                                         clk (net)
                      0.242597    0.000000   20.107752 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049795    0.204380    0.452973   20.560726 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204381    0.000950   20.561676 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032130    0.177702    0.423917   20.985592 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177702    0.000519   20.986111 ^ _228_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.886110   clock uncertainty
                                  0.000000   20.886110   clock reconvergence pessimism
                                  0.397816   21.283928   library recovery time
                                             21.283928   data required time
---------------------------------------------------------------------------------------------
                                             21.283928   data required time
                                             -6.146929   data arrival time
---------------------------------------------------------------------------------------------
                                             15.136998   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _232_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004370    0.207407    0.070273    4.070273 ^ rst_n (in)
                                                         rst_n (net)
                      0.207407    0.000000    4.070273 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006899    0.283966    0.411053    4.481326 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.283966    0.000088    4.481413 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060942    0.891983    0.760912    5.242326 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.892006    0.002499    5.244825 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087354    0.670234    0.899083    6.143909 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.670240    0.003043    6.146952 ^ _232_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.146952   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026366    0.242597    0.107752   20.107752 ^ clk (in)
                                                         clk (net)
                      0.242597    0.000000   20.107752 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049795    0.204380    0.452973   20.560726 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204381    0.000950   20.561676 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032130    0.177702    0.423917   20.985592 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177702    0.000531   20.986124 ^ _232_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.886124   clock uncertainty
                                  0.000000   20.886124   clock reconvergence pessimism
                                  0.397816   21.283941   library recovery time
                                             21.283941   data required time
---------------------------------------------------------------------------------------------
                                             21.283941   data required time
                                             -6.146952   data arrival time
---------------------------------------------------------------------------------------------
                                             15.136989   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _230_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004370    0.207407    0.070273    4.070273 ^ rst_n (in)
                                                         rst_n (net)
                      0.207407    0.000000    4.070273 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006899    0.283966    0.411053    4.481326 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.283966    0.000088    4.481413 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060942    0.891983    0.760912    5.242326 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.892006    0.002499    5.244825 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087354    0.670234    0.899083    6.143909 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.670239    0.002662    6.146571 ^ _230_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.146571   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026366    0.242597    0.107752   20.107752 ^ clk (in)
                                                         clk (net)
                      0.242597    0.000000   20.107752 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049795    0.204380    0.452973   20.560726 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204381    0.000950   20.561676 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032130    0.177702    0.423917   20.985592 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177702    0.000476   20.986069 ^ _230_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.886068   clock uncertainty
                                  0.000000   20.886068   clock reconvergence pessimism
                                  0.397816   21.283886   library recovery time
                                             21.283886   data required time
---------------------------------------------------------------------------------------------
                                             21.283886   data required time
                                             -6.146571   data arrival time
---------------------------------------------------------------------------------------------
                                             15.137314   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _233_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004370    0.207407    0.070273    4.070273 ^ rst_n (in)
                                                         rst_n (net)
                      0.207407    0.000000    4.070273 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006899    0.283966    0.411053    4.481326 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.283966    0.000088    4.481413 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060942    0.891983    0.760912    5.242326 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.892006    0.002499    5.244825 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087354    0.670234    0.899083    6.143909 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.670238    0.002601    6.146509 ^ _233_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.146509   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026366    0.242597    0.107752   20.107752 ^ clk (in)
                                                         clk (net)
                      0.242597    0.000000   20.107752 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049795    0.204380    0.452973   20.560726 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204381    0.000950   20.561676 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032130    0.177702    0.423917   20.985592 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177702    0.000487   20.986080 ^ _233_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.886080   clock uncertainty
                                  0.000000   20.886080   clock reconvergence pessimism
                                  0.397816   21.283895   library recovery time
                                             21.283895   data required time
---------------------------------------------------------------------------------------------
                                             21.283895   data required time
                                             -6.146509   data arrival time
---------------------------------------------------------------------------------------------
                                             15.137387   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _229_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004370    0.207407    0.070273    4.070273 ^ rst_n (in)
                                                         rst_n (net)
                      0.207407    0.000000    4.070273 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006899    0.283966    0.411053    4.481326 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.283966    0.000088    4.481413 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060942    0.891983    0.760912    5.242326 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.892006    0.002499    5.244825 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087354    0.670234    0.899083    6.143909 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.670238    0.002538    6.146447 ^ _229_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.146447   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026366    0.242597    0.107752   20.107752 ^ clk (in)
                                                         clk (net)
                      0.242597    0.000000   20.107752 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049795    0.204380    0.452973   20.560726 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204381    0.000950   20.561676 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032130    0.177702    0.423917   20.985592 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177702    0.000497   20.986090 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.886089   clock uncertainty
                                  0.000000   20.886089   clock reconvergence pessimism
                                  0.397816   21.283907   library recovery time
                                             21.283907   data required time
---------------------------------------------------------------------------------------------
                                             21.283907   data required time
                                             -6.146447   data arrival time
---------------------------------------------------------------------------------------------
                                             15.137460   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004370    0.207407    0.070273    4.070273 ^ rst_n (in)
                                                         rst_n (net)
                      0.207407    0.000000    4.070273 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006899    0.283966    0.411053    4.481326 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.283966    0.000088    4.481413 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060942    0.891983    0.760912    5.242326 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.892006    0.002499    5.244825 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087354    0.670234    0.899083    6.143909 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.670236    0.001722    6.145631 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.145631   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026366    0.242597    0.107752   20.107752 ^ clk (in)
                                                         clk (net)
                      0.242597    0.000000   20.107752 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049795    0.204380    0.452973   20.560726 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204381    0.000968   20.561693 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.037283    0.185463    0.429889   20.991583 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.185465    0.001265   20.992847 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892847   clock uncertainty
                                  0.000000   20.892847   clock reconvergence pessimism
                                  0.399224   21.292070   library recovery time
                                             21.292070   data required time
---------------------------------------------------------------------------------------------
                                             21.292070   data required time
                                             -6.145631   data arrival time
---------------------------------------------------------------------------------------------
                                             15.146441   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004370    0.207407    0.070273    4.070273 ^ rst_n (in)
                                                         rst_n (net)
                      0.207407    0.000000    4.070273 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006899    0.283966    0.411053    4.481326 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.283966    0.000088    4.481413 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060942    0.891983    0.760912    5.242326 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.892006    0.002499    5.244825 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087354    0.670234    0.899083    6.143909 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.670236    0.001553    6.145462 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.145462   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026366    0.242597    0.107752   20.107752 ^ clk (in)
                                                         clk (net)
                      0.242597    0.000000   20.107752 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049795    0.204380    0.452973   20.560726 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204381    0.000968   20.561693 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.037283    0.185463    0.429889   20.991583 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.185465    0.001252   20.992834 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892836   clock uncertainty
                                  0.000000   20.892836   clock reconvergence pessimism
                                  0.399224   21.292059   library recovery time
                                             21.292059   data required time
---------------------------------------------------------------------------------------------
                                             21.292059   data required time
                                             -6.145462   data arrival time
---------------------------------------------------------------------------------------------
                                             15.146597   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004370    0.207407    0.070273    4.070273 ^ rst_n (in)
                                                         rst_n (net)
                      0.207407    0.000000    4.070273 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006899    0.283966    0.411053    4.481326 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.283966    0.000088    4.481413 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060942    0.891983    0.760912    5.242326 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.892006    0.002499    5.244825 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087354    0.670234    0.899083    6.143909 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.670235    0.001078    6.144987 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.144987   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026366    0.242597    0.107752   20.107752 ^ clk (in)
                                                         clk (net)
                      0.242597    0.000000   20.107752 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049795    0.204380    0.452973   20.560726 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204381    0.000968   20.561693 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.037283    0.185463    0.429889   20.991583 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.185465    0.001265   20.992847 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892847   clock uncertainty
                                  0.000000   20.892847   clock reconvergence pessimism
                                  0.399224   21.292070   library recovery time
                                             21.292070   data required time
---------------------------------------------------------------------------------------------
                                             21.292070   data required time
                                             -6.144987   data arrival time
---------------------------------------------------------------------------------------------
                                             15.147084   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004370    0.207407    0.070273    4.070273 ^ rst_n (in)
                                                         rst_n (net)
                      0.207407    0.000000    4.070273 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006899    0.283966    0.411053    4.481326 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.283966    0.000088    4.481413 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060942    0.891983    0.760912    5.242326 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.892006    0.002499    5.244825 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087354    0.670234    0.899083    6.143909 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.670234    0.000457    6.144365 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.144365   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026366    0.242597    0.107752   20.107752 ^ clk (in)
                                                         clk (net)
                      0.242597    0.000000   20.107752 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049795    0.204380    0.452973   20.560726 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204381    0.000968   20.561693 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.037283    0.185463    0.429889   20.991583 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.185465    0.001117   20.992701 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892700   clock uncertainty
                                  0.000000   20.892700   clock reconvergence pessimism
                                  0.399224   21.291924   library recovery time
                                             21.291924   data required time
---------------------------------------------------------------------------------------------
                                             21.291924   data required time
                                             -6.144365   data arrival time
---------------------------------------------------------------------------------------------
                                             15.147558   slack (MET)



