/*
 *-----------------------------------------------------------------------------
 * Broadcom Proprietary and Confidential. Copyright (C) 2017,
 * All Rights Reserved.
 * 
 * This is UNPUBLISHED PROPRIETARY SOURCE CODE of Broadcom;
 * the contents of this file may not be disclosed to third parties, copied
 * or duplicated in any form, in whole or in part, without the prior
 * written permission of Broadcom.
 *
 *
 * <<Broadcom-WL-IPTag/Proprietary:>>
 *-----------------------------------------------------------------------------
 *
 * DO NOT EDIT THIS FILE, IT WAS MACHINE GENERATED
 * by junz on Thu Oct  1 10:44:18 2015 using:
 *
 *  $ ./merge_regs.py --always-add-macro --macro (rev) --compare ACREV_GE(rev,${ver}) --max 70 -o /projects/dot11_acsim_ext10/work/junz/driver1/src/wl/phy/wlc_phyreg_ac.h --extended-version-checks ACPHY_Version ./data/phy_regs/dot11acphy_regs_rev10.h ./data/phy_regs/dot11acphy_regs_rev25.h ./data/phy_regs/dot11acphy_regs_rev40.h ./data/phy_regs/dot11acphy_regs_rev7.h ./data/phy_regs/dot11acphy_regs_rev15.h ./data/phy_regs/dot11acphy_regs_rev20.h ./data/phy_regs/dot11acphy_regs_rev6.h ./data/phy_regs/dot11acphy_regs_rev26.h ./data/phy_regs/dot11acphy_regs_rev14.h ./data/phy_regs/dot11acphy_regs_rev9.h ./data/phy_regs/dot11acphy_regs_rev24.h ./data/phy_regs/dot11acphy_regs_rev0.h ./data/phy_regs/dot11acphy_regs_rev13.h ./data/phy_regs/dot11acphy_regs_rev36.h ./data/phy_regs/dot11acphy_regs_rev1.h ./data/phy_regs/dot11acphy_regs_rev17.h ./data/phy_regs/dot11acphy_regs_rev4.h ./data/phy_regs/dot11acphy_regs_rev2.h ./data/phy_regs/dot11acphy_regs_rev18.h ./data/phy_regs/dot11acphy_regs_rev11.h ./data/phy_regs/dot11acphy_regs_rev33.h ./data/phy_regs/dot11acphy_regs_rev19.h ./data/phy_regs/dot11acphy_regs_rev32.h ./data/phy_regs/dot11acphy_regs_rev8.h ./data/phy_regs/dot11acphy_regs_rev5.h ./data/phy_regs/dot11acphy_regs_rev27.h ./data/phy_regs/dot11acphy_regs_rev3.h ./data/phy_regs/dot11acphy_regs_rev12.h ./data/phy_regs/dot11acphy_regs_rev16.h
 *
 * $Id$
 */
/* FILE-CSTYLED */

#ifndef WLC_PHYREG_AC_H_
#define WLC_PHYREG_AC_H_

#include "wlc_phy_int.h"

/* Register ACPHY_Version */
#define ACPHY_Version(rev)                     (ACREV_GE(rev,41) ? INVALID_ADDRESS : (ACREV_GE(rev,40) ? 0x000 : (ACREV_GE(rev,37) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x000 : (ACREV_GE(rev,34) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x000 : (ACREV_GE(rev,28) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x000 : (ACREV_GE(rev,21) ? INVALID_ADDRESS : 0x000)))))))))
#define ACPHY_Version_analogType_SHIFT(rev)    12
#define ACPHY_Version_analogType_MASK(rev)     (ACREV_GE(rev,41) ? INVALID_MASK : (ACREV_GE(rev,40) ? (0xf << ACPHY_Version_analogType_SHIFT(rev)) : (ACREV_GE(rev,37) ? INVALID_MASK : (ACREV_GE(rev,36) ? (0xf << ACPHY_Version_analogType_SHIFT(rev)) : (ACREV_GE(rev,34) ? INVALID_MASK : (ACREV_GE(rev,32) ? (0xf << ACPHY_Version_analogType_SHIFT(rev)) : (ACREV_GE(rev,28) ? INVALID_MASK : (ACREV_GE(rev,24) ? (0xf << ACPHY_Version_analogType_SHIFT(rev)) : (ACREV_GE(rev,21) ? INVALID_MASK : (0xf << ACPHY_Version_analogType_SHIFT(rev)))))))))))
#define ACPHY_Version_phyType_SHIFT(rev)       8
#define ACPHY_Version_phyType_MASK(rev)        (ACREV_GE(rev,41) ? INVALID_MASK : (ACREV_GE(rev,40) ? (0xf << ACPHY_Version_phyType_SHIFT(rev)) : (ACREV_GE(rev,37) ? INVALID_MASK : (ACREV_GE(rev,36) ? (0xf << ACPHY_Version_phyType_SHIFT(rev)) : (ACREV_GE(rev,34) ? INVALID_MASK : (ACREV_GE(rev,32) ? (0xf << ACPHY_Version_phyType_SHIFT(rev)) : (ACREV_GE(rev,28) ? INVALID_MASK : (ACREV_GE(rev,24) ? (0xf << ACPHY_Version_phyType_SHIFT(rev)) : (ACREV_GE(rev,21) ? INVALID_MASK : (0xf << ACPHY_Version_phyType_SHIFT(rev)))))))))))
#define ACPHY_Version_version_SHIFT(rev)       0
#define ACPHY_Version_version_MASK(rev)        (ACREV_GE(rev,41) ? INVALID_MASK : (ACREV_GE(rev,40) ? (0xff << ACPHY_Version_version_SHIFT(rev)) : (ACREV_GE(rev,37) ? INVALID_MASK : (ACREV_GE(rev,36) ? (0xff << ACPHY_Version_version_SHIFT(rev)) : (ACREV_GE(rev,34) ? INVALID_MASK : (ACREV_GE(rev,32) ? (0xff << ACPHY_Version_version_SHIFT(rev)) : (ACREV_GE(rev,28) ? INVALID_MASK : (ACREV_GE(rev,24) ? (0xff << ACPHY_Version_version_SHIFT(rev)) : (ACREV_GE(rev,21) ? INVALID_MASK : (ACREV_GE(rev,20) ? (0x1f << ACPHY_Version_version_SHIFT(rev)) : (ACREV_GE(rev,19) ? (0xff << ACPHY_Version_version_SHIFT(rev)) : (ACREV_GE(rev,17) ? (0xf << ACPHY_Version_version_SHIFT(rev)) : (ACREV_GE(rev,16) ? (0xff << ACPHY_Version_version_SHIFT(rev)) : (ACREV_GE(rev,13) ? (0xf << ACPHY_Version_version_SHIFT(rev)) : (ACREV_GE(rev,12) ? (0xff << ACPHY_Version_version_SHIFT(rev)) : (0xf << ACPHY_Version_version_SHIFT(rev)))))))))))))))))
#define ACPHY_Version_version_hi_SHIFT(rev)    4
#define ACPHY_Version_version_hi_MASK(rev)     (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,17) ? (0x1 << ACPHY_Version_version_hi_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Version_version_hibit_SHIFT(rev) 4
#define ACPHY_Version_version_hibit_MASK(rev)  (ACREV_GE(rev,19) ? INVALID_MASK : (ACREV_GE(rev,18) ? (0x1 << ACPHY_Version_version_hibit_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_BBConfig */
#define ACPHY_BBConfig(rev)                                                    0x001
#define ACPHY_BBConfig_resample_clk160_SHIFT(rev)                              15
#define ACPHY_BBConfig_resample_clk160_MASK(rev)                               (0x1 << ACPHY_BBConfig_resample_clk160_SHIFT(rev))
#define ACPHY_BBConfig_resetCCA_SHIFT(rev)                                     14
#define ACPHY_BBConfig_resetCCA_MASK(rev)                                      (0x1 << ACPHY_BBConfig_resetCCA_SHIFT(rev))
#define ACPHY_BBConfig_resamplerFreq_SHIFT(rev)                                13
#define ACPHY_BBConfig_resamplerFreq_MASK(rev)                                 (0x1 << ACPHY_BBConfig_resamplerFreq_SHIFT(rev))
#define ACPHY_BBConfig_txpwrctrl_disable_boostsel_SHIFT(rev)                   12
#define ACPHY_BBConfig_txpwrctrl_disable_boostsel_MASK(rev)                    (0x1 << ACPHY_BBConfig_txpwrctrl_disable_boostsel_SHIFT(rev))
#define ACPHY_BBConfig_dcc_retrain_during_11bpacket_enable_SHIFT(rev)          11
#define ACPHY_BBConfig_dcc_retrain_during_11bpacket_enable_MASK(rev)           (0x1 << ACPHY_BBConfig_dcc_retrain_during_11bpacket_enable_SHIFT(rev))
#define ACPHY_BBConfig_lna1_gaincode_threshold_for_dcc_retrain_11bpacket_SHIFT(rev) 8
#define ACPHY_BBConfig_lna1_gaincode_threshold_for_dcc_retrain_11bpacket_MASK(rev) (0x7 << ACPHY_BBConfig_lna1_gaincode_threshold_for_dcc_retrain_11bpacket_SHIFT(rev))
#define ACPHY_BBConfig_dcc_wakeup_restart_en_SHIFT(rev)                        7
#define ACPHY_BBConfig_dcc_wakeup_restart_en_MASK(rev)                         (0x1 << ACPHY_BBConfig_dcc_wakeup_restart_en_SHIFT(rev))
#define ACPHY_BBConfig_dcc_wakeup_restart_delay_SHIFT(rev)                     0
#define ACPHY_BBConfig_dcc_wakeup_restart_delay_MASK(rev)                      (0x7f << ACPHY_BBConfig_dcc_wakeup_restart_delay_SHIFT(rev))
#define ACPHY_BBConfig_chk_pwr_en_SHIFT(rev)                                   0
#define ACPHY_BBConfig_chk_pwr_en_MASK(rev)                                    (0x1 << ACPHY_BBConfig_chk_pwr_en_SHIFT(rev))

/* Register ACPHY_ChannelControl */
#define ACPHY_ChannelControl(rev)                      0x003
#define ACPHY_ChannelControl_currentBand_SHIFT(rev)    8
#define ACPHY_ChannelControl_currentBand_MASK(rev)     (0x1 << ACPHY_ChannelControl_currentBand_SHIFT(rev))
#define ACPHY_ChannelControl_currentChannel_SHIFT(rev) 0
#define ACPHY_ChannelControl_currentChannel_MASK(rev)  (0xff << ACPHY_ChannelControl_currentChannel_SHIFT(rev))

/* Register ACPHY_ChannelSwitch */
#define ACPHY_ChannelSwitch(rev)                                   0x004
#define ACPHY_ChannelSwitch_RX2SRTrigger_SHIFT(rev)                (ACREV_GE(rev,32) ? 8 : (ACREV_GE(rev,26) ? 6 : (ACREV_GE(rev,24) ? 8 : 6)))
#define ACPHY_ChannelSwitch_RX2SRTrigger_MASK(rev)                 (0x1 << ACPHY_ChannelSwitch_RX2SRTrigger_SHIFT(rev))
#define ACPHY_ChannelSwitch_ACIMitigationTrigger_SHIFT(rev)        5
#define ACPHY_ChannelSwitch_ACIMitigationTrigger_MASK(rev)         (0x1 << ACPHY_ChannelSwitch_ACIMitigationTrigger_SHIFT(rev))
#define ACPHY_ChannelSwitch_CoreRFPLL_SHIFT(rev)                   4
#define ACPHY_ChannelSwitch_CoreRFPLL_MASK(rev)                    (0x1 << ACPHY_ChannelSwitch_CoreRFPLL_SHIFT(rev))
#define ACPHY_ChannelSwitch_PHY_PLL_reset_reqd_SHIFT(rev)          3
#define ACPHY_ChannelSwitch_PHY_PLL_reset_reqd_MASK(rev)           (0x1 << ACPHY_ChannelSwitch_PHY_PLL_reset_reqd_SHIFT(rev))
#define ACPHY_ChannelSwitch_VCO_cal_reqd_SHIFT(rev)                2
#define ACPHY_ChannelSwitch_VCO_cal_reqd_MASK(rev)                 (0x1 << ACPHY_ChannelSwitch_VCO_cal_reqd_SHIFT(rev))
#define ACPHY_ChannelSwitch_SwitchTrigger_SHIFT(rev)               1
#define ACPHY_ChannelSwitch_SwitchTrigger_MASK(rev)                (0x1 << ACPHY_ChannelSwitch_SwitchTrigger_SHIFT(rev))
#define ACPHY_ChannelSwitch_ChannelIndicator_SHIFT(rev)            0
#define ACPHY_ChannelSwitch_ChannelIndicator_MASK(rev)             (0x1 << ACPHY_ChannelSwitch_ChannelIndicator_SHIFT(rev))
#define ACPHY_ChannelSwitch_fcbs_reset_mask_SHIFT(rev)             7
#define ACPHY_ChannelSwitch_fcbs_reset_mask_MASK(rev)              (0x1 << ACPHY_ChannelSwitch_fcbs_reset_mask_SHIFT(rev))
#define ACPHY_ChannelSwitch_fcbs_soft_reset_SHIFT(rev)             6
#define ACPHY_ChannelSwitch_fcbs_soft_reset_MASK(rev)              (0x1 << ACPHY_ChannelSwitch_fcbs_soft_reset_SHIFT(rev))
#define ACPHY_ChannelSwitch_fcbsMemClkGatingDisable_SHIFT(rev)     11
#define ACPHY_ChannelSwitch_fcbsMemClkGatingDisable_MASK(rev)      (0x1 << ACPHY_ChannelSwitch_fcbsMemClkGatingDisable_SHIFT(rev))
#define ACPHY_ChannelSwitch_phymodeIndicator_SHIFT(rev)            10
#define ACPHY_ChannelSwitch_phymodeIndicator_MASK(rev)             (0x1 << ACPHY_ChannelSwitch_phymodeIndicator_SHIFT(rev))
#define ACPHY_ChannelSwitch_EightyOneSixtyTrigger_SHIFT(rev)       9
#define ACPHY_ChannelSwitch_EightyOneSixtyTrigger_MASK(rev)        (0x1 << ACPHY_ChannelSwitch_EightyOneSixtyTrigger_SHIFT(rev))
#define ACPHY_ChannelSwitch_ACIMitigationTrigger_enable_SHIFT(rev) 9
#define ACPHY_ChannelSwitch_ACIMitigationTrigger_enable_MASK(rev)  (0x1 << ACPHY_ChannelSwitch_ACIMitigationTrigger_enable_SHIFT(rev))
#define ACPHY_ChannelSwitch_SwitchTrigger_enable_SHIFT(rev)        8
#define ACPHY_ChannelSwitch_SwitchTrigger_enable_MASK(rev)         (0x1 << ACPHY_ChannelSwitch_SwitchTrigger_enable_SHIFT(rev))
#define ACPHY_ChannelSwitch_fcbs_en_SHIFT(rev)                     9
#define ACPHY_ChannelSwitch_fcbs_en_MASK(rev)                      (0x1 << ACPHY_ChannelSwitch_fcbs_en_SHIFT(rev))

/* Register ACPHY_TxError */
#define ACPHY_TxError(rev)                                (ACREV_GE(rev,36) ? 0x007 : (ACREV_GE(rev,33) ? INVALID_ADDRESS : 0x007))
#define ACPHY_TxError_invalidRate_SHIFT(rev)              13
#define ACPHY_TxError_invalidRate_MASK(rev)               (0x1 << ACPHY_TxError_invalidRate_SHIFT(rev))
#define ACPHY_TxError_illegal_frame_type_SHIFT(rev)       12
#define ACPHY_TxError_illegal_frame_type_MASK(rev)        (0x1 << ACPHY_TxError_illegal_frame_type_SHIFT(rev))
#define ACPHY_TxError_COMBUnsupport_SHIFT(rev)            11
#define ACPHY_TxError_COMBUnsupport_MASK(rev)             (0x1 << ACPHY_TxError_COMBUnsupport_SHIFT(rev))
#define ACPHY_TxError_txInCal_SHIFT(rev)                  10
#define ACPHY_TxError_txInCal_MASK(rev)                   (0x1 << ACPHY_TxError_txInCal_SHIFT(rev))
#define ACPHY_TxError_unsupportedmcs_SHIFT(rev)           9
#define ACPHY_TxError_unsupportedmcs_MASK(rev)            (0x1 << ACPHY_TxError_unsupportedmcs_SHIFT(rev))
#define ACPHY_TxError_NDPError_SHIFT(rev)                 7
#define ACPHY_TxError_NDPError_MASK(rev)                  (0x1 << ACPHY_TxError_NDPError_SHIFT(rev))
#define ACPHY_TxError_RsvdBitError_SHIFT(rev)             6
#define ACPHY_TxError_RsvdBitError_MASK(rev)              (0x1 << ACPHY_TxError_RsvdBitError_SHIFT(rev))
#define ACPHY_TxError_BWUnsupport_SHIFT(rev)              5
#define ACPHY_TxError_BWUnsupport_MASK(rev)               (0x1 << ACPHY_TxError_BWUnsupport_SHIFT(rev))
#define ACPHY_TxError_lengthmismatch_long_SHIFT(rev)      2
#define ACPHY_TxError_lengthmismatch_long_MASK(rev)       (0x1 << ACPHY_TxError_lengthmismatch_long_SHIFT(rev))
#define ACPHY_TxError_lengthmismatch_short_SHIFT(rev)     1
#define ACPHY_TxError_lengthmismatch_short_MASK(rev)      (0x1 << ACPHY_TxError_lengthmismatch_short_SHIFT(rev))
#define ACPHY_TxError_send_frame_low_SHIFT(rev)           0
#define ACPHY_TxError_send_frame_low_MASK(rev)            (0x1 << ACPHY_TxError_send_frame_low_SHIFT(rev))
#define ACPHY_TxError_sigbl_error_SHIFT(rev)              15
#define ACPHY_TxError_sigbl_error_MASK(rev)               (0x1 << ACPHY_TxError_sigbl_error_SHIFT(rev))
#define ACPHY_TxError_txctrlNplcp_Incon_mumimo_SHIFT(rev) 14
#define ACPHY_TxError_txctrlNplcp_Incon_mumimo_MASK(rev)  (0x1 << ACPHY_TxError_txctrlNplcp_Incon_mumimo_SHIFT(rev))
#define ACPHY_TxError_stbc_error_SHIFT(rev)               8
#define ACPHY_TxError_stbc_error_MASK(rev)                (0x1 << ACPHY_TxError_stbc_error_SHIFT(rev))
#define ACPHY_TxError_txctrlNplcp_Incon_SHIFT(rev)        4
#define ACPHY_TxError_txctrlNplcp_Incon_MASK(rev)         (0x1 << ACPHY_TxError_txctrlNplcp_Incon_SHIFT(rev))
#define ACPHY_TxError_bfm_error_SHIFT(rev)                3
#define ACPHY_TxError_bfm_error_MASK(rev)                 (0x1 << ACPHY_TxError_bfm_error_SHIFT(rev))

/* Register ACPHY_PhyCapability0 */
#define ACPHY_PhyCapability0(rev)                           0x00b
#define ACPHY_PhyCapability0_NumberOfSTBCStreams_SHIFT(rev) 12
#define ACPHY_PhyCapability0_NumberOfSTBCStreams_MASK(rev)  (0x7 << ACPHY_PhyCapability0_NumberOfSTBCStreams_SHIFT(rev))
#define ACPHY_PhyCapability0_SupportSTBC_SHIFT(rev)         11
#define ACPHY_PhyCapability0_SupportSTBC_MASK(rev)          (0x1 << ACPHY_PhyCapability0_SupportSTBC_SHIFT(rev))
#define ACPHY_PhyCapability0_Support160MHzBw_SHIFT(rev)     10
#define ACPHY_PhyCapability0_Support160MHzBw_MASK(rev)      (0x1 << ACPHY_PhyCapability0_Support160MHzBw_SHIFT(rev))
#define ACPHY_PhyCapability0_Support80MHzBw_SHIFT(rev)      9
#define ACPHY_PhyCapability0_Support80MHzBw_MASK(rev)       (0x1 << ACPHY_PhyCapability0_Support80MHzBw_SHIFT(rev))
#define ACPHY_PhyCapability0_Support40MHzBw_SHIFT(rev)      8
#define ACPHY_PhyCapability0_Support40MHzBw_MASK(rev)       (0x1 << ACPHY_PhyCapability0_Support40MHzBw_SHIFT(rev))
#define ACPHY_PhyCapability0_Support20MHzBw_SHIFT(rev)      7
#define ACPHY_PhyCapability0_Support20MHzBw_MASK(rev)       (0x1 << ACPHY_PhyCapability0_Support20MHzBw_SHIFT(rev))
#define ACPHY_PhyCapability0_Support5GHz_SHIFT(rev)         6
#define ACPHY_PhyCapability0_Support5GHz_MASK(rev)          (0x1 << ACPHY_PhyCapability0_Support5GHz_SHIFT(rev))
#define ACPHY_PhyCapability0_NumberOfAntennas_SHIFT(rev)    3
#define ACPHY_PhyCapability0_NumberOfAntennas_MASK(rev)     (0x7 << ACPHY_PhyCapability0_NumberOfAntennas_SHIFT(rev))
#define ACPHY_PhyCapability0_NumberOfStreams_SHIFT(rev)     0
#define ACPHY_PhyCapability0_NumberOfStreams_MASK(rev)      (0x7 << ACPHY_PhyCapability0_NumberOfStreams_SHIFT(rev))
#define ACPHY_PhyCapability0_SupportULB_SHIFT(rev)          15
#define ACPHY_PhyCapability0_SupportULB_MASK(rev)           (0x1 << ACPHY_PhyCapability0_SupportULB_SHIFT(rev))

/* Register ACPHY_PhyCapability1 */
#define ACPHY_PhyCapability1(rev)                           0x00c
#define ACPHY_PhyCapability1_SupportQAM256_5G_SHIFT(rev)    12
#define ACPHY_PhyCapability1_SupportQAM256_5G_MASK(rev)     (0x1 << ACPHY_PhyCapability1_SupportQAM256_5G_SHIFT(rev))
#define ACPHY_PhyCapability1_SupportMU_MIMO_AP_SHIFT(rev)   11
#define ACPHY_PhyCapability1_SupportMU_MIMO_AP_MASK(rev)    (0x1 << ACPHY_PhyCapability1_SupportMU_MIMO_AP_SHIFT(rev))
#define ACPHY_PhyCapability1_SupportMU_MIMO_STA_SHIFT(rev)  10
#define ACPHY_PhyCapability1_SupportMU_MIMO_STA_MASK(rev)   (0x1 << ACPHY_PhyCapability1_SupportMU_MIMO_STA_SHIFT(rev))
#define ACPHY_PhyCapability1_SupportTxBFImplicit_SHIFT(rev) 9
#define ACPHY_PhyCapability1_SupportTxBFImplicit_MASK(rev)  (0x1 << ACPHY_PhyCapability1_SupportTxBFImplicit_SHIFT(rev))
#define ACPHY_PhyCapability1_SupportTxBeamformee_SHIFT(rev) 8
#define ACPHY_PhyCapability1_SupportTxBeamformee_MASK(rev)  (0x1 << ACPHY_PhyCapability1_SupportTxBeamformee_SHIFT(rev))
#define ACPHY_PhyCapability1_SupportTxBeamformer_SHIFT(rev) 7
#define ACPHY_PhyCapability1_SupportTxBeamformer_MASK(rev)  (0x1 << ACPHY_PhyCapability1_SupportTxBeamformer_SHIFT(rev))
#define ACPHY_PhyCapability1_SupportLDPCRx_SHIFT(rev)       6
#define ACPHY_PhyCapability1_SupportLDPCRx_MASK(rev)        (0x1 << ACPHY_PhyCapability1_SupportLDPCRx_SHIFT(rev))
#define ACPHY_PhyCapability1_SupportLDPCTx_SHIFT(rev)       5
#define ACPHY_PhyCapability1_SupportLDPCTx_MASK(rev)        (0x1 << ACPHY_PhyCapability1_SupportLDPCTx_SHIFT(rev))
#define ACPHY_PhyCapability1_SupportSGI_SHIFT(rev)          4
#define ACPHY_PhyCapability1_SupportSGI_MASK(rev)           (0x1 << ACPHY_PhyCapability1_SupportSGI_SHIFT(rev))
#define ACPHY_PhyCapability1_SupportGF_SHIFT(rev)           3
#define ACPHY_PhyCapability1_SupportGF_MASK(rev)            (0x1 << ACPHY_PhyCapability1_SupportGF_SHIFT(rev))
#define ACPHY_PhyCapability1_SupportQAM256_24G_SHIFT(rev)   2
#define ACPHY_PhyCapability1_SupportQAM256_24G_MASK(rev)    (0x1 << ACPHY_PhyCapability1_SupportQAM256_24G_SHIFT(rev))
#define ACPHY_PhyCapability1_SupportMCS3375_SHIFT(rev)      1
#define ACPHY_PhyCapability1_SupportMCS3375_MASK(rev)       (0x1 << ACPHY_PhyCapability1_SupportMCS3375_SHIFT(rev))
#define ACPHY_PhyCapability1_SupportMCS32_SHIFT(rev)        0
#define ACPHY_PhyCapability1_SupportMCS32_MASK(rev)         (0x1 << ACPHY_PhyCapability1_SupportMCS32_SHIFT(rev))
#define ACPHY_PhyCapability1_Support80p80MHzBW_SHIFT(rev)   13
#define ACPHY_PhyCapability1_Support80p80MHzBW_MASK(rev)    (0x1 << ACPHY_PhyCapability1_Support80p80MHzBW_SHIFT(rev))
#define ACPHY_PhyCapability1_SupportLESI_SHIFT(rev)         15
#define ACPHY_PhyCapability1_SupportLESI_MASK(rev)          (0x1 << ACPHY_PhyCapability1_SupportLESI_SHIFT(rev))
#define ACPHY_PhyCapability1_SupportQAM1024_SHIFT(rev)      14
#define ACPHY_PhyCapability1_SupportQAM1024_MASK(rev)       (0x1 << ACPHY_PhyCapability1_SupportQAM1024_SHIFT(rev))
#define ACPHY_PhyCapability1_SupportTiny_SHIFT(rev)         14
#define ACPHY_PhyCapability1_SupportTiny_MASK(rev)          (0x1 << ACPHY_PhyCapability1_SupportTiny_SHIFT(rev))
#define ACPHY_PhyCapability1_SupportOCL_SHIFT(rev)          13
#define ACPHY_PhyCapability1_SupportOCL_MASK(rev)           (0x1 << ACPHY_PhyCapability1_SupportOCL_SHIFT(rev))
#define ACPHY_PhyCapability1_Support2p5ulb_SHIFT(rev)       15
#define ACPHY_PhyCapability1_Support2p5ulb_MASK(rev)        (0x1 << ACPHY_PhyCapability1_Support2p5ulb_SHIFT(rev))
#define ACPHY_PhyCapability1_Support5ulb_SHIFT(rev)         14
#define ACPHY_PhyCapability1_Support5ulb_MASK(rev)          (0x1 << ACPHY_PhyCapability1_Support5ulb_SHIFT(rev))
#define ACPHY_PhyCapability1_Support10ulb_SHIFT(rev)        13
#define ACPHY_PhyCapability1_Support10ulb_MASK(rev)         (0x1 << ACPHY_PhyCapability1_Support10ulb_SHIFT(rev))

/* Register ACPHY_TableID */
#define ACPHY_TableID(rev)             0x00d
#define ACPHY_TableID_Table_SHIFT(rev) 0
#define ACPHY_TableID_Table_MASK(rev)  (ACREV_GE(rev,33) ? (0x1ff << ACPHY_TableID_Table_SHIFT(rev)) : (0xff << ACPHY_TableID_Table_SHIFT(rev)))

/* Register ACPHY_TableOffset */
#define ACPHY_TableOffset(rev)              0x00e
#define ACPHY_TableOffset_Offset_SHIFT(rev) 0
#define ACPHY_TableOffset_Offset_MASK(rev)  (0xffff << ACPHY_TableOffset_Offset_SHIFT(rev))

/* Register ACPHY_TableDataLo */
#define ACPHY_TableDataLo(rev)                   0x00f
#define ACPHY_TableDataLo_TableDataLo_SHIFT(rev) 0
#define ACPHY_TableDataLo_TableDataLo_MASK(rev)  (0xffff << ACPHY_TableDataLo_TableDataLo_SHIFT(rev))

/* Register ACPHY_TableDataHi */
#define ACPHY_TableDataHi(rev)                   0x010
#define ACPHY_TableDataHi_TableDataHi_SHIFT(rev) 0
#define ACPHY_TableDataHi_TableDataHi_MASK(rev)  (0xffff << ACPHY_TableDataHi_TableDataHi_SHIFT(rev))

/* Register ACPHY_TableDataWide */
#define ACPHY_TableDataWide(rev)                     0x011
#define ACPHY_TableDataWide_TableDataWide_SHIFT(rev) 0
#define ACPHY_TableDataWide_TableDataWide_MASK(rev)  (0xffff << ACPHY_TableDataWide_TableDataWide_SHIFT(rev))

/* Register ACPHY_gpioLoOut */
#define ACPHY_gpioLoOut(rev)                 0x012
#define ACPHY_gpioLoOut_gpioLoOut_SHIFT(rev) 0
#define ACPHY_gpioLoOut_gpioLoOut_MASK(rev)  (0xffff << ACPHY_gpioLoOut_gpioLoOut_SHIFT(rev))

/* Register ACPHY_gpioHiOut */
#define ACPHY_gpioHiOut(rev)                 0x013
#define ACPHY_gpioHiOut_gpioHiOut_SHIFT(rev) 0
#define ACPHY_gpioHiOut_gpioHiOut_MASK(rev)  (0xffff << ACPHY_gpioHiOut_gpioHiOut_SHIFT(rev))

/* Register ACPHY_TableAccessCnt */
#define ACPHY_TableAccessCnt(rev)                                0x014
#define ACPHY_TableAccessCnt_TableAccessCnt_ClkActive_SHIFT(rev) (ACREV_GE(rev,18) ? 5 : (ACREV_GE(rev,17) ? 3 : (ACREV_GE(rev,16) ? 5 : (ACREV_GE(rev,14) ? 3 : (ACREV_GE(rev,9) ? 5 : (ACREV_GE(rev,8) ? 3 : (ACREV_GE(rev,7) ? 5 : 3)))))))
#define ACPHY_TableAccessCnt_TableAccessCnt_ClkActive_MASK(rev)  (ACREV_GE(rev,18) ? (0x1f << ACPHY_TableAccessCnt_TableAccessCnt_ClkActive_SHIFT(rev)) : (ACREV_GE(rev,17) ? (0x7 << ACPHY_TableAccessCnt_TableAccessCnt_ClkActive_SHIFT(rev)) : (ACREV_GE(rev,16) ? (0x1f << ACPHY_TableAccessCnt_TableAccessCnt_ClkActive_SHIFT(rev)) : (ACREV_GE(rev,14) ? (0x7 << ACPHY_TableAccessCnt_TableAccessCnt_ClkActive_SHIFT(rev)) : (ACREV_GE(rev,9) ? (0x1f << ACPHY_TableAccessCnt_TableAccessCnt_ClkActive_SHIFT(rev)) : (ACREV_GE(rev,8) ? (0x7 << ACPHY_TableAccessCnt_TableAccessCnt_ClkActive_SHIFT(rev)) : (ACREV_GE(rev,7) ? (0x1f << ACPHY_TableAccessCnt_TableAccessCnt_ClkActive_SHIFT(rev)) : (0x7 << ACPHY_TableAccessCnt_TableAccessCnt_ClkActive_SHIFT(rev)))))))))
#define ACPHY_TableAccessCnt_TableAccessCnt_ClkIdle_SHIFT(rev)   0
#define ACPHY_TableAccessCnt_TableAccessCnt_ClkIdle_MASK(rev)    (ACREV_GE(rev,18) ? (0x1f << ACPHY_TableAccessCnt_TableAccessCnt_ClkIdle_SHIFT(rev)) : (ACREV_GE(rev,17) ? (0x7 << ACPHY_TableAccessCnt_TableAccessCnt_ClkIdle_SHIFT(rev)) : (ACREV_GE(rev,16) ? (0x1f << ACPHY_TableAccessCnt_TableAccessCnt_ClkIdle_SHIFT(rev)) : (ACREV_GE(rev,14) ? (0x7 << ACPHY_TableAccessCnt_TableAccessCnt_ClkIdle_SHIFT(rev)) : (ACREV_GE(rev,9) ? (0x1f << ACPHY_TableAccessCnt_TableAccessCnt_ClkIdle_SHIFT(rev)) : (ACREV_GE(rev,8) ? (0x7 << ACPHY_TableAccessCnt_TableAccessCnt_ClkIdle_SHIFT(rev)) : (ACREV_GE(rev,7) ? (0x1f << ACPHY_TableAccessCnt_TableAccessCnt_ClkIdle_SHIFT(rev)) : (0x7 << ACPHY_TableAccessCnt_TableAccessCnt_ClkIdle_SHIFT(rev)))))))))

/* Register ACPHY_TxMacIfHoldOff */
#define ACPHY_TxMacIfHoldOff(rev)                      0x020
#define ACPHY_TxMacIfHoldOff_holdoffval_SHIFT(rev)     0
#define ACPHY_TxMacIfHoldOff_holdoffval_MASK(rev)      (0xff << ACPHY_TxMacIfHoldOff_holdoffval_SHIFT(rev))
#define ACPHY_TxMacIfHoldOff_holdofflatency_SHIFT(rev) 8
#define ACPHY_TxMacIfHoldOff_holdofflatency_MASK(rev)  (0x1 << ACPHY_TxMacIfHoldOff_holdofflatency_SHIFT(rev))

/* Register ACPHY_TxServiceField */
#define ACPHY_TxServiceField(rev)                      0x022
#define ACPHY_TxServiceField_TxServiceField_SHIFT(rev) 0
#define ACPHY_TxServiceField_TxServiceField_MASK(rev)  (0xffff << ACPHY_TxServiceField_TxServiceField_SHIFT(rev))

/* Register ACPHY_BFMControl0 */
#define ACPHY_BFMControl0(rev)                        0x023
#define ACPHY_BFMControl0_bfmIntegrationEn_SHIFT(rev) 15
#define ACPHY_BFMControl0_bfmIntegrationEn_MASK(rev)  (0x1 << ACPHY_BFMControl0_bfmIntegrationEn_SHIFT(rev))
#define ACPHY_BFMControl0_fd_spmaplut_SHIFT(rev)      0
#define ACPHY_BFMControl0_fd_spmaplut_MASK(rev)       (0x3f << ACPHY_BFMControl0_fd_spmaplut_SHIFT(rev))

/* Register ACPHY_VHTsigBcrcOvrReg */
#define ACPHY_VHTsigBcrcOvrReg(rev)                     0x024
#define ACPHY_VHTsigBcrcOvrReg_sigbcrcOvren_SHIFT(rev)  0
#define ACPHY_VHTsigBcrcOvrReg_sigbcrcOvren_MASK(rev)   (0x1 << ACPHY_VHTsigBcrcOvrReg_sigbcrcOvren_SHIFT(rev))
#define ACPHY_VHTsigBcrcOvrReg_SigBcrcOvrVal_SHIFT(rev) 8
#define ACPHY_VHTsigBcrcOvrReg_SigBcrcOvrVal_MASK(rev)  (0xff << ACPHY_VHTsigBcrcOvrReg_SigBcrcOvrVal_SHIFT(rev))

/* Register ACPHY_TxRifsFrameDelay */
#define ACPHY_TxRifsFrameDelay(rev)                      0x025
#define ACPHY_TxRifsFrameDelay_rifsframedelay_SHIFT(rev) 0
#define ACPHY_TxRifsFrameDelay_rifsframedelay_MASK(rev)  (0x3ff << ACPHY_TxRifsFrameDelay_rifsframedelay_SHIFT(rev))

/* Register ACPHY_TxRealFrameDelay */
#define ACPHY_TxRealFrameDelay(rev)                      0x026
#define ACPHY_TxRealFrameDelay_realframedelay_SHIFT(rev) 0
#define ACPHY_TxRealFrameDelay_realframedelay_MASK(rev)  (0x3ff << ACPHY_TxRealFrameDelay_realframedelay_SHIFT(rev))

/* Register ACPHY_TxMacDelay */
#define ACPHY_TxMacDelay(rev)                0x027
#define ACPHY_TxMacDelay_macdelay_SHIFT(rev) 0
#define ACPHY_TxMacDelay_macdelay_MASK(rev)  (0x7ff << ACPHY_TxMacDelay_macdelay_SHIFT(rev))

/* Register ACPHY_TxFrameDelay */
#define ACPHY_TxFrameDelay(rev)                  0x028
#define ACPHY_TxFrameDelay_framedelay_SHIFT(rev) 0
#define ACPHY_TxFrameDelay_framedelay_MASK(rev)  (0x7ff << ACPHY_TxFrameDelay_framedelay_SHIFT(rev))

/* Register ACPHY_txPsdulengthCtr */
#define ACPHY_txPsdulengthCtr(rev)                     0x029
#define ACPHY_txPsdulengthCtr_psdulengthctr_SHIFT(rev) 0
#define ACPHY_txPsdulengthCtr_psdulengthctr_MASK(rev)  (0xffff << ACPHY_txPsdulengthCtr_psdulengthctr_SHIFT(rev))

/* Register ACPHY_txPktLength */
#define ACPHY_txPktLength(rev)                   0x02a
#define ACPHY_txPktLength_txPktLength_SHIFT(rev) 0
#define ACPHY_txPktLength_txPktLength_MASK(rev)  (0xffff << ACPHY_txPktLength_txPktLength_SHIFT(rev))

/* Register ACPHY_txErrorCtrl */
#define ACPHY_txErrorCtrl(rev)                                0x02b
#define ACPHY_txErrorCtrl_enablenphycheck_SHIFT(rev)          0
#define ACPHY_txErrorCtrl_enablenphycheck_MASK(rev)           (0x1 << ACPHY_txErrorCtrl_enablenphycheck_SHIFT(rev))
#define ACPHY_txErrorCtrl_enableacphycheck_SHIFT(rev)         1
#define ACPHY_txErrorCtrl_enableacphycheck_MASK(rev)          (0x1 << ACPHY_txErrorCtrl_enableacphycheck_SHIFT(rev))
#define ACPHY_txErrorCtrl_enableacphynewlencheck_SHIFT(rev)   2
#define ACPHY_txErrorCtrl_enableacphynewlencheck_MASK(rev)    (0x1 << ACPHY_txErrorCtrl_enableacphynewlencheck_SHIFT(rev))
#define ACPHY_txErrorCtrl_enableTx80p80BwErrCheck_SHIFT(rev)  3
#define ACPHY_txErrorCtrl_enableTx80p80BwErrCheck_MASK(rev)   (0x1 << ACPHY_txErrorCtrl_enableTx80p80BwErrCheck_SHIFT(rev))
#define ACPHY_txErrorCtrl_enableMUmimoErrcheck_SHIFT(rev)     4
#define ACPHY_txErrorCtrl_enableMUmimoErrcheck_MASK(rev)      (0x1 << ACPHY_txErrorCtrl_enableMUmimoErrcheck_SHIFT(rev))
#define ACPHY_txErrorCtrl_enableacphyextralencheck_SHIFT(rev) 5
#define ACPHY_txErrorCtrl_enableacphyextralencheck_MASK(rev)  (0x1 << ACPHY_txErrorCtrl_enableacphyextralencheck_SHIFT(rev))

/* Register ACPHY_sigstartbitCtrl */
#define ACPHY_sigstartbitCtrl(rev)                    0x030
#define ACPHY_sigstartbitCtrl_UseMtxparity_SHIFT(rev) 14
#define ACPHY_sigstartbitCtrl_UseMtxparity_MASK(rev)  (0x1 << ACPHY_sigstartbitCtrl_UseMtxparity_SHIFT(rev))

/* Register ACPHY_ScramSigCtrl */
#define ACPHY_ScramSigCtrl(rev)                       0x040
#define ACPHY_ScramSigCtrl_initStateValue_SHIFT(rev)  0
#define ACPHY_ScramSigCtrl_initStateValue_MASK(rev)   (0x7f << ACPHY_ScramSigCtrl_initStateValue_SHIFT(rev))
#define ACPHY_ScramSigCtrl_scramCtrlMode_SHIFT(rev)   7
#define ACPHY_ScramSigCtrl_scramCtrlMode_MASK(rev)    (0x1 << ACPHY_ScramSigCtrl_scramCtrlMode_SHIFT(rev))
#define ACPHY_ScramSigCtrl_scramindexctlEn_SHIFT(rev) 8
#define ACPHY_ScramSigCtrl_scramindexctlEn_MASK(rev)  (0x1 << ACPHY_ScramSigCtrl_scramindexctlEn_SHIFT(rev))
#define ACPHY_ScramSigCtrl_scramstartbit_SHIFT(rev)   9
#define ACPHY_ScramSigCtrl_scramstartbit_MASK(rev)    (0x7f << ACPHY_ScramSigCtrl_scramstartbit_SHIFT(rev))

/* Register ACPHY_NsyncscramInit0 */
#define ACPHY_NsyncscramInit0(rev)                       0x041
#define ACPHY_NsyncscramInit0_Nsyncscram0Init_SHIFT(rev) 0
#define ACPHY_NsyncscramInit0_Nsyncscram0Init_MASK(rev)  (0x7f << ACPHY_NsyncscramInit0_Nsyncscram0Init_SHIFT(rev))
#define ACPHY_NsyncscramInit0_Nsyncscram1Init_SHIFT(rev) 7
#define ACPHY_NsyncscramInit0_Nsyncscram1Init_MASK(rev)  (0x7f << ACPHY_NsyncscramInit0_Nsyncscram1Init_SHIFT(rev))

/* Register ACPHY_NsyncscramInit1 */
#define ACPHY_NsyncscramInit1(rev)                        0x042
#define ACPHY_NsyncscramInit1_Nsyncscram2Init_SHIFT(rev)  0
#define ACPHY_NsyncscramInit1_Nsyncscram2Init_MASK(rev)   (0x7f << ACPHY_NsyncscramInit1_Nsyncscram2Init_SHIFT(rev))
#define ACPHY_NsyncscramInit1_Nsyncscram3Init_SHIFT(rev)  7
#define ACPHY_NsyncscramInit1_Nsyncscram3Init_MASK(rev)   (0x7f << ACPHY_NsyncscramInit1_Nsyncscram3Init_SHIFT(rev))
#define ACPHY_NsyncscramInit1_autoScramEn_SHIFT(rev)      14
#define ACPHY_NsyncscramInit1_autoScramEn_MASK(rev)       (0x1 << ACPHY_NsyncscramInit1_autoScramEn_SHIFT(rev))
#define ACPHY_NsyncscramInit1_scramb_dyn_bw_en_SHIFT(rev) 15
#define ACPHY_NsyncscramInit1_scramb_dyn_bw_en_MASK(rev)  (0x1 << ACPHY_NsyncscramInit1_scramb_dyn_bw_en_SHIFT(rev))

/* Register ACPHY_sigfieldmod */
#define ACPHY_sigfieldmod(rev)                  0x043
#define ACPHY_sigfieldmod_stbcswapEn_SHIFT(rev) 12
#define ACPHY_sigfieldmod_stbcswapEn_MASK(rev)  (0x1 << ACPHY_sigfieldmod_stbcswapEn_SHIFT(rev))

/* Register ACPHY_DupModeShift */
#define ACPHY_DupModeShift(rev)                       0x044
#define ACPHY_DupModeShift_DupModeShiftNum_SHIFT(rev) 0
#define ACPHY_DupModeShift_DupModeShiftNum_MASK(rev)  (0x3f << ACPHY_DupModeShift_DupModeShiftNum_SHIFT(rev))
#define ACPHY_DupModeShift_DupModeShiftEn_SHIFT(rev)  6
#define ACPHY_DupModeShift_DupModeShiftEn_MASK(rev)   (0x1 << ACPHY_DupModeShift_DupModeShiftEn_SHIFT(rev))

/* Register ACPHY_txTailCountValue */
#define ACPHY_txTailCountValue(rev)                      0x045
#define ACPHY_txTailCountValue_TailCountValue_SHIFT(rev) 0
#define ACPHY_txTailCountValue_TailCountValue_MASK(rev)  (0xff << ACPHY_txTailCountValue_TailCountValue_SHIFT(rev))

/* Register ACPHY_cyclicDelayNsts1 */
#define ACPHY_cyclicDelayNsts1(rev)                       0x046
#define ACPHY_cyclicDelayNsts1_Nsts1Ant0offset_SHIFT(rev) 0
#define ACPHY_cyclicDelayNsts1_Nsts1Ant0offset_MASK(rev)  (0x1f << ACPHY_cyclicDelayNsts1_Nsts1Ant0offset_SHIFT(rev))

/* Register ACPHY_cyclicDelayNsts2 */
#define ACPHY_cyclicDelayNsts2(rev)                       0x047
#define ACPHY_cyclicDelayNsts2_Nsts2Ant0offset_SHIFT(rev) 0
#define ACPHY_cyclicDelayNsts2_Nsts2Ant0offset_MASK(rev)  (0x1f << ACPHY_cyclicDelayNsts2_Nsts2Ant0offset_SHIFT(rev))
#define ACPHY_cyclicDelayNsts2_Nsts2Ant1offset_SHIFT(rev) 5
#define ACPHY_cyclicDelayNsts2_Nsts2Ant1offset_MASK(rev)  (0x1f << ACPHY_cyclicDelayNsts2_Nsts2Ant1offset_SHIFT(rev))

/* Register ACPHY_cyclicDelayNsts3 */
#define ACPHY_cyclicDelayNsts3(rev)                       0x048
#define ACPHY_cyclicDelayNsts3_Nsts3Ant0offset_SHIFT(rev) 0
#define ACPHY_cyclicDelayNsts3_Nsts3Ant0offset_MASK(rev)  (0x1f << ACPHY_cyclicDelayNsts3_Nsts3Ant0offset_SHIFT(rev))
#define ACPHY_cyclicDelayNsts3_Nsts3Ant1offset_SHIFT(rev) 5
#define ACPHY_cyclicDelayNsts3_Nsts3Ant1offset_MASK(rev)  (0x1f << ACPHY_cyclicDelayNsts3_Nsts3Ant1offset_SHIFT(rev))
#define ACPHY_cyclicDelayNsts3_Nsts3Ant2offset_SHIFT(rev) 10
#define ACPHY_cyclicDelayNsts3_Nsts3Ant2offset_MASK(rev)  (0x1f << ACPHY_cyclicDelayNsts3_Nsts3Ant2offset_SHIFT(rev))

/* Register ACPHY_TXSpatMapper0 */
#define ACPHY_TXSpatMapper0(rev)                 0x049
#define ACPHY_TXSpatMapper0_spatmap00_SHIFT(rev) 0
#define ACPHY_TXSpatMapper0_spatmap00_MASK(rev)  (0xff << ACPHY_TXSpatMapper0_spatmap00_SHIFT(rev))

/* Register ACPHY_TXSpatMapper1 */
#define ACPHY_TXSpatMapper1(rev)                 0x04a
#define ACPHY_TXSpatMapper1_spatmap01_SHIFT(rev) 0
#define ACPHY_TXSpatMapper1_spatmap01_MASK(rev)  (0xff << ACPHY_TXSpatMapper1_spatmap01_SHIFT(rev))

/* Register ACPHY_TXSpatMapper2 */
#define ACPHY_TXSpatMapper2(rev)                 0x04b
#define ACPHY_TXSpatMapper2_spatmap10_SHIFT(rev) 0
#define ACPHY_TXSpatMapper2_spatmap10_MASK(rev)  (0xff << ACPHY_TXSpatMapper2_spatmap10_SHIFT(rev))

/* Register ACPHY_TXSpatMapper3 */
#define ACPHY_TXSpatMapper3(rev)                 0x04c
#define ACPHY_TXSpatMapper3_spatmap11_SHIFT(rev) 0
#define ACPHY_TXSpatMapper3_spatmap11_MASK(rev)  (0xff << ACPHY_TXSpatMapper3_spatmap11_SHIFT(rev))

/* Register ACPHY_TXSpatMapper4 */
#define ACPHY_TXSpatMapper4(rev)                 0x04d
#define ACPHY_TXSpatMapper4_spatmap20_SHIFT(rev) 0
#define ACPHY_TXSpatMapper4_spatmap20_MASK(rev)  (0xff << ACPHY_TXSpatMapper4_spatmap20_SHIFT(rev))

/* Register ACPHY_TXSpatMapper5 */
#define ACPHY_TXSpatMapper5(rev)                 0x04e
#define ACPHY_TXSpatMapper5_spatmap21_SHIFT(rev) 0
#define ACPHY_TXSpatMapper5_spatmap21_MASK(rev)  (0xff << ACPHY_TXSpatMapper5_spatmap21_SHIFT(rev))

/* Register ACPHY_BypassPredacRound */
#define ACPHY_BypassPredacRound(rev)                       0x04f
#define ACPHY_BypassPredacRound_bypassPredacRnd_SHIFT(rev) 0
#define ACPHY_BypassPredacRound_bypassPredacRnd_MASK(rev)  (0x1 << ACPHY_BypassPredacRound_bypassPredacRnd_SHIFT(rev))

/* Register ACPHY_BfmColPhaseConfig */
#define ACPHY_BfmColPhaseConfig(rev)                         (ACREV_GE(rev,32) ? 0x050 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x050 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x050 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x050 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x050 : INVALID_ADDRESS)))))))))
#define ACPHY_BfmColPhaseConfig_bfmAlignStart_SHIFT(rev)     0
#define ACPHY_BfmColPhaseConfig_bfmAlignStart_MASK(rev)      (0x3 << ACPHY_BfmColPhaseConfig_bfmAlignStart_SHIFT(rev))
#define ACPHY_BfmColPhaseConfig_bfmAlignUserIndex_SHIFT(rev) 2
#define ACPHY_BfmColPhaseConfig_bfmAlignUserIndex_MASK(rev)  (0x1f << ACPHY_BfmColPhaseConfig_bfmAlignUserIndex_SHIFT(rev))
#define ACPHY_BfmColPhaseConfig_bfmAlignBandwidth_SHIFT(rev) 7
#define ACPHY_BfmColPhaseConfig_bfmAlignBandwidth_MASK(rev)  (0x3 << ACPHY_BfmColPhaseConfig_bfmAlignBandwidth_SHIFT(rev))
#define ACPHY_BfmColPhaseConfig_bfmAlignNumTx_SHIFT(rev)     9
#define ACPHY_BfmColPhaseConfig_bfmAlignNumTx_MASK(rev)      (0x3 << ACPHY_BfmColPhaseConfig_bfmAlignNumTx_SHIFT(rev))
#define ACPHY_BfmColPhaseConfig_bfmAlignNumSts_SHIFT(rev)    11
#define ACPHY_BfmColPhaseConfig_bfmAlignNumSts_MASK(rev)     (0x3 << ACPHY_BfmColPhaseConfig_bfmAlignNumSts_SHIFT(rev))

/* Register ACPHY_TX_iqcal_gain_bwAddress */
#define ACPHY_TX_iqcal_gain_bwAddress(rev)                               0x060
#define ACPHY_TX_iqcal_gain_bwAddress_TX_iqcal_gain_bwAddress_SHIFT(rev) 0
#define ACPHY_TX_iqcal_gain_bwAddress_TX_iqcal_gain_bwAddress_MASK(rev)  (0x1ff << ACPHY_TX_iqcal_gain_bwAddress_TX_iqcal_gain_bwAddress_SHIFT(rev))

/* Register ACPHY_TX_loft_fine_iAddress */
#define ACPHY_TX_loft_fine_iAddress(rev)                             0x061
#define ACPHY_TX_loft_fine_iAddress_TX_loft_fine_iAddress_SHIFT(rev) 0
#define ACPHY_TX_loft_fine_iAddress_TX_loft_fine_iAddress_MASK(rev)  (0x1ff << ACPHY_TX_loft_fine_iAddress_TX_loft_fine_iAddress_SHIFT(rev))

/* Register ACPHY_TX_loft_fine_qAddress */
#define ACPHY_TX_loft_fine_qAddress(rev)                             0x062
#define ACPHY_TX_loft_fine_qAddress_TX_loft_fine_qAddress_SHIFT(rev) 0
#define ACPHY_TX_loft_fine_qAddress_TX_loft_fine_qAddress_MASK(rev)  (0x1ff << ACPHY_TX_loft_fine_qAddress_TX_loft_fine_qAddress_SHIFT(rev))

/* Register ACPHY_TX_loft_coarse_iAddress */
#define ACPHY_TX_loft_coarse_iAddress(rev)                               0x063
#define ACPHY_TX_loft_coarse_iAddress_TX_loft_coarse_iAddress_SHIFT(rev) 0
#define ACPHY_TX_loft_coarse_iAddress_TX_loft_coarse_iAddress_MASK(rev)  (0x1ff << ACPHY_TX_loft_coarse_iAddress_TX_loft_coarse_iAddress_SHIFT(rev))

/* Register ACPHY_TX_loft_coarse_qAddress */
#define ACPHY_TX_loft_coarse_qAddress(rev)                               0x064
#define ACPHY_TX_loft_coarse_qAddress_TX_loft_coarse_qAddress_SHIFT(rev) 0
#define ACPHY_TX_loft_coarse_qAddress_TX_loft_coarse_qAddress_MASK(rev)  (0x1ff << ACPHY_TX_loft_coarse_qAddress_TX_loft_coarse_qAddress_SHIFT(rev))

/* Register ACPHY_txfdiqImbN_offcenter_scale_str */
#define ACPHY_txfdiqImbN_offcenter_scale_str(rev)                         0x065
#define ACPHY_txfdiqImbN_offcenter_scale_str_N_offcenter_scale_SHIFT(rev) 0
#define ACPHY_txfdiqImbN_offcenter_scale_str_N_offcenter_scale_MASK(rev)  (0x7 << ACPHY_txfdiqImbN_offcenter_scale_str_N_offcenter_scale_SHIFT(rev))

/* Register ACPHY_fdiqImbCompEnable */
#define ACPHY_fdiqImbCompEnable(rev)                           0x066
#define ACPHY_fdiqImbCompEnable_txfdiq_iorq_SHIFT(rev)         1
#define ACPHY_fdiqImbCompEnable_txfdiq_iorq_MASK(rev)          (0x1 << ACPHY_fdiqImbCompEnable_txfdiq_iorq_SHIFT(rev))
#define ACPHY_fdiqImbCompEnable_txfdiqImbCompEnable_SHIFT(rev) 0
#define ACPHY_fdiqImbCompEnable_txfdiqImbCompEnable_MASK(rev)  (0x1 << ACPHY_fdiqImbCompEnable_txfdiqImbCompEnable_SHIFT(rev))

/* Register ACPHY_fdiqi_tx_comp_Nshift_out */
#define ACPHY_fdiqi_tx_comp_Nshift_out(rev)                  0x067
#define ACPHY_fdiqi_tx_comp_Nshift_out_Nshift_out_SHIFT(rev) 0
#define ACPHY_fdiqi_tx_comp_Nshift_out_Nshift_out_MASK(rev)  (0xf << ACPHY_fdiqi_tx_comp_Nshift_out_Nshift_out_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlCmd */
#define ACPHY_TxPwrCtrlCmd(rev)                            0x070
#define ACPHY_TxPwrCtrlCmd_txPwrCtrl_en_SHIFT(rev)         15
#define ACPHY_TxPwrCtrlCmd_txPwrCtrl_en_MASK(rev)          (0x1 << ACPHY_TxPwrCtrlCmd_txPwrCtrl_en_SHIFT(rev))
#define ACPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_SHIFT(rev)       14
#define ACPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_MASK(rev)        (0x1 << ACPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_SHIFT(rev))
#define ACPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_SHIFT(rev)   13
#define ACPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_MASK(rev)    (0x1 << ACPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_SHIFT(rev))
#define ACPHY_TxPwrCtrlCmd_txpwrctrlReset_SHIFT(rev)       12
#define ACPHY_TxPwrCtrlCmd_txpwrctrlReset_MASK(rev)        (0x1 << ACPHY_TxPwrCtrlCmd_txpwrctrlReset_SHIFT(rev))
#define ACPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefsIQ_SHIFT(rev) 11
#define ACPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefsIQ_MASK(rev)  (0x1 << ACPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefsIQ_SHIFT(rev))
#define ACPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefsLO_SHIFT(rev) 10
#define ACPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefsLO_MASK(rev)  (0x1 << ACPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefsLO_SHIFT(rev))
#define ACPHY_TxPwrCtrlCmd_bbMultInt_en_SHIFT(rev)         8
#define ACPHY_TxPwrCtrlCmd_bbMultInt_en_MASK(rev)          (0x1 << ACPHY_TxPwrCtrlCmd_bbMultInt_en_SHIFT(rev))
#define ACPHY_TxPwrCtrlCmd_trigger_tssi_SHIFT(rev)         0
#define ACPHY_TxPwrCtrlCmd_trigger_tssi_MASK(rev)          (0x1 << ACPHY_TxPwrCtrlCmd_trigger_tssi_SHIFT(rev))
#define ACPHY_TxPwrCtrlCmd_pwrCapPerTxmode_en_SHIFT(rev)   9
#define ACPHY_TxPwrCtrlCmd_pwrCapPerTxmode_en_MASK(rev)    (0x1 << ACPHY_TxPwrCtrlCmd_pwrCapPerTxmode_en_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlNnum */
#define ACPHY_TxPwrCtrlNnum(rev)                       0x071
#define ACPHY_TxPwrCtrlNnum_Npt_intg_log2_SHIFT(rev)   8
#define ACPHY_TxPwrCtrlNnum_Npt_intg_log2_MASK(rev)    (0x7 << ACPHY_TxPwrCtrlNnum_Npt_intg_log2_SHIFT(rev))
#define ACPHY_TxPwrCtrlNnum_Ntssi_delay_SHIFT(rev)     0
#define ACPHY_TxPwrCtrlNnum_Ntssi_delay_MASK(rev)      (0xff << ACPHY_TxPwrCtrlNnum_Ntssi_delay_SHIFT(rev))
#define ACPHY_TxPwrCtrlNnum_intep_p25db_en_SHIFT(rev)  12
#define ACPHY_TxPwrCtrlNnum_intep_p25db_en_MASK(rev)   (0x1 << ACPHY_TxPwrCtrlNnum_intep_p25db_en_SHIFT(rev))
#define ACPHY_TxPwrCtrlNnum_intep_p125db_en_SHIFT(rev) 11
#define ACPHY_TxPwrCtrlNnum_intep_p125db_en_MASK(rev)  (0x1 << ACPHY_TxPwrCtrlNnum_intep_p125db_en_SHIFT(rev))

/* Register ACPHY_TSSIMode */
#define ACPHY_TSSIMode(rev)                    0x072
#define ACPHY_TSSIMode_tssiPosSlope_SHIFT(rev) 14
#define ACPHY_TSSIMode_tssiPosSlope_MASK(rev)  (0x1 << ACPHY_TSSIMode_tssiPosSlope_SHIFT(rev))
#define ACPHY_TSSIMode_estPwrNoLint_SHIFT(rev) 13
#define ACPHY_TSSIMode_estPwrNoLint_MASK(rev)  (0x1 << ACPHY_TSSIMode_estPwrNoLint_SHIFT(rev))
#define ACPHY_TSSIMode_invTssiRange_SHIFT(rev) 12
#define ACPHY_TSSIMode_invTssiRange_MASK(rev)  (0x1 << ACPHY_TSSIMode_invTssiRange_SHIFT(rev))
#define ACPHY_TSSIMode_TwoPwrRange_SHIFT(rev)  3
#define ACPHY_TSSIMode_TwoPwrRange_MASK(rev)   (0x1 << ACPHY_TSSIMode_TwoPwrRange_SHIFT(rev))
#define ACPHY_TSSIMode_tssiADCSel_SHIFT(rev)   2
#define ACPHY_TSSIMode_tssiADCSel_MASK(rev)    (0x1 << ACPHY_TSSIMode_tssiADCSel_SHIFT(rev))
#define ACPHY_TSSIMode_tssiEn_SHIFT(rev)       0
#define ACPHY_TSSIMode_tssiEn_MASK(rev)        (0x1 << ACPHY_TSSIMode_tssiEn_SHIFT(rev))
#define ACPHY_TSSIMode_tssiCollSel_SHIFT(rev)  8
#define ACPHY_TSSIMode_tssiCollSel_MASK(rev)   (0xf << ACPHY_TSSIMode_tssiCollSel_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlBaseIndex */
#define ACPHY_TxPwrCtrlBaseIndex(rev)                     0x073
#define ACPHY_TxPwrCtrlBaseIndex_loadBaseIndex_SHIFT(rev) 15
#define ACPHY_TxPwrCtrlBaseIndex_loadBaseIndex_MASK(rev)  (0x1 << ACPHY_TxPwrCtrlBaseIndex_loadBaseIndex_SHIFT(rev))
#define ACPHY_TxPwrCtrlBaseIndex_loadPwrIndex_SHIFT(rev)  14
#define ACPHY_TxPwrCtrlBaseIndex_loadPwrIndex_MASK(rev)   (0x1 << ACPHY_TxPwrCtrlBaseIndex_loadPwrIndex_SHIFT(rev))
#define ACPHY_TxPwrCtrlBaseIndex_fine_intp_en_SHIFT(rev)  13
#define ACPHY_TxPwrCtrlBaseIndex_fine_intp_en_MASK(rev)   (0x1 << ACPHY_TxPwrCtrlBaseIndex_fine_intp_en_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlDamping */
#define ACPHY_TxPwrCtrlDamping(rev)                     0x074
#define ACPHY_TxPwrCtrlDamping_DeltaPwrLimit_SHIFT(rev) 8
#define ACPHY_TxPwrCtrlDamping_DeltaPwrLimit_MASK(rev)  (0xff << ACPHY_TxPwrCtrlDamping_DeltaPwrLimit_SHIFT(rev))
#define ACPHY_TxPwrCtrlDamping_DeltaPwrDamp_SHIFT(rev)  0
#define ACPHY_TxPwrCtrlDamping_DeltaPwrDamp_MASK(rev)   (0xff << ACPHY_TxPwrCtrlDamping_DeltaPwrDamp_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlPwrRange2 */
#define ACPHY_TxPwrCtrlPwrRange2(rev)                    0x075
#define ACPHY_TxPwrCtrlPwrRange2_maxPwrRange2_SHIFT(rev) 8
#define ACPHY_TxPwrCtrlPwrRange2_maxPwrRange2_MASK(rev)  (0xff << ACPHY_TxPwrCtrlPwrRange2_maxPwrRange2_SHIFT(rev))
#define ACPHY_TxPwrCtrlPwrRange2_minPwrRange2_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlPwrRange2_minPwrRange2_MASK(rev)  (0xff << ACPHY_TxPwrCtrlPwrRange2_minPwrRange2_SHIFT(rev))

/* Register ACPHY_TssiEnRate */
#define ACPHY_TssiEnRate(rev)                          0x076
#define ACPHY_TssiEnRate_UseTssiDv_SHIFT(rev)          6
#define ACPHY_TssiEnRate_UseTssiDv_MASK(rev)           (0x1 << ACPHY_TssiEnRate_UseTssiDv_SHIFT(rev))
#define ACPHY_TssiEnRate_UseClkDiv4en_SHIFT(rev)       5
#define ACPHY_TssiEnRate_UseClkDiv4en_MASK(rev)        (0x1 << ACPHY_TssiEnRate_UseClkDiv4en_SHIFT(rev))
#define ACPHY_TssiEnRate_StrobeRateOverride_SHIFT(rev) 4
#define ACPHY_TssiEnRate_StrobeRateOverride_MASK(rev)  (0x1 << ACPHY_TssiEnRate_StrobeRateOverride_SHIFT(rev))
#define ACPHY_TssiEnRate_StrobeRate_SHIFT(rev)         0
#define ACPHY_TssiEnRate_StrobeRate_MASK(rev)          (0x7 << ACPHY_TssiEnRate_StrobeRate_SHIFT(rev))
#define ACPHY_TssiEnRate_resettssiCounter_SHIFT(rev)   7
#define ACPHY_TssiEnRate_resettssiCounter_MASK(rev)    (0x1 << ACPHY_TssiEnRate_resettssiCounter_SHIFT(rev))

/* Register ACPHY_TssiAccumCtrl */
#define ACPHY_TssiAccumCtrl(rev)                         0x077
#define ACPHY_TssiAccumCtrl_tssi_accum_en_SHIFT(rev)     15
#define ACPHY_TssiAccumCtrl_tssi_accum_en_MASK(rev)      (0x1 << ACPHY_TssiAccumCtrl_tssi_accum_en_SHIFT(rev))
#define ACPHY_TssiAccumCtrl_tssi_filter_pos_SHIFT(rev)   14
#define ACPHY_TssiAccumCtrl_tssi_filter_pos_MASK(rev)    (0x1 << ACPHY_TssiAccumCtrl_tssi_filter_pos_SHIFT(rev))
#define ACPHY_TssiAccumCtrl_Ntssi_intg_log2_SHIFT(rev)   (ACREV_GE(rev,2) ? 9 : 8)
#define ACPHY_TssiAccumCtrl_Ntssi_intg_log2_MASK(rev)    (0x7 << ACPHY_TssiAccumCtrl_Ntssi_intg_log2_SHIFT(rev))
#define ACPHY_TssiAccumCtrl_Ntssi_accum_delay_SHIFT(rev) 0
#define ACPHY_TssiAccumCtrl_Ntssi_accum_delay_MASK(rev)  (ACREV_GE(rev,5) ? (0x1ff << ACPHY_TssiAccumCtrl_Ntssi_accum_delay_SHIFT(rev)) : (ACREV_GE(rev,4) ? (0xff << ACPHY_TssiAccumCtrl_Ntssi_accum_delay_SHIFT(rev)) : (ACREV_GE(rev,2) ? (0x1ff << ACPHY_TssiAccumCtrl_Ntssi_accum_delay_SHIFT(rev)) : (0xff << ACPHY_TssiAccumCtrl_Ntssi_accum_delay_SHIFT(rev)))))

/* Register ACPHY_perPktIdleTssiCtrl */
#define ACPHY_perPktIdleTssiCtrl(rev)                               (ACREV_GE(rev,5) ? 0x078 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x078 : INVALID_ADDRESS)))
#define ACPHY_perPktIdleTssiCtrl_perPktIdleTssi_en_SHIFT(rev)       15
#define ACPHY_perPktIdleTssiCtrl_perPktIdleTssi_en_MASK(rev)        (0x1 << ACPHY_perPktIdleTssiCtrl_perPktIdleTssi_en_SHIFT(rev))
#define ACPHY_perPktIdleTssiCtrl_perPktIdleTssiUpdate_en_SHIFT(rev) 14
#define ACPHY_perPktIdleTssiCtrl_perPktIdleTssiUpdate_en_MASK(rev)  (0x1 << ACPHY_perPktIdleTssiCtrl_perPktIdleTssiUpdate_en_SHIFT(rev))
#define ACPHY_perPktIdleTssiCtrl_Nidletssi_intg_log2_SHIFT(rev)     8
#define ACPHY_perPktIdleTssiCtrl_Nidletssi_intg_log2_MASK(rev)      (0x7 << ACPHY_perPktIdleTssiCtrl_Nidletssi_intg_log2_SHIFT(rev))
#define ACPHY_perPktIdleTssiCtrl_Nidletssi_accum_delay_SHIFT(rev)   0
#define ACPHY_perPktIdleTssiCtrl_Nidletssi_accum_delay_MASK(rev)    (0xff << ACPHY_perPktIdleTssiCtrl_Nidletssi_accum_delay_SHIFT(rev))

/* Register ACPHY_TssiAccumCtrlcck */
#define ACPHY_TssiAccumCtrlcck(rev)                             (ACREV_GE(rev,18) ? 0x079 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x079 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x079 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x079 : INVALID_ADDRESS)))))))
#define ACPHY_TssiAccumCtrlcck_frame_type_det_SHIFT(rev)        15
#define ACPHY_TssiAccumCtrlcck_frame_type_det_MASK(rev)         (0x1 << ACPHY_TssiAccumCtrlcck_frame_type_det_SHIFT(rev))
#define ACPHY_TssiAccumCtrlcck_reserved_txpwrctrl_SHIFT(rev)    12
#define ACPHY_TssiAccumCtrlcck_reserved_txpwrctrl_MASK(rev)     (0x7 << ACPHY_TssiAccumCtrlcck_reserved_txpwrctrl_SHIFT(rev))
#define ACPHY_TssiAccumCtrlcck_Ntssi_intg_log2_cck_SHIFT(rev)   9
#define ACPHY_TssiAccumCtrlcck_Ntssi_intg_log2_cck_MASK(rev)    (0x7 << ACPHY_TssiAccumCtrlcck_Ntssi_intg_log2_cck_SHIFT(rev))
#define ACPHY_TssiAccumCtrlcck_Ntssi_accum_delay_cck_SHIFT(rev) 0
#define ACPHY_TssiAccumCtrlcck_Ntssi_accum_delay_cck_MASK(rev)  (0x1ff << ACPHY_TssiAccumCtrlcck_Ntssi_accum_delay_cck_SHIFT(rev))

/* Register ACPHY_perPktIdleTssiCtrlcck */
#define ACPHY_perPktIdleTssiCtrlcck(rev)                                 (ACREV_GE(rev,18) ? 0x07a : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x07a : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x07a : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x07a : INVALID_ADDRESS)))))))
#define ACPHY_perPktIdleTssiCtrlcck_Nidletssi_accum_delay_cck_SHIFT(rev) 0
#define ACPHY_perPktIdleTssiCtrlcck_Nidletssi_accum_delay_cck_MASK(rev)  (0xff << ACPHY_perPktIdleTssiCtrlcck_Nidletssi_accum_delay_cck_SHIFT(rev))
#define ACPHY_perPktIdleTssiCtrlcck_base_index_cck_en_SHIFT(rev)         8
#define ACPHY_perPktIdleTssiCtrlcck_base_index_cck_en_MASK(rev)          (0x1 << ACPHY_perPktIdleTssiCtrlcck_base_index_cck_en_SHIFT(rev))

/* Register ACPHY_papr_ctrl */
#define ACPHY_papr_ctrl(rev)                                         0x080
#define ACPHY_papr_ctrl_papr_override_enable_SHIFT(rev)              0
#define ACPHY_papr_ctrl_papr_override_enable_MASK(rev)               (0x1 << ACPHY_papr_ctrl_papr_override_enable_SHIFT(rev))
#define ACPHY_papr_ctrl_papr_final_clipping_en_SHIFT(rev)            1
#define ACPHY_papr_ctrl_papr_final_clipping_en_MASK(rev)             (0x1 << ACPHY_papr_ctrl_papr_final_clipping_en_SHIFT(rev))
#define ACPHY_papr_ctrl_papr_final_scaling_en_SHIFT(rev)             2
#define ACPHY_papr_ctrl_papr_final_scaling_en_MASK(rev)              (0x1 << ACPHY_papr_ctrl_papr_final_scaling_en_SHIFT(rev))
#define ACPHY_papr_ctrl_papr_blk_en_SHIFT(rev)                       3
#define ACPHY_papr_ctrl_papr_blk_en_MASK(rev)                        (0x1 << ACPHY_papr_ctrl_papr_blk_en_SHIFT(rev))
#define ACPHY_papr_ctrl_papr_noise_shaping_input_scale_en_SHIFT(rev) 4
#define ACPHY_papr_ctrl_papr_noise_shaping_input_scale_en_MASK(rev)  (0x1 << ACPHY_papr_ctrl_papr_noise_shaping_input_scale_en_SHIFT(rev))

/* Register ACPHY_papr_iir_20_20_group_dly */
#define ACPHY_papr_iir_20_20_group_dly(rev)                                0x081
#define ACPHY_papr_iir_20_20_group_dly_papr_iir_20_20_group_dly_SHIFT(rev) 0
#define ACPHY_papr_iir_20_20_group_dly_papr_iir_20_20_group_dly_MASK(rev)  (0xf << ACPHY_papr_iir_20_20_group_dly_papr_iir_20_20_group_dly_SHIFT(rev))

/* Register ACPHY_papr_iir_20_20_b10 */
#define ACPHY_papr_iir_20_20_b10(rev)                          0x082
#define ACPHY_papr_iir_20_20_b10_papr_iir_20_20_b10_SHIFT(rev) 0
#define ACPHY_papr_iir_20_20_b10_papr_iir_20_20_b10_MASK(rev)  (ACREV_GE(rev,40) ? (0x3ff << ACPHY_papr_iir_20_20_b10_papr_iir_20_20_b10_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0xff << ACPHY_papr_iir_20_20_b10_papr_iir_20_20_b10_SHIFT(rev)) : (ACREV_GE(rev,33) ? (0x3ff << ACPHY_papr_iir_20_20_b10_papr_iir_20_20_b10_SHIFT(rev)) : (0xff << ACPHY_papr_iir_20_20_b10_papr_iir_20_20_b10_SHIFT(rev)))))

/* Register ACPHY_papr_iir_20_20_b11 */
#define ACPHY_papr_iir_20_20_b11(rev)                          0x083
#define ACPHY_papr_iir_20_20_b11_papr_iir_20_20_b11_SHIFT(rev) 0
#define ACPHY_papr_iir_20_20_b11_papr_iir_20_20_b11_MASK(rev)  (ACREV_GE(rev,40) ? (0x3ff << ACPHY_papr_iir_20_20_b11_papr_iir_20_20_b11_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0xff << ACPHY_papr_iir_20_20_b11_papr_iir_20_20_b11_SHIFT(rev)) : (ACREV_GE(rev,33) ? (0x3ff << ACPHY_papr_iir_20_20_b11_papr_iir_20_20_b11_SHIFT(rev)) : (0xff << ACPHY_papr_iir_20_20_b11_papr_iir_20_20_b11_SHIFT(rev)))))

/* Register ACPHY_papr_iir_20_20_b12 */
#define ACPHY_papr_iir_20_20_b12(rev)                          0x084
#define ACPHY_papr_iir_20_20_b12_papr_iir_20_20_b12_SHIFT(rev) 0
#define ACPHY_papr_iir_20_20_b12_papr_iir_20_20_b12_MASK(rev)  (ACREV_GE(rev,40) ? (0x3ff << ACPHY_papr_iir_20_20_b12_papr_iir_20_20_b12_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0xff << ACPHY_papr_iir_20_20_b12_papr_iir_20_20_b12_SHIFT(rev)) : (ACREV_GE(rev,33) ? (0x3ff << ACPHY_papr_iir_20_20_b12_papr_iir_20_20_b12_SHIFT(rev)) : (0xff << ACPHY_papr_iir_20_20_b12_papr_iir_20_20_b12_SHIFT(rev)))))

/* Register ACPHY_papr_iir_20_20_a11 */
#define ACPHY_papr_iir_20_20_a11(rev)                          0x085
#define ACPHY_papr_iir_20_20_a11_papr_iir_20_20_a11_SHIFT(rev) 0
#define ACPHY_papr_iir_20_20_a11_papr_iir_20_20_a11_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_20_a11_papr_iir_20_20_a11_SHIFT(rev))

/* Register ACPHY_papr_iir_20_20_a12 */
#define ACPHY_papr_iir_20_20_a12(rev)                          0x086
#define ACPHY_papr_iir_20_20_a12_papr_iir_20_20_a12_SHIFT(rev) 0
#define ACPHY_papr_iir_20_20_a12_papr_iir_20_20_a12_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_20_a12_papr_iir_20_20_a12_SHIFT(rev))

/* Register ACPHY_papr_iir_20_20_b20 */
#define ACPHY_papr_iir_20_20_b20(rev)                          0x087
#define ACPHY_papr_iir_20_20_b20_papr_iir_20_20_b20_SHIFT(rev) 0
#define ACPHY_papr_iir_20_20_b20_papr_iir_20_20_b20_MASK(rev)  (ACREV_GE(rev,40) ? (0x3ff << ACPHY_papr_iir_20_20_b20_papr_iir_20_20_b20_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x1ff << ACPHY_papr_iir_20_20_b20_papr_iir_20_20_b20_SHIFT(rev)) : (ACREV_GE(rev,33) ? (0x3ff << ACPHY_papr_iir_20_20_b20_papr_iir_20_20_b20_SHIFT(rev)) : (0x1ff << ACPHY_papr_iir_20_20_b20_papr_iir_20_20_b20_SHIFT(rev)))))

/* Register ACPHY_papr_iir_20_20_b21 */
#define ACPHY_papr_iir_20_20_b21(rev)                          0x088
#define ACPHY_papr_iir_20_20_b21_papr_iir_20_20_b21_SHIFT(rev) 0
#define ACPHY_papr_iir_20_20_b21_papr_iir_20_20_b21_MASK(rev)  (ACREV_GE(rev,40) ? (0x3ff << ACPHY_papr_iir_20_20_b21_papr_iir_20_20_b21_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x1ff << ACPHY_papr_iir_20_20_b21_papr_iir_20_20_b21_SHIFT(rev)) : (ACREV_GE(rev,33) ? (0x3ff << ACPHY_papr_iir_20_20_b21_papr_iir_20_20_b21_SHIFT(rev)) : (0x1ff << ACPHY_papr_iir_20_20_b21_papr_iir_20_20_b21_SHIFT(rev)))))

/* Register ACPHY_papr_iir_20_20_b22 */
#define ACPHY_papr_iir_20_20_b22(rev)                          0x089
#define ACPHY_papr_iir_20_20_b22_papr_iir_20_20_b22_SHIFT(rev) 0
#define ACPHY_papr_iir_20_20_b22_papr_iir_20_20_b22_MASK(rev)  (ACREV_GE(rev,40) ? (0x3ff << ACPHY_papr_iir_20_20_b22_papr_iir_20_20_b22_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x1ff << ACPHY_papr_iir_20_20_b22_papr_iir_20_20_b22_SHIFT(rev)) : (ACREV_GE(rev,33) ? (0x3ff << ACPHY_papr_iir_20_20_b22_papr_iir_20_20_b22_SHIFT(rev)) : (0x1ff << ACPHY_papr_iir_20_20_b22_papr_iir_20_20_b22_SHIFT(rev)))))

/* Register ACPHY_papr_iir_20_20_a21 */
#define ACPHY_papr_iir_20_20_a21(rev)                          0x08a
#define ACPHY_papr_iir_20_20_a21_papr_iir_20_20_a21_SHIFT(rev) 0
#define ACPHY_papr_iir_20_20_a21_papr_iir_20_20_a21_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_20_a21_papr_iir_20_20_a21_SHIFT(rev))

/* Register ACPHY_papr_iir_20_20_a22 */
#define ACPHY_papr_iir_20_20_a22(rev)                          0x08b
#define ACPHY_papr_iir_20_20_a22_papr_iir_20_20_a22_SHIFT(rev) 0
#define ACPHY_papr_iir_20_20_a22_papr_iir_20_20_a22_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_20_a22_papr_iir_20_20_a22_SHIFT(rev))

/* Register ACPHY_papr_iir_20_40_group_dly */
#define ACPHY_papr_iir_20_40_group_dly(rev)                                0x08c
#define ACPHY_papr_iir_20_40_group_dly_papr_iir_20_40_group_dly_SHIFT(rev) 0
#define ACPHY_papr_iir_20_40_group_dly_papr_iir_20_40_group_dly_MASK(rev)  (0xf << ACPHY_papr_iir_20_40_group_dly_papr_iir_20_40_group_dly_SHIFT(rev))

/* Register ACPHY_papr_iir_20_40_b10 */
#define ACPHY_papr_iir_20_40_b10(rev)                          0x08d
#define ACPHY_papr_iir_20_40_b10_papr_iir_20_40_b10_SHIFT(rev) 0
#define ACPHY_papr_iir_20_40_b10_papr_iir_20_40_b10_MASK(rev)  (ACREV_GE(rev,40) ? (0x3ff << ACPHY_papr_iir_20_40_b10_papr_iir_20_40_b10_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0xff << ACPHY_papr_iir_20_40_b10_papr_iir_20_40_b10_SHIFT(rev)) : (ACREV_GE(rev,33) ? (0x3ff << ACPHY_papr_iir_20_40_b10_papr_iir_20_40_b10_SHIFT(rev)) : (0xff << ACPHY_papr_iir_20_40_b10_papr_iir_20_40_b10_SHIFT(rev)))))

/* Register ACPHY_papr_iir_20_40_b11 */
#define ACPHY_papr_iir_20_40_b11(rev)                          0x08e
#define ACPHY_papr_iir_20_40_b11_papr_iir_20_40_b11_SHIFT(rev) 0
#define ACPHY_papr_iir_20_40_b11_papr_iir_20_40_b11_MASK(rev)  (ACREV_GE(rev,40) ? (0x3ff << ACPHY_papr_iir_20_40_b11_papr_iir_20_40_b11_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0xff << ACPHY_papr_iir_20_40_b11_papr_iir_20_40_b11_SHIFT(rev)) : (ACREV_GE(rev,33) ? (0x3ff << ACPHY_papr_iir_20_40_b11_papr_iir_20_40_b11_SHIFT(rev)) : (0xff << ACPHY_papr_iir_20_40_b11_papr_iir_20_40_b11_SHIFT(rev)))))

/* Register ACPHY_papr_iir_20_40_b12 */
#define ACPHY_papr_iir_20_40_b12(rev)                          0x08f
#define ACPHY_papr_iir_20_40_b12_papr_iir_20_40_b12_SHIFT(rev) 0
#define ACPHY_papr_iir_20_40_b12_papr_iir_20_40_b12_MASK(rev)  (ACREV_GE(rev,40) ? (0x3ff << ACPHY_papr_iir_20_40_b12_papr_iir_20_40_b12_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0xff << ACPHY_papr_iir_20_40_b12_papr_iir_20_40_b12_SHIFT(rev)) : (ACREV_GE(rev,33) ? (0x3ff << ACPHY_papr_iir_20_40_b12_papr_iir_20_40_b12_SHIFT(rev)) : (0xff << ACPHY_papr_iir_20_40_b12_papr_iir_20_40_b12_SHIFT(rev)))))

/* Register ACPHY_papr_iir_20_40_a11 */
#define ACPHY_papr_iir_20_40_a11(rev)                          0x090
#define ACPHY_papr_iir_20_40_a11_papr_iir_20_40_a11_SHIFT(rev) 0
#define ACPHY_papr_iir_20_40_a11_papr_iir_20_40_a11_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_40_a11_papr_iir_20_40_a11_SHIFT(rev))

/* Register ACPHY_papr_iir_20_40_a12 */
#define ACPHY_papr_iir_20_40_a12(rev)                          0x091
#define ACPHY_papr_iir_20_40_a12_papr_iir_20_40_a12_SHIFT(rev) 0
#define ACPHY_papr_iir_20_40_a12_papr_iir_20_40_a12_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_40_a12_papr_iir_20_40_a12_SHIFT(rev))

/* Register ACPHY_papr_iir_20_40_b20 */
#define ACPHY_papr_iir_20_40_b20(rev)                          0x092
#define ACPHY_papr_iir_20_40_b20_papr_iir_20_40_b20_SHIFT(rev) 0
#define ACPHY_papr_iir_20_40_b20_papr_iir_20_40_b20_MASK(rev)  (ACREV_GE(rev,40) ? (0x3ff << ACPHY_papr_iir_20_40_b20_papr_iir_20_40_b20_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x1ff << ACPHY_papr_iir_20_40_b20_papr_iir_20_40_b20_SHIFT(rev)) : (ACREV_GE(rev,33) ? (0x3ff << ACPHY_papr_iir_20_40_b20_papr_iir_20_40_b20_SHIFT(rev)) : (0x1ff << ACPHY_papr_iir_20_40_b20_papr_iir_20_40_b20_SHIFT(rev)))))

/* Register ACPHY_papr_iir_20_40_b21 */
#define ACPHY_papr_iir_20_40_b21(rev)                          0x093
#define ACPHY_papr_iir_20_40_b21_papr_iir_20_40_b21_SHIFT(rev) 0
#define ACPHY_papr_iir_20_40_b21_papr_iir_20_40_b21_MASK(rev)  (ACREV_GE(rev,40) ? (0x3ff << ACPHY_papr_iir_20_40_b21_papr_iir_20_40_b21_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x1ff << ACPHY_papr_iir_20_40_b21_papr_iir_20_40_b21_SHIFT(rev)) : (ACREV_GE(rev,33) ? (0x3ff << ACPHY_papr_iir_20_40_b21_papr_iir_20_40_b21_SHIFT(rev)) : (0x1ff << ACPHY_papr_iir_20_40_b21_papr_iir_20_40_b21_SHIFT(rev)))))

/* Register ACPHY_papr_iir_20_40_b22 */
#define ACPHY_papr_iir_20_40_b22(rev)                          0x094
#define ACPHY_papr_iir_20_40_b22_papr_iir_20_40_b22_SHIFT(rev) 0
#define ACPHY_papr_iir_20_40_b22_papr_iir_20_40_b22_MASK(rev)  (ACREV_GE(rev,40) ? (0x3ff << ACPHY_papr_iir_20_40_b22_papr_iir_20_40_b22_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x1ff << ACPHY_papr_iir_20_40_b22_papr_iir_20_40_b22_SHIFT(rev)) : (ACREV_GE(rev,33) ? (0x3ff << ACPHY_papr_iir_20_40_b22_papr_iir_20_40_b22_SHIFT(rev)) : (0x1ff << ACPHY_papr_iir_20_40_b22_papr_iir_20_40_b22_SHIFT(rev)))))

/* Register ACPHY_papr_iir_20_40_a21 */
#define ACPHY_papr_iir_20_40_a21(rev)                          0x095
#define ACPHY_papr_iir_20_40_a21_papr_iir_20_40_a21_SHIFT(rev) 0
#define ACPHY_papr_iir_20_40_a21_papr_iir_20_40_a21_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_40_a21_papr_iir_20_40_a21_SHIFT(rev))

/* Register ACPHY_papr_iir_20_40_a22 */
#define ACPHY_papr_iir_20_40_a22(rev)                          0x096
#define ACPHY_papr_iir_20_40_a22_papr_iir_20_40_a22_SHIFT(rev) 0
#define ACPHY_papr_iir_20_40_a22_papr_iir_20_40_a22_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_40_a22_papr_iir_20_40_a22_SHIFT(rev))

/* Register ACPHY_papr_iir_20_80_group_dly */
#define ACPHY_papr_iir_20_80_group_dly(rev)                                0x097
#define ACPHY_papr_iir_20_80_group_dly_papr_iir_20_80_group_dly_SHIFT(rev) 0
#define ACPHY_papr_iir_20_80_group_dly_papr_iir_20_80_group_dly_MASK(rev)  (0xf << ACPHY_papr_iir_20_80_group_dly_papr_iir_20_80_group_dly_SHIFT(rev))

/* Register ACPHY_papr_iir_20_80_b10 */
#define ACPHY_papr_iir_20_80_b10(rev)                          0x098
#define ACPHY_papr_iir_20_80_b10_papr_iir_20_80_b10_SHIFT(rev) 0
#define ACPHY_papr_iir_20_80_b10_papr_iir_20_80_b10_MASK(rev)  (ACREV_GE(rev,40) ? (0x3ff << ACPHY_papr_iir_20_80_b10_papr_iir_20_80_b10_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0xff << ACPHY_papr_iir_20_80_b10_papr_iir_20_80_b10_SHIFT(rev)) : (ACREV_GE(rev,33) ? (0x3ff << ACPHY_papr_iir_20_80_b10_papr_iir_20_80_b10_SHIFT(rev)) : (0xff << ACPHY_papr_iir_20_80_b10_papr_iir_20_80_b10_SHIFT(rev)))))

/* Register ACPHY_papr_iir_20_80_b11 */
#define ACPHY_papr_iir_20_80_b11(rev)                          0x099
#define ACPHY_papr_iir_20_80_b11_papr_iir_20_80_b11_SHIFT(rev) 0
#define ACPHY_papr_iir_20_80_b11_papr_iir_20_80_b11_MASK(rev)  (ACREV_GE(rev,40) ? (0x3ff << ACPHY_papr_iir_20_80_b11_papr_iir_20_80_b11_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0xff << ACPHY_papr_iir_20_80_b11_papr_iir_20_80_b11_SHIFT(rev)) : (ACREV_GE(rev,33) ? (0x3ff << ACPHY_papr_iir_20_80_b11_papr_iir_20_80_b11_SHIFT(rev)) : (0xff << ACPHY_papr_iir_20_80_b11_papr_iir_20_80_b11_SHIFT(rev)))))

/* Register ACPHY_papr_iir_20_80_b12 */
#define ACPHY_papr_iir_20_80_b12(rev)                          0x09a
#define ACPHY_papr_iir_20_80_b12_papr_iir_20_80_b12_SHIFT(rev) 0
#define ACPHY_papr_iir_20_80_b12_papr_iir_20_80_b12_MASK(rev)  (ACREV_GE(rev,40) ? (0x3ff << ACPHY_papr_iir_20_80_b12_papr_iir_20_80_b12_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0xff << ACPHY_papr_iir_20_80_b12_papr_iir_20_80_b12_SHIFT(rev)) : (ACREV_GE(rev,33) ? (0x3ff << ACPHY_papr_iir_20_80_b12_papr_iir_20_80_b12_SHIFT(rev)) : (0xff << ACPHY_papr_iir_20_80_b12_papr_iir_20_80_b12_SHIFT(rev)))))

/* Register ACPHY_papr_iir_20_80_a11 */
#define ACPHY_papr_iir_20_80_a11(rev)                          0x09b
#define ACPHY_papr_iir_20_80_a11_papr_iir_20_80_a11_SHIFT(rev) 0
#define ACPHY_papr_iir_20_80_a11_papr_iir_20_80_a11_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_80_a11_papr_iir_20_80_a11_SHIFT(rev))

/* Register ACPHY_papr_iir_20_80_a12 */
#define ACPHY_papr_iir_20_80_a12(rev)                          0x09c
#define ACPHY_papr_iir_20_80_a12_papr_iir_20_80_a12_SHIFT(rev) 0
#define ACPHY_papr_iir_20_80_a12_papr_iir_20_80_a12_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_80_a12_papr_iir_20_80_a12_SHIFT(rev))

/* Register ACPHY_papr_iir_20_80_b20 */
#define ACPHY_papr_iir_20_80_b20(rev)                          0x09d
#define ACPHY_papr_iir_20_80_b20_papr_iir_20_80_b20_SHIFT(rev) 0
#define ACPHY_papr_iir_20_80_b20_papr_iir_20_80_b20_MASK(rev)  (ACREV_GE(rev,40) ? (0x3ff << ACPHY_papr_iir_20_80_b20_papr_iir_20_80_b20_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x1ff << ACPHY_papr_iir_20_80_b20_papr_iir_20_80_b20_SHIFT(rev)) : (ACREV_GE(rev,33) ? (0x3ff << ACPHY_papr_iir_20_80_b20_papr_iir_20_80_b20_SHIFT(rev)) : (0x1ff << ACPHY_papr_iir_20_80_b20_papr_iir_20_80_b20_SHIFT(rev)))))

/* Register ACPHY_papr_iir_20_80_b21 */
#define ACPHY_papr_iir_20_80_b21(rev)                          0x09e
#define ACPHY_papr_iir_20_80_b21_papr_iir_20_80_b21_SHIFT(rev) 0
#define ACPHY_papr_iir_20_80_b21_papr_iir_20_80_b21_MASK(rev)  (ACREV_GE(rev,40) ? (0x3ff << ACPHY_papr_iir_20_80_b21_papr_iir_20_80_b21_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x1ff << ACPHY_papr_iir_20_80_b21_papr_iir_20_80_b21_SHIFT(rev)) : (ACREV_GE(rev,33) ? (0x3ff << ACPHY_papr_iir_20_80_b21_papr_iir_20_80_b21_SHIFT(rev)) : (0x1ff << ACPHY_papr_iir_20_80_b21_papr_iir_20_80_b21_SHIFT(rev)))))

/* Register ACPHY_papr_iir_20_80_b22 */
#define ACPHY_papr_iir_20_80_b22(rev)                          0x09f
#define ACPHY_papr_iir_20_80_b22_papr_iir_20_80_b22_SHIFT(rev) 0
#define ACPHY_papr_iir_20_80_b22_papr_iir_20_80_b22_MASK(rev)  (ACREV_GE(rev,40) ? (0x3ff << ACPHY_papr_iir_20_80_b22_papr_iir_20_80_b22_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x1ff << ACPHY_papr_iir_20_80_b22_papr_iir_20_80_b22_SHIFT(rev)) : (ACREV_GE(rev,33) ? (0x3ff << ACPHY_papr_iir_20_80_b22_papr_iir_20_80_b22_SHIFT(rev)) : (0x1ff << ACPHY_papr_iir_20_80_b22_papr_iir_20_80_b22_SHIFT(rev)))))

/* Register ACPHY_papr_iir_20_80_a21 */
#define ACPHY_papr_iir_20_80_a21(rev)                          0x0a0
#define ACPHY_papr_iir_20_80_a21_papr_iir_20_80_a21_SHIFT(rev) 0
#define ACPHY_papr_iir_20_80_a21_papr_iir_20_80_a21_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_80_a21_papr_iir_20_80_a21_SHIFT(rev))

/* Register ACPHY_papr_iir_20_80_a22 */
#define ACPHY_papr_iir_20_80_a22(rev)                          0x0a1
#define ACPHY_papr_iir_20_80_a22_papr_iir_20_80_a22_SHIFT(rev) 0
#define ACPHY_papr_iir_20_80_a22_papr_iir_20_80_a22_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_80_a22_papr_iir_20_80_a22_SHIFT(rev))

/* Register ACPHY_paprStat_lutAddress */
#define ACPHY_paprStat_lutAddress(rev)                  0x0a2
#define ACPHY_paprStat_lutAddress_lutAddress_SHIFT(rev) 0
#define ACPHY_paprStat_lutAddress_lutAddress_MASK(rev)  (0x3f << ACPHY_paprStat_lutAddress_lutAddress_SHIFT(rev))

/* Register ACPHY_paprStat_gainIndex */
#define ACPHY_paprStat_gainIndex(rev)                 0x0a3
#define ACPHY_paprStat_gainIndex_gainIndex_SHIFT(rev) 0
#define ACPHY_paprStat_gainIndex_gainIndex_MASK(rev)  (0x7f << ACPHY_paprStat_gainIndex_gainIndex_SHIFT(rev))

/* Register ACPHY_paprStat_gainIndexOffset */
#define ACPHY_paprStat_gainIndexOffset(rev)                       0x0a4
#define ACPHY_paprStat_gainIndexOffset_gainIndexOffset_SHIFT(rev) 0
#define ACPHY_paprStat_gainIndexOffset_gainIndexOffset_MASK(rev)  (0xff << ACPHY_paprStat_gainIndexOffset_gainIndexOffset_SHIFT(rev))

/* Register ACPHY_paprStat_gamma */
#define ACPHY_paprStat_gamma(rev)             0x0a5
#define ACPHY_paprStat_gamma_gamma_SHIFT(rev) 0
#define ACPHY_paprStat_gamma_gamma_MASK(rev)  (0x1fff << ACPHY_paprStat_gamma_gamma_SHIFT(rev))

/* Register ACPHY_paprStat_gammaOffset */
#define ACPHY_paprStat_gammaOffset(rev)                   0x0a6
#define ACPHY_paprStat_gammaOffset_gammaOffset_SHIFT(rev) 0
#define ACPHY_paprStat_gammaOffset_gammaOffset_MASK(rev)  (0x1fff << ACPHY_paprStat_gammaOffset_gammaOffset_SHIFT(rev))

/* Register ACPHY_paprStat_gamma1 */
#define ACPHY_paprStat_gamma1(rev)              0x0a7
#define ACPHY_paprStat_gamma1_gamma1_SHIFT(rev) 0
#define ACPHY_paprStat_gamma1_gamma1_MASK(rev)  (0x1fff << ACPHY_paprStat_gamma1_gamma1_SHIFT(rev))

/* Register ACPHY_paprStat_gamma1Offset */
#define ACPHY_paprStat_gamma1Offset(rev)                    0x0a8
#define ACPHY_paprStat_gamma1Offset_gamma1Offset_SHIFT(rev) 0
#define ACPHY_paprStat_gamma1Offset_gamma1Offset_MASK(rev)  (0x1fff << ACPHY_paprStat_gamma1Offset_gamma1Offset_SHIFT(rev))

/* Register ACPHY_txfilt20in20st0a1 */
#define ACPHY_txfilt20in20st0a1(rev)           0x0b0
#define ACPHY_txfilt20in20st0a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt20in20st0a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt20in20st0a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt20in20st0a2 */
#define ACPHY_txfilt20in20st0a2(rev)           0x0b1
#define ACPHY_txfilt20in20st0a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt20in20st0a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt20in20st0a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt20in20st0n */
#define ACPHY_txfilt20in20st0n(rev)         0x0b2
#define ACPHY_txfilt20in20st0n_n_SHIFT(rev) 0
#define ACPHY_txfilt20in20st0n_n_MASK(rev)  (0xf << ACPHY_txfilt20in20st0n_n_SHIFT(rev))

/* Register ACPHY_txfilt20in20st1a1 */
#define ACPHY_txfilt20in20st1a1(rev)           0x0b3
#define ACPHY_txfilt20in20st1a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt20in20st1a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt20in20st1a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt20in20st1a2 */
#define ACPHY_txfilt20in20st1a2(rev)           0x0b4
#define ACPHY_txfilt20in20st1a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt20in20st1a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt20in20st1a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt20in20st1n */
#define ACPHY_txfilt20in20st1n(rev)         0x0b5
#define ACPHY_txfilt20in20st1n_n_SHIFT(rev) 0
#define ACPHY_txfilt20in20st1n_n_MASK(rev)  (0xf << ACPHY_txfilt20in20st1n_n_SHIFT(rev))

/* Register ACPHY_txfilt20in20st2a1 */
#define ACPHY_txfilt20in20st2a1(rev)           0x0b6
#define ACPHY_txfilt20in20st2a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt20in20st2a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt20in20st2a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt20in20st2a2 */
#define ACPHY_txfilt20in20st2a2(rev)           0x0b7
#define ACPHY_txfilt20in20st2a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt20in20st2a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt20in20st2a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt20in20st2n */
#define ACPHY_txfilt20in20st2n(rev)         0x0b8
#define ACPHY_txfilt20in20st2n_n_SHIFT(rev) 0
#define ACPHY_txfilt20in20st2n_n_MASK(rev)  (0xf << ACPHY_txfilt20in20st2n_n_SHIFT(rev))

/* Register ACPHY_txfilt20in20finescale */
#define ACPHY_txfilt20in20finescale(rev)             0x0b9
#define ACPHY_txfilt20in20finescale_scale_SHIFT(rev) 0
#define ACPHY_txfilt20in20finescale_scale_MASK(rev)  (0xff << ACPHY_txfilt20in20finescale_scale_SHIFT(rev))

/* Register ACPHY_txfilt40in40st0a1 */
#define ACPHY_txfilt40in40st0a1(rev)           0x0ba
#define ACPHY_txfilt40in40st0a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt40in40st0a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt40in40st0a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt40in40st0a2 */
#define ACPHY_txfilt40in40st0a2(rev)           0x0bb
#define ACPHY_txfilt40in40st0a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt40in40st0a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt40in40st0a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt40in40st0n */
#define ACPHY_txfilt40in40st0n(rev)         0x0bc
#define ACPHY_txfilt40in40st0n_n_SHIFT(rev) 0
#define ACPHY_txfilt40in40st0n_n_MASK(rev)  (0xf << ACPHY_txfilt40in40st0n_n_SHIFT(rev))

/* Register ACPHY_txfilt40in40st1a1 */
#define ACPHY_txfilt40in40st1a1(rev)           0x0bd
#define ACPHY_txfilt40in40st1a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt40in40st1a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt40in40st1a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt40in40st1a2 */
#define ACPHY_txfilt40in40st1a2(rev)           0x0be
#define ACPHY_txfilt40in40st1a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt40in40st1a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt40in40st1a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt40in40st1n */
#define ACPHY_txfilt40in40st1n(rev)         0x0bf
#define ACPHY_txfilt40in40st1n_n_SHIFT(rev) 0
#define ACPHY_txfilt40in40st1n_n_MASK(rev)  (0xf << ACPHY_txfilt40in40st1n_n_SHIFT(rev))

/* Register ACPHY_txfilt40in40st2a1 */
#define ACPHY_txfilt40in40st2a1(rev)           0x0c0
#define ACPHY_txfilt40in40st2a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt40in40st2a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt40in40st2a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt40in40st2a2 */
#define ACPHY_txfilt40in40st2a2(rev)           0x0c1
#define ACPHY_txfilt40in40st2a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt40in40st2a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt40in40st2a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt40in40st2n */
#define ACPHY_txfilt40in40st2n(rev)         0x0c2
#define ACPHY_txfilt40in40st2n_n_SHIFT(rev) 0
#define ACPHY_txfilt40in40st2n_n_MASK(rev)  (0xf << ACPHY_txfilt40in40st2n_n_SHIFT(rev))

/* Register ACPHY_txfilt40in40finescale */
#define ACPHY_txfilt40in40finescale(rev)             0x0c3
#define ACPHY_txfilt40in40finescale_scale_SHIFT(rev) 0
#define ACPHY_txfilt40in40finescale_scale_MASK(rev)  (0xff << ACPHY_txfilt40in40finescale_scale_SHIFT(rev))

/* Register ACPHY_txfilt80st0a1 */
#define ACPHY_txfilt80st0a1(rev)           0x0c4
#define ACPHY_txfilt80st0a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt80st0a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt80st0a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt80st0a2 */
#define ACPHY_txfilt80st0a2(rev)           0x0c5
#define ACPHY_txfilt80st0a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt80st0a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt80st0a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt80st0n */
#define ACPHY_txfilt80st0n(rev)         0x0c6
#define ACPHY_txfilt80st0n_n_SHIFT(rev) 0
#define ACPHY_txfilt80st0n_n_MASK(rev)  (0xf << ACPHY_txfilt80st0n_n_SHIFT(rev))

/* Register ACPHY_txfilt80st1a1 */
#define ACPHY_txfilt80st1a1(rev)           0x0c7
#define ACPHY_txfilt80st1a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt80st1a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt80st1a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt80st1a2 */
#define ACPHY_txfilt80st1a2(rev)           0x0c8
#define ACPHY_txfilt80st1a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt80st1a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt80st1a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt80st1n */
#define ACPHY_txfilt80st1n(rev)         0x0c9
#define ACPHY_txfilt80st1n_n_SHIFT(rev) 0
#define ACPHY_txfilt80st1n_n_MASK(rev)  (0xf << ACPHY_txfilt80st1n_n_SHIFT(rev))

/* Register ACPHY_txfilt80st2a1 */
#define ACPHY_txfilt80st2a1(rev)           0x0ca
#define ACPHY_txfilt80st2a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt80st2a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt80st2a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt80st2a2 */
#define ACPHY_txfilt80st2a2(rev)           0x0cb
#define ACPHY_txfilt80st2a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt80st2a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt80st2a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt80st2n */
#define ACPHY_txfilt80st2n(rev)         0x0cc
#define ACPHY_txfilt80st2n_n_SHIFT(rev) 0
#define ACPHY_txfilt80st2n_n_MASK(rev)  (0xf << ACPHY_txfilt80st2n_n_SHIFT(rev))

/* Register ACPHY_txfilt80finescale */
#define ACPHY_txfilt80finescale(rev)             0x0cd
#define ACPHY_txfilt80finescale_scale_SHIFT(rev) 0
#define ACPHY_txfilt80finescale_scale_MASK(rev)  (0xff << ACPHY_txfilt80finescale_scale_SHIFT(rev))

/* Register ACPHY_txfilt20in40st0a1 */
#define ACPHY_txfilt20in40st0a1(rev)           0x0ce
#define ACPHY_txfilt20in40st0a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt20in40st0a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt20in40st0a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt20in40st0a2 */
#define ACPHY_txfilt20in40st0a2(rev)           0x0cf
#define ACPHY_txfilt20in40st0a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt20in40st0a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt20in40st0a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt20in40st0n */
#define ACPHY_txfilt20in40st0n(rev)         0x0d0
#define ACPHY_txfilt20in40st0n_n_SHIFT(rev) 0
#define ACPHY_txfilt20in40st0n_n_MASK(rev)  (0xf << ACPHY_txfilt20in40st0n_n_SHIFT(rev))

/* Register ACPHY_txfilt20in40st1a1 */
#define ACPHY_txfilt20in40st1a1(rev)           0x0d1
#define ACPHY_txfilt20in40st1a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt20in40st1a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt20in40st1a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt20in40st1a2 */
#define ACPHY_txfilt20in40st1a2(rev)           0x0d2
#define ACPHY_txfilt20in40st1a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt20in40st1a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt20in40st1a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt20in40st1n */
#define ACPHY_txfilt20in40st1n(rev)         0x0d3
#define ACPHY_txfilt20in40st1n_n_SHIFT(rev) 0
#define ACPHY_txfilt20in40st1n_n_MASK(rev)  (0xf << ACPHY_txfilt20in40st1n_n_SHIFT(rev))

/* Register ACPHY_txfilt20in40st2a1 */
#define ACPHY_txfilt20in40st2a1(rev)           0x0d4
#define ACPHY_txfilt20in40st2a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt20in40st2a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt20in40st2a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt20in40st2a2 */
#define ACPHY_txfilt20in40st2a2(rev)           0x0d5
#define ACPHY_txfilt20in40st2a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt20in40st2a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt20in40st2a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt20in40st2n */
#define ACPHY_txfilt20in40st2n(rev)         0x0d6
#define ACPHY_txfilt20in40st2n_n_SHIFT(rev) 0
#define ACPHY_txfilt20in40st2n_n_MASK(rev)  (0xf << ACPHY_txfilt20in40st2n_n_SHIFT(rev))

/* Register ACPHY_txfilt20in40finescale */
#define ACPHY_txfilt20in40finescale(rev)             0x0d7
#define ACPHY_txfilt20in40finescale_scale_SHIFT(rev) 0
#define ACPHY_txfilt20in40finescale_scale_MASK(rev)  (0xff << ACPHY_txfilt20in40finescale_scale_SHIFT(rev))

/* Register ACPHY_txfilt20in80st0a1 */
#define ACPHY_txfilt20in80st0a1(rev)           0x0d8
#define ACPHY_txfilt20in80st0a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt20in80st0a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt20in80st0a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt20in80st0a2 */
#define ACPHY_txfilt20in80st0a2(rev)           0x0d9
#define ACPHY_txfilt20in80st0a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt20in80st0a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt20in80st0a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt20in80st0n */
#define ACPHY_txfilt20in80st0n(rev)         0x0da
#define ACPHY_txfilt20in80st0n_n_SHIFT(rev) 0
#define ACPHY_txfilt20in80st0n_n_MASK(rev)  (0xf << ACPHY_txfilt20in80st0n_n_SHIFT(rev))

/* Register ACPHY_txfilt20in80st1a1 */
#define ACPHY_txfilt20in80st1a1(rev)           0x0db
#define ACPHY_txfilt20in80st1a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt20in80st1a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt20in80st1a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt20in80st1a2 */
#define ACPHY_txfilt20in80st1a2(rev)           0x0dc
#define ACPHY_txfilt20in80st1a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt20in80st1a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt20in80st1a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt20in80st1n */
#define ACPHY_txfilt20in80st1n(rev)         0x0dd
#define ACPHY_txfilt20in80st1n_n_SHIFT(rev) 0
#define ACPHY_txfilt20in80st1n_n_MASK(rev)  (0xf << ACPHY_txfilt20in80st1n_n_SHIFT(rev))

/* Register ACPHY_txfilt20in80st2a1 */
#define ACPHY_txfilt20in80st2a1(rev)           0x0de
#define ACPHY_txfilt20in80st2a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt20in80st2a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt20in80st2a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt20in80st2a2 */
#define ACPHY_txfilt20in80st2a2(rev)           0x0df
#define ACPHY_txfilt20in80st2a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt20in80st2a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt20in80st2a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt20in80st2n */
#define ACPHY_txfilt20in80st2n(rev)         0x0e0
#define ACPHY_txfilt20in80st2n_n_SHIFT(rev) 0
#define ACPHY_txfilt20in80st2n_n_MASK(rev)  (0xf << ACPHY_txfilt20in80st2n_n_SHIFT(rev))

/* Register ACPHY_txfilt20in80finescale */
#define ACPHY_txfilt20in80finescale(rev)             0x0e1
#define ACPHY_txfilt20in80finescale_scale_SHIFT(rev) 0
#define ACPHY_txfilt20in80finescale_scale_MASK(rev)  (0xff << ACPHY_txfilt20in80finescale_scale_SHIFT(rev))

/* Register ACPHY_txfilt40in80st0a1 */
#define ACPHY_txfilt40in80st0a1(rev)           0x0e2
#define ACPHY_txfilt40in80st0a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt40in80st0a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt40in80st0a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt40in80st0a2 */
#define ACPHY_txfilt40in80st0a2(rev)           0x0e3
#define ACPHY_txfilt40in80st0a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt40in80st0a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt40in80st0a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt40in80st0n */
#define ACPHY_txfilt40in80st0n(rev)         0x0e4
#define ACPHY_txfilt40in80st0n_n_SHIFT(rev) 0
#define ACPHY_txfilt40in80st0n_n_MASK(rev)  (0xf << ACPHY_txfilt40in80st0n_n_SHIFT(rev))

/* Register ACPHY_txfilt40in80st1a1 */
#define ACPHY_txfilt40in80st1a1(rev)           0x0e5
#define ACPHY_txfilt40in80st1a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt40in80st1a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt40in80st1a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt40in80st1a2 */
#define ACPHY_txfilt40in80st1a2(rev)           0x0e6
#define ACPHY_txfilt40in80st1a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt40in80st1a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt40in80st1a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt40in80st1n */
#define ACPHY_txfilt40in80st1n(rev)         0x0e7
#define ACPHY_txfilt40in80st1n_n_SHIFT(rev) 0
#define ACPHY_txfilt40in80st1n_n_MASK(rev)  (0xf << ACPHY_txfilt40in80st1n_n_SHIFT(rev))

/* Register ACPHY_txfilt40in80st2a1 */
#define ACPHY_txfilt40in80st2a1(rev)           0x0e8
#define ACPHY_txfilt40in80st2a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt40in80st2a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt40in80st2a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt40in80st2a2 */
#define ACPHY_txfilt40in80st2a2(rev)           0x0e9
#define ACPHY_txfilt40in80st2a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt40in80st2a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt40in80st2a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt40in80st2n */
#define ACPHY_txfilt40in80st2n(rev)         0x0ea
#define ACPHY_txfilt40in80st2n_n_SHIFT(rev) 0
#define ACPHY_txfilt40in80st2n_n_MASK(rev)  (0xf << ACPHY_txfilt40in80st2n_n_SHIFT(rev))

/* Register ACPHY_txfilt40in80finescale */
#define ACPHY_txfilt40in80finescale(rev)             0x0eb
#define ACPHY_txfilt40in80finescale_scale_SHIFT(rev) 0
#define ACPHY_txfilt40in80finescale_scale_MASK(rev)  (0xff << ACPHY_txfilt40in80finescale_scale_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in20st0a1 */
#define ACPHY_txfiltbphy20in20st0a1(rev)           (ACREV_GE(rev,40) ? 0x0ec : (ACREV_GE(rev,36) ? 0x100 : (ACREV_GE(rev,26) ? 0x0ec : (ACREV_GE(rev,25) ? 0x100 : 0x0ec))))
#define ACPHY_txfiltbphy20in20st0a1_ak1_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in20st0a1_ak1_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in20st0a1_ak1_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in20st0a2 */
#define ACPHY_txfiltbphy20in20st0a2(rev)           (ACREV_GE(rev,40) ? 0x0ed : (ACREV_GE(rev,36) ? 0x101 : (ACREV_GE(rev,26) ? 0x0ed : (ACREV_GE(rev,25) ? 0x101 : 0x0ed))))
#define ACPHY_txfiltbphy20in20st0a2_ak2_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in20st0a2_ak2_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in20st0a2_ak2_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in20st0n */
#define ACPHY_txfiltbphy20in20st0n(rev)         (ACREV_GE(rev,40) ? 0x0ee : (ACREV_GE(rev,36) ? 0x102 : (ACREV_GE(rev,26) ? 0x0ee : (ACREV_GE(rev,25) ? 0x102 : 0x0ee))))
#define ACPHY_txfiltbphy20in20st0n_n_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in20st0n_n_MASK(rev)  (0xf << ACPHY_txfiltbphy20in20st0n_n_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in20st1a1 */
#define ACPHY_txfiltbphy20in20st1a1(rev)           (ACREV_GE(rev,40) ? 0x0ef : (ACREV_GE(rev,36) ? 0x103 : (ACREV_GE(rev,26) ? 0x0ef : (ACREV_GE(rev,25) ? 0x103 : 0x0ef))))
#define ACPHY_txfiltbphy20in20st1a1_ak1_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in20st1a1_ak1_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in20st1a1_ak1_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in20st1a2 */
#define ACPHY_txfiltbphy20in20st1a2(rev)           (ACREV_GE(rev,40) ? 0x0f0 : (ACREV_GE(rev,36) ? 0x104 : (ACREV_GE(rev,26) ? 0x0f0 : (ACREV_GE(rev,25) ? 0x104 : 0x0f0))))
#define ACPHY_txfiltbphy20in20st1a2_ak2_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in20st1a2_ak2_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in20st1a2_ak2_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in20st1n */
#define ACPHY_txfiltbphy20in20st1n(rev)         (ACREV_GE(rev,40) ? 0x0f1 : (ACREV_GE(rev,36) ? 0x105 : (ACREV_GE(rev,26) ? 0x0f1 : (ACREV_GE(rev,25) ? 0x105 : 0x0f1))))
#define ACPHY_txfiltbphy20in20st1n_n_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in20st1n_n_MASK(rev)  (0xf << ACPHY_txfiltbphy20in20st1n_n_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in20st2a1 */
#define ACPHY_txfiltbphy20in20st2a1(rev)           (ACREV_GE(rev,40) ? 0x0f2 : (ACREV_GE(rev,36) ? 0x106 : (ACREV_GE(rev,26) ? 0x0f2 : (ACREV_GE(rev,25) ? 0x106 : 0x0f2))))
#define ACPHY_txfiltbphy20in20st2a1_ak1_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in20st2a1_ak1_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in20st2a1_ak1_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in20st2a2 */
#define ACPHY_txfiltbphy20in20st2a2(rev)           (ACREV_GE(rev,40) ? 0x0f3 : (ACREV_GE(rev,36) ? 0x107 : (ACREV_GE(rev,26) ? 0x0f3 : (ACREV_GE(rev,25) ? 0x107 : 0x0f3))))
#define ACPHY_txfiltbphy20in20st2a2_ak2_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in20st2a2_ak2_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in20st2a2_ak2_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in20st2n */
#define ACPHY_txfiltbphy20in20st2n(rev)         (ACREV_GE(rev,40) ? 0x0f4 : (ACREV_GE(rev,36) ? 0x108 : (ACREV_GE(rev,26) ? 0x0f4 : (ACREV_GE(rev,25) ? 0x108 : 0x0f4))))
#define ACPHY_txfiltbphy20in20st2n_n_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in20st2n_n_MASK(rev)  (0xf << ACPHY_txfiltbphy20in20st2n_n_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in20finescale */
#define ACPHY_txfiltbphy20in20finescale(rev)             (ACREV_GE(rev,40) ? 0x0f5 : (ACREV_GE(rev,36) ? 0x109 : (ACREV_GE(rev,26) ? 0x0f5 : (ACREV_GE(rev,25) ? 0x109 : 0x0f5))))
#define ACPHY_txfiltbphy20in20finescale_scale_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in20finescale_scale_MASK(rev)  (0xff << ACPHY_txfiltbphy20in20finescale_scale_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in40st0a1 */
#define ACPHY_txfiltbphy20in40st0a1(rev)           (ACREV_GE(rev,40) ? 0x0f6 : (ACREV_GE(rev,36) ? 0x10a : (ACREV_GE(rev,26) ? 0x0f6 : (ACREV_GE(rev,25) ? 0x10a : 0x0f6))))
#define ACPHY_txfiltbphy20in40st0a1_ak1_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in40st0a1_ak1_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in40st0a1_ak1_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in40st0a2 */
#define ACPHY_txfiltbphy20in40st0a2(rev)           (ACREV_GE(rev,40) ? 0x0f7 : (ACREV_GE(rev,36) ? 0x10b : (ACREV_GE(rev,26) ? 0x0f7 : (ACREV_GE(rev,25) ? 0x10b : 0x0f7))))
#define ACPHY_txfiltbphy20in40st0a2_ak2_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in40st0a2_ak2_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in40st0a2_ak2_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in40st0n */
#define ACPHY_txfiltbphy20in40st0n(rev)         (ACREV_GE(rev,40) ? 0x0f8 : (ACREV_GE(rev,36) ? 0x10c : (ACREV_GE(rev,26) ? 0x0f8 : (ACREV_GE(rev,25) ? 0x10c : 0x0f8))))
#define ACPHY_txfiltbphy20in40st0n_n_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in40st0n_n_MASK(rev)  (0xf << ACPHY_txfiltbphy20in40st0n_n_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in40st1a1 */
#define ACPHY_txfiltbphy20in40st1a1(rev)           (ACREV_GE(rev,40) ? 0x0f9 : (ACREV_GE(rev,36) ? 0x10d : (ACREV_GE(rev,26) ? 0x0f9 : (ACREV_GE(rev,25) ? 0x10d : 0x0f9))))
#define ACPHY_txfiltbphy20in40st1a1_ak1_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in40st1a1_ak1_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in40st1a1_ak1_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in40st1a2 */
#define ACPHY_txfiltbphy20in40st1a2(rev)           (ACREV_GE(rev,40) ? 0x0fa : (ACREV_GE(rev,36) ? 0x10e : (ACREV_GE(rev,26) ? 0x0fa : (ACREV_GE(rev,25) ? 0x10e : 0x0fa))))
#define ACPHY_txfiltbphy20in40st1a2_ak2_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in40st1a2_ak2_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in40st1a2_ak2_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in40st1n */
#define ACPHY_txfiltbphy20in40st1n(rev)         (ACREV_GE(rev,40) ? 0x0fb : (ACREV_GE(rev,36) ? 0x10f : (ACREV_GE(rev,26) ? 0x0fb : (ACREV_GE(rev,25) ? 0x10f : 0x0fb))))
#define ACPHY_txfiltbphy20in40st1n_n_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in40st1n_n_MASK(rev)  (0xf << ACPHY_txfiltbphy20in40st1n_n_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in40st2a1 */
#define ACPHY_txfiltbphy20in40st2a1(rev)           (ACREV_GE(rev,40) ? 0x0fc : (ACREV_GE(rev,36) ? 0x110 : (ACREV_GE(rev,26) ? 0x0fc : (ACREV_GE(rev,25) ? 0x110 : 0x0fc))))
#define ACPHY_txfiltbphy20in40st2a1_ak1_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in40st2a1_ak1_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in40st2a1_ak1_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in40st2a2 */
#define ACPHY_txfiltbphy20in40st2a2(rev)           (ACREV_GE(rev,40) ? 0x0fd : (ACREV_GE(rev,36) ? 0x111 : (ACREV_GE(rev,26) ? 0x0fd : (ACREV_GE(rev,25) ? 0x111 : 0x0fd))))
#define ACPHY_txfiltbphy20in40st2a2_ak2_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in40st2a2_ak2_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in40st2a2_ak2_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in40st2n */
#define ACPHY_txfiltbphy20in40st2n(rev)         (ACREV_GE(rev,40) ? 0x0fe : (ACREV_GE(rev,36) ? 0x112 : (ACREV_GE(rev,26) ? 0x0fe : (ACREV_GE(rev,25) ? 0x112 : 0x0fe))))
#define ACPHY_txfiltbphy20in40st2n_n_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in40st2n_n_MASK(rev)  (0xf << ACPHY_txfiltbphy20in40st2n_n_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in40finescale */
#define ACPHY_txfiltbphy20in40finescale(rev)             (ACREV_GE(rev,40) ? 0x0ff : (ACREV_GE(rev,36) ? 0x113 : (ACREV_GE(rev,26) ? 0x0ff : (ACREV_GE(rev,25) ? 0x113 : 0x0ff))))
#define ACPHY_txfiltbphy20in40finescale_scale_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in40finescale_scale_MASK(rev)  (0xff << ACPHY_txfiltbphy20in40finescale_scale_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in80st0a1 */
#define ACPHY_txfiltbphy20in80st0a1(rev)           (ACREV_GE(rev,40) ? 0x100 : (ACREV_GE(rev,36) ? 0x114 : (ACREV_GE(rev,26) ? 0x100 : (ACREV_GE(rev,25) ? 0x114 : 0x100))))
#define ACPHY_txfiltbphy20in80st0a1_ak1_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in80st0a1_ak1_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in80st0a1_ak1_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in80st0a2 */
#define ACPHY_txfiltbphy20in80st0a2(rev)           (ACREV_GE(rev,40) ? 0x101 : (ACREV_GE(rev,36) ? 0x115 : (ACREV_GE(rev,26) ? 0x101 : (ACREV_GE(rev,25) ? 0x115 : 0x101))))
#define ACPHY_txfiltbphy20in80st0a2_ak2_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in80st0a2_ak2_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in80st0a2_ak2_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in80st0n */
#define ACPHY_txfiltbphy20in80st0n(rev)         (ACREV_GE(rev,40) ? 0x102 : (ACREV_GE(rev,36) ? 0x116 : (ACREV_GE(rev,26) ? 0x102 : (ACREV_GE(rev,25) ? 0x116 : 0x102))))
#define ACPHY_txfiltbphy20in80st0n_n_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in80st0n_n_MASK(rev)  (0xf << ACPHY_txfiltbphy20in80st0n_n_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in80st1a1 */
#define ACPHY_txfiltbphy20in80st1a1(rev)           (ACREV_GE(rev,40) ? 0x103 : (ACREV_GE(rev,36) ? 0x117 : (ACREV_GE(rev,26) ? 0x103 : (ACREV_GE(rev,25) ? 0x117 : 0x103))))
#define ACPHY_txfiltbphy20in80st1a1_ak1_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in80st1a1_ak1_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in80st1a1_ak1_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in80st1a2 */
#define ACPHY_txfiltbphy20in80st1a2(rev)           (ACREV_GE(rev,40) ? 0x104 : (ACREV_GE(rev,36) ? 0x118 : (ACREV_GE(rev,26) ? 0x104 : (ACREV_GE(rev,25) ? 0x118 : 0x104))))
#define ACPHY_txfiltbphy20in80st1a2_ak2_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in80st1a2_ak2_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in80st1a2_ak2_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in80st1n */
#define ACPHY_txfiltbphy20in80st1n(rev)         (ACREV_GE(rev,40) ? 0x105 : (ACREV_GE(rev,36) ? 0x119 : (ACREV_GE(rev,26) ? 0x105 : (ACREV_GE(rev,25) ? 0x119 : 0x105))))
#define ACPHY_txfiltbphy20in80st1n_n_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in80st1n_n_MASK(rev)  (0xf << ACPHY_txfiltbphy20in80st1n_n_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in80st2a1 */
#define ACPHY_txfiltbphy20in80st2a1(rev)           (ACREV_GE(rev,40) ? 0x106 : (ACREV_GE(rev,36) ? 0x11a : (ACREV_GE(rev,26) ? 0x106 : (ACREV_GE(rev,25) ? 0x11a : 0x106))))
#define ACPHY_txfiltbphy20in80st2a1_ak1_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in80st2a1_ak1_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in80st2a1_ak1_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in80st2a2 */
#define ACPHY_txfiltbphy20in80st2a2(rev)           (ACREV_GE(rev,40) ? 0x107 : (ACREV_GE(rev,36) ? 0x11b : (ACREV_GE(rev,26) ? 0x107 : (ACREV_GE(rev,25) ? 0x11b : 0x107))))
#define ACPHY_txfiltbphy20in80st2a2_ak2_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in80st2a2_ak2_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in80st2a2_ak2_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in80st2n */
#define ACPHY_txfiltbphy20in80st2n(rev)         (ACREV_GE(rev,40) ? 0x108 : (ACREV_GE(rev,36) ? 0x11c : (ACREV_GE(rev,26) ? 0x108 : (ACREV_GE(rev,25) ? 0x11c : 0x108))))
#define ACPHY_txfiltbphy20in80st2n_n_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in80st2n_n_MASK(rev)  (0xf << ACPHY_txfiltbphy20in80st2n_n_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in80finescale */
#define ACPHY_txfiltbphy20in80finescale(rev)             (ACREV_GE(rev,40) ? 0x109 : (ACREV_GE(rev,36) ? 0x11d : (ACREV_GE(rev,26) ? 0x109 : (ACREV_GE(rev,25) ? 0x11d : 0x109))))
#define ACPHY_txfiltbphy20in80finescale_scale_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in80finescale_scale_MASK(rev)  (0xff << ACPHY_txfiltbphy20in80finescale_scale_SHIFT(rev))

/* Register ACPHY_txfiltbiquadbypass */
#define ACPHY_txfiltbiquadbypass(rev)              (ACREV_GE(rev,40) ? 0x10a : (ACREV_GE(rev,36) ? 0x11e : (ACREV_GE(rev,26) ? 0x10a : (ACREV_GE(rev,25) ? 0x11e : 0x10a))))
#define ACPHY_txfiltbiquadbypass_bypass_SHIFT(rev) 0
#define ACPHY_txfiltbiquadbypass_bypass_MASK(rev)  (0x1 << ACPHY_txfiltbiquadbypass_bypass_SHIFT(rev))

/* Register ACPHY_ofdm_txfiltbypass */
#define ACPHY_ofdm_txfiltbypass(rev)              (ACREV_GE(rev,40) ? 0x10b : (ACREV_GE(rev,36) ? 0x11f : (ACREV_GE(rev,26) ? 0x10b : (ACREV_GE(rev,25) ? 0x11f : (ACREV_GE(rev,18) ? 0x10b : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x10b : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x10b : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x10b : INVALID_ADDRESS)))))))))))
#define ACPHY_ofdm_txfiltbypass_bypass_SHIFT(rev) 0
#define ACPHY_ofdm_txfiltbypass_bypass_MASK(rev)  (0x1 << ACPHY_ofdm_txfiltbypass_bypass_SHIFT(rev))

/* Register ACPHY_cck_txfiltbypass */
#define ACPHY_cck_txfiltbypass(rev)              (ACREV_GE(rev,40) ? 0x10c : (ACREV_GE(rev,36) ? 0x120 : (ACREV_GE(rev,26) ? 0x10c : (ACREV_GE(rev,25) ? 0x120 : (ACREV_GE(rev,18) ? 0x10c : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x10c : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x10c : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x10c : INVALID_ADDRESS)))))))))))
#define ACPHY_cck_txfiltbypass_bypass_SHIFT(rev) 0
#define ACPHY_cck_txfiltbypass_bypass_MASK(rev)  (0x1 << ACPHY_cck_txfiltbypass_bypass_SHIFT(rev))

/* Register ACPHY_PapdCalAddress */
#define ACPHY_PapdCalAddress(rev)                     (ACREV_GE(rev,40) ? 0x120 : (ACREV_GE(rev,36) ? 0x130 : (ACREV_GE(rev,26) ? 0x120 : (ACREV_GE(rev,25) ? 0x130 : 0x120))))
#define ACPHY_PapdCalAddress_papdEndAddr_SHIFT(rev)   8
#define ACPHY_PapdCalAddress_papdEndAddr_MASK(rev)    (ACREV_GE(rev,2) ? (0x7f << ACPHY_PapdCalAddress_papdEndAddr_SHIFT(rev)) : (0x3f << ACPHY_PapdCalAddress_papdEndAddr_SHIFT(rev)))
#define ACPHY_PapdCalAddress_papdReset_SHIFT(rev)     (ACREV_GE(rev,2) ? 7 : 6)
#define ACPHY_PapdCalAddress_papdReset_MASK(rev)      (0x1 << ACPHY_PapdCalAddress_papdReset_SHIFT(rev))
#define ACPHY_PapdCalAddress_papdStartAddr_SHIFT(rev) 0
#define ACPHY_PapdCalAddress_papdStartAddr_MASK(rev)  (ACREV_GE(rev,2) ? (0x7f << ACPHY_PapdCalAddress_papdStartAddr_SHIFT(rev)) : (0x3f << ACPHY_PapdCalAddress_papdStartAddr_SHIFT(rev)))
#define ACPHY_PapdCalAddress_papdCalEn_SHIFT(rev)     15
#define ACPHY_PapdCalAddress_papdCalEn_MASK(rev)      (0x1 << ACPHY_PapdCalAddress_papdCalEn_SHIFT(rev))

/* Register ACPHY_PapdCalYrefEpsilon */
#define ACPHY_PapdCalYrefEpsilon(rev)                       (ACREV_GE(rev,40) ? 0x121 : (ACREV_GE(rev,36) ? 0x131 : (ACREV_GE(rev,26) ? 0x121 : (ACREV_GE(rev,25) ? 0x131 : 0x121))))
#define ACPHY_PapdCalYrefEpsilon_papdEpsilonInit_SHIFT(rev) 8
#define ACPHY_PapdCalYrefEpsilon_papdEpsilonInit_MASK(rev)  (0x7 << ACPHY_PapdCalYrefEpsilon_papdEpsilonInit_SHIFT(rev))
#define ACPHY_PapdCalYrefEpsilon_papdInitYref_SHIFT(rev)    (ACREV_GE(rev,2) ? 7 : 6)
#define ACPHY_PapdCalYrefEpsilon_papdInitYref_MASK(rev)     (0x1 << ACPHY_PapdCalYrefEpsilon_papdInitYref_SHIFT(rev))
#define ACPHY_PapdCalYrefEpsilon_papdYrefAddr_SHIFT(rev)    0
#define ACPHY_PapdCalYrefEpsilon_papdYrefAddr_MASK(rev)     (ACREV_GE(rev,2) ? (0x7f << ACPHY_PapdCalYrefEpsilon_papdYrefAddr_SHIFT(rev)) : (0x3f << ACPHY_PapdCalYrefEpsilon_papdYrefAddr_SHIFT(rev)))

/* Register ACPHY_PapdCalSettle */
#define ACPHY_PapdCalSettle(rev)                          (ACREV_GE(rev,40) ? 0x122 : (ACREV_GE(rev,36) ? 0x132 : (ACREV_GE(rev,26) ? 0x122 : (ACREV_GE(rev,25) ? 0x132 : 0x122))))
#define ACPHY_PapdCalSettle_papd_calSettleTime_SHIFT(rev) 0
#define ACPHY_PapdCalSettle_papd_calSettleTime_MASK(rev)  (0xfff << ACPHY_PapdCalSettle_papd_calSettleTime_SHIFT(rev))

/* Register ACPHY_PapdCalCorrelate */
#define ACPHY_PapdCalCorrelate(rev)                        (ACREV_GE(rev,40) ? 0x123 : (ACREV_GE(rev,36) ? 0x133 : (ACREV_GE(rev,26) ? 0x123 : (ACREV_GE(rev,25) ? 0x133 : 0x123))))
#define ACPHY_PapdCalCorrelate_papd_calCorrTime_SHIFT(rev) 0
#define ACPHY_PapdCalCorrelate_papd_calCorrTime_MASK(rev)  (0xfff << ACPHY_PapdCalCorrelate_papd_calCorrTime_SHIFT(rev))

/* Register ACPHY_PapdCalStart */
#define ACPHY_PapdCalStart(rev)                 (ACREV_GE(rev,40) ? 0x124 : (ACREV_GE(rev,36) ? 0x134 : (ACREV_GE(rev,26) ? 0x124 : (ACREV_GE(rev,25) ? 0x134 : 0x124))))
#define ACPHY_PapdCalStart_papdStart_SHIFT(rev) 0
#define ACPHY_PapdCalStart_papdStart_MASK(rev)  (0x1 << ACPHY_PapdCalStart_papdStart_SHIFT(rev))

/* Register ACPHY_papdCalCorrDebugAddr */
#define ACPHY_papdCalCorrDebugAddr(rev)                         (ACREV_GE(rev,40) ? 0x125 : (ACREV_GE(rev,36) ? 0x135 : (ACREV_GE(rev,26) ? 0x125 : (ACREV_GE(rev,25) ? 0x135 : 0x125))))
#define ACPHY_papdCalCorrDebugAddr_papdCorrDebugAddr_SHIFT(rev) 0
#define ACPHY_papdCalCorrDebugAddr_papdCorrDebugAddr_MASK(rev)  (ACREV_GE(rev,2) ? (0x7f << ACPHY_papdCalCorrDebugAddr_papdCorrDebugAddr_SHIFT(rev)) : (0x3f << ACPHY_papdCalCorrDebugAddr_papdCorrDebugAddr_SHIFT(rev)))
#define ACPHY_papdCalCorrDebugAddr_papdCorrDebugmode_SHIFT(rev) 7
#define ACPHY_papdCalCorrDebugAddr_papdCorrDebugmode_MASK(rev)  (0x1 << ACPHY_papdCalCorrDebugAddr_papdCorrDebugmode_SHIFT(rev))
#define ACPHY_papdCalCorrDebugAddr_papdcalStartMode_SHIFT(rev)  8
#define ACPHY_papdCalCorrDebugAddr_papdcalStartMode_MASK(rev)   (0x1 << ACPHY_papdCalCorrDebugAddr_papdcalStartMode_SHIFT(rev))
#define ACPHY_papdCalCorrDebugAddr_papdcalStartCnt_SHIFT(rev)   9
#define ACPHY_papdCalCorrDebugAddr_papdcalStartCnt_MASK(rev)    (0x7f << ACPHY_papdCalCorrDebugAddr_papdcalStartCnt_SHIFT(rev))

/* Register ACPHY_PapdEpsilonUpdateIterations */
#define ACPHY_PapdEpsilonUpdateIterations(rev)                               (ACREV_GE(rev,40) ? 0x126 : (ACREV_GE(rev,36) ? 0x136 : (ACREV_GE(rev,26) ? 0x126 : (ACREV_GE(rev,25) ? 0x136 : 0x126))))
#define ACPHY_PapdEpsilonUpdateIterations_epsilonUpdateIterations_SHIFT(rev) 0
#define ACPHY_PapdEpsilonUpdateIterations_epsilonUpdateIterations_MASK(rev)  (0x1ff << ACPHY_PapdEpsilonUpdateIterations_epsilonUpdateIterations_SHIFT(rev))

/* Register ACPHY_PapdIpaOffCorr */
#define ACPHY_PapdIpaOffCorr(rev)                          (ACREV_GE(rev,40) ? 0x127 : (ACREV_GE(rev,36) ? 0x137 : (ACREV_GE(rev,26) ? 0x127 : (ACREV_GE(rev,25) ? 0x137 : 0x127))))
#define ACPHY_PapdIpaOffCorr_papd_calIpaOffCorr_SHIFT(rev) 0
#define ACPHY_PapdIpaOffCorr_papd_calIpaOffCorr_MASK(rev)  (0xfff << ACPHY_PapdIpaOffCorr_papd_calIpaOffCorr_SHIFT(rev))

/* Register ACPHY_PapdIpaOffPower */
#define ACPHY_PapdIpaOffPower(rev)                           (ACREV_GE(rev,40) ? 0x128 : (ACREV_GE(rev,36) ? 0x138 : (ACREV_GE(rev,26) ? 0x128 : (ACREV_GE(rev,25) ? 0x138 : 0x128))))
#define ACPHY_PapdIpaOffPower_papd_calIpaOffPower_SHIFT(rev) 0
#define ACPHY_PapdIpaOffPower_papd_calIpaOffPower_MASK(rev)  (0xfff << ACPHY_PapdIpaOffPower_papd_calIpaOffPower_SHIFT(rev))

/* Register ACPHY_PapdCalCoreSel */
#define ACPHY_PapdCalCoreSel(rev)                   (ACREV_GE(rev,40) ? 0x129 : (ACREV_GE(rev,36) ? 0x139 : (ACREV_GE(rev,26) ? 0x129 : (ACREV_GE(rev,25) ? 0x139 : 0x129))))
#define ACPHY_PapdCalCoreSel_papdCoreSel_SHIFT(rev) 0
#define ACPHY_PapdCalCoreSel_papdCoreSel_MASK(rev)  (0x3 << ACPHY_PapdCalCoreSel_papdCoreSel_SHIFT(rev))

/* Register ACPHY_PapdCalTableMode */
#define ACPHY_PapdCalTableMode(rev)                              (ACREV_GE(rev,40) ? 0x12a : (ACREV_GE(rev,36) ? 0x13a : (ACREV_GE(rev,26) ? 0x12a : (ACREV_GE(rev,25) ? 0x13a : (ACREV_GE(rev,2) ? 0x12a : INVALID_ADDRESS)))))
#define ACPHY_PapdCalTableMode_papdOverrideLowpwrMode_SHIFT(rev) 13
#define ACPHY_PapdCalTableMode_papdOverrideLowpwrMode_MASK(rev)  (0x1 << ACPHY_PapdCalTableMode_papdOverrideLowpwrMode_SHIFT(rev))
#define ACPHY_PapdCalTableMode_papdOverrideLowpwrEn_SHIFT(rev)   12
#define ACPHY_PapdCalTableMode_papdOverrideLowpwrEn_MASK(rev)    (0x1 << ACPHY_PapdCalTableMode_papdOverrideLowpwrEn_SHIFT(rev))
#define ACPHY_PapdCalTableMode_papdYrefAddrLowpwr_SHIFT(rev)     4
#define ACPHY_PapdCalTableMode_papdYrefAddrLowpwr_MASK(rev)      (0x7f << ACPHY_PapdCalTableMode_papdYrefAddrLowpwr_SHIFT(rev))
#define ACPHY_PapdCalTableMode_papdLowpwrTableEn_SHIFT(rev)      2
#define ACPHY_PapdCalTableMode_papdLowpwrTableEn_MASK(rev)       (0x1 << ACPHY_PapdCalTableMode_papdLowpwrTableEn_SHIFT(rev))
#define ACPHY_PapdCalTableMode_papdHighResEn_SHIFT(rev)          1
#define ACPHY_PapdCalTableMode_papdHighResEn_MASK(rev)           (0x1 << ACPHY_PapdCalTableMode_papdHighResEn_SHIFT(rev))
#define ACPHY_PapdCalTableMode_papdTwoTableEn_SHIFT(rev)         0
#define ACPHY_PapdCalTableMode_papdTwoTableEn_MASK(rev)          (0x1 << ACPHY_PapdCalTableMode_papdTwoTableEn_SHIFT(rev))

/* Register ACPHY_ClassifierCtrl */
#define ACPHY_ClassifierCtrl(rev)                           0x140
#define ACPHY_ClassifierCtrl_classifierSel0_SHIFT(rev)      0
#define ACPHY_ClassifierCtrl_classifierSel0_MASK(rev)       (0x1 << ACPHY_ClassifierCtrl_classifierSel0_SHIFT(rev))
#define ACPHY_ClassifierCtrl_classifierSel1_SHIFT(rev)      1
#define ACPHY_ClassifierCtrl_classifierSel1_MASK(rev)       (0x1 << ACPHY_ClassifierCtrl_classifierSel1_SHIFT(rev))
#define ACPHY_ClassifierCtrl_classifierSel2_SHIFT(rev)      2
#define ACPHY_ClassifierCtrl_classifierSel2_MASK(rev)       (0x1 << ACPHY_ClassifierCtrl_classifierSel2_SHIFT(rev))
#define ACPHY_ClassifierCtrl_MaxrxStatusCnt_SHIFT(rev)      4
#define ACPHY_ClassifierCtrl_MaxrxStatusCnt_MASK(rev)       (0x3f << ACPHY_ClassifierCtrl_MaxrxStatusCnt_SHIFT(rev))
#define ACPHY_ClassifierCtrl_cck2ofdmstateflipen_SHIFT(rev) 10
#define ACPHY_ClassifierCtrl_cck2ofdmstateflipen_MASK(rev)  (0x1 << ACPHY_ClassifierCtrl_cck2ofdmstateflipen_SHIFT(rev))
#define ACPHY_ClassifierCtrl_mac_bphy_band_sel_SHIFT(rev)   11
#define ACPHY_ClassifierCtrl_mac_bphy_band_sel_MASK(rev)    (0x1 << ACPHY_ClassifierCtrl_mac_bphy_band_sel_SHIFT(rev))

/* Register ACPHY_RxMacifMode */
#define ACPHY_RxMacifMode(rev)                                0x141
#define ACPHY_RxMacifMode_sampleCoreSel_SHIFT(rev)            0
#define ACPHY_RxMacifMode_sampleCoreSel_MASK(rev)             (0x3 << ACPHY_RxMacifMode_sampleCoreSel_SHIFT(rev))
#define ACPHY_RxMacifMode_passthrough_SHIFT(rev)              2
#define ACPHY_RxMacifMode_passthrough_MASK(rev)               (0x3 << ACPHY_RxMacifMode_passthrough_SHIFT(rev))
#define ACPHY_RxMacifMode_idleTimeUseCrsEd_SHIFT(rev)         4
#define ACPHY_RxMacifMode_idleTimeUseCrsEd_MASK(rev)          (0x1 << ACPHY_RxMacifMode_idleTimeUseCrsEd_SHIFT(rev))
#define ACPHY_RxMacifMode_idleTimeUseCrsSigDet_SHIFT(rev)     5
#define ACPHY_RxMacifMode_idleTimeUseCrsSigDet_MASK(rev)      (0x1 << ACPHY_RxMacifMode_idleTimeUseCrsSigDet_SHIFT(rev))
#define ACPHY_RxMacifMode_idleTimeUseCrsTx_SHIFT(rev)         6
#define ACPHY_RxMacifMode_idleTimeUseCrsTx_MASK(rev)          (0x1 << ACPHY_RxMacifMode_idleTimeUseCrsTx_SHIFT(rev))
#define ACPHY_RxMacifMode_clearIdleTimeCounters_SHIFT(rev)    7
#define ACPHY_RxMacifMode_clearIdleTimeCounters_MASK(rev)     (0x1 << ACPHY_RxMacifMode_clearIdleTimeCounters_SHIFT(rev))
#define ACPHY_RxMacifMode_enableIdleTimeCounters_SHIFT(rev)   8
#define ACPHY_RxMacifMode_enableIdleTimeCounters_MASK(rev)    (0x1 << ACPHY_RxMacifMode_enableIdleTimeCounters_SHIFT(rev))
#define ACPHY_RxMacifMode_sendDummyHdrStat_SHIFT(rev)         9
#define ACPHY_RxMacifMode_sendDummyHdrStat_MASK(rev)          (0x1 << ACPHY_RxMacifMode_sendDummyHdrStat_SHIFT(rev))
#define ACPHY_RxMacifMode_immabort_SHIFT(rev)                 10
#define ACPHY_RxMacifMode_immabort_MASK(rev)                  (0x1 << ACPHY_RxMacifMode_immabort_SHIFT(rev))
#define ACPHY_RxMacifMode_AbortStatusEn_SHIFT(rev)            11
#define ACPHY_RxMacifMode_AbortStatusEn_MASK(rev)             (0x1 << ACPHY_RxMacifMode_AbortStatusEn_SHIFT(rev))
#define ACPHY_RxMacifMode_IgnoreLPI_SHIFT(rev)                12
#define ACPHY_RxMacifMode_IgnoreLPI_MASK(rev)                 (0x1 << ACPHY_RxMacifMode_IgnoreLPI_SHIFT(rev))
#define ACPHY_RxMacifMode_RxFrameErrorLat_abort_en_SHIFT(rev) 12
#define ACPHY_RxMacifMode_RxFrameErrorLat_abort_en_MASK(rev)  (0x1 << ACPHY_RxMacifMode_RxFrameErrorLat_abort_en_SHIFT(rev))

/* Register ACPHY_RxStatusLatchCtrl */
#define ACPHY_RxStatusLatchCtrl(rev)                  0x142
#define ACPHY_RxStatusLatchCtrl_LatchCtrl0_SHIFT(rev) 0
#define ACPHY_RxStatusLatchCtrl_LatchCtrl0_MASK(rev)  (0x1 << ACPHY_RxStatusLatchCtrl_LatchCtrl0_SHIFT(rev))
#define ACPHY_RxStatusLatchCtrl_LatchCtrl1_SHIFT(rev) 1
#define ACPHY_RxStatusLatchCtrl_LatchCtrl1_MASK(rev)  (0x1 << ACPHY_RxStatusLatchCtrl_LatchCtrl1_SHIFT(rev))

/* Register ACPHY_RxStatus0 */
#define ACPHY_RxStatus0(rev)                0x143
#define ACPHY_RxStatus0_RxStatus_SHIFT(rev) 0
#define ACPHY_RxStatus0_RxStatus_MASK(rev)  (0xffff << ACPHY_RxStatus0_RxStatus_SHIFT(rev))

/* Register ACPHY_RxStatus1 */
#define ACPHY_RxStatus1(rev)                0x144
#define ACPHY_RxStatus1_RxStatus_SHIFT(rev) 0
#define ACPHY_RxStatus1_RxStatus_MASK(rev)  (0xffff << ACPHY_RxStatus1_RxStatus_SHIFT(rev))

/* Register ACPHY_RxStatus2 */
#define ACPHY_RxStatus2(rev)                0x145
#define ACPHY_RxStatus2_RxStatus_SHIFT(rev) 0
#define ACPHY_RxStatus2_RxStatus_MASK(rev)  (0xffff << ACPHY_RxStatus2_RxStatus_SHIFT(rev))

/* Register ACPHY_RxStatus3 */
#define ACPHY_RxStatus3(rev)                0x146
#define ACPHY_RxStatus3_RxStatus_SHIFT(rev) 0
#define ACPHY_RxStatus3_RxStatus_MASK(rev)  (0xffff << ACPHY_RxStatus3_RxStatus_SHIFT(rev))

/* Register ACPHY_RxStatus4 */
#define ACPHY_RxStatus4(rev)                0x147
#define ACPHY_RxStatus4_RxStatus_SHIFT(rev) 0
#define ACPHY_RxStatus4_RxStatus_MASK(rev)  (0xffff << ACPHY_RxStatus4_RxStatus_SHIFT(rev))

/* Register ACPHY_RxStatus5 */
#define ACPHY_RxStatus5(rev)                0x148
#define ACPHY_RxStatus5_RxStatus_SHIFT(rev) 0
#define ACPHY_RxStatus5_RxStatus_MASK(rev)  (0xffff << ACPHY_RxStatus5_RxStatus_SHIFT(rev))

/* Register ACPHY_RxStatusWord0 */
#define ACPHY_RxStatusWord0(rev)                   0x149
#define ACPHY_RxStatusWord0_DbgRxStatus_SHIFT(rev) 0
#define ACPHY_RxStatusWord0_DbgRxStatus_MASK(rev)  (0xffff << ACPHY_RxStatusWord0_DbgRxStatus_SHIFT(rev))

/* Register ACPHY_RxStatusWord1 */
#define ACPHY_RxStatusWord1(rev)                   0x14a
#define ACPHY_RxStatusWord1_DbgRxStatus_SHIFT(rev) 0
#define ACPHY_RxStatusWord1_DbgRxStatus_MASK(rev)  (0xffff << ACPHY_RxStatusWord1_DbgRxStatus_SHIFT(rev))

/* Register ACPHY_RxStatusWord2 */
#define ACPHY_RxStatusWord2(rev)                   0x14b
#define ACPHY_RxStatusWord2_DbgRxStatus_SHIFT(rev) 0
#define ACPHY_RxStatusWord2_DbgRxStatus_MASK(rev)  (0xffff << ACPHY_RxStatusWord2_DbgRxStatus_SHIFT(rev))

/* Register ACPHY_RxStatusWord3 */
#define ACPHY_RxStatusWord3(rev)                   0x14c
#define ACPHY_RxStatusWord3_DbgRxStatus_SHIFT(rev) 0
#define ACPHY_RxStatusWord3_DbgRxStatus_MASK(rev)  (0xffff << ACPHY_RxStatusWord3_DbgRxStatus_SHIFT(rev))

/* Register ACPHY_RxStatusWord4 */
#define ACPHY_RxStatusWord4(rev)                   0x14d
#define ACPHY_RxStatusWord4_DbgRxStatus_SHIFT(rev) 0
#define ACPHY_RxStatusWord4_DbgRxStatus_MASK(rev)  (0xffff << ACPHY_RxStatusWord4_DbgRxStatus_SHIFT(rev))

/* Register ACPHY_RxStatusWord5 */
#define ACPHY_RxStatusWord5(rev)                   0x14e
#define ACPHY_RxStatusWord5_DbgRxStatus_SHIFT(rev) 0
#define ACPHY_RxStatusWord5_DbgRxStatus_MASK(rev)  (0xffff << ACPHY_RxStatusWord5_DbgRxStatus_SHIFT(rev))

/* Register ACPHY_RxStatusWord6 */
#define ACPHY_RxStatusWord6(rev)                   0x14f
#define ACPHY_RxStatusWord6_DbgRxStatus_SHIFT(rev) 0
#define ACPHY_RxStatusWord6_DbgRxStatus_MASK(rev)  (0xffff << ACPHY_RxStatusWord6_DbgRxStatus_SHIFT(rev))

/* Register ACPHY_RxStatusWord7 */
#define ACPHY_RxStatusWord7(rev)                   0x150
#define ACPHY_RxStatusWord7_DbgRxStatus_SHIFT(rev) 0
#define ACPHY_RxStatusWord7_DbgRxStatus_MASK(rev)  (0xffff << ACPHY_RxStatusWord7_DbgRxStatus_SHIFT(rev))

/* Register ACPHY_RxStatusWord8 */
#define ACPHY_RxStatusWord8(rev)                   0x151
#define ACPHY_RxStatusWord8_DbgRxStatus_SHIFT(rev) 0
#define ACPHY_RxStatusWord8_DbgRxStatus_MASK(rev)  (0xffff << ACPHY_RxStatusWord8_DbgRxStatus_SHIFT(rev))

/* Register ACPHY_PhyStatsFreqEst */
#define ACPHY_PhyStatsFreqEst(rev)               0x152
#define ACPHY_PhyStatsFreqEst_FreqEst_SHIFT(rev) 0
#define ACPHY_PhyStatsFreqEst_FreqEst_MASK(rev)  (0xffff << ACPHY_PhyStatsFreqEst_FreqEst_SHIFT(rev))

/* Register ACPHY_PhyStatsAdvRetard */
#define ACPHY_PhyStatsAdvRetard(rev)                 0x153
#define ACPHY_PhyStatsAdvRetard_AdvRetard_SHIFT(rev) 0
#define ACPHY_PhyStatsAdvRetard_AdvRetard_MASK(rev)  (0xffff << ACPHY_PhyStatsAdvRetard_AdvRetard_SHIFT(rev))

/* Register ACPHY_PhyStatsPartialAidCountDwn */
#define ACPHY_PhyStatsPartialAidCountDwn(rev)                               0x154
#define ACPHY_PhyStatsPartialAidCountDwn_PartialAidCountDwn_SHIFT(rev)      0
#define ACPHY_PhyStatsPartialAidCountDwn_PartialAidCountDwn_MASK(rev)       (0x1 << ACPHY_PhyStatsPartialAidCountDwn_PartialAidCountDwn_SHIFT(rev))
#define ACPHY_PhyStatsPartialAidCountDwn_LDPCLengthErrorDetected_SHIFT(rev) 1
#define ACPHY_PhyStatsPartialAidCountDwn_LDPCLengthErrorDetected_MASK(rev)  (0x1 << ACPHY_PhyStatsPartialAidCountDwn_LDPCLengthErrorDetected_SHIFT(rev))
#define ACPHY_PhyStatsPartialAidCountDwn_DemodWaitStatus_SHIFT(rev)         2
#define ACPHY_PhyStatsPartialAidCountDwn_DemodWaitStatus_MASK(rev)          (0x1 << ACPHY_PhyStatsPartialAidCountDwn_DemodWaitStatus_SHIFT(rev))
#define ACPHY_PhyStatsPartialAidCountDwn_VhtSigAGidStatus_SHIFT(rev)        3
#define ACPHY_PhyStatsPartialAidCountDwn_VhtSigAGidStatus_MASK(rev)         (0x3 << ACPHY_PhyStatsPartialAidCountDwn_VhtSigAGidStatus_SHIFT(rev))

/* Register ACPHY_PhyStatsDrop20Secondary */
#define ACPHY_PhyStatsDrop20Secondary(rev)                       0x155
#define ACPHY_PhyStatsDrop20Secondary_Drop20Secondary_SHIFT(rev) 0
#define ACPHY_PhyStatsDrop20Secondary_Drop20Secondary_MASK(rev)  (0x1 << ACPHY_PhyStatsDrop20Secondary_Drop20Secondary_SHIFT(rev))

/* Register ACPHY_PhyStatsServiceField */
#define ACPHY_PhyStatsServiceField(rev)                      0x156
#define ACPHY_PhyStatsServiceField_rxServiceField_SHIFT(rev) 0
#define ACPHY_PhyStatsServiceField_rxServiceField_MASK(rev)  (0xffff << ACPHY_PhyStatsServiceField_rxServiceField_SHIFT(rev))

/* Register ACPHY_VhtSigANsym */
#define ACPHY_VhtSigANsym(rev)               0x157
#define ACPHY_VhtSigANsym_VhtNsym_SHIFT(rev) 0
#define ACPHY_VhtSigANsym_VhtNsym_MASK(rev)  (0xffff << ACPHY_VhtSigANsym_VhtNsym_SHIFT(rev))

/* Register ACPHY_VhtSigAFields */
#define ACPHY_VhtSigAFields(rev)                     0x158
#define ACPHY_VhtSigAFields_VhtSigAMcs_SHIFT(rev)    0
#define ACPHY_VhtSigAFields_VhtSigAMcs_MASK(rev)     (0xf << ACPHY_VhtSigAFields_VhtSigAMcs_SHIFT(rev))
#define ACPHY_VhtSigAFields_VhtSigABw_SHIFT(rev)     4
#define ACPHY_VhtSigAFields_VhtSigABw_MASK(rev)      (0x3 << ACPHY_VhtSigAFields_VhtSigABw_SHIFT(rev))
#define ACPHY_VhtSigAFields_VhtSigAbNsts_SHIFT(rev)  6
#define ACPHY_VhtSigAFields_VhtSigAbNsts_MASK(rev)   (0x7 << ACPHY_VhtSigAFields_VhtSigAbNsts_SHIFT(rev))
#define ACPHY_VhtSigAFields_VhtSigAbSgi_SHIFT(rev)   9
#define ACPHY_VhtSigAFields_VhtSigAbSgi_MASK(rev)    (0x3 << ACPHY_VhtSigAFields_VhtSigAbSgi_SHIFT(rev))
#define ACPHY_VhtSigAFields_VhtSigACoding_SHIFT(rev) 11
#define ACPHY_VhtSigAFields_VhtSigACoding_MASK(rev)  (0x3 << ACPHY_VhtSigAFields_VhtSigACoding_SHIFT(rev))
#define ACPHY_VhtSigAFields_VhtSigAStbc_SHIFT(rev)   13
#define ACPHY_VhtSigAFields_VhtSigAStbc_MASK(rev)    (0x1 << ACPHY_VhtSigAFields_VhtSigAStbc_SHIFT(rev))
#define ACPHY_VhtSigAFields_VhtSigABf_SHIFT(rev)     14
#define ACPHY_VhtSigAFields_VhtSigABf_MASK(rev)      (0x1 << ACPHY_VhtSigAFields_VhtSigABf_SHIFT(rev))
#define ACPHY_VhtSigAFields_VhtSigATxOpPs_SHIFT(rev) 15
#define ACPHY_VhtSigAFields_VhtSigATxOpPs_MASK(rev)  (0x1 << ACPHY_VhtSigAFields_VhtSigATxOpPs_SHIFT(rev))

/* Register ACPHY_rxmacifAbrtHdr6 */
#define ACPHY_rxmacifAbrtHdr6(rev)                 (ACREV_GE(rev,5) ? 0x15a : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x15a : INVALID_ADDRESS)))
#define ACPHY_rxmacifAbrtHdr6_dummyHdr6_SHIFT(rev) 0
#define ACPHY_rxmacifAbrtHdr6_dummyHdr6_MASK(rev)  (0xff << ACPHY_rxmacifAbrtHdr6_dummyHdr6_SHIFT(rev))

/* Register ACPHY_rxmacifAbrtHdr3 */
#define ACPHY_rxmacifAbrtHdr3(rev)                 (ACREV_GE(rev,5) ? 0x15b : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x15b : INVALID_ADDRESS)))
#define ACPHY_rxmacifAbrtHdr3_dummyHdr3_SHIFT(rev) 0
#define ACPHY_rxmacifAbrtHdr3_dummyHdr3_MASK(rev)  (0xff << ACPHY_rxmacifAbrtHdr3_dummyHdr3_SHIFT(rev))

/* Register ACPHY_rxmacifAbrtStatus */
#define ACPHY_rxmacifAbrtStatus(rev)                   (ACREV_GE(rev,5) ? 0x15c : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x15c : INVALID_ADDRESS)))
#define ACPHY_rxmacifAbrtStatus_dummyStatus_SHIFT(rev) 0
#define ACPHY_rxmacifAbrtStatus_dummyStatus_MASK(rev)  (0xff << ACPHY_rxmacifAbrtStatus_dummyStatus_SHIFT(rev))

/* Register ACPHY_PhyStatsAbortStatus */
#define ACPHY_PhyStatsAbortStatus(rev)                       (ACREV_GE(rev,5) ? 0x15d : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x15d : INVALID_ADDRESS)))
#define ACPHY_PhyStatsAbortStatus_AbortStatusInfo_SHIFT(rev) 0
#define ACPHY_PhyStatsAbortStatus_AbortStatusInfo_MASK(rev)  (0x3 << ACPHY_PhyStatsAbortStatus_AbortStatusInfo_SHIFT(rev))

/* Register ACPHY_BphyAbortExitCtrl */
#define ACPHY_BphyAbortExitCtrl(rev)                            (ACREV_GE(rev,5) ? 0x15e : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x15e : INVALID_ADDRESS)))
#define ACPHY_BphyAbortExitCtrl_CckStExitonAbrtEn_SHIFT(rev)    0
#define ACPHY_BphyAbortExitCtrl_CckStExitonAbrtEn_MASK(rev)     (0x1 << ACPHY_BphyAbortExitCtrl_CckStExitonAbrtEn_SHIFT(rev))
#define ACPHY_BphyAbortExitCtrl_bphyAbrtTimeOutCtr_SHIFT(rev)   1
#define ACPHY_BphyAbortExitCtrl_bphyAbrtTimeOutCtr_MASK(rev)    (0x3ff << ACPHY_BphyAbortExitCtrl_bphyAbrtTimeOutCtr_SHIFT(rev))
#define ACPHY_BphyAbortExitCtrl_bphyIdleOnAbortEn_SHIFT(rev)    11
#define ACPHY_BphyAbortExitCtrl_bphyIdleOnAbortEn_MASK(rev)     (0x1 << ACPHY_BphyAbortExitCtrl_bphyIdleOnAbortEn_SHIFT(rev))
#define ACPHY_BphyAbortExitCtrl_bphyIdleForPreDetDis_SHIFT(rev) 12
#define ACPHY_BphyAbortExitCtrl_bphyIdleForPreDetDis_MASK(rev)  (0x1 << ACPHY_BphyAbortExitCtrl_bphyIdleForPreDetDis_SHIFT(rev))
#define ACPHY_BphyAbortExitCtrl_resetResampOnpreDet_SHIFT(rev)  13
#define ACPHY_BphyAbortExitCtrl_resetResampOnpreDet_MASK(rev)   (0x1 << ACPHY_BphyAbortExitCtrl_resetResampOnpreDet_SHIFT(rev))
#define ACPHY_BphyAbortExitCtrl_resetccaOnAbortEn_SHIFT(rev)    14
#define ACPHY_BphyAbortExitCtrl_resetccaOnAbortEn_MASK(rev)     (0x1 << ACPHY_BphyAbortExitCtrl_resetccaOnAbortEn_SHIFT(rev))

/* Register ACPHY_LDPCLengthErrorDetected */
#define ACPHY_LDPCLengthErrorDetected(rev)                               (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x15f : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x15f : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x15f : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x15f : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x15f : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x15f : (ACREV_GE(rev,4) ? 0x159 : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x15f : INVALID_ADDRESS)))))))))))))))
#define ACPHY_LDPCLengthErrorDetected_LDPCLengthErrorDetected_SHIFT(rev) 0
#define ACPHY_LDPCLengthErrorDetected_LDPCLengthErrorDetected_MASK(rev)  (0x1 << ACPHY_LDPCLengthErrorDetected_LDPCLengthErrorDetected_SHIFT(rev))

/* Register ACPHY_CoreConfig */
#define ACPHY_CoreConfig(rev)                       0x160
#define ACPHY_CoreConfig_CoreMask_SHIFT(rev)        0
#define ACPHY_CoreConfig_CoreMask_MASK(rev)         (ACREV_GE(rev,40) ? (0xf << ACPHY_CoreConfig_CoreMask_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x7 << ACPHY_CoreConfig_CoreMask_SHIFT(rev)) : (ACREV_GE(rev,32) ? (0xf << ACPHY_CoreConfig_CoreMask_SHIFT(rev)) : (ACREV_GE(rev,20) ? (0x7 << ACPHY_CoreConfig_CoreMask_SHIFT(rev)) : (ACREV_GE(rev,19) ? (0xf << ACPHY_CoreConfig_CoreMask_SHIFT(rev)) : (0x7 << ACPHY_CoreConfig_CoreMask_SHIFT(rev)))))))
#define ACPHY_CoreConfig_NumRxCores_SHIFT(rev)      (ACREV_GE(rev,40) ? 5 : (ACREV_GE(rev,36) ? 3 : (ACREV_GE(rev,32) ? 5 : (ACREV_GE(rev,20) ? 3 : (ACREV_GE(rev,19) ? 5 : 3)))))
#define ACPHY_CoreConfig_NumRxCores_MASK(rev)       (ACREV_GE(rev,40) ? (0x7 << ACPHY_CoreConfig_NumRxCores_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x3 << ACPHY_CoreConfig_NumRxCores_SHIFT(rev)) : (ACREV_GE(rev,32) ? (0x7 << ACPHY_CoreConfig_NumRxCores_SHIFT(rev)) : (ACREV_GE(rev,20) ? (0x3 << ACPHY_CoreConfig_NumRxCores_SHIFT(rev)) : (ACREV_GE(rev,19) ? (0x7 << ACPHY_CoreConfig_NumRxCores_SHIFT(rev)) : (0x3 << ACPHY_CoreConfig_NumRxCores_SHIFT(rev)))))))
#define ACPHY_CoreConfig_pasvRxCoreMask_SHIFT(rev)  8
#define ACPHY_CoreConfig_pasvRxCoreMask_MASK(rev)   (0xf << ACPHY_CoreConfig_pasvRxCoreMask_SHIFT(rev))
#define ACPHY_CoreConfig_pasvRxSampCapOn_SHIFT(rev) 12
#define ACPHY_CoreConfig_pasvRxSampCapOn_MASK(rev)  (0x1 << ACPHY_CoreConfig_pasvRxSampCapOn_SHIFT(rev))
#define ACPHY_CoreConfig_softRx2TxReset_SHIFT(rev)  13
#define ACPHY_CoreConfig_softRx2TxReset_MASK(rev)   (0x1 << ACPHY_CoreConfig_softRx2TxReset_SHIFT(rev))
#define ACPHY_CoreConfig_NumRxAnt_SHIFT(rev)        5
#define ACPHY_CoreConfig_NumRxAnt_MASK(rev)         (0x7 << ACPHY_CoreConfig_NumRxAnt_SHIFT(rev))

/* Register ACPHY_AntennaDivDwellTime */
#define ACPHY_AntennaDivDwellTime(rev)                    0x161
#define ACPHY_AntennaDivDwellTime_DivDwellTime_SHIFT(rev) 0
#define ACPHY_AntennaDivDwellTime_DivDwellTime_MASK(rev)  (0xffff << ACPHY_AntennaDivDwellTime_DivDwellTime_SHIFT(rev))

/* Register ACPHY_AntennaCCKDivDwellTime */
#define ACPHY_AntennaCCKDivDwellTime(rev)                       0x162
#define ACPHY_AntennaCCKDivDwellTime_cckDivDwellTime_SHIFT(rev) 0
#define ACPHY_AntennaCCKDivDwellTime_cckDivDwellTime_MASK(rev)  (0xffff << ACPHY_AntennaCCKDivDwellTime_cckDivDwellTime_SHIFT(rev))

/* Register ACPHY_energydroptimeoutLen2 */
#define ACPHY_energydroptimeoutLen2(rev)                             0x163
#define ACPHY_energydroptimeoutLen2_energydroptimeoutLen2_SHIFT(rev) 0
#define ACPHY_energydroptimeoutLen2_energydroptimeoutLen2_MASK(rev)  (0xffff << ACPHY_energydroptimeoutLen2_energydroptimeoutLen2_SHIFT(rev))

/* Register ACPHY_RxControl */
#define ACPHY_RxControl(rev)                           0x164
#define ACPHY_RxControl_dbgpktprocReset_SHIFT(rev)     15
#define ACPHY_RxControl_dbgpktprocReset_MASK(rev)      (0x1 << ACPHY_RxControl_dbgpktprocReset_SHIFT(rev))
#define ACPHY_RxControl_preDetOnlyinCS_SHIFT(rev)      14
#define ACPHY_RxControl_preDetOnlyinCS_MASK(rev)       (0x1 << ACPHY_RxControl_preDetOnlyinCS_SHIFT(rev))
#define ACPHY_RxControl_bphyacidetEn_SHIFT(rev)        13
#define ACPHY_RxControl_bphyacidetEn_MASK(rev)         (0x1 << ACPHY_RxControl_bphyacidetEn_SHIFT(rev))
#define ACPHY_RxControl_dropLSigZeroPkt_SHIFT(rev)     12
#define ACPHY_RxControl_dropLSigZeroPkt_MASK(rev)      (0x1 << ACPHY_RxControl_dropLSigZeroPkt_SHIFT(rev))
#define ACPHY_RxControl_resetCrsEnergyDrop_SHIFT(rev)  11
#define ACPHY_RxControl_resetCrsEnergyDrop_MASK(rev)   (0x1 << ACPHY_RxControl_resetCrsEnergyDrop_SHIFT(rev))
#define ACPHY_RxControl_updatePhyCrsPayload_SHIFT(rev) 10
#define ACPHY_RxControl_updatePhyCrsPayload_MASK(rev)  (0x1 << ACPHY_RxControl_updatePhyCrsPayload_SHIFT(rev))
#define ACPHY_RxControl_defaultbehavior_SHIFT(rev)     8
#define ACPHY_RxControl_defaultbehavior_MASK(rev)      (0x3 << ACPHY_RxControl_defaultbehavior_SHIFT(rev))
#define ACPHY_RxControl_RIFSEnable_SHIFT(rev)          7
#define ACPHY_RxControl_RIFSEnable_MASK(rev)           (0x1 << ACPHY_RxControl_RIFSEnable_SHIFT(rev))
#define ACPHY_RxControl_initRssiSelect_SHIFT(rev)      6
#define ACPHY_RxControl_initRssiSelect_MASK(rev)       (0x1 << ACPHY_RxControl_initRssiSelect_SHIFT(rev))
#define ACPHY_RxControl_bphy_start_core_SHIFT(rev)     5
#define ACPHY_RxControl_bphy_start_core_MASK(rev)      (0x1 << ACPHY_RxControl_bphy_start_core_SHIFT(rev))
#define ACPHY_RxControl_bphy_band_sel_SHIFT(rev)       4
#define ACPHY_RxControl_bphy_band_sel_MASK(rev)        (0x1 << ACPHY_RxControl_bphy_band_sel_SHIFT(rev))
#define ACPHY_RxControl_RxFiltBypass_SHIFT(rev)        3
#define ACPHY_RxControl_RxFiltBypass_MASK(rev)         (0x1 << ACPHY_RxControl_RxFiltBypass_SHIFT(rev))
#define ACPHY_RxControl_BphyRxIQCompEn_SHIFT(rev)      2
#define ACPHY_RxControl_BphyRxIQCompEn_MASK(rev)       (0x1 << ACPHY_RxControl_BphyRxIQCompEn_SHIFT(rev))
#define ACPHY_RxControl_MLenable_SHIFT(rev)            1
#define ACPHY_RxControl_MLenable_MASK(rev)             (0x1 << ACPHY_RxControl_MLenable_SHIFT(rev))
#define ACPHY_RxControl_RxIQCompEn_SHIFT(rev)          0
#define ACPHY_RxControl_RxIQCompEn_MASK(rev)           (0x1 << ACPHY_RxControl_RxIQCompEn_SHIFT(rev))

/* Register ACPHY_ADC_PreClip1_CtrLen */
#define ACPHY_ADC_PreClip1_CtrLen(rev)                        0x165
#define ACPHY_ADC_PreClip1_CtrLen_adc_preclip1_len_SHIFT(rev) 0
#define ACPHY_ADC_PreClip1_CtrLen_adc_preclip1_len_MASK(rev)  (0xffff << ACPHY_ADC_PreClip1_CtrLen_adc_preclip1_len_SHIFT(rev))

/* Register ACPHY_ADC_PreClip2_CtrLen */
#define ACPHY_ADC_PreClip2_CtrLen(rev)                        0x166
#define ACPHY_ADC_PreClip2_CtrLen_adc_preclip2_len_SHIFT(rev) 0
#define ACPHY_ADC_PreClip2_CtrLen_adc_preclip2_len_MASK(rev)  (0xffff << ACPHY_ADC_PreClip2_CtrLen_adc_preclip2_len_SHIFT(rev))

/* Register ACPHY_ADC_PreClip_Enable */
#define ACPHY_ADC_PreClip_Enable(rev)                                0x167
#define ACPHY_ADC_PreClip_Enable_adc_preclip2_enable_SHIFT(rev)      1
#define ACPHY_ADC_PreClip_Enable_adc_preclip2_enable_MASK(rev)       (0x1 << ACPHY_ADC_PreClip_Enable_adc_preclip2_enable_SHIFT(rev))
#define ACPHY_ADC_PreClip_Enable_adc_preclip1_enable_SHIFT(rev)      0
#define ACPHY_ADC_PreClip_Enable_adc_preclip1_enable_MASK(rev)       (0x1 << ACPHY_ADC_PreClip_Enable_adc_preclip1_enable_SHIFT(rev))
#define ACPHY_ADC_PreClip_Enable_small_sig_gain_indx_decr_SHIFT(rev) 2
#define ACPHY_ADC_PreClip_Enable_small_sig_gain_indx_decr_MASK(rev)  (0x1 << ACPHY_ADC_PreClip_Enable_small_sig_gain_indx_decr_SHIFT(rev))

/* Register ACPHY_PingPongComp */
#define ACPHY_PingPongComp(rev)                         0x168
#define ACPHY_PingPongComp_comp_enable_SHIFT(rev)       0
#define ACPHY_PingPongComp_comp_enable_MASK(rev)        (0x1 << ACPHY_PingPongComp_comp_enable_SHIFT(rev))
#define ACPHY_PingPongComp_comp_iqswap_SHIFT(rev)       1
#define ACPHY_PingPongComp_comp_iqswap_MASK(rev)        (0x1 << ACPHY_PingPongComp_comp_iqswap_SHIFT(rev))
#define ACPHY_PingPongComp_sdadcloopback_sat_SHIFT(rev) 2
#define ACPHY_PingPongComp_sdadcloopback_sat_MASK(rev)  (0x1 << ACPHY_PingPongComp_sdadcloopback_sat_SHIFT(rev))
#define ACPHY_PingPongComp_clk160RxGateDis_SHIFT(rev)   3
#define ACPHY_PingPongComp_clk160RxGateDis_MASK(rev)    (0x1 << ACPHY_PingPongComp_clk160RxGateDis_SHIFT(rev))

/* Register ACPHY_finetimingtimeoutLen */
#define ACPHY_finetimingtimeoutLen(rev)                            0x169
#define ACPHY_finetimingtimeoutLen_finetimingtimeoutLen_SHIFT(rev) 0
#define ACPHY_finetimingtimeoutLen_finetimingtimeoutLen_MASK(rev)  (0xffff << ACPHY_finetimingtimeoutLen_finetimingtimeoutLen_SHIFT(rev))

/* Register ACPHY_SpareReg */
#define ACPHY_SpareReg(rev)                0x16a
#define ACPHY_SpareReg_spareReg_SHIFT(rev) 0
#define ACPHY_SpareReg_spareReg_MASK(rev)  (0xffff << ACPHY_SpareReg_spareReg_SHIFT(rev))

/* Register ACPHY_fineclockgatecontrol */
#define ACPHY_fineclockgatecontrol(rev)                                 0x16b
#define ACPHY_fineclockgatecontrol_forcetxgatedClksOn_SHIFT(rev)        0
#define ACPHY_fineclockgatecontrol_forcetxgatedClksOn_MASK(rev)         (0x1 << ACPHY_fineclockgatecontrol_forcetxgatedClksOn_SHIFT(rev))
#define ACPHY_fineclockgatecontrol_forcebphygatedClksOn_SHIFT(rev)      1
#define ACPHY_fineclockgatecontrol_forcebphygatedClksOn_MASK(rev)       (0x1 << ACPHY_fineclockgatecontrol_forcebphygatedClksOn_SHIFT(rev))
#define ACPHY_fineclockgatecontrol_disablerxFineFftgating_SHIFT(rev)    2
#define ACPHY_fineclockgatecontrol_disablerxFineFftgating_MASK(rev)     (0x1 << ACPHY_fineclockgatecontrol_disablerxFineFftgating_SHIFT(rev))
#define ACPHY_fineclockgatecontrol_disablerxCoarseFftgating_SHIFT(rev)  3
#define ACPHY_fineclockgatecontrol_disablerxCoarseFftgating_MASK(rev)   (0x1 << ACPHY_fineclockgatecontrol_disablerxCoarseFftgating_SHIFT(rev))
#define ACPHY_fineclockgatecontrol_disablerxFineStrgating_SHIFT(rev)    4
#define ACPHY_fineclockgatecontrol_disablerxFineStrgating_MASK(rev)     (0x1 << ACPHY_fineclockgatecontrol_disablerxFineStrgating_SHIFT(rev))
#define ACPHY_fineclockgatecontrol_forcetxlbClkEn_SHIFT(rev)            5
#define ACPHY_fineclockgatecontrol_forcetxlbClkEn_MASK(rev)             (ACREV_GE(rev,40) ? (0xf << ACPHY_fineclockgatecontrol_forcetxlbClkEn_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x7 << ACPHY_fineclockgatecontrol_forcetxlbClkEn_SHIFT(rev)) : (ACREV_GE(rev,32) ? (0xf << ACPHY_fineclockgatecontrol_forcetxlbClkEn_SHIFT(rev)) : (ACREV_GE(rev,20) ? (0x7 << ACPHY_fineclockgatecontrol_forcetxlbClkEn_SHIFT(rev)) : (ACREV_GE(rev,19) ? (0xf << ACPHY_fineclockgatecontrol_forcetxlbClkEn_SHIFT(rev)) : (0x7 << ACPHY_fineclockgatecontrol_forcetxlbClkEn_SHIFT(rev)))))))
#define ACPHY_fineclockgatecontrol_forceldpcEncClkEn_SHIFT(rev)         8
#define ACPHY_fineclockgatecontrol_forceldpcEncClkEn_MASK(rev)          (0x1 << ACPHY_fineclockgatecontrol_forceldpcEncClkEn_SHIFT(rev))
#define ACPHY_fineclockgatecontrol_forcetxBfmClkEn_SHIFT(rev)           9
#define ACPHY_fineclockgatecontrol_forcetxBfmClkEn_MASK(rev)            (0x1 << ACPHY_fineclockgatecontrol_forcetxBfmClkEn_SHIFT(rev))
#define ACPHY_fineclockgatecontrol_forceAfeClocksOff_SHIFT(rev)         10
#define ACPHY_fineclockgatecontrol_forceAfeClocksOff_MASK(rev)          (0x1 << ACPHY_fineclockgatecontrol_forceAfeClocksOff_SHIFT(rev))
#define ACPHY_fineclockgatecontrol_forcebphyblkgatedClksOn_SHIFT(rev)   11
#define ACPHY_fineclockgatecontrol_forcebphyblkgatedClksOn_MASK(rev)    (0x1 << ACPHY_fineclockgatecontrol_forcebphyblkgatedClksOn_SHIFT(rev))
#define ACPHY_fineclockgatecontrol_forceRfTblgatedClksOn_SHIFT(rev)     12
#define ACPHY_fineclockgatecontrol_forceRfTblgatedClksOn_MASK(rev)      (0x1 << ACPHY_fineclockgatecontrol_forceRfTblgatedClksOn_SHIFT(rev))
#define ACPHY_fineclockgatecontrol_forceRfSeqgatedClksOn_SHIFT(rev)     13
#define ACPHY_fineclockgatecontrol_forceRfSeqgatedClksOn_MASK(rev)      (0x1 << ACPHY_fineclockgatecontrol_forceRfSeqgatedClksOn_SHIFT(rev))
#define ACPHY_fineclockgatecontrol_disablerxCoreMaskFEGating_SHIFT(rev) 14
#define ACPHY_fineclockgatecontrol_disablerxCoreMaskFEGating_MASK(rev)  (0x1 << ACPHY_fineclockgatecontrol_disablerxCoreMaskFEGating_SHIFT(rev))
#define ACPHY_fineclockgatecontrol_disablerxMacifGating_SHIFT(rev)      15
#define ACPHY_fineclockgatecontrol_disablerxMacifGating_MASK(rev)       (0x1 << ACPHY_fineclockgatecontrol_disablerxMacifGating_SHIFT(rev))

/* Register ACPHY_fineRxclockgatecontrol */
#define ACPHY_fineRxclockgatecontrol(rev)                                    0x16c
#define ACPHY_fineRxclockgatecontrol_forcerx1gatedClksOn_SHIFT(rev)          0
#define ACPHY_fineRxclockgatecontrol_forcerx1gatedClksOn_MASK(rev)           (0x1 << ACPHY_fineRxclockgatecontrol_forcerx1gatedClksOn_SHIFT(rev))
#define ACPHY_fineRxclockgatecontrol_disablerx1CoreMaskClkGating_SHIFT(rev)  1
#define ACPHY_fineRxclockgatecontrol_disablerx1CoreMaskClkGating_MASK(rev)   (0x1 << ACPHY_fineRxclockgatecontrol_disablerx1CoreMaskClkGating_SHIFT(rev))
#define ACPHY_fineRxclockgatecontrol_forcecrsgatedClksOn_SHIFT(rev)          3
#define ACPHY_fineRxclockgatecontrol_forcecrsgatedClksOn_MASK(rev)           (0x1 << ACPHY_fineRxclockgatecontrol_forcecrsgatedClksOn_SHIFT(rev))
#define ACPHY_fineRxclockgatecontrol_forceradargatedClksOn_SHIFT(rev)        4
#define ACPHY_fineRxclockgatecontrol_forceradargatedClksOn_MASK(rev)         (0x1 << ACPHY_fineRxclockgatecontrol_forceradargatedClksOn_SHIFT(rev))
#define ACPHY_fineRxclockgatecontrol_forcerxfftgatedClksOn_SHIFT(rev)        5
#define ACPHY_fineRxclockgatecontrol_forcerxfftgatedClksOn_MASK(rev)         (0x1 << ACPHY_fineRxclockgatecontrol_forcerxfftgatedClksOn_SHIFT(rev))
#define ACPHY_fineRxclockgatecontrol_forcegaingatedClksOn_SHIFT(rev)         6
#define ACPHY_fineRxclockgatecontrol_forcegaingatedClksOn_MASK(rev)          (0x1 << ACPHY_fineRxclockgatecontrol_forcegaingatedClksOn_SHIFT(rev))
#define ACPHY_fineRxclockgatecontrol_forceencodegaingatedClksOn_SHIFT(rev)   7
#define ACPHY_fineRxclockgatecontrol_forceencodegaingatedClksOn_MASK(rev)    (0x1 << ACPHY_fineRxclockgatecontrol_forceencodegaingatedClksOn_SHIFT(rev))
#define ACPHY_fineRxclockgatecontrol_forceCmpPwrgatedClksOn_SHIFT(rev)       8
#define ACPHY_fineRxclockgatecontrol_forceCmpPwrgatedClksOn_MASK(rev)        (0x1 << ACPHY_fineRxclockgatecontrol_forceCmpPwrgatedClksOn_SHIFT(rev))
#define ACPHY_fineRxclockgatecontrol_EncodeGainClkEn_SHIFT(rev)              9
#define ACPHY_fineRxclockgatecontrol_EncodeGainClkEn_MASK(rev)               (0x1 << ACPHY_fineRxclockgatecontrol_EncodeGainClkEn_SHIFT(rev))
#define ACPHY_fineRxclockgatecontrol_forcedigigaingatedClksOn_SHIFT(rev)     10
#define ACPHY_fineRxclockgatecontrol_forcedigigaingatedClksOn_MASK(rev)      (0x1 << ACPHY_fineRxclockgatecontrol_forcedigigaingatedClksOn_SHIFT(rev))
#define ACPHY_fineRxclockgatecontrol_forcebphyrx1gatedClksOn_SHIFT(rev)      11
#define ACPHY_fineRxclockgatecontrol_forcebphyrx1gatedClksOn_MASK(rev)       (0x1 << ACPHY_fineRxclockgatecontrol_forcebphyrx1gatedClksOn_SHIFT(rev))
#define ACPHY_fineRxclockgatecontrol_forcerx2ClksOnskipFrame_SHIFT(rev)      12
#define ACPHY_fineRxclockgatecontrol_forcerx2ClksOnskipFrame_MASK(rev)       (0x1 << ACPHY_fineRxclockgatecontrol_forcerx2ClksOnskipFrame_SHIFT(rev))
#define ACPHY_fineRxclockgatecontrol_forcerx2ClksOnerrorExit_SHIFT(rev)      13
#define ACPHY_fineRxclockgatecontrol_forcerx2ClksOnerrorExit_MASK(rev)       (0x1 << ACPHY_fineRxclockgatecontrol_forcerx2ClksOnerrorExit_SHIFT(rev))
#define ACPHY_fineRxclockgatecontrol_forcerxbe1x1gatedClkson_SHIFT(rev)      14
#define ACPHY_fineRxclockgatecontrol_forcerxbe1x1gatedClkson_MASK(rev)       (0x1 << ACPHY_fineRxclockgatecontrol_forcerxbe1x1gatedClkson_SHIFT(rev))
#define ACPHY_fineRxclockgatecontrol_useOclRxfrontEndGating_SHIFT(rev)       2
#define ACPHY_fineRxclockgatecontrol_useOclRxfrontEndGating_MASK(rev)        (0x1 << ACPHY_fineRxclockgatecontrol_useOclRxfrontEndGating_SHIFT(rev))
#define ACPHY_fineRxclockgatecontrol_EncodeGainClkEn4obss_SHIFT(rev)         15
#define ACPHY_fineRxclockgatecontrol_EncodeGainClkEn4obss_MASK(rev)          (0x1 << ACPHY_fineRxclockgatecontrol_EncodeGainClkEn4obss_SHIFT(rev))
#define ACPHY_fineRxclockgatecontrol_disableuserx2txResetHeadTail_SHIFT(rev) 2
#define ACPHY_fineRxclockgatecontrol_disableuserx2txResetHeadTail_MASK(rev)  (0x1 << ACPHY_fineRxclockgatecontrol_disableuserx2txResetHeadTail_SHIFT(rev))
#define ACPHY_fineRxclockgatecontrol_forcerx2ClksOn_SHIFT(rev)               14
#define ACPHY_fineRxclockgatecontrol_forcerx2ClksOn_MASK(rev)                (0x1 << ACPHY_fineRxclockgatecontrol_forcerx2ClksOn_SHIFT(rev))
#define ACPHY_fineRxclockgatecontrol_forcerxtdCorrgatedClksOn_SHIFT(rev)     15
#define ACPHY_fineRxclockgatecontrol_forcerxtdCorrgatedClksOn_MASK(rev)      (0x1 << ACPHY_fineRxclockgatecontrol_forcerxtdCorrgatedClksOn_SHIFT(rev))
#define ACPHY_fineRxclockgatecontrol_forceprefftfsmgatedClkson_SHIFT(rev)    15
#define ACPHY_fineRxclockgatecontrol_forceprefftfsmgatedClkson_MASK(rev)     (0x1 << ACPHY_fineRxclockgatecontrol_forceprefftfsmgatedClkson_SHIFT(rev))

/* Register ACPHY_fineRx2clockgatecontrol */
#define ACPHY_fineRx2clockgatecontrol(rev)                                 (ACREV_GE(rev,32) ? 0x16d : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x16d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : 0x16d))))
#define ACPHY_fineRx2clockgatecontrol_forcevit0gatedClksOn_SHIFT(rev)      0
#define ACPHY_fineRx2clockgatecontrol_forcevit0gatedClksOn_MASK(rev)       (0x1 << ACPHY_fineRx2clockgatecontrol_forcevit0gatedClksOn_SHIFT(rev))
#define ACPHY_fineRx2clockgatecontrol_forcevit1gatedClksOn_SHIFT(rev)      1
#define ACPHY_fineRx2clockgatecontrol_forcevit1gatedClksOn_MASK(rev)       (0x1 << ACPHY_fineRx2clockgatecontrol_forcevit1gatedClksOn_SHIFT(rev))
#define ACPHY_fineRx2clockgatecontrol_forceldpcgatedClksOn_SHIFT(rev)      2
#define ACPHY_fineRx2clockgatecontrol_forceldpcgatedClksOn_MASK(rev)       (0x1 << ACPHY_fineRx2clockgatecontrol_forceldpcgatedClksOn_SHIFT(rev))
#define ACPHY_fineRx2clockgatecontrol_forcesigdecodegatedClksOn_SHIFT(rev) 3
#define ACPHY_fineRx2clockgatecontrol_forcesigdecodegatedClksOn_MASK(rev)  (0x1 << ACPHY_fineRx2clockgatecontrol_forcesigdecodegatedClksOn_SHIFT(rev))
#define ACPHY_fineRx2clockgatecontrol_forcechanestgatedClksOn_SHIFT(rev)   4
#define ACPHY_fineRx2clockgatecontrol_forcechanestgatedClksOn_MASK(rev)    (0x1 << ACPHY_fineRx2clockgatecontrol_forcechanestgatedClksOn_SHIFT(rev))
#define ACPHY_fineRx2clockgatecontrol_forcebdigatedClksOn_SHIFT(rev)       5
#define ACPHY_fineRx2clockgatecontrol_forcebdigatedClksOn_MASK(rev)        (0x1 << ACPHY_fineRx2clockgatecontrol_forcebdigatedClksOn_SHIFT(rev))
#define ACPHY_fineRx2clockgatecontrol_forcedemapgatedClksOn_SHIFT(rev)     6
#define ACPHY_fineRx2clockgatecontrol_forcedemapgatedClksOn_MASK(rev)      (0x1 << ACPHY_fineRx2clockgatecontrol_forcedemapgatedClksOn_SHIFT(rev))
#define ACPHY_fineRx2clockgatecontrol_forcesqdistgatedClksOn_SHIFT(rev)    7
#define ACPHY_fineRx2clockgatecontrol_forcesqdistgatedClksOn_MASK(rev)     (0x1 << ACPHY_fineRx2clockgatecontrol_forcesqdistgatedClksOn_SHIFT(rev))
#define ACPHY_fineRx2clockgatecontrol_forcefdcorgatedClksOn_SHIFT(rev)     8
#define ACPHY_fineRx2clockgatecontrol_forcefdcorgatedClksOn_MASK(rev)      (0x1 << ACPHY_fineRx2clockgatecontrol_forcefdcorgatedClksOn_SHIFT(rev))
#define ACPHY_fineRx2clockgatecontrol_forceAMLgatedClksOn_SHIFT(rev)       9
#define ACPHY_fineRx2clockgatecontrol_forceAMLgatedClksOn_MASK(rev)        (0x1 << ACPHY_fineRx2clockgatecontrol_forceAMLgatedClksOn_SHIFT(rev))
#define ACPHY_fineRx2clockgatecontrol_forceAMLPUgatedClksOn_SHIFT(rev)     10
#define ACPHY_fineRx2clockgatecontrol_forceAMLPUgatedClksOn_MASK(rev)      (0x1 << ACPHY_fineRx2clockgatecontrol_forceAMLPUgatedClksOn_SHIFT(rev))
#define ACPHY_fineRx2clockgatecontrol_forcechanBufClksOn_SHIFT(rev)        11
#define ACPHY_fineRx2clockgatecontrol_forcechanBufClksOn_MASK(rev)         (0x1 << ACPHY_fineRx2clockgatecontrol_forcechanBufClksOn_SHIFT(rev))
#define ACPHY_fineRx2clockgatecontrol_forcetdiBufClksOn_SHIFT(rev)         12
#define ACPHY_fineRx2clockgatecontrol_forcetdiBufClksOn_MASK(rev)          (0x1 << ACPHY_fineRx2clockgatecontrol_forcetdiBufClksOn_SHIFT(rev))
#define ACPHY_fineRx2clockgatecontrol_en_cm_clkgt_rx2_SHIFT(rev)           13
#define ACPHY_fineRx2clockgatecontrol_en_cm_clkgt_rx2_MASK(rev)            (0x1 << ACPHY_fineRx2clockgatecontrol_en_cm_clkgt_rx2_SHIFT(rev))
#define ACPHY_fineRx2clockgatecontrol_forceMrcsqGatedClksOn_SHIFT(rev)     14
#define ACPHY_fineRx2clockgatecontrol_forceMrcsqGatedClksOn_MASK(rev)      (0x1 << ACPHY_fineRx2clockgatecontrol_forceMrcsqGatedClksOn_SHIFT(rev))

/* Register ACPHY_timeoutEn */
#define ACPHY_timeoutEn(rev)                                   0x16e
#define ACPHY_timeoutEn_ofdmpaydecodetimeoutEn_SHIFT(rev)      0
#define ACPHY_timeoutEn_ofdmpaydecodetimeoutEn_MASK(rev)       (0x1 << ACPHY_timeoutEn_ofdmpaydecodetimeoutEn_SHIFT(rev))
#define ACPHY_timeoutEn_cckpaydecodetimeoutEn_SHIFT(rev)       1
#define ACPHY_timeoutEn_cckpaydecodetimeoutEn_MASK(rev)        (0x1 << ACPHY_timeoutEn_cckpaydecodetimeoutEn_SHIFT(rev))
#define ACPHY_timeoutEn_nonpaydecodetimeoutEn_SHIFT(rev)       2
#define ACPHY_timeoutEn_nonpaydecodetimeoutEn_MASK(rev)        (0x1 << ACPHY_timeoutEn_nonpaydecodetimeoutEn_SHIFT(rev))
#define ACPHY_timeoutEn_resetCCAontimeout_SHIFT(rev)           3
#define ACPHY_timeoutEn_resetCCAontimeout_MASK(rev)            (0x1 << ACPHY_timeoutEn_resetCCAontimeout_SHIFT(rev))
#define ACPHY_timeoutEn_resetRxontimeout_SHIFT(rev)            4
#define ACPHY_timeoutEn_resetRxontimeout_MASK(rev)             (0x1 << ACPHY_timeoutEn_resetRxontimeout_SHIFT(rev))
#define ACPHY_timeoutEn_clearpktprocstuckcnt_SHIFT(rev)        5
#define ACPHY_timeoutEn_clearpktprocstuckcnt_MASK(rev)         (0x1 << ACPHY_timeoutEn_clearpktprocstuckcnt_SHIFT(rev))
#define ACPHY_timeoutEn_resetCCA_TO_len_SHIFT(rev)             8
#define ACPHY_timeoutEn_resetCCA_TO_len_MASK(rev)              (0xff << ACPHY_timeoutEn_resetCCA_TO_len_SHIFT(rev))
#define ACPHY_timeoutEn_EncodeGainClkGate_premptDis_SHIFT(rev) 6
#define ACPHY_timeoutEn_EncodeGainClkGate_premptDis_MASK(rev)  (0x1 << ACPHY_timeoutEn_EncodeGainClkGate_premptDis_SHIFT(rev))

/* Register ACPHY_ofdmpaydecodetimeoutlen */
#define ACPHY_ofdmpaydecodetimeoutlen(rev)                               0x16f
#define ACPHY_ofdmpaydecodetimeoutlen_ofdmpaydecodetimeoutlen_SHIFT(rev) 0
#define ACPHY_ofdmpaydecodetimeoutlen_ofdmpaydecodetimeoutlen_MASK(rev)  (0xffff << ACPHY_ofdmpaydecodetimeoutlen_ofdmpaydecodetimeoutlen_SHIFT(rev))

/* Register ACPHY_cckpaydecodetimeoutlen */
#define ACPHY_cckpaydecodetimeoutlen(rev)                              0x170
#define ACPHY_cckpaydecodetimeoutlen_cckpaydecodetimeoutlen_SHIFT(rev) 0
#define ACPHY_cckpaydecodetimeoutlen_cckpaydecodetimeoutlen_MASK(rev)  (0xffff << ACPHY_cckpaydecodetimeoutlen_cckpaydecodetimeoutlen_SHIFT(rev))

/* Register ACPHY_nonpaydecodetimeoutlen */
#define ACPHY_nonpaydecodetimeoutlen(rev)                              0x171
#define ACPHY_nonpaydecodetimeoutlen_nonpaydecodetimeoutlen_SHIFT(rev) 0
#define ACPHY_nonpaydecodetimeoutlen_nonpaydecodetimeoutlen_MASK(rev)  (0xffff << ACPHY_nonpaydecodetimeoutlen_nonpaydecodetimeoutlen_SHIFT(rev))

/* Register ACPHY_timeoutstatus */
#define ACPHY_timeoutstatus(rev)                       0x172
#define ACPHY_timeoutstatus_pktprocstuckcnt_SHIFT(rev) 0
#define ACPHY_timeoutstatus_pktprocstuckcnt_MASK(rev)  (0xff << ACPHY_timeoutstatus_pktprocstuckcnt_SHIFT(rev))

/* Register ACPHY_bphyFiltBypass */
#define ACPHY_bphyFiltBypass(rev)                                           0x174
#define ACPHY_bphyFiltBypass_bphyFiltBypass_SHIFT(rev)                      8
#define ACPHY_bphyFiltBypass_bphyFiltBypass_MASK(rev)                       (0x1 << ACPHY_bphyFiltBypass_bphyFiltBypass_SHIFT(rev))
#define ACPHY_bphyFiltBypass_bphy_tap_20in20path_from_DCnotch_en_SHIFT(rev) 9
#define ACPHY_bphyFiltBypass_bphy_tap_20in20path_from_DCnotch_en_MASK(rev)  (0x1 << ACPHY_bphyFiltBypass_bphy_tap_20in20path_from_DCnotch_en_SHIFT(rev))
#define ACPHY_bphyFiltBypass_bphy_tap_20in20path_from_DVGA_en_SHIFT(rev)    10
#define ACPHY_bphyFiltBypass_bphy_tap_20in20path_from_DVGA_en_MASK(rev)     (0x1 << ACPHY_bphyFiltBypass_bphy_tap_20in20path_from_DVGA_en_SHIFT(rev))
#define ACPHY_bphyFiltBypass_bphy_freeze_streams_SHIFT(rev)                 15
#define ACPHY_bphyFiltBypass_bphy_freeze_streams_MASK(rev)                  (0x1 << ACPHY_bphyFiltBypass_bphy_freeze_streams_SHIFT(rev))

/* Register ACPHY_sdfeClkGatingCtrl */
#define ACPHY_sdfeClkGatingCtrl(rev)                             0x175
#define ACPHY_sdfeClkGatingCtrl_macResetEnForAfeDom_SHIFT(rev)   0
#define ACPHY_sdfeClkGatingCtrl_macResetEnForAfeDom_MASK(rev)    (0x1 << ACPHY_sdfeClkGatingCtrl_macResetEnForAfeDom_SHIFT(rev))
#define ACPHY_sdfeClkGatingCtrl_afeClkGenSoftRst0_SHIFT(rev)     1
#define ACPHY_sdfeClkGatingCtrl_afeClkGenSoftRst0_MASK(rev)      (0x1 << ACPHY_sdfeClkGatingCtrl_afeClkGenSoftRst0_SHIFT(rev))
#define ACPHY_sdfeClkGatingCtrl_afeClkGenSoftRst1_SHIFT(rev)     2
#define ACPHY_sdfeClkGatingCtrl_afeClkGenSoftRst1_MASK(rev)      (0x1 << ACPHY_sdfeClkGatingCtrl_afeClkGenSoftRst1_SHIFT(rev))
#define ACPHY_sdfeClkGatingCtrl_afeClkGenSoftRst2_SHIFT(rev)     3
#define ACPHY_sdfeClkGatingCtrl_afeClkGenSoftRst2_MASK(rev)      (0x1 << ACPHY_sdfeClkGatingCtrl_afeClkGenSoftRst2_SHIFT(rev))
#define ACPHY_sdfeClkGatingCtrl_txlbclkmode_ovr_SHIFT(rev)       4
#define ACPHY_sdfeClkGatingCtrl_txlbclkmode_ovr_MASK(rev)        (0x1 << ACPHY_sdfeClkGatingCtrl_txlbclkmode_ovr_SHIFT(rev))
#define ACPHY_sdfeClkGatingCtrl_txlbclkmode_ovr_value_SHIFT(rev) 5
#define ACPHY_sdfeClkGatingCtrl_txlbclkmode_ovr_value_MASK(rev)  (0x3 << ACPHY_sdfeClkGatingCtrl_txlbclkmode_ovr_value_SHIFT(rev))
#define ACPHY_sdfeClkGatingCtrl_afeUseSoftRst1for0_SHIFT(rev)    7
#define ACPHY_sdfeClkGatingCtrl_afeUseSoftRst1for0_MASK(rev)     (0x1 << ACPHY_sdfeClkGatingCtrl_afeUseSoftRst1for0_SHIFT(rev))
#define ACPHY_sdfeClkGatingCtrl_sel_adc_rst_SHIFT(rev)           8
#define ACPHY_sdfeClkGatingCtrl_sel_adc_rst_MASK(rev)            (0x1 << ACPHY_sdfeClkGatingCtrl_sel_adc_rst_SHIFT(rev))
#define ACPHY_sdfeClkGatingCtrl_non_rsdb_reset_adc_SHIFT(rev)    9
#define ACPHY_sdfeClkGatingCtrl_non_rsdb_reset_adc_MASK(rev)     (0x1 << ACPHY_sdfeClkGatingCtrl_non_rsdb_reset_adc_SHIFT(rev))
#define ACPHY_sdfeClkGatingCtrl_en_cm_clkgt_rx1_SHIFT(rev)       (ACREV_GE(rev,40) ? 11 : (ACREV_GE(rev,36) ? 10 : (ACREV_GE(rev,32) ? 11 : 10)))
#define ACPHY_sdfeClkGatingCtrl_en_cm_clkgt_rx1_MASK(rev)        (0x1 << ACPHY_sdfeClkGatingCtrl_en_cm_clkgt_rx1_SHIFT(rev))
#define ACPHY_sdfeClkGatingCtrl_afeClkGenSoftRst3_SHIFT(rev)     10
#define ACPHY_sdfeClkGatingCtrl_afeClkGenSoftRst3_MASK(rev)      (0x1 << ACPHY_sdfeClkGatingCtrl_afeClkGenSoftRst3_SHIFT(rev))
#define ACPHY_sdfeClkGatingCtrl_disableRxStallonTx_SHIFT(rev)    12
#define ACPHY_sdfeClkGatingCtrl_disableRxStallonTx_MASK(rev)     (0x1 << ACPHY_sdfeClkGatingCtrl_disableRxStallonTx_SHIFT(rev))
#define ACPHY_sdfeClkGatingCtrl_rxbe_clkg_forceon_SHIFT(rev)     11
#define ACPHY_sdfeClkGatingCtrl_rxbe_clkg_forceon_MASK(rev)      (0x1 << ACPHY_sdfeClkGatingCtrl_rxbe_clkg_forceon_SHIFT(rev))

/* Register ACPHY_CRSMiscellaneousParam */
#define ACPHY_CRSMiscellaneousParam(rev)                             (ACREV_GE(rev,2) ? 0x176 : INVALID_ADDRESS)
#define ACPHY_CRSMiscellaneousParam_bphy_pre_det_en_SHIFT(rev)       0
#define ACPHY_CRSMiscellaneousParam_bphy_pre_det_en_MASK(rev)        (0x1 << ACPHY_CRSMiscellaneousParam_bphy_pre_det_en_SHIFT(rev))
#define ACPHY_CRSMiscellaneousParam_b_over_ag_falsedet_en_SHIFT(rev) 1
#define ACPHY_CRSMiscellaneousParam_b_over_ag_falsedet_en_MASK(rev)  (0x1 << ACPHY_CRSMiscellaneousParam_b_over_ag_falsedet_en_SHIFT(rev))
#define ACPHY_CRSMiscellaneousParam_mf_crs_initgain_only_SHIFT(rev)  2
#define ACPHY_CRSMiscellaneousParam_mf_crs_initgain_only_MASK(rev)   (0x1 << ACPHY_CRSMiscellaneousParam_mf_crs_initgain_only_SHIFT(rev))
#define ACPHY_CRSMiscellaneousParam_force_en_b_over_ag_SHIFT(rev)    3
#define ACPHY_CRSMiscellaneousParam_force_en_b_over_ag_MASK(rev)     (0x1 << ACPHY_CRSMiscellaneousParam_force_en_b_over_ag_SHIFT(rev))
#define ACPHY_CRSMiscellaneousParam_crsMfMode_SHIFT(rev)             4
#define ACPHY_CRSMiscellaneousParam_crsMfMode_MASK(rev)              (0x1 << ACPHY_CRSMiscellaneousParam_crsMfMode_SHIFT(rev))
#define ACPHY_CRSMiscellaneousParam_crsMfFlipCoef_SHIFT(rev)         5
#define ACPHY_CRSMiscellaneousParam_crsMfFlipCoef_MASK(rev)          (0x1 << ACPHY_CRSMiscellaneousParam_crsMfFlipCoef_SHIFT(rev))
#define ACPHY_CRSMiscellaneousParam_crsInpHold_SHIFT(rev)            6
#define ACPHY_CRSMiscellaneousParam_crsInpHold_MASK(rev)             (0x1 << ACPHY_CRSMiscellaneousParam_crsInpHold_SHIFT(rev))
#define ACPHY_CRSMiscellaneousParam_hbfilt_s1_cont_mode_SHIFT(rev)   7
#define ACPHY_CRSMiscellaneousParam_hbfilt_s1_cont_mode_MASK(rev)    (0x1 << ACPHY_CRSMiscellaneousParam_hbfilt_s1_cont_mode_SHIFT(rev))
#define ACPHY_CRSMiscellaneousParam_cstr_ant_sel_ovr_SHIFT(rev)      8
#define ACPHY_CRSMiscellaneousParam_cstr_ant_sel_ovr_MASK(rev)       (0x1 << ACPHY_CRSMiscellaneousParam_cstr_ant_sel_ovr_SHIFT(rev))
#define ACPHY_CRSMiscellaneousParam_cstr_ant_sel_val_SHIFT(rev)      9
#define ACPHY_CRSMiscellaneousParam_cstr_ant_sel_val_MASK(rev)       (0x3 << ACPHY_CRSMiscellaneousParam_cstr_ant_sel_val_SHIFT(rev))

/* Register ACPHY_FFTSoftReset */
#define ACPHY_FFTSoftReset(rev)                                    (ACREV_GE(rev,2) ? 0x177 : INVALID_ADDRESS)
#define ACPHY_FFTSoftReset_fft_reset_SHIFT(rev)                    0
#define ACPHY_FFTSoftReset_fft_reset_MASK(rev)                     (0x1 << ACPHY_FFTSoftReset_fft_reset_SHIFT(rev))
#define ACPHY_FFTSoftReset_enableMemClkgate_SHIFT(rev)             1
#define ACPHY_FFTSoftReset_enableMemClkgate_MASK(rev)              (0x1 << ACPHY_FFTSoftReset_enableMemClkgate_SHIFT(rev))
#define ACPHY_FFTSoftReset_lbsdadc_clken_ovr_SHIFT(rev)            (ACREV_GE(rev,32) ? 2 : 1)
#define ACPHY_FFTSoftReset_lbsdadc_clken_ovr_MASK(rev)             (0x1 << ACPHY_FFTSoftReset_lbsdadc_clken_ovr_SHIFT(rev))
#define ACPHY_FFTSoftReset_lbsdadc_clken_ovr_value_SHIFT(rev)      (ACREV_GE(rev,32) ? 3 : 2)
#define ACPHY_FFTSoftReset_lbsdadc_clken_ovr_value_MASK(rev)       (0x1 << ACPHY_FFTSoftReset_lbsdadc_clken_ovr_value_SHIFT(rev))
#define ACPHY_FFTSoftReset_en_cm_clkgt_phy1_SHIFT(rev)             4
#define ACPHY_FFTSoftReset_en_cm_clkgt_phy1_MASK(rev)              (0x1 << ACPHY_FFTSoftReset_en_cm_clkgt_phy1_SHIFT(rev))
#define ACPHY_FFTSoftReset_en_cm_clkgt_fft_SHIFT(rev)              5
#define ACPHY_FFTSoftReset_en_cm_clkgt_fft_MASK(rev)               (0x1 << ACPHY_FFTSoftReset_en_cm_clkgt_fft_SHIFT(rev))
#define ACPHY_FFTSoftReset_enablefftClocksOnDemodWakeup_SHIFT(rev) 6
#define ACPHY_FFTSoftReset_enablefftClocksOnDemodWakeup_MASK(rev)  (0x1 << ACPHY_FFTSoftReset_enablefftClocksOnDemodWakeup_SHIFT(rev))
#define ACPHY_FFTSoftReset_en_rx_mode_tx_op_suppression_SHIFT(rev) 6
#define ACPHY_FFTSoftReset_en_rx_mode_tx_op_suppression_MASK(rev)  (0x1 << ACPHY_FFTSoftReset_en_rx_mode_tx_op_suppression_SHIFT(rev))

/* Register ACPHY_SpectrumAnalyzerMode */
#define ACPHY_SpectrumAnalyzerMode(rev)                     (ACREV_GE(rev,5) ? 0x178 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x178 : 0x177)))
#define ACPHY_SpectrumAnalyzerMode_specAnaModeEn_SHIFT(rev) 0
#define ACPHY_SpectrumAnalyzerMode_specAnaModeEn_MASK(rev)  (0x1 << ACPHY_SpectrumAnalyzerMode_specAnaModeEn_SHIFT(rev))
#define ACPHY_SpectrumAnalyzerMode_saModeEn_SHIFT(rev)      0
#define ACPHY_SpectrumAnalyzerMode_saModeEn_MASK(rev)       (0x1 << ACPHY_SpectrumAnalyzerMode_saModeEn_SHIFT(rev))
#define ACPHY_SpectrumAnalyzerMode_saModeChan_SHIFT(rev)    1
#define ACPHY_SpectrumAnalyzerMode_saModeChan_MASK(rev)     (0x3 << ACPHY_SpectrumAnalyzerMode_saModeChan_SHIFT(rev))

/* Register ACPHY_rxbe1x1clkgating */
#define ACPHY_rxbe1x1clkgating(rev)                         (ACREV_GE(rev,18) ? 0x179 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x179 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x179 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0x179 : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x179 : INVALID_ADDRESS)))))))))
#define ACPHY_rxbe1x1clkgating_rxbe1x1ClkGateCnt_SHIFT(rev) (ACREV_GE(rev,5) ? 1 : (ACREV_GE(rev,4) ? 0 : 1))
#define ACPHY_rxbe1x1clkgating_rxbe1x1ClkGateCnt_MASK(rev)  (ACREV_GE(rev,5) ? (0x1f << ACPHY_rxbe1x1clkgating_rxbe1x1ClkGateCnt_SHIFT(rev)) : (ACREV_GE(rev,4) ? (0xf << ACPHY_rxbe1x1clkgating_rxbe1x1ClkGateCnt_SHIFT(rev)) : (0x1f << ACPHY_rxbe1x1clkgating_rxbe1x1ClkGateCnt_SHIFT(rev))))

/* Register ACPHY_low_power_rx_filt */
#define ACPHY_low_power_rx_filt(rev)                      (ACREV_GE(rev,18) ? 0x17c : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x17c : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x17c : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x17c : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x17c : INVALID_ADDRESS)))))))))
#define ACPHY_low_power_rx_filt_lp_en_SHIFT(rev)          0
#define ACPHY_low_power_rx_filt_lp_en_MASK(rev)           (0x1 << ACPHY_low_power_rx_filt_lp_en_SHIFT(rev))
#define ACPHY_low_power_rx_filt_lp_mode_SHIFT(rev)        1
#define ACPHY_low_power_rx_filt_lp_mode_MASK(rev)         (0xf << ACPHY_low_power_rx_filt_lp_mode_SHIFT(rev))
#define ACPHY_low_power_rx_filt_HTAgcAccumTime_SHIFT(rev) 5
#define ACPHY_low_power_rx_filt_HTAgcAccumTime_MASK(rev)  (0xff << ACPHY_low_power_rx_filt_HTAgcAccumTime_SHIFT(rev))

/* Register ACPHY_low_power_rxbe */
#define ACPHY_low_power_rxbe(rev)                      (ACREV_GE(rev,18) ? 0x17d : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x17d : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x17d : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x17d : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x17d : INVALID_ADDRESS)))))))))
#define ACPHY_low_power_rxbe_lp_en_SHIFT(rev)          0
#define ACPHY_low_power_rxbe_lp_en_MASK(rev)           (0x1 << ACPHY_low_power_rxbe_lp_en_SHIFT(rev))
#define ACPHY_low_power_rxbe_lp_mode_SHIFT(rev)        1
#define ACPHY_low_power_rxbe_lp_mode_MASK(rev)         (0xf << ACPHY_low_power_rxbe_lp_mode_SHIFT(rev))
#define ACPHY_low_power_rxbe_disable_sfo_SHIFT(rev)    5
#define ACPHY_low_power_rxbe_disable_sfo_MASK(rev)     (0x1 << ACPHY_low_power_rxbe_disable_sfo_SHIFT(rev))
#define ACPHY_low_power_rxbe_disable_chanup_SHIFT(rev) 6
#define ACPHY_low_power_rxbe_disable_chanup_MASK(rev)  (0x1 << ACPHY_low_power_rxbe_disable_chanup_SHIFT(rev))

/* Register ACPHY_dcc_ctrl_restart_length_grp */
#define ACPHY_dcc_ctrl_restart_length_grp(rev)                               (ACREV_GE(rev,18) ? 0x17e : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x17e : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x17e : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x17e : INVALID_ADDRESS)))))))
#define ACPHY_dcc_ctrl_restart_length_grp_dcc_ctrl_restart_length_SHIFT(rev) 0
#define ACPHY_dcc_ctrl_restart_length_grp_dcc_ctrl_restart_length_MASK(rev)  (0xffff << ACPHY_dcc_ctrl_restart_length_grp_dcc_ctrl_restart_length_SHIFT(rev))

/* Register ACPHY_DcFiltAddress */
#define ACPHY_DcFiltAddress(rev)                          0x180
#define ACPHY_DcFiltAddress_dcCoef0_SHIFT(rev)            0
#define ACPHY_DcFiltAddress_dcCoef0_MASK(rev)             (0x1f << ACPHY_DcFiltAddress_dcCoef0_SHIFT(rev))
#define ACPHY_DcFiltAddress_dcBypass_SHIFT(rev)           8
#define ACPHY_DcFiltAddress_dcBypass_MASK(rev)            (0x1 << ACPHY_DcFiltAddress_dcBypass_SHIFT(rev))
#define ACPHY_DcFiltAddress_dc_accum_wait_SHIFT(rev)      9
#define ACPHY_DcFiltAddress_dc_accum_wait_MASK(rev)       (ACREV_GE(rev,40) ? (0xf << ACPHY_DcFiltAddress_dc_accum_wait_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x7f << ACPHY_DcFiltAddress_dc_accum_wait_SHIFT(rev)) : (0xf << ACPHY_DcFiltAddress_dc_accum_wait_SHIFT(rev))))
#define ACPHY_DcFiltAddress_dc_fix_flat_fad_en_SHIFT(rev) 13
#define ACPHY_DcFiltAddress_dc_fix_flat_fad_en_MASK(rev)  (0x1 << ACPHY_DcFiltAddress_dc_fix_flat_fad_en_SHIFT(rev))

/* Register ACPHY_hilbertCoeffA0 */
#define ACPHY_hilbertCoeffA0(rev)                      0x195
#define ACPHY_hilbertCoeffA0_hilbertCoeffA0_SHIFT(rev) 0
#define ACPHY_hilbertCoeffA0_hilbertCoeffA0_MASK(rev)  (0x3ff << ACPHY_hilbertCoeffA0_hilbertCoeffA0_SHIFT(rev))

/* Register ACPHY_hilbertCoeffA1 */
#define ACPHY_hilbertCoeffA1(rev)                      0x196
#define ACPHY_hilbertCoeffA1_hilbertCoeffA1_SHIFT(rev) 0
#define ACPHY_hilbertCoeffA1_hilbertCoeffA1_MASK(rev)  (0x3ff << ACPHY_hilbertCoeffA1_hilbertCoeffA1_SHIFT(rev))

/* Register ACPHY_defer_setClip1_CtrLen */
#define ACPHY_defer_setClip1_CtrLen(rev)                              0x197
#define ACPHY_defer_setClip1_CtrLen_defer_setclip1gain_len_SHIFT(rev) 0
#define ACPHY_defer_setClip1_CtrLen_defer_setclip1gain_len_MASK(rev)  (0xffff << ACPHY_defer_setClip1_CtrLen_defer_setclip1gain_len_SHIFT(rev))

/* Register ACPHY_defer_setClip2_CtrLen */
#define ACPHY_defer_setClip2_CtrLen(rev)                              0x198
#define ACPHY_defer_setClip2_CtrLen_defer_setclip2gain_len_SHIFT(rev) 0
#define ACPHY_defer_setClip2_CtrLen_defer_setclip2gain_len_MASK(rev)  (0xffff << ACPHY_defer_setClip2_CtrLen_defer_setclip2gain_len_SHIFT(rev))

/* Register ACPHY_RxFeStatus */
#define ACPHY_RxFeStatus(rev)                                       0x19d
#define ACPHY_RxFeStatus_rx_fifo_underflow0_SHIFT(rev)              0
#define ACPHY_RxFeStatus_rx_fifo_underflow0_MASK(rev)               (0x1 << ACPHY_RxFeStatus_rx_fifo_underflow0_SHIFT(rev))
#define ACPHY_RxFeStatus_rx_fifo_overflow0_SHIFT(rev)               1
#define ACPHY_RxFeStatus_rx_fifo_overflow0_MASK(rev)                (0x1 << ACPHY_RxFeStatus_rx_fifo_overflow0_SHIFT(rev))
#define ACPHY_RxFeStatus_rx_stall_bb0_SHIFT(rev)                    2
#define ACPHY_RxFeStatus_rx_stall_bb0_MASK(rev)                     (0x1 << ACPHY_RxFeStatus_rx_stall_bb0_SHIFT(rev))
#define ACPHY_RxFeStatus_rx_fifo_underflow1_SHIFT(rev)              3
#define ACPHY_RxFeStatus_rx_fifo_underflow1_MASK(rev)               (0x1 << ACPHY_RxFeStatus_rx_fifo_underflow1_SHIFT(rev))
#define ACPHY_RxFeStatus_rx_fifo_overflow1_SHIFT(rev)               4
#define ACPHY_RxFeStatus_rx_fifo_overflow1_MASK(rev)                (0x1 << ACPHY_RxFeStatus_rx_fifo_overflow1_SHIFT(rev))
#define ACPHY_RxFeStatus_rx_stall_bb1_SHIFT(rev)                    5
#define ACPHY_RxFeStatus_rx_stall_bb1_MASK(rev)                     (0x1 << ACPHY_RxFeStatus_rx_stall_bb1_SHIFT(rev))
#define ACPHY_RxFeStatus_rx_fifo_underflow2_SHIFT(rev)              6
#define ACPHY_RxFeStatus_rx_fifo_underflow2_MASK(rev)               (0x1 << ACPHY_RxFeStatus_rx_fifo_underflow2_SHIFT(rev))
#define ACPHY_RxFeStatus_rx_fifo_overflow2_SHIFT(rev)               7
#define ACPHY_RxFeStatus_rx_fifo_overflow2_MASK(rev)                (0x1 << ACPHY_RxFeStatus_rx_fifo_overflow2_SHIFT(rev))
#define ACPHY_RxFeStatus_rx_stall_bb2_SHIFT(rev)                    8
#define ACPHY_RxFeStatus_rx_stall_bb2_MASK(rev)                     (0x1 << ACPHY_RxFeStatus_rx_stall_bb2_SHIFT(rev))
#define ACPHY_RxFeStatus_rxfe_fifo_flags_reset0_SHIFT(rev)          9
#define ACPHY_RxFeStatus_rxfe_fifo_flags_reset0_MASK(rev)           (0x1 << ACPHY_RxFeStatus_rxfe_fifo_flags_reset0_SHIFT(rev))
#define ACPHY_RxFeStatus_rxfe_fifo_flags_reset1_SHIFT(rev)          10
#define ACPHY_RxFeStatus_rxfe_fifo_flags_reset1_MASK(rev)           (0x1 << ACPHY_RxFeStatus_rxfe_fifo_flags_reset1_SHIFT(rev))
#define ACPHY_RxFeStatus_rxfe_fifo_flags_reset2_SHIFT(rev)          11
#define ACPHY_RxFeStatus_rxfe_fifo_flags_reset2_MASK(rev)           (0x1 << ACPHY_RxFeStatus_rxfe_fifo_flags_reset2_SHIFT(rev))
#define ACPHY_RxFeStatus_sdfeFifoResetCntVal_SHIFT(rev)             12
#define ACPHY_RxFeStatus_sdfeFifoResetCntVal_MASK(rev)              (0xf << ACPHY_RxFeStatus_sdfeFifoResetCntVal_SHIFT(rev))
#define ACPHY_RxFeStatus_rx_fifo_underflow3_SHIFT(rev)              12
#define ACPHY_RxFeStatus_rx_fifo_underflow3_MASK(rev)               (0x1 << ACPHY_RxFeStatus_rx_fifo_underflow3_SHIFT(rev))
#define ACPHY_RxFeStatus_rx_fifo_overflow3_SHIFT(rev)               13
#define ACPHY_RxFeStatus_rx_fifo_overflow3_MASK(rev)                (0x1 << ACPHY_RxFeStatus_rx_fifo_overflow3_SHIFT(rev))
#define ACPHY_RxFeStatus_rx_stall_bb3_SHIFT(rev)                    14
#define ACPHY_RxFeStatus_rx_stall_bb3_MASK(rev)                     (0x1 << ACPHY_RxFeStatus_rx_stall_bb3_SHIFT(rev))
#define ACPHY_RxFeStatus_saradc_packout_default_core_sel_SHIFT(rev) 15
#define ACPHY_RxFeStatus_saradc_packout_default_core_sel_MASK(rev)  (0x1 << ACPHY_RxFeStatus_saradc_packout_default_core_sel_SHIFT(rev))

/* Register ACPHY_RxFeCtrl1 */
#define ACPHY_RxFeCtrl1(rev)                             0x19e
#define ACPHY_RxFeCtrl1_soft_sdfeFifoReset_SHIFT(rev)    0
#define ACPHY_RxFeCtrl1_soft_sdfeFifoReset_MASK(rev)     (0x1 << ACPHY_RxFeCtrl1_soft_sdfeFifoReset_SHIFT(rev))
#define ACPHY_RxFeCtrl1_disable_stalls_SHIFT(rev)        1
#define ACPHY_RxFeCtrl1_disable_stalls_MASK(rev)         (0x1 << ACPHY_RxFeCtrl1_disable_stalls_SHIFT(rev))
#define ACPHY_RxFeCtrl1_rxfe_bilge_cnt_SHIFT(rev)        2
#define ACPHY_RxFeCtrl1_rxfe_bilge_cnt_MASK(rev)         (0xf << ACPHY_RxFeCtrl1_rxfe_bilge_cnt_SHIFT(rev))
#define ACPHY_RxFeCtrl1_swap_iq0_SHIFT(rev)              6
#define ACPHY_RxFeCtrl1_swap_iq0_MASK(rev)               (0x1 << ACPHY_RxFeCtrl1_swap_iq0_SHIFT(rev))
#define ACPHY_RxFeCtrl1_swap_iq1_SHIFT(rev)              7
#define ACPHY_RxFeCtrl1_swap_iq1_MASK(rev)               (0x1 << ACPHY_RxFeCtrl1_swap_iq1_SHIFT(rev))
#define ACPHY_RxFeCtrl1_swap_iq2_SHIFT(rev)              8
#define ACPHY_RxFeCtrl1_swap_iq2_MASK(rev)               (0x1 << ACPHY_RxFeCtrl1_swap_iq2_SHIFT(rev))
#define ACPHY_RxFeCtrl1_en_txrx_sdfeFifoReset_SHIFT(rev) 9
#define ACPHY_RxFeCtrl1_en_txrx_sdfeFifoReset_MASK(rev)  (0x1 << ACPHY_RxFeCtrl1_en_txrx_sdfeFifoReset_SHIFT(rev))
#define ACPHY_RxFeCtrl1_resetsdFeInNonActvSt_SHIFT(rev)  10
#define ACPHY_RxFeCtrl1_resetsdFeInNonActvSt_MASK(rev)   (0x1 << ACPHY_RxFeCtrl1_resetsdFeInNonActvSt_SHIFT(rev))
#define ACPHY_RxFeCtrl1_use_fr_reset_SHIFT(rev)          11
#define ACPHY_RxFeCtrl1_use_fr_reset_MASK(rev)           (0x1 << ACPHY_RxFeCtrl1_use_fr_reset_SHIFT(rev))
#define ACPHY_RxFeCtrl1_forceSdFeClkEn_SHIFT(rev)        (ACREV_GE(rev,40) ? 11 : (ACREV_GE(rev,36) ? 12 : (ACREV_GE(rev,32) ? 11 : (ACREV_GE(rev,20) ? 12 : (ACREV_GE(rev,19) ? 11 : 12)))))
#define ACPHY_RxFeCtrl1_forceSdFeClkEn_MASK(rev)         (ACREV_GE(rev,40) ? (0xf << ACPHY_RxFeCtrl1_forceSdFeClkEn_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x7 << ACPHY_RxFeCtrl1_forceSdFeClkEn_SHIFT(rev)) : (ACREV_GE(rev,32) ? (0xf << ACPHY_RxFeCtrl1_forceSdFeClkEn_SHIFT(rev)) : (ACREV_GE(rev,20) ? (0x7 << ACPHY_RxFeCtrl1_forceSdFeClkEn_SHIFT(rev)) : (ACREV_GE(rev,19) ? (0xf << ACPHY_RxFeCtrl1_forceSdFeClkEn_SHIFT(rev)) : (0x7 << ACPHY_RxFeCtrl1_forceSdFeClkEn_SHIFT(rev)))))))
#define ACPHY_RxFeCtrl1_rstAdcClkCheck_SHIFT(rev)        15
#define ACPHY_RxFeCtrl1_rstAdcClkCheck_MASK(rev)         (0x1 << ACPHY_RxFeCtrl1_rstAdcClkCheck_SHIFT(rev))
#define ACPHY_RxFeCtrl1_swap_iq3_SHIFT(rev)              10
#define ACPHY_RxFeCtrl1_swap_iq3_MASK(rev)               (0x1 << ACPHY_RxFeCtrl1_swap_iq3_SHIFT(rev))

/* Register ACPHY_RxFeTesMmuxCtrl */
#define ACPHY_RxFeTesMmuxCtrl(rev)                                 0x19f
#define ACPHY_RxFeTesMmuxCtrl_CollectActive_SHIFT(rev)             0
#define ACPHY_RxFeTesMmuxCtrl_CollectActive_MASK(rev)              (0x1 << ACPHY_RxFeTesMmuxCtrl_CollectActive_SHIFT(rev))
#define ACPHY_RxFeTesMmuxCtrl_Samp_col_mode_SHIFT(rev)             1
#define ACPHY_RxFeTesMmuxCtrl_Samp_col_mode_MASK(rev)              (0x7 << ACPHY_RxFeTesMmuxCtrl_Samp_col_mode_SHIFT(rev))
#define ACPHY_RxFeTesMmuxCtrl_rxfe_dbg_mux_sel_SHIFT(rev)          4
#define ACPHY_RxFeTesMmuxCtrl_rxfe_dbg_mux_sel_MASK(rev)           (0x7 << ACPHY_RxFeTesMmuxCtrl_rxfe_dbg_mux_sel_SHIFT(rev))
#define ACPHY_RxFeTesMmuxCtrl_sdrxfe_dbg_clken_SHIFT(rev)          7
#define ACPHY_RxFeTesMmuxCtrl_sdrxfe_dbg_clken_MASK(rev)           (0x1 << ACPHY_RxFeTesMmuxCtrl_sdrxfe_dbg_clken_SHIFT(rev))
#define ACPHY_RxFeTesMmuxCtrl_samp_coll_core_sel_SHIFT(rev)        8
#define ACPHY_RxFeTesMmuxCtrl_samp_coll_core_sel_MASK(rev)         (0x7 << ACPHY_RxFeTesMmuxCtrl_samp_coll_core_sel_SHIFT(rev))
#define ACPHY_RxFeTesMmuxCtrl_reset_fifo_status_SHIFT(rev)         11
#define ACPHY_RxFeTesMmuxCtrl_reset_fifo_status_MASK(rev)          (0x1 << ACPHY_RxFeTesMmuxCtrl_reset_fifo_status_SHIFT(rev))
#define ACPHY_RxFeTesMmuxCtrl_latch_rxfefifo_status_SHIFT(rev)     12
#define ACPHY_RxFeTesMmuxCtrl_latch_rxfefifo_status_MASK(rev)      (0x1 << ACPHY_RxFeTesMmuxCtrl_latch_rxfefifo_status_SHIFT(rev))
#define ACPHY_RxFeTesMmuxCtrl_lpf_gain_biq1_from_rfctrl_SHIFT(rev) (ACREV_GE(rev,40) ? 15 : (ACREV_GE(rev,36) ? 13 : (ACREV_GE(rev,32) ? 15 : 13)))
#define ACPHY_RxFeTesMmuxCtrl_lpf_gain_biq1_from_rfctrl_MASK(rev)  (0x1 << ACPHY_RxFeTesMmuxCtrl_lpf_gain_biq1_from_rfctrl_SHIFT(rev))
#define ACPHY_RxFeTesMmuxCtrl_resetsdFeInNonActvSt_SHIFT(rev)      13
#define ACPHY_RxFeTesMmuxCtrl_resetsdFeInNonActvSt_MASK(rev)       (0x1 << ACPHY_RxFeTesMmuxCtrl_resetsdFeInNonActvSt_SHIFT(rev))
#define ACPHY_RxFeTesMmuxCtrl_use_fr_reset_SHIFT(rev)              14
#define ACPHY_RxFeTesMmuxCtrl_use_fr_reset_MASK(rev)               (0x1 << ACPHY_RxFeTesMmuxCtrl_use_fr_reset_SHIFT(rev))

/* Register ACPHY_SdFeClkStatus */
#define ACPHY_SdFeClkStatus(rev)                           0x1a4
#define ACPHY_SdFeClkStatus_adc_clk_is_on0_SHIFT(rev)      0
#define ACPHY_SdFeClkStatus_adc_clk_is_on0_MASK(rev)       (0x1 << ACPHY_SdFeClkStatus_adc_clk_is_on0_SHIFT(rev))
#define ACPHY_SdFeClkStatus_adc_clk_is_on1_SHIFT(rev)      1
#define ACPHY_SdFeClkStatus_adc_clk_is_on1_MASK(rev)       (0x1 << ACPHY_SdFeClkStatus_adc_clk_is_on1_SHIFT(rev))
#define ACPHY_SdFeClkStatus_adc_clk_is_on2_SHIFT(rev)      2
#define ACPHY_SdFeClkStatus_adc_clk_is_on2_MASK(rev)       (0x1 << ACPHY_SdFeClkStatus_adc_clk_is_on2_SHIFT(rev))
#define ACPHY_SdFeClkStatus_adc_clk_is_on3_SHIFT(rev)      3
#define ACPHY_SdFeClkStatus_adc_clk_is_on3_MASK(rev)       (0x1 << ACPHY_SdFeClkStatus_adc_clk_is_on3_SHIFT(rev))
#define ACPHY_SdFeClkStatus_sdfeFifoResetCntVal_SHIFT(rev) 12
#define ACPHY_SdFeClkStatus_sdfeFifoResetCntVal_MASK(rev)  (0xf << ACPHY_SdFeClkStatus_sdfeFifoResetCntVal_SHIFT(rev))

/* Register ACPHY_RxSdFeConfig1 */
#define ACPHY_RxSdFeConfig1(rev)                                     (ACREV_GE(rev,18) ? 0x1a5 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x1a5 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x1a5 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x1a5 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0x1a5 : INVALID_ADDRESS)))))))))
#define ACPHY_RxSdFeConfig1_farrow_rshift_force_SHIFT(rev)           0
#define ACPHY_RxSdFeConfig1_farrow_rshift_force_MASK(rev)            (0x1 << ACPHY_RxSdFeConfig1_farrow_rshift_force_SHIFT(rev))
#define ACPHY_RxSdFeConfig1_switch_adc_sipo_bits_SHIFT(rev)          1
#define ACPHY_RxSdFeConfig1_switch_adc_sipo_bits_MASK(rev)           (0x1 << ACPHY_RxSdFeConfig1_switch_adc_sipo_bits_SHIFT(rev))
#define ACPHY_RxSdFeConfig1_farrow_rshift_tx_SHIFT(rev)              2
#define ACPHY_RxSdFeConfig1_farrow_rshift_tx_MASK(rev)               (0x3 << ACPHY_RxSdFeConfig1_farrow_rshift_tx_SHIFT(rev))
#define ACPHY_RxSdFeConfig1_lbsdadcclken_farrow_rshift_en_SHIFT(rev) 4
#define ACPHY_RxSdFeConfig1_lbsdadcclken_farrow_rshift_en_MASK(rev)  (0x1 << ACPHY_RxSdFeConfig1_lbsdadcclken_farrow_rshift_en_SHIFT(rev))

/* Register ACPHY_RxSdFeConfig2 */
#define ACPHY_RxSdFeConfig2(rev)                    (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x1a6 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x1a6 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x1a6 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x1a6 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x1a6 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0x1a6 : INVALID_ADDRESS))))))))))))
#define ACPHY_RxSdFeConfig2_fcw_value_lo_SHIFT(rev) 0
#define ACPHY_RxSdFeConfig2_fcw_value_lo_MASK(rev)  (0xffff << ACPHY_RxSdFeConfig2_fcw_value_lo_SHIFT(rev))

/* Register ACPHY_RxSdFeConfig3 */
#define ACPHY_RxSdFeConfig3(rev)                               (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x1a7 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x1a7 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x1a7 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x1a7 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x1a7 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0x1a7 : INVALID_ADDRESS))))))))))))
#define ACPHY_RxSdFeConfig3_fcw_value_hi_SHIFT(rev)            0
#define ACPHY_RxSdFeConfig3_fcw_value_hi_MASK(rev)             (0x3ff << ACPHY_RxSdFeConfig3_fcw_value_hi_SHIFT(rev))
#define ACPHY_RxSdFeConfig3_rx_farow_scale_80_value_SHIFT(rev) 10
#define ACPHY_RxSdFeConfig3_rx_farow_scale_80_value_MASK(rev)  (0xf << ACPHY_RxSdFeConfig3_rx_farow_scale_80_value_SHIFT(rev))
#define ACPHY_RxSdFeConfig3_fast_ADC_en_SHIFT(rev)             14
#define ACPHY_RxSdFeConfig3_fast_ADC_en_MASK(rev)              (0x1 << ACPHY_RxSdFeConfig3_fast_ADC_en_SHIFT(rev))

/* Register ACPHY_RxSdFeConfig4 */
#define ACPHY_RxSdFeConfig4(rev)                        (ACREV_GE(rev,18) ? 0x1a8 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x1a8 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x1a8 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x1a8 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0x1a8 : INVALID_ADDRESS)))))))))
#define ACPHY_RxSdFeConfig4_mu_init_value_lo_SHIFT(rev) 0
#define ACPHY_RxSdFeConfig4_mu_init_value_lo_MASK(rev)  (0xffff << ACPHY_RxSdFeConfig4_mu_init_value_lo_SHIFT(rev))

/* Register ACPHY_RxSdFeConfig5 */
#define ACPHY_RxSdFeConfig5(rev)                             (ACREV_GE(rev,18) ? 0x1a9 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x1a9 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x1a9 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x1a9 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0x1a9 : INVALID_ADDRESS)))))))))
#define ACPHY_RxSdFeConfig5_mu_init_value_hi_SHIFT(rev)      0
#define ACPHY_RxSdFeConfig5_mu_init_value_hi_MASK(rev)       (0x3ff << ACPHY_RxSdFeConfig5_mu_init_value_hi_SHIFT(rev))
#define ACPHY_RxSdFeConfig5_rx_farow_scale_value_SHIFT(rev)  10
#define ACPHY_RxSdFeConfig5_rx_farow_scale_value_MASK(rev)   (0xf << ACPHY_RxSdFeConfig5_rx_farow_scale_value_SHIFT(rev))
#define ACPHY_RxSdFeConfig5_tiny_bphy20_ADC10_sel_SHIFT(rev) 14
#define ACPHY_RxSdFeConfig5_tiny_bphy20_ADC10_sel_MASK(rev)  (0x1 << ACPHY_RxSdFeConfig5_tiny_bphy20_ADC10_sel_SHIFT(rev))

/* Register ACPHY_RxSdFeConfig6 */
#define ACPHY_RxSdFeConfig6(rev)                              (ACREV_GE(rev,18) ? 0x1aa : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x1aa : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x1aa : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x1aa : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0x1aa : INVALID_ADDRESS)))))))))
#define ACPHY_RxSdFeConfig6_rx_farrow_drift_period_SHIFT(rev) 0
#define ACPHY_RxSdFeConfig6_rx_farrow_drift_period_MASK(rev)  (0x1fff << ACPHY_RxSdFeConfig6_rx_farrow_drift_period_SHIFT(rev))
#define ACPHY_RxSdFeConfig6_rx_farrow_rshift_0_SHIFT(rev)     13
#define ACPHY_RxSdFeConfig6_rx_farrow_rshift_0_MASK(rev)      (0x3 << ACPHY_RxSdFeConfig6_rx_farrow_rshift_0_SHIFT(rev))
#define ACPHY_RxSdFeConfig6_rx_farrow_drift_en_SHIFT(rev)     15
#define ACPHY_RxSdFeConfig6_rx_farrow_drift_en_MASK(rev)      (0x1 << ACPHY_RxSdFeConfig6_rx_farrow_drift_en_SHIFT(rev))

/* Register ACPHY_RxSdFeSampCap */
#define ACPHY_RxSdFeSampCap(rev)                                 (ACREV_GE(rev,18) ? 0x1ab : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x1ab : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x1ab : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x1ab : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0x1ab : INVALID_ADDRESS)))))))))
#define ACPHY_RxSdFeSampCap_start_SHIFT(rev)                     0
#define ACPHY_RxSdFeSampCap_start_MASK(rev)                      (0x1 << ACPHY_RxSdFeSampCap_start_SHIFT(rev))
#define ACPHY_RxSdFeSampCap_mem0_sel_SHIFT(rev)                  1
#define ACPHY_RxSdFeSampCap_mem0_sel_MASK(rev)                   (0x1 << ACPHY_RxSdFeSampCap_mem0_sel_SHIFT(rev))
#define ACPHY_RxSdFeSampCap_mem1_sel_SHIFT(rev)                  2
#define ACPHY_RxSdFeSampCap_mem1_sel_MASK(rev)                   (0x1 << ACPHY_RxSdFeSampCap_mem1_sel_SHIFT(rev))
#define ACPHY_RxSdFeSampCap_capture_both_SHIFT(rev)              3
#define ACPHY_RxSdFeSampCap_capture_both_MASK(rev)               (0x1 << ACPHY_RxSdFeSampCap_capture_both_SHIFT(rev))
#define ACPHY_RxSdFeSampCap_rx_stall_disable_SHIFT(rev)          4
#define ACPHY_RxSdFeSampCap_rx_stall_disable_MASK(rev)           (0x1 << ACPHY_RxSdFeSampCap_rx_stall_disable_SHIFT(rev))
#define ACPHY_RxSdFeSampCap_sdadc_capture_clk_gate_en_SHIFT(rev) 5
#define ACPHY_RxSdFeSampCap_sdadc_capture_clk_gate_en_MASK(rev)  (0x1 << ACPHY_RxSdFeSampCap_sdadc_capture_clk_gate_en_SHIFT(rev))

/* Register ACPHY_iqest_input_control */
#define ACPHY_iqest_input_control(rev)                          (ACREV_GE(rev,18) ? 0x1ae : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x1ae : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x1ae : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x1ae : INVALID_ADDRESS)))))))
#define ACPHY_iqest_input_control_select_iqest_input_SHIFT(rev) 0
#define ACPHY_iqest_input_control_select_iqest_input_MASK(rev)  (0x3 << ACPHY_iqest_input_control_select_iqest_input_SHIFT(rev))
#define ACPHY_iqest_input_control_dc_accum_wait_vht_SHIFT(rev)  2
#define ACPHY_iqest_input_control_dc_accum_wait_vht_MASK(rev)   (0x7f << ACPHY_iqest_input_control_dc_accum_wait_vht_SHIFT(rev))
#define ACPHY_iqest_input_control_dc_accum_wait_mm_SHIFT(rev)   9
#define ACPHY_iqest_input_control_dc_accum_wait_mm_MASK(rev)    (0x7f << ACPHY_iqest_input_control_dc_accum_wait_mm_SHIFT(rev))

/* Register ACPHY_HTSigTones */
#define ACPHY_HTSigTones(rev)                                     0x1b0
#define ACPHY_HTSigTones_support_max_nss_SHIFT(rev)               0
#define ACPHY_HTSigTones_support_max_nss_MASK(rev)                (0x7 << ACPHY_HTSigTones_support_max_nss_SHIFT(rev))
#define ACPHY_HTSigTones_support_stbc_max_nss_SHIFT(rev)          3
#define ACPHY_HTSigTones_support_stbc_max_nss_MASK(rev)           (0x3 << ACPHY_HTSigTones_support_stbc_max_nss_SHIFT(rev))
#define ACPHY_HTSigTones_support_gf_SHIFT(rev)                    5
#define ACPHY_HTSigTones_support_gf_MASK(rev)                     (0x1 << ACPHY_HTSigTones_support_gf_SHIFT(rev))
#define ACPHY_HTSigTones_support_ldpc_SHIFT(rev)                  6
#define ACPHY_HTSigTones_support_ldpc_MASK(rev)                   (0x1 << ACPHY_HTSigTones_support_ldpc_SHIFT(rev))
#define ACPHY_HTSigTones_support_sgi_SHIFT(rev)                   7
#define ACPHY_HTSigTones_support_sgi_MASK(rev)                    (0x1 << ACPHY_HTSigTones_support_sgi_SHIFT(rev))
#define ACPHY_HTSigTones_support_ueqm_SHIFT(rev)                  8
#define ACPHY_HTSigTones_support_ueqm_MASK(rev)                   (0x1 << ACPHY_HTSigTones_support_ueqm_SHIFT(rev))
#define ACPHY_HTSigTones_support_mcs32_phybw20_SHIFT(rev)         9
#define ACPHY_HTSigTones_support_mcs32_phybw20_MASK(rev)          (0x1 << ACPHY_HTSigTones_support_mcs32_phybw20_SHIFT(rev))
#define ACPHY_HTSigTones_support_txbf_ndp_SHIFT(rev)              10
#define ACPHY_HTSigTones_support_txbf_ndp_MASK(rev)               (0x1 << ACPHY_HTSigTones_support_txbf_ndp_SHIFT(rev))
#define ACPHY_HTSigTones_support_txbf_chanest_max_nsts_SHIFT(rev) 11
#define ACPHY_HTSigTones_support_txbf_chanest_max_nsts_MASK(rev)  (0x7 << ACPHY_HTSigTones_support_txbf_chanest_max_nsts_SHIFT(rev))
#define ACPHY_HTSigTones_support_mu_mimo_rx_SHIFT(rev)            14
#define ACPHY_HTSigTones_support_mu_mimo_rx_MASK(rev)             (0x1 << ACPHY_HTSigTones_support_mu_mimo_rx_SHIFT(rev))
#define ACPHY_HTSigTones_ldpc_proprietary_mcs_vht_SHIFT(rev)      15
#define ACPHY_HTSigTones_ldpc_proprietary_mcs_vht_MASK(rev)       (0x1 << ACPHY_HTSigTones_ldpc_proprietary_mcs_vht_SHIFT(rev))

/* Register ACPHY_partialAIDCountDown */
#define ACPHY_partialAIDCountDown(rev)                                      0x1b1
#define ACPHY_partialAIDCountDown_countdown_su_partial_aid_based_SHIFT(rev) 0
#define ACPHY_partialAIDCountDown_countdown_su_partial_aid_based_MASK(rev)  (0x1 << ACPHY_partialAIDCountDown_countdown_su_partial_aid_based_SHIFT(rev))
#define ACPHY_partialAIDCountDown_partial_aid_SHIFT(rev)                    1
#define ACPHY_partialAIDCountDown_partial_aid_MASK(rev)                     (0x1ff << ACPHY_partialAIDCountDown_partial_aid_SHIFT(rev))
#define ACPHY_partialAIDCountDown_check_vht_siga_sgi_SHIFT(rev)             10
#define ACPHY_partialAIDCountDown_check_vht_siga_sgi_MASK(rev)              (0x1 << ACPHY_partialAIDCountDown_check_vht_siga_sgi_SHIFT(rev))
#define ACPHY_partialAIDCountDown_check_vht_siga_ldpc_SHIFT(rev)            11
#define ACPHY_partialAIDCountDown_check_vht_siga_ldpc_MASK(rev)             (0x1 << ACPHY_partialAIDCountDown_check_vht_siga_ldpc_SHIFT(rev))
#define ACPHY_partialAIDCountDown_check_vht_siga_length_SHIFT(rev)          12
#define ACPHY_partialAIDCountDown_check_vht_siga_length_MASK(rev)           (0x1 << ACPHY_partialAIDCountDown_check_vht_siga_length_SHIFT(rev))
#define ACPHY_partialAIDCountDown_resetDemodonWait_SHIFT(rev)               13
#define ACPHY_partialAIDCountDown_resetDemodonWait_MASK(rev)                (0x1 << ACPHY_partialAIDCountDown_resetDemodonWait_SHIFT(rev))
#define ACPHY_partialAIDCountDown_check_valid_lsig_len_for_vht_SHIFT(rev)   14
#define ACPHY_partialAIDCountDown_check_valid_lsig_len_for_vht_MASK(rev)    (0x1 << ACPHY_partialAIDCountDown_check_valid_lsig_len_for_vht_SHIFT(rev))
#define ACPHY_partialAIDCountDown_enable_sigb_dec_SHIFT(rev)                15
#define ACPHY_partialAIDCountDown_enable_sigb_dec_MASK(rev)                 (0x1 << ACPHY_partialAIDCountDown_enable_sigb_dec_SHIFT(rev))
#define ACPHY_partialAIDCountDown_tdi_coremask_enable_SHIFT(rev)            15
#define ACPHY_partialAIDCountDown_tdi_coremask_enable_MASK(rev)             (0x1 << ACPHY_partialAIDCountDown_tdi_coremask_enable_SHIFT(rev))

/* Register ACPHY_nvcfg0 */
#define ACPHY_nvcfg0(rev)                                   0x1b2
#define ACPHY_nvcfg0_noisevar_nf_radio_qdb_core0_SHIFT(rev) 0
#define ACPHY_nvcfg0_noisevar_nf_radio_qdb_core0_MASK(rev)  (0xff << ACPHY_nvcfg0_noisevar_nf_radio_qdb_core0_SHIFT(rev))
#define ACPHY_nvcfg0_noisevar_nf_radio_qdb_core1_SHIFT(rev) 8
#define ACPHY_nvcfg0_noisevar_nf_radio_qdb_core1_MASK(rev)  (0xff << ACPHY_nvcfg0_noisevar_nf_radio_qdb_core1_SHIFT(rev))

/* Register ACPHY_nvcfg1 */
#define ACPHY_nvcfg1(rev)                                   (ACREV_GE(rev,32) ? 0x1b3 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x1b3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : 0x1b3))))
#define ACPHY_nvcfg1_noisevar_nf_radio_qdb_core2_SHIFT(rev) 0
#define ACPHY_nvcfg1_noisevar_nf_radio_qdb_core2_MASK(rev)  (0xff << ACPHY_nvcfg1_noisevar_nf_radio_qdb_core2_SHIFT(rev))
#define ACPHY_nvcfg1_noisevar_nf_radio_qdb_core3_SHIFT(rev) 8
#define ACPHY_nvcfg1_noisevar_nf_radio_qdb_core3_MASK(rev)  (0xff << ACPHY_nvcfg1_noisevar_nf_radio_qdb_core3_SHIFT(rev))

/* Register ACPHY_nvcfg2 */
#define ACPHY_nvcfg2(rev)                              0x1b4
#define ACPHY_nvcfg2_noisevar_scale_adc_qdb_SHIFT(rev) 0
#define ACPHY_nvcfg2_noisevar_scale_adc_qdb_MASK(rev)  (0xff << ACPHY_nvcfg2_noisevar_scale_adc_qdb_SHIFT(rev))
#define ACPHY_nvcfg2_noisevar_scale_dig_qdb_SHIFT(rev) 8
#define ACPHY_nvcfg2_noisevar_scale_dig_qdb_MASK(rev)  (0xff << ACPHY_nvcfg2_noisevar_scale_dig_qdb_SHIFT(rev))

/* Register ACPHY_nvcfg3 */
#define ACPHY_nvcfg3(rev)                                    0x1b5
#define ACPHY_nvcfg3_noisevar_rxevm_lim_qdb_SHIFT(rev)       0
#define ACPHY_nvcfg3_noisevar_rxevm_lim_qdb_MASK(rev)        (0xff << ACPHY_nvcfg3_noisevar_rxevm_lim_qdb_SHIFT(rev))
#define ACPHY_nvcfg3_aml_Nvar_DV_ovr_SHIFT(rev)              8
#define ACPHY_nvcfg3_aml_Nvar_DV_ovr_MASK(rev)               (0x1 << ACPHY_nvcfg3_aml_Nvar_DV_ovr_SHIFT(rev))
#define ACPHY_nvcfg3_unity_gain_for_2x2_coremask2_SHIFT(rev) 9
#define ACPHY_nvcfg3_unity_gain_for_2x2_coremask2_MASK(rev)  (0x1 << ACPHY_nvcfg3_unity_gain_for_2x2_coremask2_SHIFT(rev))
#define ACPHY_nvcfg3_NvarAdjustBypass_SHIFT(rev)             9
#define ACPHY_nvcfg3_NvarAdjustBypass_MASK(rev)              (0x1 << ACPHY_nvcfg3_NvarAdjustBypass_SHIFT(rev))

/* Register ACPHY_DmdCtrlConfig */
#define ACPHY_DmdCtrlConfig(rev)                                          0x1b6
#define ACPHY_DmdCtrlConfig_llrNullEnable_SHIFT(rev)                      0
#define ACPHY_DmdCtrlConfig_llrNullEnable_MASK(rev)                       (0x1 << ACPHY_DmdCtrlConfig_llrNullEnable_SHIFT(rev))
#define ACPHY_DmdCtrlConfig_dmd_chanupd_SHIFT(rev)                        1
#define ACPHY_DmdCtrlConfig_dmd_chanupd_MASK(rev)                         (0x3 << ACPHY_DmdCtrlConfig_dmd_chanupd_SHIFT(rev))
#define ACPHY_DmdCtrlConfig_dmd_coremask_enable_SHIFT(rev)                3
#define ACPHY_DmdCtrlConfig_dmd_coremask_enable_MASK(rev)                 (0x1 << ACPHY_DmdCtrlConfig_dmd_coremask_enable_SHIFT(rev))
#define ACPHY_DmdCtrlConfig_dmdPowerSaveEnable_SHIFT(rev)                 4
#define ACPHY_DmdCtrlConfig_dmdPowerSaveEnable_MASK(rev)                  (0x1 << ACPHY_DmdCtrlConfig_dmdPowerSaveEnable_SHIFT(rev))
#define ACPHY_DmdCtrlConfig_dmdChnSigPowerSave_SHIFT(rev)                 5
#define ACPHY_DmdCtrlConfig_dmdChnSigPowerSave_MASK(rev)                  (0x1 << ACPHY_DmdCtrlConfig_dmdChnSigPowerSave_SHIFT(rev))
#define ACPHY_DmdCtrlConfig_disableFdCor_SHIFT(rev)                       6
#define ACPHY_DmdCtrlConfig_disableFdCor_MASK(rev)                        (0x7 << ACPHY_DmdCtrlConfig_disableFdCor_SHIFT(rev))
#define ACPHY_DmdCtrlConfig_disableAdvRet_SHIFT(rev)                      9
#define ACPHY_DmdCtrlConfig_disableAdvRet_MASK(rev)                       (0x1 << ACPHY_DmdCtrlConfig_disableAdvRet_SHIFT(rev))
#define ACPHY_DmdCtrlConfig_dmd_channel_coremask_enable_SHIFT(rev)        10
#define ACPHY_DmdCtrlConfig_dmd_channel_coremask_enable_MASK(rev)         (0x1 << ACPHY_DmdCtrlConfig_dmd_channel_coremask_enable_SHIFT(rev))
#define ACPHY_DmdCtrlConfig_dmd_lindemap_LLR_nulling_SHIFT(rev)           11
#define ACPHY_DmdCtrlConfig_dmd_lindemap_LLR_nulling_MASK(rev)            (0x1 << ACPHY_DmdCtrlConfig_dmd_lindemap_LLR_nulling_SHIFT(rev))
#define ACPHY_DmdCtrlConfig_vhtsigb_nsts1_use_datasc_for_phest_SHIFT(rev) 12
#define ACPHY_DmdCtrlConfig_vhtsigb_nsts1_use_datasc_for_phest_MASK(rev)  (0x1 << ACPHY_DmdCtrlConfig_vhtsigb_nsts1_use_datasc_for_phest_SHIFT(rev))
#define ACPHY_DmdCtrlConfig_check_lsig_rsvd_bit_SHIFT(rev)                13
#define ACPHY_DmdCtrlConfig_check_lsig_rsvd_bit_MASK(rev)                 (0x1 << ACPHY_DmdCtrlConfig_check_lsig_rsvd_bit_SHIFT(rev))
#define ACPHY_DmdCtrlConfig_check_htsig_rsvd_bit_SHIFT(rev)               14
#define ACPHY_DmdCtrlConfig_check_htsig_rsvd_bit_MASK(rev)                (0x1 << ACPHY_DmdCtrlConfig_check_htsig_rsvd_bit_SHIFT(rev))
#define ACPHY_DmdCtrlConfig_check_vhtsiga_rsvd_bit_SHIFT(rev)             15
#define ACPHY_DmdCtrlConfig_check_vhtsiga_rsvd_bit_MASK(rev)              (0x1 << ACPHY_DmdCtrlConfig_check_vhtsiga_rsvd_bit_SHIFT(rev))

/* Register ACPHY_LLRNullFreqThreshold */
#define ACPHY_LLRNullFreqThreshold(rev)                          0x1b7
#define ACPHY_LLRNullFreqThreshold_aml_freq_threshold_SHIFT(rev) 0
#define ACPHY_LLRNullFreqThreshold_aml_freq_threshold_MASK(rev)  (0xffff << ACPHY_LLRNullFreqThreshold_aml_freq_threshold_SHIFT(rev))

/* Register ACPHY_spatialSQCtrl */
#define ACPHY_spatialSQCtrl(rev)                                          (ACREV_GE(rev,32) ? 0x1b8 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x1b8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : 0x1b8))))
#define ACPHY_spatialSQCtrl_spatial_SQ_based_ml_ctrl_en_SHIFT(rev)        0
#define ACPHY_spatialSQCtrl_spatial_SQ_based_ml_ctrl_en_MASK(rev)         (0x1 << ACPHY_spatialSQCtrl_spatial_SQ_based_ml_ctrl_en_SHIFT(rev))
#define ACPHY_spatialSQCtrl_spatial_SQ_based_core_mask_en_SHIFT(rev)      1
#define ACPHY_spatialSQCtrl_spatial_SQ_based_core_mask_en_MASK(rev)       (0x1 << ACPHY_spatialSQCtrl_spatial_SQ_based_core_mask_en_SHIFT(rev))
#define ACPHY_spatialSQCtrl_use_mcs_thr_tbl_SHIFT(rev)                    2
#define ACPHY_spatialSQCtrl_use_mcs_thr_tbl_MASK(rev)                     (0x1 << ACPHY_spatialSQCtrl_use_mcs_thr_tbl_SHIFT(rev))
#define ACPHY_spatialSQCtrl_spatial_SQ_thresh_offset_nrx3_nss2_SHIFT(rev) 3
#define ACPHY_spatialSQCtrl_spatial_SQ_thresh_offset_nrx3_nss2_MASK(rev)  (0x1f << ACPHY_spatialSQCtrl_spatial_SQ_thresh_offset_nrx3_nss2_SHIFT(rev))
#define ACPHY_spatialSQCtrl_spatial_SQ_thresh_offset_nrx2_nss2_SHIFT(rev) 8
#define ACPHY_spatialSQCtrl_spatial_SQ_thresh_offset_nrx2_nss2_MASK(rev)  (0x1f << ACPHY_spatialSQCtrl_spatial_SQ_thresh_offset_nrx2_nss2_SHIFT(rev))
#define ACPHY_spatialSQCtrl_MCS_SQ_based_MCD_en_SHIFT(rev)                13
#define ACPHY_spatialSQCtrl_MCS_SQ_based_MCD_en_MASK(rev)                 (0x1 << ACPHY_spatialSQCtrl_MCS_SQ_based_MCD_en_SHIFT(rev))
#define ACPHY_spatialSQCtrl_om_enable_SHIFT(rev)                          14
#define ACPHY_spatialSQCtrl_om_enable_MASK(rev)                           (0x1 << ACPHY_spatialSQCtrl_om_enable_SHIFT(rev))

/* Register ACPHY_mlDisableRssiOffsets */
#define ACPHY_mlDisableRssiOffsets(rev)                                        (ACREV_GE(rev,32) ? 0x1b9 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x1b9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : 0x1b9))))
#define ACPHY_mlDisableRssiOffsets_rssi_based_ML_disable_offset_nrx2_nss2_SHIFT(rev) 0
#define ACPHY_mlDisableRssiOffsets_rssi_based_ML_disable_offset_nrx2_nss2_MASK(rev) (0x1f << ACPHY_mlDisableRssiOffsets_rssi_based_ML_disable_offset_nrx2_nss2_SHIFT(rev))
#define ACPHY_mlDisableRssiOffsets_rssi_based_ML_disable_offset_nrx3_nss2_SHIFT(rev) 5
#define ACPHY_mlDisableRssiOffsets_rssi_based_ML_disable_offset_nrx3_nss2_MASK(rev) (0x1f << ACPHY_mlDisableRssiOffsets_rssi_based_ML_disable_offset_nrx3_nss2_SHIFT(rev))

/* Register ACPHY_mlDisablePktBWOffsets */
#define ACPHY_mlDisablePktBWOffsets(rev)                                 (ACREV_GE(rev,32) ? 0x1ba : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x1ba : (ACREV_GE(rev,20) ? INVALID_ADDRESS : 0x1ba))))
#define ACPHY_mlDisablePktBWOffsets_ml_disable_PktBw80_Offset_SHIFT(rev) 0
#define ACPHY_mlDisablePktBWOffsets_ml_disable_PktBw80_Offset_MASK(rev)  (0x1f << ACPHY_mlDisablePktBWOffsets_ml_disable_PktBw80_Offset_SHIFT(rev))
#define ACPHY_mlDisablePktBWOffsets_ml_disable_PktBw40_Offset_SHIFT(rev) 5
#define ACPHY_mlDisablePktBWOffsets_ml_disable_PktBw40_Offset_MASK(rev)  (0x1f << ACPHY_mlDisablePktBWOffsets_ml_disable_PktBw40_Offset_SHIFT(rev))

/* Register ACPHY_mlDisableMiscOffsets */
#define ACPHY_mlDisableMiscOffsets(rev)                              (ACREV_GE(rev,32) ? 0x1bb : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x1bb : (ACREV_GE(rev,20) ? INVALID_ADDRESS : 0x1bb))))
#define ACPHY_mlDisableMiscOffsets_ml_disable_stbc_Offset_SHIFT(rev) 0
#define ACPHY_mlDisableMiscOffsets_ml_disable_stbc_Offset_MASK(rev)  (0x1f << ACPHY_mlDisableMiscOffsets_ml_disable_stbc_Offset_SHIFT(rev))
#define ACPHY_mlDisableMiscOffsets_ml_disable_sgi_Offset_SHIFT(rev)  5
#define ACPHY_mlDisableMiscOffsets_ml_disable_sgi_Offset_MASK(rev)   (0x1f << ACPHY_mlDisableMiscOffsets_ml_disable_sgi_Offset_SHIFT(rev))
#define ACPHY_mlDisableMiscOffsets_ml_disable_ldpc_Offset_SHIFT(rev) 10
#define ACPHY_mlDisableMiscOffsets_ml_disable_ldpc_Offset_MASK(rev)  (0x1f << ACPHY_mlDisableMiscOffsets_ml_disable_ldpc_Offset_SHIFT(rev))

/* Register ACPHY_scthreshlowPwrOffsets0 */
#define ACPHY_scthreshlowPwrOffsets0(rev)                                      (ACREV_GE(rev,32) ? 0x1bc : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x1bc : (ACREV_GE(rev,20) ? INVALID_ADDRESS : 0x1bc))))
#define ACPHY_scthreshlowPwrOffsets0_spatial_SQ_sc_thresh_offset_lowpwr_nrx3_nss2_20_SHIFT(rev) 0
#define ACPHY_scthreshlowPwrOffsets0_spatial_SQ_sc_thresh_offset_lowpwr_nrx3_nss2_20_MASK(rev) (0x7f << ACPHY_scthreshlowPwrOffsets0_spatial_SQ_sc_thresh_offset_lowpwr_nrx3_nss2_20_SHIFT(rev))
#define ACPHY_scthreshlowPwrOffsets0_spatial_SQ_sc_thresh_offset_lowpwr_nrx3_nss2_40_SHIFT(rev) 7
#define ACPHY_scthreshlowPwrOffsets0_spatial_SQ_sc_thresh_offset_lowpwr_nrx3_nss2_40_MASK(rev) (0x7f << ACPHY_scthreshlowPwrOffsets0_spatial_SQ_sc_thresh_offset_lowpwr_nrx3_nss2_40_SHIFT(rev))

/* Register ACPHY_scthreshlowPwrOffsets1 */
#define ACPHY_scthreshlowPwrOffsets1(rev)                                      (ACREV_GE(rev,32) ? 0x1bd : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x1bd : (ACREV_GE(rev,20) ? INVALID_ADDRESS : 0x1bd))))
#define ACPHY_scthreshlowPwrOffsets1_spatial_SQ_sc_thresh_offset_lowpwr_nrx3_nss2_80_SHIFT(rev) 0
#define ACPHY_scthreshlowPwrOffsets1_spatial_SQ_sc_thresh_offset_lowpwr_nrx3_nss2_80_MASK(rev) (0x7f << ACPHY_scthreshlowPwrOffsets1_spatial_SQ_sc_thresh_offset_lowpwr_nrx3_nss2_80_SHIFT(rev))
#define ACPHY_scthreshlowPwrOffsets1_spatial_SQ_sc_thresh_offset_lowpwr_nrx2_nss2_20_SHIFT(rev) 7
#define ACPHY_scthreshlowPwrOffsets1_spatial_SQ_sc_thresh_offset_lowpwr_nrx2_nss2_20_MASK(rev) (0x7f << ACPHY_scthreshlowPwrOffsets1_spatial_SQ_sc_thresh_offset_lowpwr_nrx2_nss2_20_SHIFT(rev))

/* Register ACPHY_scthreshlowPwrOffsets2 */
#define ACPHY_scthreshlowPwrOffsets2(rev)                                      (ACREV_GE(rev,32) ? 0x1be : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x1be : (ACREV_GE(rev,20) ? INVALID_ADDRESS : 0x1be))))
#define ACPHY_scthreshlowPwrOffsets2_spatial_SQ_sc_thresh_offset_lowpwr_nrx2_nss2_40_SHIFT(rev) 0
#define ACPHY_scthreshlowPwrOffsets2_spatial_SQ_sc_thresh_offset_lowpwr_nrx2_nss2_40_MASK(rev) (0x7f << ACPHY_scthreshlowPwrOffsets2_spatial_SQ_sc_thresh_offset_lowpwr_nrx2_nss2_40_SHIFT(rev))
#define ACPHY_scthreshlowPwrOffsets2_spatial_SQ_sc_thresh_offset_lowpwr_nrx2_nss2_80_SHIFT(rev) 7
#define ACPHY_scthreshlowPwrOffsets2_spatial_SQ_sc_thresh_offset_lowpwr_nrx2_nss2_80_MASK(rev) (0x7f << ACPHY_scthreshlowPwrOffsets2_spatial_SQ_sc_thresh_offset_lowpwr_nrx2_nss2_80_SHIFT(rev))

/* Register ACPHY_scthreshhghPwrOffsets0 */
#define ACPHY_scthreshhghPwrOffsets0(rev)                                      (ACREV_GE(rev,32) ? 0x1bf : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x1bf : (ACREV_GE(rev,20) ? INVALID_ADDRESS : 0x1bf))))
#define ACPHY_scthreshhghPwrOffsets0_spatial_SQ_sc_thresh_offset_hghpwr_nrx3_nss2_20_SHIFT(rev) 0
#define ACPHY_scthreshhghPwrOffsets0_spatial_SQ_sc_thresh_offset_hghpwr_nrx3_nss2_20_MASK(rev) (0x7f << ACPHY_scthreshhghPwrOffsets0_spatial_SQ_sc_thresh_offset_hghpwr_nrx3_nss2_20_SHIFT(rev))
#define ACPHY_scthreshhghPwrOffsets0_spatial_SQ_sc_thresh_offset_hghpwr_nrx3_nss2_40_SHIFT(rev) 7
#define ACPHY_scthreshhghPwrOffsets0_spatial_SQ_sc_thresh_offset_hghpwr_nrx3_nss2_40_MASK(rev) (0x7f << ACPHY_scthreshhghPwrOffsets0_spatial_SQ_sc_thresh_offset_hghpwr_nrx3_nss2_40_SHIFT(rev))

/* Register ACPHY_scthreshhghPwrOffsets1 */
#define ACPHY_scthreshhghPwrOffsets1(rev)                                      (ACREV_GE(rev,32) ? 0x1c0 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x1c0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : 0x1c0))))
#define ACPHY_scthreshhghPwrOffsets1_spatial_SQ_sc_thresh_offset_hghpwr_nrx3_nss2_80_SHIFT(rev) 0
#define ACPHY_scthreshhghPwrOffsets1_spatial_SQ_sc_thresh_offset_hghpwr_nrx3_nss2_80_MASK(rev) (0x7f << ACPHY_scthreshhghPwrOffsets1_spatial_SQ_sc_thresh_offset_hghpwr_nrx3_nss2_80_SHIFT(rev))
#define ACPHY_scthreshhghPwrOffsets1_spatial_SQ_sc_thresh_offset_hghpwr_nrx2_nss2_20_SHIFT(rev) 7
#define ACPHY_scthreshhghPwrOffsets1_spatial_SQ_sc_thresh_offset_hghpwr_nrx2_nss2_20_MASK(rev) (0x7f << ACPHY_scthreshhghPwrOffsets1_spatial_SQ_sc_thresh_offset_hghpwr_nrx2_nss2_20_SHIFT(rev))

/* Register ACPHY_scthreshhghPwrOffsets2 */
#define ACPHY_scthreshhghPwrOffsets2(rev)                                      (ACREV_GE(rev,32) ? 0x1c1 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x1c1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : 0x1c1))))
#define ACPHY_scthreshhghPwrOffsets2_spatial_SQ_sc_thresh_offset_hghpwr_nrx2_nss2_40_SHIFT(rev) 0
#define ACPHY_scthreshhghPwrOffsets2_spatial_SQ_sc_thresh_offset_hghpwr_nrx2_nss2_40_MASK(rev) (0x7f << ACPHY_scthreshhghPwrOffsets2_spatial_SQ_sc_thresh_offset_hghpwr_nrx2_nss2_40_SHIFT(rev))
#define ACPHY_scthreshhghPwrOffsets2_spatial_SQ_sc_thresh_offset_hghpwr_nrx2_nss2_80_SHIFT(rev) 7
#define ACPHY_scthreshhghPwrOffsets2_spatial_SQ_sc_thresh_offset_hghpwr_nrx2_nss2_80_MASK(rev) (0x7f << ACPHY_scthreshhghPwrOffsets2_spatial_SQ_sc_thresh_offset_hghpwr_nrx2_nss2_80_SHIFT(rev))

/* Register ACPHY_scthreshBeamPwrOffsets0 */
#define ACPHY_scthreshBeamPwrOffsets0(rev)                                     (ACREV_GE(rev,32) ? 0x1c2 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x1c2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : 0x1c2))))
#define ACPHY_scthreshBeamPwrOffsets0_spatial_SQ_sc_thresh_offset_beamform_20_SHIFT(rev) 0
#define ACPHY_scthreshBeamPwrOffsets0_spatial_SQ_sc_thresh_offset_beamform_20_MASK(rev) (0x7f << ACPHY_scthreshBeamPwrOffsets0_spatial_SQ_sc_thresh_offset_beamform_20_SHIFT(rev))
#define ACPHY_scthreshBeamPwrOffsets0_spatial_SQ_sc_thresh_offset_beamform_40_SHIFT(rev) 7
#define ACPHY_scthreshBeamPwrOffsets0_spatial_SQ_sc_thresh_offset_beamform_40_MASK(rev) (0x7f << ACPHY_scthreshBeamPwrOffsets0_spatial_SQ_sc_thresh_offset_beamform_40_SHIFT(rev))

/* Register ACPHY_scthreshBeamPwrOffsets1 */
#define ACPHY_scthreshBeamPwrOffsets1(rev)                                     (ACREV_GE(rev,32) ? 0x1c3 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x1c3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : 0x1c3))))
#define ACPHY_scthreshBeamPwrOffsets1_spatial_SQ_sc_thresh_offset_beamform_80_SHIFT(rev) 0
#define ACPHY_scthreshBeamPwrOffsets1_spatial_SQ_sc_thresh_offset_beamform_80_MASK(rev) (0x7f << ACPHY_scthreshBeamPwrOffsets1_spatial_SQ_sc_thresh_offset_beamform_80_SHIFT(rev))

/* Register ACPHY_PhyStatsMcsSqCore0 */
#define ACPHY_PhyStatsMcsSqCore0(rev)                  0x1c4
#define ACPHY_PhyStatsMcsSqCore0_mcsSqCore0_SHIFT(rev) 0
#define ACPHY_PhyStatsMcsSqCore0_mcsSqCore0_MASK(rev)  (0xfff << ACPHY_PhyStatsMcsSqCore0_mcsSqCore0_SHIFT(rev))

/* Register ACPHY_PhyStatsMcsSqCore1 */
#define ACPHY_PhyStatsMcsSqCore1(rev)                  0x1c5
#define ACPHY_PhyStatsMcsSqCore1_mcsSqCore1_SHIFT(rev) 0
#define ACPHY_PhyStatsMcsSqCore1_mcsSqCore1_MASK(rev)  (0xfff << ACPHY_PhyStatsMcsSqCore1_mcsSqCore1_SHIFT(rev))

/* Register ACPHY_PhyStatsMcsSqCore2 */
#define ACPHY_PhyStatsMcsSqCore2(rev)                  0x1c6
#define ACPHY_PhyStatsMcsSqCore2_mcsSqCore2_SHIFT(rev) 0
#define ACPHY_PhyStatsMcsSqCore2_mcsSqCore2_MASK(rev)  (0xfff << ACPHY_PhyStatsMcsSqCore2_mcsSqCore2_SHIFT(rev))

/* Register ACPHY_PhyStatsAciThreshold */
#define ACPHY_PhyStatsAciThreshold(rev)                     0x1c7
#define ACPHY_PhyStatsAciThreshold_aci_threshold_SHIFT(rev) 0
#define ACPHY_PhyStatsAciThreshold_aci_threshold_MASK(rev)  (0xfff << ACPHY_PhyStatsAciThreshold_aci_threshold_SHIFT(rev))

/* Register ACPHY_PhyStatsRssiThreshold */
#define ACPHY_PhyStatsRssiThreshold(rev)                      0x1c8
#define ACPHY_PhyStatsRssiThreshold_rssi_threshold_SHIFT(rev) 0
#define ACPHY_PhyStatsRssiThreshold_rssi_threshold_MASK(rev)  (0xff << ACPHY_PhyStatsRssiThreshold_rssi_threshold_SHIFT(rev))

/* Register ACPHY_PhyStatsCondNum */
#define ACPHY_PhyStatsCondNum(rev)                             0x1c9
#define ACPHY_PhyStatsCondNum_cond_num_based_use_ml_SHIFT(rev) 0
#define ACPHY_PhyStatsCondNum_cond_num_based_use_ml_MASK(rev)  (0x1 << ACPHY_PhyStatsCondNum_cond_num_based_use_ml_SHIFT(rev))
#define ACPHY_PhyStatsCondNum_acidetect_SHIFT(rev)             1
#define ACPHY_PhyStatsCondNum_acidetect_MASK(rev)              (0x1 << ACPHY_PhyStatsCondNum_acidetect_SHIFT(rev))
#define ACPHY_PhyStatsCondNum_spatialCount_SHIFT(rev)          2
#define ACPHY_PhyStatsCondNum_spatialCount_MASK(rev)           (0xff << ACPHY_PhyStatsCondNum_spatialCount_SHIFT(rev))
#define ACPHY_PhyStatsCondNum_scdCoreMask_SHIFT(rev)           10
#define ACPHY_PhyStatsCondNum_scdCoreMask_MASK(rev)            (0x7 << ACPHY_PhyStatsCondNum_scdCoreMask_SHIFT(rev))

/* Register ACPHY_ViterbiControl0 */
#define ACPHY_ViterbiControl0(rev)                                    0x1ca
#define ACPHY_ViterbiControl0_InitState0_SHIFT(rev)                   0
#define ACPHY_ViterbiControl0_InitState0_MASK(rev)                    (0xfff << ACPHY_ViterbiControl0_InitState0_SHIFT(rev))
#define ACPHY_ViterbiControl0_CacheHitEn_SHIFT(rev)                   12
#define ACPHY_ViterbiControl0_CacheHitEn_MASK(rev)                    (0x1 << ACPHY_ViterbiControl0_CacheHitEn_SHIFT(rev))
#define ACPHY_ViterbiControl0_vit_low_power_mode_SHIFT(rev)           13
#define ACPHY_ViterbiControl0_vit_low_power_mode_MASK(rev)            (0x1 << ACPHY_ViterbiControl0_vit_low_power_mode_SHIFT(rev))
#define ACPHY_ViterbiControl0_enable_mcs9_bdi_fix_jira_178_SHIFT(rev) (ACREV_GE(rev,36) ? 14 : 13)
#define ACPHY_ViterbiControl0_enable_mcs9_bdi_fix_jira_178_MASK(rev)  (0x1 << ACPHY_ViterbiControl0_enable_mcs9_bdi_fix_jira_178_SHIFT(rev))

/* Register ACPHY_ViterbiControl1 */
#define ACPHY_ViterbiControl1(rev)                      0x1cb
#define ACPHY_ViterbiControl1_InitStateOther_SHIFT(rev) 0
#define ACPHY_ViterbiControl1_InitStateOther_MASK(rev)  (0xfff << ACPHY_ViterbiControl1_InitStateOther_SHIFT(rev))

/* Register ACPHY_ViterbiClkCtrl */
#define ACPHY_ViterbiClkCtrl(rev)               0x1cc
#define ACPHY_ViterbiClkCtrl_minNsym_SHIFT(rev) 0
#define ACPHY_ViterbiClkCtrl_minNsym_MASK(rev)  (0x7 << ACPHY_ViterbiClkCtrl_minNsym_SHIFT(rev))

/* Register ACPHY_rx2gpioctrl */
#define ACPHY_rx2gpioctrl(rev)                        (ACREV_GE(rev,32) ? 0x1cd : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x1cd : (ACREV_GE(rev,20) ? INVALID_ADDRESS : 0x1cd))))
#define ACPHY_rx2gpioctrl_gpioSel_SHIFT(rev)          0
#define ACPHY_rx2gpioctrl_gpioSel_MASK(rev)           (0x7 << ACPHY_rx2gpioctrl_gpioSel_SHIFT(rev))
#define ACPHY_rx2gpioctrl_rotateDemodIndex_SHIFT(rev) 3
#define ACPHY_rx2gpioctrl_rotateDemodIndex_MASK(rev)  (0x3 << ACPHY_rx2gpioctrl_rotateDemodIndex_SHIFT(rev))
#define ACPHY_rx2gpioctrl_arrayIndex_SHIFT(rev)       5
#define ACPHY_rx2gpioctrl_arrayIndex_MASK(rev)        (0x3 << ACPHY_rx2gpioctrl_arrayIndex_SHIFT(rev))
#define ACPHY_rx2gpioctrl_gpioSel_more_SHIFT(rev)     7
#define ACPHY_rx2gpioctrl_gpioSel_more_MASK(rev)      (0x1f << ACPHY_rx2gpioctrl_gpioSel_more_SHIFT(rev))
#define ACPHY_rx2gpioctrl_channelDbgEnable_SHIFT(rev) 12
#define ACPHY_rx2gpioctrl_channelDbgEnable_MASK(rev)  (0x1 << ACPHY_rx2gpioctrl_channelDbgEnable_SHIFT(rev))
#define ACPHY_rx2gpioctrl_channelDbgCore_SHIFT(rev)   13
#define ACPHY_rx2gpioctrl_channelDbgCore_MASK(rev)    (0x3 << ACPHY_rx2gpioctrl_channelDbgCore_SHIFT(rev))
#define ACPHY_rx2gpioctrl_channelDbgUpd_SHIFT(rev)    15
#define ACPHY_rx2gpioctrl_channelDbgUpd_MASK(rev)     (0x1 << ACPHY_rx2gpioctrl_channelDbgUpd_SHIFT(rev))

/* Register ACPHY_miscSigCtrl */
#define ACPHY_miscSigCtrl(rev)                                    0x1ce
#define ACPHY_miscSigCtrl_check_group_id_0_SHIFT(rev)             0
#define ACPHY_miscSigCtrl_check_group_id_0_MASK(rev)              (0x1 << ACPHY_miscSigCtrl_check_group_id_0_SHIFT(rev))
#define ACPHY_miscSigCtrl_check_group_id_63_SHIFT(rev)            1
#define ACPHY_miscSigCtrl_check_group_id_63_MASK(rev)             (0x1 << ACPHY_miscSigCtrl_check_group_id_63_SHIFT(rev))
#define ACPHY_miscSigCtrl_partial_aid_group_id_0_size_SHIFT(rev)  2
#define ACPHY_miscSigCtrl_partial_aid_group_id_0_size_MASK(rev)   (0x7 << ACPHY_miscSigCtrl_partial_aid_group_id_0_size_SHIFT(rev))
#define ACPHY_miscSigCtrl_partial_aid_group_id_63_size_SHIFT(rev) 5
#define ACPHY_miscSigCtrl_partial_aid_group_id_63_size_MASK(rev)  (0x7 << ACPHY_miscSigCtrl_partial_aid_group_id_63_size_SHIFT(rev))
#define ACPHY_miscSigCtrl_force_1st_sigqual_bpsk_SHIFT(rev)       8
#define ACPHY_miscSigCtrl_force_1st_sigqual_bpsk_MASK(rev)        (0x1 << ACPHY_miscSigCtrl_force_1st_sigqual_bpsk_SHIFT(rev))
#define ACPHY_miscSigCtrl_brcm_11n_256qam_support_SHIFT(rev)      9
#define ACPHY_miscSigCtrl_brcm_11n_256qam_support_MASK(rev)       (0x1 << ACPHY_miscSigCtrl_brcm_11n_256qam_support_SHIFT(rev))
#define ACPHY_miscSigCtrl_check_vht_siga_valid_mu_SHIFT(rev)      10
#define ACPHY_miscSigCtrl_check_vht_siga_valid_mu_MASK(rev)       (0x1 << ACPHY_miscSigCtrl_check_vht_siga_valid_mu_SHIFT(rev))
#define ACPHY_miscSigCtrl_mu_enable_SHIFT(rev)                    11
#define ACPHY_miscSigCtrl_mu_enable_MASK(rev)                     (0x1 << ACPHY_miscSigCtrl_mu_enable_SHIFT(rev))
#define ACPHY_miscSigCtrl_brcm_vht_1024qam_support_SHIFT(rev)     12
#define ACPHY_miscSigCtrl_brcm_vht_1024qam_support_MASK(rev)      (0x1 << ACPHY_miscSigCtrl_brcm_vht_1024qam_support_SHIFT(rev))
#define ACPHY_miscSigCtrl_support_max80p80_nss_SHIFT(rev)         13
#define ACPHY_miscSigCtrl_support_max80p80_nss_MASK(rev)          (0x7 << ACPHY_miscSigCtrl_support_max80p80_nss_SHIFT(rev))
#define ACPHY_miscSigCtrl_use_new_ppdu_math_SHIFT(rev)            (ACREV_GE(rev,36) ? 12 : 10)
#define ACPHY_miscSigCtrl_use_new_ppdu_math_MASK(rev)             (0x1 << ACPHY_miscSigCtrl_use_new_ppdu_math_SHIFT(rev))
#define ACPHY_miscSigCtrl_enable_bhmovr_ldpcpropmode_SHIFT(rev)   8
#define ACPHY_miscSigCtrl_enable_bhmovr_ldpcpropmode_MASK(rev)    (0x1 << ACPHY_miscSigCtrl_enable_bhmovr_ldpcpropmode_SHIFT(rev))
#define ACPHY_miscSigCtrl_use_rxfft_latency_reduced_SHIFT(rev)    13
#define ACPHY_miscSigCtrl_use_rxfft_latency_reduced_MASK(rev)     (0x1 << ACPHY_miscSigCtrl_use_rxfft_latency_reduced_SHIFT(rev))

/* Register ACPHY_partialAidGid0Val0 */
#define ACPHY_partialAidGid0Val0(rev)                          0x1cf
#define ACPHY_partialAidGid0Val0_partialAidGid0Val0_SHIFT(rev) 0
#define ACPHY_partialAidGid0Val0_partialAidGid0Val0_MASK(rev)  (0x1ff << ACPHY_partialAidGid0Val0_partialAidGid0Val0_SHIFT(rev))

/* Register ACPHY_partialAidGid0Val1 */
#define ACPHY_partialAidGid0Val1(rev)                          0x1d0
#define ACPHY_partialAidGid0Val1_partialAidGid0Val1_SHIFT(rev) 0
#define ACPHY_partialAidGid0Val1_partialAidGid0Val1_MASK(rev)  (0x1ff << ACPHY_partialAidGid0Val1_partialAidGid0Val1_SHIFT(rev))

/* Register ACPHY_partialAidGid0Val2 */
#define ACPHY_partialAidGid0Val2(rev)                          0x1d1
#define ACPHY_partialAidGid0Val2_partialAidGid0Val2_SHIFT(rev) 0
#define ACPHY_partialAidGid0Val2_partialAidGid0Val2_MASK(rev)  (0x1ff << ACPHY_partialAidGid0Val2_partialAidGid0Val2_SHIFT(rev))

/* Register ACPHY_partialAidGid0Val3 */
#define ACPHY_partialAidGid0Val3(rev)                          0x1d2
#define ACPHY_partialAidGid0Val3_partialAidGid0Val3_SHIFT(rev) 0
#define ACPHY_partialAidGid0Val3_partialAidGid0Val3_MASK(rev)  (0x1ff << ACPHY_partialAidGid0Val3_partialAidGid0Val3_SHIFT(rev))

/* Register ACPHY_partialAidGid63Val0 */
#define ACPHY_partialAidGid63Val0(rev)                           0x1d3
#define ACPHY_partialAidGid63Val0_partialAidGid63Val0_SHIFT(rev) 0
#define ACPHY_partialAidGid63Val0_partialAidGid63Val0_MASK(rev)  (0x1ff << ACPHY_partialAidGid63Val0_partialAidGid63Val0_SHIFT(rev))

/* Register ACPHY_partialAidGid63Val1 */
#define ACPHY_partialAidGid63Val1(rev)                           0x1d4
#define ACPHY_partialAidGid63Val1_partialAidGid63Val1_SHIFT(rev) 0
#define ACPHY_partialAidGid63Val1_partialAidGid63Val1_MASK(rev)  (0x1ff << ACPHY_partialAidGid63Val1_partialAidGid63Val1_SHIFT(rev))

/* Register ACPHY_partialAidGid63Val2 */
#define ACPHY_partialAidGid63Val2(rev)                           0x1d5
#define ACPHY_partialAidGid63Val2_partialAidGid63Val2_SHIFT(rev) 0
#define ACPHY_partialAidGid63Val2_partialAidGid63Val2_MASK(rev)  (0x1ff << ACPHY_partialAidGid63Val2_partialAidGid63Val2_SHIFT(rev))

/* Register ACPHY_partialAidGid63Val3 */
#define ACPHY_partialAidGid63Val3(rev)                           0x1d6
#define ACPHY_partialAidGid63Val3_partialAidGid63Val3_SHIFT(rev) 0
#define ACPHY_partialAidGid63Val3_partialAidGid63Val3_MASK(rev)  (0x1ff << ACPHY_partialAidGid63Val3_partialAidGid63Val3_SHIFT(rev))

/* Register ACPHY_DemodSoftreset */
#define ACPHY_DemodSoftreset(rev)                                   (ACREV_GE(rev,2) ? 0x1d7 : INVALID_ADDRESS)
#define ACPHY_DemodSoftreset_demod_reset_1x1_SHIFT(rev)             0
#define ACPHY_DemodSoftreset_demod_reset_1x1_MASK(rev)              (0x1 << ACPHY_DemodSoftreset_demod_reset_1x1_SHIFT(rev))
#define ACPHY_DemodSoftreset_demod_reset_on_pktprocreset_SHIFT(rev) 1
#define ACPHY_DemodSoftreset_demod_reset_on_pktprocreset_MASK(rev)  (0x1 << ACPHY_DemodSoftreset_demod_reset_on_pktprocreset_SHIFT(rev))
#define ACPHY_DemodSoftreset_Ulb_en_SHIFT(rev)                      2
#define ACPHY_DemodSoftreset_Ulb_en_MASK(rev)                       (0x1 << ACPHY_DemodSoftreset_Ulb_en_SHIFT(rev))
#define ACPHY_DemodSoftreset_Ulb_mode_SHIFT(rev)                    3
#define ACPHY_DemodSoftreset_Ulb_mode_MASK(rev)                     (0x3 << ACPHY_DemodSoftreset_Ulb_mode_SHIFT(rev))

/* Register ACPHY_vitLlrImiScaleCtrl_0 */
#define ACPHY_vitLlrImiScaleCtrl_0(rev)                    (ACREV_GE(rev,32) ? 0x1d8 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x1d8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x1d8 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x1d8 : INVALID_ADDRESS)))))))
#define ACPHY_vitLlrImiScaleCtrl_0_log2Tau_SHIFT(rev)      0
#define ACPHY_vitLlrImiScaleCtrl_0_log2Tau_MASK(rev)       (0xf << ACPHY_vitLlrImiScaleCtrl_0_log2Tau_SHIFT(rev))
#define ACPHY_vitLlrImiScaleCtrl_0_log2GainInit_SHIFT(rev) 4
#define ACPHY_vitLlrImiScaleCtrl_0_log2GainInit_MASK(rev)  (0x7 << ACPHY_vitLlrImiScaleCtrl_0_log2GainInit_SHIFT(rev))
#define ACPHY_vitLlrImiScaleCtrl_0_llrSclEnable_SHIFT(rev) 7
#define ACPHY_vitLlrImiScaleCtrl_0_llrSclEnable_MASK(rev)  (0x1 << ACPHY_vitLlrImiScaleCtrl_0_llrSclEnable_SHIFT(rev))

/* Register ACPHY_vitLlrImiScaleCtrl_1 */
#define ACPHY_vitLlrImiScaleCtrl_1(rev)                   (ACREV_GE(rev,32) ? 0x1d9 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x1d9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x1d9 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x1d9 : INVALID_ADDRESS)))))))
#define ACPHY_vitLlrImiScaleCtrl_1_MaxMrcCount_SHIFT(rev) 0
#define ACPHY_vitLlrImiScaleCtrl_1_MaxMrcCount_MASK(rev)  (0xffff << ACPHY_vitLlrImiScaleCtrl_1_MaxMrcCount_SHIFT(rev))

/* Register ACPHY_vitLlrImiScaleCtrl_2 */
#define ACPHY_vitLlrImiScaleCtrl_2(rev)                       (ACREV_GE(rev,32) ? 0x1da : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x1da : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x1da : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x1da : INVALID_ADDRESS)))))))
#define ACPHY_vitLlrImiScaleCtrl_2_maxAccumulation_SHIFT(rev) 0
#define ACPHY_vitLlrImiScaleCtrl_2_maxAccumulation_MASK(rev)  (0x3fff << ACPHY_vitLlrImiScaleCtrl_2_maxAccumulation_SHIFT(rev))

/* Register ACPHY_vitLlrImiScaleCtrl_3 */
#define ACPHY_vitLlrImiScaleCtrl_3(rev)                       (ACREV_GE(rev,32) ? 0x1db : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x1db : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x1db : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x1db : INVALID_ADDRESS)))))))
#define ACPHY_vitLlrImiScaleCtrl_3_targetImiRate12_SHIFT(rev) 0
#define ACPHY_vitLlrImiScaleCtrl_3_targetImiRate12_MASK(rev)  (0x7f << ACPHY_vitLlrImiScaleCtrl_3_targetImiRate12_SHIFT(rev))
#define ACPHY_vitLlrImiScaleCtrl_3_targetImiRate23_SHIFT(rev) 7
#define ACPHY_vitLlrImiScaleCtrl_3_targetImiRate23_MASK(rev)  (0x7f << ACPHY_vitLlrImiScaleCtrl_3_targetImiRate23_SHIFT(rev))

/* Register ACPHY_vitLlrImiScaleCtrl_4 */
#define ACPHY_vitLlrImiScaleCtrl_4(rev)                       (ACREV_GE(rev,32) ? 0x1dc : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x1dc : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x1dc : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x1dc : INVALID_ADDRESS)))))))
#define ACPHY_vitLlrImiScaleCtrl_4_targetImiRate34_SHIFT(rev) 0
#define ACPHY_vitLlrImiScaleCtrl_4_targetImiRate34_MASK(rev)  (0x7f << ACPHY_vitLlrImiScaleCtrl_4_targetImiRate34_SHIFT(rev))
#define ACPHY_vitLlrImiScaleCtrl_4_targetImiRate56_SHIFT(rev) 7
#define ACPHY_vitLlrImiScaleCtrl_4_targetImiRate56_MASK(rev)  (0x7f << ACPHY_vitLlrImiScaleCtrl_4_targetImiRate56_SHIFT(rev))

/* Register ACPHY_vitLlrImiScaleGain */
#define ACPHY_vitLlrImiScaleGain(rev)                   (ACREV_GE(rev,5) ? 0x1dd : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x1dd : INVALID_ADDRESS)))
#define ACPHY_vitLlrImiScaleGain_ScalingGain_SHIFT(rev) 0
#define ACPHY_vitLlrImiScaleGain_ScalingGain_MASK(rev)  (0x1ff << ACPHY_vitLlrImiScaleGain_ScalingGain_SHIFT(rev))

/* Register ACPHY_demod_low_power */
#define ACPHY_demod_low_power(rev)                                (ACREV_GE(rev,18) ? 0x1de : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x1de : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x1de : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x1de : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x1de : INVALID_ADDRESS)))))))))
#define ACPHY_demod_low_power_arbiter_low_power_SHIFT(rev)        0
#define ACPHY_demod_low_power_arbiter_low_power_MASK(rev)         (0x1 << ACPHY_demod_low_power_arbiter_low_power_SHIFT(rev))
#define ACPHY_demod_low_power_fix_det20_rx_start_issue_SHIFT(rev) 1
#define ACPHY_demod_low_power_fix_det20_rx_start_issue_MASK(rev)  (0x1 << ACPHY_demod_low_power_fix_det20_rx_start_issue_SHIFT(rev))
#define ACPHY_demod_low_power_deintlv_latency_SHIFT(rev)          2
#define ACPHY_demod_low_power_deintlv_latency_MASK(rev)           (0x1 << ACPHY_demod_low_power_deintlv_latency_SHIFT(rev))

/* Register ACPHY_pktprocResetLen */
#define ACPHY_pktprocResetLen(rev)                0x1e0
#define ACPHY_pktprocResetLen_resetLen_SHIFT(rev) 0
#define ACPHY_pktprocResetLen_resetLen_MASK(rev)  (0xffff << ACPHY_pktprocResetLen_resetLen_SHIFT(rev))

/* Register ACPHY_initcarrierDetLen */
#define ACPHY_initcarrierDetLen(rev)                         0x1e1
#define ACPHY_initcarrierDetLen_initcarrierDetLen_SHIFT(rev) 0
#define ACPHY_initcarrierDetLen_initcarrierDetLen_MASK(rev)  (0xffff << ACPHY_initcarrierDetLen_initcarrierDetLen_SHIFT(rev))

/* Register ACPHY_clip1carrierDetLen */
#define ACPHY_clip1carrierDetLen(rev)                          0x1e2
#define ACPHY_clip1carrierDetLen_clip1carrierDetLen_SHIFT(rev) 0
#define ACPHY_clip1carrierDetLen_clip1carrierDetLen_MASK(rev)  (0xffff << ACPHY_clip1carrierDetLen_clip1carrierDetLen_SHIFT(rev))

/* Register ACPHY_clip2carrierDetLen */
#define ACPHY_clip2carrierDetLen(rev)                          0x1e3
#define ACPHY_clip2carrierDetLen_clip2carrierDetLen_SHIFT(rev) 0
#define ACPHY_clip2carrierDetLen_clip2carrierDetLen_MASK(rev)  (0xffff << ACPHY_clip2carrierDetLen_clip2carrierDetLen_SHIFT(rev))

/* Register ACPHY_clip1gainSettleLen */
#define ACPHY_clip1gainSettleLen(rev)                          0x1e4
#define ACPHY_clip1gainSettleLen_clip1gainsettleLen_SHIFT(rev) 0
#define ACPHY_clip1gainSettleLen_clip1gainsettleLen_MASK(rev)  (0xffff << ACPHY_clip1gainSettleLen_clip1gainsettleLen_SHIFT(rev))

/* Register ACPHY_clip2gainSettleLen */
#define ACPHY_clip2gainSettleLen(rev)                          0x1e5
#define ACPHY_clip2gainSettleLen_clip2gainsettleLen_SHIFT(rev) 0
#define ACPHY_clip2gainSettleLen_clip2gainsettleLen_MASK(rev)  (0xffff << ACPHY_clip2gainSettleLen_clip2gainsettleLen_SHIFT(rev))

/* Register ACPHY_pktgainSettleLen */
#define ACPHY_pktgainSettleLen(rev)                        0x1e6
#define ACPHY_pktgainSettleLen_pktgainsettleLen_SHIFT(rev) 0
#define ACPHY_pktgainSettleLen_pktgainsettleLen_MASK(rev)  (0xffff << ACPHY_pktgainSettleLen_pktgainsettleLen_SHIFT(rev))

/* Register ACPHY_initgainSettleLen */
#define ACPHY_initgainSettleLen(rev)                         0x1e7
#define ACPHY_initgainSettleLen_initgainsettleLen_SHIFT(rev) 0
#define ACPHY_initgainSettleLen_initgainsettleLen_MASK(rev)  (0xffff << ACPHY_initgainSettleLen_initgainsettleLen_SHIFT(rev))

/* Register ACPHY_dssscckgainSettleLen */
#define ACPHY_dssscckgainSettleLen(rev)                            0x1e8
#define ACPHY_dssscckgainSettleLen_dssscckgainSettleLen_SHIFT(rev) 0
#define ACPHY_dssscckgainSettleLen_dssscckgainSettleLen_MASK(rev)  (0xffff << ACPHY_dssscckgainSettleLen_dssscckgainSettleLen_SHIFT(rev))

/* Register ACPHY_smallsigGainSettleLen */
#define ACPHY_smallsigGainSettleLen(rev)                             0x1e9
#define ACPHY_smallsigGainSettleLen_smallsiggainsettleLen_SHIFT(rev) 0
#define ACPHY_smallsigGainSettleLen_smallsiggainsettleLen_MASK(rev)  (0xffff << ACPHY_smallsigGainSettleLen_smallsiggainsettleLen_SHIFT(rev))

/* Register ACPHY_carriersearchtimeoutLen */
#define ACPHY_carriersearchtimeoutLen(rev)                               0x1ea
#define ACPHY_carriersearchtimeoutLen_carriersearchtimeoutLen_SHIFT(rev) 0
#define ACPHY_carriersearchtimeoutLen_carriersearchtimeoutLen_MASK(rev)  (0xffff << ACPHY_carriersearchtimeoutLen_carriersearchtimeoutLen_SHIFT(rev))

/* Register ACPHY_timingsearchtimeoutLen */
#define ACPHY_timingsearchtimeoutLen(rev)                              0x1eb
#define ACPHY_timingsearchtimeoutLen_timingsearchtimeoutLen_SHIFT(rev) 0
#define ACPHY_timingsearchtimeoutLen_timingsearchtimeoutLen_MASK(rev)  (0xffff << ACPHY_timingsearchtimeoutLen_timingsearchtimeoutLen_SHIFT(rev))

/* Register ACPHY_energydroptimeoutLen */
#define ACPHY_energydroptimeoutLen(rev)                            0x1ec
#define ACPHY_energydroptimeoutLen_energydroptimeoutLen_SHIFT(rev) 0
#define ACPHY_energydroptimeoutLen_energydroptimeoutLen_MASK(rev)  (0xffff << ACPHY_energydroptimeoutLen_energydroptimeoutLen_SHIFT(rev))

/* Register ACPHY_payloadcrsExtensionLen */
#define ACPHY_payloadcrsExtensionLen(rev)                              0x1ed
#define ACPHY_payloadcrsExtensionLen_payloadcrsExtensionLen_SHIFT(rev) 0
#define ACPHY_payloadcrsExtensionLen_payloadcrsExtensionLen_MASK(rev)  (0xffff << ACPHY_payloadcrsExtensionLen_payloadcrsExtensionLen_SHIFT(rev))

/* Register ACPHY_energyDropcrsExtensionLen */
#define ACPHY_energyDropcrsExtensionLen(rev)                                 0x1ee
#define ACPHY_energyDropcrsExtensionLen_energyDropcrsExtensionLen_SHIFT(rev) 0
#define ACPHY_energyDropcrsExtensionLen_energyDropcrsExtensionLen_MASK(rev)  (0xffff << ACPHY_energyDropcrsExtensionLen_energyDropcrsExtensionLen_SHIFT(rev))

/* Register ACPHY_MLDisableMcs */
#define ACPHY_MLDisableMcs(rev)                       0x1ef
#define ACPHY_MLDisableMcs_mlDisableperMcs_SHIFT(rev) 0
#define ACPHY_MLDisableMcs_mlDisableperMcs_MASK(rev)  (0xffff << ACPHY_MLDisableMcs_mlDisableperMcs_SHIFT(rev))

/* Register ACPHY_pktprocdebug */
#define ACPHY_pktprocdebug(rev)                            0x1f0
#define ACPHY_pktprocdebug_pktprocstate_SHIFT(rev)         0
#define ACPHY_pktprocdebug_pktprocstate_MASK(rev)          (0x1f << ACPHY_pktprocdebug_pktprocstate_SHIFT(rev))
#define ACPHY_pktprocdebug_pktprocconstellation_SHIFT(rev) 5
#define ACPHY_pktprocdebug_pktprocconstellation_MASK(rev)  (0x7 << ACPHY_pktprocdebug_pktprocconstellation_SHIFT(rev))
#define ACPHY_pktprocdebug_pktprocsymbol_SHIFT(rev)        8
#define ACPHY_pktprocdebug_pktprocsymbol_MASK(rev)         (0xf << ACPHY_pktprocdebug_pktprocsymbol_SHIFT(rev))

/* Register ACPHY_pktprocdebug2 */
#define ACPHY_pktprocdebug2(rev)                 0x1f1
#define ACPHY_pktprocdebug2_pktprocbw_SHIFT(rev) 0
#define ACPHY_pktprocdebug2_pktprocbw_MASK(rev)  (0xf << ACPHY_pktprocdebug2_pktprocbw_SHIFT(rev))
#define ACPHY_pktprocdebug2_fback_SHIFT(rev)     4
#define ACPHY_pktprocdebug2_fback_MASK(rev)      (0xf << ACPHY_pktprocdebug2_fback_SHIFT(rev))
#define ACPHY_pktprocdebug2_fback40_SHIFT(rev)   8
#define ACPHY_pktprocdebug2_fback40_MASK(rev)    (0xf << ACPHY_pktprocdebug2_fback40_SHIFT(rev))
#define ACPHY_pktprocdebug2_drop20s_SHIFT(rev)   12
#define ACPHY_pktprocdebug2_drop20s_MASK(rev)    (0x1 << ACPHY_pktprocdebug2_drop20s_SHIFT(rev))

/* Register ACPHY_dot11acphycrsTxExtension */
#define ACPHY_dot11acphycrsTxExtension(rev)                          0x1f2
#define ACPHY_dot11acphycrsTxExtension_dot11acphycrsTxExt_SHIFT(rev) 0
#define ACPHY_dot11acphycrsTxExtension_dot11acphycrsTxExt_MASK(rev)  (0xffff << ACPHY_dot11acphycrsTxExtension_dot11acphycrsTxExt_SHIFT(rev))

/* Register ACPHY_dssscckCrsExtensionLen */
#define ACPHY_dssscckCrsExtensionLen(rev)                                 0x1f3
#define ACPHY_dssscckCrsExtensionLen_dssscckCrsextensionLength_SHIFT(rev) 0
#define ACPHY_dssscckCrsExtensionLen_dssscckCrsextensionLength_MASK(rev)  (0xffff << ACPHY_dssscckCrsExtensionLen_dssscckCrsextensionLength_SHIFT(rev))

/* Register ACPHY_rifsSearchTimeoutLength */
#define ACPHY_rifsSearchTimeoutLength(rev)                            0x1f4
#define ACPHY_rifsSearchTimeoutLength_rifsSearchtimeoutLen_SHIFT(rev) 0
#define ACPHY_rifsSearchTimeoutLength_rifsSearchtimeoutLen_MASK(rev)  (0xffff << ACPHY_rifsSearchTimeoutLength_rifsSearchtimeoutLen_SHIFT(rev))

/* Register ACPHY_dot11acConfig */
#define ACPHY_dot11acConfig(rev)                                    0x1f5
#define ACPHY_dot11acConfig_OperatingMode_SHIFT(rev)                0
#define ACPHY_dot11acConfig_OperatingMode_MASK(rev)                 (0x3 << ACPHY_dot11acConfig_OperatingMode_SHIFT(rev))
#define ACPHY_dot11acConfig_HTAgcPktgainEn_SHIFT(rev)               7
#define ACPHY_dot11acConfig_HTAgcPktgainEn_MASK(rev)                (0x1 << ACPHY_dot11acConfig_HTAgcPktgainEn_SHIFT(rev))
#define ACPHY_dot11acConfig_bphyPreDetTmOutEn_SHIFT(rev)            8
#define ACPHY_dot11acConfig_bphyPreDetTmOutEn_MASK(rev)             (0x1 << ACPHY_dot11acConfig_bphyPreDetTmOutEn_SHIFT(rev))
#define ACPHY_dot11acConfig_bphyPreDetTmOutNegEdgEn_SHIFT(rev)      9
#define ACPHY_dot11acConfig_bphyPreDetTmOutNegEdgEn_MASK(rev)       (0x1 << ACPHY_dot11acConfig_bphyPreDetTmOutNegEdgEn_SHIFT(rev))
#define ACPHY_dot11acConfig_clipsAllowed_SHIFT(rev)                 10
#define ACPHY_dot11acConfig_clipsAllowed_MASK(rev)                  (0x7 << ACPHY_dot11acConfig_clipsAllowed_SHIFT(rev))
#define ACPHY_dot11acConfig_disableoverBphyPreDetect5Ghz_SHIFT(rev) (ACREV_GE(rev,32) ? 13 : (ACREV_GE(rev,27) ? 13 : 9))
#define ACPHY_dot11acConfig_disableoverBphyPreDetect5Ghz_MASK(rev)  (0x1 << ACPHY_dot11acConfig_disableoverBphyPreDetect5Ghz_SHIFT(rev))

/* Register ACPHY_HPFBWovrdigictrl */
#define ACPHY_HPFBWovrdigictrl(rev)                             0x1f6
#define ACPHY_HPFBWovrdigictrl_HTAGC_HPFBW_en_SHIFT(rev)        0
#define ACPHY_HPFBWovrdigictrl_HTAGC_HPFBW_en_MASK(rev)         (0x1 << ACPHY_HPFBWovrdigictrl_HTAGC_HPFBW_en_SHIFT(rev))
#define ACPHY_HPFBWovrdigictrl_HTAGC_HPFBW_SHIFT(rev)           1
#define ACPHY_HPFBWovrdigictrl_HTAGC_HPFBW_MASK(rev)            (0x1 << ACPHY_HPFBWovrdigictrl_HTAGC_HPFBW_SHIFT(rev))
#define ACPHY_HPFBWovrdigictrl_RIFS_HPFBW_en_SHIFT(rev)         2
#define ACPHY_HPFBWovrdigictrl_RIFS_HPFBW_en_MASK(rev)          (0x1 << ACPHY_HPFBWovrdigictrl_RIFS_HPFBW_en_SHIFT(rev))
#define ACPHY_HPFBWovrdigictrl_RIFS_HPFBW_SHIFT(rev)            3
#define ACPHY_HPFBWovrdigictrl_RIFS_HPFBW_MASK(rev)             (0x1 << ACPHY_HPFBWovrdigictrl_RIFS_HPFBW_SHIFT(rev))
#define ACPHY_HPFBWovrdigictrl_VHTAGC_HPFBW_en_SHIFT(rev)       4
#define ACPHY_HPFBWovrdigictrl_VHTAGC_HPFBW_en_MASK(rev)        (0x1 << ACPHY_HPFBWovrdigictrl_VHTAGC_HPFBW_en_SHIFT(rev))
#define ACPHY_HPFBWovrdigictrl_VHTAGC_HPFBW_SHIFT(rev)          5
#define ACPHY_HPFBWovrdigictrl_VHTAGC_HPFBW_MASK(rev)           (0x1 << ACPHY_HPFBWovrdigictrl_VHTAGC_HPFBW_SHIFT(rev))
#define ACPHY_HPFBWovrdigictrl_ovrdgain_in_pkt_reset_SHIFT(rev) 15
#define ACPHY_HPFBWovrdigictrl_ovrdgain_in_pkt_reset_MASK(rev)  (0x1 << ACPHY_HPFBWovrdigictrl_ovrdgain_in_pkt_reset_SHIFT(rev))
#define ACPHY_HPFBWovrdigictrl_ovrdgainval_pkt_reset_SHIFT(rev) 12
#define ACPHY_HPFBWovrdigictrl_ovrdgainval_pkt_reset_MASK(rev)  (0x7 << ACPHY_HPFBWovrdigictrl_ovrdgainval_pkt_reset_SHIFT(rev))
#define ACPHY_HPFBWovrdigictrl_bphy_core_sel_ovr_SHIFT(rev)     8
#define ACPHY_HPFBWovrdigictrl_bphy_core_sel_ovr_MASK(rev)      (0x1 << ACPHY_HPFBWovrdigictrl_bphy_core_sel_ovr_SHIFT(rev))
#define ACPHY_HPFBWovrdigictrl_bphy_core_sel_val_SHIFT(rev)     9
#define ACPHY_HPFBWovrdigictrl_bphy_core_sel_val_MASK(rev)      (0x3 << ACPHY_HPFBWovrdigictrl_bphy_core_sel_val_SHIFT(rev))

/* Register ACPHY_HTAGCWaitCounters */
#define ACPHY_HTAGCWaitCounters(rev)                        0x1f7
#define ACPHY_HTAGCWaitCounters_HTAgcStartWait_SHIFT(rev)   0
#define ACPHY_HTAGCWaitCounters_HTAgcStartWait_MASK(rev)    (0xff << ACPHY_HTAGCWaitCounters_HTAgcStartWait_SHIFT(rev))
#define ACPHY_HTAGCWaitCounters_HTAgcPktgainWait_SHIFT(rev) 8
#define ACPHY_HTAGCWaitCounters_HTAgcPktgainWait_MASK(rev)  (0xff << ACPHY_HTAGCWaitCounters_HTAgcPktgainWait_SHIFT(rev))

/* Register ACPHY_abortstatedwelltimeLen */
#define ACPHY_abortstatedwelltimeLen(rev)                              (ACREV_GE(rev,5) ? 0x1f8 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x1f8 : INVALID_ADDRESS)))
#define ACPHY_abortstatedwelltimeLen_abortstatedwelltimeLen_SHIFT(rev) 0
#define ACPHY_abortstatedwelltimeLen_abortstatedwelltimeLen_MASK(rev)  (0xffff << ACPHY_abortstatedwelltimeLen_abortstatedwelltimeLen_SHIFT(rev))

/* Register ACPHY_ACI_Mitigation_gain_settle_len */
#define ACPHY_ACI_Mitigation_gain_settle_len(rev)                              (ACREV_GE(rev,5) ? 0x1f9 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x1f9 : INVALID_ADDRESS)))
#define ACPHY_ACI_Mitigation_gain_settle_len_aci_mit_state_change_gain_settle_len_SHIFT(rev) 0
#define ACPHY_ACI_Mitigation_gain_settle_len_aci_mit_state_change_gain_settle_len_MASK(rev) (0xffff << ACPHY_ACI_Mitigation_gain_settle_len_aci_mit_state_change_gain_settle_len_SHIFT(rev))

/* Register ACPHY_ACI_Mitigation_carrier_det_blank_len */
#define ACPHY_ACI_Mitigation_carrier_det_blank_len(rev)                        (ACREV_GE(rev,5) ? 0x1fa : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x1fa : INVALID_ADDRESS)))
#define ACPHY_ACI_Mitigation_carrier_det_blank_len_aci_mit_state_change_carrier_det_blank_len_SHIFT(rev) 0
#define ACPHY_ACI_Mitigation_carrier_det_blank_len_aci_mit_state_change_carrier_det_blank_len_MASK(rev) (0xffff << ACPHY_ACI_Mitigation_carrier_det_blank_len_aci_mit_state_change_carrier_det_blank_len_SHIFT(rev))

/* Register ACPHY_bphy_pre_detection_timeout_interval */
#define ACPHY_bphy_pre_detection_timeout_interval(rev)                         (ACREV_GE(rev,5) ? 0x1fb : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x1fb : INVALID_ADDRESS)))
#define ACPHY_bphy_pre_detection_timeout_interval_bphy_pre_det_timeout_SHIFT(rev) 0
#define ACPHY_bphy_pre_detection_timeout_interval_bphy_pre_det_timeout_MASK(rev) (0xffff << ACPHY_bphy_pre_detection_timeout_interval_bphy_pre_det_timeout_SHIFT(rev))

/* Register ACPHY_drop20sExtensionLen */
#define ACPHY_drop20sExtensionLen(rev)                              (ACREV_GE(rev,5) ? 0x1fc : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x1fc : INVALID_ADDRESS)))
#define ACPHY_drop20sExtensionLen_drop20ScrsExtensionLen_SHIFT(rev) 0
#define ACPHY_drop20sExtensionLen_drop20ScrsExtensionLen_MASK(rev)  (0xffff << ACPHY_drop20sExtensionLen_drop20ScrsExtensionLen_SHIFT(rev))

/* Register ACPHY_ACI_Mitigation_gain_settle_len2 */
#define ACPHY_ACI_Mitigation_gain_settle_len2(rev)                             (ACREV_GE(rev,18) ? 0x1fd : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x1fd : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x1fd : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x1fd : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x1fd : INVALID_ADDRESS)))))))))
#define ACPHY_ACI_Mitigation_gain_settle_len2_aci_mit_state_change_gain_settle_len2_SHIFT(rev) 0
#define ACPHY_ACI_Mitigation_gain_settle_len2_aci_mit_state_change_gain_settle_len2_MASK(rev) (0xffff << ACPHY_ACI_Mitigation_gain_settle_len2_aci_mit_state_change_gain_settle_len2_SHIFT(rev))

/* Register ACPHY_ACI_Mitigation_carrier_det_blank_len2 */
#define ACPHY_ACI_Mitigation_carrier_det_blank_len2(rev)                       (ACREV_GE(rev,18) ? 0x1fe : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x1fe : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x1fe : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x1fe : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x1fe : INVALID_ADDRESS)))))))))
#define ACPHY_ACI_Mitigation_carrier_det_blank_len2_aci_mit_state_change_carrier_det_blank_len2_SHIFT(rev) 0
#define ACPHY_ACI_Mitigation_carrier_det_blank_len2_aci_mit_state_change_carrier_det_blank_len2_MASK(rev) (0xffff << ACPHY_ACI_Mitigation_carrier_det_blank_len2_aci_mit_state_change_carrier_det_blank_len2_SHIFT(rev))

/* Register ACPHY_ACIBrwdfCoef0 */
#define ACPHY_ACIBrwdfCoef0(rev)                 (ACREV_GE(rev,18) ? 0x200 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x200 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x200 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x200 : INVALID_ADDRESS)))))))
#define ACPHY_ACIBrwdfCoef0_brwdf_p00_SHIFT(rev) 0
#define ACPHY_ACIBrwdfCoef0_brwdf_p00_MASK(rev)  (0xff << ACPHY_ACIBrwdfCoef0_brwdf_p00_SHIFT(rev))
#define ACPHY_ACIBrwdfCoef0_brwdf_p01_SHIFT(rev) 8
#define ACPHY_ACIBrwdfCoef0_brwdf_p01_MASK(rev)  (0xff << ACPHY_ACIBrwdfCoef0_brwdf_p01_SHIFT(rev))

/* Register ACPHY_ACIBrwdfCoef1 */
#define ACPHY_ACIBrwdfCoef1(rev)                            (ACREV_GE(rev,18) ? 0x201 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x201 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x201 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x201 : INVALID_ADDRESS)))))))
#define ACPHY_ACIBrwdfCoef1_brwdf_p02_SHIFT(rev)            0
#define ACPHY_ACIBrwdfCoef1_brwdf_p02_MASK(rev)             (0xff << ACPHY_ACIBrwdfCoef1_brwdf_p02_SHIFT(rev))
#define ACPHY_ACIBrwdfCoef1_rx_filt_reset_enable_SHIFT(rev) 8
#define ACPHY_ACIBrwdfCoef1_rx_filt_reset_enable_MASK(rev)  (0x1 << ACPHY_ACIBrwdfCoef1_rx_filt_reset_enable_SHIFT(rev))

/* Register ACPHY_ACIBrwdfCoef2 */
#define ACPHY_ACIBrwdfCoef2(rev)                 (ACREV_GE(rev,18) ? 0x202 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x202 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x202 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x202 : INVALID_ADDRESS)))))))
#define ACPHY_ACIBrwdfCoef2_brwdf_p10_SHIFT(rev) 0
#define ACPHY_ACIBrwdfCoef2_brwdf_p10_MASK(rev)  (0xff << ACPHY_ACIBrwdfCoef2_brwdf_p10_SHIFT(rev))
#define ACPHY_ACIBrwdfCoef2_brwdf_p11_SHIFT(rev) 8
#define ACPHY_ACIBrwdfCoef2_brwdf_p11_MASK(rev)  (0xff << ACPHY_ACIBrwdfCoef2_brwdf_p11_SHIFT(rev))

/* Register ACPHY_rxfdiqImbN_offcenter_scale */
#define ACPHY_rxfdiqImbN_offcenter_scale(rev)                         0x210
#define ACPHY_rxfdiqImbN_offcenter_scale_N_offcenter_scale_SHIFT(rev) 0
#define ACPHY_rxfdiqImbN_offcenter_scale_N_offcenter_scale_MASK(rev)  (0x7 << ACPHY_rxfdiqImbN_offcenter_scale_N_offcenter_scale_SHIFT(rev))

/* Register ACPHY_rxfdiqImbCompCtrl */
#define ACPHY_rxfdiqImbCompCtrl(rev)                                0x211
#define ACPHY_rxfdiqImbCompCtrl_rxfdiq_iorq_SHIFT(rev)              2
#define ACPHY_rxfdiqImbCompCtrl_rxfdiq_iorq_MASK(rev)               (0x1 << ACPHY_rxfdiqImbCompCtrl_rxfdiq_iorq_SHIFT(rev))
#define ACPHY_rxfdiqImbCompCtrl_calibration_notoperation_SHIFT(rev) 1
#define ACPHY_rxfdiqImbCompCtrl_calibration_notoperation_MASK(rev)  (0x1 << ACPHY_rxfdiqImbCompCtrl_calibration_notoperation_SHIFT(rev))
#define ACPHY_rxfdiqImbCompCtrl_rxfdiqImbCompEnable_SHIFT(rev)      0
#define ACPHY_rxfdiqImbCompCtrl_rxfdiqImbCompEnable_MASK(rev)       (0x1 << ACPHY_rxfdiqImbCompCtrl_rxfdiqImbCompEnable_SHIFT(rev))

/* Register ACPHY_fdiqi_rx_comp_Nshift_out */
#define ACPHY_fdiqi_rx_comp_Nshift_out(rev)                  0x212
#define ACPHY_fdiqi_rx_comp_Nshift_out_Nshift_out_SHIFT(rev) 0
#define ACPHY_fdiqi_rx_comp_Nshift_out_Nshift_out_MASK(rev)  (0xf << ACPHY_fdiqi_rx_comp_Nshift_out_Nshift_out_SHIFT(rev))

/* Register ACPHY_fdiqi_rx_imrr */
#define ACPHY_fdiqi_rx_imrr(rev)            0x218
#define ACPHY_fdiqi_rx_imrr_imrr_SHIFT(rev) 0
#define ACPHY_fdiqi_rx_imrr_imrr_MASK(rev)  (0xffff << ACPHY_fdiqi_rx_imrr_imrr_SHIFT(rev))

/* Register ACPHY_fdiqi_rx_current_antenna */
#define ACPHY_fdiqi_rx_current_antenna(rev)                       0x219
#define ACPHY_fdiqi_rx_current_antenna_working_antenna_SHIFT(rev) 0
#define ACPHY_fdiqi_rx_current_antenna_working_antenna_MASK(rev)  (0x3 << ACPHY_fdiqi_rx_current_antenna_working_antenna_SHIFT(rev))

/* Register ACPHY_fdiqi_rx_accuU_I_High */
#define ACPHY_fdiqi_rx_accuU_I_High(rev)                     0x230
#define ACPHY_fdiqi_rx_accuU_I_High_accum_UI_high_SHIFT(rev) 0
#define ACPHY_fdiqi_rx_accuU_I_High_accum_UI_high_MASK(rev)  (0xffff << ACPHY_fdiqi_rx_accuU_I_High_accum_UI_high_SHIFT(rev))

/* Register ACPHY_fdiqi_rx_accuU_I_low */
#define ACPHY_fdiqi_rx_accuU_I_low(rev)                    0x231
#define ACPHY_fdiqi_rx_accuU_I_low_accum_UI_low_SHIFT(rev) 0
#define ACPHY_fdiqi_rx_accuU_I_low_accum_UI_low_MASK(rev)  (0xffff << ACPHY_fdiqi_rx_accuU_I_low_accum_UI_low_SHIFT(rev))

/* Register ACPHY_fdiqi_rx_accuU_Q_High */
#define ACPHY_fdiqi_rx_accuU_Q_High(rev)                     0x232
#define ACPHY_fdiqi_rx_accuU_Q_High_accum_UQ_high_SHIFT(rev) 0
#define ACPHY_fdiqi_rx_accuU_Q_High_accum_UQ_high_MASK(rev)  (0xffff << ACPHY_fdiqi_rx_accuU_Q_High_accum_UQ_high_SHIFT(rev))

/* Register ACPHY_fdiqi_rx_accuU_Q_low */
#define ACPHY_fdiqi_rx_accuU_Q_low(rev)                    0x233
#define ACPHY_fdiqi_rx_accuU_Q_low_accum_UQ_low_SHIFT(rev) 0
#define ACPHY_fdiqi_rx_accuU_Q_low_accum_UQ_low_MASK(rev)  (0xffff << ACPHY_fdiqi_rx_accuU_Q_low_accum_UQ_low_SHIFT(rev))

/* Register ACPHY_fdiqi_rx_accuL_I_High */
#define ACPHY_fdiqi_rx_accuL_I_High(rev)                     0x234
#define ACPHY_fdiqi_rx_accuL_I_High_accum_LI_high_SHIFT(rev) 0
#define ACPHY_fdiqi_rx_accuL_I_High_accum_LI_high_MASK(rev)  (0xffff << ACPHY_fdiqi_rx_accuL_I_High_accum_LI_high_SHIFT(rev))

/* Register ACPHY_fdiqi_rx_accuL_I_low */
#define ACPHY_fdiqi_rx_accuL_I_low(rev)                    0x235
#define ACPHY_fdiqi_rx_accuL_I_low_accum_LI_low_SHIFT(rev) 0
#define ACPHY_fdiqi_rx_accuL_I_low_accum_LI_low_MASK(rev)  (0xffff << ACPHY_fdiqi_rx_accuL_I_low_accum_LI_low_SHIFT(rev))

/* Register ACPHY_fdiqi_rx_accuL_Q_High */
#define ACPHY_fdiqi_rx_accuL_Q_High(rev)                     0x236
#define ACPHY_fdiqi_rx_accuL_Q_High_accum_LQ_high_SHIFT(rev) 0
#define ACPHY_fdiqi_rx_accuL_Q_High_accum_LQ_high_MASK(rev)  (0xffff << ACPHY_fdiqi_rx_accuL_Q_High_accum_LQ_high_SHIFT(rev))

/* Register ACPHY_fdiqi_rx_accuL_Q_low */
#define ACPHY_fdiqi_rx_accuL_Q_low(rev)                    0x237
#define ACPHY_fdiqi_rx_accuL_Q_low_accum_LQ_low_SHIFT(rev) 0
#define ACPHY_fdiqi_rx_accuL_Q_low_accum_LQ_low_MASK(rev)  (0xffff << ACPHY_fdiqi_rx_accuL_Q_low_accum_LQ_low_SHIFT(rev))

/* Register ACPHY_fdiqi_rx_maxI */
#define ACPHY_fdiqi_rx_maxI(rev)            0x238
#define ACPHY_fdiqi_rx_maxI_maxI_SHIFT(rev) 0
#define ACPHY_fdiqi_rx_maxI_maxI_MASK(rev)  (0x1fff << ACPHY_fdiqi_rx_maxI_maxI_SHIFT(rev))

/* Register ACPHY_fdiqi_rx_maxQ */
#define ACPHY_fdiqi_rx_maxQ(rev)            0x239
#define ACPHY_fdiqi_rx_maxQ_maxQ_SHIFT(rev) 0
#define ACPHY_fdiqi_rx_maxQ_maxQ_MASK(rev)  (0x1fff << ACPHY_fdiqi_rx_maxQ_maxQ_SHIFT(rev))

/* Register ACPHY_fdiqi_coef_c0 */
#define ACPHY_fdiqi_coef_c0(rev)                     0x240
#define ACPHY_fdiqi_coef_c0_fdiqi_coef_c0_SHIFT(rev) 0
#define ACPHY_fdiqi_coef_c0_fdiqi_coef_c0_MASK(rev)  (0x7ff << ACPHY_fdiqi_coef_c0_fdiqi_coef_c0_SHIFT(rev))

/* Register ACPHY_fdiqi_coef_c1 */
#define ACPHY_fdiqi_coef_c1(rev)                     0x241
#define ACPHY_fdiqi_coef_c1_fdiqi_coef_c1_SHIFT(rev) 0
#define ACPHY_fdiqi_coef_c1_fdiqi_coef_c1_MASK(rev)  (0x7ff << ACPHY_fdiqi_coef_c1_fdiqi_coef_c1_SHIFT(rev))

/* Register ACPHY_fdiqi_coef_c2 */
#define ACPHY_fdiqi_coef_c2(rev)                     0x242
#define ACPHY_fdiqi_coef_c2_fdiqi_coef_c2_SHIFT(rev) 0
#define ACPHY_fdiqi_coef_c2_fdiqi_coef_c2_MASK(rev)  (0x7ff << ACPHY_fdiqi_coef_c2_fdiqi_coef_c2_SHIFT(rev))

/* Register ACPHY_fdiqi_coef_c3 */
#define ACPHY_fdiqi_coef_c3(rev)                     0x243
#define ACPHY_fdiqi_coef_c3_fdiqi_coef_c3_SHIFT(rev) 0
#define ACPHY_fdiqi_coef_c3_fdiqi_coef_c3_MASK(rev)  (0x7ff << ACPHY_fdiqi_coef_c3_fdiqi_coef_c3_SHIFT(rev))

/* Register ACPHY_fdiqi_coef_c4 */
#define ACPHY_fdiqi_coef_c4(rev)                     0x244
#define ACPHY_fdiqi_coef_c4_fdiqi_coef_c4_SHIFT(rev) 0
#define ACPHY_fdiqi_coef_c4_fdiqi_coef_c4_MASK(rev)  (0x7ff << ACPHY_fdiqi_coef_c4_fdiqi_coef_c4_SHIFT(rev))

/* Register ACPHY_fdiqi_coef_c5 */
#define ACPHY_fdiqi_coef_c5(rev)                     0x245
#define ACPHY_fdiqi_coef_c5_fdiqi_coef_c5_SHIFT(rev) 0
#define ACPHY_fdiqi_coef_c5_fdiqi_coef_c5_MASK(rev)  (0x7ff << ACPHY_fdiqi_coef_c5_fdiqi_coef_c5_SHIFT(rev))

/* Register ACPHY_fdiqi_coef_c6 */
#define ACPHY_fdiqi_coef_c6(rev)                     0x246
#define ACPHY_fdiqi_coef_c6_fdiqi_coef_c6_SHIFT(rev) 0
#define ACPHY_fdiqi_coef_c6_fdiqi_coef_c6_MASK(rev)  (0x7ff << ACPHY_fdiqi_coef_c6_fdiqi_coef_c6_SHIFT(rev))

/* Register ACPHY_fdiqi_coef_c7 */
#define ACPHY_fdiqi_coef_c7(rev)                     0x247
#define ACPHY_fdiqi_coef_c7_fdiqi_coef_c7_SHIFT(rev) 0
#define ACPHY_fdiqi_coef_c7_fdiqi_coef_c7_MASK(rev)  (0x7ff << ACPHY_fdiqi_coef_c7_fdiqi_coef_c7_SHIFT(rev))

/* Register ACPHY_fdiqi_coef_c8 */
#define ACPHY_fdiqi_coef_c8(rev)                     0x248
#define ACPHY_fdiqi_coef_c8_fdiqi_coef_c8_SHIFT(rev) 0
#define ACPHY_fdiqi_coef_c8_fdiqi_coef_c8_MASK(rev)  (0x7ff << ACPHY_fdiqi_coef_c8_fdiqi_coef_c8_SHIFT(rev))

/* Register ACPHY_fdiqi_coef_c9 */
#define ACPHY_fdiqi_coef_c9(rev)                     0x249
#define ACPHY_fdiqi_coef_c9_fdiqi_coef_c9_SHIFT(rev) 0
#define ACPHY_fdiqi_coef_c9_fdiqi_coef_c9_MASK(rev)  (0x7ff << ACPHY_fdiqi_coef_c9_fdiqi_coef_c9_SHIFT(rev))

/* Register ACPHY_fdiqi_coef_c10 */
#define ACPHY_fdiqi_coef_c10(rev)                      0x24a
#define ACPHY_fdiqi_coef_c10_fdiqi_coef_c10_SHIFT(rev) 0
#define ACPHY_fdiqi_coef_c10_fdiqi_coef_c10_MASK(rev)  (0x7ff << ACPHY_fdiqi_coef_c10_fdiqi_coef_c10_SHIFT(rev))

/* Register ACPHY_RadarBlankCtrl */
#define ACPHY_RadarBlankCtrl(rev)                                 0x250
#define ACPHY_RadarBlankCtrl_radarBlankingInterval_SHIFT(rev)     0
#define ACPHY_RadarBlankCtrl_radarBlankingInterval_MASK(rev)      (0xff << ACPHY_RadarBlankCtrl_radarBlankingInterval_SHIFT(rev))
#define ACPHY_RadarBlankCtrl_radarCrsBlankEn_SHIFT(rev)           8
#define ACPHY_RadarBlankCtrl_radarCrsBlankEn_MASK(rev)            (0x1 << ACPHY_RadarBlankCtrl_radarCrsBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl_radarStrBlankEn_SHIFT(rev)           9
#define ACPHY_RadarBlankCtrl_radarStrBlankEn_MASK(rev)            (0x1 << ACPHY_RadarBlankCtrl_radarStrBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl_radarPayloadDecodeBlankEn_SHIFT(rev) 10
#define ACPHY_RadarBlankCtrl_radarPayloadDecodeBlankEn_MASK(rev)  (0x1 << ACPHY_RadarBlankCtrl_radarPayloadDecodeBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl_radarPktResetBlankEn_SHIFT(rev)      11
#define ACPHY_RadarBlankCtrl_radarPktResetBlankEn_MASK(rev)       (0x1 << ACPHY_RadarBlankCtrl_radarPktResetBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl_radarWtEnergyDropBlankEn_SHIFT(rev)  12
#define ACPHY_RadarBlankCtrl_radarWtEnergyDropBlankEn_MASK(rev)   (0x1 << ACPHY_RadarBlankCtrl_radarWtEnergyDropBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl_radarHtAgcBlankEn_SHIFT(rev)         13
#define ACPHY_RadarBlankCtrl_radarHtAgcBlankEn_MASK(rev)          (0x1 << ACPHY_RadarBlankCtrl_radarHtAgcBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl_radarWtNClksBlankEn_SHIFT(rev)       14
#define ACPHY_RadarBlankCtrl_radarWtNClksBlankEn_MASK(rev)        (0x1 << ACPHY_RadarBlankCtrl_radarWtNClksBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl_radarFifoPopWithStall_SHIFT(rev)     15
#define ACPHY_RadarBlankCtrl_radarFifoPopWithStall_MASK(rev)      (0x1 << ACPHY_RadarBlankCtrl_radarFifoPopWithStall_SHIFT(rev))

/* Register ACPHY_Antenna0_radarFifoCtrl */
#define ACPHY_Antenna0_radarFifoCtrl(rev)                 0x251
#define ACPHY_Antenna0_radarFifoCtrl_recordCnt_SHIFT(rev) 0
#define ACPHY_Antenna0_radarFifoCtrl_recordCnt_MASK(rev)  (0x3ff << ACPHY_Antenna0_radarFifoCtrl_recordCnt_SHIFT(rev))
#define ACPHY_Antenna0_radarFifoCtrl_overRun_SHIFT(rev)   10
#define ACPHY_Antenna0_radarFifoCtrl_overRun_MASK(rev)    (0x1 << ACPHY_Antenna0_radarFifoCtrl_overRun_SHIFT(rev))

/* Register ACPHY_Antenna1_radarFifoCtrl */
#define ACPHY_Antenna1_radarFifoCtrl(rev)                 0x252
#define ACPHY_Antenna1_radarFifoCtrl_recordCnt_SHIFT(rev) 0
#define ACPHY_Antenna1_radarFifoCtrl_recordCnt_MASK(rev)  (0x3ff << ACPHY_Antenna1_radarFifoCtrl_recordCnt_SHIFT(rev))
#define ACPHY_Antenna1_radarFifoCtrl_overRun_SHIFT(rev)   10
#define ACPHY_Antenna1_radarFifoCtrl_overRun_MASK(rev)    (0x1 << ACPHY_Antenna1_radarFifoCtrl_overRun_SHIFT(rev))

/* Register ACPHY_Antenna0_radarFifoData */
#define ACPHY_Antenna0_radarFifoData(rev)              0x253
#define ACPHY_Antenna0_radarFifoData_rdData_SHIFT(rev) 0
#define ACPHY_Antenna0_radarFifoData_rdData_MASK(rev)  (0xffff << ACPHY_Antenna0_radarFifoData_rdData_SHIFT(rev))

/* Register ACPHY_Antenna1_radarFifoData */
#define ACPHY_Antenna1_radarFifoData(rev)              0x254
#define ACPHY_Antenna1_radarFifoData_rdData_SHIFT(rev) 0
#define ACPHY_Antenna1_radarFifoData_rdData_MASK(rev)  (0xffff << ACPHY_Antenna1_radarFifoData_rdData_SHIFT(rev))

/* Register ACPHY_RadarThresh0 */
#define ACPHY_RadarThresh0(rev)                 0x255
#define ACPHY_RadarThresh0_radarThd0_SHIFT(rev) 0
#define ACPHY_RadarThresh0_radarThd0_MASK(rev)  (0x7ff << ACPHY_RadarThresh0_radarThd0_SHIFT(rev))

/* Register ACPHY_RadarThresh1 */
#define ACPHY_RadarThresh1(rev)                 0x256
#define ACPHY_RadarThresh1_radarThd1_SHIFT(rev) 0
#define ACPHY_RadarThresh1_radarThd1_MASK(rev)  (0x7ff << ACPHY_RadarThresh1_radarThd1_SHIFT(rev))

/* Register ACPHY_RadarThresh0R */
#define ACPHY_RadarThresh0R(rev)                  0x257
#define ACPHY_RadarThresh0R_radarThd0r_SHIFT(rev) 0
#define ACPHY_RadarThresh0R_radarThd0r_MASK(rev)  (0x7ff << ACPHY_RadarThresh0R_radarThd0r_SHIFT(rev))

/* Register ACPHY_RadarThresh1R */
#define ACPHY_RadarThresh1R(rev)                  0x258
#define ACPHY_RadarThresh1R_radarThd1r_SHIFT(rev) 0
#define ACPHY_RadarThresh1R_radarThd1r_MASK(rev)  (0x7ff << ACPHY_RadarThresh1R_radarThd1r_SHIFT(rev))

/* Register ACPHY_FMDemodConfig */
#define ACPHY_FMDemodConfig(rev)                          0x259
#define ACPHY_FMDemodConfig_fmdemodEnable_SHIFT(rev)      0
#define ACPHY_FMDemodConfig_fmdemodEnable_MASK(rev)       (0x1 << ACPHY_FMDemodConfig_fmdemodEnable_SHIFT(rev))
#define ACPHY_FMDemodConfig_fmInputShiftOffset_SHIFT(rev) 1
#define ACPHY_FMDemodConfig_fmInputShiftOffset_MASK(rev)  (0x1f << ACPHY_FMDemodConfig_fmInputShiftOffset_SHIFT(rev))
#define ACPHY_FMDemodConfig_fmLatch_SHIFT(rev)            8
#define ACPHY_FMDemodConfig_fmLatch_MASK(rev)             (0xff << ACPHY_FMDemodConfig_fmLatch_SHIFT(rev))

/* Register ACPHY_RadarMaLength */
#define ACPHY_RadarMaLength(rev)                  0x25b
#define ACPHY_RadarMaLength_maLength_SHIFT(rev)   0
#define ACPHY_RadarMaLength_maLength_MASK(rev)    (0x1f << ACPHY_RadarMaLength_maLength_SHIFT(rev))
#define ACPHY_RadarMaLength_fmMaLength_SHIFT(rev) 7
#define ACPHY_RadarMaLength_fmMaLength_MASK(rev)  (0x3f << ACPHY_RadarMaLength_fmMaLength_SHIFT(rev))

/* Register ACPHY_RadarSearchCtrl */
#define ACPHY_RadarSearchCtrl(rev)                                 0x25c
#define ACPHY_RadarSearchCtrl_radarEnable_SHIFT(rev)               0
#define ACPHY_RadarSearchCtrl_radarEnable_MASK(rev)                (0x1 << ACPHY_RadarSearchCtrl_radarEnable_SHIFT(rev))
#define ACPHY_RadarSearchCtrl_radarTimSearchEn_SHIFT(rev)          1
#define ACPHY_RadarSearchCtrl_radarTimSearchEn_MASK(rev)           (0x1 << ACPHY_RadarSearchCtrl_radarTimSearchEn_SHIFT(rev))
#define ACPHY_RadarSearchCtrl_radarChnEstSearchEn_SHIFT(rev)       2
#define ACPHY_RadarSearchCtrl_radarChnEstSearchEn_MASK(rev)        (0x1 << ACPHY_RadarSearchCtrl_radarChnEstSearchEn_SHIFT(rev))
#define ACPHY_RadarSearchCtrl_radarDecSearchEn_SHIFT(rev)          3
#define ACPHY_RadarSearchCtrl_radarDecSearchEn_MASK(rev)           (0x1 << ACPHY_RadarSearchCtrl_radarDecSearchEn_SHIFT(rev))
#define ACPHY_RadarSearchCtrl_radarWaitEngyDropSearchEn_SHIFT(rev) 4
#define ACPHY_RadarSearchCtrl_radarWaitEngyDropSearchEn_MASK(rev)  (0x1 << ACPHY_RadarSearchCtrl_radarWaitEngyDropSearchEn_SHIFT(rev))

/* Register ACPHY_Radar_t2_min */
#define ACPHY_Radar_t2_min(rev)                    0x25d
#define ACPHY_Radar_t2_min_radar_t2_min_SHIFT(rev) 0
#define ACPHY_Radar_t2_min_radar_t2_min_MASK(rev)  (0x7ff << ACPHY_Radar_t2_min_radar_t2_min_SHIFT(rev))

/* Register ACPHY_Radar_adc_to_dbm */
#define ACPHY_Radar_adc_to_dbm(rev)                        0x25e
#define ACPHY_Radar_adc_to_dbm_radar_adc_to_dbm_SHIFT(rev) 0
#define ACPHY_Radar_adc_to_dbm_radar_adc_to_dbm_MASK(rev)  (0x1ff << ACPHY_Radar_adc_to_dbm_radar_adc_to_dbm_SHIFT(rev))
#define ACPHY_Radar_adc_to_dbm_RadarInRound_SHIFT(rev)     9
#define ACPHY_Radar_adc_to_dbm_RadarInRound_MASK(rev)      (0x3 << ACPHY_Radar_adc_to_dbm_RadarInRound_SHIFT(rev))
#define ACPHY_Radar_adc_to_dbm_sat_comp_SHIFT(rev)         11
#define ACPHY_Radar_adc_to_dbm_sat_comp_MASK(rev)          (0xf << ACPHY_Radar_adc_to_dbm_sat_comp_SHIFT(rev))
#define ACPHY_Radar_adc_to_dbm_sat_avoid_en_SHIFT(rev)     15
#define ACPHY_Radar_adc_to_dbm_sat_avoid_en_MASK(rev)      (0x1 << ACPHY_Radar_adc_to_dbm_sat_avoid_en_SHIFT(rev))

/* Register ACPHY_RadarBlankCtrl2 */
#define ACPHY_RadarBlankCtrl2(rev)                                  0x25f
#define ACPHY_RadarBlankCtrl2_radarWtNbPwrBlankEn_SHIFT(rev)        0
#define ACPHY_RadarBlankCtrl2_radarWtNbPwrBlankEn_MASK(rev)         (0x1 << ACPHY_RadarBlankCtrl2_radarWtNbPwrBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_radarWtW1PwrBlankEn_SHIFT(rev)        1
#define ACPHY_RadarBlankCtrl2_radarWtW1PwrBlankEn_MASK(rev)         (0x1 << ACPHY_RadarBlankCtrl2_radarWtW1PwrBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_radarWtW2PwrBlankEn_SHIFT(rev)        2
#define ACPHY_RadarBlankCtrl2_radarWtW2PwrBlankEn_MASK(rev)         (0x1 << ACPHY_RadarBlankCtrl2_radarWtW2PwrBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_radarBphyBlankEn_SHIFT(rev)           3
#define ACPHY_RadarBlankCtrl2_radarBphyBlankEn_MASK(rev)            (0x1 << ACPHY_RadarBlankCtrl2_radarBphyBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_radarSampleBlankEn_SHIFT(rev)         4
#define ACPHY_RadarBlankCtrl2_radarSampleBlankEn_MASK(rev)          (0x1 << ACPHY_RadarBlankCtrl2_radarSampleBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_radarOfdmPhyBlankEn_SHIFT(rev)        5
#define ACPHY_RadarBlankCtrl2_radarOfdmPhyBlankEn_MASK(rev)         (0x1 << ACPHY_RadarBlankCtrl2_radarOfdmPhyBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_radarChanEst1BlankEn_SHIFT(rev)       6
#define ACPHY_RadarBlankCtrl2_radarChanEst1BlankEn_MASK(rev)        (0x1 << ACPHY_RadarBlankCtrl2_radarChanEst1BlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_radarChanEst2BlankEn_SHIFT(rev)       7
#define ACPHY_RadarBlankCtrl2_radarChanEst2BlankEn_MASK(rev)        (0x1 << ACPHY_RadarBlankCtrl2_radarChanEst2BlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_radarSigDecode1BlankEn_SHIFT(rev)     8
#define ACPHY_RadarBlankCtrl2_radarSigDecode1BlankEn_MASK(rev)      (0x1 << ACPHY_RadarBlankCtrl2_radarSigDecode1BlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_radarSigDecode2BlankEn_SHIFT(rev)     9
#define ACPHY_RadarBlankCtrl2_radarSigDecode2BlankEn_MASK(rev)      (0x1 << ACPHY_RadarBlankCtrl2_radarSigDecode2BlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_radarRifsCrsBlankEn_SHIFT(rev)        10
#define ACPHY_RadarBlankCtrl2_radarRifsCrsBlankEn_MASK(rev)         (0x1 << ACPHY_RadarBlankCtrl2_radarRifsCrsBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_radarBoardSwDivBlankEn_SHIFT(rev)     11
#define ACPHY_RadarBlankCtrl2_radarBoardSwDivBlankEn_MASK(rev)      (0x1 << ACPHY_RadarBlankCtrl2_radarBoardSwDivBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_radarBphyBoardSwDivBlankEn_SHIFT(rev) 12
#define ACPHY_RadarBlankCtrl2_radarBphyBoardSwDivBlankEn_MASK(rev)  (0x1 << ACPHY_RadarBlankCtrl2_radarBphyBoardSwDivBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_radarTxBlankEn_SHIFT(rev)             13
#define ACPHY_RadarBlankCtrl2_radarTxBlankEn_MASK(rev)              (0x1 << ACPHY_RadarBlankCtrl2_radarTxBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_radarVhtsigbBlankEn_SHIFT(rev)        14
#define ACPHY_RadarBlankCtrl2_radarVhtsigbBlankEn_MASK(rev)         (0x1 << ACPHY_RadarBlankCtrl2_radarVhtsigbBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_blank_mode_SHIFT(rev)                 15
#define ACPHY_RadarBlankCtrl2_blank_mode_MASK(rev)                  (0x1 << ACPHY_RadarBlankCtrl2_blank_mode_SHIFT(rev))

/* Register ACPHY_RadarDetectConfig1 */
#define ACPHY_RadarDetectConfig1(rev)                             0x260
#define ACPHY_RadarDetectConfig1_fmMod_SHIFT(rev)                 0
#define ACPHY_RadarDetectConfig1_fmMod_MASK(rev)                  (0x1 << ACPHY_RadarDetectConfig1_fmMod_SHIFT(rev))
#define ACPHY_RadarDetectConfig1_maMode_SHIFT(rev)                1
#define ACPHY_RadarDetectConfig1_maMode_MASK(rev)                 (0x1 << ACPHY_RadarDetectConfig1_maMode_SHIFT(rev))
#define ACPHY_RadarDetectConfig1_fmOutputShift_SHIFT(rev)         2
#define ACPHY_RadarDetectConfig1_fmOutputShift_MASK(rev)          (0x3 << ACPHY_RadarDetectConfig1_fmOutputShift_SHIFT(rev))
#define ACPHY_RadarDetectConfig1_gainLimit_SHIFT(rev)             8
#define ACPHY_RadarDetectConfig1_gainLimit_MASK(rev)              (0xff << ACPHY_RadarDetectConfig1_gainLimit_SHIFT(rev))
#define ACPHY_RadarDetectConfig1_core_select_overwrite_SHIFT(rev) 4
#define ACPHY_RadarDetectConfig1_core_select_overwrite_MASK(rev)  (0xf << ACPHY_RadarDetectConfig1_core_select_overwrite_SHIFT(rev))

/* Register ACPHY_RadarT3BelowMin */
#define ACPHY_RadarT3BelowMin(rev)             0x261
#define ACPHY_RadarT3BelowMin_Count_SHIFT(rev) 0
#define ACPHY_RadarT3BelowMin_Count_MASK(rev)  (0xfff << ACPHY_RadarT3BelowMin_Count_SHIFT(rev))

/* Register ACPHY_RadarT3Timeout */
#define ACPHY_RadarT3Timeout(rev)               0x262
#define ACPHY_RadarT3Timeout_Timeout_SHIFT(rev) 0
#define ACPHY_RadarT3Timeout_Timeout_MASK(rev)  (0xfff << ACPHY_RadarT3Timeout_Timeout_SHIFT(rev))

/* Register ACPHY_RadarResetBlankingDelay */
#define ACPHY_RadarResetBlankingDelay(rev)             0x263
#define ACPHY_RadarResetBlankingDelay_Count_SHIFT(rev) 0
#define ACPHY_RadarResetBlankingDelay_Count_MASK(rev)  (0xfff << ACPHY_RadarResetBlankingDelay_Count_SHIFT(rev))

/* Register ACPHY_RadarDetectConfig2 */
#define ACPHY_RadarDetectConfig2(rev)                     0x264
#define ACPHY_RadarDetectConfig2_fmDetMod_SHIFT(rev)      0
#define ACPHY_RadarDetectConfig2_fmDetMod_MASK(rev)       (0x1 << ACPHY_RadarDetectConfig2_fmDetMod_SHIFT(rev))
#define ACPHY_RadarDetectConfig2_fmDetFactor_SHIFT(rev)   1
#define ACPHY_RadarDetectConfig2_fmDetFactor_MASK(rev)    (0x7f << ACPHY_RadarDetectConfig2_fmDetFactor_SHIFT(rev))
#define ACPHY_RadarDetectConfig2_fmDetAcc2Dis_SHIFT(rev)  8
#define ACPHY_RadarDetectConfig2_fmDetAcc2Dis_MASK(rev)   (0x1 << ACPHY_RadarDetectConfig2_fmDetAcc2Dis_SHIFT(rev))
#define ACPHY_RadarDetectConfig2_fmDetAccScale_SHIFT(rev) 9
#define ACPHY_RadarDetectConfig2_fmDetAccScale_MASK(rev)  (0x3 << ACPHY_RadarDetectConfig2_fmDetAccScale_SHIFT(rev))
#define ACPHY_RadarDetectConfig2_fifoReadMode_SHIFT(rev)  11
#define ACPHY_RadarDetectConfig2_fifoReadMode_MASK(rev)   (0x1 << ACPHY_RadarDetectConfig2_fifoReadMode_SHIFT(rev))

/* Register ACPHY_RadarFmDetInit */
#define ACPHY_RadarFmDetInit(rev)                 0x265
#define ACPHY_RadarFmDetInit_fmDetInit_SHIFT(rev) 0
#define ACPHY_RadarFmDetInit_fmDetInit_MASK(rev)  (0xffff << ACPHY_RadarFmDetInit_fmDetInit_SHIFT(rev))

/* Register ACPHY_RadarThresh0_core1 */
#define ACPHY_RadarThresh0_core1(rev)                       (ACREV_GE(rev,5) ? 0x266 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x266))
#define ACPHY_RadarThresh0_core1_radarThd0_core1_SHIFT(rev) 0
#define ACPHY_RadarThresh0_core1_radarThd0_core1_MASK(rev)  (0x7ff << ACPHY_RadarThresh0_core1_radarThd0_core1_SHIFT(rev))

/* Register ACPHY_RadarThresh1_core1 */
#define ACPHY_RadarThresh1_core1(rev)                       (ACREV_GE(rev,5) ? 0x267 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x267))
#define ACPHY_RadarThresh1_core1_radarThd1_core1_SHIFT(rev) 0
#define ACPHY_RadarThresh1_core1_radarThd1_core1_MASK(rev)  (0x7ff << ACPHY_RadarThresh1_core1_radarThd1_core1_SHIFT(rev))

/* Register ACPHY_Radarmixed */
#define ACPHY_Radarmixed(rev)                               (ACREV_GE(rev,5) ? 0x268 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x268))
#define ACPHY_Radarmixed_min_pw_autocor_blanking_SHIFT(rev) 0
#define ACPHY_Radarmixed_min_pw_autocor_blanking_MASK(rev)  (0xfff << ACPHY_Radarmixed_min_pw_autocor_blanking_SHIFT(rev))
#define ACPHY_Radarmixed_autocor_blanking_en_SHIFT(rev)     13
#define ACPHY_Radarmixed_autocor_blanking_en_MASK(rev)      (0x1 << ACPHY_Radarmixed_autocor_blanking_en_SHIFT(rev))
#define ACPHY_Radarmixed_fm_alt_en_SHIFT(rev)               14
#define ACPHY_Radarmixed_fm_alt_en_MASK(rev)                (0x1 << ACPHY_Radarmixed_fm_alt_en_SHIFT(rev))
#define ACPHY_Radarmixed_mode_4360b0_SHIFT(rev)             15
#define ACPHY_Radarmixed_mode_4360b0_MASK(rev)              (0x1 << ACPHY_Radarmixed_mode_4360b0_SHIFT(rev))
#define ACPHY_Radarmixed_timeshift_disable_SHIFT(rev)       12
#define ACPHY_Radarmixed_timeshift_disable_MASK(rev)        (0x1 << ACPHY_Radarmixed_timeshift_disable_SHIFT(rev))
#define ACPHY_Radarmixed_mode_percorecontrol_SHIFT(rev)     15
#define ACPHY_Radarmixed_mode_percorecontrol_MASK(rev)      (0x1 << ACPHY_Radarmixed_mode_percorecontrol_SHIFT(rev))

/* Register ACPHY_IqestCmd */
#define ACPHY_IqestCmd(rev)                    0x270
#define ACPHY_IqestCmd_iqstart_SHIFT(rev)      0
#define ACPHY_IqestCmd_iqstart_MASK(rev)       (0x1 << ACPHY_IqestCmd_iqstart_SHIFT(rev))
#define ACPHY_IqestCmd_iqMode_SHIFT(rev)       1
#define ACPHY_IqestCmd_iqMode_MASK(rev)        (0x1 << ACPHY_IqestCmd_iqMode_SHIFT(rev))
#define ACPHY_IqestCmd_clipDet0_SHIFT(rev)     4
#define ACPHY_IqestCmd_clipDet0_MASK(rev)      (0x1 << ACPHY_IqestCmd_clipDet0_SHIFT(rev))
#define ACPHY_IqestCmd_clipDet1_SHIFT(rev)     5
#define ACPHY_IqestCmd_clipDet1_MASK(rev)      (0x1 << ACPHY_IqestCmd_clipDet1_SHIFT(rev))
#define ACPHY_IqestCmd_clipDet2_SHIFT(rev)     6
#define ACPHY_IqestCmd_clipDet2_MASK(rev)      (0x1 << ACPHY_IqestCmd_clipDet2_SHIFT(rev))
#define ACPHY_IqestCmd_hw_rssi_mode_SHIFT(rev) 7
#define ACPHY_IqestCmd_hw_rssi_mode_MASK(rev)  (0x1 << ACPHY_IqestCmd_hw_rssi_mode_SHIFT(rev))
#define ACPHY_IqestCmd_clipDet3_SHIFT(rev)     3
#define ACPHY_IqestCmd_clipDet3_MASK(rev)      (0x1 << ACPHY_IqestCmd_clipDet3_SHIFT(rev))

/* Register ACPHY_IqestWaitTime */
#define ACPHY_IqestWaitTime(rev)                0x271
#define ACPHY_IqestWaitTime_waitTime_SHIFT(rev) 0
#define ACPHY_IqestWaitTime_waitTime_MASK(rev)  (ACREV_GE(rev,32) ? (0x3ff << ACPHY_IqestWaitTime_waitTime_SHIFT(rev)) : (ACREV_GE(rev,26) ? (0xff << ACPHY_IqestWaitTime_waitTime_SHIFT(rev)) : (ACREV_GE(rev,24) ? (0x3ff << ACPHY_IqestWaitTime_waitTime_SHIFT(rev)) : (0xff << ACPHY_IqestWaitTime_waitTime_SHIFT(rev)))))

/* Register ACPHY_IqestSampleCount */
#define ACPHY_IqestSampleCount(rev)                    0x272
#define ACPHY_IqestSampleCount_NumSampToCol_SHIFT(rev) 0
#define ACPHY_IqestSampleCount_NumSampToCol_MASK(rev)  (0xffff << ACPHY_IqestSampleCount_NumSampToCol_SHIFT(rev))

/* Register ACPHY_FreqGain0 */
#define ACPHY_FreqGain0(rev)                    0x280
#define ACPHY_FreqGain0_freqGainVal0_SHIFT(rev) 0
#define ACPHY_FreqGain0_freqGainVal0_MASK(rev)  (0xff << ACPHY_FreqGain0_freqGainVal0_SHIFT(rev))
#define ACPHY_FreqGain0_freqGainVal1_SHIFT(rev) 8
#define ACPHY_FreqGain0_freqGainVal1_MASK(rev)  (0xff << ACPHY_FreqGain0_freqGainVal1_SHIFT(rev))

/* Register ACPHY_FreqGain1 */
#define ACPHY_FreqGain1(rev)                    0x281
#define ACPHY_FreqGain1_freqGainVal2_SHIFT(rev) 0
#define ACPHY_FreqGain1_freqGainVal2_MASK(rev)  (0xff << ACPHY_FreqGain1_freqGainVal2_SHIFT(rev))
#define ACPHY_FreqGain1_freqGainVal3_SHIFT(rev) 8
#define ACPHY_FreqGain1_freqGainVal3_MASK(rev)  (0xff << ACPHY_FreqGain1_freqGainVal3_SHIFT(rev))

/* Register ACPHY_FreqGain2 */
#define ACPHY_FreqGain2(rev)                    0x282
#define ACPHY_FreqGain2_freqGainVal4_SHIFT(rev) 0
#define ACPHY_FreqGain2_freqGainVal4_MASK(rev)  (0xff << ACPHY_FreqGain2_freqGainVal4_SHIFT(rev))
#define ACPHY_FreqGain2_freqGainVal5_SHIFT(rev) 8
#define ACPHY_FreqGain2_freqGainVal5_MASK(rev)  (0xff << ACPHY_FreqGain2_freqGainVal5_SHIFT(rev))

/* Register ACPHY_FreqGain3 */
#define ACPHY_FreqGain3(rev)                    0x283
#define ACPHY_FreqGain3_freqGainVal6_SHIFT(rev) 0
#define ACPHY_FreqGain3_freqGainVal6_MASK(rev)  (0xff << ACPHY_FreqGain3_freqGainVal6_SHIFT(rev))
#define ACPHY_FreqGain3_freqGainVal7_SHIFT(rev) 8
#define ACPHY_FreqGain3_freqGainVal7_MASK(rev)  (0xff << ACPHY_FreqGain3_freqGainVal7_SHIFT(rev))

/* Register ACPHY_FreqGain4 */
#define ACPHY_FreqGain4(rev)                    0x284
#define ACPHY_FreqGain4_freqGainVal8_SHIFT(rev) 0
#define ACPHY_FreqGain4_freqGainVal8_MASK(rev)  (0xff << ACPHY_FreqGain4_freqGainVal8_SHIFT(rev))
#define ACPHY_FreqGain4_freqGainVal9_SHIFT(rev) 8
#define ACPHY_FreqGain4_freqGainVal9_MASK(rev)  (0xff << ACPHY_FreqGain4_freqGainVal9_SHIFT(rev))

/* Register ACPHY_FreqGain5 */
#define ACPHY_FreqGain5(rev)                     0x285
#define ACPHY_FreqGain5_freqGainVal10_SHIFT(rev) 0
#define ACPHY_FreqGain5_freqGainVal10_MASK(rev)  (0xff << ACPHY_FreqGain5_freqGainVal10_SHIFT(rev))
#define ACPHY_FreqGain5_freqGainVal11_SHIFT(rev) 8
#define ACPHY_FreqGain5_freqGainVal11_MASK(rev)  (0xff << ACPHY_FreqGain5_freqGainVal11_SHIFT(rev))

/* Register ACPHY_FreqGain6 */
#define ACPHY_FreqGain6(rev)                     0x286
#define ACPHY_FreqGain6_freqGainVal12_SHIFT(rev) 0
#define ACPHY_FreqGain6_freqGainVal12_MASK(rev)  (0xff << ACPHY_FreqGain6_freqGainVal12_SHIFT(rev))
#define ACPHY_FreqGain6_freqGainVal13_SHIFT(rev) 8
#define ACPHY_FreqGain6_freqGainVal13_MASK(rev)  (0xff << ACPHY_FreqGain6_freqGainVal13_SHIFT(rev))

/* Register ACPHY_FreqGain7 */
#define ACPHY_FreqGain7(rev)                     0x287
#define ACPHY_FreqGain7_freqGainVal14_SHIFT(rev) 0
#define ACPHY_FreqGain7_freqGainVal14_MASK(rev)  (0xff << ACPHY_FreqGain7_freqGainVal14_SHIFT(rev))
#define ACPHY_FreqGain7_freqGainVal15_SHIFT(rev) 8
#define ACPHY_FreqGain7_freqGainVal15_MASK(rev)  (0xff << ACPHY_FreqGain7_freqGainVal15_SHIFT(rev))

/* Register ACPHY_FreqGainBypass */
#define ACPHY_FreqGainBypass(rev)                     0x288
#define ACPHY_FreqGainBypass_bypass_SHIFT(rev)        0
#define ACPHY_FreqGainBypass_bypass_MASK(rev)         (0x1 << ACPHY_FreqGainBypass_bypass_SHIFT(rev))
#define ACPHY_FreqGainBypass_bypassValue_SHIFT(rev)   8
#define ACPHY_FreqGainBypass_bypassValue_MASK(rev)    (0xff << ACPHY_FreqGainBypass_bypassValue_SHIFT(rev))
#define ACPHY_FreqGainBypass_antWeightsOvr_SHIFT(rev) 1
#define ACPHY_FreqGainBypass_antWeightsOvr_MASK(rev)  (0x1 << ACPHY_FreqGainBypass_antWeightsOvr_SHIFT(rev))

/* Register ACPHY_TRLossValue */
#define ACPHY_TRLossValue(rev)                      0x289
#define ACPHY_TRLossValue_freqGainRLoss_SHIFT(rev)  0
#define ACPHY_TRLossValue_freqGainRLoss_MASK(rev)   (0x7f << ACPHY_TRLossValue_freqGainRLoss_SHIFT(rev))
#define ACPHY_TRLossValue_freqGainTLoss_SHIFT(rev)  8
#define ACPHY_TRLossValue_freqGainTLoss_MASK(rev)   (0x7f << ACPHY_TRLossValue_freqGainTLoss_SHIFT(rev))
#define ACPHY_TRLossValue_ant_weight_mrc_SHIFT(rev) 15
#define ACPHY_TRLossValue_ant_weight_mrc_MASK(rev)  (0x1 << ACPHY_TRLossValue_ant_weight_mrc_SHIFT(rev))

/* Register ACPHY_CoreAdcclipI */
#define ACPHY_CoreAdcclipI(rev)                     0x28a
#define ACPHY_CoreAdcclipI_adc_clip_th_I_SHIFT(rev) 0
#define ACPHY_CoreAdcclipI_adc_clip_th_I_MASK(rev)  (0x1ff << ACPHY_CoreAdcclipI_adc_clip_th_I_SHIFT(rev))

/* Register ACPHY_CoreAdcclipQ */
#define ACPHY_CoreAdcclipQ(rev)                     0x28b
#define ACPHY_CoreAdcclipQ_adc_clip_th_Q_SHIFT(rev) 0
#define ACPHY_CoreAdcclipQ_adc_clip_th_Q_MASK(rev)  (0x1ff << ACPHY_CoreAdcclipQ_adc_clip_th_Q_SHIFT(rev))

/* Register ACPHY_LtrnOffsetGain */
#define ACPHY_LtrnOffsetGain(rev)                            0x28c
#define ACPHY_LtrnOffsetGain_ltrn_offset_gain_val_SHIFT(rev) 0
#define ACPHY_LtrnOffsetGain_ltrn_offset_gain_val_MASK(rev)  (0xff << ACPHY_LtrnOffsetGain_ltrn_offset_gain_val_SHIFT(rev))

/* Register ACPHY_LtrnOffset */
#define ACPHY_LtrnOffset(rev)                       0x28d
#define ACPHY_LtrnOffset_max_ltrn_offset_SHIFT(rev) 0
#define ACPHY_LtrnOffset_max_ltrn_offset_MASK(rev)  (0x3f << ACPHY_LtrnOffset_max_ltrn_offset_SHIFT(rev))
#define ACPHY_LtrnOffset_min_ltrn_offset_SHIFT(rev) 8
#define ACPHY_LtrnOffset_min_ltrn_offset_MASK(rev)  (0x3f << ACPHY_LtrnOffset_min_ltrn_offset_SHIFT(rev))

/* Register ACPHY_LtrnOffsetGain_20L */
#define ACPHY_LtrnOffsetGain_20L(rev)                                0x28e
#define ACPHY_LtrnOffsetGain_20L_ltrn_offset_gain_val_20L_SHIFT(rev) 0
#define ACPHY_LtrnOffsetGain_20L_ltrn_offset_gain_val_20L_MASK(rev)  (0xff << ACPHY_LtrnOffsetGain_20L_ltrn_offset_gain_val_20L_SHIFT(rev))

/* Register ACPHY_LtrnOffset_20L */
#define ACPHY_LtrnOffset_20L(rev)                           0x28f
#define ACPHY_LtrnOffset_20L_max_ltrn_offset_20L_SHIFT(rev) 0
#define ACPHY_LtrnOffset_20L_max_ltrn_offset_20L_MASK(rev)  (0x3f << ACPHY_LtrnOffset_20L_max_ltrn_offset_20L_SHIFT(rev))
#define ACPHY_LtrnOffset_20L_min_ltrn_offset_20L_SHIFT(rev) 8
#define ACPHY_LtrnOffset_20L_min_ltrn_offset_20L_MASK(rev)  (0x3f << ACPHY_LtrnOffset_20L_min_ltrn_offset_20L_SHIFT(rev))

/* Register ACPHY_LtrnOffsetGain_20U */
#define ACPHY_LtrnOffsetGain_20U(rev)                                0x290
#define ACPHY_LtrnOffsetGain_20U_ltrn_offset_gain_val_20U_SHIFT(rev) 0
#define ACPHY_LtrnOffsetGain_20U_ltrn_offset_gain_val_20U_MASK(rev)  (0xff << ACPHY_LtrnOffsetGain_20U_ltrn_offset_gain_val_20U_SHIFT(rev))

/* Register ACPHY_LtrnOffset_20U */
#define ACPHY_LtrnOffset_20U(rev)                           0x291
#define ACPHY_LtrnOffset_20U_max_ltrn_offset_20U_SHIFT(rev) 0
#define ACPHY_LtrnOffset_20U_max_ltrn_offset_20U_MASK(rev)  (0x3f << ACPHY_LtrnOffset_20U_max_ltrn_offset_20U_SHIFT(rev))
#define ACPHY_LtrnOffset_20U_min_ltrn_offset_20U_SHIFT(rev) 8
#define ACPHY_LtrnOffset_20U_min_ltrn_offset_20U_MASK(rev)  (0x3f << ACPHY_LtrnOffset_20U_min_ltrn_offset_20U_SHIFT(rev))

/* Register ACPHY_highpowAntswitchThresh */
#define ACPHY_highpowAntswitchThresh(rev)                               0x292
#define ACPHY_highpowAntswitchThresh_highpowAntSwitchThreshR_SHIFT(rev) 8
#define ACPHY_highpowAntswitchThresh_highpowAntSwitchThreshR_MASK(rev)  (0xff << ACPHY_highpowAntswitchThresh_highpowAntSwitchThreshR_SHIFT(rev))
#define ACPHY_highpowAntswitchThresh_highpowAntSwitchThresh_SHIFT(rev)  0
#define ACPHY_highpowAntswitchThresh_highpowAntSwitchThresh_MASK(rev)   (0xff << ACPHY_highpowAntswitchThresh_highpowAntSwitchThresh_SHIFT(rev))

/* Register ACPHY_bphycrsminpower0 */
#define ACPHY_bphycrsminpower0(rev)                        0x293
#define ACPHY_bphycrsminpower0_bphycrsminpower0_SHIFT(rev) 0
#define ACPHY_bphycrsminpower0_bphycrsminpower0_MASK(rev)  (0xff << ACPHY_bphycrsminpower0_bphycrsminpower0_SHIFT(rev))
#define ACPHY_bphycrsminpower0_bphycrsminpower1_SHIFT(rev) 8
#define ACPHY_bphycrsminpower0_bphycrsminpower1_MASK(rev)  (0xff << ACPHY_bphycrsminpower0_bphycrsminpower1_SHIFT(rev))

/* Register ACPHY_bphycrsminpower1 */
#define ACPHY_bphycrsminpower1(rev)                        0x294
#define ACPHY_bphycrsminpower1_bphycrsminpower2_SHIFT(rev) 0
#define ACPHY_bphycrsminpower1_bphycrsminpower2_MASK(rev)  (0xff << ACPHY_bphycrsminpower1_bphycrsminpower2_SHIFT(rev))
#define ACPHY_bphycrsminpower1_bphycrsminpower3_SHIFT(rev) 8
#define ACPHY_bphycrsminpower1_bphycrsminpower3_MASK(rev)  (0xff << ACPHY_bphycrsminpower1_bphycrsminpower3_SHIFT(rev))

/* Register ACPHY_bphycrsminpower2 */
#define ACPHY_bphycrsminpower2(rev)                        0x295
#define ACPHY_bphycrsminpower2_bphycrsminpower4_SHIFT(rev) 0
#define ACPHY_bphycrsminpower2_bphycrsminpower4_MASK(rev)  (0xff << ACPHY_bphycrsminpower2_bphycrsminpower4_SHIFT(rev))

/* Register ACPHY_cckshiftbitsRefVar */
#define ACPHY_cckshiftbitsRefVar(rev)                          0x296
#define ACPHY_cckshiftbitsRefVar_cckshiftbitsRefVar_SHIFT(rev) 0
#define ACPHY_cckshiftbitsRefVar_cckshiftbitsRefVar_MASK(rev)  (0xffff << ACPHY_cckshiftbitsRefVar_cckshiftbitsRefVar_SHIFT(rev))

/* Register ACPHY_overideDigiGain0 */
#define ACPHY_overideDigiGain0(rev)                                   0x297
#define ACPHY_overideDigiGain0_ovrdgain_in_career_search_SHIFT(rev)   15
#define ACPHY_overideDigiGain0_ovrdgain_in_career_search_MASK(rev)    (0x1 << ACPHY_overideDigiGain0_ovrdgain_in_career_search_SHIFT(rev))
#define ACPHY_overideDigiGain0_ovrdgainval_career_search_SHIFT(rev)   12
#define ACPHY_overideDigiGain0_ovrdgainval_career_search_MASK(rev)    (0x7 << ACPHY_overideDigiGain0_ovrdgainval_career_search_SHIFT(rev))
#define ACPHY_overideDigiGain0_ovrdgain_in_wait_for_nb_pwr_SHIFT(rev) 11
#define ACPHY_overideDigiGain0_ovrdgain_in_wait_for_nb_pwr_MASK(rev)  (0x1 << ACPHY_overideDigiGain0_ovrdgain_in_wait_for_nb_pwr_SHIFT(rev))
#define ACPHY_overideDigiGain0_ovrdgainval_wait_for_nb_pwr_SHIFT(rev) 8
#define ACPHY_overideDigiGain0_ovrdgainval_wait_for_nb_pwr_MASK(rev)  (0x7 << ACPHY_overideDigiGain0_ovrdgainval_wait_for_nb_pwr_SHIFT(rev))
#define ACPHY_overideDigiGain0_ovrdgain_in_wait_for_w1_pwr_SHIFT(rev) 7
#define ACPHY_overideDigiGain0_ovrdgain_in_wait_for_w1_pwr_MASK(rev)  (0x1 << ACPHY_overideDigiGain0_ovrdgain_in_wait_for_w1_pwr_SHIFT(rev))
#define ACPHY_overideDigiGain0_ovrdgainval_wait_for_w1_pwr_SHIFT(rev) 4
#define ACPHY_overideDigiGain0_ovrdgainval_wait_for_w1_pwr_MASK(rev)  (0x7 << ACPHY_overideDigiGain0_ovrdgainval_wait_for_w1_pwr_SHIFT(rev))
#define ACPHY_overideDigiGain0_ovrdgain_in_wait_for_w2_pwr_SHIFT(rev) 3
#define ACPHY_overideDigiGain0_ovrdgain_in_wait_for_w2_pwr_MASK(rev)  (0x1 << ACPHY_overideDigiGain0_ovrdgain_in_wait_for_w2_pwr_SHIFT(rev))
#define ACPHY_overideDigiGain0_ovrdgainval_wait_for_w2_pwr_SHIFT(rev) 0
#define ACPHY_overideDigiGain0_ovrdgainval_wait_for_w2_pwr_MASK(rev)  (0x7 << ACPHY_overideDigiGain0_ovrdgainval_wait_for_w2_pwr_SHIFT(rev))

/* Register ACPHY_overideDigiGain1 */
#define ACPHY_overideDigiGain1(rev)                                0x298
#define ACPHY_overideDigiGain1_cckdigigainEnCntValue_SHIFT(rev)    8
#define ACPHY_overideDigiGain1_cckdigigainEnCntValue_MASK(rev)     (0xff << ACPHY_overideDigiGain1_cckdigigainEnCntValue_SHIFT(rev))
#define ACPHY_overideDigiGain1_ovrdgain_in_dsss_cck_phy_SHIFT(rev) 7
#define ACPHY_overideDigiGain1_ovrdgain_in_dsss_cck_phy_MASK(rev)  (0x1 << ACPHY_overideDigiGain1_ovrdgain_in_dsss_cck_phy_SHIFT(rev))
#define ACPHY_overideDigiGain1_ovrdgainval_dsss_cck_phy_SHIFT(rev) 4
#define ACPHY_overideDigiGain1_ovrdgainval_dsss_cck_phy_MASK(rev)  (0x7 << ACPHY_overideDigiGain1_ovrdgainval_dsss_cck_phy_SHIFT(rev))
#define ACPHY_overideDigiGain1_forcedigigainEnable_SHIFT(rev)      3
#define ACPHY_overideDigiGain1_forcedigigainEnable_MASK(rev)       (0x1 << ACPHY_overideDigiGain1_forcedigigainEnable_SHIFT(rev))
#define ACPHY_overideDigiGain1_forcedigiGainValue_SHIFT(rev)       0
#define ACPHY_overideDigiGain1_forcedigiGainValue_MASK(rev)        (0x7 << ACPHY_overideDigiGain1_forcedigiGainValue_SHIFT(rev))

/* Register ACPHY_DigiGainLimit0 */
#define ACPHY_DigiGainLimit0(rev)                                      0x299
#define ACPHY_DigiGainLimit0_minDigiGainShift_SHIFT(rev)               0
#define ACPHY_DigiGainLimit0_minDigiGainShift_MASK(rev)                (0x7 << ACPHY_DigiGainLimit0_minDigiGainShift_SHIFT(rev))
#define ACPHY_DigiGainLimit0_minCckDigiGainShift_SHIFT(rev)            4
#define ACPHY_DigiGainLimit0_minCckDigiGainShift_MASK(rev)             (0x7 << ACPHY_DigiGainLimit0_minCckDigiGainShift_SHIFT(rev))
#define ACPHY_DigiGainLimit0_maxDigiGainShift_SHIFT(rev)               8
#define ACPHY_DigiGainLimit0_maxDigiGainShift_MASK(rev)                (0x7 << ACPHY_DigiGainLimit0_maxDigiGainShift_SHIFT(rev))
#define ACPHY_DigiGainLimit0_maxCckDigiGainShift_SHIFT(rev)            12
#define ACPHY_DigiGainLimit0_maxCckDigiGainShift_MASK(rev)             (0x7 << ACPHY_DigiGainLimit0_maxCckDigiGainShift_SHIFT(rev))
#define ACPHY_DigiGainLimit0_use_norm_var_for_bphy_digigain_SHIFT(rev) 15
#define ACPHY_DigiGainLimit0_use_norm_var_for_bphy_digigain_MASK(rev)  (0x1 << ACPHY_DigiGainLimit0_use_norm_var_for_bphy_digigain_SHIFT(rev))

/* Register ACPHY_NormVarHystTh */
#define ACPHY_NormVarHystTh(rev)                                 0x29a
#define ACPHY_NormVarHystTh_bphy_cd_highpowant_en_SHIFT(rev)     12
#define ACPHY_NormVarHystTh_bphy_cd_highpowant_en_MASK(rev)      (0x1 << ACPHY_NormVarHystTh_bphy_cd_highpowant_en_SHIFT(rev))
#define ACPHY_NormVarHystTh_ofdm_norm_var_hyst_th_SHIFT(rev)     6
#define ACPHY_NormVarHystTh_ofdm_norm_var_hyst_th_MASK(rev)      (0x3f << ACPHY_NormVarHystTh_ofdm_norm_var_hyst_th_SHIFT(rev))
#define ACPHY_NormVarHystTh_norm_var_hyst_th_SHIFT(rev)          0
#define ACPHY_NormVarHystTh_norm_var_hyst_th_MASK(rev)           (0x3f << ACPHY_NormVarHystTh_norm_var_hyst_th_SHIFT(rev))
#define ACPHY_NormVarHystTh_high_pow_ant_simple_80p80_SHIFT(rev) 13
#define ACPHY_NormVarHystTh_high_pow_ant_simple_80p80_MASK(rev)  (0x1 << ACPHY_NormVarHystTh_high_pow_ant_simple_80p80_SHIFT(rev))

/* Register ACPHY_BrdSel_NormVarHystTh */
#define ACPHY_BrdSel_NormVarHystTh(rev)                                    0x29b
#define ACPHY_BrdSel_NormVarHystTh_dsss_cck_brdsel_nvar_hyst_th_SHIFT(rev) 0
#define ACPHY_BrdSel_NormVarHystTh_dsss_cck_brdsel_nvar_hyst_th_MASK(rev)  (0x3f << ACPHY_BrdSel_NormVarHystTh_dsss_cck_brdsel_nvar_hyst_th_SHIFT(rev))
#define ACPHY_BrdSel_NormVarHystTh_ofdm_brdsel_nvar_hyst_th_SHIFT(rev)     8
#define ACPHY_BrdSel_NormVarHystTh_ofdm_brdsel_nvar_hyst_th_MASK(rev)      (0x3f << ACPHY_BrdSel_NormVarHystTh_ofdm_brdsel_nvar_hyst_th_SHIFT(rev))

/* Register ACPHY_singleShotAgcCtrl */
#define ACPHY_singleShotAgcCtrl(rev)                                       0x29c
#define ACPHY_singleShotAgcCtrl_disable_SingleShotAgcEn_finestr_SHIFT(rev) 15
#define ACPHY_singleShotAgcCtrl_disable_SingleShotAgcEn_finestr_MASK(rev)  (0x1 << ACPHY_singleShotAgcCtrl_disable_SingleShotAgcEn_finestr_SHIFT(rev))
#define ACPHY_singleShotAgcCtrl_singleShotPktGainMode_SHIFT(rev)           13
#define ACPHY_singleShotAgcCtrl_singleShotPktGainMode_MASK(rev)            (0x3 << ACPHY_singleShotAgcCtrl_singleShotPktGainMode_SHIFT(rev))
#define ACPHY_singleShotAgcCtrl_singleShotPktGainElement_SHIFT(rev)        5
#define ACPHY_singleShotAgcCtrl_singleShotPktGainElement_MASK(rev)         (0xff << ACPHY_singleShotAgcCtrl_singleShotPktGainElement_SHIFT(rev))
#define ACPHY_singleShotAgcCtrl_singleShotClipTblOffset_SHIFT(rev)         1
#define ACPHY_singleShotAgcCtrl_singleShotClipTblOffset_MASK(rev)          (0xf << ACPHY_singleShotAgcCtrl_singleShotClipTblOffset_SHIFT(rev))
#define ACPHY_singleShotAgcCtrl_singleShotAgcEn_SHIFT(rev)                 0
#define ACPHY_singleShotAgcCtrl_singleShotAgcEn_MASK(rev)                  (0x1 << ACPHY_singleShotAgcCtrl_singleShotAgcEn_SHIFT(rev))

/* Register ACPHY_norm_var_hyst_th_pt8us */
#define ACPHY_norm_var_hyst_th_pt8us(rev)                                      (ACREV_GE(rev,2) ? 0x29d : INVALID_ADDRESS)
#define ACPHY_norm_var_hyst_th_pt8us_cck_gain_pt8us_en_SHIFT(rev)              6
#define ACPHY_norm_var_hyst_th_pt8us_cck_gain_pt8us_en_MASK(rev)               (0x1 << ACPHY_norm_var_hyst_th_pt8us_cck_gain_pt8us_en_SHIFT(rev))
#define ACPHY_norm_var_hyst_th_pt8us_singleShotPktGainElement_htagc_SHIFT(rev) 7
#define ACPHY_norm_var_hyst_th_pt8us_singleShotPktGainElement_htagc_MASK(rev)  (0xff << ACPHY_norm_var_hyst_th_pt8us_singleShotPktGainElement_htagc_SHIFT(rev))
#define ACPHY_norm_var_hyst_th_pt8us_ssElementHtAgcEn_SHIFT(rev)               15
#define ACPHY_norm_var_hyst_th_pt8us_ssElementHtAgcEn_MASK(rev)                (0x1 << ACPHY_norm_var_hyst_th_pt8us_ssElementHtAgcEn_SHIFT(rev))
#define ACPHY_norm_var_hyst_th_pt8us_singleShotAgcClip2En_SHIFT(rev)           0
#define ACPHY_norm_var_hyst_th_pt8us_singleShotAgcClip2En_MASK(rev)            (0x1 << ACPHY_norm_var_hyst_th_pt8us_singleShotAgcClip2En_SHIFT(rev))
#define ACPHY_norm_var_hyst_th_pt8us_norm_var_hyst_th_pt8us_SHIFT(rev)         0
#define ACPHY_norm_var_hyst_th_pt8us_norm_var_hyst_th_pt8us_MASK(rev)          (0x3f << ACPHY_norm_var_hyst_th_pt8us_norm_var_hyst_th_pt8us_SHIFT(rev))
#define ACPHY_norm_var_hyst_th_pt8us_dont_use_clkdiv4en_for_gaindsmpen_SHIFT(rev) 7
#define ACPHY_norm_var_hyst_th_pt8us_dont_use_clkdiv4en_for_gaindsmpen_MASK(rev) (0x1 << ACPHY_norm_var_hyst_th_pt8us_dont_use_clkdiv4en_for_gaindsmpen_SHIFT(rev))

/* Register ACPHY_clip_detect_normpwr_var_mux */
#define ACPHY_clip_detect_normpwr_var_mux(rev)                                 (ACREV_GE(rev,2) ? 0x29e : INVALID_ADDRESS)
#define ACPHY_clip_detect_normpwr_var_mux_use_norm_var_for_clip_detect_SHIFT(rev) 0
#define ACPHY_clip_detect_normpwr_var_mux_use_norm_var_for_clip_detect_MASK(rev) (0x1 << ACPHY_clip_detect_normpwr_var_mux_use_norm_var_for_clip_detect_SHIFT(rev))
#define ACPHY_clip_detect_normpwr_var_mux_en_clip_detect_adc_SHIFT(rev)        1
#define ACPHY_clip_detect_normpwr_var_mux_en_clip_detect_adc_MASK(rev)         (0x1 << ACPHY_clip_detect_normpwr_var_mux_en_clip_detect_adc_SHIFT(rev))
#define ACPHY_clip_detect_normpwr_var_mux_mClpAgcEn_SHIFT(rev)                 (ACREV_GE(rev,40) ? 3 : (ACREV_GE(rev,32) ? 3 : 2))
#define ACPHY_clip_detect_normpwr_var_mux_mClpAgcEn_MASK(rev)                  (0x1 << ACPHY_clip_detect_normpwr_var_mux_mClpAgcEn_SHIFT(rev))
#define ACPHY_clip_detect_normpwr_var_mux_mClpAgcSdwTblEn_SHIFT(rev)           (ACREV_GE(rev,40) ? 4 : (ACREV_GE(rev,32) ? 4 : 3))
#define ACPHY_clip_detect_normpwr_var_mux_mClpAgcSdwTblEn_MASK(rev)            (0x1 << ACPHY_clip_detect_normpwr_var_mux_mClpAgcSdwTblEn_SHIFT(rev))
#define ACPHY_clip_detect_normpwr_var_mux_mClpAgcSdwTblSel_SHIFT(rev)          (ACREV_GE(rev,40) ? 5 : (ACREV_GE(rev,32) ? 5 : 4))
#define ACPHY_clip_detect_normpwr_var_mux_mClpAgcSdwTblSel_MASK(rev)           (0x1 << ACPHY_clip_detect_normpwr_var_mux_mClpAgcSdwTblSel_SHIFT(rev))
#define ACPHY_clip_detect_normpwr_var_mux_dont_use_clkdiv4en_for_gaindsmpen_SHIFT(rev) 2
#define ACPHY_clip_detect_normpwr_var_mux_dont_use_clkdiv4en_for_gaindsmpen_MASK(rev) (0x1 << ACPHY_clip_detect_normpwr_var_mux_dont_use_clkdiv4en_for_gaindsmpen_SHIFT(rev))
#define ACPHY_clip_detect_normpwr_var_mux_ovrMClpGainIdx_SHIFT(rev)            6
#define ACPHY_clip_detect_normpwr_var_mux_ovrMClpGainIdx_MASK(rev)             (0x1 << ACPHY_clip_detect_normpwr_var_mux_ovrMClpGainIdx_SHIFT(rev))

/* Register ACPHY_freq_est_samps_accum_len */
#define ACPHY_freq_est_samps_accum_len(rev)                                (ACREV_GE(rev,2) ? 0x29f : INVALID_ADDRESS)
#define ACPHY_freq_est_samps_accum_len_freq_est_samps_accum_len_SHIFT(rev) 0
#define ACPHY_freq_est_samps_accum_len_freq_est_samps_accum_len_MASK(rev)  (0xffff << ACPHY_freq_est_samps_accum_len_freq_est_samps_accum_len_SHIFT(rev))

/* Register ACPHY_LDPCIMItargetLow */
#define ACPHY_LDPCIMItargetLow(rev)                      0x2b0
#define ACPHY_LDPCIMItargetLow_IMItargetrate1_SHIFT(rev) 8
#define ACPHY_LDPCIMItargetLow_IMItargetrate1_MASK(rev)  (0x7f << ACPHY_LDPCIMItargetLow_IMItargetrate1_SHIFT(rev))
#define ACPHY_LDPCIMItargetLow_IMItargetrate0_SHIFT(rev) 0
#define ACPHY_LDPCIMItargetLow_IMItargetrate0_MASK(rev)  (0x7f << ACPHY_LDPCIMItargetLow_IMItargetrate0_SHIFT(rev))

/* Register ACPHY_LDPCIMItargetHigh */
#define ACPHY_LDPCIMItargetHigh(rev)                      0x2b1
#define ACPHY_LDPCIMItargetHigh_IMItargetrate3_SHIFT(rev) 8
#define ACPHY_LDPCIMItargetHigh_IMItargetrate3_MASK(rev)  (0x7f << ACPHY_LDPCIMItargetHigh_IMItargetrate3_SHIFT(rev))
#define ACPHY_LDPCIMItargetHigh_IMItargetrate2_SHIFT(rev) 0
#define ACPHY_LDPCIMItargetHigh_IMItargetrate2_MASK(rev)  (0x7f << ACPHY_LDPCIMItargetHigh_IMItargetrate2_SHIFT(rev))

/* Register ACPHY_LDPCtermControl */
#define ACPHY_LDPCtermControl(rev)                                    0x2b2
#define ACPHY_LDPCtermControl_ldpc_ppdu_gclk_en1_SHIFT(rev)           10
#define ACPHY_LDPCtermControl_ldpc_ppdu_gclk_en1_MASK(rev)            (0x1 << ACPHY_LDPCtermControl_ldpc_ppdu_gclk_en1_SHIFT(rev))
#define ACPHY_LDPCtermControl_ldpc_ppdu_gclk_en0_SHIFT(rev)           9
#define ACPHY_LDPCtermControl_ldpc_ppdu_gclk_en0_MASK(rev)            (0x1 << ACPHY_LDPCtermControl_ldpc_ppdu_gclk_en0_SHIFT(rev))
#define ACPHY_LDPCtermControl_ldpc_decoder_gclk_en_SHIFT(rev)         8
#define ACPHY_LDPCtermControl_ldpc_decoder_gclk_en_MASK(rev)          (0x1 << ACPHY_LDPCtermControl_ldpc_decoder_gclk_en_SHIFT(rev))
#define ACPHY_LDPCtermControl_early_termination_en_SHIFT(rev)         7
#define ACPHY_LDPCtermControl_early_termination_en_MASK(rev)          (0x1 << ACPHY_LDPCtermControl_early_termination_en_SHIFT(rev))
#define ACPHY_LDPCtermControl_low_snr_early_termination_en_SHIFT(rev) 6
#define ACPHY_LDPCtermControl_low_snr_early_termination_en_MASK(rev)  (0x1 << ACPHY_LDPCtermControl_low_snr_early_termination_en_SHIFT(rev))
#define ACPHY_LDPCtermControl_max_iteration_SHIFT(rev)                0
#define ACPHY_LDPCtermControl_max_iteration_MASK(rev)                 (0x3f << ACPHY_LDPCtermControl_max_iteration_SHIFT(rev))
#define ACPHY_LDPCtermControl_preemption_en_SHIFT(rev)                11
#define ACPHY_LDPCtermControl_preemption_en_MASK(rev)                 (0x1 << ACPHY_LDPCtermControl_preemption_en_SHIFT(rev))
#define ACPHY_LDPCtermControl_ldpc_async_clk_req_force_SHIFT(rev)     11
#define ACPHY_LDPCtermControl_ldpc_async_clk_req_force_MASK(rev)      (0x1 << ACPHY_LDPCtermControl_ldpc_async_clk_req_force_SHIFT(rev))

/* Register ACPHY_LDPCControl */
#define ACPHY_LDPCControl(rev)                  0x2b3
#define ACPHY_LDPCControl_StatsReset_SHIFT(rev) 0
#define ACPHY_LDPCControl_StatsReset_MASK(rev)  (0x1 << ACPHY_LDPCControl_StatsReset_SHIFT(rev))
#define ACPHY_LDPCControl_forceClkon_SHIFT(rev) 1
#define ACPHY_LDPCControl_forceClkon_MASK(rev)  (0x1 << ACPHY_LDPCControl_forceClkon_SHIFT(rev))

/* Register ACPHY_LDPCNumCodewordsLow */
#define ACPHY_LDPCNumCodewordsLow(rev)                       0x2b4
#define ACPHY_LDPCNumCodewordsLow_LDPCDecodeStats_SHIFT(rev) 0
#define ACPHY_LDPCNumCodewordsLow_LDPCDecodeStats_MASK(rev)  (0xffff << ACPHY_LDPCNumCodewordsLow_LDPCDecodeStats_SHIFT(rev))

/* Register ACPHY_LDPCNumCodewordsHigh */
#define ACPHY_LDPCNumCodewordsHigh(rev)                       0x2b5
#define ACPHY_LDPCNumCodewordsHigh_LDPCDecodeStats_SHIFT(rev) 0
#define ACPHY_LDPCNumCodewordsHigh_LDPCDecodeStats_MASK(rev)  (0xffff << ACPHY_LDPCNumCodewordsHigh_LDPCDecodeStats_SHIFT(rev))

/* Register ACPHY_LDPCNumIterationsLow */
#define ACPHY_LDPCNumIterationsLow(rev)                       0x2b6
#define ACPHY_LDPCNumIterationsLow_LDPCDecodeStats_SHIFT(rev) 0
#define ACPHY_LDPCNumIterationsLow_LDPCDecodeStats_MASK(rev)  (0xffff << ACPHY_LDPCNumIterationsLow_LDPCDecodeStats_SHIFT(rev))

/* Register ACPHY_LDPCNumIterationsHigh */
#define ACPHY_LDPCNumIterationsHigh(rev)                       0x2b7
#define ACPHY_LDPCNumIterationsHigh_LDPCDecodeStats_SHIFT(rev) 0
#define ACPHY_LDPCNumIterationsHigh_LDPCDecodeStats_MASK(rev)  (0xffff << ACPHY_LDPCNumIterationsHigh_LDPCDecodeStats_SHIFT(rev))

/* Register ACPHY_LDPCNumBlockErrorsLow */
#define ACPHY_LDPCNumBlockErrorsLow(rev)                       0x2b8
#define ACPHY_LDPCNumBlockErrorsLow_LDPCDecodeStats_SHIFT(rev) 0
#define ACPHY_LDPCNumBlockErrorsLow_LDPCDecodeStats_MASK(rev)  (0xffff << ACPHY_LDPCNumBlockErrorsLow_LDPCDecodeStats_SHIFT(rev))

/* Register ACPHY_LDPCNumBlockErrorsHigh */
#define ACPHY_LDPCNumBlockErrorsHigh(rev)                       0x2b9
#define ACPHY_LDPCNumBlockErrorsHigh_LDPCDecodeStats_SHIFT(rev) 0
#define ACPHY_LDPCNumBlockErrorsHigh_LDPCDecodeStats_MASK(rev)  (0xffff << ACPHY_LDPCNumBlockErrorsHigh_LDPCDecodeStats_SHIFT(rev))

/* Register ACPHY_LDPCMaxLatency */
#define ACPHY_LDPCMaxLatency(rev)                   0x2ba
#define ACPHY_LDPCMaxLatency_max_latency_SHIFT(rev) 0
#define ACPHY_LDPCMaxLatency_max_latency_MASK(rev)  (0xfff << ACPHY_LDPCMaxLatency_max_latency_SHIFT(rev))

/* Register ACPHY_SigFieldCapEn */
#define ACPHY_SigFieldCapEn(rev)                   (ACREV_GE(rev,5) ? 0x2c0 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x2c0 : INVALID_ADDRESS)))
#define ACPHY_SigFieldCapEn_DebugModeEn_SHIFT(rev) 0
#define ACPHY_SigFieldCapEn_DebugModeEn_MASK(rev)  (0x1 << ACPHY_SigFieldCapEn_DebugModeEn_SHIFT(rev))

/* Register ACPHY_CurrentLgSigField_0 */
#define ACPHY_CurrentLgSigField_0(rev)                      (ACREV_GE(rev,5) ? 0x2c1 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x2c1 : INVALID_ADDRESS)))
#define ACPHY_CurrentLgSigField_0_rxLgSigField_0_SHIFT(rev) 0
#define ACPHY_CurrentLgSigField_0_rxLgSigField_0_MASK(rev)  (0xffff << ACPHY_CurrentLgSigField_0_rxLgSigField_0_SHIFT(rev))

/* Register ACPHY_CurrentLgSigField_1 */
#define ACPHY_CurrentLgSigField_1(rev)                      (ACREV_GE(rev,5) ? 0x2c2 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x2c2 : INVALID_ADDRESS)))
#define ACPHY_CurrentLgSigField_1_rxLgSigField_1_SHIFT(rev) 0
#define ACPHY_CurrentLgSigField_1_rxLgSigField_1_MASK(rev)  (0xff << ACPHY_CurrentLgSigField_1_rxLgSigField_1_SHIFT(rev))
#define ACPHY_CurrentLgSigField_1_rxPktType_SHIFT(rev)      8
#define ACPHY_CurrentLgSigField_1_rxPktType_MASK(rev)       (0x3 << ACPHY_CurrentLgSigField_1_rxPktType_SHIFT(rev))

/* Register ACPHY_CurrentHtVhtSigField_0 */
#define ACPHY_CurrentHtVhtSigField_0(rev)                    (ACREV_GE(rev,5) ? 0x2c3 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x2c3 : INVALID_ADDRESS)))
#define ACPHY_CurrentHtVhtSigField_0_rxSigField_0_SHIFT(rev) 0
#define ACPHY_CurrentHtVhtSigField_0_rxSigField_0_MASK(rev)  (0xffff << ACPHY_CurrentHtVhtSigField_0_rxSigField_0_SHIFT(rev))

/* Register ACPHY_CurrentHtVhtSigField_1 */
#define ACPHY_CurrentHtVhtSigField_1(rev)                    (ACREV_GE(rev,5) ? 0x2c4 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x2c4 : INVALID_ADDRESS)))
#define ACPHY_CurrentHtVhtSigField_1_rxSigField_1_SHIFT(rev) 0
#define ACPHY_CurrentHtVhtSigField_1_rxSigField_1_MASK(rev)  (0xffff << ACPHY_CurrentHtVhtSigField_1_rxSigField_1_SHIFT(rev))

/* Register ACPHY_CurrentHtVhtSigField_2 */
#define ACPHY_CurrentHtVhtSigField_2(rev)                    (ACREV_GE(rev,5) ? 0x2c5 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x2c5 : INVALID_ADDRESS)))
#define ACPHY_CurrentHtVhtSigField_2_rxSigField_2_SHIFT(rev) 0
#define ACPHY_CurrentHtVhtSigField_2_rxSigField_2_MASK(rev)  (0xffff << ACPHY_CurrentHtVhtSigField_2_rxSigField_2_SHIFT(rev))

/* Register ACPHY_PreviousLgSigField_0 */
#define ACPHY_PreviousLgSigField_0(rev)                      (ACREV_GE(rev,5) ? 0x2c6 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x2c6 : INVALID_ADDRESS)))
#define ACPHY_PreviousLgSigField_0_rxLgSigField_0_SHIFT(rev) 0
#define ACPHY_PreviousLgSigField_0_rxLgSigField_0_MASK(rev)  (0xffff << ACPHY_PreviousLgSigField_0_rxLgSigField_0_SHIFT(rev))

/* Register ACPHY_PreviousLgSigField_1 */
#define ACPHY_PreviousLgSigField_1(rev)                      (ACREV_GE(rev,5) ? 0x2c7 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x2c7 : INVALID_ADDRESS)))
#define ACPHY_PreviousLgSigField_1_rxLgSigField_1_SHIFT(rev) 0
#define ACPHY_PreviousLgSigField_1_rxLgSigField_1_MASK(rev)  (0xff << ACPHY_PreviousLgSigField_1_rxLgSigField_1_SHIFT(rev))
#define ACPHY_PreviousLgSigField_1_rxPktType_SHIFT(rev)      8
#define ACPHY_PreviousLgSigField_1_rxPktType_MASK(rev)       (0x3 << ACPHY_PreviousLgSigField_1_rxPktType_SHIFT(rev))

/* Register ACPHY_PreviousHtVhtSigField_0 */
#define ACPHY_PreviousHtVhtSigField_0(rev)                    (ACREV_GE(rev,5) ? 0x2c8 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x2c8 : INVALID_ADDRESS)))
#define ACPHY_PreviousHtVhtSigField_0_rxSigField_0_SHIFT(rev) 0
#define ACPHY_PreviousHtVhtSigField_0_rxSigField_0_MASK(rev)  (0xffff << ACPHY_PreviousHtVhtSigField_0_rxSigField_0_SHIFT(rev))

/* Register ACPHY_PreviousHtVhtSigField_1 */
#define ACPHY_PreviousHtVhtSigField_1(rev)                    (ACREV_GE(rev,5) ? 0x2c9 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x2c9 : INVALID_ADDRESS)))
#define ACPHY_PreviousHtVhtSigField_1_rxSigField_1_SHIFT(rev) 0
#define ACPHY_PreviousHtVhtSigField_1_rxSigField_1_MASK(rev)  (0xffff << ACPHY_PreviousHtVhtSigField_1_rxSigField_1_SHIFT(rev))

/* Register ACPHY_PreviousHtVhtSigField_2 */
#define ACPHY_PreviousHtVhtSigField_2(rev)                    (ACREV_GE(rev,5) ? 0x2ca : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x2ca : INVALID_ADDRESS)))
#define ACPHY_PreviousHtVhtSigField_2_rxSigField_2_SHIFT(rev) 0
#define ACPHY_PreviousHtVhtSigField_2_rxSigField_2_MASK(rev)  (0xffff << ACPHY_PreviousHtVhtSigField_2_rxSigField_2_SHIFT(rev))

/* Register ACPHY_ChanestCDDshift */
#define ACPHY_ChanestCDDshift(rev)                                   0x2d0
#define ACPHY_ChanestCDDshift_disableFdCorChnl_SHIFT(rev)            8
#define ACPHY_ChanestCDDshift_disableFdCorChnl_MASK(rev)             (0x1 << ACPHY_ChanestCDDshift_disableFdCorChnl_SHIFT(rev))
#define ACPHY_ChanestCDDshift_mu_a_2x2_remap_SHIFT(rev)              9
#define ACPHY_ChanestCDDshift_mu_a_2x2_remap_MASK(rev)               (0x1 << ACPHY_ChanestCDDshift_mu_a_2x2_remap_SHIFT(rev))
#define ACPHY_ChanestCDDshift_dmd_chupd_use_mod_depend_mu_SHIFT(rev) 10
#define ACPHY_ChanestCDDshift_dmd_chupd_use_mod_depend_mu_MASK(rev)  (0x1 << ACPHY_ChanestCDDshift_dmd_chupd_use_mod_depend_mu_SHIFT(rev))
#define ACPHY_ChanestCDDshift_dmd_chupd_use_hrc_update_SHIFT(rev)    11
#define ACPHY_ChanestCDDshift_dmd_chupd_use_hrc_update_MASK(rev)     (0x1 << ACPHY_ChanestCDDshift_dmd_chupd_use_hrc_update_SHIFT(rev))
#define ACPHY_ChanestCDDshift_hi_res_lms_chanupd_mu_shift_SHIFT(rev) 12
#define ACPHY_ChanestCDDshift_hi_res_lms_chanupd_mu_shift_MASK(rev)  (0x7 << ACPHY_ChanestCDDshift_hi_res_lms_chanupd_mu_shift_SHIFT(rev))
#define ACPHY_ChanestCDDshift_chanUpdate_enableChLimit_SHIFT(rev)    15
#define ACPHY_ChanestCDDshift_chanUpdate_enableChLimit_MASK(rev)     (0x1 << ACPHY_ChanestCDDshift_chanUpdate_enableChLimit_SHIFT(rev))
#define ACPHY_ChanestCDDshift_dmd_sigb_mcs_depen_chanup_SHIFT(rev)   7
#define ACPHY_ChanestCDDshift_dmd_sigb_mcs_depen_chanup_MASK(rev)    (0x1 << ACPHY_ChanestCDDshift_dmd_sigb_mcs_depen_chanup_SHIFT(rev))

/* Register ACPHY_mluA */
#define ACPHY_mluA(rev)             (ACREV_GE(rev,32) ? 0x2d1 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x2d1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : 0x2d1))))
#define ACPHY_mluA_mluA0_SHIFT(rev) 0
#define ACPHY_mluA_mluA0_MASK(rev)  (0xf << ACPHY_mluA_mluA0_SHIFT(rev))
#define ACPHY_mluA_mluA1_SHIFT(rev) 4
#define ACPHY_mluA_mluA1_MASK(rev)  (0xf << ACPHY_mluA_mluA1_SHIFT(rev))
#define ACPHY_mluA_mluA2_SHIFT(rev) 8
#define ACPHY_mluA_mluA2_MASK(rev)  (0xf << ACPHY_mluA_mluA2_SHIFT(rev))
#define ACPHY_mluA_mluA3_SHIFT(rev) 12
#define ACPHY_mluA_mluA3_MASK(rev)  (0xf << ACPHY_mluA_mluA3_SHIFT(rev))

/* Register ACPHY_zfuA */
#define ACPHY_zfuA(rev)             (ACREV_GE(rev,32) ? 0x2d2 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x2d2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : 0x2d2))))
#define ACPHY_zfuA_zfuA0_SHIFT(rev) 0
#define ACPHY_zfuA_zfuA0_MASK(rev)  (0xf << ACPHY_zfuA_zfuA0_SHIFT(rev))
#define ACPHY_zfuA_zfuA1_SHIFT(rev) 4
#define ACPHY_zfuA_zfuA1_MASK(rev)  (0xf << ACPHY_zfuA_zfuA1_SHIFT(rev))
#define ACPHY_zfuA_zfuA2_SHIFT(rev) 8
#define ACPHY_zfuA_zfuA2_MASK(rev)  (0xf << ACPHY_zfuA_zfuA2_SHIFT(rev))
#define ACPHY_zfuA_zfuA3_SHIFT(rev) 12
#define ACPHY_zfuA_zfuA3_MASK(rev)  (0xf << ACPHY_zfuA_zfuA3_SHIFT(rev))

/* Register ACPHY_chanupsym01 */
#define ACPHY_chanupsym01(rev)                      0x2d3
#define ACPHY_chanupsym01_chanupdatesym0_SHIFT(rev) 0
#define ACPHY_chanupsym01_chanupdatesym0_MASK(rev)  (0xff << ACPHY_chanupsym01_chanupdatesym0_SHIFT(rev))
#define ACPHY_chanupsym01_chanupdatesym1_SHIFT(rev) 8
#define ACPHY_chanupsym01_chanupdatesym1_MASK(rev)  (0xff << ACPHY_chanupsym01_chanupdatesym1_SHIFT(rev))

/* Register ACPHY_chanupsym2 */
#define ACPHY_chanupsym2(rev)                      0x2d4
#define ACPHY_chanupsym2_chanupdatesym2_SHIFT(rev) 0
#define ACPHY_chanupsym2_chanupdatesym2_MASK(rev)  (0xffff << ACPHY_chanupsym2_chanupdatesym2_SHIFT(rev))

/* Register ACPHY_zfuA_1x1 */
#define ACPHY_zfuA_1x1(rev)                 (ACREV_GE(rev,2) ? 0x2d5 : INVALID_ADDRESS)
#define ACPHY_zfuA_1x1_zfuA0_1x1_SHIFT(rev) 0
#define ACPHY_zfuA_1x1_zfuA0_1x1_MASK(rev)  (0xf << ACPHY_zfuA_1x1_zfuA0_1x1_SHIFT(rev))
#define ACPHY_zfuA_1x1_zfuA1_1x1_SHIFT(rev) 4
#define ACPHY_zfuA_1x1_zfuA1_1x1_MASK(rev)  (0xf << ACPHY_zfuA_1x1_zfuA1_1x1_SHIFT(rev))
#define ACPHY_zfuA_1x1_zfuA2_1x1_SHIFT(rev) 8
#define ACPHY_zfuA_1x1_zfuA2_1x1_MASK(rev)  (0xf << ACPHY_zfuA_1x1_zfuA2_1x1_SHIFT(rev))
#define ACPHY_zfuA_1x1_zfuA3_1x1_SHIFT(rev) 12
#define ACPHY_zfuA_1x1_zfuA3_1x1_MASK(rev)  (0xf << ACPHY_zfuA_1x1_zfuA3_1x1_SHIFT(rev))

/* Register ACPHY_musigb0 */
#define ACPHY_musigb0(rev)                   (ACREV_GE(rev,2) ? 0x2d6 : INVALID_ADDRESS)
#define ACPHY_musigb0_mu_sigbmcs0_SHIFT(rev) 0
#define ACPHY_musigb0_mu_sigbmcs0_MASK(rev)  (0xf << ACPHY_musigb0_mu_sigbmcs0_SHIFT(rev))
#define ACPHY_musigb0_mu_sigbmcs1_SHIFT(rev) 4
#define ACPHY_musigb0_mu_sigbmcs1_MASK(rev)  (0xf << ACPHY_musigb0_mu_sigbmcs1_SHIFT(rev))
#define ACPHY_musigb0_mu_sigbmcs2_SHIFT(rev) 8
#define ACPHY_musigb0_mu_sigbmcs2_MASK(rev)  (0xf << ACPHY_musigb0_mu_sigbmcs2_SHIFT(rev))
#define ACPHY_musigb0_mu_sigbmcs3_SHIFT(rev) 12
#define ACPHY_musigb0_mu_sigbmcs3_MASK(rev)  (0xf << ACPHY_musigb0_mu_sigbmcs3_SHIFT(rev))

/* Register ACPHY_musigb1 */
#define ACPHY_musigb1(rev)                   (ACREV_GE(rev,2) ? 0x2d7 : INVALID_ADDRESS)
#define ACPHY_musigb1_mu_sigbmcs4_SHIFT(rev) 0
#define ACPHY_musigb1_mu_sigbmcs4_MASK(rev)  (0xf << ACPHY_musigb1_mu_sigbmcs4_SHIFT(rev))
#define ACPHY_musigb1_mu_sigbmcs5_SHIFT(rev) 4
#define ACPHY_musigb1_mu_sigbmcs5_MASK(rev)  (0xf << ACPHY_musigb1_mu_sigbmcs5_SHIFT(rev))
#define ACPHY_musigb1_mu_sigbmcs6_SHIFT(rev) 8
#define ACPHY_musigb1_mu_sigbmcs6_MASK(rev)  (0xf << ACPHY_musigb1_mu_sigbmcs6_SHIFT(rev))
#define ACPHY_musigb1_mu_sigbmcs7_SHIFT(rev) 12
#define ACPHY_musigb1_mu_sigbmcs7_MASK(rev)  (0xf << ACPHY_musigb1_mu_sigbmcs7_SHIFT(rev))

/* Register ACPHY_musigb2 */
#define ACPHY_musigb2(rev)                   (ACREV_GE(rev,2) ? 0x2d8 : INVALID_ADDRESS)
#define ACPHY_musigb2_mu_sigbmcs8_SHIFT(rev) 0
#define ACPHY_musigb2_mu_sigbmcs8_MASK(rev)  (0xf << ACPHY_musigb2_mu_sigbmcs8_SHIFT(rev))
#define ACPHY_musigb2_mu_sigbmcs9_SHIFT(rev) 4
#define ACPHY_musigb2_mu_sigbmcs9_MASK(rev)  (0xf << ACPHY_musigb2_mu_sigbmcs9_SHIFT(rev))
#define ACPHY_musigb2_mupilot_SHIFT(rev)     8
#define ACPHY_musigb2_mupilot_MASK(rev)      (0xf << ACPHY_musigb2_mupilot_SHIFT(rev))

/* Register ACPHY_musigb0_stbc */
#define ACPHY_musigb0_stbc(rev)                        (ACREV_GE(rev,18) ? 0x2d9 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x2d9 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x2d9 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x2d9 : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x2d9 : INVALID_ADDRESS)))))))))
#define ACPHY_musigb0_stbc_mu_sigbmcs0_stbc_SHIFT(rev) 0
#define ACPHY_musigb0_stbc_mu_sigbmcs0_stbc_MASK(rev)  (0xf << ACPHY_musigb0_stbc_mu_sigbmcs0_stbc_SHIFT(rev))
#define ACPHY_musigb0_stbc_mu_sigbmcs1_stbc_SHIFT(rev) 4
#define ACPHY_musigb0_stbc_mu_sigbmcs1_stbc_MASK(rev)  (0xf << ACPHY_musigb0_stbc_mu_sigbmcs1_stbc_SHIFT(rev))
#define ACPHY_musigb0_stbc_mu_sigbmcs2_stbc_SHIFT(rev) 8
#define ACPHY_musigb0_stbc_mu_sigbmcs2_stbc_MASK(rev)  (0xf << ACPHY_musigb0_stbc_mu_sigbmcs2_stbc_SHIFT(rev))
#define ACPHY_musigb0_stbc_mu_sigbmcs3_stbc_SHIFT(rev) 12
#define ACPHY_musigb0_stbc_mu_sigbmcs3_stbc_MASK(rev)  (0xf << ACPHY_musigb0_stbc_mu_sigbmcs3_stbc_SHIFT(rev))

/* Register ACPHY_musigb1_stbc */
#define ACPHY_musigb1_stbc(rev)                        (ACREV_GE(rev,18) ? 0x2da : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x2da : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x2da : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x2da : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x2da : INVALID_ADDRESS)))))))))
#define ACPHY_musigb1_stbc_mu_sigbmcs4_stbc_SHIFT(rev) 0
#define ACPHY_musigb1_stbc_mu_sigbmcs4_stbc_MASK(rev)  (0xf << ACPHY_musigb1_stbc_mu_sigbmcs4_stbc_SHIFT(rev))
#define ACPHY_musigb1_stbc_mu_sigbmcs5_stbc_SHIFT(rev) 4
#define ACPHY_musigb1_stbc_mu_sigbmcs5_stbc_MASK(rev)  (0xf << ACPHY_musigb1_stbc_mu_sigbmcs5_stbc_SHIFT(rev))
#define ACPHY_musigb1_stbc_mu_sigbmcs6_stbc_SHIFT(rev) 8
#define ACPHY_musigb1_stbc_mu_sigbmcs6_stbc_MASK(rev)  (0xf << ACPHY_musigb1_stbc_mu_sigbmcs6_stbc_SHIFT(rev))
#define ACPHY_musigb1_stbc_mu_sigbmcs7_stbc_SHIFT(rev) 12
#define ACPHY_musigb1_stbc_mu_sigbmcs7_stbc_MASK(rev)  (0xf << ACPHY_musigb1_stbc_mu_sigbmcs7_stbc_SHIFT(rev))

/* Register ACPHY_musigb2_stbc */
#define ACPHY_musigb2_stbc(rev)                        (ACREV_GE(rev,18) ? 0x2db : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x2db : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x2db : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x2db : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x2db : INVALID_ADDRESS)))))))))
#define ACPHY_musigb2_stbc_mu_sigbmcs8_stbc_SHIFT(rev) 0
#define ACPHY_musigb2_stbc_mu_sigbmcs8_stbc_MASK(rev)  (0xf << ACPHY_musigb2_stbc_mu_sigbmcs8_stbc_SHIFT(rev))
#define ACPHY_musigb2_stbc_mu_sigbmcs9_stbc_SHIFT(rev) 4
#define ACPHY_musigb2_stbc_mu_sigbmcs9_stbc_MASK(rev)  (0xf << ACPHY_musigb2_stbc_mu_sigbmcs9_stbc_SHIFT(rev))

/* Register ACPHY_FSTRCtrl */
#define ACPHY_FSTRCtrl(rev)                                 0x2e0
#define ACPHY_FSTRCtrl_use_sgi_adjust_tbl_SHIFT(rev)        13
#define ACPHY_FSTRCtrl_use_sgi_adjust_tbl_MASK(rev)         (0x1 << ACPHY_FSTRCtrl_use_sgi_adjust_tbl_SHIFT(rev))
#define ACPHY_FSTRCtrl_sgi_ltrn_offs_extr_adj_en_SHIFT(rev) 11
#define ACPHY_FSTRCtrl_sgi_ltrn_offs_extr_adj_en_MASK(rev)  (0x3 << ACPHY_FSTRCtrl_sgi_ltrn_offs_extr_adj_en_SHIFT(rev))
#define ACPHY_FSTRCtrl_sgiLtrnAdjMax_SHIFT(rev)             8
#define ACPHY_FSTRCtrl_sgiLtrnAdjMax_MASK(rev)              (0x7 << ACPHY_FSTRCtrl_sgiLtrnAdjMax_SHIFT(rev))
#define ACPHY_FSTRCtrl_fineStrSgiVldCntVal_SHIFT(rev)       4
#define ACPHY_FSTRCtrl_fineStrSgiVldCntVal_MASK(rev)        (0xf << ACPHY_FSTRCtrl_fineStrSgiVldCntVal_SHIFT(rev))
#define ACPHY_FSTRCtrl_fineStrVldCntVal_SHIFT(rev)          0
#define ACPHY_FSTRCtrl_fineStrVldCntVal_MASK(rev)           (0xf << ACPHY_FSTRCtrl_fineStrVldCntVal_SHIFT(rev))

/* Register ACPHY_FSTRWinLen */
#define ACPHY_FSTRWinLen(rev)                        0x2e1
#define ACPHY_FSTRWinLen_fineStrSgiWinLen_SHIFT(rev) 8
#define ACPHY_FSTRWinLen_fineStrSgiWinLen_MASK(rev)  (0x7f << ACPHY_FSTRWinLen_fineStrSgiWinLen_SHIFT(rev))
#define ACPHY_FSTRWinLen_fineStrWinLen_SHIFT(rev)    0
#define ACPHY_FSTRWinLen_fineStrWinLen_MASK(rev)     (0x7f << ACPHY_FSTRWinLen_fineStrWinLen_SHIFT(rev))

/* Register ACPHY_FSTRVal */
#define ACPHY_FSTRVal(rev)                         0x2e2
#define ACPHY_FSTRVal_sgiAdjOverride_SHIFT(rev)    15
#define ACPHY_FSTRVal_sgiAdjOverride_MASK(rev)     (0x1 << ACPHY_FSTRVal_sgiAdjOverride_SHIFT(rev))
#define ACPHY_FSTRVal_sgiAdjOverrideVal_SHIFT(rev) 8
#define ACPHY_FSTRVal_sgiAdjOverrideVal_MASK(rev)  (0xf << ACPHY_FSTRVal_sgiAdjOverrideVal_SHIFT(rev))
#define ACPHY_FSTRVal_fineStrWaitCntVal_SHIFT(rev) 0
#define ACPHY_FSTRVal_fineStrWaitCntVal_MASK(rev)  (0xff << ACPHY_FSTRVal_fineStrWaitCntVal_SHIFT(rev))

/* Register ACPHY_FSTRHiPwrTh */
#define ACPHY_FSTRHiPwrTh(rev)                          0x2e3
#define ACPHY_FSTRHiPwrTh_finestr_hiPwrSm_th_SHIFT(rev) 8
#define ACPHY_FSTRHiPwrTh_finestr_hiPwrSm_th_MASK(rev)  (0xff << ACPHY_FSTRHiPwrTh_finestr_hiPwrSm_th_SHIFT(rev))
#define ACPHY_FSTRHiPwrTh_finestr_hiPwr_th_SHIFT(rev)   0
#define ACPHY_FSTRHiPwrTh_finestr_hiPwr_th_MASK(rev)    (0xff << ACPHY_FSTRHiPwrTh_finestr_hiPwr_th_SHIFT(rev))

/* Register ACPHY_FSTRMetricTh */
#define ACPHY_FSTRMetricTh(rev)                            0x2e4
#define ACPHY_FSTRMetricTh_hiPwr_min_metric_th_SHIFT(rev)  8
#define ACPHY_FSTRMetricTh_hiPwr_min_metric_th_MASK(rev)   (0x3f << ACPHY_FSTRMetricTh_hiPwr_min_metric_th_SHIFT(rev))
#define ACPHY_FSTRMetricTh_lowPwr_min_metric_th_SHIFT(rev) 0
#define ACPHY_FSTRMetricTh_lowPwr_min_metric_th_MASK(rev)  (0x3f << ACPHY_FSTRMetricTh_lowPwr_min_metric_th_SHIFT(rev))

/* Register ACPHY_FSTRHiPwrSmooth */
#define ACPHY_FSTRHiPwrSmooth(rev)                             0x2e5
#define ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothSgiVldCnt_SHIFT(rev) 12
#define ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothSgiVldCnt_MASK(rev)  (0x7 << ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothSgiVldCnt_SHIFT(rev))
#define ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothSgiLen_SHIFT(rev)    8
#define ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothSgiLen_MASK(rev)     (0x7 << ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothSgiLen_SHIFT(rev))
#define ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothVldCnt_SHIFT(rev)    4
#define ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothVldCnt_MASK(rev)     (0x7 << ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothVldCnt_SHIFT(rev))
#define ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothLen_SHIFT(rev)       0
#define ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothLen_MASK(rev)        (0x7 << ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothLen_SHIFT(rev))

/* Register ACPHY_FSTRLowPwrSmooth */
#define ACPHY_FSTRLowPwrSmooth(rev)                              0x2e6
#define ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothSgiVldCnt_SHIFT(rev) 12
#define ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothSgiVldCnt_MASK(rev)  (0x7 << ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothSgiVldCnt_SHIFT(rev))
#define ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothSgiLen_SHIFT(rev)    8
#define ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothSgiLen_MASK(rev)     (0x7 << ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothSgiLen_SHIFT(rev))
#define ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothVldCnt_SHIFT(rev)    4
#define ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothVldCnt_MASK(rev)     (0x7 << ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothVldCnt_SHIFT(rev))
#define ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothLen_SHIFT(rev)       0
#define ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothLen_MASK(rev)        (0x7 << ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothLen_SHIFT(rev))

/* Register ACPHY_CoarseLength0 */
#define ACPHY_CoarseLength0(rev)                     0x2e7
#define ACPHY_CoarseLength0_noClipLength_SHIFT(rev)  0
#define ACPHY_CoarseLength0_noClipLength_MASK(rev)   (0xff << ACPHY_CoarseLength0_noClipLength_SHIFT(rev))
#define ACPHY_CoarseLength0_oneClipLength_SHIFT(rev) 8
#define ACPHY_CoarseLength0_oneClipLength_MASK(rev)  (0xff << ACPHY_CoarseLength0_oneClipLength_SHIFT(rev))

/* Register ACPHY_CoarseLength1 */
#define ACPHY_CoarseLength1(rev)                           0x2e8
#define ACPHY_CoarseLength1_twoClipLength_SHIFT(rev)       0
#define ACPHY_CoarseLength1_twoClipLength_MASK(rev)        (0xff << ACPHY_CoarseLength1_twoClipLength_SHIFT(rev))
#define ACPHY_CoarseLength1_nap_freq_est_scheme_SHIFT(rev) 8
#define ACPHY_CoarseLength1_nap_freq_est_scheme_MASK(rev)  (0x1 << ACPHY_CoarseLength1_nap_freq_est_scheme_SHIFT(rev))

/* Register ACPHY_crsThreshold1u */
#define ACPHY_crsThreshold1u(rev)                   (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x2ea : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x2ea)))
#define ACPHY_crsThreshold1u_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1u_autoThresh_MASK(rev)   (0xff << ACPHY_crsThreshold1u_autoThresh_SHIFT(rev))
#define ACPHY_crsThreshold1u_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1u_autoThresh2_MASK(rev)  (0xff << ACPHY_crsThreshold1u_autoThresh2_SHIFT(rev))

/* Register ACPHY_crsThreshold2u */
#define ACPHY_crsThreshold2u(rev)                      (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x2eb : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x2eb)))
#define ACPHY_crsThreshold2u_peakThresh_SHIFT(rev)     0
#define ACPHY_crsThreshold2u_peakThresh_MASK(rev)      (0xff << ACPHY_crsThreshold2u_peakThresh_SHIFT(rev))
#define ACPHY_crsThreshold2u_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold2u_peakDiffThresh_MASK(rev)  (0xff << ACPHY_crsThreshold2u_peakDiffThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold3u */
#define ACPHY_crsThreshold3u(rev)                     (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x2ec : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x2ec)))
#define ACPHY_crsThreshold3u_peakValThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold3u_peakValThresh_MASK(rev)  (0xff << ACPHY_crsThreshold3u_peakValThresh_SHIFT(rev))

/* Register ACPHY_crsControlu */
#define ACPHY_crsControlu(rev)                  (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x2ed : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x2ed)))
#define ACPHY_crsControlu_muxSelect_SHIFT(rev)  0
#define ACPHY_crsControlu_muxSelect_MASK(rev)   (0x3 << ACPHY_crsControlu_muxSelect_SHIFT(rev))
#define ACPHY_crsControlu_autoEnable_SHIFT(rev) 2
#define ACPHY_crsControlu_autoEnable_MASK(rev)  (0x1 << ACPHY_crsControlu_autoEnable_SHIFT(rev))
#define ACPHY_crsControlu_mfEnable_SHIFT(rev)   3
#define ACPHY_crsControlu_mfEnable_MASK(rev)    (0x1 << ACPHY_crsControlu_mfEnable_SHIFT(rev))
#define ACPHY_crsControlu_totEnable_SHIFT(rev)  4
#define ACPHY_crsControlu_totEnable_MASK(rev)   (0x1 << ACPHY_crsControlu_totEnable_SHIFT(rev))
#define ACPHY_crsControlu_mfLessAve_SHIFT(rev)  5
#define ACPHY_crsControlu_mfLessAve_MASK(rev)   (0x1 << ACPHY_crsControlu_mfLessAve_SHIFT(rev))

/* Register ACPHY_crsThreshold1l */
#define ACPHY_crsThreshold1l(rev)                   (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x2ee : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x2ee)))
#define ACPHY_crsThreshold1l_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1l_autoThresh_MASK(rev)   (0xff << ACPHY_crsThreshold1l_autoThresh_SHIFT(rev))
#define ACPHY_crsThreshold1l_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1l_autoThresh2_MASK(rev)  (0xff << ACPHY_crsThreshold1l_autoThresh2_SHIFT(rev))

/* Register ACPHY_crsThreshold2l */
#define ACPHY_crsThreshold2l(rev)                      (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x2ef : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x2ef)))
#define ACPHY_crsThreshold2l_peakThresh_SHIFT(rev)     0
#define ACPHY_crsThreshold2l_peakThresh_MASK(rev)      (0xff << ACPHY_crsThreshold2l_peakThresh_SHIFT(rev))
#define ACPHY_crsThreshold2l_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold2l_peakDiffThresh_MASK(rev)  (0xff << ACPHY_crsThreshold2l_peakDiffThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold3l */
#define ACPHY_crsThreshold3l(rev)                     (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x2f0 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x2f0)))
#define ACPHY_crsThreshold3l_peakValThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold3l_peakValThresh_MASK(rev)  (0xff << ACPHY_crsThreshold3l_peakValThresh_SHIFT(rev))

/* Register ACPHY_crsControll */
#define ACPHY_crsControll(rev)                  (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x2f1 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x2f1)))
#define ACPHY_crsControll_muxSelect_SHIFT(rev)  0
#define ACPHY_crsControll_muxSelect_MASK(rev)   (0x3 << ACPHY_crsControll_muxSelect_SHIFT(rev))
#define ACPHY_crsControll_autoEnable_SHIFT(rev) 2
#define ACPHY_crsControll_autoEnable_MASK(rev)  (0x1 << ACPHY_crsControll_autoEnable_SHIFT(rev))
#define ACPHY_crsControll_mfEnable_SHIFT(rev)   3
#define ACPHY_crsControll_mfEnable_MASK(rev)    (0x1 << ACPHY_crsControll_mfEnable_SHIFT(rev))
#define ACPHY_crsControll_totEnable_SHIFT(rev)  4
#define ACPHY_crsControll_totEnable_MASK(rev)   (0x1 << ACPHY_crsControll_totEnable_SHIFT(rev))
#define ACPHY_crsControll_mfLessAve_SHIFT(rev)  5
#define ACPHY_crsControll_mfLessAve_MASK(rev)   (0x1 << ACPHY_crsControll_mfLessAve_SHIFT(rev))

/* Register ACPHY_crsThreshold1uSub1 */
#define ACPHY_crsThreshold1uSub1(rev)                   (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x2f2 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x2f2)))
#define ACPHY_crsThreshold1uSub1_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1uSub1_autoThresh_MASK(rev)   (0xff << ACPHY_crsThreshold1uSub1_autoThresh_SHIFT(rev))
#define ACPHY_crsThreshold1uSub1_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1uSub1_autoThresh2_MASK(rev)  (0xff << ACPHY_crsThreshold1uSub1_autoThresh2_SHIFT(rev))

/* Register ACPHY_crsThreshold2uSub1 */
#define ACPHY_crsThreshold2uSub1(rev)                      (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x2f3 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x2f3)))
#define ACPHY_crsThreshold2uSub1_peakThresh_SHIFT(rev)     0
#define ACPHY_crsThreshold2uSub1_peakThresh_MASK(rev)      (0xff << ACPHY_crsThreshold2uSub1_peakThresh_SHIFT(rev))
#define ACPHY_crsThreshold2uSub1_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold2uSub1_peakDiffThresh_MASK(rev)  (0xff << ACPHY_crsThreshold2uSub1_peakDiffThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold3uSub1 */
#define ACPHY_crsThreshold3uSub1(rev)                     (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x2f4 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x2f4)))
#define ACPHY_crsThreshold3uSub1_peakValThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold3uSub1_peakValThresh_MASK(rev)  (0xff << ACPHY_crsThreshold3uSub1_peakValThresh_SHIFT(rev))

/* Register ACPHY_crsControluSub1 */
#define ACPHY_crsControluSub1(rev)                  (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x2f5 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x2f5)))
#define ACPHY_crsControluSub1_muxSelect_SHIFT(rev)  0
#define ACPHY_crsControluSub1_muxSelect_MASK(rev)   (0x3 << ACPHY_crsControluSub1_muxSelect_SHIFT(rev))
#define ACPHY_crsControluSub1_autoEnable_SHIFT(rev) 2
#define ACPHY_crsControluSub1_autoEnable_MASK(rev)  (0x1 << ACPHY_crsControluSub1_autoEnable_SHIFT(rev))
#define ACPHY_crsControluSub1_mfEnable_SHIFT(rev)   3
#define ACPHY_crsControluSub1_mfEnable_MASK(rev)    (0x1 << ACPHY_crsControluSub1_mfEnable_SHIFT(rev))
#define ACPHY_crsControluSub1_totEnable_SHIFT(rev)  4
#define ACPHY_crsControluSub1_totEnable_MASK(rev)   (0x1 << ACPHY_crsControluSub1_totEnable_SHIFT(rev))
#define ACPHY_crsControluSub1_mfLessAve_SHIFT(rev)  5
#define ACPHY_crsControluSub1_mfLessAve_MASK(rev)   (0x1 << ACPHY_crsControluSub1_mfLessAve_SHIFT(rev))

/* Register ACPHY_crsThreshold1lSub1 */
#define ACPHY_crsThreshold1lSub1(rev)                   (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x2f6 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x2f6)))
#define ACPHY_crsThreshold1lSub1_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1lSub1_autoThresh_MASK(rev)   (0xff << ACPHY_crsThreshold1lSub1_autoThresh_SHIFT(rev))
#define ACPHY_crsThreshold1lSub1_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1lSub1_autoThresh2_MASK(rev)  (0xff << ACPHY_crsThreshold1lSub1_autoThresh2_SHIFT(rev))

/* Register ACPHY_crsThreshold2lSub1 */
#define ACPHY_crsThreshold2lSub1(rev)                      (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x2f7 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x2f7)))
#define ACPHY_crsThreshold2lSub1_peakThresh_SHIFT(rev)     0
#define ACPHY_crsThreshold2lSub1_peakThresh_MASK(rev)      (0xff << ACPHY_crsThreshold2lSub1_peakThresh_SHIFT(rev))
#define ACPHY_crsThreshold2lSub1_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold2lSub1_peakDiffThresh_MASK(rev)  (0xff << ACPHY_crsThreshold2lSub1_peakDiffThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold3lSub1 */
#define ACPHY_crsThreshold3lSub1(rev)                     (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x2f8 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x2f8)))
#define ACPHY_crsThreshold3lSub1_peakValThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold3lSub1_peakValThresh_MASK(rev)  (0xff << ACPHY_crsThreshold3lSub1_peakValThresh_SHIFT(rev))

/* Register ACPHY_crsControllSub1 */
#define ACPHY_crsControllSub1(rev)                  (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x2f9 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x2f9)))
#define ACPHY_crsControllSub1_muxSelect_SHIFT(rev)  0
#define ACPHY_crsControllSub1_muxSelect_MASK(rev)   (0x3 << ACPHY_crsControllSub1_muxSelect_SHIFT(rev))
#define ACPHY_crsControllSub1_autoEnable_SHIFT(rev) 2
#define ACPHY_crsControllSub1_autoEnable_MASK(rev)  (0x1 << ACPHY_crsControllSub1_autoEnable_SHIFT(rev))
#define ACPHY_crsControllSub1_mfEnable_SHIFT(rev)   3
#define ACPHY_crsControllSub1_mfEnable_MASK(rev)    (0x1 << ACPHY_crsControllSub1_mfEnable_SHIFT(rev))
#define ACPHY_crsControllSub1_totEnable_SHIFT(rev)  4
#define ACPHY_crsControllSub1_totEnable_MASK(rev)   (0x1 << ACPHY_crsControllSub1_totEnable_SHIFT(rev))
#define ACPHY_crsControllSub1_mfLessAve_SHIFT(rev)  5
#define ACPHY_crsControllSub1_mfLessAve_MASK(rev)   (0x1 << ACPHY_crsControllSub1_mfLessAve_SHIFT(rev))

/* Register ACPHY_StrWaitTime20U */
#define ACPHY_StrWaitTime20U(rev)                      (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x2fe : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x2fe)))
#define ACPHY_StrWaitTime20U_strWaitTime20U_SHIFT(rev) 0
#define ACPHY_StrWaitTime20U_strWaitTime20U_MASK(rev)  (0x3ff << ACPHY_StrWaitTime20U_strWaitTime20U_SHIFT(rev))

/* Register ACPHY_StrWaitTime20L */
#define ACPHY_StrWaitTime20L(rev)                      (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x2ff : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x2ff)))
#define ACPHY_StrWaitTime20L_strWaitTime20L_SHIFT(rev) 0
#define ACPHY_StrWaitTime20L_strWaitTime20L_MASK(rev)  (0x3ff << ACPHY_StrWaitTime20L_strWaitTime20L_SHIFT(rev))

/* Register ACPHY_StrWaitTime20USub1 */
#define ACPHY_StrWaitTime20USub1(rev)                          (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x300 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x300)))
#define ACPHY_StrWaitTime20USub1_strWaitTime20USub1_SHIFT(rev) 0
#define ACPHY_StrWaitTime20USub1_strWaitTime20USub1_MASK(rev)  (0x3ff << ACPHY_StrWaitTime20USub1_strWaitTime20USub1_SHIFT(rev))

/* Register ACPHY_StrWaitTime20LSub1 */
#define ACPHY_StrWaitTime20LSub1(rev)                          (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x301 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x301)))
#define ACPHY_StrWaitTime20LSub1_strWaitTime20LSub1_SHIFT(rev) 0
#define ACPHY_StrWaitTime20LSub1_strWaitTime20LSub1_MASK(rev)  (0x3ff << ACPHY_StrWaitTime20LSub1_strWaitTime20LSub1_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold1l */
#define ACPHY_crshighpowThreshold1l(rev)                            (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x302 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x302)))
#define ACPHY_crshighpowThreshold1l_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_crshighpowThreshold1l_highpowpeakValThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold1l_highpowpeakValThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold1l_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_crshighpowThreshold1l_highpowautoThresh2_MASK(rev)    (0xff << ACPHY_crshighpowThreshold1l_highpowautoThresh2_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold2l */
#define ACPHY_crshighpowThreshold2l(rev)                             (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x303 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x303)))
#define ACPHY_crshighpowThreshold2l_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_crshighpowThreshold2l_highpowpeakThresh_MASK(rev)      (0xff << ACPHY_crshighpowThreshold2l_highpowpeakThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold2l_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_crshighpowThreshold2l_highpowpeakDiffThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold2l_highpowpeakDiffThresh_SHIFT(rev))

/* Register ACPHY_crshighlowpowThresholdl */
#define ACPHY_crshighlowpowThresholdl(rev)                         (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x304 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x304)))
#define ACPHY_crshighlowpowThresholdl_high2lowpowThresh_SHIFT(rev) 0
#define ACPHY_crshighlowpowThresholdl_high2lowpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdl_high2lowpowThresh_SHIFT(rev))
#define ACPHY_crshighlowpowThresholdl_low2highpowThresh_SHIFT(rev) 8
#define ACPHY_crshighlowpowThresholdl_low2highpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdl_low2highpowThresh_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold1u */
#define ACPHY_crshighpowThreshold1u(rev)                            (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x305 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x305)))
#define ACPHY_crshighpowThreshold1u_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_crshighpowThreshold1u_highpowpeakValThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold1u_highpowpeakValThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold1u_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_crshighpowThreshold1u_highpowautoThresh2_MASK(rev)    (0xff << ACPHY_crshighpowThreshold1u_highpowautoThresh2_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold2u */
#define ACPHY_crshighpowThreshold2u(rev)                             (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x306 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x306)))
#define ACPHY_crshighpowThreshold2u_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_crshighpowThreshold2u_highpowpeakThresh_MASK(rev)      (0xff << ACPHY_crshighpowThreshold2u_highpowpeakThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold2u_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_crshighpowThreshold2u_highpowpeakDiffThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold2u_highpowpeakDiffThresh_SHIFT(rev))

/* Register ACPHY_crshighlowpowThresholdu */
#define ACPHY_crshighlowpowThresholdu(rev)                         (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x307 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x307)))
#define ACPHY_crshighlowpowThresholdu_high2lowpowThresh_SHIFT(rev) 0
#define ACPHY_crshighlowpowThresholdu_high2lowpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdu_high2lowpowThresh_SHIFT(rev))
#define ACPHY_crshighlowpowThresholdu_low2highpowThresh_SHIFT(rev) 8
#define ACPHY_crshighlowpowThresholdu_low2highpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdu_low2highpowThresh_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold1lSub1 */
#define ACPHY_crshighpowThreshold1lSub1(rev)                            (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x308 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x308)))
#define ACPHY_crshighpowThreshold1lSub1_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_crshighpowThreshold1lSub1_highpowpeakValThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold1lSub1_highpowpeakValThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold1lSub1_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_crshighpowThreshold1lSub1_highpowautoThresh2_MASK(rev)    (0xff << ACPHY_crshighpowThreshold1lSub1_highpowautoThresh2_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold2lSub1 */
#define ACPHY_crshighpowThreshold2lSub1(rev)                             (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x309 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x309)))
#define ACPHY_crshighpowThreshold2lSub1_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_crshighpowThreshold2lSub1_highpowpeakThresh_MASK(rev)      (0xff << ACPHY_crshighpowThreshold2lSub1_highpowpeakThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold2lSub1_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_crshighpowThreshold2lSub1_highpowpeakDiffThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold2lSub1_highpowpeakDiffThresh_SHIFT(rev))

/* Register ACPHY_crshighlowpowThresholdlSub1 */
#define ACPHY_crshighlowpowThresholdlSub1(rev)                         (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x30a : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x30a)))
#define ACPHY_crshighlowpowThresholdlSub1_high2lowpowThresh_SHIFT(rev) 0
#define ACPHY_crshighlowpowThresholdlSub1_high2lowpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdlSub1_high2lowpowThresh_SHIFT(rev))
#define ACPHY_crshighlowpowThresholdlSub1_low2highpowThresh_SHIFT(rev) 8
#define ACPHY_crshighlowpowThresholdlSub1_low2highpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdlSub1_low2highpowThresh_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold1uSub1 */
#define ACPHY_crshighpowThreshold1uSub1(rev)                            (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x30b : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x30b)))
#define ACPHY_crshighpowThreshold1uSub1_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_crshighpowThreshold1uSub1_highpowpeakValThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold1uSub1_highpowpeakValThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold1uSub1_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_crshighpowThreshold1uSub1_highpowautoThresh2_MASK(rev)    (0xff << ACPHY_crshighpowThreshold1uSub1_highpowautoThresh2_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold2uSub1 */
#define ACPHY_crshighpowThreshold2uSub1(rev)                             (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x30c : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x30c)))
#define ACPHY_crshighpowThreshold2uSub1_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_crshighpowThreshold2uSub1_highpowpeakThresh_MASK(rev)      (0xff << ACPHY_crshighpowThreshold2uSub1_highpowpeakThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold2uSub1_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_crshighpowThreshold2uSub1_highpowpeakDiffThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold2uSub1_highpowpeakDiffThresh_SHIFT(rev))

/* Register ACPHY_crshighlowpowThresholduSub1 */
#define ACPHY_crshighlowpowThresholduSub1(rev)                         (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x30d : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x30d)))
#define ACPHY_crshighlowpowThresholduSub1_high2lowpowThresh_SHIFT(rev) 0
#define ACPHY_crshighlowpowThresholduSub1_high2lowpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholduSub1_high2lowpowThresh_SHIFT(rev))
#define ACPHY_crshighlowpowThresholduSub1_low2highpowThresh_SHIFT(rev) 8
#define ACPHY_crshighlowpowThresholduSub1_low2highpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholduSub1_low2highpowThresh_SHIFT(rev))

/* Register ACPHY_StrStartLevelGainThresh */
#define ACPHY_StrStartLevelGainThresh(rev)                               0x30e
#define ACPHY_StrStartLevelGainThresh_strStartLevelGainThresh_SHIFT(rev) 0
#define ACPHY_StrStartLevelGainThresh_strStartLevelGainThresh_MASK(rev)  (0x1ff << ACPHY_StrStartLevelGainThresh_strStartLevelGainThresh_SHIFT(rev))

/* Register ACPHY_ClassifierCtrl2 */
#define ACPHY_ClassifierCtrl2(rev)                             0x30f
#define ACPHY_ClassifierCtrl2_prim_sel_SHIFT(rev)              14
#define ACPHY_ClassifierCtrl2_prim_sel_MASK(rev)               (0x3 << ACPHY_ClassifierCtrl2_prim_sel_SHIFT(rev))
#define ACPHY_ClassifierCtrl2_mask20S_leakDet_SHIFT(rev)       13
#define ACPHY_ClassifierCtrl2_mask20S_leakDet_MASK(rev)        (0x1 << ACPHY_ClassifierCtrl2_mask20S_leakDet_SHIFT(rev))
#define ACPHY_ClassifierCtrl2_latchCRSByp_SHIFT(rev)           12
#define ACPHY_ClassifierCtrl2_latchCRSByp_MASK(rev)            (0x1 << ACPHY_ClassifierCtrl2_latchCRSByp_SHIFT(rev))
#define ACPHY_ClassifierCtrl2_forceFrontClass_SHIFT(rev)       8
#define ACPHY_ClassifierCtrl2_forceFrontClass_MASK(rev)        (0xf << ACPHY_ClassifierCtrl2_forceFrontClass_SHIFT(rev))
#define ACPHY_ClassifierCtrl2_mask20S_leakDetThresh_SHIFT(rev) 0
#define ACPHY_ClassifierCtrl2_mask20S_leakDetThresh_MASK(rev)  (0xff << ACPHY_ClassifierCtrl2_mask20S_leakDetThresh_SHIFT(rev))

/* Register ACPHY_ClassifierCtrl3 */
#define ACPHY_ClassifierCtrl3(rev)                             0x310
#define ACPHY_ClassifierCtrl3_mask40S_leakDetThresh_SHIFT(rev) 0
#define ACPHY_ClassifierCtrl3_mask40S_leakDetThresh_MASK(rev)  (0xff << ACPHY_ClassifierCtrl3_mask40S_leakDetThresh_SHIFT(rev))
#define ACPHY_ClassifierCtrl3_mask80S_leakDetThresh_SHIFT(rev) 8
#define ACPHY_ClassifierCtrl3_mask80S_leakDetThresh_MASK(rev)  (0xff << ACPHY_ClassifierCtrl3_mask80S_leakDetThresh_SHIFT(rev))

/* Register ACPHY_ClassifierCtrl5 */
#define ACPHY_ClassifierCtrl5(rev)                     0x311
#define ACPHY_ClassifierCtrl5_mask20ShiEn_SHIFT(rev)   15
#define ACPHY_ClassifierCtrl5_mask20ShiEn_MASK(rev)    (0x1 << ACPHY_ClassifierCtrl5_mask20ShiEn_SHIFT(rev))
#define ACPHY_ClassifierCtrl5_mask20SloEn_SHIFT(rev)   14
#define ACPHY_ClassifierCtrl5_mask20SloEn_MASK(rev)    (0x1 << ACPHY_ClassifierCtrl5_mask20SloEn_SHIFT(rev))
#define ACPHY_ClassifierCtrl5_mask20S_sel_SHIFT(rev)   13
#define ACPHY_ClassifierCtrl5_mask20S_sel_MASK(rev)    (0x1 << ACPHY_ClassifierCtrl5_mask20S_sel_SHIFT(rev))
#define ACPHY_ClassifierCtrl5_mask20SgainTh_SHIFT(rev) 0
#define ACPHY_ClassifierCtrl5_mask20SgainTh_MASK(rev)  (0xff << ACPHY_ClassifierCtrl5_mask20SgainTh_SHIFT(rev))

/* Register ACPHY_ClassifierCtrl6 */
#define ACPHY_ClassifierCtrl6(rev)                   0x312
#define ACPHY_ClassifierCtrl6_PrimFB_bias_SHIFT(rev) 8
#define ACPHY_ClassifierCtrl6_PrimFB_bias_MASK(rev)  (0xff << ACPHY_ClassifierCtrl6_PrimFB_bias_SHIFT(rev))
#define ACPHY_ClassifierCtrl6_logACDelta2_SHIFT(rev) 0
#define ACPHY_ClassifierCtrl6_logACDelta2_MASK(rev)  (0xff << ACPHY_ClassifierCtrl6_logACDelta2_SHIFT(rev))

/* Register ACPHY_ClassifierLogAC1 */
#define ACPHY_ClassifierLogAC1(rev)                   0x313
#define ACPHY_ClassifierLogAC1_logACDelta1_SHIFT(rev) 8
#define ACPHY_ClassifierLogAC1_logACDelta1_MASK(rev)  (0xff << ACPHY_ClassifierLogAC1_logACDelta1_SHIFT(rev))
#define ACPHY_ClassifierLogAC1_logACDelta0_SHIFT(rev) 0
#define ACPHY_ClassifierLogAC1_logACDelta0_MASK(rev)  (0xff << ACPHY_ClassifierLogAC1_logACDelta0_SHIFT(rev))

/* Register ACPHY_STRCtrl20U */
#define ACPHY_STRCtrl20U(rev)                      (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x314 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x314)))
#define ACPHY_STRCtrl20U_stren_SHIFT(rev)          15
#define ACPHY_STRCtrl20U_stren_MASK(rev)           (0x1 << ACPHY_STRCtrl20U_stren_SHIFT(rev))
#define ACPHY_STRCtrl20U_strminmaxCount_SHIFT(rev) 8
#define ACPHY_STRCtrl20U_strminmaxCount_MASK(rev)  (0x3f << ACPHY_STRCtrl20U_strminmaxCount_SHIFT(rev))
#define ACPHY_STRCtrl20U_strMaxThresh_SHIFT(rev)   4
#define ACPHY_STRCtrl20U_strMaxThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20U_strMaxThresh_SHIFT(rev))
#define ACPHY_STRCtrl20U_strMinThresh_SHIFT(rev)   0
#define ACPHY_STRCtrl20U_strMinThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20U_strMinThresh_SHIFT(rev))

/* Register ACPHY_STRCtrl20L */
#define ACPHY_STRCtrl20L(rev)                      (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x315 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x315)))
#define ACPHY_STRCtrl20L_stren_SHIFT(rev)          15
#define ACPHY_STRCtrl20L_stren_MASK(rev)           (0x1 << ACPHY_STRCtrl20L_stren_SHIFT(rev))
#define ACPHY_STRCtrl20L_strminmaxCount_SHIFT(rev) 8
#define ACPHY_STRCtrl20L_strminmaxCount_MASK(rev)  (0x3f << ACPHY_STRCtrl20L_strminmaxCount_SHIFT(rev))
#define ACPHY_STRCtrl20L_strMaxThresh_SHIFT(rev)   4
#define ACPHY_STRCtrl20L_strMaxThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20L_strMaxThresh_SHIFT(rev))
#define ACPHY_STRCtrl20L_strMinThresh_SHIFT(rev)   0
#define ACPHY_STRCtrl20L_strMinThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20L_strMinThresh_SHIFT(rev))

/* Register ACPHY_STRCtrl20USub1 */
#define ACPHY_STRCtrl20USub1(rev)                      (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x316 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x316)))
#define ACPHY_STRCtrl20USub1_stren_SHIFT(rev)          15
#define ACPHY_STRCtrl20USub1_stren_MASK(rev)           (0x1 << ACPHY_STRCtrl20USub1_stren_SHIFT(rev))
#define ACPHY_STRCtrl20USub1_strminmaxCount_SHIFT(rev) 8
#define ACPHY_STRCtrl20USub1_strminmaxCount_MASK(rev)  (0x3f << ACPHY_STRCtrl20USub1_strminmaxCount_SHIFT(rev))
#define ACPHY_STRCtrl20USub1_strMaxThresh_SHIFT(rev)   4
#define ACPHY_STRCtrl20USub1_strMaxThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20USub1_strMaxThresh_SHIFT(rev))
#define ACPHY_STRCtrl20USub1_strMinThresh_SHIFT(rev)   0
#define ACPHY_STRCtrl20USub1_strMinThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20USub1_strMinThresh_SHIFT(rev))

/* Register ACPHY_STRCtrl20LSub1 */
#define ACPHY_STRCtrl20LSub1(rev)                      (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x317 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x317)))
#define ACPHY_STRCtrl20LSub1_stren_SHIFT(rev)          15
#define ACPHY_STRCtrl20LSub1_stren_MASK(rev)           (0x1 << ACPHY_STRCtrl20LSub1_stren_SHIFT(rev))
#define ACPHY_STRCtrl20LSub1_strminmaxCount_SHIFT(rev) 8
#define ACPHY_STRCtrl20LSub1_strminmaxCount_MASK(rev)  (0x3f << ACPHY_STRCtrl20LSub1_strminmaxCount_SHIFT(rev))
#define ACPHY_STRCtrl20LSub1_strMaxThresh_SHIFT(rev)   4
#define ACPHY_STRCtrl20LSub1_strMaxThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20LSub1_strMaxThresh_SHIFT(rev))
#define ACPHY_STRCtrl20LSub1_strMinThresh_SHIFT(rev)   0
#define ACPHY_STRCtrl20LSub1_strMinThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20LSub1_strMinThresh_SHIFT(rev))

/* Register ACPHY_STRPwrThreshU */
#define ACPHY_STRPwrThreshU(rev)                    (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x318 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x318)))
#define ACPHY_STRPwrThreshU_strPwrThresh_SHIFT(rev) 0
#define ACPHY_STRPwrThreshU_strPwrThresh_MASK(rev)  (0xff << ACPHY_STRPwrThreshU_strPwrThresh_SHIFT(rev))

/* Register ACPHY_STRPwrThreshL */
#define ACPHY_STRPwrThreshL(rev)                    (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x319 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x319)))
#define ACPHY_STRPwrThreshL_strPwrThresh_SHIFT(rev) 0
#define ACPHY_STRPwrThreshL_strPwrThresh_MASK(rev)  (0xff << ACPHY_STRPwrThreshL_strPwrThresh_SHIFT(rev))

/* Register ACPHY_STRPwrThreshUSub1 */
#define ACPHY_STRPwrThreshUSub1(rev)                    (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x31a : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x31a)))
#define ACPHY_STRPwrThreshUSub1_strPwrThresh_SHIFT(rev) 0
#define ACPHY_STRPwrThreshUSub1_strPwrThresh_MASK(rev)  (0xff << ACPHY_STRPwrThreshUSub1_strPwrThresh_SHIFT(rev))

/* Register ACPHY_STRPwrThreshLSub1 */
#define ACPHY_STRPwrThreshLSub1(rev)                    (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x31b : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x31b)))
#define ACPHY_STRPwrThreshLSub1_strPwrThresh_SHIFT(rev) 0
#define ACPHY_STRPwrThreshLSub1_strPwrThresh_MASK(rev)  (0xff << ACPHY_STRPwrThreshLSub1_strPwrThresh_SHIFT(rev))

/* Register ACPHY_crsacidetectThreshl */
#define ACPHY_crsacidetectThreshl(rev)                       (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x31c : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x31c)))
#define ACPHY_crsacidetectThreshl_acidetectThresh_SHIFT(rev) 0
#define ACPHY_crsacidetectThreshl_acidetectThresh_MASK(rev)  (0xffff << ACPHY_crsacidetectThreshl_acidetectThresh_SHIFT(rev))

/* Register ACPHY_crsacidetectThreshu */
#define ACPHY_crsacidetectThreshu(rev)                       (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x31d : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x31d)))
#define ACPHY_crsacidetectThreshu_acidetectThresh_SHIFT(rev) 0
#define ACPHY_crsacidetectThreshu_acidetectThresh_MASK(rev)  (0xffff << ACPHY_crsacidetectThreshu_acidetectThresh_SHIFT(rev))

/* Register ACPHY_crsacidetectThreshlSub1 */
#define ACPHY_crsacidetectThreshlSub1(rev)                       (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x31e : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x31e)))
#define ACPHY_crsacidetectThreshlSub1_acidetectThresh_SHIFT(rev) 0
#define ACPHY_crsacidetectThreshlSub1_acidetectThresh_MASK(rev)  (0xffff << ACPHY_crsacidetectThreshlSub1_acidetectThresh_SHIFT(rev))

/* Register ACPHY_crsacidetectThreshuSub1 */
#define ACPHY_crsacidetectThreshuSub1(rev)                       (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x31f : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x31f)))
#define ACPHY_crsacidetectThreshuSub1_acidetectThresh_SHIFT(rev) 0
#define ACPHY_crsacidetectThreshuSub1_acidetectThresh_MASK(rev)  (0xffff << ACPHY_crsacidetectThreshuSub1_acidetectThresh_SHIFT(rev))

/* Register ACPHY_crsminpowerl0 */
#define ACPHY_crsminpowerl0(rev)                    0x321
#define ACPHY_crsminpowerl0_crsminpower0_SHIFT(rev) 0
#define ACPHY_crsminpowerl0_crsminpower0_MASK(rev)  (0xff << ACPHY_crsminpowerl0_crsminpower0_SHIFT(rev))
#define ACPHY_crsminpowerl0_crsminpower1_SHIFT(rev) 8
#define ACPHY_crsminpowerl0_crsminpower1_MASK(rev)  (0xff << ACPHY_crsminpowerl0_crsminpower1_SHIFT(rev))

/* Register ACPHY_crsminpowerl1 */
#define ACPHY_crsminpowerl1(rev)                    0x322
#define ACPHY_crsminpowerl1_crsminpower2_SHIFT(rev) 0
#define ACPHY_crsminpowerl1_crsminpower2_MASK(rev)  (0xff << ACPHY_crsminpowerl1_crsminpower2_SHIFT(rev))
#define ACPHY_crsminpowerl1_crsminpower3_SHIFT(rev) 8
#define ACPHY_crsminpowerl1_crsminpower3_MASK(rev)  (0xff << ACPHY_crsminpowerl1_crsminpower3_SHIFT(rev))

/* Register ACPHY_crsminpowerl2 */
#define ACPHY_crsminpowerl2(rev)                    0x323
#define ACPHY_crsminpowerl2_crsminpower4_SHIFT(rev) 0
#define ACPHY_crsminpowerl2_crsminpower4_MASK(rev)  (0xff << ACPHY_crsminpowerl2_crsminpower4_SHIFT(rev))

/* Register ACPHY_crsminpoweru0 */
#define ACPHY_crsminpoweru0(rev)                    0x324
#define ACPHY_crsminpoweru0_crsminpower0_SHIFT(rev) 0
#define ACPHY_crsminpoweru0_crsminpower0_MASK(rev)  (0xff << ACPHY_crsminpoweru0_crsminpower0_SHIFT(rev))
#define ACPHY_crsminpoweru0_crsminpower1_SHIFT(rev) 8
#define ACPHY_crsminpoweru0_crsminpower1_MASK(rev)  (0xff << ACPHY_crsminpoweru0_crsminpower1_SHIFT(rev))

/* Register ACPHY_crsminpoweru1 */
#define ACPHY_crsminpoweru1(rev)                    0x325
#define ACPHY_crsminpoweru1_crsminpower2_SHIFT(rev) 0
#define ACPHY_crsminpoweru1_crsminpower2_MASK(rev)  (0xff << ACPHY_crsminpoweru1_crsminpower2_SHIFT(rev))
#define ACPHY_crsminpoweru1_crsminpower3_SHIFT(rev) 8
#define ACPHY_crsminpoweru1_crsminpower3_MASK(rev)  (0xff << ACPHY_crsminpoweru1_crsminpower3_SHIFT(rev))

/* Register ACPHY_crsminpoweru2 */
#define ACPHY_crsminpoweru2(rev)                    0x326
#define ACPHY_crsminpoweru2_crsminpower4_SHIFT(rev) 0
#define ACPHY_crsminpoweru2_crsminpower4_MASK(rev)  (0xff << ACPHY_crsminpoweru2_crsminpower4_SHIFT(rev))

/* Register ACPHY_crsminpowerlSub10 */
#define ACPHY_crsminpowerlSub10(rev)                    0x327
#define ACPHY_crsminpowerlSub10_crsminpower0_SHIFT(rev) 0
#define ACPHY_crsminpowerlSub10_crsminpower0_MASK(rev)  (0xff << ACPHY_crsminpowerlSub10_crsminpower0_SHIFT(rev))
#define ACPHY_crsminpowerlSub10_crsminpower1_SHIFT(rev) 8
#define ACPHY_crsminpowerlSub10_crsminpower1_MASK(rev)  (0xff << ACPHY_crsminpowerlSub10_crsminpower1_SHIFT(rev))

/* Register ACPHY_crsminpowerlSub11 */
#define ACPHY_crsminpowerlSub11(rev)                    0x328
#define ACPHY_crsminpowerlSub11_crsminpower2_SHIFT(rev) 0
#define ACPHY_crsminpowerlSub11_crsminpower2_MASK(rev)  (0xff << ACPHY_crsminpowerlSub11_crsminpower2_SHIFT(rev))
#define ACPHY_crsminpowerlSub11_crsminpower3_SHIFT(rev) 8
#define ACPHY_crsminpowerlSub11_crsminpower3_MASK(rev)  (0xff << ACPHY_crsminpowerlSub11_crsminpower3_SHIFT(rev))

/* Register ACPHY_crsminpowerlSub12 */
#define ACPHY_crsminpowerlSub12(rev)                    0x329
#define ACPHY_crsminpowerlSub12_crsminpower4_SHIFT(rev) 0
#define ACPHY_crsminpowerlSub12_crsminpower4_MASK(rev)  (0xff << ACPHY_crsminpowerlSub12_crsminpower4_SHIFT(rev))

/* Register ACPHY_crsminpoweruSub10 */
#define ACPHY_crsminpoweruSub10(rev)                    0x32a
#define ACPHY_crsminpoweruSub10_crsminpower0_SHIFT(rev) 0
#define ACPHY_crsminpoweruSub10_crsminpower0_MASK(rev)  (0xff << ACPHY_crsminpoweruSub10_crsminpower0_SHIFT(rev))
#define ACPHY_crsminpoweruSub10_crsminpower1_SHIFT(rev) 8
#define ACPHY_crsminpoweruSub10_crsminpower1_MASK(rev)  (0xff << ACPHY_crsminpoweruSub10_crsminpower1_SHIFT(rev))

/* Register ACPHY_crsminpoweruSub11 */
#define ACPHY_crsminpoweruSub11(rev)                    0x32b
#define ACPHY_crsminpoweruSub11_crsminpower2_SHIFT(rev) 0
#define ACPHY_crsminpoweruSub11_crsminpower2_MASK(rev)  (0xff << ACPHY_crsminpoweruSub11_crsminpower2_SHIFT(rev))
#define ACPHY_crsminpoweruSub11_crsminpower3_SHIFT(rev) 8
#define ACPHY_crsminpoweruSub11_crsminpower3_MASK(rev)  (0xff << ACPHY_crsminpoweruSub11_crsminpower3_SHIFT(rev))

/* Register ACPHY_crsminpoweruSub12 */
#define ACPHY_crsminpoweruSub12(rev)                    0x32c
#define ACPHY_crsminpoweruSub12_crsminpower4_SHIFT(rev) 0
#define ACPHY_crsminpoweruSub12_crsminpower4_MASK(rev)  (0xff << ACPHY_crsminpoweruSub12_crsminpower4_SHIFT(rev))

/* Register ACPHY_crsmfminpowerl0 */
#define ACPHY_crsmfminpowerl0(rev)                      0x32d
#define ACPHY_crsmfminpowerl0_crsmfminpower0_SHIFT(rev) 0
#define ACPHY_crsmfminpowerl0_crsmfminpower0_MASK(rev)  (0xff << ACPHY_crsmfminpowerl0_crsmfminpower0_SHIFT(rev))
#define ACPHY_crsmfminpowerl0_crsmfminpower1_SHIFT(rev) 8
#define ACPHY_crsmfminpowerl0_crsmfminpower1_MASK(rev)  (0xff << ACPHY_crsmfminpowerl0_crsmfminpower1_SHIFT(rev))

/* Register ACPHY_crsmfminpowerl1 */
#define ACPHY_crsmfminpowerl1(rev)                      0x32e
#define ACPHY_crsmfminpowerl1_crsmfminpower2_SHIFT(rev) 0
#define ACPHY_crsmfminpowerl1_crsmfminpower2_MASK(rev)  (0xff << ACPHY_crsmfminpowerl1_crsmfminpower2_SHIFT(rev))
#define ACPHY_crsmfminpowerl1_crsmfminpower3_SHIFT(rev) 8
#define ACPHY_crsmfminpowerl1_crsmfminpower3_MASK(rev)  (0xff << ACPHY_crsmfminpowerl1_crsmfminpower3_SHIFT(rev))

/* Register ACPHY_crsmfminpowerl2 */
#define ACPHY_crsmfminpowerl2(rev)                      0x32f
#define ACPHY_crsmfminpowerl2_crsmfminpower4_SHIFT(rev) 0
#define ACPHY_crsmfminpowerl2_crsmfminpower4_MASK(rev)  (0xff << ACPHY_crsmfminpowerl2_crsmfminpower4_SHIFT(rev))

/* Register ACPHY_crsmfminpoweru0 */
#define ACPHY_crsmfminpoweru0(rev)                      0x330
#define ACPHY_crsmfminpoweru0_crsmfminpower0_SHIFT(rev) 0
#define ACPHY_crsmfminpoweru0_crsmfminpower0_MASK(rev)  (0xff << ACPHY_crsmfminpoweru0_crsmfminpower0_SHIFT(rev))
#define ACPHY_crsmfminpoweru0_crsmfminpower1_SHIFT(rev) 8
#define ACPHY_crsmfminpoweru0_crsmfminpower1_MASK(rev)  (0xff << ACPHY_crsmfminpoweru0_crsmfminpower1_SHIFT(rev))

/* Register ACPHY_crsmfminpoweru1 */
#define ACPHY_crsmfminpoweru1(rev)                      0x331
#define ACPHY_crsmfminpoweru1_crsmfminpower2_SHIFT(rev) 0
#define ACPHY_crsmfminpoweru1_crsmfminpower2_MASK(rev)  (0xff << ACPHY_crsmfminpoweru1_crsmfminpower2_SHIFT(rev))
#define ACPHY_crsmfminpoweru1_crsmfminpower3_SHIFT(rev) 8
#define ACPHY_crsmfminpoweru1_crsmfminpower3_MASK(rev)  (0xff << ACPHY_crsmfminpoweru1_crsmfminpower3_SHIFT(rev))

/* Register ACPHY_crsmfminpoweru2 */
#define ACPHY_crsmfminpoweru2(rev)                      0x332
#define ACPHY_crsmfminpoweru2_crsmfminpower4_SHIFT(rev) 0
#define ACPHY_crsmfminpoweru2_crsmfminpower4_MASK(rev)  (0xff << ACPHY_crsmfminpoweru2_crsmfminpower4_SHIFT(rev))

/* Register ACPHY_crsmfminpowerlSub10 */
#define ACPHY_crsmfminpowerlSub10(rev)                      0x333
#define ACPHY_crsmfminpowerlSub10_crsmfminpower0_SHIFT(rev) 0
#define ACPHY_crsmfminpowerlSub10_crsmfminpower0_MASK(rev)  (0xff << ACPHY_crsmfminpowerlSub10_crsmfminpower0_SHIFT(rev))
#define ACPHY_crsmfminpowerlSub10_crsmfminpower1_SHIFT(rev) 8
#define ACPHY_crsmfminpowerlSub10_crsmfminpower1_MASK(rev)  (0xff << ACPHY_crsmfminpowerlSub10_crsmfminpower1_SHIFT(rev))

/* Register ACPHY_crsmfminpowerlSub11 */
#define ACPHY_crsmfminpowerlSub11(rev)                      0x334
#define ACPHY_crsmfminpowerlSub11_crsmfminpower2_SHIFT(rev) 0
#define ACPHY_crsmfminpowerlSub11_crsmfminpower2_MASK(rev)  (0xff << ACPHY_crsmfminpowerlSub11_crsmfminpower2_SHIFT(rev))
#define ACPHY_crsmfminpowerlSub11_crsmfminpower3_SHIFT(rev) 8
#define ACPHY_crsmfminpowerlSub11_crsmfminpower3_MASK(rev)  (0xff << ACPHY_crsmfminpowerlSub11_crsmfminpower3_SHIFT(rev))

/* Register ACPHY_crsmfminpowerlSub12 */
#define ACPHY_crsmfminpowerlSub12(rev)                      0x335
#define ACPHY_crsmfminpowerlSub12_crsmfminpower4_SHIFT(rev) 0
#define ACPHY_crsmfminpowerlSub12_crsmfminpower4_MASK(rev)  (0xff << ACPHY_crsmfminpowerlSub12_crsmfminpower4_SHIFT(rev))

/* Register ACPHY_crsmfminpoweruSub10 */
#define ACPHY_crsmfminpoweruSub10(rev)                      0x336
#define ACPHY_crsmfminpoweruSub10_crsmfminpower0_SHIFT(rev) 0
#define ACPHY_crsmfminpoweruSub10_crsmfminpower0_MASK(rev)  (0xff << ACPHY_crsmfminpoweruSub10_crsmfminpower0_SHIFT(rev))
#define ACPHY_crsmfminpoweruSub10_crsmfminpower1_SHIFT(rev) 8
#define ACPHY_crsmfminpoweruSub10_crsmfminpower1_MASK(rev)  (0xff << ACPHY_crsmfminpoweruSub10_crsmfminpower1_SHIFT(rev))

/* Register ACPHY_crsmfminpoweruSub11 */
#define ACPHY_crsmfminpoweruSub11(rev)                      0x337
#define ACPHY_crsmfminpoweruSub11_crsmfminpower2_SHIFT(rev) 0
#define ACPHY_crsmfminpoweruSub11_crsmfminpower2_MASK(rev)  (0xff << ACPHY_crsmfminpoweruSub11_crsmfminpower2_SHIFT(rev))
#define ACPHY_crsmfminpoweruSub11_crsmfminpower3_SHIFT(rev) 8
#define ACPHY_crsmfminpoweruSub11_crsmfminpower3_MASK(rev)  (0xff << ACPHY_crsmfminpoweruSub11_crsmfminpower3_SHIFT(rev))

/* Register ACPHY_crsmfminpoweruSub12 */
#define ACPHY_crsmfminpoweruSub12(rev)                      0x338
#define ACPHY_crsmfminpoweruSub12_crsmfminpower4_SHIFT(rev) 0
#define ACPHY_crsmfminpoweruSub12_crsmfminpower4_MASK(rev)  (0xff << ACPHY_crsmfminpoweruSub12_crsmfminpower4_SHIFT(rev))

/* Register ACPHY_ed_crsEn */
#define ACPHY_ed_crsEn(rev)                        0x339
#define ACPHY_ed_crsEn_ed_crs20Usub1En2_SHIFT(rev) 11
#define ACPHY_ed_crsEn_ed_crs20Usub1En2_MASK(rev)  (0x1 << ACPHY_ed_crsEn_ed_crs20Usub1En2_SHIFT(rev))
#define ACPHY_ed_crsEn_ed_crs20Lsub1En2_SHIFT(rev) 10
#define ACPHY_ed_crsEn_ed_crs20Lsub1En2_MASK(rev)  (0x1 << ACPHY_ed_crsEn_ed_crs20Lsub1En2_SHIFT(rev))
#define ACPHY_ed_crsEn_ed_crs20UEn2_SHIFT(rev)     9
#define ACPHY_ed_crsEn_ed_crs20UEn2_MASK(rev)      (0x1 << ACPHY_ed_crsEn_ed_crs20UEn2_SHIFT(rev))
#define ACPHY_ed_crsEn_ed_crs20LEn2_SHIFT(rev)     8
#define ACPHY_ed_crsEn_ed_crs20LEn2_MASK(rev)      (0x1 << ACPHY_ed_crsEn_ed_crs20LEn2_SHIFT(rev))
#define ACPHY_ed_crsEn_ed_crs20Usub1En1_SHIFT(rev) 7
#define ACPHY_ed_crsEn_ed_crs20Usub1En1_MASK(rev)  (0x1 << ACPHY_ed_crsEn_ed_crs20Usub1En1_SHIFT(rev))
#define ACPHY_ed_crsEn_ed_crs20Lsub1En1_SHIFT(rev) 6
#define ACPHY_ed_crsEn_ed_crs20Lsub1En1_MASK(rev)  (0x1 << ACPHY_ed_crsEn_ed_crs20Lsub1En1_SHIFT(rev))
#define ACPHY_ed_crsEn_ed_crs20UEn1_SHIFT(rev)     5
#define ACPHY_ed_crsEn_ed_crs20UEn1_MASK(rev)      (0x1 << ACPHY_ed_crsEn_ed_crs20UEn1_SHIFT(rev))
#define ACPHY_ed_crsEn_ed_crs20LEn1_SHIFT(rev)     4
#define ACPHY_ed_crsEn_ed_crs20LEn1_MASK(rev)      (0x1 << ACPHY_ed_crsEn_ed_crs20LEn1_SHIFT(rev))
#define ACPHY_ed_crsEn_ed_crs20Usub1En0_SHIFT(rev) 3
#define ACPHY_ed_crsEn_ed_crs20Usub1En0_MASK(rev)  (0x1 << ACPHY_ed_crsEn_ed_crs20Usub1En0_SHIFT(rev))
#define ACPHY_ed_crsEn_ed_crs20Lsub1En0_SHIFT(rev) 2
#define ACPHY_ed_crsEn_ed_crs20Lsub1En0_MASK(rev)  (0x1 << ACPHY_ed_crsEn_ed_crs20Lsub1En0_SHIFT(rev))
#define ACPHY_ed_crsEn_ed_crs20UEn0_SHIFT(rev)     1
#define ACPHY_ed_crsEn_ed_crs20UEn0_MASK(rev)      (0x1 << ACPHY_ed_crsEn_ed_crs20UEn0_SHIFT(rev))
#define ACPHY_ed_crsEn_ed_crs20LEn0_SHIFT(rev)     0
#define ACPHY_ed_crsEn_ed_crs20LEn0_MASK(rev)      (0x1 << ACPHY_ed_crsEn_ed_crs20LEn0_SHIFT(rev))
#define ACPHY_ed_crsEn_ed_crs20Usub1En3_SHIFT(rev) 15
#define ACPHY_ed_crsEn_ed_crs20Usub1En3_MASK(rev)  (0x1 << ACPHY_ed_crsEn_ed_crs20Usub1En3_SHIFT(rev))
#define ACPHY_ed_crsEn_ed_crs20Lsub1En3_SHIFT(rev) 14
#define ACPHY_ed_crsEn_ed_crs20Lsub1En3_MASK(rev)  (0x1 << ACPHY_ed_crsEn_ed_crs20Lsub1En3_SHIFT(rev))
#define ACPHY_ed_crsEn_ed_crs20UEn3_SHIFT(rev)     13
#define ACPHY_ed_crsEn_ed_crs20UEn3_MASK(rev)      (0x1 << ACPHY_ed_crsEn_ed_crs20UEn3_SHIFT(rev))
#define ACPHY_ed_crsEn_ed_crs20LEn3_SHIFT(rev)     12
#define ACPHY_ed_crsEn_ed_crs20LEn3_MASK(rev)      (0x1 << ACPHY_ed_crsEn_ed_crs20LEn3_SHIFT(rev))

/* Register ACPHY_ed_crs20LAssertThresh0 */
#define ACPHY_ed_crs20LAssertThresh0(rev)                              (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x33a : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x33a)))
#define ACPHY_ed_crs20LAssertThresh0_ed_crs20LAssertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20LAssertThresh0_ed_crs20LAssertThresh0_MASK(rev)  (0xffff << ACPHY_ed_crs20LAssertThresh0_ed_crs20LAssertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20LAssertThresh1 */
#define ACPHY_ed_crs20LAssertThresh1(rev)                              (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x33b : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x33b)))
#define ACPHY_ed_crs20LAssertThresh1_ed_crs20LAssertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20LAssertThresh1_ed_crs20LAssertThresh1_MASK(rev)  (0xffff << ACPHY_ed_crs20LAssertThresh1_ed_crs20LAssertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20LDeassertThresh0 */
#define ACPHY_ed_crs20LDeassertThresh0(rev)                                (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x33c : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x33c)))
#define ACPHY_ed_crs20LDeassertThresh0_ed_crs20LDeassertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20LDeassertThresh0_ed_crs20LDeassertThresh0_MASK(rev)  (0xffff << ACPHY_ed_crs20LDeassertThresh0_ed_crs20LDeassertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20LDeassertThresh1 */
#define ACPHY_ed_crs20LDeassertThresh1(rev)                                (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x33d : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x33d)))
#define ACPHY_ed_crs20LDeassertThresh1_ed_crs20LDeassertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20LDeassertThresh1_ed_crs20LDeassertThresh1_MASK(rev)  (0xffff << ACPHY_ed_crs20LDeassertThresh1_ed_crs20LDeassertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20UAssertThresh0 */
#define ACPHY_ed_crs20UAssertThresh0(rev)                              (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x33e : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x33e)))
#define ACPHY_ed_crs20UAssertThresh0_ed_crs20UAssertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20UAssertThresh0_ed_crs20UAssertThresh0_MASK(rev)  (0xffff << ACPHY_ed_crs20UAssertThresh0_ed_crs20UAssertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20UAssertThresh1 */
#define ACPHY_ed_crs20UAssertThresh1(rev)                              (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x33f : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x33f)))
#define ACPHY_ed_crs20UAssertThresh1_ed_crs20UAssertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20UAssertThresh1_ed_crs20UAssertThresh1_MASK(rev)  (0xffff << ACPHY_ed_crs20UAssertThresh1_ed_crs20UAssertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20UDeassertThresh0 */
#define ACPHY_ed_crs20UDeassertThresh0(rev)                                (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x340 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x340)))
#define ACPHY_ed_crs20UDeassertThresh0_ed_crs20UDeassertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20UDeassertThresh0_ed_crs20UDeassertThresh0_MASK(rev)  (0xffff << ACPHY_ed_crs20UDeassertThresh0_ed_crs20UDeassertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20UDeassertThresh1 */
#define ACPHY_ed_crs20UDeassertThresh1(rev)                                (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x341 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x341)))
#define ACPHY_ed_crs20UDeassertThresh1_ed_crs20UDeassertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20UDeassertThresh1_ed_crs20UDeassertThresh1_MASK(rev)  (0xffff << ACPHY_ed_crs20UDeassertThresh1_ed_crs20UDeassertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20Lsub1AssertThresh0 */
#define ACPHY_ed_crs20Lsub1AssertThresh0(rev)                                  (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x342 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x342)))
#define ACPHY_ed_crs20Lsub1AssertThresh0_ed_crs20Lsub1AssertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20Lsub1AssertThresh0_ed_crs20Lsub1AssertThresh0_MASK(rev)  (0xffff << ACPHY_ed_crs20Lsub1AssertThresh0_ed_crs20Lsub1AssertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20Lsub1AssertThresh1 */
#define ACPHY_ed_crs20Lsub1AssertThresh1(rev)                                  (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x343 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x343)))
#define ACPHY_ed_crs20Lsub1AssertThresh1_ed_crs20Lsub1AssertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20Lsub1AssertThresh1_ed_crs20Lsub1AssertThresh1_MASK(rev)  (0xffff << ACPHY_ed_crs20Lsub1AssertThresh1_ed_crs20Lsub1AssertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20Lsub1DeassertThresh0 */
#define ACPHY_ed_crs20Lsub1DeassertThresh0(rev)                                (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x344 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x344)))
#define ACPHY_ed_crs20Lsub1DeassertThresh0_ed_crs20Lsub1DeassertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20Lsub1DeassertThresh0_ed_crs20Lsub1DeassertThresh0_MASK(rev) (0xffff << ACPHY_ed_crs20Lsub1DeassertThresh0_ed_crs20Lsub1DeassertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20Lsub1DeassertThresh1 */
#define ACPHY_ed_crs20Lsub1DeassertThresh1(rev)                                (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x345 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x345)))
#define ACPHY_ed_crs20Lsub1DeassertThresh1_ed_crs20Lsub1DeassertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20Lsub1DeassertThresh1_ed_crs20Lsub1DeassertThresh1_MASK(rev) (0xffff << ACPHY_ed_crs20Lsub1DeassertThresh1_ed_crs20Lsub1DeassertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20Usub1AssertThresh0 */
#define ACPHY_ed_crs20Usub1AssertThresh0(rev)                                  (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x346 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x346)))
#define ACPHY_ed_crs20Usub1AssertThresh0_ed_crs20Usub1AssertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20Usub1AssertThresh0_ed_crs20Usub1AssertThresh0_MASK(rev)  (0xffff << ACPHY_ed_crs20Usub1AssertThresh0_ed_crs20Usub1AssertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20Usub1AssertThresh1 */
#define ACPHY_ed_crs20Usub1AssertThresh1(rev)                                  (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x347 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x347)))
#define ACPHY_ed_crs20Usub1AssertThresh1_ed_crs20Usub1AssertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20Usub1AssertThresh1_ed_crs20Usub1AssertThresh1_MASK(rev)  (0xffff << ACPHY_ed_crs20Usub1AssertThresh1_ed_crs20Usub1AssertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20Usub1DeassertThresh0 */
#define ACPHY_ed_crs20Usub1DeassertThresh0(rev)                                (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x348 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x348)))
#define ACPHY_ed_crs20Usub1DeassertThresh0_ed_crs20Usub1DeassertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20Usub1DeassertThresh0_ed_crs20Usub1DeassertThresh0_MASK(rev) (0xffff << ACPHY_ed_crs20Usub1DeassertThresh0_ed_crs20Usub1DeassertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20Usub1DeassertThresh1 */
#define ACPHY_ed_crs20Usub1DeassertThresh1(rev)                                (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x349 : (ACREV_GE(rev,32) ? INVALID_ADDRESS : 0x349)))
#define ACPHY_ed_crs20Usub1DeassertThresh1_ed_crs20Usub1DeassertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20Usub1DeassertThresh1_ed_crs20Usub1DeassertThresh1_MASK(rev) (0xffff << ACPHY_ed_crs20Usub1DeassertThresh1_ed_crs20Usub1DeassertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs */
#define ACPHY_ed_crs(rev)                 0x34a
#define ACPHY_ed_crs_ed20_crs2_SHIFT(rev) 8
#define ACPHY_ed_crs_ed20_crs2_MASK(rev)  (0xf << ACPHY_ed_crs_ed20_crs2_SHIFT(rev))
#define ACPHY_ed_crs_ed20_crs1_SHIFT(rev) 4
#define ACPHY_ed_crs_ed20_crs1_MASK(rev)  (0xf << ACPHY_ed_crs_ed20_crs1_SHIFT(rev))
#define ACPHY_ed_crs_ed20_crs0_SHIFT(rev) 0
#define ACPHY_ed_crs_ed20_crs0_MASK(rev)  (0xf << ACPHY_ed_crs_ed20_crs0_SHIFT(rev))
#define ACPHY_ed_crs_ed20_crs3_SHIFT(rev) 12
#define ACPHY_ed_crs_ed20_crs3_MASK(rev)  (0xf << ACPHY_ed_crs_ed20_crs3_SHIFT(rev))

/* Register ACPHY_bphyaciThresh0 */
#define ACPHY_bphyaciThresh0(rev)                      0x34d
#define ACPHY_bphyaciThresh0_bphyaciThresh0_SHIFT(rev) 0
#define ACPHY_bphyaciThresh0_bphyaciThresh0_MASK(rev)  (0x1fff << ACPHY_bphyaciThresh0_bphyaciThresh0_SHIFT(rev))

/* Register ACPHY_bphyaciThresh1 */
#define ACPHY_bphyaciThresh1(rev)                      0x34e
#define ACPHY_bphyaciThresh1_bphyaciThresh1_SHIFT(rev) 0
#define ACPHY_bphyaciThresh1_bphyaciThresh1_MASK(rev)  (0x1fff << ACPHY_bphyaciThresh1_bphyaciThresh1_SHIFT(rev))

/* Register ACPHY_bphyaciThresh2 */
#define ACPHY_bphyaciThresh2(rev)                      0x34f
#define ACPHY_bphyaciThresh2_bphyaciThresh2_SHIFT(rev) 0
#define ACPHY_bphyaciThresh2_bphyaciThresh2_MASK(rev)  (0x1fff << ACPHY_bphyaciThresh2_bphyaciThresh2_SHIFT(rev))

/* Register ACPHY_bphyaciThresh3 */
#define ACPHY_bphyaciThresh3(rev)                      0x350
#define ACPHY_bphyaciThresh3_bphyaciThresh3_SHIFT(rev) 0
#define ACPHY_bphyaciThresh3_bphyaciThresh3_MASK(rev)  (0x1fff << ACPHY_bphyaciThresh3_bphyaciThresh3_SHIFT(rev))

/* Register ACPHY_bphyaciPwrThresh0 */
#define ACPHY_bphyaciPwrThresh0(rev)                         0x351
#define ACPHY_bphyaciPwrThresh0_bphyaciPwrThresh0_SHIFT(rev) 0
#define ACPHY_bphyaciPwrThresh0_bphyaciPwrThresh0_MASK(rev)  (0x1fff << ACPHY_bphyaciPwrThresh0_bphyaciPwrThresh0_SHIFT(rev))

/* Register ACPHY_bphyaciPwrThresh1 */
#define ACPHY_bphyaciPwrThresh1(rev)                         0x352
#define ACPHY_bphyaciPwrThresh1_bphyaciPwrThresh1_SHIFT(rev) 0
#define ACPHY_bphyaciPwrThresh1_bphyaciPwrThresh1_MASK(rev)  (0x1fff << ACPHY_bphyaciPwrThresh1_bphyaciPwrThresh1_SHIFT(rev))

/* Register ACPHY_bphyaciPwrThresh2 */
#define ACPHY_bphyaciPwrThresh2(rev)                         0x353
#define ACPHY_bphyaciPwrThresh2_bphyaciPwrThresh2_SHIFT(rev) 0
#define ACPHY_bphyaciPwrThresh2_bphyaciPwrThresh2_MASK(rev)  (0x1fff << ACPHY_bphyaciPwrThresh2_bphyaciPwrThresh2_SHIFT(rev))

/* Register ACPHY_CRSidleTimeCrsOnCountLo */
#define ACPHY_CRSidleTimeCrsOnCountLo(rev)                            0x354
#define ACPHY_CRSidleTimeCrsOnCountLo_idleTimeCrsOnCountLo_SHIFT(rev) 0
#define ACPHY_CRSidleTimeCrsOnCountLo_idleTimeCrsOnCountLo_MASK(rev)  (0xffff << ACPHY_CRSidleTimeCrsOnCountLo_idleTimeCrsOnCountLo_SHIFT(rev))

/* Register ACPHY_CRSidleTimeCrsOnCountHi */
#define ACPHY_CRSidleTimeCrsOnCountHi(rev)                            0x355
#define ACPHY_CRSidleTimeCrsOnCountHi_idleTimeCrsOnCountHi_SHIFT(rev) 0
#define ACPHY_CRSidleTimeCrsOnCountHi_idleTimeCrsOnCountHi_MASK(rev)  (0xffff << ACPHY_CRSidleTimeCrsOnCountHi_idleTimeCrsOnCountHi_SHIFT(rev))

/* Register ACPHY_CRSidleTimeMeasTimeCountLo */
#define ACPHY_CRSidleTimeMeasTimeCountLo(rev)                               0x356
#define ACPHY_CRSidleTimeMeasTimeCountLo_idleTimeMeasTimeCountLo_SHIFT(rev) 0
#define ACPHY_CRSidleTimeMeasTimeCountLo_idleTimeMeasTimeCountLo_MASK(rev)  (0xffff << ACPHY_CRSidleTimeMeasTimeCountLo_idleTimeMeasTimeCountLo_SHIFT(rev))

/* Register ACPHY_CRSidleTimeMeasTimeCountHi */
#define ACPHY_CRSidleTimeMeasTimeCountHi(rev)                               0x357
#define ACPHY_CRSidleTimeMeasTimeCountHi_idleTimeMeasTimeCountHi_SHIFT(rev) 0
#define ACPHY_CRSidleTimeMeasTimeCountHi_idleTimeMeasTimeCountHi_MASK(rev)  (0xffff << ACPHY_CRSidleTimeMeasTimeCountHi_idleTimeMeasTimeCountHi_SHIFT(rev))

/* Register ACPHY_drop20sCtrl1 */
#define ACPHY_drop20sCtrl1(rev)                        0x358
#define ACPHY_drop20sCtrl1_drop20sLegByp_SHIFT(rev)    15
#define ACPHY_drop20sCtrl1_drop20sLegByp_MASK(rev)     (0x1 << ACPHY_drop20sCtrl1_drop20sLegByp_SHIFT(rev))
#define ACPHY_drop20sCtrl1_drop20sNonLegByp_SHIFT(rev) 14
#define ACPHY_drop20sCtrl1_drop20sNonLegByp_MASK(rev)  (0x1 << ACPHY_drop20sCtrl1_drop20sNonLegByp_SHIFT(rev))
#define ACPHY_drop20sCtrl1_drop20SpwrTh_SHIFT(rev)     0
#define ACPHY_drop20sCtrl1_drop20SpwrTh_MASK(rev)      (0xff << ACPHY_drop20sCtrl1_drop20SpwrTh_SHIFT(rev))

/* Register ACPHY_drop20sCtrl2 */
#define ACPHY_drop20sCtrl2(rev)                       0x359
#define ACPHY_drop20sCtrl2_phycrs20SpwrTh_SHIFT(rev)  0
#define ACPHY_drop20sCtrl2_phycrs20SpwrTh_MASK(rev)   (0xfff << ACPHY_drop20sCtrl2_phycrs20SpwrTh_SHIFT(rev))
#define ACPHY_drop20sCtrl2_count20SMaskNEn_SHIFT(rev) 15
#define ACPHY_drop20sCtrl2_count20SMaskNEn_MASK(rev)  (0x1 << ACPHY_drop20sCtrl2_count20SMaskNEn_SHIFT(rev))
#define ACPHY_drop20sCtrl2_count20SMaskN_SHIFT(rev)   12
#define ACPHY_drop20sCtrl2_count20SMaskN_MASK(rev)    (0x7 << ACPHY_drop20sCtrl2_count20SMaskN_SHIFT(rev))

/* Register ACPHY_drop20sCtrl3 */
#define ACPHY_drop20sCtrl3(rev)                               0x35a
#define ACPHY_drop20sCtrl3_phycrs40SpwrTh_SHIFT(rev)          0
#define ACPHY_drop20sCtrl3_phycrs40SpwrTh_MASK(rev)           (0xfff << ACPHY_drop20sCtrl3_phycrs40SpwrTh_SHIFT(rev))
#define ACPHY_drop20sCtrl3_count20Sclear_SHIFT(rev)           15
#define ACPHY_drop20sCtrl3_count20Sclear_MASK(rev)            (0x1 << ACPHY_drop20sCtrl3_count20Sclear_SHIFT(rev))
#define ACPHY_drop20sCtrl3_count20SReloadDis_SHIFT(rev)       14
#define ACPHY_drop20sCtrl3_count20SReloadDis_MASK(rev)        (0x1 << ACPHY_drop20sCtrl3_count20SReloadDis_SHIFT(rev))
#define ACPHY_drop20sCtrl3_count20SReloadSigErrChk_SHIFT(rev) 13
#define ACPHY_drop20sCtrl3_count20SReloadSigErrChk_MASK(rev)  (0x1 << ACPHY_drop20sCtrl3_count20SReloadSigErrChk_SHIFT(rev))
#define ACPHY_drop20sCtrl3_count20SInitValSignChk_SHIFT(rev)  12
#define ACPHY_drop20sCtrl3_count20SInitValSignChk_MASK(rev)   (0x1 << ACPHY_drop20sCtrl3_count20SInitValSignChk_SHIFT(rev))

/* Register ACPHY_bphyPreDetectThreshold0 */
#define ACPHY_bphyPreDetectThreshold0(rev)                            (ACREV_GE(rev,32) ? 0x35c : (ACREV_GE(rev,26) ? 0x35b : (ACREV_GE(rev,24) ? 0x35c : (ACREV_GE(rev,20) ? 0x35b : (ACREV_GE(rev,19) ? 0x35c : (ACREV_GE(rev,13) ? 0x35b : (ACREV_GE(rev,12) ? 0x35c : (ACREV_GE(rev,2) ? 0x35b : INVALID_ADDRESS))))))))
#define ACPHY_bphyPreDetectThreshold0_ac_det_1us_min_pwr_0_SHIFT(rev) 0
#define ACPHY_bphyPreDetectThreshold0_ac_det_1us_min_pwr_0_MASK(rev)  (0x1fff << ACPHY_bphyPreDetectThreshold0_ac_det_1us_min_pwr_0_SHIFT(rev))

/* Register ACPHY_bphyPreDetectThreshold1 */
#define ACPHY_bphyPreDetectThreshold1(rev)                            (ACREV_GE(rev,32) ? 0x35d : (ACREV_GE(rev,26) ? 0x35c : (ACREV_GE(rev,24) ? 0x35d : (ACREV_GE(rev,20) ? 0x35c : (ACREV_GE(rev,19) ? 0x35d : (ACREV_GE(rev,13) ? 0x35c : (ACREV_GE(rev,12) ? 0x35d : (ACREV_GE(rev,2) ? 0x35c : INVALID_ADDRESS))))))))
#define ACPHY_bphyPreDetectThreshold1_ac_det_1us_min_pwr_1_SHIFT(rev) 0
#define ACPHY_bphyPreDetectThreshold1_ac_det_1us_min_pwr_1_MASK(rev)  (0x1fff << ACPHY_bphyPreDetectThreshold1_ac_det_1us_min_pwr_1_SHIFT(rev))

/* Register ACPHY_bphyPreDetectThreshold2 */
#define ACPHY_bphyPreDetectThreshold2(rev)                            (ACREV_GE(rev,32) ? 0x35e : (ACREV_GE(rev,26) ? 0x35d : (ACREV_GE(rev,24) ? 0x35e : (ACREV_GE(rev,20) ? 0x35d : (ACREV_GE(rev,19) ? 0x35e : (ACREV_GE(rev,13) ? 0x35d : (ACREV_GE(rev,12) ? 0x35e : (ACREV_GE(rev,2) ? 0x35d : INVALID_ADDRESS))))))))
#define ACPHY_bphyPreDetectThreshold2_ac_det_1us_min_pwr_2_SHIFT(rev) 0
#define ACPHY_bphyPreDetectThreshold2_ac_det_1us_min_pwr_2_MASK(rev)  (0x1fff << ACPHY_bphyPreDetectThreshold2_ac_det_1us_min_pwr_2_SHIFT(rev))

/* Register ACPHY_bphyPreDetectThreshold3 */
#define ACPHY_bphyPreDetectThreshold3(rev)                            (ACREV_GE(rev,32) ? 0x35f : (ACREV_GE(rev,26) ? 0x35e : (ACREV_GE(rev,24) ? 0x35f : (ACREV_GE(rev,20) ? 0x35e : (ACREV_GE(rev,19) ? 0x35f : (ACREV_GE(rev,13) ? 0x35e : (ACREV_GE(rev,12) ? 0x35f : (ACREV_GE(rev,2) ? 0x35e : INVALID_ADDRESS))))))))
#define ACPHY_bphyPreDetectThreshold3_ac_det_1us_min_pwr_3_SHIFT(rev) 0
#define ACPHY_bphyPreDetectThreshold3_ac_det_1us_min_pwr_3_MASK(rev)  (0x1fff << ACPHY_bphyPreDetectThreshold3_ac_det_1us_min_pwr_3_SHIFT(rev))

/* Register ACPHY_bphyPreDetectThreshold4 */
#define ACPHY_bphyPreDetectThreshold4(rev)                            (ACREV_GE(rev,32) ? 0x360 : (ACREV_GE(rev,26) ? 0x35f : (ACREV_GE(rev,24) ? 0x360 : (ACREV_GE(rev,20) ? 0x35f : (ACREV_GE(rev,19) ? 0x360 : (ACREV_GE(rev,13) ? 0x35f : (ACREV_GE(rev,12) ? 0x360 : (ACREV_GE(rev,2) ? 0x35f : INVALID_ADDRESS))))))))
#define ACPHY_bphyPreDetectThreshold4_ac_det_1us_min_pwr_4_SHIFT(rev) 0
#define ACPHY_bphyPreDetectThreshold4_ac_det_1us_min_pwr_4_MASK(rev)  (0x1fff << ACPHY_bphyPreDetectThreshold4_ac_det_1us_min_pwr_4_SHIFT(rev))

/* Register ACPHY_bphyPreDetectThreshold5 */
#define ACPHY_bphyPreDetectThreshold5(rev)                           (ACREV_GE(rev,32) ? 0x361 : (ACREV_GE(rev,26) ? 0x360 : (ACREV_GE(rev,24) ? 0x361 : (ACREV_GE(rev,20) ? 0x360 : (ACREV_GE(rev,19) ? 0x361 : (ACREV_GE(rev,13) ? 0x360 : (ACREV_GE(rev,12) ? 0x361 : (ACREV_GE(rev,2) ? 0x360 : INVALID_ADDRESS))))))))
#define ACPHY_bphyPreDetectThreshold5_log2_rho_sqr_1us_th_SHIFT(rev) 0
#define ACPHY_bphyPreDetectThreshold5_log2_rho_sqr_1us_th_MASK(rev)  (0x1ff << ACPHY_bphyPreDetectThreshold5_log2_rho_sqr_1us_th_SHIFT(rev))

/* Register ACPHY_bphyPreDetectThreshold6 */
#define ACPHY_bphyPreDetectThreshold6(rev)                         (ACREV_GE(rev,32) ? 0x362 : (ACREV_GE(rev,26) ? 0x361 : (ACREV_GE(rev,24) ? 0x362 : (ACREV_GE(rev,20) ? 0x361 : (ACREV_GE(rev,19) ? 0x362 : (ACREV_GE(rev,13) ? 0x361 : (ACREV_GE(rev,12) ? 0x362 : (ACREV_GE(rev,2) ? 0x361 : INVALID_ADDRESS))))))))
#define ACPHY_bphyPreDetectThreshold6_ac_det_1us_aci_th_SHIFT(rev) 0
#define ACPHY_bphyPreDetectThreshold6_ac_det_1us_aci_th_MASK(rev)  (0x1fff << ACPHY_bphyPreDetectThreshold6_ac_det_1us_aci_th_SHIFT(rev))

/* Register ACPHY_bphyPreDetectTimer */
#define ACPHY_bphyPreDetectTimer(rev)                             (ACREV_GE(rev,32) ? 0x363 : (ACREV_GE(rev,26) ? 0x362 : (ACREV_GE(rev,24) ? 0x363 : (ACREV_GE(rev,20) ? 0x362 : (ACREV_GE(rev,19) ? 0x363 : (ACREV_GE(rev,13) ? 0x362 : (ACREV_GE(rev,12) ? 0x363 : (ACREV_GE(rev,2) ? 0x362 : INVALID_ADDRESS))))))))
#define ACPHY_bphyPreDetectTimer_ac_det_1us_set_timer_SHIFT(rev)  0
#define ACPHY_bphyPreDetectTimer_ac_det_1us_set_timer_MASK(rev)   (0x1f << ACPHY_bphyPreDetectTimer_ac_det_1us_set_timer_SHIFT(rev))
#define ACPHY_bphyPreDetectTimer_ac_det_1us_hold_timer_SHIFT(rev) 5
#define ACPHY_bphyPreDetectTimer_ac_det_1us_hold_timer_MASK(rev)  (0x3ff << ACPHY_bphyPreDetectTimer_ac_det_1us_hold_timer_SHIFT(rev))

/* Register ACPHY_bOverAGParams */
#define ACPHY_bOverAGParams(rev)                           (ACREV_GE(rev,32) ? 0x364 : (ACREV_GE(rev,26) ? 0x363 : (ACREV_GE(rev,24) ? 0x364 : (ACREV_GE(rev,20) ? 0x363 : (ACREV_GE(rev,19) ? 0x364 : (ACREV_GE(rev,13) ? 0x363 : (ACREV_GE(rev,12) ? 0x364 : (ACREV_GE(rev,2) ? 0x363 : INVALID_ADDRESS))))))))
#define ACPHY_bOverAGParams_bOverAGlog2RhoSqrth_SHIFT(rev) 0
#define ACPHY_bOverAGParams_bOverAGlog2RhoSqrth_MASK(rev)  (0x3ff << ACPHY_bOverAGParams_bOverAGlog2RhoSqrth_SHIFT(rev))
#define ACPHY_bOverAGParams_bOverAGHoldCount_SHIFT(rev)    10
#define ACPHY_bOverAGParams_bOverAGHoldCount_MASK(rev)     (0x3f << ACPHY_bOverAGParams_bOverAGHoldCount_SHIFT(rev))

/* Register ACPHY_PhaseTrackOffset */
#define ACPHY_PhaseTrackOffset(rev)                      0x370
#define ACPHY_PhaseTrackOffset_mScale_SHIFT(rev)         0
#define ACPHY_PhaseTrackOffset_mScale_MASK(rev)          (0xf << ACPHY_PhaseTrackOffset_mScale_SHIFT(rev))
#define ACPHY_PhaseTrackOffset_cpeScaleEnbl_SHIFT(rev)   14
#define ACPHY_PhaseTrackOffset_cpeScaleEnbl_MASK(rev)    (0x1 << ACPHY_PhaseTrackOffset_cpeScaleEnbl_SHIFT(rev))
#define ACPHY_PhaseTrackOffset_txpncorrelated_SHIFT(rev) 15
#define ACPHY_PhaseTrackOffset_txpncorrelated_MASK(rev)  (0x1 << ACPHY_PhaseTrackOffset_txpncorrelated_SHIFT(rev))
#define ACPHY_PhaseTrackOffset_sfo_corr_ulb_SHIFT(rev)   13
#define ACPHY_PhaseTrackOffset_sfo_corr_ulb_MASK(rev)    (0x1 << ACPHY_PhaseTrackOffset_sfo_corr_ulb_SHIFT(rev))
#define ACPHY_PhaseTrackOffset_sfo_nseg_SHIFT(rev)       12
#define ACPHY_PhaseTrackOffset_sfo_nseg_MASK(rev)        (0x1 << ACPHY_PhaseTrackOffset_sfo_nseg_SHIFT(rev))

/* Register ACPHY_BW1a */
#define ACPHY_BW1a(rev)              (ACREV_GE(rev,32) ? 0x371 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x371 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : 0x371))))
#define ACPHY_BW1a_highBW_SHIFT(rev) 0
#define ACPHY_BW1a_highBW_MASK(rev)  (0x1fff << ACPHY_BW1a_highBW_SHIFT(rev))

/* Register ACPHY_BW2 */
#define ACPHY_BW2(rev)             0x372
#define ACPHY_BW2_midBW_SHIFT(rev) 0
#define ACPHY_BW2_midBW_MASK(rev)  (ACREV_GE(rev,40) ? (0x1fff << ACPHY_BW2_midBW_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0xffff << ACPHY_BW2_midBW_SHIFT(rev)) : (ACREV_GE(rev,32) ? (0x1fff << ACPHY_BW2_midBW_SHIFT(rev)) : (ACREV_GE(rev,27) ? (0xffff << ACPHY_BW2_midBW_SHIFT(rev)) : (0x1fff << ACPHY_BW2_midBW_SHIFT(rev))))))

/* Register ACPHY_BW3 */
#define ACPHY_BW3(rev)             (ACREV_GE(rev,32) ? 0x373 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x373 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : 0x373))))
#define ACPHY_BW3_lowBW_SHIFT(rev) 0
#define ACPHY_BW3_lowBW_MASK(rev)  (0x1fff << ACPHY_BW3_lowBW_SHIFT(rev))

/* Register ACPHY_BW4 */
#define ACPHY_BW4(rev)                 (ACREV_GE(rev,32) ? 0x374 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x374 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : 0x374))))
#define ACPHY_BW4_highScale_SHIFT(rev) 0
#define ACPHY_BW4_highScale_MASK(rev)  (0x1fff << ACPHY_BW4_highScale_SHIFT(rev))

/* Register ACPHY_BW5 */
#define ACPHY_BW5(rev)                0x375
#define ACPHY_BW5_midScale_SHIFT(rev) 0
#define ACPHY_BW5_midScale_MASK(rev)  (0xfff << ACPHY_BW5_midScale_SHIFT(rev))

/* Register ACPHY_BW6 */
#define ACPHY_BW6(rev)                (ACREV_GE(rev,32) ? 0x376 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x376 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : 0x376))))
#define ACPHY_BW6_lowScale_SHIFT(rev) 0
#define ACPHY_BW6_lowScale_MASK(rev)  (0x1fff << ACPHY_BW6_lowScale_SHIFT(rev))

/* Register ACPHY_LowPwrCtrl */
#define ACPHY_LowPwrCtrl(rev)                       (ACREV_GE(rev,2) ? 0x377 : INVALID_ADDRESS)
#define ACPHY_LowPwrCtrl_lowpwrCfoBypass_SHIFT(rev) 0
#define ACPHY_LowPwrCtrl_lowpwrCfoBypass_MASK(rev)  (0x1 << ACPHY_LowPwrCtrl_lowpwrCfoBypass_SHIFT(rev))

/* Register ACPHY_iqloCalCmd */
#define ACPHY_iqloCalCmd(rev)                           0x380
#define ACPHY_iqloCalCmd_iqloCalCmd_SHIFT(rev)          15
#define ACPHY_iqloCalCmd_iqloCalCmd_MASK(rev)           (0x1 << ACPHY_iqloCalCmd_iqloCalCmd_SHIFT(rev))
#define ACPHY_iqloCalCmd_iqloCalDFTCmd_SHIFT(rev)       14
#define ACPHY_iqloCalCmd_iqloCalDFTCmd_MASK(rev)        (0x1 << ACPHY_iqloCalCmd_iqloCalDFTCmd_SHIFT(rev))
#define ACPHY_iqloCalCmd_core2cal_SHIFT(rev)            12
#define ACPHY_iqloCalCmd_core2cal_MASK(rev)             (0x3 << ACPHY_iqloCalCmd_core2cal_SHIFT(rev))
#define ACPHY_iqloCalCmd_cal_type_SHIFT(rev)            8
#define ACPHY_iqloCalCmd_cal_type_MASK(rev)             (0xf << ACPHY_iqloCalCmd_cal_type_SHIFT(rev))
#define ACPHY_iqloCalCmd_stepsize_start_log2_SHIFT(rev) 4
#define ACPHY_iqloCalCmd_stepsize_start_log2_MASK(rev)  (0xf << ACPHY_iqloCalCmd_stepsize_start_log2_SHIFT(rev))
#define ACPHY_iqloCalCmd_num_of_level_SHIFT(rev)        0
#define ACPHY_iqloCalCmd_num_of_level_MASK(rev)         (0xf << ACPHY_iqloCalCmd_num_of_level_SHIFT(rev))

/* Register ACPHY_iqloCalCmdNnum */
#define ACPHY_iqloCalCmdNnum(rev)                            0x381
#define ACPHY_iqloCalCmdNnum_N_settle_search_log2_SHIFT(rev) 12
#define ACPHY_iqloCalCmdNnum_N_settle_search_log2_MASK(rev)  (0xf << ACPHY_iqloCalCmdNnum_N_settle_search_log2_SHIFT(rev))
#define ACPHY_iqloCalCmdNnum_N_meas_search_log2_SHIFT(rev)   8
#define ACPHY_iqloCalCmdNnum_N_meas_search_log2_MASK(rev)    (0xf << ACPHY_iqloCalCmdNnum_N_meas_search_log2_SHIFT(rev))
#define ACPHY_iqloCalCmdNnum_N_settle_gctl_log2_SHIFT(rev)   4
#define ACPHY_iqloCalCmdNnum_N_settle_gctl_log2_MASK(rev)    (0xf << ACPHY_iqloCalCmdNnum_N_settle_gctl_log2_SHIFT(rev))
#define ACPHY_iqloCalCmdNnum_N_meas_gctl_log2_SHIFT(rev)     0
#define ACPHY_iqloCalCmdNnum_N_meas_gctl_log2_MASK(rev)      (0xf << ACPHY_iqloCalCmdNnum_N_meas_gctl_log2_SHIFT(rev))

/* Register ACPHY_iqloCalCmdGctl */
#define ACPHY_iqloCalCmdGctl(rev)                        0x382
#define ACPHY_iqloCalCmdGctl_iqlo_cal_en_SHIFT(rev)      15
#define ACPHY_iqloCalCmdGctl_iqlo_cal_en_MASK(rev)       (0x1 << ACPHY_iqloCalCmdGctl_iqlo_cal_en_SHIFT(rev))
#define ACPHY_iqloCalCmdGctl_index_gctl_start_SHIFT(rev) 8
#define ACPHY_iqloCalCmdGctl_index_gctl_start_MASK(rev)  (0x1f << ACPHY_iqloCalCmdGctl_index_gctl_start_SHIFT(rev))
#define ACPHY_iqloCalCmdGctl_gctl_LADlen_d2_SHIFT(rev)   0
#define ACPHY_iqloCalCmdGctl_gctl_LADlen_d2_MASK(rev)    (0xf << ACPHY_iqloCalCmdGctl_gctl_LADlen_d2_SHIFT(rev))

/* Register ACPHY_iqloCalgtlthres */
#define ACPHY_iqloCalgtlthres(rev)                         0x383
#define ACPHY_iqloCalgtlthres_gctl_threshold_d2_SHIFT(rev) 0
#define ACPHY_iqloCalgtlthres_gctl_threshold_d2_MASK(rev)  (0xff << ACPHY_iqloCalgtlthres_gctl_threshold_d2_SHIFT(rev))
#define ACPHY_iqloCalgtlthres_iqlo_cal_en_clk_SHIFT(rev)   8
#define ACPHY_iqloCalgtlthres_iqlo_cal_en_clk_MASK(rev)    (0x1 << ACPHY_iqloCalgtlthres_iqlo_cal_en_clk_SHIFT(rev))

/* Register ACPHY_BphyControl1 */
#define ACPHY_BphyControl1(rev)                         0x390
#define ACPHY_BphyControl1_adccompCtrl_SHIFT(rev)       0
#define ACPHY_BphyControl1_adccompCtrl_MASK(rev)        (0x1 << ACPHY_BphyControl1_adccompCtrl_SHIFT(rev))
#define ACPHY_BphyControl1_flipiq_adccompout_SHIFT(rev) 1
#define ACPHY_BphyControl1_flipiq_adccompout_MASK(rev)  (0x1 << ACPHY_BphyControl1_flipiq_adccompout_SHIFT(rev))
#define ACPHY_BphyControl1_framedelay_SHIFT(rev)        2
#define ACPHY_BphyControl1_framedelay_MASK(rev)         (0x3ff << ACPHY_BphyControl1_framedelay_SHIFT(rev))
#define ACPHY_BphyControl1_cck_active_5G_SHIFT(rev)     12
#define ACPHY_BphyControl1_cck_active_5G_MASK(rev)      (0x1 << ACPHY_BphyControl1_cck_active_5G_SHIFT(rev))

/* Register ACPHY_BphyControl2 */
#define ACPHY_BphyControl2(rev)                0x391
#define ACPHY_BphyControl2_macdelay_SHIFT(rev) 5
#define ACPHY_BphyControl2_macdelay_MASK(rev)  (0x3ff << ACPHY_BphyControl2_macdelay_SHIFT(rev))

/* Register ACPHY_gpioLoOutEn */
#define ACPHY_gpioLoOutEn(rev)                   0x392
#define ACPHY_gpioLoOutEn_gpioLoOutEn_SHIFT(rev) 0
#define ACPHY_gpioLoOutEn_gpioLoOutEn_MASK(rev)  (0xffff << ACPHY_gpioLoOutEn_gpioLoOutEn_SHIFT(rev))

/* Register ACPHY_gpioHiOutEn */
#define ACPHY_gpioHiOutEn(rev)                   0x393
#define ACPHY_gpioHiOutEn_gpioHiOutEn_SHIFT(rev) 0
#define ACPHY_gpioHiOutEn_gpioHiOutEn_MASK(rev)  (0xffff << ACPHY_gpioHiOutEn_gpioHiOutEn_SHIFT(rev))

/* Register ACPHY_gpioSel */
#define ACPHY_gpioSel(rev)               0x394
#define ACPHY_gpioSel_gpioSel_SHIFT(rev) 0
#define ACPHY_gpioSel_gpioSel_MASK(rev)  (0x1fff << ACPHY_gpioSel_gpioSel_SHIFT(rev))

/* Register ACPHY_gpioClkControl */
#define ACPHY_gpioClkControl(rev)                    0x395
#define ACPHY_gpioClkControl_gpioClkSel_SHIFT(rev)   0
#define ACPHY_gpioClkControl_gpioClkSel_MASK(rev)    (0x1 << ACPHY_gpioClkControl_gpioClkSel_SHIFT(rev))
#define ACPHY_gpioClkControl_gpioClkOutEn_SHIFT(rev) 1
#define ACPHY_gpioClkControl_gpioClkOutEn_MASK(rev)  (0x1 << ACPHY_gpioClkControl_gpioClkOutEn_SHIFT(rev))
#define ACPHY_gpioClkControl_gpioEn_SHIFT(rev)       2
#define ACPHY_gpioClkControl_gpioEn_MASK(rev)        (0x1 << ACPHY_gpioClkControl_gpioEn_SHIFT(rev))

/* Register ACPHY_BphyControl5 */
#define ACPHY_BphyControl5(rev)                          0x396
#define ACPHY_BphyControl5_bphyCrsCntLngValue_SHIFT(rev) 0
#define ACPHY_BphyControl5_bphyCrsCntLngValue_MASK(rev)  (0xff << ACPHY_BphyControl5_bphyCrsCntLngValue_SHIFT(rev))
#define ACPHY_BphyControl5_bphyCrsCntShtValue_SHIFT(rev) 8
#define ACPHY_BphyControl5_bphyCrsCntShtValue_MASK(rev)  (0xff << ACPHY_BphyControl5_bphyCrsCntShtValue_SHIFT(rev))

/* Register ACPHY_BphyControl3 */
#define ACPHY_BphyControl3(rev)                            0x397
#define ACPHY_BphyControl3_bphyScale20MHz_SHIFT(rev)       0
#define ACPHY_BphyControl3_bphyScale20MHz_MASK(rev)        (0xff << ACPHY_BphyControl3_bphyScale20MHz_SHIFT(rev))
#define ACPHY_BphyControl3_bphyFrmStartCntValue_SHIFT(rev) 8
#define ACPHY_BphyControl3_bphyFrmStartCntValue_MASK(rev)  (0xff << ACPHY_BphyControl3_bphyFrmStartCntValue_SHIFT(rev))

/* Register ACPHY_BphyControl4 */
#define ACPHY_BphyControl4(rev)                           0x398
#define ACPHY_BphyControl4_bphyFrmTailCntValue_SHIFT(rev) 0
#define ACPHY_BphyControl4_bphyFrmTailCntValue_MASK(rev)  (0x3ff << ACPHY_BphyControl4_bphyFrmTailCntValue_SHIFT(rev))

/* Register ACPHY_BphyControl6 */
#define ACPHY_BphyControl6(rev)                      0x399
#define ACPHY_BphyControl6_bphyScale40Dup_SHIFT(rev) 0
#define ACPHY_BphyControl6_bphyScale40Dup_MASK(rev)  (0xff << ACPHY_BphyControl6_bphyScale40Dup_SHIFT(rev))

/* Register ACPHY_BphyControl7 */
#define ACPHY_BphyControl7(rev)                         0x39a
#define ACPHY_BphyControl7_bphyTxCrsExtLong_SHIFT(rev)  0
#define ACPHY_BphyControl7_bphyTxCrsExtLong_MASK(rev)   (0xff << ACPHY_BphyControl7_bphyTxCrsExtLong_SHIFT(rev))
#define ACPHY_BphyControl7_bphyTxCrsExtShort_SHIFT(rev) 8
#define ACPHY_BphyControl7_bphyTxCrsExtShort_MASK(rev)  (0xff << ACPHY_BphyControl7_bphyTxCrsExtShort_SHIFT(rev))

/* Register ACPHY_gpioSel_core */
#define ACPHY_gpioSel_core(rev)                    0x39c
#define ACPHY_gpioSel_core_gpioSel_core_SHIFT(rev) 0
#define ACPHY_gpioSel_core_gpioSel_core_MASK(rev)  (0x3 << ACPHY_gpioSel_core_gpioSel_core_SHIFT(rev))

/* Register ACPHY_bphyBBConfig */
#define ACPHY_bphyBBConfig(rev)                     0x3a1
#define ACPHY_bphyBBConfig_SleepControl_SHIFT(rev)  3
#define ACPHY_bphyBBConfig_SleepControl_MASK(rev)   (0x7 << ACPHY_bphyBBConfig_SleepControl_SHIFT(rev))
#define ACPHY_bphyBBConfig_PassBadFrames_SHIFT(rev) 6
#define ACPHY_bphyBBConfig_PassBadFrames_MASK(rev)  (0x1 << ACPHY_bphyBBConfig_PassBadFrames_SHIFT(rev))
#define ACPHY_bphyBBConfig_AntDiv_SHIFT(rev)        7
#define ACPHY_bphyBBConfig_AntDiv_MASK(rev)         (0x3 << ACPHY_bphyBBConfig_AntDiv_SHIFT(rev))
#define ACPHY_bphyBBConfig_SFDFree_SHIFT(rev)       9
#define ACPHY_bphyBBConfig_SFDFree_MASK(rev)        (0x1 << ACPHY_bphyBBConfig_SFDFree_SHIFT(rev))
#define ACPHY_bphyBBConfig_Darwin_SHIFT(rev)        12
#define ACPHY_bphyBBConfig_Darwin_MASK(rev)         (0x1 << ACPHY_bphyBBConfig_Darwin_SHIFT(rev))
#define ACPHY_bphyBBConfig_UseMtxParity_SHIFT(rev)  13
#define ACPHY_bphyBBConfig_UseMtxParity_MASK(rev)   (0x1 << ACPHY_bphyBBConfig_UseMtxParity_SHIFT(rev))
#define ACPHY_bphyBBConfig_resetCCA_SHIFT(rev)      14
#define ACPHY_bphyBBConfig_resetCCA_MASK(rev)       (0x1 << ACPHY_bphyBBConfig_resetCCA_SHIFT(rev))
#define ACPHY_bphyBBConfig_MacResetRX_SHIFT(rev)    15
#define ACPHY_bphyBBConfig_MacResetRX_MASK(rev)     (0x1 << ACPHY_bphyBBConfig_MacResetRX_SHIFT(rev))

/* Register ACPHY_bphyRxStatus0 */
#define ACPHY_bphyRxStatus0(rev)                 0x3a2
#define ACPHY_bphyRxStatus0_rxstatus0_SHIFT(rev) 0
#define ACPHY_bphyRxStatus0_rxstatus0_MASK(rev)  (0xffff << ACPHY_bphyRxStatus0_rxstatus0_SHIFT(rev))

/* Register ACPHY_bphyRxStatus1 */
#define ACPHY_bphyRxStatus1(rev)                 0x3a3
#define ACPHY_bphyRxStatus1_rxstatus1_SHIFT(rev) 0
#define ACPHY_bphyRxStatus1_rxstatus1_MASK(rev)  (0xffff << ACPHY_bphyRxStatus1_rxstatus1_SHIFT(rev))

/* Register ACPHY_bphyRxStatus2 */
#define ACPHY_bphyRxStatus2(rev)                 0x3a4
#define ACPHY_bphyRxStatus2_rxstatus2_SHIFT(rev) 0
#define ACPHY_bphyRxStatus2_rxstatus2_MASK(rev)  (0xffff << ACPHY_bphyRxStatus2_rxstatus2_SHIFT(rev))

/* Register ACPHY_bphyRxStatus3 */
#define ACPHY_bphyRxStatus3(rev)                 0x3a5
#define ACPHY_bphyRxStatus3_rxstatus3_SHIFT(rev) 0
#define ACPHY_bphyRxStatus3_rxstatus3_MASK(rev)  (0xffff << ACPHY_bphyRxStatus3_rxstatus3_SHIFT(rev))

/* Register ACPHY_bphyCrsThresh */
#define ACPHY_bphyCrsThresh(rev)                 (ACREV_GE(rev,32) ? 0x3a6 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x3a6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : 0x3a6))))
#define ACPHY_bphyCrsThresh_EnergyOff_SHIFT(rev) 0
#define ACPHY_bphyCrsThresh_EnergyOff_MASK(rev)  (0xff << ACPHY_bphyCrsThresh_EnergyOff_SHIFT(rev))
#define ACPHY_bphyCrsThresh_EnergyOn_SHIFT(rev)  8
#define ACPHY_bphyCrsThresh_EnergyOn_MASK(rev)   (0xff << ACPHY_bphyCrsThresh_EnergyOn_SHIFT(rev))

/* Register ACPHY_bphyTxError */
#define ACPHY_bphyTxError(rev)                                0x3a7
#define ACPHY_bphyTxError_pbccSelected_SHIFT(rev)             0
#define ACPHY_bphyTxError_pbccSelected_MASK(rev)              (0x1 << ACPHY_bphyTxError_pbccSelected_SHIFT(rev))
#define ACPHY_bphyTxError_bphyInvalidHdrType_SHIFT(rev)       1
#define ACPHY_bphyTxError_bphyInvalidHdrType_MASK(rev)        (0x1 << ACPHY_bphyTxError_bphyInvalidHdrType_SHIFT(rev))
#define ACPHY_bphyTxError_bphyInvalidRate_SHIFT(rev)          2
#define ACPHY_bphyTxError_bphyInvalidRate_MASK(rev)           (0x1 << ACPHY_bphyTxError_bphyInvalidRate_SHIFT(rev))
#define ACPHY_bphyTxError_bphyLengthMismatch_Long_SHIFT(rev)  3
#define ACPHY_bphyTxError_bphyLengthMismatch_Long_MASK(rev)   (0x1 << ACPHY_bphyTxError_bphyLengthMismatch_Long_SHIFT(rev))
#define ACPHY_bphyTxError_bphyLengthMismatch_Short_SHIFT(rev) 4
#define ACPHY_bphyTxError_bphyLengthMismatch_Short_MASK(rev)  (0x1 << ACPHY_bphyTxError_bphyLengthMismatch_Short_SHIFT(rev))
#define ACPHY_bphyTxError_bphysend_frame_err_SHIFT(rev)       5
#define ACPHY_bphyTxError_bphysend_frame_err_MASK(rev)        (0x1 << ACPHY_bphyTxError_bphysend_frame_err_SHIFT(rev))

/* Register ACPHY_bphyChannel */
#define ACPHY_bphyChannel(rev)               0x3a8
#define ACPHY_bphyChannel_channel_SHIFT(rev) 0
#define ACPHY_bphyChannel_channel_MASK(rev)  (0xff << ACPHY_bphyChannel_channel_SHIFT(rev))
#define ACPHY_bphyChannel_vcolock_SHIFT(rev) 15
#define ACPHY_bphyChannel_vcolock_MASK(rev)  (0x1 << ACPHY_bphyChannel_vcolock_SHIFT(rev))

/* Register ACPHY_bphyTest */
#define ACPHY_bphyTest(rev)                       0x3a9
#define ACPHY_bphyTest_testMode_SHIFT(rev)        0
#define ACPHY_bphyTest_testMode_MASK(rev)         (0x7f << ACPHY_bphyTest_testMode_SHIFT(rev))
#define ACPHY_bphyTest_loopback_SHIFT(rev)        7
#define ACPHY_bphyTest_loopback_MASK(rev)         (0x1 << ACPHY_bphyTest_loopback_SHIFT(rev))
#define ACPHY_bphyTest_dccomp_SHIFT(rev)          8
#define ACPHY_bphyTest_dccomp_MASK(rev)           (0x1 << ACPHY_bphyTest_dccomp_SHIFT(rev))
#define ACPHY_bphyTest_TestCarrSup_SHIFT(rev)     9
#define ACPHY_bphyTest_TestCarrSup_MASK(rev)      (0x1 << ACPHY_bphyTest_TestCarrSup_SHIFT(rev))
#define ACPHY_bphyTest_TestUnscram_SHIFT(rev)     10
#define ACPHY_bphyTest_TestUnscram_MASK(rev)      (0x1 << ACPHY_bphyTest_TestUnscram_SHIFT(rev))
#define ACPHY_bphyTest_FiltSel2_SHIFT(rev)        11
#define ACPHY_bphyTest_FiltSel2_MASK(rev)         (0x1 << ACPHY_bphyTest_FiltSel2_SHIFT(rev))
#define ACPHY_bphyTest_FiltSel3_SHIFT(rev)        12
#define ACPHY_bphyTest_FiltSel3_MASK(rev)         (0x1 << ACPHY_bphyTest_FiltSel3_SHIFT(rev))
#define ACPHY_bphyTest_SwapIQ_SHIFT(rev)          14
#define ACPHY_bphyTest_SwapIQ_MASK(rev)           (0x1 << ACPHY_bphyTest_SwapIQ_SHIFT(rev))
#define ACPHY_bphyTest_bphyTxfiltTrunc_SHIFT(rev) 15
#define ACPHY_bphyTest_bphyTxfiltTrunc_MASK(rev)  (0x1 << ACPHY_bphyTest_bphyTxfiltTrunc_SHIFT(rev))
#define ACPHY_bphyTest_FiltSel2_80_SHIFT(rev)     13
#define ACPHY_bphyTest_FiltSel2_80_MASK(rev)      (0x1 << ACPHY_bphyTest_FiltSel2_80_SHIFT(rev))

/* Register ACPHY_PARampTxTimeout */
#define ACPHY_PARampTxTimeout(rev)                    0x3aa
#define ACPHY_PARampTxTimeout_PADownTime_SHIFT(rev)   0
#define ACPHY_PARampTxTimeout_PADownTime_MASK(rev)    (0xff << ACPHY_PARampTxTimeout_PADownTime_SHIFT(rev))
#define ACPHY_PARampTxTimeout_TxPuDownTime_SHIFT(rev) 8
#define ACPHY_PARampTxTimeout_TxPuDownTime_MASK(rev)  (0xff << ACPHY_PARampTxTimeout_TxPuDownTime_SHIFT(rev))

/* Register ACPHY_RFSynthDCTimer */
#define ACPHY_RFSynthDCTimer(rev)               (ACREV_GE(rev,32) ? 0x3ab : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x3ab : (ACREV_GE(rev,20) ? INVALID_ADDRESS : 0x3ab))))
#define ACPHY_RFSynthDCTimer_timeout_SHIFT(rev) 0
#define ACPHY_RFSynthDCTimer_timeout_MASK(rev)  (0xffff << ACPHY_RFSynthDCTimer_timeout_SHIFT(rev))

/* Register ACPHY_PARampTxTimein */
#define ACPHY_PARampTxTimein(rev)                  0x3ac
#define ACPHY_PARampTxTimein_PAUpTime_SHIFT(rev)   0
#define ACPHY_PARampTxTimein_PAUpTime_MASK(rev)    (0xff << ACPHY_PARampTxTimein_PAUpTime_SHIFT(rev))
#define ACPHY_PARampTxTimein_TxPuUpTime_SHIFT(rev) 8
#define ACPHY_PARampTxTimein_TxPuUpTime_MASK(rev)  (0xff << ACPHY_PARampTxTimein_TxPuUpTime_SHIFT(rev))

/* Register ACPHY_RxFiltTimein */
#define ACPHY_RxFiltTimein(rev)                    0x3ad
#define ACPHY_RxFiltTimein_FilterUpTime_SHIFT(rev) 0
#define ACPHY_RxFiltTimein_FilterUpTime_MASK(rev)  (0xff << ACPHY_RxFiltTimein_FilterUpTime_SHIFT(rev))
#define ACPHY_RxFiltTimein_RxPuUpTime_SHIFT(rev)   8
#define ACPHY_RxFiltTimein_RxPuUpTime_MASK(rev)    (0xff << ACPHY_RxFiltTimein_RxPuUpTime_SHIFT(rev))

/* Register ACPHY_RSSIThreshold */
#define ACPHY_RSSIThreshold(rev)             0x3ae
#define ACPHY_RSSIThreshold_SatLo_SHIFT(rev) 0
#define ACPHY_RSSIThreshold_SatLo_MASK(rev)  (0xff << ACPHY_RSSIThreshold_SatLo_SHIFT(rev))
#define ACPHY_RSSIThreshold_SatHi_SHIFT(rev) 8
#define ACPHY_RSSIThreshold_SatHi_MASK(rev)  (0xff << ACPHY_RSSIThreshold_SatHi_SHIFT(rev))

/* Register ACPHY_IQThresholdHH */
#define ACPHY_IQThresholdHH(rev)                0x3af
#define ACPHY_IQThresholdHH_ThreshHH_SHIFT(rev) 0
#define ACPHY_IQThresholdHH_ThreshHH_MASK(rev)  (0xffff << ACPHY_IQThresholdHH_ThreshHH_SHIFT(rev))

/* Register ACPHY_IQThresholdH */
#define ACPHY_IQThresholdH(rev)               0x3b0
#define ACPHY_IQThresholdH_ThreshH_SHIFT(rev) 0
#define ACPHY_IQThresholdH_ThreshH_MASK(rev)  (0xffff << ACPHY_IQThresholdH_ThreshH_SHIFT(rev))

/* Register ACPHY_IQThresholdL */
#define ACPHY_IQThresholdL(rev)               0x3b1
#define ACPHY_IQThresholdL_ThreshL_SHIFT(rev) 0
#define ACPHY_IQThresholdL_ThreshL_MASK(rev)  (0xffff << ACPHY_IQThresholdL_ThreshL_SHIFT(rev))

/* Register ACPHY_IQThresholdLL */
#define ACPHY_IQThresholdLL(rev)                0x3b2
#define ACPHY_IQThresholdLL_ThreshLL_SHIFT(rev) 0
#define ACPHY_IQThresholdLL_ThreshLL_MASK(rev)  (0xffff << ACPHY_IQThresholdLL_ThreshLL_SHIFT(rev))

/* Register ACPHY_AgcGain */
#define ACPHY_AgcGain(rev)                          0x3b3
#define ACPHY_AgcGain_gain_SHIFT(rev)               0
#define ACPHY_AgcGain_gain_MASK(rev)                (0x1f << ACPHY_AgcGain_gain_SHIFT(rev))
#define ACPHY_AgcGain_claim_cnt_SHIFT(rev)          5
#define ACPHY_AgcGain_claim_cnt_MASK(rev)           (0x1f << ACPHY_AgcGain_claim_cnt_SHIFT(rev))
#define ACPHY_AgcGain_barker_rst_dly_cnt_SHIFT(rev) 10
#define ACPHY_AgcGain_barker_rst_dly_cnt_MASK(rev)  (0x1f << ACPHY_AgcGain_barker_rst_dly_cnt_SHIFT(rev))

/* Register ACPHY_LNAGainRange */
#define ACPHY_LNAGainRange(rev)                    0x3b4
#define ACPHY_LNAGainRange_LNAGainRange_SHIFT(rev) 0
#define ACPHY_LNAGainRange_LNAGainRange_MASK(rev)  (0xff << ACPHY_LNAGainRange_LNAGainRange_SHIFT(rev))
#define ACPHY_LNAGainRange_ptrThresh_SHIFT(rev)    8
#define ACPHY_LNAGainRange_ptrThresh_MASK(rev)     (0xf << ACPHY_LNAGainRange_ptrThresh_SHIFT(rev))
#define ACPHY_LNAGainRange_lnaOn_SHIFT(rev)        14
#define ACPHY_LNAGainRange_lnaOn_MASK(rev)         (0x1 << ACPHY_LNAGainRange_lnaOn_SHIFT(rev))
#define ACPHY_LNAGainRange_DigiGainEn_SHIFT(rev)   15
#define ACPHY_LNAGainRange_DigiGainEn_MASK(rev)    (0x1 << ACPHY_LNAGainRange_DigiGainEn_SHIFT(rev))

/* Register ACPHY_JSSI */
#define ACPHY_JSSI(rev)            0x3b5
#define ACPHY_JSSI_JSSI_SHIFT(rev) 0
#define ACPHY_JSSI_JSSI_MASK(rev)  (0xff << ACPHY_JSSI_JSSI_SHIFT(rev))

/* Register ACPHY_TSSIControl */
#define ACPHY_TSSIControl(rev)                        0x3b6
#define ACPHY_TSSIControl_TSSIDelayM1_SHIFT(rev)      0
#define ACPHY_TSSIControl_TSSIDelayM1_MASK(rev)       (0xff << ACPHY_TSSIControl_TSSIDelayM1_SHIFT(rev))
#define ACPHY_TSSIControl_UseAlternateTSSI_SHIFT(rev) 8
#define ACPHY_TSSIControl_UseAlternateTSSI_MASK(rev)  (0x1 << ACPHY_TSSIControl_UseAlternateTSSI_SHIFT(rev))
#define ACPHY_TSSIControl_TSSIEn_SHIFT(rev)           15
#define ACPHY_TSSIControl_TSSIEn_MASK(rev)            (0x1 << ACPHY_TSSIControl_TSSIEn_SHIFT(rev))

/* Register ACPHY_TSSI */
#define ACPHY_TSSI(rev)            0x3b7
#define ACPHY_TSSI_TSSI_SHIFT(rev) 0
#define ACPHY_TSSI_TSSI_MASK(rev)  (0x3f << ACPHY_TSSI_TSSI_SHIFT(rev))

/* Register ACPHY_TRLoss */
#define ACPHY_TRLoss(rev)                  0x3b8
#define ACPHY_TRLoss_ThreshLow_SHIFT(rev)  0
#define ACPHY_TRLoss_ThreshLow_MASK(rev)   (0xf << ACPHY_TRLoss_ThreshLow_SHIFT(rev))
#define ACPHY_TRLoss_ThreshHigh_SHIFT(rev) 4
#define ACPHY_TRLoss_ThreshHigh_MASK(rev)  (0xf << ACPHY_TRLoss_ThreshHigh_SHIFT(rev))
#define ACPHY_TRLoss_TrInc_SHIFT(rev)      8
#define ACPHY_TRLoss_TrInc_MASK(rev)       (0xf << ACPHY_TRLoss_TrInc_SHIFT(rev))
#define ACPHY_TRLoss_TrLossEn_SHIFT(rev)   15
#define ACPHY_TRLoss_TrLossEn_MASK(rev)    (0x1 << ACPHY_TRLoss_TrLossEn_SHIFT(rev))

/* Register ACPHY_L0Leakage */
#define ACPHY_L0Leakage(rev)                 0x3b9
#define ACPHY_L0Leakage_TrigDelay_SHIFT(rev) 0
#define ACPHY_L0Leakage_TrigDelay_MASK(rev)  (0x3f << ACPHY_L0Leakage_TrigDelay_SHIFT(rev))
#define ACPHY_L0Leakage_CapLen_SHIFT(rev)    8
#define ACPHY_L0Leakage_CapLen_MASK(rev)     (0x3f << ACPHY_L0Leakage_CapLen_SHIFT(rev))

/* Register ACPHY_LORSSIAcc */
#define ACPHY_LORSSIAcc(rev)                 0x3ba
#define ACPHY_LORSSIAcc_RSSIAccum_SHIFT(rev) 0
#define ACPHY_LORSSIAcc_RSSIAccum_MASK(rev)  (0xffff << ACPHY_LORSSIAcc_RSSIAccum_SHIFT(rev))

/* Register ACPHY_LoIQMagAcc */
#define ACPHY_LoIQMagAcc(rev)                  0x3bb
#define ACPHY_LoIQMagAcc_IQMagAccum_SHIFT(rev) 0
#define ACPHY_LoIQMagAcc_IQMagAccum_MASK(rev)  (0xffff << ACPHY_LoIQMagAcc_IQMagAccum_SHIFT(rev))

/* Register ACPHY_TxDCOffset1 */
#define ACPHY_TxDCOffset1(rev)                     0x3bc
#define ACPHY_TxDCOffset1_dcOffsetScale_SHIFT(rev) 0
#define ACPHY_TxDCOffset1_dcOffsetScale_MASK(rev)  (0xff << ACPHY_TxDCOffset1_dcOffsetScale_SHIFT(rev))
#define ACPHY_TxDCOffset1_dcOffsetOvr_SHIFT(rev)   14
#define ACPHY_TxDCOffset1_dcOffsetOvr_MASK(rev)    (0x1 << ACPHY_TxDCOffset1_dcOffsetOvr_SHIFT(rev))
#define ACPHY_TxDCOffset1_dcOffsetEn_SHIFT(rev)    15
#define ACPHY_TxDCOffset1_dcOffsetEn_MASK(rev)     (0x1 << ACPHY_TxDCOffset1_dcOffsetEn_SHIFT(rev))

/* Register ACPHY_TxDCOffset2 */
#define ACPHY_TxDCOffset2(rev)                       0x3bd
#define ACPHY_TxDCOffset2_DcOffsetQOvrVal_SHIFT(rev) 0
#define ACPHY_TxDCOffset2_DcOffsetQOvrVal_MASK(rev)  (0xff << ACPHY_TxDCOffset2_DcOffsetQOvrVal_SHIFT(rev))
#define ACPHY_TxDCOffset2_DcOffsetIOvrVal_SHIFT(rev) 8
#define ACPHY_TxDCOffset2_DcOffsetIOvrVal_MASK(rev)  (0xff << ACPHY_TxDCOffset2_DcOffsetIOvrVal_SHIFT(rev))

/* Register ACPHY_SyncPeakCnt */
#define ACPHY_SyncPeakCnt(rev)                    0x3be
#define ACPHY_SyncPeakCnt_MaxPeakCntM1_SHIFT(rev) 0
#define ACPHY_SyncPeakCnt_MaxPeakCntM1_MASK(rev)  (0x7 << ACPHY_SyncPeakCnt_MaxPeakCntM1_SHIFT(rev))
#define ACPHY_SyncPeakCnt_Kthresh_SHIFT(rev)      3
#define ACPHY_SyncPeakCnt_Kthresh_MASK(rev)       (0xff << ACPHY_SyncPeakCnt_Kthresh_SHIFT(rev))

/* Register ACPHY_SyncFreq */
#define ACPHY_SyncFreq(rev)                  0x3bf
#define ACPHY_SyncFreq_FreqOffset_SHIFT(rev) 0
#define ACPHY_SyncFreq_FreqOffset_MASK(rev)  (0xfff << ACPHY_SyncFreq_FreqOffset_SHIFT(rev))

/* Register ACPHY_SyncDiversityControl */
#define ACPHY_SyncDiversityControl(rev)                         0x3c0
#define ACPHY_SyncDiversityControl_CompRssiThresh_SHIFT(rev)    0
#define ACPHY_SyncDiversityControl_CompRssiThresh_MASK(rev)     (0x3f << ACPHY_SyncDiversityControl_CompRssiThresh_SHIFT(rev))
#define ACPHY_SyncDiversityControl_CompRssiDelay_SHIFT(rev)     6
#define ACPHY_SyncDiversityControl_CompRssiDelay_MASK(rev)      (0xf << ACPHY_SyncDiversityControl_CompRssiDelay_SHIFT(rev))
#define ACPHY_SyncDiversityControl_LnaGatesDiversity_SHIFT(rev) 10
#define ACPHY_SyncDiversityControl_LnaGatesDiversity_MASK(rev)  (0x1 << ACPHY_SyncDiversityControl_LnaGatesDiversity_SHIFT(rev))

/* Register ACPHY_PeakEnergyL */
#define ACPHY_PeakEnergyL(rev)                   0x3c1
#define ACPHY_PeakEnergyL_minAvgIQPwr_SHIFT(rev) 0
#define ACPHY_PeakEnergyL_minAvgIQPwr_MASK(rev)  (0xffff << ACPHY_PeakEnergyL_minAvgIQPwr_SHIFT(rev))

/* Register ACPHY_PeakEnergyH */
#define ACPHY_PeakEnergyH(rev)                   0x3c2
#define ACPHY_PeakEnergyH_minAvgIQPwr_SHIFT(rev) 0
#define ACPHY_PeakEnergyH_minAvgIQPwr_MASK(rev)  (0x1f << ACPHY_PeakEnergyH_minAvgIQPwr_SHIFT(rev))

/* Register ACPHY_SyncControl */
#define ACPHY_SyncControl(rev)                        0x3c3
#define ACPHY_SyncControl_WarmupDurationM1_SHIFT(rev) 0
#define ACPHY_SyncControl_WarmupDurationM1_MASK(rev)  (0x7f << ACPHY_SyncControl_WarmupDurationM1_SHIFT(rev))
#define ACPHY_SyncControl_ToggleCutoff_SHIFT(rev)     7
#define ACPHY_SyncControl_ToggleCutoff_MASK(rev)      (0x1 << ACPHY_SyncControl_ToggleCutoff_SHIFT(rev))
#define ACPHY_SyncControl_AngleStartPoint_SHIFT(rev)  8
#define ACPHY_SyncControl_AngleStartPoint_MASK(rev)   (0x1f << ACPHY_SyncControl_AngleStartPoint_SHIFT(rev))

/* Register ACPHY_DsssStep */
#define ACPHY_DsssStep(rev)               0x3c4
#define ACPHY_DsssStep_LMSStep_SHIFT(rev) 0
#define ACPHY_DsssStep_LMSStep_MASK(rev)  (0xfff << ACPHY_DsssStep_LMSStep_SHIFT(rev))

/* Register ACPHY_DsssWarmup */
#define ACPHY_DsssWarmup(rev)                        0x3c5
#define ACPHY_DsssWarmup_WarmupDurationM1_SHIFT(rev) 0
#define ACPHY_DsssWarmup_WarmupDurationM1_MASK(rev)  (0xff << ACPHY_DsssWarmup_WarmupDurationM1_SHIFT(rev))

/* Register ACPHY_DsssSigPow */
#define ACPHY_DsssSigPow(rev)              0x3c6
#define ACPHY_DsssSigPow_SigPow_SHIFT(rev) 0
#define ACPHY_DsssSigPow_SigPow_MASK(rev)  (0xff << ACPHY_DsssSigPow_SigPow_SHIFT(rev))

/* Register ACPHY_SfdDetectBlockTIme */
#define ACPHY_SfdDetectBlockTIme(rev)                 0x3c7
#define ACPHY_SfdDetectBlockTIme_BlockTime_SHIFT(rev) 0
#define ACPHY_SfdDetectBlockTIme_BlockTime_MASK(rev)  (0x3f << ACPHY_SfdDetectBlockTIme_BlockTime_SHIFT(rev))

/* Register ACPHY_SFDTimeOut */
#define ACPHY_SFDTimeOut(rev)             0x3c8
#define ACPHY_SFDTimeOut_short_SHIFT(rev) 8
#define ACPHY_SFDTimeOut_short_MASK(rev)  (0xff << ACPHY_SFDTimeOut_short_SHIFT(rev))
#define ACPHY_SFDTimeOut_long_SHIFT(rev)  0
#define ACPHY_SFDTimeOut_long_MASK(rev)   (0xff << ACPHY_SFDTimeOut_long_SHIFT(rev))

/* Register ACPHY_SFDControl */
#define ACPHY_SFDControl(rev)                      0x3c9
#define ACPHY_SFDControl_UseLongTimeout_SHIFT(rev) 0
#define ACPHY_SFDControl_UseLongTimeout_MASK(rev)  (0x1 << ACPHY_SFDControl_UseLongTimeout_SHIFT(rev))

/* Register ACPHY_rxDebug */
#define ACPHY_rxDebug(rev)                       0x3ca
#define ACPHY_rxDebug_SfdDetectBitCnt_SHIFT(rev) 0
#define ACPHY_rxDebug_SfdDetectBitCnt_MASK(rev)  (0xff << ACPHY_rxDebug_SfdDetectBitCnt_SHIFT(rev))
#define ACPHY_rxDebug_MainRxSmState_SHIFT(rev)   8
#define ACPHY_rxDebug_MainRxSmState_MASK(rev)    (0x7 << ACPHY_rxDebug_MainRxSmState_SHIFT(rev))

/* Register ACPHY_RxDelayComp */
#define ACPHY_RxDelayComp(rev)                 0x3cb
#define ACPHY_RxDelayComp_DelayComp_SHIFT(rev) 0
#define ACPHY_RxDelayComp_DelayComp_MASK(rev)  (0xff << ACPHY_RxDelayComp_DelayComp_SHIFT(rev))

/* Register ACPHY_CRSDropoutTimeout */
#define ACPHY_CRSDropoutTimeout(rev)               0x3cc
#define ACPHY_CRSDropoutTimeout_Timeout_SHIFT(rev) 0
#define ACPHY_CRSDropoutTimeout_Timeout_MASK(rev)  (0xffff << ACPHY_CRSDropoutTimeout_Timeout_SHIFT(rev))

/* Register ACPHY_PseudoShortTimeout */
#define ACPHY_PseudoShortTimeout(rev)                      0x3cd
#define ACPHY_PseudoShortTimeout_ShortSFDNZeros_SHIFT(rev) 0
#define ACPHY_PseudoShortTimeout_ShortSFDNZeros_MASK(rev)  (0xf << ACPHY_PseudoShortTimeout_ShortSFDNZeros_SHIFT(rev))

/* Register ACPHY_PR3931 */
#define ACPHY_PR3931(rev)                 0x3ce
#define ACPHY_PR3931_PR3931Val_SHIFT(rev) 0
#define ACPHY_PR3931_PR3931Val_MASK(rev)  (0xf << ACPHY_PR3931_PR3931Val_SHIFT(rev))

/* Register ACPHY_DSSSCoeff1 */
#define ACPHY_DSSSCoeff1(rev)          0x3cf
#define ACPHY_DSSSCoeff1_C1_SHIFT(rev) 0
#define ACPHY_DSSSCoeff1_C1_MASK(rev)  (0x1ff << ACPHY_DSSSCoeff1_C1_SHIFT(rev))

/* Register ACPHY_DSSSCoeff2 */
#define ACPHY_DSSSCoeff2(rev)          0x3d0
#define ACPHY_DSSSCoeff2_C2_SHIFT(rev) 0
#define ACPHY_DSSSCoeff2_C2_MASK(rev)  (0x1ff << ACPHY_DSSSCoeff2_C2_SHIFT(rev))

/* Register ACPHY_CCKCoeff1 */
#define ACPHY_CCKCoeff1(rev)          0x3d1
#define ACPHY_CCKCoeff1_C1_SHIFT(rev) 0
#define ACPHY_CCKCoeff1_C1_MASK(rev)  (0x1ff << ACPHY_CCKCoeff1_C1_SHIFT(rev))

/* Register ACPHY_CCKCoeff2 */
#define ACPHY_CCKCoeff2(rev)          0x3d2
#define ACPHY_CCKCoeff2_C2_SHIFT(rev) 0
#define ACPHY_CCKCoeff2_C2_MASK(rev)  (0x1ff << ACPHY_CCKCoeff2_C2_SHIFT(rev))

/* Register ACPHY_TRCorr */
#define ACPHY_TRCorr(rev)              0x3d3
#define ACPHY_TRCorr_TRCorr_SHIFT(rev) 0
#define ACPHY_TRCorr_TRCorr_MASK(rev)  (0xff << ACPHY_TRCorr_TRCorr_SHIFT(rev))

/* Register ACPHY_AngleScale */
#define ACPHY_AngleScale(rev)                  0x3d4
#define ACPHY_AngleScale_angleScale_SHIFT(rev) 0
#define ACPHY_AngleScale_angleScale_MASK(rev)  (0x7f << ACPHY_AngleScale_angleScale_SHIFT(rev))

/* Register ACPHY_OptionalModes2 */
#define ACPHY_OptionalModes2(rev)                   0x3d5
#define ACPHY_OptionalModes2_DCBlockMode_SHIFT(rev) 1
#define ACPHY_OptionalModes2_DCBlockMode_MASK(rev)  (0x1 << ACPHY_OptionalModes2_DCBlockMode_SHIFT(rev))
#define ACPHY_OptionalModes2_AlphaSel_SHIFT(rev)    2
#define ACPHY_OptionalModes2_AlphaSel_MASK(rev)     (0x3 << ACPHY_OptionalModes2_AlphaSel_SHIFT(rev))

/* Register ACPHY_CCKLMSStepSize */
#define ACPHY_CCKLMSStepSize(rev)                0x3d6
#define ACPHY_CCKLMSStepSize_StepSize_SHIFT(rev) 0
#define ACPHY_CCKLMSStepSize_StepSize_MASK(rev)  (0x7 << ACPHY_CCKLMSStepSize_StepSize_SHIFT(rev))

/* Register ACPHY_DFEBypass */
#define ACPHY_DFEBypass(rev)              0x3d7
#define ACPHY_DFEBypass_Bypass_SHIFT(rev) 0
#define ACPHY_DFEBypass_Bypass_MASK(rev)  (0x1 << ACPHY_DFEBypass_Bypass_SHIFT(rev))

/* Register ACPHY_CCKStartDelayLong */
#define ACPHY_CCKStartDelayLong(rev)                      0x3d8
#define ACPHY_CCKStartDelayLong_StartDelayLong_SHIFT(rev) 0
#define ACPHY_CCKStartDelayLong_StartDelayLong_MASK(rev)  (0xfff << ACPHY_CCKStartDelayLong_StartDelayLong_SHIFT(rev))

/* Register ACPHY_CCKStartDelayShort */
#define ACPHY_CCKStartDelayShort(rev)                       0x3d9
#define ACPHY_CCKStartDelayShort_StartDelayShort_SHIFT(rev) 0
#define ACPHY_CCKStartDelayShort_StartDelayShort_MASK(rev)  (0xfff << ACPHY_CCKStartDelayShort_StartDelayShort_SHIFT(rev))

/* Register ACPHY_PprocChDelay */
#define ACPHY_PprocChDelay(rev)                    0x3da
#define ACPHY_PprocChDelay_ChannelDelay_SHIFT(rev) 0
#define ACPHY_PprocChDelay_ChannelDelay_MASK(rev)  (0x1f << ACPHY_PprocChDelay_ChannelDelay_SHIFT(rev))

/* Register ACPHY_PProcOnOff */
#define ACPHY_PProcOnOff(rev)             0x3db
#define ACPHY_PProcOnOff_OnOff_SHIFT(rev) 0
#define ACPHY_PProcOnOff_OnOff_MASK(rev)  (0x1 << ACPHY_PProcOnOff_OnOff_SHIFT(rev))

/* Register ACPHY_LNAGainTwoBit10 */
#define ACPHY_LNAGainTwoBit10(rev)                           0x3dc
#define ACPHY_LNAGainTwoBit10_LNAGainRangeTwoBit0_SHIFT(rev) 0
#define ACPHY_LNAGainTwoBit10_LNAGainRangeTwoBit0_MASK(rev)  (0xff << ACPHY_LNAGainTwoBit10_LNAGainRangeTwoBit0_SHIFT(rev))
#define ACPHY_LNAGainTwoBit10_LNAGainRangeTwoBit1_SHIFT(rev) 8
#define ACPHY_LNAGainTwoBit10_LNAGainRangeTwoBit1_MASK(rev)  (0xff << ACPHY_LNAGainTwoBit10_LNAGainRangeTwoBit1_SHIFT(rev))

/* Register ACPHY_LNAGainTwoBit32 */
#define ACPHY_LNAGainTwoBit32(rev)                           (ACREV_GE(rev,32) ? 0x3dd : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x3dd : (ACREV_GE(rev,20) ? INVALID_ADDRESS : 0x3dd))))
#define ACPHY_LNAGainTwoBit32_LNAGainRangeTwoBit2_SHIFT(rev) 0
#define ACPHY_LNAGainTwoBit32_LNAGainRangeTwoBit2_MASK(rev)  (0xff << ACPHY_LNAGainTwoBit32_LNAGainRangeTwoBit2_SHIFT(rev))
#define ACPHY_LNAGainTwoBit32_LNAGainRangeTwoBit3_SHIFT(rev) 8
#define ACPHY_LNAGainTwoBit32_LNAGainRangeTwoBit3_MASK(rev)  (0xff << ACPHY_LNAGainTwoBit32_LNAGainRangeTwoBit3_SHIFT(rev))

/* Register ACPHY_OptionalModes */
#define ACPHY_OptionalModes(rev)                     0x3de
#define ACPHY_OptionalModes_WaitStateTime_SHIFT(rev) 0
#define ACPHY_OptionalModes_WaitStateTime_MASK(rev)  (0x7f << ACPHY_OptionalModes_WaitStateTime_SHIFT(rev))
#define ACPHY_OptionalModes_DcCmpEnSel_SHIFT(rev)    7
#define ACPHY_OptionalModes_DcCmpEnSel_MASK(rev)     (0x1 << ACPHY_OptionalModes_DcCmpEnSel_SHIFT(rev))
#define ACPHY_OptionalModes_LNA0_SHIFT(rev)          8
#define ACPHY_OptionalModes_LNA0_MASK(rev)           (0x3 << ACPHY_OptionalModes_LNA0_SHIFT(rev))
#define ACPHY_OptionalModes_LNA1_SHIFT(rev)          10
#define ACPHY_OptionalModes_LNA1_MASK(rev)           (0x3 << ACPHY_OptionalModes_LNA1_SHIFT(rev))
#define ACPHY_OptionalModes_MvgAvgEn_SHIFT(rev)      12
#define ACPHY_OptionalModes_MvgAvgEn_MASK(rev)       (0x1 << ACPHY_OptionalModes_MvgAvgEn_SHIFT(rev))
#define ACPHY_OptionalModes_CtrlRegDcRmEn_SHIFT(rev) 13
#define ACPHY_OptionalModes_CtrlRegDcRmEn_MASK(rev)  (0x1 << ACPHY_OptionalModes_CtrlRegDcRmEn_SHIFT(rev))
#define ACPHY_OptionalModes_Const_SHIFT(rev)         14
#define ACPHY_OptionalModes_Const_MASK(rev)          (0x1 << ACPHY_OptionalModes_Const_SHIFT(rev))

/* Register ACPHY_pwdnDacDelay */
#define ACPHY_pwdnDacDelay(rev)                (ACREV_GE(rev,32) ? 0x3df : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x3df : (ACREV_GE(rev,20) ? INVALID_ADDRESS : 0x3df))))
#define ACPHY_pwdnDacDelay_DownTime_SHIFT(rev) 0
#define ACPHY_pwdnDacDelay_DownTime_MASK(rev)  (0xff << ACPHY_pwdnDacDelay_DownTime_SHIFT(rev))

/* Register ACPHY_FineDigiGainCtrl */
#define ACPHY_FineDigiGainCtrl(rev)                   0x3e0
#define ACPHY_FineDigiGainCtrl_SampleCount_SHIFT(rev) 0
#define ACPHY_FineDigiGainCtrl_SampleCount_MASK(rev)  (0x1f << ACPHY_FineDigiGainCtrl_SampleCount_SHIFT(rev))
#define ACPHY_FineDigiGainCtrl_BypassOvr_SHIFT(rev)   14
#define ACPHY_FineDigiGainCtrl_BypassOvr_MASK(rev)    (0x1 << ACPHY_FineDigiGainCtrl_BypassOvr_SHIFT(rev))
#define ACPHY_FineDigiGainCtrl_Enable_SHIFT(rev)      15
#define ACPHY_FineDigiGainCtrl_Enable_MASK(rev)       (0x1 << ACPHY_FineDigiGainCtrl_Enable_SHIFT(rev))

/* Register ACPHY_Lg2GainTblLNA8 */
#define ACPHY_Lg2GainTblLNA8(rev)              0x3e1
#define ACPHY_Lg2GainTblLNA8_LNA000_SHIFT(rev) 0
#define ACPHY_Lg2GainTblLNA8_LNA000_MASK(rev)  (0xff << ACPHY_Lg2GainTblLNA8_LNA000_SHIFT(rev))
#define ACPHY_Lg2GainTblLNA8_LNA001_SHIFT(rev) 8
#define ACPHY_Lg2GainTblLNA8_LNA001_MASK(rev)  (0xff << ACPHY_Lg2GainTblLNA8_LNA001_SHIFT(rev))

/* Register ACPHY_Lg2GainTblLNA28 */
#define ACPHY_Lg2GainTblLNA28(rev)              (ACREV_GE(rev,32) ? 0x3e2 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x3e2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : 0x3e2))))
#define ACPHY_Lg2GainTblLNA28_LNA010_SHIFT(rev) 0
#define ACPHY_Lg2GainTblLNA28_LNA010_MASK(rev)  (0xff << ACPHY_Lg2GainTblLNA28_LNA010_SHIFT(rev))
#define ACPHY_Lg2GainTblLNA28_LNA011_SHIFT(rev) 8
#define ACPHY_Lg2GainTblLNA28_LNA011_MASK(rev)  (0xff << ACPHY_Lg2GainTblLNA28_LNA011_SHIFT(rev))

/* Register ACPHY_GainTblLNATrSw */
#define ACPHY_GainTblLNATrSw(rev)             0x3e3
#define ACPHY_GainTblLNATrSw_TrSw0_SHIFT(rev) 0
#define ACPHY_GainTblLNATrSw_TrSw0_MASK(rev)  (0xff << ACPHY_GainTblLNATrSw_TrSw0_SHIFT(rev))
#define ACPHY_GainTblLNATrSw_TrSw1_SHIFT(rev) 8
#define ACPHY_GainTblLNATrSw_TrSw1_MASK(rev)  (0xff << ACPHY_GainTblLNATrSw_TrSw1_SHIFT(rev))

/* Register ACPHY_PeakEnergy */
#define ACPHY_PeakEnergy(rev)              0x3e4
#define ACPHY_PeakEnergy_Thresh_SHIFT(rev) 0
#define ACPHY_PeakEnergy_Thresh_MASK(rev)  (0xff << ACPHY_PeakEnergy_Thresh_SHIFT(rev))
#define ACPHY_PeakEnergy_Min_SHIFT(rev)    8
#define ACPHY_PeakEnergy_Min_MASK(rev)     (0xff << ACPHY_PeakEnergy_Min_SHIFT(rev))

/* Register ACPHY_lg2InitGain */
#define ACPHY_lg2InitGain(rev)                   0x3e5
#define ACPHY_lg2InitGain_InitGain_SHIFT(rev)    0
#define ACPHY_lg2InitGain_InitGain_MASK(rev)     (0xff << ACPHY_lg2InitGain_InitGain_SHIFT(rev))
#define ACPHY_lg2InitGain_adjMinPower_SHIFT(rev) 8
#define ACPHY_lg2InitGain_adjMinPower_MASK(rev)  (0x1 << ACPHY_lg2InitGain_adjMinPower_SHIFT(rev))
#define ACPHY_lg2InitGain_BlankingEn_SHIFT(rev)  9
#define ACPHY_lg2InitGain_BlankingEn_MASK(rev)   (0x1 << ACPHY_lg2InitGain_BlankingEn_SHIFT(rev))

/* Register ACPHY_BlankCountLnaPga */
#define ACPHY_BlankCountLnaPga(rev)           0x3e6
#define ACPHY_BlankCountLnaPga_PGA_SHIFT(rev) 0
#define ACPHY_BlankCountLnaPga_PGA_MASK(rev)  (0xff << ACPHY_BlankCountLnaPga_PGA_SHIFT(rev))
#define ACPHY_BlankCountLnaPga_LNA_SHIFT(rev) 8
#define ACPHY_BlankCountLnaPga_LNA_MASK(rev)  (0xff << ACPHY_BlankCountLnaPga_LNA_SHIFT(rev))

/* Register ACPHY_LNAGainTwoBit54 */
#define ACPHY_LNAGainTwoBit54(rev)                           (ACREV_GE(rev,32) ? 0x3e7 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x3e7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : 0x3e7))))
#define ACPHY_LNAGainTwoBit54_LNAGainRangeTwoBit4_SHIFT(rev) 0
#define ACPHY_LNAGainTwoBit54_LNAGainRangeTwoBit4_MASK(rev)  (0xff << ACPHY_LNAGainTwoBit54_LNAGainRangeTwoBit4_SHIFT(rev))
#define ACPHY_LNAGainTwoBit54_LNAGainRangeTwoBit5_SHIFT(rev) 8
#define ACPHY_LNAGainTwoBit54_LNAGainRangeTwoBit5_MASK(rev)  (0xff << ACPHY_LNAGainTwoBit54_LNAGainRangeTwoBit5_SHIFT(rev))

/* Register ACPHY_LNAGainTwoBit76 */
#define ACPHY_LNAGainTwoBit76(rev)                           (ACREV_GE(rev,32) ? 0x3e8 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x3e8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : 0x3e8))))
#define ACPHY_LNAGainTwoBit76_LNAGainRangeTwoBit6_SHIFT(rev) 0
#define ACPHY_LNAGainTwoBit76_LNAGainRangeTwoBit6_MASK(rev)  (0xff << ACPHY_LNAGainTwoBit76_LNAGainRangeTwoBit6_SHIFT(rev))
#define ACPHY_LNAGainTwoBit76_LNAGainRangeTwoBit7_SHIFT(rev) 8
#define ACPHY_LNAGainTwoBit76_LNAGainRangeTwoBit7_MASK(rev)  (0xff << ACPHY_LNAGainTwoBit76_LNAGainRangeTwoBit7_SHIFT(rev))

/* Register ACPHY_JSSIControl */
#define ACPHY_JSSIControl(rev)                    0x3e9
#define ACPHY_JSSIControl_UseGmodeJSSI_SHIFT(rev) 0
#define ACPHY_JSSIControl_UseGmodeJSSI_MASK(rev)  (0x1 << ACPHY_JSSIControl_UseGmodeJSSI_SHIFT(rev))

/* Register ACPHY_Lg2GainTblLNA44 */
#define ACPHY_Lg2GainTblLNA44(rev)              (ACREV_GE(rev,32) ? 0x3ea : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x3ea : (ACREV_GE(rev,20) ? INVALID_ADDRESS : 0x3ea))))
#define ACPHY_Lg2GainTblLNA44_LNA100_SHIFT(rev) 0
#define ACPHY_Lg2GainTblLNA44_LNA100_MASK(rev)  (0xff << ACPHY_Lg2GainTblLNA44_LNA100_SHIFT(rev))
#define ACPHY_Lg2GainTblLNA44_LNA101_SHIFT(rev) 8
#define ACPHY_Lg2GainTblLNA44_LNA101_MASK(rev)  (0xff << ACPHY_Lg2GainTblLNA44_LNA101_SHIFT(rev))

/* Register ACPHY_Lg2GainTblLNA62 */
#define ACPHY_Lg2GainTblLNA62(rev)              (ACREV_GE(rev,32) ? 0x3eb : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x3eb : (ACREV_GE(rev,20) ? INVALID_ADDRESS : 0x3eb))))
#define ACPHY_Lg2GainTblLNA62_LNA110_SHIFT(rev) 0
#define ACPHY_Lg2GainTblLNA62_LNA110_MASK(rev)  (0xff << ACPHY_Lg2GainTblLNA62_LNA110_SHIFT(rev))
#define ACPHY_Lg2GainTblLNA62_LNA111_SHIFT(rev) 8
#define ACPHY_Lg2GainTblLNA62_LNA111_MASK(rev)  (0xff << ACPHY_Lg2GainTblLNA62_LNA111_SHIFT(rev))

/* Register ACPHY_TxCCKError */
#define ACPHY_TxCCKError(rev)                         0x3ec
#define ACPHY_TxCCKError_txCck5ghzErrorReg_SHIFT(rev) 0
#define ACPHY_TxCCKError_txCck5ghzErrorReg_MASK(rev)  (0x1 << ACPHY_TxCCKError_txCck5ghzErrorReg_SHIFT(rev))

/* Register ACPHY_PLLCoeff */
#define ACPHY_PLLCoeff(rev)          0x3ed
#define ACPHY_PLLCoeff_C2_SHIFT(rev) 0
#define ACPHY_PLLCoeff_C2_MASK(rev)  (0xff << ACPHY_PLLCoeff_C2_SHIFT(rev))
#define ACPHY_PLLCoeff_C1_SHIFT(rev) 8
#define ACPHY_PLLCoeff_C1_MASK(rev)  (0xff << ACPHY_PLLCoeff_C1_SHIFT(rev))

/* Register ACPHY_PllOut */
#define ACPHY_PllOut(rev)              0x3ee
#define ACPHY_PllOut_pllOut_SHIFT(rev) 0
#define ACPHY_PllOut_pllOut_MASK(rev)  (0xfff << ACPHY_PllOut_pllOut_SHIFT(rev))

/* Register ACPHY_TxFiltEnTime */
#define ACPHY_TxFiltEnTime(rev)                0x3ef
#define ACPHY_TxFiltEnTime_TxFiltEn_SHIFT(rev) 0
#define ACPHY_TxFiltEnTime_TxFiltEn_MASK(rev)  (0x3ff << ACPHY_TxFiltEnTime_TxFiltEn_SHIFT(rev))

/* Register ACPHY_bphytxfiltCtrl */
#define ACPHY_bphytxfiltCtrl(rev)                    (ACREV_GE(rev,5) ? 0x3f0 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x3f0 : INVALID_ADDRESS)))
#define ACPHY_bphytxfiltCtrl_txfiltSelect_SHIFT(rev) 8
#define ACPHY_bphytxfiltCtrl_txfiltSelect_MASK(rev)  (0x3 << ACPHY_bphytxfiltCtrl_txfiltSelect_SHIFT(rev))
#define ACPHY_bphytxfiltCtrl_txfiltSrc_SHIFT(rev)    10
#define ACPHY_bphytxfiltCtrl_txfiltSrc_MASK(rev)     (0x1 << ACPHY_bphytxfiltCtrl_txfiltSrc_SHIFT(rev))

/* Register ACPHY_disableBphyAbortCtr */
#define ACPHY_disableBphyAbortCtr(rev)                           (ACREV_GE(rev,5) ? 0x3f1 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x3f1 : INVALID_ADDRESS)))
#define ACPHY_disableBphyAbortCtr_disableBphyAbortCtr_SHIFT(rev) 0
#define ACPHY_disableBphyAbortCtr_disableBphyAbortCtr_MASK(rev)  (0x1f << ACPHY_disableBphyAbortCtr_disableBphyAbortCtr_SHIFT(rev))

/* Register ACPHY_RfseqMode */
#define ACPHY_RfseqMode(rev)                                 0x400
#define ACPHY_RfseqMode_CoreActv_override_SHIFT(rev)         0
#define ACPHY_RfseqMode_CoreActv_override_MASK(rev)          (0x1 << ACPHY_RfseqMode_CoreActv_override_SHIFT(rev))
#define ACPHY_RfseqMode_Trigger_override_SHIFT(rev)          1
#define ACPHY_RfseqMode_Trigger_override_MASK(rev)           (0x1 << ACPHY_RfseqMode_Trigger_override_SHIFT(rev))
#define ACPHY_RfseqMode_powerOnReset2RxSeq_SHIFT(rev)        2
#define ACPHY_RfseqMode_powerOnReset2RxSeq_MASK(rev)         (0x1 << ACPHY_RfseqMode_powerOnReset2RxSeq_SHIFT(rev))
#define ACPHY_RfseqMode_mixer_first_lna2_idx_mask_SHIFT(rev) 3
#define ACPHY_RfseqMode_mixer_first_lna2_idx_mask_MASK(rev)  (0x3f << ACPHY_RfseqMode_mixer_first_lna2_idx_mask_SHIFT(rev))
#define ACPHY_RfseqMode_mixer_first_mask_dis_SHIFT(rev)      9
#define ACPHY_RfseqMode_mixer_first_mask_dis_MASK(rev)       (0x1 << ACPHY_RfseqMode_mixer_first_mask_dis_SHIFT(rev))
#define ACPHY_RfseqMode_rfseqtbl_comp_dis_SHIFT(rev)         10
#define ACPHY_RfseqMode_rfseqtbl_comp_dis_MASK(rev)          (0x1 << ACPHY_RfseqMode_rfseqtbl_comp_dis_SHIFT(rev))
#define ACPHY_RfseqMode_CoreActv_override_percore_SHIFT(rev) 11
#define ACPHY_RfseqMode_CoreActv_override_percore_MASK(rev)  (0xf << ACPHY_RfseqMode_CoreActv_override_percore_SHIFT(rev))

/* Register ACPHY_RfseqCoreActv2059 */
#define ACPHY_RfseqCoreActv2059(rev)             0x401
#define ACPHY_RfseqCoreActv2059_EnTx_SHIFT(rev)  0
#define ACPHY_RfseqCoreActv2059_EnTx_MASK(rev)   (ACREV_GE(rev,40) ? (0xf << ACPHY_RfseqCoreActv2059_EnTx_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x7 << ACPHY_RfseqCoreActv2059_EnTx_SHIFT(rev)) : (ACREV_GE(rev,32) ? (0xf << ACPHY_RfseqCoreActv2059_EnTx_SHIFT(rev)) : (ACREV_GE(rev,20) ? (0x7 << ACPHY_RfseqCoreActv2059_EnTx_SHIFT(rev)) : (ACREV_GE(rev,19) ? (0xf << ACPHY_RfseqCoreActv2059_EnTx_SHIFT(rev)) : (0x7 << ACPHY_RfseqCoreActv2059_EnTx_SHIFT(rev)))))))
#define ACPHY_RfseqCoreActv2059_EnRx_SHIFT(rev)  4
#define ACPHY_RfseqCoreActv2059_EnRx_MASK(rev)   (ACREV_GE(rev,40) ? (0xf << ACPHY_RfseqCoreActv2059_EnRx_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x7 << ACPHY_RfseqCoreActv2059_EnRx_SHIFT(rev)) : (ACREV_GE(rev,32) ? (0xf << ACPHY_RfseqCoreActv2059_EnRx_SHIFT(rev)) : (ACREV_GE(rev,20) ? (0x7 << ACPHY_RfseqCoreActv2059_EnRx_SHIFT(rev)) : (ACREV_GE(rev,19) ? (0xf << ACPHY_RfseqCoreActv2059_EnRx_SHIFT(rev)) : (0x7 << ACPHY_RfseqCoreActv2059_EnRx_SHIFT(rev)))))))
#define ACPHY_RfseqCoreActv2059_DisTx_SHIFT(rev) 8
#define ACPHY_RfseqCoreActv2059_DisTx_MASK(rev)  (ACREV_GE(rev,40) ? (0xf << ACPHY_RfseqCoreActv2059_DisTx_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x7 << ACPHY_RfseqCoreActv2059_DisTx_SHIFT(rev)) : (ACREV_GE(rev,32) ? (0xf << ACPHY_RfseqCoreActv2059_DisTx_SHIFT(rev)) : (ACREV_GE(rev,20) ? (0x7 << ACPHY_RfseqCoreActv2059_DisTx_SHIFT(rev)) : (ACREV_GE(rev,19) ? (0xf << ACPHY_RfseqCoreActv2059_DisTx_SHIFT(rev)) : (0x7 << ACPHY_RfseqCoreActv2059_DisTx_SHIFT(rev)))))))
#define ACPHY_RfseqCoreActv2059_DisRx_SHIFT(rev) 12
#define ACPHY_RfseqCoreActv2059_DisRx_MASK(rev)  (ACREV_GE(rev,40) ? (0xf << ACPHY_RfseqCoreActv2059_DisRx_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x7 << ACPHY_RfseqCoreActv2059_DisRx_SHIFT(rev)) : (ACREV_GE(rev,32) ? (0xf << ACPHY_RfseqCoreActv2059_DisRx_SHIFT(rev)) : (ACREV_GE(rev,20) ? (0x7 << ACPHY_RfseqCoreActv2059_DisRx_SHIFT(rev)) : (ACREV_GE(rev,19) ? (0xf << ACPHY_RfseqCoreActv2059_DisRx_SHIFT(rev)) : (0x7 << ACPHY_RfseqCoreActv2059_DisRx_SHIFT(rev)))))))

/* Register ACPHY_RfseqTrigger */
#define ACPHY_RfseqTrigger(rev)                               0x402
#define ACPHY_RfseqTrigger_rx2tx_SHIFT(rev)                   0
#define ACPHY_RfseqTrigger_rx2tx_MASK(rev)                    (0x1 << ACPHY_RfseqTrigger_rx2tx_SHIFT(rev))
#define ACPHY_RfseqTrigger_tx2rx_SHIFT(rev)                   1
#define ACPHY_RfseqTrigger_tx2rx_MASK(rev)                    (0x1 << ACPHY_RfseqTrigger_tx2rx_SHIFT(rev))
#define ACPHY_RfseqTrigger_updategainh_SHIFT(rev)             2
#define ACPHY_RfseqTrigger_updategainh_MASK(rev)              (0x1 << ACPHY_RfseqTrigger_updategainh_SHIFT(rev))
#define ACPHY_RfseqTrigger_updategainl_SHIFT(rev)             3
#define ACPHY_RfseqTrigger_updategainl_MASK(rev)              (0x1 << ACPHY_RfseqTrigger_updategainl_SHIFT(rev))
#define ACPHY_RfseqTrigger_updategainu_SHIFT(rev)             4
#define ACPHY_RfseqTrigger_updategainu_MASK(rev)              (0x1 << ACPHY_RfseqTrigger_updategainu_SHIFT(rev))
#define ACPHY_RfseqTrigger_reset2rx_SHIFT(rev)                5
#define ACPHY_RfseqTrigger_reset2rx_MASK(rev)                 (0x1 << ACPHY_RfseqTrigger_reset2rx_SHIFT(rev))
#define ACPHY_RfseqTrigger_updategainld_SHIFT(rev)            6
#define ACPHY_RfseqTrigger_updategainld_MASK(rev)             (0x1 << ACPHY_RfseqTrigger_updategainld_SHIFT(rev))
#define ACPHY_RfseqTrigger_ocl_wake_on_energy_SHIFT(rev)      7
#define ACPHY_RfseqTrigger_ocl_wake_on_energy_MASK(rev)       (0x1 << ACPHY_RfseqTrigger_ocl_wake_on_energy_SHIFT(rev))
#define ACPHY_RfseqTrigger_ocl_wake_on_clip_SHIFT(rev)        8
#define ACPHY_RfseqTrigger_ocl_wake_on_clip_MASK(rev)         (0x1 << ACPHY_RfseqTrigger_ocl_wake_on_clip_SHIFT(rev))
#define ACPHY_RfseqTrigger_ocl_wake_on_detect_SHIFT(rev)      9
#define ACPHY_RfseqTrigger_ocl_wake_on_detect_MASK(rev)       (0x1 << ACPHY_RfseqTrigger_ocl_wake_on_detect_SHIFT(rev))
#define ACPHY_RfseqTrigger_ocl_shut_off_SHIFT(rev)            10
#define ACPHY_RfseqTrigger_ocl_shut_off_MASK(rev)             (0x1 << ACPHY_RfseqTrigger_ocl_shut_off_SHIFT(rev))
#define ACPHY_RfseqTrigger_scd_shut_off_SHIFT(rev)            11
#define ACPHY_RfseqTrigger_scd_shut_off_MASK(rev)             (0x1 << ACPHY_RfseqTrigger_scd_shut_off_SHIFT(rev))
#define ACPHY_RfseqTrigger_ocl_tx2rx_SHIFT(rev)               12
#define ACPHY_RfseqTrigger_ocl_tx2rx_MASK(rev)                (0x1 << ACPHY_RfseqTrigger_ocl_tx2rx_SHIFT(rev))
#define ACPHY_RfseqTrigger_ocl_reset2rx_SHIFT(rev)            13
#define ACPHY_RfseqTrigger_ocl_reset2rx_MASK(rev)             (0x1 << ACPHY_RfseqTrigger_ocl_reset2rx_SHIFT(rev))
#define ACPHY_RfseqTrigger_ocl_wake_on_rifs_search_SHIFT(rev) 14
#define ACPHY_RfseqTrigger_ocl_wake_on_rifs_search_MASK(rev)  (0x1 << ACPHY_RfseqTrigger_ocl_wake_on_rifs_search_SHIFT(rev))
#define ACPHY_RfseqTrigger_en_pkt_proc_dcc_ctrl_SHIFT(rev)    15
#define ACPHY_RfseqTrigger_en_pkt_proc_dcc_ctrl_MASK(rev)     (0x1 << ACPHY_RfseqTrigger_en_pkt_proc_dcc_ctrl_SHIFT(rev))

/* Register ACPHY_RfseqStatus0 */
#define ACPHY_RfseqStatus0(rev)                          0x403
#define ACPHY_RfseqStatus0_rx2tx_SHIFT(rev)              0
#define ACPHY_RfseqStatus0_rx2tx_MASK(rev)               (0x1 << ACPHY_RfseqStatus0_rx2tx_SHIFT(rev))
#define ACPHY_RfseqStatus0_tx2rx_SHIFT(rev)              1
#define ACPHY_RfseqStatus0_tx2rx_MASK(rev)               (0x1 << ACPHY_RfseqStatus0_tx2rx_SHIFT(rev))
#define ACPHY_RfseqStatus0_updategainh_SHIFT(rev)        2
#define ACPHY_RfseqStatus0_updategainh_MASK(rev)         (0x1 << ACPHY_RfseqStatus0_updategainh_SHIFT(rev))
#define ACPHY_RfseqStatus0_updategainl_SHIFT(rev)        3
#define ACPHY_RfseqStatus0_updategainl_MASK(rev)         (0x1 << ACPHY_RfseqStatus0_updategainl_SHIFT(rev))
#define ACPHY_RfseqStatus0_updategainu_SHIFT(rev)        4
#define ACPHY_RfseqStatus0_updategainu_MASK(rev)         (0x1 << ACPHY_RfseqStatus0_updategainu_SHIFT(rev))
#define ACPHY_RfseqStatus0_reset2rx_SHIFT(rev)           5
#define ACPHY_RfseqStatus0_reset2rx_MASK(rev)            (0x1 << ACPHY_RfseqStatus0_reset2rx_SHIFT(rev))
#define ACPHY_RfseqStatus0_rx2tx_1_SHIFT(rev)            8
#define ACPHY_RfseqStatus0_rx2tx_1_MASK(rev)             (0x1 << ACPHY_RfseqStatus0_rx2tx_1_SHIFT(rev))
#define ACPHY_RfseqStatus0_tx2rx_1_SHIFT(rev)            9
#define ACPHY_RfseqStatus0_tx2rx_1_MASK(rev)             (0x1 << ACPHY_RfseqStatus0_tx2rx_1_SHIFT(rev))
#define ACPHY_RfseqStatus0_updategainh_1_SHIFT(rev)      10
#define ACPHY_RfseqStatus0_updategainh_1_MASK(rev)       (0x1 << ACPHY_RfseqStatus0_updategainh_1_SHIFT(rev))
#define ACPHY_RfseqStatus0_updategainl_1_SHIFT(rev)      11
#define ACPHY_RfseqStatus0_updategainl_1_MASK(rev)       (0x1 << ACPHY_RfseqStatus0_updategainl_1_SHIFT(rev))
#define ACPHY_RfseqStatus0_updategainu_1_SHIFT(rev)      12
#define ACPHY_RfseqStatus0_updategainu_1_MASK(rev)       (0x1 << ACPHY_RfseqStatus0_updategainu_1_SHIFT(rev))
#define ACPHY_RfseqStatus0_reset2rx_1_SHIFT(rev)         13
#define ACPHY_RfseqStatus0_reset2rx_1_MASK(rev)          (0x1 << ACPHY_RfseqStatus0_reset2rx_1_SHIFT(rev))
#define ACPHY_RfseqStatus0_en_rf_seq_dcc_ctrl_SHIFT(rev) 14
#define ACPHY_RfseqStatus0_en_rf_seq_dcc_ctrl_MASK(rev)  (0x1 << ACPHY_RfseqStatus0_en_rf_seq_dcc_ctrl_SHIFT(rev))
#define ACPHY_RfseqStatus0_en_manual_dcc_ctrl_SHIFT(rev) 15
#define ACPHY_RfseqStatus0_en_manual_dcc_ctrl_MASK(rev)  (0x1 << ACPHY_RfseqStatus0_en_manual_dcc_ctrl_SHIFT(rev))

/* Register ACPHY_RfseqStatus1 */
#define ACPHY_RfseqStatus1(rev)                     0x404
#define ACPHY_RfseqStatus1_rx2tx_2_SHIFT(rev)       0
#define ACPHY_RfseqStatus1_rx2tx_2_MASK(rev)        (0x1 << ACPHY_RfseqStatus1_rx2tx_2_SHIFT(rev))
#define ACPHY_RfseqStatus1_tx2rx_2_SHIFT(rev)       1
#define ACPHY_RfseqStatus1_tx2rx_2_MASK(rev)        (0x1 << ACPHY_RfseqStatus1_tx2rx_2_SHIFT(rev))
#define ACPHY_RfseqStatus1_updategainh_2_SHIFT(rev) 2
#define ACPHY_RfseqStatus1_updategainh_2_MASK(rev)  (0x1 << ACPHY_RfseqStatus1_updategainh_2_SHIFT(rev))
#define ACPHY_RfseqStatus1_updategainl_2_SHIFT(rev) 3
#define ACPHY_RfseqStatus1_updategainl_2_MASK(rev)  (0x1 << ACPHY_RfseqStatus1_updategainl_2_SHIFT(rev))
#define ACPHY_RfseqStatus1_updategainu_2_SHIFT(rev) 4
#define ACPHY_RfseqStatus1_updategainu_2_MASK(rev)  (0x1 << ACPHY_RfseqStatus1_updategainu_2_SHIFT(rev))
#define ACPHY_RfseqStatus1_reset2rx_2_SHIFT(rev)    5
#define ACPHY_RfseqStatus1_reset2rx_2_MASK(rev)     (0x1 << ACPHY_RfseqStatus1_reset2rx_2_SHIFT(rev))
#define ACPHY_RfseqStatus1_rx2tx_3_SHIFT(rev)       6
#define ACPHY_RfseqStatus1_rx2tx_3_MASK(rev)        (0x1 << ACPHY_RfseqStatus1_rx2tx_3_SHIFT(rev))
#define ACPHY_RfseqStatus1_tx2rx_3_SHIFT(rev)       7
#define ACPHY_RfseqStatus1_tx2rx_3_MASK(rev)        (0x1 << ACPHY_RfseqStatus1_tx2rx_3_SHIFT(rev))
#define ACPHY_RfseqStatus1_updategainh_3_SHIFT(rev) 8
#define ACPHY_RfseqStatus1_updategainh_3_MASK(rev)  (0x1 << ACPHY_RfseqStatus1_updategainh_3_SHIFT(rev))
#define ACPHY_RfseqStatus1_updategainl_3_SHIFT(rev) 9
#define ACPHY_RfseqStatus1_updategainl_3_MASK(rev)  (0x1 << ACPHY_RfseqStatus1_updategainl_3_SHIFT(rev))
#define ACPHY_RfseqStatus1_updategainu_3_SHIFT(rev) 10
#define ACPHY_RfseqStatus1_updategainu_3_MASK(rev)  (0x1 << ACPHY_RfseqStatus1_updategainu_3_SHIFT(rev))
#define ACPHY_RfseqStatus1_reset2rx_3_SHIFT(rev)    11
#define ACPHY_RfseqStatus1_reset2rx_3_MASK(rev)     (0x1 << ACPHY_RfseqStatus1_reset2rx_3_SHIFT(rev))

/* Register ACPHY_PhyStreamDisable */
#define ACPHY_PhyStreamDisable(rev)                        0x405
#define ACPHY_PhyStreamDisable_PhyStreamDisable_SHIFT(rev) 0
#define ACPHY_PhyStreamDisable_PhyStreamDisable_MASK(rev)  (ACREV_GE(rev,40) ? (0xf << ACPHY_PhyStreamDisable_PhyStreamDisable_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x7 << ACPHY_PhyStreamDisable_PhyStreamDisable_SHIFT(rev)) : (ACREV_GE(rev,32) ? (0xf << ACPHY_PhyStreamDisable_PhyStreamDisable_SHIFT(rev)) : (ACREV_GE(rev,20) ? (0x7 << ACPHY_PhyStreamDisable_PhyStreamDisable_SHIFT(rev)) : (ACREV_GE(rev,19) ? (0xf << ACPHY_PhyStreamDisable_PhyStreamDisable_SHIFT(rev)) : (0x7 << ACPHY_PhyStreamDisable_PhyStreamDisable_SHIFT(rev)))))))
#define ACPHY_PhyStreamDisable_AntCfg_Override_SHIFT(rev)  11
#define ACPHY_PhyStreamDisable_AntCfg_Override_MASK(rev)   (0x1f << ACPHY_PhyStreamDisable_AntCfg_Override_SHIFT(rev))

/* Register ACPHY_AntSelConfig */
#define ACPHY_AntSelConfig(rev)                              0x406
#define ACPHY_AntSelConfig_AntCfg_Override_SHIFT(rev)        12
#define ACPHY_AntSelConfig_AntCfg_Override_MASK(rev)         (0xf << ACPHY_AntSelConfig_AntCfg_Override_SHIFT(rev))
#define ACPHY_AntSelConfig_SamplePlay_TxAntConfig_SHIFT(rev) (ACREV_GE(rev,40) ? 9 : (ACREV_GE(rev,36) ? 8 : (ACREV_GE(rev,32) ? 9 : (ACREV_GE(rev,20) ? 8 : (ACREV_GE(rev,19) ? 9 : 8)))))
#define ACPHY_AntSelConfig_SamplePlay_TxAntConfig_MASK(rev)  (ACREV_GE(rev,40) ? (0x1f << ACPHY_AntSelConfig_SamplePlay_TxAntConfig_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0xf << ACPHY_AntSelConfig_SamplePlay_TxAntConfig_SHIFT(rev)) : (ACREV_GE(rev,32) ? (0x1f << ACPHY_AntSelConfig_SamplePlay_TxAntConfig_SHIFT(rev)) : (ACREV_GE(rev,20) ? (0xf << ACPHY_AntSelConfig_SamplePlay_TxAntConfig_SHIFT(rev)) : (ACREV_GE(rev,19) ? (0x1f << ACPHY_AntSelConfig_SamplePlay_TxAntConfig_SHIFT(rev)) : (0xf << ACPHY_AntSelConfig_SamplePlay_TxAntConfig_SHIFT(rev)))))))
#define ACPHY_AntSelConfig_MAC_RxAntConfig_SHIFT(rev)        4
#define ACPHY_AntSelConfig_MAC_RxAntConfig_MASK(rev)         (ACREV_GE(rev,40) ? (0x1f << ACPHY_AntSelConfig_MAC_RxAntConfig_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0xf << ACPHY_AntSelConfig_MAC_RxAntConfig_SHIFT(rev)) : (ACREV_GE(rev,32) ? (0x1f << ACPHY_AntSelConfig_MAC_RxAntConfig_SHIFT(rev)) : (ACREV_GE(rev,20) ? (0xf << ACPHY_AntSelConfig_MAC_RxAntConfig_SHIFT(rev)) : (ACREV_GE(rev,19) ? (0x1f << ACPHY_AntSelConfig_MAC_RxAntConfig_SHIFT(rev)) : (0xf << ACPHY_AntSelConfig_MAC_RxAntConfig_SHIFT(rev)))))))
#define ACPHY_AntSelConfig_AntCfg_OverrideEn_SHIFT(rev)      3
#define ACPHY_AntSelConfig_AntCfg_OverrideEn_MASK(rev)       (0x1 << ACPHY_AntSelConfig_AntCfg_OverrideEn_SHIFT(rev))
#define ACPHY_AntSelConfig_TxAntSel_SrcSelect_SHIFT(rev)     2
#define ACPHY_AntSelConfig_TxAntSel_SrcSelect_MASK(rev)      (0x1 << ACPHY_AntSelConfig_TxAntSel_SrcSelect_SHIFT(rev))
#define ACPHY_AntSelConfig_RxAntSel_SrcSelect_SHIFT(rev)     1
#define ACPHY_AntSelConfig_RxAntSel_SrcSelect_MASK(rev)      (0x1 << ACPHY_AntSelConfig_RxAntSel_SrcSelect_SHIFT(rev))
#define ACPHY_AntSelConfig_Trigger_SHIFT(rev)                0
#define ACPHY_AntSelConfig_Trigger_MASK(rev)                 (0x1 << ACPHY_AntSelConfig_Trigger_SHIFT(rev))
#define ACPHY_AntSelConfig_afeDivCfgChangeEn_SHIFT(rev)      15
#define ACPHY_AntSelConfig_afeDivCfgChangeEn_MASK(rev)       (0x1 << ACPHY_AntSelConfig_afeDivCfgChangeEn_SHIFT(rev))
#define ACPHY_AntSelConfig_adcDacPd4AfeDivEn_SHIFT(rev)      14
#define ACPHY_AntSelConfig_adcDacPd4AfeDivEn_MASK(rev)       (0x1 << ACPHY_AntSelConfig_adcDacPd4AfeDivEn_SHIFT(rev))

/* Register ACPHY_AntDivConfig2059 */
#define ACPHY_AntDivConfig2059(rev)                                 0x407
#define ACPHY_AntDivConfig2059_bphy_core_div_SHIFT(rev)             8
#define ACPHY_AntDivConfig2059_bphy_core_div_MASK(rev)              (0x1 << ACPHY_AntDivConfig2059_bphy_core_div_SHIFT(rev))
#define ACPHY_AntDivConfig2059_board_switch_div2_SHIFT(rev)         6
#define ACPHY_AntDivConfig2059_board_switch_div2_MASK(rev)          (0x1 << ACPHY_AntDivConfig2059_board_switch_div2_SHIFT(rev))
#define ACPHY_AntDivConfig2059_board_switch_div1_SHIFT(rev)         5
#define ACPHY_AntDivConfig2059_board_switch_div1_MASK(rev)          (0x1 << ACPHY_AntDivConfig2059_board_switch_div1_SHIFT(rev))
#define ACPHY_AntDivConfig2059_board_switch_div0_SHIFT(rev)         4
#define ACPHY_AntDivConfig2059_board_switch_div0_MASK(rev)          (0x1 << ACPHY_AntDivConfig2059_board_switch_div0_SHIFT(rev))
#define ACPHY_AntDivConfig2059_CoreStartAntPos2_SHIFT(rev)          2
#define ACPHY_AntDivConfig2059_CoreStartAntPos2_MASK(rev)           (0x1 << ACPHY_AntDivConfig2059_CoreStartAntPos2_SHIFT(rev))
#define ACPHY_AntDivConfig2059_CoreStartAntPos1_SHIFT(rev)          1
#define ACPHY_AntDivConfig2059_CoreStartAntPos1_MASK(rev)           (0x1 << ACPHY_AntDivConfig2059_CoreStartAntPos1_SHIFT(rev))
#define ACPHY_AntDivConfig2059_CoreStartAntPos0_SHIFT(rev)          0
#define ACPHY_AntDivConfig2059_CoreStartAntPos0_MASK(rev)           (0x1 << ACPHY_AntDivConfig2059_CoreStartAntPos0_SHIFT(rev))
#define ACPHY_AntDivConfig2059_Trigger_override_per_core_SHIFT(rev) 9
#define ACPHY_AntDivConfig2059_Trigger_override_per_core_MASK(rev)  (0xf << ACPHY_AntDivConfig2059_Trigger_override_per_core_SHIFT(rev))
#define ACPHY_AntDivConfig2059_board_switch_div3_SHIFT(rev)         7
#define ACPHY_AntDivConfig2059_board_switch_div3_MASK(rev)          (0x1 << ACPHY_AntDivConfig2059_board_switch_div3_SHIFT(rev))
#define ACPHY_AntDivConfig2059_CoreStartAntPos3_SHIFT(rev)          3
#define ACPHY_AntDivConfig2059_CoreStartAntPos3_MASK(rev)           (0x1 << ACPHY_AntDivConfig2059_CoreStartAntPos3_SHIFT(rev))

/* Register ACPHY_RfctrlCmd */
#define ACPHY_RfctrlCmd(rev)                                     0x408
#define ACPHY_RfctrlCmd_por_force_SHIFT(rev)                     0
#define ACPHY_RfctrlCmd_por_force_MASK(rev)                      (0x1 << ACPHY_RfctrlCmd_por_force_SHIFT(rev))
#define ACPHY_RfctrlCmd_chip_pu_SHIFT(rev)                       1
#define ACPHY_RfctrlCmd_chip_pu_MASK(rev)                        (0x1 << ACPHY_RfctrlCmd_chip_pu_SHIFT(rev))
#define ACPHY_RfctrlCmd_rfctrl_bundle_en_SHIFT(rev)              2
#define ACPHY_RfctrlCmd_rfctrl_bundle_en_MASK(rev)               (0x1 << ACPHY_RfctrlCmd_rfctrl_bundle_en_SHIFT(rev))
#define ACPHY_RfctrlCmd_bundle_ocl_rx_core_mask_SHIFT(rev)       3
#define ACPHY_RfctrlCmd_bundle_ocl_rx_core_mask_MASK(rev)        (ACREV_GE(rev,40) ? (0xf << ACPHY_RfctrlCmd_bundle_ocl_rx_core_mask_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x7 << ACPHY_RfctrlCmd_bundle_ocl_rx_core_mask_SHIFT(rev)) : (ACREV_GE(rev,32) ? (0xf << ACPHY_RfctrlCmd_bundle_ocl_rx_core_mask_SHIFT(rev)) : (ACREV_GE(rev,20) ? (0x7 << ACPHY_RfctrlCmd_bundle_ocl_rx_core_mask_SHIFT(rev)) : (ACREV_GE(rev,19) ? (0xf << ACPHY_RfctrlCmd_bundle_ocl_rx_core_mask_SHIFT(rev)) : (0x7 << ACPHY_RfctrlCmd_bundle_ocl_rx_core_mask_SHIFT(rev)))))))
#define ACPHY_RfctrlCmd_rfctrl_bundle_en_radio_pu_SHIFT(rev)     (ACREV_GE(rev,40) ? 7 : (ACREV_GE(rev,36) ? 6 : (ACREV_GE(rev,32) ? 7 : (ACREV_GE(rev,20) ? 6 : (ACREV_GE(rev,19) ? 7 : 6)))))
#define ACPHY_RfctrlCmd_rfctrl_bundle_en_radio_pu_MASK(rev)      (0x1 << ACPHY_RfctrlCmd_rfctrl_bundle_en_radio_pu_SHIFT(rev))
#define ACPHY_RfctrlCmd_rfctrl_bundle_en_pllldo_reset_SHIFT(rev) (ACREV_GE(rev,40) ? 8 : (ACREV_GE(rev,36) ? 7 : (ACREV_GE(rev,32) ? 8 : (ACREV_GE(rev,20) ? 7 : (ACREV_GE(rev,19) ? 8 : 7)))))
#define ACPHY_RfctrlCmd_rfctrl_bundle_en_pllldo_reset_MASK(rev)  (0x1 << ACPHY_RfctrlCmd_rfctrl_bundle_en_pllldo_reset_SHIFT(rev))
#define ACPHY_RfctrlCmd_rfctrl_bundle_en_pll_reset_SHIFT(rev)    (ACREV_GE(rev,40) ? 9 : (ACREV_GE(rev,36) ? 8 : (ACREV_GE(rev,32) ? 9 : (ACREV_GE(rev,20) ? 8 : (ACREV_GE(rev,19) ? 9 : 8)))))
#define ACPHY_RfctrlCmd_rfctrl_bundle_en_pll_reset_MASK(rev)     (0x1 << ACPHY_RfctrlCmd_rfctrl_bundle_en_pll_reset_SHIFT(rev))
#define ACPHY_RfctrlCmd_rfctrl_bundle_en_aband_sel_SHIFT(rev)    (ACREV_GE(rev,40) ? 10 : (ACREV_GE(rev,36) ? 9 : (ACREV_GE(rev,32) ? 10 : (ACREV_GE(rev,20) ? 9 : (ACREV_GE(rev,19) ? 10 : 9)))))
#define ACPHY_RfctrlCmd_rfctrl_bundle_en_aband_sel_MASK(rev)     (0x1 << ACPHY_RfctrlCmd_rfctrl_bundle_en_aband_sel_SHIFT(rev))
#define ACPHY_RfctrlCmd_syncResetEn_SHIFT(rev)                   (ACREV_GE(rev,40) ? 11 : (ACREV_GE(rev,36) ? 10 : (ACREV_GE(rev,32) ? 11 : (ACREV_GE(rev,20) ? 10 : (ACREV_GE(rev,19) ? 11 : 10)))))
#define ACPHY_RfctrlCmd_syncResetEn_MASK(rev)                    (0x1 << ACPHY_RfctrlCmd_syncResetEn_SHIFT(rev))
#define ACPHY_RfctrlCmd_asgnAfeDivSelOnRst_SHIFT(rev)            (ACREV_GE(rev,40) ? 12 : (ACREV_GE(rev,36) ? 11 : (ACREV_GE(rev,32) ? 12 : (ACREV_GE(rev,20) ? 11 : (ACREV_GE(rev,19) ? 12 : 11)))))
#define ACPHY_RfctrlCmd_asgnAfeDivSelOnRst_MASK(rev)             (0x1 << ACPHY_RfctrlCmd_asgnAfeDivSelOnRst_SHIFT(rev))
#define ACPHY_RfctrlCmd_bundleScheme2_SHIFT(rev)                 (ACREV_GE(rev,40) ? 13 : (ACREV_GE(rev,36) ? 12 : (ACREV_GE(rev,32) ? 13 : (ACREV_GE(rev,19) ? 13 : (ACREV_GE(rev,9) ? 12 : 12)))))
#define ACPHY_RfctrlCmd_bundleScheme2_MASK(rev)                  (0x1 << ACPHY_RfctrlCmd_bundleScheme2_SHIFT(rev))
#define ACPHY_RfctrlCmd_nap_gen_en_SHIFT(rev)                    14
#define ACPHY_RfctrlCmd_nap_gen_en_MASK(rev)                     (0x1 << ACPHY_RfctrlCmd_nap_gen_en_SHIFT(rev))

/* Register ACPHY_RfctrlAntSwLUTIdx */
#define ACPHY_RfctrlAntSwLUTIdx(rev)                                  0x409
#define ACPHY_RfctrlAntSwLUTIdx_AntConfig_SHIFT(rev)                  (ACREV_GE(rev,40) ? 7 : (ACREV_GE(rev,36) ? 8 : (ACREV_GE(rev,32) ? 7 : (ACREV_GE(rev,20) ? 8 : (ACREV_GE(rev,19) ? 7 : 8)))))
#define ACPHY_RfctrlAntSwLUTIdx_AntConfig_MASK(rev)                   (ACREV_GE(rev,40) ? (0x1f << ACPHY_RfctrlAntSwLUTIdx_AntConfig_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0xf << ACPHY_RfctrlAntSwLUTIdx_AntConfig_SHIFT(rev)) : (ACREV_GE(rev,32) ? (0x1f << ACPHY_RfctrlAntSwLUTIdx_AntConfig_SHIFT(rev)) : (ACREV_GE(rev,20) ? (0xf << ACPHY_RfctrlAntSwLUTIdx_AntConfig_SHIFT(rev)) : (ACREV_GE(rev,19) ? (0x1f << ACPHY_RfctrlAntSwLUTIdx_AntConfig_SHIFT(rev)) : (0xf << ACPHY_RfctrlAntSwLUTIdx_AntConfig_SHIFT(rev)))))))
#define ACPHY_RfctrlAntSwLUTIdx_pa_idac_bundle_control_en_SHIFT(rev)  0
#define ACPHY_RfctrlAntSwLUTIdx_pa_idac_bundle_control_en_MASK(rev)   (0x1 << ACPHY_RfctrlAntSwLUTIdx_pa_idac_bundle_control_en_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdx_dcdac_bundle_control_en_SHIFT(rev)    1
#define ACPHY_RfctrlAntSwLUTIdx_dcdac_bundle_control_en_MASK(rev)     (0x1 << ACPHY_RfctrlAntSwLUTIdx_dcdac_bundle_control_en_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdx_lna1_out_bundle_control_en_SHIFT(rev) 2
#define ACPHY_RfctrlAntSwLUTIdx_lna1_out_bundle_control_en_MASK(rev)  (0x1 << ACPHY_RfctrlAntSwLUTIdx_lna1_out_bundle_control_en_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdx_elna_pu_SHIFT(rev)                    5
#define ACPHY_RfctrlAntSwLUTIdx_elna_pu_MASK(rev)                     (0x7 << ACPHY_RfctrlAntSwLUTIdx_elna_pu_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdx_tx_pu_SHIFT(rev)                      2
#define ACPHY_RfctrlAntSwLUTIdx_tx_pu_MASK(rev)                       (0x7 << ACPHY_RfctrlAntSwLUTIdx_tx_pu_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdx_RX_sw_core2_SHIFT(rev)                5
#define ACPHY_RfctrlAntSwLUTIdx_RX_sw_core2_MASK(rev)                 (0x1 << ACPHY_RfctrlAntSwLUTIdx_RX_sw_core2_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdx_TX_sw_core2_SHIFT(rev)                4
#define ACPHY_RfctrlAntSwLUTIdx_TX_sw_core2_MASK(rev)                 (0x1 << ACPHY_RfctrlAntSwLUTIdx_TX_sw_core2_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdx_RX_sw_core1_SHIFT(rev)                3
#define ACPHY_RfctrlAntSwLUTIdx_RX_sw_core1_MASK(rev)                 (0x1 << ACPHY_RfctrlAntSwLUTIdx_RX_sw_core1_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdx_TX_sw_core1_SHIFT(rev)                2
#define ACPHY_RfctrlAntSwLUTIdx_TX_sw_core1_MASK(rev)                 (0x1 << ACPHY_RfctrlAntSwLUTIdx_TX_sw_core1_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdx_RX_sw_core0_SHIFT(rev)                1
#define ACPHY_RfctrlAntSwLUTIdx_RX_sw_core0_MASK(rev)                 (0x1 << ACPHY_RfctrlAntSwLUTIdx_RX_sw_core0_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdx_TX_sw_core0_SHIFT(rev)                0
#define ACPHY_RfctrlAntSwLUTIdx_TX_sw_core0_MASK(rev)                 (0x1 << ACPHY_RfctrlAntSwLUTIdx_TX_sw_core0_SHIFT(rev))

/* Register ACPHY_BT_SwControl */
#define ACPHY_BT_SwControl(rev)                       0x40a
#define ACPHY_BT_SwControl_bt_en_SHIFT(rev)           0
#define ACPHY_BT_SwControl_bt_en_MASK(rev)            (0x1 << ACPHY_BT_SwControl_bt_en_SHIFT(rev))
#define ACPHY_BT_SwControl_bt_en_ovrd_SHIFT(rev)      1
#define ACPHY_BT_SwControl_bt_en_ovrd_MASK(rev)       (0x1 << ACPHY_BT_SwControl_bt_en_ovrd_SHIFT(rev))
#define ACPHY_BT_SwControl_bt_en_lut0_SHIFT(rev)      4
#define ACPHY_BT_SwControl_bt_en_lut0_MASK(rev)       (0x3 << ACPHY_BT_SwControl_bt_en_lut0_SHIFT(rev))
#define ACPHY_BT_SwControl_bt_en_lut1_SHIFT(rev)      6
#define ACPHY_BT_SwControl_bt_en_lut1_MASK(rev)       (0x3 << ACPHY_BT_SwControl_bt_en_lut1_SHIFT(rev))
#define ACPHY_BT_SwControl_bt_sharing_en_SHIFT(rev)   8
#define ACPHY_BT_SwControl_bt_sharing_en_MASK(rev)    (0x1 << ACPHY_BT_SwControl_bt_sharing_en_SHIFT(rev))
#define ACPHY_BT_SwControl_inv_btcx_prisel_SHIFT(rev) 9
#define ACPHY_BT_SwControl_inv_btcx_prisel_MASK(rev)  (0x1 << ACPHY_BT_SwControl_inv_btcx_prisel_SHIFT(rev))
#define ACPHY_BT_SwControl_btRxAttnOvr_SHIFT(rev)     10
#define ACPHY_BT_SwControl_btRxAttnOvr_MASK(rev)      (0x1 << ACPHY_BT_SwControl_btRxAttnOvr_SHIFT(rev))
#define ACPHY_BT_SwControl_btRxAttnVal_SHIFT(rev)     11
#define ACPHY_BT_SwControl_btRxAttnVal_MASK(rev)      (0x1 << ACPHY_BT_SwControl_btRxAttnVal_SHIFT(rev))
#define ACPHY_BT_SwControl_btExtLnaGainOvr_SHIFT(rev) 12
#define ACPHY_BT_SwControl_btExtLnaGainOvr_MASK(rev)  (0x1 << ACPHY_BT_SwControl_btExtLnaGainOvr_SHIFT(rev))
#define ACPHY_BT_SwControl_btExtLnaGainVal_SHIFT(rev) 13
#define ACPHY_BT_SwControl_btExtLnaGainVal_MASK(rev)  (0x1 << ACPHY_BT_SwControl_btExtLnaGainVal_SHIFT(rev))
#define ACPHY_BT_SwControl_btAntOvr_SHIFT(rev)        14
#define ACPHY_BT_SwControl_btAntOvr_MASK(rev)         (0x1 << ACPHY_BT_SwControl_btAntOvr_SHIFT(rev))
#define ACPHY_BT_SwControl_btAntVal_SHIFT(rev)        15
#define ACPHY_BT_SwControl_btAntVal_MASK(rev)         (0x1 << ACPHY_BT_SwControl_btAntVal_SHIFT(rev))
#define ACPHY_BT_SwControl_btAoAEn_2g_SHIFT(rev)      2
#define ACPHY_BT_SwControl_btAoAEn_2g_MASK(rev)       (0x1 << ACPHY_BT_SwControl_btAoAEn_2g_SHIFT(rev))
#define ACPHY_BT_SwControl_btAoAEn_5g_SHIFT(rev)      3
#define ACPHY_BT_SwControl_btAoAEn_5g_MASK(rev)       (0x1 << ACPHY_BT_SwControl_btAoAEn_5g_SHIFT(rev))

/* Register ACPHY_Rfctrl_2Gx5G */
#define ACPHY_Rfctrl_2Gx5G(rev)                        0x40b
#define ACPHY_Rfctrl_2Gx5G_Dup_ExtLna_core0_SHIFT(rev) 0
#define ACPHY_Rfctrl_2Gx5G_Dup_ExtLna_core0_MASK(rev)  (0x1 << ACPHY_Rfctrl_2Gx5G_Dup_ExtLna_core0_SHIFT(rev))
#define ACPHY_Rfctrl_2Gx5G_Dup_ExtLna_core1_SHIFT(rev) 1
#define ACPHY_Rfctrl_2Gx5G_Dup_ExtLna_core1_MASK(rev)  (0x1 << ACPHY_Rfctrl_2Gx5G_Dup_ExtLna_core1_SHIFT(rev))
#define ACPHY_Rfctrl_2Gx5G_Dup_ExtLna_core2_SHIFT(rev) 2
#define ACPHY_Rfctrl_2Gx5G_Dup_ExtLna_core2_MASK(rev)  (0x1 << ACPHY_Rfctrl_2Gx5G_Dup_ExtLna_core2_SHIFT(rev))
#define ACPHY_Rfctrl_2Gx5G_Dup_PA_core0_SHIFT(rev)     4
#define ACPHY_Rfctrl_2Gx5G_Dup_PA_core0_MASK(rev)      (0x1 << ACPHY_Rfctrl_2Gx5G_Dup_PA_core0_SHIFT(rev))
#define ACPHY_Rfctrl_2Gx5G_Dup_PA_core1_SHIFT(rev)     5
#define ACPHY_Rfctrl_2Gx5G_Dup_PA_core1_MASK(rev)      (0x1 << ACPHY_Rfctrl_2Gx5G_Dup_PA_core1_SHIFT(rev))
#define ACPHY_Rfctrl_2Gx5G_Dup_PA_core2_SHIFT(rev)     6
#define ACPHY_Rfctrl_2Gx5G_Dup_PA_core2_MASK(rev)      (0x1 << ACPHY_Rfctrl_2Gx5G_Dup_PA_core2_SHIFT(rev))
#define ACPHY_Rfctrl_2Gx5G_btCoreNo_SHIFT(rev)         (ACREV_GE(rev,40) ? 8 : (ACREV_GE(rev,36) ? 7 : (ACREV_GE(rev,32) ? 8 : (ACREV_GE(rev,20) ? 7 : (ACREV_GE(rev,19) ? 8 : 7)))))
#define ACPHY_Rfctrl_2Gx5G_btCoreNo_MASK(rev)          (0x3 << ACPHY_Rfctrl_2Gx5G_btCoreNo_SHIFT(rev))
#define ACPHY_Rfctrl_2Gx5G_Dup_ExtLna_core3_SHIFT(rev) 3
#define ACPHY_Rfctrl_2Gx5G_Dup_ExtLna_core3_MASK(rev)  (0x1 << ACPHY_Rfctrl_2Gx5G_Dup_ExtLna_core3_SHIFT(rev))
#define ACPHY_Rfctrl_2Gx5G_Dup_PA_core3_SHIFT(rev)     7
#define ACPHY_Rfctrl_2Gx5G_Dup_PA_core3_MASK(rev)      (0x1 << ACPHY_Rfctrl_2Gx5G_Dup_PA_core3_SHIFT(rev))

/* Register ACPHY_Logen_AfeDiv_reset */
#define ACPHY_Logen_AfeDiv_reset(rev)                         0x40c
#define ACPHY_Logen_AfeDiv_reset_logen_reset_dur_SHIFT(rev)   0
#define ACPHY_Logen_AfeDiv_reset_logen_reset_dur_MASK(rev)    (0xff << ACPHY_Logen_AfeDiv_reset_logen_reset_dur_SHIFT(rev))
#define ACPHY_Logen_AfeDiv_reset_afe_clk_reset_dur_SHIFT(rev) 8
#define ACPHY_Logen_AfeDiv_reset_afe_clk_reset_dur_MASK(rev)  (0xff << ACPHY_Logen_AfeDiv_reset_afe_clk_reset_dur_SHIFT(rev))

/* Register ACPHY_Logen_AfeDiv_reset_select */
#define ACPHY_Logen_AfeDiv_reset_select(rev)                              0x40d
#define ACPHY_Logen_AfeDiv_reset_select_use_hw_logen_reset_SHIFT(rev)     0
#define ACPHY_Logen_AfeDiv_reset_select_use_hw_logen_reset_MASK(rev)      (0x1 << ACPHY_Logen_AfeDiv_reset_select_use_hw_logen_reset_SHIFT(rev))
#define ACPHY_Logen_AfeDiv_reset_select_use_hw_afeclk_reset_SHIFT(rev)    1
#define ACPHY_Logen_AfeDiv_reset_select_use_hw_afeclk_reset_MASK(rev)     (0x1 << ACPHY_Logen_AfeDiv_reset_select_use_hw_afeclk_reset_SHIFT(rev))
#define ACPHY_Logen_AfeDiv_reset_select_bias_rx_pu_val_SHIFT(rev)         2
#define ACPHY_Logen_AfeDiv_reset_select_bias_rx_pu_val_MASK(rev)          (ACREV_GE(rev,36) ? (0x7 << ACPHY_Logen_AfeDiv_reset_select_bias_rx_pu_val_SHIFT(rev)) : (ACREV_GE(rev,32) ? (0xf << ACPHY_Logen_AfeDiv_reset_select_bias_rx_pu_val_SHIFT(rev)) : (ACREV_GE(rev,20) ? (0x7 << ACPHY_Logen_AfeDiv_reset_select_bias_rx_pu_val_SHIFT(rev)) : (ACREV_GE(rev,19) ? (0xf << ACPHY_Logen_AfeDiv_reset_select_bias_rx_pu_val_SHIFT(rev)) : (0x7 << ACPHY_Logen_AfeDiv_reset_select_bias_rx_pu_val_SHIFT(rev))))))
#define ACPHY_Logen_AfeDiv_reset_select_bias_tx_pu_val_SHIFT(rev)         (ACREV_GE(rev,36) ? 5 : (ACREV_GE(rev,32) ? 6 : (ACREV_GE(rev,20) ? 5 : (ACREV_GE(rev,19) ? 6 : 5))))
#define ACPHY_Logen_AfeDiv_reset_select_bias_tx_pu_val_MASK(rev)          (ACREV_GE(rev,36) ? (0x7 << ACPHY_Logen_AfeDiv_reset_select_bias_tx_pu_val_SHIFT(rev)) : (ACREV_GE(rev,32) ? (0xf << ACPHY_Logen_AfeDiv_reset_select_bias_tx_pu_val_SHIFT(rev)) : (ACREV_GE(rev,20) ? (0x7 << ACPHY_Logen_AfeDiv_reset_select_bias_tx_pu_val_SHIFT(rev)) : (ACREV_GE(rev,19) ? (0xf << ACPHY_Logen_AfeDiv_reset_select_bias_tx_pu_val_SHIFT(rev)) : (0x7 << ACPHY_Logen_AfeDiv_reset_select_bias_tx_pu_val_SHIFT(rev))))))
#define ACPHY_Logen_AfeDiv_reset_select_earlyDacDiodePwrup_SHIFT(rev)     8
#define ACPHY_Logen_AfeDiv_reset_select_earlyDacDiodePwrup_MASK(rev)      (0x1 << ACPHY_Logen_AfeDiv_reset_select_earlyDacDiodePwrup_SHIFT(rev))
#define ACPHY_Logen_AfeDiv_reset_select_perPktBwEtCtrlEn_SHIFT(rev)       9
#define ACPHY_Logen_AfeDiv_reset_select_perPktBwEtCtrlEn_MASK(rev)        (0x1 << ACPHY_Logen_AfeDiv_reset_select_perPktBwEtCtrlEn_SHIFT(rev))
#define ACPHY_Logen_AfeDiv_reset_select_bundleDacDiodePwrupEn_SHIFT(rev)  10
#define ACPHY_Logen_AfeDiv_reset_select_bundleDacDiodePwrupEn_MASK(rev)   (0x1 << ACPHY_Logen_AfeDiv_reset_select_bundleDacDiodePwrupEn_SHIFT(rev))
#define ACPHY_Logen_AfeDiv_reset_select_adcDacSwitchEn_SHIFT(rev)         11
#define ACPHY_Logen_AfeDiv_reset_select_adcDacSwitchEn_MASK(rev)          (0x1 << ACPHY_Logen_AfeDiv_reset_select_adcDacSwitchEn_SHIFT(rev))
#define ACPHY_Logen_AfeDiv_reset_select_tx_afediv_arst_val_SHIFT(rev)     12
#define ACPHY_Logen_AfeDiv_reset_select_tx_afediv_arst_val_MASK(rev)      (0x1 << ACPHY_Logen_AfeDiv_reset_select_tx_afediv_arst_val_SHIFT(rev))
#define ACPHY_Logen_AfeDiv_reset_select_rx_afediv_arst_val_SHIFT(rev)     13
#define ACPHY_Logen_AfeDiv_reset_select_rx_afediv_arst_val_MASK(rev)      (0x1 << ACPHY_Logen_AfeDiv_reset_select_rx_afediv_arst_val_SHIFT(rev))
#define ACPHY_Logen_AfeDiv_reset_select_clr_afediv_arst_val_SHIFT(rev)    14
#define ACPHY_Logen_AfeDiv_reset_select_clr_afediv_arst_val_MASK(rev)     (0x1 << ACPHY_Logen_AfeDiv_reset_select_clr_afediv_arst_val_SHIFT(rev))
#define ACPHY_Logen_AfeDiv_reset_select_rst2rx_afediv_arst_val_SHIFT(rev) 2
#define ACPHY_Logen_AfeDiv_reset_select_rst2rx_afediv_arst_val_MASK(rev)  (0x1 << ACPHY_Logen_AfeDiv_reset_select_rst2rx_afediv_arst_val_SHIFT(rev))
#define ACPHY_Logen_AfeDiv_reset_select_rst2rx_afediv_brst_val_SHIFT(rev) 3
#define ACPHY_Logen_AfeDiv_reset_select_rst2rx_afediv_brst_val_MASK(rev)  (0x1 << ACPHY_Logen_AfeDiv_reset_select_rst2rx_afediv_brst_val_SHIFT(rev))
#define ACPHY_Logen_AfeDiv_reset_select_clear_afediv_rst_en_SHIFT(rev)    4
#define ACPHY_Logen_AfeDiv_reset_select_clear_afediv_rst_en_MASK(rev)     (0x1 << ACPHY_Logen_AfeDiv_reset_select_clear_afediv_rst_en_SHIFT(rev))
#define ACPHY_Logen_AfeDiv_reset_select_enAfeDivUpdt_SHIFT(rev)           15
#define ACPHY_Logen_AfeDiv_reset_select_enAfeDivUpdt_MASK(rev)            (0x1 << ACPHY_Logen_AfeDiv_reset_select_enAfeDivUpdt_SHIFT(rev))

/* Register ACPHY_Rfpll_resetCtrl */
#define ACPHY_Rfpll_resetCtrl(rev)                       0x40e
#define ACPHY_Rfpll_resetCtrl_rfpll_reset_dur_SHIFT(rev) 0
#define ACPHY_Rfpll_resetCtrl_rfpll_reset_dur_MASK(rev)  (0xffff << ACPHY_Rfpll_resetCtrl_rfpll_reset_dur_SHIFT(rev))

/* Register ACPHY_AfePuCtrl */
#define ACPHY_AfePuCtrl(rev)                                      0x40f
#define ACPHY_AfePuCtrl_use_rfctrl_adc_pu_SHIFT(rev)              0
#define ACPHY_AfePuCtrl_use_rfctrl_adc_pu_MASK(rev)               (0x1 << ACPHY_AfePuCtrl_use_rfctrl_adc_pu_SHIFT(rev))
#define ACPHY_AfePuCtrl_use_rfctrl_dac_pu_SHIFT(rev)              1
#define ACPHY_AfePuCtrl_use_rfctrl_dac_pu_MASK(rev)               (0x1 << ACPHY_AfePuCtrl_use_rfctrl_dac_pu_SHIFT(rev))
#define ACPHY_AfePuCtrl_use_rfctrl_aux_en_SHIFT(rev)              2
#define ACPHY_AfePuCtrl_use_rfctrl_aux_en_MASK(rev)               (0x1 << ACPHY_AfePuCtrl_use_rfctrl_aux_en_SHIFT(rev))
#define ACPHY_AfePuCtrl_use_rfctrl_tssi_pu_SHIFT(rev)             3
#define ACPHY_AfePuCtrl_use_rfctrl_tssi_pu_MASK(rev)              (0x1 << ACPHY_AfePuCtrl_use_rfctrl_tssi_pu_SHIFT(rev))
#define ACPHY_AfePuCtrl_use_rfctrl_amux_sel_port_SHIFT(rev)       4
#define ACPHY_AfePuCtrl_use_rfctrl_amux_sel_port_MASK(rev)        (0x1 << ACPHY_AfePuCtrl_use_rfctrl_amux_sel_port_SHIFT(rev))
#define ACPHY_AfePuCtrl_use_rfctrl_iqadc_clk_div_ratio_SHIFT(rev) 5
#define ACPHY_AfePuCtrl_use_rfctrl_iqadc_clk_div_ratio_MASK(rev)  (0x1 << ACPHY_AfePuCtrl_use_rfctrl_iqadc_clk_div_ratio_SHIFT(rev))
#define ACPHY_AfePuCtrl_GateAfeClocksForSwitch_SHIFT(rev)         6
#define ACPHY_AfePuCtrl_GateAfeClocksForSwitch_MASK(rev)          (0x1 << ACPHY_AfePuCtrl_GateAfeClocksForSwitch_SHIFT(rev))
#define ACPHY_AfePuCtrl_ResetRxAfeDomForSwitch_SHIFT(rev)         7
#define ACPHY_AfePuCtrl_ResetRxAfeDomForSwitch_MASK(rev)          (0x1 << ACPHY_AfePuCtrl_ResetRxAfeDomForSwitch_SHIFT(rev))
#define ACPHY_AfePuCtrl_ResetTxAfeDomForSwitch_SHIFT(rev)         8
#define ACPHY_AfePuCtrl_ResetTxAfeDomForSwitch_MASK(rev)          (0x1 << ACPHY_AfePuCtrl_ResetTxAfeDomForSwitch_SHIFT(rev))
#define ACPHY_AfePuCtrl_tssiSleepEn_SHIFT(rev)                    9
#define ACPHY_AfePuCtrl_tssiSleepEn_MASK(rev)                     (0x1 << ACPHY_AfePuCtrl_tssiSleepEn_SHIFT(rev))
#define ACPHY_AfePuCtrl_changeDacBufRcInRx_SHIFT(rev)             10
#define ACPHY_AfePuCtrl_changeDacBufRcInRx_MASK(rev)              (0x1 << ACPHY_AfePuCtrl_changeDacBufRcInRx_SHIFT(rev))
#define ACPHY_AfePuCtrl_pu_all_nb_SHIFT(rev)                      11
#define ACPHY_AfePuCtrl_pu_all_nb_MASK(rev)                       (0x1 << ACPHY_AfePuCtrl_pu_all_nb_SHIFT(rev))
#define ACPHY_AfePuCtrl_low_pwr_en_SHIFT(rev)                     12
#define ACPHY_AfePuCtrl_low_pwr_en_MASK(rev)                      (0x1 << ACPHY_AfePuCtrl_low_pwr_en_SHIFT(rev))
#define ACPHY_AfePuCtrl_lna1_pd_during_byp_SHIFT(rev)             13
#define ACPHY_AfePuCtrl_lna1_pd_during_byp_MASK(rev)              (0x1 << ACPHY_AfePuCtrl_lna1_pd_during_byp_SHIFT(rev))
#define ACPHY_AfePuCtrl_lna1_gain_bits_from_rfctrl_SHIFT(rev)     14
#define ACPHY_AfePuCtrl_lna1_gain_bits_from_rfctrl_MASK(rev)      (0x1 << ACPHY_AfePuCtrl_lna1_gain_bits_from_rfctrl_SHIFT(rev))
#define ACPHY_AfePuCtrl_enAfeDivSwitch_SHIFT(rev)                 15
#define ACPHY_AfePuCtrl_enAfeDivSwitch_MASK(rev)                  (0x1 << ACPHY_AfePuCtrl_enAfeDivSwitch_SHIFT(rev))
#define ACPHY_AfePuCtrl_loGenBufCtlEn_SHIFT(rev)                  14
#define ACPHY_AfePuCtrl_loGenBufCtlEn_MASK(rev)                   (0x1 << ACPHY_AfePuCtrl_loGenBufCtlEn_SHIFT(rev))

/* Register ACPHY_AfeClkDivOverrideCtrl */
#define ACPHY_AfeClkDivOverrideCtrl(rev)                               0x410
#define ACPHY_AfeClkDivOverrideCtrl_afediv_sel_div_ovr_SHIFT(rev)      3
#define ACPHY_AfeClkDivOverrideCtrl_afediv_sel_div_ovr_MASK(rev)       (0x1 << ACPHY_AfeClkDivOverrideCtrl_afediv_sel_div_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrl_afediv_sel_div_SHIFT(rev)          7
#define ACPHY_AfeClkDivOverrideCtrl_afediv_sel_div_MASK(rev)           (0x7 << ACPHY_AfeClkDivOverrideCtrl_afediv_sel_div_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrl_tx_afediv_brst_val_SHIFT(rev)      12
#define ACPHY_AfeClkDivOverrideCtrl_tx_afediv_brst_val_MASK(rev)       (0x1 << ACPHY_AfeClkDivOverrideCtrl_tx_afediv_brst_val_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrl_rx_afediv_brst_val_SHIFT(rev)      13
#define ACPHY_AfeClkDivOverrideCtrl_rx_afediv_brst_val_MASK(rev)       (0x1 << ACPHY_AfeClkDivOverrideCtrl_rx_afediv_brst_val_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrl_clr_afediv_brst_val_SHIFT(rev)     14
#define ACPHY_AfeClkDivOverrideCtrl_clr_afediv_brst_val_MASK(rev)      (0x1 << ACPHY_AfeClkDivOverrideCtrl_clr_afediv_brst_val_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrl_earlyDacDiodePwrup_SHIFT(rev)      0
#define ACPHY_AfeClkDivOverrideCtrl_earlyDacDiodePwrup_MASK(rev)       (0x1 << ACPHY_AfeClkDivOverrideCtrl_earlyDacDiodePwrup_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrl_perPktBwEtCtrlEn_SHIFT(rev)        1
#define ACPHY_AfeClkDivOverrideCtrl_perPktBwEtCtrlEn_MASK(rev)         (0x1 << ACPHY_AfeClkDivOverrideCtrl_perPktBwEtCtrlEn_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrl_afediv_en_ovr_SHIFT(rev)           (ACREV_GE(rev,8) ? 10 : 0)
#define ACPHY_AfeClkDivOverrideCtrl_afediv_en_ovr_MASK(rev)            (0x1 << ACPHY_AfeClkDivOverrideCtrl_afediv_en_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrl_afediv_en_SHIFT(rev)               (ACREV_GE(rev,8) ? 11 : 4)
#define ACPHY_AfeClkDivOverrideCtrl_afediv_en_MASK(rev)                (0x1 << ACPHY_AfeClkDivOverrideCtrl_afediv_en_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater1_ovr_SHIFT(rev) 1
#define ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater1_ovr_MASK(rev)  (0x1 << ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater1_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater2_ovr_SHIFT(rev) 2
#define ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater2_ovr_MASK(rev)  (0x1 << ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater2_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater1_SHIFT(rev)     5
#define ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater1_MASK(rev)      (0x1 << ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater1_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater2_SHIFT(rev)     6
#define ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater2_MASK(rev)      (0x1 << ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater2_SHIFT(rev))

/* Register ACPHY_RfseqTrigger_nap */
#define ACPHY_RfseqTrigger_nap(rev)              0x411
#define ACPHY_RfseqTrigger_nap_rx2nap_SHIFT(rev) 0
#define ACPHY_RfseqTrigger_nap_rx2nap_MASK(rev)  (0x1 << ACPHY_RfseqTrigger_nap_rx2nap_SHIFT(rev))
#define ACPHY_RfseqTrigger_nap_nap2rx_SHIFT(rev) 1
#define ACPHY_RfseqTrigger_nap_nap2rx_MASK(rev)  (0x1 << ACPHY_RfseqTrigger_nap_nap2rx_SHIFT(rev))
#define ACPHY_RfseqTrigger_nap_nap_en_SHIFT(rev) 2
#define ACPHY_RfseqTrigger_nap_nap_en_MASK(rev)  (0x1 << ACPHY_RfseqTrigger_nap_nap_en_SHIFT(rev))

/* Register ACPHY_RfseqStatus_nap */
#define ACPHY_RfseqStatus_nap(rev)               0x412
#define ACPHY_RfseqStatus_nap_rx2nap0_SHIFT(rev) 0
#define ACPHY_RfseqStatus_nap_rx2nap0_MASK(rev)  (0x1 << ACPHY_RfseqStatus_nap_rx2nap0_SHIFT(rev))
#define ACPHY_RfseqStatus_nap_nap2rx0_SHIFT(rev) 1
#define ACPHY_RfseqStatus_nap_nap2rx0_MASK(rev)  (0x1 << ACPHY_RfseqStatus_nap_nap2rx0_SHIFT(rev))
#define ACPHY_RfseqStatus_nap_rx2nap1_SHIFT(rev) 2
#define ACPHY_RfseqStatus_nap_rx2nap1_MASK(rev)  (0x1 << ACPHY_RfseqStatus_nap_rx2nap1_SHIFT(rev))
#define ACPHY_RfseqStatus_nap_nap2rx1_SHIFT(rev) 3
#define ACPHY_RfseqStatus_nap_nap2rx1_MASK(rev)  (0x1 << ACPHY_RfseqStatus_nap_nap2rx1_SHIFT(rev))
#define ACPHY_RfseqStatus_nap_rx2nap2_SHIFT(rev) 4
#define ACPHY_RfseqStatus_nap_rx2nap2_MASK(rev)  (0x1 << ACPHY_RfseqStatus_nap_rx2nap2_SHIFT(rev))
#define ACPHY_RfseqStatus_nap_nap2rx2_SHIFT(rev) 5
#define ACPHY_RfseqStatus_nap_nap2rx2_MASK(rev)  (0x1 << ACPHY_RfseqStatus_nap_nap2rx2_SHIFT(rev))

/* Register ACPHY_RfBiasControl */
#define ACPHY_RfBiasControl(rev)                                       0x413
#define ACPHY_RfBiasControl_enable_rx_bias_reset_SHIFT(rev)            0
#define ACPHY_RfBiasControl_enable_rx_bias_reset_MASK(rev)             (0x1 << ACPHY_RfBiasControl_enable_rx_bias_reset_SHIFT(rev))
#define ACPHY_RfBiasControl_enable_adc_bias_reset_SHIFT(rev)           1
#define ACPHY_RfBiasControl_enable_adc_bias_reset_MASK(rev)            (0x1 << ACPHY_RfBiasControl_enable_adc_bias_reset_SHIFT(rev))
#define ACPHY_RfBiasControl_clear_adc_reset_on_pwrup_SHIFT(rev)        2
#define ACPHY_RfBiasControl_clear_adc_reset_on_pwrup_MASK(rev)         (0x1 << ACPHY_RfBiasControl_clear_adc_reset_on_pwrup_SHIFT(rev))
#define ACPHY_RfBiasControl_clear_adc_clk_reset_on_pwrup_SHIFT(rev)    3
#define ACPHY_RfBiasControl_clear_adc_clk_reset_on_pwrup_MASK(rev)     (0x1 << ACPHY_RfBiasControl_clear_adc_clk_reset_on_pwrup_SHIFT(rev))
#define ACPHY_RfBiasControl_disable_adc_cfg_change_in_tx2rx_SHIFT(rev) 4
#define ACPHY_RfBiasControl_disable_adc_cfg_change_in_tx2rx_MASK(rev)  (0x1 << ACPHY_RfBiasControl_disable_adc_cfg_change_in_tx2rx_SHIFT(rev))
#define ACPHY_RfBiasControl_pulseBiasResetForAllCoresOclS_SHIFT(rev)   5
#define ACPHY_RfBiasControl_pulseBiasResetForAllCoresOclS_MASK(rev)    (0x1 << ACPHY_RfBiasControl_pulseBiasResetForAllCoresOclS_SHIFT(rev))
#define ACPHY_RfBiasControl_enBiasRstInForcePu_SHIFT(rev)              6
#define ACPHY_RfBiasControl_enBiasRstInForcePu_MASK(rev)               (0x1 << ACPHY_RfBiasControl_enBiasRstInForcePu_SHIFT(rev))
#define ACPHY_RfBiasControl_tx_bg_pulse_val_SHIFT(rev)                 7
#define ACPHY_RfBiasControl_tx_bg_pulse_val_MASK(rev)                  (0x1 << ACPHY_RfBiasControl_tx_bg_pulse_val_SHIFT(rev))
#define ACPHY_RfBiasControl_rx_bg_pulse_val_SHIFT(rev)                 8
#define ACPHY_RfBiasControl_rx_bg_pulse_val_MASK(rev)                  (0x1 << ACPHY_RfBiasControl_rx_bg_pulse_val_SHIFT(rev))
#define ACPHY_RfBiasControl_tx_bg_pulse_clr_val_SHIFT(rev)             9
#define ACPHY_RfBiasControl_tx_bg_pulse_clr_val_MASK(rev)              (0x1 << ACPHY_RfBiasControl_tx_bg_pulse_clr_val_SHIFT(rev))
#define ACPHY_RfBiasControl_rx_bg_pulse_clr_val_SHIFT(rev)             10
#define ACPHY_RfBiasControl_rx_bg_pulse_clr_val_MASK(rev)              (0x1 << ACPHY_RfBiasControl_rx_bg_pulse_clr_val_SHIFT(rev))
#define ACPHY_RfBiasControl_lna1_byp_tx_val_SHIFT(rev)                 11
#define ACPHY_RfBiasControl_lna1_byp_tx_val_MASK(rev)                  (0x1 << ACPHY_RfBiasControl_lna1_byp_tx_val_SHIFT(rev))
#define ACPHY_RfBiasControl_lna1_byp_rx_val_SHIFT(rev)                 12
#define ACPHY_RfBiasControl_lna1_byp_rx_val_MASK(rev)                  (0x1 << ACPHY_RfBiasControl_lna1_byp_rx_val_SHIFT(rev))
#define ACPHY_RfBiasControl_oclw_bg_pulse_val_SHIFT(rev)               13
#define ACPHY_RfBiasControl_oclw_bg_pulse_val_MASK(rev)                (0x1 << ACPHY_RfBiasControl_oclw_bg_pulse_val_SHIFT(rev))
#define ACPHY_RfBiasControl_ocls_bg_pulse_val_SHIFT(rev)               14
#define ACPHY_RfBiasControl_ocls_bg_pulse_val_MASK(rev)                (0x1 << ACPHY_RfBiasControl_ocls_bg_pulse_val_SHIFT(rev))
#define ACPHY_RfBiasControl_tssi_sleep_bg_pulse_val_SHIFT(rev)         15
#define ACPHY_RfBiasControl_tssi_sleep_bg_pulse_val_MASK(rev)          (0x1 << ACPHY_RfBiasControl_tssi_sleep_bg_pulse_val_SHIFT(rev))

/* Register ACPHY_shFemMuxCtrl */
#define ACPHY_shFemMuxCtrl(rev)                        0x414
#define ACPHY_shFemMuxCtrl_shFem_core_sel_0_SHIFT(rev) 0
#define ACPHY_shFemMuxCtrl_shFem_core_sel_0_MASK(rev)  (0x3 << ACPHY_shFemMuxCtrl_shFem_core_sel_0_SHIFT(rev))
#define ACPHY_shFemMuxCtrl_shFem_core_sel_1_SHIFT(rev) 2
#define ACPHY_shFemMuxCtrl_shFem_core_sel_1_MASK(rev)  (0x3 << ACPHY_shFemMuxCtrl_shFem_core_sel_1_SHIFT(rev))
#define ACPHY_shFemMuxCtrl_shFem_core_sel_2_SHIFT(rev) 4
#define ACPHY_shFemMuxCtrl_shFem_core_sel_2_MASK(rev)  (0x3 << ACPHY_shFemMuxCtrl_shFem_core_sel_2_SHIFT(rev))
#define ACPHY_shFemMuxCtrl_shFem_core_sel_3_SHIFT(rev) 6
#define ACPHY_shFemMuxCtrl_shFem_core_sel_3_MASK(rev)  (0x3 << ACPHY_shFemMuxCtrl_shFem_core_sel_3_SHIFT(rev))
#define ACPHY_shFemMuxCtrl_shFem_core_sel_4_SHIFT(rev) 8
#define ACPHY_shFemMuxCtrl_shFem_core_sel_4_MASK(rev)  (0x3 << ACPHY_shFemMuxCtrl_shFem_core_sel_4_SHIFT(rev))
#define ACPHY_shFemMuxCtrl_shFem_core_sel_5_SHIFT(rev) 10
#define ACPHY_shFemMuxCtrl_shFem_core_sel_5_MASK(rev)  (0x3 << ACPHY_shFemMuxCtrl_shFem_core_sel_5_SHIFT(rev))

/* Register ACPHY_Pllldo_resetCtrl */
#define ACPHY_Pllldo_resetCtrl(rev)                        0x415
#define ACPHY_Pllldo_resetCtrl_pllldo_reset_dur_SHIFT(rev) 0
#define ACPHY_Pllldo_resetCtrl_pllldo_reset_dur_MASK(rev)  (0xffff << ACPHY_Pllldo_resetCtrl_pllldo_reset_dur_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideGlobalPus */
#define ACPHY_RfctrlOverrideGlobalPus(rev)                    0x416
#define ACPHY_RfctrlOverrideGlobalPus_rfpll_reset_SHIFT(rev)  0
#define ACPHY_RfctrlOverrideGlobalPus_rfpll_reset_MASK(rev)   (0x1 << ACPHY_RfctrlOverrideGlobalPus_rfpll_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideGlobalPus_pllldo_pu_SHIFT(rev)    2
#define ACPHY_RfctrlOverrideGlobalPus_pllldo_pu_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideGlobalPus_pllldo_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideGlobalPus_pllldo_reset_SHIFT(rev) 3
#define ACPHY_RfctrlOverrideGlobalPus_pllldo_reset_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideGlobalPus_pllldo_reset_SHIFT(rev))

/* Register ACPHY_RfctrlCoreGlobalPus */
#define ACPHY_RfctrlCoreGlobalPus(rev)                          0x417
#define ACPHY_RfctrlCoreGlobalPus_rfpll_reset_SHIFT(rev)        0
#define ACPHY_RfctrlCoreGlobalPus_rfpll_reset_MASK(rev)         (0x1 << ACPHY_RfctrlCoreGlobalPus_rfpll_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreGlobalPus_pllldo_pu_SHIFT(rev)          2
#define ACPHY_RfctrlCoreGlobalPus_pllldo_pu_MASK(rev)           (0x1 << ACPHY_RfctrlCoreGlobalPus_pllldo_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreGlobalPus_pllldo_reset_SHIFT(rev)       3
#define ACPHY_RfctrlCoreGlobalPus_pllldo_reset_MASK(rev)        (0x1 << ACPHY_RfctrlCoreGlobalPus_pllldo_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreGlobalPus_muxTxVlinOnFemCtrl_SHIFT(rev) 4
#define ACPHY_RfctrlCoreGlobalPus_muxTxVlinOnFemCtrl_MASK(rev)  (ACREV_GE(rev,40) ? (0x7ff << ACPHY_RfctrlCoreGlobalPus_muxTxVlinOnFemCtrl_SHIFT(rev)) : (0x3ff << ACPHY_RfctrlCoreGlobalPus_muxTxVlinOnFemCtrl_SHIFT(rev)))

/* Register ACPHY_BT_FemControl */
#define ACPHY_BT_FemControl(rev)                  0x418
#define ACPHY_BT_FemControl_bt_en_SHIFT(rev)      0
#define ACPHY_BT_FemControl_bt_en_MASK(rev)       (0x1 << ACPHY_BT_FemControl_bt_en_SHIFT(rev))
#define ACPHY_BT_FemControl_bt_en_ovrd_SHIFT(rev) 1
#define ACPHY_BT_FemControl_bt_en_ovrd_MASK(rev)  (0x1 << ACPHY_BT_FemControl_bt_en_ovrd_SHIFT(rev))
#define ACPHY_BT_FemControl_bt_fem_SHIFT(rev)     2
#define ACPHY_BT_FemControl_bt_fem_MASK(rev)      (0xf << ACPHY_BT_FemControl_bt_fem_SHIFT(rev))

/* Register ACPHY_FemCtrl */
#define ACPHY_FemCtrl(rev)                           (ACREV_GE(rev,2) ? 0x419 : INVALID_ADDRESS)
#define ACPHY_FemCtrl_enBtSignalsToFEMLut_SHIFT(rev) 0
#define ACPHY_FemCtrl_enBtSignalsToFEMLut_MASK(rev)  (0x1 << ACPHY_FemCtrl_enBtSignalsToFEMLut_SHIFT(rev))
#define ACPHY_FemCtrl_muxErcxPriSel_SHIFT(rev)       1
#define ACPHY_FemCtrl_muxErcxPriSel_MASK(rev)        (0x1 << ACPHY_FemCtrl_muxErcxPriSel_SHIFT(rev))
#define ACPHY_FemCtrl_femCtrlMask_SHIFT(rev)         2
#define ACPHY_FemCtrl_femCtrlMask_MASK(rev)          (ACREV_GE(rev,40) ? (0x7ff << ACPHY_FemCtrl_femCtrlMask_SHIFT(rev)) : (0x3ff << ACPHY_FemCtrl_femCtrlMask_SHIFT(rev)))

/* Register ACPHY_TR_RoutCtrl */
#define ACPHY_TR_RoutCtrl(rev)                                (ACREV_GE(rev,5) ? 0x41a : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x41a : INVALID_ADDRESS)))
#define ACPHY_TR_RoutCtrl_override_lna1_rout_on_TR_SHIFT(rev) 0
#define ACPHY_TR_RoutCtrl_override_lna1_rout_on_TR_MASK(rev)  (0x1 << ACPHY_TR_RoutCtrl_override_lna1_rout_on_TR_SHIFT(rev))
#define ACPHY_TR_RoutCtrl_override_lna2_rout_on_TR_SHIFT(rev) 1
#define ACPHY_TR_RoutCtrl_override_lna2_rout_on_TR_MASK(rev)  (0x1 << ACPHY_TR_RoutCtrl_override_lna2_rout_on_TR_SHIFT(rev))
#define ACPHY_TR_RoutCtrl_dccal_gain_regbit_SHIFT(rev)        15
#define ACPHY_TR_RoutCtrl_dccal_gain_regbit_MASK(rev)         (0x1 << ACPHY_TR_RoutCtrl_dccal_gain_regbit_SHIFT(rev))

/* Register ACPHY_AfeseqRx2TxPwrUpDownDly40M */
#define ACPHY_AfeseqRx2TxPwrUpDownDly40M(rev)                              0x420
#define ACPHY_AfeseqRx2TxPwrUpDownDly40M_delayPwrUpDownRx2Tx40M_SHIFT(rev) 0
#define ACPHY_AfeseqRx2TxPwrUpDownDly40M_delayPwrUpDownRx2Tx40M_MASK(rev)  (0xffff << ACPHY_AfeseqRx2TxPwrUpDownDly40M_delayPwrUpDownRx2Tx40M_SHIFT(rev))

/* Register ACPHY_AfeseqTx2RxPwrUpDownDly40M */
#define ACPHY_AfeseqTx2RxPwrUpDownDly40M(rev)                              0x421
#define ACPHY_AfeseqTx2RxPwrUpDownDly40M_delayPwrUpDownTx2Rx40M_SHIFT(rev) 0
#define ACPHY_AfeseqTx2RxPwrUpDownDly40M_delayPwrUpDownTx2Rx40M_MASK(rev)  (0xffff << ACPHY_AfeseqTx2RxPwrUpDownDly40M_delayPwrUpDownTx2Rx40M_SHIFT(rev))

/* Register ACPHY_AfeseqRx2TxPwrUpDownDly20M */
#define ACPHY_AfeseqRx2TxPwrUpDownDly20M(rev)                              0x422
#define ACPHY_AfeseqRx2TxPwrUpDownDly20M_delayPwrUpDownRx2Tx20M_SHIFT(rev) 0
#define ACPHY_AfeseqRx2TxPwrUpDownDly20M_delayPwrUpDownRx2Tx20M_MASK(rev)  (0xffff << ACPHY_AfeseqRx2TxPwrUpDownDly20M_delayPwrUpDownRx2Tx20M_SHIFT(rev))

/* Register ACPHY_AfeseqTx2RxPwrUpDownDly20M */
#define ACPHY_AfeseqTx2RxPwrUpDownDly20M(rev)                              0x423
#define ACPHY_AfeseqTx2RxPwrUpDownDly20M_delayPwrUpDownTx2Rx20M_SHIFT(rev) 0
#define ACPHY_AfeseqTx2RxPwrUpDownDly20M_delayPwrUpDownTx2Rx20M_MASK(rev)  (0xffff << ACPHY_AfeseqTx2RxPwrUpDownDly20M_delayPwrUpDownTx2Rx20M_SHIFT(rev))

/* Register ACPHY_AfeseqRx2TxPwrUpDownDly10M */
#define ACPHY_AfeseqRx2TxPwrUpDownDly10M(rev)                              0x424
#define ACPHY_AfeseqRx2TxPwrUpDownDly10M_delayPwrUpDownRx2Tx10M_SHIFT(rev) 0
#define ACPHY_AfeseqRx2TxPwrUpDownDly10M_delayPwrUpDownRx2Tx10M_MASK(rev)  (0xffff << ACPHY_AfeseqRx2TxPwrUpDownDly10M_delayPwrUpDownRx2Tx10M_SHIFT(rev))

/* Register ACPHY_AfeseqTx2RxPwrUpDownDly10M */
#define ACPHY_AfeseqTx2RxPwrUpDownDly10M(rev)                              0x425
#define ACPHY_AfeseqTx2RxPwrUpDownDly10M_delayPwrUpDownTx2Rx10M_SHIFT(rev) 0
#define ACPHY_AfeseqTx2RxPwrUpDownDly10M_delayPwrUpDownTx2Rx10M_MASK(rev)  (0xffff << ACPHY_AfeseqTx2RxPwrUpDownDly10M_delayPwrUpDownTx2Rx10M_SHIFT(rev))

/* Register ACPHY_AfeseqRx2TxPwrUpDownDly80M */
#define ACPHY_AfeseqRx2TxPwrUpDownDly80M(rev)                              0x426
#define ACPHY_AfeseqRx2TxPwrUpDownDly80M_delayPwrUpDownRx2Tx80M_SHIFT(rev) 0
#define ACPHY_AfeseqRx2TxPwrUpDownDly80M_delayPwrUpDownRx2Tx80M_MASK(rev)  (0xffff << ACPHY_AfeseqRx2TxPwrUpDownDly80M_delayPwrUpDownRx2Tx80M_SHIFT(rev))

/* Register ACPHY_AfeseqRx2TxAdcPwrDownDly80M */
#define ACPHY_AfeseqRx2TxAdcPwrDownDly80M(rev)                               0x429
#define ACPHY_AfeseqRx2TxAdcPwrDownDly80M_delayADCPwrDownRx2Tx80M_SHIFT(rev) 0
#define ACPHY_AfeseqRx2TxAdcPwrDownDly80M_delayADCPwrDownRx2Tx80M_MASK(rev)  (0xffff << ACPHY_AfeseqRx2TxAdcPwrDownDly80M_delayADCPwrDownRx2Tx80M_SHIFT(rev))

/* Register ACPHY_AfeseqRx2TxAdcPwrDownDly40M */
#define ACPHY_AfeseqRx2TxAdcPwrDownDly40M(rev)                               0x42a
#define ACPHY_AfeseqRx2TxAdcPwrDownDly40M_delayADCPwrDownRx2Tx40M_SHIFT(rev) 0
#define ACPHY_AfeseqRx2TxAdcPwrDownDly40M_delayADCPwrDownRx2Tx40M_MASK(rev)  (0xffff << ACPHY_AfeseqRx2TxAdcPwrDownDly40M_delayADCPwrDownRx2Tx40M_SHIFT(rev))

/* Register ACPHY_AfeseqRx2TxAdcPwrDownDly20M */
#define ACPHY_AfeseqRx2TxAdcPwrDownDly20M(rev)                               0x42b
#define ACPHY_AfeseqRx2TxAdcPwrDownDly20M_delayADCPwrDownRx2Tx20M_SHIFT(rev) 0
#define ACPHY_AfeseqRx2TxAdcPwrDownDly20M_delayADCPwrDownRx2Tx20M_MASK(rev)  (0xffff << ACPHY_AfeseqRx2TxAdcPwrDownDly20M_delayADCPwrDownRx2Tx20M_SHIFT(rev))

/* Register ACPHY_AfeseqRx2TxAdcPwrDownDly10M */
#define ACPHY_AfeseqRx2TxAdcPwrDownDly10M(rev)                               0x42c
#define ACPHY_AfeseqRx2TxAdcPwrDownDly10M_delayADCPwrDownRx2Tx10M_SHIFT(rev) 0
#define ACPHY_AfeseqRx2TxAdcPwrDownDly10M_delayADCPwrDownRx2Tx10M_MASK(rev)  (0xffff << ACPHY_AfeseqRx2TxAdcPwrDownDly10M_delayADCPwrDownRx2Tx10M_SHIFT(rev))

/* Register ACPHY_Afeseqctrl */
#define ACPHY_Afeseqctrl(rev)                                    0x42d
#define ACPHY_Afeseqctrl_keep_adc_on_during_entire_tx_SHIFT(rev) 0
#define ACPHY_Afeseqctrl_keep_adc_on_during_entire_tx_MASK(rev)  (0x1 << ACPHY_Afeseqctrl_keep_adc_on_during_entire_tx_SHIFT(rev))

/* Register ACPHY_BfmCon */
#define ACPHY_BfmCon(rev)                              0x430
#define ACPHY_BfmCon_bfmEn_SHIFT(rev)                  0
#define ACPHY_BfmCon_bfmEn_MASK(rev)                   (0x1 << ACPHY_BfmCon_bfmEn_SHIFT(rev))
#define ACPHY_BfmCon_bfmUserIndexOverideEn_SHIFT(rev)  1
#define ACPHY_BfmCon_bfmUserIndexOverideEn_MASK(rev)   (0x1 << ACPHY_BfmCon_bfmUserIndexOverideEn_SHIFT(rev))
#define ACPHY_BfmCon_bfmUserIndexOverideVal_SHIFT(rev) 2
#define ACPHY_BfmCon_bfmUserIndexOverideVal_MASK(rev)  (0x1f << ACPHY_BfmCon_bfmUserIndexOverideVal_SHIFT(rev))
#define ACPHY_BfmCon_bfmLstfFirstIndex_SHIFT(rev)      7
#define ACPHY_BfmCon_bfmLstfFirstIndex_MASK(rev)       (0x1f << ACPHY_BfmCon_bfmLstfFirstIndex_SHIFT(rev))
#define ACPHY_BfmCon_bfmLstfNumIndex_SHIFT(rev)        12
#define ACPHY_BfmCon_bfmLstfNumIndex_MASK(rev)         (0xf << ACPHY_BfmCon_bfmLstfNumIndex_SHIFT(rev))

/* Register ACPHY_BfmConfig1 */
#define ACPHY_BfmConfig1(rev)                         0x431
#define ACPHY_BfmConfig1_bfmMlbfPhasorReal_SHIFT(rev) 0
#define ACPHY_BfmConfig1_bfmMlbfPhasorReal_MASK(rev)  (0xff << ACPHY_BfmConfig1_bfmMlbfPhasorReal_SHIFT(rev))
#define ACPHY_BfmConfig1_bfmMlbfPhasorImag_SHIFT(rev) 8
#define ACPHY_BfmConfig1_bfmMlbfPhasorImag_MASK(rev)  (0xff << ACPHY_BfmConfig1_bfmMlbfPhasorImag_SHIFT(rev))

/* Register ACPHY_BfmConfig2 */
#define ACPHY_BfmConfig2(rev)                       0x432
#define ACPHY_BfmConfig2_bfmClearValidLo_SHIFT(rev) 0
#define ACPHY_BfmConfig2_bfmClearValidLo_MASK(rev)  (0xffff << ACPHY_BfmConfig2_bfmClearValidLo_SHIFT(rev))

/* Register ACPHY_BfmConfig3 */
#define ACPHY_BfmConfig3(rev)                         0x433
#define ACPHY_BfmConfig3_bfmClearValidHi_SHIFT(rev)   0
#define ACPHY_BfmConfig3_bfmClearValidHi_MASK(rev)    (0xffff << ACPHY_BfmConfig3_bfmClearValidHi_SHIFT(rev))
#define ACPHY_BfmConfig3_IrxDcLoopAccumVal_SHIFT(rev) 0
#define ACPHY_BfmConfig3_IrxDcLoopAccumVal_MASK(rev)  (0xffff << ACPHY_BfmConfig3_IrxDcLoopAccumVal_SHIFT(rev))

/* Register ACPHY_BfmStatus0Reg */
#define ACPHY_BfmStatus0Reg(rev)                      0x434
#define ACPHY_BfmStatus0Reg_bfmUserValidLo_SHIFT(rev) 0
#define ACPHY_BfmStatus0Reg_bfmUserValidLo_MASK(rev)  (0xffff << ACPHY_BfmStatus0Reg_bfmUserValidLo_SHIFT(rev))

/* Register ACPHY_BfmStatus1Reg */
#define ACPHY_BfmStatus1Reg(rev)                      0x435
#define ACPHY_BfmStatus1Reg_bfmUserValidHi_SHIFT(rev) 0
#define ACPHY_BfmStatus1Reg_bfmUserValidHi_MASK(rev)  (0xffff << ACPHY_BfmStatus1Reg_bfmUserValidHi_SHIFT(rev))

/* Register ACPHY_BfmStatus2Reg */
#define ACPHY_BfmStatus2Reg(rev)                          0x436
#define ACPHY_BfmStatus2Reg_bfmSteeringErrorLo_SHIFT(rev) 0
#define ACPHY_BfmStatus2Reg_bfmSteeringErrorLo_MASK(rev)  (0xffff << ACPHY_BfmStatus2Reg_bfmSteeringErrorLo_SHIFT(rev))

/* Register ACPHY_BfmStatus3Reg */
#define ACPHY_BfmStatus3Reg(rev)                          0x437
#define ACPHY_BfmStatus3Reg_bfmSteeringErrorHi_SHIFT(rev) 0
#define ACPHY_BfmStatus3Reg_bfmSteeringErrorHi_MASK(rev)  (0xffff << ACPHY_BfmStatus3Reg_bfmSteeringErrorHi_SHIFT(rev))

/* Register ACPHY_BfmStatus4Reg */
#define ACPHY_BfmStatus4Reg(rev)                           0x438
#define ACPHY_BfmStatus4Reg_bfm_last_user_index_SHIFT(rev) 0
#define ACPHY_BfmStatus4Reg_bfm_last_user_index_MASK(rev)  (0x1f << ACPHY_BfmStatus4Reg_bfm_last_user_index_SHIFT(rev))
#define ACPHY_BfmStatus4Reg_bfm_last_bw_SHIFT(rev)         5
#define ACPHY_BfmStatus4Reg_bfm_last_bw_MASK(rev)          (0x3 << ACPHY_BfmStatus4Reg_bfm_last_bw_SHIFT(rev))
#define ACPHY_BfmStatus4Reg_bfm_last_num_sts_SHIFT(rev)    7
#define ACPHY_BfmStatus4Reg_bfm_last_num_sts_MASK(rev)     (0x3 << ACPHY_BfmStatus4Reg_bfm_last_num_sts_SHIFT(rev))
#define ACPHY_BfmStatus4Reg_bfm_last_sub_band_SHIFT(rev)   9
#define ACPHY_BfmStatus4Reg_bfm_last_sub_band_MASK(rev)    (0x3 << ACPHY_BfmStatus4Reg_bfm_last_sub_band_SHIFT(rev))
#define ACPHY_BfmStatus4Reg_align_running_SHIFT(rev)       11
#define ACPHY_BfmStatus4Reg_align_running_MASK(rev)        (0x1 << ACPHY_BfmStatus4Reg_align_running_SHIFT(rev))
#define ACPHY_BfmStatus4Reg_align_done_SHIFT(rev)          12
#define ACPHY_BfmStatus4Reg_align_done_MASK(rev)           (0x1 << ACPHY_BfmStatus4Reg_align_done_SHIFT(rev))

/* Register ACPHY_BfeConfigReg0 */
#define ACPHY_BfeConfigReg0(rev)                                        0x442
#define ACPHY_BfeConfigReg0_bfe_start_0_SHIFT(rev)                      0
#define ACPHY_BfeConfigReg0_bfe_start_0_MASK(rev)                       (0x1 << ACPHY_BfeConfigReg0_bfe_start_0_SHIFT(rev))
#define ACPHY_BfeConfigReg0_bfe_start_1_SHIFT(rev)                      1
#define ACPHY_BfeConfigReg0_bfe_start_1_MASK(rev)                       (0x1 << ACPHY_BfeConfigReg0_bfe_start_1_SHIFT(rev))
#define ACPHY_BfeConfigReg0_bfe_config_identity_SHIFT(rev)              2
#define ACPHY_BfeConfigReg0_bfe_config_identity_MASK(rev)               (0x3 << ACPHY_BfeConfigReg0_bfe_config_identity_SHIFT(rev))
#define ACPHY_BfeConfigReg0_bfe_config_userIndex_SHIFT(rev)             4
#define ACPHY_BfeConfigReg0_bfe_config_userIndex_MASK(rev)              (0x1f << ACPHY_BfeConfigReg0_bfe_config_userIndex_SHIFT(rev))
#define ACPHY_BfeConfigReg0_bfe_config_mlBfEnabled_SHIFT(rev)           9
#define ACPHY_BfeConfigReg0_bfe_config_mlBfEnabled_MASK(rev)            (0x1 << ACPHY_BfeConfigReg0_bfe_config_mlBfEnabled_SHIFT(rev))
#define ACPHY_BfeConfigReg0_bfe_config_broadcomTarget_SHIFT(rev)        10
#define ACPHY_BfeConfigReg0_bfe_config_broadcomTarget_MASK(rev)         (0x1 << ACPHY_BfeConfigReg0_bfe_config_broadcomTarget_SHIFT(rev))
#define ACPHY_BfeConfigReg0_bfe_config_reportType_SHIFT(rev)            11
#define ACPHY_BfeConfigReg0_bfe_config_reportType_MASK(rev)             (0x3 << ACPHY_BfeConfigReg0_bfe_config_reportType_SHIFT(rev))
#define ACPHY_BfeConfigReg0_bfe_config_force_identity_matrix_SHIFT(rev) 13
#define ACPHY_BfeConfigReg0_bfe_config_force_identity_matrix_MASK(rev)  (0x1 << ACPHY_BfeConfigReg0_bfe_config_force_identity_matrix_SHIFT(rev))
#define ACPHY_BfeConfigReg0_bfe_reset_SHIFT(rev)                        14
#define ACPHY_BfeConfigReg0_bfe_reset_MASK(rev)                         (0x1 << ACPHY_BfeConfigReg0_bfe_reset_SHIFT(rev))
#define ACPHY_BfeConfigReg0_bfe_start_SHIFT(rev)                        0
#define ACPHY_BfeConfigReg0_bfe_start_MASK(rev)                         (0x3 << ACPHY_BfeConfigReg0_bfe_start_SHIFT(rev))
#define ACPHY_BfeConfigReg0_bfe_arm_SHIFT(rev)                          0
#define ACPHY_BfeConfigReg0_bfe_arm_MASK(rev)                           (0x1 << ACPHY_BfeConfigReg0_bfe_arm_SHIFT(rev))
#define ACPHY_BfeConfigReg0_bfe_arm_legacy_SHIFT(rev)                   1
#define ACPHY_BfeConfigReg0_bfe_arm_legacy_MASK(rev)                    (0x1 << ACPHY_BfeConfigReg0_bfe_arm_legacy_SHIFT(rev))
#define ACPHY_BfeConfigReg0_bfe_config_forceIdentityMatrix_SHIFT(rev)   13
#define ACPHY_BfeConfigReg0_bfe_config_forceIdentityMatrix_MASK(rev)    (0x1 << ACPHY_BfeConfigReg0_bfe_config_forceIdentityMatrix_SHIFT(rev))
#define ACPHY_BfeConfigReg0_bfe_clear_arm_SHIFT(rev)                    14
#define ACPHY_BfeConfigReg0_bfe_clear_arm_MASK(rev)                     (0x1 << ACPHY_BfeConfigReg0_bfe_clear_arm_SHIFT(rev))
#define ACPHY_BfeConfigReg0_bfe_clear_arm_legacy_SHIFT(rev)             15
#define ACPHY_BfeConfigReg0_bfe_clear_arm_legacy_MASK(rev)              (0x1 << ACPHY_BfeConfigReg0_bfe_clear_arm_legacy_SHIFT(rev))

/* Register ACPHY_BfeConfigReg1 */
#define ACPHY_BfeConfigReg1(rev)                                     0x443
#define ACPHY_BfeConfigReg1_bfe_config_legacyUserIndex_SHIFT(rev)    0
#define ACPHY_BfeConfigReg1_bfe_config_legacyUserIndex_MASK(rev)     (0x1f << ACPHY_BfeConfigReg1_bfe_config_legacyUserIndex_SHIFT(rev))
#define ACPHY_BfeConfigReg1_bfe_block_reset_SHIFT(rev)               5
#define ACPHY_BfeConfigReg1_bfe_block_reset_MASK(rev)                (0x1 << ACPHY_BfeConfigReg1_bfe_block_reset_SHIFT(rev))
#define ACPHY_BfeConfigReg1_bfeConfigReg1_SHIFT(rev)                 6
#define ACPHY_BfeConfigReg1_bfeConfigReg1_MASK(rev)                  (0x3ff << ACPHY_BfeConfigReg1_bfeConfigReg1_SHIFT(rev))
#define ACPHY_BfeConfigReg1_bfe_nvar_comp_SHIFT(rev)                 6
#define ACPHY_BfeConfigReg1_bfe_nvar_comp_MASK(rev)                  (0x3ff << ACPHY_BfeConfigReg1_bfe_nvar_comp_SHIFT(rev))
#define ACPHY_BfeConfigReg1_bfe_config_reportNumRows_SHIFT(rev)      0
#define ACPHY_BfeConfigReg1_bfe_config_reportNumRows_MASK(rev)       (0x3 << ACPHY_BfeConfigReg1_bfe_config_reportNumRows_SHIFT(rev))
#define ACPHY_BfeConfigReg1_bfe_config_reportNumCols_SHIFT(rev)      2
#define ACPHY_BfeConfigReg1_bfe_config_reportNumCols_MASK(rev)       (0x3 << ACPHY_BfeConfigReg1_bfe_config_reportNumCols_SHIFT(rev))
#define ACPHY_BfeConfigReg1_bfe_config_reportGrouping_SHIFT(rev)     4
#define ACPHY_BfeConfigReg1_bfe_config_reportGrouping_MASK(rev)      (0x3 << ACPHY_BfeConfigReg1_bfe_config_reportGrouping_SHIFT(rev))
#define ACPHY_BfeConfigReg1_bfe_config_reportCoefsize_SHIFT(rev)     6
#define ACPHY_BfeConfigReg1_bfe_config_reportCoefsize_MASK(rev)      (0x3 << ACPHY_BfeConfigReg1_bfe_config_reportCoefsize_SHIFT(rev))
#define ACPHY_BfeConfigReg1_bfe_config_reportCodebookSize_SHIFT(rev) 13
#define ACPHY_BfeConfigReg1_bfe_config_reportCodebookSize_MASK(rev)  (0x3 << ACPHY_BfeConfigReg1_bfe_config_reportCodebookSize_SHIFT(rev))

/* Register ACPHY_BfeMimoCntlField */
#define ACPHY_BfeMimoCntlField(rev)                        0x444
#define ACPHY_BfeMimoCntlField_bfeMimoCntlField_SHIFT(rev) 0
#define ACPHY_BfeMimoCntlField_bfeMimoCntlField_MASK(rev)  (0xffff << ACPHY_BfeMimoCntlField_bfeMimoCntlField_SHIFT(rev))

/* Register ACPHY_BfeMaxPowerAdjustVal */
#define ACPHY_BfeMaxPowerAdjustVal(rev)                                   0x445
#define ACPHY_BfeMaxPowerAdjustVal_bfe_config_maxPowerAdjust_SHIFT(rev)   0
#define ACPHY_BfeMaxPowerAdjustVal_bfe_config_maxPowerAdjust_MASK(rev)    (0x7ff << ACPHY_BfeMaxPowerAdjustVal_bfe_config_maxPowerAdjust_SHIFT(rev))
#define ACPHY_BfeMaxPowerAdjustVal_bfe_config_dynNumStsEnabled_SHIFT(rev) 11
#define ACPHY_BfeMaxPowerAdjustVal_bfe_config_dynNumStsEnabled_MASK(rev)  (0x1 << ACPHY_BfeMaxPowerAdjustVal_bfe_config_dynNumStsEnabled_SHIFT(rev))
#define ACPHY_BfeMaxPowerAdjustVal_bfe_config_powerControlMode_SHIFT(rev) 12
#define ACPHY_BfeMaxPowerAdjustVal_bfe_config_powerControlMode_MASK(rev)  (0x3 << ACPHY_BfeMaxPowerAdjustVal_bfe_config_powerControlMode_SHIFT(rev))
#define ACPHY_BfeMaxPowerAdjustVal_bfe_config_ldpcEn_SHIFT(rev)           14
#define ACPHY_BfeMaxPowerAdjustVal_bfe_config_ldpcEn_MASK(rev)            (0x1 << ACPHY_BfeMaxPowerAdjustVal_bfe_config_ldpcEn_SHIFT(rev))
#define ACPHY_BfeMaxPowerAdjustVal_bfe_config_lowerMcsSel_SHIFT(rev)      15
#define ACPHY_BfeMaxPowerAdjustVal_bfe_config_lowerMcsSel_MASK(rev)       (0x1 << ACPHY_BfeMaxPowerAdjustVal_bfe_config_lowerMcsSel_SHIFT(rev))

/* Register ACPHY_BfeMaxNoiseVarVal */
#define ACPHY_BfeMaxNoiseVarVal(rev)                                 0x446
#define ACPHY_BfeMaxNoiseVarVal_bfe_config_maxNoiseVar_SHIFT(rev)    0
#define ACPHY_BfeMaxNoiseVarVal_bfe_config_maxNoiseVar_MASK(rev)     (0x3ff << ACPHY_BfeMaxNoiseVarVal_bfe_config_maxNoiseVar_SHIFT(rev))
#define ACPHY_BfeMaxNoiseVarVal_bfe_config_txRxCorrection_SHIFT(rev) 10
#define ACPHY_BfeMaxNoiseVarVal_bfe_config_txRxCorrection_MASK(rev)  (0x3f << ACPHY_BfeMaxNoiseVarVal_bfe_config_txRxCorrection_SHIFT(rev))

/* Register ACPHY_BfeStatus0Reg */
#define ACPHY_BfeStatus0Reg(rev)                             0x447
#define ACPHY_BfeStatus0Reg_bfe_stat_running_SHIFT(rev)      0
#define ACPHY_BfeStatus0Reg_bfe_stat_running_MASK(rev)       (0x1 << ACPHY_BfeStatus0Reg_bfe_stat_running_SHIFT(rev))
#define ACPHY_BfeStatus0Reg_bfe_recommend_valid_SHIFT(rev)   1
#define ACPHY_BfeStatus0Reg_bfe_recommend_valid_MASK(rev)    (0x1 << ACPHY_BfeStatus0Reg_bfe_recommend_valid_SHIFT(rev))
#define ACPHY_BfeStatus0Reg_bfe_recommend_mcs_SHIFT(rev)     2
#define ACPHY_BfeStatus0Reg_bfe_recommend_mcs_MASK(rev)      (0x1f << ACPHY_BfeStatus0Reg_bfe_recommend_mcs_SHIFT(rev))
#define ACPHY_BfeStatus0Reg_bfe_recommend_num_sts_SHIFT(rev) 7
#define ACPHY_BfeStatus0Reg_bfe_recommend_num_sts_MASK(rev)  (0x3 << ACPHY_BfeStatus0Reg_bfe_recommend_num_sts_SHIFT(rev))
#define ACPHY_BfeStatus0Reg_bfe_last_user_index_SHIFT(rev)   9
#define ACPHY_BfeStatus0Reg_bfe_last_user_index_MASK(rev)    (0x1f << ACPHY_BfeStatus0Reg_bfe_last_user_index_SHIFT(rev))
#define ACPHY_BfeStatus0Reg_bfe_last_bandwidth_SHIFT(rev)    14
#define ACPHY_BfeStatus0Reg_bfe_last_bandwidth_MASK(rev)     (0x3 << ACPHY_BfeStatus0Reg_bfe_last_bandwidth_SHIFT(rev))
#define ACPHY_BfeStatus0Reg_bfe_running_SHIFT(rev)           0
#define ACPHY_BfeStatus0Reg_bfe_running_MASK(rev)            (0x1 << ACPHY_BfeStatus0Reg_bfe_running_SHIFT(rev))

/* Register ACPHY_BfeStatus1Reg */
#define ACPHY_BfeStatus1Reg(rev)                            0x448
#define ACPHY_BfeStatus1Reg_bfe_num_report_bytes_SHIFT(rev) 0
#define ACPHY_BfeStatus1Reg_bfe_num_report_bytes_MASK(rev)  (0x1fff << ACPHY_BfeStatus1Reg_bfe_num_report_bytes_SHIFT(rev))
#define ACPHY_BfeStatus1Reg_bfe_last_frameformat_SHIFT(rev) 13
#define ACPHY_BfeStatus1Reg_bfe_last_frameformat_MASK(rev)  (0x3 << ACPHY_BfeStatus1Reg_bfe_last_frameformat_SHIFT(rev))

/* Register ACPHY_BfeStatus2Reg */
#define ACPHY_BfeStatus2Reg(rev)                           0x449
#define ACPHY_BfeStatus2Reg_bfeMimoCntlFieldOut_SHIFT(rev) 0
#define ACPHY_BfeStatus2Reg_bfeMimoCntlFieldOut_MASK(rev)  (0xffff << ACPHY_BfeStatus2Reg_bfeMimoCntlFieldOut_SHIFT(rev))

/* Register ACPHY_BfeConfigSnrdbThreshBccReg0 */
#define ACPHY_BfeConfigSnrdbThreshBccReg0(rev)                              (ACREV_GE(rev,2) ? 0x44a : INVALID_ADDRESS)
#define ACPHY_BfeConfigSnrdbThreshBccReg0_bfe_config_lut_bbc_th0_SHIFT(rev) 0
#define ACPHY_BfeConfigSnrdbThreshBccReg0_bfe_config_lut_bbc_th0_MASK(rev)  (0xfff << ACPHY_BfeConfigSnrdbThreshBccReg0_bfe_config_lut_bbc_th0_SHIFT(rev))

/* Register ACPHY_BfeConfigSnrdbThreshBccReg1 */
#define ACPHY_BfeConfigSnrdbThreshBccReg1(rev)                              (ACREV_GE(rev,2) ? 0x44b : INVALID_ADDRESS)
#define ACPHY_BfeConfigSnrdbThreshBccReg1_bfe_config_lut_bbc_th1_SHIFT(rev) 0
#define ACPHY_BfeConfigSnrdbThreshBccReg1_bfe_config_lut_bbc_th1_MASK(rev)  (0xfff << ACPHY_BfeConfigSnrdbThreshBccReg1_bfe_config_lut_bbc_th1_SHIFT(rev))

/* Register ACPHY_BfeConfigSnrdbThreshBccReg2 */
#define ACPHY_BfeConfigSnrdbThreshBccReg2(rev)                              (ACREV_GE(rev,2) ? 0x44c : INVALID_ADDRESS)
#define ACPHY_BfeConfigSnrdbThreshBccReg2_bfe_config_lut_bbc_th2_SHIFT(rev) 0
#define ACPHY_BfeConfigSnrdbThreshBccReg2_bfe_config_lut_bbc_th2_MASK(rev)  (0xfff << ACPHY_BfeConfigSnrdbThreshBccReg2_bfe_config_lut_bbc_th2_SHIFT(rev))

/* Register ACPHY_BfeConfigSnrdbThreshBccReg3 */
#define ACPHY_BfeConfigSnrdbThreshBccReg3(rev)                              (ACREV_GE(rev,2) ? 0x44d : INVALID_ADDRESS)
#define ACPHY_BfeConfigSnrdbThreshBccReg3_bfe_config_lut_bbc_th3_SHIFT(rev) 0
#define ACPHY_BfeConfigSnrdbThreshBccReg3_bfe_config_lut_bbc_th3_MASK(rev)  (0xfff << ACPHY_BfeConfigSnrdbThreshBccReg3_bfe_config_lut_bbc_th3_SHIFT(rev))

/* Register ACPHY_BfeConfigSnrdbThreshBccReg4 */
#define ACPHY_BfeConfigSnrdbThreshBccReg4(rev)                              (ACREV_GE(rev,2) ? 0x44e : INVALID_ADDRESS)
#define ACPHY_BfeConfigSnrdbThreshBccReg4_bfe_config_lut_bbc_th4_SHIFT(rev) 0
#define ACPHY_BfeConfigSnrdbThreshBccReg4_bfe_config_lut_bbc_th4_MASK(rev)  (0xfff << ACPHY_BfeConfigSnrdbThreshBccReg4_bfe_config_lut_bbc_th4_SHIFT(rev))

/* Register ACPHY_BfeConfigSnrdbThreshLdpcReg0 */
#define ACPHY_BfeConfigSnrdbThreshLdpcReg0(rev)                               (ACREV_GE(rev,2) ? 0x44f : INVALID_ADDRESS)
#define ACPHY_BfeConfigSnrdbThreshLdpcReg0_bfe_config_lut_ldpc_th0_SHIFT(rev) 0
#define ACPHY_BfeConfigSnrdbThreshLdpcReg0_bfe_config_lut_ldpc_th0_MASK(rev)  (0xfff << ACPHY_BfeConfigSnrdbThreshLdpcReg0_bfe_config_lut_ldpc_th0_SHIFT(rev))

/* Register ACPHY_BfeConfigSnrdbThreshLdpcReg1 */
#define ACPHY_BfeConfigSnrdbThreshLdpcReg1(rev)                               (ACREV_GE(rev,2) ? 0x450 : INVALID_ADDRESS)
#define ACPHY_BfeConfigSnrdbThreshLdpcReg1_bfe_config_lut_ldpc_th1_SHIFT(rev) 0
#define ACPHY_BfeConfigSnrdbThreshLdpcReg1_bfe_config_lut_ldpc_th1_MASK(rev)  (0xfff << ACPHY_BfeConfigSnrdbThreshLdpcReg1_bfe_config_lut_ldpc_th1_SHIFT(rev))

/* Register ACPHY_BfeConfigSnrdbThreshLdpcReg2 */
#define ACPHY_BfeConfigSnrdbThreshLdpcReg2(rev)                               (ACREV_GE(rev,2) ? 0x451 : INVALID_ADDRESS)
#define ACPHY_BfeConfigSnrdbThreshLdpcReg2_bfe_config_lut_ldpc_th2_SHIFT(rev) 0
#define ACPHY_BfeConfigSnrdbThreshLdpcReg2_bfe_config_lut_ldpc_th2_MASK(rev)  (0xfff << ACPHY_BfeConfigSnrdbThreshLdpcReg2_bfe_config_lut_ldpc_th2_SHIFT(rev))

/* Register ACPHY_BfeConfigSnrdbThreshLdpcReg3 */
#define ACPHY_BfeConfigSnrdbThreshLdpcReg3(rev)                               (ACREV_GE(rev,2) ? 0x452 : INVALID_ADDRESS)
#define ACPHY_BfeConfigSnrdbThreshLdpcReg3_bfe_config_lut_ldpc_th3_SHIFT(rev) 0
#define ACPHY_BfeConfigSnrdbThreshLdpcReg3_bfe_config_lut_ldpc_th3_MASK(rev)  (0xfff << ACPHY_BfeConfigSnrdbThreshLdpcReg3_bfe_config_lut_ldpc_th3_SHIFT(rev))

/* Register ACPHY_BfeConfigSnrdbThreshLdpcReg4 */
#define ACPHY_BfeConfigSnrdbThreshLdpcReg4(rev)                               (ACREV_GE(rev,2) ? 0x453 : INVALID_ADDRESS)
#define ACPHY_BfeConfigSnrdbThreshLdpcReg4_bfe_config_lut_ldpc_th4_SHIFT(rev) 0
#define ACPHY_BfeConfigSnrdbThreshLdpcReg4_bfe_config_lut_ldpc_th4_MASK(rev)  (0xfff << ACPHY_BfeConfigSnrdbThreshLdpcReg4_bfe_config_lut_ldpc_th4_SHIFT(rev))

/* Register ACPHY_BfeConfigNvarAdjustTblReg0 */
#define ACPHY_BfeConfigNvarAdjustTblReg0(rev)                                 (ACREV_GE(rev,2) ? 0x454 : INVALID_ADDRESS)
#define ACPHY_BfeConfigNvarAdjustTblReg0_bfe_config_lut_noise_var0_SHIFT(rev) 0
#define ACPHY_BfeConfigNvarAdjustTblReg0_bfe_config_lut_noise_var0_MASK(rev)  (0x3fff << ACPHY_BfeConfigNvarAdjustTblReg0_bfe_config_lut_noise_var0_SHIFT(rev))

/* Register ACPHY_BfeConfigNvarAdjustTblReg1 */
#define ACPHY_BfeConfigNvarAdjustTblReg1(rev)                                 (ACREV_GE(rev,2) ? 0x455 : INVALID_ADDRESS)
#define ACPHY_BfeConfigNvarAdjustTblReg1_bfe_config_lut_noise_var1_SHIFT(rev) 0
#define ACPHY_BfeConfigNvarAdjustTblReg1_bfe_config_lut_noise_var1_MASK(rev)  (0x3fff << ACPHY_BfeConfigNvarAdjustTblReg1_bfe_config_lut_noise_var1_SHIFT(rev))

/* Register ACPHY_BfeConfigNvarAdjustTblReg2 */
#define ACPHY_BfeConfigNvarAdjustTblReg2(rev)                                 (ACREV_GE(rev,2) ? 0x456 : INVALID_ADDRESS)
#define ACPHY_BfeConfigNvarAdjustTblReg2_bfe_config_lut_noise_var2_SHIFT(rev) 0
#define ACPHY_BfeConfigNvarAdjustTblReg2_bfe_config_lut_noise_var2_MASK(rev)  (0x3fff << ACPHY_BfeConfigNvarAdjustTblReg2_bfe_config_lut_noise_var2_SHIFT(rev))

/* Register ACPHY_BfeConfigNvarAdjustTblReg3 */
#define ACPHY_BfeConfigNvarAdjustTblReg3(rev)                                 (ACREV_GE(rev,2) ? 0x457 : INVALID_ADDRESS)
#define ACPHY_BfeConfigNvarAdjustTblReg3_bfe_config_lut_noise_var3_SHIFT(rev) 0
#define ACPHY_BfeConfigNvarAdjustTblReg3_bfe_config_lut_noise_var3_MASK(rev)  (0x3fff << ACPHY_BfeConfigNvarAdjustTblReg3_bfe_config_lut_noise_var3_SHIFT(rev))

/* Register ACPHY_BfeConfigNvarAdjustTblReg4 */
#define ACPHY_BfeConfigNvarAdjustTblReg4(rev)                                 (ACREV_GE(rev,2) ? 0x458 : INVALID_ADDRESS)
#define ACPHY_BfeConfigNvarAdjustTblReg4_bfe_config_lut_noise_var4_SHIFT(rev) 0
#define ACPHY_BfeConfigNvarAdjustTblReg4_bfe_config_lut_noise_var4_MASK(rev)  (0x3fff << ACPHY_BfeConfigNvarAdjustTblReg4_bfe_config_lut_noise_var4_SHIFT(rev))

/* Register ACPHY_BfeConfigNvarAdjustTblReg5 */
#define ACPHY_BfeConfigNvarAdjustTblReg5(rev)                                 (ACREV_GE(rev,2) ? 0x459 : INVALID_ADDRESS)
#define ACPHY_BfeConfigNvarAdjustTblReg5_bfe_config_lut_noise_var5_SHIFT(rev) 0
#define ACPHY_BfeConfigNvarAdjustTblReg5_bfe_config_lut_noise_var5_MASK(rev)  (0x3fff << ACPHY_BfeConfigNvarAdjustTblReg5_bfe_config_lut_noise_var5_SHIFT(rev))

/* Register ACPHY_BfeStatus3Reg */
#define ACPHY_BfeStatus3Reg(rev)                    (ACREV_GE(rev,5) ? 0x45a : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x45a : INVALID_ADDRESS)))
#define ACPHY_BfeStatus3Reg_MCSperStream_SHIFT(rev) 0
#define ACPHY_BfeStatus3Reg_MCSperStream_MASK(rev)  (0x3ff << ACPHY_BfeStatus3Reg_MCSperStream_SHIFT(rev))
#define ACPHY_BfeStatus3Reg_best_mcs_SHIFT(rev)     0
#define ACPHY_BfeStatus3Reg_best_mcs_MASK(rev)      (0x3f << ACPHY_BfeStatus3Reg_best_mcs_SHIFT(rev))
#define ACPHY_BfeStatus3Reg_mcs_mismatch_SHIFT(rev) 6
#define ACPHY_BfeStatus3Reg_mcs_mismatch_MASK(rev)  (0x1 << ACPHY_BfeStatus3Reg_mcs_mismatch_SHIFT(rev))
#define ACPHY_BfeStatus3Reg_bps_margin_SHIFT(rev)   7
#define ACPHY_BfeStatus3Reg_bps_margin_MASK(rev)    (0x7f << ACPHY_BfeStatus3Reg_bps_margin_SHIFT(rev))

/* Register ACPHY_BfmMemConfig0 */
#define ACPHY_BfmMemConfig0(rev)                       (ACREV_GE(rev,32) ? 0x45b : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x45b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x45b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x45b : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x45b : INVALID_ADDRESS)))))))))
#define ACPHY_BfmMemConfig0_bfmUser0ColMode_SHIFT(rev) 0
#define ACPHY_BfmMemConfig0_bfmUser0ColMode_MASK(rev)  (0x7 << ACPHY_BfmMemConfig0_bfmUser0ColMode_SHIFT(rev))
#define ACPHY_BfmMemConfig0_bfmUser1ColMode_SHIFT(rev) 3
#define ACPHY_BfmMemConfig0_bfmUser1ColMode_MASK(rev)  (0x7 << ACPHY_BfmMemConfig0_bfmUser1ColMode_SHIFT(rev))
#define ACPHY_BfmMemConfig0_bfmUser2ColMode_SHIFT(rev) 6
#define ACPHY_BfmMemConfig0_bfmUser2ColMode_MASK(rev)  (0x7 << ACPHY_BfmMemConfig0_bfmUser2ColMode_SHIFT(rev))
#define ACPHY_BfmMemConfig0_bfmUser3ColMode_SHIFT(rev) 9
#define ACPHY_BfmMemConfig0_bfmUser3ColMode_MASK(rev)  (0x7 << ACPHY_BfmMemConfig0_bfmUser3ColMode_SHIFT(rev))
#define ACPHY_BfmMemConfig0_bfmUser4ColMode_SHIFT(rev) 12
#define ACPHY_BfmMemConfig0_bfmUser4ColMode_MASK(rev)  (0x7 << ACPHY_BfmMemConfig0_bfmUser4ColMode_SHIFT(rev))

/* Register ACPHY_BfmMemConfig1 */
#define ACPHY_BfmMemConfig1(rev)                       (ACREV_GE(rev,32) ? 0x45c : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x45c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x45c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x45c : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x45c : INVALID_ADDRESS)))))))))
#define ACPHY_BfmMemConfig1_bfmUser5ColMode_SHIFT(rev) 0
#define ACPHY_BfmMemConfig1_bfmUser5ColMode_MASK(rev)  (0x7 << ACPHY_BfmMemConfig1_bfmUser5ColMode_SHIFT(rev))
#define ACPHY_BfmMemConfig1_bfmUser6ColMode_SHIFT(rev) 3
#define ACPHY_BfmMemConfig1_bfmUser6ColMode_MASK(rev)  (0x7 << ACPHY_BfmMemConfig1_bfmUser6ColMode_SHIFT(rev))
#define ACPHY_BfmMemConfig1_bfmUser7ColMode_SHIFT(rev) 6
#define ACPHY_BfmMemConfig1_bfmUser7ColMode_MASK(rev)  (0x7 << ACPHY_BfmMemConfig1_bfmUser7ColMode_SHIFT(rev))
#define ACPHY_BfmMemConfig1_bfmUser8ColMode_SHIFT(rev) 9
#define ACPHY_BfmMemConfig1_bfmUser8ColMode_MASK(rev)  (0x7 << ACPHY_BfmMemConfig1_bfmUser8ColMode_SHIFT(rev))
#define ACPHY_BfmMemConfig1_bfmUser9ColMode_SHIFT(rev) 12
#define ACPHY_BfmMemConfig1_bfmUser9ColMode_MASK(rev)  (0x7 << ACPHY_BfmMemConfig1_bfmUser9ColMode_SHIFT(rev))

/* Register ACPHY_BfmMemConfig2 */
#define ACPHY_BfmMemConfig2(rev)                        (ACREV_GE(rev,32) ? 0x45d : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x45d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x45d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x45d : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x45d : INVALID_ADDRESS)))))))))
#define ACPHY_BfmMemConfig2_bfmUser10ColMode_SHIFT(rev) 0
#define ACPHY_BfmMemConfig2_bfmUser10ColMode_MASK(rev)  (0x7 << ACPHY_BfmMemConfig2_bfmUser10ColMode_SHIFT(rev))
#define ACPHY_BfmMemConfig2_bfmUser11ColMode_SHIFT(rev) 3
#define ACPHY_BfmMemConfig2_bfmUser11ColMode_MASK(rev)  (0x7 << ACPHY_BfmMemConfig2_bfmUser11ColMode_SHIFT(rev))
#define ACPHY_BfmMemConfig2_bfmUser12ColMode_SHIFT(rev) 6
#define ACPHY_BfmMemConfig2_bfmUser12ColMode_MASK(rev)  (0x7 << ACPHY_BfmMemConfig2_bfmUser12ColMode_SHIFT(rev))
#define ACPHY_BfmMemConfig2_bfmUser13ColMode_SHIFT(rev) 9
#define ACPHY_BfmMemConfig2_bfmUser13ColMode_MASK(rev)  (0x7 << ACPHY_BfmMemConfig2_bfmUser13ColMode_SHIFT(rev))
#define ACPHY_BfmMemConfig2_bfmUser14ColMode_SHIFT(rev) 12
#define ACPHY_BfmMemConfig2_bfmUser14ColMode_MASK(rev)  (0x7 << ACPHY_BfmMemConfig2_bfmUser14ColMode_SHIFT(rev))

/* Register ACPHY_BfmMemConfig3 */
#define ACPHY_BfmMemConfig3(rev)                        (ACREV_GE(rev,32) ? 0x45e : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x45e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x45e : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x45e : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x45e : INVALID_ADDRESS)))))))))
#define ACPHY_BfmMemConfig3_bfmUser15ColMode_SHIFT(rev) 0
#define ACPHY_BfmMemConfig3_bfmUser15ColMode_MASK(rev)  (0x7 << ACPHY_BfmMemConfig3_bfmUser15ColMode_SHIFT(rev))
#define ACPHY_BfmMemConfig3_bfmUser16ColMode_SHIFT(rev) 3
#define ACPHY_BfmMemConfig3_bfmUser16ColMode_MASK(rev)  (0x7 << ACPHY_BfmMemConfig3_bfmUser16ColMode_SHIFT(rev))
#define ACPHY_BfmMemConfig3_bfmUser17ColMode_SHIFT(rev) 6
#define ACPHY_BfmMemConfig3_bfmUser17ColMode_MASK(rev)  (0x7 << ACPHY_BfmMemConfig3_bfmUser17ColMode_SHIFT(rev))
#define ACPHY_BfmMemConfig3_bfmUser18ColMode_SHIFT(rev) 9
#define ACPHY_BfmMemConfig3_bfmUser18ColMode_MASK(rev)  (0x7 << ACPHY_BfmMemConfig3_bfmUser18ColMode_SHIFT(rev))
#define ACPHY_BfmMemConfig3_bfmUser19ColMode_SHIFT(rev) 12
#define ACPHY_BfmMemConfig3_bfmUser19ColMode_MASK(rev)  (0x7 << ACPHY_BfmMemConfig3_bfmUser19ColMode_SHIFT(rev))

/* Register ACPHY_BfmMemConfig4 */
#define ACPHY_BfmMemConfig4(rev)                            (ACREV_GE(rev,32) ? 0x45f : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x45f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x45f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x45f : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x45f : INVALID_ADDRESS)))))))))
#define ACPHY_BfmMemConfig4_bfmUser20ColMode_SHIFT(rev)     0
#define ACPHY_BfmMemConfig4_bfmUser20ColMode_MASK(rev)      (0x7 << ACPHY_BfmMemConfig4_bfmUser20ColMode_SHIFT(rev))
#define ACPHY_BfmMemConfig4_bfmUser21ColMode_SHIFT(rev)     3
#define ACPHY_BfmMemConfig4_bfmUser21ColMode_MASK(rev)      (0x7 << ACPHY_BfmMemConfig4_bfmUser21ColMode_SHIFT(rev))
#define ACPHY_BfmMemConfig4_bfmUser22ColMode_SHIFT(rev)     6
#define ACPHY_BfmMemConfig4_bfmUser22ColMode_MASK(rev)      (0x7 << ACPHY_BfmMemConfig4_bfmUser22ColMode_SHIFT(rev))
#define ACPHY_BfmMemConfig4_bfmUser23ColMode_SHIFT(rev)     9
#define ACPHY_BfmMemConfig4_bfmUser23ColMode_MASK(rev)      (0x7 << ACPHY_BfmMemConfig4_bfmUser23ColMode_SHIFT(rev))
#define ACPHY_BfmMemConfig4_bfmLegacyUserColMode_SHIFT(rev) 12
#define ACPHY_BfmMemConfig4_bfmLegacyUserColMode_MASK(rev)  (0x7 << ACPHY_BfmMemConfig4_bfmLegacyUserColMode_SHIFT(rev))

/* Register ACPHY_sampleCmd */
#define ACPHY_sampleCmd(rev)                              0x460
#define ACPHY_sampleCmd_start_SHIFT(rev)                  0
#define ACPHY_sampleCmd_start_MASK(rev)                   (0x1 << ACPHY_sampleCmd_start_SHIFT(rev))
#define ACPHY_sampleCmd_stop_SHIFT(rev)                   1
#define ACPHY_sampleCmd_stop_MASK(rev)                    (0x1 << ACPHY_sampleCmd_stop_SHIFT(rev))
#define ACPHY_sampleCmd_DacTestMode_SHIFT(rev)            2
#define ACPHY_sampleCmd_DacTestMode_MASK(rev)             (0x1 << ACPHY_sampleCmd_DacTestMode_SHIFT(rev))
#define ACPHY_sampleCmd_DisTxFrameInSampleplay_SHIFT(rev) 3
#define ACPHY_sampleCmd_DisTxFrameInSampleplay_MASK(rev)  (0x1 << ACPHY_sampleCmd_DisTxFrameInSampleplay_SHIFT(rev))
#define ACPHY_sampleCmd_DisTxFrameInIqlocal_SHIFT(rev)    4
#define ACPHY_sampleCmd_DisTxFrameInIqlocal_MASK(rev)     (0x1 << ACPHY_sampleCmd_DisTxFrameInIqlocal_SHIFT(rev))
#define ACPHY_sampleCmd_FlipsignQ_SHIFT(rev)              5
#define ACPHY_sampleCmd_FlipsignQ_MASK(rev)               (0x1 << ACPHY_sampleCmd_FlipsignQ_SHIFT(rev))
#define ACPHY_sampleCmd_FlipsignI_SHIFT(rev)              6
#define ACPHY_sampleCmd_FlipsignI_MASK(rev)               (0x1 << ACPHY_sampleCmd_FlipsignI_SHIFT(rev))
#define ACPHY_sampleCmd_fdiqicalmode_SHIFT(rev)           7
#define ACPHY_sampleCmd_fdiqicalmode_MASK(rev)            (0x1 << ACPHY_sampleCmd_fdiqicalmode_SHIFT(rev))
#define ACPHY_sampleCmd_DisTxFrameInfdiqiPlay_SHIFT(rev)  8
#define ACPHY_sampleCmd_DisTxFrameInfdiqiPlay_MASK(rev)   (0x1 << ACPHY_sampleCmd_DisTxFrameInfdiqiPlay_SHIFT(rev))
#define ACPHY_sampleCmd_enable_SHIFT(rev)                 9
#define ACPHY_sampleCmd_enable_MASK(rev)                  (0x1 << ACPHY_sampleCmd_enable_SHIFT(rev))

/* Register ACPHY_sampleLoopCount */
#define ACPHY_sampleLoopCount(rev)                 0x461
#define ACPHY_sampleLoopCount_LoopCount_SHIFT(rev) 0
#define ACPHY_sampleLoopCount_LoopCount_MASK(rev)  (0xffff << ACPHY_sampleLoopCount_LoopCount_SHIFT(rev))

/* Register ACPHY_sampleInitWaitCount */
#define ACPHY_sampleInitWaitCount(rev)                     0x462
#define ACPHY_sampleInitWaitCount_InitWaitCount_SHIFT(rev) 0
#define ACPHY_sampleInitWaitCount_InitWaitCount_MASK(rev)  (0xffff << ACPHY_sampleInitWaitCount_InitWaitCount_SHIFT(rev))

/* Register ACPHY_sampleDepthCount */
#define ACPHY_sampleDepthCount(rev)                  0x463
#define ACPHY_sampleDepthCount_DepthCount_SHIFT(rev) 0
#define ACPHY_sampleDepthCount_DepthCount_MASK(rev)  (0x1ff << ACPHY_sampleDepthCount_DepthCount_SHIFT(rev))

/* Register ACPHY_sampleStatus */
#define ACPHY_sampleStatus(rev)                   0x464
#define ACPHY_sampleStatus_NormalPlay_SHIFT(rev)  0
#define ACPHY_sampleStatus_NormalPlay_MASK(rev)   (0x1 << ACPHY_sampleStatus_NormalPlay_SHIFT(rev))
#define ACPHY_sampleStatus_iqlocalPlay_SHIFT(rev) 1
#define ACPHY_sampleStatus_iqlocalPlay_MASK(rev)  (0x1 << ACPHY_sampleStatus_iqlocalPlay_SHIFT(rev))
#define ACPHY_sampleStatus_fdiqiPlay_SHIFT(rev)   2
#define ACPHY_sampleStatus_fdiqiPlay_MASK(rev)    (0x1 << ACPHY_sampleStatus_fdiqiPlay_SHIFT(rev))

/* Register ACPHY_sampleStartAddr */
#define ACPHY_sampleStartAddr(rev)                 0x465
#define ACPHY_sampleStartAddr_startAddr_SHIFT(rev) 0
#define ACPHY_sampleStartAddr_startAddr_MASK(rev)  (0x1ff << ACPHY_sampleStartAddr_startAddr_SHIFT(rev))

/* Register ACPHY_sampleTailWaitCount */
#define ACPHY_sampleTailWaitCount(rev)                     0x466
#define ACPHY_sampleTailWaitCount_TailWaitCount_SHIFT(rev) 0
#define ACPHY_sampleTailWaitCount_TailWaitCount_MASK(rev)  (0xffff << ACPHY_sampleTailWaitCount_TailWaitCount_SHIFT(rev))

/* Register ACPHY_AdcDataCollect */
#define ACPHY_AdcDataCollect(rev)                        0x467
#define ACPHY_AdcDataCollect_adcDataCollectEn_SHIFT(rev) 0
#define ACPHY_AdcDataCollect_adcDataCollectEn_MASK(rev)  (0x1 << ACPHY_AdcDataCollect_adcDataCollectEn_SHIFT(rev))
#define ACPHY_AdcDataCollect_gpioSel_SHIFT(rev)          1
#define ACPHY_AdcDataCollect_gpioSel_MASK(rev)           (0x1 << ACPHY_AdcDataCollect_gpioSel_SHIFT(rev))
#define ACPHY_AdcDataCollect_sampSel_SHIFT(rev)          2
#define ACPHY_AdcDataCollect_sampSel_MASK(rev)           (0x1f << ACPHY_AdcDataCollect_sampSel_SHIFT(rev))
#define ACPHY_AdcDataCollect_bitStart_SHIFT(rev)         7
#define ACPHY_AdcDataCollect_bitStart_MASK(rev)          (0x3 << ACPHY_AdcDataCollect_bitStart_SHIFT(rev))
#define ACPHY_AdcDataCollect_downSample_SHIFT(rev)       9
#define ACPHY_AdcDataCollect_downSample_MASK(rev)        (0x1 << ACPHY_AdcDataCollect_downSample_SHIFT(rev))
#define ACPHY_AdcDataCollect_gpioMode_SHIFT(rev)         10
#define ACPHY_AdcDataCollect_gpioMode_MASK(rev)          (0x1 << ACPHY_AdcDataCollect_gpioMode_SHIFT(rev))
#define ACPHY_AdcDataCollect_txCoreSel_SHIFT(rev)        11
#define ACPHY_AdcDataCollect_txCoreSel_MASK(rev)         (0x3 << ACPHY_AdcDataCollect_txCoreSel_SHIFT(rev))
#define ACPHY_AdcDataCollect_rxSingleCoreMode_SHIFT(rev) 13
#define ACPHY_AdcDataCollect_rxSingleCoreMode_MASK(rev)  (0x1 << ACPHY_AdcDataCollect_rxSingleCoreMode_SHIFT(rev))
#define ACPHY_AdcDataCollect_rxCoreSel_SHIFT(rev)        14
#define ACPHY_AdcDataCollect_rxCoreSel_MASK(rev)         (0x3 << ACPHY_AdcDataCollect_rxCoreSel_SHIFT(rev))
#define ACPHY_AdcDataCollect_specAnaMode_SHIFT(rev)      13
#define ACPHY_AdcDataCollect_specAnaMode_MASK(rev)       (0x1 << ACPHY_AdcDataCollect_specAnaMode_SHIFT(rev))
#define ACPHY_AdcDataCollect_specAnaModeDs_SHIFT(rev)    14
#define ACPHY_AdcDataCollect_specAnaModeDs_MASK(rev)     (0x3 << ACPHY_AdcDataCollect_specAnaModeDs_SHIFT(rev))

/* Register ACPHY_SampCollectWaitCounter */
#define ACPHY_SampCollectWaitCounter(rev)                    0x468
#define ACPHY_SampCollectWaitCounter_sampCollWait_SHIFT(rev) 0
#define ACPHY_SampCollectWaitCounter_sampCollWait_MASK(rev)  (0xffff << ACPHY_SampCollectWaitCounter_sampCollWait_SHIFT(rev))

/* Register ACPHY_PassThroughCounter */
#define ACPHY_PassThroughCounter(rev)                             0x469
#define ACPHY_PassThroughCounter_numPassThroughSamples_SHIFT(rev) 0
#define ACPHY_PassThroughCounter_numPassThroughSamples_MASK(rev)  (0xffff << ACPHY_PassThroughCounter_numPassThroughSamples_SHIFT(rev))

/* Register ACPHY_bphytestcontrol */
#define ACPHY_bphytestcontrol(rev)                         0x46a
#define ACPHY_bphytestcontrol_bphytest_SHIFT(rev)          0
#define ACPHY_bphytestcontrol_bphytest_MASK(rev)           (0x1 << ACPHY_bphytestcontrol_bphytest_SHIFT(rev))
#define ACPHY_bphytestcontrol_bphytestAntselect_SHIFT(rev) 1
#define ACPHY_bphytestcontrol_bphytestAntselect_MASK(rev)  (0xf << ACPHY_bphytestcontrol_bphytestAntselect_SHIFT(rev))

/* Register ACPHY_FrontEndDebug */
#define ACPHY_FrontEndDebug(rev)                        0x46b
#define ACPHY_FrontEndDebug_clkextEn_SHIFT(rev)         15
#define ACPHY_FrontEndDebug_clkextEn_MASK(rev)          (0x1 << ACPHY_FrontEndDebug_clkextEn_SHIFT(rev))
#define ACPHY_FrontEndDebug_disableTdCor_SHIFT(rev)     14
#define ACPHY_FrontEndDebug_disableTdCor_MASK(rev)      (0x1 << ACPHY_FrontEndDebug_disableTdCor_SHIFT(rev))
#define ACPHY_FrontEndDebug_disableFreqCor_SHIFT(rev)   13
#define ACPHY_FrontEndDebug_disableFreqCor_MASK(rev)    (0x1 << ACPHY_FrontEndDebug_disableFreqCor_SHIFT(rev))
#define ACPHY_FrontEndDebug_enableFine_SHIFT(rev)       12
#define ACPHY_FrontEndDebug_enableFine_MASK(rev)        (0x1 << ACPHY_FrontEndDebug_enableFine_SHIFT(rev))
#define ACPHY_FrontEndDebug_finalClass_SHIFT(rev)       8
#define ACPHY_FrontEndDebug_finalClass_MASK(rev)        (0xf << ACPHY_FrontEndDebug_finalClass_SHIFT(rev))
#define ACPHY_FrontEndDebug_initialClass_SHIFT(rev)     4
#define ACPHY_FrontEndDebug_initialClass_MASK(rev)      (0xf << ACPHY_FrontEndDebug_initialClass_SHIFT(rev))
#define ACPHY_FrontEndDebug_forceFinalClass_SHIFT(rev)  0
#define ACPHY_FrontEndDebug_forceFinalClass_MASK(rev)   (0xf << ACPHY_FrontEndDebug_forceFinalClass_SHIFT(rev))
#define ACPHY_FrontEndDebug_txbfReportReadEn_SHIFT(rev) 14
#define ACPHY_FrontEndDebug_txbfReportReadEn_MASK(rev)  (0x1 << ACPHY_FrontEndDebug_txbfReportReadEn_SHIFT(rev))

/* Register ACPHY_JumpStep0 */
#define ACPHY_JumpStep0(rev)                  0x46c
#define ACPHY_JumpStep0_jumpStep20_SHIFT(rev) 0
#define ACPHY_JumpStep0_jumpStep20_MASK(rev)  (0xff << ACPHY_JumpStep0_jumpStep20_SHIFT(rev))

/* Register ACPHY_JumpStep1 */
#define ACPHY_JumpStep1(rev)                  0x46d
#define ACPHY_JumpStep1_jumpStep40_SHIFT(rev) 8
#define ACPHY_JumpStep1_jumpStep40_MASK(rev)  (0xff << ACPHY_JumpStep1_jumpStep40_SHIFT(rev))

/* Register ACPHY_PhyLoopbackMode */
#define ACPHY_PhyLoopbackMode(rev)                       0x46e
#define ACPHY_PhyLoopbackMode_LoopbackAdc2Dac_SHIFT(rev) 0
#define ACPHY_PhyLoopbackMode_LoopbackAdc2Dac_MASK(rev)  (0x1 << ACPHY_PhyLoopbackMode_LoopbackAdc2Dac_SHIFT(rev))
#define ACPHY_PhyLoopbackMode_TdCorrSatMode_SHIFT(rev)   1
#define ACPHY_PhyLoopbackMode_TdCorrSatMode_MASK(rev)    (0x1 << ACPHY_PhyLoopbackMode_TdCorrSatMode_SHIFT(rev))

/* Register ACPHY_SPB_stride */
#define ACPHY_SPB_stride(rev)              0x46f
#define ACPHY_SPB_stride_stride_SHIFT(rev) 0
#define ACPHY_SPB_stride_stride_MASK(rev)  (0x1ff << ACPHY_SPB_stride_stride_SHIFT(rev))

/* Register ACPHY_SPB_remainder */
#define ACPHY_SPB_remainder(rev)                 0x470
#define ACPHY_SPB_remainder_remainder_SHIFT(rev) 0
#define ACPHY_SPB_remainder_remainder_MASK(rev)  (0x1ff << ACPHY_SPB_remainder_remainder_SHIFT(rev))

/* Register ACPHY_macbasedDACPlay */
#define ACPHY_macbasedDACPlay(rev)                           0x471
#define ACPHY_macbasedDACPlay_macBasedDACPlayEn_SHIFT(rev)   0
#define ACPHY_macbasedDACPlay_macBasedDACPlayEn_MASK(rev)    (0x1 << ACPHY_macbasedDACPlay_macBasedDACPlayEn_SHIFT(rev))
#define ACPHY_macbasedDACPlay_macBasedDACPlayMode_SHIFT(rev) 1
#define ACPHY_macbasedDACPlay_macBasedDACPlayMode_MASK(rev)  (0x3 << ACPHY_macbasedDACPlay_macBasedDACPlayMode_SHIFT(rev))

/* Register ACPHY_gpioCapMaskLow */
#define ACPHY_gpioCapMaskLow(rev)                   0x472
#define ACPHY_gpioCapMaskLow_gpioMaskLow_SHIFT(rev) 0
#define ACPHY_gpioCapMaskLow_gpioMaskLow_MASK(rev)  (0xffff << ACPHY_gpioCapMaskLow_gpioMaskLow_SHIFT(rev))

/* Register ACPHY_gpioCapMaskHigh */
#define ACPHY_gpioCapMaskHigh(rev)                    0x473
#define ACPHY_gpioCapMaskHigh_gpioMaskHigh_SHIFT(rev) 0
#define ACPHY_gpioCapMaskHigh_gpioMaskHigh_MASK(rev)  (0xffff << ACPHY_gpioCapMaskHigh_gpioMaskHigh_SHIFT(rev))

/* Register ACPHY_SpecAnaDataCollect */
#define ACPHY_SpecAnaDataCollect(rev)                               (ACREV_GE(rev,2) ? 0x474 : INVALID_ADDRESS)
#define ACPHY_SpecAnaDataCollect_specAnaMode_SHIFT(rev)             0
#define ACPHY_SpecAnaDataCollect_specAnaMode_MASK(rev)              (0x1 << ACPHY_SpecAnaDataCollect_specAnaMode_SHIFT(rev))
#define ACPHY_SpecAnaDataCollect_specAnaModeChanSel_SHIFT(rev)      1
#define ACPHY_SpecAnaDataCollect_specAnaModeChanSel_MASK(rev)       (0x3 << ACPHY_SpecAnaDataCollect_specAnaModeChanSel_SHIFT(rev))
#define ACPHY_SpecAnaDataCollect_specAnaModeDs_SHIFT(rev)           3
#define ACPHY_SpecAnaDataCollect_specAnaModeDs_MASK(rev)            (0x3 << ACPHY_SpecAnaDataCollect_specAnaModeDs_SHIFT(rev))
#define ACPHY_SpecAnaDataCollect_pktprocMuxEn_SHIFT(rev)            5
#define ACPHY_SpecAnaDataCollect_pktprocMuxEn_MASK(rev)             (0x1 << ACPHY_SpecAnaDataCollect_pktprocMuxEn_SHIFT(rev))
#define ACPHY_SpecAnaDataCollect_maskBbrxfeReset_SHIFT(rev)         6
#define ACPHY_SpecAnaDataCollect_maskBbrxfeReset_MASK(rev)          (0x1 << ACPHY_SpecAnaDataCollect_maskBbrxfeReset_SHIFT(rev))
#define ACPHY_SpecAnaDataCollect_wide64bus_sel_SHIFT(rev)           15
#define ACPHY_SpecAnaDataCollect_wide64bus_sel_MASK(rev)            (0x1 << ACPHY_SpecAnaDataCollect_wide64bus_sel_SHIFT(rev))
#define ACPHY_SpecAnaDataCollect_single_or_dual_core_sel_SHIFT(rev) 14
#define ACPHY_SpecAnaDataCollect_single_or_dual_core_sel_MASK(rev)  (0x1 << ACPHY_SpecAnaDataCollect_single_or_dual_core_sel_SHIFT(rev))
#define ACPHY_SpecAnaDataCollect_sar_adc_legacy_bus_sel_SHIFT(rev)  15
#define ACPHY_SpecAnaDataCollect_sar_adc_legacy_bus_sel_MASK(rev)   (0x1 << ACPHY_SpecAnaDataCollect_sar_adc_legacy_bus_sel_SHIFT(rev))
#define ACPHY_SpecAnaDataCollect_phy2mac_dbg_or_gpio_sel_SHIFT(rev) 7
#define ACPHY_SpecAnaDataCollect_phy2mac_dbg_or_gpio_sel_MASK(rev)  (0x1 << ACPHY_SpecAnaDataCollect_phy2mac_dbg_or_gpio_sel_SHIFT(rev))
#define ACPHY_SpecAnaDataCollect_phy2mac_dbg_data_sel_SHIFT(rev)    8
#define ACPHY_SpecAnaDataCollect_phy2mac_dbg_data_sel_MASK(rev)     (0x3 << ACPHY_SpecAnaDataCollect_phy2mac_dbg_data_sel_SHIFT(rev))

/* Register ACPHY_RawSamplePlay */
#define ACPHY_RawSamplePlay(rev)                (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x475 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x475 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x475 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x475 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0x475 : INVALID_ADDRESS))))))))))
#define ACPHY_RawSamplePlay_start_SHIFT(rev)    0
#define ACPHY_RawSamplePlay_start_MASK(rev)     (0x1 << ACPHY_RawSamplePlay_start_SHIFT(rev))
#define ACPHY_RawSamplePlay_setmux_SHIFT(rev)   1
#define ACPHY_RawSamplePlay_setmux_MASK(rev)    (0x1 << ACPHY_RawSamplePlay_setmux_SHIFT(rev))
#define ACPHY_RawSamplePlay_rollover_SHIFT(rev) 2
#define ACPHY_RawSamplePlay_rollover_MASK(rev)  (0x1 << ACPHY_RawSamplePlay_rollover_SHIFT(rev))

/* Register ACPHY_SpecAnaControl */
#define ACPHY_SpecAnaControl(rev)                         (ACREV_GE(rev,18) ? 0x476 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x476 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x476 : INVALID_ADDRESS)))))
#define ACPHY_SpecAnaControl_specana_nonlegacy_SHIFT(rev) 0
#define ACPHY_SpecAnaControl_specana_nonlegacy_MASK(rev)  (0x1 << ACPHY_SpecAnaControl_specana_nonlegacy_SHIFT(rev))
#define ACPHY_SpecAnaControl_SelCore_SHIFT(rev)           1
#define ACPHY_SpecAnaControl_SelCore_MASK(rev)            (0x3 << ACPHY_SpecAnaControl_SelCore_SHIFT(rev))
#define ACPHY_SpecAnaControl_FFTMode_SHIFT(rev)           3
#define ACPHY_SpecAnaControl_FFTMode_MASK(rev)            (0x1 << ACPHY_SpecAnaControl_FFTMode_SHIFT(rev))
#define ACPHY_SpecAnaControl_PSDMode_SHIFT(rev)           4
#define ACPHY_SpecAnaControl_PSDMode_MASK(rev)            (0x1 << ACPHY_SpecAnaControl_PSDMode_SHIFT(rev))
#define ACPHY_SpecAnaControl_LinearAvgpwren_SHIFT(rev)    5
#define ACPHY_SpecAnaControl_LinearAvgpwren_MASK(rev)     (0x1 << ACPHY_SpecAnaControl_LinearAvgpwren_SHIFT(rev))
#define ACPHY_SpecAnaControl_SatCounten_SHIFT(rev)        6
#define ACPHY_SpecAnaControl_SatCounten_MASK(rev)         (0x1 << ACPHY_SpecAnaControl_SatCounten_SHIFT(rev))
#define ACPHY_SpecAnaControl_CoreInterlaceEn_SHIFT(rev)   7
#define ACPHY_SpecAnaControl_CoreInterlaceEn_MASK(rev)    (0x1 << ACPHY_SpecAnaControl_CoreInterlaceEn_SHIFT(rev))
#define ACPHY_SpecAnaControl_OddSample_SHIFT(rev)         8
#define ACPHY_SpecAnaControl_OddSample_MASK(rev)          (0x1 << ACPHY_SpecAnaControl_OddSample_SHIFT(rev))
#define ACPHY_SpecAnaControl_AutoSampler_SHIFT(rev)       9
#define ACPHY_SpecAnaControl_AutoSampler_MASK(rev)        (0x1 << ACPHY_SpecAnaControl_AutoSampler_SHIFT(rev))
#define ACPHY_SpecAnaControl_toa_reset_SHIFT(rev)         10
#define ACPHY_SpecAnaControl_toa_reset_MASK(rev)          (0x1 << ACPHY_SpecAnaControl_toa_reset_SHIFT(rev))
#define ACPHY_SpecAnaControl_toa_en_SHIFT(rev)            11
#define ACPHY_SpecAnaControl_toa_en_MASK(rev)             (0x1 << ACPHY_SpecAnaControl_toa_en_SHIFT(rev))
#define ACPHY_SpecAnaControl_timestamp_en_SHIFT(rev)      12
#define ACPHY_SpecAnaControl_timestamp_en_MASK(rev)       (0x1 << ACPHY_SpecAnaControl_timestamp_en_SHIFT(rev))
#define ACPHY_SpecAnaControl_toa_trigger3_en_SHIFT(rev)   13
#define ACPHY_SpecAnaControl_toa_trigger3_en_MASK(rev)    (0x1 << ACPHY_SpecAnaControl_toa_trigger3_en_SHIFT(rev))
#define ACPHY_SpecAnaControl_toa_sampling_rate_SHIFT(rev) 14
#define ACPHY_SpecAnaControl_toa_sampling_rate_MASK(rev)  (0x1 << ACPHY_SpecAnaControl_toa_sampling_rate_SHIFT(rev))
#define ACPHY_SpecAnaControl_toa_iq_swap_SHIFT(rev)       15
#define ACPHY_SpecAnaControl_toa_iq_swap_MASK(rev)        (0x1 << ACPHY_SpecAnaControl_toa_iq_swap_SHIFT(rev))

/* Register ACPHY_SpecAnaFFTBitsel */
#define ACPHY_SpecAnaFFTBitsel(rev)                                (ACREV_GE(rev,32) ? 0x477 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x477 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x477 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x477 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x477 : INVALID_ADDRESS)))))))))
#define ACPHY_SpecAnaFFTBitsel_SpecanaCore0Ibitsel_SHIFT(rev)      0
#define ACPHY_SpecAnaFFTBitsel_SpecanaCore0Ibitsel_MASK(rev)       (0x3 << ACPHY_SpecAnaFFTBitsel_SpecanaCore0Ibitsel_SHIFT(rev))
#define ACPHY_SpecAnaFFTBitsel_SpecanaCore0Qbitsel_SHIFT(rev)      2
#define ACPHY_SpecAnaFFTBitsel_SpecanaCore0Qbitsel_MASK(rev)       (0x3 << ACPHY_SpecAnaFFTBitsel_SpecanaCore0Qbitsel_SHIFT(rev))
#define ACPHY_SpecAnaFFTBitsel_SpecanaCore1Ibitsel_SHIFT(rev)      4
#define ACPHY_SpecAnaFFTBitsel_SpecanaCore1Ibitsel_MASK(rev)       (0x3 << ACPHY_SpecAnaFFTBitsel_SpecanaCore1Ibitsel_SHIFT(rev))
#define ACPHY_SpecAnaFFTBitsel_SpecanaCore1Qbitsel_SHIFT(rev)      6
#define ACPHY_SpecAnaFFTBitsel_SpecanaCore1Qbitsel_MASK(rev)       (0x3 << ACPHY_SpecAnaFFTBitsel_SpecanaCore1Qbitsel_SHIFT(rev))
#define ACPHY_SpecAnaFFTBitsel_SpecanaCore2Ibitsel_SHIFT(rev)      8
#define ACPHY_SpecAnaFFTBitsel_SpecanaCore2Ibitsel_MASK(rev)       (0x3 << ACPHY_SpecAnaFFTBitsel_SpecanaCore2Ibitsel_SHIFT(rev))
#define ACPHY_SpecAnaFFTBitsel_SpecanaCore2Qbitsel_SHIFT(rev)      10
#define ACPHY_SpecAnaFFTBitsel_SpecanaCore2Qbitsel_MASK(rev)       (0x3 << ACPHY_SpecAnaFFTBitsel_SpecanaCore2Qbitsel_SHIFT(rev))
#define ACPHY_SpecAnaFFTBitsel_downsample_2xto1x_toa_en_SHIFT(rev) 12
#define ACPHY_SpecAnaFFTBitsel_downsample_2xto1x_toa_en_MASK(rev)  (0x1 << ACPHY_SpecAnaFFTBitsel_downsample_2xto1x_toa_en_SHIFT(rev))
#define ACPHY_SpecAnaFFTBitsel_fullResMimoModeCap_SHIFT(rev)       13
#define ACPHY_SpecAnaFFTBitsel_fullResMimoModeCap_MASK(rev)        (0x1 << ACPHY_SpecAnaFFTBitsel_fullResMimoModeCap_SHIFT(rev))

/* Register ACPHY_aoatrig1transt */
#define ACPHY_aoatrig1transt(rev)                       (ACREV_GE(rev,18) ? 0x478 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x478 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x478 : INVALID_ADDRESS)))))
#define ACPHY_aoatrig1transt_aoatrig1transt1_SHIFT(rev) 0
#define ACPHY_aoatrig1transt_aoatrig1transt1_MASK(rev)  (0x1f << ACPHY_aoatrig1transt_aoatrig1transt1_SHIFT(rev))
#define ACPHY_aoatrig1transt_aoatrig1transt2_SHIFT(rev) 5
#define ACPHY_aoatrig1transt_aoatrig1transt2_MASK(rev)  (0x1f << ACPHY_aoatrig1transt_aoatrig1transt2_SHIFT(rev))

/* Register ACPHY_aoatrig1waitcnt */
#define ACPHY_aoatrig1waitcnt(rev)                       (ACREV_GE(rev,18) ? 0x479 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x479 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x479 : INVALID_ADDRESS)))))
#define ACPHY_aoatrig1waitcnt_aoatrig1waitcnt_SHIFT(rev) 0
#define ACPHY_aoatrig1waitcnt_aoatrig1waitcnt_MASK(rev)  (0xffff << ACPHY_aoatrig1waitcnt_aoatrig1waitcnt_SHIFT(rev))

/* Register ACPHY_aoatrig1caplen */
#define ACPHY_aoatrig1caplen(rev)                      (ACREV_GE(rev,18) ? 0x47a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x47a : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x47a : INVALID_ADDRESS)))))
#define ACPHY_aoatrig1caplen_aoatrig1caplen_SHIFT(rev) 0
#define ACPHY_aoatrig1caplen_aoatrig1caplen_MASK(rev)  (0xffff << ACPHY_aoatrig1caplen_aoatrig1caplen_SHIFT(rev))

/* Register ACPHY_aoatrig2transt */
#define ACPHY_aoatrig2transt(rev)                       (ACREV_GE(rev,18) ? 0x47b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x47b : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x47b : INVALID_ADDRESS)))))
#define ACPHY_aoatrig2transt_aoatrig2transt1_SHIFT(rev) 0
#define ACPHY_aoatrig2transt_aoatrig2transt1_MASK(rev)  (0x1f << ACPHY_aoatrig2transt_aoatrig2transt1_SHIFT(rev))
#define ACPHY_aoatrig2transt_aoatrig2transt2_SHIFT(rev) 5
#define ACPHY_aoatrig2transt_aoatrig2transt2_MASK(rev)  (0x1f << ACPHY_aoatrig2transt_aoatrig2transt2_SHIFT(rev))

/* Register ACPHY_aoatrig2waitcnt */
#define ACPHY_aoatrig2waitcnt(rev)                       (ACREV_GE(rev,18) ? 0x47c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x47c : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x47c : INVALID_ADDRESS)))))
#define ACPHY_aoatrig2waitcnt_aoatrig2waitcnt_SHIFT(rev) 0
#define ACPHY_aoatrig2waitcnt_aoatrig2waitcnt_MASK(rev)  (0xffff << ACPHY_aoatrig2waitcnt_aoatrig2waitcnt_SHIFT(rev))

/* Register ACPHY_aoatrig2caplen */
#define ACPHY_aoatrig2caplen(rev)                      (ACREV_GE(rev,18) ? 0x47d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x47d : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x47d : INVALID_ADDRESS)))))
#define ACPHY_aoatrig2caplen_aoatrig2caplen_SHIFT(rev) 0
#define ACPHY_aoatrig2caplen_aoatrig2caplen_MASK(rev)  (0xffff << ACPHY_aoatrig2caplen_aoatrig2caplen_SHIFT(rev))

/* Register ACPHY_ToaTimeStampCaptureLSW */
#define ACPHY_ToaTimeStampCaptureLSW(rev)                              (ACREV_GE(rev,18) ? 0x47e : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x47e : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x47e : INVALID_ADDRESS)))))
#define ACPHY_ToaTimeStampCaptureLSW_ToaTimeStampCaptureLSW_SHIFT(rev) 0
#define ACPHY_ToaTimeStampCaptureLSW_ToaTimeStampCaptureLSW_MASK(rev)  (0xffff << ACPHY_ToaTimeStampCaptureLSW_ToaTimeStampCaptureLSW_SHIFT(rev))

/* Register ACPHY_ToaTimeStampCaptureMSW */
#define ACPHY_ToaTimeStampCaptureMSW(rev)                              (ACREV_GE(rev,18) ? 0x47f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x47f : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x47f : INVALID_ADDRESS)))))
#define ACPHY_ToaTimeStampCaptureMSW_ToaTimeStampCaptureMSW_SHIFT(rev) 0
#define ACPHY_ToaTimeStampCaptureMSW_ToaTimeStampCaptureMSW_MASK(rev)  (0xffff << ACPHY_ToaTimeStampCaptureMSW_ToaTimeStampCaptureMSW_SHIFT(rev))

/* Register ACPHY_OCLControl1 */
#define ACPHY_OCLControl1(rev)                                   (ACREV_GE(rev,5) ? 0x480 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x480))
#define ACPHY_OCLControl1_ocl_mode_enable_SHIFT(rev)             0
#define ACPHY_OCLControl1_ocl_mode_enable_MASK(rev)              (0x1 << ACPHY_OCLControl1_ocl_mode_enable_SHIFT(rev))
#define ACPHY_OCLControl1_ocl_wake_on_energy_en_SHIFT(rev)       1
#define ACPHY_OCLControl1_ocl_wake_on_energy_en_MASK(rev)        (0x1 << ACPHY_OCLControl1_ocl_wake_on_energy_en_SHIFT(rev))
#define ACPHY_OCLControl1_ocl_bphy_dontwakeup_core_SHIFT(rev)    2
#define ACPHY_OCLControl1_ocl_bphy_dontwakeup_core_MASK(rev)     (0x1 << ACPHY_OCLControl1_ocl_bphy_dontwakeup_core_SHIFT(rev))
#define ACPHY_OCLControl1_ocl_core_mask_ovr_SHIFT(rev)           3
#define ACPHY_OCLControl1_ocl_core_mask_ovr_MASK(rev)            (0x1 << ACPHY_OCLControl1_ocl_core_mask_ovr_SHIFT(rev))
#define ACPHY_OCLControl1_ocl_rx_core_mask_SHIFT(rev)            4
#define ACPHY_OCLControl1_ocl_rx_core_mask_MASK(rev)             (ACREV_GE(rev,40) ? (0xf << ACPHY_OCLControl1_ocl_rx_core_mask_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x7 << ACPHY_OCLControl1_ocl_rx_core_mask_SHIFT(rev)) : (ACREV_GE(rev,32) ? (0xf << ACPHY_OCLControl1_ocl_rx_core_mask_SHIFT(rev)) : (ACREV_GE(rev,20) ? (0x7 << ACPHY_OCLControl1_ocl_rx_core_mask_SHIFT(rev)) : (ACREV_GE(rev,19) ? (0xf << ACPHY_OCLControl1_ocl_rx_core_mask_SHIFT(rev)) : (0x7 << ACPHY_OCLControl1_ocl_rx_core_mask_SHIFT(rev)))))))
#define ACPHY_OCLControl1_ofdm_scd_shutOff_enable_SHIFT(rev)     (ACREV_GE(rev,40) ? 8 : (ACREV_GE(rev,36) ? 7 : (ACREV_GE(rev,32) ? 8 : (ACREV_GE(rev,20) ? 7 : (ACREV_GE(rev,19) ? 8 : 7)))))
#define ACPHY_OCLControl1_ofdm_scd_shutOff_enable_MASK(rev)      (0x1 << ACPHY_OCLControl1_ofdm_scd_shutOff_enable_SHIFT(rev))
#define ACPHY_OCLControl1_sgi_scd_stag_shutOff_adj_en_SHIFT(rev) 8
#define ACPHY_OCLControl1_sgi_scd_stag_shutOff_adj_en_MASK(rev)  (0x1 << ACPHY_OCLControl1_sgi_scd_stag_shutOff_adj_en_SHIFT(rev))
#define ACPHY_OCLControl1_ocl_wake_on_rifs_enable_SHIFT(rev)     9
#define ACPHY_OCLControl1_ocl_wake_on_rifs_enable_MASK(rev)      (0x1 << ACPHY_OCLControl1_ocl_wake_on_rifs_enable_SHIFT(rev))
#define ACPHY_OCLControl1_dis_ocl_ed_if_clip_SHIFT(rev)          10
#define ACPHY_OCLControl1_dis_ocl_ed_if_clip_MASK(rev)           (0x1 << ACPHY_OCLControl1_dis_ocl_ed_if_clip_SHIFT(rev))
#define ACPHY_OCLControl1_dsss_cck_scd_shutOff_enable_SHIFT(rev) 11
#define ACPHY_OCLControl1_dsss_cck_scd_shutOff_enable_MASK(rev)  (0x1 << ACPHY_OCLControl1_dsss_cck_scd_shutOff_enable_SHIFT(rev))
#define ACPHY_OCLControl1_scd_dec_on_ltrn_pwr_SHIFT(rev)         12
#define ACPHY_OCLControl1_scd_dec_on_ltrn_pwr_MASK(rev)          (0x1 << ACPHY_OCLControl1_scd_dec_on_ltrn_pwr_SHIFT(rev))
#define ACPHY_OCLControl1_pipeline_wed_clip_cmds_SHIFT(rev)      13
#define ACPHY_OCLControl1_pipeline_wed_clip_cmds_MASK(rev)       (0x1 << ACPHY_OCLControl1_pipeline_wed_clip_cmds_SHIFT(rev))
#define ACPHY_OCLControl1_InactiveCore_Adc_turnOff_SHIFT(rev)    14
#define ACPHY_OCLControl1_InactiveCore_Adc_turnOff_MASK(rev)     (0x1 << ACPHY_OCLControl1_InactiveCore_Adc_turnOff_SHIFT(rev))
#define ACPHY_OCLControl1_mask_WoEd_after_shutoff_SHIFT(rev)     15
#define ACPHY_OCLControl1_mask_WoEd_after_shutoff_MASK(rev)      (0x1 << ACPHY_OCLControl1_mask_WoEd_after_shutoff_SHIFT(rev))
#define ACPHY_OCLControl1_scd_stag_shutOff_enable_SHIFT(rev)     8
#define ACPHY_OCLControl1_scd_stag_shutOff_enable_MASK(rev)      (0x1 << ACPHY_OCLControl1_scd_stag_shutOff_enable_SHIFT(rev))
#define ACPHY_OCLControl1_InactiveCore_auxAdc_turnOff_SHIFT(rev) 13
#define ACPHY_OCLControl1_InactiveCore_auxAdc_turnOff_MASK(rev)  (0x1 << ACPHY_OCLControl1_InactiveCore_auxAdc_turnOff_SHIFT(rev))
#define ACPHY_OCLControl1_InactiveCore_bg_turnOff_SHIFT(rev)     15
#define ACPHY_OCLControl1_InactiveCore_bg_turnOff_MASK(rev)      (0x1 << ACPHY_OCLControl1_InactiveCore_bg_turnOff_SHIFT(rev))

/* Register ACPHY_OCLControl2 */
#define ACPHY_OCLControl2(rev)                                    (ACREV_GE(rev,5) ? 0x481 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x481))
#define ACPHY_OCLControl2_finestr_th_sel_ocl_wo_det_SHIFT(rev)    0
#define ACPHY_OCLControl2_finestr_th_sel_ocl_wo_det_MASK(rev)     (0x1 << ACPHY_OCLControl2_finestr_th_sel_ocl_wo_det_SHIFT(rev))
#define ACPHY_OCLControl2_wo_det_hipwrant_sel_SHIFT(rev)          1
#define ACPHY_OCLControl2_wo_det_hipwrant_sel_MASK(rev)           (0x1 << ACPHY_OCLControl2_wo_det_hipwrant_sel_SHIFT(rev))
#define ACPHY_OCLControl2_scale_ant_weights_ocl_wo_det_SHIFT(rev) 2
#define ACPHY_OCLControl2_scale_ant_weights_ocl_wo_det_MASK(rev)  (0x1 << ACPHY_OCLControl2_scale_ant_weights_ocl_wo_det_SHIFT(rev))
#define ACPHY_OCLControl2_scale_inactive_core_wod_SHIFT(rev)      3
#define ACPHY_OCLControl2_scale_inactive_core_wod_MASK(rev)       (0x1 << ACPHY_OCLControl2_scale_inactive_core_wod_SHIFT(rev))
#define ACPHY_OCLControl2_compute_ltrn_ocl_wo_det_SHIFT(rev)      4
#define ACPHY_OCLControl2_compute_ltrn_ocl_wo_det_MASK(rev)       (0x1 << ACPHY_OCLControl2_compute_ltrn_ocl_wo_det_SHIFT(rev))
#define ACPHY_OCLControl2_use_gud_pkt_active_core_SHIFT(rev)      5
#define ACPHY_OCLControl2_use_gud_pkt_active_core_MASK(rev)       (0x1 << ACPHY_OCLControl2_use_gud_pkt_active_core_SHIFT(rev))
#define ACPHY_OCLControl2_use_only_active_core_cfo_ffo_SHIFT(rev) 6
#define ACPHY_OCLControl2_use_only_active_core_cfo_ffo_MASK(rev)  (0x1 << ACPHY_OCLControl2_use_only_active_core_cfo_ffo_SHIFT(rev))
#define ACPHY_OCLControl2_RxStat_ocl_core_mask_SHIFT(rev)         7
#define ACPHY_OCLControl2_RxStat_ocl_core_mask_MASK(rev)          (0x1 << ACPHY_OCLControl2_RxStat_ocl_core_mask_SHIFT(rev))
#define ACPHY_OCLControl2_OCLcckdigigainEnCntValue_SHIFT(rev)     8
#define ACPHY_OCLControl2_OCLcckdigigainEnCntValue_MASK(rev)      (0xff << ACPHY_OCLControl2_OCLcckdigigainEnCntValue_SHIFT(rev))

/* Register ACPHY_OCLControl4 */
#define ACPHY_OCLControl4(rev)                                     0x482
#define ACPHY_OCLControl4_force_tr_sw_rx_en_SHIFT(rev)             0
#define ACPHY_OCLControl4_force_tr_sw_rx_en_MASK(rev)              (0x1 << ACPHY_OCLControl4_force_tr_sw_rx_en_SHIFT(rev))
#define ACPHY_OCLControl4_force_tr_sw_tx_en_SHIFT(rev)             1
#define ACPHY_OCLControl4_force_tr_sw_tx_en_MASK(rev)              (0x1 << ACPHY_OCLControl4_force_tr_sw_tx_en_SHIFT(rev))
#define ACPHY_OCLControl4_turnOffRSSICkts_SHIFT(rev)               2
#define ACPHY_OCLControl4_turnOffRSSICkts_MASK(rev)                (0x1 << ACPHY_OCLControl4_turnOffRSSICkts_SHIFT(rev))
#define ACPHY_OCLControl4_dis_clips_till_ant_holdoff_SHIFT(rev)    3
#define ACPHY_OCLControl4_dis_clips_till_ant_holdoff_MASK(rev)     (0x1 << ACPHY_OCLControl4_dis_clips_till_ant_holdoff_SHIFT(rev))
#define ACPHY_OCLControl4_ocl_wed_clip_gain_mode_SHIFT(rev)        6
#define ACPHY_OCLControl4_ocl_wed_clip_gain_mode_MASK(rev)         (0x1 << ACPHY_OCLControl4_ocl_wed_clip_gain_mode_SHIFT(rev))
#define ACPHY_OCLControl4_ocl_shut_off_on_small_sig_SHIFT(rev)     7
#define ACPHY_OCLControl4_ocl_shut_off_on_small_sig_MASK(rev)      (0x1 << ACPHY_OCLControl4_ocl_shut_off_on_small_sig_SHIFT(rev))
#define ACPHY_OCLControl4_ocl_shut_off_on_wait_ed_drop_SHIFT(rev)  8
#define ACPHY_OCLControl4_ocl_shut_off_on_wait_ed_drop_MASK(rev)   (0x1 << ACPHY_OCLControl4_ocl_shut_off_on_wait_ed_drop_SHIFT(rev))
#define ACPHY_OCLControl4_ocl_shut_off_on_timeout_exit_SHIFT(rev)  9
#define ACPHY_OCLControl4_ocl_shut_off_on_timeout_exit_MASK(rev)   (0x1 << ACPHY_OCLControl4_ocl_shut_off_on_timeout_exit_SHIFT(rev))
#define ACPHY_OCLControl4_ocl_shut_off_on_error_exit_SHIFT(rev)    10
#define ACPHY_OCLControl4_ocl_shut_off_on_error_exit_MASK(rev)     (0x1 << ACPHY_OCLControl4_ocl_shut_off_on_error_exit_SHIFT(rev))
#define ACPHY_OCLControl4_ocl_shut_off_on_zlf_exit_SHIFT(rev)      11
#define ACPHY_OCLControl4_ocl_shut_off_on_zlf_exit_MASK(rev)       (0x1 << ACPHY_OCLControl4_ocl_shut_off_on_zlf_exit_SHIFT(rev))
#define ACPHY_OCLControl4_leg_pkt_wake_on_rifs_en_SHIFT(rev)       12
#define ACPHY_OCLControl4_leg_pkt_wake_on_rifs_en_MASK(rev)        (0x1 << ACPHY_OCLControl4_leg_pkt_wake_on_rifs_en_SHIFT(rev))
#define ACPHY_OCLControl4_afe_pd_delay_SHIFT(rev)                  14
#define ACPHY_OCLControl4_afe_pd_delay_MASK(rev)                   (0x1 << ACPHY_OCLControl4_afe_pd_delay_SHIFT(rev))
#define ACPHY_OCLControl4_sgi_scd_shut_off_delay_ctrl_SHIFT(rev)   15
#define ACPHY_OCLControl4_sgi_scd_shut_off_delay_ctrl_MASK(rev)    (0x1 << ACPHY_OCLControl4_sgi_scd_shut_off_delay_ctrl_SHIFT(rev))
#define ACPHY_OCLControl4_dntkpRxCoreMskOnForOcl_SHIFT(rev)        4
#define ACPHY_OCLControl4_dntkpRxCoreMskOnForOcl_MASK(rev)         (0x1 << ACPHY_OCLControl4_dntkpRxCoreMskOnForOcl_SHIFT(rev))
#define ACPHY_OCLControl4_sgi_scd_stag_shutOff_adj_en_SHIFT(rev)   5
#define ACPHY_OCLControl4_sgi_scd_stag_shutOff_adj_en_MASK(rev)    (0x1 << ACPHY_OCLControl4_sgi_scd_stag_shutOff_adj_en_SHIFT(rev))
#define ACPHY_OCLControl4_use_only_active_core_cstr_SHIFT(rev)     13
#define ACPHY_OCLControl4_use_only_active_core_cstr_MASK(rev)      (0x1 << ACPHY_OCLControl4_use_only_active_core_cstr_SHIFT(rev))
#define ACPHY_OCLControl4_honour_clips_till_ant_holdoff_SHIFT(rev) 3
#define ACPHY_OCLControl4_honour_clips_till_ant_holdoff_MASK(rev)  (0x1 << ACPHY_OCLControl4_honour_clips_till_ant_holdoff_SHIFT(rev))
#define ACPHY_OCLControl4_ocl_adc_ctrl_mux_en_SHIFT(rev)           13
#define ACPHY_OCLControl4_ocl_adc_ctrl_mux_en_MASK(rev)            (0x1 << ACPHY_OCLControl4_ocl_adc_ctrl_mux_en_SHIFT(rev))

/* Register ACPHY_OCLControl5 */
#define ACPHY_OCLControl5(rev)                                     0x483
#define ACPHY_OCLControl5_latchMode_in_OfdmPhy_State_SHIFT(rev)    1
#define ACPHY_OCLControl5_latchMode_in_OfdmPhy_State_MASK(rev)     (0x1 << ACPHY_OCLControl5_latchMode_in_OfdmPhy_State_SHIFT(rev))
#define ACPHY_OCLControl5_resetcca_ocl_active_core_en_SHIFT(rev)   2
#define ACPHY_OCLControl5_resetcca_ocl_active_core_en_MASK(rev)    (0x1 << ACPHY_OCLControl5_resetcca_ocl_active_core_en_SHIFT(rev))
#define ACPHY_OCLControl5_resetcca_ocl_core_mask_en_SHIFT(rev)     3
#define ACPHY_OCLControl5_resetcca_ocl_core_mask_en_MASK(rev)      (0x1 << ACPHY_OCLControl5_resetcca_ocl_core_mask_en_SHIFT(rev))
#define ACPHY_OCLControl5_ocl_pseudo_phycrs_en_SHIFT(rev)          8
#define ACPHY_OCLControl5_ocl_pseudo_phycrs_en_MASK(rev)           (0x1 << ACPHY_OCLControl5_ocl_pseudo_phycrs_en_SHIFT(rev))
#define ACPHY_OCLControl5_inactive_core_clips_settle_en_SHIFT(rev) 10
#define ACPHY_OCLControl5_inactive_core_clips_settle_en_MASK(rev)  (0x1 << ACPHY_OCLControl5_inactive_core_clips_settle_en_SHIFT(rev))
#define ACPHY_OCLControl5_ocl_cck_pseudo_phycrs_en_SHIFT(rev)      11
#define ACPHY_OCLControl5_ocl_cck_pseudo_phycrs_en_MASK(rev)       (0x1 << ACPHY_OCLControl5_ocl_cck_pseudo_phycrs_en_SHIFT(rev))
#define ACPHY_OCLControl5_use_tx2rx_seq_in_ocl_SHIFT(rev)          12
#define ACPHY_OCLControl5_use_tx2rx_seq_in_ocl_MASK(rev)           (0x1 << ACPHY_OCLControl5_use_tx2rx_seq_in_ocl_SHIFT(rev))
#define ACPHY_OCLControl5_bphyHiPwrAnt_latchmode_SHIFT(rev)        15
#define ACPHY_OCLControl5_bphyHiPwrAnt_latchmode_MASK(rev)         (0x1 << ACPHY_OCLControl5_bphyHiPwrAnt_latchmode_SHIFT(rev))
#define ACPHY_OCLControl5_inactive_core_clips_dis_SHIFT(rev)       9
#define ACPHY_OCLControl5_inactive_core_clips_dis_MASK(rev)        (0x1 << ACPHY_OCLControl5_inactive_core_clips_dis_SHIFT(rev))
#define ACPHY_OCLControl5_ocl_pseudo_phycrs_reset_en_SHIFT(rev)    9
#define ACPHY_OCLControl5_ocl_pseudo_phycrs_reset_en_MASK(rev)     (0x1 << ACPHY_OCLControl5_ocl_pseudo_phycrs_reset_en_SHIFT(rev))
#define ACPHY_OCLControl5_drop_pmu_voltage_en_SHIFT(rev)           13
#define ACPHY_OCLControl5_drop_pmu_voltage_en_MASK(rev)            (0x1 << ACPHY_OCLControl5_drop_pmu_voltage_en_SHIFT(rev))

/* Register ACPHY_ocl_wake_on_rifs_cmd_holdOff_ctr */
#define ACPHY_ocl_wake_on_rifs_cmd_holdOff_ctr(rev)                            0x48e
#define ACPHY_ocl_wake_on_rifs_cmd_holdOff_ctr_wake_on_rifs_cmd_holdOff_ctr_SHIFT(rev) 0
#define ACPHY_ocl_wake_on_rifs_cmd_holdOff_ctr_wake_on_rifs_cmd_holdOff_ctr_MASK(rev) (0xffff << ACPHY_ocl_wake_on_rifs_cmd_holdOff_ctr_wake_on_rifs_cmd_holdOff_ctr_SHIFT(rev))

/* Register ACPHY_OCL_RxStatus_Ctrl */
#define ACPHY_OCL_RxStatus_Ctrl(rev)                                0x490
#define ACPHY_OCL_RxStatus_Ctrl_mux_ocl_status_SHIFT(rev)           1
#define ACPHY_OCL_RxStatus_Ctrl_mux_ocl_status_MASK(rev)            (0x1 << ACPHY_OCL_RxStatus_Ctrl_mux_ocl_status_SHIFT(rev))
#define ACPHY_OCL_RxStatus_Ctrl_latch_oclStat_at_rxstart_SHIFT(rev) 2
#define ACPHY_OCL_RxStatus_Ctrl_latch_oclStat_at_rxstart_MASK(rev)  (0x1 << ACPHY_OCL_RxStatus_Ctrl_latch_oclStat_at_rxstart_SHIFT(rev))
#define ACPHY_OCL_RxStatus_Ctrl_send_ofdm_ocl_rxcoremask_SHIFT(rev) (ACREV_GE(rev,4) ? 3 : 0)
#define ACPHY_OCL_RxStatus_Ctrl_send_ofdm_ocl_rxcoremask_MASK(rev)  (0x1 << ACPHY_OCL_RxStatus_Ctrl_send_ofdm_ocl_rxcoremask_SHIFT(rev))
#define ACPHY_OCL_RxStatus_Ctrl_send_dsss_ocl_rxcoremask_SHIFT(rev) (ACREV_GE(rev,4) ? 4 : 1)
#define ACPHY_OCL_RxStatus_Ctrl_send_dsss_ocl_rxcoremask_MASK(rev)  (0x1 << ACPHY_OCL_RxStatus_Ctrl_send_dsss_ocl_rxcoremask_SHIFT(rev))
#define ACPHY_OCL_RxStatus_Ctrl_RxStat_ocl_core_mask_SHIFT(rev)     2
#define ACPHY_OCL_RxStatus_Ctrl_RxStat_ocl_core_mask_MASK(rev)      (0x1 << ACPHY_OCL_RxStatus_Ctrl_RxStat_ocl_core_mask_SHIFT(rev))
#define ACPHY_OCL_RxStatus_Ctrl_send_ocl_status_inSq_SHIFT(rev)     (ACREV_GE(rev,4) ? 6 : 3)
#define ACPHY_OCL_RxStatus_Ctrl_send_ocl_status_inSq_MASK(rev)      (0x1 << ACPHY_OCL_RxStatus_Ctrl_send_ocl_status_inSq_SHIFT(rev))

/* Register ACPHY_cck_scd_shutOff_holdOff_ctr */
#define ACPHY_cck_scd_shutOff_holdOff_ctr(rev)                                 0x496
#define ACPHY_cck_scd_shutOff_holdOff_ctr_dsss_cck_scd_shutOff_holdOff_ctr_SHIFT(rev) 0
#define ACPHY_cck_scd_shutOff_holdOff_ctr_dsss_cck_scd_shutOff_holdOff_ctr_MASK(rev) (0xffff << ACPHY_cck_scd_shutOff_holdOff_ctr_dsss_cck_scd_shutOff_holdOff_ctr_SHIFT(rev))

/* Register ACPHY_MCD_Control */
#define ACPHY_MCD_Control(rev)                          0x49d
#define ACPHY_MCD_Control_mcd_mode_SHIFT(rev)           0
#define ACPHY_MCD_Control_mcd_mode_MASK(rev)            (0x1 << ACPHY_MCD_Control_mcd_mode_SHIFT(rev))
#define ACPHY_MCD_Control_mcs_sq_scd_en_SHIFT(rev)      1
#define ACPHY_MCD_Control_mcs_sq_scd_en_MASK(rev)       (0x1 << ACPHY_MCD_Control_mcs_sq_scd_en_SHIFT(rev))
#define ACPHY_MCD_Control_scd_chan_MinMax_en_SHIFT(rev) 2
#define ACPHY_MCD_Control_scd_chan_MinMax_en_MASK(rev)  (0x1 << ACPHY_MCD_Control_scd_chan_MinMax_en_SHIFT(rev))

/* Register ACPHY_OCL_tx2rx_Ctrl */
#define ACPHY_OCL_tx2rx_Ctrl(rev)                            (ACREV_GE(rev,5) ? 0x4b8 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x4b8))
#define ACPHY_OCL_tx2rx_Ctrl_use_tx2rx_seq_in_ocl_SHIFT(rev) 1
#define ACPHY_OCL_tx2rx_Ctrl_use_tx2rx_seq_in_ocl_MASK(rev)  (0x1 << ACPHY_OCL_tx2rx_Ctrl_use_tx2rx_seq_in_ocl_SHIFT(rev))

/* Register ACPHY_dvgcompensation */
#define ACPHY_dvgcompensation(rev)                        0x4d6
#define ACPHY_dvgcompensation_dvgcompensation0_SHIFT(rev) 0
#define ACPHY_dvgcompensation_dvgcompensation0_MASK(rev)  (0x1 << ACPHY_dvgcompensation_dvgcompensation0_SHIFT(rev))
#define ACPHY_dvgcompensation_dvgcompensation1_SHIFT(rev) 1
#define ACPHY_dvgcompensation_dvgcompensation1_MASK(rev)  (0x1 << ACPHY_dvgcompensation_dvgcompensation1_SHIFT(rev))
#define ACPHY_dvgcompensation_dvgcompensation2_SHIFT(rev) 2
#define ACPHY_dvgcompensation_dvgcompensation2_MASK(rev)  (0x1 << ACPHY_dvgcompensation_dvgcompensation2_SHIFT(rev))
#define ACPHY_dvgcompensation_dvgcompensation3_SHIFT(rev) 3
#define ACPHY_dvgcompensation_dvgcompensation3_MASK(rev)  (0x1 << ACPHY_dvgcompensation_dvgcompensation3_SHIFT(rev))

/* Register ACPHY_MCD_shutOff_PwrSNR_Th */
#define ACPHY_MCD_shutOff_PwrSNR_Th(rev)                           (ACREV_GE(rev,32) ? 0x4f4 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x4f4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : 0x4f4))))
#define ACPHY_MCD_shutOff_PwrSNR_Th_scd_SNR_diff_thresh_SHIFT(rev) 0
#define ACPHY_MCD_shutOff_PwrSNR_Th_scd_SNR_diff_thresh_MASK(rev)  (0xff << ACPHY_MCD_shutOff_PwrSNR_Th_scd_SNR_diff_thresh_SHIFT(rev))
#define ACPHY_MCD_shutOff_PwrSNR_Th_dcd_SNR_diff_thresh_SHIFT(rev) 8
#define ACPHY_MCD_shutOff_PwrSNR_Th_dcd_SNR_diff_thresh_MASK(rev)  (0xff << ACPHY_MCD_shutOff_PwrSNR_Th_dcd_SNR_diff_thresh_SHIFT(rev))

/* Register ACPHY_MCD_MinMaxTh1 */
#define ACPHY_MCD_MinMaxTh1(rev)                 (ACREV_GE(rev,32) ? 0x4f5 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x4f5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : 0x4f5))))
#define ACPHY_MCD_MinMaxTh1_MaxMinTh1_SHIFT(rev) 0
#define ACPHY_MCD_MinMaxTh1_MaxMinTh1_MASK(rev)  (0x1fff << ACPHY_MCD_MinMaxTh1_MaxMinTh1_SHIFT(rev))

/* Register ACPHY_MCD_MinMaxTh2 */
#define ACPHY_MCD_MinMaxTh2(rev)                 (ACREV_GE(rev,32) ? 0x4f6 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x4f6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : 0x4f6))))
#define ACPHY_MCD_MinMaxTh2_MaxMinTh2_SHIFT(rev) 0
#define ACPHY_MCD_MinMaxTh2_MaxMinTh2_MASK(rev)  (0x1fff << ACPHY_MCD_MinMaxTh2_MaxMinTh2_SHIFT(rev))

/* Register ACPHY_oclRxStatus */
#define ACPHY_oclRxStatus(rev)                  (ACREV_GE(rev,5) ? 0x4f8 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x4f8 : INVALID_ADDRESS)))
#define ACPHY_oclRxStatus_StatusReg0_SHIFT(rev) 0
#define ACPHY_oclRxStatus_StatusReg0_MASK(rev)  (0xffff << ACPHY_oclRxStatus_StatusReg0_SHIFT(rev))

/* Register ACPHY_SlnaRxMaskCtrl0 */
#define ACPHY_SlnaRxMaskCtrl0(rev)                                       (ACREV_GE(rev,5) ? 0x4f9 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x4f9 : INVALID_ADDRESS)))
#define ACPHY_SlnaRxMaskCtrl0_mod_rx_core_mask_slna_SHIFT(rev)           0
#define ACPHY_SlnaRxMaskCtrl0_mod_rx_core_mask_slna_MASK(rev)            (0x1 << ACPHY_SlnaRxMaskCtrl0_mod_rx_core_mask_slna_SHIFT(rev))
#define ACPHY_SlnaRxMaskCtrl0_ocl_degrade_to_siso_en_SHIFT(rev)          1
#define ACPHY_SlnaRxMaskCtrl0_ocl_degrade_to_siso_en_MASK(rev)           (0x1 << ACPHY_SlnaRxMaskCtrl0_ocl_degrade_to_siso_en_SHIFT(rev))
#define ACPHY_SlnaRxMaskCtrl0_force_scd_SHIFT(rev)                       2
#define ACPHY_SlnaRxMaskCtrl0_force_scd_MASK(rev)                        (0x1 << ACPHY_SlnaRxMaskCtrl0_force_scd_SHIFT(rev))
#define ACPHY_SlnaRxMaskCtrl0_core_mask_crs_detect_SHIFT(rev)            3
#define ACPHY_SlnaRxMaskCtrl0_core_mask_crs_detect_MASK(rev)             (0x1 << ACPHY_SlnaRxMaskCtrl0_core_mask_crs_detect_SHIFT(rev))
#define ACPHY_SlnaRxMaskCtrl0_force_bt_prio_SHIFT(rev)                   4
#define ACPHY_SlnaRxMaskCtrl0_force_bt_prio_MASK(rev)                    (0x1 << ACPHY_SlnaRxMaskCtrl0_force_bt_prio_SHIFT(rev))
#define ACPHY_SlnaRxMaskCtrl0_mod_chanest_core_mask_SHIFT(rev)           5
#define ACPHY_SlnaRxMaskCtrl0_mod_chanest_core_mask_MASK(rev)            (0x1 << ACPHY_SlnaRxMaskCtrl0_mod_chanest_core_mask_SHIFT(rev))
#define ACPHY_SlnaRxMaskCtrl0_DisMrc_First_few_DataSym_in_SCD_SHIFT(rev) 6
#define ACPHY_SlnaRxMaskCtrl0_DisMrc_First_few_DataSym_in_SCD_MASK(rev)  (0x1 << ACPHY_SlnaRxMaskCtrl0_DisMrc_First_few_DataSym_in_SCD_SHIFT(rev))
#define ACPHY_SlnaRxMaskCtrl0_bt_prio_indep_lnagains_SHIFT(rev)          7
#define ACPHY_SlnaRxMaskCtrl0_bt_prio_indep_lnagains_MASK(rev)           (0x1 << ACPHY_SlnaRxMaskCtrl0_bt_prio_indep_lnagains_SHIFT(rev))
#define ACPHY_SlnaRxMaskCtrl0_slna_core_mask_SHIFT(rev)                  8
#define ACPHY_SlnaRxMaskCtrl0_slna_core_mask_MASK(rev)                   (0xf << ACPHY_SlnaRxMaskCtrl0_slna_core_mask_SHIFT(rev))

/* Register ACPHY_SlnaRxMaskCtrl1 */
#define ACPHY_SlnaRxMaskCtrl1(rev)                                 (ACREV_GE(rev,5) ? 0x4fa : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x4fa : INVALID_ADDRESS)))
#define ACPHY_SlnaRxMaskCtrl1_degrade_to_siso_core_mask_SHIFT(rev) 0
#define ACPHY_SlnaRxMaskCtrl1_degrade_to_siso_core_mask_MASK(rev)  (0xf << ACPHY_SlnaRxMaskCtrl1_degrade_to_siso_core_mask_SHIFT(rev))
#define ACPHY_SlnaRxMaskCtrl1_rx_core_mask_ocl_listen_SHIFT(rev)   4
#define ACPHY_SlnaRxMaskCtrl1_rx_core_mask_ocl_listen_MASK(rev)    (ACREV_GE(rev,40) ? (0xf << ACPHY_SlnaRxMaskCtrl1_rx_core_mask_ocl_listen_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x7 << ACPHY_SlnaRxMaskCtrl1_rx_core_mask_ocl_listen_SHIFT(rev)) : (ACREV_GE(rev,32) ? (0xf << ACPHY_SlnaRxMaskCtrl1_rx_core_mask_ocl_listen_SHIFT(rev)) : (ACREV_GE(rev,20) ? (0x7 << ACPHY_SlnaRxMaskCtrl1_rx_core_mask_ocl_listen_SHIFT(rev)) : (ACREV_GE(rev,19) ? (0xf << ACPHY_SlnaRxMaskCtrl1_rx_core_mask_ocl_listen_SHIFT(rev)) : (0x7 << ACPHY_SlnaRxMaskCtrl1_rx_core_mask_ocl_listen_SHIFT(rev)))))))
#define ACPHY_SlnaRxMaskCtrl1_rx_core_mask_est_SHIFT(rev)          8
#define ACPHY_SlnaRxMaskCtrl1_rx_core_mask_est_MASK(rev)           (ACREV_GE(rev,40) ? (0xf << ACPHY_SlnaRxMaskCtrl1_rx_core_mask_est_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x7 << ACPHY_SlnaRxMaskCtrl1_rx_core_mask_est_SHIFT(rev)) : (ACREV_GE(rev,32) ? (0xf << ACPHY_SlnaRxMaskCtrl1_rx_core_mask_est_SHIFT(rev)) : (ACREV_GE(rev,20) ? (0x7 << ACPHY_SlnaRxMaskCtrl1_rx_core_mask_est_SHIFT(rev)) : (ACREV_GE(rev,19) ? (0xf << ACPHY_SlnaRxMaskCtrl1_rx_core_mask_est_SHIFT(rev)) : (0x7 << ACPHY_SlnaRxMaskCtrl1_rx_core_mask_est_SHIFT(rev)))))))
#define ACPHY_SlnaRxMaskCtrl1_rx_core_mask_demod_SHIFT(rev)        12
#define ACPHY_SlnaRxMaskCtrl1_rx_core_mask_demod_MASK(rev)         (ACREV_GE(rev,40) ? (0xf << ACPHY_SlnaRxMaskCtrl1_rx_core_mask_demod_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x7 << ACPHY_SlnaRxMaskCtrl1_rx_core_mask_demod_SHIFT(rev)) : (ACREV_GE(rev,32) ? (0xf << ACPHY_SlnaRxMaskCtrl1_rx_core_mask_demod_SHIFT(rev)) : (ACREV_GE(rev,20) ? (0x7 << ACPHY_SlnaRxMaskCtrl1_rx_core_mask_demod_SHIFT(rev)) : (ACREV_GE(rev,19) ? (0xf << ACPHY_SlnaRxMaskCtrl1_rx_core_mask_demod_SHIFT(rev)) : (0x7 << ACPHY_SlnaRxMaskCtrl1_rx_core_mask_demod_SHIFT(rev)))))))

/* Register ACPHY_FastChanSW_PLLVCOARBITR */
#define ACPHY_FastChanSW_PLLVCOARBITR(rev)                      0x500
#define ACPHY_FastChanSW_PLLVCOARBITR_vcocalibsettle_SHIFT(rev) 0
#define ACPHY_FastChanSW_PLLVCOARBITR_vcocalibsettle_MASK(rev)  (0x3f << ACPHY_FastChanSW_PLLVCOARBITR_vcocalibsettle_SHIFT(rev))
#define ACPHY_FastChanSW_PLLVCOARBITR_waitforarbitr_SHIFT(rev)  (ACREV_GE(rev,5) ? 6 : (ACREV_GE(rev,4) ? 10 : (ACREV_GE(rev,2) ? 6 : 10)))
#define ACPHY_FastChanSW_PLLVCOARBITR_waitforarbitr_MASK(rev)   (0xf << ACPHY_FastChanSW_PLLVCOARBITR_waitforarbitr_SHIFT(rev))
#define ACPHY_FastChanSW_PLLVCOARBITR_arbitrdisable_SHIFT(rev)  (ACREV_GE(rev,5) ? 10 : (ACREV_GE(rev,4) ? 14 : (ACREV_GE(rev,2) ? 10 : 14)))
#define ACPHY_FastChanSW_PLLVCOARBITR_arbitrdisable_MASK(rev)   (0x1 << ACPHY_FastChanSW_PLLVCOARBITR_arbitrdisable_SHIFT(rev))
#define ACPHY_FastChanSW_PLLVCOARBITR_pllresetlen_SHIFT(rev)    0
#define ACPHY_FastChanSW_PLLVCOARBITR_pllresetlen_MASK(rev)     (0x1f << ACPHY_FastChanSW_PLLVCOARBITR_pllresetlen_SHIFT(rev))
#define ACPHY_FastChanSW_PLLVCOARBITR_vcocaliblen_SHIFT(rev)    5
#define ACPHY_FastChanSW_PLLVCOARBITR_vcocaliblen_MASK(rev)     (0x1f << ACPHY_FastChanSW_PLLVCOARBITR_vcocaliblen_SHIFT(rev))

/* Register ACPHY_FastChanSW_VCOCALIBRSTLEN */
#define ACPHY_FastChanSW_VCOCALIBRSTLEN(rev)                      (ACREV_GE(rev,5) ? 0x501 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x501 : INVALID_ADDRESS)))
#define ACPHY_FastChanSW_VCOCALIBRSTLEN_vcocalibrstlen_SHIFT(rev) 0
#define ACPHY_FastChanSW_VCOCALIBRSTLEN_vcocalibrstlen_MASK(rev)  (0x7ff << ACPHY_FastChanSW_VCOCALIBRSTLEN_vcocalibrstlen_SHIFT(rev))

/* Register ACPHY_FastChanSW_RX2SR_iniraddr */
#define ACPHY_FastChanSW_RX2SR_iniraddr(rev)                      (ACREV_GE(rev,32) ? 0x502 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x502 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x502 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x502 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x502 : INVALID_ADDRESS)))))))))
#define ACPHY_FastChanSW_RX2SR_iniraddr_RX2SR_iniraddr_SHIFT(rev) 0
#define ACPHY_FastChanSW_RX2SR_iniraddr_RX2SR_iniraddr_MASK(rev)  (0x3ff << ACPHY_FastChanSW_RX2SR_iniraddr_RX2SR_iniraddr_SHIFT(rev))

/* Register ACPHY_FastChanSW_Status */
#define ACPHY_FastChanSW_Status(rev)                                 0x510
#define ACPHY_FastChanSW_Status_fastchsw_done_SHIFT(rev)             0
#define ACPHY_FastChanSW_Status_fastchsw_done_MASK(rev)              (0x1 << ACPHY_FastChanSW_Status_fastchsw_done_SHIFT(rev))
#define ACPHY_FastChanSW_Status_fastchsw_inprogress_SHIFT(rev)       1
#define ACPHY_FastChanSW_Status_fastchsw_inprogress_MASK(rev)        (0x1 << ACPHY_FastChanSW_Status_fastchsw_inprogress_SHIFT(rev))
#define ACPHY_FastChanSW_Status_swacimtg_inprogress_SHIFT(rev)       2
#define ACPHY_FastChanSW_Status_swacimtg_inprogress_MASK(rev)        (0x1 << ACPHY_FastChanSW_Status_swacimtg_inprogress_SHIFT(rev))
#define ACPHY_FastChanSW_Status_hwacimtg_inprogress_SHIFT(rev)       3
#define ACPHY_FastChanSW_Status_hwacimtg_inprogress_MASK(rev)        (0x1 << ACPHY_FastChanSW_Status_hwacimtg_inprogress_SHIFT(rev))
#define ACPHY_FastChanSW_Status_hrp_error_SHIFT(rev)                 4
#define ACPHY_FastChanSW_Status_hrp_error_MASK(rev)                  (0x1 << ACPHY_FastChanSW_Status_hrp_error_SHIFT(rev))
#define ACPHY_FastChanSW_Status_rx2sr_inprogress_SHIFT(rev)          5
#define ACPHY_FastChanSW_Status_rx2sr_inprogress_MASK(rev)           (0x1 << ACPHY_FastChanSW_Status_rx2sr_inprogress_SHIFT(rev))
#define ACPHY_FastChanSW_Status_eightyOneSixty_inprogress_SHIFT(rev) 6
#define ACPHY_FastChanSW_Status_eightyOneSixty_inprogress_MASK(rev)  (0x1 << ACPHY_FastChanSW_Status_eightyOneSixty_inprogress_SHIFT(rev))
#define ACPHY_FastChanSW_Status_prio_of_src_inprogress_SHIFT(rev)    5
#define ACPHY_FastChanSW_Status_prio_of_src_inprogress_MASK(rev)     (0x1f << ACPHY_FastChanSW_Status_prio_of_src_inprogress_SHIFT(rev))

/* Register ACPHY_RssiStatusControl */
#define ACPHY_RssiStatusControl(rev)                          0x520
#define ACPHY_RssiStatusControl_enLatchSetClipGain_SHIFT(rev) 0
#define ACPHY_RssiStatusControl_enLatchSetClipGain_MASK(rev)  (0x1 << ACPHY_RssiStatusControl_enLatchSetClipGain_SHIFT(rev))
#define ACPHY_RssiStatusControl_latchStatus_SHIFT(rev)        1
#define ACPHY_RssiStatusControl_latchStatus_MASK(rev)         (0x1 << ACPHY_RssiStatusControl_latchStatus_SHIFT(rev))
#define ACPHY_RssiStatusControl_coreSel_SHIFT(rev)            2
#define ACPHY_RssiStatusControl_coreSel_MASK(rev)             (0x3 << ACPHY_RssiStatusControl_coreSel_SHIFT(rev))
#define ACPHY_RssiStatusControl_gpioSelrx1_SHIFT(rev)         4
#define ACPHY_RssiStatusControl_gpioSelrx1_MASK(rev)          (0x1f << ACPHY_RssiStatusControl_gpioSelrx1_SHIFT(rev))
#define ACPHY_RssiStatusControl_napDbgCoreSel_SHIFT(rev)      9
#define ACPHY_RssiStatusControl_napDbgCoreSel_MASK(rev)       (0x3 << ACPHY_RssiStatusControl_napDbgCoreSel_SHIFT(rev))

/* Register ACPHY_NbClipCnt3 */
#define ACPHY_NbClipCnt3(rev)                         0x521
#define ACPHY_NbClipCnt3_NbClipCntAccum3_i_SHIFT(rev) 0
#define ACPHY_NbClipCnt3_NbClipCntAccum3_i_MASK(rev)  (0x7f << ACPHY_NbClipCnt3_NbClipCntAccum3_i_SHIFT(rev))
#define ACPHY_NbClipCnt3_NbClipCntAccum3_q_SHIFT(rev) 7
#define ACPHY_NbClipCnt3_NbClipCntAccum3_q_MASK(rev)  (0x7f << ACPHY_NbClipCnt3_NbClipCntAccum3_q_SHIFT(rev))

/* Register ACPHY_NbClipCnt2 */
#define ACPHY_NbClipCnt2(rev)                         0x522
#define ACPHY_NbClipCnt2_NbClipCntAccum2_i_SHIFT(rev) 0
#define ACPHY_NbClipCnt2_NbClipCntAccum2_i_MASK(rev)  (0x7f << ACPHY_NbClipCnt2_NbClipCntAccum2_i_SHIFT(rev))
#define ACPHY_NbClipCnt2_NbClipCntAccum2_q_SHIFT(rev) 7
#define ACPHY_NbClipCnt2_NbClipCntAccum2_q_MASK(rev)  (0x7f << ACPHY_NbClipCnt2_NbClipCntAccum2_q_SHIFT(rev))

/* Register ACPHY_NbClipCnt1 */
#define ACPHY_NbClipCnt1(rev)                         0x523
#define ACPHY_NbClipCnt1_NbClipCntAccum1_i_SHIFT(rev) 0
#define ACPHY_NbClipCnt1_NbClipCntAccum1_i_MASK(rev)  (0x7f << ACPHY_NbClipCnt1_NbClipCntAccum1_i_SHIFT(rev))
#define ACPHY_NbClipCnt1_NbClipCntAccum1_q_SHIFT(rev) 7
#define ACPHY_NbClipCnt1_NbClipCntAccum1_q_MASK(rev)  (0x7f << ACPHY_NbClipCnt1_NbClipCntAccum1_q_SHIFT(rev))

/* Register ACPHY_W3ClipCnt3 */
#define ACPHY_W3ClipCnt3(rev)                         0x524
#define ACPHY_W3ClipCnt3_W3ClipCntAccum3_i_SHIFT(rev) 0
#define ACPHY_W3ClipCnt3_W3ClipCntAccum3_i_MASK(rev)  (0x7f << ACPHY_W3ClipCnt3_W3ClipCntAccum3_i_SHIFT(rev))
#define ACPHY_W3ClipCnt3_W3ClipCntAccum3_q_SHIFT(rev) 7
#define ACPHY_W3ClipCnt3_W3ClipCntAccum3_q_MASK(rev)  (0x7f << ACPHY_W3ClipCnt3_W3ClipCntAccum3_q_SHIFT(rev))

/* Register ACPHY_W3ClipCnt2 */
#define ACPHY_W3ClipCnt2(rev)                         0x525
#define ACPHY_W3ClipCnt2_W3ClipCntAccum2_i_SHIFT(rev) 0
#define ACPHY_W3ClipCnt2_W3ClipCntAccum2_i_MASK(rev)  (0x7f << ACPHY_W3ClipCnt2_W3ClipCntAccum2_i_SHIFT(rev))
#define ACPHY_W3ClipCnt2_W3ClipCntAccum2_q_SHIFT(rev) 7
#define ACPHY_W3ClipCnt2_W3ClipCntAccum2_q_MASK(rev)  (0x7f << ACPHY_W3ClipCnt2_W3ClipCntAccum2_q_SHIFT(rev))

/* Register ACPHY_W3ClipCnt1 */
#define ACPHY_W3ClipCnt1(rev)                         0x526
#define ACPHY_W3ClipCnt1_W3ClipCntAccum1_i_SHIFT(rev) 0
#define ACPHY_W3ClipCnt1_W3ClipCntAccum1_i_MASK(rev)  (0x7f << ACPHY_W3ClipCnt1_W3ClipCntAccum1_i_SHIFT(rev))
#define ACPHY_W3ClipCnt1_W3ClipCntAccum1_q_SHIFT(rev) 7
#define ACPHY_W3ClipCnt1_W3ClipCntAccum1_q_MASK(rev)  (0x7f << ACPHY_W3ClipCnt1_W3ClipCntAccum1_q_SHIFT(rev))

/* Register ACPHY_W2W1ClipCnt3 */
#define ACPHY_W2W1ClipCnt3(rev)                       0x527
#define ACPHY_W2W1ClipCnt3_W2ClipCntAccum3_SHIFT(rev) 0
#define ACPHY_W2W1ClipCnt3_W2ClipCntAccum3_MASK(rev)  (0x7f << ACPHY_W2W1ClipCnt3_W2ClipCntAccum3_SHIFT(rev))
#define ACPHY_W2W1ClipCnt3_W1ClipCntAccum3_SHIFT(rev) 7
#define ACPHY_W2W1ClipCnt3_W1ClipCntAccum3_MASK(rev)  (0x7f << ACPHY_W2W1ClipCnt3_W1ClipCntAccum3_SHIFT(rev))

/* Register ACPHY_W2W1ClipCnt2 */
#define ACPHY_W2W1ClipCnt2(rev)                       0x528
#define ACPHY_W2W1ClipCnt2_W2ClipCntAccum2_SHIFT(rev) 0
#define ACPHY_W2W1ClipCnt2_W2ClipCntAccum2_MASK(rev)  (0x7f << ACPHY_W2W1ClipCnt2_W2ClipCntAccum2_SHIFT(rev))
#define ACPHY_W2W1ClipCnt2_W1ClipCntAccum2_SHIFT(rev) 7
#define ACPHY_W2W1ClipCnt2_W1ClipCntAccum2_MASK(rev)  (0x7f << ACPHY_W2W1ClipCnt2_W1ClipCntAccum2_SHIFT(rev))

/* Register ACPHY_W2W1ClipCnt1 */
#define ACPHY_W2W1ClipCnt1(rev)                       0x529
#define ACPHY_W2W1ClipCnt1_W2ClipCntAccum1_SHIFT(rev) 0
#define ACPHY_W2W1ClipCnt1_W2ClipCntAccum1_MASK(rev)  (0x7f << ACPHY_W2W1ClipCnt1_W2ClipCntAccum1_SHIFT(rev))
#define ACPHY_W2W1ClipCnt1_W1ClipCntAccum1_SHIFT(rev) 7
#define ACPHY_W2W1ClipCnt1_W1ClipCntAccum1_MASK(rev)  (0x7f << ACPHY_W2W1ClipCnt1_W1ClipCntAccum1_SHIFT(rev))

/* Register ACPHY_AdcClipCnt */
#define ACPHY_AdcClipCnt(rev)                         0x52a
#define ACPHY_AdcClipCnt_adcClipCntAccum_i_SHIFT(rev) 0
#define ACPHY_AdcClipCnt_adcClipCntAccum_i_MASK(rev)  (0x7f << ACPHY_AdcClipCnt_adcClipCntAccum_i_SHIFT(rev))
#define ACPHY_AdcClipCnt_adcClipCntAccum_q_SHIFT(rev) 7
#define ACPHY_AdcClipCnt_adcClipCntAccum_q_MASK(rev)  (0x7f << ACPHY_AdcClipCnt_adcClipCntAccum_q_SHIFT(rev))

/* Register ACPHY_ssAGC_clip_gain_idx */
#define ACPHY_ssAGC_clip_gain_idx(rev)                           0x52b
#define ACPHY_ssAGC_clip_gain_idx_ssAGC_clip_gain_idx_SHIFT(rev) 0
#define ACPHY_ssAGC_clip_gain_idx_ssAGC_clip_gain_idx_MASK(rev)  (0x7fff << ACPHY_ssAGC_clip_gain_idx_ssAGC_clip_gain_idx_SHIFT(rev))

/* Register ACPHY_nap_len */
#define ACPHY_nap_len(rev)               (ACREV_GE(rev,2) ? 0x580 : INVALID_ADDRESS)
#define ACPHY_nap_len_nap_len_SHIFT(rev) 0
#define ACPHY_nap_len_nap_len_MASK(rev)  (0xffff << ACPHY_nap_len_nap_len_SHIFT(rev))

/* Register ACPHY_NapCtrl */
#define ACPHY_NapCtrl(rev)                                 (ACREV_GE(rev,2) ? 0x582 : 0x1a7)
#define ACPHY_NapCtrl_nap_en_SHIFT(rev)                    0
#define ACPHY_NapCtrl_nap_en_MASK(rev)                     (0x1 << ACPHY_NapCtrl_nap_en_SHIFT(rev))
#define ACPHY_NapCtrl_EnNapResetCmpPwr_SHIFT(rev)          1
#define ACPHY_NapCtrl_EnNapResetCmpPwr_MASK(rev)           (0x1 << ACPHY_NapCtrl_EnNapResetCmpPwr_SHIFT(rev))
#define ACPHY_NapCtrl_napCrsRstAccDis_SHIFT(rev)           2
#define ACPHY_NapCtrl_napCrsRstAccDis_MASK(rev)            (0x1 << ACPHY_NapCtrl_napCrsRstAccDis_SHIFT(rev))
#define ACPHY_NapCtrl_enFrontEndRstonNap_SHIFT(rev)        3
#define ACPHY_NapCtrl_enFrontEndRstonNap_MASK(rev)         (0x1 << ACPHY_NapCtrl_enFrontEndRstonNap_SHIFT(rev))
#define ACPHY_NapCtrl_enFreqEstRstonNap_SHIFT(rev)         4
#define ACPHY_NapCtrl_enFreqEstRstonNap_MASK(rev)          (0x1 << ACPHY_NapCtrl_enFreqEstRstonNap_SHIFT(rev))
#define ACPHY_NapCtrl_enFineStrRstonNap_SHIFT(rev)         5
#define ACPHY_NapCtrl_enFineStrRstonNap_MASK(rev)          (0x1 << ACPHY_NapCtrl_enFineStrRstonNap_SHIFT(rev))
#define ACPHY_NapCtrl_pkt_gain_delay_val_SHIFT(rev)        6
#define ACPHY_NapCtrl_pkt_gain_delay_val_MASK(rev)         (0x1f << ACPHY_NapCtrl_pkt_gain_delay_val_SHIFT(rev))
#define ACPHY_NapCtrl_disable_nap_on_aci_detect_SHIFT(rev) (ACREV_GE(rev,40) ? 11 : 6)
#define ACPHY_NapCtrl_disable_nap_on_aci_detect_MASK(rev)  (0x1 << ACPHY_NapCtrl_disable_nap_on_aci_detect_SHIFT(rev))
#define ACPHY_NapCtrl_wake_on_preclip_detect_SHIFT(rev)    (ACREV_GE(rev,40) ? 12 : 7)
#define ACPHY_NapCtrl_wake_on_preclip_detect_MASK(rev)     (0x1 << ACPHY_NapCtrl_wake_on_preclip_detect_SHIFT(rev))
#define ACPHY_NapCtrl_enNapDcoDisabling_SHIFT(rev)         (ACREV_GE(rev,40) ? 13 : 11)
#define ACPHY_NapCtrl_enNapDcoDisabling_MASK(rev)          (0x1 << ACPHY_NapCtrl_enNapDcoDisabling_SHIFT(rev))
#define ACPHY_NapCtrl_dont_nap_on_anyclip_SHIFT(rev)       1
#define ACPHY_NapCtrl_dont_nap_on_anyclip_MASK(rev)        (0x1 << ACPHY_NapCtrl_dont_nap_on_anyclip_SHIFT(rev))
#define ACPHY_NapCtrl_enAdcFERstonNap_SHIFT(rev)           8
#define ACPHY_NapCtrl_enAdcFERstonNap_MASK(rev)            (0x1 << ACPHY_NapCtrl_enAdcFERstonNap_SHIFT(rev))
#define ACPHY_NapCtrl_enFEClkGateonNap_SHIFT(rev)          9
#define ACPHY_NapCtrl_enFEClkGateonNap_MASK(rev)           (0x1 << ACPHY_NapCtrl_enFEClkGateonNap_SHIFT(rev))
#define ACPHY_NapCtrl_enAdcFEClkGateonNap_SHIFT(rev)       10
#define ACPHY_NapCtrl_enAdcFEClkGateonNap_MASK(rev)        (0x1 << ACPHY_NapCtrl_enAdcFEClkGateonNap_SHIFT(rev))

/* Register ACPHY_nap2cs_wait_in_reset_len */
#define ACPHY_nap2cs_wait_in_reset_len(rev)                            (ACREV_GE(rev,2) ? 0x583 : INVALID_ADDRESS)
#define ACPHY_nap2cs_wait_in_reset_len_nap2cs_wait_in_reset_SHIFT(rev) 0
#define ACPHY_nap2cs_wait_in_reset_len_nap2cs_wait_in_reset_MASK(rev)  (0xffff << ACPHY_nap2cs_wait_in_reset_len_nap2cs_wait_in_reset_SHIFT(rev))

/* Register ACPHY_nap_wake_event_timeout_len */
#define ACPHY_nap_wake_event_timeout_len(rev)                                  (ACREV_GE(rev,2) ? 0x584 : INVALID_ADDRESS)
#define ACPHY_nap_wake_event_timeout_len_nap_wake_event_timeout_ctr_SHIFT(rev) 0
#define ACPHY_nap_wake_event_timeout_len_nap_wake_event_timeout_ctr_MASK(rev)  (0xffff << ACPHY_nap_wake_event_timeout_len_nap_wake_event_timeout_ctr_SHIFT(rev))
#define ACPHY_nap_wake_event_timeout_len_nap_wake_event_timeout_len_SHIFT(rev) 0
#define ACPHY_nap_wake_event_timeout_len_nap_wake_event_timeout_len_MASK(rev)  (0xffff << ACPHY_nap_wake_event_timeout_len_nap_wake_event_timeout_len_SHIFT(rev))

/* Register ACPHY_nap_ed_thld_lo_1 */
#define ACPHY_nap_ed_thld_lo_1(rev)                        (ACREV_GE(rev,2) ? 0x585 : INVALID_ADDRESS)
#define ACPHY_nap_ed_thld_lo_1_nap_ed_thld_lo_1_SHIFT(rev) 0
#define ACPHY_nap_ed_thld_lo_1_nap_ed_thld_lo_1_MASK(rev)  (0xffff << ACPHY_nap_ed_thld_lo_1_nap_ed_thld_lo_1_SHIFT(rev))

/* Register ACPHY_nap_ed_thld_hi_1 */
#define ACPHY_nap_ed_thld_hi_1(rev)                        (ACREV_GE(rev,2) ? 0x586 : INVALID_ADDRESS)
#define ACPHY_nap_ed_thld_hi_1_nap_ed_thld_hi_1_SHIFT(rev) 0
#define ACPHY_nap_ed_thld_hi_1_nap_ed_thld_hi_1_MASK(rev)  (0xffff << ACPHY_nap_ed_thld_hi_1_nap_ed_thld_hi_1_SHIFT(rev))

/* Register ACPHY_nap_ed_thld_lo_2 */
#define ACPHY_nap_ed_thld_lo_2(rev)                        (ACREV_GE(rev,2) ? 0x587 : INVALID_ADDRESS)
#define ACPHY_nap_ed_thld_lo_2_nap_ed_thld_lo_2_SHIFT(rev) 0
#define ACPHY_nap_ed_thld_lo_2_nap_ed_thld_lo_2_MASK(rev)  (0xffff << ACPHY_nap_ed_thld_lo_2_nap_ed_thld_lo_2_SHIFT(rev))

/* Register ACPHY_nap_ed_thld_hi_2 */
#define ACPHY_nap_ed_thld_hi_2(rev)                        (ACREV_GE(rev,2) ? 0x588 : INVALID_ADDRESS)
#define ACPHY_nap_ed_thld_hi_2_nap_ed_thld_hi_2_SHIFT(rev) 0
#define ACPHY_nap_ed_thld_hi_2_nap_ed_thld_hi_2_MASK(rev)  (0xffff << ACPHY_nap_ed_thld_hi_2_nap_ed_thld_hi_2_SHIFT(rev))

/* Register ACPHY_nap_ed_thld_lo_3 */
#define ACPHY_nap_ed_thld_lo_3(rev)                        (ACREV_GE(rev,2) ? 0x589 : INVALID_ADDRESS)
#define ACPHY_nap_ed_thld_lo_3_nap_ed_thld_lo_3_SHIFT(rev) 0
#define ACPHY_nap_ed_thld_lo_3_nap_ed_thld_lo_3_MASK(rev)  (0xffff << ACPHY_nap_ed_thld_lo_3_nap_ed_thld_lo_3_SHIFT(rev))

/* Register ACPHY_nap_ed_thld_hi_3 */
#define ACPHY_nap_ed_thld_hi_3(rev)                        (ACREV_GE(rev,2) ? 0x58a : INVALID_ADDRESS)
#define ACPHY_nap_ed_thld_hi_3_nap_ed_thld_hi_3_SHIFT(rev) 0
#define ACPHY_nap_ed_thld_hi_3_nap_ed_thld_hi_3_MASK(rev)  (0xffff << ACPHY_nap_ed_thld_hi_3_nap_ed_thld_hi_3_SHIFT(rev))

/* Register ACPHY_nap_ed_thld_lo_4 */
#define ACPHY_nap_ed_thld_lo_4(rev)                        (ACREV_GE(rev,2) ? 0x58b : INVALID_ADDRESS)
#define ACPHY_nap_ed_thld_lo_4_nap_ed_thld_lo_4_SHIFT(rev) 0
#define ACPHY_nap_ed_thld_lo_4_nap_ed_thld_lo_4_MASK(rev)  (0xffff << ACPHY_nap_ed_thld_lo_4_nap_ed_thld_lo_4_SHIFT(rev))

/* Register ACPHY_nap_ed_thld_hi_4 */
#define ACPHY_nap_ed_thld_hi_4(rev)                        (ACREV_GE(rev,2) ? 0x58c : INVALID_ADDRESS)
#define ACPHY_nap_ed_thld_hi_4_nap_ed_thld_hi_4_SHIFT(rev) 0
#define ACPHY_nap_ed_thld_hi_4_nap_ed_thld_hi_4_MASK(rev)  (0xffff << ACPHY_nap_ed_thld_hi_4_nap_ed_thld_hi_4_SHIFT(rev))

/* Register ACPHY_nap_ed_thld_lo_5 */
#define ACPHY_nap_ed_thld_lo_5(rev)                        (ACREV_GE(rev,2) ? 0x58d : INVALID_ADDRESS)
#define ACPHY_nap_ed_thld_lo_5_nap_ed_thld_lo_5_SHIFT(rev) 0
#define ACPHY_nap_ed_thld_lo_5_nap_ed_thld_lo_5_MASK(rev)  (0xffff << ACPHY_nap_ed_thld_lo_5_nap_ed_thld_lo_5_SHIFT(rev))

/* Register ACPHY_nap_ed_thld_hi_5 */
#define ACPHY_nap_ed_thld_hi_5(rev)                        (ACREV_GE(rev,2) ? 0x58e : INVALID_ADDRESS)
#define ACPHY_nap_ed_thld_hi_5_nap_ed_thld_hi_5_SHIFT(rev) 0
#define ACPHY_nap_ed_thld_hi_5_nap_ed_thld_hi_5_MASK(rev)  (0xffff << ACPHY_nap_ed_thld_hi_5_nap_ed_thld_hi_5_SHIFT(rev))

/* Register ACPHY_wakeclk_ctr */
#define ACPHY_wakeclk_ctr(rev)                   (ACREV_GE(rev,2) ? 0x58f : INVALID_ADDRESS)
#define ACPHY_wakeclk_ctr_wakeclk_ctr_SHIFT(rev) 0
#define ACPHY_wakeclk_ctr_wakeclk_ctr_MASK(rev)  (0xff << ACPHY_wakeclk_ctr_wakeclk_ctr_SHIFT(rev))

/* Register ACPHY_defer_carrier_search_ctr */
#define ACPHY_defer_carrier_search_ctr(rev)                                (ACREV_GE(rev,2) ? 0x590 : INVALID_ADDRESS)
#define ACPHY_defer_carrier_search_ctr_defer_carrier_search_ctr_SHIFT(rev) 0
#define ACPHY_defer_carrier_search_ctr_defer_carrier_search_ctr_MASK(rev)  (0xffff << ACPHY_defer_carrier_search_ctr_defer_carrier_search_ctr_SHIFT(rev))

/* Register ACPHY_nap_rfctrl_prog_bits */
#define ACPHY_nap_rfctrl_prog_bits(rev)                            (ACREV_GE(rev,2) ? 0x591 : INVALID_ADDRESS)
#define ACPHY_nap_rfctrl_prog_bits_rfctrl_go_to_nap_SHIFT(rev)     0
#define ACPHY_nap_rfctrl_prog_bits_rfctrl_go_to_nap_MASK(rev)      (0x1 << ACPHY_nap_rfctrl_prog_bits_rfctrl_go_to_nap_SHIFT(rev))
#define ACPHY_nap_rfctrl_prog_bits_rfctrl_wake_from_nap_SHIFT(rev) 1
#define ACPHY_nap_rfctrl_prog_bits_rfctrl_wake_from_nap_MASK(rev)  (0x1 << ACPHY_nap_rfctrl_prog_bits_rfctrl_wake_from_nap_SHIFT(rev))
#define ACPHY_nap_rfctrl_prog_bits_wake_clkEn_SHIFT(rev)           2
#define ACPHY_nap_rfctrl_prog_bits_wake_clkEn_MASK(rev)            (0x1 << ACPHY_nap_rfctrl_prog_bits_wake_clkEn_SHIFT(rev))
#define ACPHY_nap_rfctrl_prog_bits_noInitGainOnWakeUp_SHIFT(rev)   3
#define ACPHY_nap_rfctrl_prog_bits_noInitGainOnWakeUp_MASK(rev)    (0x1 << ACPHY_nap_rfctrl_prog_bits_noInitGainOnWakeUp_SHIFT(rev))

/* Register ACPHY_advnapCtrl */
#define ACPHY_advnapCtrl(rev)                            (ACREV_GE(rev,5) ? 0x592 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x592 : INVALID_ADDRESS)))
#define ACPHY_advnapCtrl_advnapEn_SHIFT(rev)             0
#define ACPHY_advnapCtrl_advnapEn_MASK(rev)              (0x1 << ACPHY_advnapCtrl_advnapEn_SHIFT(rev))
#define ACPHY_advnapCtrl_macbased_advnapEn_SHIFT(rev)    1
#define ACPHY_advnapCtrl_macbased_advnapEn_MASK(rev)     (0x1 << ACPHY_advnapCtrl_macbased_advnapEn_SHIFT(rev))
#define ACPHY_advnapCtrl_phybased_advnapEn_SHIFT(rev)    2
#define ACPHY_advnapCtrl_phybased_advnapEn_MASK(rev)     (0x1 << ACPHY_advnapCtrl_phybased_advnapEn_SHIFT(rev))
#define ACPHY_advnapCtrl_force_wake_from_mac_SHIFT(rev)  3
#define ACPHY_advnapCtrl_force_wake_from_mac_MASK(rev)   (0x1 << ACPHY_advnapCtrl_force_wake_from_mac_SHIFT(rev))
#define ACPHY_advnapCtrl_force_sleep_from_mac_SHIFT(rev) 4
#define ACPHY_advnapCtrl_force_sleep_from_mac_MASK(rev)  (0x1 << ACPHY_advnapCtrl_force_sleep_from_mac_SHIFT(rev))
#define ACPHY_advnapCtrl_nap_root_gating_en_SHIFT(rev)   5
#define ACPHY_advnapCtrl_nap_root_gating_en_MASK(rev)    (0x1 << ACPHY_advnapCtrl_nap_root_gating_en_SHIFT(rev))
#define ACPHY_advnapCtrl_nap_gate_on_cnt_SHIFT(rev)      8
#define ACPHY_advnapCtrl_nap_gate_on_cnt_MASK(rev)       (0xff << ACPHY_advnapCtrl_nap_gate_on_cnt_SHIFT(rev))

/* Register ACPHY_advnapsifs_len */
#define ACPHY_advnapsifs_len(rev)                      (ACREV_GE(rev,5) ? 0x593 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x593 : INVALID_ADDRESS)))
#define ACPHY_advnapsifs_len_advnapsifs_len_SHIFT(rev) 0
#define ACPHY_advnapsifs_len_advnapsifs_len_MASK(rev)  (0xffff << ACPHY_advnapsifs_len_advnapsifs_len_SHIFT(rev))

/* Register ACPHY_advnap_wake_event_timeout_len */
#define ACPHY_advnap_wake_event_timeout_len(rev)                               (ACREV_GE(rev,5) ? 0x594 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x594 : INVALID_ADDRESS)))
#define ACPHY_advnap_wake_event_timeout_len_advnap_wake_event_timeout_len_SHIFT(rev) 0
#define ACPHY_advnap_wake_event_timeout_len_advnap_wake_event_timeout_len_MASK(rev) (0xffff << ACPHY_advnap_wake_event_timeout_len_advnap_wake_event_timeout_len_SHIFT(rev))

/* Register ACPHY_advnap_reset_len */
#define ACPHY_advnap_reset_len(rev)                      (ACREV_GE(rev,5) ? 0x595 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x595 : INVALID_ADDRESS)))
#define ACPHY_advnap_reset_len_advnapresetLen_SHIFT(rev) 0
#define ACPHY_advnap_reset_len_advnapresetLen_MASK(rev)  (0xffff << ACPHY_advnap_reset_len_advnapresetLen_SHIFT(rev))

/* Register ACPHY_advnap_defer_carrier_search_ctr */
#define ACPHY_advnap_defer_carrier_search_ctr(rev)                             (ACREV_GE(rev,5) ? 0x596 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x596 : INVALID_ADDRESS)))
#define ACPHY_advnap_defer_carrier_search_ctr_advnap_defer_carrier_search_ctr_SHIFT(rev) 0
#define ACPHY_advnap_defer_carrier_search_ctr_advnap_defer_carrier_search_ctr_MASK(rev) (0xffff << ACPHY_advnap_defer_carrier_search_ctr_advnap_defer_carrier_search_ctr_SHIFT(rev))

/* Register ACPHY_defer_adv_napping_ctr */
#define ACPHY_defer_adv_napping_ctr(rev)                             (ACREV_GE(rev,5) ? 0x597 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x597 : INVALID_ADDRESS)))
#define ACPHY_defer_adv_napping_ctr_defer_adv_napping_ctr_SHIFT(rev) 0
#define ACPHY_defer_adv_napping_ctr_defer_adv_napping_ctr_MASK(rev)  (0xffff << ACPHY_defer_adv_napping_ctr_defer_adv_napping_ctr_SHIFT(rev))

/* Register ACPHY_advnap_macbased_len */
#define ACPHY_advnap_macbased_len(rev)                           (ACREV_GE(rev,5) ? 0x598 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x598 : INVALID_ADDRESS)))
#define ACPHY_advnap_macbased_len_advnap_macbased_len_SHIFT(rev) 0
#define ACPHY_advnap_macbased_len_advnap_macbased_len_MASK(rev)  (0xffff << ACPHY_advnap_macbased_len_advnap_macbased_len_SHIFT(rev))

/* Register ACPHY_ACI_Detect_CTRL */
#define ACPHY_ACI_Detect_CTRL(rev)                                (ACREV_GE(rev,5) ? 0x5a0 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5a0 : 0x550)))
#define ACPHY_ACI_Detect_CTRL_aci_detect_enable_SHIFT(rev)        0
#define ACPHY_ACI_Detect_CTRL_aci_detect_enable_MASK(rev)         (0x1 << ACPHY_ACI_Detect_CTRL_aci_detect_enable_SHIFT(rev))
#define ACPHY_ACI_Detect_CTRL_aci_sel_SHIFT(rev)                  1
#define ACPHY_ACI_Detect_CTRL_aci_sel_MASK(rev)                   (0x1 << ACPHY_ACI_Detect_CTRL_aci_sel_SHIFT(rev))
#define ACPHY_ACI_Detect_CTRL_aci_report_ctr_clren_SHIFT(rev)     2
#define ACPHY_ACI_Detect_CTRL_aci_report_ctr_clren_MASK(rev)      (0x1 << ACPHY_ACI_Detect_CTRL_aci_report_ctr_clren_SHIFT(rev))
#define ACPHY_ACI_Detect_CTRL_aci_detected_ctr_clren_SHIFT(rev)   3
#define ACPHY_ACI_Detect_CTRL_aci_detected_ctr_clren_MASK(rev)    (0x1 << ACPHY_ACI_Detect_CTRL_aci_detected_ctr_clren_SHIFT(rev))
#define ACPHY_ACI_Detect_CTRL_aci_detect_window_size_1_SHIFT(rev) 4
#define ACPHY_ACI_Detect_CTRL_aci_detect_window_size_1_MASK(rev)  (0xf << ACPHY_ACI_Detect_CTRL_aci_detect_window_size_1_SHIFT(rev))
#define ACPHY_ACI_Detect_CTRL_aci_detect_window_size_2_SHIFT(rev) 8
#define ACPHY_ACI_Detect_CTRL_aci_detect_window_size_2_MASK(rev)  (0xf << ACPHY_ACI_Detect_CTRL_aci_detect_window_size_2_SHIFT(rev))
#define ACPHY_ACI_Detect_CTRL_aci_detect_rx_core_mask_SHIFT(rev)  12
#define ACPHY_ACI_Detect_CTRL_aci_detect_rx_core_mask_MASK(rev)   (ACREV_GE(rev,40) ? (0xf << ACPHY_ACI_Detect_CTRL_aci_detect_rx_core_mask_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x7 << ACPHY_ACI_Detect_CTRL_aci_detect_rx_core_mask_SHIFT(rev)) : (ACREV_GE(rev,32) ? (0xf << ACPHY_ACI_Detect_CTRL_aci_detect_rx_core_mask_SHIFT(rev)) : (ACREV_GE(rev,20) ? (0x7 << ACPHY_ACI_Detect_CTRL_aci_detect_rx_core_mask_SHIFT(rev)) : (ACREV_GE(rev,19) ? (0xf << ACPHY_ACI_Detect_CTRL_aci_detect_rx_core_mask_SHIFT(rev)) : (0x7 << ACPHY_ACI_Detect_CTRL_aci_detect_rx_core_mask_SHIFT(rev)))))))
#define ACPHY_ACI_Detect_CTRL_aci_detect_clkenable_SHIFT(rev)     15
#define ACPHY_ACI_Detect_CTRL_aci_detect_clkenable_MASK(rev)      (0x1 << ACPHY_ACI_Detect_CTRL_aci_detect_clkenable_SHIFT(rev))

/* Register ACPHY_ACI_Detect_collect_interval */
#define ACPHY_ACI_Detect_collect_interval(rev)                                 (ACREV_GE(rev,5) ? 0x5a1 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5a1 : 0x551)))
#define ACPHY_ACI_Detect_collect_interval_aci_detect_collect_interval_1_SHIFT(rev) 0
#define ACPHY_ACI_Detect_collect_interval_aci_detect_collect_interval_1_MASK(rev) (0xf << ACPHY_ACI_Detect_collect_interval_aci_detect_collect_interval_1_SHIFT(rev))
#define ACPHY_ACI_Detect_collect_interval_aci_detect_collect_interval_2_SHIFT(rev) 4
#define ACPHY_ACI_Detect_collect_interval_aci_detect_collect_interval_2_MASK(rev) (0xf << ACPHY_ACI_Detect_collect_interval_aci_detect_collect_interval_2_SHIFT(rev))
#define ACPHY_ACI_Detect_collect_interval_aci_detect_force_clk_on_SHIFT(rev)   14
#define ACPHY_ACI_Detect_collect_interval_aci_detect_force_clk_on_MASK(rev)    (0x1 << ACPHY_ACI_Detect_collect_interval_aci_detect_force_clk_on_SHIFT(rev))
#define ACPHY_ACI_Detect_collect_interval_aci_detect_clkenable_SHIFT(rev)      15
#define ACPHY_ACI_Detect_collect_interval_aci_detect_clkenable_MASK(rev)       (0x1 << ACPHY_ACI_Detect_collect_interval_aci_detect_clkenable_SHIFT(rev))

/* Register ACPHY_ACI_Detect_wait_period_1 */
#define ACPHY_ACI_Detect_wait_period_1(rev)                                (ACREV_GE(rev,5) ? 0x5a2 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5a2 : 0x552)))
#define ACPHY_ACI_Detect_wait_period_1_aci_detect_wait_period_1_SHIFT(rev) 0
#define ACPHY_ACI_Detect_wait_period_1_aci_detect_wait_period_1_MASK(rev)  (0xffff << ACPHY_ACI_Detect_wait_period_1_aci_detect_wait_period_1_SHIFT(rev))

/* Register ACPHY_ACI_Detect_wait_period_2 */
#define ACPHY_ACI_Detect_wait_period_2(rev)                                (ACREV_GE(rev,5) ? 0x5a3 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5a3 : 0x553)))
#define ACPHY_ACI_Detect_wait_period_2_aci_detect_wait_period_2_SHIFT(rev) 0
#define ACPHY_ACI_Detect_wait_period_2_aci_detect_wait_period_2_MASK(rev)  (0xffff << ACPHY_ACI_Detect_wait_period_2_aci_detect_wait_period_2_SHIFT(rev))

/* Register ACPHY_ACI_Detect_energy_threshold_1 */
#define ACPHY_ACI_Detect_energy_threshold_1(rev)                               (ACREV_GE(rev,18) ? 0x5a4 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x5a4 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5a4 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x5a4 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5a4 : 0x554)))))))))
#define ACPHY_ACI_Detect_energy_threshold_1_aci_detect_energy_threshold_1_SHIFT(rev) 0
#define ACPHY_ACI_Detect_energy_threshold_1_aci_detect_energy_threshold_1_MASK(rev) (0xffff << ACPHY_ACI_Detect_energy_threshold_1_aci_detect_energy_threshold_1_SHIFT(rev))

/* Register ACPHY_ACI_Detect_energy_threshold_2 */
#define ACPHY_ACI_Detect_energy_threshold_2(rev)                               (ACREV_GE(rev,18) ? 0x5a5 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x5a5 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5a5 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x5a5 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5a5 : 0x555)))))))))
#define ACPHY_ACI_Detect_energy_threshold_2_aci_detect_energy_threshold_2_SHIFT(rev) 0
#define ACPHY_ACI_Detect_energy_threshold_2_aci_detect_energy_threshold_2_MASK(rev) (0xffff << ACPHY_ACI_Detect_energy_threshold_2_aci_detect_energy_threshold_2_SHIFT(rev))

/* Register ACPHY_ACI_Detect_detect_threshold_1 */
#define ACPHY_ACI_Detect_detect_threshold_1(rev)                               (ACREV_GE(rev,18) ? 0x5a6 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x5a6 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5a6 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x5a6 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5a6 : 0x556)))))))))
#define ACPHY_ACI_Detect_detect_threshold_1_aci_detect_diff_threshold_1_SHIFT(rev) 0
#define ACPHY_ACI_Detect_detect_threshold_1_aci_detect_diff_threshold_1_MASK(rev) (0xffff << ACPHY_ACI_Detect_detect_threshold_1_aci_detect_diff_threshold_1_SHIFT(rev))

/* Register ACPHY_ACI_Detect_detect_threshold_2 */
#define ACPHY_ACI_Detect_detect_threshold_2(rev)                               (ACREV_GE(rev,18) ? 0x5a7 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x5a7 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5a7 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x5a7 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5a7 : 0x557)))))))))
#define ACPHY_ACI_Detect_detect_threshold_2_aci_detect_diff_threshold_2_SHIFT(rev) 0
#define ACPHY_ACI_Detect_detect_threshold_2_aci_detect_diff_threshold_2_MASK(rev) (0xffff << ACPHY_ACI_Detect_detect_threshold_2_aci_detect_diff_threshold_2_SHIFT(rev))

/* Register ACPHY_ACI_Detect_MAX_COUNT_LO */
#define ACPHY_ACI_Detect_MAX_COUNT_LO(rev)                               (ACREV_GE(rev,5) ? 0x5a8 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5a8 : 0x558)))
#define ACPHY_ACI_Detect_MAX_COUNT_LO_aci_detect_max_count_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_MAX_COUNT_LO_aci_detect_max_count_lo_MASK(rev)  (0xffff << ACPHY_ACI_Detect_MAX_COUNT_LO_aci_detect_max_count_lo_SHIFT(rev))

/* Register ACPHY_ACI_Detect_MAX_COUNT_HI */
#define ACPHY_ACI_Detect_MAX_COUNT_HI(rev)                               (ACREV_GE(rev,5) ? 0x5a9 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5a9 : 0x559)))
#define ACPHY_ACI_Detect_MAX_COUNT_HI_aci_detect_max_count_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_MAX_COUNT_HI_aci_detect_max_count_hi_MASK(rev)  (0x1f << ACPHY_ACI_Detect_MAX_COUNT_HI_aci_detect_max_count_hi_SHIFT(rev))

/* Register ACPHY_ACI_Detect_freeze */
#define ACPHY_ACI_Detect_freeze(rev)                         (ACREV_GE(rev,5) ? 0x5aa : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5aa : INVALID_ADDRESS)))
#define ACPHY_ACI_Detect_freeze_aci_detect_freeze_SHIFT(rev) 0
#define ACPHY_ACI_Detect_freeze_aci_detect_freeze_MASK(rev)  (0xffff << ACPHY_ACI_Detect_freeze_aci_detect_freeze_SHIFT(rev))

/* Register ACPHY_ACI_Mitigation_CTRL */
#define ACPHY_ACI_Mitigation_CTRL(rev)                                         (ACREV_GE(rev,5) ? 0x5ab : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5ab : INVALID_ADDRESS)))
#define ACPHY_ACI_Mitigation_CTRL_aci_mitigation_sw_enable_SHIFT(rev)          0
#define ACPHY_ACI_Mitigation_CTRL_aci_mitigation_sw_enable_MASK(rev)           (0x1 << ACPHY_ACI_Mitigation_CTRL_aci_mitigation_sw_enable_SHIFT(rev))
#define ACPHY_ACI_Mitigation_CTRL_aci_mitigation_hw_enable_SHIFT(rev)          1
#define ACPHY_ACI_Mitigation_CTRL_aci_mitigation_hw_enable_MASK(rev)           (0x3 << ACPHY_ACI_Mitigation_CTRL_aci_mitigation_hw_enable_SHIFT(rev))
#define ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_off_SHIFT(rev)            3
#define ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_off_MASK(rev)             (0x7 << ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_off_SHIFT(rev))
#define ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_on_SHIFT(rev)             6
#define ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_on_MASK(rev)              (0x7 << ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_on_SHIFT(rev))
#define ACPHY_ACI_Mitigation_CTRL_Disable_ChannelIndicator_SHIFT(rev)          9
#define ACPHY_ACI_Mitigation_CTRL_Disable_ChannelIndicator_MASK(rev)           (0x1 << ACPHY_ACI_Mitigation_CTRL_Disable_ChannelIndicator_SHIFT(rev))
#define ACPHY_ACI_Mitigation_CTRL_ACIMitigationONAllowShadowAutoBit_SHIFT(rev) 10
#define ACPHY_ACI_Mitigation_CTRL_ACIMitigationONAllowShadowAutoBit_MASK(rev)  (0x1 << ACPHY_ACI_Mitigation_CTRL_ACIMitigationONAllowShadowAutoBit_SHIFT(rev))
#define ACPHY_ACI_Mitigation_CTRL_ACIMitigationONShadowBit_SHIFT(rev)          11
#define ACPHY_ACI_Mitigation_CTRL_ACIMitigationONShadowBit_MASK(rev)           (0x1 << ACPHY_ACI_Mitigation_CTRL_ACIMitigationONShadowBit_SHIFT(rev))
#define ACPHY_ACI_Mitigation_CTRL_ACIMitigationIndicatorBit_SHIFT(rev)         12
#define ACPHY_ACI_Mitigation_CTRL_ACIMitigationIndicatorBit_MASK(rev)          (0x1 << ACPHY_ACI_Mitigation_CTRL_ACIMitigationIndicatorBit_SHIFT(rev))
#define ACPHY_ACI_Mitigation_CTRL_aci_detect_testmode_SHIFT(rev)               13
#define ACPHY_ACI_Mitigation_CTRL_aci_detect_testmode_MASK(rev)                (0x1 << ACPHY_ACI_Mitigation_CTRL_aci_detect_testmode_SHIFT(rev))
#define ACPHY_ACI_Mitigation_CTRL_aci_mitigation_hwtrig_disable_SHIFT(rev)     14
#define ACPHY_ACI_Mitigation_CTRL_aci_mitigation_hwtrig_disable_MASK(rev)      (0x1 << ACPHY_ACI_Mitigation_CTRL_aci_mitigation_hwtrig_disable_SHIFT(rev))
#define ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_off_1_SHIFT(rev)          3
#define ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_off_1_MASK(rev)           (0x7 << ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_off_1_SHIFT(rev))
#define ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_on_1_SHIFT(rev)           6
#define ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_on_1_MASK(rev)            (0x7 << ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_on_1_SHIFT(rev))
#define ACPHY_ACI_Mitigation_CTRL_aci_mitigation_hw_switching_disable_SHIFT(rev) 15
#define ACPHY_ACI_Mitigation_CTRL_aci_mitigation_hw_switching_disable_MASK(rev) (0x1 << ACPHY_ACI_Mitigation_CTRL_aci_mitigation_hw_switching_disable_SHIFT(rev))
#define ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_off_w3_SHIFT(rev)         3
#define ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_off_w3_MASK(rev)          (0x7 << ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_off_w3_SHIFT(rev))
#define ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_on_w3_SHIFT(rev)          6
#define ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_on_w3_MASK(rev)           (0x7 << ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_on_w3_SHIFT(rev))

/* Register ACPHY_ACI_Mitigation_timeout_LO */
#define ACPHY_ACI_Mitigation_timeout_LO(rev)                                 (ACREV_GE(rev,5) ? 0x5ac : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5ac : INVALID_ADDRESS)))
#define ACPHY_ACI_Mitigation_timeout_LO_aci_mitigation_timeout_lo_SHIFT(rev) 0
#define ACPHY_ACI_Mitigation_timeout_LO_aci_mitigation_timeout_lo_MASK(rev)  (0xffff << ACPHY_ACI_Mitigation_timeout_LO_aci_mitigation_timeout_lo_SHIFT(rev))

/* Register ACPHY_ACI_Mitigation_timeout_HI */
#define ACPHY_ACI_Mitigation_timeout_HI(rev)                                 (ACREV_GE(rev,5) ? 0x5ad : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5ad : INVALID_ADDRESS)))
#define ACPHY_ACI_Mitigation_timeout_HI_aci_mitigation_timeout_hi_SHIFT(rev) 0
#define ACPHY_ACI_Mitigation_timeout_HI_aci_mitigation_timeout_hi_MASK(rev)  (0xffff << ACPHY_ACI_Mitigation_timeout_HI_aci_mitigation_timeout_hi_SHIFT(rev))

/* Register ACPHY_ACI_Detect_report_ctr_threshold_lo */
#define ACPHY_ACI_Detect_report_ctr_threshold_lo(rev)                          (ACREV_GE(rev,32) ? 0x5ae : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x5ae : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x5ae : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5ae : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x5ae : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x5ae : INVALID_ADDRESS)))))))))))
#define ACPHY_ACI_Detect_report_ctr_threshold_lo_aci_report_ctr_th_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_report_ctr_threshold_lo_aci_report_ctr_th_lo_MASK(rev) (0xffff << ACPHY_ACI_Detect_report_ctr_threshold_lo_aci_report_ctr_th_lo_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_counter_lo */
#define ACPHY_ACI_Detect_aci_counter_lo(rev)                      (ACREV_GE(rev,5) ? 0x5af : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5af : INVALID_ADDRESS)))
#define ACPHY_ACI_Detect_aci_counter_lo_aci_counter_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_counter_lo_aci_counter_lo_MASK(rev)  (0xffff << ACPHY_ACI_Detect_aci_counter_lo_aci_counter_lo_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_counter_hi */
#define ACPHY_ACI_Detect_aci_counter_hi(rev)                      (ACREV_GE(rev,5) ? 0x5b0 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5b0 : INVALID_ADDRESS)))
#define ACPHY_ACI_Detect_aci_counter_hi_aci_counter_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_counter_hi_aci_counter_hi_MASK(rev)  (0x1f << ACPHY_ACI_Detect_aci_counter_hi_aci_counter_hi_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_delayline_cnt */
#define ACPHY_ACI_Detect_aci_delayline_cnt(rev)                         (ACREV_GE(rev,5) ? 0x5b1 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5b1 : INVALID_ADDRESS)))
#define ACPHY_ACI_Detect_aci_delayline_cnt_aci_delayline_cnt_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_delayline_cnt_aci_delayline_cnt_MASK(rev)  (0xf << ACPHY_ACI_Detect_aci_delayline_cnt_aci_delayline_cnt_SHIFT(rev))

/* Register ACPHY_ACI_Mitigation_status */
#define ACPHY_ACI_Mitigation_status(rev)                                (ACREV_GE(rev,5) ? 0x5b2 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5b2 : INVALID_ADDRESS)))
#define ACPHY_ACI_Mitigation_status_aci_mitigation_hw_status_SHIFT(rev) 0
#define ACPHY_ACI_Mitigation_status_aci_mitigation_hw_status_MASK(rev)  (0x1 << ACPHY_ACI_Mitigation_status_aci_mitigation_hw_status_SHIFT(rev))
#define ACPHY_ACI_Mitigation_status_aci_present_status_SHIFT(rev)       1
#define ACPHY_ACI_Mitigation_status_aci_present_status_MASK(rev)        (0x1 << ACPHY_ACI_Mitigation_status_aci_present_status_SHIFT(rev))
#define ACPHY_ACI_Mitigation_status_aci_detect_state_SHIFT(rev)         2
#define ACPHY_ACI_Mitigation_status_aci_detect_state_MASK(rev)          (0x3 << ACPHY_ACI_Mitigation_status_aci_detect_state_SHIFT(rev))
#define ACPHY_ACI_Mitigation_status_aci_T_RSSI_select_SHIFT(rev)        4
#define ACPHY_ACI_Mitigation_status_aci_T_RSSI_select_MASK(rev)         (0x3 << ACPHY_ACI_Mitigation_status_aci_T_RSSI_select_SHIFT(rev))
#define ACPHY_ACI_Mitigation_status_aci_detect_direct_output_SHIFT(rev) 6
#define ACPHY_ACI_Mitigation_status_aci_detect_direct_output_MASK(rev)  (0x1 << ACPHY_ACI_Mitigation_status_aci_detect_direct_output_SHIFT(rev))
#define ACPHY_ACI_Mitigation_status_aci_pwr_input_shift_SHIFT(rev)      7
#define ACPHY_ACI_Mitigation_status_aci_pwr_input_shift_MASK(rev)       (0xf << ACPHY_ACI_Mitigation_status_aci_pwr_input_shift_SHIFT(rev))
#define ACPHY_ACI_Mitigation_status_aci_pwr_block_shift_SHIFT(rev)      11
#define ACPHY_ACI_Mitigation_status_aci_pwr_block_shift_MASK(rev)       (0xf << ACPHY_ACI_Mitigation_status_aci_pwr_block_shift_SHIFT(rev))
#define ACPHY_ACI_Mitigation_status_aci_fsm_new_block_off_SHIFT(rev)    15
#define ACPHY_ACI_Mitigation_status_aci_fsm_new_block_off_MASK(rev)     (0x1 << ACPHY_ACI_Mitigation_status_aci_fsm_new_block_off_SHIFT(rev))

/* Register ACPHY_ACI_Mitigation_BT_CTRL */
#define ACPHY_ACI_Mitigation_BT_CTRL(rev)                                      (ACREV_GE(rev,18) ? 0x5b3 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x5b3 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5b3 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x5b3 : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5b3 : INVALID_ADDRESS)))))))))
#define ACPHY_ACI_Mitigation_BT_CTRL_aci_mitigation_updategainh_disable_SHIFT(rev) 0
#define ACPHY_ACI_Mitigation_BT_CTRL_aci_mitigation_updategainh_disable_MASK(rev) (0x1 << ACPHY_ACI_Mitigation_BT_CTRL_aci_mitigation_updategainh_disable_SHIFT(rev))
#define ACPHY_ACI_Mitigation_BT_CTRL_aci_detect_freeze_on_bt_priority_SHIFT(rev) 1
#define ACPHY_ACI_Mitigation_BT_CTRL_aci_detect_freeze_on_bt_priority_MASK(rev) (0x1 << ACPHY_ACI_Mitigation_BT_CTRL_aci_detect_freeze_on_bt_priority_SHIFT(rev))
#define ACPHY_ACI_Mitigation_BT_CTRL_aci_detect_collect_disable_on_bt_priority_SHIFT(rev) 2
#define ACPHY_ACI_Mitigation_BT_CTRL_aci_detect_collect_disable_on_bt_priority_MASK(rev) (0x1 << ACPHY_ACI_Mitigation_BT_CTRL_aci_detect_collect_disable_on_bt_priority_SHIFT(rev))
#define ACPHY_ACI_Mitigation_BT_CTRL_aci_gain_settle_limit_SHIFT(rev)          3
#define ACPHY_ACI_Mitigation_BT_CTRL_aci_gain_settle_limit_MASK(rev)           (0x3f << ACPHY_ACI_Mitigation_BT_CTRL_aci_gain_settle_limit_SHIFT(rev))
#define ACPHY_ACI_Mitigation_BT_CTRL_aci_bt_prio_ovr_fsm_SHIFT(rev)            9
#define ACPHY_ACI_Mitigation_BT_CTRL_aci_bt_prio_ovr_fsm_MASK(rev)             (0x1 << ACPHY_ACI_Mitigation_BT_CTRL_aci_bt_prio_ovr_fsm_SHIFT(rev))
#define ACPHY_ACI_Mitigation_BT_CTRL_aci_bt_prio_ovr_acictr_off_SHIFT(rev)     10
#define ACPHY_ACI_Mitigation_BT_CTRL_aci_bt_prio_ovr_acictr_off_MASK(rev)      (0x1 << ACPHY_ACI_Mitigation_BT_CTRL_aci_bt_prio_ovr_acictr_off_SHIFT(rev))
#define ACPHY_ACI_Mitigation_BT_CTRL_aci_detect_ctr_hold_SHIFT(rev)            11
#define ACPHY_ACI_Mitigation_BT_CTRL_aci_detect_ctr_hold_MASK(rev)             (0x1 << ACPHY_ACI_Mitigation_BT_CTRL_aci_detect_ctr_hold_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config1 */
#define ACPHY_Tiny_ACI_config1(rev)                               (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x5b4 : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x5b4 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x5b4 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5b4 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x5b4 : INVALID_ADDRESS))))))))))
#define ACPHY_Tiny_ACI_config1_aci_det_threshold_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config1_aci_det_threshold_nor_0_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config1_aci_det_threshold_nor_0_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config2 */
#define ACPHY_Tiny_ACI_config2(rev)                               (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x5b5 : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x5b5 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x5b5 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5b5 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x5b5 : INVALID_ADDRESS))))))))))
#define ACPHY_Tiny_ACI_config2_aci_det_threshold_nor_1_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config2_aci_det_threshold_nor_1_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config2_aci_det_threshold_nor_1_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config3 */
#define ACPHY_Tiny_ACI_config3(rev)                               (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x5b6 : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x5b6 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x5b6 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5b6 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x5b6 : INVALID_ADDRESS))))))))))
#define ACPHY_Tiny_ACI_config3_aci_det_threshold_nor_2_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config3_aci_det_threshold_nor_2_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config3_aci_det_threshold_nor_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config4 */
#define ACPHY_Tiny_ACI_config4(rev)                               (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x5b7 : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x5b7 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x5b7 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5b7 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x5b7 : INVALID_ADDRESS))))))))))
#define ACPHY_Tiny_ACI_config4_aci_det_threshold_aci_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config4_aci_det_threshold_aci_0_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config4_aci_det_threshold_aci_0_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config5 */
#define ACPHY_Tiny_ACI_config5(rev)                               (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x5b8 : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x5b8 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x5b8 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5b8 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x5b8 : INVALID_ADDRESS))))))))))
#define ACPHY_Tiny_ACI_config5_aci_det_threshold_aci_1_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config5_aci_det_threshold_aci_1_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config5_aci_det_threshold_aci_1_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config6 */
#define ACPHY_Tiny_ACI_config6(rev)                               (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x5b9 : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x5b9 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x5b9 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5b9 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x5b9 : INVALID_ADDRESS))))))))))
#define ACPHY_Tiny_ACI_config6_aci_det_threshold_aci_2_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config6_aci_det_threshold_aci_2_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config6_aci_det_threshold_aci_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config7 */
#define ACPHY_Tiny_ACI_config7(rev)                         (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x5ba : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x5ba : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x5ba : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5ba : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x5ba : INVALID_ADDRESS))))))))))
#define ACPHY_Tiny_ACI_config7_aci_A_shift_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config7_aci_A_shift_nor_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config7_aci_A_shift_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config7_aci_A_shift_nor_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config7_aci_A_shift_nor_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config7_aci_A_shift_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config7_aci_A_shift_nor_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config7_aci_A_shift_nor_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config7_aci_A_shift_nor_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config8 */
#define ACPHY_Tiny_ACI_config8(rev)                         (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x5bb : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x5bb : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x5bb : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5bb : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x5bb : INVALID_ADDRESS))))))))))
#define ACPHY_Tiny_ACI_config8_aci_A_shift_aci_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config8_aci_A_shift_aci_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config8_aci_A_shift_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config8_aci_A_shift_aci_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config8_aci_A_shift_aci_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config8_aci_A_shift_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config8_aci_A_shift_aci_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config8_aci_A_shift_aci_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config8_aci_A_shift_aci_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config9 */
#define ACPHY_Tiny_ACI_config9(rev)                         (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x5bc : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x5bc : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x5bc : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5bc : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x5bc : INVALID_ADDRESS))))))))))
#define ACPHY_Tiny_ACI_config9_aci_B_shift_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config9_aci_B_shift_nor_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config9_aci_B_shift_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config9_aci_B_shift_nor_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config9_aci_B_shift_nor_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config9_aci_B_shift_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config9_aci_B_shift_nor_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config9_aci_B_shift_nor_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config9_aci_B_shift_nor_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config10 */
#define ACPHY_Tiny_ACI_config10(rev)                                (ACREV_GE(rev,40) ? 0x1740 : (ACREV_GE(rev,36) ? 0x5bd : (ACREV_GE(rev,33) ? 0x1740 : (ACREV_GE(rev,18) ? 0x5bd : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x5bd : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5bd : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x5bd : INVALID_ADDRESS))))))))))
#define ACPHY_Tiny_ACI_config10_aci_B_shift_aci_0_SHIFT(rev)        0
#define ACPHY_Tiny_ACI_config10_aci_B_shift_aci_0_MASK(rev)         (0xf << ACPHY_Tiny_ACI_config10_aci_B_shift_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config10_aci_B_shift_aci_1_SHIFT(rev)        4
#define ACPHY_Tiny_ACI_config10_aci_B_shift_aci_1_MASK(rev)         (0xf << ACPHY_Tiny_ACI_config10_aci_B_shift_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config10_aci_B_shift_aci_2_SHIFT(rev)        8
#define ACPHY_Tiny_ACI_config10_aci_B_shift_aci_2_MASK(rev)         (0xf << ACPHY_Tiny_ACI_config10_aci_B_shift_aci_2_SHIFT(rev))
#define ACPHY_Tiny_ACI_config10_aci_det_threshold1_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config10_aci_det_threshold1_nor_0_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config10_aci_det_threshold1_nor_0_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config11 */
#define ACPHY_Tiny_ACI_config11(rev)                                (ACREV_GE(rev,40) ? 0x1940 : (ACREV_GE(rev,36) ? 0x5be : (ACREV_GE(rev,33) ? 0x1940 : (ACREV_GE(rev,18) ? 0x5be : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x5be : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5be : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x5be : INVALID_ADDRESS))))))))))
#define ACPHY_Tiny_ACI_config11_aci_A_sign_nor_0_SHIFT(rev)         0
#define ACPHY_Tiny_ACI_config11_aci_A_sign_nor_0_MASK(rev)          (0x3 << ACPHY_Tiny_ACI_config11_aci_A_sign_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config11_aci_A_sign_nor_1_SHIFT(rev)         2
#define ACPHY_Tiny_ACI_config11_aci_A_sign_nor_1_MASK(rev)          (0x3 << ACPHY_Tiny_ACI_config11_aci_A_sign_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config11_aci_A_sign_nor_2_SHIFT(rev)         4
#define ACPHY_Tiny_ACI_config11_aci_A_sign_nor_2_MASK(rev)          (0x3 << ACPHY_Tiny_ACI_config11_aci_A_sign_nor_2_SHIFT(rev))
#define ACPHY_Tiny_ACI_config11_aci_A_sign_aci_0_SHIFT(rev)         6
#define ACPHY_Tiny_ACI_config11_aci_A_sign_aci_0_MASK(rev)          (0x3 << ACPHY_Tiny_ACI_config11_aci_A_sign_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config11_aci_A_sign_aci_1_SHIFT(rev)         8
#define ACPHY_Tiny_ACI_config11_aci_A_sign_aci_1_MASK(rev)          (0x3 << ACPHY_Tiny_ACI_config11_aci_A_sign_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config11_aci_A_sign_aci_2_SHIFT(rev)         10
#define ACPHY_Tiny_ACI_config11_aci_A_sign_aci_2_MASK(rev)          (0x3 << ACPHY_Tiny_ACI_config11_aci_A_sign_aci_2_SHIFT(rev))
#define ACPHY_Tiny_ACI_config11_aci_det_threshold1_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config11_aci_det_threshold1_nor_0_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config11_aci_det_threshold1_nor_0_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config12 */
#define ACPHY_Tiny_ACI_config12(rev)                                (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x5bf : (ACREV_GE(rev,33) ? 0x1b40 : (ACREV_GE(rev,18) ? 0x5bf : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x5bf : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5bf : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x5bf : INVALID_ADDRESS))))))))))
#define ACPHY_Tiny_ACI_config12_aci_B_sign_nor_0_SHIFT(rev)         0
#define ACPHY_Tiny_ACI_config12_aci_B_sign_nor_0_MASK(rev)          (0x3 << ACPHY_Tiny_ACI_config12_aci_B_sign_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config12_aci_B_sign_nor_1_SHIFT(rev)         2
#define ACPHY_Tiny_ACI_config12_aci_B_sign_nor_1_MASK(rev)          (0x3 << ACPHY_Tiny_ACI_config12_aci_B_sign_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config12_aci_B_sign_nor_2_SHIFT(rev)         4
#define ACPHY_Tiny_ACI_config12_aci_B_sign_nor_2_MASK(rev)          (0x3 << ACPHY_Tiny_ACI_config12_aci_B_sign_nor_2_SHIFT(rev))
#define ACPHY_Tiny_ACI_config12_aci_B_sign_aci_0_SHIFT(rev)         6
#define ACPHY_Tiny_ACI_config12_aci_B_sign_aci_0_MASK(rev)          (0x3 << ACPHY_Tiny_ACI_config12_aci_B_sign_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config12_aci_B_sign_aci_1_SHIFT(rev)         8
#define ACPHY_Tiny_ACI_config12_aci_B_sign_aci_1_MASK(rev)          (0x3 << ACPHY_Tiny_ACI_config12_aci_B_sign_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config12_aci_B_sign_aci_2_SHIFT(rev)         10
#define ACPHY_Tiny_ACI_config12_aci_B_sign_aci_2_MASK(rev)          (0x3 << ACPHY_Tiny_ACI_config12_aci_B_sign_aci_2_SHIFT(rev))
#define ACPHY_Tiny_ACI_config12_aci_det_threshold1_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config12_aci_det_threshold1_nor_0_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config12_aci_det_threshold1_nor_0_SHIFT(rev))

/* Register ACPHY_DSSF_C_CTRL */
#define ACPHY_DSSF_C_CTRL(rev)                         (ACREV_GE(rev,5) ? 0x5c0 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5c0 : INVALID_ADDRESS)))
#define ACPHY_DSSF_C_CTRL_mode_SHIFT(rev)              0
#define ACPHY_DSSF_C_CTRL_mode_MASK(rev)               (0x7 << ACPHY_DSSF_C_CTRL_mode_SHIFT(rev))
#define ACPHY_DSSF_C_CTRL_mode1_SHIFT(rev)             3
#define ACPHY_DSSF_C_CTRL_mode1_MASK(rev)              (0x7 << ACPHY_DSSF_C_CTRL_mode1_SHIFT(rev))
#define ACPHY_DSSF_C_CTRL_mode2_SHIFT(rev)             6
#define ACPHY_DSSF_C_CTRL_mode2_MASK(rev)              (0x7 << ACPHY_DSSF_C_CTRL_mode2_SHIFT(rev))
#define ACPHY_DSSF_C_CTRL_mode3_SHIFT(rev)             9
#define ACPHY_DSSF_C_CTRL_mode3_MASK(rev)              (0x7 << ACPHY_DSSF_C_CTRL_mode3_SHIFT(rev))
#define ACPHY_DSSF_C_CTRL_dssf_blocker_mode_SHIFT(rev) 12
#define ACPHY_DSSF_C_CTRL_dssf_blocker_mode_MASK(rev)  (0x1 << ACPHY_DSSF_C_CTRL_dssf_blocker_mode_SHIFT(rev))
#define ACPHY_DSSF_C_CTRL_bphy_en_SHIFT(rev)           3
#define ACPHY_DSSF_C_CTRL_bphy_en_MASK(rev)            (0x1 << ACPHY_DSSF_C_CTRL_bphy_en_SHIFT(rev))
#define ACPHY_DSSF_C_CTRL_disableCRSCorr_SHIFT(rev)    3
#define ACPHY_DSSF_C_CTRL_disableCRSCorr_MASK(rev)     (0x1 << ACPHY_DSSF_C_CTRL_disableCRSCorr_SHIFT(rev))
#define ACPHY_DSSF_C_CTRL_dssf_newmode_SHIFT(rev)      12
#define ACPHY_DSSF_C_CTRL_dssf_newmode_MASK(rev)       (0x1 << ACPHY_DSSF_C_CTRL_dssf_newmode_SHIFT(rev))

/* Register ACPHY_ACI_Detect_CTRL1 */
#define ACPHY_ACI_Detect_CTRL1(rev)                                     (ACREV_GE(rev,32) ? 0x5c1 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x5c1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x5c1 : (ACREV_GE(rev,17) ? 0x5b3 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5b3 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x5c1 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5c1 : (ACREV_GE(rev,8) ? 0x5b3 : INVALID_ADDRESS)))))))))))))
#define ACPHY_ACI_Detect_CTRL1_aci_detect_w1w2_select_SHIFT(rev)        0
#define ACPHY_ACI_Detect_CTRL1_aci_detect_w1w2_select_MASK(rev)         (0x1 << ACPHY_ACI_Detect_CTRL1_aci_detect_w1w2_select_SHIFT(rev))
#define ACPHY_ACI_Detect_CTRL1_aci_present_select_SHIFT(rev)            1
#define ACPHY_ACI_Detect_CTRL1_aci_present_select_MASK(rev)             (0x3 << ACPHY_ACI_Detect_CTRL1_aci_present_select_SHIFT(rev))
#define ACPHY_ACI_Detect_CTRL1_ACIMitigation_iniraddr_select_SHIFT(rev) 3
#define ACPHY_ACI_Detect_CTRL1_ACIMitigation_iniraddr_select_MASK(rev)  (0x3 << ACPHY_ACI_Detect_CTRL1_ACIMitigation_iniraddr_select_SHIFT(rev))
#define ACPHY_ACI_Detect_CTRL1_aci_detect_w3_bitmask_SHIFT(rev)         5
#define ACPHY_ACI_Detect_CTRL1_aci_detect_w3_bitmask_MASK(rev)          (0x7 << ACPHY_ACI_Detect_CTRL1_aci_detect_w3_bitmask_SHIFT(rev))
#define ACPHY_ACI_Detect_CTRL1_aci_detect_nb_bitmask_SHIFT(rev)         8
#define ACPHY_ACI_Detect_CTRL1_aci_detect_nb_bitmask_MASK(rev)          (0x7 << ACPHY_ACI_Detect_CTRL1_aci_detect_nb_bitmask_SHIFT(rev))
#define ACPHY_ACI_Detect_CTRL1_aci_detect_w1_bitmask_SHIFT(rev)         11
#define ACPHY_ACI_Detect_CTRL1_aci_detect_w1_bitmask_MASK(rev)          (0x7 << ACPHY_ACI_Detect_CTRL1_aci_detect_w1_bitmask_SHIFT(rev))
#define ACPHY_ACI_Detect_CTRL1_aci_present_select_mux_aux_SHIFT(rev)    14
#define ACPHY_ACI_Detect_CTRL1_aci_present_select_mux_aux_MASK(rev)     (0x3 << ACPHY_ACI_Detect_CTRL1_aci_present_select_mux_aux_SHIFT(rev))
#define ACPHY_ACI_Detect_CTRL1_aci_detect_w12_bitmask_SHIFT(rev)        11
#define ACPHY_ACI_Detect_CTRL1_aci_detect_w12_bitmask_MASK(rev)         (0x7 << ACPHY_ACI_Detect_CTRL1_aci_detect_w12_bitmask_SHIFT(rev))

/* Register ACPHY_ACI_Mitigation_iniraddr0 */
#define ACPHY_ACI_Mitigation_iniraddr0(rev)                                (ACREV_GE(rev,32) ? 0x5c2 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x5c2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x5c2 : (ACREV_GE(rev,17) ? 0x5b4 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5b4 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x5c2 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5c2 : (ACREV_GE(rev,8) ? 0x5b4 : INVALID_ADDRESS)))))))))))))
#define ACPHY_ACI_Mitigation_iniraddr0_aci_mitigation_iniraddr0_SHIFT(rev) 0
#define ACPHY_ACI_Mitigation_iniraddr0_aci_mitigation_iniraddr0_MASK(rev)  (0x3ff << ACPHY_ACI_Mitigation_iniraddr0_aci_mitigation_iniraddr0_SHIFT(rev))

/* Register ACPHY_ACI_Mitigation_iniraddr1 */
#define ACPHY_ACI_Mitigation_iniraddr1(rev)                                (ACREV_GE(rev,32) ? 0x5c3 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x5c3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x5c3 : (ACREV_GE(rev,17) ? 0x5b5 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5b5 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x5c3 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5c3 : (ACREV_GE(rev,8) ? 0x5b5 : INVALID_ADDRESS)))))))))))))
#define ACPHY_ACI_Mitigation_iniraddr1_aci_mitigation_iniraddr1_SHIFT(rev) 0
#define ACPHY_ACI_Mitigation_iniraddr1_aci_mitigation_iniraddr1_MASK(rev)  (0x3ff << ACPHY_ACI_Mitigation_iniraddr1_aci_mitigation_iniraddr1_SHIFT(rev))

/* Register ACPHY_ACI_Mitigation_iniraddr2 */
#define ACPHY_ACI_Mitigation_iniraddr2(rev)                                (ACREV_GE(rev,32) ? 0x5c4 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x5c4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x5c4 : (ACREV_GE(rev,17) ? 0x5b6 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5b6 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x5c4 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5c4 : (ACREV_GE(rev,8) ? 0x5b6 : INVALID_ADDRESS)))))))))))))
#define ACPHY_ACI_Mitigation_iniraddr2_aci_mitigation_iniraddr2_SHIFT(rev) 0
#define ACPHY_ACI_Mitigation_iniraddr2_aci_mitigation_iniraddr2_MASK(rev)  (0x3ff << ACPHY_ACI_Mitigation_iniraddr2_aci_mitigation_iniraddr2_SHIFT(rev))

/* Register ACPHY_ACI_Detect_report_ctr_threshold_hi */
#define ACPHY_ACI_Detect_report_ctr_threshold_hi(rev)                          (ACREV_GE(rev,32) ? 0x5c5 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x5c5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x5c5 : (ACREV_GE(rev,17) ? 0x5b7 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5b7 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x5c5 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5c5 : (ACREV_GE(rev,8) ? 0x5b7 : INVALID_ADDRESS)))))))))))))
#define ACPHY_ACI_Detect_report_ctr_threshold_hi_aci_report_ctr_th_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_report_ctr_threshold_hi_aci_report_ctr_th_hi_MASK(rev) (0x7 << ACPHY_ACI_Detect_report_ctr_threshold_hi_aci_report_ctr_th_hi_SHIFT(rev))

/* Register ACPHY_ACI_Detect_energy_threshold_1_w12 */
#define ACPHY_ACI_Detect_energy_threshold_1_w12(rev)                           (ACREV_GE(rev,32) ? 0x5c6 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x5c6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x5c6 : (ACREV_GE(rev,17) ? 0x5b8 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5b8 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x5c6 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5c6 : (ACREV_GE(rev,8) ? 0x5b8 : INVALID_ADDRESS)))))))))))))
#define ACPHY_ACI_Detect_energy_threshold_1_w12_aci_detect_energy_threshold_1_w12_SHIFT(rev) 0
#define ACPHY_ACI_Detect_energy_threshold_1_w12_aci_detect_energy_threshold_1_w12_MASK(rev) (0xffff << ACPHY_ACI_Detect_energy_threshold_1_w12_aci_detect_energy_threshold_1_w12_SHIFT(rev))

/* Register ACPHY_ACI_Detect_energy_threshold_2_w12 */
#define ACPHY_ACI_Detect_energy_threshold_2_w12(rev)                           (ACREV_GE(rev,32) ? 0x5c7 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x5c7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x5c7 : (ACREV_GE(rev,17) ? 0x5b9 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5b9 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x5c7 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5c7 : (ACREV_GE(rev,8) ? 0x5b9 : INVALID_ADDRESS)))))))))))))
#define ACPHY_ACI_Detect_energy_threshold_2_w12_aci_detect_energy_threshold_2_w12_SHIFT(rev) 0
#define ACPHY_ACI_Detect_energy_threshold_2_w12_aci_detect_energy_threshold_2_w12_MASK(rev) (0xffff << ACPHY_ACI_Detect_energy_threshold_2_w12_aci_detect_energy_threshold_2_w12_SHIFT(rev))

/* Register ACPHY_ACI_Detect_detect_threshold_1_w12 */
#define ACPHY_ACI_Detect_detect_threshold_1_w12(rev)                           (ACREV_GE(rev,32) ? 0x5c8 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x5c8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x5c8 : (ACREV_GE(rev,17) ? 0x5ba : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5ba : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x5c8 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5c8 : (ACREV_GE(rev,8) ? 0x5ba : INVALID_ADDRESS)))))))))))))
#define ACPHY_ACI_Detect_detect_threshold_1_w12_aci_detect_diff_threshold_1_w12_SHIFT(rev) 0
#define ACPHY_ACI_Detect_detect_threshold_1_w12_aci_detect_diff_threshold_1_w12_MASK(rev) (0xffff << ACPHY_ACI_Detect_detect_threshold_1_w12_aci_detect_diff_threshold_1_w12_SHIFT(rev))

/* Register ACPHY_ACI_Detect_detect_threshold_2_w12 */
#define ACPHY_ACI_Detect_detect_threshold_2_w12(rev)                           (ACREV_GE(rev,32) ? 0x5c9 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x5c9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x5c9 : (ACREV_GE(rev,17) ? 0x5bb : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5bb : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x5c9 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5c9 : (ACREV_GE(rev,8) ? 0x5bb : INVALID_ADDRESS)))))))))))))
#define ACPHY_ACI_Detect_detect_threshold_2_w12_aci_detect_diff_threshold_2_w12_SHIFT(rev) 0
#define ACPHY_ACI_Detect_detect_threshold_2_w12_aci_detect_diff_threshold_2_w12_MASK(rev) (0xffff << ACPHY_ACI_Detect_detect_threshold_2_w12_aci_detect_diff_threshold_2_w12_SHIFT(rev))

/* Register ACPHY_ACI_Mitigation_CTRL2 */
#define ACPHY_ACI_Mitigation_CTRL2(rev)                                  (ACREV_GE(rev,32) ? 0x5ca : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x5ca : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x5ca : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x5ca : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5ca : INVALID_ADDRESS)))))))))
#define ACPHY_ACI_Mitigation_CTRL2_aci_present_th_mit_off_w12_SHIFT(rev) 0
#define ACPHY_ACI_Mitigation_CTRL2_aci_present_th_mit_off_w12_MASK(rev)  (0x7 << ACPHY_ACI_Mitigation_CTRL2_aci_present_th_mit_off_w12_SHIFT(rev))
#define ACPHY_ACI_Mitigation_CTRL2_aci_present_th_mit_on_w12_SHIFT(rev)  3
#define ACPHY_ACI_Mitigation_CTRL2_aci_present_th_mit_on_w12_MASK(rev)   (0x7 << ACPHY_ACI_Mitigation_CTRL2_aci_present_th_mit_on_w12_SHIFT(rev))
#define ACPHY_ACI_Mitigation_CTRL2_aci_detect_w12_bitmask_SHIFT(rev)     6
#define ACPHY_ACI_Mitigation_CTRL2_aci_detect_w12_bitmask_MASK(rev)      (0x7 << ACPHY_ACI_Mitigation_CTRL2_aci_detect_w12_bitmask_SHIFT(rev))

/* Register ACPHY_GIDet_CTRL */
#define ACPHY_GIDet_CTRL(rev)                         (ACREV_GE(rev,5) ? 0x5d0 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5d0 : INVALID_ADDRESS)))
#define ACPHY_GIDet_CTRL_GIdet_en_P_SHIFT(rev)        0
#define ACPHY_GIDet_CTRL_GIdet_en_P_MASK(rev)         (0x1 << ACPHY_GIDet_CTRL_GIdet_en_P_SHIFT(rev))
#define ACPHY_GIDet_CTRL_GIdet_en_S_SHIFT(rev)        1
#define ACPHY_GIDet_CTRL_GIdet_en_S_MASK(rev)         (0x1 << ACPHY_GIDet_CTRL_GIdet_en_S_SHIFT(rev))
#define ACPHY_GIDet_CTRL_GIdet_en_Psub_SHIFT(rev)     2
#define ACPHY_GIDet_CTRL_GIdet_en_Psub_MASK(rev)      (0x1 << ACPHY_GIDet_CTRL_GIdet_en_Psub_SHIFT(rev))
#define ACPHY_GIDet_CTRL_GIdet_en_Ssub_SHIFT(rev)     3
#define ACPHY_GIDet_CTRL_GIdet_en_Ssub_MASK(rev)      (0x1 << ACPHY_GIDet_CTRL_GIdet_en_Ssub_SHIFT(rev))
#define ACPHY_GIDet_CTRL_GIdet_hold_SHIFT(rev)        4
#define ACPHY_GIDet_CTRL_GIdet_hold_MASK(rev)         (0x1 << ACPHY_GIDet_CTRL_GIdet_hold_SHIFT(rev))
#define ACPHY_GIDet_CTRL_ED_GIdet_crs_sel_SHIFT(rev)  5
#define ACPHY_GIDet_CTRL_ED_GIdet_crs_sel_MASK(rev)   (0x3 << ACPHY_GIDet_CTRL_ED_GIdet_crs_sel_SHIFT(rev))
#define ACPHY_GIDet_CTRL_GIdet_choose_core_SHIFT(rev) 7
#define ACPHY_GIDet_CTRL_GIdet_choose_core_MASK(rev)  (0x3 << ACPHY_GIDet_CTRL_GIdet_choose_core_SHIFT(rev))

/* Register ACPHY_GIDet_assert_th1 */
#define ACPHY_GIDet_assert_th1(rev)                             (ACREV_GE(rev,5) ? 0x5d1 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5d1 : INVALID_ADDRESS)))
#define ACPHY_GIDet_assert_th1_GIdet_assert_th1_P_SHIFT(rev)    0
#define ACPHY_GIDet_assert_th1_GIdet_assert_th1_P_MASK(rev)     (0x7 << ACPHY_GIDet_assert_th1_GIdet_assert_th1_P_SHIFT(rev))
#define ACPHY_GIDet_assert_th1_GIdet_assert_th1_S_SHIFT(rev)    3
#define ACPHY_GIDet_assert_th1_GIdet_assert_th1_S_MASK(rev)     (0x7 << ACPHY_GIDet_assert_th1_GIdet_assert_th1_S_SHIFT(rev))
#define ACPHY_GIDet_assert_th1_GIdet_assert_th1_Psub_SHIFT(rev) 6
#define ACPHY_GIDet_assert_th1_GIdet_assert_th1_Psub_MASK(rev)  (0x7 << ACPHY_GIDet_assert_th1_GIdet_assert_th1_Psub_SHIFT(rev))
#define ACPHY_GIDet_assert_th1_GIdet_assert_th1_Ssub_SHIFT(rev) 9
#define ACPHY_GIDet_assert_th1_GIdet_assert_th1_Ssub_MASK(rev)  (0x7 << ACPHY_GIDet_assert_th1_GIdet_assert_th1_Ssub_SHIFT(rev))

/* Register ACPHY_GIDet_assert_th2 */
#define ACPHY_GIDet_assert_th2(rev)                             (ACREV_GE(rev,5) ? 0x5d2 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5d2 : INVALID_ADDRESS)))
#define ACPHY_GIDet_assert_th2_GIdet_assert_th2_P_SHIFT(rev)    0
#define ACPHY_GIDet_assert_th2_GIdet_assert_th2_P_MASK(rev)     (0x7 << ACPHY_GIDet_assert_th2_GIdet_assert_th2_P_SHIFT(rev))
#define ACPHY_GIDet_assert_th2_GIdet_assert_th2_S_SHIFT(rev)    3
#define ACPHY_GIDet_assert_th2_GIdet_assert_th2_S_MASK(rev)     (0x7 << ACPHY_GIDet_assert_th2_GIdet_assert_th2_S_SHIFT(rev))
#define ACPHY_GIDet_assert_th2_GIdet_assert_th2_Psub_SHIFT(rev) 6
#define ACPHY_GIDet_assert_th2_GIdet_assert_th2_Psub_MASK(rev)  (0x7 << ACPHY_GIDet_assert_th2_GIdet_assert_th2_Psub_SHIFT(rev))
#define ACPHY_GIDet_assert_th2_GIdet_assert_th2_Ssub_SHIFT(rev) 9
#define ACPHY_GIDet_assert_th2_GIdet_assert_th2_Ssub_MASK(rev)  (0x7 << ACPHY_GIDet_assert_th2_GIdet_assert_th2_Ssub_SHIFT(rev))

/* Register ACPHY_GIDet_assert_th3 */
#define ACPHY_GIDet_assert_th3(rev)                               (ACREV_GE(rev,5) ? 0x5d3 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5d3 : INVALID_ADDRESS)))
#define ACPHY_GIDet_assert_th3_GIdet_assert_th3_P_SHIFT(rev)      0
#define ACPHY_GIDet_assert_th3_GIdet_assert_th3_P_MASK(rev)       (0x3 << ACPHY_GIDet_assert_th3_GIdet_assert_th3_P_SHIFT(rev))
#define ACPHY_GIDet_assert_th3_GIdet_assert_th3_S_SHIFT(rev)      2
#define ACPHY_GIDet_assert_th3_GIdet_assert_th3_S_MASK(rev)       (0x3 << ACPHY_GIDet_assert_th3_GIdet_assert_th3_S_SHIFT(rev))
#define ACPHY_GIDet_assert_th3_GIdet_assert_th3_Psub_SHIFT(rev)   4
#define ACPHY_GIDet_assert_th3_GIdet_assert_th3_Psub_MASK(rev)    (0x3 << ACPHY_GIDet_assert_th3_GIdet_assert_th3_Psub_SHIFT(rev))
#define ACPHY_GIDet_assert_th3_GIdet_assert_th3_Ssub_SHIFT(rev)   6
#define ACPHY_GIDet_assert_th3_GIdet_assert_th3_Ssub_MASK(rev)    (0x3 << ACPHY_GIDet_assert_th3_GIdet_assert_th3_Ssub_SHIFT(rev))
#define ACPHY_GIDet_assert_th3_GIdet_assert_sign1_P_SHIFT(rev)    8
#define ACPHY_GIDet_assert_th3_GIdet_assert_sign1_P_MASK(rev)     (0x1 << ACPHY_GIDet_assert_th3_GIdet_assert_sign1_P_SHIFT(rev))
#define ACPHY_GIDet_assert_th3_GIdet_assert_sign1_S_SHIFT(rev)    9
#define ACPHY_GIDet_assert_th3_GIdet_assert_sign1_S_MASK(rev)     (0x1 << ACPHY_GIDet_assert_th3_GIdet_assert_sign1_S_SHIFT(rev))
#define ACPHY_GIDet_assert_th3_GIdet_assert_sign1_Psub_SHIFT(rev) 10
#define ACPHY_GIDet_assert_th3_GIdet_assert_sign1_Psub_MASK(rev)  (0x1 << ACPHY_GIDet_assert_th3_GIdet_assert_sign1_Psub_SHIFT(rev))
#define ACPHY_GIDet_assert_th3_GIdet_assert_sign1_Ssub_SHIFT(rev) 11
#define ACPHY_GIDet_assert_th3_GIdet_assert_sign1_Ssub_MASK(rev)  (0x1 << ACPHY_GIDet_assert_th3_GIdet_assert_sign1_Ssub_SHIFT(rev))
#define ACPHY_GIDet_assert_th3_GIdet_assert_sign2_P_SHIFT(rev)    12
#define ACPHY_GIDet_assert_th3_GIdet_assert_sign2_P_MASK(rev)     (0x1 << ACPHY_GIDet_assert_th3_GIdet_assert_sign2_P_SHIFT(rev))
#define ACPHY_GIDet_assert_th3_GIdet_assert_sign2_S_SHIFT(rev)    13
#define ACPHY_GIDet_assert_th3_GIdet_assert_sign2_S_MASK(rev)     (0x1 << ACPHY_GIDet_assert_th3_GIdet_assert_sign2_S_SHIFT(rev))
#define ACPHY_GIDet_assert_th3_GIdet_assert_sign2_Psub_SHIFT(rev) 14
#define ACPHY_GIDet_assert_th3_GIdet_assert_sign2_Psub_MASK(rev)  (0x1 << ACPHY_GIDet_assert_th3_GIdet_assert_sign2_Psub_SHIFT(rev))
#define ACPHY_GIDet_assert_th3_GIdet_assert_sign2_Ssub_SHIFT(rev) 15
#define ACPHY_GIDet_assert_th3_GIdet_assert_sign2_Ssub_MASK(rev)  (0x1 << ACPHY_GIDet_assert_th3_GIdet_assert_sign2_Ssub_SHIFT(rev))

/* Register ACPHY_GIDet_deassert_th1 */
#define ACPHY_GIDet_deassert_th1(rev)                              (ACREV_GE(rev,5) ? 0x5d4 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5d4 : INVALID_ADDRESS)))
#define ACPHY_GIDet_deassert_th1_GIdet_dassert_th1_P_SHIFT(rev)    0
#define ACPHY_GIDet_deassert_th1_GIdet_dassert_th1_P_MASK(rev)     (0x7 << ACPHY_GIDet_deassert_th1_GIdet_dassert_th1_P_SHIFT(rev))
#define ACPHY_GIDet_deassert_th1_GIdet_dassert_th1_S_SHIFT(rev)    3
#define ACPHY_GIDet_deassert_th1_GIdet_dassert_th1_S_MASK(rev)     (0x7 << ACPHY_GIDet_deassert_th1_GIdet_dassert_th1_S_SHIFT(rev))
#define ACPHY_GIDet_deassert_th1_GIdet_dassert_th1_Psub_SHIFT(rev) 6
#define ACPHY_GIDet_deassert_th1_GIdet_dassert_th1_Psub_MASK(rev)  (0x7 << ACPHY_GIDet_deassert_th1_GIdet_dassert_th1_Psub_SHIFT(rev))
#define ACPHY_GIDet_deassert_th1_GIdet_dassert_th1_Ssub_SHIFT(rev) 9
#define ACPHY_GIDet_deassert_th1_GIdet_dassert_th1_Ssub_MASK(rev)  (0x7 << ACPHY_GIDet_deassert_th1_GIdet_dassert_th1_Ssub_SHIFT(rev))

/* Register ACPHY_GIDet_deassert_th2 */
#define ACPHY_GIDet_deassert_th2(rev)                              (ACREV_GE(rev,5) ? 0x5d5 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5d5 : INVALID_ADDRESS)))
#define ACPHY_GIDet_deassert_th2_GIdet_dassert_th2_P_SHIFT(rev)    0
#define ACPHY_GIDet_deassert_th2_GIdet_dassert_th2_P_MASK(rev)     (0x7 << ACPHY_GIDet_deassert_th2_GIdet_dassert_th2_P_SHIFT(rev))
#define ACPHY_GIDet_deassert_th2_GIdet_dassert_th2_S_SHIFT(rev)    3
#define ACPHY_GIDet_deassert_th2_GIdet_dassert_th2_S_MASK(rev)     (0x7 << ACPHY_GIDet_deassert_th2_GIdet_dassert_th2_S_SHIFT(rev))
#define ACPHY_GIDet_deassert_th2_GIdet_dassert_th2_Psub_SHIFT(rev) 6
#define ACPHY_GIDet_deassert_th2_GIdet_dassert_th2_Psub_MASK(rev)  (0x7 << ACPHY_GIDet_deassert_th2_GIdet_dassert_th2_Psub_SHIFT(rev))
#define ACPHY_GIDet_deassert_th2_GIdet_dassert_th2_Ssub_SHIFT(rev) 9
#define ACPHY_GIDet_deassert_th2_GIdet_dassert_th2_Ssub_MASK(rev)  (0x7 << ACPHY_GIDet_deassert_th2_GIdet_dassert_th2_Ssub_SHIFT(rev))

/* Register ACPHY_GIDet_deassert_th3 */
#define ACPHY_GIDet_deassert_th3(rev)                                (ACREV_GE(rev,5) ? 0x5d6 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5d6 : INVALID_ADDRESS)))
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_th3_P_SHIFT(rev)      0
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_th3_P_MASK(rev)       (0x3 << ACPHY_GIDet_deassert_th3_GIdet_dassert_th3_P_SHIFT(rev))
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_th3_S_SHIFT(rev)      2
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_th3_S_MASK(rev)       (0x3 << ACPHY_GIDet_deassert_th3_GIdet_dassert_th3_S_SHIFT(rev))
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_th3_Psub_SHIFT(rev)   4
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_th3_Psub_MASK(rev)    (0x3 << ACPHY_GIDet_deassert_th3_GIdet_dassert_th3_Psub_SHIFT(rev))
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_th3_Ssub_SHIFT(rev)   6
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_th3_Ssub_MASK(rev)    (0x3 << ACPHY_GIDet_deassert_th3_GIdet_dassert_th3_Ssub_SHIFT(rev))
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_sign1_P_SHIFT(rev)    8
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_sign1_P_MASK(rev)     (0x1 << ACPHY_GIDet_deassert_th3_GIdet_dassert_sign1_P_SHIFT(rev))
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_sign1_S_SHIFT(rev)    9
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_sign1_S_MASK(rev)     (0x1 << ACPHY_GIDet_deassert_th3_GIdet_dassert_sign1_S_SHIFT(rev))
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_sign1_Psub_SHIFT(rev) 10
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_sign1_Psub_MASK(rev)  (0x1 << ACPHY_GIDet_deassert_th3_GIdet_dassert_sign1_Psub_SHIFT(rev))
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_sign1_Ssub_SHIFT(rev) 11
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_sign1_Ssub_MASK(rev)  (0x1 << ACPHY_GIDet_deassert_th3_GIdet_dassert_sign1_Ssub_SHIFT(rev))
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_sign2_P_SHIFT(rev)    12
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_sign2_P_MASK(rev)     (0x1 << ACPHY_GIDet_deassert_th3_GIdet_dassert_sign2_P_SHIFT(rev))
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_sign2_S_SHIFT(rev)    13
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_sign2_S_MASK(rev)     (0x1 << ACPHY_GIDet_deassert_th3_GIdet_dassert_sign2_S_SHIFT(rev))
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_sign2_Psub_SHIFT(rev) 14
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_sign2_Psub_MASK(rev)  (0x1 << ACPHY_GIDet_deassert_th3_GIdet_dassert_sign2_Psub_SHIFT(rev))
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_sign2_Ssub_SHIFT(rev) 15
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_sign2_Ssub_MASK(rev)  (0x1 << ACPHY_GIDet_deassert_th3_GIdet_dassert_sign2_Ssub_SHIFT(rev))

/* Register ACPHY_GIDet_counter1 */
#define ACPHY_GIDet_counter1(rev)                             (ACREV_GE(rev,5) ? 0x5d7 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5d7 : INVALID_ADDRESS)))
#define ACPHY_GIDet_counter1_GIdet_gain_settle_len_SHIFT(rev) 0
#define ACPHY_GIDet_counter1_GIdet_gain_settle_len_MASK(rev)  (0xff << ACPHY_GIDet_counter1_GIdet_gain_settle_len_SHIFT(rev))

/* Register ACPHY_GIDet_counter2 */
#define ACPHY_GIDet_counter2(rev)                          (ACREV_GE(rev,5) ? 0x5d8 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5d8 : INVALID_ADDRESS)))
#define ACPHY_GIDet_counter2_GIdet_count2_start_SHIFT(rev) 0
#define ACPHY_GIDet_counter2_GIdet_count2_start_MASK(rev)  (0x7f << ACPHY_GIDet_counter2_GIdet_count2_start_SHIFT(rev))
#define ACPHY_GIDet_counter2_GIdet_count1_start_SHIFT(rev) 7
#define ACPHY_GIDet_counter2_GIdet_count1_start_MASK(rev)  (0x7f << ACPHY_GIDet_counter2_GIdet_count1_start_SHIFT(rev))

/* Register ACPHY_GIDet_counter3 */
#define ACPHY_GIDet_counter3(rev)                                  (ACREV_GE(rev,5) ? 0x5d9 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5d9 : INVALID_ADDRESS)))
#define ACPHY_GIDet_counter3_GIdet_counter_update_start_SHIFT(rev) 0
#define ACPHY_GIDet_counter3_GIdet_counter_update_start_MASK(rev)  (0x1ff << ACPHY_GIDet_counter3_GIdet_counter_update_start_SHIFT(rev))

/* Register ACPHY_Core1TxControl */
#define ACPHY_Core1TxControl(rev)                            0x600
#define ACPHY_Core1TxControl_loft_comp_en_SHIFT(rev)         4
#define ACPHY_Core1TxControl_loft_comp_en_MASK(rev)          (0x1 << ACPHY_Core1TxControl_loft_comp_en_SHIFT(rev))
#define ACPHY_Core1TxControl_iqSwapEnable_SHIFT(rev)         3
#define ACPHY_Core1TxControl_iqSwapEnable_MASK(rev)          (0x1 << ACPHY_Core1TxControl_iqSwapEnable_SHIFT(rev))
#define ACPHY_Core1TxControl_iqImbCompEnable_SHIFT(rev)      2
#define ACPHY_Core1TxControl_iqImbCompEnable_MASK(rev)       (0x1 << ACPHY_Core1TxControl_iqImbCompEnable_SHIFT(rev))
#define ACPHY_Core1TxControl_phaseRotate_SHIFT(rev)          1
#define ACPHY_Core1TxControl_phaseRotate_MASK(rev)           (0x1 << ACPHY_Core1TxControl_phaseRotate_SHIFT(rev))
#define ACPHY_Core1TxControl_loft_comp_swap_ab_SHIFT(rev)    7
#define ACPHY_Core1TxControl_loft_comp_swap_ab_MASK(rev)     (0x1 << ACPHY_Core1TxControl_loft_comp_swap_ab_SHIFT(rev))
#define ACPHY_Core1TxControl_loft_comp_in_upshift_SHIFT(rev) 6
#define ACPHY_Core1TxControl_loft_comp_in_upshift_MASK(rev)  (0x1 << ACPHY_Core1TxControl_loft_comp_in_upshift_SHIFT(rev))
#define ACPHY_Core1TxControl_loft_comp_shift_SHIFT(rev)      5
#define ACPHY_Core1TxControl_loft_comp_shift_MASK(rev)       (0x1 << ACPHY_Core1TxControl_loft_comp_shift_SHIFT(rev))

/* Register ACPHY_TxResamplerEnable0 */
#define ACPHY_TxResamplerEnable0(rev)                                    0x601
#define ACPHY_TxResamplerEnable0_enable_tx_SHIFT(rev)                    0
#define ACPHY_TxResamplerEnable0_enable_tx_MASK(rev)                     (0x1 << ACPHY_TxResamplerEnable0_enable_tx_SHIFT(rev))
#define ACPHY_TxResamplerEnable0_almost_full_disable_SHIFT(rev)          1
#define ACPHY_TxResamplerEnable0_almost_full_disable_MASK(rev)           (0x1 << ACPHY_TxResamplerEnable0_almost_full_disable_SHIFT(rev))
#define ACPHY_TxResamplerEnable0_full_threshold_SHIFT(rev)               2
#define ACPHY_TxResamplerEnable0_full_threshold_MASK(rev)                (0x7 << ACPHY_TxResamplerEnable0_full_threshold_SHIFT(rev))
#define ACPHY_TxResamplerEnable0_tx_stall_disable_SHIFT(rev)             5
#define ACPHY_TxResamplerEnable0_tx_stall_disable_MASK(rev)              (0x1 << ACPHY_TxResamplerEnable0_tx_stall_disable_SHIFT(rev))
#define ACPHY_TxResamplerEnable0_tx_fifo_wrrst_onrdrst_enable_SHIFT(rev) 6
#define ACPHY_TxResamplerEnable0_tx_fifo_wrrst_onrdrst_enable_MASK(rev)  (0x1 << ACPHY_TxResamplerEnable0_tx_fifo_wrrst_onrdrst_enable_SHIFT(rev))
#define ACPHY_TxResamplerEnable0_tx_fifo_txresetEn_SHIFT(rev)            7
#define ACPHY_TxResamplerEnable0_tx_fifo_txresetEn_MASK(rev)             (0x1 << ACPHY_TxResamplerEnable0_tx_fifo_txresetEn_SHIFT(rev))
#define ACPHY_TxResamplerEnable0_txfe_baseband_enfree_SHIFT(rev)         8
#define ACPHY_TxResamplerEnable0_txfe_baseband_enfree_MASK(rev)          (0x1 << ACPHY_TxResamplerEnable0_txfe_baseband_enfree_SHIFT(rev))
#define ACPHY_TxResamplerEnable0_eninitfifowait_SHIFT(rev)               9
#define ACPHY_TxResamplerEnable0_eninitfifowait_MASK(rev)                (0x1 << ACPHY_TxResamplerEnable0_eninitfifowait_SHIFT(rev))
#define ACPHY_TxResamplerEnable0_txfetoptxfrreseten_SHIFT(rev)           10
#define ACPHY_TxResamplerEnable0_txfetoptxfrreseten_MASK(rev)            (0x1 << ACPHY_TxResamplerEnable0_txfetoptxfrreseten_SHIFT(rev))
#define ACPHY_TxResamplerEnable0_mufreeWren_SHIFT(rev)                   11
#define ACPHY_TxResamplerEnable0_mufreeWren_MASK(rev)                    (0x1 << ACPHY_TxResamplerEnable0_mufreeWren_SHIFT(rev))
#define ACPHY_TxResamplerEnable0_tx_fifo_resetccaEn_SHIFT(rev)           12
#define ACPHY_TxResamplerEnable0_tx_fifo_resetccaEn_MASK(rev)            (0x1 << ACPHY_TxResamplerEnable0_tx_fifo_resetccaEn_SHIFT(rev))

/* Register ACPHY_TxResamplerMuDelta0u */
#define ACPHY_TxResamplerMuDelta0u(rev)                         0x602
#define ACPHY_TxResamplerMuDelta0u_mu_tx_u_SHIFT(rev)           0
#define ACPHY_TxResamplerMuDelta0u_mu_tx_u_MASK(rev)            (0xff << ACPHY_TxResamplerMuDelta0u_mu_tx_u_SHIFT(rev))
#define ACPHY_TxResamplerMuDelta0u_mu_tx_l_lsb_3bits_SHIFT(rev) 8
#define ACPHY_TxResamplerMuDelta0u_mu_tx_l_lsb_3bits_MASK(rev)  (0x7 << ACPHY_TxResamplerMuDelta0u_mu_tx_l_lsb_3bits_SHIFT(rev))

/* Register ACPHY_TxResamplerMuDelta0l */
#define ACPHY_TxResamplerMuDelta0l(rev)               0x603
#define ACPHY_TxResamplerMuDelta0l_mu_tx_l_SHIFT(rev) 0
#define ACPHY_TxResamplerMuDelta0l_mu_tx_l_MASK(rev)  (0xffff << ACPHY_TxResamplerMuDelta0l_mu_tx_l_SHIFT(rev))

/* Register ACPHY_TxFIFOReset0 */
#define ACPHY_TxFIFOReset0(rev)                     0x604
#define ACPHY_TxFIFOReset0_tx_fifo_reset_SHIFT(rev) 0
#define ACPHY_TxFIFOReset0_tx_fifo_reset_MASK(rev)  (0x1 << ACPHY_TxFIFOReset0_tx_fifo_reset_SHIFT(rev))

/* Register ACPHY_TxFePrimeCnt0 */
#define ACPHY_TxFePrimeCnt0(rev)                      0x605
#define ACPHY_TxFePrimeCnt0_txfe_prime_cnt_SHIFT(rev) 0
#define ACPHY_TxFePrimeCnt0_txfe_prime_cnt_MASK(rev)  (0xf << ACPHY_TxFePrimeCnt0_txfe_prime_cnt_SHIFT(rev))

/* Register ACPHY_TxResamplerMuDeltaInit0u */
#define ACPHY_TxResamplerMuDeltaInit0u(rev)                                    0x606
#define ACPHY_TxResamplerMuDeltaInit0u_txresamp_mu_tx_reset_u_SHIFT(rev)       0
#define ACPHY_TxResamplerMuDeltaInit0u_txresamp_mu_tx_reset_u_MASK(rev)        (0xff << ACPHY_TxResamplerMuDeltaInit0u_txresamp_mu_tx_reset_u_SHIFT(rev))
#define ACPHY_TxResamplerMuDeltaInit0u_txresamp_mu_tx_reset_l_lsb_3bits_SHIFT(rev) 8
#define ACPHY_TxResamplerMuDeltaInit0u_txresamp_mu_tx_reset_l_lsb_3bits_MASK(rev) (0x7 << ACPHY_TxResamplerMuDeltaInit0u_txresamp_mu_tx_reset_l_lsb_3bits_SHIFT(rev))

/* Register ACPHY_TxResamplerMuDeltaInit0l */
#define ACPHY_TxResamplerMuDeltaInit0l(rev)                              0x607
#define ACPHY_TxResamplerMuDeltaInit0l_txresamp_mu_tx_reset_l_SHIFT(rev) 0
#define ACPHY_TxResamplerMuDeltaInit0l_txresamp_mu_tx_reset_l_MASK(rev)  (0xffff << ACPHY_TxResamplerMuDeltaInit0l_txresamp_mu_tx_reset_l_SHIFT(rev))

/* Register ACPHY_TxResamplerSampSyncVal0 */
#define ACPHY_TxResamplerSampSyncVal0(rev)                              0x608
#define ACPHY_TxResamplerSampSyncVal0_txresamp_samp_sync_val_SHIFT(rev) 0
#define ACPHY_TxResamplerSampSyncVal0_txresamp_samp_sync_val_MASK(rev)  (0xffff << ACPHY_TxResamplerSampSyncVal0_txresamp_samp_sync_val_SHIFT(rev))

/* Register ACPHY_MuInitialLOAD0 */
#define ACPHY_MuInitialLOAD0(rev)                             0x609
#define ACPHY_MuInitialLOAD0_muinitial_load_SHIFT(rev)        0
#define ACPHY_MuInitialLOAD0_muinitial_load_MASK(rev)         (0x1 << ACPHY_MuInitialLOAD0_muinitial_load_SHIFT(rev))
#define ACPHY_MuInitialLOAD0_txresamp_samp_sync_en_SHIFT(rev) 1
#define ACPHY_MuInitialLOAD0_txresamp_samp_sync_en_MASK(rev)  (0x1 << ACPHY_MuInitialLOAD0_txresamp_samp_sync_en_SHIFT(rev))

/* Register ACPHY_TxFIFORST0 */
#define ACPHY_TxFIFORST0(rev)                  0x60a
#define ACPHY_TxFIFORST0_txfifo_rst_SHIFT(rev) 0
#define ACPHY_TxFIFORST0_txfifo_rst_MASK(rev)  (0x1 << ACPHY_TxFIFORST0_txfifo_rst_SHIFT(rev))

/* Register ACPHY_TxFIFOCLR0 */
#define ACPHY_TxFIFOCLR0(rev)                  0x60b
#define ACPHY_TxFIFOCLR0_txfifo_clr_SHIFT(rev) 0
#define ACPHY_TxFIFOCLR0_txfifo_clr_MASK(rev)  (0x1 << ACPHY_TxFIFOCLR0_txfifo_clr_SHIFT(rev))

/* Register ACPHY_TxFIFORDSTART0 */
#define ACPHY_TxFIFORDSTART0(rev)                      0x60c
#define ACPHY_TxFIFORDSTART0_txfifo_rdstart_SHIFT(rev) 0
#define ACPHY_TxFIFORDSTART0_txfifo_rdstart_MASK(rev)  (0x1f << ACPHY_TxFIFORDSTART0_txfifo_rdstart_SHIFT(rev))

/* Register ACPHY_TxFIFOStatus0 */
#define ACPHY_TxFIFOStatus0(rev)                           0x60d
#define ACPHY_TxFIFOStatus0_tx_fifo_overflow_SHIFT(rev)    0
#define ACPHY_TxFIFOStatus0_tx_fifo_overflow_MASK(rev)     (0x1 << ACPHY_TxFIFOStatus0_tx_fifo_overflow_SHIFT(rev))
#define ACPHY_TxFIFOStatus0_tx_fifo_underflow_SHIFT(rev)   1
#define ACPHY_TxFIFOStatus0_tx_fifo_underflow_MASK(rev)    (0x1 << ACPHY_TxFIFOStatus0_tx_fifo_underflow_SHIFT(rev))
#define ACPHY_TxFIFOStatus0_tx_fifo_stall_tx_SHIFT(rev)    2
#define ACPHY_TxFIFOStatus0_tx_fifo_stall_tx_MASK(rev)     (0x1 << ACPHY_TxFIFOStatus0_tx_fifo_stall_tx_SHIFT(rev))
#define ACPHY_TxFIFOStatus0_tx_fifo_stall_SHIFT(rev)       3
#define ACPHY_TxFIFOStatus0_tx_fifo_stall_MASK(rev)        (0x1 << ACPHY_TxFIFOStatus0_tx_fifo_stall_SHIFT(rev))
#define ACPHY_TxFIFOStatus0_tx_fifo_full_SHIFT(rev)        4
#define ACPHY_TxFIFOStatus0_tx_fifo_full_MASK(rev)         (0x1 << ACPHY_TxFIFOStatus0_tx_fifo_full_SHIFT(rev))
#define ACPHY_TxFIFOStatus0_tx_fifo_almost_full_SHIFT(rev) 5
#define ACPHY_TxFIFOStatus0_tx_fifo_almost_full_MASK(rev)  (0x1 << ACPHY_TxFIFOStatus0_tx_fifo_almost_full_SHIFT(rev))
#define ACPHY_TxFIFOStatus0_tx_fifo_stall_en_SHIFT(rev)    6
#define ACPHY_TxFIFOStatus0_tx_fifo_stall_en_MASK(rev)     (0x1 << ACPHY_TxFIFOStatus0_tx_fifo_stall_en_SHIFT(rev))
#define ACPHY_TxFIFOStatus0_tx_fifo_primed_SHIFT(rev)      7
#define ACPHY_TxFIFOStatus0_tx_fifo_primed_MASK(rev)       (0x1 << ACPHY_TxFIFOStatus0_tx_fifo_primed_SHIFT(rev))
#define ACPHY_TxFIFOStatus0_tx_fifo_rinc_SHIFT(rev)        8
#define ACPHY_TxFIFOStatus0_tx_fifo_rinc_MASK(rev)         (0x1 << ACPHY_TxFIFOStatus0_tx_fifo_rinc_SHIFT(rev))
#define ACPHY_TxFIFOStatus0_tx_fifo_winc_SHIFT(rev)        9
#define ACPHY_TxFIFOStatus0_tx_fifo_winc_MASK(rev)         (0x1 << ACPHY_TxFIFOStatus0_tx_fifo_winc_SHIFT(rev))

/* Register ACPHY_TxFIFOOverflowCnt0 */
#define ACPHY_TxFIFOOverflowCnt0(rev)                            0x60e
#define ACPHY_TxFIFOOverflowCnt0_tx_fifo_overflow_cnt_SHIFT(rev) 0
#define ACPHY_TxFIFOOverflowCnt0_tx_fifo_overflow_cnt_MASK(rev)  (0xffff << ACPHY_TxFIFOOverflowCnt0_tx_fifo_overflow_cnt_SHIFT(rev))

/* Register ACPHY_TxFIFOUnderflowCnt0 */
#define ACPHY_TxFIFOUnderflowCnt0(rev)                             0x60f
#define ACPHY_TxFIFOUnderflowCnt0_tx_fifo_underflow_cnt_SHIFT(rev) 0
#define ACPHY_TxFIFOUnderflowCnt0_tx_fifo_underflow_cnt_MASK(rev)  (0xffff << ACPHY_TxFIFOUnderflowCnt0_tx_fifo_underflow_cnt_SHIFT(rev))

/* Register ACPHY_TxClipThreshCCK0 */
#define ACPHY_TxClipThreshCCK0(rev)                      (ACREV_GE(rev,40) ? 0x1620 : (ACREV_GE(rev,36) ? 0x620 : (ACREV_GE(rev,32) ? 0x1620 : (ACREV_GE(rev,20) ? 0x620 : (ACREV_GE(rev,19) ? 0x1620 : 0x620)))))
#define ACPHY_TxClipThreshCCK0_clipThreshCCK0_SHIFT(rev) 0
#define ACPHY_TxClipThreshCCK0_clipThreshCCK0_MASK(rev)  (0x1ff << ACPHY_TxClipThreshCCK0_clipThreshCCK0_SHIFT(rev))

/* Register ACPHY_TxClipThreshBPSK0 */
#define ACPHY_TxClipThreshBPSK0(rev)                       (ACREV_GE(rev,40) ? 0x1621 : (ACREV_GE(rev,36) ? 0x621 : (ACREV_GE(rev,32) ? 0x1621 : (ACREV_GE(rev,20) ? 0x621 : (ACREV_GE(rev,19) ? 0x1621 : 0x621)))))
#define ACPHY_TxClipThreshBPSK0_clipThreshBPSK0_SHIFT(rev) 0
#define ACPHY_TxClipThreshBPSK0_clipThreshBPSK0_MASK(rev)  (0x7fff << ACPHY_TxClipThreshBPSK0_clipThreshBPSK0_SHIFT(rev))

/* Register ACPHY_TxClipThreshQPSK0 */
#define ACPHY_TxClipThreshQPSK0(rev)                       (ACREV_GE(rev,40) ? 0x1622 : (ACREV_GE(rev,36) ? 0x622 : (ACREV_GE(rev,32) ? 0x1622 : (ACREV_GE(rev,20) ? 0x622 : (ACREV_GE(rev,19) ? 0x1622 : 0x622)))))
#define ACPHY_TxClipThreshQPSK0_clipThreshQPSK0_SHIFT(rev) 0
#define ACPHY_TxClipThreshQPSK0_clipThreshQPSK0_MASK(rev)  (0x7fff << ACPHY_TxClipThreshQPSK0_clipThreshQPSK0_SHIFT(rev))

/* Register ACPHY_TxClipThresh16QAM0 */
#define ACPHY_TxClipThresh16QAM0(rev)                        (ACREV_GE(rev,40) ? 0x1623 : (ACREV_GE(rev,36) ? 0x623 : (ACREV_GE(rev,32) ? 0x1623 : (ACREV_GE(rev,20) ? 0x623 : (ACREV_GE(rev,19) ? 0x1623 : 0x623)))))
#define ACPHY_TxClipThresh16QAM0_clipThresh16QAM0_SHIFT(rev) 0
#define ACPHY_TxClipThresh16QAM0_clipThresh16QAM0_MASK(rev)  (0x7fff << ACPHY_TxClipThresh16QAM0_clipThresh16QAM0_SHIFT(rev))

/* Register ACPHY_TxClipThresh64QAM0 */
#define ACPHY_TxClipThresh64QAM0(rev)                        (ACREV_GE(rev,40) ? 0x1624 : (ACREV_GE(rev,36) ? 0x624 : (ACREV_GE(rev,32) ? 0x1624 : (ACREV_GE(rev,20) ? 0x624 : (ACREV_GE(rev,19) ? 0x1624 : 0x624)))))
#define ACPHY_TxClipThresh64QAM0_clipThresh64QAM0_SHIFT(rev) 0
#define ACPHY_TxClipThresh64QAM0_clipThresh64QAM0_MASK(rev)  (0x7fff << ACPHY_TxClipThresh64QAM0_clipThresh64QAM0_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str0_c0 */
#define ACPHY_txfdiqcomp_str0_c0(rev)          (ACREV_GE(rev,40) ? 0x1625 : (ACREV_GE(rev,36) ? 0x625 : (ACREV_GE(rev,32) ? 0x1625 : (ACREV_GE(rev,20) ? 0x625 : (ACREV_GE(rev,19) ? 0x1625 : 0x625)))))
#define ACPHY_txfdiqcomp_str0_c0_c0_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str0_c0_c0_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str0_c0_c0_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str0_c1 */
#define ACPHY_txfdiqcomp_str0_c1(rev)          (ACREV_GE(rev,40) ? 0x1626 : (ACREV_GE(rev,36) ? 0x626 : (ACREV_GE(rev,32) ? 0x1626 : (ACREV_GE(rev,20) ? 0x626 : (ACREV_GE(rev,19) ? 0x1626 : 0x626)))))
#define ACPHY_txfdiqcomp_str0_c1_c1_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str0_c1_c1_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str0_c1_c1_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str0_c2 */
#define ACPHY_txfdiqcomp_str0_c2(rev)          (ACREV_GE(rev,40) ? 0x1627 : (ACREV_GE(rev,36) ? 0x627 : (ACREV_GE(rev,32) ? 0x1627 : (ACREV_GE(rev,20) ? 0x627 : (ACREV_GE(rev,19) ? 0x1627 : 0x627)))))
#define ACPHY_txfdiqcomp_str0_c2_c2_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str0_c2_c2_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str0_c2_c2_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str0_c3 */
#define ACPHY_txfdiqcomp_str0_c3(rev)          (ACREV_GE(rev,40) ? 0x1628 : (ACREV_GE(rev,36) ? 0x628 : (ACREV_GE(rev,32) ? 0x1628 : (ACREV_GE(rev,20) ? 0x628 : (ACREV_GE(rev,19) ? 0x1628 : 0x628)))))
#define ACPHY_txfdiqcomp_str0_c3_c3_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str0_c3_c3_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str0_c3_c3_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str0_c4 */
#define ACPHY_txfdiqcomp_str0_c4(rev)          (ACREV_GE(rev,40) ? 0x1629 : (ACREV_GE(rev,36) ? 0x629 : (ACREV_GE(rev,32) ? 0x1629 : (ACREV_GE(rev,20) ? 0x629 : (ACREV_GE(rev,19) ? 0x1629 : 0x629)))))
#define ACPHY_txfdiqcomp_str0_c4_c4_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str0_c4_c4_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str0_c4_c4_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str0_c5 */
#define ACPHY_txfdiqcomp_str0_c5(rev)          (ACREV_GE(rev,40) ? 0x162a : (ACREV_GE(rev,36) ? 0x62a : (ACREV_GE(rev,32) ? 0x162a : (ACREV_GE(rev,20) ? 0x62a : (ACREV_GE(rev,19) ? 0x162a : 0x62a)))))
#define ACPHY_txfdiqcomp_str0_c5_c5_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str0_c5_c5_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str0_c5_c5_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str0_c6 */
#define ACPHY_txfdiqcomp_str0_c6(rev)          (ACREV_GE(rev,40) ? 0x162b : (ACREV_GE(rev,36) ? 0x62b : (ACREV_GE(rev,32) ? 0x162b : (ACREV_GE(rev,20) ? 0x62b : (ACREV_GE(rev,19) ? 0x162b : 0x62b)))))
#define ACPHY_txfdiqcomp_str0_c6_c6_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str0_c6_c6_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str0_c6_c6_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlStatus_path0 */
#define ACPHY_TxPwrCtrlStatus_path0(rev)                      0x640
#define ACPHY_TxPwrCtrlStatus_path0_estPwrAdjValid_SHIFT(rev) 15
#define ACPHY_TxPwrCtrlStatus_path0_estPwrAdjValid_MASK(rev)  (0x1 << ACPHY_TxPwrCtrlStatus_path0_estPwrAdjValid_SHIFT(rev))
#define ACPHY_TxPwrCtrlStatus_path0_baseIndex_SHIFT(rev)      8
#define ACPHY_TxPwrCtrlStatus_path0_baseIndex_MASK(rev)       (0x7f << ACPHY_TxPwrCtrlStatus_path0_baseIndex_SHIFT(rev))
#define ACPHY_TxPwrCtrlStatus_path0_estPwr_adj_SHIFT(rev)     0
#define ACPHY_TxPwrCtrlStatus_path0_estPwr_adj_MASK(rev)      (0xff << ACPHY_TxPwrCtrlStatus_path0_estPwr_adj_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlCore0TSSISensLmt */
#define ACPHY_TxPwrCtrlCore0TSSISensLmt(rev)                      0x641
#define ACPHY_TxPwrCtrlCore0TSSISensLmt_tssiSensMaxPwr_SHIFT(rev) 8
#define ACPHY_TxPwrCtrlCore0TSSISensLmt_tssiSensMaxPwr_MASK(rev)  (0xff << ACPHY_TxPwrCtrlCore0TSSISensLmt_tssiSensMaxPwr_SHIFT(rev))
#define ACPHY_TxPwrCtrlCore0TSSISensLmt_tssiSensMinPwr_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlCore0TSSISensLmt_tssiSensMinPwr_MASK(rev)  (0xff << ACPHY_TxPwrCtrlCore0TSSISensLmt_tssiSensMinPwr_SHIFT(rev))

/* Register ACPHY_EstPower_path0 */
#define ACPHY_EstPower_path0(rev)                     0x642
#define ACPHY_EstPower_path0_baseindex0_SHIFT(rev)    9
#define ACPHY_EstPower_path0_baseindex0_MASK(rev)     (0x1 << ACPHY_EstPower_path0_baseindex0_SHIFT(rev))
#define ACPHY_EstPower_path0_estPowerValid_SHIFT(rev) 8
#define ACPHY_EstPower_path0_estPowerValid_MASK(rev)  (0x1 << ACPHY_EstPower_path0_estPowerValid_SHIFT(rev))
#define ACPHY_EstPower_path0_estPower_SHIFT(rev)      0
#define ACPHY_EstPower_path0_estPower_MASK(rev)       (0xff << ACPHY_EstPower_path0_estPower_SHIFT(rev))

/* Register ACPHY_TxPwrCapping_path0 */
#define ACPHY_TxPwrCapping_path0(rev)                               0x643
#define ACPHY_TxPwrCapping_path0_maxTxPwrCap_path0_SHIFT(rev)       0
#define ACPHY_TxPwrCapping_path0_maxTxPwrCap_path0_MASK(rev)        (0xff << ACPHY_TxPwrCapping_path0_maxTxPwrCap_path0_SHIFT(rev))
#define ACPHY_TxPwrCapping_path0_maxTxPwrCap_MIMO2_path0_SHIFT(rev) 8
#define ACPHY_TxPwrCapping_path0_maxTxPwrCap_MIMO2_path0_MASK(rev)  (0xff << ACPHY_TxPwrCapping_path0_maxTxPwrCap_MIMO2_path0_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlInit_path0 */
#define ACPHY_TxPwrCtrlInit_path0(rev)                                0x644
#define ACPHY_TxPwrCtrlInit_path0_pwrIndex_init_path0_SHIFT(rev)      0
#define ACPHY_TxPwrCtrlInit_path0_pwrIndex_init_path0_MASK(rev)       (0x7f << ACPHY_TxPwrCtrlInit_path0_pwrIndex_init_path0_SHIFT(rev))
#define ACPHY_TxPwrCtrlInit_path0_pwr_index_init_cck_path0_SHIFT(rev) 7
#define ACPHY_TxPwrCtrlInit_path0_pwr_index_init_cck_path0_MASK(rev)  (0x7f << ACPHY_TxPwrCtrlInit_path0_pwr_index_init_cck_path0_SHIFT(rev))
#define ACPHY_TxPwrCtrlInit_path0_papd_lut_iscck0_SHIFT(rev)          14
#define ACPHY_TxPwrCtrlInit_path0_papd_lut_iscck0_MASK(rev)           (0x1 << ACPHY_TxPwrCtrlInit_path0_papd_lut_iscck0_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlIdleTssi_path0 */
#define ACPHY_TxPwrCtrlIdleTssi_path0(rev)                 0x645
#define ACPHY_TxPwrCtrlIdleTssi_path0_idleTssi0_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlIdleTssi_path0_idleTssi0_MASK(rev)  (0x3ff << ACPHY_TxPwrCtrlIdleTssi_path0_idleTssi0_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlTargetPwr_path0 */
#define ACPHY_TxPwrCtrlTargetPwr_path0(rev)                     0x646
#define ACPHY_TxPwrCtrlTargetPwr_path0_targetPwr0_SHIFT(rev)    0
#define ACPHY_TxPwrCtrlTargetPwr_path0_targetPwr0_MASK(rev)     (0xff << ACPHY_TxPwrCtrlTargetPwr_path0_targetPwr0_SHIFT(rev))
#define ACPHY_TxPwrCtrlTargetPwr_path0_cckPwrOffset0_SHIFT(rev) 8
#define ACPHY_TxPwrCtrlTargetPwr_path0_cckPwrOffset0_MASK(rev)  (0xff << ACPHY_TxPwrCtrlTargetPwr_path0_cckPwrOffset0_SHIFT(rev))

/* Register ACPHY_TxPwrCtrl_uCIndex_path0 */
#define ACPHY_TxPwrCtrl_uCIndex_path0(rev)                     0x647
#define ACPHY_TxPwrCtrl_uCIndex_path0_uC_baseIndex0_SHIFT(rev) 8
#define ACPHY_TxPwrCtrl_uCIndex_path0_uC_baseIndex0_MASK(rev)  (0x7f << ACPHY_TxPwrCtrl_uCIndex_path0_uC_baseIndex0_SHIFT(rev))
#define ACPHY_TxPwrCtrl_uCIndex_path0_uC_pwrIndex0_SHIFT(rev)  0
#define ACPHY_TxPwrCtrl_uCIndex_path0_uC_pwrIndex0_MASK(rev)   (0x7f << ACPHY_TxPwrCtrl_uCIndex_path0_uC_pwrIndex0_SHIFT(rev))

/* Register ACPHY_TssiVal_path0 */
#define ACPHY_TssiVal_path0(rev)                     0x648
#define ACPHY_TssiVal_path0_tssiVal_valid_SHIFT(rev) 15
#define ACPHY_TssiVal_path0_tssiVal_valid_MASK(rev)  (0x1 << ACPHY_TssiVal_path0_tssiVal_valid_SHIFT(rev))
#define ACPHY_TssiVal_path0_TSSIVal_SHIFT(rev)       0
#define ACPHY_TssiVal_path0_TSSIVal_MASK(rev)        (0x3ff << ACPHY_TssiVal_path0_TSSIVal_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlPwrIdx_path0 */
#define ACPHY_TxPwrCtrlPwrIdx_path0(rev)                0x649
#define ACPHY_TxPwrCtrlPwrIdx_path0_pwrIndex_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlPwrIdx_path0_pwrIndex_MASK(rev)  (0xff << ACPHY_TxPwrCtrlPwrIdx_path0_pwrIndex_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlGainStatus_path0 */
#define ACPHY_TxPwrCtrlGainStatus_path0(rev)              0x64a
#define ACPHY_TxPwrCtrlGainStatus_path0_bbMult_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlGainStatus_path0_bbMult_MASK(rev)  (0xff << ACPHY_TxPwrCtrlGainStatus_path0_bbMult_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlPAPDtwoTable0 */
#define ACPHY_TxPwrCtrlPAPDtwoTable0(rev)                        (ACREV_GE(rev,2) ? 0x64b : INVALID_ADDRESS)
#define ACPHY_TxPwrCtrlPAPDtwoTable0_LowPwr_threshold_SHIFT(rev) 8
#define ACPHY_TxPwrCtrlPAPDtwoTable0_LowPwr_threshold_MASK(rev)  (0xff << ACPHY_TxPwrCtrlPAPDtwoTable0_LowPwr_threshold_SHIFT(rev))
#define ACPHY_TxPwrCtrlPAPDtwoTable0_LowPwr_offset_SHIFT(rev)    0
#define ACPHY_TxPwrCtrlPAPDtwoTable0_LowPwr_offset_MASK(rev)     (0xff << ACPHY_TxPwrCtrlPAPDtwoTable0_LowPwr_offset_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlIdleTssi_second_path0 */
#define ACPHY_TxPwrCtrlIdleTssi_second_path0(rev)                        0x64c
#define ACPHY_TxPwrCtrlIdleTssi_second_path0_idleTssi_second0_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlIdleTssi_second_path0_idleTssi_second0_MASK(rev)  (0x3ff << ACPHY_TxPwrCtrlIdleTssi_second_path0_idleTssi_second0_SHIFT(rev))

/* Register ACPHY_IdleTssiStatus_path0 */
#define ACPHY_IdleTssiStatus_path0(rev)                          (ACREV_GE(rev,5) ? 0x64d : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x64d : INVALID_ADDRESS)))
#define ACPHY_IdleTssiStatus_path0_avg_idleTssi_valid_SHIFT(rev) 15
#define ACPHY_IdleTssiStatus_path0_avg_idleTssi_valid_MASK(rev)  (0x1 << ACPHY_IdleTssiStatus_path0_avg_idleTssi_valid_SHIFT(rev))
#define ACPHY_IdleTssiStatus_path0_avg_idleTssi_SHIFT(rev)       0
#define ACPHY_IdleTssiStatus_path0_avg_idleTssi_MASK(rev)        (0x3ff << ACPHY_IdleTssiStatus_path0_avg_idleTssi_SHIFT(rev))

/* Register ACPHY_IdleTssiStatus_second_path0 */
#define ACPHY_IdleTssiStatus_second_path0(rev)                                 (ACREV_GE(rev,5) ? 0x64e : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x64e : INVALID_ADDRESS)))
#define ACPHY_IdleTssiStatus_second_path0_avg_idleTssi_second_valid_SHIFT(rev) 15
#define ACPHY_IdleTssiStatus_second_path0_avg_idleTssi_second_valid_MASK(rev)  (0x1 << ACPHY_IdleTssiStatus_second_path0_avg_idleTssi_second_valid_SHIFT(rev))
#define ACPHY_IdleTssiStatus_second_path0_avg_idleTssi_second_SHIFT(rev)       0
#define ACPHY_IdleTssiStatus_second_path0_avg_idleTssi_second_MASK(rev)        (0x3ff << ACPHY_IdleTssiStatus_second_path0_avg_idleTssi_second_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlStatus_cck_path0 */
#define ACPHY_TxPwrCtrlStatus_cck_path0(rev)                     (ACREV_GE(rev,18) ? 0x64f : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x64f : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x64f : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x64f : INVALID_ADDRESS)))))))
#define ACPHY_TxPwrCtrlStatus_cck_path0_baseIndex_cck_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlStatus_cck_path0_baseIndex_cck_MASK(rev)  (0x7f << ACPHY_TxPwrCtrlStatus_cck_path0_baseIndex_cck_SHIFT(rev))

/* Register ACPHY_papr_gain_index_p0 */
#define ACPHY_papr_gain_index_p0(rev)                       0x660
#define ACPHY_papr_gain_index_p0_papr_gain_index_SHIFT(rev) 0
#define ACPHY_papr_gain_index_p0_papr_gain_index_MASK(rev)  (0x7f << ACPHY_papr_gain_index_p0_papr_gain_index_SHIFT(rev))
#define ACPHY_papr_gain_index_p0_papr_enable_SHIFT(rev)     7
#define ACPHY_papr_gain_index_p0_papr_enable_MASK(rev)      (0x1 << ACPHY_papr_gain_index_p0_papr_enable_SHIFT(rev))
#define ACPHY_papr_gain_index_p0_shrink_scale_SHIFT(rev)    8
#define ACPHY_papr_gain_index_p0_shrink_scale_MASK(rev)     (0x1 << ACPHY_papr_gain_index_p0_shrink_scale_SHIFT(rev))

/* Register ACPHY_papr_gamma_p0 */
#define ACPHY_papr_gamma_p0(rev)                  0x661
#define ACPHY_papr_gamma_p0_papr_gamma_SHIFT(rev) 0
#define ACPHY_papr_gamma_p0_papr_gamma_MASK(rev)  (0x1fff << ACPHY_papr_gamma_p0_papr_gamma_SHIFT(rev))

/* Register ACPHY_papr_gamma1_p0 */
#define ACPHY_papr_gamma1_p0(rev)                   0x662
#define ACPHY_papr_gamma1_p0_papr_gamma1_SHIFT(rev) 0
#define ACPHY_papr_gamma1_p0_papr_gamma1_MASK(rev)  (0x1fff << ACPHY_papr_gamma1_p0_papr_gamma1_SHIFT(rev))

/* Register ACPHY_papdCalFirstCorr_I0 */
#define ACPHY_papdCalFirstCorr_I0(rev)                        0x670
#define ACPHY_papdCalFirstCorr_I0_papdFirstCorr_I0_SHIFT(rev) 0
#define ACPHY_papdCalFirstCorr_I0_papdFirstCorr_I0_MASK(rev)  (0xffff << ACPHY_papdCalFirstCorr_I0_papdFirstCorr_I0_SHIFT(rev))

/* Register ACPHY_papdCalFirstCorr_Q0 */
#define ACPHY_papdCalFirstCorr_Q0(rev)                        0x671
#define ACPHY_papdCalFirstCorr_Q0_papdFirstCorr_Q0_SHIFT(rev) 0
#define ACPHY_papdCalFirstCorr_Q0_papdFirstCorr_Q0_MASK(rev)  (0xffff << ACPHY_papdCalFirstCorr_Q0_papdFirstCorr_Q0_SHIFT(rev))

/* Register ACPHY_papdCalLastCorr_I0 */
#define ACPHY_papdCalLastCorr_I0(rev)                       0x672
#define ACPHY_papdCalLastCorr_I0_papdLastCorr_I0_SHIFT(rev) 0
#define ACPHY_papdCalLastCorr_I0_papdLastCorr_I0_MASK(rev)  (0xffff << ACPHY_papdCalLastCorr_I0_papdLastCorr_I0_SHIFT(rev))

/* Register ACPHY_papdCalLastCorr_Q0 */
#define ACPHY_papdCalLastCorr_Q0(rev)                       0x673
#define ACPHY_papdCalLastCorr_Q0_papdLastCorr_Q0_SHIFT(rev) 0
#define ACPHY_papdCalLastCorr_Q0_papdLastCorr_Q0_MASK(rev)  (0xffff << ACPHY_papdCalLastCorr_Q0_papdLastCorr_Q0_SHIFT(rev))

/* Register ACPHY_PapdCalYref_I0 */
#define ACPHY_PapdCalYref_I0(rev)                         0x674
#define ACPHY_PapdCalYref_I0_papdYreference_I0_SHIFT(rev) 0
#define ACPHY_PapdCalYref_I0_papdYreference_I0_MASK(rev)  (0xffff << ACPHY_PapdCalYref_I0_papdYreference_I0_SHIFT(rev))

/* Register ACPHY_PapdCalYref_Q0 */
#define ACPHY_PapdCalYref_Q0(rev)                         0x675
#define ACPHY_PapdCalYref_Q0_papdYreference_Q0_SHIFT(rev) 0
#define ACPHY_PapdCalYref_Q0_papdYreference_Q0_MASK(rev)  (0xffff << ACPHY_PapdCalYref_Q0_papdYreference_Q0_SHIFT(rev))

/* Register ACPHY_PapdCalYrefOverride_I0 */
#define ACPHY_PapdCalYrefOverride_I0(rev)                           0x676
#define ACPHY_PapdCalYrefOverride_I0_papdYrefOverride_I0_SHIFT(rev) 0
#define ACPHY_PapdCalYrefOverride_I0_papdYrefOverride_I0_MASK(rev)  (0xffff << ACPHY_PapdCalYrefOverride_I0_papdYrefOverride_I0_SHIFT(rev))

/* Register ACPHY_PapdCalYrefOverride_Q0 */
#define ACPHY_PapdCalYrefOverride_Q0(rev)                           0x677
#define ACPHY_PapdCalYrefOverride_Q0_papdYrefOverride_Q0_SHIFT(rev) 0
#define ACPHY_PapdCalYrefOverride_Q0_papdYrefOverride_Q0_MASK(rev)  (0xffff << ACPHY_PapdCalYrefOverride_Q0_papdYrefOverride_Q0_SHIFT(rev))

/* Register ACPHY_PapdEnable0 */
#define ACPHY_PapdEnable0(rev)                                       0x678
#define ACPHY_PapdEnable0_papd_compEnb0_SHIFT(rev)                   0
#define ACPHY_PapdEnable0_papd_compEnb0_MASK(rev)                    (0x1 << ACPHY_PapdEnable0_papd_compEnb0_SHIFT(rev))
#define ACPHY_PapdEnable0_avgPapdPowerEnb0_SHIFT(rev)                1
#define ACPHY_PapdEnable0_avgPapdPowerEnb0_MASK(rev)                 (0x1 << ACPHY_PapdEnable0_avgPapdPowerEnb0_SHIFT(rev))
#define ACPHY_PapdEnable0_gain_dac_rf_override0_SHIFT(rev)           2
#define ACPHY_PapdEnable0_gain_dac_rf_override0_MASK(rev)            (0x1 << ACPHY_PapdEnable0_gain_dac_rf_override0_SHIFT(rev))
#define ACPHY_PapdEnable0_papd_compCckEnb0_SHIFT(rev)                3
#define ACPHY_PapdEnable0_papd_compCckEnb0_MASK(rev)                 (0x1 << ACPHY_PapdEnable0_papd_compCckEnb0_SHIFT(rev))
#define ACPHY_PapdEnable0_gain_dac_rf_reg0_SHIFT(rev)                4
#define ACPHY_PapdEnable0_gain_dac_rf_reg0_MASK(rev)                 (0x1ff << ACPHY_PapdEnable0_gain_dac_rf_reg0_SHIFT(rev))
#define ACPHY_PapdEnable0_papd_comp_interpolation0_SHIFT(rev)        13
#define ACPHY_PapdEnable0_papd_comp_interpolation0_MASK(rev)         (0x1 << ACPHY_PapdEnable0_papd_comp_interpolation0_SHIFT(rev))
#define ACPHY_PapdEnable0_papd_mcs_dependent_comp_enable0_SHIFT(rev) 14
#define ACPHY_PapdEnable0_papd_mcs_dependent_comp_enable0_MASK(rev)  (0x1 << ACPHY_PapdEnable0_papd_mcs_dependent_comp_enable0_SHIFT(rev))
#define ACPHY_PapdEnable0_ihrp_epstbl_sel0_SHIFT(rev)                15
#define ACPHY_PapdEnable0_ihrp_epstbl_sel0_MASK(rev)                 (0x1 << ACPHY_PapdEnable0_ihrp_epstbl_sel0_SHIFT(rev))
#define ACPHY_PapdEnable0_papd_comp_combined_sel0_SHIFT(rev)         15
#define ACPHY_PapdEnable0_papd_comp_combined_sel0_MASK(rev)          (0x1 << ACPHY_PapdEnable0_papd_comp_combined_sel0_SHIFT(rev))

/* Register ACPHY_EpsilonTableAdjust0 */
#define ACPHY_EpsilonTableAdjust0(rev)                      0x679
#define ACPHY_EpsilonTableAdjust0_epsilonOffset0_SHIFT(rev) 7
#define ACPHY_EpsilonTableAdjust0_epsilonOffset0_MASK(rev)  (0x1ff << ACPHY_EpsilonTableAdjust0_epsilonOffset0_SHIFT(rev))
#define ACPHY_EpsilonTableAdjust0_epsilonScalar0_SHIFT(rev) 0
#define ACPHY_EpsilonTableAdjust0_epsilonScalar0_MASK(rev)  (0x7f << ACPHY_EpsilonTableAdjust0_epsilonScalar0_SHIFT(rev))

/* Register ACPHY_EpsilonOverrideI_0 */
#define ACPHY_EpsilonOverrideI_0(rev)                          0x67a
#define ACPHY_EpsilonOverrideI_0_epsilonFixedPoint_SHIFT(rev)  14
#define ACPHY_EpsilonOverrideI_0_epsilonFixedPoint_MASK(rev)   (0x3 << ACPHY_EpsilonOverrideI_0_epsilonFixedPoint_SHIFT(rev))
#define ACPHY_EpsilonOverrideI_0_epsilonOverride0_SHIFT(rev)   13
#define ACPHY_EpsilonOverrideI_0_epsilonOverride0_MASK(rev)    (0x1 << ACPHY_EpsilonOverrideI_0_epsilonOverride0_SHIFT(rev))
#define ACPHY_EpsilonOverrideI_0_epsilonOverrideI_0_SHIFT(rev) 0
#define ACPHY_EpsilonOverrideI_0_epsilonOverrideI_0_MASK(rev)  (0x1fff << ACPHY_EpsilonOverrideI_0_epsilonOverrideI_0_SHIFT(rev))

/* Register ACPHY_EpsilonOverrideQ_0 */
#define ACPHY_EpsilonOverrideQ_0(rev)                          0x67b
#define ACPHY_EpsilonOverrideQ_0_epsilonOverrideQ_0_SHIFT(rev) 0
#define ACPHY_EpsilonOverrideQ_0_epsilonOverrideQ_0_MASK(rev)  (0x1fff << ACPHY_EpsilonOverrideQ_0_epsilonOverrideQ_0_SHIFT(rev))

/* Register ACPHY_PapdCalShifts0 */
#define ACPHY_PapdCalShifts0(rev)                         0x67c
#define ACPHY_PapdCalShifts0_papd_calEnb0_SHIFT(rev)      13
#define ACPHY_PapdCalShifts0_papd_calEnb0_MASK(rev)       (0x1 << ACPHY_PapdCalShifts0_papd_calEnb0_SHIFT(rev))
#define ACPHY_PapdCalShifts0_papdYrefOverride0_SHIFT(rev) 12
#define ACPHY_PapdCalShifts0_papdYrefOverride0_MASK(rev)  (0x1 << ACPHY_PapdCalShifts0_papdYrefOverride0_SHIFT(rev))
#define ACPHY_PapdCalShifts0_papdLambda_Q0_SHIFT(rev)     8
#define ACPHY_PapdCalShifts0_papdLambda_Q0_MASK(rev)      (0xf << ACPHY_PapdCalShifts0_papdLambda_Q0_SHIFT(rev))
#define ACPHY_PapdCalShifts0_papdLambda_I0_SHIFT(rev)     4
#define ACPHY_PapdCalShifts0_papdLambda_I0_MASK(rev)      (0xf << ACPHY_PapdCalShifts0_papdLambda_I0_SHIFT(rev))
#define ACPHY_PapdCalShifts0_papdCorrShift0_SHIFT(rev)    0
#define ACPHY_PapdCalShifts0_papdCorrShift0_MASK(rev)     (0xf << ACPHY_PapdCalShifts0_papdCorrShift0_SHIFT(rev))

/* Register ACPHY_PapdPolarSaturation00 */
#define ACPHY_PapdPolarSaturation00(rev)                          (ACREV_GE(rev,18) ? 0x67d : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x67d : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x67d : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x67d : INVALID_ADDRESS)))))))
#define ACPHY_PapdPolarSaturation00_polar_saturate0_SHIFT(rev)    0
#define ACPHY_PapdPolarSaturation00_polar_saturate0_MASK(rev)     (0x1 << ACPHY_PapdPolarSaturation00_polar_saturate0_SHIFT(rev))
#define ACPHY_PapdPolarSaturation00_cckpolar_saturate0_SHIFT(rev) 1
#define ACPHY_PapdPolarSaturation00_cckpolar_saturate0_MASK(rev)  (0x1 << ACPHY_PapdPolarSaturation00_cckpolar_saturate0_SHIFT(rev))
#define ACPHY_PapdPolarSaturation00_stop_index0_SHIFT(rev)        8
#define ACPHY_PapdPolarSaturation00_stop_index0_MASK(rev)         (0x7f << ACPHY_PapdPolarSaturation00_stop_index0_SHIFT(rev))
#define ACPHY_PapdPolarSaturation00_testPipe_SHIFT(rev)           15
#define ACPHY_PapdPolarSaturation00_testPipe_MASK(rev)            (0x1 << ACPHY_PapdPolarSaturation00_testPipe_SHIFT(rev))

/* Register ACPHY_PapdPolarSaturation10 */
#define ACPHY_PapdPolarSaturation10(rev)                                       (ACREV_GE(rev,18) ? 0x67e : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x67e : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x67e : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x67e : INVALID_ADDRESS)))))))
#define ACPHY_PapdPolarSaturation10_polar_saturate_amp_override0_SHIFT(rev)    0
#define ACPHY_PapdPolarSaturation10_polar_saturate_amp_override0_MASK(rev)     (0x1 << ACPHY_PapdPolarSaturation10_polar_saturate_amp_override0_SHIFT(rev))
#define ACPHY_PapdPolarSaturation10_polar_saturate_amp_override_value0_SHIFT(rev) 4
#define ACPHY_PapdPolarSaturation10_polar_saturate_amp_override_value0_MASK(rev) (0x1ff << ACPHY_PapdPolarSaturation10_polar_saturate_amp_override_value0_SHIFT(rev))

/* Register ACPHY_PapdPolarSaturation20 */
#define ACPHY_PapdPolarSaturation20(rev)                         (ACREV_GE(rev,18) ? 0x67f : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x67f : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x67f : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x67f : INVALID_ADDRESS)))))))
#define ACPHY_PapdPolarSaturation20_inv_index_scalar0_SHIFT(rev) 0
#define ACPHY_PapdPolarSaturation20_inv_index_scalar0_MASK(rev)  (0x1fff << ACPHY_PapdPolarSaturation20_inv_index_scalar0_SHIFT(rev))

/* Register ACPHY_PapdLutSel00 */
#define ACPHY_PapdLutSel00(rev)                                    (ACREV_GE(rev,18) ? 0x680 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x680 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x680 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x680 : INVALID_ADDRESS)))))))
#define ACPHY_PapdLutSel00_papd_lut_select_ovr0_SHIFT(rev)         0
#define ACPHY_PapdLutSel00_papd_lut_select_ovr0_MASK(rev)          (0x1 << ACPHY_PapdLutSel00_papd_lut_select_ovr0_SHIFT(rev))
#define ACPHY_PapdLutSel00_papd_lut_select_ovr_val_cck0_SHIFT(rev) 2
#define ACPHY_PapdLutSel00_papd_lut_select_ovr_val_cck0_MASK(rev)  (0x7 << ACPHY_PapdLutSel00_papd_lut_select_ovr_val_cck0_SHIFT(rev))
#define ACPHY_PapdLutSel00_papd_lut_select_ovr_val0_SHIFT(rev)     5
#define ACPHY_PapdLutSel00_papd_lut_select_ovr_val0_MASK(rev)      (0x7 << ACPHY_PapdLutSel00_papd_lut_select_ovr_val0_SHIFT(rev))

/* Register ACPHY_PapdLutSel10 */
#define ACPHY_PapdLutSel10(rev)                               (ACREV_GE(rev,18) ? 0x681 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x681 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x681 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x681 : INVALID_ADDRESS)))))))
#define ACPHY_PapdLutSel10_papd_index_offset_lut00_SHIFT(rev) 0
#define ACPHY_PapdLutSel10_papd_index_offset_lut00_MASK(rev)  (0xff << ACPHY_PapdLutSel10_papd_index_offset_lut00_SHIFT(rev))
#define ACPHY_PapdLutSel10_papd_index_offset_lut10_SHIFT(rev) 8
#define ACPHY_PapdLutSel10_papd_index_offset_lut10_MASK(rev)  (0xff << ACPHY_PapdLutSel10_papd_index_offset_lut10_SHIFT(rev))

/* Register ACPHY_PapdLutSel20 */
#define ACPHY_PapdLutSel20(rev)                               (ACREV_GE(rev,18) ? 0x682 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x682 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x682 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x682 : INVALID_ADDRESS)))))))
#define ACPHY_PapdLutSel20_papd_index_offset_lut20_SHIFT(rev) 0
#define ACPHY_PapdLutSel20_papd_index_offset_lut20_MASK(rev)  (0xff << ACPHY_PapdLutSel20_papd_index_offset_lut20_SHIFT(rev))
#define ACPHY_PapdLutSel20_papd_index_offset_lut30_SHIFT(rev) 8
#define ACPHY_PapdLutSel20_papd_index_offset_lut30_MASK(rev)  (0xff << ACPHY_PapdLutSel20_papd_index_offset_lut30_SHIFT(rev))

/* Register ACPHY_PapdLutSel30 */
#define ACPHY_PapdLutSel30(rev)                               (ACREV_GE(rev,18) ? 0x683 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x683 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x683 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x683 : INVALID_ADDRESS)))))))
#define ACPHY_PapdLutSel30_papd_index_offset_lut40_SHIFT(rev) 0
#define ACPHY_PapdLutSel30_papd_index_offset_lut40_MASK(rev)  (0xff << ACPHY_PapdLutSel30_papd_index_offset_lut40_SHIFT(rev))
#define ACPHY_PapdLutSel30_papd_index_offset_lut50_SHIFT(rev) 8
#define ACPHY_PapdLutSel30_papd_index_offset_lut50_MASK(rev)  (0xff << ACPHY_PapdLutSel30_papd_index_offset_lut50_SHIFT(rev))

/* Register ACPHY_PapdLutSel40 */
#define ACPHY_PapdLutSel40(rev)                                (ACREV_GE(rev,18) ? 0x684 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x684 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x684 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x684 : INVALID_ADDRESS)))))))
#define ACPHY_PapdLutSel40_papd_index_offset_lut60_SHIFT(rev)  0
#define ACPHY_PapdLutSel40_papd_index_offset_lut60_MASK(rev)   (0xff << ACPHY_PapdLutSel40_papd_index_offset_lut60_SHIFT(rev))
#define ACPHY_PapdLutSel40_papd_index_offset_lut70_SHIFT(rev)  8
#define ACPHY_PapdLutSel40_papd_index_offset_lut70_MASK(rev)   (0xff << ACPHY_PapdLutSel40_papd_index_offset_lut70_SHIFT(rev))
#define ACPHY_PapdLutSel40_pappd_index_offset_lut70_SHIFT(rev) 8
#define ACPHY_PapdLutSel40_pappd_index_offset_lut70_MASK(rev)  (0xff << ACPHY_PapdLutSel40_pappd_index_offset_lut70_SHIFT(rev))

/* Register ACPHY_forceFront0 */
#define ACPHY_forceFront0(rev)                            0x690
#define ACPHY_forceFront0_freqEst_SHIFT(rev)              10
#define ACPHY_forceFront0_freqEst_MASK(rev)               (0x1 << ACPHY_forceFront0_freqEst_SHIFT(rev))
#define ACPHY_forceFront0_freqCor_SHIFT(rev)              9
#define ACPHY_forceFront0_freqCor_MASK(rev)               (0x1 << ACPHY_forceFront0_freqCor_SHIFT(rev))
#define ACPHY_forceFront0_mf20U_sub_SHIFT(rev)            8
#define ACPHY_forceFront0_mf20U_sub_MASK(rev)             (0x1 << ACPHY_forceFront0_mf20U_sub_SHIFT(rev))
#define ACPHY_forceFront0_mf20L_sub_SHIFT(rev)            7
#define ACPHY_forceFront0_mf20L_sub_MASK(rev)             (0x1 << ACPHY_forceFront0_mf20L_sub_SHIFT(rev))
#define ACPHY_forceFront0_mf20U_SHIFT(rev)                6
#define ACPHY_forceFront0_mf20U_MASK(rev)                 (0x1 << ACPHY_forceFront0_mf20U_SHIFT(rev))
#define ACPHY_forceFront0_mf20L_SHIFT(rev)                5
#define ACPHY_forceFront0_mf20L_MASK(rev)                 (0x1 << ACPHY_forceFront0_mf20L_SHIFT(rev))
#define ACPHY_forceFront0_auto20U_sub_SHIFT(rev)          4
#define ACPHY_forceFront0_auto20U_sub_MASK(rev)           (0x1 << ACPHY_forceFront0_auto20U_sub_SHIFT(rev))
#define ACPHY_forceFront0_auto20L_sub_SHIFT(rev)          3
#define ACPHY_forceFront0_auto20L_sub_MASK(rev)           (0x1 << ACPHY_forceFront0_auto20L_sub_SHIFT(rev))
#define ACPHY_forceFront0_auto20U_SHIFT(rev)              2
#define ACPHY_forceFront0_auto20U_MASK(rev)               (0x1 << ACPHY_forceFront0_auto20U_SHIFT(rev))
#define ACPHY_forceFront0_auto20L_SHIFT(rev)              1
#define ACPHY_forceFront0_auto20L_MASK(rev)               (0x1 << ACPHY_forceFront0_auto20L_SHIFT(rev))
#define ACPHY_forceFront0_front40_SHIFT(rev)              0
#define ACPHY_forceFront0_front40_MASK(rev)               (0x1 << ACPHY_forceFront0_front40_SHIFT(rev))
#define ACPHY_forceFront0_spurcan_clk_en_slms0_SHIFT(rev) 14
#define ACPHY_forceFront0_spurcan_clk_en_slms0_MASK(rev)  (0x1 << ACPHY_forceFront0_spurcan_clk_en_slms0_SHIFT(rev))
#define ACPHY_forceFront0_spurcan_clk_en_slms1_SHIFT(rev) 13
#define ACPHY_forceFront0_spurcan_clk_en_slms1_MASK(rev)  (0x1 << ACPHY_forceFront0_spurcan_clk_en_slms1_SHIFT(rev))
#define ACPHY_forceFront0_spurcan_clk_en_fll_SHIFT(rev)   12
#define ACPHY_forceFront0_spurcan_clk_en_fll_MASK(rev)    (0x1 << ACPHY_forceFront0_spurcan_clk_en_fll_SHIFT(rev))

/* Register ACPHY_Auxphystats0 */
#define ACPHY_Auxphystats0(rev)                    0x691
#define ACPHY_Auxphystats0_auxgaininfo_SHIFT(rev)  0
#define ACPHY_Auxphystats0_auxgaininfo_MASK(rev)   (ACREV_GE(rev,40) ? (0xffff << ACPHY_Auxphystats0_auxgaininfo_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x3fff << ACPHY_Auxphystats0_auxgaininfo_SHIFT(rev)) : (ACREV_GE(rev,33) ? (0xffff << ACPHY_Auxphystats0_auxgaininfo_SHIFT(rev)) : (0x3fff << ACPHY_Auxphystats0_auxgaininfo_SHIFT(rev)))))
#define ACPHY_Auxphystats0_auxgaininfo0_SHIFT(rev) 0
#define ACPHY_Auxphystats0_auxgaininfo0_MASK(rev)  (0x3fff << ACPHY_Auxphystats0_auxgaininfo0_SHIFT(rev))

/* Register ACPHY_PhyStatsGainInfo0 */
#define ACPHY_PhyStatsGainInfo0(rev)                 0x692
#define ACPHY_PhyStatsGainInfo0_GainInfo_SHIFT(rev)  0
#define ACPHY_PhyStatsGainInfo0_GainInfo_MASK(rev)   (0xffff << ACPHY_PhyStatsGainInfo0_GainInfo_SHIFT(rev))
#define ACPHY_PhyStatsGainInfo0_GainInfo0_SHIFT(rev) 0
#define ACPHY_PhyStatsGainInfo0_GainInfo0_MASK(rev)  (0xffff << ACPHY_PhyStatsGainInfo0_GainInfo0_SHIFT(rev))

/* Register ACPHY_rxfe_fifo_uflow_cnt0 */
#define ACPHY_rxfe_fifo_uflow_cnt0(rev)                  0x693
#define ACPHY_rxfe_fifo_uflow_cnt0_uflow_cnt0_SHIFT(rev) 0
#define ACPHY_rxfe_fifo_uflow_cnt0_uflow_cnt0_MASK(rev)  (0xffff << ACPHY_rxfe_fifo_uflow_cnt0_uflow_cnt0_SHIFT(rev))

/* Register ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched0 */
#define ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched0(rev)                        0x694
#define ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched0_uflow_cnt_per_pkt_latched0_SHIFT(rev) 0
#define ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched0_uflow_cnt_per_pkt_latched0_MASK(rev) (0xf << ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched0_uflow_cnt_per_pkt_latched0_SHIFT(rev))

/* Register ACPHY_rxfe_fifo_oflow_cnt0 */
#define ACPHY_rxfe_fifo_oflow_cnt0(rev)                  0x695
#define ACPHY_rxfe_fifo_oflow_cnt0_oflow_cnt0_SHIFT(rev) 0
#define ACPHY_rxfe_fifo_oflow_cnt0_oflow_cnt0_MASK(rev)  (0xffff << ACPHY_rxfe_fifo_oflow_cnt0_oflow_cnt0_SHIFT(rev))

/* Register ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched0 */
#define ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched0(rev)                        0x696
#define ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched0_oflow_cnt_per_pkt_latched0_SHIFT(rev) 0
#define ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched0_oflow_cnt_per_pkt_latched0_MASK(rev) (0xf << ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched0_oflow_cnt_per_pkt_latched0_SHIFT(rev))

/* Register ACPHY_Core1RxIQCompA0 */
#define ACPHY_Core1RxIQCompA0(rev)          0x6a0
#define ACPHY_Core1RxIQCompA0_a0_SHIFT(rev) 0
#define ACPHY_Core1RxIQCompA0_a0_MASK(rev)  (0x3ff << ACPHY_Core1RxIQCompA0_a0_SHIFT(rev))

/* Register ACPHY_Core1RxIQCompB0 */
#define ACPHY_Core1RxIQCompB0(rev)          0x6a1
#define ACPHY_Core1RxIQCompB0_b0_SHIFT(rev) 0
#define ACPHY_Core1RxIQCompB0_b0_MASK(rev)  (0x3ff << ACPHY_Core1RxIQCompB0_b0_SHIFT(rev))

/* Register ACPHY_Core1BPhyRxIQCompA0 */
#define ACPHY_Core1BPhyRxIQCompA0(rev)         0x6a2
#define ACPHY_Core1BPhyRxIQCompA0_a_SHIFT(rev) 0
#define ACPHY_Core1BPhyRxIQCompA0_a_MASK(rev)  (0x3ff << ACPHY_Core1BPhyRxIQCompA0_a_SHIFT(rev))

/* Register ACPHY_Core1BPhyRxIQCompB0 */
#define ACPHY_Core1BPhyRxIQCompB0(rev)         0x6a3
#define ACPHY_Core1BPhyRxIQCompB0_b_SHIFT(rev) 0
#define ACPHY_Core1BPhyRxIQCompB0_b_MASK(rev)  (0x3ff << ACPHY_Core1BPhyRxIQCompB0_b_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str0_c0 */
#define ACPHY_rxfdiqcomp_str0_c0(rev)          0x6a4
#define ACPHY_rxfdiqcomp_str0_c0_c0_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str0_c0_c0_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str0_c0_c0_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str0_c1 */
#define ACPHY_rxfdiqcomp_str0_c1(rev)          0x6a5
#define ACPHY_rxfdiqcomp_str0_c1_c1_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str0_c1_c1_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str0_c1_c1_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str0_c2 */
#define ACPHY_rxfdiqcomp_str0_c2(rev)          0x6a6
#define ACPHY_rxfdiqcomp_str0_c2_c2_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str0_c2_c2_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str0_c2_c2_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str0_c3 */
#define ACPHY_rxfdiqcomp_str0_c3(rev)          0x6a7
#define ACPHY_rxfdiqcomp_str0_c3_c3_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str0_c3_c3_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str0_c3_c3_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str0_c4 */
#define ACPHY_rxfdiqcomp_str0_c4(rev)          0x6a8
#define ACPHY_rxfdiqcomp_str0_c4_c4_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str0_c4_c4_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str0_c4_c4_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str0_c5 */
#define ACPHY_rxfdiqcomp_str0_c5(rev)          0x6a9
#define ACPHY_rxfdiqcomp_str0_c5_c5_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str0_c5_c5_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str0_c5_c5_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str0_c6 */
#define ACPHY_rxfdiqcomp_str0_c6(rev)          0x6aa
#define ACPHY_rxfdiqcomp_str0_c6_c6_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str0_c6_c6_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str0_c6_c6_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str0_c7 */
#define ACPHY_rxfdiqcomp_str0_c7(rev)          0x6ab
#define ACPHY_rxfdiqcomp_str0_c7_c7_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str0_c7_c7_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str0_c7_c7_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str0_c8 */
#define ACPHY_rxfdiqcomp_str0_c8(rev)          0x6ac
#define ACPHY_rxfdiqcomp_str0_c8_c8_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str0_c8_c8_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str0_c8_c8_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str0_c9 */
#define ACPHY_rxfdiqcomp_str0_c9(rev)          0x6ad
#define ACPHY_rxfdiqcomp_str0_c9_c9_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str0_c9_c9_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str0_c9_c9_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str0_c10 */
#define ACPHY_rxfdiqcomp_str0_c10(rev)           0x6ae
#define ACPHY_rxfdiqcomp_str0_c10_c10_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str0_c10_c10_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str0_c10_c10_SHIFT(rev))

/* Register ACPHY_IqestIqAccLo0 */
#define ACPHY_IqestIqAccLo0(rev)               0x6c0
#define ACPHY_IqestIqAccLo0_iqAccLo_SHIFT(rev) 0
#define ACPHY_IqestIqAccLo0_iqAccLo_MASK(rev)  (0xffff << ACPHY_IqestIqAccLo0_iqAccLo_SHIFT(rev))

/* Register ACPHY_IqestIqAccHi0 */
#define ACPHY_IqestIqAccHi0(rev)               0x6c1
#define ACPHY_IqestIqAccHi0_iqAccHi_SHIFT(rev) 0
#define ACPHY_IqestIqAccHi0_iqAccHi_MASK(rev)  (0xffff << ACPHY_IqestIqAccHi0_iqAccHi_SHIFT(rev))

/* Register ACPHY_IqestipwrAccLo0 */
#define ACPHY_IqestipwrAccLo0(rev)                 0x6c2
#define ACPHY_IqestipwrAccLo0_ipwrAccLo_SHIFT(rev) 0
#define ACPHY_IqestipwrAccLo0_ipwrAccLo_MASK(rev)  (0xffff << ACPHY_IqestipwrAccLo0_ipwrAccLo_SHIFT(rev))

/* Register ACPHY_IqestipwrAccHi0 */
#define ACPHY_IqestipwrAccHi0(rev)                 0x6c3
#define ACPHY_IqestipwrAccHi0_ipwrAccHi_SHIFT(rev) 0
#define ACPHY_IqestipwrAccHi0_ipwrAccHi_MASK(rev)  (0xffff << ACPHY_IqestipwrAccHi0_ipwrAccHi_SHIFT(rev))

/* Register ACPHY_IqestqpwrAccLo0 */
#define ACPHY_IqestqpwrAccLo0(rev)                 0x6c4
#define ACPHY_IqestqpwrAccLo0_qpwrAccLo_SHIFT(rev) 0
#define ACPHY_IqestqpwrAccLo0_qpwrAccLo_MASK(rev)  (0xffff << ACPHY_IqestqpwrAccLo0_qpwrAccLo_SHIFT(rev))

/* Register ACPHY_IqestqpwrAccHi0 */
#define ACPHY_IqestqpwrAccHi0(rev)                 0x6c5
#define ACPHY_IqestqpwrAccHi0_qpwrAccHi_SHIFT(rev) 0
#define ACPHY_IqestqpwrAccHi0_qpwrAccHi_MASK(rev)  (0xffff << ACPHY_IqestqpwrAccHi0_qpwrAccHi_SHIFT(rev))

/* Register ACPHY_Core0barelyClipBackoff */
#define ACPHY_Core0barelyClipBackoff(rev)                           0x6d2
#define ACPHY_Core0barelyClipBackoff_barelyclipThreshold_SHIFT(rev) 0
#define ACPHY_Core0barelyClipBackoff_barelyclipThreshold_MASK(rev)  (0xffff << ACPHY_Core0barelyClipBackoff_barelyclipThreshold_SHIFT(rev))

/* Register ACPHY_Core0computeGainInfo */
#define ACPHY_Core0computeGainInfo(rev)                                  0x6d4
#define ACPHY_Core0computeGainInfo_disableClip1detect_SHIFT(rev)         14
#define ACPHY_Core0computeGainInfo_disableClip1detect_MASK(rev)          (0x1 << ACPHY_Core0computeGainInfo_disableClip1detect_SHIFT(rev))
#define ACPHY_Core0computeGainInfo_disableClip2detect_SHIFT(rev)         13
#define ACPHY_Core0computeGainInfo_disableClip2detect_MASK(rev)          (0x1 << ACPHY_Core0computeGainInfo_disableClip2detect_SHIFT(rev))
#define ACPHY_Core0computeGainInfo_barelyClipGainBackoffValue_SHIFT(rev) 5
#define ACPHY_Core0computeGainInfo_barelyClipGainBackoffValue_MASK(rev)  (0x1f << ACPHY_Core0computeGainInfo_barelyClipGainBackoffValue_SHIFT(rev))
#define ACPHY_Core0computeGainInfo_gainBackoffValue_SHIFT(rev)           0
#define ACPHY_Core0computeGainInfo_gainBackoffValue_MASK(rev)            (0x1f << ACPHY_Core0computeGainInfo_gainBackoffValue_SHIFT(rev))
#define ACPHY_Core0computeGainInfo_gainStepValue_SHIFT(rev)              10
#define ACPHY_Core0computeGainInfo_gainStepValue_MASK(rev)               (0x7 << ACPHY_Core0computeGainInfo_gainStepValue_SHIFT(rev))

/* Register ACPHY_Core0cckcomputeGainInfo */
#define ACPHY_Core0cckcomputeGainInfo(rev)                                     (ACREV_GE(rev,17) ? 0x6d5 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x6d5 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x6d5 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x6d5 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x6d5))))))))
#define ACPHY_Core0cckcomputeGainInfo_cckgainBackoffValue_SHIFT(rev)           0
#define ACPHY_Core0cckcomputeGainInfo_cckgainBackoffValue_MASK(rev)            (0x1f << ACPHY_Core0cckcomputeGainInfo_cckgainBackoffValue_SHIFT(rev))
#define ACPHY_Core0cckcomputeGainInfo_cckmaxGainValue_SHIFT(rev)               8
#define ACPHY_Core0cckcomputeGainInfo_cckmaxGainValue_MASK(rev)                (0xff << ACPHY_Core0cckcomputeGainInfo_cckmaxGainValue_SHIFT(rev))
#define ACPHY_Core0cckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT(rev) 5
#define ACPHY_Core0cckcomputeGainInfo_cckbarelyClipGainBackoffValue_MASK(rev)  (0x1f << ACPHY_Core0cckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT(rev))
#define ACPHY_Core0cckcomputeGainInfo_htgainBackoffValue_SHIFT(rev)            10
#define ACPHY_Core0cckcomputeGainInfo_htgainBackoffValue_MASK(rev)             (0x1f << ACPHY_Core0cckcomputeGainInfo_htgainBackoffValue_SHIFT(rev))

/* Register ACPHY_Core0MinMaxGain */
#define ACPHY_Core0MinMaxGain(rev)                    0x6d6
#define ACPHY_Core0MinMaxGain_minGainValue_SHIFT(rev) 0
#define ACPHY_Core0MinMaxGain_minGainValue_MASK(rev)  (0xff << ACPHY_Core0MinMaxGain_minGainValue_SHIFT(rev))
#define ACPHY_Core0MinMaxGain_maxGainValue_SHIFT(rev) 8
#define ACPHY_Core0MinMaxGain_maxGainValue_MASK(rev)  (0xff << ACPHY_Core0MinMaxGain_maxGainValue_SHIFT(rev))

/* Register ACPHY_Core0edThreshold */
#define ACPHY_Core0edThreshold(rev)                   0x6d8
#define ACPHY_Core0edThreshold_edThreshold_SHIFT(rev) 0
#define ACPHY_Core0edThreshold_edThreshold_MASK(rev)  (0xffff << ACPHY_Core0edThreshold_edThreshold_SHIFT(rev))

/* Register ACPHY_Core0smallsigThreshold */
#define ACPHY_Core0smallsigThreshold(rev)                         0x6d9
#define ACPHY_Core0smallsigThreshold_smallsigThreshold_SHIFT(rev) 0
#define ACPHY_Core0smallsigThreshold_smallsigThreshold_MASK(rev)  (0xffff << ACPHY_Core0smallsigThreshold_smallsigThreshold_SHIFT(rev))

/* Register ACPHY_Core0Clip1Threshold */
#define ACPHY_Core0Clip1Threshold(rev)                      0x6da
#define ACPHY_Core0Clip1Threshold_Clip1Threshold_SHIFT(rev) 0
#define ACPHY_Core0Clip1Threshold_Clip1Threshold_MASK(rev)  (0xffff << ACPHY_Core0Clip1Threshold_Clip1Threshold_SHIFT(rev))

/* Register ACPHY_Core0Clip2Threshold */
#define ACPHY_Core0Clip2Threshold(rev)                      0x6db
#define ACPHY_Core0Clip2Threshold_Clip2Threshold_SHIFT(rev) 0
#define ACPHY_Core0Clip2Threshold_Clip2Threshold_MASK(rev)  (0xffff << ACPHY_Core0Clip2Threshold_Clip2Threshold_SHIFT(rev))

/* Register ACPHY_Core0InitGainCodeA */
#define ACPHY_Core0InitGainCodeA(rev)                          0x6dc
#define ACPHY_Core0InitGainCodeA_initmixergainIndex_SHIFT(rev) 7
#define ACPHY_Core0InitGainCodeA_initmixergainIndex_MASK(rev)  (0xf << ACPHY_Core0InitGainCodeA_initmixergainIndex_SHIFT(rev))
#define ACPHY_Core0InitGainCodeA_initlna2Index_SHIFT(rev)      4
#define ACPHY_Core0InitGainCodeA_initlna2Index_MASK(rev)       (0x7 << ACPHY_Core0InitGainCodeA_initlna2Index_SHIFT(rev))
#define ACPHY_Core0InitGainCodeA_initLnaIndex_SHIFT(rev)       1
#define ACPHY_Core0InitGainCodeA_initLnaIndex_MASK(rev)        (0x7 << ACPHY_Core0InitGainCodeA_initLnaIndex_SHIFT(rev))
#define ACPHY_Core0InitGainCodeA_initExtLnaIndex_SHIFT(rev)    0
#define ACPHY_Core0InitGainCodeA_initExtLnaIndex_MASK(rev)     (0x1 << ACPHY_Core0InitGainCodeA_initExtLnaIndex_SHIFT(rev))

/* Register ACPHY_Core0InitGainCodeB */
#define ACPHY_Core0InitGainCodeB(rev)                        0x6dd
#define ACPHY_Core0InitGainCodeB_initvgagainIndex_SHIFT(rev) 12
#define ACPHY_Core0InitGainCodeB_initvgagainIndex_MASK(rev)  (0xf << ACPHY_Core0InitGainCodeB_initvgagainIndex_SHIFT(rev))
#define ACPHY_Core0InitGainCodeB_InitBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core0InitGainCodeB_InitBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core0InitGainCodeB_InitBiQ1Index_SHIFT(rev))
#define ACPHY_Core0InitGainCodeB_InitBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core0InitGainCodeB_InitBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core0InitGainCodeB_InitBiQ0Index_SHIFT(rev))
#define ACPHY_Core0InitGainCodeB_InitHiTrTxIndex_SHIFT(rev)  3
#define ACPHY_Core0InitGainCodeB_InitHiTrTxIndex_MASK(rev)   (0x1 << ACPHY_Core0InitGainCodeB_InitHiTrTxIndex_SHIFT(rev))
#define ACPHY_Core0InitGainCodeB_InitHiTrRxIndex_SHIFT(rev)  2
#define ACPHY_Core0InitGainCodeB_InitHiTrRxIndex_MASK(rev)   (0x1 << ACPHY_Core0InitGainCodeB_InitHiTrRxIndex_SHIFT(rev))
#define ACPHY_Core0InitGainCodeB_InitHiLna1Byp_SHIFT(rev)    1
#define ACPHY_Core0InitGainCodeB_InitHiLna1Byp_MASK(rev)     (0x1 << ACPHY_Core0InitGainCodeB_InitHiLna1Byp_SHIFT(rev))

/* Register ACPHY_Core0clipHiGainCodeA */
#define ACPHY_Core0clipHiGainCodeA(rev)                             0x6de
#define ACPHY_Core0clipHiGainCodeA_clip1himixergainIndex_SHIFT(rev) 7
#define ACPHY_Core0clipHiGainCodeA_clip1himixergainIndex_MASK(rev)  (0xf << ACPHY_Core0clipHiGainCodeA_clip1himixergainIndex_SHIFT(rev))
#define ACPHY_Core0clipHiGainCodeA_clip1hilna2Index_SHIFT(rev)      4
#define ACPHY_Core0clipHiGainCodeA_clip1hilna2Index_MASK(rev)       (0x7 << ACPHY_Core0clipHiGainCodeA_clip1hilna2Index_SHIFT(rev))
#define ACPHY_Core0clipHiGainCodeA_clip1hiLnaIndex_SHIFT(rev)       1
#define ACPHY_Core0clipHiGainCodeA_clip1hiLnaIndex_MASK(rev)        (0x7 << ACPHY_Core0clipHiGainCodeA_clip1hiLnaIndex_SHIFT(rev))
#define ACPHY_Core0clipHiGainCodeA_clip1hiextLnaIndex_SHIFT(rev)    0
#define ACPHY_Core0clipHiGainCodeA_clip1hiextLnaIndex_MASK(rev)     (0x1 << ACPHY_Core0clipHiGainCodeA_clip1hiextLnaIndex_SHIFT(rev))

/* Register ACPHY_Core0clipHiGainCodeB */
#define ACPHY_Core0clipHiGainCodeB(rev)                           0x6df
#define ACPHY_Core0clipHiGainCodeB_clip1hivgagainIndex_SHIFT(rev) 12
#define ACPHY_Core0clipHiGainCodeB_clip1hivgagainIndex_MASK(rev)  (0xf << ACPHY_Core0clipHiGainCodeB_clip1hivgagainIndex_SHIFT(rev))
#define ACPHY_Core0clipHiGainCodeB_clip1hiBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core0clipHiGainCodeB_clip1hiBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core0clipHiGainCodeB_clip1hiBiQ1Index_SHIFT(rev))
#define ACPHY_Core0clipHiGainCodeB_clip1hiBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core0clipHiGainCodeB_clip1hiBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core0clipHiGainCodeB_clip1hiBiQ0Index_SHIFT(rev))
#define ACPHY_Core0clipHiGainCodeB_clip1HiTrTxIndex_SHIFT(rev)    3
#define ACPHY_Core0clipHiGainCodeB_clip1HiTrTxIndex_MASK(rev)     (0x1 << ACPHY_Core0clipHiGainCodeB_clip1HiTrTxIndex_SHIFT(rev))
#define ACPHY_Core0clipHiGainCodeB_clip1HiTrRxIndex_SHIFT(rev)    2
#define ACPHY_Core0clipHiGainCodeB_clip1HiTrRxIndex_MASK(rev)     (0x1 << ACPHY_Core0clipHiGainCodeB_clip1HiTrRxIndex_SHIFT(rev))
#define ACPHY_Core0clipHiGainCodeB_clip1HiLna1Byp_SHIFT(rev)      1
#define ACPHY_Core0clipHiGainCodeB_clip1HiLna1Byp_MASK(rev)       (0x1 << ACPHY_Core0clipHiGainCodeB_clip1HiLna1Byp_SHIFT(rev))

/* Register ACPHY_Core0clipmdGainCodeA */
#define ACPHY_Core0clipmdGainCodeA(rev)                              0x6e0
#define ACPHY_Core0clipmdGainCodeA_clip1mdmixergainIndex_SHIFT(rev)  7
#define ACPHY_Core0clipmdGainCodeA_clip1mdmixergainIndex_MASK(rev)   (0xf << ACPHY_Core0clipmdGainCodeA_clip1mdmixergainIndex_SHIFT(rev))
#define ACPHY_Core0clipmdGainCodeA_clip1mdlna2Index_SHIFT(rev)       4
#define ACPHY_Core0clipmdGainCodeA_clip1mdlna2Index_MASK(rev)        (0x7 << ACPHY_Core0clipmdGainCodeA_clip1mdlna2Index_SHIFT(rev))
#define ACPHY_Core0clipmdGainCodeA_clip1mdLnaIndex_SHIFT(rev)        1
#define ACPHY_Core0clipmdGainCodeA_clip1mdLnaIndex_MASK(rev)         (0x7 << ACPHY_Core0clipmdGainCodeA_clip1mdLnaIndex_SHIFT(rev))
#define ACPHY_Core0clipmdGainCodeA_clip1mdextLnaIndex_SHIFT(rev)     0
#define ACPHY_Core0clipmdGainCodeA_clip1mdextLnaIndex_MASK(rev)      (0x1 << ACPHY_Core0clipmdGainCodeA_clip1mdextLnaIndex_SHIFT(rev))
#define ACPHY_Core0clipmdGainCodeA_clip1mdmixergainIndexF_SHIFT(rev) 7
#define ACPHY_Core0clipmdGainCodeA_clip1mdmixergainIndexF_MASK(rev)  (0xf << ACPHY_Core0clipmdGainCodeA_clip1mdmixergainIndexF_SHIFT(rev))

/* Register ACPHY_Core0clipmdGainCodeB */
#define ACPHY_Core0clipmdGainCodeB(rev)                           0x6e1
#define ACPHY_Core0clipmdGainCodeB_clip1mdvgagainIndex_SHIFT(rev) 12
#define ACPHY_Core0clipmdGainCodeB_clip1mdvgagainIndex_MASK(rev)  (0xf << ACPHY_Core0clipmdGainCodeB_clip1mdvgagainIndex_SHIFT(rev))
#define ACPHY_Core0clipmdGainCodeB_clip1mdBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core0clipmdGainCodeB_clip1mdBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core0clipmdGainCodeB_clip1mdBiQ1Index_SHIFT(rev))
#define ACPHY_Core0clipmdGainCodeB_clip1mdBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core0clipmdGainCodeB_clip1mdBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core0clipmdGainCodeB_clip1mdBiQ0Index_SHIFT(rev))
#define ACPHY_Core0clipmdGainCodeB_clip1mdTrTxIndex_SHIFT(rev)    3
#define ACPHY_Core0clipmdGainCodeB_clip1mdTrTxIndex_MASK(rev)     (0x1 << ACPHY_Core0clipmdGainCodeB_clip1mdTrTxIndex_SHIFT(rev))
#define ACPHY_Core0clipmdGainCodeB_clip1mdTrRxIndex_SHIFT(rev)    2
#define ACPHY_Core0clipmdGainCodeB_clip1mdTrRxIndex_MASK(rev)     (0x1 << ACPHY_Core0clipmdGainCodeB_clip1mdTrRxIndex_SHIFT(rev))
#define ACPHY_Core0clipmdGainCodeB_clip1mdLna1Byp_SHIFT(rev)      1
#define ACPHY_Core0clipmdGainCodeB_clip1mdLna1Byp_MASK(rev)       (0x1 << ACPHY_Core0clipmdGainCodeB_clip1mdLna1Byp_SHIFT(rev))

/* Register ACPHY_Core0cliploGainCodeA */
#define ACPHY_Core0cliploGainCodeA(rev)                             0x6e2
#define ACPHY_Core0cliploGainCodeA_clip1lomixergainIndex_SHIFT(rev) 7
#define ACPHY_Core0cliploGainCodeA_clip1lomixergainIndex_MASK(rev)  (0xf << ACPHY_Core0cliploGainCodeA_clip1lomixergainIndex_SHIFT(rev))
#define ACPHY_Core0cliploGainCodeA_clip1lolna2Index_SHIFT(rev)      4
#define ACPHY_Core0cliploGainCodeA_clip1lolna2Index_MASK(rev)       (0x7 << ACPHY_Core0cliploGainCodeA_clip1lolna2Index_SHIFT(rev))
#define ACPHY_Core0cliploGainCodeA_clip1loLnaIndex_SHIFT(rev)       1
#define ACPHY_Core0cliploGainCodeA_clip1loLnaIndex_MASK(rev)        (0x7 << ACPHY_Core0cliploGainCodeA_clip1loLnaIndex_SHIFT(rev))
#define ACPHY_Core0cliploGainCodeA_clip1loextLnaIndex_SHIFT(rev)    0
#define ACPHY_Core0cliploGainCodeA_clip1loextLnaIndex_MASK(rev)     (0x1 << ACPHY_Core0cliploGainCodeA_clip1loextLnaIndex_SHIFT(rev))

/* Register ACPHY_Core0cliploGainCodeB */
#define ACPHY_Core0cliploGainCodeB(rev)                           0x6e3
#define ACPHY_Core0cliploGainCodeB_clip1lovgagainIndex_SHIFT(rev) 12
#define ACPHY_Core0cliploGainCodeB_clip1lovgagainIndex_MASK(rev)  (0xf << ACPHY_Core0cliploGainCodeB_clip1lovgagainIndex_SHIFT(rev))
#define ACPHY_Core0cliploGainCodeB_clip1loBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core0cliploGainCodeB_clip1loBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core0cliploGainCodeB_clip1loBiQ1Index_SHIFT(rev))
#define ACPHY_Core0cliploGainCodeB_clip1loBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core0cliploGainCodeB_clip1loBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core0cliploGainCodeB_clip1loBiQ0Index_SHIFT(rev))
#define ACPHY_Core0cliploGainCodeB_clip1loTrTxIndex_SHIFT(rev)    3
#define ACPHY_Core0cliploGainCodeB_clip1loTrTxIndex_MASK(rev)     (0x1 << ACPHY_Core0cliploGainCodeB_clip1loTrTxIndex_SHIFT(rev))
#define ACPHY_Core0cliploGainCodeB_clip1loTrRxIndex_SHIFT(rev)    2
#define ACPHY_Core0cliploGainCodeB_clip1loTrRxIndex_MASK(rev)     (0x1 << ACPHY_Core0cliploGainCodeB_clip1loTrRxIndex_SHIFT(rev))
#define ACPHY_Core0cliploGainCodeB_clip1loLna1Byp_SHIFT(rev)      1
#define ACPHY_Core0cliploGainCodeB_clip1loLna1Byp_MASK(rev)       (0x1 << ACPHY_Core0cliploGainCodeB_clip1loLna1Byp_SHIFT(rev))

/* Register ACPHY_Core0clip2GainCodeA */
#define ACPHY_Core0clip2GainCodeA(rev)                           0x6e4
#define ACPHY_Core0clip2GainCodeA_clip2mixergainIndex_SHIFT(rev) 7
#define ACPHY_Core0clip2GainCodeA_clip2mixergainIndex_MASK(rev)  (0xf << ACPHY_Core0clip2GainCodeA_clip2mixergainIndex_SHIFT(rev))
#define ACPHY_Core0clip2GainCodeA_clip2lna2Index_SHIFT(rev)      4
#define ACPHY_Core0clip2GainCodeA_clip2lna2Index_MASK(rev)       (0x7 << ACPHY_Core0clip2GainCodeA_clip2lna2Index_SHIFT(rev))
#define ACPHY_Core0clip2GainCodeA_clip2LnaIndex_SHIFT(rev)       1
#define ACPHY_Core0clip2GainCodeA_clip2LnaIndex_MASK(rev)        (0x7 << ACPHY_Core0clip2GainCodeA_clip2LnaIndex_SHIFT(rev))
#define ACPHY_Core0clip2GainCodeA_cllip2extLnaIndex_SHIFT(rev)   0
#define ACPHY_Core0clip2GainCodeA_cllip2extLnaIndex_MASK(rev)    (0x1 << ACPHY_Core0clip2GainCodeA_cllip2extLnaIndex_SHIFT(rev))

/* Register ACPHY_Core0clip2GainCodeB */
#define ACPHY_Core0clip2GainCodeB(rev)                         0x6e5
#define ACPHY_Core0clip2GainCodeB_clip2vgagainIndex_SHIFT(rev) 12
#define ACPHY_Core0clip2GainCodeB_clip2vgagainIndex_MASK(rev)  (0xf << ACPHY_Core0clip2GainCodeB_clip2vgagainIndex_SHIFT(rev))
#define ACPHY_Core0clip2GainCodeB_clip2BiQ1Index_SHIFT(rev)    8
#define ACPHY_Core0clip2GainCodeB_clip2BiQ1Index_MASK(rev)     (0x7 << ACPHY_Core0clip2GainCodeB_clip2BiQ1Index_SHIFT(rev))
#define ACPHY_Core0clip2GainCodeB_clip2BiQ0Index_SHIFT(rev)    4
#define ACPHY_Core0clip2GainCodeB_clip2BiQ0Index_MASK(rev)     (0x7 << ACPHY_Core0clip2GainCodeB_clip2BiQ0Index_SHIFT(rev))
#define ACPHY_Core0clip2GainCodeB_clip2TRTxIndex_SHIFT(rev)    3
#define ACPHY_Core0clip2GainCodeB_clip2TRTxIndex_MASK(rev)     (0x1 << ACPHY_Core0clip2GainCodeB_clip2TRTxIndex_SHIFT(rev))
#define ACPHY_Core0clip2GainCodeB_clip2TRRxIndex_SHIFT(rev)    2
#define ACPHY_Core0clip2GainCodeB_clip2TRRxIndex_MASK(rev)     (0x1 << ACPHY_Core0clip2GainCodeB_clip2TRRxIndex_SHIFT(rev))
#define ACPHY_Core0clip2GainCodeB_clip2Lna1Byp_SHIFT(rev)      1
#define ACPHY_Core0clip2GainCodeB_clip2Lna1Byp_MASK(rev)       (0x1 << ACPHY_Core0clip2GainCodeB_clip2Lna1Byp_SHIFT(rev))

/* Register ACPHY_Core0_BiQuad_MaxGain */
#define ACPHY_Core0_BiQuad_MaxGain(rev)                         0x6e6
#define ACPHY_Core0_BiQuad_MaxGain_adcExtraBackOffdb_SHIFT(rev) 8
#define ACPHY_Core0_BiQuad_MaxGain_adcExtraBackOffdb_MASK(rev)  (0xff << ACPHY_Core0_BiQuad_MaxGain_adcExtraBackOffdb_SHIFT(rev))
#define ACPHY_Core0_BiQuad_MaxGain_BiQuad_MaxGain_SHIFT(rev)    0
#define ACPHY_Core0_BiQuad_MaxGain_BiQuad_MaxGain_MASK(rev)     (0xff << ACPHY_Core0_BiQuad_MaxGain_BiQuad_MaxGain_SHIFT(rev))

/* Register ACPHY_Core0lpfQ */
#define ACPHY_Core0lpfQ(rev)                      0x6e7
#define ACPHY_Core0lpfQ_lpfqOvr_SHIFT(rev)        0
#define ACPHY_Core0lpfQ_lpfqOvr_MASK(rev)         (0x1ff << ACPHY_Core0lpfQ_lpfqOvr_SHIFT(rev))
#define ACPHY_Core0lpfQ_maxtiagainindx_SHIFT(rev) 9
#define ACPHY_Core0lpfQ_maxtiagainindx_MASK(rev)  (0xf << ACPHY_Core0lpfQ_maxtiagainindx_SHIFT(rev))

/* Register ACPHY_Core0HpFBw */
#define ACPHY_Core0HpFBw(rev)                       0x6e8
#define ACPHY_Core0HpFBw_maxAnalogGaindb_SHIFT(rev) 8
#define ACPHY_Core0HpFBw_maxAnalogGaindb_MASK(rev)  (0xff << ACPHY_Core0HpFBw_maxAnalogGaindb_SHIFT(rev))
#define ACPHY_Core0HpFBw_hpfbWval_SHIFT(rev)        0
#define ACPHY_Core0HpFBw_hpfbWval_MASK(rev)         (0xff << ACPHY_Core0HpFBw_hpfbWval_SHIFT(rev))

/* Register ACPHY_Core0_TargetVar_log2 */
#define ACPHY_Core0_TargetVar_log2(rev)                      0x6e9
#define ACPHY_Core0_TargetVar_log2_targetVar_log2_SHIFT(rev) 0
#define ACPHY_Core0_TargetVar_log2_targetVar_log2_MASK(rev)  (0x3ff << ACPHY_Core0_TargetVar_log2_targetVar_log2_SHIFT(rev))

/* Register ACPHY_Core0PreClip1Threshold */
#define ACPHY_Core0PreClip1Threshold(rev)                         0x6eb
#define ACPHY_Core0PreClip1Threshold_PreClip1Threshold_SHIFT(rev) 0
#define ACPHY_Core0PreClip1Threshold_PreClip1Threshold_MASK(rev)  (0xffff << ACPHY_Core0PreClip1Threshold_PreClip1Threshold_SHIFT(rev))

/* Register ACPHY_Core0PreClip2Threshold */
#define ACPHY_Core0PreClip2Threshold(rev)                         0x6ec
#define ACPHY_Core0PreClip2Threshold_PreClip2Threshold_SHIFT(rev) 0
#define ACPHY_Core0PreClip2Threshold_PreClip2Threshold_MASK(rev)  (0xffff << ACPHY_Core0PreClip2Threshold_PreClip2Threshold_SHIFT(rev))

/* Register ACPHY_Core0Adcclip */
#define ACPHY_Core0Adcclip(rev)                       0x6ed
#define ACPHY_Core0Adcclip_adc_clip_cnt_th_SHIFT(rev) 0
#define ACPHY_Core0Adcclip_adc_clip_cnt_th_MASK(rev)  (0xff << ACPHY_Core0Adcclip_adc_clip_cnt_th_SHIFT(rev))

/* Register ACPHY_Core0RssiClipMuxSel */
#define ACPHY_Core0RssiClipMuxSel(rev)                             0x6ee
#define ACPHY_Core0RssiClipMuxSel_fastAgcNbClipMuxSel_SHIFT(rev)   0
#define ACPHY_Core0RssiClipMuxSel_fastAgcNbClipMuxSel_MASK(rev)    (0x3 << ACPHY_Core0RssiClipMuxSel_fastAgcNbClipMuxSel_SHIFT(rev))
#define ACPHY_Core0RssiClipMuxSel_fastAgcW1ClipMuxSel_SHIFT(rev)   2
#define ACPHY_Core0RssiClipMuxSel_fastAgcW1ClipMuxSel_MASK(rev)    (0x3 << ACPHY_Core0RssiClipMuxSel_fastAgcW1ClipMuxSel_SHIFT(rev))
#define ACPHY_Core0RssiClipMuxSel_fastAgcW3ClipMuxSel_SHIFT(rev)   4
#define ACPHY_Core0RssiClipMuxSel_fastAgcW3ClipMuxSel_MASK(rev)    (0x1 << ACPHY_Core0RssiClipMuxSel_fastAgcW3ClipMuxSel_SHIFT(rev))
#define ACPHY_Core0RssiClipMuxSel_fastAgcW1ClipMix1stEn_SHIFT(rev) 5
#define ACPHY_Core0RssiClipMuxSel_fastAgcW1ClipMix1stEn_MASK(rev)  (0x1 << ACPHY_Core0RssiClipMuxSel_fastAgcW1ClipMix1stEn_SHIFT(rev))
#define ACPHY_Core0RssiClipMuxSel_fastAgcW0ClipMuxSel_SHIFT(rev)   6
#define ACPHY_Core0RssiClipMuxSel_fastAgcW0ClipMuxSel_MASK(rev)    (0x3 << ACPHY_Core0RssiClipMuxSel_fastAgcW0ClipMuxSel_SHIFT(rev))
#define ACPHY_Core0RssiClipMuxSel_fastAgcW0ClipCntTh_SHIFT(rev)    8
#define ACPHY_Core0RssiClipMuxSel_fastAgcW0ClipCntTh_MASK(rev)     (0xff << ACPHY_Core0RssiClipMuxSel_fastAgcW0ClipCntTh_SHIFT(rev))

/* Register ACPHY_Core0FastAgcClipCntTh */
#define ACPHY_Core0FastAgcClipCntTh(rev)                          0x6ef
#define ACPHY_Core0FastAgcClipCntTh_fastAgcNbClipCntTh_SHIFT(rev) 0
#define ACPHY_Core0FastAgcClipCntTh_fastAgcNbClipCntTh_MASK(rev)  (0xff << ACPHY_Core0FastAgcClipCntTh_fastAgcNbClipCntTh_SHIFT(rev))
#define ACPHY_Core0FastAgcClipCntTh_fastAgcW1ClipCntTh_SHIFT(rev) 8
#define ACPHY_Core0FastAgcClipCntTh_fastAgcW1ClipCntTh_MASK(rev)  (0xff << ACPHY_Core0FastAgcClipCntTh_fastAgcW1ClipCntTh_SHIFT(rev))

/* Register ACPHY_Core0SsAgcW1ClipCntTh */
#define ACPHY_Core0SsAgcW1ClipCntTh(rev)                          0x6f0
#define ACPHY_Core0SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core0SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_MASK(rev)  (0xff << ACPHY_Core0SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_SHIFT(rev))
#define ACPHY_Core0SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core0SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_MASK(rev)  (0xff << ACPHY_Core0SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core0SsAgcW2ClipCntTh */
#define ACPHY_Core0SsAgcW2ClipCntTh(rev)                          0x6f1
#define ACPHY_Core0SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core0SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_MASK(rev)  (0xff << ACPHY_Core0SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_SHIFT(rev))
#define ACPHY_Core0SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core0SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_MASK(rev)  (0xff << ACPHY_Core0SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core0SsAgcNbClipCntTh1 */
#define ACPHY_Core0SsAgcNbClipCntTh1(rev)                          0x6f2
#define ACPHY_Core0SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core0SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_MASK(rev)  (0xff << ACPHY_Core0SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_SHIFT(rev))
#define ACPHY_Core0SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core0SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_MASK(rev)  (0xff << ACPHY_Core0SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core0ssClipGainTR */
#define ACPHY_Core0ssClipGainTR(rev)                           0x6f4
#define ACPHY_Core0ssClipGainTR_ssClipGainTrTxIndex_SHIFT(rev) 0
#define ACPHY_Core0ssClipGainTR_ssClipGainTrTxIndex_MASK(rev)  (0x1 << ACPHY_Core0ssClipGainTR_ssClipGainTrTxIndex_SHIFT(rev))
#define ACPHY_Core0ssClipGainTR_ssClipGainTrRxIndex_SHIFT(rev) 1
#define ACPHY_Core0ssClipGainTR_ssClipGainTrRxIndex_MASK(rev)  (0x1 << ACPHY_Core0ssClipGainTR_ssClipGainTrRxIndex_SHIFT(rev))
#define ACPHY_Core0ssClipGainTR_ssagc_hpf_bw_idx_th_SHIFT(rev) 2
#define ACPHY_Core0ssClipGainTR_ssagc_hpf_bw_idx_th_MASK(rev)  (0x1f << ACPHY_Core0ssClipGainTR_ssagc_hpf_bw_idx_th_SHIFT(rev))

/* Register ACPHY_RxStatPwrOffset0 */
#define ACPHY_RxStatPwrOffset0(rev)                             0x6f7
#define ACPHY_RxStatPwrOffset0_rx_status_pwr_offset0_SHIFT(rev) 0
#define ACPHY_RxStatPwrOffset0_rx_status_pwr_offset0_MASK(rev)  (0xff << ACPHY_RxStatPwrOffset0_rx_status_pwr_offset0_SHIFT(rev))
#define ACPHY_RxStatPwrOffset0_use_gainVar_for_rssi0_SHIFT(rev) 8
#define ACPHY_RxStatPwrOffset0_use_gainVar_for_rssi0_MASK(rev)  (0x1 << ACPHY_RxStatPwrOffset0_use_gainVar_for_rssi0_SHIFT(rev))
#define ACPHY_RxStatPwrOffset0_en_clip_detect_adc0_SHIFT(rev)   9
#define ACPHY_RxStatPwrOffset0_en_clip_detect_adc0_MASK(rev)    (0x1 << ACPHY_RxStatPwrOffset0_en_clip_detect_adc0_SHIFT(rev))

/* Register ACPHY_Core0_BPHY_TargetVar_log2_pt8us */
#define ACPHY_Core0_BPHY_TargetVar_log2_pt8us(rev)                             (ACREV_GE(rev,2) ? 0x6f8 : INVALID_ADDRESS)
#define ACPHY_Core0_BPHY_TargetVar_log2_pt8us_bphy_targetVar_log2_pt8us_SHIFT(rev) 0
#define ACPHY_Core0_BPHY_TargetVar_log2_pt8us_bphy_targetVar_log2_pt8us_MASK(rev) (0x3ff << ACPHY_Core0_BPHY_TargetVar_log2_pt8us_bphy_targetVar_log2_pt8us_SHIFT(rev))

/* Register ACPHY_Core0_TRLossValue */
#define ACPHY_Core0_TRLossValue(rev)                      0x6f9
#define ACPHY_Core0_TRLossValue_freqGainRLoss0_SHIFT(rev) 0
#define ACPHY_Core0_TRLossValue_freqGainRLoss0_MASK(rev)  (0x7f << ACPHY_Core0_TRLossValue_freqGainRLoss0_SHIFT(rev))
#define ACPHY_Core0_TRLossValue_freqGainTLoss0_SHIFT(rev) 8
#define ACPHY_Core0_TRLossValue_freqGainTLoss0_MASK(rev)  (0x7f << ACPHY_Core0_TRLossValue_freqGainTLoss0_SHIFT(rev))

/* Register ACPHY_Core0_lna1BypVals */
#define ACPHY_Core0_lna1BypVals(rev)                      0x6fa
#define ACPHY_Core0_lna1BypVals_lna1BypEn0_SHIFT(rev)     0
#define ACPHY_Core0_lna1BypVals_lna1BypEn0_MASK(rev)      (0x1 << ACPHY_Core0_lna1BypVals_lna1BypEn0_SHIFT(rev))
#define ACPHY_Core0_lna1BypVals_lna1BypIndex0_SHIFT(rev)  1
#define ACPHY_Core0_lna1BypVals_lna1BypIndex0_MASK(rev)   (0x7 << ACPHY_Core0_lna1BypVals_lna1BypIndex0_SHIFT(rev))
#define ACPHY_Core0_lna1BypVals_lna1BypGain0_SHIFT(rev)   4
#define ACPHY_Core0_lna1BypVals_lna1BypGain0_MASK(rev)    (0xff << ACPHY_Core0_lna1BypVals_lna1BypGain0_SHIFT(rev))
#define ACPHY_Core0_lna1BypVals_tiny_tia_mode0_SHIFT(rev) 12
#define ACPHY_Core0_lna1BypVals_tiny_tia_mode0_MASK(rev)  (0x1 << ACPHY_Core0_lna1BypVals_tiny_tia_mode0_SHIFT(rev))

/* Register ACPHY_Core0_RSSIMuxSel1 */
#define ACPHY_Core0_RSSIMuxSel1(rev)                        (ACREV_GE(rev,2) ? 0x6fb : INVALID_ADDRESS)
#define ACPHY_Core0_RSSIMuxSel1_wrssi1_sel_low0_SHIFT(rev)  0
#define ACPHY_Core0_RSSIMuxSel1_wrssi1_sel_low0_MASK(rev)   (0x3 << ACPHY_Core0_RSSIMuxSel1_wrssi1_sel_low0_SHIFT(rev))
#define ACPHY_Core0_RSSIMuxSel1_wrssi1_sel_mid0_SHIFT(rev)  2
#define ACPHY_Core0_RSSIMuxSel1_wrssi1_sel_mid0_MASK(rev)   (0x3 << ACPHY_Core0_RSSIMuxSel1_wrssi1_sel_mid0_SHIFT(rev))
#define ACPHY_Core0_RSSIMuxSel1_wrssi1_sel_high0_SHIFT(rev) 4
#define ACPHY_Core0_RSSIMuxSel1_wrssi1_sel_high0_MASK(rev)  (0x3 << ACPHY_Core0_RSSIMuxSel1_wrssi1_sel_high0_SHIFT(rev))
#define ACPHY_Core0_RSSIMuxSel1_wrssi2_sel_low0_SHIFT(rev)  6
#define ACPHY_Core0_RSSIMuxSel1_wrssi2_sel_low0_MASK(rev)   (0x3 << ACPHY_Core0_RSSIMuxSel1_wrssi2_sel_low0_SHIFT(rev))
#define ACPHY_Core0_RSSIMuxSel1_wrssi2_sel_mid0_SHIFT(rev)  8
#define ACPHY_Core0_RSSIMuxSel1_wrssi2_sel_mid0_MASK(rev)   (0x3 << ACPHY_Core0_RSSIMuxSel1_wrssi2_sel_mid0_SHIFT(rev))
#define ACPHY_Core0_RSSIMuxSel1_wrssi2_sel_high0_SHIFT(rev) 10
#define ACPHY_Core0_RSSIMuxSel1_wrssi2_sel_high0_MASK(rev)  (0x3 << ACPHY_Core0_RSSIMuxSel1_wrssi2_sel_high0_SHIFT(rev))

/* Register ACPHY_Core0_RSSIMuxSel2 */
#define ACPHY_Core0_RSSIMuxSel2(rev)                     (ACREV_GE(rev,2) ? 0x6fc : INVALID_ADDRESS)
#define ACPHY_Core0_RSSIMuxSel2_wrssi3_sel_00_SHIFT(rev) 0
#define ACPHY_Core0_RSSIMuxSel2_wrssi3_sel_00_MASK(rev)  (0x3 << ACPHY_Core0_RSSIMuxSel2_wrssi3_sel_00_SHIFT(rev))
#define ACPHY_Core0_RSSIMuxSel2_wrssi3_sel_10_SHIFT(rev) 2
#define ACPHY_Core0_RSSIMuxSel2_wrssi3_sel_10_MASK(rev)  (0x3 << ACPHY_Core0_RSSIMuxSel2_wrssi3_sel_10_SHIFT(rev))
#define ACPHY_Core0_RSSIMuxSel2_wrssi3_sel_20_SHIFT(rev) 4
#define ACPHY_Core0_RSSIMuxSel2_wrssi3_sel_20_MASK(rev)  (0x3 << ACPHY_Core0_RSSIMuxSel2_wrssi3_sel_20_SHIFT(rev))
#define ACPHY_Core0_RSSIMuxSel2_nrssi_sel_00_SHIFT(rev)  6
#define ACPHY_Core0_RSSIMuxSel2_nrssi_sel_00_MASK(rev)   (0x3 << ACPHY_Core0_RSSIMuxSel2_nrssi_sel_00_SHIFT(rev))
#define ACPHY_Core0_RSSIMuxSel2_nrssi_sel_10_SHIFT(rev)  8
#define ACPHY_Core0_RSSIMuxSel2_nrssi_sel_10_MASK(rev)   (0x3 << ACPHY_Core0_RSSIMuxSel2_nrssi_sel_10_SHIFT(rev))
#define ACPHY_Core0_RSSIMuxSel2_nrssi_sel_20_SHIFT(rev)  10
#define ACPHY_Core0_RSSIMuxSel2_nrssi_sel_20_MASK(rev)   (0x3 << ACPHY_Core0_RSSIMuxSel2_nrssi_sel_20_SHIFT(rev))

/* Register ACPHY_Core0_HTPktGainELNAIndex */
#define ACPHY_Core0_HTPktGainELNAIndex(rev)                                    (ACREV_GE(rev,5) ? 0x6fd : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x6fd : 0x6fb)))
#define ACPHY_Core0_HTPktGainELNAIndex_htpktgain_freeze_ext_lna_gain0_SHIFT(rev) 0
#define ACPHY_Core0_HTPktGainELNAIndex_htpktgain_freeze_ext_lna_gain0_MASK(rev) (0x1 << ACPHY_Core0_HTPktGainELNAIndex_htpktgain_freeze_ext_lna_gain0_SHIFT(rev))
#define ACPHY_Core0_HTPktGainELNAIndex_min_gain_for_extlna_en0_SHIFT(rev)      1
#define ACPHY_Core0_HTPktGainELNAIndex_min_gain_for_extlna_en0_MASK(rev)       (0x1 << ACPHY_Core0_HTPktGainELNAIndex_min_gain_for_extlna_en0_SHIFT(rev))
#define ACPHY_Core0_HTPktGainELNAIndex_antWeightsOvrVal_SHIFT(rev)             2
#define ACPHY_Core0_HTPktGainELNAIndex_antWeightsOvrVal_MASK(rev)              (0xff << ACPHY_Core0_HTPktGainELNAIndex_antWeightsOvrVal_SHIFT(rev))

/* Register ACPHY_Core0DSSScckPktGain */
#define ACPHY_Core0DSSScckPktGain(rev)                                  (ACREV_GE(rev,18) ? 0x6fe : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x6fe : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x6fe : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x6fe : INVALID_ADDRESS)))))))
#define ACPHY_Core0DSSScckPktGain_dsss_cck_maxAnalogGaindb_SHIFT(rev)   8
#define ACPHY_Core0DSSScckPktGain_dsss_cck_maxAnalogGaindb_MASK(rev)    (0xff << ACPHY_Core0DSSScckPktGain_dsss_cck_maxAnalogGaindb_SHIFT(rev))
#define ACPHY_Core0DSSScckPktGain_dsss_cck_adcExtraBackOffdb_SHIFT(rev) 0
#define ACPHY_Core0DSSScckPktGain_dsss_cck_adcExtraBackOffdb_MASK(rev)  (0xff << ACPHY_Core0DSSScckPktGain_dsss_cck_adcExtraBackOffdb_SHIFT(rev))

/* Register ACPHY_crsminpoweroffset0 */
#define ACPHY_crsminpoweroffset0(rev)                          0x710
#define ACPHY_crsminpoweroffset0_crsminpowerOffsetu_SHIFT(rev) 8
#define ACPHY_crsminpoweroffset0_crsminpowerOffsetu_MASK(rev)  (0xff << ACPHY_crsminpoweroffset0_crsminpowerOffsetu_SHIFT(rev))
#define ACPHY_crsminpoweroffset0_crsminpowerOffsetl_SHIFT(rev) 0
#define ACPHY_crsminpoweroffset0_crsminpowerOffsetl_MASK(rev)  (0xff << ACPHY_crsminpoweroffset0_crsminpowerOffsetl_SHIFT(rev))

/* Register ACPHY_crsminpoweroffsetSub10 */
#define ACPHY_crsminpoweroffsetSub10(rev)                              0x711
#define ACPHY_crsminpoweroffsetSub10_crsminpowerOffsetuSub1_SHIFT(rev) 8
#define ACPHY_crsminpoweroffsetSub10_crsminpowerOffsetuSub1_MASK(rev)  (0xff << ACPHY_crsminpoweroffsetSub10_crsminpowerOffsetuSub1_SHIFT(rev))
#define ACPHY_crsminpoweroffsetSub10_crsminpowerOffsetlSub1_SHIFT(rev) 0
#define ACPHY_crsminpoweroffsetSub10_crsminpowerOffsetlSub1_MASK(rev)  (0xff << ACPHY_crsminpoweroffsetSub10_crsminpowerOffsetlSub1_SHIFT(rev))

/* Register ACPHY_crsmfminpoweroffset0 */
#define ACPHY_crsmfminpoweroffset0(rev)                            0x712
#define ACPHY_crsmfminpoweroffset0_crsmfminpowerOffsetu_SHIFT(rev) 8
#define ACPHY_crsmfminpoweroffset0_crsmfminpowerOffsetu_MASK(rev)  (0xff << ACPHY_crsmfminpoweroffset0_crsmfminpowerOffsetu_SHIFT(rev))
#define ACPHY_crsmfminpoweroffset0_crsmfminpowerOffsetl_SHIFT(rev) 0
#define ACPHY_crsmfminpoweroffset0_crsmfminpowerOffsetl_MASK(rev)  (0xff << ACPHY_crsmfminpoweroffset0_crsmfminpowerOffsetl_SHIFT(rev))

/* Register ACPHY_crsmfminpoweroffsetSub10 */
#define ACPHY_crsmfminpoweroffsetSub10(rev)                                0x713
#define ACPHY_crsmfminpoweroffsetSub10_crsmfminpowerOffsetuSub1_SHIFT(rev) 8
#define ACPHY_crsmfminpoweroffsetSub10_crsmfminpowerOffsetuSub1_MASK(rev)  (0xff << ACPHY_crsmfminpoweroffsetSub10_crsmfminpowerOffsetuSub1_SHIFT(rev))
#define ACPHY_crsmfminpoweroffsetSub10_crsmfminpowerOffsetlSub1_SHIFT(rev) 0
#define ACPHY_crsmfminpoweroffsetSub10_crsmfminpowerOffsetlSub1_MASK(rev)  (0xff << ACPHY_crsmfminpoweroffsetSub10_crsmfminpowerOffsetlSub1_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideTxPus0 */
#define ACPHY_RfctrlOverrideTxPus0(rev)                           0x720
#define ACPHY_RfctrlOverrideTxPus0_txrf_pwrup_SHIFT(rev)          0
#define ACPHY_RfctrlOverrideTxPus0_txrf_pwrup_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideTxPus0_txrf_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus0_pa_pwrup_SHIFT(rev)            1
#define ACPHY_RfctrlOverrideTxPus0_pa_pwrup_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideTxPus0_pa_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus0_txrf_bias_reset_SHIFT(rev)     2
#define ACPHY_RfctrlOverrideTxPus0_txrf_bias_reset_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideTxPus0_txrf_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus0_pa_bias_reset_SHIFT(rev)       3
#define ACPHY_RfctrlOverrideTxPus0_pa_bias_reset_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideTxPus0_pa_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus0_lpf_pu_SHIFT(rev)              4
#define ACPHY_RfctrlOverrideTxPus0_lpf_pu_MASK(rev)               (0x1 << ACPHY_RfctrlOverrideTxPus0_lpf_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus0_lpf_bq1_pu_SHIFT(rev)          5
#define ACPHY_RfctrlOverrideTxPus0_lpf_bq1_pu_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideTxPus0_lpf_bq1_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus0_lpf_bq2_pu_SHIFT(rev)          6
#define ACPHY_RfctrlOverrideTxPus0_lpf_bq2_pu_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideTxPus0_lpf_bq2_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus0_logen_pwrup_SHIFT(rev)         7
#define ACPHY_RfctrlOverrideTxPus0_logen_pwrup_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideTxPus0_logen_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus0_logen_reset_SHIFT(rev)         8
#define ACPHY_RfctrlOverrideTxPus0_logen_reset_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideTxPus0_logen_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus0_bg_pulse_SHIFT(rev)            9
#define ACPHY_RfctrlOverrideTxPus0_bg_pulse_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideTxPus0_bg_pulse_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus0_logen_mimodes_pwrup_SHIFT(rev) 10
#define ACPHY_RfctrlOverrideTxPus0_logen_mimodes_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideTxPus0_logen_mimodes_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus0_logen_mimosrc_pwrup_SHIFT(rev) 11
#define ACPHY_RfctrlOverrideTxPus0_logen_mimosrc_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideTxPus0_logen_mimosrc_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus0_logen5g_lob_pwrup_SHIFT(rev)   10
#define ACPHY_RfctrlOverrideTxPus0_logen5g_lob_pwrup_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideTxPus0_logen5g_lob_pwrup_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideRxPus0 */
#define ACPHY_RfctrlOverrideRxPus0(rev)                              0x721
#define ACPHY_RfctrlOverrideRxPus0_fast_nap_bias_pu_SHIFT(rev)       0
#define ACPHY_RfctrlOverrideRxPus0_fast_nap_bias_pu_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideRxPus0_fast_nap_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus0_logen_rx_bias_reset_SHIFT(rev)    1
#define ACPHY_RfctrlOverrideRxPus0_logen_rx_bias_reset_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideRxPus0_logen_rx_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus0_logen_rx_pwrup_SHIFT(rev)         2
#define ACPHY_RfctrlOverrideRxPus0_logen_rx_pwrup_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideRxPus0_logen_rx_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus0_rxrf_pwrup_SHIFT(rev)             3
#define ACPHY_RfctrlOverrideRxPus0_rxrf_pwrup_MASK(rev)              (0x1 << ACPHY_RfctrlOverrideRxPus0_rxrf_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus0_rxrf_5G_pwrup_SHIFT(rev)          4
#define ACPHY_RfctrlOverrideRxPus0_rxrf_5G_pwrup_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideRxPus0_rxrf_5G_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus0_rxrf_lna2_pwrup_SHIFT(rev)        5
#define ACPHY_RfctrlOverrideRxPus0_rxrf_lna2_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideRxPus0_rxrf_lna2_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus0_rxrf_lna1_pwrup_SHIFT(rev)        6
#define ACPHY_RfctrlOverrideRxPus0_rxrf_lna1_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideRxPus0_rxrf_lna1_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus0_rxrf_lna1_5G_pwrup_SHIFT(rev)     7
#define ACPHY_RfctrlOverrideRxPus0_rxrf_lna1_5G_pwrup_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideRxPus0_rxrf_lna1_5G_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus0_lpf_pu_dc_SHIFT(rev)              8
#define ACPHY_RfctrlOverrideRxPus0_lpf_pu_dc_MASK(rev)               (0x1 << ACPHY_RfctrlOverrideRxPus0_lpf_pu_dc_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus0_tia_DC_loop_PU_SHIFT(rev)         9
#define ACPHY_RfctrlOverrideRxPus0_tia_DC_loop_PU_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideRxPus0_tia_DC_loop_PU_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus0_rssi_wb1a_pu_SHIFT(rev)           10
#define ACPHY_RfctrlOverrideRxPus0_rssi_wb1a_pu_MASK(rev)            (0x1 << ACPHY_RfctrlOverrideRxPus0_rssi_wb1a_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus0_rssi_wb1g_pu_SHIFT(rev)           11
#define ACPHY_RfctrlOverrideRxPus0_rssi_wb1g_pu_MASK(rev)            (0x1 << ACPHY_RfctrlOverrideRxPus0_rssi_wb1g_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus0_rxrf_lna2_wrssi2_pwrup_SHIFT(rev) 12
#define ACPHY_RfctrlOverrideRxPus0_rxrf_lna2_wrssi2_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideRxPus0_rxrf_lna2_wrssi2_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus0_lpf_nrssi_pwrup_SHIFT(rev)        13
#define ACPHY_RfctrlOverrideRxPus0_lpf_nrssi_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideRxPus0_lpf_nrssi_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus0_lpf_wrssi3_pwrup_SHIFT(rev)       14
#define ACPHY_RfctrlOverrideRxPus0_lpf_wrssi3_pwrup_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideRxPus0_lpf_wrssi3_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus0_rxrf_bias_reset_SHIFT(rev)        15
#define ACPHY_RfctrlOverrideRxPus0_rxrf_bias_reset_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideRxPus0_rxrf_bias_reset_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideGains0 */
#define ACPHY_RfctrlOverrideGains0(rev)                      0x722
#define ACPHY_RfctrlOverrideGains0_txgain_SHIFT(rev)         0
#define ACPHY_RfctrlOverrideGains0_txgain_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideGains0_txgain_SHIFT(rev))
#define ACPHY_RfctrlOverrideGains0_rxgain_SHIFT(rev)         1
#define ACPHY_RfctrlOverrideGains0_rxgain_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideGains0_rxgain_SHIFT(rev))
#define ACPHY_RfctrlOverrideGains0_lpf_bq1_gain_SHIFT(rev)   2
#define ACPHY_RfctrlOverrideGains0_lpf_bq1_gain_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideGains0_lpf_bq1_gain_SHIFT(rev))
#define ACPHY_RfctrlOverrideGains0_lpf_bq2_gain_SHIFT(rev)   3
#define ACPHY_RfctrlOverrideGains0_lpf_bq2_gain_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideGains0_lpf_bq2_gain_SHIFT(rev))
#define ACPHY_RfctrlOverrideGains0_rf2g_mix1st_en_SHIFT(rev) 4
#define ACPHY_RfctrlOverrideGains0_rf2g_mix1st_en_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideGains0_rf2g_mix1st_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideGains0_tia_high_gain_SHIFT(rev)  5
#define ACPHY_RfctrlOverrideGains0_tia_high_gain_MASK(rev)   (0x1 << ACPHY_RfctrlOverrideGains0_tia_high_gain_SHIFT(rev))
#define ACPHY_RfctrlOverrideGains0_txmxctrl_SHIFT(rev)       6
#define ACPHY_RfctrlOverrideGains0_txmxctrl_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideGains0_txmxctrl_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideLpfCT0 */
#define ACPHY_RfctrlOverrideLpfCT0(rev)                            0x723
#define ACPHY_RfctrlOverrideLpfCT0_lpf_q_biq2_SHIFT(rev)           0
#define ACPHY_RfctrlOverrideLpfCT0_lpf_q_biq2_MASK(rev)            (0x1 << ACPHY_RfctrlOverrideLpfCT0_lpf_q_biq2_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT0_lpf_dc_bw_SHIFT(rev)            1
#define ACPHY_RfctrlOverrideLpfCT0_lpf_dc_bw_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideLpfCT0_lpf_dc_bw_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT0_tia_HPC_SHIFT(rev)              2
#define ACPHY_RfctrlOverrideLpfCT0_tia_HPC_MASK(rev)               (0x1 << ACPHY_RfctrlOverrideLpfCT0_tia_HPC_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT0_lpf_bq1_bw_SHIFT(rev)           3
#define ACPHY_RfctrlOverrideLpfCT0_lpf_bq1_bw_MASK(rev)            (0x1 << ACPHY_RfctrlOverrideLpfCT0_lpf_bq1_bw_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT0_lpf_bq2_bw_SHIFT(rev)           4
#define ACPHY_RfctrlOverrideLpfCT0_lpf_bq2_bw_MASK(rev)            (0x1 << ACPHY_RfctrlOverrideLpfCT0_lpf_bq2_bw_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT0_lpf_dc_bypass_SHIFT(rev)        5
#define ACPHY_RfctrlOverrideLpfCT0_lpf_dc_bypass_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideLpfCT0_lpf_dc_bypass_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT0_tia_DC_loop_bypass_SHIFT(rev)   6
#define ACPHY_RfctrlOverrideLpfCT0_tia_DC_loop_bypass_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfCT0_tia_DC_loop_bypass_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT0_afe_DACbuf_fixed_cap_SHIFT(rev) 7
#define ACPHY_RfctrlOverrideLpfCT0_afe_DACbuf_fixed_cap_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideLpfCT0_afe_DACbuf_fixed_cap_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT0_afe_DACbuf_Cap_SHIFT(rev)       8
#define ACPHY_RfctrlOverrideLpfCT0_afe_DACbuf_Cap_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideLpfCT0_afe_DACbuf_Cap_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT0_lpf_g_mult_SHIFT(rev)           9
#define ACPHY_RfctrlOverrideLpfCT0_lpf_g_mult_MASK(rev)            (0x1 << ACPHY_RfctrlOverrideLpfCT0_lpf_g_mult_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT0_lpf_g_mult_rc_SHIFT(rev)        10
#define ACPHY_RfctrlOverrideLpfCT0_lpf_g_mult_rc_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideLpfCT0_lpf_g_mult_rc_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT0_lpf_rc_bw_SHIFT(rev)            11
#define ACPHY_RfctrlOverrideLpfCT0_lpf_rc_bw_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideLpfCT0_lpf_rc_bw_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideLpfSwtch0 */
#define ACPHY_RfctrlOverrideLpfSwtch0(rev)                        0x724
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_tia_bq1_SHIFT(rev)   0
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_tia_bq1_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_tia_bq1_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_iqcal_bq1_SHIFT(rev) 1
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_iqcal_bq1_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_iqcal_bq1_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_aux_bq1_SHIFT(rev)   2
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_aux_bq1_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_aux_bq1_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq1_bq2_SHIFT(rev)   3
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq1_bq2_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq1_bq2_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_dac_bq2_SHIFT(rev)   4
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_dac_bq2_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_dac_bq2_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_dac_rc_SHIFT(rev)    5
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_dac_rc_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_dac_rc_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq2_rc_SHIFT(rev)    6
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq2_rc_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq2_rc_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_dac_adc_SHIFT(rev)   7
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_dac_adc_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_dac_adc_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq1_adc_SHIFT(rev)   8
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq1_adc_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq1_adc_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq2_adc_SHIFT(rev)   9
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq2_adc_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq2_adc_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_dc_hold_SHIFT(rev)      10
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_dc_hold_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideLpfSwtch0_lpf_dc_hold_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideAfeCfg0 */
#define ACPHY_RfctrlOverrideAfeCfg0(rev)                              0x725
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqdac_pwrup_SHIFT(rev)        0
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqdac_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_iqdac_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_pwrup_SHIFT(rev)        1
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_reset_SHIFT(rev)        2
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_reset_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_rx_div4_en_SHIFT(rev)   3
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_rx_div4_en_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_rx_div4_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg0_afe_rst_clk_SHIFT(rev)            4
#define ACPHY_RfctrlOverrideAfeCfg0_afe_rst_clk_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_rst_clk_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_mode_SHIFT(rev)         5
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_mode_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_mode_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_flashhspd_SHIFT(rev)    6
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_flashhspd_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_flashhspd_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg0_afe_ctrl_flash17lvl_SHIFT(rev)    7
#define ACPHY_RfctrlOverrideAfeCfg0_afe_ctrl_flash17lvl_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_ctrl_flash17lvl_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_adc_bias_SHIFT(rev)     8
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_adc_bias_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_adc_bias_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_clamp_en_SHIFT(rev)     9
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_clamp_en_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_clamp_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_reset_ov_det_SHIFT(rev) 10
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_reset_ov_det_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_reset_ov_det_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_flash_only_SHIFT(rev)   11
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_flash_only_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_flash_only_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqdac_pd_partial_SHIFT(rev)   12
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqdac_pd_partial_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_iqdac_pd_partial_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg0_afe_hw_rst_override_SHIFT(rev)    13
#define ACPHY_RfctrlOverrideAfeCfg0_afe_hw_rst_override_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_hw_rst_override_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideLowPwrCfg0 */
#define ACPHY_RfctrlOverrideLowPwrCfg0(rev)                           0x726
#define ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_lna1_5G_low_ct_SHIFT(rev) 0
#define ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_lna1_5G_low_ct_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_lna1_5G_low_ct_SHIFT(rev))
#define ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_lna1_low_ct_SHIFT(rev)    1
#define ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_lna1_low_ct_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_lna1_low_ct_SHIFT(rev))
#define ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_lna2_gm_size_SHIFT(rev)   2
#define ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_lna2_gm_size_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_lna2_gm_size_SHIFT(rev))
#define ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_rxmix_gm_size_SHIFT(rev)  3
#define ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_rxmix_gm_size_MASK(rev)   (0x1 << ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_rxmix_gm_size_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideAuxTssi0 */
#define ACPHY_RfctrlOverrideAuxTssi0(rev)                           0x727
#define ACPHY_RfctrlOverrideAuxTssi0_afe_iqadc_aux_en_SHIFT(rev)    0
#define ACPHY_RfctrlOverrideAuxTssi0_afe_iqadc_aux_en_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideAuxTssi0_afe_iqadc_aux_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi0_amux_sel_port_SHIFT(rev)       1
#define ACPHY_RfctrlOverrideAuxTssi0_amux_sel_port_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideAuxTssi0_amux_sel_port_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi0_tssi_pu_SHIFT(rev)             2
#define ACPHY_RfctrlOverrideAuxTssi0_tssi_pu_MASK(rev)              (0x1 << ACPHY_RfctrlOverrideAuxTssi0_tssi_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi0_tssi_range_SHIFT(rev)          3
#define ACPHY_RfctrlOverrideAuxTssi0_tssi_range_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideAuxTssi0_tssi_range_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi0_tssi_sel_SHIFT(rev)            4
#define ACPHY_RfctrlOverrideAuxTssi0_tssi_sel_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideAuxTssi0_tssi_sel_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi0_afe_auxpga_sel_gain_SHIFT(rev) 5
#define ACPHY_RfctrlOverrideAuxTssi0_afe_auxpga_sel_gain_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideAuxTssi0_afe_auxpga_sel_gain_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi0_afe_auxpga_sel_vmid_SHIFT(rev) 6
#define ACPHY_RfctrlOverrideAuxTssi0_afe_auxpga_sel_vmid_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideAuxTssi0_afe_auxpga_sel_vmid_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi0_tempsense_comp_swap_SHIFT(rev) 7
#define ACPHY_RfctrlOverrideAuxTssi0_tempsense_comp_swap_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideAuxTssi0_tempsense_comp_swap_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi0_tempsense_swap_SHIFT(rev)      8
#define ACPHY_RfctrlOverrideAuxTssi0_tempsense_swap_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideAuxTssi0_tempsense_swap_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi0_tx_vlin_ovr_SHIFT(rev)         9
#define ACPHY_RfctrlOverrideAuxTssi0_tx_vlin_ovr_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideAuxTssi0_tx_vlin_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi0_afe_iqadc_auxpga_cc_SHIFT(rev) 10
#define ACPHY_RfctrlOverrideAuxTssi0_afe_iqadc_auxpga_cc_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideAuxTssi0_afe_iqadc_auxpga_cc_SHIFT(rev))

/* Register ACPHY_RfctrlCoreTxPus0 */
#define ACPHY_RfctrlCoreTxPus0(rev)                           0x728
#define ACPHY_RfctrlCoreTxPus0_txrf_pwrup_SHIFT(rev)          0
#define ACPHY_RfctrlCoreTxPus0_txrf_pwrup_MASK(rev)           (0x1 << ACPHY_RfctrlCoreTxPus0_txrf_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus0_pa_pwrup_SHIFT(rev)            1
#define ACPHY_RfctrlCoreTxPus0_pa_pwrup_MASK(rev)             (0x1 << ACPHY_RfctrlCoreTxPus0_pa_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus0_txrf_bias_reset_SHIFT(rev)     2
#define ACPHY_RfctrlCoreTxPus0_txrf_bias_reset_MASK(rev)      (0x1 << ACPHY_RfctrlCoreTxPus0_txrf_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus0_pa_bias_reset_SHIFT(rev)       3
#define ACPHY_RfctrlCoreTxPus0_pa_bias_reset_MASK(rev)        (0x1 << ACPHY_RfctrlCoreTxPus0_pa_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus0_lpf_pu_SHIFT(rev)              4
#define ACPHY_RfctrlCoreTxPus0_lpf_pu_MASK(rev)               (0x1 << ACPHY_RfctrlCoreTxPus0_lpf_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus0_lpf_bq1_pu_SHIFT(rev)          5
#define ACPHY_RfctrlCoreTxPus0_lpf_bq1_pu_MASK(rev)           (0x1 << ACPHY_RfctrlCoreTxPus0_lpf_bq1_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus0_lpf_bq2_pu_SHIFT(rev)          6
#define ACPHY_RfctrlCoreTxPus0_lpf_bq2_pu_MASK(rev)           (0x1 << ACPHY_RfctrlCoreTxPus0_lpf_bq2_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus0_logen_pwrup_SHIFT(rev)         7
#define ACPHY_RfctrlCoreTxPus0_logen_pwrup_MASK(rev)          (0x1 << ACPHY_RfctrlCoreTxPus0_logen_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus0_logen_reset_SHIFT(rev)         8
#define ACPHY_RfctrlCoreTxPus0_logen_reset_MASK(rev)          (0x1 << ACPHY_RfctrlCoreTxPus0_logen_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus0_rxrf_bias_reset_SHIFT(rev)     10
#define ACPHY_RfctrlCoreTxPus0_rxrf_bias_reset_MASK(rev)      (0x1 << ACPHY_RfctrlCoreTxPus0_rxrf_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus0_lpf_wrssi3_pwrup_SHIFT(rev)    11
#define ACPHY_RfctrlCoreTxPus0_lpf_wrssi3_pwrup_MASK(rev)     (0x7 << ACPHY_RfctrlCoreTxPus0_lpf_wrssi3_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus0_bg_pulse_SHIFT(rev)            14
#define ACPHY_RfctrlCoreTxPus0_bg_pulse_MASK(rev)             (0x1 << ACPHY_RfctrlCoreTxPus0_bg_pulse_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus0_logen_mimosrc_pwrup_SHIFT(rev) 9
#define ACPHY_RfctrlCoreTxPus0_logen_mimosrc_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlCoreTxPus0_logen_mimosrc_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus0_logen_mimodes_pwrup_SHIFT(rev) 15
#define ACPHY_RfctrlCoreTxPus0_logen_mimodes_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlCoreTxPus0_logen_mimodes_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus0_logen5g_lob_pwrup_SHIFT(rev)   15
#define ACPHY_RfctrlCoreTxPus0_logen5g_lob_pwrup_MASK(rev)    (0x1 << ACPHY_RfctrlCoreTxPus0_logen5g_lob_pwrup_SHIFT(rev))

/* Register ACPHY_RfctrlCoreRxPus0 */
#define ACPHY_RfctrlCoreRxPus0(rev)                              0x729
#define ACPHY_RfctrlCoreRxPus0_fast_nap_bias_pu_SHIFT(rev)       0
#define ACPHY_RfctrlCoreRxPus0_fast_nap_bias_pu_MASK(rev)        (0x1 << ACPHY_RfctrlCoreRxPus0_fast_nap_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus0_logen_rx_pwrup_SHIFT(rev)         1
#define ACPHY_RfctrlCoreRxPus0_logen_rx_pwrup_MASK(rev)          (0x1 << ACPHY_RfctrlCoreRxPus0_logen_rx_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus0_logen_rx_bias_reset_SHIFT(rev)    2
#define ACPHY_RfctrlCoreRxPus0_logen_rx_bias_reset_MASK(rev)     (0x1 << ACPHY_RfctrlCoreRxPus0_logen_rx_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus0_rxrf_pwrup_SHIFT(rev)             3
#define ACPHY_RfctrlCoreRxPus0_rxrf_pwrup_MASK(rev)              (0x1 << ACPHY_RfctrlCoreRxPus0_rxrf_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus0_rxrf_5G_pwrup_SHIFT(rev)          4
#define ACPHY_RfctrlCoreRxPus0_rxrf_5G_pwrup_MASK(rev)           (0x1 << ACPHY_RfctrlCoreRxPus0_rxrf_5G_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus0_rxrf_lna2_pwrup_SHIFT(rev)        5
#define ACPHY_RfctrlCoreRxPus0_rxrf_lna2_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlCoreRxPus0_rxrf_lna2_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus0_rxrf_lna1_pwrup_SHIFT(rev)        6
#define ACPHY_RfctrlCoreRxPus0_rxrf_lna1_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlCoreRxPus0_rxrf_lna1_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus0_rxrf_lna1_5G_pwrup_SHIFT(rev)     7
#define ACPHY_RfctrlCoreRxPus0_rxrf_lna1_5G_pwrup_MASK(rev)      (0x1 << ACPHY_RfctrlCoreRxPus0_rxrf_lna1_5G_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus0_lpf_pu_dc_SHIFT(rev)              8
#define ACPHY_RfctrlCoreRxPus0_lpf_pu_dc_MASK(rev)               (0x1 << ACPHY_RfctrlCoreRxPus0_lpf_pu_dc_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus0_tia_DC_loop_PU_SHIFT(rev)         9
#define ACPHY_RfctrlCoreRxPus0_tia_DC_loop_PU_MASK(rev)          (0x1 << ACPHY_RfctrlCoreRxPus0_tia_DC_loop_PU_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus0_rssi_wb1a_pu_SHIFT(rev)           10
#define ACPHY_RfctrlCoreRxPus0_rssi_wb1a_pu_MASK(rev)            (0x1 << ACPHY_RfctrlCoreRxPus0_rssi_wb1a_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus0_rssi_wb1g_pu_SHIFT(rev)           11
#define ACPHY_RfctrlCoreRxPus0_rssi_wb1g_pu_MASK(rev)            (0x1 << ACPHY_RfctrlCoreRxPus0_rssi_wb1g_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus0_rxrf_lna2_wrssi2_pwrup_SHIFT(rev) 12
#define ACPHY_RfctrlCoreRxPus0_rxrf_lna2_wrssi2_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlCoreRxPus0_rxrf_lna2_wrssi2_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus0_lpf_nrssi_pwrup_SHIFT(rev)        13
#define ACPHY_RfctrlCoreRxPus0_lpf_nrssi_pwrup_MASK(rev)         (0x7 << ACPHY_RfctrlCoreRxPus0_lpf_nrssi_pwrup_SHIFT(rev))

/* Register ACPHY_RfctrlCoreRXGAIN10 */
#define ACPHY_RfctrlCoreRXGAIN10(rev)                      0x730
#define ACPHY_RfctrlCoreRXGAIN10_rxrf_lna1_gain_SHIFT(rev) 0
#define ACPHY_RfctrlCoreRXGAIN10_rxrf_lna1_gain_MASK(rev)  (0x7 << ACPHY_RfctrlCoreRXGAIN10_rxrf_lna1_gain_SHIFT(rev))
#define ACPHY_RfctrlCoreRXGAIN10_rxrf_lna2_gain_SHIFT(rev) 3
#define ACPHY_RfctrlCoreRXGAIN10_rxrf_lna2_gain_MASK(rev)  (0x7 << ACPHY_RfctrlCoreRXGAIN10_rxrf_lna2_gain_SHIFT(rev))
#define ACPHY_RfctrlCoreRXGAIN10_rxrf_tia_gain_SHIFT(rev)  6
#define ACPHY_RfctrlCoreRXGAIN10_rxrf_tia_gain_MASK(rev)   (0xf << ACPHY_RfctrlCoreRXGAIN10_rxrf_tia_gain_SHIFT(rev))
#define ACPHY_RfctrlCoreRXGAIN10_rxgain_dvga_SHIFT(rev)    10
#define ACPHY_RfctrlCoreRXGAIN10_rxgain_dvga_MASK(rev)     (0xf << ACPHY_RfctrlCoreRXGAIN10_rxgain_dvga_SHIFT(rev))
#define ACPHY_RfctrlCoreRXGAIN10_lna1_bypass_SHIFT(rev)    14
#define ACPHY_RfctrlCoreRXGAIN10_lna1_bypass_MASK(rev)     (0x1 << ACPHY_RfctrlCoreRXGAIN10_lna1_bypass_SHIFT(rev))

/* Register ACPHY_RfctrlCoreRXGAIN20 */
#define ACPHY_RfctrlCoreRXGAIN20(rev)                         0x731
#define ACPHY_RfctrlCoreRXGAIN20_rxrf_lna1_Rout_SHIFT(rev)    0
#define ACPHY_RfctrlCoreRXGAIN20_rxrf_lna1_Rout_MASK(rev)     (0xf << ACPHY_RfctrlCoreRXGAIN20_rxrf_lna1_Rout_SHIFT(rev))
#define ACPHY_RfctrlCoreRXGAIN20_rxrf_lna2_Rout_SHIFT(rev)    4
#define ACPHY_RfctrlCoreRXGAIN20_rxrf_lna2_Rout_MASK(rev)     (0xf << ACPHY_RfctrlCoreRXGAIN20_rxrf_lna2_Rout_SHIFT(rev))
#define ACPHY_RfctrlCoreRXGAIN20_tr_rxrf_lna1_Rout_SHIFT(rev) 8
#define ACPHY_RfctrlCoreRXGAIN20_tr_rxrf_lna1_Rout_MASK(rev)  (0xf << ACPHY_RfctrlCoreRXGAIN20_tr_rxrf_lna1_Rout_SHIFT(rev))
#define ACPHY_RfctrlCoreRXGAIN20_tr_rxrf_lna2_Rout_SHIFT(rev) 12
#define ACPHY_RfctrlCoreRXGAIN20_tr_rxrf_lna2_Rout_MASK(rev)  (0xf << ACPHY_RfctrlCoreRXGAIN20_tr_rxrf_lna2_Rout_SHIFT(rev))

/* Register ACPHY_RfctrlCoreTXGAIN10 */
#define ACPHY_RfctrlCoreTXGAIN10(rev)                      0x732
#define ACPHY_RfctrlCoreTXGAIN10_pa_GAINCTRL_PA_SHIFT(rev) 0
#define ACPHY_RfctrlCoreTXGAIN10_pa_GAINCTRL_PA_MASK(rev)  (0xff << ACPHY_RfctrlCoreTXGAIN10_pa_GAINCTRL_PA_SHIFT(rev))
#define ACPHY_RfctrlCoreTXGAIN10_txrf_pad_gc_SHIFT(rev)    8
#define ACPHY_RfctrlCoreTXGAIN10_txrf_pad_gc_MASK(rev)     (0xff << ACPHY_RfctrlCoreTXGAIN10_txrf_pad_gc_SHIFT(rev))

/* Register ACPHY_RfctrlCoreTXGAIN20 */
#define ACPHY_RfctrlCoreTXGAIN20(rev)                   0x733
#define ACPHY_RfctrlCoreTXGAIN20_txrf_pga_gc_SHIFT(rev) 0
#define ACPHY_RfctrlCoreTXGAIN20_txrf_pga_gc_MASK(rev)  (0xff << ACPHY_RfctrlCoreTXGAIN20_txrf_pga_gc_SHIFT(rev))
#define ACPHY_RfctrlCoreTXGAIN20_txrf_gm_gc_SHIFT(rev)  8
#define ACPHY_RfctrlCoreTXGAIN20_txrf_gm_gc_MASK(rev)   (0xff << ACPHY_RfctrlCoreTXGAIN20_txrf_gm_gc_SHIFT(rev))

/* Register ACPHY_RfctrlCoreLpfGain0 */
#define ACPHY_RfctrlCoreLpfGain0(rev)                      0x734
#define ACPHY_RfctrlCoreLpfGain0_lpf_bq1_gain_SHIFT(rev)   0
#define ACPHY_RfctrlCoreLpfGain0_lpf_bq1_gain_MASK(rev)    (0x7 << ACPHY_RfctrlCoreLpfGain0_lpf_bq1_gain_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfGain0_lpf_bq2_gain_SHIFT(rev)   3
#define ACPHY_RfctrlCoreLpfGain0_lpf_bq2_gain_MASK(rev)    (0x7 << ACPHY_RfctrlCoreLpfGain0_lpf_bq2_gain_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfGain0_rf2g_mix1st_en_SHIFT(rev) 6
#define ACPHY_RfctrlCoreLpfGain0_rf2g_mix1st_en_MASK(rev)  (0x1 << ACPHY_RfctrlCoreLpfGain0_rf2g_mix1st_en_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfGain0_tia_high_gain_SHIFT(rev)  7
#define ACPHY_RfctrlCoreLpfGain0_tia_high_gain_MASK(rev)   (0x1 << ACPHY_RfctrlCoreLpfGain0_tia_high_gain_SHIFT(rev))

/* Register ACPHY_RfctrlCoreLpfCT0 */
#define ACPHY_RfctrlCoreLpfCT0(rev)                          0x735
#define ACPHY_RfctrlCoreLpfCT0_lpf_q_biq2_SHIFT(rev)         0
#define ACPHY_RfctrlCoreLpfCT0_lpf_q_biq2_MASK(rev)          (0x1 << ACPHY_RfctrlCoreLpfCT0_lpf_q_biq2_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfCT0_lpf_dc_bw_SHIFT(rev)          1
#define ACPHY_RfctrlCoreLpfCT0_lpf_dc_bw_MASK(rev)           (0xf << ACPHY_RfctrlCoreLpfCT0_lpf_dc_bw_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfCT0_tia_HPC_SHIFT(rev)            5
#define ACPHY_RfctrlCoreLpfCT0_tia_HPC_MASK(rev)             (0x7 << ACPHY_RfctrlCoreLpfCT0_tia_HPC_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfCT0_lpf_bq1_bw_SHIFT(rev)         8
#define ACPHY_RfctrlCoreLpfCT0_lpf_bq1_bw_MASK(rev)          (ACREV_GE(rev,33) ? (0x3 << ACPHY_RfctrlCoreLpfCT0_lpf_bq1_bw_SHIFT(rev)) : (0x7 << ACPHY_RfctrlCoreLpfCT0_lpf_bq1_bw_SHIFT(rev)))
#define ACPHY_RfctrlCoreLpfCT0_lpf_bq2_bw_SHIFT(rev)         (ACREV_GE(rev,33) ? 10 : 11)
#define ACPHY_RfctrlCoreLpfCT0_lpf_bq2_bw_MASK(rev)          (ACREV_GE(rev,33) ? (0xf << ACPHY_RfctrlCoreLpfCT0_lpf_bq2_bw_SHIFT(rev)) : (0x7 << ACPHY_RfctrlCoreLpfCT0_lpf_bq2_bw_SHIFT(rev)))
#define ACPHY_RfctrlCoreLpfCT0_lpf_dc_bypass_SHIFT(rev)      14
#define ACPHY_RfctrlCoreLpfCT0_lpf_dc_bypass_MASK(rev)       (0x1 << ACPHY_RfctrlCoreLpfCT0_lpf_dc_bypass_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfCT0_tia_DC_loop_bypass_SHIFT(rev) 15
#define ACPHY_RfctrlCoreLpfCT0_tia_DC_loop_bypass_MASK(rev)  (0x1 << ACPHY_RfctrlCoreLpfCT0_tia_DC_loop_bypass_SHIFT(rev))

/* Register ACPHY_RfctrlCoreLpfSwtch0 */
#define ACPHY_RfctrlCoreLpfSwtch0(rev)                            0x736
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_tia_bq1_SHIFT(rev)       0
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_tia_bq1_MASK(rev)        (0x1 << ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_tia_bq1_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_iqcal_bq1_SHIFT(rev)     1
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_iqcal_bq1_MASK(rev)      (0x1 << ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_iqcal_bq1_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_aux_bq1_SHIFT(rev)       2
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_aux_bq1_MASK(rev)        (0x1 << ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_aux_bq1_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq1_bq2_SHIFT(rev)       3
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq1_bq2_MASK(rev)        (0x1 << ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq1_bq2_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_dac_bq2_SHIFT(rev)       4
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_dac_bq2_MASK(rev)        (0x1 << ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_dac_bq2_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_dac_rc_SHIFT(rev)        5
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_dac_rc_MASK(rev)         (0x1 << ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_dac_rc_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq2_rc_SHIFT(rev)        6
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq2_rc_MASK(rev)         (0x1 << ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq2_rc_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_dac_adc_SHIFT(rev)       7
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_dac_adc_MASK(rev)        (0x1 << ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_dac_adc_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq1_adc_SHIFT(rev)       8
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq1_adc_MASK(rev)        (0x1 << ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq1_adc_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq2_adc_SHIFT(rev)       9
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq2_adc_MASK(rev)        (0x1 << ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq2_adc_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_dc_hold_SHIFT(rev)          10
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_dc_hold_MASK(rev)           (0x1 << ACPHY_RfctrlCoreLpfSwtch0_lpf_dc_hold_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch0_rxgain_lna1_indx_dcc_SHIFT(rev) 11
#define ACPHY_RfctrlCoreLpfSwtch0_rxgain_lna1_indx_dcc_MASK(rev)  (0x7 << ACPHY_RfctrlCoreLpfSwtch0_rxgain_lna1_indx_dcc_SHIFT(rev))

/* Register ACPHY_RfctrlCoreLpfGmult0 */
#define ACPHY_RfctrlCoreLpfGmult0(rev)                     0x737
#define ACPHY_RfctrlCoreLpfGmult0_lpf_g_mult_SHIFT(rev)    0
#define ACPHY_RfctrlCoreLpfGmult0_lpf_g_mult_MASK(rev)     (0xff << ACPHY_RfctrlCoreLpfGmult0_lpf_g_mult_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfGmult0_lpf_g_mult_rc_SHIFT(rev) 8
#define ACPHY_RfctrlCoreLpfGmult0_lpf_g_mult_rc_MASK(rev)  (0xff << ACPHY_RfctrlCoreLpfGmult0_lpf_g_mult_rc_SHIFT(rev))

/* Register ACPHY_RfctrlCoreRCDACBuf0 */
#define ACPHY_RfctrlCoreRCDACBuf0(rev)                            0x738
#define ACPHY_RfctrlCoreRCDACBuf0_lpf_rc_bw_SHIFT(rev)            0
#define ACPHY_RfctrlCoreRCDACBuf0_lpf_rc_bw_MASK(rev)             (0x7 << ACPHY_RfctrlCoreRCDACBuf0_lpf_rc_bw_SHIFT(rev))
#define ACPHY_RfctrlCoreRCDACBuf0_afe_DACbuf_fixed_cap_SHIFT(rev) 3
#define ACPHY_RfctrlCoreRCDACBuf0_afe_DACbuf_fixed_cap_MASK(rev)  (0x1 << ACPHY_RfctrlCoreRCDACBuf0_afe_DACbuf_fixed_cap_SHIFT(rev))
#define ACPHY_RfctrlCoreRCDACBuf0_afe_DACbuf_Cap_SHIFT(rev)       4
#define ACPHY_RfctrlCoreRCDACBuf0_afe_DACbuf_Cap_MASK(rev)        (0x1f << ACPHY_RfctrlCoreRCDACBuf0_afe_DACbuf_Cap_SHIFT(rev))

/* Register ACPHY_RfctrlCoreAfeCfg10 */
#define ACPHY_RfctrlCoreAfeCfg10(rev)                            0x739
#define ACPHY_RfctrlCoreAfeCfg10_afe_iqdac_pwrup_SHIFT(rev)      0
#define ACPHY_RfctrlCoreAfeCfg10_afe_iqdac_pwrup_MASK(rev)       (0x1 << ACPHY_RfctrlCoreAfeCfg10_afe_iqdac_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg10_afe_iqadc_pwrup_SHIFT(rev)      1
#define ACPHY_RfctrlCoreAfeCfg10_afe_iqadc_pwrup_MASK(rev)       (0x3f << ACPHY_RfctrlCoreAfeCfg10_afe_iqadc_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg10_afe_iqadc_reset_SHIFT(rev)      7
#define ACPHY_RfctrlCoreAfeCfg10_afe_iqadc_reset_MASK(rev)       (0x1 << ACPHY_RfctrlCoreAfeCfg10_afe_iqadc_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg10_afe_iqadc_rx_div4_en_SHIFT(rev) 8
#define ACPHY_RfctrlCoreAfeCfg10_afe_iqadc_rx_div4_en_MASK(rev)  (0x1 << ACPHY_RfctrlCoreAfeCfg10_afe_iqadc_rx_div4_en_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg10_afe_rst_clk_SHIFT(rev)          9
#define ACPHY_RfctrlCoreAfeCfg10_afe_rst_clk_MASK(rev)           (0x1 << ACPHY_RfctrlCoreAfeCfg10_afe_rst_clk_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg10_afe_iqdac_pd_partial_SHIFT(rev) 10
#define ACPHY_RfctrlCoreAfeCfg10_afe_iqdac_pd_partial_MASK(rev)  (0x1 << ACPHY_RfctrlCoreAfeCfg10_afe_iqdac_pd_partial_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg10_afe_hw_rst_override_SHIFT(rev)  11
#define ACPHY_RfctrlCoreAfeCfg10_afe_hw_rst_override_MASK(rev)   (0x1 << ACPHY_RfctrlCoreAfeCfg10_afe_hw_rst_override_SHIFT(rev))

/* Register ACPHY_RfctrlCoreAfeCfg20 */
#define ACPHY_RfctrlCoreAfeCfg20(rev)                              0x73a
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_mode_SHIFT(rev)         0
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_mode_MASK(rev)          (0x7 << ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_mode_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_flashhspd_SHIFT(rev)    3
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_flashhspd_MASK(rev)     (0x1 << ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_flashhspd_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg20_afe_ctrl_flash17lvl_SHIFT(rev)    4
#define ACPHY_RfctrlCoreAfeCfg20_afe_ctrl_flash17lvl_MASK(rev)     (0x1 << ACPHY_RfctrlCoreAfeCfg20_afe_ctrl_flash17lvl_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_adc_bias_SHIFT(rev)     5
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_adc_bias_MASK(rev)      (0x3 << ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_adc_bias_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_clamp_en_SHIFT(rev)     7
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_clamp_en_MASK(rev)      (0x1 << ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_clamp_en_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_reset_ov_det_SHIFT(rev) 8
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_reset_ov_det_MASK(rev)  (0x1 << ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_reset_ov_det_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_flash_only_SHIFT(rev)   9
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_flash_only_MASK(rev)    (0x1 << ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_flash_only_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg20_afediv_div_dac_SHIFT(rev)         10
#define ACPHY_RfctrlCoreAfeCfg20_afediv_div_dac_MASK(rev)          (0x3f << ACPHY_RfctrlCoreAfeCfg20_afediv_div_dac_SHIFT(rev))

/* Register ACPHY_RfctrlCoreLowPwr0 */
#define ACPHY_RfctrlCoreLowPwr0(rev)                           0x73b
#define ACPHY_RfctrlCoreLowPwr0_rxrf_lna1_5G_low_ct_SHIFT(rev) 0
#define ACPHY_RfctrlCoreLowPwr0_rxrf_lna1_5G_low_ct_MASK(rev)  (0x1 << ACPHY_RfctrlCoreLowPwr0_rxrf_lna1_5G_low_ct_SHIFT(rev))
#define ACPHY_RfctrlCoreLowPwr0_rxrf_lna1_low_ct_SHIFT(rev)    1
#define ACPHY_RfctrlCoreLowPwr0_rxrf_lna1_low_ct_MASK(rev)     (0x1 << ACPHY_RfctrlCoreLowPwr0_rxrf_lna1_low_ct_SHIFT(rev))
#define ACPHY_RfctrlCoreLowPwr0_rxrf_lna2_gm_size_SHIFT(rev)   2
#define ACPHY_RfctrlCoreLowPwr0_rxrf_lna2_gm_size_MASK(rev)    (0x3 << ACPHY_RfctrlCoreLowPwr0_rxrf_lna2_gm_size_SHIFT(rev))
#define ACPHY_RfctrlCoreLowPwr0_rxrf_rxmix_gm_size_SHIFT(rev)  4
#define ACPHY_RfctrlCoreLowPwr0_rxrf_rxmix_gm_size_MASK(rev)   (0x7 << ACPHY_RfctrlCoreLowPwr0_rxrf_rxmix_gm_size_SHIFT(rev))

/* Register ACPHY_RfctrlCoreAuxTssi10 */
#define ACPHY_RfctrlCoreAuxTssi10(rev)                           0x73c
#define ACPHY_RfctrlCoreAuxTssi10_afe_iqadc_aux_en_SHIFT(rev)    0
#define ACPHY_RfctrlCoreAuxTssi10_afe_iqadc_aux_en_MASK(rev)     (0x1 << ACPHY_RfctrlCoreAuxTssi10_afe_iqadc_aux_en_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi10_amux_sel_port_SHIFT(rev)       1
#define ACPHY_RfctrlCoreAuxTssi10_amux_sel_port_MASK(rev)        (0x7 << ACPHY_RfctrlCoreAuxTssi10_amux_sel_port_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi10_tssi_pu_SHIFT(rev)             4
#define ACPHY_RfctrlCoreAuxTssi10_tssi_pu_MASK(rev)              (0x1 << ACPHY_RfctrlCoreAuxTssi10_tssi_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi10_tssi_range_SHIFT(rev)          5
#define ACPHY_RfctrlCoreAuxTssi10_tssi_range_MASK(rev)           (0x1 << ACPHY_RfctrlCoreAuxTssi10_tssi_range_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi10_tssi_sel_SHIFT(rev)            6
#define ACPHY_RfctrlCoreAuxTssi10_tssi_sel_MASK(rev)             (0x1 << ACPHY_RfctrlCoreAuxTssi10_tssi_sel_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi10_afe_auxpga_sel_gain_SHIFT(rev) 7
#define ACPHY_RfctrlCoreAuxTssi10_afe_auxpga_sel_gain_MASK(rev)  (0x7 << ACPHY_RfctrlCoreAuxTssi10_afe_auxpga_sel_gain_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi10_tempsense_comp_swap_SHIFT(rev) 10
#define ACPHY_RfctrlCoreAuxTssi10_tempsense_comp_swap_MASK(rev)  (0x1 << ACPHY_RfctrlCoreAuxTssi10_tempsense_comp_swap_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi10_tempsense_swap_SHIFT(rev)      11
#define ACPHY_RfctrlCoreAuxTssi10_tempsense_swap_MASK(rev)       (0x1 << ACPHY_RfctrlCoreAuxTssi10_tempsense_swap_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi10_tx_vlin_SHIFT(rev)             12
#define ACPHY_RfctrlCoreAuxTssi10_tx_vlin_MASK(rev)              (0x1 << ACPHY_RfctrlCoreAuxTssi10_tx_vlin_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi10_afe_iqadc_auxpga_cc_SHIFT(rev) 13
#define ACPHY_RfctrlCoreAuxTssi10_afe_iqadc_auxpga_cc_MASK(rev)  (0x1 << ACPHY_RfctrlCoreAuxTssi10_afe_iqadc_auxpga_cc_SHIFT(rev))

/* Register ACPHY_RfctrlCoreAuxTssi20 */
#define ACPHY_RfctrlCoreAuxTssi20(rev)                           0x73d
#define ACPHY_RfctrlCoreAuxTssi20_afe_auxpga_sel_vmid_SHIFT(rev) 0
#define ACPHY_RfctrlCoreAuxTssi20_afe_auxpga_sel_vmid_MASK(rev)  (0x3ff << ACPHY_RfctrlCoreAuxTssi20_afe_auxpga_sel_vmid_SHIFT(rev))

/* Register ACPHY_RfctrlIntc0 */
#define ACPHY_RfctrlIntc0(rev)                        0x73e
#define ACPHY_RfctrlIntc0_ext_lna_5g_pu_SHIFT(rev)    0
#define ACPHY_RfctrlIntc0_ext_lna_5g_pu_MASK(rev)     (0x1 << ACPHY_RfctrlIntc0_ext_lna_5g_pu_SHIFT(rev))
#define ACPHY_RfctrlIntc0_ext_lna_5g_gain_SHIFT(rev)  1
#define ACPHY_RfctrlIntc0_ext_lna_5g_gain_MASK(rev)   (0x1 << ACPHY_RfctrlIntc0_ext_lna_5g_gain_SHIFT(rev))
#define ACPHY_RfctrlIntc0_ext_lna_2g_pu_SHIFT(rev)    2
#define ACPHY_RfctrlIntc0_ext_lna_2g_pu_MASK(rev)     (0x1 << ACPHY_RfctrlIntc0_ext_lna_2g_pu_SHIFT(rev))
#define ACPHY_RfctrlIntc0_ext_lna_2g_gain_SHIFT(rev)  3
#define ACPHY_RfctrlIntc0_ext_lna_2g_gain_MASK(rev)   (0x1 << ACPHY_RfctrlIntc0_ext_lna_2g_gain_SHIFT(rev))
#define ACPHY_RfctrlIntc0_ext_2g_papu_SHIFT(rev)      4
#define ACPHY_RfctrlIntc0_ext_2g_papu_MASK(rev)       (0x1 << ACPHY_RfctrlIntc0_ext_2g_papu_SHIFT(rev))
#define ACPHY_RfctrlIntc0_ext_5g_papu_SHIFT(rev)      5
#define ACPHY_RfctrlIntc0_ext_5g_papu_MASK(rev)       (0x1 << ACPHY_RfctrlIntc0_ext_5g_papu_SHIFT(rev))
#define ACPHY_RfctrlIntc0_tr_sw_tx_pu_SHIFT(rev)      6
#define ACPHY_RfctrlIntc0_tr_sw_tx_pu_MASK(rev)       (0x1 << ACPHY_RfctrlIntc0_tr_sw_tx_pu_SHIFT(rev))
#define ACPHY_RfctrlIntc0_tr_sw_rx_pu_SHIFT(rev)      7
#define ACPHY_RfctrlIntc0_tr_sw_rx_pu_MASK(rev)       (0x1 << ACPHY_RfctrlIntc0_tr_sw_rx_pu_SHIFT(rev))
#define ACPHY_RfctrlIntc0_override_tr_sw_SHIFT(rev)   10
#define ACPHY_RfctrlIntc0_override_tr_sw_MASK(rev)    (0x1 << ACPHY_RfctrlIntc0_override_tr_sw_SHIFT(rev))
#define ACPHY_RfctrlIntc0_override_ext_lna_SHIFT(rev) 11
#define ACPHY_RfctrlIntc0_override_ext_lna_MASK(rev)  (0x1 << ACPHY_RfctrlIntc0_override_ext_lna_SHIFT(rev))
#define ACPHY_RfctrlIntc0_override_ext_pa_SHIFT(rev)  12
#define ACPHY_RfctrlIntc0_override_ext_pa_MASK(rev)   (0x1 << ACPHY_RfctrlIntc0_override_ext_pa_SHIFT(rev))

/* Register ACPHY_Rfctrlcore0gpio0 */
#define ACPHY_Rfctrlcore0gpio0(rev)                        0x741
#define ACPHY_Rfctrlcore0gpio0_Rfctrlcore0gpio0_SHIFT(rev) 0
#define ACPHY_Rfctrlcore0gpio0_Rfctrlcore0gpio0_MASK(rev)  (0xffff << ACPHY_Rfctrlcore0gpio0_Rfctrlcore0gpio0_SHIFT(rev))

/* Register ACPHY_Rfctrlcore0gpio1 */
#define ACPHY_Rfctrlcore0gpio1(rev)                        0x742
#define ACPHY_Rfctrlcore0gpio1_Rfctrlcore0gpio1_SHIFT(rev) 0
#define ACPHY_Rfctrlcore0gpio1_Rfctrlcore0gpio1_MASK(rev)  (0xffff << ACPHY_Rfctrlcore0gpio1_Rfctrlcore0gpio1_SHIFT(rev))

/* Register ACPHY_Rfctrlcore0gpio2 */
#define ACPHY_Rfctrlcore0gpio2(rev)                        0x743
#define ACPHY_Rfctrlcore0gpio2_Rfctrlcore0gpio2_SHIFT(rev) 0
#define ACPHY_Rfctrlcore0gpio2_Rfctrlcore0gpio2_MASK(rev)  (0xffff << ACPHY_Rfctrlcore0gpio2_Rfctrlcore0gpio2_SHIFT(rev))

/* Register ACPHY_Rfctrlcore0gpio3 */
#define ACPHY_Rfctrlcore0gpio3(rev)                        0x744
#define ACPHY_Rfctrlcore0gpio3_Rfctrlcore0gpio3_SHIFT(rev) 0
#define ACPHY_Rfctrlcore0gpio3_Rfctrlcore0gpio3_MASK(rev)  (0xffff << ACPHY_Rfctrlcore0gpio3_Rfctrlcore0gpio3_SHIFT(rev))

/* Register ACPHY_RfCtrlCoreITRCtrl0 */
#define ACPHY_RfCtrlCoreITRCtrl0(rev)                        0x745
#define ACPHY_RfCtrlCoreITRCtrl0_lnaKillSwOvr_SHIFT(rev)     0
#define ACPHY_RfCtrlCoreITRCtrl0_lnaKillSwOvr_MASK(rev)      (0x1 << ACPHY_RfCtrlCoreITRCtrl0_lnaKillSwOvr_SHIFT(rev))
#define ACPHY_RfCtrlCoreITRCtrl0_lnaKillSw2GVal_SHIFT(rev)   1
#define ACPHY_RfCtrlCoreITRCtrl0_lnaKillSw2GVal_MASK(rev)    (0x1 << ACPHY_RfCtrlCoreITRCtrl0_lnaKillSw2GVal_SHIFT(rev))
#define ACPHY_RfCtrlCoreITRCtrl0_lnaKillSw5GVal_SHIFT(rev)   2
#define ACPHY_RfCtrlCoreITRCtrl0_lnaKillSw5GVal_MASK(rev)    (0x1 << ACPHY_RfCtrlCoreITRCtrl0_lnaKillSw5GVal_SHIFT(rev))
#define ACPHY_RfCtrlCoreITRCtrl0_trsw2g_bt_en_ovr_SHIFT(rev) 3
#define ACPHY_RfCtrlCoreITRCtrl0_trsw2g_bt_en_ovr_MASK(rev)  (0x1 << ACPHY_RfCtrlCoreITRCtrl0_trsw2g_bt_en_ovr_SHIFT(rev))
#define ACPHY_RfCtrlCoreITRCtrl0_trsw2g_bt_en_val_SHIFT(rev) 4
#define ACPHY_RfCtrlCoreITRCtrl0_trsw2g_bt_en_val_MASK(rev)  (0x1 << ACPHY_RfCtrlCoreITRCtrl0_trsw2g_bt_en_val_SHIFT(rev))
#define ACPHY_RfCtrlCoreITRCtrl0_trsw2g_bt_en_SHIFT(rev)     3
#define ACPHY_RfCtrlCoreITRCtrl0_trsw2g_bt_en_MASK(rev)      (0x1 << ACPHY_RfCtrlCoreITRCtrl0_trsw2g_bt_en_SHIFT(rev))

/* Register ACPHY_RfCtrlCorePwrSw0 */
#define ACPHY_RfCtrlCorePwrSw0(rev)                             0x746
#define ACPHY_RfCtrlCorePwrSw0_bt_lna_bypass_SHIFT(rev)         0
#define ACPHY_RfCtrlCorePwrSw0_bt_lna_bypass_MASK(rev)          (0x1 << ACPHY_RfCtrlCorePwrSw0_bt_lna_bypass_SHIFT(rev))
#define ACPHY_RfCtrlCorePwrSw0_mix_pwrsw_en_SHIFT(rev)          1
#define ACPHY_RfCtrlCorePwrSw0_mix_pwrsw_en_MASK(rev)           (0x1 << ACPHY_RfCtrlCorePwrSw0_mix_pwrsw_en_SHIFT(rev))
#define ACPHY_RfCtrlCorePwrSw0_lna_pwrsw_en_SHIFT(rev)          2
#define ACPHY_RfCtrlCorePwrSw0_lna_pwrsw_en_MASK(rev)           (0x1 << ACPHY_RfCtrlCorePwrSw0_lna_pwrsw_en_SHIFT(rev))
#define ACPHY_RfCtrlCorePwrSw0_lna1_short_pu_SHIFT(rev)         3
#define ACPHY_RfCtrlCorePwrSw0_lna1_short_pu_MASK(rev)          (0x1 << ACPHY_RfCtrlCorePwrSw0_lna1_short_pu_SHIFT(rev))
#define ACPHY_RfCtrlCorePwrSw0_mix_pwrsw_ovr_SHIFT(rev)         4
#define ACPHY_RfCtrlCorePwrSw0_mix_pwrsw_ovr_MASK(rev)          (0x1 << ACPHY_RfCtrlCorePwrSw0_mix_pwrsw_ovr_SHIFT(rev))
#define ACPHY_RfCtrlCorePwrSw0_lna_pwrsw_ovr_SHIFT(rev)         5
#define ACPHY_RfCtrlCorePwrSw0_lna_pwrsw_ovr_MASK(rev)          (0x1 << ACPHY_RfCtrlCorePwrSw0_lna_pwrsw_ovr_SHIFT(rev))
#define ACPHY_RfCtrlCorePwrSw0_lna1_out_short_pu_ovr_SHIFT(rev) 6
#define ACPHY_RfCtrlCorePwrSw0_lna1_out_short_pu_ovr_MASK(rev)  (0x1 << ACPHY_RfCtrlCorePwrSw0_lna1_out_short_pu_ovr_SHIFT(rev))

/* Register ACPHY_Dac_gain0 */
#define ACPHY_Dac_gain0(rev)                             0x747
#define ACPHY_Dac_gain0_afe_iqdac_att_SHIFT(rev)         0
#define ACPHY_Dac_gain0_afe_iqdac_att_MASK(rev)          (0xf << ACPHY_Dac_gain0_afe_iqdac_att_SHIFT(rev))
#define ACPHY_Dac_gain0_pa_avail_SHIFT(rev)              4
#define ACPHY_Dac_gain0_pa_avail_MASK(rev)               (0x1 << ACPHY_Dac_gain0_pa_avail_SHIFT(rev))
#define ACPHY_Dac_gain0_lna_avail_SHIFT(rev)             5
#define ACPHY_Dac_gain0_lna_avail_MASK(rev)              (0x1 << ACPHY_Dac_gain0_lna_avail_SHIFT(rev))
#define ACPHY_Dac_gain0_tssi_avail_SHIFT(rev)            6
#define ACPHY_Dac_gain0_tssi_avail_MASK(rev)             (0x1 << ACPHY_Dac_gain0_tssi_avail_SHIFT(rev))
#define ACPHY_Dac_gain0_tx_pwrctrl_coresel_en_SHIFT(rev) 7
#define ACPHY_Dac_gain0_tx_pwrctrl_coresel_en_MASK(rev)  (0x1 << ACPHY_Dac_gain0_tx_pwrctrl_coresel_en_SHIFT(rev))
#define ACPHY_Dac_gain0_logen_mimo_pwrup_SHIFT(rev)      8
#define ACPHY_Dac_gain0_logen_mimo_pwrup_MASK(rev)       (0x1 << ACPHY_Dac_gain0_logen_mimo_pwrup_SHIFT(rev))
#define ACPHY_Dac_gain0_div5g_pwrup_SHIFT(rev)           9
#define ACPHY_Dac_gain0_div5g_pwrup_MASK(rev)            (0x1 << ACPHY_Dac_gain0_div5g_pwrup_SHIFT(rev))
#define ACPHY_Dac_gain0_div5g_reset_SHIFT(rev)           10
#define ACPHY_Dac_gain0_div5g_reset_MASK(rev)            (0x1 << ACPHY_Dac_gain0_div5g_reset_SHIFT(rev))
#define ACPHY_Dac_gain0_logen2g_detx2_en_SHIFT(rev)      11
#define ACPHY_Dac_gain0_logen2g_detx2_en_MASK(rev)       (0x1 << ACPHY_Dac_gain0_logen2g_detx2_en_SHIFT(rev))
#define ACPHY_Dac_gain0_logen2g_detbuf_en_SHIFT(rev)     12
#define ACPHY_Dac_gain0_logen2g_detbuf_en_MASK(rev)      (0x1 << ACPHY_Dac_gain0_logen2g_detbuf_en_SHIFT(rev))
#define ACPHY_Dac_gain0_mimo_adcclk_buf_en_SHIFT(rev)    13
#define ACPHY_Dac_gain0_mimo_adcclk_buf_en_MASK(rev)     (0x1 << ACPHY_Dac_gain0_mimo_adcclk_buf_en_SHIFT(rev))
#define ACPHY_Dac_gain0_mimo_dacclk_buf_en_SHIFT(rev)    14
#define ACPHY_Dac_gain0_mimo_dacclk_buf_en_MASK(rev)     (0x1 << ACPHY_Dac_gain0_mimo_dacclk_buf_en_SHIFT(rev))
#define ACPHY_Dac_gain0_pad5g_reset_SHIFT(rev)           15
#define ACPHY_Dac_gain0_pad5g_reset_MASK(rev)            (0x1 << ACPHY_Dac_gain0_pad5g_reset_SHIFT(rev))
#define ACPHY_Dac_gain0_div2g_siso_pwrup_SHIFT(rev)      11
#define ACPHY_Dac_gain0_div2g_siso_pwrup_MASK(rev)       (0x1 << ACPHY_Dac_gain0_div2g_siso_pwrup_SHIFT(rev))
#define ACPHY_Dac_gain0_rxsiso_div_buf_SHIFT(rev)        12
#define ACPHY_Dac_gain0_rxsiso_div_buf_MASK(rev)         (0x1 << ACPHY_Dac_gain0_rxsiso_div_buf_SHIFT(rev))
#define ACPHY_Dac_gain0_logen_x2_bias_pu_SHIFT(rev)      13
#define ACPHY_Dac_gain0_logen_x2_bias_pu_MASK(rev)       (0x1 << ACPHY_Dac_gain0_logen_x2_bias_pu_SHIFT(rev))
#define ACPHY_Dac_gain0_logen_bias_buf_pu_SHIFT(rev)     14
#define ACPHY_Dac_gain0_logen_bias_buf_pu_MASK(rev)      (0x1 << ACPHY_Dac_gain0_logen_bias_buf_pu_SHIFT(rev))

/* Register ACPHY_RfctrlAntSwLUTIdxN0 */
#define ACPHY_RfctrlAntSwLUTIdxN0(rev)                            (ACREV_GE(rev,2) ? 0x748 : INVALID_ADDRESS)
#define ACPHY_RfctrlAntSwLUTIdxN0_RX_sw_core_SHIFT(rev)           1
#define ACPHY_RfctrlAntSwLUTIdxN0_RX_sw_core_MASK(rev)            (0x1 << ACPHY_RfctrlAntSwLUTIdxN0_RX_sw_core_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN0_TX_sw_core_SHIFT(rev)           0
#define ACPHY_RfctrlAntSwLUTIdxN0_TX_sw_core_MASK(rev)            (0x1 << ACPHY_RfctrlAntSwLUTIdxN0_TX_sw_core_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN0_rx5g_80p80_gc_ovr_SHIFT(rev)    2
#define ACPHY_RfctrlAntSwLUTIdxN0_rx5g_80p80_gc_ovr_MASK(rev)     (0x1 << ACPHY_RfctrlAntSwLUTIdxN0_rx5g_80p80_gc_ovr_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN0_rx2g_20p20_gc_ovr_SHIFT(rev)    3
#define ACPHY_RfctrlAntSwLUTIdxN0_rx2g_20p20_gc_ovr_MASK(rev)     (0x1 << ACPHY_RfctrlAntSwLUTIdxN0_rx2g_20p20_gc_ovr_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN0_rx5g_80p80_gc_SHIFT(rev)        4
#define ACPHY_RfctrlAntSwLUTIdxN0_rx5g_80p80_gc_MASK(rev)         (0xf << ACPHY_RfctrlAntSwLUTIdxN0_rx5g_80p80_gc_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN0_rx2g_20p20_gc_SHIFT(rev)        8
#define ACPHY_RfctrlAntSwLUTIdxN0_rx2g_20p20_gc_MASK(rev)         (0xf << ACPHY_RfctrlAntSwLUTIdxN0_rx2g_20p20_gc_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN0_tx2g_20p20_cas_pwrup_SHIFT(rev) 12
#define ACPHY_RfctrlAntSwLUTIdxN0_tx2g_20p20_cas_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlAntSwLUTIdxN0_tx2g_20p20_cas_pwrup_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN0_tx2g_20p20_gm_pwrup_SHIFT(rev)  13
#define ACPHY_RfctrlAntSwLUTIdxN0_tx2g_20p20_gm_pwrup_MASK(rev)   (0x1 << ACPHY_RfctrlAntSwLUTIdxN0_tx2g_20p20_gm_pwrup_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN0_tx5g_80p80_cas_pwrup_SHIFT(rev) 14
#define ACPHY_RfctrlAntSwLUTIdxN0_tx5g_80p80_cas_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlAntSwLUTIdxN0_tx5g_80p80_cas_pwrup_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN0_tx5g_80p80_gm_pwrup_SHIFT(rev)  15
#define ACPHY_RfctrlAntSwLUTIdxN0_tx5g_80p80_gm_pwrup_MASK(rev)   (0x1 << ACPHY_RfctrlAntSwLUTIdxN0_tx5g_80p80_gm_pwrup_SHIFT(rev))

/* Register ACPHY_AfeClkDivOverrideCtrlN0 */
#define ACPHY_AfeClkDivOverrideCtrlN0(rev)                                (ACREV_GE(rev,2) ? 0x749 : INVALID_ADDRESS)
#define ACPHY_AfeClkDivOverrideCtrlN0_afediv_en_ovr_SHIFT(rev)            0
#define ACPHY_AfeClkDivOverrideCtrlN0_afediv_en_ovr_MASK(rev)             (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_afediv_en_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN0_afediv_en_SHIFT(rev)                1
#define ACPHY_AfeClkDivOverrideCtrlN0_afediv_en_MASK(rev)                 (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_afediv_en_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN0_rx2g_20p20_des_pu_ovr_SHIFT(rev)    2
#define ACPHY_AfeClkDivOverrideCtrlN0_rx2g_20p20_des_pu_ovr_MASK(rev)     (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_rx2g_20p20_des_pu_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN0_rx2g_20p20_src_pu_ovr_SHIFT(rev)    3
#define ACPHY_AfeClkDivOverrideCtrlN0_rx2g_20p20_src_pu_ovr_MASK(rev)     (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_rx2g_20p20_src_pu_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN0_rx5g_80p80_des_pu_ovr_SHIFT(rev)    4
#define ACPHY_AfeClkDivOverrideCtrlN0_rx5g_80p80_des_pu_ovr_MASK(rev)     (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_rx5g_80p80_des_pu_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN0_rx5g_80p80_src_pu_ovr_SHIFT(rev)    5
#define ACPHY_AfeClkDivOverrideCtrlN0_rx5g_80p80_src_pu_ovr_MASK(rev)     (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_rx5g_80p80_src_pu_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN0_tx2g_20p20_cas_pwrup_ovr_SHIFT(rev) 6
#define ACPHY_AfeClkDivOverrideCtrlN0_tx2g_20p20_cas_pwrup_ovr_MASK(rev)  (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_tx2g_20p20_cas_pwrup_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN0_tx2g_20p20_gm_pwrup_ovr_SHIFT(rev)  7
#define ACPHY_AfeClkDivOverrideCtrlN0_tx2g_20p20_gm_pwrup_ovr_MASK(rev)   (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_tx2g_20p20_gm_pwrup_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN0_tx5g_80p80_cas_pwrup_ovr_SHIFT(rev) 8
#define ACPHY_AfeClkDivOverrideCtrlN0_tx5g_80p80_cas_pwrup_ovr_MASK(rev)  (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_tx5g_80p80_cas_pwrup_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN0_tx5g_80p80_gm_pwrup_ovr_SHIFT(rev)  9
#define ACPHY_AfeClkDivOverrideCtrlN0_tx5g_80p80_gm_pwrup_ovr_MASK(rev)   (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_tx5g_80p80_gm_pwrup_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN0_rx2g_20p20_des_pu_SHIFT(rev)        10
#define ACPHY_AfeClkDivOverrideCtrlN0_rx2g_20p20_des_pu_MASK(rev)         (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_rx2g_20p20_des_pu_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN0_rx2g_20p20_src_pu_SHIFT(rev)        11
#define ACPHY_AfeClkDivOverrideCtrlN0_rx2g_20p20_src_pu_MASK(rev)         (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_rx2g_20p20_src_pu_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN0_rx5g_80p80_des_pu_SHIFT(rev)        12
#define ACPHY_AfeClkDivOverrideCtrlN0_rx5g_80p80_des_pu_MASK(rev)         (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_rx5g_80p80_des_pu_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN0_rx5g_80p80_src_pu_SHIFT(rev)        13
#define ACPHY_AfeClkDivOverrideCtrlN0_rx5g_80p80_src_pu_MASK(rev)         (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_rx5g_80p80_src_pu_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN0_afediv_pu_repeater_ovr_SHIFT(rev)   0
#define ACPHY_AfeClkDivOverrideCtrlN0_afediv_pu_repeater_ovr_MASK(rev)    (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_afediv_pu_repeater_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN0_afediv_pu_repeater_SHIFT(rev)       1
#define ACPHY_AfeClkDivOverrideCtrlN0_afediv_pu_repeater_MASK(rev)        (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_afediv_pu_repeater_SHIFT(rev))

/* Register ACPHY_AfectrlOverride0 */
#define ACPHY_AfectrlOverride0(rev)                               0x750
#define ACPHY_AfectrlOverride0_adc_pd_SHIFT(rev)                  0
#define ACPHY_AfectrlOverride0_adc_pd_MASK(rev)                   (0x1 << ACPHY_AfectrlOverride0_adc_pd_SHIFT(rev))
#define ACPHY_AfectrlOverride0_dac_pd_SHIFT(rev)                  1
#define ACPHY_AfectrlOverride0_dac_pd_MASK(rev)                   (0x1 << ACPHY_AfectrlOverride0_dac_pd_SHIFT(rev))
#define ACPHY_AfectrlOverride0_tssi_pu_ovr_SHIFT(rev)             4
#define ACPHY_AfectrlOverride0_tssi_pu_ovr_MASK(rev)              (0x1 << ACPHY_AfectrlOverride0_tssi_pu_ovr_SHIFT(rev))
#define ACPHY_AfectrlOverride0_amux_sel_port_ovr_SHIFT(rev)       5
#define ACPHY_AfectrlOverride0_amux_sel_port_ovr_MASK(rev)        (0x1 << ACPHY_AfectrlOverride0_amux_sel_port_ovr_SHIFT(rev))
#define ACPHY_AfectrlOverride0_iqadc_clk_div_ratio_ovr_SHIFT(rev) 6
#define ACPHY_AfectrlOverride0_iqadc_clk_div_ratio_ovr_MASK(rev)  (0x1 << ACPHY_AfectrlOverride0_iqadc_clk_div_ratio_ovr_SHIFT(rev))
#define ACPHY_AfectrlOverride0_aux_en_ovr_SHIFT(rev)              7
#define ACPHY_AfectrlOverride0_aux_en_ovr_MASK(rev)               (0x1 << ACPHY_AfectrlOverride0_aux_en_ovr_SHIFT(rev))
#define ACPHY_AfectrlOverride0_reset_dac_SHIFT(rev)               2
#define ACPHY_AfectrlOverride0_reset_dac_MASK(rev)                (0x1 << ACPHY_AfectrlOverride0_reset_dac_SHIFT(rev))

/* Register ACPHY_AfectrlCore10 */
#define ACPHY_AfectrlCore10(rev)                 0x751
#define ACPHY_AfectrlCore10_adc_pd_SHIFT(rev)    0
#define ACPHY_AfectrlCore10_adc_pd_MASK(rev)     (0x3f << ACPHY_AfectrlCore10_adc_pd_SHIFT(rev))
#define ACPHY_AfectrlCore10_dac_pd_SHIFT(rev)    6
#define ACPHY_AfectrlCore10_dac_pd_MASK(rev)     (0x1 << ACPHY_AfectrlCore10_dac_pd_SHIFT(rev))
#define ACPHY_AfectrlCore10_reset_dac_SHIFT(rev) 7
#define ACPHY_AfectrlCore10_reset_dac_MASK(rev)  (0x1 << ACPHY_AfectrlCore10_reset_dac_SHIFT(rev))

/* Register ACPHY_AfectrlCore20 */
#define ACPHY_AfectrlCore20(rev)                                   0x752
#define ACPHY_AfectrlCore20_tssi_pu_ovr_val_SHIFT(rev)             0
#define ACPHY_AfectrlCore20_tssi_pu_ovr_val_MASK(rev)              (0x1 << ACPHY_AfectrlCore20_tssi_pu_ovr_val_SHIFT(rev))
#define ACPHY_AfectrlCore20_amux_sel_port_ovr_val_SHIFT(rev)       1
#define ACPHY_AfectrlCore20_amux_sel_port_ovr_val_MASK(rev)        (0x7 << ACPHY_AfectrlCore20_amux_sel_port_ovr_val_SHIFT(rev))
#define ACPHY_AfectrlCore20_iqadc_clk_div_ratio_ovr_val_SHIFT(rev) 4
#define ACPHY_AfectrlCore20_iqadc_clk_div_ratio_ovr_val_MASK(rev)  (0x1 << ACPHY_AfectrlCore20_iqadc_clk_div_ratio_ovr_val_SHIFT(rev))
#define ACPHY_AfectrlCore20_aux_en_val_SHIFT(rev)                  5
#define ACPHY_AfectrlCore20_aux_en_val_MASK(rev)                   (0x1 << ACPHY_AfectrlCore20_aux_en_val_SHIFT(rev))

/* Register ACPHY_AfectrlCoreAux0 */
#define ACPHY_AfectrlCoreAux0(rev)                              0x753
#define ACPHY_AfectrlCoreAux0_tssi_pu_tx_SHIFT(rev)             0
#define ACPHY_AfectrlCoreAux0_tssi_pu_tx_MASK(rev)              (0x1 << ACPHY_AfectrlCoreAux0_tssi_pu_tx_SHIFT(rev))
#define ACPHY_AfectrlCoreAux0_amux_sel_port_tx_SHIFT(rev)       1
#define ACPHY_AfectrlCoreAux0_amux_sel_port_tx_MASK(rev)        (0x7 << ACPHY_AfectrlCoreAux0_amux_sel_port_tx_SHIFT(rev))
#define ACPHY_AfectrlCoreAux0_tssi_pu_rx_SHIFT(rev)             4
#define ACPHY_AfectrlCoreAux0_tssi_pu_rx_MASK(rev)              (0x1 << ACPHY_AfectrlCoreAux0_tssi_pu_rx_SHIFT(rev))
#define ACPHY_AfectrlCoreAux0_amux_sel_port_rx_SHIFT(rev)       5
#define ACPHY_AfectrlCoreAux0_amux_sel_port_rx_MASK(rev)        (0x7 << ACPHY_AfectrlCoreAux0_amux_sel_port_rx_SHIFT(rev))
#define ACPHY_AfectrlCoreAux0_iqadc_clk_div_ratio_tx_SHIFT(rev) 8
#define ACPHY_AfectrlCoreAux0_iqadc_clk_div_ratio_tx_MASK(rev)  (0x1 << ACPHY_AfectrlCoreAux0_iqadc_clk_div_ratio_tx_SHIFT(rev))
#define ACPHY_AfectrlCoreAux0_iqadc_clk_div_ratio_rx_SHIFT(rev) 9
#define ACPHY_AfectrlCoreAux0_iqadc_clk_div_ratio_rx_MASK(rev)  (0x1 << ACPHY_AfectrlCoreAux0_iqadc_clk_div_ratio_rx_SHIFT(rev))
#define ACPHY_AfectrlCoreAux0_aux_en_rx_val_SHIFT(rev)          10
#define ACPHY_AfectrlCoreAux0_aux_en_rx_val_MASK(rev)           (0x1 << ACPHY_AfectrlCoreAux0_aux_en_rx_val_SHIFT(rev))
#define ACPHY_AfectrlCoreAux0_aux_en_tx_val_SHIFT(rev)          11
#define ACPHY_AfectrlCoreAux0_aux_en_tx_val_MASK(rev)           (0x1 << ACPHY_AfectrlCoreAux0_aux_en_tx_val_SHIFT(rev))

/* Register ACPHY_OCL_Afe_pu_ctrl0 */
#define ACPHY_OCL_Afe_pu_ctrl0(rev)                                 0x767
#define ACPHY_OCL_Afe_pu_ctrl0_adc_pu_basedOn_rf_rxpu_SHIFT(rev)    0
#define ACPHY_OCL_Afe_pu_ctrl0_adc_pu_basedOn_rf_rxpu_MASK(rev)     (0x1 << ACPHY_OCL_Afe_pu_ctrl0_adc_pu_basedOn_rf_rxpu_SHIFT(rev))
#define ACPHY_OCL_Afe_pu_ctrl0_Auxadc_pu_basedOn_rf_rxpu_SHIFT(rev) 1
#define ACPHY_OCL_Afe_pu_ctrl0_Auxadc_pu_basedOn_rf_rxpu_MASK(rev)  (0x1 << ACPHY_OCL_Afe_pu_ctrl0_Auxadc_pu_basedOn_rf_rxpu_SHIFT(rev))

/* Register ACPHY_ocl_rx_AntConfig0 */
#define ACPHY_ocl_rx_AntConfig0(rev)                                  (ACREV_GE(rev,2) ? 0x769 : INVALID_ADDRESS)
#define ACPHY_ocl_rx_AntConfig0_rx_antConfig_core_active_SHIFT(rev)   0
#define ACPHY_ocl_rx_AntConfig0_rx_antConfig_core_active_MASK(rev)    (0x1 << ACPHY_ocl_rx_AntConfig0_rx_antConfig_core_active_SHIFT(rev))
#define ACPHY_ocl_rx_AntConfig0_rx_antConfig_core_inactive_SHIFT(rev) 1
#define ACPHY_ocl_rx_AntConfig0_rx_antConfig_core_inactive_MASK(rev)  (0x1 << ACPHY_ocl_rx_AntConfig0_rx_antConfig_core_inactive_SHIFT(rev))
#define ACPHY_ocl_rx_AntConfig0_ocl_rx_antConfig_sel_SHIFT(rev)       2
#define ACPHY_ocl_rx_AntConfig0_ocl_rx_antConfig_sel_MASK(rev)        (0x1 << ACPHY_ocl_rx_AntConfig0_ocl_rx_antConfig_sel_SHIFT(rev))

/* Register ACPHY_txgainLo0 */
#define ACPHY_txgainLo0(rev)              0x780
#define ACPHY_txgainLo0_txgain_SHIFT(rev) 0
#define ACPHY_txgainLo0_txgain_MASK(rev)  (0xffff << ACPHY_txgainLo0_txgain_SHIFT(rev))

/* Register ACPHY_txgainHi0 */
#define ACPHY_txgainHi0(rev)              0x781
#define ACPHY_txgainHi0_txgain_SHIFT(rev) 0
#define ACPHY_txgainHi0_txgain_MASK(rev)  (0xffff << ACPHY_txgainHi0_txgain_SHIFT(rev))

/* Register ACPHY_rxgainLo0 */
#define ACPHY_rxgainLo0(rev)              0x782
#define ACPHY_rxgainLo0_rxgain_SHIFT(rev) 0
#define ACPHY_rxgainLo0_rxgain_MASK(rev)  (0xffff << ACPHY_rxgainLo0_rxgain_SHIFT(rev))

/* Register ACPHY_rxgainHi0 */
#define ACPHY_rxgainHi0(rev)              0x783
#define ACPHY_rxgainHi0_rxgain_SHIFT(rev) 0
#define ACPHY_rxgainHi0_rxgain_MASK(rev)  (0xffff << ACPHY_rxgainHi0_rxgain_SHIFT(rev))

/* Register ACPHY_rxGainLpfCtrlLo0 */
#define ACPHY_rxGainLpfCtrlLo0(rev)                     0x784
#define ACPHY_rxGainLpfCtrlLo0_rxGainLpfCtrl_SHIFT(rev) 0
#define ACPHY_rxGainLpfCtrlLo0_rxGainLpfCtrl_MASK(rev)  (0xffff << ACPHY_rxGainLpfCtrlLo0_rxGainLpfCtrl_SHIFT(rev))

/* Register ACPHY_rxGainLpfCtrlHi0 */
#define ACPHY_rxGainLpfCtrlHi0(rev)                     0x785
#define ACPHY_rxGainLpfCtrlHi0_rxGainLpfCtrl_SHIFT(rev) 0
#define ACPHY_rxGainLpfCtrlHi0_rxGainLpfCtrl_MASK(rev)  (0xffff << ACPHY_rxGainLpfCtrlHi0_rxGainLpfCtrl_SHIFT(rev))

/* Register ACPHY_rxGainLpfTiaCtrlLo0 */
#define ACPHY_rxGainLpfTiaCtrlLo0(rev)                        0x786
#define ACPHY_rxGainLpfTiaCtrlLo0_rxGainLpfTiaCtrl_SHIFT(rev) 0
#define ACPHY_rxGainLpfTiaCtrlLo0_rxGainLpfTiaCtrl_MASK(rev)  (0xffff << ACPHY_rxGainLpfTiaCtrlLo0_rxGainLpfTiaCtrl_SHIFT(rev))

/* Register ACPHY_rxGainLpfTiaCtrlHi0 */
#define ACPHY_rxGainLpfTiaCtrlHi0(rev)                        0x787
#define ACPHY_rxGainLpfTiaCtrlHi0_rxGainLpfTiaCtrl_SHIFT(rev) 0
#define ACPHY_rxGainLpfTiaCtrlHi0_rxGainLpfTiaCtrl_MASK(rev)  (0xffff << ACPHY_rxGainLpfTiaCtrlHi0_rxGainLpfTiaCtrl_SHIFT(rev))

/* Register ACPHY_PuResetLpfCtrl_0Lo0 */
#define ACPHY_PuResetLpfCtrl_0Lo0(rev)                        0x788
#define ACPHY_PuResetLpfCtrl_0Lo0_PuResetLpfCtrl_0_SHIFT(rev) 0
#define ACPHY_PuResetLpfCtrl_0Lo0_PuResetLpfCtrl_0_MASK(rev)  (0xffff << ACPHY_PuResetLpfCtrl_0Lo0_PuResetLpfCtrl_0_SHIFT(rev))

/* Register ACPHY_PuResetLpfCtrl_0Hi0 */
#define ACPHY_PuResetLpfCtrl_0Hi0(rev)                        0x789
#define ACPHY_PuResetLpfCtrl_0Hi0_PuResetLpfCtrl_0_SHIFT(rev) 0
#define ACPHY_PuResetLpfCtrl_0Hi0_PuResetLpfCtrl_0_MASK(rev)  (0xffff << ACPHY_PuResetLpfCtrl_0Hi0_PuResetLpfCtrl_0_SHIFT(rev))

/* Register ACPHY_PuResetLpfCtrl_1Lo0 */
#define ACPHY_PuResetLpfCtrl_1Lo0(rev)                        0x78a
#define ACPHY_PuResetLpfCtrl_1Lo0_PuResetLpfCtrl_1_SHIFT(rev) 0
#define ACPHY_PuResetLpfCtrl_1Lo0_PuResetLpfCtrl_1_MASK(rev)  (0xffff << ACPHY_PuResetLpfCtrl_1Lo0_PuResetLpfCtrl_1_SHIFT(rev))

/* Register ACPHY_PuResetLpfCtrl_1Hi0 */
#define ACPHY_PuResetLpfCtrl_1Hi0(rev)                        0x78b
#define ACPHY_PuResetLpfCtrl_1Hi0_PuResetLpfCtrl_1_SHIFT(rev) 0
#define ACPHY_PuResetLpfCtrl_1Hi0_PuResetLpfCtrl_1_MASK(rev)  (0xffff << ACPHY_PuResetLpfCtrl_1Hi0_PuResetLpfCtrl_1_SHIFT(rev))

/* Register ACPHY_PuResetAfeCtrlLo0 */
#define ACPHY_PuResetAfeCtrlLo0(rev)                      0x78c
#define ACPHY_PuResetAfeCtrlLo0_PuResetAfeCtrl_SHIFT(rev) 0
#define ACPHY_PuResetAfeCtrlLo0_PuResetAfeCtrl_MASK(rev)  (0xffff << ACPHY_PuResetAfeCtrlLo0_PuResetAfeCtrl_SHIFT(rev))

/* Register ACPHY_PuResetAfeCtrlHi0 */
#define ACPHY_PuResetAfeCtrlHi0(rev)                      0x78d
#define ACPHY_PuResetAfeCtrlHi0_PuResetAfeCtrl_SHIFT(rev) 0
#define ACPHY_PuResetAfeCtrlHi0_PuResetAfeCtrl_MASK(rev)  (0xffff << ACPHY_PuResetAfeCtrlHi0_PuResetAfeCtrl_SHIFT(rev))

/* Register ACPHY_LpfBwAfeCapLo0 */
#define ACPHY_LpfBwAfeCapLo0(rev)                   0x78e
#define ACPHY_LpfBwAfeCapLo0_LpfBwAfeCap_SHIFT(rev) 0
#define ACPHY_LpfBwAfeCapLo0_LpfBwAfeCap_MASK(rev)  (0xffff << ACPHY_LpfBwAfeCapLo0_LpfBwAfeCap_SHIFT(rev))

/* Register ACPHY_LpfBwAfeCapHi0 */
#define ACPHY_LpfBwAfeCapHi0(rev)                   0x78f
#define ACPHY_LpfBwAfeCapHi0_LpfBwAfeCap_SHIFT(rev) 0
#define ACPHY_LpfBwAfeCapHi0_LpfBwAfeCap_MASK(rev)  (0xffff << ACPHY_LpfBwAfeCapHi0_LpfBwAfeCap_SHIFT(rev))

/* Register ACPHY_TxTssiLo0 */
#define ACPHY_TxTssiLo0(rev)              0x790
#define ACPHY_TxTssiLo0_TxTssi_SHIFT(rev) 0
#define ACPHY_TxTssiLo0_TxTssi_MASK(rev)  (0xffff << ACPHY_TxTssiLo0_TxTssi_SHIFT(rev))

/* Register ACPHY_TxTssiHi0 */
#define ACPHY_TxTssiHi0(rev)              0x791
#define ACPHY_TxTssiHi0_TxTssi_SHIFT(rev) 0
#define ACPHY_TxTssiHi0_TxTssi_MASK(rev)  (0xffff << ACPHY_TxTssiHi0_TxTssi_SHIFT(rev))

/* Register ACPHY_GainLpLo0 */
#define ACPHY_GainLpLo0(rev)              0x792
#define ACPHY_GainLpLo0_GainLp_SHIFT(rev) 0
#define ACPHY_GainLpLo0_GainLp_MASK(rev)  (0xffff << ACPHY_GainLpLo0_GainLp_SHIFT(rev))

/* Register ACPHY_GainLpHi0 */
#define ACPHY_GainLpHi0(rev)              0x793
#define ACPHY_GainLpHi0_GainLp_SHIFT(rev) 0
#define ACPHY_GainLpHi0_GainLp_MASK(rev)  (0xffff << ACPHY_GainLpHi0_GainLp_SHIFT(rev))

/* Register ACPHY_CalibLo0 */
#define ACPHY_CalibLo0(rev)             0x794
#define ACPHY_CalibLo0_Calib_SHIFT(rev) 0
#define ACPHY_CalibLo0_Calib_MASK(rev)  (0xffff << ACPHY_CalibLo0_Calib_SHIFT(rev))

/* Register ACPHY_CalibHi0 */
#define ACPHY_CalibHi0(rev)             0x795
#define ACPHY_CalibHi0_Calib_SHIFT(rev) 0
#define ACPHY_CalibHi0_Calib_MASK(rev)  (0xffff << ACPHY_CalibHi0_Calib_SHIFT(rev))

/* Register ACPHY_rxLpfLo0 */
#define ACPHY_rxLpfLo0(rev)             0x796
#define ACPHY_rxLpfLo0_rxLpf_SHIFT(rev) 0
#define ACPHY_rxLpfLo0_rxLpf_MASK(rev)  (0xffff << ACPHY_rxLpfLo0_rxLpf_SHIFT(rev))

/* Register ACPHY_rxLpHif0 */
#define ACPHY_rxLpHif0(rev)             0x797
#define ACPHY_rxLpHif0_rxLpf_SHIFT(rev) 0
#define ACPHY_rxLpHif0_rxLpf_MASK(rev)  (0xffff << ACPHY_rxLpHif0_rxLpf_SHIFT(rev))

/* Register ACPHY_pllAfeclkLo0 */
#define ACPHY_pllAfeclkLo0(rev)                 0x798
#define ACPHY_pllAfeclkLo0_pllAfeclk_SHIFT(rev) 0
#define ACPHY_pllAfeclkLo0_pllAfeclk_MASK(rev)  (0xffff << ACPHY_pllAfeclkLo0_pllAfeclk_SHIFT(rev))

/* Register ACPHY_pllAfeclkHi0 */
#define ACPHY_pllAfeclkHi0(rev)                 0x799
#define ACPHY_pllAfeclkHi0_pllAfeclk_SHIFT(rev) 0
#define ACPHY_pllAfeclkHi0_pllAfeclk_MASK(rev)  (0xffff << ACPHY_pllAfeclkHi0_pllAfeclk_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w3_value0 */
#define ACPHY_ACI_Detect_s_w3_value0(rev)                  (ACREV_GE(rev,5) ? 0x7a0 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x7a0))
#define ACPHY_ACI_Detect_s_w3_value0_s_w3_value_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w3_value0_s_w3_value_MASK(rev)  (0x7ff << ACPHY_ACI_Detect_s_w3_value0_s_w3_value_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_nb_value0 */
#define ACPHY_ACI_Detect_s_nb_value0(rev)                  (ACREV_GE(rev,5) ? 0x7a1 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x7a1))
#define ACPHY_ACI_Detect_s_nb_value0_s_nb_value_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_nb_value0_s_nb_value_MASK(rev)  (0x7ff << ACPHY_ACI_Detect_s_nb_value0_s_nb_value_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w3_block_acc0 */
#define ACPHY_ACI_Detect_s_w3_block_acc0(rev)                      (ACREV_GE(rev,5) ? 0x7a2 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x7a2))
#define ACPHY_ACI_Detect_s_w3_block_acc0_s_w3_block_acc_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w3_block_acc0_s_w3_block_acc_MASK(rev)  (0x7fff << ACPHY_ACI_Detect_s_w3_block_acc0_s_w3_block_acc_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_nb_block_acc0 */
#define ACPHY_ACI_Detect_s_nb_block_acc0(rev)                      (ACREV_GE(rev,5) ? 0x7a3 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x7a3))
#define ACPHY_ACI_Detect_s_nb_block_acc0_s_nb_block_acc_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_nb_block_acc0_s_nb_block_acc_MASK(rev)  (0x7fff << ACPHY_ACI_Detect_s_nb_block_acc0_s_nb_block_acc_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w3_window_acc0_lo */
#define ACPHY_ACI_Detect_s_w3_window_acc0_lo(rev)                          (ACREV_GE(rev,5) ? 0x7a4 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x7a4))
#define ACPHY_ACI_Detect_s_w3_window_acc0_lo_s_w3_window_acc_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w3_window_acc0_lo_s_w3_window_acc_lo_MASK(rev)  (0xffff << ACPHY_ACI_Detect_s_w3_window_acc0_lo_s_w3_window_acc_lo_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w3_window_acc0_hi */
#define ACPHY_ACI_Detect_s_w3_window_acc0_hi(rev)                          (ACREV_GE(rev,5) ? 0x7a5 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x7a5))
#define ACPHY_ACI_Detect_s_w3_window_acc0_hi_s_w3_window_acc_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w3_window_acc0_hi_s_w3_window_acc_hi_MASK(rev)  (0x7 << ACPHY_ACI_Detect_s_w3_window_acc0_hi_s_w3_window_acc_hi_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_nb_window_acc0_lo */
#define ACPHY_ACI_Detect_s_nb_window_acc0_lo(rev)                          (ACREV_GE(rev,5) ? 0x7a6 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x7a6))
#define ACPHY_ACI_Detect_s_nb_window_acc0_lo_s_nb_window_acc_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_nb_window_acc0_lo_s_nb_window_acc_lo_MASK(rev)  (0xffff << ACPHY_ACI_Detect_s_nb_window_acc0_lo_s_nb_window_acc_lo_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_nb_window_acc0_hi */
#define ACPHY_ACI_Detect_s_nb_window_acc0_hi(rev)                          (ACREV_GE(rev,5) ? 0x7a7 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x7a7))
#define ACPHY_ACI_Detect_s_nb_window_acc0_hi_s_nb_window_acc_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_nb_window_acc0_hi_s_nb_window_acc_hi_MASK(rev)  (0x7 << ACPHY_ACI_Detect_s_nb_window_acc0_hi_s_nb_window_acc_hi_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_select0 */
#define ACPHY_ACI_Detect_aci_select0(rev)                                 (ACREV_GE(rev,5) ? 0x7a8 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x7a8))
#define ACPHY_ACI_Detect_aci_select0_aci_select_SHIFT(rev)                0
#define ACPHY_ACI_Detect_aci_select0_aci_select_MASK(rev)                 (0x1 << ACPHY_ACI_Detect_aci_select0_aci_select_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select0_s_aci_mitigation_hw_state_SHIFT(rev) 1
#define ACPHY_ACI_Detect_aci_select0_s_aci_mitigation_hw_state_MASK(rev)  (0x1 << ACPHY_ACI_Detect_aci_select0_s_aci_mitigation_hw_state_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_0_SHIFT(rev)       2
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_0_MASK(rev)        (0x1 << ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_0_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_1_SHIFT(rev)       3
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_1_MASK(rev)        (0x1 << ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_1_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_2_SHIFT(rev)       4
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_2_MASK(rev)        (0x1 << ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_2_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select0_aci_select_w12_SHIFT(rev)            (ACREV_GE(rev,32) ? 5 : (ACREV_GE(rev,24) ? 5 : (ACREV_GE(rev,18) ? 5 : (ACREV_GE(rev,14) ? 1 : 1))))
#define ACPHY_ACI_Detect_aci_select0_aci_select_w12_MASK(rev)             (0x1 << ACPHY_ACI_Detect_aci_select0_aci_select_w12_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_w12_0_SHIFT(rev)   6
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_w12_0_MASK(rev)    (0x1 << ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_w12_0_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_w12_1_SHIFT(rev)   7
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_w12_1_MASK(rev)    (0x1 << ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_w12_1_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_w12_2_SHIFT(rev)   8
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_w12_2_MASK(rev)    (0x1 << ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_w12_2_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond1_0_SHIFT(rev)      2
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond1_0_MASK(rev)       (0x1 << ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond1_0_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond1_1_SHIFT(rev)      3
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond1_1_MASK(rev)       (0x1 << ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond1_1_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond1_2_SHIFT(rev)      4
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond1_2_MASK(rev)       (0x1 << ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond1_2_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond2_0_SHIFT(rev)      9
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond2_0_MASK(rev)       (0x1 << ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond2_0_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond2_1_SHIFT(rev)      10
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond2_1_MASK(rev)       (0x1 << ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond2_1_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond2_2_SHIFT(rev)      11
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond2_2_MASK(rev)       (0x1 << ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond2_2_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select0_aci_select_w3_SHIFT(rev)             0
#define ACPHY_ACI_Detect_aci_select0_aci_select_w3_MASK(rev)              (0x1 << ACPHY_ACI_Detect_aci_select0_aci_select_w3_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_report_ctr0 */
#define ACPHY_ACI_Detect_aci_report_ctr0(rev)                      (ACREV_GE(rev,5) ? 0x7a9 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7a9 : 0x7ab)))
#define ACPHY_ACI_Detect_aci_report_ctr0_aci_report_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_report_ctr0_aci_report_ctr_MASK(rev)  (0xffff << ACPHY_ACI_Detect_aci_report_ctr0_aci_report_ctr_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_detected_ctr0 */
#define ACPHY_ACI_Detect_aci_detected_ctr0(rev)                        (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x7aa : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x7aa : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x7aa : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7aa : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x7aa : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7aa : 0x7af))))))))))))
#define ACPHY_ACI_Detect_aci_detected_ctr0_aci_detected_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_detected_ctr0_aci_detected_ctr_MASK(rev)  (0xffff << ACPHY_ACI_Detect_aci_detected_ctr0_aci_detected_ctr_SHIFT(rev))

/* Register ACPHY_ACI_Detect_sw_aci_report_ctr0 */
#define ACPHY_ACI_Detect_sw_aci_report_ctr0(rev)                         (ACREV_GE(rev,5) ? 0x7ab : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7ab : 0x7b1)))
#define ACPHY_ACI_Detect_sw_aci_report_ctr0_sw_aci_report_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_sw_aci_report_ctr0_sw_aci_report_ctr_MASK(rev)  (0xffff << ACPHY_ACI_Detect_sw_aci_report_ctr0_sw_aci_report_ctr_SHIFT(rev))

/* Register ACPHY_ACI_Detect_sw_aci_detected_ctr0 */
#define ACPHY_ACI_Detect_sw_aci_detected_ctr0(rev)                           (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x7ac : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x7ac : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x7ac : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7ac : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x7ac : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7ac : 0x7b3))))))))))))
#define ACPHY_ACI_Detect_sw_aci_detected_ctr0_sw_aci_detected_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_sw_aci_detected_ctr0_sw_aci_detected_ctr_MASK(rev)  (0xffff << ACPHY_ACI_Detect_sw_aci_detected_ctr0_sw_aci_detected_ctr_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w1_block_acc0 */
#define ACPHY_ACI_Detect_s_w1_block_acc0(rev)                      (ACREV_GE(rev,18) ? 0x7ad : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x7ad : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7ad : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x7ad : INVALID_ADDRESS)))))))
#define ACPHY_ACI_Detect_s_w1_block_acc0_s_w1_block_acc_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w1_block_acc0_s_w1_block_acc_MASK(rev)  (0xffff << ACPHY_ACI_Detect_s_w1_block_acc0_s_w1_block_acc_SHIFT(rev))

/* Register ACPHY_DSSF_control_0 */
#define ACPHY_DSSF_control_0(rev)                  (ACREV_GE(rev,5) ? 0x7b0 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7b0 : INVALID_ADDRESS)))
#define ACPHY_DSSF_control_0_idepth_s1_SHIFT(rev)  3
#define ACPHY_DSSF_control_0_idepth_s1_MASK(rev)   (0x3 << ACPHY_DSSF_control_0_idepth_s1_SHIFT(rev))
#define ACPHY_DSSF_control_0_idepth_s2_SHIFT(rev)  5
#define ACPHY_DSSF_control_0_idepth_s2_MASK(rev)   (0x3 << ACPHY_DSSF_control_0_idepth_s2_SHIFT(rev))
#define ACPHY_DSSF_control_0_enabled_s1_SHIFT(rev) 11
#define ACPHY_DSSF_control_0_enabled_s1_MASK(rev)  (0x1 << ACPHY_DSSF_control_0_enabled_s1_SHIFT(rev))
#define ACPHY_DSSF_control_0_enabled_s2_SHIFT(rev) 12
#define ACPHY_DSSF_control_0_enabled_s2_MASK(rev)  (0x1 << ACPHY_DSSF_control_0_enabled_s2_SHIFT(rev))
#define ACPHY_DSSF_control_0_idepth_s3_SHIFT(rev)  7
#define ACPHY_DSSF_control_0_idepth_s3_MASK(rev)   (0x3 << ACPHY_DSSF_control_0_idepth_s3_SHIFT(rev))
#define ACPHY_DSSF_control_0_enabled_s3_SHIFT(rev) 13
#define ACPHY_DSSF_control_0_enabled_s3_MASK(rev)  (0x1 << ACPHY_DSSF_control_0_enabled_s3_SHIFT(rev))

/* Register ACPHY_DSSF_exp_j_theta_i_s10 */
#define ACPHY_DSSF_exp_j_theta_i_s10(rev)                        (ACREV_GE(rev,5) ? 0x7b1 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7b1 : INVALID_ADDRESS)))
#define ACPHY_DSSF_exp_j_theta_i_s10_exp_j_theta_i_s1_SHIFT(rev) 0
#define ACPHY_DSSF_exp_j_theta_i_s10_exp_j_theta_i_s1_MASK(rev)  (0x1fff << ACPHY_DSSF_exp_j_theta_i_s10_exp_j_theta_i_s1_SHIFT(rev))

/* Register ACPHY_DSSF_exp_j_theta_i_s20 */
#define ACPHY_DSSF_exp_j_theta_i_s20(rev)                        (ACREV_GE(rev,5) ? 0x7b2 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7b2 : INVALID_ADDRESS)))
#define ACPHY_DSSF_exp_j_theta_i_s20_exp_j_theta_i_s2_SHIFT(rev) 0
#define ACPHY_DSSF_exp_j_theta_i_s20_exp_j_theta_i_s2_MASK(rev)  (0x1fff << ACPHY_DSSF_exp_j_theta_i_s20_exp_j_theta_i_s2_SHIFT(rev))

/* Register ACPHY_DSSF_exp_i_theta_q_s10 */
#define ACPHY_DSSF_exp_i_theta_q_s10(rev)                        (ACREV_GE(rev,5) ? 0x7b5 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7b5 : INVALID_ADDRESS)))
#define ACPHY_DSSF_exp_i_theta_q_s10_exp_j_theta_q_s1_SHIFT(rev) 0
#define ACPHY_DSSF_exp_i_theta_q_s10_exp_j_theta_q_s1_MASK(rev)  (0x1fff << ACPHY_DSSF_exp_i_theta_q_s10_exp_j_theta_q_s1_SHIFT(rev))

/* Register ACPHY_DSSF_exp_i_theta_q_s20 */
#define ACPHY_DSSF_exp_i_theta_q_s20(rev)                        (ACREV_GE(rev,5) ? 0x7b6 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7b6 : INVALID_ADDRESS)))
#define ACPHY_DSSF_exp_i_theta_q_s20_exp_j_theta_q_s2_SHIFT(rev) 0
#define ACPHY_DSSF_exp_i_theta_q_s20_exp_j_theta_q_s2_MASK(rev)  (0x1fff << ACPHY_DSSF_exp_i_theta_q_s20_exp_j_theta_q_s2_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th0_s10 */
#define ACPHY_DSSF_gain_th0_s10(rev)                   (ACREV_GE(rev,5) ? 0x7b9 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7b9 : INVALID_ADDRESS)))
#define ACPHY_DSSF_gain_th0_s10_gain_th0_s1_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th0_s10_gain_th0_s1_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th0_s10_gain_th0_s1_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th1_s10 */
#define ACPHY_DSSF_gain_th1_s10(rev)                   (ACREV_GE(rev,5) ? 0x7ba : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7ba : INVALID_ADDRESS)))
#define ACPHY_DSSF_gain_th1_s10_gain_th1_s1_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th1_s10_gain_th1_s1_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th1_s10_gain_th1_s1_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th2_s10 */
#define ACPHY_DSSF_gain_th2_s10(rev)                   (ACREV_GE(rev,5) ? 0x7bb : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7bb : INVALID_ADDRESS)))
#define ACPHY_DSSF_gain_th2_s10_gain_th2_s1_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th2_s10_gain_th2_s1_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th2_s10_gain_th2_s1_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th0_s20 */
#define ACPHY_DSSF_gain_th0_s20(rev)                   (ACREV_GE(rev,5) ? 0x7bc : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7bc : INVALID_ADDRESS)))
#define ACPHY_DSSF_gain_th0_s20_gain_th0_s2_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th0_s20_gain_th0_s2_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th0_s20_gain_th0_s2_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th1_s20 */
#define ACPHY_DSSF_gain_th1_s20(rev)                   (ACREV_GE(rev,5) ? 0x7bd : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7bd : INVALID_ADDRESS)))
#define ACPHY_DSSF_gain_th1_s20_gain_th1_s2_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th1_s20_gain_th1_s2_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th1_s20_gain_th1_s2_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th2_s20 */
#define ACPHY_DSSF_gain_th2_s20(rev)                   (ACREV_GE(rev,5) ? 0x7be : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7be : INVALID_ADDRESS)))
#define ACPHY_DSSF_gain_th2_s20_gain_th2_s2_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th2_s20_gain_th2_s2_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th2_s20_gain_th2_s2_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th0_s30 */
#define ACPHY_DSSF_gain_th0_s30(rev)                   (ACREV_GE(rev,40) ? 0x16b8 : (ACREV_GE(rev,36) ? 0x7bf : (ACREV_GE(rev,33) ? 0x16b8 : (ACREV_GE(rev,5) ? 0x7bf : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7bf : INVALID_ADDRESS))))))
#define ACPHY_DSSF_gain_th0_s30_gain_th0_s3_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th0_s30_gain_th0_s3_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th0_s30_gain_th0_s3_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_nominal_clip_th0 */
#define ACPHY_PREMPT_ofdm_nominal_clip_th0(rev)                            (ACREV_GE(rev,5) ? 0x7d0 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7d0 : INVALID_ADDRESS)))
#define ACPHY_PREMPT_ofdm_nominal_clip_th0_ofdm_nominal_clip_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_nominal_clip_th0_ofdm_nominal_clip_th_MASK(rev)  (0xffff << ACPHY_PREMPT_ofdm_nominal_clip_th0_ofdm_nominal_clip_th_SHIFT(rev))

/* Register ACPHY_PREMPT_cck_nominal_clip_th0 */
#define ACPHY_PREMPT_cck_nominal_clip_th0(rev)                           (ACREV_GE(rev,5) ? 0x7d1 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7d1 : INVALID_ADDRESS)))
#define ACPHY_PREMPT_cck_nominal_clip_th0_cck_nominal_clip_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_nominal_clip_th0_cck_nominal_clip_th_MASK(rev)  (0xffff << ACPHY_PREMPT_cck_nominal_clip_th0_cck_nominal_clip_th_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_large_gain_mismatch_th0 */
#define ACPHY_PREMPT_ofdm_large_gain_mismatch_th0(rev)                         (ACREV_GE(rev,5) ? 0x7d2 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7d2 : INVALID_ADDRESS)))
#define ACPHY_PREMPT_ofdm_large_gain_mismatch_th0_ofdm_large_gain_mismatch_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_large_gain_mismatch_th0_ofdm_large_gain_mismatch_th_MASK(rev) (0x1f << ACPHY_PREMPT_ofdm_large_gain_mismatch_th0_ofdm_large_gain_mismatch_th_SHIFT(rev))

/* Register ACPHY_PREMPT_cck_large_gain_mismatch_th0 */
#define ACPHY_PREMPT_cck_large_gain_mismatch_th0(rev)                          (ACREV_GE(rev,5) ? 0x7d3 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7d3 : INVALID_ADDRESS)))
#define ACPHY_PREMPT_cck_large_gain_mismatch_th0_cck_large_gain_mismatch_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_large_gain_mismatch_th0_cck_large_gain_mismatch_th_MASK(rev) (0x1f << ACPHY_PREMPT_cck_large_gain_mismatch_th0_cck_large_gain_mismatch_th_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_nominal_clip_cnt_th0 */
#define ACPHY_PREMPT_ofdm_nominal_clip_cnt_th0(rev)                            (ACREV_GE(rev,5) ? 0x7d4 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7d4 : INVALID_ADDRESS)))
#define ACPHY_PREMPT_ofdm_nominal_clip_cnt_th0_ofdm_nominal_clip_cnt_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_nominal_clip_cnt_th0_ofdm_nominal_clip_cnt_th_MASK(rev) (0xff << ACPHY_PREMPT_ofdm_nominal_clip_cnt_th0_ofdm_nominal_clip_cnt_th_SHIFT(rev))

/* Register ACPHY_PREMPT_cck_nominal_clip_cnt_th0 */
#define ACPHY_PREMPT_cck_nominal_clip_cnt_th0(rev)                             (ACREV_GE(rev,5) ? 0x7d5 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7d5 : INVALID_ADDRESS)))
#define ACPHY_PREMPT_cck_nominal_clip_cnt_th0_cck_nominal_clip_cnt_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_nominal_clip_cnt_th0_cck_nominal_clip_cnt_th_MASK(rev) (0xff << ACPHY_PREMPT_cck_nominal_clip_cnt_th0_cck_nominal_clip_cnt_th_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_low_power_mismatch_th0 */
#define ACPHY_PREMPT_ofdm_low_power_mismatch_th0(rev)                          (ACREV_GE(rev,5) ? 0x7d6 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7d6 : INVALID_ADDRESS)))
#define ACPHY_PREMPT_ofdm_low_power_mismatch_th0_ofdm_low_power_mismatch_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_low_power_mismatch_th0_ofdm_low_power_mismatch_th_MASK(rev) (0x1f << ACPHY_PREMPT_ofdm_low_power_mismatch_th0_ofdm_low_power_mismatch_th_SHIFT(rev))

/* Register ACPHY_PREMPT_cck_low_power_mismatch_th0 */
#define ACPHY_PREMPT_cck_low_power_mismatch_th0(rev)                           (ACREV_GE(rev,5) ? 0x7d7 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7d7 : INVALID_ADDRESS)))
#define ACPHY_PREMPT_cck_low_power_mismatch_th0_cck_low_power_mismatch_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_low_power_mismatch_th0_cck_low_power_mismatch_th_MASK(rev) (0x1f << ACPHY_PREMPT_cck_low_power_mismatch_th0_cck_low_power_mismatch_th_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th0 */
#define ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th0(rev)                   (ACREV_GE(rev,5) ? 0x7d8 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7d8 : INVALID_ADDRESS)))
#define ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th0_ofdm_max_gain_mismatch_pkt_rcv_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th0_ofdm_max_gain_mismatch_pkt_rcv_th_MASK(rev) (0x1f << ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th0_ofdm_max_gain_mismatch_pkt_rcv_th_SHIFT(rev))

/* Register ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th0 */
#define ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th0(rev)                    (ACREV_GE(rev,5) ? 0x7d9 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7d9 : INVALID_ADDRESS)))
#define ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th0_cck_max_gain_mismatch_pkt_rcv_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th0_cck_max_gain_mismatch_pkt_rcv_th_MASK(rev) (0x1f << ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th0_cck_max_gain_mismatch_pkt_rcv_th_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th0 */
#define ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th0(rev)                   (ACREV_GE(rev,5) ? 0x7da : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7da : INVALID_ADDRESS)))
#define ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th0_ofdm_min_gain_mismatch_pkt_rcv_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th0_ofdm_min_gain_mismatch_pkt_rcv_th_MASK(rev) (0x1f << ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th0_ofdm_min_gain_mismatch_pkt_rcv_th_SHIFT(rev))

/* Register ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th0 */
#define ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th0(rev)                    (ACREV_GE(rev,5) ? 0x7db : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7db : INVALID_ADDRESS)))
#define ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th0_cck_min_gain_mismatch_pkt_rcv_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th0_cck_min_gain_mismatch_pkt_rcv_th_MASK(rev) (0x1f << ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th0_cck_min_gain_mismatch_pkt_rcv_th_SHIFT(rev))

/* Register ACPHY_PREMPT_per_pkt_en0 */
#define ACPHY_PREMPT_per_pkt_en0(rev)                                 (ACREV_GE(rev,5) ? 0x7dc : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7dc : INVALID_ADDRESS)))
#define ACPHY_PREMPT_per_pkt_en0_clip_detect_enable_SHIFT(rev)        0
#define ACPHY_PREMPT_per_pkt_en0_clip_detect_enable_MASK(rev)         (0x1 << ACPHY_PREMPT_per_pkt_en0_clip_detect_enable_SHIFT(rev))
#define ACPHY_PREMPT_per_pkt_en0_low_power_enable_SHIFT(rev)          1
#define ACPHY_PREMPT_per_pkt_en0_low_power_enable_MASK(rev)           (0x1 << ACPHY_PREMPT_per_pkt_en0_low_power_enable_SHIFT(rev))
#define ACPHY_PREMPT_per_pkt_en0_pwr_variation_enable_SHIFT(rev)      2
#define ACPHY_PREMPT_per_pkt_en0_pwr_variation_enable_MASK(rev)       (0x1 << ACPHY_PREMPT_per_pkt_en0_pwr_variation_enable_SHIFT(rev))
#define ACPHY_PREMPT_per_pkt_en0_clip_detect_cond1_enable_SHIFT(rev)  3
#define ACPHY_PREMPT_per_pkt_en0_clip_detect_cond1_enable_MASK(rev)   (0x1 << ACPHY_PREMPT_per_pkt_en0_clip_detect_cond1_enable_SHIFT(rev))
#define ACPHY_PREMPT_per_pkt_en0_clip_detect_cond2_enable_SHIFT(rev)  4
#define ACPHY_PREMPT_per_pkt_en0_clip_detect_cond2_enable_MASK(rev)   (0x1 << ACPHY_PREMPT_per_pkt_en0_clip_detect_cond2_enable_SHIFT(rev))
#define ACPHY_PREMPT_per_pkt_en0_clip_detect_cond3_enable_SHIFT(rev)  5
#define ACPHY_PREMPT_per_pkt_en0_clip_detect_cond3_enable_MASK(rev)   (0x1 << ACPHY_PREMPT_per_pkt_en0_clip_detect_cond3_enable_SHIFT(rev))
#define ACPHY_PREMPT_per_pkt_en0_enable_abrts_during_htagc_SHIFT(rev) 6
#define ACPHY_PREMPT_per_pkt_en0_enable_abrts_during_htagc_MASK(rev)  (0x1 << ACPHY_PREMPT_per_pkt_en0_enable_abrts_during_htagc_SHIFT(rev))
#define ACPHY_PREMPT_per_pkt_en0_preemption_clock_enable_SHIFT(rev)   7
#define ACPHY_PREMPT_per_pkt_en0_preemption_clock_enable_MASK(rev)    (0x1 << ACPHY_PREMPT_per_pkt_en0_preemption_clock_enable_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0 */
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0(rev)                      (ACREV_GE(rev,14) ? 0x7dd : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x7dd : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x7dd : INVALID_ADDRESS)))))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0_ofdm_nominal_clip_th_msb_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0_ofdm_nominal_clip_th_msb_MASK(rev) (0x1 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0_ofdm_nominal_clip_th_msb_SHIFT(rev))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0_cck_nominal_clip_th_msb_SHIFT(rev) 1
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0_cck_nominal_clip_th_msb_MASK(rev) (0x1 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0_cck_nominal_clip_th_msb_SHIFT(rev))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0_ofdm_nominal_clip_th_lsb_bits_SHIFT(rev) 2
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0_ofdm_nominal_clip_th_lsb_bits_MASK(rev) (0x7 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0_ofdm_nominal_clip_th_lsb_bits_SHIFT(rev))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0_cck_nominal_clip_th_lsb_bits_SHIFT(rev) 5
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0_cck_nominal_clip_th_lsb_bits_MASK(rev) (0x7 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0_cck_nominal_clip_th_lsb_bits_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_ctrl0 */
#define ACPHY_txbbpdcomp_ctrl0(rev)                                     (ACREV_GE(rev,18) ? 0x7e0 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x7e0 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7e0 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x7e0 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xe00 : INVALID_ADDRESS)))))))))
#define ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_en0_SHIFT(rev)                0
#define ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_en0_MASK(rev)                 (0x1 << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_en0_SHIFT(rev))
#define ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_dc_comp_en0_SHIFT(rev)        1
#define ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_dc_comp_en0_MASK(rev)         (0x1 << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_dc_comp_en0_SHIFT(rev))
#define ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_cckcomp_en0_SHIFT(rev)        2
#define ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_cckcomp_en0_MASK(rev)         (0x1 << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_cckcomp_en0_SHIFT(rev))
#define ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_rfpwr_override_en0_SHIFT(rev) 3
#define ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_rfpwr_override_en0_MASK(rev)  (0x1 << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_rfpwr_override_en0_SHIFT(rev))
#define ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_signed_lut_en0_SHIFT(rev)     4
#define ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_signed_lut_en0_MASK(rev)      (0x1 << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_signed_lut_en0_SHIFT(rev))
#define ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_tbl_sz0_SHIFT(rev)            (ACREV_GE(rev,32) ? 5 : 6)
#define ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_tbl_sz0_MASK(rev)             (ACREV_GE(rev,32) ? (0xff << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_tbl_sz0_SHIFT(rev)) : (ACREV_GE(rev,27) ? (0x7f << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_tbl_sz0_SHIFT(rev)) : (ACREV_GE(rev,24) ? (0xff << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_tbl_sz0_SHIFT(rev)) : (ACREV_GE(rev,20) ? (0x7f << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_tbl_sz0_SHIFT(rev)) : (ACREV_GE(rev,18) ? (0xff << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_tbl_sz0_SHIFT(rev)) : (ACREV_GE(rev,13) ? (0x7f << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_tbl_sz0_SHIFT(rev)) : (ACREV_GE(rev,12) ? (0xff << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_tbl_sz0_SHIFT(rev)) : (ACREV_GE(rev,11) ? (0x7f << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_tbl_sz0_SHIFT(rev)) : (ACREV_GE(rev,9) ? (0xff << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_tbl_sz0_SHIFT(rev)) : (0x7f << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_tbl_sz0_SHIFT(rev)))))))))))
#define ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_dot11b_en0_SHIFT(rev)         5
#define ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_dot11b_en0_MASK(rev)          (0x1 << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_dot11b_en0_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_tbl_idx0 */
#define ACPHY_txbbpdcomp_tbl_idx0(rev)                             (ACREV_GE(rev,18) ? 0x7e1 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x7e1 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7e1 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x7e1 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xe01 : INVALID_ADDRESS)))))))))
#define ACPHY_txbbpdcomp_tbl_idx0_txbbpdcomp_start_idx0_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_tbl_idx0_txbbpdcomp_start_idx0_MASK(rev)  (0x7f << ACPHY_txbbpdcomp_tbl_idx0_txbbpdcomp_start_idx0_SHIFT(rev))
#define ACPHY_txbbpdcomp_tbl_idx0_txbbpdcomp_stop_idx0_SHIFT(rev)  7
#define ACPHY_txbbpdcomp_tbl_idx0_txbbpdcomp_stop_idx0_MASK(rev)   (0x7f << ACPHY_txbbpdcomp_tbl_idx0_txbbpdcomp_stop_idx0_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_dc_offseti0 */
#define ACPHY_txbbpdcomp_dc_offseti0(rev)                              (ACREV_GE(rev,18) ? 0x7e2 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x7e2 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7e2 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x7e2 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xe02 : INVALID_ADDRESS)))))))))
#define ACPHY_txbbpdcomp_dc_offseti0_txbbpdcomp_dc_offseti0_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_dc_offseti0_txbbpdcomp_dc_offseti0_MASK(rev)  (0x3ff << ACPHY_txbbpdcomp_dc_offseti0_txbbpdcomp_dc_offseti0_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_dc_offsetq0 */
#define ACPHY_txbbpdcomp_dc_offsetq0(rev)                              (ACREV_GE(rev,18) ? 0x7e3 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x7e3 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7e3 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x7e3 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xe03 : INVALID_ADDRESS)))))))))
#define ACPHY_txbbpdcomp_dc_offsetq0_txbbpdcomp_dc_offsetq0_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_dc_offsetq0_txbbpdcomp_dc_offsetq0_MASK(rev)  (0x3ff << ACPHY_txbbpdcomp_dc_offsetq0_txbbpdcomp_dc_offsetq0_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_cckdc_offseti0 */
#define ACPHY_txbbpdcomp_cckdc_offseti0(rev)                                 (ACREV_GE(rev,18) ? 0x7e4 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x7e4 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7e4 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x7e4 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xe04 : INVALID_ADDRESS)))))))))
#define ACPHY_txbbpdcomp_cckdc_offseti0_txbbpdcomp_cckdc_offseti0_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_cckdc_offseti0_txbbpdcomp_cckdc_offseti0_MASK(rev)  (0x3ff << ACPHY_txbbpdcomp_cckdc_offseti0_txbbpdcomp_cckdc_offseti0_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_cckdc_offsetq0 */
#define ACPHY_txbbpdcomp_cckdc_offsetq0(rev)                                 (ACREV_GE(rev,18) ? 0x7e5 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x7e5 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7e5 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x7e5 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xe05 : INVALID_ADDRESS)))))))))
#define ACPHY_txbbpdcomp_cckdc_offsetq0_txbbpdcomp_cckdc_offsetq0_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_cckdc_offsetq0_txbbpdcomp_cckdc_offsetq0_MASK(rev)  (0x3ff << ACPHY_txbbpdcomp_cckdc_offsetq0_txbbpdcomp_cckdc_offsetq0_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_rfpwr_ctrl0 */
#define ACPHY_txbbpdcomp_rfpwr_ctrl0(rev)                                      (ACREV_GE(rev,18) ? 0x7e6 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x7e6 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7e6 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x7e6 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xe06 : INVALID_ADDRESS)))))))))
#define ACPHY_txbbpdcomp_rfpwr_ctrl0_txbbpdcomp_rfpwr_override_val0_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_rfpwr_ctrl0_txbbpdcomp_rfpwr_override_val0_MASK(rev)  (0x1ff << ACPHY_txbbpdcomp_rfpwr_ctrl0_txbbpdcomp_rfpwr_override_val0_SHIFT(rev))
#define ACPHY_txbbpdcomp_rfpwr_ctrl0_txbbpdcomp_rfpwr_lut_idx0_SHIFT(rev)      9
#define ACPHY_txbbpdcomp_rfpwr_ctrl0_txbbpdcomp_rfpwr_lut_idx0_MASK(rev)       (0x7f << ACPHY_txbbpdcomp_rfpwr_ctrl0_txbbpdcomp_rfpwr_lut_idx0_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_scaling0 */
#define ACPHY_txbbpdcomp_scaling0(rev)                                 (ACREV_GE(rev,18) ? 0x7e7 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x7e7 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7e7 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x7e7 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xe07 : INVALID_ADDRESS)))))))))
#define ACPHY_txbbpdcomp_scaling0_txbbpdcomp_idx_scalar0_SHIFT(rev)    0
#define ACPHY_txbbpdcomp_scaling0_txbbpdcomp_idx_scalar0_MASK(rev)     (0xff << ACPHY_txbbpdcomp_scaling0_txbbpdcomp_idx_scalar0_SHIFT(rev))
#define ACPHY_txbbpdcomp_scaling0_txbbpdcomp_nfracbits_idx0_SHIFT(rev) 8
#define ACPHY_txbbpdcomp_scaling0_txbbpdcomp_nfracbits_idx0_MASK(rev)  (0x7 << ACPHY_txbbpdcomp_scaling0_txbbpdcomp_nfracbits_idx0_SHIFT(rev))
#define ACPHY_txbbpdcomp_scaling0_txbbpdcomp_nfracbits_eps0_SHIFT(rev) 11
#define ACPHY_txbbpdcomp_scaling0_txbbpdcomp_nfracbits_eps0_MASK(rev)  (0xf << ACPHY_txbbpdcomp_scaling0_txbbpdcomp_nfracbits_eps0_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_idx_offseti0 */
#define ACPHY_txbbpdcomp_idx_offseti0(rev)                               (ACREV_GE(rev,18) ? 0x7e8 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x7e8 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7e8 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x7e8 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xe09 : INVALID_ADDRESS)))))))))
#define ACPHY_txbbpdcomp_idx_offseti0_txbbpdcomp_idx_offseti0_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_idx_offseti0_txbbpdcomp_idx_offseti0_MASK(rev)  (0xff << ACPHY_txbbpdcomp_idx_offseti0_txbbpdcomp_idx_offseti0_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_idx_offsetq0 */
#define ACPHY_txbbpdcomp_idx_offsetq0(rev)                               (ACREV_GE(rev,18) ? 0x7e9 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x7e9 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7e9 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x7e9 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xe0a : INVALID_ADDRESS)))))))))
#define ACPHY_txbbpdcomp_idx_offsetq0_txbbpdcomp_idx_offsetq0_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_idx_offsetq0_txbbpdcomp_idx_offsetq0_MASK(rev)  (0xff << ACPHY_txbbpdcomp_idx_offsetq0_txbbpdcomp_idx_offsetq0_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_idx_offset20 */
#define ACPHY_txbbpdcomp_idx_offset20(rev)                               (ACREV_GE(rev,18) ? 0x7ea : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x7ea : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7ea : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x7ea : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xe0b : INVALID_ADDRESS)))))))))
#define ACPHY_txbbpdcomp_idx_offset20_txbbpdcomp_idx_offset20_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_idx_offset20_txbbpdcomp_idx_offset20_MASK(rev)  (0xff << ACPHY_txbbpdcomp_idx_offset20_txbbpdcomp_idx_offset20_SHIFT(rev))

/* Register ACPHY_txfdss_ctrl0 */
#define ACPHY_txfdss_ctrl0(rev)                             (ACREV_GE(rev,18) ? 0x7f0 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x7f0 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7f0 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x7f0 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xf00 : INVALID_ADDRESS)))))))))
#define ACPHY_txfdss_ctrl0_txfdss_enable0_SHIFT(rev)        0
#define ACPHY_txfdss_ctrl0_txfdss_enable0_MASK(rev)         (0x1 << ACPHY_txfdss_ctrl0_txfdss_enable0_SHIFT(rev))
#define ACPHY_txfdss_ctrl0_txfdss_interp_enable0_SHIFT(rev) 1
#define ACPHY_txfdss_ctrl0_txfdss_interp_enable0_MASK(rev)  (0x1 << ACPHY_txfdss_ctrl0_txfdss_interp_enable0_SHIFT(rev))

/* Register ACPHY_txfdss_cfgtbl0 */
#define ACPHY_txfdss_cfgtbl0(rev)                           (ACREV_GE(rev,18) ? 0x7f1 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x7f1 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7f1 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x7f1 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xf01 : INVALID_ADDRESS)))))))))
#define ACPHY_txfdss_cfgtbl0_txfdss_num_20M_tbl0_SHIFT(rev) 0
#define ACPHY_txfdss_cfgtbl0_txfdss_num_20M_tbl0_MASK(rev)  (0x1f << ACPHY_txfdss_cfgtbl0_txfdss_num_20M_tbl0_SHIFT(rev))
#define ACPHY_txfdss_cfgtbl0_txfdss_num_40M_tbl0_SHIFT(rev) 5
#define ACPHY_txfdss_cfgtbl0_txfdss_num_40M_tbl0_MASK(rev)  (0x1f << ACPHY_txfdss_cfgtbl0_txfdss_num_40M_tbl0_SHIFT(rev))

/* Register ACPHY_txfdss_cfgbrkpt0_0 */
#define ACPHY_txfdss_cfgbrkpt0_0(rev)                                   (ACREV_GE(rev,18) ? 0x7f2 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x7f2 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7f2 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x7f2 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xf02 : INVALID_ADDRESS)))))))))
#define ACPHY_txfdss_cfgbrkpt0_0_txfdss_num_20M_breakpoints0_SHIFT(rev) 0
#define ACPHY_txfdss_cfgbrkpt0_0_txfdss_num_20M_breakpoints0_MASK(rev)  (0x7f << ACPHY_txfdss_cfgbrkpt0_0_txfdss_num_20M_breakpoints0_SHIFT(rev))
#define ACPHY_txfdss_cfgbrkpt0_0_txfdss_num_40M_breakpoints0_SHIFT(rev) 7
#define ACPHY_txfdss_cfgbrkpt0_0_txfdss_num_40M_breakpoints0_MASK(rev)  (0x7f << ACPHY_txfdss_cfgbrkpt0_0_txfdss_num_40M_breakpoints0_SHIFT(rev))

/* Register ACPHY_txfdss_cfgbrkpt1_0 */
#define ACPHY_txfdss_cfgbrkpt1_0(rev)                                   (ACREV_GE(rev,18) ? 0x7f3 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x7f3 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7f3 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x7f3 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xf03 : INVALID_ADDRESS)))))))))
#define ACPHY_txfdss_cfgbrkpt1_0_txfdss_num_80M_breakpoints0_SHIFT(rev) 0
#define ACPHY_txfdss_cfgbrkpt1_0_txfdss_num_80M_breakpoints0_MASK(rev)  (0x7f << ACPHY_txfdss_cfgbrkpt1_0_txfdss_num_80M_breakpoints0_SHIFT(rev))

/* Register ACPHY_txfdss_scaleadj_en_0 */
#define ACPHY_txfdss_scaleadj_en_0(rev)                                (ACREV_GE(rev,18) ? 0x7f4 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x7f4 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7f4 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x7f4 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xf04 : INVALID_ADDRESS)))))))))
#define ACPHY_txfdss_scaleadj_en_0_txfdss_scale_adj_enable0_SHIFT(rev) 0
#define ACPHY_txfdss_scaleadj_en_0_txfdss_scale_adj_enable0_MASK(rev)  (0x7 << ACPHY_txfdss_scaleadj_en_0_txfdss_scale_adj_enable0_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w12_value0 */
#define ACPHY_ACI_Detect_s_w12_value0(rev)                   (ACREV_GE(rev,32) ? 0x7f5 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x7f5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x7f5 : (ACREV_GE(rev,17) ? 0x7e0 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x7e0 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x7f5 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7f5 : (ACREV_GE(rev,8) ? 0x7e0 : INVALID_ADDRESS)))))))))))))
#define ACPHY_ACI_Detect_s_w12_value0_s_w12_value_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w12_value0_s_w12_value_MASK(rev)  (0x7ff << ACPHY_ACI_Detect_s_w12_value0_s_w12_value_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w12_block_acc0 */
#define ACPHY_ACI_Detect_s_w12_block_acc0(rev)                       (ACREV_GE(rev,32) ? 0x7f6 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x7f6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x7f6 : (ACREV_GE(rev,17) ? 0x7e1 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x7e1 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x7f6 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7f6 : (ACREV_GE(rev,8) ? 0x7e1 : INVALID_ADDRESS)))))))))))))
#define ACPHY_ACI_Detect_s_w12_block_acc0_s_w12_block_acc_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w12_block_acc0_s_w12_block_acc_MASK(rev)  (0x7fff << ACPHY_ACI_Detect_s_w12_block_acc0_s_w12_block_acc_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w12_window_acc0_lo */
#define ACPHY_ACI_Detect_s_w12_window_acc0_lo(rev)                           (ACREV_GE(rev,32) ? 0x7f7 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x7f7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x7f7 : (ACREV_GE(rev,17) ? 0x7e2 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x7e2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x7f7 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7f7 : (ACREV_GE(rev,8) ? 0x7e2 : INVALID_ADDRESS)))))))))))))
#define ACPHY_ACI_Detect_s_w12_window_acc0_lo_s_w12_window_acc_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w12_window_acc0_lo_s_w12_window_acc_lo_MASK(rev)  (0xffff << ACPHY_ACI_Detect_s_w12_window_acc0_lo_s_w12_window_acc_lo_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w12_window_acc0_hi */
#define ACPHY_ACI_Detect_s_w12_window_acc0_hi(rev)                           (ACREV_GE(rev,32) ? 0x7f8 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x7f8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x7f8 : (ACREV_GE(rev,17) ? 0x7e3 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x7e3 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x7f8 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7f8 : (ACREV_GE(rev,8) ? 0x7e3 : INVALID_ADDRESS)))))))))))))
#define ACPHY_ACI_Detect_s_w12_window_acc0_hi_s_w12_window_acc_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w12_window_acc0_hi_s_w12_window_acc_hi_MASK(rev)  (0x7 << ACPHY_ACI_Detect_s_w12_window_acc0_hi_s_w12_window_acc_hi_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_detected_ctr_w120 */
#define ACPHY_ACI_Detect_aci_detected_ctr_w120(rev)                            (ACREV_GE(rev,32) ? 0x7f9 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x7f9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x7f9 : (ACREV_GE(rev,17) ? 0x7e4 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x7e4 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x7f9 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7f9 : (ACREV_GE(rev,8) ? 0x7e4 : INVALID_ADDRESS)))))))))))))
#define ACPHY_ACI_Detect_aci_detected_ctr_w120_aci_detected_ctr_w12_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_detected_ctr_w120_aci_detected_ctr_w12_MASK(rev)  (0xffff << ACPHY_ACI_Detect_aci_detected_ctr_w120_aci_detected_ctr_w12_SHIFT(rev))

/* Register ACPHY_ACI_Detect_sw_aci_detected_ctr_w120 */
#define ACPHY_ACI_Detect_sw_aci_detected_ctr_w120(rev)                         (ACREV_GE(rev,32) ? 0x7fa : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x7fa : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x7fa : (ACREV_GE(rev,17) ? 0x7e5 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x7e5 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x7fa : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7fa : (ACREV_GE(rev,8) ? 0x7e5 : INVALID_ADDRESS)))))))))))))
#define ACPHY_ACI_Detect_sw_aci_detected_ctr_w120_sw_aci_detected_ctr_w12_SHIFT(rev) 0
#define ACPHY_ACI_Detect_sw_aci_detected_ctr_w120_sw_aci_detected_ctr_w12_MASK(rev) (0xffff << ACPHY_ACI_Detect_sw_aci_detected_ctr_w120_sw_aci_detected_ctr_w12_SHIFT(rev))

/* Register ACPHY_radio_logen2g */
#define ACPHY_radio_logen2g(rev)                   (ACREV_GE(rev,40) ? 0x1000 : (ACREV_GE(rev,36) ? 0x830 : (ACREV_GE(rev,32) ? 0x1000 : (ACREV_GE(rev,20) ? 0x830 : (ACREV_GE(rev,19) ? 0x1000 : (ACREV_GE(rev,2) ? 0x830 : INVALID_ADDRESS))))))
#define ACPHY_radio_logen2g_idac_gm_SHIFT(rev)     0
#define ACPHY_radio_logen2g_idac_gm_MASK(rev)      (0x7 << ACPHY_radio_logen2g_idac_gm_SHIFT(rev))
#define ACPHY_radio_logen2g_idac_gm_2nd_SHIFT(rev) 3
#define ACPHY_radio_logen2g_idac_gm_2nd_MASK(rev)  (0x7 << ACPHY_radio_logen2g_idac_gm_2nd_SHIFT(rev))
#define ACPHY_radio_logen2g_idac_qb_SHIFT(rev)     6
#define ACPHY_radio_logen2g_idac_qb_MASK(rev)      (0x7 << ACPHY_radio_logen2g_idac_qb_SHIFT(rev))
#define ACPHY_radio_logen2g_idac_qb_2nd_SHIFT(rev) 9
#define ACPHY_radio_logen2g_idac_qb_2nd_MASK(rev)  (0x7 << ACPHY_radio_logen2g_idac_qb_2nd_SHIFT(rev))
#define ACPHY_radio_logen2g_idac_qtx_SHIFT(rev)    12
#define ACPHY_radio_logen2g_idac_qtx_MASK(rev)     (0x7 << ACPHY_radio_logen2g_idac_qtx_SHIFT(rev))

/* Register ACPHY_radio_logen2gN5g */
#define ACPHY_radio_logen2gN5g(rev)                (ACREV_GE(rev,40) ? 0x1001 : (ACREV_GE(rev,36) ? 0x831 : (ACREV_GE(rev,32) ? 0x1001 : (ACREV_GE(rev,20) ? 0x831 : (ACREV_GE(rev,19) ? 0x1001 : (ACREV_GE(rev,2) ? 0x831 : INVALID_ADDRESS))))))
#define ACPHY_radio_logen2gN5g_idac_itx_SHIFT(rev) 0
#define ACPHY_radio_logen2gN5g_idac_itx_MASK(rev)  (0x7 << ACPHY_radio_logen2gN5g_idac_itx_SHIFT(rev))
#define ACPHY_radio_logen2gN5g_idac_qrx_SHIFT(rev) 3
#define ACPHY_radio_logen2gN5g_idac_qrx_MASK(rev)  (0x7 << ACPHY_radio_logen2gN5g_idac_qrx_SHIFT(rev))
#define ACPHY_radio_logen2gN5g_idac_irx_SHIFT(rev) 6
#define ACPHY_radio_logen2gN5g_idac_irx_MASK(rev)  (0x7 << ACPHY_radio_logen2gN5g_idac_irx_SHIFT(rev))
#define ACPHY_radio_logen2gN5g_idac_buf_SHIFT(rev) 9
#define ACPHY_radio_logen2gN5g_idac_buf_MASK(rev)  (0x7 << ACPHY_radio_logen2gN5g_idac_buf_SHIFT(rev))
#define ACPHY_radio_logen2gN5g_idac_mix_SHIFT(rev) 12
#define ACPHY_radio_logen2gN5g_idac_mix_MASK(rev)  (0x7 << ACPHY_radio_logen2gN5g_idac_mix_SHIFT(rev))

/* Register ACPHY_radio_logen5g */
#define ACPHY_radio_logen5g(rev)                 (ACREV_GE(rev,40) ? 0x1002 : (ACREV_GE(rev,36) ? 0x832 : (ACREV_GE(rev,32) ? 0x1002 : (ACREV_GE(rev,20) ? 0x832 : (ACREV_GE(rev,19) ? 0x1002 : (ACREV_GE(rev,2) ? 0x832 : INVALID_ADDRESS))))))
#define ACPHY_radio_logen5g_idac_div_SHIFT(rev)  0
#define ACPHY_radio_logen5g_idac_div_MASK(rev)   (0x7 << ACPHY_radio_logen5g_idac_div_SHIFT(rev))
#define ACPHY_radio_logen5g_idac_vcob_SHIFT(rev) 3
#define ACPHY_radio_logen5g_idac_vcob_MASK(rev)  (0x7 << ACPHY_radio_logen5g_idac_vcob_SHIFT(rev))
#define ACPHY_radio_logen5g_idac_mixb_SHIFT(rev) 6
#define ACPHY_radio_logen5g_idac_mixb_MASK(rev)  (0x7 << ACPHY_radio_logen5g_idac_mixb_SHIFT(rev))
#define ACPHY_radio_logen5g_idac_load_SHIFT(rev) 9
#define ACPHY_radio_logen5g_idac_load_MASK(rev)  (0x7 << ACPHY_radio_logen5g_idac_load_SHIFT(rev))

/* Register ACPHY_radio_logen5gbufs */
#define ACPHY_radio_logen5gbufs(rev)                  (ACREV_GE(rev,40) ? 0x1003 : (ACREV_GE(rev,36) ? 0x833 : (ACREV_GE(rev,32) ? 0x1003 : (ACREV_GE(rev,20) ? 0x833 : (ACREV_GE(rev,19) ? 0x1003 : (ACREV_GE(rev,2) ? 0x833 : INVALID_ADDRESS))))))
#define ACPHY_radio_logen5gbufs_idac_bufb_SHIFT(rev)  0
#define ACPHY_radio_logen5gbufs_idac_bufb_MASK(rev)   (0x7 << ACPHY_radio_logen5gbufs_idac_bufb_SHIFT(rev))
#define ACPHY_radio_logen5gbufs_idac_bufb2_SHIFT(rev) 3
#define ACPHY_radio_logen5gbufs_idac_bufb2_MASK(rev)  (0x7 << ACPHY_radio_logen5gbufs_idac_bufb2_SHIFT(rev))
#define ACPHY_radio_logen5gbufs_idac_buf2_SHIFT(rev)  6
#define ACPHY_radio_logen5gbufs_idac_buf2_MASK(rev)   (0x7 << ACPHY_radio_logen5gbufs_idac_buf2_SHIFT(rev))
#define ACPHY_radio_logen5gbufs_idac_buf1_SHIFT(rev)  9
#define ACPHY_radio_logen5gbufs_idac_buf1_MASK(rev)   (0x7 << ACPHY_radio_logen5gbufs_idac_buf1_SHIFT(rev))
#define ACPHY_radio_logen5gbufs_idac_bufb1_SHIFT(rev) 12
#define ACPHY_radio_logen5gbufs_idac_bufb1_MASK(rev)  (0x7 << ACPHY_radio_logen5gbufs_idac_bufb1_SHIFT(rev))

/* Register ACPHY_radio_logen5gQI */
#define ACPHY_radio_logen5gQI(rev)                (ACREV_GE(rev,40) ? 0x1004 : (ACREV_GE(rev,36) ? 0x834 : (ACREV_GE(rev,32) ? 0x1004 : (ACREV_GE(rev,20) ? 0x834 : (ACREV_GE(rev,19) ? 0x1004 : (ACREV_GE(rev,2) ? 0x834 : INVALID_ADDRESS))))))
#define ACPHY_radio_logen5gQI_idac_qtx_SHIFT(rev) 0
#define ACPHY_radio_logen5gQI_idac_qtx_MASK(rev)  (0x7 << ACPHY_radio_logen5gQI_idac_qtx_SHIFT(rev))
#define ACPHY_radio_logen5gQI_idac_itx_SHIFT(rev) 3
#define ACPHY_radio_logen5gQI_idac_itx_MASK(rev)  (0x7 << ACPHY_radio_logen5gQI_idac_itx_SHIFT(rev))
#define ACPHY_radio_logen5gQI_idac_qrx_SHIFT(rev) 6
#define ACPHY_radio_logen5gQI_idac_qrx_MASK(rev)  (0x7 << ACPHY_radio_logen5gQI_idac_qrx_SHIFT(rev))
#define ACPHY_radio_logen5gQI_idac_irx_SHIFT(rev) 9
#define ACPHY_radio_logen5gQI_idac_irx_MASK(rev)  (0x7 << ACPHY_radio_logen5gQI_idac_irx_SHIFT(rev))

/* Register ACPHY_radio_pll_vcocal */
#define ACPHY_radio_pll_vcocal(rev)                             (ACREV_GE(rev,40) ? 0x1005 : (ACREV_GE(rev,36) ? 0x835 : (ACREV_GE(rev,32) ? 0x1005 : (ACREV_GE(rev,20) ? 0x835 : (ACREV_GE(rev,19) ? 0x1005 : (ACREV_GE(rev,2) ? 0x835 : INVALID_ADDRESS))))))
#define ACPHY_radio_pll_vcocal_vcocal_rstn_SHIFT(rev)           0
#define ACPHY_radio_pll_vcocal_vcocal_rstn_MASK(rev)            (0x1 << ACPHY_radio_pll_vcocal_vcocal_rstn_SHIFT(rev))
#define ACPHY_radio_pll_vcocal_vcocal_force_caps_SHIFT(rev)     1
#define ACPHY_radio_pll_vcocal_vcocal_force_caps_MASK(rev)      (0x1 << ACPHY_radio_pll_vcocal_vcocal_force_caps_SHIFT(rev))
#define ACPHY_radio_pll_vcocal_vcocal_force_caps_val_SHIFT(rev) 2
#define ACPHY_radio_pll_vcocal_vcocal_force_caps_val_MASK(rev)  (0x7ff << ACPHY_radio_pll_vcocal_vcocal_force_caps_val_SHIFT(rev))

/* Register ACPHY_radio_pll_vcoSet1 */
#define ACPHY_radio_pll_vcoSet1(rev)                            (ACREV_GE(rev,40) ? 0x1006 : (ACREV_GE(rev,36) ? 0x836 : (ACREV_GE(rev,32) ? 0x1006 : (ACREV_GE(rev,20) ? 0x836 : (ACREV_GE(rev,19) ? 0x1006 : (ACREV_GE(rev,2) ? 0x836 : INVALID_ADDRESS))))))
#define ACPHY_radio_pll_vcoSet1_vco_ALC_ref_ctrl_SHIFT(rev)     0
#define ACPHY_radio_pll_vcoSet1_vco_ALC_ref_ctrl_MASK(rev)      (0xf << ACPHY_radio_pll_vcoSet1_vco_ALC_ref_ctrl_SHIFT(rev))
#define ACPHY_radio_pll_vcoSet1_vco_bias_mode_SHIFT(rev)        4
#define ACPHY_radio_pll_vcoSet1_vco_bias_mode_MASK(rev)         (0x1 << ACPHY_radio_pll_vcoSet1_vco_bias_mode_SHIFT(rev))
#define ACPHY_radio_pll_vcoSet1_vco_bypass_vctrl_buf_SHIFT(rev) 5
#define ACPHY_radio_pll_vcoSet1_vco_bypass_vctrl_buf_MASK(rev)  (0x1 << ACPHY_radio_pll_vcoSet1_vco_bypass_vctrl_buf_SHIFT(rev))
#define ACPHY_radio_pll_vcoSet1_vco_cvar_extra_SHIFT(rev)       6
#define ACPHY_radio_pll_vcoSet1_vco_cvar_extra_MASK(rev)        (0xf << ACPHY_radio_pll_vcoSet1_vco_cvar_extra_SHIFT(rev))
#define ACPHY_radio_pll_vcoSet1_vco_cvar_SHIFT(rev)             10
#define ACPHY_radio_pll_vcoSet1_vco_cvar_MASK(rev)              (0xf << ACPHY_radio_pll_vcoSet1_vco_cvar_SHIFT(rev))
#define ACPHY_radio_pll_vcoSet1_vco_en_alc_SHIFT(rev)           14
#define ACPHY_radio_pll_vcoSet1_vco_en_alc_MASK(rev)            (0x1 << ACPHY_radio_pll_vcoSet1_vco_en_alc_SHIFT(rev))
#define ACPHY_radio_pll_vcoSet1_vco_USE_2p5V_SHIFT(rev)         15
#define ACPHY_radio_pll_vcoSet1_vco_USE_2p5V_MASK(rev)          (0x1 << ACPHY_radio_pll_vcoSet1_vco_USE_2p5V_SHIFT(rev))

/* Register ACPHY_radio_pll_vcoSet2 */
#define ACPHY_radio_pll_vcoSet2(rev)                          (ACREV_GE(rev,40) ? 0x1007 : (ACREV_GE(rev,36) ? 0x837 : (ACREV_GE(rev,32) ? 0x1007 : (ACREV_GE(rev,20) ? 0x837 : (ACREV_GE(rev,19) ? 0x1007 : (ACREV_GE(rev,2) ? 0x837 : INVALID_ADDRESS))))))
#define ACPHY_radio_pll_vcoSet2_vco_tempco_dcadj_SHIFT(rev)   0
#define ACPHY_radio_pll_vcoSet2_vco_tempco_dcadj_MASK(rev)    (0xf << ACPHY_radio_pll_vcoSet2_vco_tempco_dcadj_SHIFT(rev))
#define ACPHY_radio_pll_vcoSet2_vco_tempco_SHIFT(rev)         4
#define ACPHY_radio_pll_vcoSet2_vco_tempco_MASK(rev)          (0xf << ACPHY_radio_pll_vcoSet2_vco_tempco_SHIFT(rev))
#define ACPHY_radio_pll_vcoSet2_vco_vctrl_buf_ical_SHIFT(rev) 8
#define ACPHY_radio_pll_vcoSet2_vco_vctrl_buf_ical_MASK(rev)  (0x7 << ACPHY_radio_pll_vcoSet2_vco_vctrl_buf_ical_SHIFT(rev))
#define ACPHY_radio_pll_vcoSet2_vco_ICAL_SHIFT(rev)           11
#define ACPHY_radio_pll_vcoSet2_vco_ICAL_MASK(rev)            (0x1f << ACPHY_radio_pll_vcoSet2_vco_ICAL_SHIFT(rev))

/* Register ACPHY_radio_pll_vcoSet3 */
#define ACPHY_radio_pll_vcoSet3(rev)                        (ACREV_GE(rev,40) ? 0x1008 : (ACREV_GE(rev,36) ? 0x838 : (ACREV_GE(rev,32) ? 0x1008 : (ACREV_GE(rev,20) ? 0x838 : (ACREV_GE(rev,19) ? 0x1008 : (ACREV_GE(rev,2) ? 0x838 : INVALID_ADDRESS))))))
#define ACPHY_radio_pll_vcoSet3_vco_ICAL_1p2_SHIFT(rev)     0
#define ACPHY_radio_pll_vcoSet3_vco_ICAL_1p2_MASK(rev)      (0x1f << ACPHY_radio_pll_vcoSet3_vco_ICAL_1p2_SHIFT(rev))
#define ACPHY_radio_pll_vcoSet3_vco_HDRM_CAL_SHIFT(rev)     5
#define ACPHY_radio_pll_vcoSet3_vco_HDRM_CAL_MASK(rev)      (0xf << ACPHY_radio_pll_vcoSet3_vco_HDRM_CAL_SHIFT(rev))
#define ACPHY_radio_pll_vcoSet3_vco_cal_en_SHIFT(rev)       9
#define ACPHY_radio_pll_vcoSet3_vco_cal_en_MASK(rev)        (0x1 << ACPHY_radio_pll_vcoSet3_vco_cal_en_SHIFT(rev))
#define ACPHY_radio_pll_vcoSet3_vco_cal_en_empco_SHIFT(rev) 10
#define ACPHY_radio_pll_vcoSet3_vco_cal_en_empco_MASK(rev)  (0x1 << ACPHY_radio_pll_vcoSet3_vco_cal_en_empco_SHIFT(rev))
#define ACPHY_radio_pll_vcoSet3_vco_cap_mode_SHIFT(rev)     11
#define ACPHY_radio_pll_vcoSet3_vco_cap_mode_MASK(rev)      (0x1 << ACPHY_radio_pll_vcoSet3_vco_cap_mode_SHIFT(rev))
#define ACPHY_radio_pll_vcoSet3_vco_por_SHIFT(rev)          12
#define ACPHY_radio_pll_vcoSet3_vco_por_MASK(rev)           (0x1 << ACPHY_radio_pll_vcoSet3_vco_por_SHIFT(rev))

/* Register ACPHY_radio_pll_vcoSet4 */
#define ACPHY_radio_pll_vcoSet4(rev)                                    (ACREV_GE(rev,40) ? 0x1009 : (ACREV_GE(rev,36) ? 0x839 : (ACREV_GE(rev,32) ? 0x1009 : (ACREV_GE(rev,20) ? 0x839 : (ACREV_GE(rev,19) ? 0x1009 : (ACREV_GE(rev,2) ? 0x839 : INVALID_ADDRESS))))))
#define ACPHY_radio_pll_vcoSet4_vco_tempco_dcadj_1p2_SHIFT(rev)         0
#define ACPHY_radio_pll_vcoSet4_vco_tempco_dcadj_1p2_MASK(rev)          (0xf << ACPHY_radio_pll_vcoSet4_vco_tempco_dcadj_1p2_SHIFT(rev))
#define ACPHY_radio_pll_vcoSet4_vco_ib_bias_opamp_SHIFT(rev)            4
#define ACPHY_radio_pll_vcoSet4_vco_ib_bias_opamp_MASK(rev)             (0xf << ACPHY_radio_pll_vcoSet4_vco_ib_bias_opamp_SHIFT(rev))
#define ACPHY_radio_pll_vcoSet4_vco_ib_bias_opamp_fastsettle_SHIFT(rev) 8
#define ACPHY_radio_pll_vcoSet4_vco_ib_bias_opamp_fastsettle_MASK(rev)  (0xf << ACPHY_radio_pll_vcoSet4_vco_ib_bias_opamp_fastsettle_SHIFT(rev))
#define ACPHY_radio_pll_vcoSet4_vco_ib_ctrl_SHIFT(rev)                  12
#define ACPHY_radio_pll_vcoSet4_vco_ib_ctrl_MASK(rev)                   (0xf << ACPHY_radio_pll_vcoSet4_vco_ib_ctrl_SHIFT(rev))

/* Register ACPHY_radio_pll_lf_r1 */
#define ACPHY_radio_pll_lf_r1(rev)             (ACREV_GE(rev,40) ? 0x100a : (ACREV_GE(rev,36) ? 0x83a : (ACREV_GE(rev,32) ? 0x100a : (ACREV_GE(rev,20) ? 0x83a : (ACREV_GE(rev,19) ? 0x100a : (ACREV_GE(rev,2) ? 0x83a : INVALID_ADDRESS))))))
#define ACPHY_radio_pll_lf_r1_lf_r1_SHIFT(rev) 0
#define ACPHY_radio_pll_lf_r1_lf_r1_MASK(rev)  (0xff << ACPHY_radio_pll_lf_r1_lf_r1_SHIFT(rev))

/* Register ACPHY_radio_pll_lf_r2r3 */
#define ACPHY_radio_pll_lf_r2r3(rev)             (ACREV_GE(rev,40) ? 0x100b : (ACREV_GE(rev,36) ? 0x83b : (ACREV_GE(rev,32) ? 0x100b : (ACREV_GE(rev,20) ? 0x83b : (ACREV_GE(rev,19) ? 0x100b : (ACREV_GE(rev,2) ? 0x83b : INVALID_ADDRESS))))))
#define ACPHY_radio_pll_lf_r2r3_lf_r2_SHIFT(rev) 0
#define ACPHY_radio_pll_lf_r2r3_lf_r2_MASK(rev)  (0xff << ACPHY_radio_pll_lf_r2r3_lf_r2_SHIFT(rev))
#define ACPHY_radio_pll_lf_r2r3_lf_r3_SHIFT(rev) 8
#define ACPHY_radio_pll_lf_r2r3_lf_r3_MASK(rev)  (0xff << ACPHY_radio_pll_lf_r2r3_lf_r3_SHIFT(rev))

/* Register ACPHY_radio_pll_lf_cm */
#define ACPHY_radio_pll_lf_cm(rev)                (ACREV_GE(rev,40) ? 0x100c : (ACREV_GE(rev,36) ? 0x83c : (ACREV_GE(rev,32) ? 0x100c : (ACREV_GE(rev,20) ? 0x83c : (ACREV_GE(rev,19) ? 0x100c : (ACREV_GE(rev,2) ? 0x83c : INVALID_ADDRESS))))))
#define ACPHY_radio_pll_lf_cm_lf_rs_cm_SHIFT(rev) 0
#define ACPHY_radio_pll_lf_cm_lf_rs_cm_MASK(rev)  (0xff << ACPHY_radio_pll_lf_cm_lf_rs_cm_SHIFT(rev))
#define ACPHY_radio_pll_lf_cm_lf_rf_cm_SHIFT(rev) 8
#define ACPHY_radio_pll_lf_cm_lf_rf_cm_MASK(rev)  (0xff << ACPHY_radio_pll_lf_cm_lf_rf_cm_SHIFT(rev))

/* Register ACPHY_radio_pll_lf_cSet1 */
#define ACPHY_radio_pll_lf_cSet1(rev)             (ACREV_GE(rev,40) ? 0x100d : (ACREV_GE(rev,36) ? 0x83d : (ACREV_GE(rev,32) ? 0x100d : (ACREV_GE(rev,20) ? 0x83d : (ACREV_GE(rev,19) ? 0x100d : (ACREV_GE(rev,2) ? 0x83d : INVALID_ADDRESS))))))
#define ACPHY_radio_pll_lf_cSet1_lf_c1_SHIFT(rev) 0
#define ACPHY_radio_pll_lf_cSet1_lf_c1_MASK(rev)  (0xff << ACPHY_radio_pll_lf_cSet1_lf_c1_SHIFT(rev))
#define ACPHY_radio_pll_lf_cSet1_lf_c2_SHIFT(rev) 8
#define ACPHY_radio_pll_lf_cSet1_lf_c2_MASK(rev)  (0xff << ACPHY_radio_pll_lf_cSet1_lf_c2_SHIFT(rev))

/* Register ACPHY_radio_pll_lf_cSet2 */
#define ACPHY_radio_pll_lf_cSet2(rev)             (ACREV_GE(rev,40) ? 0x100e : (ACREV_GE(rev,36) ? 0x83e : (ACREV_GE(rev,32) ? 0x100e : (ACREV_GE(rev,20) ? 0x83e : (ACREV_GE(rev,19) ? 0x100e : (ACREV_GE(rev,2) ? 0x83e : INVALID_ADDRESS))))))
#define ACPHY_radio_pll_lf_cSet2_lf_c3_SHIFT(rev) 0
#define ACPHY_radio_pll_lf_cSet2_lf_c3_MASK(rev)  (0xff << ACPHY_radio_pll_lf_cSet2_lf_c3_SHIFT(rev))
#define ACPHY_radio_pll_lf_cSet2_lf_c4_SHIFT(rev) 8
#define ACPHY_radio_pll_lf_cSet2_lf_c4_MASK(rev)  (0xff << ACPHY_radio_pll_lf_cSet2_lf_c4_SHIFT(rev))

/* Register ACPHY_radio_pll_cp */
#define ACPHY_radio_pll_cp(rev)                    (ACREV_GE(rev,40) ? 0x100f : (ACREV_GE(rev,36) ? 0x83f : (ACREV_GE(rev,32) ? 0x100f : (ACREV_GE(rev,20) ? 0x83f : (ACREV_GE(rev,19) ? 0x100f : (ACREV_GE(rev,2) ? 0x83f : INVALID_ADDRESS))))))
#define ACPHY_radio_pll_cp_cp_kpd_scale_SHIFT(rev) 0
#define ACPHY_radio_pll_cp_cp_kpd_scale_MASK(rev)  (0x7f << ACPHY_radio_pll_cp_cp_kpd_scale_SHIFT(rev))
#define ACPHY_radio_pll_cp_cp_ioff_SHIFT(rev)      7
#define ACPHY_radio_pll_cp_cp_ioff_MASK(rev)       (0xff << ACPHY_radio_pll_cp_cp_ioff_SHIFT(rev))

/* Register ACPHY_radio_ldo */
#define ACPHY_radio_ldo(rev)                                         (ACREV_GE(rev,40) ? 0x1020 : (ACREV_GE(rev,36) ? 0x850 : (ACREV_GE(rev,32) ? 0x1020 : (ACREV_GE(rev,20) ? 0x850 : (ACREV_GE(rev,19) ? 0x1020 : (ACREV_GE(rev,2) ? 0x850 : INVALID_ADDRESS))))))
#define ACPHY_radio_ldo_ldo_1p2_xtalldo1p2_lowquiescenten_SHIFT(rev) 0
#define ACPHY_radio_ldo_ldo_1p2_xtalldo1p2_lowquiescenten_MASK(rev)  (0x1 << ACPHY_radio_ldo_ldo_1p2_xtalldo1p2_lowquiescenten_SHIFT(rev))
#define ACPHY_radio_ldo_ldo_2p5_lowpwren_VCO_SHIFT(rev)              1
#define ACPHY_radio_ldo_ldo_2p5_lowpwren_VCO_MASK(rev)               (0x1 << ACPHY_radio_ldo_ldo_2p5_lowpwren_VCO_SHIFT(rev))
#define ACPHY_radio_ldo_ldo_2p5_lowquiescenten_VCO_aux_SHIFT(rev)    2
#define ACPHY_radio_ldo_ldo_2p5_lowquiescenten_VCO_aux_MASK(rev)     (0x1 << ACPHY_radio_ldo_ldo_2p5_lowquiescenten_VCO_aux_SHIFT(rev))
#define ACPHY_radio_ldo_ldo_2p5_lowpwren_VCO_aux_SHIFT(rev)          3
#define ACPHY_radio_ldo_ldo_2p5_lowpwren_VCO_aux_MASK(rev)           (0x1 << ACPHY_radio_ldo_ldo_2p5_lowpwren_VCO_aux_SHIFT(rev))
#define ACPHY_radio_ldo_ldo_2p5_lowquiescenten_CP_SHIFT(rev)         4
#define ACPHY_radio_ldo_ldo_2p5_lowquiescenten_CP_MASK(rev)          (0x1 << ACPHY_radio_ldo_ldo_2p5_lowquiescenten_CP_SHIFT(rev))
#define ACPHY_radio_ldo_ldo_2p5_lowquiescenten_VCO_SHIFT(rev)        5
#define ACPHY_radio_ldo_ldo_2p5_lowquiescenten_VCO_MASK(rev)         (0x1 << ACPHY_radio_ldo_ldo_2p5_lowquiescenten_VCO_SHIFT(rev))

/* Register ACPHY_radio_rxrf_lna2g */
#define ACPHY_radio_rxrf_lna2g(rev)                                 (ACREV_GE(rev,40) ? 0x1021 : (ACREV_GE(rev,36) ? 0x851 : (ACREV_GE(rev,32) ? 0x1021 : (ACREV_GE(rev,20) ? 0x851 : (ACREV_GE(rev,19) ? 0x1021 : (ACREV_GE(rev,2) ? 0x851 : INVALID_ADDRESS))))))
#define ACPHY_radio_rxrf_lna2g_lna2g_lna1_bias_idac_SHIFT(rev)      0
#define ACPHY_radio_rxrf_lna2g_lna2g_lna1_bias_idac_MASK(rev)       (0xf << ACPHY_radio_rxrf_lna2g_lna2g_lna1_bias_idac_SHIFT(rev))
#define ACPHY_radio_rxrf_lna2g_lna2g_lna2_aux_bias_idac_SHIFT(rev)  4
#define ACPHY_radio_rxrf_lna2g_lna2g_lna2_aux_bias_idac_MASK(rev)   (0xf << ACPHY_radio_rxrf_lna2g_lna2g_lna2_aux_bias_idac_SHIFT(rev))
#define ACPHY_radio_rxrf_lna2g_lna2g_lna2_main_bias_idac_SHIFT(rev) 8
#define ACPHY_radio_rxrf_lna2g_lna2g_lna2_main_bias_idac_MASK(rev)  (0xf << ACPHY_radio_rxrf_lna2g_lna2g_lna2_main_bias_idac_SHIFT(rev))

/* Register ACPHY_radio_rxrf_lna5g */
#define ACPHY_radio_rxrf_lna5g(rev)                                 (ACREV_GE(rev,40) ? 0x1022 : (ACREV_GE(rev,36) ? 0x852 : (ACREV_GE(rev,32) ? 0x1022 : (ACREV_GE(rev,20) ? 0x852 : (ACREV_GE(rev,19) ? 0x1022 : (ACREV_GE(rev,2) ? 0x852 : INVALID_ADDRESS))))))
#define ACPHY_radio_rxrf_lna5g_lna5g_lna1_bias_idac_SHIFT(rev)      0
#define ACPHY_radio_rxrf_lna5g_lna5g_lna1_bias_idac_MASK(rev)       (0xf << ACPHY_radio_rxrf_lna5g_lna5g_lna1_bias_idac_SHIFT(rev))
#define ACPHY_radio_rxrf_lna5g_lna5g_lna2_aux_bias_idac_SHIFT(rev)  4
#define ACPHY_radio_rxrf_lna5g_lna5g_lna2_aux_bias_idac_MASK(rev)   (0xf << ACPHY_radio_rxrf_lna5g_lna5g_lna2_aux_bias_idac_SHIFT(rev))
#define ACPHY_radio_rxrf_lna5g_lna5g_lna2_main_bias_idac_SHIFT(rev) 8
#define ACPHY_radio_rxrf_lna5g_lna5g_lna2_main_bias_idac_MASK(rev)  (0xf << ACPHY_radio_rxrf_lna5g_lna5g_lna2_main_bias_idac_SHIFT(rev))

/* Register ACPHY_radio_rxrf_rxmix */
#define ACPHY_radio_rxrf_rxmix(rev)                                   (ACREV_GE(rev,40) ? 0x1023 : (ACREV_GE(rev,36) ? 0x853 : (ACREV_GE(rev,32) ? 0x1023 : (ACREV_GE(rev,20) ? 0x853 : (ACREV_GE(rev,19) ? 0x1023 : (ACREV_GE(rev,2) ? 0x853 : INVALID_ADDRESS))))))
#define ACPHY_radio_rxrf_rxmix_rxmix2g_aux_bias_idac_SHIFT(rev)       0
#define ACPHY_radio_rxrf_rxmix_rxmix2g_aux_bias_idac_MASK(rev)        (0xf << ACPHY_radio_rxrf_rxmix_rxmix2g_aux_bias_idac_SHIFT(rev))
#define ACPHY_radio_rxrf_rxmix_rxmix2g_main_bias_idac_SHIFT(rev)      4
#define ACPHY_radio_rxrf_rxmix_rxmix2g_main_bias_idac_MASK(rev)       (0xf << ACPHY_radio_rxrf_rxmix_rxmix2g_main_bias_idac_SHIFT(rev))
#define ACPHY_radio_rxrf_rxmix_rxmix5g_gm_aux_bias_idac_i_SHIFT(rev)  8
#define ACPHY_radio_rxrf_rxmix_rxmix5g_gm_aux_bias_idac_i_MASK(rev)   (0xf << ACPHY_radio_rxrf_rxmix_rxmix5g_gm_aux_bias_idac_i_SHIFT(rev))
#define ACPHY_radio_rxrf_rxmix_rxmix5g_gm_main_bias_idac_i_SHIFT(rev) 12
#define ACPHY_radio_rxrf_rxmix_rxmix5g_gm_main_bias_idac_i_MASK(rev)  (0xf << ACPHY_radio_rxrf_rxmix_rxmix5g_gm_main_bias_idac_i_SHIFT(rev))

/* Register ACPHY_radio_rxbb_tia */
#define ACPHY_radio_rxbb_tia(rev)                  (ACREV_GE(rev,40) ? 0x1024 : (ACREV_GE(rev,36) ? 0x854 : (ACREV_GE(rev,32) ? 0x1024 : (ACREV_GE(rev,20) ? 0x854 : (ACREV_GE(rev,19) ? 0x1024 : (ACREV_GE(rev,2) ? 0x854 : INVALID_ADDRESS))))))
#define ACPHY_radio_rxbb_tia_tia_DC_Ib1_SHIFT(rev) 0
#define ACPHY_radio_rxbb_tia_tia_DC_Ib1_MASK(rev)  (0xf << ACPHY_radio_rxbb_tia_tia_DC_Ib1_SHIFT(rev))
#define ACPHY_radio_rxbb_tia_tia_DC_Ib2_SHIFT(rev) 4
#define ACPHY_radio_rxbb_tia_tia_DC_Ib2_MASK(rev)  (0xf << ACPHY_radio_rxbb_tia_tia_DC_Ib2_SHIFT(rev))
#define ACPHY_radio_rxbb_tia_tia_Ib_I_SHIFT(rev)   8
#define ACPHY_radio_rxbb_tia_tia_Ib_I_MASK(rev)    (0xf << ACPHY_radio_rxbb_tia_tia_Ib_I_SHIFT(rev))
#define ACPHY_radio_rxbb_tia_tia_Ib_Q_SHIFT(rev)   12
#define ACPHY_radio_rxbb_tia_tia_Ib_Q_MASK(rev)    (0xf << ACPHY_radio_rxbb_tia_tia_Ib_Q_SHIFT(rev))

/* Register ACPHY_radio_rxbb_bias12 */
#define ACPHY_radio_rxbb_bias12(rev)                       (ACREV_GE(rev,40) ? 0x1025 : (ACREV_GE(rev,36) ? 0x855 : (ACREV_GE(rev,32) ? 0x1025 : (ACREV_GE(rev,20) ? 0x855 : (ACREV_GE(rev,19) ? 0x1025 : (ACREV_GE(rev,2) ? 0x855 : INVALID_ADDRESS))))))
#define ACPHY_radio_rxbb_bias12_lpf_bias_level1_SHIFT(rev) 0
#define ACPHY_radio_rxbb_bias12_lpf_bias_level1_MASK(rev)  (0xff << ACPHY_radio_rxbb_bias12_lpf_bias_level1_SHIFT(rev))
#define ACPHY_radio_rxbb_bias12_lpf_bias_level2_SHIFT(rev) 8
#define ACPHY_radio_rxbb_bias12_lpf_bias_level2_MASK(rev)  (0xff << ACPHY_radio_rxbb_bias12_lpf_bias_level2_SHIFT(rev))

/* Register ACPHY_radio_rxbb_bias34 */
#define ACPHY_radio_rxbb_bias34(rev)                       (ACREV_GE(rev,40) ? 0x1026 : (ACREV_GE(rev,36) ? 0x856 : (ACREV_GE(rev,32) ? 0x1026 : (ACREV_GE(rev,20) ? 0x856 : (ACREV_GE(rev,19) ? 0x1026 : (ACREV_GE(rev,2) ? 0x856 : INVALID_ADDRESS))))))
#define ACPHY_radio_rxbb_bias34_lpf_bias_level3_SHIFT(rev) 0
#define ACPHY_radio_rxbb_bias34_lpf_bias_level3_MASK(rev)  (0xff << ACPHY_radio_rxbb_bias34_lpf_bias_level3_SHIFT(rev))
#define ACPHY_radio_rxbb_bias34_lpf_bias_level4_SHIFT(rev) 8
#define ACPHY_radio_rxbb_bias34_lpf_bias_level4_MASK(rev)  (0xff << ACPHY_radio_rxbb_bias34_lpf_bias_level4_SHIFT(rev))

/* Register ACPHY_radio_rccr */
#define ACPHY_radio_rccr(rev)               (ACREV_GE(rev,40) ? 0x1027 : (ACREV_GE(rev,36) ? 0x857 : (ACREV_GE(rev,32) ? 0x1027 : (ACREV_GE(rev,20) ? 0x857 : (ACREV_GE(rev,19) ? 0x1027 : (ACREV_GE(rev,5) ? 0x857 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x857 : INVALID_ADDRESS))))))))
#define ACPHY_radio_rccr_tx_rccr_SHIFT(rev) 0
#define ACPHY_radio_rccr_tx_rccr_MASK(rev)  (ACREV_GE(rev,40) ? (0xf << ACPHY_radio_rccr_tx_rccr_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x7 << ACPHY_radio_rccr_tx_rccr_SHIFT(rev)) : (ACREV_GE(rev,32) ? (0xf << ACPHY_radio_rccr_tx_rccr_SHIFT(rev)) : (ACREV_GE(rev,20) ? (0x7 << ACPHY_radio_rccr_tx_rccr_SHIFT(rev)) : (ACREV_GE(rev,19) ? (0xf << ACPHY_radio_rccr_tx_rccr_SHIFT(rev)) : (0x7 << ACPHY_radio_rccr_tx_rccr_SHIFT(rev)))))))
#define ACPHY_radio_rccr_rx_rccr_SHIFT(rev) (ACREV_GE(rev,40) ? 4 : (ACREV_GE(rev,36) ? 3 : (ACREV_GE(rev,32) ? 4 : (ACREV_GE(rev,20) ? 3 : (ACREV_GE(rev,19) ? 4 : 3)))))
#define ACPHY_radio_rccr_rx_rccr_MASK(rev)  (ACREV_GE(rev,40) ? (0xf << ACPHY_radio_rccr_rx_rccr_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x7 << ACPHY_radio_rccr_rx_rccr_SHIFT(rev)) : (ACREV_GE(rev,32) ? (0xf << ACPHY_radio_rccr_rx_rccr_SHIFT(rev)) : (ACREV_GE(rev,20) ? (0x7 << ACPHY_radio_rccr_rx_rccr_SHIFT(rev)) : (ACREV_GE(rev,19) ? (0xf << ACPHY_radio_rccr_rx_rccr_SHIFT(rev)) : (0x7 << ACPHY_radio_rccr_rx_rccr_SHIFT(rev)))))))

/* Register ACPHY_radio_lopwr_ovrride */
#define ACPHY_radio_lopwr_ovrride(rev)                   (ACREV_GE(rev,40) ? 0x1028 : (ACREV_GE(rev,36) ? 0x858 : (ACREV_GE(rev,32) ? 0x1028 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x858 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1028 : (ACREV_GE(rev,17) ? 0x858 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x858 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x858 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x858 : INVALID_ADDRESS))))))))))))))
#define ACPHY_radio_lopwr_ovrride_logen2g_ovr_SHIFT(rev) 0
#define ACPHY_radio_lopwr_ovrride_logen2g_ovr_MASK(rev)  (0x1 << ACPHY_radio_lopwr_ovrride_logen2g_ovr_SHIFT(rev))
#define ACPHY_radio_lopwr_ovrride_logen5g_ovr_SHIFT(rev) 1
#define ACPHY_radio_lopwr_ovrride_logen5g_ovr_MASK(rev)  (0x1 << ACPHY_radio_lopwr_ovrride_logen5g_ovr_SHIFT(rev))
#define ACPHY_radio_lopwr_ovrride_rfpll_ovr1_SHIFT(rev)  2
#define ACPHY_radio_lopwr_ovrride_rfpll_ovr1_MASK(rev)   (0x1 << ACPHY_radio_lopwr_ovrride_rfpll_ovr1_SHIFT(rev))
#define ACPHY_radio_lopwr_ovrride_rfpll_ovr2_SHIFT(rev)  3
#define ACPHY_radio_lopwr_ovrride_rfpll_ovr2_MASK(rev)   (0x1 << ACPHY_radio_lopwr_ovrride_rfpll_ovr2_SHIFT(rev))
#define ACPHY_radio_lopwr_ovrride_rfpll_ovr3_SHIFT(rev)  4
#define ACPHY_radio_lopwr_ovrride_rfpll_ovr3_MASK(rev)   (0x1 << ACPHY_radio_lopwr_ovrride_rfpll_ovr3_SHIFT(rev))
#define ACPHY_radio_lopwr_ovrride_ldo_ovr_SHIFT(rev)     5
#define ACPHY_radio_lopwr_ovrride_ldo_ovr_MASK(rev)      (0x1 << ACPHY_radio_lopwr_ovrride_ldo_ovr_SHIFT(rev))
#define ACPHY_radio_lopwr_ovrride_rxrf_ovr_SHIFT(rev)    6
#define ACPHY_radio_lopwr_ovrride_rxrf_ovr_MASK(rev)     (0x1 << ACPHY_radio_lopwr_ovrride_rxrf_ovr_SHIFT(rev))
#define ACPHY_radio_lopwr_ovrride_rxbb_ovr_SHIFT(rev)    7
#define ACPHY_radio_lopwr_ovrride_rxbb_ovr_MASK(rev)     (0x1 << ACPHY_radio_lopwr_ovrride_rxbb_ovr_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s1_en */
#define ACPHY_spur_can_p0_s1_en(rev)                                       (ACREV_GE(rev,40) ? 0x700 : (ACREV_GE(rev,36) ? 0xb03 : (ACREV_GE(rev,32) ? 0x700 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xb03 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x700 : (ACREV_GE(rev,18) ? 0xb03 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb03 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb03 : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_p0_s1_en_spur_can_stage_enable_SHIFT(rev)           0
#define ACPHY_spur_can_p0_s1_en_spur_can_stage_enable_MASK(rev)            (0x1 << ACPHY_spur_can_p0_s1_en_spur_can_stage_enable_SHIFT(rev))
#define ACPHY_spur_can_p0_s1_en_spur_can_omega_set_SHIFT(rev)              1
#define ACPHY_spur_can_p0_s1_en_spur_can_omega_set_MASK(rev)               (0x1 << ACPHY_spur_can_p0_s1_en_spur_can_omega_set_SHIFT(rev))
#define ACPHY_spur_can_p0_s1_en_spur_can_kf_enable_SHIFT(rev)              2
#define ACPHY_spur_can_p0_s1_en_spur_can_kf_enable_MASK(rev)               (0x1 << ACPHY_spur_can_p0_s1_en_spur_can_kf_enable_SHIFT(rev))
#define ACPHY_spur_can_p0_s1_en_spur_can_intercore_coast_enable_SHIFT(rev) 3
#define ACPHY_spur_can_p0_s1_en_spur_can_intercore_coast_enable_MASK(rev)  (0x1 << ACPHY_spur_can_p0_s1_en_spur_can_intercore_coast_enable_SHIFT(rev))
#define ACPHY_spur_can_p0_s1_en_spurcan_override_internal_reset_SHIFT(rev) 4
#define ACPHY_spur_can_p0_s1_en_spurcan_override_internal_reset_MASK(rev)  (0x1 << ACPHY_spur_can_p0_s1_en_spurcan_override_internal_reset_SHIFT(rev))
#define ACPHY_spur_can_p0_s1_en_spurcan_force_reset_SHIFT(rev)             5
#define ACPHY_spur_can_p0_s1_en_spurcan_force_reset_MASK(rev)              (0x1 << ACPHY_spur_can_p0_s1_en_spurcan_force_reset_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s1_omega_high */
#define ACPHY_spur_can_p0_s1_omega_high(rev)                           (ACREV_GE(rev,40) ? 0x701 : (ACREV_GE(rev,36) ? 0xb04 : (ACREV_GE(rev,32) ? 0x701 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xb04 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x701 : (ACREV_GE(rev,18) ? 0xb04 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb04 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb04 : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_p0_s1_omega_high_spur_can_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_omega_high_spur_can_omega_high_MASK(rev)  (0xffff << ACPHY_spur_can_p0_s1_omega_high_spur_can_omega_high_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s1_omega_low */
#define ACPHY_spur_can_p0_s1_omega_low(rev)                          (ACREV_GE(rev,40) ? 0x702 : (ACREV_GE(rev,36) ? 0xb05 : (ACREV_GE(rev,32) ? 0x702 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xb05 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x702 : (ACREV_GE(rev,18) ? 0xb05 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb05 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb05 : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_p0_s1_omega_low_spur_can_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_omega_low_spur_can_omega_low_MASK(rev)  (0xffff << ACPHY_spur_can_p0_s1_omega_low_spur_can_omega_low_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s1_fsweep_offset */
#define ACPHY_spur_can_p0_s1_fsweep_offset(rev)                                (ACREV_GE(rev,40) ? 0x703 : (ACREV_GE(rev,36) ? 0xb06 : (ACREV_GE(rev,32) ? 0x703 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xb06 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x703 : (ACREV_GE(rev,18) ? 0xb06 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb06 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb06 : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_p0_s1_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_fsweep_offset_spur_can_fsweep_offset_fxp_MASK(rev) (0xffff << ACPHY_spur_can_p0_s1_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s2_en */
#define ACPHY_spur_can_p0_s2_en(rev)                                       (ACREV_GE(rev,40) ? 0x704 : (ACREV_GE(rev,36) ? 0xb07 : (ACREV_GE(rev,32) ? 0x704 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xb07 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x704 : (ACREV_GE(rev,18) ? 0xb07 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb07 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb07 : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_p0_s2_en_spur_can_stage_enable_SHIFT(rev)           0
#define ACPHY_spur_can_p0_s2_en_spur_can_stage_enable_MASK(rev)            (0x1 << ACPHY_spur_can_p0_s2_en_spur_can_stage_enable_SHIFT(rev))
#define ACPHY_spur_can_p0_s2_en_spur_can_omega_set_SHIFT(rev)              1
#define ACPHY_spur_can_p0_s2_en_spur_can_omega_set_MASK(rev)               (0x1 << ACPHY_spur_can_p0_s2_en_spur_can_omega_set_SHIFT(rev))
#define ACPHY_spur_can_p0_s2_en_spur_can_kf_enable_SHIFT(rev)              2
#define ACPHY_spur_can_p0_s2_en_spur_can_kf_enable_MASK(rev)               (0x1 << ACPHY_spur_can_p0_s2_en_spur_can_kf_enable_SHIFT(rev))
#define ACPHY_spur_can_p0_s2_en_spur_can_intercore_coast_enable_SHIFT(rev) 3
#define ACPHY_spur_can_p0_s2_en_spur_can_intercore_coast_enable_MASK(rev)  (0x1 << ACPHY_spur_can_p0_s2_en_spur_can_intercore_coast_enable_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s2_omega_high */
#define ACPHY_spur_can_p0_s2_omega_high(rev)                           (ACREV_GE(rev,40) ? 0x705 : (ACREV_GE(rev,36) ? 0xb08 : (ACREV_GE(rev,32) ? 0x705 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xb08 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x705 : (ACREV_GE(rev,18) ? 0xb08 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb08 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb08 : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_p0_s2_omega_high_spur_can_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s2_omega_high_spur_can_omega_high_MASK(rev)  (0xffff << ACPHY_spur_can_p0_s2_omega_high_spur_can_omega_high_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s2_omega_low */
#define ACPHY_spur_can_p0_s2_omega_low(rev)                          (ACREV_GE(rev,40) ? 0x706 : (ACREV_GE(rev,36) ? 0xb09 : (ACREV_GE(rev,32) ? 0x706 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xb09 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x706 : (ACREV_GE(rev,18) ? 0xb09 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb09 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb09 : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_p0_s2_omega_low_spur_can_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s2_omega_low_spur_can_omega_low_MASK(rev)  (0xffff << ACPHY_spur_can_p0_s2_omega_low_spur_can_omega_low_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s2_fsweep_offset */
#define ACPHY_spur_can_p0_s2_fsweep_offset(rev)                                (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb0a : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb0a : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb0a : INVALID_ADDRESS))))))
#define ACPHY_spur_can_p0_s2_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s2_fsweep_offset_spur_can_fsweep_offset_fxp_MASK(rev) (0xffff << ACPHY_spur_can_p0_s2_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s3_en */
#define ACPHY_spur_can_p0_s3_en(rev)                                       (ACREV_GE(rev,40) ? 0x707 : (ACREV_GE(rev,36) ? 0xb0a : (ACREV_GE(rev,32) ? 0x707 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb0b : (ACREV_GE(rev,24) ? 0xb0a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x707 : (ACREV_GE(rev,18) ? 0xb0b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb0a : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb0b : INVALID_ADDRESS)))))))))))))
#define ACPHY_spur_can_p0_s3_en_spur_can_stage_enable_SHIFT(rev)           0
#define ACPHY_spur_can_p0_s3_en_spur_can_stage_enable_MASK(rev)            (0x1 << ACPHY_spur_can_p0_s3_en_spur_can_stage_enable_SHIFT(rev))
#define ACPHY_spur_can_p0_s3_en_spur_can_omega_set_SHIFT(rev)              1
#define ACPHY_spur_can_p0_s3_en_spur_can_omega_set_MASK(rev)               (0x1 << ACPHY_spur_can_p0_s3_en_spur_can_omega_set_SHIFT(rev))
#define ACPHY_spur_can_p0_s3_en_spur_can_kf_enable_SHIFT(rev)              2
#define ACPHY_spur_can_p0_s3_en_spur_can_kf_enable_MASK(rev)               (0x1 << ACPHY_spur_can_p0_s3_en_spur_can_kf_enable_SHIFT(rev))
#define ACPHY_spur_can_p0_s3_en_spur_can_intercore_coast_enable_SHIFT(rev) 3
#define ACPHY_spur_can_p0_s3_en_spur_can_intercore_coast_enable_MASK(rev)  (0x1 << ACPHY_spur_can_p0_s3_en_spur_can_intercore_coast_enable_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s3_omega_high */
#define ACPHY_spur_can_p0_s3_omega_high(rev)                           (ACREV_GE(rev,40) ? 0x708 : (ACREV_GE(rev,36) ? 0xb0b : (ACREV_GE(rev,32) ? 0x708 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb0c : (ACREV_GE(rev,24) ? 0xb0b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x708 : (ACREV_GE(rev,18) ? 0xb0c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb0b : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb0c : INVALID_ADDRESS)))))))))))))
#define ACPHY_spur_can_p0_s3_omega_high_spur_can_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s3_omega_high_spur_can_omega_high_MASK(rev)  (0xffff << ACPHY_spur_can_p0_s3_omega_high_spur_can_omega_high_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s3_omega_low */
#define ACPHY_spur_can_p0_s3_omega_low(rev)                          (ACREV_GE(rev,40) ? 0x709 : (ACREV_GE(rev,36) ? 0xb0c : (ACREV_GE(rev,32) ? 0x709 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb0d : (ACREV_GE(rev,24) ? 0xb0c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x709 : (ACREV_GE(rev,18) ? 0xb0d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb0c : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb0d : INVALID_ADDRESS)))))))))))))
#define ACPHY_spur_can_p0_s3_omega_low_spur_can_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s3_omega_low_spur_can_omega_low_MASK(rev)  (0xffff << ACPHY_spur_can_p0_s3_omega_low_spur_can_omega_low_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s3_fsweep_offset */
#define ACPHY_spur_can_p0_s3_fsweep_offset(rev)                                (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb0e : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb0e : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb0e : INVALID_ADDRESS))))))
#define ACPHY_spur_can_p0_s3_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s3_fsweep_offset_spur_can_fsweep_offset_fxp_MASK(rev) (0xffff << ACPHY_spur_can_p0_s3_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s1_pop_gain_db */
#define ACPHY_spur_can_p0_s1_pop_gain_db(rev)                     (ACREV_GE(rev,40) ? 0x770 : (ACREV_GE(rev,36) ? 0xb6a : (ACREV_GE(rev,32) ? 0x770 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xb6a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x770 : (ACREV_GE(rev,18) ? 0xb6a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb6a : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb6a : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_p0_s1_pop_gain_db_adapt_enabled_SHIFT(rev) 15
#define ACPHY_spur_can_p0_s1_pop_gain_db_adapt_enabled_MASK(rev)  (0x1 << ACPHY_spur_can_p0_s1_pop_gain_db_adapt_enabled_SHIFT(rev))
#define ACPHY_spur_can_p0_s1_pop_gain_db_gain_db_SHIFT(rev)       0
#define ACPHY_spur_can_p0_s1_pop_gain_db_gain_db_MASK(rev)        (0xff << ACPHY_spur_can_p0_s1_pop_gain_db_gain_db_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s1_pop_l2_P_rx */
#define ACPHY_spur_can_p0_s1_pop_l2_P_rx(rev)               (ACREV_GE(rev,40) ? 0x771 : (ACREV_GE(rev,36) ? 0xb6b : (ACREV_GE(rev,32) ? 0x771 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xb6b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x771 : (ACREV_GE(rev,18) ? 0xb6b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb6b : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb6b : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_p0_s1_pop_l2_P_rx_l2_P_rx_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_P_rx_l2_P_rx_MASK(rev)  (0xffff << ACPHY_spur_can_p0_s1_pop_l2_P_rx_l2_P_rx_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s1_pop_l2_P_sp */
#define ACPHY_spur_can_p0_s1_pop_l2_P_sp(rev)               (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb6c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x772 : (ACREV_GE(rev,18) ? 0xb6c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb6c : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb6c : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p0_s1_pop_l2_P_sp_l2_P_sp_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_P_sp_l2_P_sp_MASK(rev)  (0xffff << ACPHY_spur_can_p0_s1_pop_l2_P_sp_l2_P_sp_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s1_pop_l2_P_ns */
#define ACPHY_spur_can_p0_s1_pop_l2_P_ns(rev)               (ACREV_GE(rev,40) ? 0x773 : (ACREV_GE(rev,36) ? 0xb6d : (ACREV_GE(rev,32) ? 0x773 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xb6d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x773 : (ACREV_GE(rev,18) ? 0xb6d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb6d : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb6d : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_p0_s1_pop_l2_P_ns_l2_P_ns_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_P_ns_l2_P_ns_MASK(rev)  (0xffff << ACPHY_spur_can_p0_s1_pop_l2_P_ns_l2_P_ns_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s1_pop_l2_P_out */
#define ACPHY_spur_can_p0_s1_pop_l2_P_out(rev)                (ACREV_GE(rev,40) ? 0x774 : (ACREV_GE(rev,36) ? 0xb6e : (ACREV_GE(rev,32) ? 0x774 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xb6e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x774 : (ACREV_GE(rev,18) ? 0xb6e : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb6e : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb6e : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_p0_s1_pop_l2_P_out_l2_P_out_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_P_out_l2_P_out_MASK(rev)  (0xffff << ACPHY_spur_can_p0_s1_pop_l2_P_out_l2_P_out_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s1_pop_l2_P_sp_min */
#define ACPHY_spur_can_p0_s1_pop_l2_P_sp_min(rev)                   (ACREV_GE(rev,40) ? 0x775 : (ACREV_GE(rev,36) ? 0xb6f : (ACREV_GE(rev,32) ? 0x775 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xb6f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x775 : (ACREV_GE(rev,18) ? 0xb6f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb6f : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb6f : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_p0_s1_pop_l2_P_sp_min_l2_P_sp_min_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_P_sp_min_l2_P_sp_min_MASK(rev)  (0xffff << ACPHY_spur_can_p0_s1_pop_l2_P_sp_min_l2_P_sp_min_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s1_pop_l2_P_ns_min */
#define ACPHY_spur_can_p0_s1_pop_l2_P_ns_min(rev)                   (ACREV_GE(rev,40) ? 0x776 : (ACREV_GE(rev,36) ? 0xb70 : (ACREV_GE(rev,32) ? 0x776 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xb70 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x776 : (ACREV_GE(rev,18) ? 0xb70 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb70 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb70 : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_p0_s1_pop_l2_P_ns_min_l2_P_ns_min_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_P_ns_min_l2_P_ns_min_MASK(rev)  (0xffff << ACPHY_spur_can_p0_s1_pop_l2_P_ns_min_l2_P_ns_min_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s1_pop_l2_Ebb */
#define ACPHY_spur_can_p0_s1_pop_l2_Ebb(rev)              (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb71 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x777 : (ACREV_GE(rev,18) ? 0xb71 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb71 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb71 : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p0_s1_pop_l2_Ebb_l2_Ebb_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_Ebb_l2_Ebb_MASK(rev)  (0xffff << ACPHY_spur_can_p0_s1_pop_l2_Ebb_l2_Ebb_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s1_pop_l2_snr1 */
#define ACPHY_spur_can_p0_s1_pop_l2_snr1(rev)               (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb72 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x778 : (ACREV_GE(rev,18) ? 0xb72 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb72 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb72 : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p0_s1_pop_l2_snr1_l2_snr1_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_snr1_l2_snr1_MASK(rev)  (0xffff << ACPHY_spur_can_p0_s1_pop_l2_snr1_l2_snr1_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s1_pop_l2_rho1 */
#define ACPHY_spur_can_p0_s1_pop_l2_rho1(rev)               (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb73 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x779 : (ACREV_GE(rev,18) ? 0xb73 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb73 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb73 : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p0_s1_pop_l2_rho1_l2_rho1_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_rho1_l2_rho1_MASK(rev)  (0xffff << ACPHY_spur_can_p0_s1_pop_l2_rho1_l2_rho1_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s1_pop_l2_Madj */
#define ACPHY_spur_can_p0_s1_pop_l2_Madj(rev)               (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb74 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x77a : (ACREV_GE(rev,18) ? 0xb74 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb74 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb74 : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p0_s1_pop_l2_Madj_l2_Madj_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_Madj_l2_Madj_MASK(rev)  (0xffff << ACPHY_spur_can_p0_s1_pop_l2_Madj_l2_Madj_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s1_pop_l2_mu */
#define ACPHY_spur_can_p0_s1_pop_l2_mu(rev)             (ACREV_GE(rev,40) ? 0x779 : (ACREV_GE(rev,36) ? 0xb73 : (ACREV_GE(rev,32) ? 0x779 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb75 : (ACREV_GE(rev,24) ? 0xb73 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x77b : (ACREV_GE(rev,18) ? 0xb75 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb75 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb75 : INVALID_ADDRESS)))))))))))))
#define ACPHY_spur_can_p0_s1_pop_l2_mu_l2_mu_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_mu_l2_mu_MASK(rev)  (0xffff << ACPHY_spur_can_p0_s1_pop_l2_mu_l2_mu_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s1_pop_omega_high */
#define ACPHY_spur_can_p0_s1_pop_omega_high(rev)                  (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb76 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x77c : (ACREV_GE(rev,18) ? 0xb76 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb76 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb76 : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p0_s1_pop_omega_high_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_omega_high_omega_high_MASK(rev)  (0xffff << ACPHY_spur_can_p0_s1_pop_omega_high_omega_high_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s1_pop_omega_low */
#define ACPHY_spur_can_p0_s1_pop_omega_low(rev)                 (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb77 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x77d : (ACREV_GE(rev,18) ? 0xb77 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb77 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb77 : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p0_s1_pop_omega_low_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_omega_low_omega_low_MASK(rev)  (0xffff << ACPHY_spur_can_p0_s1_pop_omega_low_omega_low_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s1_pop_l2_p11t */
#define ACPHY_spur_can_p0_s1_pop_l2_p11t(rev)               (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb78 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x77e : (ACREV_GE(rev,18) ? 0xb78 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb78 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb78 : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p0_s1_pop_l2_p11t_l2_p11t_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_p11t_l2_p11t_MASK(rev)  (0xffff << ACPHY_spur_can_p0_s1_pop_l2_p11t_l2_p11t_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s1_pop_l2_g */
#define ACPHY_spur_can_p0_s1_pop_l2_g(rev)            (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb79 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x77f : (ACREV_GE(rev,18) ? 0xb79 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb79 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb79 : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p0_s1_pop_l2_g_l2_g_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_g_l2_g_MASK(rev)  (0xffff << ACPHY_spur_can_p0_s1_pop_l2_g_l2_g_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s1_pop_l2_K0 */
#define ACPHY_spur_can_p0_s1_pop_l2_K0(rev)             (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb7a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x76a : (ACREV_GE(rev,18) ? 0xb7a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb7a : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb7a : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p0_s1_pop_l2_K0_l2_K0_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_K0_l2_K0_MASK(rev)  (0xffff << ACPHY_spur_can_p0_s1_pop_l2_K0_l2_K0_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s1_pop_l2_K1 */
#define ACPHY_spur_can_p0_s1_pop_l2_K1(rev)             (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb7b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x76b : (ACREV_GE(rev,18) ? 0xb7b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb7b : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb7b : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p0_s1_pop_l2_K1_l2_K1_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_K1_l2_K1_MASK(rev)  (0xffff << ACPHY_spur_can_p0_s1_pop_l2_K1_l2_K1_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s1_pop_l2_sig2_w */
#define ACPHY_spur_can_p0_s1_pop_l2_sig2_w(rev)                 (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb7c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x76c : (ACREV_GE(rev,18) ? 0xb7c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb7c : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb7c : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p0_s1_pop_l2_sig2_w_l2_sig2_w_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_sig2_w_l2_sig2_w_MASK(rev)  (0xffff << ACPHY_spur_can_p0_s1_pop_l2_sig2_w_l2_sig2_w_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s1_pop_l2_sig2_v */
#define ACPHY_spur_can_p0_s1_pop_l2_sig2_v(rev)                 (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb7d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x76d : (ACREV_GE(rev,18) ? 0xb7d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb7d : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb7d : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p0_s1_pop_l2_sig2_v_l2_sig2_v_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_sig2_v_l2_sig2_v_MASK(rev)  (0xffff << ACPHY_spur_can_p0_s1_pop_l2_sig2_v_l2_sig2_v_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s1_pop_l2_P00 */
#define ACPHY_spur_can_p0_s1_pop_l2_P00(rev)              (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb7e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x76e : (ACREV_GE(rev,18) ? 0xb7e : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb7e : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb7e : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p0_s1_pop_l2_P00_l2_P00_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_P00_l2_P00_MASK(rev)  (0xffff << ACPHY_spur_can_p0_s1_pop_l2_P00_l2_P00_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s1_pop_l2_P10 */
#define ACPHY_spur_can_p0_s1_pop_l2_P10(rev)              (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb7f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x76f : (ACREV_GE(rev,18) ? 0xb7f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb7f : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb7f : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p0_s1_pop_l2_P10_l2_P10_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_P10_l2_P10_MASK(rev)  (0xffff << ACPHY_spur_can_p0_s1_pop_l2_P10_l2_P10_SHIFT(rev))

/* Register ACPHY_SlnaControl */
#define ACPHY_SlnaControl(rev)                                (ACREV_GE(rev,40) ? 0x1030 : (ACREV_GE(rev,36) ? 0xc00 : (ACREV_GE(rev,32) ? 0x1030 : (ACREV_GE(rev,20) ? 0xc00 : (ACREV_GE(rev,19) ? 0x1030 : (ACREV_GE(rev,5) ? 0xc00 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc00 : INVALID_ADDRESS))))))))
#define ACPHY_SlnaControl_SlnaEn_SHIFT(rev)                   0
#define ACPHY_SlnaControl_SlnaEn_MASK(rev)                    (0x1 << ACPHY_SlnaControl_SlnaEn_SHIFT(rev))
#define ACPHY_SlnaControl_SlnaCore_SHIFT(rev)                 1
#define ACPHY_SlnaControl_SlnaCore_MASK(rev)                  (0x3 << ACPHY_SlnaControl_SlnaCore_SHIFT(rev))
#define ACPHY_SlnaControl_BtSlnaElnaEn_SHIFT(rev)             3
#define ACPHY_SlnaControl_BtSlnaElnaEn_MASK(rev)              (0x1 << ACPHY_SlnaControl_BtSlnaElnaEn_SHIFT(rev))
#define ACPHY_SlnaControl_BtElnaOrRxAttEn_SHIFT(rev)          4
#define ACPHY_SlnaControl_BtElnaOrRxAttEn_MASK(rev)           (0x1 << ACPHY_SlnaControl_BtElnaOrRxAttEn_SHIFT(rev))
#define ACPHY_SlnaControl_inv_btcx_prisel_polarity_SHIFT(rev) 8
#define ACPHY_SlnaControl_inv_btcx_prisel_polarity_MASK(rev)  (0x1 << ACPHY_SlnaControl_inv_btcx_prisel_polarity_SHIFT(rev))
#define ACPHY_SlnaControl_wl_rsdb_slna_en_SHIFT(rev)          9
#define ACPHY_SlnaControl_wl_rsdb_slna_en_MASK(rev)           (0x1 << ACPHY_SlnaControl_wl_rsdb_slna_en_SHIFT(rev))
#define ACPHY_SlnaControl_wl_etypety_slna_en_SHIFT(rev)       10
#define ACPHY_SlnaControl_wl_etypety_slna_en_MASK(rev)        (0x1 << ACPHY_SlnaControl_wl_etypety_slna_en_SHIFT(rev))
#define ACPHY_SlnaControl_wl_prisel_SHIFT(rev)                11
#define ACPHY_SlnaControl_wl_prisel_MASK(rev)                 (0x1 << ACPHY_SlnaControl_wl_prisel_SHIFT(rev))
#define ACPHY_SlnaControl_EncGain_Tiny_FSMmode2_en_SHIFT(rev) 12
#define ACPHY_SlnaControl_EncGain_Tiny_FSMmode2_en_MASK(rev)  (0x1 << ACPHY_SlnaControl_EncGain_Tiny_FSMmode2_en_SHIFT(rev))
#define ACPHY_SlnaControl_EncGain_Tiny_FSMmode3_en_SHIFT(rev) 13
#define ACPHY_SlnaControl_EncGain_Tiny_FSMmode3_en_MASK(rev)  (0x1 << ACPHY_SlnaControl_EncGain_Tiny_FSMmode3_en_SHIFT(rev))

/* Register ACPHY_btslna_carrierDetLen */
#define ACPHY_btslna_carrierDetLen(rev)                            (ACREV_GE(rev,40) ? 0x1031 : (ACREV_GE(rev,36) ? 0xc01 : (ACREV_GE(rev,32) ? 0x1031 : (ACREV_GE(rev,20) ? 0xc01 : (ACREV_GE(rev,19) ? 0x1031 : (ACREV_GE(rev,5) ? 0xc01 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc01 : INVALID_ADDRESS))))))))
#define ACPHY_btslna_carrierDetLen_btslna_carrierDetLen_SHIFT(rev) 0
#define ACPHY_btslna_carrierDetLen_btslna_carrierDetLen_MASK(rev)  (0xffff << ACPHY_btslna_carrierDetLen_btslna_carrierDetLen_SHIFT(rev))

/* Register ACPHY_btslna_gainSettleLen */
#define ACPHY_btslna_gainSettleLen(rev)                            (ACREV_GE(rev,40) ? 0x1032 : (ACREV_GE(rev,36) ? 0xc02 : (ACREV_GE(rev,32) ? 0x1032 : (ACREV_GE(rev,20) ? 0xc02 : (ACREV_GE(rev,19) ? 0x1032 : (ACREV_GE(rev,5) ? 0xc02 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc02 : INVALID_ADDRESS))))))))
#define ACPHY_btslna_gainSettleLen_btslna_gainsettleLen_SHIFT(rev) 0
#define ACPHY_btslna_gainSettleLen_btslna_gainsettleLen_MASK(rev)  (0xffff << ACPHY_btslna_gainSettleLen_btslna_gainsettleLen_SHIFT(rev))

/* Register ACPHY_btslna_smallsigGainSettleLen */
#define ACPHY_btslna_smallsigGainSettleLen(rev)                                (ACREV_GE(rev,40) ? 0x1033 : (ACREV_GE(rev,36) ? 0xc03 : (ACREV_GE(rev,32) ? 0x1033 : (ACREV_GE(rev,20) ? 0xc03 : (ACREV_GE(rev,19) ? 0x1033 : (ACREV_GE(rev,5) ? 0xc03 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc03 : INVALID_ADDRESS))))))))
#define ACPHY_btslna_smallsigGainSettleLen_btslna_smallsiggainsettleLen_SHIFT(rev) 0
#define ACPHY_btslna_smallsigGainSettleLen_btslna_smallsiggainsettleLen_MASK(rev) (0xffff << ACPHY_btslna_smallsigGainSettleLen_btslna_smallsiggainsettleLen_SHIFT(rev))

/* Register ACPHY_slnanvcfg0 */
#define ACPHY_slnanvcfg0(rev)                                    (ACREV_GE(rev,40) ? 0x1035 : (ACREV_GE(rev,36) ? 0xc05 : (ACREV_GE(rev,32) ? 0x1035 : (ACREV_GE(rev,20) ? 0xc05 : (ACREV_GE(rev,19) ? 0x1035 : (ACREV_GE(rev,5) ? 0xc05 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc05 : INVALID_ADDRESS))))))))
#define ACPHY_slnanvcfg0_slna_noisevar_nf_radio_qdb_0_SHIFT(rev) 0
#define ACPHY_slnanvcfg0_slna_noisevar_nf_radio_qdb_0_MASK(rev)  (0xff << ACPHY_slnanvcfg0_slna_noisevar_nf_radio_qdb_0_SHIFT(rev))
#define ACPHY_slnanvcfg0_slna_noisevar_nf_radio_qdb_1_SHIFT(rev) 8
#define ACPHY_slnanvcfg0_slna_noisevar_nf_radio_qdb_1_MASK(rev)  (0xff << ACPHY_slnanvcfg0_slna_noisevar_nf_radio_qdb_1_SHIFT(rev))

/* Register ACPHY_slnanvcfg1 */
#define ACPHY_slnanvcfg1(rev)                                    (ACREV_GE(rev,40) ? 0x1036 : (ACREV_GE(rev,36) ? 0xc06 : (ACREV_GE(rev,32) ? 0x1036 : (ACREV_GE(rev,20) ? 0xc06 : (ACREV_GE(rev,19) ? 0x1036 : (ACREV_GE(rev,5) ? 0xc06 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc06 : INVALID_ADDRESS))))))))
#define ACPHY_slnanvcfg1_slna_noisevar_nf_radio_qdb_2_SHIFT(rev) 0
#define ACPHY_slnanvcfg1_slna_noisevar_nf_radio_qdb_2_MASK(rev)  (0xff << ACPHY_slnanvcfg1_slna_noisevar_nf_radio_qdb_2_SHIFT(rev))
#define ACPHY_slnanvcfg1_slna_noisevar_nf_radio_qdb_3_SHIFT(rev) 8
#define ACPHY_slnanvcfg1_slna_noisevar_nf_radio_qdb_3_MASK(rev)  (0xff << ACPHY_slnanvcfg1_slna_noisevar_nf_radio_qdb_3_SHIFT(rev))

/* Register ACPHY_slnanvcfg2 */
#define ACPHY_slnanvcfg2(rev)                                    (ACREV_GE(rev,40) ? 0x1037 : (ACREV_GE(rev,36) ? 0xc07 : (ACREV_GE(rev,32) ? 0x1037 : (ACREV_GE(rev,20) ? 0xc07 : (ACREV_GE(rev,19) ? 0x1037 : (ACREV_GE(rev,5) ? 0xc07 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc07 : INVALID_ADDRESS))))))))
#define ACPHY_slnanvcfg2_slna_noisevar_nf_radio_qdb_4_SHIFT(rev) 0
#define ACPHY_slnanvcfg2_slna_noisevar_nf_radio_qdb_4_MASK(rev)  (0xff << ACPHY_slnanvcfg2_slna_noisevar_nf_radio_qdb_4_SHIFT(rev))
#define ACPHY_slnanvcfg2_slna_noisevar_nf_radio_qdb_5_SHIFT(rev) 8
#define ACPHY_slnanvcfg2_slna_noisevar_nf_radio_qdb_5_MASK(rev)  (0xff << ACPHY_slnanvcfg2_slna_noisevar_nf_radio_qdb_5_SHIFT(rev))

/* Register ACPHY_slnanvcfg3 */
#define ACPHY_slnanvcfg3(rev)                                    (ACREV_GE(rev,40) ? 0x1038 : (ACREV_GE(rev,36) ? 0xc08 : (ACREV_GE(rev,32) ? 0x1038 : (ACREV_GE(rev,20) ? 0xc08 : (ACREV_GE(rev,19) ? 0x1038 : (ACREV_GE(rev,5) ? 0xc08 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc08 : INVALID_ADDRESS))))))))
#define ACPHY_slnanvcfg3_slna_noisevar_nf_radio_qdb_6_SHIFT(rev) 0
#define ACPHY_slnanvcfg3_slna_noisevar_nf_radio_qdb_6_MASK(rev)  (0xff << ACPHY_slnanvcfg3_slna_noisevar_nf_radio_qdb_6_SHIFT(rev))

/* Register ACPHY_PktAbortCtrl */
#define ACPHY_PktAbortCtrl(rev)                           (ACREV_GE(rev,40) ? 0x1040 : (ACREV_GE(rev,36) ? 0xc10 : (ACREV_GE(rev,32) ? 0x1040 : (ACREV_GE(rev,20) ? 0xc10 : (ACREV_GE(rev,19) ? 0x1040 : (ACREV_GE(rev,5) ? 0xc10 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc10 : INVALID_ADDRESS))))))))
#define ACPHY_PktAbortCtrl_PktAbortEn_SHIFT(rev)          0
#define ACPHY_PktAbortCtrl_PktAbortEn_MASK(rev)           (0x1 << ACPHY_PktAbortCtrl_PktAbortEn_SHIFT(rev))
#define ACPHY_PktAbortCtrl_PwrVariationThOFDM_SHIFT(rev)  1
#define ACPHY_PktAbortCtrl_PwrVariationThOFDM_MASK(rev)   (0x3f << ACPHY_PktAbortCtrl_PwrVariationThOFDM_SHIFT(rev))
#define ACPHY_PktAbortCtrl_PwrVariationThCCK_SHIFT(rev)   7
#define ACPHY_PktAbortCtrl_PwrVariationThCCK_MASK(rev)    (0x3f << ACPHY_PktAbortCtrl_PwrVariationThCCK_SHIFT(rev))
#define ACPHY_PktAbortCtrl_UseCurrentPktgain_SHIFT(rev)   13
#define ACPHY_PktAbortCtrl_UseCurrentPktgain_MASK(rev)    (0x1 << ACPHY_PktAbortCtrl_UseCurrentPktgain_SHIFT(rev))
#define ACPHY_PktAbortCtrl_htagclineupen_SHIFT(rev)       14
#define ACPHY_PktAbortCtrl_htagclineupen_MASK(rev)        (0x1 << ACPHY_PktAbortCtrl_htagclineupen_SHIFT(rev))
#define ACPHY_PktAbortCtrl_disable_htagclineup_SHIFT(rev) 15
#define ACPHY_PktAbortCtrl_disable_htagclineup_MASK(rev)  (0x1 << ACPHY_PktAbortCtrl_disable_htagclineup_SHIFT(rev))

/* Register ACPHY_PktAbortSupportedStates */
#define ACPHY_PktAbortSupportedStates(rev)                                     (ACREV_GE(rev,40) ? 0x1041 : (ACREV_GE(rev,36) ? 0xc11 : (ACREV_GE(rev,32) ? 0x1041 : (ACREV_GE(rev,20) ? 0xc11 : (ACREV_GE(rev,19) ? 0x1041 : (ACREV_GE(rev,5) ? 0xc11 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc11 : INVALID_ADDRESS))))))))
#define ACPHY_PktAbortSupportedStates_abortstates_SHIFT(rev)                   0
#define ACPHY_PktAbortSupportedStates_abortstates_MASK(rev)                    (0x7ff << ACPHY_PktAbortSupportedStates_abortstates_SHIFT(rev))
#define ACPHY_PktAbortSupportedStates_resetCrsInAbrtState_SHIFT(rev)           11
#define ACPHY_PktAbortSupportedStates_resetCrsInAbrtState_MASK(rev)            (0x1 << ACPHY_PktAbortSupportedStates_resetCrsInAbrtState_SHIFT(rev))
#define ACPHY_PktAbortSupportedStates_wakeonAbrtIfSCD_SHIFT(rev)               12
#define ACPHY_PktAbortSupportedStates_wakeonAbrtIfSCD_MASK(rev)                (0x1 << ACPHY_PktAbortSupportedStates_wakeonAbrtIfSCD_SHIFT(rev))
#define ACPHY_PktAbortSupportedStates_ccktowaitedAbortEn_SHIFT(rev)            13
#define ACPHY_PktAbortSupportedStates_ccktowaitedAbortEn_MASK(rev)             (0x1 << ACPHY_PktAbortSupportedStates_ccktowaitedAbortEn_SHIFT(rev))
#define ACPHY_PktAbortSupportedStates_issueClassifierDoneinAbrtState_SHIFT(rev) 14
#define ACPHY_PktAbortSupportedStates_issueClassifierDoneinAbrtState_MASK(rev) (0x1 << ACPHY_PktAbortSupportedStates_issueClassifierDoneinAbrtState_SHIFT(rev))
#define ACPHY_PktAbortSupportedStates_dontresetDrop20sErrOnAbrt_SHIFT(rev)     15
#define ACPHY_PktAbortSupportedStates_dontresetDrop20sErrOnAbrt_MASK(rev)      (0x1 << ACPHY_PktAbortSupportedStates_dontresetDrop20sErrOnAbrt_SHIFT(rev))
#define ACPHY_PktAbortSupportedStates_abortVHTsigbstate_SHIFT(rev)             15
#define ACPHY_PktAbortSupportedStates_abortVHTsigbstate_MASK(rev)              (0x1 << ACPHY_PktAbortSupportedStates_abortVHTsigbstate_SHIFT(rev))

/* Register ACPHY_PktAbortFrameErrorExt */
#define ACPHY_PktAbortFrameErrorExt(rev)                    (ACREV_GE(rev,40) ? 0x1042 : (ACREV_GE(rev,36) ? 0xc12 : (ACREV_GE(rev,32) ? 0x1042 : (ACREV_GE(rev,20) ? 0xc12 : (ACREV_GE(rev,19) ? 0x1042 : (ACREV_GE(rev,5) ? 0xc12 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc12 : INVALID_ADDRESS))))))))
#define ACPHY_PktAbortFrameErrorExt_pktabort_ctr_SHIFT(rev) 0
#define ACPHY_PktAbortFrameErrorExt_pktabort_ctr_MASK(rev)  (0xffff << ACPHY_PktAbortFrameErrorExt_pktabort_ctr_SHIFT(rev))

/* Register ACPHY_PktAbortCounterClr */
#define ACPHY_PktAbortCounterClr(rev)                                          (ACREV_GE(rev,40) ? 0x1043 : (ACREV_GE(rev,36) ? 0xc13 : (ACREV_GE(rev,32) ? 0x1043 : (ACREV_GE(rev,20) ? 0xc13 : (ACREV_GE(rev,19) ? 0x1043 : (ACREV_GE(rev,5) ? 0xc13 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc13 : INVALID_ADDRESS))))))))
#define ACPHY_PktAbortCounterClr_AbortCounterClr_SHIFT(rev)                    0
#define ACPHY_PktAbortCounterClr_AbortCounterClr_MASK(rev)                     (0x1 << ACPHY_PktAbortCounterClr_AbortCounterClr_SHIFT(rev))
#define ACPHY_PktAbortCounterClr_enable_abrts_during_classification_SHIFT(rev) 1
#define ACPHY_PktAbortCounterClr_enable_abrts_during_classification_MASK(rev)  (0x1 << ACPHY_PktAbortCounterClr_enable_abrts_during_classification_SHIFT(rev))
#define ACPHY_PktAbortCounterClr_ssagc_pktabrt_enable_SHIFT(rev)               2
#define ACPHY_PktAbortCounterClr_ssagc_pktabrt_enable_MASK(rev)                (0x1 << ACPHY_PktAbortCounterClr_ssagc_pktabrt_enable_SHIFT(rev))
#define ACPHY_PktAbortCounterClr_setclip1_nodefer_on_abrt_en_SHIFT(rev)        3
#define ACPHY_PktAbortCounterClr_setclip1_nodefer_on_abrt_en_MASK(rev)         (0x1 << ACPHY_PktAbortCounterClr_setclip1_nodefer_on_abrt_en_SHIFT(rev))
#define ACPHY_PktAbortCounterClr_mux_post_rxfilt_power_for_abrt_SHIFT(rev)     4
#define ACPHY_PktAbortCounterClr_mux_post_rxfilt_power_for_abrt_MASK(rev)      (0x1 << ACPHY_PktAbortCounterClr_mux_post_rxfilt_power_for_abrt_SHIFT(rev))
#define ACPHY_PktAbortCounterClr_mux_post_rxfilt_power_for_htagc_SHIFT(rev)    5
#define ACPHY_PktAbortCounterClr_mux_post_rxfilt_power_for_htagc_MASK(rev)     (0x1 << ACPHY_PktAbortCounterClr_mux_post_rxfilt_power_for_htagc_SHIFT(rev))
#define ACPHY_PktAbortCounterClr_pktabort_gainsettle_plus_pt8us_SHIFT(rev)     6
#define ACPHY_PktAbortCounterClr_pktabort_gainsettle_plus_pt8us_MASK(rev)      (0x1 << ACPHY_PktAbortCounterClr_pktabort_gainsettle_plus_pt8us_SHIFT(rev))
#define ACPHY_PktAbortCounterClr_pktabort_use_log2_norm_var_ref_SHIFT(rev)     7
#define ACPHY_PktAbortCounterClr_pktabort_use_log2_norm_var_ref_MASK(rev)      (0x1 << ACPHY_PktAbortCounterClr_pktabort_use_log2_norm_var_ref_SHIFT(rev))
#define ACPHY_PktAbortCounterClr_low_power_abrt_use_init_gain_SHIFT(rev)       8
#define ACPHY_PktAbortCounterClr_low_power_abrt_use_init_gain_MASK(rev)        (0x1 << ACPHY_PktAbortCounterClr_low_power_abrt_use_init_gain_SHIFT(rev))
#define ACPHY_PktAbortCounterClr_ssagc_en_pktgain_settling_SHIFT(rev)          9
#define ACPHY_PktAbortCounterClr_ssagc_en_pktgain_settling_MASK(rev)           (0x1 << ACPHY_PktAbortCounterClr_ssagc_en_pktgain_settling_SHIFT(rev))
#define ACPHY_PktAbortCounterClr_waitEdGainAdjDis_SHIFT(rev)                   10
#define ACPHY_PktAbortCounterClr_waitEdGainAdjDis_MASK(rev)                    (0x1 << ACPHY_PktAbortCounterClr_waitEdGainAdjDis_SHIFT(rev))
#define ACPHY_PktAbortCounterClr_pwrVarAbrtGainCmd_SHIFT(rev)                  11
#define ACPHY_PktAbortCounterClr_pwrVarAbrtGainCmd_MASK(rev)                   (0x3 << ACPHY_PktAbortCounterClr_pwrVarAbrtGainCmd_SHIFT(rev))
#define ACPHY_PktAbortCounterClr_keepRssiAccOn_SHIFT(rev)                      13
#define ACPHY_PktAbortCounterClr_keepRssiAccOn_MASK(rev)                       (0x1 << ACPHY_PktAbortCounterClr_keepRssiAccOn_SHIFT(rev))
#define ACPHY_PktAbortCounterClr_AccEn_ctrl_SHIFT(rev)                         15
#define ACPHY_PktAbortCounterClr_AccEn_ctrl_MASK(rev)                          (0x1 << ACPHY_PktAbortCounterClr_AccEn_ctrl_SHIFT(rev))

/* Register ACPHY_AbortNominalGainClipDetectCnt */
#define ACPHY_AbortNominalGainClipDetectCnt(rev)                               (ACREV_GE(rev,40) ? 0x1044 : (ACREV_GE(rev,36) ? 0xc14 : (ACREV_GE(rev,32) ? 0x1044 : (ACREV_GE(rev,20) ? 0xc14 : (ACREV_GE(rev,19) ? 0x1044 : (ACREV_GE(rev,5) ? 0xc14 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc14 : INVALID_ADDRESS))))))))
#define ACPHY_AbortNominalGainClipDetectCnt_AbortNominalGainClipDetectCnt_SHIFT(rev) 0
#define ACPHY_AbortNominalGainClipDetectCnt_AbortNominalGainClipDetectCnt_MASK(rev) (0xffff << ACPHY_AbortNominalGainClipDetectCnt_AbortNominalGainClipDetectCnt_SHIFT(rev))

/* Register ACPHY_AbortLowPowerDetectCnt */
#define ACPHY_AbortLowPowerDetectCnt(rev)                              (ACREV_GE(rev,40) ? 0x1045 : (ACREV_GE(rev,36) ? 0xc15 : (ACREV_GE(rev,32) ? 0x1045 : (ACREV_GE(rev,20) ? 0xc15 : (ACREV_GE(rev,19) ? 0x1045 : (ACREV_GE(rev,5) ? 0xc15 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc15 : INVALID_ADDRESS))))))))
#define ACPHY_AbortLowPowerDetectCnt_AbortLowPowerDetectCnt_SHIFT(rev) 0
#define ACPHY_AbortLowPowerDetectCnt_AbortLowPowerDetectCnt_MASK(rev)  (0xffff << ACPHY_AbortLowPowerDetectCnt_AbortLowPowerDetectCnt_SHIFT(rev))

/* Register ACPHY_AbortPktRxPwrVariationCnt */
#define ACPHY_AbortPktRxPwrVariationCnt(rev)                                 (ACREV_GE(rev,40) ? 0x1046 : (ACREV_GE(rev,36) ? 0xc16 : (ACREV_GE(rev,32) ? 0x1046 : (ACREV_GE(rev,20) ? 0xc16 : (ACREV_GE(rev,19) ? 0x1046 : (ACREV_GE(rev,5) ? 0xc16 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc16 : INVALID_ADDRESS))))))))
#define ACPHY_AbortPktRxPwrVariationCnt_AbortPktRxPwrVariationCnt_SHIFT(rev) 0
#define ACPHY_AbortPktRxPwrVariationCnt_AbortPktRxPwrVariationCnt_MASK(rev)  (0xffff << ACPHY_AbortPktRxPwrVariationCnt_AbortPktRxPwrVariationCnt_SHIFT(rev))

/* Register ACPHY_ForcePktAbort */
#define ACPHY_ForcePktAbort(rev)                              (ACREV_GE(rev,40) ? 0x1047 : (ACREV_GE(rev,36) ? 0xc17 : (ACREV_GE(rev,32) ? 0x1047 : (ACREV_GE(rev,20) ? 0xc17 : (ACREV_GE(rev,19) ? 0x1047 : (ACREV_GE(rev,5) ? 0xc17 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc17 : INVALID_ADDRESS))))))))
#define ACPHY_ForcePktAbort_forceabortstates_SHIFT(rev)       0
#define ACPHY_ForcePktAbort_forceabortstates_MASK(rev)        (0x7ff << ACPHY_ForcePktAbort_forceabortstates_SHIFT(rev))
#define ACPHY_ForcePktAbort_dcblk_hpf_bw_en_SHIFT(rev)        11
#define ACPHY_ForcePktAbort_dcblk_hpf_bw_en_MASK(rev)         (0x1 << ACPHY_ForcePktAbort_dcblk_hpf_bw_en_SHIFT(rev))
#define ACPHY_ForcePktAbort_forceabortVHTsigbstate_SHIFT(rev) 12
#define ACPHY_ForcePktAbort_forceabortVHTsigbstate_MASK(rev)  (0x1 << ACPHY_ForcePktAbort_forceabortVHTsigbstate_SHIFT(rev))

/* Register ACPHY_AbortedPktProcState */
#define ACPHY_AbortedPktProcState(rev)                           (ACREV_GE(rev,40) ? 0x1048 : (ACREV_GE(rev,36) ? 0xc18 : (ACREV_GE(rev,32) ? 0x1048 : (ACREV_GE(rev,20) ? 0xc18 : (ACREV_GE(rev,19) ? 0x1048 : (ACREV_GE(rev,5) ? 0xc18 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc18 : INVALID_ADDRESS))))))))
#define ACPHY_AbortedPktProcState_AbortedPktProcState_SHIFT(rev) 0
#define ACPHY_AbortedPktProcState_AbortedPktProcState_MASK(rev)  (0x1f << ACPHY_AbortedPktProcState_AbortedPktProcState_SHIFT(rev))

/* Register ACPHY_chnsmCtrl0 */
#define ACPHY_chnsmCtrl0(rev)                           (ACREV_GE(rev,40) ? 0x2a0 : (ACREV_GE(rev,36) ? 0xc30 : (ACREV_GE(rev,32) ? 0x2a0 : (ACREV_GE(rev,20) ? 0xc30 : (ACREV_GE(rev,19) ? 0x2a0 : (ACREV_GE(rev,5) ? 0xc30 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc30 : INVALID_ADDRESS))))))))
#define ACPHY_chnsmCtrl0_chan_smooth_enable_SHIFT(rev)  0
#define ACPHY_chnsmCtrl0_chan_smooth_enable_MASK(rev)   (0x1 << ACPHY_chnsmCtrl0_chan_smooth_enable_SHIFT(rev))
#define ACPHY_chnsmCtrl0_fft_enable_SHIFT(rev)          1
#define ACPHY_chnsmCtrl0_fft_enable_MASK(rev)           (0x1 << ACPHY_chnsmCtrl0_fft_enable_SHIFT(rev))
#define ACPHY_chnsmCtrl0_window_enable_SHIFT(rev)       2
#define ACPHY_chnsmCtrl0_window_enable_MASK(rev)        (0x1 << ACPHY_chnsmCtrl0_window_enable_SHIFT(rev))
#define ACPHY_chnsmCtrl0_nw_whiten_enable_SHIFT(rev)    3
#define ACPHY_chnsmCtrl0_nw_whiten_enable_MASK(rev)     (0x1 << ACPHY_chnsmCtrl0_nw_whiten_enable_SHIFT(rev))
#define ACPHY_chnsmCtrl0_group_delay_enable_SHIFT(rev)  4
#define ACPHY_chnsmCtrl0_group_delay_enable_MASK(rev)   (0x1 << ACPHY_chnsmCtrl0_group_delay_enable_SHIFT(rev))
#define ACPHY_chnsmCtrl0_mte_enable_SHIFT(rev)          5
#define ACPHY_chnsmCtrl0_mte_enable_MASK(rev)           (0x1 << ACPHY_chnsmCtrl0_mte_enable_SHIFT(rev))
#define ACPHY_chnsmCtrl0_mte_pilot_enable_SHIFT(rev)    6
#define ACPHY_chnsmCtrl0_mte_pilot_enable_MASK(rev)     (0x1 << ACPHY_chnsmCtrl0_mte_pilot_enable_SHIFT(rev))
#define ACPHY_chnsmCtrl0_mte_mcs_threshold_SHIFT(rev)   7
#define ACPHY_chnsmCtrl0_mte_mcs_threshold_MASK(rev)    (0x1f << ACPHY_chnsmCtrl0_mte_mcs_threshold_SHIFT(rev))
#define ACPHY_chnsmCtrl0_mte_select_SHIFT(rev)          12
#define ACPHY_chnsmCtrl0_mte_select_MASK(rev)           (0x3 << ACPHY_chnsmCtrl0_mte_select_SHIFT(rev))
#define ACPHY_chnsmCtrl0_mte_select_override_SHIFT(rev) 14
#define ACPHY_chnsmCtrl0_mte_select_override_MASK(rev)  (0x1 << ACPHY_chnsmCtrl0_mte_select_override_SHIFT(rev))
#define ACPHY_chnsmCtrl0_block_reset_SHIFT(rev)         15
#define ACPHY_chnsmCtrl0_block_reset_MASK(rev)          (0x1 << ACPHY_chnsmCtrl0_block_reset_SHIFT(rev))

/* Register ACPHY_chnsmCtrl1 */
#define ACPHY_chnsmCtrl1(rev)                               (ACREV_GE(rev,40) ? 0x2a1 : (ACREV_GE(rev,36) ? 0xc31 : (ACREV_GE(rev,32) ? 0x2a1 : (ACREV_GE(rev,20) ? 0xc31 : (ACREV_GE(rev,19) ? 0x2a1 : (ACREV_GE(rev,5) ? 0xc31 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc31 : INVALID_ADDRESS))))))))
#define ACPHY_chnsmCtrl1_cfo_shift_SHIFT(rev)               0
#define ACPHY_chnsmCtrl1_cfo_shift_MASK(rev)                (0xf << ACPHY_chnsmCtrl1_cfo_shift_SHIFT(rev))
#define ACPHY_chnsmCtrl1_cfo_shift_override_SHIFT(rev)      4
#define ACPHY_chnsmCtrl1_cfo_shift_override_MASK(rev)       (0x1 << ACPHY_chnsmCtrl1_cfo_shift_override_SHIFT(rev))
#define ACPHY_chnsmCtrl1_force_clock_SHIFT(rev)             5
#define ACPHY_chnsmCtrl1_force_clock_MASK(rev)              (0x1 << ACPHY_chnsmCtrl1_force_clock_SHIFT(rev))
#define ACPHY_chnsmCtrl1_ifft_enable_SHIFT(rev)             6
#define ACPHY_chnsmCtrl1_ifft_enable_MASK(rev)              (0x1 << ACPHY_chnsmCtrl1_ifft_enable_SHIFT(rev))
#define ACPHY_chnsmCtrl1_output_enable_SHIFT(rev)           7
#define ACPHY_chnsmCtrl1_output_enable_MASK(rev)            (0x1 << ACPHY_chnsmCtrl1_output_enable_SHIFT(rev))
#define ACPHY_chnsmCtrl1_disable_early_ht_SHIFT(rev)        8
#define ACPHY_chnsmCtrl1_disable_early_ht_MASK(rev)         (0x1 << ACPHY_chnsmCtrl1_disable_early_ht_SHIFT(rev))
#define ACPHY_chnsmCtrl1_ignore_HT_smoothing_bit_SHIFT(rev) 9
#define ACPHY_chnsmCtrl1_ignore_HT_smoothing_bit_MASK(rev)  (0x1 << ACPHY_chnsmCtrl1_ignore_HT_smoothing_bit_SHIFT(rev))
#define ACPHY_chnsmCtrl1_ignore_VHT_txbf_bit_SHIFT(rev)     10
#define ACPHY_chnsmCtrl1_ignore_VHT_txbf_bit_MASK(rev)      (0x1 << ACPHY_chnsmCtrl1_ignore_VHT_txbf_bit_SHIFT(rev))
#define ACPHY_chnsmCtrl1_output_enable_new_SHIFT(rev)       11
#define ACPHY_chnsmCtrl1_output_enable_new_MASK(rev)        (0x3 << ACPHY_chnsmCtrl1_output_enable_new_SHIFT(rev))
#define ACPHY_chnsmCtrl1_disable_2rx_nvar_calc_SHIFT(rev)   13
#define ACPHY_chnsmCtrl1_disable_2rx_nvar_calc_MASK(rev)    (0x1 << ACPHY_chnsmCtrl1_disable_2rx_nvar_calc_SHIFT(rev))
#define ACPHY_chnsmCtrl1_enableSigChUpd_SHIFT(rev)          14
#define ACPHY_chnsmCtrl1_enableSigChUpd_MASK(rev)           (0x1 << ACPHY_chnsmCtrl1_enableSigChUpd_SHIFT(rev))
#define ACPHY_chnsmCtrl1_disableHTsmoothing_SHIFT(rev)      15
#define ACPHY_chnsmCtrl1_disableHTsmoothing_MASK(rev)       (0x1 << ACPHY_chnsmCtrl1_disableHTsmoothing_SHIFT(rev))

/* Register ACPHY_chnsmCtrl2 */
#define ACPHY_chnsmCtrl2(rev)                              (ACREV_GE(rev,40) ? 0x2a2 : (ACREV_GE(rev,36) ? 0xc32 : (ACREV_GE(rev,32) ? 0x2a2 : (ACREV_GE(rev,20) ? 0xc32 : (ACREV_GE(rev,19) ? 0x2a2 : (ACREV_GE(rev,5) ? 0xc32 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc32 : INVALID_ADDRESS))))))))
#define ACPHY_chnsmCtrl2_window_size_20MHz_SHIFT(rev)      0
#define ACPHY_chnsmCtrl2_window_size_20MHz_MASK(rev)       (0x7 << ACPHY_chnsmCtrl2_window_size_20MHz_SHIFT(rev))
#define ACPHY_chnsmCtrl2_window_size_40MHz_SHIFT(rev)      3
#define ACPHY_chnsmCtrl2_window_size_40MHz_MASK(rev)       (0x7 << ACPHY_chnsmCtrl2_window_size_40MHz_SHIFT(rev))
#define ACPHY_chnsmCtrl2_window_size_80MHz_SHIFT(rev)      6
#define ACPHY_chnsmCtrl2_window_size_80MHz_MASK(rev)       (0x7 << ACPHY_chnsmCtrl2_window_size_80MHz_SHIFT(rev))
#define ACPHY_chnsmCtrl2_window_size_SHIFT(rev)            9
#define ACPHY_chnsmCtrl2_window_size_MASK(rev)             (0x7 << ACPHY_chnsmCtrl2_window_size_SHIFT(rev))
#define ACPHY_chnsmCtrl2_window_size_override_SHIFT(rev)   12
#define ACPHY_chnsmCtrl2_window_size_override_MASK(rev)    (0x1 << ACPHY_chnsmCtrl2_window_size_override_SHIFT(rev))
#define ACPHY_chnsmCtrl2_group_delay_select_SHIFT(rev)     13
#define ACPHY_chnsmCtrl2_group_delay_select_MASK(rev)      (0x3 << ACPHY_chnsmCtrl2_group_delay_select_SHIFT(rev))
#define ACPHY_chnsmCtrl2_disableLegacySmoothing_SHIFT(rev) 15
#define ACPHY_chnsmCtrl2_disableLegacySmoothing_MASK(rev)  (0x1 << ACPHY_chnsmCtrl2_disableLegacySmoothing_SHIFT(rev))

/* Register ACPHY_chnsmCtrl3 */
#define ACPHY_chnsmCtrl3(rev)                          (ACREV_GE(rev,40) ? 0x2a3 : (ACREV_GE(rev,36) ? 0xc33 : (ACREV_GE(rev,32) ? 0x2a3 : (ACREV_GE(rev,20) ? 0xc33 : (ACREV_GE(rev,19) ? 0x2a3 : (ACREV_GE(rev,18) ? 0xc33 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0xc33 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xc33 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0xc33 : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc33 : INVALID_ADDRESS))))))))))))))
#define ACPHY_chnsmCtrl3_noise_var_man_SHIFT(rev)      0
#define ACPHY_chnsmCtrl3_noise_var_man_MASK(rev)       (0x3f << ACPHY_chnsmCtrl3_noise_var_man_SHIFT(rev))
#define ACPHY_chnsmCtrl3_noise_var_exp_SHIFT(rev)      6
#define ACPHY_chnsmCtrl3_noise_var_exp_MASK(rev)       (0xff << ACPHY_chnsmCtrl3_noise_var_exp_SHIFT(rev))
#define ACPHY_chnsmCtrl3_noise_var_override_SHIFT(rev) 14
#define ACPHY_chnsmCtrl3_noise_var_override_MASK(rev)  (0x1 << ACPHY_chnsmCtrl3_noise_var_override_SHIFT(rev))

/* Register ACPHY_chnsmCtrl4 */
#define ACPHY_chnsmCtrl4(rev)                        (ACREV_GE(rev,40) ? 0x2a4 : (ACREV_GE(rev,36) ? 0xc34 : (ACREV_GE(rev,32) ? 0x2a4 : (ACREV_GE(rev,20) ? 0xc34 : (ACREV_GE(rev,19) ? 0x2a4 : (ACREV_GE(rev,18) ? 0xc34 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0xc34 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xc34 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0xc34 : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc34 : INVALID_ADDRESS))))))))))))))
#define ACPHY_chnsmCtrl4_guard_edge_20MHz_SHIFT(rev) 0
#define ACPHY_chnsmCtrl4_guard_edge_20MHz_MASK(rev)  (0xff << ACPHY_chnsmCtrl4_guard_edge_20MHz_SHIFT(rev))
#define ACPHY_chnsmCtrl4_guard_edge_40MHz_SHIFT(rev) 8
#define ACPHY_chnsmCtrl4_guard_edge_40MHz_MASK(rev)  (0xff << ACPHY_chnsmCtrl4_guard_edge_40MHz_SHIFT(rev))

/* Register ACPHY_chnsmCtrl5 */
#define ACPHY_chnsmCtrl5(rev)                          (ACREV_GE(rev,40) ? 0x2a5 : (ACREV_GE(rev,36) ? 0xc35 : (ACREV_GE(rev,32) ? 0x2a5 : (ACREV_GE(rev,20) ? 0xc35 : (ACREV_GE(rev,19) ? 0x2a5 : (ACREV_GE(rev,18) ? 0xc35 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0xc35 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xc35 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0xc35 : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc35 : INVALID_ADDRESS))))))))))))))
#define ACPHY_chnsmCtrl5_guard_edge_80MHz_SHIFT(rev)   0
#define ACPHY_chnsmCtrl5_guard_edge_80MHz_MASK(rev)    (0xff << ACPHY_chnsmCtrl5_guard_edge_80MHz_SHIFT(rev))
#define ACPHY_chnsmCtrl5_filter_slope_20MHz_SHIFT(rev) 8
#define ACPHY_chnsmCtrl5_filter_slope_20MHz_MASK(rev)  (0xff << ACPHY_chnsmCtrl5_filter_slope_20MHz_SHIFT(rev))

/* Register ACPHY_chnsmCtrl6 */
#define ACPHY_chnsmCtrl6(rev)                          (ACREV_GE(rev,40) ? 0x2a6 : (ACREV_GE(rev,36) ? 0xc36 : (ACREV_GE(rev,32) ? 0x2a6 : (ACREV_GE(rev,20) ? 0xc36 : (ACREV_GE(rev,19) ? 0x2a6 : (ACREV_GE(rev,18) ? 0xc36 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0xc36 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xc36 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0xc36 : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc36 : INVALID_ADDRESS))))))))))))))
#define ACPHY_chnsmCtrl6_filter_slope_40MHz_SHIFT(rev) 0
#define ACPHY_chnsmCtrl6_filter_slope_40MHz_MASK(rev)  (0xff << ACPHY_chnsmCtrl6_filter_slope_40MHz_SHIFT(rev))
#define ACPHY_chnsmCtrl6_filter_slope_80MHz_SHIFT(rev) 8
#define ACPHY_chnsmCtrl6_filter_slope_80MHz_MASK(rev)  (0xff << ACPHY_chnsmCtrl6_filter_slope_80MHz_SHIFT(rev))

/* Register ACPHY_chnsmCtrl7 */
#define ACPHY_chnsmCtrl7(rev)                      (ACREV_GE(rev,40) ? 0x2a7 : (ACREV_GE(rev,36) ? 0xc37 : (ACREV_GE(rev,32) ? 0x2a7 : (ACREV_GE(rev,20) ? 0xc37 : (ACREV_GE(rev,19) ? 0x2a7 : (ACREV_GE(rev,18) ? 0xc37 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0xc37 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xc37 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0xc37 : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc37 : INVALID_ADDRESS))))))))))))))
#define ACPHY_chnsmCtrl7_guard_dc_20MHz_SHIFT(rev) 0
#define ACPHY_chnsmCtrl7_guard_dc_20MHz_MASK(rev)  (0xf << ACPHY_chnsmCtrl7_guard_dc_20MHz_SHIFT(rev))
#define ACPHY_chnsmCtrl7_guard_dc_40MHz_SHIFT(rev) 4
#define ACPHY_chnsmCtrl7_guard_dc_40MHz_MASK(rev)  (0xf << ACPHY_chnsmCtrl7_guard_dc_40MHz_SHIFT(rev))
#define ACPHY_chnsmCtrl7_guard_dc_80MHz_SHIFT(rev) 8
#define ACPHY_chnsmCtrl7_guard_dc_80MHz_MASK(rev)  (0xf << ACPHY_chnsmCtrl7_guard_dc_80MHz_SHIFT(rev))

/* Register ACPHY_chnsmCtrl8 */
#define ACPHY_chnsmCtrl8(rev)                    (ACREV_GE(rev,40) ? 0x2a8 : (ACREV_GE(rev,36) ? 0xc38 : (ACREV_GE(rev,32) ? 0x2a8 : (ACREV_GE(rev,20) ? 0xc38 : (ACREV_GE(rev,19) ? 0x2a8 : (ACREV_GE(rev,18) ? 0xc38 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0xc38 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xc38 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0xc38 : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc38 : INVALID_ADDRESS))))))))))))))
#define ACPHY_chnsmCtrl8_cfo_boundary_SHIFT(rev) 0
#define ACPHY_chnsmCtrl8_cfo_boundary_MASK(rev)  (0xffff << ACPHY_chnsmCtrl8_cfo_boundary_SHIFT(rev))

/* Register ACPHY_chnsmCtrl9 */
#define ACPHY_chnsmCtrl9(rev)                      (ACREV_GE(rev,40) ? 0x2a9 : (ACREV_GE(rev,36) ? 0xc39 : (ACREV_GE(rev,32) ? 0x2a9 : (ACREV_GE(rev,20) ? 0xc39 : (ACREV_GE(rev,19) ? 0x2a9 : (ACREV_GE(rev,18) ? 0xc39 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0xc39 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xc39 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0xc39 : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc39 : INVALID_ADDRESS))))))))))))))
#define ACPHY_chnsmCtrl9_noise_corr_man_SHIFT(rev) 0
#define ACPHY_chnsmCtrl9_noise_corr_man_MASK(rev)  (0xff << ACPHY_chnsmCtrl9_noise_corr_man_SHIFT(rev))
#define ACPHY_chnsmCtrl9_noise_corr_exp_SHIFT(rev) 8
#define ACPHY_chnsmCtrl9_noise_corr_exp_MASK(rev)  (0xff << ACPHY_chnsmCtrl9_noise_corr_exp_SHIFT(rev))

/* Register ACPHY_chnsmStatus0 */
#define ACPHY_chnsmStatus0(rev)                   (ACREV_GE(rev,40) ? 0x2aa : (ACREV_GE(rev,36) ? 0xc3a : (ACREV_GE(rev,32) ? 0x2aa : (ACREV_GE(rev,20) ? 0xc3a : (ACREV_GE(rev,19) ? 0x2aa : (ACREV_GE(rev,18) ? 0xc3a : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0xc3a : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xc3a : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0xc3a : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc3a : INVALID_ADDRESS))))))))))))))
#define ACPHY_chnsmStatus0_running_SHIFT(rev)     0
#define ACPHY_chnsmStatus0_running_MASK(rev)      (0x1 << ACPHY_chnsmStatus0_running_SHIFT(rev))
#define ACPHY_chnsmStatus0_cfo_shift_SHIFT(rev)   1
#define ACPHY_chnsmStatus0_cfo_shift_MASK(rev)    (0xf << ACPHY_chnsmStatus0_cfo_shift_SHIFT(rev))
#define ACPHY_chnsmStatus0_mte_select_SHIFT(rev)  5
#define ACPHY_chnsmStatus0_mte_select_MASK(rev)   (0x1 << ACPHY_chnsmStatus0_mte_select_SHIFT(rev))
#define ACPHY_chnsmStatus0_group_delay_SHIFT(rev) 8
#define ACPHY_chnsmStatus0_group_delay_MASK(rev)  (0xff << ACPHY_chnsmStatus0_group_delay_SHIFT(rev))

/* Register ACPHY_chnsmStatus1 */
#define ACPHY_chnsmStatus1(rev)                     (ACREV_GE(rev,40) ? 0x2ab : (ACREV_GE(rev,36) ? 0xc3b : (ACREV_GE(rev,32) ? 0x2ab : (ACREV_GE(rev,20) ? 0xc3b : (ACREV_GE(rev,19) ? 0x2ab : (ACREV_GE(rev,18) ? 0xc3b : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0xc3b : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xc3b : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0xc3b : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc3b : INVALID_ADDRESS))))))))))))))
#define ACPHY_chnsmStatus1_noise_var_man_SHIFT(rev) 0
#define ACPHY_chnsmStatus1_noise_var_man_MASK(rev)  (0xff << ACPHY_chnsmStatus1_noise_var_man_SHIFT(rev))
#define ACPHY_chnsmStatus1_noise_var_exp_SHIFT(rev) 8
#define ACPHY_chnsmStatus1_noise_var_exp_MASK(rev)  (0xff << ACPHY_chnsmStatus1_noise_var_exp_SHIFT(rev))

/* Register ACPHY_AntennaDivBackOffGain */
#define ACPHY_AntennaDivBackOffGain(rev)                        (ACREV_GE(rev,40) ? 0x1060 : (ACREV_GE(rev,36) ? 0xc40 : (ACREV_GE(rev,32) ? 0x1060 : (ACREV_GE(rev,20) ? 0xc40 : (ACREV_GE(rev,19) ? 0x1060 : (ACREV_GE(rev,18) ? 0xc40 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0xc40 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xc40 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0xc40 : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc40 : INVALID_ADDRESS))))))))))))))
#define ACPHY_AntennaDivBackOffGain_BackoffGain_SHIFT(rev)      0
#define ACPHY_AntennaDivBackOffGain_BackoffGain_MASK(rev)       (0xff << ACPHY_AntennaDivBackOffGain_BackoffGain_SHIFT(rev))
#define ACPHY_AntennaDivBackOffGain_MinDivSearchGain_SHIFT(rev) 8
#define ACPHY_AntennaDivBackOffGain_MinDivSearchGain_MASK(rev)  (0xff << ACPHY_AntennaDivBackOffGain_MinDivSearchGain_SHIFT(rev))

/* Register ACPHY_AntennaDivMinGain */
#define ACPHY_AntennaDivMinGain(rev)                           (ACREV_GE(rev,40) ? 0x1061 : (ACREV_GE(rev,36) ? 0xc41 : (ACREV_GE(rev,32) ? 0x1061 : (ACREV_GE(rev,20) ? 0xc41 : (ACREV_GE(rev,19) ? 0x1061 : (ACREV_GE(rev,18) ? 0xc41 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0xc41 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xc41 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0xc41 : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc41 : INVALID_ADDRESS))))))))))))))
#define ACPHY_AntennaDivMinGain_cckBackoffGain_SHIFT(rev)      0
#define ACPHY_AntennaDivMinGain_cckBackoffGain_MASK(rev)       (0xff << ACPHY_AntennaDivMinGain_cckBackoffGain_SHIFT(rev))
#define ACPHY_AntennaDivMinGain_cckMinDivSearchGain_SHIFT(rev) 8
#define ACPHY_AntennaDivMinGain_cckMinDivSearchGain_MASK(rev)  (0xff << ACPHY_AntennaDivMinGain_cckMinDivSearchGain_SHIFT(rev))

/* Register ACPHY_DivGainLimitEnable */
#define ACPHY_DivGainLimitEnable(rev)                                (ACREV_GE(rev,40) ? 0x1062 : (ACREV_GE(rev,36) ? 0xc42 : (ACREV_GE(rev,32) ? 0x1062 : (ACREV_GE(rev,20) ? 0xc42 : (ACREV_GE(rev,19) ? 0x1062 : (ACREV_GE(rev,18) ? 0xc42 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0xc42 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xc42 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0xc42 : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc42 : INVALID_ADDRESS))))))))))))))
#define ACPHY_DivGainLimitEnable_Div_ExtLna_GainLimitEn_SHIFT(rev)   0
#define ACPHY_DivGainLimitEnable_Div_ExtLna_GainLimitEn_MASK(rev)    (0x1 << ACPHY_DivGainLimitEnable_Div_ExtLna_GainLimitEn_SHIFT(rev))
#define ACPHY_DivGainLimitEnable_Div_Lna1_GainLimitEn_SHIFT(rev)     1
#define ACPHY_DivGainLimitEnable_Div_Lna1_GainLimitEn_MASK(rev)      (0x1 << ACPHY_DivGainLimitEnable_Div_Lna1_GainLimitEn_SHIFT(rev))
#define ACPHY_DivGainLimitEnable_Div_Lna2_GainLimitEn_SHIFT(rev)     2
#define ACPHY_DivGainLimitEnable_Div_Lna2_GainLimitEn_MASK(rev)      (0x1 << ACPHY_DivGainLimitEnable_Div_Lna2_GainLimitEn_SHIFT(rev))
#define ACPHY_DivGainLimitEnable_Div_MixerTia_GainLimitEn_SHIFT(rev) 3
#define ACPHY_DivGainLimitEnable_Div_MixerTia_GainLimitEn_MASK(rev)  (0x1 << ACPHY_DivGainLimitEnable_Div_MixerTia_GainLimitEn_SHIFT(rev))
#define ACPHY_DivGainLimitEnable_Div_BiQ0_GainLimitEn_SHIFT(rev)     4
#define ACPHY_DivGainLimitEnable_Div_BiQ0_GainLimitEn_MASK(rev)      (0x1 << ACPHY_DivGainLimitEnable_Div_BiQ0_GainLimitEn_SHIFT(rev))
#define ACPHY_DivGainLimitEnable_Div_BiQ1_GainLimitEn_SHIFT(rev)     5
#define ACPHY_DivGainLimitEnable_Div_BiQ1_GainLimitEn_MASK(rev)      (0x1 << ACPHY_DivGainLimitEnable_Div_BiQ1_GainLimitEn_SHIFT(rev))
#define ACPHY_DivGainLimitEnable_Div_Dvga_GainLimitEn_SHIFT(rev)     6
#define ACPHY_DivGainLimitEnable_Div_Dvga_GainLimitEn_MASK(rev)      (0x1 << ACPHY_DivGainLimitEnable_Div_Dvga_GainLimitEn_SHIFT(rev))

/* Register ACPHY_DivGainThreshold_OFDM */
#define ACPHY_DivGainThreshold_OFDM(rev)                           (ACREV_GE(rev,40) ? 0x1063 : (ACREV_GE(rev,36) ? 0xc43 : (ACREV_GE(rev,32) ? 0x1063 : (ACREV_GE(rev,20) ? 0xc43 : (ACREV_GE(rev,19) ? 0x1063 : (ACREV_GE(rev,18) ? 0xc43 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0xc43 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xc43 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0xc43 : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc43 : INVALID_ADDRESS))))))))))))))
#define ACPHY_DivGainThreshold_OFDM_Div_GainThresh_OFDM_SHIFT(rev) 0
#define ACPHY_DivGainThreshold_OFDM_Div_GainThresh_OFDM_MASK(rev)  (0xff << ACPHY_DivGainThreshold_OFDM_Div_GainThresh_OFDM_SHIFT(rev))

/* Register ACPHY_DivGainThreshold_BPHY */
#define ACPHY_DivGainThreshold_BPHY(rev)                           (ACREV_GE(rev,40) ? 0x1064 : (ACREV_GE(rev,36) ? 0xc44 : (ACREV_GE(rev,32) ? 0x1064 : (ACREV_GE(rev,20) ? 0xc44 : (ACREV_GE(rev,19) ? 0x1064 : (ACREV_GE(rev,18) ? 0xc44 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0xc44 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xc44 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0xc44 : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc44 : INVALID_ADDRESS))))))))))))))
#define ACPHY_DivGainThreshold_BPHY_Div_GainThresh_BPHY_SHIFT(rev) 0
#define ACPHY_DivGainThreshold_BPHY_Div_GainThresh_BPHY_MASK(rev)  (0xff << ACPHY_DivGainThreshold_BPHY_Div_GainThresh_BPHY_SHIFT(rev))

/* Register ACPHY_DivEnableClipGain */
#define ACPHY_DivEnableClipGain(rev)                               (ACREV_GE(rev,40) ? 0x1065 : (ACREV_GE(rev,36) ? 0xc45 : (ACREV_GE(rev,32) ? 0x1065 : (ACREV_GE(rev,20) ? 0xc45 : (ACREV_GE(rev,19) ? 0x1065 : (ACREV_GE(rev,18) ? 0xc45 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0xc45 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xc45 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0xc45 : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc45 : INVALID_ADDRESS))))))))))))))
#define ACPHY_DivEnableClipGain_AntDivEnClipGains_Hi_SHIFT(rev)    0
#define ACPHY_DivEnableClipGain_AntDivEnClipGains_Hi_MASK(rev)     (0x1 << ACPHY_DivEnableClipGain_AntDivEnClipGains_Hi_SHIFT(rev))
#define ACPHY_DivEnableClipGain_AntDivEnClipGains_Md_SHIFT(rev)    1
#define ACPHY_DivEnableClipGain_AntDivEnClipGains_Md_MASK(rev)     (0x1 << ACPHY_DivEnableClipGain_AntDivEnClipGains_Md_SHIFT(rev))
#define ACPHY_DivEnableClipGain_AntDivEnClipGains_Lo_SHIFT(rev)    2
#define ACPHY_DivEnableClipGain_AntDivEnClipGains_Lo_MASK(rev)     (0x1 << ACPHY_DivEnableClipGain_AntDivEnClipGains_Lo_SHIFT(rev))
#define ACPHY_DivEnableClipGain_AntDivEnClipGains_Clip2_SHIFT(rev) 3
#define ACPHY_DivEnableClipGain_AntDivEnClipGains_Clip2_MASK(rev)  (0x1 << ACPHY_DivEnableClipGain_AntDivEnClipGains_Clip2_SHIFT(rev))
#define ACPHY_DivEnableClipGain_AntDivEnClipGainBphy_SHIFT(rev)    4
#define ACPHY_DivEnableClipGain_AntDivEnClipGainBphy_MASK(rev)     (0x1 << ACPHY_DivEnableClipGain_AntDivEnClipGainBphy_SHIFT(rev))
#define ACPHY_DivEnableClipGain_DivBkOffMode_SHIFT(rev)            5
#define ACPHY_DivEnableClipGain_DivBkOffMode_MASK(rev)             (0x1 << ACPHY_DivEnableClipGain_DivBkOffMode_SHIFT(rev))

/* Register ACPHY_dac_override */
#define ACPHY_dac_override(rev)                        (ACREV_GE(rev,40) ? 0x1070 : (ACREV_GE(rev,36) ? 0xd00 : (ACREV_GE(rev,32) ? 0x1070 : (ACREV_GE(rev,20) ? 0xd00 : (ACREV_GE(rev,19) ? 0x1070 : (ACREV_GE(rev,18) ? 0xd00 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0xd00 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd00 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd00 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xd00 : INVALID_ADDRESS))))))))))))))
#define ACPHY_dac_override_dac_override_en_SHIFT(rev)  0
#define ACPHY_dac_override_dac_override_en_MASK(rev)   (0x1 << ACPHY_dac_override_dac_override_en_SHIFT(rev))
#define ACPHY_dac_override_dac_override_q_b_SHIFT(rev) 4
#define ACPHY_dac_override_dac_override_q_b_MASK(rev)  (0xfff << ACPHY_dac_override_dac_override_q_b_SHIFT(rev))

/* Register ACPHY_dac_override_i */
#define ACPHY_dac_override_i(rev)                      (ACREV_GE(rev,40) ? 0x1071 : (ACREV_GE(rev,36) ? 0xd01 : (ACREV_GE(rev,32) ? 0x1071 : (ACREV_GE(rev,20) ? 0xd01 : (ACREV_GE(rev,19) ? 0x1071 : (ACREV_GE(rev,18) ? 0xd01 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0xd01 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd01 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd01 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xd01 : INVALID_ADDRESS))))))))))))))
#define ACPHY_dac_override_i_dac_override_i_SHIFT(rev) 0
#define ACPHY_dac_override_i_dac_override_i_MASK(rev)  (0xfff << ACPHY_dac_override_i_dac_override_i_SHIFT(rev))

/* Register ACPHY_dac_override_q */
#define ACPHY_dac_override_q(rev)                      (ACREV_GE(rev,40) ? 0x1072 : (ACREV_GE(rev,36) ? 0xd02 : (ACREV_GE(rev,32) ? 0x1072 : (ACREV_GE(rev,20) ? 0xd02 : (ACREV_GE(rev,19) ? 0x1072 : (ACREV_GE(rev,18) ? 0xd02 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0xd02 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd02 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd02 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xd02 : INVALID_ADDRESS))))))))))))))
#define ACPHY_dac_override_q_dac_override_q_SHIFT(rev) 0
#define ACPHY_dac_override_q_dac_override_q_MASK(rev)  (0xfff << ACPHY_dac_override_q_dac_override_q_SHIFT(rev))

/* Register ACPHY_rx_tia_dc_loop_0 */
#define ACPHY_rx_tia_dc_loop_0(rev)                     (ACREV_GE(rev,32) ? 0x6ba : (ACREV_GE(rev,26) ? 0xd10 : (ACREV_GE(rev,24) ? 0x6ba : (ACREV_GE(rev,20) ? 0xd10 : (ACREV_GE(rev,19) ? 0x1080 : (ACREV_GE(rev,18) ? 0xd10 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0xd10 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd10 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd10 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xd10 : INVALID_ADDRESS))))))))))))))
#define ACPHY_rx_tia_dc_loop_0_dac_sign_SHIFT(rev)      0
#define ACPHY_rx_tia_dc_loop_0_dac_sign_MASK(rev)       (0x1 << ACPHY_rx_tia_dc_loop_0_dac_sign_SHIFT(rev))
#define ACPHY_rx_tia_dc_loop_0_en_lock_SHIFT(rev)       1
#define ACPHY_rx_tia_dc_loop_0_en_lock_MASK(rev)        (0x1 << ACPHY_rx_tia_dc_loop_0_en_lock_SHIFT(rev))
#define ACPHY_rx_tia_dc_loop_0_restart_gear_SHIFT(rev)  2
#define ACPHY_rx_tia_dc_loop_0_restart_gear_MASK(rev)   (0x7 << ACPHY_rx_tia_dc_loop_0_restart_gear_SHIFT(rev))
#define ACPHY_rx_tia_dc_loop_0_dc_loop_reset_SHIFT(rev) 5
#define ACPHY_rx_tia_dc_loop_0_dc_loop_reset_MASK(rev)  (0x1 << ACPHY_rx_tia_dc_loop_0_dc_loop_reset_SHIFT(rev))
#define ACPHY_rx_tia_dc_loop_0_dc_loop_hold_SHIFT(rev)  6
#define ACPHY_rx_tia_dc_loop_0_dc_loop_hold_MASK(rev)   (0x1 << ACPHY_rx_tia_dc_loop_0_dc_loop_hold_SHIFT(rev))

/* Register ACPHY_rx_tia_dc_loop_gain_0 */
#define ACPHY_rx_tia_dc_loop_gain_0(rev)                   (ACREV_GE(rev,40) ? 0x1081 : (ACREV_GE(rev,36) ? 0xd11 : (ACREV_GE(rev,32) ? 0x1081 : (ACREV_GE(rev,20) ? 0xd11 : (ACREV_GE(rev,19) ? 0x1081 : (ACREV_GE(rev,18) ? 0xd11 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0xd11 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd11 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd11 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xd11 : INVALID_ADDRESS))))))))))))))
#define ACPHY_rx_tia_dc_loop_gain_0_loop_gain_0_SHIFT(rev) 0
#define ACPHY_rx_tia_dc_loop_gain_0_loop_gain_0_MASK(rev)  (0xf << ACPHY_rx_tia_dc_loop_gain_0_loop_gain_0_SHIFT(rev))

/* Register ACPHY_rx_tia_dc_loop_gain_1 */
#define ACPHY_rx_tia_dc_loop_gain_1(rev)                   (ACREV_GE(rev,40) ? 0x1082 : (ACREV_GE(rev,36) ? 0xd12 : (ACREV_GE(rev,32) ? 0x1082 : (ACREV_GE(rev,20) ? 0xd12 : (ACREV_GE(rev,19) ? 0x1082 : (ACREV_GE(rev,18) ? 0xd12 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0xd12 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd12 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd12 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xd12 : INVALID_ADDRESS))))))))))))))
#define ACPHY_rx_tia_dc_loop_gain_1_loop_gain_1_SHIFT(rev) 0
#define ACPHY_rx_tia_dc_loop_gain_1_loop_gain_1_MASK(rev)  (0xf << ACPHY_rx_tia_dc_loop_gain_1_loop_gain_1_SHIFT(rev))

/* Register ACPHY_rx_tia_dc_loop_gain_2 */
#define ACPHY_rx_tia_dc_loop_gain_2(rev)                   (ACREV_GE(rev,40) ? 0x1083 : (ACREV_GE(rev,36) ? 0xd13 : (ACREV_GE(rev,32) ? 0x1083 : (ACREV_GE(rev,20) ? 0xd13 : (ACREV_GE(rev,19) ? 0x1083 : (ACREV_GE(rev,18) ? 0xd13 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0xd13 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd13 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd13 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xd13 : INVALID_ADDRESS))))))))))))))
#define ACPHY_rx_tia_dc_loop_gain_2_loop_gain_2_SHIFT(rev) 0
#define ACPHY_rx_tia_dc_loop_gain_2_loop_gain_2_MASK(rev)  (0xf << ACPHY_rx_tia_dc_loop_gain_2_loop_gain_2_SHIFT(rev))

/* Register ACPHY_rx_tia_dc_loop_gain_3 */
#define ACPHY_rx_tia_dc_loop_gain_3(rev)                   (ACREV_GE(rev,40) ? 0x1084 : (ACREV_GE(rev,36) ? 0xd14 : (ACREV_GE(rev,32) ? 0x1084 : (ACREV_GE(rev,20) ? 0xd14 : (ACREV_GE(rev,19) ? 0x1084 : (ACREV_GE(rev,18) ? 0xd14 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0xd14 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd14 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd14 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xd14 : INVALID_ADDRESS))))))))))))))
#define ACPHY_rx_tia_dc_loop_gain_3_loop_gain_3_SHIFT(rev) 0
#define ACPHY_rx_tia_dc_loop_gain_3_loop_gain_3_MASK(rev)  (0xf << ACPHY_rx_tia_dc_loop_gain_3_loop_gain_3_SHIFT(rev))

/* Register ACPHY_rx_tia_dc_loop_gain_4 */
#define ACPHY_rx_tia_dc_loop_gain_4(rev)                   (ACREV_GE(rev,40) ? 0x1085 : (ACREV_GE(rev,36) ? 0xd15 : (ACREV_GE(rev,32) ? 0x1085 : (ACREV_GE(rev,20) ? 0xd15 : (ACREV_GE(rev,19) ? 0x1085 : (ACREV_GE(rev,18) ? 0xd15 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0xd15 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd15 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd15 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xd15 : INVALID_ADDRESS))))))))))))))
#define ACPHY_rx_tia_dc_loop_gain_4_loop_gain_4_SHIFT(rev) 0
#define ACPHY_rx_tia_dc_loop_gain_4_loop_gain_4_MASK(rev)  (0xf << ACPHY_rx_tia_dc_loop_gain_4_loop_gain_4_SHIFT(rev))

/* Register ACPHY_rx_tia_dc_loop_gain_5 */
#define ACPHY_rx_tia_dc_loop_gain_5(rev)                   (ACREV_GE(rev,40) ? 0x1086 : (ACREV_GE(rev,36) ? 0xd16 : (ACREV_GE(rev,32) ? 0x1086 : (ACREV_GE(rev,20) ? 0xd16 : (ACREV_GE(rev,19) ? 0x1086 : (ACREV_GE(rev,18) ? 0xd16 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0xd16 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd16 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd16 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xd16 : INVALID_ADDRESS))))))))))))))
#define ACPHY_rx_tia_dc_loop_gain_5_loop_gain_5_SHIFT(rev) 0
#define ACPHY_rx_tia_dc_loop_gain_5_loop_gain_5_MASK(rev)  (0xf << ACPHY_rx_tia_dc_loop_gain_5_loop_gain_5_SHIFT(rev))

/* Register ACPHY_rx_tia_dc_loop_count_0 */
#define ACPHY_rx_tia_dc_loop_count_0(rev)                    (ACREV_GE(rev,40) ? 0x1087 : (ACREV_GE(rev,36) ? 0xd17 : (ACREV_GE(rev,32) ? 0x1087 : (ACREV_GE(rev,20) ? 0xd17 : (ACREV_GE(rev,19) ? 0x1087 : (ACREV_GE(rev,18) ? 0xd17 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0xd17 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd17 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd17 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xd17 : INVALID_ADDRESS))))))))))))))
#define ACPHY_rx_tia_dc_loop_count_0_loop_count_0_SHIFT(rev) 0
#define ACPHY_rx_tia_dc_loop_count_0_loop_count_0_MASK(rev)  (ACREV_GE(rev,32) ? (0xff << ACPHY_rx_tia_dc_loop_count_0_loop_count_0_SHIFT(rev)) : (ACREV_GE(rev,27) ? (0x7ff << ACPHY_rx_tia_dc_loop_count_0_loop_count_0_SHIFT(rev)) : (ACREV_GE(rev,24) ? (0xff << ACPHY_rx_tia_dc_loop_count_0_loop_count_0_SHIFT(rev)) : (ACREV_GE(rev,20) ? (0x7ff << ACPHY_rx_tia_dc_loop_count_0_loop_count_0_SHIFT(rev)) : (0xff << ACPHY_rx_tia_dc_loop_count_0_loop_count_0_SHIFT(rev))))))

/* Register ACPHY_rx_tia_dc_loop_count_1 */
#define ACPHY_rx_tia_dc_loop_count_1(rev)                    (ACREV_GE(rev,40) ? 0x1088 : (ACREV_GE(rev,36) ? 0xd18 : (ACREV_GE(rev,32) ? 0x1088 : (ACREV_GE(rev,20) ? 0xd18 : (ACREV_GE(rev,19) ? 0x1088 : (ACREV_GE(rev,18) ? 0xd18 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0xd18 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd18 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd18 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xd18 : INVALID_ADDRESS))))))))))))))
#define ACPHY_rx_tia_dc_loop_count_1_loop_count_1_SHIFT(rev) 0
#define ACPHY_rx_tia_dc_loop_count_1_loop_count_1_MASK(rev)  (ACREV_GE(rev,32) ? (0xff << ACPHY_rx_tia_dc_loop_count_1_loop_count_1_SHIFT(rev)) : (ACREV_GE(rev,27) ? (0x7ff << ACPHY_rx_tia_dc_loop_count_1_loop_count_1_SHIFT(rev)) : (ACREV_GE(rev,24) ? (0xff << ACPHY_rx_tia_dc_loop_count_1_loop_count_1_SHIFT(rev)) : (ACREV_GE(rev,20) ? (0x7ff << ACPHY_rx_tia_dc_loop_count_1_loop_count_1_SHIFT(rev)) : (0xff << ACPHY_rx_tia_dc_loop_count_1_loop_count_1_SHIFT(rev))))))

/* Register ACPHY_rx_tia_dc_loop_count_2 */
#define ACPHY_rx_tia_dc_loop_count_2(rev)                    (ACREV_GE(rev,40) ? 0x1089 : (ACREV_GE(rev,36) ? 0xd19 : (ACREV_GE(rev,32) ? 0x1089 : (ACREV_GE(rev,20) ? 0xd19 : (ACREV_GE(rev,19) ? 0x1089 : (ACREV_GE(rev,18) ? 0xd19 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0xd19 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd19 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd19 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xd19 : INVALID_ADDRESS))))))))))))))
#define ACPHY_rx_tia_dc_loop_count_2_loop_count_2_SHIFT(rev) 0
#define ACPHY_rx_tia_dc_loop_count_2_loop_count_2_MASK(rev)  (ACREV_GE(rev,32) ? (0xff << ACPHY_rx_tia_dc_loop_count_2_loop_count_2_SHIFT(rev)) : (ACREV_GE(rev,27) ? (0x7ff << ACPHY_rx_tia_dc_loop_count_2_loop_count_2_SHIFT(rev)) : (ACREV_GE(rev,24) ? (0xff << ACPHY_rx_tia_dc_loop_count_2_loop_count_2_SHIFT(rev)) : (ACREV_GE(rev,20) ? (0x7ff << ACPHY_rx_tia_dc_loop_count_2_loop_count_2_SHIFT(rev)) : (0xff << ACPHY_rx_tia_dc_loop_count_2_loop_count_2_SHIFT(rev))))))

/* Register ACPHY_rx_tia_dc_loop_count_3 */
#define ACPHY_rx_tia_dc_loop_count_3(rev)                    (ACREV_GE(rev,40) ? 0x108a : (ACREV_GE(rev,36) ? 0xd1a : (ACREV_GE(rev,32) ? 0x108a : (ACREV_GE(rev,20) ? 0xd1a : (ACREV_GE(rev,19) ? 0x108a : (ACREV_GE(rev,18) ? 0xd1a : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0xd1a : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd1a : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd1a : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xd1a : INVALID_ADDRESS))))))))))))))
#define ACPHY_rx_tia_dc_loop_count_3_loop_count_3_SHIFT(rev) 0
#define ACPHY_rx_tia_dc_loop_count_3_loop_count_3_MASK(rev)  (ACREV_GE(rev,32) ? (0xff << ACPHY_rx_tia_dc_loop_count_3_loop_count_3_SHIFT(rev)) : (ACREV_GE(rev,27) ? (0x7ff << ACPHY_rx_tia_dc_loop_count_3_loop_count_3_SHIFT(rev)) : (ACREV_GE(rev,24) ? (0xff << ACPHY_rx_tia_dc_loop_count_3_loop_count_3_SHIFT(rev)) : (ACREV_GE(rev,20) ? (0x7ff << ACPHY_rx_tia_dc_loop_count_3_loop_count_3_SHIFT(rev)) : (0xff << ACPHY_rx_tia_dc_loop_count_3_loop_count_3_SHIFT(rev))))))

/* Register ACPHY_rx_tia_dc_loop_count_4 */
#define ACPHY_rx_tia_dc_loop_count_4(rev)                    (ACREV_GE(rev,40) ? 0x108b : (ACREV_GE(rev,36) ? 0xd1b : (ACREV_GE(rev,32) ? 0x108b : (ACREV_GE(rev,20) ? 0xd1b : (ACREV_GE(rev,19) ? 0x108b : (ACREV_GE(rev,18) ? 0xd1b : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0xd1b : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd1b : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd1b : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xd1b : INVALID_ADDRESS))))))))))))))
#define ACPHY_rx_tia_dc_loop_count_4_loop_count_4_SHIFT(rev) 0
#define ACPHY_rx_tia_dc_loop_count_4_loop_count_4_MASK(rev)  (ACREV_GE(rev,32) ? (0xff << ACPHY_rx_tia_dc_loop_count_4_loop_count_4_SHIFT(rev)) : (ACREV_GE(rev,27) ? (0x7ff << ACPHY_rx_tia_dc_loop_count_4_loop_count_4_SHIFT(rev)) : (ACREV_GE(rev,24) ? (0xff << ACPHY_rx_tia_dc_loop_count_4_loop_count_4_SHIFT(rev)) : (ACREV_GE(rev,20) ? (0x7ff << ACPHY_rx_tia_dc_loop_count_4_loop_count_4_SHIFT(rev)) : (0xff << ACPHY_rx_tia_dc_loop_count_4_loop_count_4_SHIFT(rev))))))

/* Register ACPHY_rx_tia_dc_loop_count_5 */
#define ACPHY_rx_tia_dc_loop_count_5(rev)                    (ACREV_GE(rev,40) ? 0x108c : (ACREV_GE(rev,36) ? 0xd1c : (ACREV_GE(rev,32) ? 0x108c : (ACREV_GE(rev,20) ? 0xd1c : (ACREV_GE(rev,19) ? 0x108c : (ACREV_GE(rev,18) ? 0xd1c : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0xd1c : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd1c : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd1c : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xd1c : INVALID_ADDRESS))))))))))))))
#define ACPHY_rx_tia_dc_loop_count_5_loop_count_5_SHIFT(rev) 0
#define ACPHY_rx_tia_dc_loop_count_5_loop_count_5_MASK(rev)  (ACREV_GE(rev,32) ? (0xff << ACPHY_rx_tia_dc_loop_count_5_loop_count_5_SHIFT(rev)) : (ACREV_GE(rev,27) ? (0x7ff << ACPHY_rx_tia_dc_loop_count_5_loop_count_5_SHIFT(rev)) : (ACREV_GE(rev,24) ? (0xff << ACPHY_rx_tia_dc_loop_count_5_loop_count_5_SHIFT(rev)) : (ACREV_GE(rev,20) ? (0x7ff << ACPHY_rx_tia_dc_loop_count_5_loop_count_5_SHIFT(rev)) : (0xff << ACPHY_rx_tia_dc_loop_count_5_loop_count_5_SHIFT(rev))))))

/* Register ACPHY_ACI_Mitigation_CTRL1 */
#define ACPHY_ACI_Mitigation_CTRL1(rev)                                    (ACREV_GE(rev,40) ? 0x1090 : (ACREV_GE(rev,36) ? 0xd20 : (ACREV_GE(rev,32) ? 0x1090 : (ACREV_GE(rev,20) ? 0xd20 : (ACREV_GE(rev,19) ? 0x1090 : (ACREV_GE(rev,18) ? 0xd20 : (ACREV_GE(rev,17) ? 0x5bc : (ACREV_GE(rev,16) ? 0xd20 : (ACREV_GE(rev,14) ? 0x5bc : (ACREV_GE(rev,9) ? 0xd20 : (ACREV_GE(rev,8) ? 0x5bc : (ACREV_GE(rev,7) ? 0xd20 : INVALID_ADDRESS))))))))))))
#define ACPHY_ACI_Mitigation_CTRL1_ACIMitigation_iniraddr_SHIFT(rev)       0
#define ACPHY_ACI_Mitigation_CTRL1_ACIMitigation_iniraddr_MASK(rev)        (ACREV_GE(rev,32) ? (0x3ff << ACPHY_ACI_Mitigation_CTRL1_ACIMitigation_iniraddr_SHIFT(rev)) : (ACREV_GE(rev,27) ? (0x7f << ACPHY_ACI_Mitigation_CTRL1_ACIMitigation_iniraddr_SHIFT(rev)) : (ACREV_GE(rev,24) ? (0x3ff << ACPHY_ACI_Mitigation_CTRL1_ACIMitigation_iniraddr_SHIFT(rev)) : (ACREV_GE(rev,20) ? (0x7f << ACPHY_ACI_Mitigation_CTRL1_ACIMitigation_iniraddr_SHIFT(rev)) : (0x3ff << ACPHY_ACI_Mitigation_CTRL1_ACIMitigation_iniraddr_SHIFT(rev))))))
#define ACPHY_ACI_Mitigation_CTRL1_aci_present_th_mit_off_w12_SHIFT(rev)   0
#define ACPHY_ACI_Mitigation_CTRL1_aci_present_th_mit_off_w12_MASK(rev)    (0x7 << ACPHY_ACI_Mitigation_CTRL1_aci_present_th_mit_off_w12_SHIFT(rev))
#define ACPHY_ACI_Mitigation_CTRL1_aci_present_th_mit_on_w12_SHIFT(rev)    3
#define ACPHY_ACI_Mitigation_CTRL1_aci_present_th_mit_on_w12_MASK(rev)     (0x7 << ACPHY_ACI_Mitigation_CTRL1_aci_present_th_mit_on_w12_SHIFT(rev))
#define ACPHY_ACI_Mitigation_CTRL1_ACIMitigation_hwaci_iniraddr_SHIFT(rev) 7
#define ACPHY_ACI_Mitigation_CTRL1_ACIMitigation_hwaci_iniraddr_MASK(rev)  (0x7f << ACPHY_ACI_Mitigation_CTRL1_ACIMitigation_hwaci_iniraddr_SHIFT(rev))

/* Register ACPHY_work_around_ctrl */
#define ACPHY_work_around_ctrl(rev)                       (ACREV_GE(rev,40) ? 0x1091 : (ACREV_GE(rev,36) ? 0xd21 : (ACREV_GE(rev,32) ? 0x1091 : (ACREV_GE(rev,20) ? 0xd21 : (ACREV_GE(rev,19) ? 0x1091 : (ACREV_GE(rev,18) ? 0xd21 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0xd21 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd21 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd21 : INVALID_ADDRESS))))))))))))
#define ACPHY_work_around_ctrl_work_around_reg_SHIFT(rev) 0
#define ACPHY_work_around_ctrl_work_around_reg_MASK(rev)  (0xffff << ACPHY_work_around_ctrl_work_around_reg_SHIFT(rev))

/* Register ACPHY_aci_detector_reset */
#define ACPHY_aci_detector_reset(rev)                               (ACREV_GE(rev,40) ? 0x1092 : (ACREV_GE(rev,36) ? 0xd22 : (ACREV_GE(rev,32) ? 0x1092 : (ACREV_GE(rev,20) ? 0xd22 : (ACREV_GE(rev,19) ? 0x1092 : (ACREV_GE(rev,18) ? 0xd22 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0xd22 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd22 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd22 : INVALID_ADDRESS))))))))))))
#define ACPHY_aci_detector_reset_aci_soft_reset_SHIFT(rev)          0
#define ACPHY_aci_detector_reset_aci_soft_reset_MASK(rev)           (0x1 << ACPHY_aci_detector_reset_aci_soft_reset_SHIFT(rev))
#define ACPHY_aci_detector_reset_aci_detector_reset_mask_SHIFT(rev) 1
#define ACPHY_aci_detector_reset_aci_detector_reset_mask_MASK(rev)  (0x1 << ACPHY_aci_detector_reset_aci_detector_reset_mask_SHIFT(rev))
#define ACPHY_aci_detector_reset_aci_detector_hold_SHIFT(rev)       2
#define ACPHY_aci_detector_reset_aci_detector_hold_MASK(rev)        (0x1 << ACPHY_aci_detector_reset_aci_detector_hold_SHIFT(rev))

/* Register ACPHY_spur_can_en */
#define ACPHY_spur_can_en(rev)                                      (ACREV_GE(rev,40) ? 0x10a0 : (ACREV_GE(rev,36) ? 0xd30 : (ACREV_GE(rev,32) ? 0x10a0 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd30 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10a0 : (ACREV_GE(rev,18) ? 0xd30 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd30 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd30 : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_en_spur_can_enable_SHIFT(rev)                0
#define ACPHY_spur_can_en_spur_can_enable_MASK(rev)                 (0x1 << ACPHY_spur_can_en_spur_can_enable_SHIFT(rev))
#define ACPHY_spur_can_en_spur_can_log2_osr_SHIFT(rev)              1
#define ACPHY_spur_can_en_spur_can_log2_osr_MASK(rev)               (0x1 << ACPHY_spur_can_en_spur_can_log2_osr_SHIFT(rev))
#define ACPHY_spur_can_en_spur_can_capture_enable_SHIFT(rev)        2
#define ACPHY_spur_can_en_spur_can_capture_enable_MASK(rev)         (0x1 << ACPHY_spur_can_en_spur_can_capture_enable_SHIFT(rev))
#define ACPHY_spur_can_en_spurcan_gpio_sel_SHIFT(rev)               3
#define ACPHY_spur_can_en_spurcan_gpio_sel_MASK(rev)                (0x3 << ACPHY_spur_can_en_spurcan_gpio_sel_SHIFT(rev))
#define ACPHY_spur_can_en_spurcan_delay_peer_core_signal_SHIFT(rev) 5
#define ACPHY_spur_can_en_spurcan_delay_peer_core_signal_MASK(rev)  (0x1f << ACPHY_spur_can_en_spurcan_delay_peer_core_signal_SHIFT(rev))
#define ACPHY_spur_can_en_spurcan_dac_pwron_ind_SHIFT(rev)          10
#define ACPHY_spur_can_en_spurcan_dac_pwron_ind_MASK(rev)           (0x1 << ACPHY_spur_can_en_spurcan_dac_pwron_ind_SHIFT(rev))

/* Register ACPHY_spur_can_gc_lag */
#define ACPHY_spur_can_gc_lag(rev)                           (ACREV_GE(rev,40) ? 0x10a1 : (ACREV_GE(rev,36) ? 0xd31 : (ACREV_GE(rev,32) ? 0x10a1 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd31 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10a1 : (ACREV_GE(rev,18) ? 0xd31 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd31 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd31 : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_gc_lag_spur_can_gc_lag_min_SHIFT(rev) 0
#define ACPHY_spur_can_gc_lag_spur_can_gc_lag_min_MASK(rev)  (0xff << ACPHY_spur_can_gc_lag_spur_can_gc_lag_min_SHIFT(rev))
#define ACPHY_spur_can_gc_lag_spur_can_gc_lag_max_SHIFT(rev) 8
#define ACPHY_spur_can_gc_lag_spur_can_gc_lag_max_MASK(rev)  (0xff << ACPHY_spur_can_gc_lag_spur_can_gc_lag_max_SHIFT(rev))

/* Register ACPHY_spur_can_phy_bw_mhz */
#define ACPHY_spur_can_phy_bw_mhz(rev)                           (ACREV_GE(rev,40) ? 0x10a2 : (ACREV_GE(rev,36) ? 0xd32 : (ACREV_GE(rev,32) ? 0x10a2 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd32 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10a2 : (ACREV_GE(rev,18) ? 0xd32 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd32 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd32 : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_phy_bw_mhz_spur_can_phy_bw_mhz_SHIFT(rev) 0
#define ACPHY_spur_can_phy_bw_mhz_spur_can_phy_bw_mhz_MASK(rev)  (0x1ff << ACPHY_spur_can_phy_bw_mhz_spur_can_phy_bw_mhz_SHIFT(rev))

/* Register ACPHY_spur_can_adc_to_dbm */
#define ACPHY_spur_can_adc_to_dbm(rev)                           (ACREV_GE(rev,40) ? 0x10a3 : (ACREV_GE(rev,36) ? 0xd33 : (ACREV_GE(rev,32) ? 0x10a3 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd33 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10a3 : (ACREV_GE(rev,18) ? 0xd33 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd33 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd33 : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_adc_to_dbm_spur_can_adc_to_dbm_SHIFT(rev) 0
#define ACPHY_spur_can_adc_to_dbm_spur_can_adc_to_dbm_MASK(rev)  (0xff << ACPHY_spur_can_adc_to_dbm_spur_can_adc_to_dbm_SHIFT(rev))

/* Register ACPHY_spur_can_P_sp_min */
#define ACPHY_spur_can_P_sp_min(rev)                                  (ACREV_GE(rev,40) ? 0x10a4 : (ACREV_GE(rev,36) ? 0xd34 : (ACREV_GE(rev,32) ? 0x10a4 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd34 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10a4 : (ACREV_GE(rev,18) ? 0xd34 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd34 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd34 : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_P_sp_min_spur_can_P_sp_min_dbm_SHIFT(rev)      0
#define ACPHY_spur_can_P_sp_min_spur_can_P_sp_min_dbm_MASK(rev)       (0xff << ACPHY_spur_can_P_sp_min_spur_can_P_sp_min_dbm_SHIFT(rev))
#define ACPHY_spur_can_P_sp_min_spur_can_P_sp_min_dbm_slms_SHIFT(rev) 8
#define ACPHY_spur_can_P_sp_min_spur_can_P_sp_min_dbm_slms_MASK(rev)  (0xff << ACPHY_spur_can_P_sp_min_spur_can_P_sp_min_dbm_slms_SHIFT(rev))

/* Register ACPHY_spur_can_P_ns_min */
#define ACPHY_spur_can_P_ns_min(rev)                               (ACREV_GE(rev,40) ? 0x10a5 : (ACREV_GE(rev,36) ? 0xd35 : (ACREV_GE(rev,32) ? 0x10a5 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd35 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10a5 : (ACREV_GE(rev,18) ? 0xd35 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd35 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd35 : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_P_ns_min_spur_can_P_ns_min_dbmhz_SHIFT(rev) 0
#define ACPHY_spur_can_P_ns_min_spur_can_P_ns_min_dbmhz_MASK(rev)  (0x1ff << ACPHY_spur_can_P_ns_min_spur_can_P_ns_min_dbmhz_SHIFT(rev))

/* Register ACPHY_spur_can_pll_snr_max_ofdm */
#define ACPHY_spur_can_pll_snr_max_ofdm(rev)                                (ACREV_GE(rev,40) ? 0x10a6 : (ACREV_GE(rev,36) ? 0xd36 : (ACREV_GE(rev,32) ? 0x10a6 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd36 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10a6 : (ACREV_GE(rev,18) ? 0xd36 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd36 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd36 : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_pll_snr_max_ofdm_spur_can_pll_snr_out_db_SHIFT(rev)  0
#define ACPHY_spur_can_pll_snr_max_ofdm_spur_can_pll_snr_out_db_MASK(rev)   (0x7f << ACPHY_spur_can_pll_snr_max_ofdm_spur_can_pll_snr_out_db_SHIFT(rev))
#define ACPHY_spur_can_pll_snr_max_ofdm_spur_can_max_ofdm_snr_db_SHIFT(rev) 7
#define ACPHY_spur_can_pll_snr_max_ofdm_spur_can_max_ofdm_snr_db_MASK(rev)  (0x7f << ACPHY_spur_can_pll_snr_max_ofdm_spur_can_max_ofdm_snr_db_SHIFT(rev))

/* Register ACPHY_spur_can_pll_bw_max_khz */
#define ACPHY_spur_can_pll_bw_max_khz(rev)                               (ACREV_GE(rev,40) ? 0x10a7 : (ACREV_GE(rev,36) ? 0xd37 : (ACREV_GE(rev,32) ? 0x10a7 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd37 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10a7 : (ACREV_GE(rev,18) ? 0xd37 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd37 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd37 : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_pll_bw_max_khz_spur_can_pll_bw_max_khz_SHIFT(rev) 0
#define ACPHY_spur_can_pll_bw_max_khz_spur_can_pll_bw_max_khz_MASK(rev)  (0x3ff << ACPHY_spur_can_pll_bw_max_khz_spur_can_pll_bw_max_khz_SHIFT(rev))

/* Register ACPHY_spur_can_capture_selection0 */
#define ACPHY_spur_can_capture_selection0(rev)                                 (ACREV_GE(rev,40) ? 0x10b0 : (ACREV_GE(rev,36) ? 0xd40 : (ACREV_GE(rev,32) ? 0x10b0 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd40 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10b0 : (ACREV_GE(rev,18) ? 0xd40 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd40 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd40 : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_capture_selection0_spur_can_capture_selection0_SHIFT(rev) 0
#define ACPHY_spur_can_capture_selection0_spur_can_capture_selection0_MASK(rev) (0xffff << ACPHY_spur_can_capture_selection0_spur_can_capture_selection0_SHIFT(rev))

/* Register ACPHY_spur_can_capture_selection1 */
#define ACPHY_spur_can_capture_selection1(rev)                                 (ACREV_GE(rev,40) ? 0x10b1 : (ACREV_GE(rev,36) ? 0xd41 : (ACREV_GE(rev,32) ? 0x10b1 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd41 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10b1 : (ACREV_GE(rev,18) ? 0xd41 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd41 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd41 : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_capture_selection1_spur_can_capture_selection1_SHIFT(rev) 0
#define ACPHY_spur_can_capture_selection1_spur_can_capture_selection1_MASK(rev) (0xffff << ACPHY_spur_can_capture_selection1_spur_can_capture_selection1_SHIFT(rev))

/* Register ACPHY_spur_can_capture_selection2 */
#define ACPHY_spur_can_capture_selection2(rev)                                 (ACREV_GE(rev,40) ? 0x10b2 : (ACREV_GE(rev,36) ? 0xd42 : (ACREV_GE(rev,32) ? 0x10b2 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd42 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10b2 : (ACREV_GE(rev,18) ? 0xd42 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd42 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd42 : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_capture_selection2_spur_can_capture_selection2_SHIFT(rev) 0
#define ACPHY_spur_can_capture_selection2_spur_can_capture_selection2_MASK(rev) (0xffff << ACPHY_spur_can_capture_selection2_spur_can_capture_selection2_SHIFT(rev))

/* Register ACPHY_spur_can_capture_selection3 */
#define ACPHY_spur_can_capture_selection3(rev)                                 (ACREV_GE(rev,40) ? 0x10b3 : (ACREV_GE(rev,36) ? 0xd43 : (ACREV_GE(rev,32) ? 0x10b3 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd43 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10b3 : (ACREV_GE(rev,18) ? 0xd43 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd43 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd43 : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_capture_selection3_spur_can_capture_selection3_SHIFT(rev) 0
#define ACPHY_spur_can_capture_selection3_spur_can_capture_selection3_MASK(rev) (0xffff << ACPHY_spur_can_capture_selection3_spur_can_capture_selection3_SHIFT(rev))

/* Register ACPHY_spur_can_capture_selection4 */
#define ACPHY_spur_can_capture_selection4(rev)                                 (ACREV_GE(rev,40) ? 0x10b4 : (ACREV_GE(rev,36) ? 0xd44 : (ACREV_GE(rev,32) ? 0x10b4 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd44 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10b4 : (ACREV_GE(rev,18) ? 0xd44 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd44 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd44 : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_capture_selection4_spur_can_capture_selection4_SHIFT(rev) 0
#define ACPHY_spur_can_capture_selection4_spur_can_capture_selection4_MASK(rev) (0xffff << ACPHY_spur_can_capture_selection4_spur_can_capture_selection4_SHIFT(rev))

/* Register ACPHY_spur_can_capture_selection5 */
#define ACPHY_spur_can_capture_selection5(rev)                                 (ACREV_GE(rev,40) ? 0x10b5 : (ACREV_GE(rev,36) ? 0xd45 : (ACREV_GE(rev,32) ? 0x10b5 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd45 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10b5 : (ACREV_GE(rev,18) ? 0xd45 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd45 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd45 : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_capture_selection5_spur_can_capture_selection5_SHIFT(rev) 0
#define ACPHY_spur_can_capture_selection5_spur_can_capture_selection5_MASK(rev) (0xffff << ACPHY_spur_can_capture_selection5_spur_can_capture_selection5_SHIFT(rev))

/* Register ACPHY_spur_can_capture_selection6 */
#define ACPHY_spur_can_capture_selection6(rev)                                 (ACREV_GE(rev,40) ? 0x10b6 : (ACREV_GE(rev,36) ? 0xd46 : (ACREV_GE(rev,32) ? 0x10b6 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd46 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10b6 : (ACREV_GE(rev,18) ? 0xd46 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd46 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd46 : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_capture_selection6_spur_can_capture_selection6_SHIFT(rev) 0
#define ACPHY_spur_can_capture_selection6_spur_can_capture_selection6_MASK(rev) (0xffff << ACPHY_spur_can_capture_selection6_spur_can_capture_selection6_SHIFT(rev))

/* Register ACPHY_spur_can_capture_selection7 */
#define ACPHY_spur_can_capture_selection7(rev)                                 (ACREV_GE(rev,40) ? 0x10b7 : (ACREV_GE(rev,36) ? 0xd47 : (ACREV_GE(rev,32) ? 0x10b7 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd47 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10b7 : (ACREV_GE(rev,18) ? 0xd47 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd47 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd47 : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_capture_selection7_spur_can_capture_selection7_SHIFT(rev) 0
#define ACPHY_spur_can_capture_selection7_spur_can_capture_selection7_MASK(rev) (0xffff << ACPHY_spur_can_capture_selection7_spur_can_capture_selection7_SHIFT(rev))

/* Register ACPHY_spur_can_capture_selection8 */
#define ACPHY_spur_can_capture_selection8(rev)                                 (ACREV_GE(rev,40) ? 0x10b8 : (ACREV_GE(rev,36) ? 0xd48 : (ACREV_GE(rev,32) ? 0x10b8 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd48 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10b8 : (ACREV_GE(rev,18) ? 0xd48 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd48 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd48 : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_capture_selection8_spur_can_capture_selection8_SHIFT(rev) 0
#define ACPHY_spur_can_capture_selection8_spur_can_capture_selection8_MASK(rev) (0xffff << ACPHY_spur_can_capture_selection8_spur_can_capture_selection8_SHIFT(rev))

/* Register ACPHY_spur_can_capture_selection9 */
#define ACPHY_spur_can_capture_selection9(rev)                                 (ACREV_GE(rev,40) ? 0x10b9 : (ACREV_GE(rev,36) ? 0xd49 : (ACREV_GE(rev,32) ? 0x10b9 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd49 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10b9 : (ACREV_GE(rev,18) ? 0xd49 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd49 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd49 : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_capture_selection9_spur_can_capture_selection9_SHIFT(rev) 0
#define ACPHY_spur_can_capture_selection9_spur_can_capture_selection9_MASK(rev) (0xffff << ACPHY_spur_can_capture_selection9_spur_can_capture_selection9_SHIFT(rev))

/* Register ACPHY_spur_can_capture_selectiona */
#define ACPHY_spur_can_capture_selectiona(rev)                                 (ACREV_GE(rev,40) ? 0x10ba : (ACREV_GE(rev,36) ? 0xd4a : (ACREV_GE(rev,32) ? 0x10ba : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd4a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10ba : (ACREV_GE(rev,18) ? 0xd4a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd4a : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd4a : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_capture_selectiona_spur_can_capture_selectiona_SHIFT(rev) 0
#define ACPHY_spur_can_capture_selectiona_spur_can_capture_selectiona_MASK(rev) (0xffff << ACPHY_spur_can_capture_selectiona_spur_can_capture_selectiona_SHIFT(rev))

/* Register ACPHY_spur_can_capture_selectionb */
#define ACPHY_spur_can_capture_selectionb(rev)                                 (ACREV_GE(rev,40) ? 0x10bb : (ACREV_GE(rev,36) ? 0xd4b : (ACREV_GE(rev,32) ? 0x10bb : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd4b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10bb : (ACREV_GE(rev,18) ? 0xd4b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd4b : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd4b : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_capture_selectionb_spur_can_capture_selectionb_SHIFT(rev) 0
#define ACPHY_spur_can_capture_selectionb_spur_can_capture_selectionb_MASK(rev) (0xffff << ACPHY_spur_can_capture_selectionb_spur_can_capture_selectionb_SHIFT(rev))

/* Register ACPHY_spur_can_capture_selectionc */
#define ACPHY_spur_can_capture_selectionc(rev)                                 (ACREV_GE(rev,40) ? 0x10bc : (ACREV_GE(rev,36) ? 0xd4c : (ACREV_GE(rev,32) ? 0x10bc : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd4c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10bc : (ACREV_GE(rev,18) ? 0xd4c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd4c : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd4c : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_capture_selectionc_spur_can_capture_selectionc_SHIFT(rev) 0
#define ACPHY_spur_can_capture_selectionc_spur_can_capture_selectionc_MASK(rev) (0xffff << ACPHY_spur_can_capture_selectionc_spur_can_capture_selectionc_SHIFT(rev))

/* Register ACPHY_spur_can_capture_selectiond */
#define ACPHY_spur_can_capture_selectiond(rev)                                 (ACREV_GE(rev,40) ? 0x10bd : (ACREV_GE(rev,36) ? 0xd4d : (ACREV_GE(rev,32) ? 0x10bd : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd4d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10bd : (ACREV_GE(rev,18) ? 0xd4d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd4d : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd4d : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_capture_selectiond_spur_can_capture_selectiond_SHIFT(rev) 0
#define ACPHY_spur_can_capture_selectiond_spur_can_capture_selectiond_MASK(rev) (0xffff << ACPHY_spur_can_capture_selectiond_spur_can_capture_selectiond_SHIFT(rev))

/* Register ACPHY_spur_can_capture_selectione */
#define ACPHY_spur_can_capture_selectione(rev)                                 (ACREV_GE(rev,40) ? 0x10be : (ACREV_GE(rev,36) ? 0xd4e : (ACREV_GE(rev,32) ? 0x10be : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd4e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10be : (ACREV_GE(rev,18) ? 0xd4e : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd4e : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd4e : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_capture_selectione_spur_can_capture_selectione_SHIFT(rev) 0
#define ACPHY_spur_can_capture_selectione_spur_can_capture_selectione_MASK(rev) (0xffff << ACPHY_spur_can_capture_selectione_spur_can_capture_selectione_SHIFT(rev))

/* Register ACPHY_spur_can_capture_selectionf */
#define ACPHY_spur_can_capture_selectionf(rev)                                 (ACREV_GE(rev,40) ? 0x10bf : (ACREV_GE(rev,36) ? 0xd4f : (ACREV_GE(rev,32) ? 0x10bf : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd4f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10bf : (ACREV_GE(rev,18) ? 0xd4f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd4f : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd4f : INVALID_ADDRESS))))))))))))
#define ACPHY_spur_can_capture_selectionf_spur_can_capture_selectionf_SHIFT(rev) 0
#define ACPHY_spur_can_capture_selectionf_spur_can_capture_selectionf_MASK(rev) (0xffff << ACPHY_spur_can_capture_selectionf_spur_can_capture_selectionf_SHIFT(rev))

/* Register ACPHY_lte_canceler_common */
#define ACPHY_lte_canceler_common(rev)                                        (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xd80 : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1180 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd80 : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xd80 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd80 : INVALID_ADDRESS))))))))))
#define ACPHY_lte_canceler_common_lte_canceler_insert_point_sel_SHIFT(rev)    14
#define ACPHY_lte_canceler_common_lte_canceler_insert_point_sel_MASK(rev)     (0x3 << ACPHY_lte_canceler_common_lte_canceler_insert_point_sel_SHIFT(rev))
#define ACPHY_lte_canceler_common_lte_canceler_num_non_causal_taps_SHIFT(rev) 9
#define ACPHY_lte_canceler_common_lte_canceler_num_non_causal_taps_MASK(rev)  (0x1f << ACPHY_lte_canceler_common_lte_canceler_num_non_causal_taps_SHIFT(rev))
#define ACPHY_lte_canceler_common_lte_canceler_final_output_shift_SHIFT(rev)  5
#define ACPHY_lte_canceler_common_lte_canceler_final_output_shift_MASK(rev)   (0xf << ACPHY_lte_canceler_common_lte_canceler_final_output_shift_SHIFT(rev))
#define ACPHY_lte_canceler_common_lte_canceler_filter_output_shift_SHIFT(rev) 1
#define ACPHY_lte_canceler_common_lte_canceler_filter_output_shift_MASK(rev)  (0xf << ACPHY_lte_canceler_common_lte_canceler_filter_output_shift_SHIFT(rev))
#define ACPHY_lte_canceler_common_lte_canceler_en_SHIFT(rev)                  0
#define ACPHY_lte_canceler_common_lte_canceler_en_MASK(rev)                   (0x1 << ACPHY_lte_canceler_common_lte_canceler_en_SHIFT(rev))

/* Register ACPHY_lte_canceler_sync */
#define ACPHY_lte_canceler_sync(rev)                                      (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xd81 : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1181 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd81 : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xd81 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd81 : INVALID_ADDRESS))))))))))
#define ACPHY_lte_canceler_sync_lte_canceler_fifo_rst_sync_en_SHIFT(rev)  2
#define ACPHY_lte_canceler_sync_lte_canceler_fifo_rst_sync_en_MASK(rev)   (0x1 << ACPHY_lte_canceler_sync_lte_canceler_fifo_rst_sync_en_SHIFT(rev))
#define ACPHY_lte_canceler_sync_lte_canceler_buffer_sync_en_SHIFT(rev)    1
#define ACPHY_lte_canceler_sync_lte_canceler_buffer_sync_en_MASK(rev)     (0x1 << ACPHY_lte_canceler_sync_lte_canceler_buffer_sync_en_SHIFT(rev))
#define ACPHY_lte_canceler_sync_lte_canceler_sample_capture_en_SHIFT(rev) 0
#define ACPHY_lte_canceler_sync_lte_canceler_sample_capture_en_MASK(rev)  (0x1 << ACPHY_lte_canceler_sync_lte_canceler_sample_capture_en_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_I_0 */
#define ACPHY_lte_canceler_canceling_filter_I_0(rev)                           (ACREV_GE(rev,40) ? 0x1182 : (ACREV_GE(rev,36) ? 0xd82 : (ACREV_GE(rev,32) ? 0x1182 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xd82 : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xd82 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd82 : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_I_0_lte_canceler_canceling_filter_I_0_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_0_lte_canceler_canceling_filter_I_0_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_I_0_lte_canceler_canceling_filter_I_0_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_I_1 */
#define ACPHY_lte_canceler_canceling_filter_I_1(rev)                           (ACREV_GE(rev,40) ? 0x1183 : (ACREV_GE(rev,36) ? 0xd83 : (ACREV_GE(rev,32) ? 0x1183 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xd83 : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xd83 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd83 : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_I_1_lte_canceler_canceling_filter_I_1_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_1_lte_canceler_canceling_filter_I_1_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_I_1_lte_canceler_canceling_filter_I_1_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_I_2 */
#define ACPHY_lte_canceler_canceling_filter_I_2(rev)                           (ACREV_GE(rev,40) ? 0x1184 : (ACREV_GE(rev,36) ? 0xd84 : (ACREV_GE(rev,32) ? 0x1184 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xd84 : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xd84 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd84 : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_I_2_lte_canceler_canceling_filter_I_2_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_2_lte_canceler_canceling_filter_I_2_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_I_2_lte_canceler_canceling_filter_I_2_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_I_3 */
#define ACPHY_lte_canceler_canceling_filter_I_3(rev)                           (ACREV_GE(rev,40) ? 0x1185 : (ACREV_GE(rev,36) ? 0xd85 : (ACREV_GE(rev,32) ? 0x1185 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xd85 : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xd85 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd85 : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_I_3_lte_canceler_canceling_filter_I_3_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_3_lte_canceler_canceling_filter_I_3_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_I_3_lte_canceler_canceling_filter_I_3_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_I_4 */
#define ACPHY_lte_canceler_canceling_filter_I_4(rev)                           (ACREV_GE(rev,40) ? 0x1186 : (ACREV_GE(rev,36) ? 0xd86 : (ACREV_GE(rev,32) ? 0x1186 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xd86 : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xd86 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd86 : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_I_4_lte_canceler_canceling_filter_I_4_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_4_lte_canceler_canceling_filter_I_4_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_I_4_lte_canceler_canceling_filter_I_4_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_I_5 */
#define ACPHY_lte_canceler_canceling_filter_I_5(rev)                           (ACREV_GE(rev,40) ? 0x1187 : (ACREV_GE(rev,36) ? 0xd87 : (ACREV_GE(rev,32) ? 0x1187 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xd87 : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xd87 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd87 : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_I_5_lte_canceler_canceling_filter_I_5_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_5_lte_canceler_canceling_filter_I_5_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_I_5_lte_canceler_canceling_filter_I_5_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_I_6 */
#define ACPHY_lte_canceler_canceling_filter_I_6(rev)                           (ACREV_GE(rev,40) ? 0x1188 : (ACREV_GE(rev,36) ? 0xd88 : (ACREV_GE(rev,32) ? 0x1188 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xd88 : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xd88 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd88 : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_I_6_lte_canceler_canceling_filter_I_6_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_6_lte_canceler_canceling_filter_I_6_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_I_6_lte_canceler_canceling_filter_I_6_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_I_7 */
#define ACPHY_lte_canceler_canceling_filter_I_7(rev)                           (ACREV_GE(rev,40) ? 0x1189 : (ACREV_GE(rev,36) ? 0xd89 : (ACREV_GE(rev,32) ? 0x1189 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xd89 : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xd89 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd89 : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_I_7_lte_canceler_canceling_filter_I_7_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_7_lte_canceler_canceling_filter_I_7_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_I_7_lte_canceler_canceling_filter_I_7_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_I_8 */
#define ACPHY_lte_canceler_canceling_filter_I_8(rev)                           (ACREV_GE(rev,40) ? 0x118a : (ACREV_GE(rev,36) ? 0xd8a : (ACREV_GE(rev,32) ? 0x118a : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xd8a : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xd8a : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd8a : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_I_8_lte_canceler_canceling_filter_I_8_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_8_lte_canceler_canceling_filter_I_8_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_I_8_lte_canceler_canceling_filter_I_8_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_I_9 */
#define ACPHY_lte_canceler_canceling_filter_I_9(rev)                           (ACREV_GE(rev,40) ? 0x118b : (ACREV_GE(rev,36) ? 0xd8b : (ACREV_GE(rev,32) ? 0x118b : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xd8b : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xd8b : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd8b : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_I_9_lte_canceler_canceling_filter_I_9_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_9_lte_canceler_canceling_filter_I_9_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_I_9_lte_canceler_canceling_filter_I_9_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_I_10 */
#define ACPHY_lte_canceler_canceling_filter_I_10(rev)                          (ACREV_GE(rev,40) ? 0x118c : (ACREV_GE(rev,36) ? 0xd8c : (ACREV_GE(rev,32) ? 0x118c : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xd8c : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xd8c : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd8c : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_I_10_lte_canceler_canceling_filter_I_10_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_10_lte_canceler_canceling_filter_I_10_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_I_10_lte_canceler_canceling_filter_I_10_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_I_11 */
#define ACPHY_lte_canceler_canceling_filter_I_11(rev)                          (ACREV_GE(rev,40) ? 0x118d : (ACREV_GE(rev,36) ? 0xd8d : (ACREV_GE(rev,32) ? 0x118d : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xd8d : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xd8d : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd8d : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_I_11_lte_canceler_canceling_filter_I_11_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_11_lte_canceler_canceling_filter_I_11_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_I_11_lte_canceler_canceling_filter_I_11_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_I_12 */
#define ACPHY_lte_canceler_canceling_filter_I_12(rev)                          (ACREV_GE(rev,40) ? 0x118e : (ACREV_GE(rev,36) ? 0xd8e : (ACREV_GE(rev,32) ? 0x118e : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xd8e : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xd8e : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd8e : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_I_12_lte_canceler_canceling_filter_I_12_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_12_lte_canceler_canceling_filter_I_12_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_I_12_lte_canceler_canceling_filter_I_12_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_I_13 */
#define ACPHY_lte_canceler_canceling_filter_I_13(rev)                          (ACREV_GE(rev,40) ? 0x118f : (ACREV_GE(rev,36) ? 0xd8f : (ACREV_GE(rev,32) ? 0x118f : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xd8f : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xd8f : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd8f : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_I_13_lte_canceler_canceling_filter_I_13_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_13_lte_canceler_canceling_filter_I_13_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_I_13_lte_canceler_canceling_filter_I_13_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_I_14 */
#define ACPHY_lte_canceler_canceling_filter_I_14(rev)                          (ACREV_GE(rev,40) ? 0x1190 : (ACREV_GE(rev,36) ? 0xd90 : (ACREV_GE(rev,32) ? 0x1190 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xd90 : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xd90 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd90 : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_I_14_lte_canceler_canceling_filter_I_14_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_14_lte_canceler_canceling_filter_I_14_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_I_14_lte_canceler_canceling_filter_I_14_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_I_15 */
#define ACPHY_lte_canceler_canceling_filter_I_15(rev)                          (ACREV_GE(rev,40) ? 0x1191 : (ACREV_GE(rev,36) ? 0xd91 : (ACREV_GE(rev,32) ? 0x1191 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xd91 : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xd91 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd91 : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_I_15_lte_canceler_canceling_filter_I_15_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_15_lte_canceler_canceling_filter_I_15_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_I_15_lte_canceler_canceling_filter_I_15_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_I_16 */
#define ACPHY_lte_canceler_canceling_filter_I_16(rev)                          (ACREV_GE(rev,40) ? 0x1192 : (ACREV_GE(rev,36) ? 0xd92 : (ACREV_GE(rev,32) ? 0x1192 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xd92 : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xd92 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd92 : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_I_16_lte_canceler_canceling_filter_I_16_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_16_lte_canceler_canceling_filter_I_16_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_I_16_lte_canceler_canceling_filter_I_16_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_I_17 */
#define ACPHY_lte_canceler_canceling_filter_I_17(rev)                          (ACREV_GE(rev,40) ? 0x1193 : (ACREV_GE(rev,36) ? 0xd93 : (ACREV_GE(rev,32) ? 0x1193 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xd93 : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xd93 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd93 : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_I_17_lte_canceler_canceling_filter_I_17_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_17_lte_canceler_canceling_filter_I_17_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_I_17_lte_canceler_canceling_filter_I_17_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_I_18 */
#define ACPHY_lte_canceler_canceling_filter_I_18(rev)                          (ACREV_GE(rev,40) ? 0x1194 : (ACREV_GE(rev,36) ? 0xd94 : (ACREV_GE(rev,32) ? 0x1194 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xd94 : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xd94 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd94 : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_I_18_lte_canceler_canceling_filter_I_18_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_18_lte_canceler_canceling_filter_I_18_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_I_18_lte_canceler_canceling_filter_I_18_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_I_19 */
#define ACPHY_lte_canceler_canceling_filter_I_19(rev)                          (ACREV_GE(rev,40) ? 0x1195 : (ACREV_GE(rev,36) ? 0xd95 : (ACREV_GE(rev,32) ? 0x1195 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xd95 : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xd95 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd95 : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_I_19_lte_canceler_canceling_filter_I_19_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_19_lte_canceler_canceling_filter_I_19_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_I_19_lte_canceler_canceling_filter_I_19_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_I_20 */
#define ACPHY_lte_canceler_canceling_filter_I_20(rev)                          (ACREV_GE(rev,40) ? 0x1196 : (ACREV_GE(rev,36) ? 0xd96 : (ACREV_GE(rev,32) ? 0x1196 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xd96 : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xd96 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd96 : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_I_20_lte_canceler_canceling_filter_I_20_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_20_lte_canceler_canceling_filter_I_20_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_I_20_lte_canceler_canceling_filter_I_20_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_Q_0 */
#define ACPHY_lte_canceler_canceling_filter_Q_0(rev)                           (ACREV_GE(rev,40) ? 0x1197 : (ACREV_GE(rev,36) ? 0xd97 : (ACREV_GE(rev,32) ? 0x1197 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xd97 : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xd97 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd97 : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_Q_0_lte_canceler_canceling_filter_Q_0_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_0_lte_canceler_canceling_filter_Q_0_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_Q_0_lte_canceler_canceling_filter_Q_0_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_Q_1 */
#define ACPHY_lte_canceler_canceling_filter_Q_1(rev)                           (ACREV_GE(rev,40) ? 0x1198 : (ACREV_GE(rev,36) ? 0xd98 : (ACREV_GE(rev,32) ? 0x1198 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xd98 : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xd98 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd98 : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_Q_1_lte_canceler_canceling_filter_Q_1_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_1_lte_canceler_canceling_filter_Q_1_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_Q_1_lte_canceler_canceling_filter_Q_1_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_Q_2 */
#define ACPHY_lte_canceler_canceling_filter_Q_2(rev)                           (ACREV_GE(rev,40) ? 0x1199 : (ACREV_GE(rev,36) ? 0xd99 : (ACREV_GE(rev,32) ? 0x1199 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xd99 : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xd99 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd99 : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_Q_2_lte_canceler_canceling_filter_Q_2_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_2_lte_canceler_canceling_filter_Q_2_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_Q_2_lte_canceler_canceling_filter_Q_2_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_Q_3 */
#define ACPHY_lte_canceler_canceling_filter_Q_3(rev)                           (ACREV_GE(rev,40) ? 0x119a : (ACREV_GE(rev,36) ? 0xd9a : (ACREV_GE(rev,32) ? 0x119a : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xd9a : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xd9a : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd9a : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_Q_3_lte_canceler_canceling_filter_Q_3_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_3_lte_canceler_canceling_filter_Q_3_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_Q_3_lte_canceler_canceling_filter_Q_3_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_Q_4 */
#define ACPHY_lte_canceler_canceling_filter_Q_4(rev)                           (ACREV_GE(rev,40) ? 0x119b : (ACREV_GE(rev,36) ? 0xd9b : (ACREV_GE(rev,32) ? 0x119b : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xd9b : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xd9b : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd9b : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_Q_4_lte_canceler_canceling_filter_Q_4_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_4_lte_canceler_canceling_filter_Q_4_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_Q_4_lte_canceler_canceling_filter_Q_4_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_Q_5 */
#define ACPHY_lte_canceler_canceling_filter_Q_5(rev)                           (ACREV_GE(rev,40) ? 0x119c : (ACREV_GE(rev,36) ? 0xd9c : (ACREV_GE(rev,32) ? 0x119c : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xd9c : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xd9c : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd9c : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_Q_5_lte_canceler_canceling_filter_Q_5_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_5_lte_canceler_canceling_filter_Q_5_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_Q_5_lte_canceler_canceling_filter_Q_5_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_Q_6 */
#define ACPHY_lte_canceler_canceling_filter_Q_6(rev)                           (ACREV_GE(rev,40) ? 0x119d : (ACREV_GE(rev,36) ? 0xd9d : (ACREV_GE(rev,32) ? 0x119d : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xd9d : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xd9d : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd9d : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_Q_6_lte_canceler_canceling_filter_Q_6_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_6_lte_canceler_canceling_filter_Q_6_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_Q_6_lte_canceler_canceling_filter_Q_6_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_Q_7 */
#define ACPHY_lte_canceler_canceling_filter_Q_7(rev)                           (ACREV_GE(rev,40) ? 0x119e : (ACREV_GE(rev,36) ? 0xd9e : (ACREV_GE(rev,32) ? 0x119e : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xd9e : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xd9e : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd9e : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_Q_7_lte_canceler_canceling_filter_Q_7_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_7_lte_canceler_canceling_filter_Q_7_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_Q_7_lte_canceler_canceling_filter_Q_7_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_Q_8 */
#define ACPHY_lte_canceler_canceling_filter_Q_8(rev)                           (ACREV_GE(rev,40) ? 0x119f : (ACREV_GE(rev,36) ? 0xd9f : (ACREV_GE(rev,32) ? 0x119f : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xd9f : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xd9f : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd9f : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_Q_8_lte_canceler_canceling_filter_Q_8_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_8_lte_canceler_canceling_filter_Q_8_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_Q_8_lte_canceler_canceling_filter_Q_8_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_Q_9 */
#define ACPHY_lte_canceler_canceling_filter_Q_9(rev)                           (ACREV_GE(rev,40) ? 0x11a0 : (ACREV_GE(rev,36) ? 0xda0 : (ACREV_GE(rev,32) ? 0x11a0 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xda0 : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xda0 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xda0 : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_Q_9_lte_canceler_canceling_filter_Q_9_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_9_lte_canceler_canceling_filter_Q_9_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_Q_9_lte_canceler_canceling_filter_Q_9_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_Q_10 */
#define ACPHY_lte_canceler_canceling_filter_Q_10(rev)                          (ACREV_GE(rev,40) ? 0x11a1 : (ACREV_GE(rev,36) ? 0xda1 : (ACREV_GE(rev,32) ? 0x11a1 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xda1 : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xda1 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xda1 : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_Q_10_lte_canceler_canceling_filter_Q_10_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_10_lte_canceler_canceling_filter_Q_10_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_Q_10_lte_canceler_canceling_filter_Q_10_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_Q_11 */
#define ACPHY_lte_canceler_canceling_filter_Q_11(rev)                          (ACREV_GE(rev,40) ? 0x11a2 : (ACREV_GE(rev,36) ? 0xda2 : (ACREV_GE(rev,32) ? 0x11a2 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xda2 : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xda2 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xda2 : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_Q_11_lte_canceler_canceling_filter_Q_11_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_11_lte_canceler_canceling_filter_Q_11_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_Q_11_lte_canceler_canceling_filter_Q_11_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_Q_12 */
#define ACPHY_lte_canceler_canceling_filter_Q_12(rev)                          (ACREV_GE(rev,40) ? 0x11a3 : (ACREV_GE(rev,36) ? 0xda3 : (ACREV_GE(rev,32) ? 0x11a3 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xda3 : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xda3 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xda3 : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_Q_12_lte_canceler_canceling_filter_Q_12_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_12_lte_canceler_canceling_filter_Q_12_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_Q_12_lte_canceler_canceling_filter_Q_12_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_Q_13 */
#define ACPHY_lte_canceler_canceling_filter_Q_13(rev)                          (ACREV_GE(rev,40) ? 0x11a4 : (ACREV_GE(rev,36) ? 0xda4 : (ACREV_GE(rev,32) ? 0x11a4 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xda4 : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xda4 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xda4 : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_Q_13_lte_canceler_canceling_filter_Q_13_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_13_lte_canceler_canceling_filter_Q_13_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_Q_13_lte_canceler_canceling_filter_Q_13_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_Q_14 */
#define ACPHY_lte_canceler_canceling_filter_Q_14(rev)                          (ACREV_GE(rev,40) ? 0x11a5 : (ACREV_GE(rev,36) ? 0xda5 : (ACREV_GE(rev,32) ? 0x11a5 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xda5 : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xda5 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xda5 : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_Q_14_lte_canceler_canceling_filter_Q_14_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_14_lte_canceler_canceling_filter_Q_14_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_Q_14_lte_canceler_canceling_filter_Q_14_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_Q_15 */
#define ACPHY_lte_canceler_canceling_filter_Q_15(rev)                          (ACREV_GE(rev,40) ? 0x11a6 : (ACREV_GE(rev,36) ? 0xda6 : (ACREV_GE(rev,32) ? 0x11a6 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xda6 : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xda6 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xda6 : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_Q_15_lte_canceler_canceling_filter_Q_15_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_15_lte_canceler_canceling_filter_Q_15_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_Q_15_lte_canceler_canceling_filter_Q_15_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_Q_16 */
#define ACPHY_lte_canceler_canceling_filter_Q_16(rev)                          (ACREV_GE(rev,40) ? 0x11a7 : (ACREV_GE(rev,36) ? 0xda7 : (ACREV_GE(rev,32) ? 0x11a7 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xda7 : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xda7 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xda7 : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_Q_16_lte_canceler_canceling_filter_Q_16_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_16_lte_canceler_canceling_filter_Q_16_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_Q_16_lte_canceler_canceling_filter_Q_16_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_Q_17 */
#define ACPHY_lte_canceler_canceling_filter_Q_17(rev)                          (ACREV_GE(rev,40) ? 0x11a8 : (ACREV_GE(rev,36) ? 0xda8 : (ACREV_GE(rev,32) ? 0x11a8 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xda8 : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xda8 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xda8 : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_Q_17_lte_canceler_canceling_filter_Q_17_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_17_lte_canceler_canceling_filter_Q_17_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_Q_17_lte_canceler_canceling_filter_Q_17_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_Q_18 */
#define ACPHY_lte_canceler_canceling_filter_Q_18(rev)                          (ACREV_GE(rev,40) ? 0x11a9 : (ACREV_GE(rev,36) ? 0xda9 : (ACREV_GE(rev,32) ? 0x11a9 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xda9 : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xda9 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xda9 : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_Q_18_lte_canceler_canceling_filter_Q_18_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_18_lte_canceler_canceling_filter_Q_18_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_Q_18_lte_canceler_canceling_filter_Q_18_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_Q_19 */
#define ACPHY_lte_canceler_canceling_filter_Q_19(rev)                          (ACREV_GE(rev,40) ? 0x11aa : (ACREV_GE(rev,36) ? 0xdaa : (ACREV_GE(rev,32) ? 0x11aa : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xdaa : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xdaa : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xdaa : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_Q_19_lte_canceler_canceling_filter_Q_19_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_19_lte_canceler_canceling_filter_Q_19_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_Q_19_lte_canceler_canceling_filter_Q_19_SHIFT(rev))

/* Register ACPHY_lte_canceler_canceling_filter_Q_20 */
#define ACPHY_lte_canceler_canceling_filter_Q_20(rev)                          (ACREV_GE(rev,40) ? 0x11ab : (ACREV_GE(rev,36) ? 0xdab : (ACREV_GE(rev,32) ? 0x11ab : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xdab : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xdab : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xdab : INVALID_ADDRESS)))))))))
#define ACPHY_lte_canceler_canceling_filter_Q_20_lte_canceler_canceling_filter_Q_20_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_20_lte_canceler_canceling_filter_Q_20_MASK(rev) (0xffff << ACPHY_lte_canceler_canceling_filter_Q_20_lte_canceler_canceling_filter_Q_20_SHIFT(rev))

/* Register ACPHY_MinorVersion */
#define ACPHY_MinorVersion(rev)                    (ACREV_GE(rev,24) ? 0x002 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x002 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x002 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x002 : INVALID_ADDRESS)))))))
#define ACPHY_MinorVersion_minorversion_SHIFT(rev) 0
#define ACPHY_MinorVersion_minorversion_MASK(rev)  (0xf << ACPHY_MinorVersion_minorversion_SHIFT(rev))
#define ACPHY_MinorVersion_vasipversion_SHIFT(rev) 4
#define ACPHY_MinorVersion_vasipversion_MASK(rev)  (0xf << ACPHY_MinorVersion_vasipversion_SHIFT(rev))

/* Register ACPHY_UlbCtrl */
#define ACPHY_UlbCtrl(rev)                        (ACREV_GE(rev,27) ? 0x00a : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x00a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x00a : INVALID_ADDRESS)))))
#define ACPHY_UlbCtrl_useFirAB_SHIFT(rev)         0
#define ACPHY_UlbCtrl_useFirAB_MASK(rev)          (0x1 << ACPHY_UlbCtrl_useFirAB_SHIFT(rev))
#define ACPHY_UlbCtrl_useFirBbypA_SHIFT(rev)      1
#define ACPHY_UlbCtrl_useFirBbypA_MASK(rev)       (0x1 << ACPHY_UlbCtrl_useFirBbypA_SHIFT(rev))
#define ACPHY_UlbCtrl_fast_ADC_en_SHIFT(rev)      2
#define ACPHY_UlbCtrl_fast_ADC_en_MASK(rev)       (0x1 << ACPHY_UlbCtrl_fast_ADC_en_SHIFT(rev))
#define ACPHY_UlbCtrl_Ulb_en_SHIFT(rev)           (ACREV_GE(rev,40) ? 3 : 2)
#define ACPHY_UlbCtrl_Ulb_en_MASK(rev)            (0x1 << ACPHY_UlbCtrl_Ulb_en_SHIFT(rev))
#define ACPHY_UlbCtrl_Ulb_mode_SHIFT(rev)         (ACREV_GE(rev,40) ? 4 : 3)
#define ACPHY_UlbCtrl_Ulb_mode_MASK(rev)          (0x3 << ACPHY_UlbCtrl_Ulb_mode_SHIFT(rev))
#define ACPHY_UlbCtrl_bypFirAB_SHIFT(rev)         2
#define ACPHY_UlbCtrl_bypFirAB_MASK(rev)          (0x1 << ACPHY_UlbCtrl_bypFirAB_SHIFT(rev))
#define ACPHY_UlbCtrl_bypFirAB_overide_SHIFT(rev) 3
#define ACPHY_UlbCtrl_bypFirAB_overide_MASK(rev)  (0x1 << ACPHY_UlbCtrl_bypFirAB_overide_SHIFT(rev))
#define ACPHY_UlbCtrl_use_clksel_SHIFT(rev)       4
#define ACPHY_UlbCtrl_use_clksel_MASK(rev)        (0x3 << ACPHY_UlbCtrl_use_clksel_SHIFT(rev))
#define ACPHY_UlbCtrl_ulb_mode_SHIFT(rev)         6
#define ACPHY_UlbCtrl_ulb_mode_MASK(rev)          (0xf << ACPHY_UlbCtrl_ulb_mode_SHIFT(rev))

/* Register ACPHY_Crisscrossregs0 */
#define ACPHY_Crisscrossregs0(rev)                                (ACREV_GE(rev,32) ? 0x015 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x015 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x015 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x015 : INVALID_ADDRESS)))))))
#define ACPHY_Crisscrossregs0_m20p20_muxctrl_0_SHIFT(rev)         15
#define ACPHY_Crisscrossregs0_m20p20_muxctrl_0_MASK(rev)          (0x1 << ACPHY_Crisscrossregs0_m20p20_muxctrl_0_SHIFT(rev))
#define ACPHY_Crisscrossregs0_m20p20_muxctrl_1_SHIFT(rev)         14
#define ACPHY_Crisscrossregs0_m20p20_muxctrl_1_MASK(rev)          (0x1 << ACPHY_Crisscrossregs0_m20p20_muxctrl_1_SHIFT(rev))
#define ACPHY_Crisscrossregs0_m80p80_muxctrl_0_SHIFT(rev)         13
#define ACPHY_Crisscrossregs0_m80p80_muxctrl_0_MASK(rev)          (0x1 << ACPHY_Crisscrossregs0_m80p80_muxctrl_0_SHIFT(rev))
#define ACPHY_Crisscrossregs0_m80p80_muxctrl_1_SHIFT(rev)         12
#define ACPHY_Crisscrossregs0_m80p80_muxctrl_1_MASK(rev)          (0x1 << ACPHY_Crisscrossregs0_m80p80_muxctrl_1_SHIFT(rev))
#define ACPHY_Crisscrossregs0_aband_muxctrl_0_SHIFT(rev)          11
#define ACPHY_Crisscrossregs0_aband_muxctrl_0_MASK(rev)           (0x1 << ACPHY_Crisscrossregs0_aband_muxctrl_0_SHIFT(rev))
#define ACPHY_Crisscrossregs0_aband_muxctrl_1_SHIFT(rev)          10
#define ACPHY_Crisscrossregs0_aband_muxctrl_1_MASK(rev)           (0x1 << ACPHY_Crisscrossregs0_aband_muxctrl_1_SHIFT(rev))
#define ACPHY_Crisscrossregs0_bias_pwr_reset_muxctrl_0_SHIFT(rev) 9
#define ACPHY_Crisscrossregs0_bias_pwr_reset_muxctrl_0_MASK(rev)  (0x1 << ACPHY_Crisscrossregs0_bias_pwr_reset_muxctrl_0_SHIFT(rev))
#define ACPHY_Crisscrossregs0_bias_pwr_reset_muxctrl_1_SHIFT(rev) 8
#define ACPHY_Crisscrossregs0_bias_pwr_reset_muxctrl_1_MASK(rev)  (0x1 << ACPHY_Crisscrossregs0_bias_pwr_reset_muxctrl_1_SHIFT(rev))
#define ACPHY_Crisscrossregs0_lna2g_muxctrl_0_SHIFT(rev)          7
#define ACPHY_Crisscrossregs0_lna2g_muxctrl_0_MASK(rev)           (0x1 << ACPHY_Crisscrossregs0_lna2g_muxctrl_0_SHIFT(rev))
#define ACPHY_Crisscrossregs0_lna2g_muxctrl_1_SHIFT(rev)          6
#define ACPHY_Crisscrossregs0_lna2g_muxctrl_1_MASK(rev)           (0x1 << ACPHY_Crisscrossregs0_lna2g_muxctrl_1_SHIFT(rev))
#define ACPHY_Crisscrossregs0_lna5g_muxctrl_0_SHIFT(rev)          5
#define ACPHY_Crisscrossregs0_lna5g_muxctrl_0_MASK(rev)           (0x1 << ACPHY_Crisscrossregs0_lna5g_muxctrl_0_SHIFT(rev))
#define ACPHY_Crisscrossregs0_lna5g_muxctrl_1_SHIFT(rev)          4
#define ACPHY_Crisscrossregs0_lna5g_muxctrl_1_MASK(rev)           (0x1 << ACPHY_Crisscrossregs0_lna5g_muxctrl_1_SHIFT(rev))
#define ACPHY_Crisscrossregs0_pa_muxctrl_0_SHIFT(rev)             3
#define ACPHY_Crisscrossregs0_pa_muxctrl_0_MASK(rev)              (0x1 << ACPHY_Crisscrossregs0_pa_muxctrl_0_SHIFT(rev))
#define ACPHY_Crisscrossregs0_pa_muxctrl_1_SHIFT(rev)             2
#define ACPHY_Crisscrossregs0_pa_muxctrl_1_MASK(rev)              (0x1 << ACPHY_Crisscrossregs0_pa_muxctrl_1_SHIFT(rev))
#define ACPHY_Crisscrossregs0_pa2g_muxctrl_0_SHIFT(rev)           1
#define ACPHY_Crisscrossregs0_pa2g_muxctrl_0_MASK(rev)            (0x1 << ACPHY_Crisscrossregs0_pa2g_muxctrl_0_SHIFT(rev))
#define ACPHY_Crisscrossregs0_pa2g_muxctrl_1_SHIFT(rev)           0
#define ACPHY_Crisscrossregs0_pa2g_muxctrl_1_MASK(rev)            (0x1 << ACPHY_Crisscrossregs0_pa2g_muxctrl_1_SHIFT(rev))

/* Register ACPHY_Crisscrossregs1 */
#define ACPHY_Crisscrossregs1(rev)                                  (ACREV_GE(rev,32) ? 0x016 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x016 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x016 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x016 : INVALID_ADDRESS)))))))
#define ACPHY_Crisscrossregs1_pa5g_muxctrl_0_SHIFT(rev)             15
#define ACPHY_Crisscrossregs1_pa5g_muxctrl_0_MASK(rev)              (0x1 << ACPHY_Crisscrossregs1_pa5g_muxctrl_0_SHIFT(rev))
#define ACPHY_Crisscrossregs1_pa5g_muxctrl_1_SHIFT(rev)             14
#define ACPHY_Crisscrossregs1_pa5g_muxctrl_1_MASK(rev)              (0x1 << ACPHY_Crisscrossregs1_pa5g_muxctrl_1_SHIFT(rev))
#define ACPHY_Crisscrossregs1_temp_tssi_auxpga_muxctrl_0_SHIFT(rev) 13
#define ACPHY_Crisscrossregs1_temp_tssi_auxpga_muxctrl_0_MASK(rev)  (0x1 << ACPHY_Crisscrossregs1_temp_tssi_auxpga_muxctrl_0_SHIFT(rev))
#define ACPHY_Crisscrossregs1_temp_tssi_auxpga_muxctrl_1_SHIFT(rev) 12
#define ACPHY_Crisscrossregs1_temp_tssi_auxpga_muxctrl_1_MASK(rev)  (0x1 << ACPHY_Crisscrossregs1_temp_tssi_auxpga_muxctrl_1_SHIFT(rev))
#define ACPHY_Crisscrossregs1_trsw_muxctrl_0_SHIFT(rev)             11
#define ACPHY_Crisscrossregs1_trsw_muxctrl_0_MASK(rev)              (0x1 << ACPHY_Crisscrossregs1_trsw_muxctrl_0_SHIFT(rev))
#define ACPHY_Crisscrossregs1_trsw_muxctrl_1_SHIFT(rev)             10
#define ACPHY_Crisscrossregs1_trsw_muxctrl_1_MASK(rev)              (0x1 << ACPHY_Crisscrossregs1_trsw_muxctrl_1_SHIFT(rev))
#define ACPHY_Crisscrossregs1_trsw2g_muxctrl_0_SHIFT(rev)           9
#define ACPHY_Crisscrossregs1_trsw2g_muxctrl_0_MASK(rev)            (0x1 << ACPHY_Crisscrossregs1_trsw2g_muxctrl_0_SHIFT(rev))
#define ACPHY_Crisscrossregs1_trsw2g_muxctrl_1_SHIFT(rev)           8
#define ACPHY_Crisscrossregs1_trsw2g_muxctrl_1_MASK(rev)            (0x1 << ACPHY_Crisscrossregs1_trsw2g_muxctrl_1_SHIFT(rev))
#define ACPHY_Crisscrossregs1_trsw5g_muxctrl_0_SHIFT(rev)           7
#define ACPHY_Crisscrossregs1_trsw5g_muxctrl_0_MASK(rev)            (0x1 << ACPHY_Crisscrossregs1_trsw5g_muxctrl_0_SHIFT(rev))
#define ACPHY_Crisscrossregs1_trsw5g_muxctrl_1_SHIFT(rev)           6
#define ACPHY_Crisscrossregs1_trsw5g_muxctrl_1_MASK(rev)            (0x1 << ACPHY_Crisscrossregs1_trsw5g_muxctrl_1_SHIFT(rev))
#define ACPHY_Crisscrossregs1_wrssi1_revmuxctrl_0_SHIFT(rev)        5
#define ACPHY_Crisscrossregs1_wrssi1_revmuxctrl_0_MASK(rev)         (0x1 << ACPHY_Crisscrossregs1_wrssi1_revmuxctrl_0_SHIFT(rev))
#define ACPHY_Crisscrossregs1_wrssi1_revmuxctrl_1_SHIFT(rev)        4
#define ACPHY_Crisscrossregs1_wrssi1_revmuxctrl_1_MASK(rev)         (0x1 << ACPHY_Crisscrossregs1_wrssi1_revmuxctrl_1_SHIFT(rev))
#define ACPHY_Crisscrossregs1_wrssi1_muxctrl_0_SHIFT(rev)           3
#define ACPHY_Crisscrossregs1_wrssi1_muxctrl_0_MASK(rev)            (0x1 << ACPHY_Crisscrossregs1_wrssi1_muxctrl_0_SHIFT(rev))
#define ACPHY_Crisscrossregs1_wrssi1_muxctrl_1_SHIFT(rev)           2
#define ACPHY_Crisscrossregs1_wrssi1_muxctrl_1_MASK(rev)            (0x1 << ACPHY_Crisscrossregs1_wrssi1_muxctrl_1_SHIFT(rev))
#define ACPHY_Crisscrossregs1_master_SHIFT(rev)                     1
#define ACPHY_Crisscrossregs1_master_MASK(rev)                      (0x1 << ACPHY_Crisscrossregs1_master_SHIFT(rev))
#define ACPHY_Crisscrossregs1_fem_muxctrl_0_SHIFT(rev)              0
#define ACPHY_Crisscrossregs1_fem_muxctrl_0_MASK(rev)               (0x1 << ACPHY_Crisscrossregs1_fem_muxctrl_0_SHIFT(rev))

/* Register ACPHY_Crisscrossregs2 */
#define ACPHY_Crisscrossregs2(rev)                                (ACREV_GE(rev,32) ? 0x017 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x017 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x017 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x017 : INVALID_ADDRESS)))))))
#define ACPHY_Crisscrossregs2_fem_muxctrl_1_SHIFT(rev)            15
#define ACPHY_Crisscrossregs2_fem_muxctrl_1_MASK(rev)             (0x1 << ACPHY_Crisscrossregs2_fem_muxctrl_1_SHIFT(rev))
#define ACPHY_Crisscrossregs2_sharedTRnotify_muxctrl_0_SHIFT(rev) 14
#define ACPHY_Crisscrossregs2_sharedTRnotify_muxctrl_0_MASK(rev)  (0x1 << ACPHY_Crisscrossregs2_sharedTRnotify_muxctrl_0_SHIFT(rev))
#define ACPHY_Crisscrossregs2_sharedTRnotify_muxctrl_1_SHIFT(rev) 13
#define ACPHY_Crisscrossregs2_sharedTRnotify_muxctrl_1_MASK(rev)  (0x1 << ACPHY_Crisscrossregs2_sharedTRnotify_muxctrl_1_SHIFT(rev))
#define ACPHY_Crisscrossregs2_internalbt_muxctrl_0_SHIFT(rev)     12
#define ACPHY_Crisscrossregs2_internalbt_muxctrl_0_MASK(rev)      (0x1 << ACPHY_Crisscrossregs2_internalbt_muxctrl_0_SHIFT(rev))
#define ACPHY_Crisscrossregs2_internalbt_muxctrl_1_SHIFT(rev)     11
#define ACPHY_Crisscrossregs2_internalbt_muxctrl_1_MASK(rev)      (0x1 << ACPHY_Crisscrossregs2_internalbt_muxctrl_1_SHIFT(rev))
#define ACPHY_Crisscrossregs2_lna_muxctrl_0_SHIFT(rev)            10
#define ACPHY_Crisscrossregs2_lna_muxctrl_0_MASK(rev)             (0x1 << ACPHY_Crisscrossregs2_lna_muxctrl_0_SHIFT(rev))
#define ACPHY_Crisscrossregs2_lna_muxctrl_1_SHIFT(rev)            9
#define ACPHY_Crisscrossregs2_lna_muxctrl_1_MASK(rev)             (0x1 << ACPHY_Crisscrossregs2_lna_muxctrl_1_SHIFT(rev))

/* Register ACPHY_radio_connection_direct_pa5g */
#define ACPHY_radio_connection_direct_pa5g(rev)                             (ACREV_GE(rev,32) ? 0x018 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x018 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x018 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x018 : INVALID_ADDRESS)))))))
#define ACPHY_radio_connection_direct_pa5g_pa5g_bias_cas_SHIFT(rev)         8
#define ACPHY_radio_connection_direct_pa5g_pa5g_bias_cas_MASK(rev)          (0xff << ACPHY_radio_connection_direct_pa5g_pa5g_bias_cas_SHIFT(rev))
#define ACPHY_radio_connection_direct_pa5g_pa5g_bias_filter_main_SHIFT(rev) 4
#define ACPHY_radio_connection_direct_pa5g_pa5g_bias_filter_main_MASK(rev)  (0xf << ACPHY_radio_connection_direct_pa5g_pa5g_bias_filter_main_SHIFT(rev))
#define ACPHY_radio_connection_direct_pa5g_pa5g_bias_filter_aux_SHIFT(rev)  0
#define ACPHY_radio_connection_direct_pa5g_pa5g_bias_filter_aux_MASK(rev)   (0xf << ACPHY_radio_connection_direct_pa5g_pa5g_bias_filter_aux_SHIFT(rev))

/* Register ACPHY_radio_connection_direct_mx_bbdc */
#define ACPHY_radio_connection_direct_mx_bbdc(rev)                      (ACREV_GE(rev,32) ? 0x019 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x019 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x019 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x019 : INVALID_ADDRESS)))))))
#define ACPHY_radio_connection_direct_mx_bbdc_mx2g_idac_bbdc_SHIFT(rev) 10
#define ACPHY_radio_connection_direct_mx_bbdc_mx2g_idac_bbdc_MASK(rev)  (0x3f << ACPHY_radio_connection_direct_mx_bbdc_mx2g_idac_bbdc_SHIFT(rev))
#define ACPHY_radio_connection_direct_mx_bbdc_mx5g_idac_bbdc_SHIFT(rev) 4
#define ACPHY_radio_connection_direct_mx_bbdc_mx5g_idac_bbdc_MASK(rev)  (0x3f << ACPHY_radio_connection_direct_mx_bbdc_mx5g_idac_bbdc_SHIFT(rev))

/* Register ACPHY_radio_connection_direct_pad_idac */
#define ACPHY_radio_connection_direct_pad_idac(rev)                            (ACREV_GE(rev,32) ? 0x01a : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x01a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x01a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x01a : INVALID_ADDRESS)))))))
#define ACPHY_radio_connection_direct_pad_idac_pad_idac_pmos_SHIFT(rev)        10
#define ACPHY_radio_connection_direct_pad_idac_pad_idac_pmos_MASK(rev)         (0x3f << ACPHY_radio_connection_direct_pad_idac_pad_idac_pmos_SHIFT(rev))
#define ACPHY_radio_connection_direct_pad_idac_pad_idac_gm_SHIFT(rev)          4
#define ACPHY_radio_connection_direct_pad_idac_pad_idac_gm_MASK(rev)           (0x3f << ACPHY_radio_connection_direct_pad_idac_pad_idac_gm_SHIFT(rev))
#define ACPHY_radio_connection_direct_pad_idac_pad_idac_core1_on_gpio_SHIFT(rev) 0
#define ACPHY_radio_connection_direct_pad_idac_pad_idac_core1_on_gpio_MASK(rev) (0x1 << ACPHY_radio_connection_direct_pad_idac_pad_idac_core1_on_gpio_SHIFT(rev))

/* Register ACPHY_cross_core_sample_valid */
#define ACPHY_cross_core_sample_valid(rev)                           (ACREV_GE(rev,32) ? 0x01b : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x01b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x01b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x01b : INVALID_ADDRESS)))))))
#define ACPHY_cross_core_sample_valid_select_sample_valid_SHIFT(rev) 0
#define ACPHY_cross_core_sample_valid_select_sample_valid_MASK(rev)  (0x1 << ACPHY_cross_core_sample_valid_select_sample_valid_SHIFT(rev))

/* Register ACPHY_moved_from_sparereg */
#define ACPHY_moved_from_sparereg(rev)                              (ACREV_GE(rev,32) ? 0x01c : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x01c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x01c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x01c : INVALID_ADDRESS)))))))
#define ACPHY_moved_from_sparereg_sparereg_1_for_div_1x1_SHIFT(rev) 0
#define ACPHY_moved_from_sparereg_sparereg_1_for_div_1x1_MASK(rev)  (0x1 << ACPHY_moved_from_sparereg_sparereg_1_for_div_1x1_SHIFT(rev))

/* Register ACPHY_femctrl_override_reg */
#define ACPHY_femctrl_override_reg(rev)                            (ACREV_GE(rev,32) ? 0x01d : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x01d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x01d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x01d : INVALID_ADDRESS)))))))
#define ACPHY_femctrl_override_reg_femctrl_override_reg_SHIFT(rev) 0
#define ACPHY_femctrl_override_reg_femctrl_override_reg_MASK(rev)  (0xffff << ACPHY_femctrl_override_reg_femctrl_override_reg_SHIFT(rev))

/* Register ACPHY_femctrl_override_control_reg */
#define ACPHY_femctrl_override_control_reg(rev)                                (ACREV_GE(rev,32) ? 0x01e : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x01e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x01e : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x01e : INVALID_ADDRESS)))))))
#define ACPHY_femctrl_override_control_reg_femctrl_override_control_reg_SHIFT(rev) 0
#define ACPHY_femctrl_override_control_reg_femctrl_override_control_reg_MASK(rev) (0xffff << ACPHY_femctrl_override_control_reg_femctrl_override_control_reg_SHIFT(rev))

/* Register ACPHY_SpareRegB0 */
#define ACPHY_SpareRegB0(rev)                (ACREV_GE(rev,32) ? 0x01f : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x01f : INVALID_ADDRESS)))
#define ACPHY_SpareRegB0_spareReg_SHIFT(rev) 0
#define ACPHY_SpareRegB0_spareReg_MASK(rev)  (0xffff << ACPHY_SpareRegB0_spareReg_SHIFT(rev))

/* Register ACPHY_TxpwrlevelExtended */
#define ACPHY_TxpwrlevelExtended(rev)                             (ACREV_GE(rev,32) ? 0x07b : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x07b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x07b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x07b : INVALID_ADDRESS)))))))
#define ACPHY_TxpwrlevelExtended_txpwrlevelextended5_2_SHIFT(rev) 15
#define ACPHY_TxpwrlevelExtended_txpwrlevelextended5_2_MASK(rev)  (0x1 << ACPHY_TxpwrlevelExtended_txpwrlevelextended5_2_SHIFT(rev))

/* Register ACPHY_enable_single_tssi_path */
#define ACPHY_enable_single_tssi_path(rev)                                     (ACREV_GE(rev,32) ? 0x07c : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x07c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x07c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x07c : INVALID_ADDRESS)))))))
#define ACPHY_enable_single_tssi_path_enable_single_tssi_path_pre_ePA_combining_SHIFT(rev) 11
#define ACPHY_enable_single_tssi_path_enable_single_tssi_path_pre_ePA_combining_MASK(rev) (0x1 << ACPHY_enable_single_tssi_path_enable_single_tssi_path_pre_ePA_combining_SHIFT(rev))
#define ACPHY_enable_single_tssi_path_core_num_connected_to_tssi_path_SHIFT(rev) 13
#define ACPHY_enable_single_tssi_path_core_num_connected_to_tssi_path_MASK(rev) (0x1 << ACPHY_enable_single_tssi_path_core_num_connected_to_tssi_path_SHIFT(rev))

/* Register ACPHY_txfilt160st0a1 */
#define ACPHY_txfilt160st0a1(rev)           (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x0ec : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x0ec : INVALID_ADDRESS))))
#define ACPHY_txfilt160st0a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt160st0a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt160st0a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt160st0a2 */
#define ACPHY_txfilt160st0a2(rev)           (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x0ed : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x0ed : INVALID_ADDRESS))))
#define ACPHY_txfilt160st0a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt160st0a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt160st0a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt160st0n */
#define ACPHY_txfilt160st0n(rev)         (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x0ee : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x0ee : INVALID_ADDRESS))))
#define ACPHY_txfilt160st0n_n_SHIFT(rev) 0
#define ACPHY_txfilt160st0n_n_MASK(rev)  (0xf << ACPHY_txfilt160st0n_n_SHIFT(rev))

/* Register ACPHY_txfilt160st1a1 */
#define ACPHY_txfilt160st1a1(rev)           (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x0ef : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x0ef : INVALID_ADDRESS))))
#define ACPHY_txfilt160st1a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt160st1a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt160st1a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt160st1a2 */
#define ACPHY_txfilt160st1a2(rev)           (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x0f0 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x0f0 : INVALID_ADDRESS))))
#define ACPHY_txfilt160st1a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt160st1a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt160st1a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt160st1n */
#define ACPHY_txfilt160st1n(rev)         (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x0f1 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x0f1 : INVALID_ADDRESS))))
#define ACPHY_txfilt160st1n_n_SHIFT(rev) 0
#define ACPHY_txfilt160st1n_n_MASK(rev)  (0xf << ACPHY_txfilt160st1n_n_SHIFT(rev))

/* Register ACPHY_txfilt160st2a1 */
#define ACPHY_txfilt160st2a1(rev)           (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x0f2 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x0f2 : INVALID_ADDRESS))))
#define ACPHY_txfilt160st2a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt160st2a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt160st2a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt160st2a2 */
#define ACPHY_txfilt160st2a2(rev)           (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x0f3 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x0f3 : INVALID_ADDRESS))))
#define ACPHY_txfilt160st2a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt160st2a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt160st2a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt160st2n */
#define ACPHY_txfilt160st2n(rev)         (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x0f4 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x0f4 : INVALID_ADDRESS))))
#define ACPHY_txfilt160st2n_n_SHIFT(rev) 0
#define ACPHY_txfilt160st2n_n_MASK(rev)  (0xf << ACPHY_txfilt160st2n_n_SHIFT(rev))

/* Register ACPHY_txfilt160finescale */
#define ACPHY_txfilt160finescale(rev)             (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x0f5 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x0f5 : INVALID_ADDRESS))))
#define ACPHY_txfilt160finescale_scale_SHIFT(rev) 0
#define ACPHY_txfilt160finescale_scale_MASK(rev)  (0xff << ACPHY_txfilt160finescale_scale_SHIFT(rev))

/* Register ACPHY_txfilt20in160st0a1 */
#define ACPHY_txfilt20in160st0a1(rev)           (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x0f6 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x0f6 : INVALID_ADDRESS))))
#define ACPHY_txfilt20in160st0a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt20in160st0a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt20in160st0a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt20in160st0a2 */
#define ACPHY_txfilt20in160st0a2(rev)           (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x0f7 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x0f7 : INVALID_ADDRESS))))
#define ACPHY_txfilt20in160st0a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt20in160st0a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt20in160st0a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt20in160st0n */
#define ACPHY_txfilt20in160st0n(rev)         (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x0f8 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x0f8 : INVALID_ADDRESS))))
#define ACPHY_txfilt20in160st0n_n_SHIFT(rev) 0
#define ACPHY_txfilt20in160st0n_n_MASK(rev)  (0xf << ACPHY_txfilt20in160st0n_n_SHIFT(rev))

/* Register ACPHY_txfilt20in160st1a1 */
#define ACPHY_txfilt20in160st1a1(rev)           (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x0f9 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x0f9 : INVALID_ADDRESS))))
#define ACPHY_txfilt20in160st1a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt20in160st1a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt20in160st1a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt20in160st1a2 */
#define ACPHY_txfilt20in160st1a2(rev)           (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x0fa : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x0fa : INVALID_ADDRESS))))
#define ACPHY_txfilt20in160st1a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt20in160st1a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt20in160st1a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt20in160st1n */
#define ACPHY_txfilt20in160st1n(rev)         (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x0fb : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x0fb : INVALID_ADDRESS))))
#define ACPHY_txfilt20in160st1n_n_SHIFT(rev) 0
#define ACPHY_txfilt20in160st1n_n_MASK(rev)  (0xf << ACPHY_txfilt20in160st1n_n_SHIFT(rev))

/* Register ACPHY_txfilt20in160st2a1 */
#define ACPHY_txfilt20in160st2a1(rev)           (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x0fc : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x0fc : INVALID_ADDRESS))))
#define ACPHY_txfilt20in160st2a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt20in160st2a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt20in160st2a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt20in160st2a2 */
#define ACPHY_txfilt20in160st2a2(rev)           (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x0fd : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x0fd : INVALID_ADDRESS))))
#define ACPHY_txfilt20in160st2a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt20in160st2a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt20in160st2a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt20in160st2n */
#define ACPHY_txfilt20in160st2n(rev)         (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x0fe : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x0fe : INVALID_ADDRESS))))
#define ACPHY_txfilt20in160st2n_n_SHIFT(rev) 0
#define ACPHY_txfilt20in160st2n_n_MASK(rev)  (0xf << ACPHY_txfilt20in160st2n_n_SHIFT(rev))

/* Register ACPHY_txfilt20in160finescale */
#define ACPHY_txfilt20in160finescale(rev)             (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x0ff : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x0ff : INVALID_ADDRESS))))
#define ACPHY_txfilt20in160finescale_scale_SHIFT(rev) 0
#define ACPHY_txfilt20in160finescale_scale_MASK(rev)  (0xff << ACPHY_txfilt20in160finescale_scale_SHIFT(rev))

/* Register ACPHY_txfilt160ovr */
#define ACPHY_txfilt160ovr(rev)                    (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x121 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x121 : INVALID_ADDRESS))))
#define ACPHY_txfilt160ovr_txfilt160ovr_SHIFT(rev) 0
#define ACPHY_txfilt160ovr_txfilt160ovr_MASK(rev)  (0x1 << ACPHY_txfilt160ovr_txfilt160ovr_SHIFT(rev))

/* Register ACPHY_txfilt160val */
#define ACPHY_txfilt160val(rev)                    (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x122 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x122 : INVALID_ADDRESS))))
#define ACPHY_txfilt160val_txfilt160val_SHIFT(rev) 0
#define ACPHY_txfilt160val_txfilt160val_MASK(rev)  (0x1 << ACPHY_txfilt160val_txfilt160val_SHIFT(rev))

/* Register ACPHY_txfilt160_frqbndselect */
#define ACPHY_txfilt160_frqbndselect(rev)                             (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x123 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x123 : INVALID_ADDRESS))))
#define ACPHY_txfilt160_frqbndselect_txfilt160frqbndselect_SHIFT(rev) 0
#define ACPHY_txfilt160_frqbndselect_txfilt160frqbndselect_MASK(rev)  (0x7f << ACPHY_txfilt160_frqbndselect_txfilt160frqbndselect_SHIFT(rev))

/* Register ACPHY_txfiltclkrateval */
#define ACPHY_txfiltclkrateval(rev)                        (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x124 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x124 : INVALID_ADDRESS))))
#define ACPHY_txfiltclkrateval_txfiltclkrateval_SHIFT(rev) 0
#define ACPHY_txfiltclkrateval_txfiltclkrateval_MASK(rev)  (0x7 << ACPHY_txfiltclkrateval_txfiltclkrateval_SHIFT(rev))

/* Register ACPHY_upconv_stepovr */
#define ACPHY_upconv_stepovr(rev)                      (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x125 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x125 : INVALID_ADDRESS))))
#define ACPHY_upconv_stepovr_upconv_stepovr_SHIFT(rev) 0
#define ACPHY_upconv_stepovr_upconv_stepovr_MASK(rev)  (0x1 << ACPHY_upconv_stepovr_upconv_stepovr_SHIFT(rev))

/* Register ACPHY_upconv_step */
#define ACPHY_upconv_step(rev)                   (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x126 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x126 : INVALID_ADDRESS))))
#define ACPHY_upconv_step_upconv_step_SHIFT(rev) 0
#define ACPHY_upconv_step_upconv_step_MASK(rev)  (0x1f << ACPHY_upconv_step_upconv_step_SHIFT(rev))

/* Register ACPHY_dacClkCtrl */
#define ACPHY_dacClkCtrl(rev)                             (ACREV_GE(rev,32) ? 0x173 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x173 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x173 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x173 : INVALID_ADDRESS)))))))
#define ACPHY_dacClkCtrl_sel_dac_rst_SHIFT(rev)           0
#define ACPHY_dacClkCtrl_sel_dac_rst_MASK(rev)            (0x1 << ACPHY_dacClkCtrl_sel_dac_rst_SHIFT(rev))
#define ACPHY_dacClkCtrl_non_rsdb_reset_dac_SHIFT(rev)    1
#define ACPHY_dacClkCtrl_non_rsdb_reset_dac_MASK(rev)     (0x1 << ACPHY_dacClkCtrl_non_rsdb_reset_dac_SHIFT(rev))
#define ACPHY_dacClkCtrl_bphy_dvfs_SHIFT(rev)             (ACREV_GE(rev,40) ? 3 : (ACREV_GE(rev,36) ? 2 : (ACREV_GE(rev,32) ? 3 : 2)))
#define ACPHY_dacClkCtrl_bphy_dvfs_MASK(rev)              (0x1 << ACPHY_dacClkCtrl_bphy_dvfs_SHIFT(rev))
#define ACPHY_dacClkCtrl_vasipClkEn_SHIFT(rev)            2
#define ACPHY_dacClkCtrl_vasipClkEn_MASK(rev)             (0x1 << ACPHY_dacClkCtrl_vasipClkEn_SHIFT(rev))
#define ACPHY_dacClkCtrl_txcore2corefrclken_SHIFT(rev)    4
#define ACPHY_dacClkCtrl_txcore2corefrclken_MASK(rev)     (0x1 << ACPHY_dacClkCtrl_txcore2corefrclken_SHIFT(rev))
#define ACPHY_dacClkCtrl_txcore2corefrdacclken_SHIFT(rev) 5
#define ACPHY_dacClkCtrl_txcore2corefrdacclken_MASK(rev)  (0x1 << ACPHY_dacClkCtrl_txcore2corefrdacclken_SHIFT(rev))
#define ACPHY_dacClkCtrl_txfarrowresetfreeen_SHIFT(rev)   6
#define ACPHY_dacClkCtrl_txfarrowresetfreeen_MASK(rev)    (0x1 << ACPHY_dacClkCtrl_txfarrowresetfreeen_SHIFT(rev))
#define ACPHY_dacClkCtrl_gateafeclocksoveren_SHIFT(rev)   7
#define ACPHY_dacClkCtrl_gateafeclocksoveren_MASK(rev)    (0x1 << ACPHY_dacClkCtrl_gateafeclocksoveren_SHIFT(rev))
#define ACPHY_dacClkCtrl_svmpsampcolClkEn_SHIFT(rev)      8
#define ACPHY_dacClkCtrl_svmpsampcolClkEn_MASK(rev)       (0x1 << ACPHY_dacClkCtrl_svmpsampcolClkEn_SHIFT(rev))
#define ACPHY_dacClkCtrl_txframeoreden_SHIFT(rev)         9
#define ACPHY_dacClkCtrl_txframeoreden_MASK(rev)          (0x1 << ACPHY_dacClkCtrl_txframeoreden_SHIFT(rev))
#define ACPHY_dacClkCtrl_dacpuoren_SHIFT(rev)             10
#define ACPHY_dacClkCtrl_dacpuoren_MASK(rev)              (0x1 << ACPHY_dacClkCtrl_dacpuoren_SHIFT(rev))
#define ACPHY_dacClkCtrl_endacratiochgvld_SHIFT(rev)      11
#define ACPHY_dacClkCtrl_endacratiochgvld_MASK(rev)       (0x1 << ACPHY_dacClkCtrl_endacratiochgvld_SHIFT(rev))
#define ACPHY_dacClkCtrl_en80p80stallored_SHIFT(rev)      12
#define ACPHY_dacClkCtrl_en80p80stallored_MASK(rev)       (0x1 << ACPHY_dacClkCtrl_en80p80stallored_SHIFT(rev))
#define ACPHY_dacClkCtrl_vasipAutoClkEn_SHIFT(rev)        13
#define ACPHY_dacClkCtrl_vasipAutoClkEn_MASK(rev)         (0x1 << ACPHY_dacClkCtrl_vasipAutoClkEn_SHIFT(rev))
#define ACPHY_dacClkCtrl_forcephy1ClkReq_SHIFT(rev)       14
#define ACPHY_dacClkCtrl_forcephy1ClkReq_MASK(rev)        (0x1 << ACPHY_dacClkCtrl_forcephy1ClkReq_SHIFT(rev))
#define ACPHY_dacClkCtrl_forcetxpwrctrlclkon_SHIFT(rev)   3
#define ACPHY_dacClkCtrl_forcetxpwrctrlclkon_MASK(rev)    (0x1 << ACPHY_dacClkCtrl_forcetxpwrctrlclkon_SHIFT(rev))
#define ACPHY_dacClkCtrl_forcegpioclkon_SHIFT(rev)        4
#define ACPHY_dacClkCtrl_forcegpioclkon_MASK(rev)         (0x1 << ACPHY_dacClkCtrl_forcegpioclkon_SHIFT(rev))
#define ACPHY_dacClkCtrl_forcediv124clks2rxon_SHIFT(rev)  5
#define ACPHY_dacClkCtrl_forcediv124clks2rxon_MASK(rev)   (0x1 << ACPHY_dacClkCtrl_forcediv124clks2rxon_SHIFT(rev))
#define ACPHY_dacClkCtrl_forcetxtblsclkon_SHIFT(rev)      6
#define ACPHY_dacClkCtrl_forcetxtblsclkon_MASK(rev)       (0x1 << ACPHY_dacClkCtrl_forcetxtblsclkon_SHIFT(rev))
#define ACPHY_dacClkCtrl_forcerxtblsclkon_SHIFT(rev)      7
#define ACPHY_dacClkCtrl_forcerxtblsclkon_MASK(rev)       (0x1 << ACPHY_dacClkCtrl_forcerxtblsclkon_SHIFT(rev))
#define ACPHY_dacClkCtrl_forcerftblsclkon_SHIFT(rev)      8
#define ACPHY_dacClkCtrl_forcerftblsclkon_MASK(rev)       (0x1 << ACPHY_dacClkCtrl_forcerftblsclkon_SHIFT(rev))
#define ACPHY_dacClkCtrl_force11btblsclkon_SHIFT(rev)     9
#define ACPHY_dacClkCtrl_force11btblsclkon_MASK(rev)      (0x1 << ACPHY_dacClkCtrl_force11btblsclkon_SHIFT(rev))
#define ACPHY_dacClkCtrl_forceothertblsclkon_SHIFT(rev)   10
#define ACPHY_dacClkCtrl_forceothertblsclkon_MASK(rev)    (0x1 << ACPHY_dacClkCtrl_forceothertblsclkon_SHIFT(rev))
#define ACPHY_dacClkCtrl_forcebphyclkon_SHIFT(rev)        11
#define ACPHY_dacClkCtrl_forcebphyclkon_MASK(rev)         (0x1 << ACPHY_dacClkCtrl_forcebphyclkon_SHIFT(rev))

/* Register ACPHY_low_power_farrow */
#define ACPHY_low_power_farrow(rev)               (ACREV_GE(rev,32) ? 0x17a : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x17a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x17a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x17a : (ACREV_GE(rev,7) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x17a : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x17a : INVALID_ADDRESS)))))))))))
#define ACPHY_low_power_farrow_lp_en_SHIFT(rev)   0
#define ACPHY_low_power_farrow_lp_en_MASK(rev)    (0x1 << ACPHY_low_power_farrow_lp_en_SHIFT(rev))
#define ACPHY_low_power_farrow_lp_mode_SHIFT(rev) 1
#define ACPHY_low_power_farrow_lp_mode_MASK(rev)  (0xf << ACPHY_low_power_farrow_lp_mode_SHIFT(rev))

/* Register ACPHY_low_power_frontend */
#define ACPHY_low_power_frontend(rev)               (ACREV_GE(rev,32) ? 0x17b : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x17b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x17b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x17b : (ACREV_GE(rev,7) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x17b : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x17b : INVALID_ADDRESS)))))))))))
#define ACPHY_low_power_frontend_lp_en_SHIFT(rev)   0
#define ACPHY_low_power_frontend_lp_en_MASK(rev)    (0x1 << ACPHY_low_power_frontend_lp_en_SHIFT(rev))
#define ACPHY_low_power_frontend_lp_mode_SHIFT(rev) 1
#define ACPHY_low_power_frontend_lp_mode_MASK(rev)  (0xf << ACPHY_low_power_frontend_lp_mode_SHIFT(rev))

/* Register ACPHY_bphy_fix_reg */
#define ACPHY_bphy_fix_reg(rev)                         (ACREV_GE(rev,32) ? 0x17f : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x17f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x17f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x17f : INVALID_ADDRESS)))))))
#define ACPHY_bphy_fix_reg_bphyPreDet_fix_en_SHIFT(rev) 0
#define ACPHY_bphy_fix_reg_bphyPreDet_fix_en_MASK(rev)  (0x1 << ACPHY_bphy_fix_reg_bphyPreDet_fix_en_SHIFT(rev))
#define ACPHY_bphy_fix_reg_antDiv_fix_en_SHIFT(rev)     1
#define ACPHY_bphy_fix_reg_antDiv_fix_en_MASK(rev)      (0x1 << ACPHY_bphy_fix_reg_antDiv_fix_en_SHIFT(rev))

/* Register ACPHY_RxFilt40Num00 */
#define ACPHY_RxFilt40Num00(rev)                     (ACREV_GE(rev,32) ? 0x181 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x181 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,13) ? 0x181 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x181 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x181))))))))
#define ACPHY_RxFilt40Num00_RxFilt40Num00_SHIFT(rev) 0
#define ACPHY_RxFilt40Num00_RxFilt40Num00_MASK(rev)  (0x7ff << ACPHY_RxFilt40Num00_RxFilt40Num00_SHIFT(rev))

/* Register ACPHY_RxFilt40Num01 */
#define ACPHY_RxFilt40Num01(rev)                     (ACREV_GE(rev,32) ? 0x182 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x182 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,13) ? 0x182 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x182 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x182))))))))
#define ACPHY_RxFilt40Num01_RxFilt40Num01_SHIFT(rev) 0
#define ACPHY_RxFilt40Num01_RxFilt40Num01_MASK(rev)  (0x7ff << ACPHY_RxFilt40Num01_RxFilt40Num01_SHIFT(rev))

/* Register ACPHY_RxFilt40Num02 */
#define ACPHY_RxFilt40Num02(rev)                     (ACREV_GE(rev,32) ? 0x183 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x183 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,13) ? 0x183 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x183 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x183))))))))
#define ACPHY_RxFilt40Num02_RxFilt40Num02_SHIFT(rev) 0
#define ACPHY_RxFilt40Num02_RxFilt40Num02_MASK(rev)  (0x7ff << ACPHY_RxFilt40Num02_RxFilt40Num02_SHIFT(rev))

/* Register ACPHY_RxFilt40Den00 */
#define ACPHY_RxFilt40Den00(rev)                     (ACREV_GE(rev,32) ? 0x184 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x184 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,13) ? 0x184 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x184 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x184))))))))
#define ACPHY_RxFilt40Den00_RxFilt40Den00_SHIFT(rev) 0
#define ACPHY_RxFilt40Den00_RxFilt40Den00_MASK(rev)  (0x7ff << ACPHY_RxFilt40Den00_RxFilt40Den00_SHIFT(rev))

/* Register ACPHY_RxFilt40Den01 */
#define ACPHY_RxFilt40Den01(rev)                     (ACREV_GE(rev,32) ? 0x185 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x185 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,13) ? 0x185 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x185 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x185))))))))
#define ACPHY_RxFilt40Den01_RxFilt40Den01_SHIFT(rev) 0
#define ACPHY_RxFilt40Den01_RxFilt40Den01_MASK(rev)  (0x7ff << ACPHY_RxFilt40Den01_RxFilt40Den01_SHIFT(rev))

/* Register ACPHY_RxFilt40Num10 */
#define ACPHY_RxFilt40Num10(rev)                     (ACREV_GE(rev,32) ? 0x186 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x186 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,13) ? 0x186 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x186 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x186))))))))
#define ACPHY_RxFilt40Num10_RxFilt40Num10_SHIFT(rev) 0
#define ACPHY_RxFilt40Num10_RxFilt40Num10_MASK(rev)  (0x7ff << ACPHY_RxFilt40Num10_RxFilt40Num10_SHIFT(rev))

/* Register ACPHY_RxFilt40Num11 */
#define ACPHY_RxFilt40Num11(rev)                     (ACREV_GE(rev,32) ? 0x187 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x187 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,13) ? 0x187 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x187 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x187))))))))
#define ACPHY_RxFilt40Num11_RxFilt40Num11_SHIFT(rev) 0
#define ACPHY_RxFilt40Num11_RxFilt40Num11_MASK(rev)  (0x7ff << ACPHY_RxFilt40Num11_RxFilt40Num11_SHIFT(rev))

/* Register ACPHY_RxFilt40Num12 */
#define ACPHY_RxFilt40Num12(rev)                     (ACREV_GE(rev,32) ? 0x188 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x188 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,13) ? 0x188 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x188 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x188))))))))
#define ACPHY_RxFilt40Num12_RxFilt40Num12_SHIFT(rev) 0
#define ACPHY_RxFilt40Num12_RxFilt40Num12_MASK(rev)  (0x7ff << ACPHY_RxFilt40Num12_RxFilt40Num12_SHIFT(rev))

/* Register ACPHY_RxFilt40Den10 */
#define ACPHY_RxFilt40Den10(rev)                     (ACREV_GE(rev,32) ? 0x189 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x189 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,13) ? 0x189 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x189 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x189))))))))
#define ACPHY_RxFilt40Den10_RxFilt40Den10_SHIFT(rev) 0
#define ACPHY_RxFilt40Den10_RxFilt40Den10_MASK(rev)  (0x7ff << ACPHY_RxFilt40Den10_RxFilt40Den10_SHIFT(rev))

/* Register ACPHY_RxFilt40Den11 */
#define ACPHY_RxFilt40Den11(rev)                     (ACREV_GE(rev,32) ? 0x18a : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x18a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,13) ? 0x18a : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x18a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x18a))))))))
#define ACPHY_RxFilt40Den11_RxFilt40Den11_SHIFT(rev) 0
#define ACPHY_RxFilt40Den11_RxFilt40Den11_MASK(rev)  (0x7ff << ACPHY_RxFilt40Den11_RxFilt40Den11_SHIFT(rev))

/* Register ACPHY_RxStrnFilt40Num00 */
#define ACPHY_RxStrnFilt40Num00(rev)                         (ACREV_GE(rev,32) ? 0x18b : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x18b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,13) ? 0x18b : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x18b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x18b))))))))
#define ACPHY_RxStrnFilt40Num00_RxStrnFilt40Num00_SHIFT(rev) 0
#define ACPHY_RxStrnFilt40Num00_RxStrnFilt40Num00_MASK(rev)  (0x7ff << ACPHY_RxStrnFilt40Num00_RxStrnFilt40Num00_SHIFT(rev))

/* Register ACPHY_RxStrnFilt40Num01 */
#define ACPHY_RxStrnFilt40Num01(rev)                         (ACREV_GE(rev,25) ? 0x18c : (ACREV_GE(rev,24) ? INVALID_ADDRESS : (ACREV_GE(rev,13) ? 0x18c : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x18c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x18c))))))
#define ACPHY_RxStrnFilt40Num01_RxStrnFilt40Num01_SHIFT(rev) 0
#define ACPHY_RxStrnFilt40Num01_RxStrnFilt40Num01_MASK(rev)  (0x7ff << ACPHY_RxStrnFilt40Num01_RxStrnFilt40Num01_SHIFT(rev))

/* Register ACPHY_RxStrnFilt40Num02 */
#define ACPHY_RxStrnFilt40Num02(rev)                         (ACREV_GE(rev,32) ? 0x18d : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x18d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,13) ? 0x18d : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x18d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x18d))))))))
#define ACPHY_RxStrnFilt40Num02_RxStrnFilt40Num02_SHIFT(rev) 0
#define ACPHY_RxStrnFilt40Num02_RxStrnFilt40Num02_MASK(rev)  (0x7ff << ACPHY_RxStrnFilt40Num02_RxStrnFilt40Num02_SHIFT(rev))

/* Register ACPHY_RxStrnFilt40Den00 */
#define ACPHY_RxStrnFilt40Den00(rev)                         (ACREV_GE(rev,32) ? 0x18e : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x18e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,13) ? 0x18e : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x18e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x18e))))))))
#define ACPHY_RxStrnFilt40Den00_RxStrnFilt40Den00_SHIFT(rev) 0
#define ACPHY_RxStrnFilt40Den00_RxStrnFilt40Den00_MASK(rev)  (0x7ff << ACPHY_RxStrnFilt40Den00_RxStrnFilt40Den00_SHIFT(rev))

/* Register ACPHY_RxStrnFilt40Den01 */
#define ACPHY_RxStrnFilt40Den01(rev)                         (ACREV_GE(rev,32) ? 0x18f : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x18f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,13) ? 0x18f : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x18f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x18f))))))))
#define ACPHY_RxStrnFilt40Den01_RxStrnFilt40Den01_SHIFT(rev) 0
#define ACPHY_RxStrnFilt40Den01_RxStrnFilt40Den01_MASK(rev)  (0x7ff << ACPHY_RxStrnFilt40Den01_RxStrnFilt40Den01_SHIFT(rev))

/* Register ACPHY_RxStrnFilt40Num10 */
#define ACPHY_RxStrnFilt40Num10(rev)                         (ACREV_GE(rev,32) ? 0x190 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x190 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,13) ? 0x190 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x190 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x190))))))))
#define ACPHY_RxStrnFilt40Num10_RxStrnFilt40Num10_SHIFT(rev) 0
#define ACPHY_RxStrnFilt40Num10_RxStrnFilt40Num10_MASK(rev)  (0x7ff << ACPHY_RxStrnFilt40Num10_RxStrnFilt40Num10_SHIFT(rev))

/* Register ACPHY_RxStrnFilt40Num11 */
#define ACPHY_RxStrnFilt40Num11(rev)                         (ACREV_GE(rev,32) ? 0x191 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x191 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,13) ? 0x191 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x191 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x191))))))))
#define ACPHY_RxStrnFilt40Num11_RxStrnFilt40Num11_SHIFT(rev) 0
#define ACPHY_RxStrnFilt40Num11_RxStrnFilt40Num11_MASK(rev)  (0x7ff << ACPHY_RxStrnFilt40Num11_RxStrnFilt40Num11_SHIFT(rev))

/* Register ACPHY_RxStrnFilt40Num12 */
#define ACPHY_RxStrnFilt40Num12(rev)                         (ACREV_GE(rev,32) ? 0x192 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x192 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,13) ? 0x192 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x192 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x192))))))))
#define ACPHY_RxStrnFilt40Num12_RxStrnFilt40Num12_SHIFT(rev) 0
#define ACPHY_RxStrnFilt40Num12_RxStrnFilt40Num12_MASK(rev)  (0x7ff << ACPHY_RxStrnFilt40Num12_RxStrnFilt40Num12_SHIFT(rev))

/* Register ACPHY_RxStrnFilt40Den10 */
#define ACPHY_RxStrnFilt40Den10(rev)                         (ACREV_GE(rev,32) ? 0x193 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x193 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,13) ? 0x193 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x193 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x193))))))))
#define ACPHY_RxStrnFilt40Den10_RxStrnFilt40Den10_SHIFT(rev) 0
#define ACPHY_RxStrnFilt40Den10_RxStrnFilt40Den10_MASK(rev)  (0x7ff << ACPHY_RxStrnFilt40Den10_RxStrnFilt40Den10_SHIFT(rev))

/* Register ACPHY_RxStrnFilt40Den11 */
#define ACPHY_RxStrnFilt40Den11(rev)                         (ACREV_GE(rev,32) ? 0x194 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x194 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,13) ? 0x194 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x194 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x194))))))))
#define ACPHY_RxStrnFilt40Den11_RxStrnFilt40Den11_SHIFT(rev) 0
#define ACPHY_RxStrnFilt40Den11_RxStrnFilt40Den11_MASK(rev)  (0x7ff << ACPHY_RxStrnFilt40Den11_RxStrnFilt40Den11_SHIFT(rev))

/* Register ACPHY_rxFarrowCtrl0 */
#define ACPHY_rxFarrowCtrl0(rev)                                 (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x199 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x199 : INVALID_ADDRESS))))
#define ACPHY_rxFarrowCtrl0_rx_decimator_output_shift_SHIFT(rev) 0
#define ACPHY_rxFarrowCtrl0_rx_decimator_output_shift_MASK(rev)  (0x3 << ACPHY_rxFarrowCtrl0_rx_decimator_output_shift_SHIFT(rev))
#define ACPHY_rxFarrowCtrl0_rx_farrow_outScale_SHIFT(rev)        2
#define ACPHY_rxFarrowCtrl0_rx_farrow_outScale_MASK(rev)         (0x3 << ACPHY_rxFarrowCtrl0_rx_farrow_outScale_SHIFT(rev))
#define ACPHY_rxFarrowCtrl0_rx_farrow_outShift_SHIFT(rev)        4
#define ACPHY_rxFarrowCtrl0_rx_farrow_outShift_MASK(rev)         (0x7 << ACPHY_rxFarrowCtrl0_rx_farrow_outShift_SHIFT(rev))
#define ACPHY_rxFarrowCtrl0_rx_farrow_downsampfactor_SHIFT(rev)  7
#define ACPHY_rxFarrowCtrl0_rx_farrow_downsampfactor_MASK(rev)   (0x3 << ACPHY_rxFarrowCtrl0_rx_farrow_downsampfactor_SHIFT(rev))

/* Register ACPHY_rxFarrowCtrl */
#define ACPHY_rxFarrowCtrl(rev)                                 (ACREV_GE(rev,32) ? 0x199 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x199 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,13) ? 0x199 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x199 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x199))))))))
#define ACPHY_rxFarrowCtrl_rx_decimator_output_shift_SHIFT(rev) 0
#define ACPHY_rxFarrowCtrl_rx_decimator_output_shift_MASK(rev)  (0x3 << ACPHY_rxFarrowCtrl_rx_decimator_output_shift_SHIFT(rev))
#define ACPHY_rxFarrowCtrl_rx_farrow_outScale_SHIFT(rev)        2
#define ACPHY_rxFarrowCtrl_rx_farrow_outScale_MASK(rev)         (0x3 << ACPHY_rxFarrowCtrl_rx_farrow_outScale_SHIFT(rev))
#define ACPHY_rxFarrowCtrl_rx_farrow_outShift_SHIFT(rev)        4
#define ACPHY_rxFarrowCtrl_rx_farrow_outShift_MASK(rev)         (0x7 << ACPHY_rxFarrowCtrl_rx_farrow_outShift_SHIFT(rev))
#define ACPHY_rxFarrowCtrl_rx_farrow_downsampfactor_SHIFT(rev)  7
#define ACPHY_rxFarrowCtrl_rx_farrow_downsampfactor_MASK(rev)   (0x3 << ACPHY_rxFarrowCtrl_rx_farrow_downsampfactor_SHIFT(rev))
#define ACPHY_rxFarrowCtrl_rx_stall_disable_SHIFT(rev)          9
#define ACPHY_rxFarrowCtrl_rx_stall_disable_MASK(rev)           (0x1 << ACPHY_rxFarrowCtrl_rx_stall_disable_SHIFT(rev))

/* Register ACPHY_rxFarrowDeltaPhase_lo0 */
#define ACPHY_rxFarrowDeltaPhase_lo0(rev)                             (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x19a : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x19a : INVALID_ADDRESS))))
#define ACPHY_rxFarrowDeltaPhase_lo0_rx_farrow_mu_delta_lo_SHIFT(rev) 0
#define ACPHY_rxFarrowDeltaPhase_lo0_rx_farrow_mu_delta_lo_MASK(rev)  (0xffff << ACPHY_rxFarrowDeltaPhase_lo0_rx_farrow_mu_delta_lo_SHIFT(rev))

/* Register ACPHY_rxFarrowDeltaPhase_lo */
#define ACPHY_rxFarrowDeltaPhase_lo(rev)                             (ACREV_GE(rev,32) ? 0x19a : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x19a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,13) ? 0x19a : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x19a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x19a))))))))
#define ACPHY_rxFarrowDeltaPhase_lo_rx_farrow_mu_delta_lo_SHIFT(rev) 0
#define ACPHY_rxFarrowDeltaPhase_lo_rx_farrow_mu_delta_lo_MASK(rev)  (0xffff << ACPHY_rxFarrowDeltaPhase_lo_rx_farrow_mu_delta_lo_SHIFT(rev))

/* Register ACPHY_rxFarrowDeltaPhase_hi */
#define ACPHY_rxFarrowDeltaPhase_hi(rev)                             (ACREV_GE(rev,32) ? 0x19b : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x19b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,13) ? 0x19b : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x19b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x19b))))))))
#define ACPHY_rxFarrowDeltaPhase_hi_rx_farrow_mu_delta_hi_SHIFT(rev) 0
#define ACPHY_rxFarrowDeltaPhase_hi_rx_farrow_mu_delta_hi_MASK(rev)  (0xff << ACPHY_rxFarrowDeltaPhase_hi_rx_farrow_mu_delta_hi_SHIFT(rev))

/* Register ACPHY_rxFarrowDeltaPhase_hi0 */
#define ACPHY_rxFarrowDeltaPhase_hi0(rev)                             (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x19b : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x19b : INVALID_ADDRESS))))
#define ACPHY_rxFarrowDeltaPhase_hi0_rx_farrow_mu_delta_hi_SHIFT(rev) 0
#define ACPHY_rxFarrowDeltaPhase_hi0_rx_farrow_mu_delta_hi_MASK(rev)  (0xff << ACPHY_rxFarrowDeltaPhase_hi0_rx_farrow_mu_delta_hi_SHIFT(rev))

/* Register ACPHY_rxFarrowDriftPeriod */
#define ACPHY_rxFarrowDriftPeriod(rev)                              (ACREV_GE(rev,32) ? 0x19c : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x19c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,13) ? 0x19c : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x19c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x19c))))))))
#define ACPHY_rxFarrowDriftPeriod_rx_farrow_drift_period_SHIFT(rev) 0
#define ACPHY_rxFarrowDriftPeriod_rx_farrow_drift_period_MASK(rev)  (0x1fff << ACPHY_rxFarrowDriftPeriod_rx_farrow_drift_period_SHIFT(rev))

/* Register ACPHY_lbFarrowCtrl0 */
#define ACPHY_lbFarrowCtrl0(rev)                                 (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x1a0 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x1a0 : INVALID_ADDRESS))))
#define ACPHY_lbFarrowCtrl0_lb_decimator_output_shift_SHIFT(rev) 0
#define ACPHY_lbFarrowCtrl0_lb_decimator_output_shift_MASK(rev)  (0x3 << ACPHY_lbFarrowCtrl0_lb_decimator_output_shift_SHIFT(rev))
#define ACPHY_lbFarrowCtrl0_lb_farrow_outScale_SHIFT(rev)        2
#define ACPHY_lbFarrowCtrl0_lb_farrow_outScale_MASK(rev)         (0x3 << ACPHY_lbFarrowCtrl0_lb_farrow_outScale_SHIFT(rev))
#define ACPHY_lbFarrowCtrl0_lb_farrow_outShift_SHIFT(rev)        4
#define ACPHY_lbFarrowCtrl0_lb_farrow_outShift_MASK(rev)         (0x7 << ACPHY_lbFarrowCtrl0_lb_farrow_outShift_SHIFT(rev))
#define ACPHY_lbFarrowCtrl0_lb_farrow_downsampfactor_SHIFT(rev)  7
#define ACPHY_lbFarrowCtrl0_lb_farrow_downsampfactor_MASK(rev)   (0x3 << ACPHY_lbFarrowCtrl0_lb_farrow_downsampfactor_SHIFT(rev))

/* Register ACPHY_lbFarrowCtrl */
#define ACPHY_lbFarrowCtrl(rev)                                 (ACREV_GE(rev,32) ? 0x1a0 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x1a0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,13) ? 0x1a0 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x1a0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x1a0))))))))
#define ACPHY_lbFarrowCtrl_lb_decimator_output_shift_SHIFT(rev) 0
#define ACPHY_lbFarrowCtrl_lb_decimator_output_shift_MASK(rev)  (0x3 << ACPHY_lbFarrowCtrl_lb_decimator_output_shift_SHIFT(rev))
#define ACPHY_lbFarrowCtrl_lb_farrow_outScale_SHIFT(rev)        2
#define ACPHY_lbFarrowCtrl_lb_farrow_outScale_MASK(rev)         (0x3 << ACPHY_lbFarrowCtrl_lb_farrow_outScale_SHIFT(rev))
#define ACPHY_lbFarrowCtrl_lb_farrow_outShift_SHIFT(rev)        4
#define ACPHY_lbFarrowCtrl_lb_farrow_outShift_MASK(rev)         (0x7 << ACPHY_lbFarrowCtrl_lb_farrow_outShift_SHIFT(rev))
#define ACPHY_lbFarrowCtrl_lb_farrow_downsampfactor_SHIFT(rev)  7
#define ACPHY_lbFarrowCtrl_lb_farrow_downsampfactor_MASK(rev)   (0x3 << ACPHY_lbFarrowCtrl_lb_farrow_downsampfactor_SHIFT(rev))

/* Register ACPHY_lbFarrowDeltaPhase_lo */
#define ACPHY_lbFarrowDeltaPhase_lo(rev)                             (ACREV_GE(rev,32) ? 0x1a1 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x1a1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,13) ? 0x1a1 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x1a1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x1a1))))))))
#define ACPHY_lbFarrowDeltaPhase_lo_lb_farrow_mu_delta_lo_SHIFT(rev) 0
#define ACPHY_lbFarrowDeltaPhase_lo_lb_farrow_mu_delta_lo_MASK(rev)  (0xffff << ACPHY_lbFarrowDeltaPhase_lo_lb_farrow_mu_delta_lo_SHIFT(rev))

/* Register ACPHY_lbFarrowDeltaPhase_lo0 */
#define ACPHY_lbFarrowDeltaPhase_lo0(rev)                             (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x1a1 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x1a1 : INVALID_ADDRESS))))
#define ACPHY_lbFarrowDeltaPhase_lo0_lb_farrow_mu_delta_lo_SHIFT(rev) 0
#define ACPHY_lbFarrowDeltaPhase_lo0_lb_farrow_mu_delta_lo_MASK(rev)  (0xffff << ACPHY_lbFarrowDeltaPhase_lo0_lb_farrow_mu_delta_lo_SHIFT(rev))

/* Register ACPHY_lbFarrowDeltaPhase_hi0 */
#define ACPHY_lbFarrowDeltaPhase_hi0(rev)                             (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x1a2 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x1a2 : INVALID_ADDRESS))))
#define ACPHY_lbFarrowDeltaPhase_hi0_lb_farrow_mu_delta_hi_SHIFT(rev) 0
#define ACPHY_lbFarrowDeltaPhase_hi0_lb_farrow_mu_delta_hi_MASK(rev)  (0xff << ACPHY_lbFarrowDeltaPhase_hi0_lb_farrow_mu_delta_hi_SHIFT(rev))

/* Register ACPHY_lbFarrowDeltaPhase_hi */
#define ACPHY_lbFarrowDeltaPhase_hi(rev)                             (ACREV_GE(rev,32) ? 0x1a2 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x1a2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,13) ? 0x1a2 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x1a2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x1a2))))))))
#define ACPHY_lbFarrowDeltaPhase_hi_lb_farrow_mu_delta_hi_SHIFT(rev) 0
#define ACPHY_lbFarrowDeltaPhase_hi_lb_farrow_mu_delta_hi_MASK(rev)  (0xff << ACPHY_lbFarrowDeltaPhase_hi_lb_farrow_mu_delta_hi_SHIFT(rev))

/* Register ACPHY_lbFarrowDriftPeriod */
#define ACPHY_lbFarrowDriftPeriod(rev)                              (ACREV_GE(rev,32) ? 0x1a3 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x1a3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,13) ? 0x1a3 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x1a3 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x1a3))))))))
#define ACPHY_lbFarrowDriftPeriod_lb_farrow_drift_period_SHIFT(rev) 0
#define ACPHY_lbFarrowDriftPeriod_lb_farrow_drift_period_MASK(rev)  (0x1fff << ACPHY_lbFarrowDriftPeriod_lb_farrow_drift_period_SHIFT(rev))

/* Register ACPHY_RxSdFeConfig20 */
#define ACPHY_RxSdFeConfig20(rev)                    (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x1a6 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x1a6 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x1a6 : INVALID_ADDRESS))))))
#define ACPHY_RxSdFeConfig20_fcw_value_lo_SHIFT(rev) 0
#define ACPHY_RxSdFeConfig20_fcw_value_lo_MASK(rev)  (0xffff << ACPHY_RxSdFeConfig20_fcw_value_lo_SHIFT(rev))

/* Register ACPHY_RxSdFeConfig30 */
#define ACPHY_RxSdFeConfig30(rev)                               (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x1a7 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x1a7 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x1a7 : INVALID_ADDRESS))))))
#define ACPHY_RxSdFeConfig30_fcw_value_hi_SHIFT(rev)            0
#define ACPHY_RxSdFeConfig30_fcw_value_hi_MASK(rev)             (0x3ff << ACPHY_RxSdFeConfig30_fcw_value_hi_SHIFT(rev))
#define ACPHY_RxSdFeConfig30_rx_farow_scale_80_value_SHIFT(rev) 10
#define ACPHY_RxSdFeConfig30_rx_farow_scale_80_value_MASK(rev)  (0xf << ACPHY_RxSdFeConfig30_rx_farow_scale_80_value_SHIFT(rev))
#define ACPHY_RxSdFeConfig30_fast_ADC_en_SHIFT(rev)             14
#define ACPHY_RxSdFeConfig30_fast_ADC_en_MASK(rev)              (0x1 << ACPHY_RxSdFeConfig30_fast_ADC_en_SHIFT(rev))

/* Register ACPHY_WbcalSdadcConfig */
#define ACPHY_WbcalSdadcConfig(rev)                         (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x1af : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1af : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x1af : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1af : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x1af : INVALID_ADDRESS))))))))))
#define ACPHY_WbcalSdadcConfig_wbcal_adc_dly_cnt_SHIFT(rev) 0
#define ACPHY_WbcalSdadcConfig_wbcal_adc_dly_cnt_MASK(rev)  (0xf << ACPHY_WbcalSdadcConfig_wbcal_adc_dly_cnt_SHIFT(rev))

/* Register ACPHY_NoiseVarDbg0 */
#define ACPHY_NoiseVarDbg0(rev)                    (ACREV_GE(rev,32) ? 0x1df : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x1df : INVALID_ADDRESS)))
#define ACPHY_NoiseVarDbg0_intPwrSumFlt_SHIFT(rev) 0
#define ACPHY_NoiseVarDbg0_intPwrSumFlt_MASK(rev)  (ACREV_GE(rev,40) ? (0xffff << ACPHY_NoiseVarDbg0_intPwrSumFlt_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x3fff << ACPHY_NoiseVarDbg0_intPwrSumFlt_SHIFT(rev)) : (ACREV_GE(rev,33) ? (0xffff << ACPHY_NoiseVarDbg0_intPwrSumFlt_SHIFT(rev)) : (0x3fff << ACPHY_NoiseVarDbg0_intPwrSumFlt_SHIFT(rev)))))

/* Register ACPHY_NoiseVarDbg1 */
#define ACPHY_NoiseVarDbg1(rev)                  (ACREV_GE(rev,40) ? 0x112d : (ACREV_GE(rev,36) ? 0x1ff : (ACREV_GE(rev,33) ? 0x112d : (ACREV_GE(rev,32) ? 0x1ff : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x1ff : INVALID_ADDRESS))))))
#define ACPHY_NoiseVarDbg1_sumNvarFlt_SHIFT(rev) 0
#define ACPHY_NoiseVarDbg1_sumNvarFlt_MASK(rev)  (ACREV_GE(rev,40) ? (0xffff << ACPHY_NoiseVarDbg1_sumNvarFlt_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x3fff << ACPHY_NoiseVarDbg1_sumNvarFlt_SHIFT(rev)) : (ACREV_GE(rev,33) ? (0xffff << ACPHY_NoiseVarDbg1_sumNvarFlt_SHIFT(rev)) : (0x3fff << ACPHY_NoiseVarDbg1_sumNvarFlt_SHIFT(rev)))))

/* Register ACPHY_fdiqi_rx_abssq_data */
#define ACPHY_fdiqi_rx_abssq_data(rev)                                    (ACREV_GE(rev,32) ? 0x213 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x213 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x213 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x213 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x213 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x213))))))))))
#define ACPHY_fdiqi_rx_abssq_data_rxfdiqical_abssq_shift_data_SHIFT(rev)  0
#define ACPHY_fdiqi_rx_abssq_data_rxfdiqical_abssq_shift_data_MASK(rev)   (0xff << ACPHY_fdiqi_rx_abssq_data_rxfdiqical_abssq_shift_data_SHIFT(rev))
#define ACPHY_fdiqi_rx_abssq_data_rxfdiqical_abssq_shift_image_SHIFT(rev) 8
#define ACPHY_fdiqi_rx_abssq_data_rxfdiqical_abssq_shift_image_MASK(rev)  (0xff << ACPHY_fdiqi_rx_abssq_data_rxfdiqical_abssq_shift_image_SHIFT(rev))

/* Register ACPHY_fdiqi_rx_image_scale */
#define ACPHY_fdiqi_rx_image_scale(rev)                                        (ACREV_GE(rev,32) ? 0x214 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x214 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x214 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x214 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x214 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x214))))))))))
#define ACPHY_fdiqi_rx_image_scale_rxfdiqical_freqdomain_image_scale_lg2_SHIFT(rev) 0
#define ACPHY_fdiqi_rx_image_scale_rxfdiqical_freqdomain_image_scale_lg2_MASK(rev) (0xff << ACPHY_fdiqi_rx_image_scale_rxfdiqical_freqdomain_image_scale_lg2_SHIFT(rev))

/* Register ACPHY_fdiqi_rx_lms_symbol_count */
#define ACPHY_fdiqi_rx_lms_symbol_count(rev)                                   (ACREV_GE(rev,32) ? 0x215 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x215 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x215 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x215 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x215 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x215))))))))))
#define ACPHY_fdiqi_rx_lms_symbol_count_rxfdiqi_cal_ofdm_symbol_count_for_gearshift_SHIFT(rev) 0
#define ACPHY_fdiqi_rx_lms_symbol_count_rxfdiqi_cal_ofdm_symbol_count_for_gearshift_MASK(rev) (0xff << ACPHY_fdiqi_rx_lms_symbol_count_rxfdiqi_cal_ofdm_symbol_count_for_gearshift_SHIFT(rev))

/* Register ACPHY_fdiqi_rx_lms_mu_values */
#define ACPHY_fdiqi_rx_lms_mu_values(rev)                                   (ACREV_GE(rev,32) ? 0x216 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x216 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x216 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x216 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x216 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x216))))))))))
#define ACPHY_fdiqi_rx_lms_mu_values_rxfdiqi_cal_N_mu_lg2_SHIFT(rev)        0
#define ACPHY_fdiqi_rx_lms_mu_values_rxfdiqi_cal_N_mu_lg2_MASK(rev)         (0xff << ACPHY_fdiqi_rx_lms_mu_values_rxfdiqi_cal_N_mu_lg2_SHIFT(rev))
#define ACPHY_fdiqi_rx_lms_mu_values_rxfdiqi_cal_N_mu_lg2_second_SHIFT(rev) 8
#define ACPHY_fdiqi_rx_lms_mu_values_rxfdiqi_cal_N_mu_lg2_second_MASK(rev)  (0xff << ACPHY_fdiqi_rx_lms_mu_values_rxfdiqi_cal_N_mu_lg2_second_SHIFT(rev))

/* Register ACPHY_fdiqi_rx_controller_bits */
#define ACPHY_fdiqi_rx_controller_bits(rev)                                 (ACREV_GE(rev,32) ? 0x217 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x217 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x217 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x217 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x217 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x217))))))))))
#define ACPHY_fdiqi_rx_controller_bits_calibration_algo_type_SHIFT(rev)     0
#define ACPHY_fdiqi_rx_controller_bits_calibration_algo_type_MASK(rev)      (0x1 << ACPHY_fdiqi_rx_controller_bits_calibration_algo_type_SHIFT(rev))
#define ACPHY_fdiqi_rx_controller_bits_first_symbol_type_SHIFT(rev)         1
#define ACPHY_fdiqi_rx_controller_bits_first_symbol_type_MASK(rev)          (0x1 << ACPHY_fdiqi_rx_controller_bits_first_symbol_type_SHIFT(rev))
#define ACPHY_fdiqi_rx_controller_bits_max_no_of_symbols_SHIFT(rev)         2
#define ACPHY_fdiqi_rx_controller_bits_max_no_of_symbols_MASK(rev)          (0xff << ACPHY_fdiqi_rx_controller_bits_max_no_of_symbols_SHIFT(rev))
#define ACPHY_fdiqi_rx_controller_bits_rxfdiqi_filter_cal_enable_SHIFT(rev) 10
#define ACPHY_fdiqi_rx_controller_bits_rxfdiqi_filter_cal_enable_MASK(rev)  (0x1 << ACPHY_fdiqi_rx_controller_bits_rxfdiqi_filter_cal_enable_SHIFT(rev))

/* Register ACPHY_HwRssiIqestSampleWaitLTF */
#define ACPHY_HwRssiIqestSampleWaitLTF(rev)                     (ACREV_GE(rev,32) ? 0x273 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x273 : INVALID_ADDRESS)))
#define ACPHY_HwRssiIqestSampleWaitLTF_NumSampToWait_SHIFT(rev) 0
#define ACPHY_HwRssiIqestSampleWaitLTF_NumSampToWait_MASK(rev)  (0xffff << ACPHY_HwRssiIqestSampleWaitLTF_NumSampToWait_SHIFT(rev))

/* Register ACPHY_HwRssiIqestSampleWaitHTF */
#define ACPHY_HwRssiIqestSampleWaitHTF(rev)                     (ACREV_GE(rev,32) ? 0x274 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x274 : INVALID_ADDRESS)))
#define ACPHY_HwRssiIqestSampleWaitHTF_NumSampToWait_SHIFT(rev) 0
#define ACPHY_HwRssiIqestSampleWaitHTF_NumSampToWait_MASK(rev)  (0xffff << ACPHY_HwRssiIqestSampleWaitHTF_NumSampToWait_SHIFT(rev))

/* Register ACPHY_HwRssiIqestConst */
#define ACPHY_HwRssiIqestConst(rev)                   (ACREV_GE(rev,32) ? 0x275 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x275 : INVALID_ADDRESS)))
#define ACPHY_HwRssiIqestConst_HwRssiconst_SHIFT(rev) 0
#define ACPHY_HwRssiIqestConst_HwRssiconst_MASK(rev)  (0xff << ACPHY_HwRssiIqestConst_HwRssiconst_SHIFT(rev))

/* Register ACPHY_LDPCStatus */
#define ACPHY_LDPCStatus(rev)                        (ACREV_GE(rev,32) ? 0x2bb : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x2bb : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x2bb : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2bb : INVALID_ADDRESS)))))))
#define ACPHY_LDPCStatus_LDPCDecodeStats0_SHIFT(rev) 0
#define ACPHY_LDPCStatus_LDPCDecodeStats0_MASK(rev)  (0x1 << ACPHY_LDPCStatus_LDPCDecodeStats0_SHIFT(rev))
#define ACPHY_LDPCStatus_LDPCDecodeStats1_SHIFT(rev) 1
#define ACPHY_LDPCStatus_LDPCDecodeStats1_MASK(rev)  (0x1 << ACPHY_LDPCStatus_LDPCDecodeStats1_SHIFT(rev))
#define ACPHY_LDPCStatus_LDPCDecodeStats2_SHIFT(rev) 2
#define ACPHY_LDPCStatus_LDPCDecodeStats2_MASK(rev)  (0x1 << ACPHY_LDPCStatus_LDPCDecodeStats2_SHIFT(rev))
#define ACPHY_LDPCStatus_LDPCDecodeStats3_SHIFT(rev) 3
#define ACPHY_LDPCStatus_LDPCDecodeStats3_MASK(rev)  (0x1 << ACPHY_LDPCStatus_LDPCDecodeStats3_SHIFT(rev))
#define ACPHY_LDPCStatus_LDPCDecodeStats4_SHIFT(rev) 4
#define ACPHY_LDPCStatus_LDPCDecodeStats4_MASK(rev)  (0x1 << ACPHY_LDPCStatus_LDPCDecodeStats4_SHIFT(rev))

/* Register ACPHY_mu_a_mumimo_ltrn_dependent */
#define ACPHY_mu_a_mumimo_ltrn_dependent(rev)                                  (ACREV_GE(rev,32) ? 0x2dc : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x2dc : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x2dc : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2dc : INVALID_ADDRESS)))))))
#define ACPHY_mu_a_mumimo_ltrn_dependent_mu_a_mumimo_ltrn_dependent_log2_0_SHIFT(rev) 0
#define ACPHY_mu_a_mumimo_ltrn_dependent_mu_a_mumimo_ltrn_dependent_log2_0_MASK(rev) (0xf << ACPHY_mu_a_mumimo_ltrn_dependent_mu_a_mumimo_ltrn_dependent_log2_0_SHIFT(rev))
#define ACPHY_mu_a_mumimo_ltrn_dependent_mu_a_mumimo_ltrn_dependent_log2_1_SHIFT(rev) 4
#define ACPHY_mu_a_mumimo_ltrn_dependent_mu_a_mumimo_ltrn_dependent_log2_1_MASK(rev) (0xf << ACPHY_mu_a_mumimo_ltrn_dependent_mu_a_mumimo_ltrn_dependent_log2_1_SHIFT(rev))
#define ACPHY_mu_a_mumimo_ltrn_dependent_mu_a_mumimo_ltrn_dependent_log2_3_SHIFT(rev) 8
#define ACPHY_mu_a_mumimo_ltrn_dependent_mu_a_mumimo_ltrn_dependent_log2_3_MASK(rev) (0xf << ACPHY_mu_a_mumimo_ltrn_dependent_mu_a_mumimo_ltrn_dependent_log2_3_SHIFT(rev))
#define ACPHY_mu_a_mumimo_ltrn_dependent_mu_a_mumimo_ltrn_dependent_log2_2_SHIFT(rev) 8
#define ACPHY_mu_a_mumimo_ltrn_dependent_mu_a_mumimo_ltrn_dependent_log2_2_MASK(rev) (0xf << ACPHY_mu_a_mumimo_ltrn_dependent_mu_a_mumimo_ltrn_dependent_log2_2_SHIFT(rev))
#define ACPHY_mu_a_mumimo_ltrn_dependent_preserve_chan_interf_nss_SHIFT(rev)   12
#define ACPHY_mu_a_mumimo_ltrn_dependent_preserve_chan_interf_nss_MASK(rev)    (0x1 << ACPHY_mu_a_mumimo_ltrn_dependent_preserve_chan_interf_nss_SHIFT(rev))
#define ACPHY_mu_a_mumimo_ltrn_dependent_om_ml_metric_override_SHIFT(rev)      12
#define ACPHY_mu_a_mumimo_ltrn_dependent_om_ml_metric_override_MASK(rev)       (0x1 << ACPHY_mu_a_mumimo_ltrn_dependent_om_ml_metric_override_SHIFT(rev))
#define ACPHY_mu_a_mumimo_ltrn_dependent_om_ml_metric_overrideval_SHIFT(rev)   13
#define ACPHY_mu_a_mumimo_ltrn_dependent_om_ml_metric_overrideval_MASK(rev)    (0x3 << ACPHY_mu_a_mumimo_ltrn_dependent_om_ml_metric_overrideval_SHIFT(rev))

/* Register ACPHY_chanUpdate_ChLimitFraction0 */
#define ACPHY_chanUpdate_ChLimitFraction0(rev)                                 (ACREV_GE(rev,32) ? 0x2dd : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x2dd : INVALID_ADDRESS)))
#define ACPHY_chanUpdate_ChLimitFraction0_chanUpdate_ChLimitFraction_0_SHIFT(rev) 0
#define ACPHY_chanUpdate_ChLimitFraction0_chanUpdate_ChLimitFraction_0_MASK(rev) (0xf << ACPHY_chanUpdate_ChLimitFraction0_chanUpdate_ChLimitFraction_0_SHIFT(rev))
#define ACPHY_chanUpdate_ChLimitFraction0_chanUpdate_ChLimitFraction_1_SHIFT(rev) 4
#define ACPHY_chanUpdate_ChLimitFraction0_chanUpdate_ChLimitFraction_1_MASK(rev) (0xf << ACPHY_chanUpdate_ChLimitFraction0_chanUpdate_ChLimitFraction_1_SHIFT(rev))
#define ACPHY_chanUpdate_ChLimitFraction0_chanUpdate_ChLimitFraction_2_SHIFT(rev) 8
#define ACPHY_chanUpdate_ChLimitFraction0_chanUpdate_ChLimitFraction_2_MASK(rev) (0xf << ACPHY_chanUpdate_ChLimitFraction0_chanUpdate_ChLimitFraction_2_SHIFT(rev))
#define ACPHY_chanUpdate_ChLimitFraction0_chanUpdate_ChLimitFraction_3_SHIFT(rev) 12
#define ACPHY_chanUpdate_ChLimitFraction0_chanUpdate_ChLimitFraction_3_MASK(rev) (0xf << ACPHY_chanUpdate_ChLimitFraction0_chanUpdate_ChLimitFraction_3_SHIFT(rev))

/* Register ACPHY_chanUpdate_ChLimitFraction1 */
#define ACPHY_chanUpdate_ChLimitFraction1(rev)                                 (ACREV_GE(rev,32) ? 0x2de : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x2de : INVALID_ADDRESS)))
#define ACPHY_chanUpdate_ChLimitFraction1_chanUpdate_ChLimitFraction_4_SHIFT(rev) 0
#define ACPHY_chanUpdate_ChLimitFraction1_chanUpdate_ChLimitFraction_4_MASK(rev) (0xf << ACPHY_chanUpdate_ChLimitFraction1_chanUpdate_ChLimitFraction_4_SHIFT(rev))
#define ACPHY_chanUpdate_ChLimitFraction1_chanUpdate_ChLimitFraction_5_SHIFT(rev) 4
#define ACPHY_chanUpdate_ChLimitFraction1_chanUpdate_ChLimitFraction_5_MASK(rev) (0xf << ACPHY_chanUpdate_ChLimitFraction1_chanUpdate_ChLimitFraction_5_SHIFT(rev))

/* Register ACPHY_chanUpdate_updateScale0 */
#define ACPHY_chanUpdate_updateScale0(rev)                                     (ACREV_GE(rev,32) ? 0x2df : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x2df : INVALID_ADDRESS)))
#define ACPHY_chanUpdate_updateScale0_chanUpdate_updateScale_0_SHIFT(rev)      0
#define ACPHY_chanUpdate_updateScale0_chanUpdate_updateScale_0_MASK(rev)       (0x3 << ACPHY_chanUpdate_updateScale0_chanUpdate_updateScale_0_SHIFT(rev))
#define ACPHY_chanUpdate_updateScale0_chanUpdate_updateScale_1_SHIFT(rev)      2
#define ACPHY_chanUpdate_updateScale0_chanUpdate_updateScale_1_MASK(rev)       (0x3 << ACPHY_chanUpdate_updateScale0_chanUpdate_updateScale_1_SHIFT(rev))
#define ACPHY_chanUpdate_updateScale0_chanUpdate_updateScale_2_SHIFT(rev)      4
#define ACPHY_chanUpdate_updateScale0_chanUpdate_updateScale_2_MASK(rev)       (0x3 << ACPHY_chanUpdate_updateScale0_chanUpdate_updateScale_2_SHIFT(rev))
#define ACPHY_chanUpdate_updateScale0_chanUpdate_updateScale_3_SHIFT(rev)      6
#define ACPHY_chanUpdate_updateScale0_chanUpdate_updateScale_3_MASK(rev)       (0x3 << ACPHY_chanUpdate_updateScale0_chanUpdate_updateScale_3_SHIFT(rev))
#define ACPHY_chanUpdate_updateScale0_chanUpdate_updateScale_4_SHIFT(rev)      8
#define ACPHY_chanUpdate_updateScale0_chanUpdate_updateScale_4_MASK(rev)       (0x3 << ACPHY_chanUpdate_updateScale0_chanUpdate_updateScale_4_SHIFT(rev))
#define ACPHY_chanUpdate_updateScale0_chanUpdate_updateScale_5_SHIFT(rev)      10
#define ACPHY_chanUpdate_updateScale0_chanUpdate_updateScale_5_MASK(rev)       (0x3 << ACPHY_chanUpdate_updateScale0_chanUpdate_updateScale_5_SHIFT(rev))
#define ACPHY_chanUpdate_updateScale0_om_ml_metric_override_SHIFT(rev)         12
#define ACPHY_chanUpdate_updateScale0_om_ml_metric_override_MASK(rev)          (0x1 << ACPHY_chanUpdate_updateScale0_om_ml_metric_override_SHIFT(rev))
#define ACPHY_chanUpdate_updateScale0_om_ml_metric_overrideval_SHIFT(rev)      13
#define ACPHY_chanUpdate_updateScale0_om_ml_metric_overrideval_MASK(rev)       (0x3 << ACPHY_chanUpdate_updateScale0_om_ml_metric_overrideval_SHIFT(rev))
#define ACPHY_chanUpdate_updateScale0_mumimo_signflip_sigb_sliceroutput_chanupd_SHIFT(rev) 15
#define ACPHY_chanUpdate_updateScale0_mumimo_signflip_sigb_sliceroutput_chanupd_MASK(rev) (0x1 << ACPHY_chanUpdate_updateScale0_mumimo_signflip_sigb_sliceroutput_chanupd_SHIFT(rev))

/* Register ACPHY_crsThreshold1u0 */
#define ACPHY_crsThreshold1u0(rev)                   (ACREV_GE(rev,40) ? 0x1665 : (ACREV_GE(rev,36) ? 0x2ea : (ACREV_GE(rev,32) ? 0x1665 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x2ea : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2ea : INVALID_ADDRESS)))))))
#define ACPHY_crsThreshold1u0_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1u0_autoThresh_MASK(rev)   (0xff << ACPHY_crsThreshold1u0_autoThresh_SHIFT(rev))
#define ACPHY_crsThreshold1u0_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1u0_autoThresh2_MASK(rev)  (0xff << ACPHY_crsThreshold1u0_autoThresh2_SHIFT(rev))

/* Register ACPHY_crsThreshold2u0 */
#define ACPHY_crsThreshold2u0(rev)                      (ACREV_GE(rev,40) ? 0x1669 : (ACREV_GE(rev,36) ? 0x2eb : (ACREV_GE(rev,32) ? 0x1669 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x2eb : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2eb : INVALID_ADDRESS)))))))
#define ACPHY_crsThreshold2u0_peakThresh_SHIFT(rev)     0
#define ACPHY_crsThreshold2u0_peakThresh_MASK(rev)      (0xff << ACPHY_crsThreshold2u0_peakThresh_SHIFT(rev))
#define ACPHY_crsThreshold2u0_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold2u0_peakDiffThresh_MASK(rev)  (0xff << ACPHY_crsThreshold2u0_peakDiffThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold3u0 */
#define ACPHY_crsThreshold3u0(rev)                     (ACREV_GE(rev,40) ? 0x1671 : (ACREV_GE(rev,36) ? 0x2ec : (ACREV_GE(rev,32) ? 0x1671 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x2ec : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2ec : INVALID_ADDRESS)))))))
#define ACPHY_crsThreshold3u0_peakValThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold3u0_peakValThresh_MASK(rev)  (0xff << ACPHY_crsThreshold3u0_peakValThresh_SHIFT(rev))

/* Register ACPHY_crsControlu0 */
#define ACPHY_crsControlu0(rev)                  (ACREV_GE(rev,40) ? 0x167d : (ACREV_GE(rev,36) ? 0x2ed : (ACREV_GE(rev,32) ? 0x167d : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x2ed : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2ed : INVALID_ADDRESS)))))))
#define ACPHY_crsControlu0_muxSelect_SHIFT(rev)  0
#define ACPHY_crsControlu0_muxSelect_MASK(rev)   (0x3 << ACPHY_crsControlu0_muxSelect_SHIFT(rev))
#define ACPHY_crsControlu0_autoEnable_SHIFT(rev) 2
#define ACPHY_crsControlu0_autoEnable_MASK(rev)  (0x1 << ACPHY_crsControlu0_autoEnable_SHIFT(rev))
#define ACPHY_crsControlu0_mfEnable_SHIFT(rev)   3
#define ACPHY_crsControlu0_mfEnable_MASK(rev)    (0x1 << ACPHY_crsControlu0_mfEnable_SHIFT(rev))
#define ACPHY_crsControlu0_totEnable_SHIFT(rev)  4
#define ACPHY_crsControlu0_totEnable_MASK(rev)   (0x1 << ACPHY_crsControlu0_totEnable_SHIFT(rev))
#define ACPHY_crsControlu0_mfLessAve_SHIFT(rev)  5
#define ACPHY_crsControlu0_mfLessAve_MASK(rev)   (0x1 << ACPHY_crsControlu0_mfLessAve_SHIFT(rev))

/* Register ACPHY_crsThreshold1l0 */
#define ACPHY_crsThreshold1l0(rev)                   (ACREV_GE(rev,40) ? 0x1664 : (ACREV_GE(rev,36) ? 0x2ee : (ACREV_GE(rev,32) ? 0x1664 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x2ee : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2ee : INVALID_ADDRESS)))))))
#define ACPHY_crsThreshold1l0_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1l0_autoThresh_MASK(rev)   (0xff << ACPHY_crsThreshold1l0_autoThresh_SHIFT(rev))
#define ACPHY_crsThreshold1l0_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1l0_autoThresh2_MASK(rev)  (0xff << ACPHY_crsThreshold1l0_autoThresh2_SHIFT(rev))

/* Register ACPHY_crsThreshold2l0 */
#define ACPHY_crsThreshold2l0(rev)                      (ACREV_GE(rev,40) ? 0x1668 : (ACREV_GE(rev,36) ? 0x2ef : (ACREV_GE(rev,32) ? 0x1668 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x2ef : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2ef : INVALID_ADDRESS)))))))
#define ACPHY_crsThreshold2l0_peakThresh_SHIFT(rev)     0
#define ACPHY_crsThreshold2l0_peakThresh_MASK(rev)      (0xff << ACPHY_crsThreshold2l0_peakThresh_SHIFT(rev))
#define ACPHY_crsThreshold2l0_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold2l0_peakDiffThresh_MASK(rev)  (0xff << ACPHY_crsThreshold2l0_peakDiffThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold3l0 */
#define ACPHY_crsThreshold3l0(rev)                     (ACREV_GE(rev,40) ? 0x1670 : (ACREV_GE(rev,36) ? 0x2f0 : (ACREV_GE(rev,32) ? 0x1670 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x2f0 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2f0 : INVALID_ADDRESS)))))))
#define ACPHY_crsThreshold3l0_peakValThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold3l0_peakValThresh_MASK(rev)  (0xff << ACPHY_crsThreshold3l0_peakValThresh_SHIFT(rev))

/* Register ACPHY_crsControll0 */
#define ACPHY_crsControll0(rev)                  (ACREV_GE(rev,40) ? 0x167c : (ACREV_GE(rev,36) ? 0x2f1 : (ACREV_GE(rev,32) ? 0x167c : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x2f1 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2f1 : INVALID_ADDRESS)))))))
#define ACPHY_crsControll0_muxSelect_SHIFT(rev)  0
#define ACPHY_crsControll0_muxSelect_MASK(rev)   (0x3 << ACPHY_crsControll0_muxSelect_SHIFT(rev))
#define ACPHY_crsControll0_autoEnable_SHIFT(rev) 2
#define ACPHY_crsControll0_autoEnable_MASK(rev)  (0x1 << ACPHY_crsControll0_autoEnable_SHIFT(rev))
#define ACPHY_crsControll0_mfEnable_SHIFT(rev)   3
#define ACPHY_crsControll0_mfEnable_MASK(rev)    (0x1 << ACPHY_crsControll0_mfEnable_SHIFT(rev))
#define ACPHY_crsControll0_totEnable_SHIFT(rev)  4
#define ACPHY_crsControll0_totEnable_MASK(rev)   (0x1 << ACPHY_crsControll0_totEnable_SHIFT(rev))
#define ACPHY_crsControll0_mfLessAve_SHIFT(rev)  5
#define ACPHY_crsControll0_mfLessAve_MASK(rev)   (0x1 << ACPHY_crsControll0_mfLessAve_SHIFT(rev))

/* Register ACPHY_crsThreshold1uSub10 */
#define ACPHY_crsThreshold1uSub10(rev)                   (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x2f2 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x2f2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2f2 : INVALID_ADDRESS))))))
#define ACPHY_crsThreshold1uSub10_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1uSub10_autoThresh_MASK(rev)   (0xff << ACPHY_crsThreshold1uSub10_autoThresh_SHIFT(rev))
#define ACPHY_crsThreshold1uSub10_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1uSub10_autoThresh2_MASK(rev)  (0xff << ACPHY_crsThreshold1uSub10_autoThresh2_SHIFT(rev))

/* Register ACPHY_crsThreshold2uSub10 */
#define ACPHY_crsThreshold2uSub10(rev)                      (ACREV_GE(rev,40) ? 0x166b : (ACREV_GE(rev,36) ? 0x2f3 : (ACREV_GE(rev,32) ? 0x166b : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x2f3 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2f3 : INVALID_ADDRESS)))))))
#define ACPHY_crsThreshold2uSub10_peakThresh_SHIFT(rev)     0
#define ACPHY_crsThreshold2uSub10_peakThresh_MASK(rev)      (0xff << ACPHY_crsThreshold2uSub10_peakThresh_SHIFT(rev))
#define ACPHY_crsThreshold2uSub10_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold2uSub10_peakDiffThresh_MASK(rev)  (0xff << ACPHY_crsThreshold2uSub10_peakDiffThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold3uSub10 */
#define ACPHY_crsThreshold3uSub10(rev)                     (ACREV_GE(rev,40) ? 0x1673 : (ACREV_GE(rev,36) ? 0x2f4 : (ACREV_GE(rev,32) ? 0x1673 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x2f4 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2f4 : INVALID_ADDRESS)))))))
#define ACPHY_crsThreshold3uSub10_peakValThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold3uSub10_peakValThresh_MASK(rev)  (0xff << ACPHY_crsThreshold3uSub10_peakValThresh_SHIFT(rev))

/* Register ACPHY_crsControluSub10 */
#define ACPHY_crsControluSub10(rev)                  (ACREV_GE(rev,40) ? 0x167f : (ACREV_GE(rev,36) ? 0x2f5 : (ACREV_GE(rev,32) ? 0x167f : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x2f5 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2f5 : INVALID_ADDRESS)))))))
#define ACPHY_crsControluSub10_muxSelect_SHIFT(rev)  0
#define ACPHY_crsControluSub10_muxSelect_MASK(rev)   (0x3 << ACPHY_crsControluSub10_muxSelect_SHIFT(rev))
#define ACPHY_crsControluSub10_autoEnable_SHIFT(rev) 2
#define ACPHY_crsControluSub10_autoEnable_MASK(rev)  (0x1 << ACPHY_crsControluSub10_autoEnable_SHIFT(rev))
#define ACPHY_crsControluSub10_mfEnable_SHIFT(rev)   3
#define ACPHY_crsControluSub10_mfEnable_MASK(rev)    (0x1 << ACPHY_crsControluSub10_mfEnable_SHIFT(rev))
#define ACPHY_crsControluSub10_totEnable_SHIFT(rev)  4
#define ACPHY_crsControluSub10_totEnable_MASK(rev)   (0x1 << ACPHY_crsControluSub10_totEnable_SHIFT(rev))
#define ACPHY_crsControluSub10_mfLessAve_SHIFT(rev)  5
#define ACPHY_crsControluSub10_mfLessAve_MASK(rev)   (0x1 << ACPHY_crsControluSub10_mfLessAve_SHIFT(rev))

/* Register ACPHY_crsThreshold1lSub10 */
#define ACPHY_crsThreshold1lSub10(rev)                   (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x2f6 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x2f6 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2f6 : INVALID_ADDRESS))))))
#define ACPHY_crsThreshold1lSub10_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1lSub10_autoThresh_MASK(rev)   (0xff << ACPHY_crsThreshold1lSub10_autoThresh_SHIFT(rev))
#define ACPHY_crsThreshold1lSub10_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1lSub10_autoThresh2_MASK(rev)  (0xff << ACPHY_crsThreshold1lSub10_autoThresh2_SHIFT(rev))

/* Register ACPHY_crsThreshold2lSub10 */
#define ACPHY_crsThreshold2lSub10(rev)                      (ACREV_GE(rev,40) ? 0x166a : (ACREV_GE(rev,36) ? 0x2f7 : (ACREV_GE(rev,32) ? 0x166a : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x2f7 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2f7 : INVALID_ADDRESS)))))))
#define ACPHY_crsThreshold2lSub10_peakThresh_SHIFT(rev)     0
#define ACPHY_crsThreshold2lSub10_peakThresh_MASK(rev)      (0xff << ACPHY_crsThreshold2lSub10_peakThresh_SHIFT(rev))
#define ACPHY_crsThreshold2lSub10_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold2lSub10_peakDiffThresh_MASK(rev)  (0xff << ACPHY_crsThreshold2lSub10_peakDiffThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold3lSub10 */
#define ACPHY_crsThreshold3lSub10(rev)                     (ACREV_GE(rev,40) ? 0x1672 : (ACREV_GE(rev,36) ? 0x2f8 : (ACREV_GE(rev,32) ? 0x1672 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x2f8 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2f8 : INVALID_ADDRESS)))))))
#define ACPHY_crsThreshold3lSub10_peakValThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold3lSub10_peakValThresh_MASK(rev)  (0xff << ACPHY_crsThreshold3lSub10_peakValThresh_SHIFT(rev))

/* Register ACPHY_crsControllSub10 */
#define ACPHY_crsControllSub10(rev)                  (ACREV_GE(rev,40) ? 0x167e : (ACREV_GE(rev,36) ? 0x2f9 : (ACREV_GE(rev,32) ? 0x167e : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x2f9 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2f9 : INVALID_ADDRESS)))))))
#define ACPHY_crsControllSub10_muxSelect_SHIFT(rev)  0
#define ACPHY_crsControllSub10_muxSelect_MASK(rev)   (0x3 << ACPHY_crsControllSub10_muxSelect_SHIFT(rev))
#define ACPHY_crsControllSub10_autoEnable_SHIFT(rev) 2
#define ACPHY_crsControllSub10_autoEnable_MASK(rev)  (0x1 << ACPHY_crsControllSub10_autoEnable_SHIFT(rev))
#define ACPHY_crsControllSub10_mfEnable_SHIFT(rev)   3
#define ACPHY_crsControllSub10_mfEnable_MASK(rev)    (0x1 << ACPHY_crsControllSub10_mfEnable_SHIFT(rev))
#define ACPHY_crsControllSub10_totEnable_SHIFT(rev)  4
#define ACPHY_crsControllSub10_totEnable_MASK(rev)   (0x1 << ACPHY_crsControllSub10_totEnable_SHIFT(rev))
#define ACPHY_crsControllSub10_mfLessAve_SHIFT(rev)  5
#define ACPHY_crsControllSub10_mfLessAve_MASK(rev)   (0x1 << ACPHY_crsControllSub10_mfLessAve_SHIFT(rev))

/* Register ACPHY_StrWaitTime20U0 */
#define ACPHY_StrWaitTime20U0(rev)                      (ACREV_GE(rev,40) ? 0x1699 : (ACREV_GE(rev,36) ? 0x2fe : (ACREV_GE(rev,32) ? 0x1699 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x2fe : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2fe : INVALID_ADDRESS)))))))
#define ACPHY_StrWaitTime20U0_strWaitTime20U_SHIFT(rev) 0
#define ACPHY_StrWaitTime20U0_strWaitTime20U_MASK(rev)  (0x3ff << ACPHY_StrWaitTime20U0_strWaitTime20U_SHIFT(rev))

/* Register ACPHY_StrWaitTime20L0 */
#define ACPHY_StrWaitTime20L0(rev)                      (ACREV_GE(rev,40) ? 0x1698 : (ACREV_GE(rev,36) ? 0x2ff : (ACREV_GE(rev,32) ? 0x1698 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x2ff : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2ff : INVALID_ADDRESS)))))))
#define ACPHY_StrWaitTime20L0_strWaitTime20L_SHIFT(rev) 0
#define ACPHY_StrWaitTime20L0_strWaitTime20L_MASK(rev)  (0x3ff << ACPHY_StrWaitTime20L0_strWaitTime20L_SHIFT(rev))

/* Register ACPHY_StrWaitTime20USub10 */
#define ACPHY_StrWaitTime20USub10(rev)                          (ACREV_GE(rev,40) ? 0x169b : (ACREV_GE(rev,36) ? 0x300 : (ACREV_GE(rev,32) ? 0x169b : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x300 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x300 : INVALID_ADDRESS)))))))
#define ACPHY_StrWaitTime20USub10_strWaitTime20USub1_SHIFT(rev) 0
#define ACPHY_StrWaitTime20USub10_strWaitTime20USub1_MASK(rev)  (0x3ff << ACPHY_StrWaitTime20USub10_strWaitTime20USub1_SHIFT(rev))

/* Register ACPHY_StrWaitTime20LSub10 */
#define ACPHY_StrWaitTime20LSub10(rev)                          (ACREV_GE(rev,40) ? 0x169a : (ACREV_GE(rev,36) ? 0x301 : (ACREV_GE(rev,32) ? 0x169a : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x301 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x301 : INVALID_ADDRESS)))))))
#define ACPHY_StrWaitTime20LSub10_strWaitTime20LSub1_SHIFT(rev) 0
#define ACPHY_StrWaitTime20LSub10_strWaitTime20LSub1_MASK(rev)  (0x3ff << ACPHY_StrWaitTime20LSub10_strWaitTime20LSub1_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold1l0 */
#define ACPHY_crshighpowThreshold1l0(rev)                            (ACREV_GE(rev,40) ? 0x1678 : (ACREV_GE(rev,36) ? 0x302 : (ACREV_GE(rev,32) ? 0x1678 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x302 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x302 : INVALID_ADDRESS)))))))
#define ACPHY_crshighpowThreshold1l0_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_crshighpowThreshold1l0_highpowpeakValThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold1l0_highpowpeakValThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold1l0_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_crshighpowThreshold1l0_highpowautoThresh2_MASK(rev)    (0xff << ACPHY_crshighpowThreshold1l0_highpowautoThresh2_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold2l0 */
#define ACPHY_crshighpowThreshold2l0(rev)                             (ACREV_GE(rev,40) ? 0x166c : (ACREV_GE(rev,36) ? 0x303 : (ACREV_GE(rev,32) ? 0x166c : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x303 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x303 : INVALID_ADDRESS)))))))
#define ACPHY_crshighpowThreshold2l0_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_crshighpowThreshold2l0_highpowpeakThresh_MASK(rev)      (0xff << ACPHY_crshighpowThreshold2l0_highpowpeakThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold2l0_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_crshighpowThreshold2l0_highpowpeakDiffThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold2l0_highpowpeakDiffThresh_SHIFT(rev))

/* Register ACPHY_crshighlowpowThresholdl0 */
#define ACPHY_crshighlowpowThresholdl0(rev)                         (ACREV_GE(rev,40) ? 0x1674 : (ACREV_GE(rev,36) ? 0x304 : (ACREV_GE(rev,32) ? 0x1674 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x304 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x304 : INVALID_ADDRESS)))))))
#define ACPHY_crshighlowpowThresholdl0_high2lowpowThresh_SHIFT(rev) 0
#define ACPHY_crshighlowpowThresholdl0_high2lowpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdl0_high2lowpowThresh_SHIFT(rev))
#define ACPHY_crshighlowpowThresholdl0_low2highpowThresh_SHIFT(rev) 8
#define ACPHY_crshighlowpowThresholdl0_low2highpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdl0_low2highpowThresh_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold1u0 */
#define ACPHY_crshighpowThreshold1u0(rev)                            (ACREV_GE(rev,40) ? 0x1679 : (ACREV_GE(rev,36) ? 0x305 : (ACREV_GE(rev,32) ? 0x1679 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x305 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x305 : INVALID_ADDRESS)))))))
#define ACPHY_crshighpowThreshold1u0_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_crshighpowThreshold1u0_highpowpeakValThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold1u0_highpowpeakValThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold1u0_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_crshighpowThreshold1u0_highpowautoThresh2_MASK(rev)    (0xff << ACPHY_crshighpowThreshold1u0_highpowautoThresh2_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold2u0 */
#define ACPHY_crshighpowThreshold2u0(rev)                             (ACREV_GE(rev,40) ? 0x166d : (ACREV_GE(rev,36) ? 0x306 : (ACREV_GE(rev,32) ? 0x166d : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x306 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x306 : INVALID_ADDRESS)))))))
#define ACPHY_crshighpowThreshold2u0_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_crshighpowThreshold2u0_highpowpeakThresh_MASK(rev)      (0xff << ACPHY_crshighpowThreshold2u0_highpowpeakThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold2u0_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_crshighpowThreshold2u0_highpowpeakDiffThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold2u0_highpowpeakDiffThresh_SHIFT(rev))

/* Register ACPHY_crshighlowpowThresholdu0 */
#define ACPHY_crshighlowpowThresholdu0(rev)                         (ACREV_GE(rev,40) ? 0x1675 : (ACREV_GE(rev,36) ? 0x307 : (ACREV_GE(rev,32) ? 0x1675 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x307 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x307 : INVALID_ADDRESS)))))))
#define ACPHY_crshighlowpowThresholdu0_high2lowpowThresh_SHIFT(rev) 0
#define ACPHY_crshighlowpowThresholdu0_high2lowpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdu0_high2lowpowThresh_SHIFT(rev))
#define ACPHY_crshighlowpowThresholdu0_low2highpowThresh_SHIFT(rev) 8
#define ACPHY_crshighlowpowThresholdu0_low2highpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdu0_low2highpowThresh_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold1lSub10 */
#define ACPHY_crshighpowThreshold1lSub10(rev)                            (ACREV_GE(rev,40) ? 0x167a : (ACREV_GE(rev,36) ? 0x308 : (ACREV_GE(rev,32) ? 0x167a : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x308 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x308 : INVALID_ADDRESS)))))))
#define ACPHY_crshighpowThreshold1lSub10_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_crshighpowThreshold1lSub10_highpowpeakValThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold1lSub10_highpowpeakValThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold1lSub10_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_crshighpowThreshold1lSub10_highpowautoThresh2_MASK(rev)    (0xff << ACPHY_crshighpowThreshold1lSub10_highpowautoThresh2_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold2lSub10 */
#define ACPHY_crshighpowThreshold2lSub10(rev)                             (ACREV_GE(rev,40) ? 0x166e : (ACREV_GE(rev,36) ? 0x309 : (ACREV_GE(rev,32) ? 0x166e : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x309 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x309 : INVALID_ADDRESS)))))))
#define ACPHY_crshighpowThreshold2lSub10_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_crshighpowThreshold2lSub10_highpowpeakThresh_MASK(rev)      (0xff << ACPHY_crshighpowThreshold2lSub10_highpowpeakThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold2lSub10_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_crshighpowThreshold2lSub10_highpowpeakDiffThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold2lSub10_highpowpeakDiffThresh_SHIFT(rev))

/* Register ACPHY_crshighlowpowThresholdlSub10 */
#define ACPHY_crshighlowpowThresholdlSub10(rev)                         (ACREV_GE(rev,40) ? 0x1676 : (ACREV_GE(rev,36) ? 0x30a : (ACREV_GE(rev,32) ? 0x1676 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x30a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x30a : INVALID_ADDRESS)))))))
#define ACPHY_crshighlowpowThresholdlSub10_high2lowpowThresh_SHIFT(rev) 0
#define ACPHY_crshighlowpowThresholdlSub10_high2lowpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdlSub10_high2lowpowThresh_SHIFT(rev))
#define ACPHY_crshighlowpowThresholdlSub10_low2highpowThresh_SHIFT(rev) 8
#define ACPHY_crshighlowpowThresholdlSub10_low2highpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdlSub10_low2highpowThresh_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold1uSub10 */
#define ACPHY_crshighpowThreshold1uSub10(rev)                            (ACREV_GE(rev,40) ? 0x167b : (ACREV_GE(rev,36) ? 0x30b : (ACREV_GE(rev,32) ? 0x167b : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x30b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x30b : INVALID_ADDRESS)))))))
#define ACPHY_crshighpowThreshold1uSub10_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_crshighpowThreshold1uSub10_highpowpeakValThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold1uSub10_highpowpeakValThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold1uSub10_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_crshighpowThreshold1uSub10_highpowautoThresh2_MASK(rev)    (0xff << ACPHY_crshighpowThreshold1uSub10_highpowautoThresh2_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold2uSub10 */
#define ACPHY_crshighpowThreshold2uSub10(rev)                             (ACREV_GE(rev,40) ? 0x166f : (ACREV_GE(rev,36) ? 0x30c : (ACREV_GE(rev,32) ? 0x166f : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x30c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x30c : INVALID_ADDRESS)))))))
#define ACPHY_crshighpowThreshold2uSub10_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_crshighpowThreshold2uSub10_highpowpeakThresh_MASK(rev)      (0xff << ACPHY_crshighpowThreshold2uSub10_highpowpeakThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold2uSub10_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_crshighpowThreshold2uSub10_highpowpeakDiffThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold2uSub10_highpowpeakDiffThresh_SHIFT(rev))

/* Register ACPHY_crshighlowpowThresholduSub10 */
#define ACPHY_crshighlowpowThresholduSub10(rev)                         (ACREV_GE(rev,40) ? 0x1677 : (ACREV_GE(rev,36) ? 0x30d : (ACREV_GE(rev,32) ? 0x1677 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x30d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x30d : INVALID_ADDRESS)))))))
#define ACPHY_crshighlowpowThresholduSub10_high2lowpowThresh_SHIFT(rev) 0
#define ACPHY_crshighlowpowThresholduSub10_high2lowpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholduSub10_high2lowpowThresh_SHIFT(rev))
#define ACPHY_crshighlowpowThresholduSub10_low2highpowThresh_SHIFT(rev) 8
#define ACPHY_crshighlowpowThresholduSub10_low2highpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholduSub10_low2highpowThresh_SHIFT(rev))

/* Register ACPHY_STRCtrl20U0 */
#define ACPHY_STRCtrl20U0(rev)                      (ACREV_GE(rev,40) ? 0x1685 : (ACREV_GE(rev,36) ? 0x314 : (ACREV_GE(rev,32) ? 0x1685 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x314 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x314 : INVALID_ADDRESS)))))))
#define ACPHY_STRCtrl20U0_stren_SHIFT(rev)          15
#define ACPHY_STRCtrl20U0_stren_MASK(rev)           (0x1 << ACPHY_STRCtrl20U0_stren_SHIFT(rev))
#define ACPHY_STRCtrl20U0_strminmaxCount_SHIFT(rev) 8
#define ACPHY_STRCtrl20U0_strminmaxCount_MASK(rev)  (0x3f << ACPHY_STRCtrl20U0_strminmaxCount_SHIFT(rev))
#define ACPHY_STRCtrl20U0_strMaxThresh_SHIFT(rev)   4
#define ACPHY_STRCtrl20U0_strMaxThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20U0_strMaxThresh_SHIFT(rev))
#define ACPHY_STRCtrl20U0_strMinThresh_SHIFT(rev)   0
#define ACPHY_STRCtrl20U0_strMinThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20U0_strMinThresh_SHIFT(rev))

/* Register ACPHY_STRCtrl20L0 */
#define ACPHY_STRCtrl20L0(rev)                      (ACREV_GE(rev,40) ? 0x1684 : (ACREV_GE(rev,36) ? 0x315 : (ACREV_GE(rev,32) ? 0x1684 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x315 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x315 : INVALID_ADDRESS)))))))
#define ACPHY_STRCtrl20L0_stren_SHIFT(rev)          15
#define ACPHY_STRCtrl20L0_stren_MASK(rev)           (0x1 << ACPHY_STRCtrl20L0_stren_SHIFT(rev))
#define ACPHY_STRCtrl20L0_strminmaxCount_SHIFT(rev) 8
#define ACPHY_STRCtrl20L0_strminmaxCount_MASK(rev)  (0x3f << ACPHY_STRCtrl20L0_strminmaxCount_SHIFT(rev))
#define ACPHY_STRCtrl20L0_strMaxThresh_SHIFT(rev)   4
#define ACPHY_STRCtrl20L0_strMaxThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20L0_strMaxThresh_SHIFT(rev))
#define ACPHY_STRCtrl20L0_strMinThresh_SHIFT(rev)   0
#define ACPHY_STRCtrl20L0_strMinThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20L0_strMinThresh_SHIFT(rev))

/* Register ACPHY_STRCtrl20USub10 */
#define ACPHY_STRCtrl20USub10(rev)                      (ACREV_GE(rev,40) ? 0x1687 : (ACREV_GE(rev,36) ? 0x316 : (ACREV_GE(rev,32) ? 0x1687 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x316 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x316 : INVALID_ADDRESS)))))))
#define ACPHY_STRCtrl20USub10_stren_SHIFT(rev)          15
#define ACPHY_STRCtrl20USub10_stren_MASK(rev)           (0x1 << ACPHY_STRCtrl20USub10_stren_SHIFT(rev))
#define ACPHY_STRCtrl20USub10_strminmaxCount_SHIFT(rev) 8
#define ACPHY_STRCtrl20USub10_strminmaxCount_MASK(rev)  (0x3f << ACPHY_STRCtrl20USub10_strminmaxCount_SHIFT(rev))
#define ACPHY_STRCtrl20USub10_strMaxThresh_SHIFT(rev)   4
#define ACPHY_STRCtrl20USub10_strMaxThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20USub10_strMaxThresh_SHIFT(rev))
#define ACPHY_STRCtrl20USub10_strMinThresh_SHIFT(rev)   0
#define ACPHY_STRCtrl20USub10_strMinThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20USub10_strMinThresh_SHIFT(rev))

/* Register ACPHY_STRCtrl20LSub10 */
#define ACPHY_STRCtrl20LSub10(rev)                      (ACREV_GE(rev,40) ? 0x1686 : (ACREV_GE(rev,36) ? 0x317 : (ACREV_GE(rev,32) ? 0x1686 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x317 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x317 : INVALID_ADDRESS)))))))
#define ACPHY_STRCtrl20LSub10_stren_SHIFT(rev)          15
#define ACPHY_STRCtrl20LSub10_stren_MASK(rev)           (0x1 << ACPHY_STRCtrl20LSub10_stren_SHIFT(rev))
#define ACPHY_STRCtrl20LSub10_strminmaxCount_SHIFT(rev) 8
#define ACPHY_STRCtrl20LSub10_strminmaxCount_MASK(rev)  (0x3f << ACPHY_STRCtrl20LSub10_strminmaxCount_SHIFT(rev))
#define ACPHY_STRCtrl20LSub10_strMaxThresh_SHIFT(rev)   4
#define ACPHY_STRCtrl20LSub10_strMaxThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20LSub10_strMaxThresh_SHIFT(rev))
#define ACPHY_STRCtrl20LSub10_strMinThresh_SHIFT(rev)   0
#define ACPHY_STRCtrl20LSub10_strMinThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20LSub10_strMinThresh_SHIFT(rev))

/* Register ACPHY_STRPwrThreshU0 */
#define ACPHY_STRPwrThreshU0(rev)                    (ACREV_GE(rev,40) ? 0x1681 : (ACREV_GE(rev,36) ? 0x318 : (ACREV_GE(rev,32) ? 0x1681 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x318 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x318 : INVALID_ADDRESS)))))))
#define ACPHY_STRPwrThreshU0_strPwrThresh_SHIFT(rev) 0
#define ACPHY_STRPwrThreshU0_strPwrThresh_MASK(rev)  (0xff << ACPHY_STRPwrThreshU0_strPwrThresh_SHIFT(rev))

/* Register ACPHY_STRPwrThreshL0 */
#define ACPHY_STRPwrThreshL0(rev)                    (ACREV_GE(rev,40) ? 0x1680 : (ACREV_GE(rev,36) ? 0x319 : (ACREV_GE(rev,32) ? 0x1680 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x319 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x319 : INVALID_ADDRESS)))))))
#define ACPHY_STRPwrThreshL0_strPwrThresh_SHIFT(rev) 0
#define ACPHY_STRPwrThreshL0_strPwrThresh_MASK(rev)  (0xff << ACPHY_STRPwrThreshL0_strPwrThresh_SHIFT(rev))

/* Register ACPHY_STRPwrThreshUSub10 */
#define ACPHY_STRPwrThreshUSub10(rev)                    (ACREV_GE(rev,40) ? 0x1683 : (ACREV_GE(rev,36) ? 0x31a : (ACREV_GE(rev,32) ? 0x1683 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x31a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x31a : INVALID_ADDRESS)))))))
#define ACPHY_STRPwrThreshUSub10_strPwrThresh_SHIFT(rev) 0
#define ACPHY_STRPwrThreshUSub10_strPwrThresh_MASK(rev)  (0xff << ACPHY_STRPwrThreshUSub10_strPwrThresh_SHIFT(rev))

/* Register ACPHY_STRPwrThreshLSub10 */
#define ACPHY_STRPwrThreshLSub10(rev)                    (ACREV_GE(rev,40) ? 0x1682 : (ACREV_GE(rev,36) ? 0x31b : (ACREV_GE(rev,32) ? 0x1682 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x31b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x31b : INVALID_ADDRESS)))))))
#define ACPHY_STRPwrThreshLSub10_strPwrThresh_SHIFT(rev) 0
#define ACPHY_STRPwrThreshLSub10_strPwrThresh_MASK(rev)  (0xff << ACPHY_STRPwrThreshLSub10_strPwrThresh_SHIFT(rev))

/* Register ACPHY_crsacidetectThreshl0 */
#define ACPHY_crsacidetectThreshl0(rev)                       (ACREV_GE(rev,40) ? 0x1660 : (ACREV_GE(rev,36) ? 0x31c : (ACREV_GE(rev,32) ? 0x1660 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x31c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x31c : INVALID_ADDRESS)))))))
#define ACPHY_crsacidetectThreshl0_acidetectThresh_SHIFT(rev) 0
#define ACPHY_crsacidetectThreshl0_acidetectThresh_MASK(rev)  (0xffff << ACPHY_crsacidetectThreshl0_acidetectThresh_SHIFT(rev))

/* Register ACPHY_crsacidetectThreshu0 */
#define ACPHY_crsacidetectThreshu0(rev)                       (ACREV_GE(rev,40) ? 0x1661 : (ACREV_GE(rev,36) ? 0x31d : (ACREV_GE(rev,32) ? 0x1661 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x31d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x31d : INVALID_ADDRESS)))))))
#define ACPHY_crsacidetectThreshu0_acidetectThresh_SHIFT(rev) 0
#define ACPHY_crsacidetectThreshu0_acidetectThresh_MASK(rev)  (0xffff << ACPHY_crsacidetectThreshu0_acidetectThresh_SHIFT(rev))

/* Register ACPHY_crsacidetectThreshlSub10 */
#define ACPHY_crsacidetectThreshlSub10(rev)                       (ACREV_GE(rev,40) ? 0x1662 : (ACREV_GE(rev,36) ? 0x31e : (ACREV_GE(rev,32) ? 0x1662 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x31e : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x31e : INVALID_ADDRESS)))))))
#define ACPHY_crsacidetectThreshlSub10_acidetectThresh_SHIFT(rev) 0
#define ACPHY_crsacidetectThreshlSub10_acidetectThresh_MASK(rev)  (0xffff << ACPHY_crsacidetectThreshlSub10_acidetectThresh_SHIFT(rev))

/* Register ACPHY_crsacidetectThreshuSub10 */
#define ACPHY_crsacidetectThreshuSub10(rev)                       (ACREV_GE(rev,40) ? 0x1663 : (ACREV_GE(rev,36) ? 0x31f : (ACREV_GE(rev,32) ? 0x1663 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x31f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x31f : INVALID_ADDRESS)))))))
#define ACPHY_crsacidetectThreshuSub10_acidetectThresh_SHIFT(rev) 0
#define ACPHY_crsacidetectThreshuSub10_acidetectThresh_MASK(rev)  (0xffff << ACPHY_crsacidetectThreshuSub10_acidetectThresh_SHIFT(rev))

/* Register ACPHY_ClassifierCtrl_80p80 */
#define ACPHY_ClassifierCtrl_80p80(rev)                          (ACREV_GE(rev,32) ? 0x320 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x320 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x320 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x320 : INVALID_ADDRESS)))))))
#define ACPHY_ClassifierCtrl_80p80_prim_sel_hi_SHIFT(rev)        0
#define ACPHY_ClassifierCtrl_80p80_prim_sel_hi_MASK(rev)         (0x1 << ACPHY_ClassifierCtrl_80p80_prim_sel_hi_SHIFT(rev))
#define ACPHY_ClassifierCtrl_80p80_mask20S_sel_hi_SHIFT(rev)     1
#define ACPHY_ClassifierCtrl_80p80_mask20S_sel_hi_MASK(rev)      (0x1 << ACPHY_ClassifierCtrl_80p80_mask20S_sel_hi_SHIFT(rev))
#define ACPHY_ClassifierCtrl_80p80_forceFinalClass_hi_SHIFT(rev) 2
#define ACPHY_ClassifierCtrl_80p80_forceFinalClass_hi_MASK(rev)  (0xf << ACPHY_ClassifierCtrl_80p80_forceFinalClass_hi_SHIFT(rev))
#define ACPHY_ClassifierCtrl_80p80_forceFrontClass_hi_SHIFT(rev) 6
#define ACPHY_ClassifierCtrl_80p80_forceFrontClass_hi_MASK(rev)  (0xf << ACPHY_ClassifierCtrl_80p80_forceFrontClass_hi_SHIFT(rev))

/* Register ACPHY_drop20sCtrl4 */
#define ACPHY_drop20sCtrl4(rev)                             (ACREV_GE(rev,32) ? 0x35b : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x35b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x35b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x35b : INVALID_ADDRESS)))))))
#define ACPHY_drop20sCtrl4_count20sSymCntLimitEn_SHIFT(rev) 7
#define ACPHY_drop20sCtrl4_count20sSymCntLimitEn_MASK(rev)  (0x1 << ACPHY_drop20sCtrl4_count20sSymCntLimitEn_SHIFT(rev))
#define ACPHY_drop20sCtrl4_count20sSymCntLimit_SHIFT(rev)   0
#define ACPHY_drop20sCtrl4_count20sSymCntLimit_MASK(rev)    (0x7f << ACPHY_drop20sCtrl4_count20sSymCntLimit_SHIFT(rev))

/* Register ACPHY_FrontEndDebug_80p80 */
#define ACPHY_FrontEndDebug_80p80(rev)                       (ACREV_GE(rev,32) ? 0x365 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x365 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x365 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x365 : INVALID_ADDRESS)))))))
#define ACPHY_FrontEndDebug_80p80_initialClass_hi_SHIFT(rev) 0
#define ACPHY_FrontEndDebug_80p80_initialClass_hi_MASK(rev)  (0xf << ACPHY_FrontEndDebug_80p80_initialClass_hi_SHIFT(rev))
#define ACPHY_FrontEndDebug_80p80_finalClass_hi_SHIFT(rev)   4
#define ACPHY_FrontEndDebug_80p80_finalClass_hi_MASK(rev)    (0xf << ACPHY_FrontEndDebug_80p80_finalClass_hi_SHIFT(rev))

/* Register ACPHY_pktprocdebug3 */
#define ACPHY_pktprocdebug3(rev)                   (ACREV_GE(rev,32) ? 0x366 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x366 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x366 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x366 : INVALID_ADDRESS)))))))
#define ACPHY_pktprocdebug3_fback_160_SHIFT(rev)   0
#define ACPHY_pktprocdebug3_fback_160_MASK(rev)    (0xff << ACPHY_pktprocdebug3_fback_160_SHIFT(rev))
#define ACPHY_pktprocdebug3_fback40_160_SHIFT(rev) 8
#define ACPHY_pktprocdebug3_fback40_160_MASK(rev)  (0xff << ACPHY_pktprocdebug3_fback40_160_SHIFT(rev))

/* Register ACPHY_pktprocdebug4 */
#define ACPHY_pktprocdebug4(rev)                     (ACREV_GE(rev,32) ? 0x367 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x367 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x367 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x367 : INVALID_ADDRESS)))))))
#define ACPHY_pktprocdebug4_pktprocbw_160_SHIFT(rev) 0
#define ACPHY_pktprocdebug4_pktprocbw_160_MASK(rev)  (0xff << ACPHY_pktprocdebug4_pktprocbw_160_SHIFT(rev))
#define ACPHY_pktprocdebug4_fback80_SHIFT(rev)       8
#define ACPHY_pktprocdebug4_fback80_MASK(rev)        (0xff << ACPHY_pktprocdebug4_fback80_SHIFT(rev))

/* Register ACPHY_TableBasedAGCcntrlA */
#define ACPHY_TableBasedAGCcntrlA(rev)                                    (ACREV_GE(rev,40) ? 0x11e0 : (ACREV_GE(rev,36) ? 0x368 : (ACREV_GE(rev,33) ? 0x11e0 : (ACREV_GE(rev,32) ? 0x368 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x368 : INVALID_ADDRESS))))))
#define ACPHY_TableBasedAGCcntrlA_TabeBasedAgcEn_SHIFT(rev)               0
#define ACPHY_TableBasedAGCcntrlA_TabeBasedAgcEn_MASK(rev)                (0x1 << ACPHY_TableBasedAGCcntrlA_TabeBasedAgcEn_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlA_UsePostAciPwr_SHIFT(rev)                1
#define ACPHY_TableBasedAGCcntrlA_UsePostAciPwr_MASK(rev)                 (0x1 << ACPHY_TableBasedAGCcntrlA_UsePostAciPwr_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlA_UsePostAciPwrForStats_SHIFT(rev)        (ACREV_GE(rev,40) ? 8 : (ACREV_GE(rev,36) ? 2 : (ACREV_GE(rev,33) ? 8 : (ACREV_GE(rev,32) ? 2 : 2))))
#define ACPHY_TableBasedAGCcntrlA_UsePostAciPwrForStats_MASK(rev)         (0x1 << ACPHY_TableBasedAGCcntrlA_UsePostAciPwrForStats_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlA_rxpwr_dB_to_ADC_input_dBm_SHIFT(rev)    8
#define ACPHY_TableBasedAGCcntrlA_rxpwr_dB_to_ADC_input_dBm_MASK(rev)     (0xff << ACPHY_TableBasedAGCcntrlA_rxpwr_dB_to_ADC_input_dBm_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlA_AGC_OFDM_use_LUTAGC_SHIFT(rev)          0
#define ACPHY_TableBasedAGCcntrlA_AGC_OFDM_use_LUTAGC_MASK(rev)           (0x1 << ACPHY_TableBasedAGCcntrlA_AGC_OFDM_use_LUTAGC_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlA_AGC_DSSS_CCK_use_LUTAGC_SHIFT(rev)      1
#define ACPHY_TableBasedAGCcntrlA_AGC_DSSS_CCK_use_LUTAGC_MASK(rev)       (0x1 << ACPHY_TableBasedAGCcntrlA_AGC_DSSS_CCK_use_LUTAGC_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlA_LUTAGC_pwr_for_ana_gain_SHIFT(rev)      2
#define ACPHY_TableBasedAGCcntrlA_LUTAGC_pwr_for_ana_gain_MASK(rev)       (0x7 << ACPHY_TableBasedAGCcntrlA_LUTAGC_pwr_for_ana_gain_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlA_LUTAGC_pwr_for_total_gain_SHIFT(rev)    5
#define ACPHY_TableBasedAGCcntrlA_LUTAGC_pwr_for_total_gain_MASK(rev)     (0x7 << ACPHY_TableBasedAGCcntrlA_LUTAGC_pwr_for_total_gain_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlA_UseNormPwrForGainCompute_SHIFT(rev)     (ACREV_GE(rev,40) ? 9 : 3)
#define ACPHY_TableBasedAGCcntrlA_UseNormPwrForGainCompute_MASK(rev)      (0x1 << ACPHY_TableBasedAGCcntrlA_UseNormPwrForGainCompute_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlA_userxpwr_latched_method2_SHIFT(rev)     (ACREV_GE(rev,40) ? 10 : 4)
#define ACPHY_TableBasedAGCcntrlA_userxpwr_latched_method2_MASK(rev)      (0x1 << ACPHY_TableBasedAGCcntrlA_userxpwr_latched_method2_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlA_freeze_analog_on_HT_SHIFT(rev)          11
#define ACPHY_TableBasedAGCcntrlA_freeze_analog_on_HT_MASK(rev)           (0x1 << ACPHY_TableBasedAGCcntrlA_freeze_analog_on_HT_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlA_enHilbert_for_htpkt_TableAGC_SHIFT(rev) 12
#define ACPHY_TableBasedAGCcntrlA_enHilbert_for_htpkt_TableAGC_MASK(rev)  (0x1 << ACPHY_TableBasedAGCcntrlA_enHilbert_for_htpkt_TableAGC_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlA_enable_clip_backoff_SHIFT(rev)          13
#define ACPHY_TableBasedAGCcntrlA_enable_clip_backoff_MASK(rev)           (0x1 << ACPHY_TableBasedAGCcntrlA_enable_clip_backoff_SHIFT(rev))

/* Register ACPHY_TableBasedAGCcntrlB */
#define ACPHY_TableBasedAGCcntrlB(rev)                                  (ACREV_GE(rev,40) ? 0x11e1 : (ACREV_GE(rev,36) ? 0x369 : (ACREV_GE(rev,33) ? 0x11e1 : (ACREV_GE(rev,32) ? 0x369 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x369 : INVALID_ADDRESS))))))
#define ACPHY_TableBasedAGCcntrlB_tbl_idx_offset_SHIFT(rev)             0
#define ACPHY_TableBasedAGCcntrlB_tbl_idx_offset_MASK(rev)              (0xff << ACPHY_TableBasedAGCcntrlB_tbl_idx_offset_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlB_tdl_idx_offset_ht_pkt_gain_SHIFT(rev) 8
#define ACPHY_TableBasedAGCcntrlB_tdl_idx_offset_ht_pkt_gain_MASK(rev)  (0xff << ACPHY_TableBasedAGCcntrlB_tdl_idx_offset_ht_pkt_gain_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlB_OFDM_tbl_idx_offsetbw20_SHIFT(rev)    0
#define ACPHY_TableBasedAGCcntrlB_OFDM_tbl_idx_offsetbw20_MASK(rev)     (0xff << ACPHY_TableBasedAGCcntrlB_OFDM_tbl_idx_offsetbw20_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlB_OFDM_tbl_idx_offsetbw40_SHIFT(rev)    8
#define ACPHY_TableBasedAGCcntrlB_OFDM_tbl_idx_offsetbw40_MASK(rev)     (0xff << ACPHY_TableBasedAGCcntrlB_OFDM_tbl_idx_offsetbw40_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlB_tbl_idx_offset_ht_pkt_gain_SHIFT(rev) 8
#define ACPHY_TableBasedAGCcntrlB_tbl_idx_offset_ht_pkt_gain_MASK(rev)  (0xff << ACPHY_TableBasedAGCcntrlB_tbl_idx_offset_ht_pkt_gain_SHIFT(rev))

/* Register ACPHY_BW1a0 */
#define ACPHY_BW1a0(rev)              (ACREV_GE(rev,40) ? 0x1750 : (ACREV_GE(rev,36) ? 0x371 : (ACREV_GE(rev,33) ? 0x1750 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x371 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x371 : INVALID_ADDRESS)))))))
#define ACPHY_BW1a0_highBW_SHIFT(rev) 0
#define ACPHY_BW1a0_highBW_MASK(rev)  (0x1fff << ACPHY_BW1a0_highBW_SHIFT(rev))

/* Register ACPHY_BW20 */
#define ACPHY_BW20(rev)             (ACREV_GE(rev,40) ? 0x1751 : (ACREV_GE(rev,36) ? 0x372 : (ACREV_GE(rev,33) ? 0x1751 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x372 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x372 : INVALID_ADDRESS)))))))
#define ACPHY_BW20_midBW_SHIFT(rev) 0
#define ACPHY_BW20_midBW_MASK(rev)  (ACREV_GE(rev,40) ? (0x1fff << ACPHY_BW20_midBW_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0xffff << ACPHY_BW20_midBW_SHIFT(rev)) : (0x1fff << ACPHY_BW20_midBW_SHIFT(rev))))

/* Register ACPHY_BW30 */
#define ACPHY_BW30(rev)             (ACREV_GE(rev,40) ? 0x1752 : (ACREV_GE(rev,36) ? 0x373 : (ACREV_GE(rev,33) ? 0x1752 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x373 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x373 : INVALID_ADDRESS)))))))
#define ACPHY_BW30_lowBW_SHIFT(rev) 0
#define ACPHY_BW30_lowBW_MASK(rev)  (0x1fff << ACPHY_BW30_lowBW_SHIFT(rev))

/* Register ACPHY_BW40 */
#define ACPHY_BW40(rev)                 (ACREV_GE(rev,40) ? 0x1753 : (ACREV_GE(rev,36) ? 0x374 : (ACREV_GE(rev,33) ? 0x1753 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x374 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x374 : INVALID_ADDRESS)))))))
#define ACPHY_BW40_highScale_SHIFT(rev) 0
#define ACPHY_BW40_highScale_MASK(rev)  (0x1fff << ACPHY_BW40_highScale_SHIFT(rev))

/* Register ACPHY_BW50 */
#define ACPHY_BW50(rev)                (ACREV_GE(rev,40) ? 0x1754 : (ACREV_GE(rev,36) ? 0x375 : (ACREV_GE(rev,33) ? 0x1754 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x375 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x375 : INVALID_ADDRESS)))))))
#define ACPHY_BW50_midScale_SHIFT(rev) 0
#define ACPHY_BW50_midScale_MASK(rev)  (0xfff << ACPHY_BW50_midScale_SHIFT(rev))

/* Register ACPHY_BW60 */
#define ACPHY_BW60(rev)                (ACREV_GE(rev,40) ? 0x1755 : (ACREV_GE(rev,36) ? 0x376 : (ACREV_GE(rev,33) ? 0x1755 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x376 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x376 : INVALID_ADDRESS)))))))
#define ACPHY_BW60_lowScale_SHIFT(rev) 0
#define ACPHY_BW60_lowScale_MASK(rev)  (0x1fff << ACPHY_BW60_lowScale_SHIFT(rev))

/* Register ACPHY_gpioSel_ocl */
#define ACPHY_gpioSel_ocl(rev)                   (ACREV_GE(rev,32) ? 0x39b : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x39b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x39b : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x39b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x39b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x39b : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x39b))))))))))))
#define ACPHY_gpioSel_ocl_gpioSel_ocl_SHIFT(rev) 0
#define ACPHY_gpioSel_ocl_gpioSel_ocl_MASK(rev)  (0xff << ACPHY_gpioSel_ocl_gpioSel_ocl_SHIFT(rev))

/* Register ACPHY_DfeLmsTraining */
#define ACPHY_DfeLmsTraining(rev)                            (ACREV_GE(rev,32) ? 0x3f2 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x3f2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x3f2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x3f2 : INVALID_ADDRESS)))))))
#define ACPHY_DfeLmsTraining_lms_step_upd_count_SHIFT(rev)   0
#define ACPHY_DfeLmsTraining_lms_step_upd_count_MASK(rev)    (0xff << ACPHY_DfeLmsTraining_lms_step_upd_count_SHIFT(rev))
#define ACPHY_DfeLmsTraining_lms_train_upd_factor_SHIFT(rev) 8
#define ACPHY_DfeLmsTraining_lms_train_upd_factor_MASK(rev)  (0x1f << ACPHY_DfeLmsTraining_lms_train_upd_factor_SHIFT(rev))

/* Register ACPHY_radio_pu_seq */
#define ACPHY_radio_pu_seq(rev)                                 (ACREV_GE(rev,32) ? 0x41b : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x41b : INVALID_ADDRESS)))
#define ACPHY_radio_pu_seq_ldobg_cal_SHIFT(rev)                 0
#define ACPHY_radio_pu_seq_ldobg_cal_MASK(rev)                  (0x1 << ACPHY_radio_pu_seq_ldobg_cal_SHIFT(rev))
#define ACPHY_radio_pu_seq_vco_cal_SHIFT(rev)                   1
#define ACPHY_radio_pu_seq_vco_cal_MASK(rev)                    (0x1 << ACPHY_radio_pu_seq_vco_cal_SHIFT(rev))
#define ACPHY_radio_pu_seq_ldobg_cal_status_SHIFT(rev)          7
#define ACPHY_radio_pu_seq_ldobg_cal_status_MASK(rev)           (0x1 << ACPHY_radio_pu_seq_ldobg_cal_status_SHIFT(rev))
#define ACPHY_radio_pu_seq_vco_cal_status_SHIFT(rev)            8
#define ACPHY_radio_pu_seq_vco_cal_status_MASK(rev)             (0x1 << ACPHY_radio_pu_seq_vco_cal_status_SHIFT(rev))
#define ACPHY_radio_pu_seq_vco_cal_ovr_SHIFT(rev)               13
#define ACPHY_radio_pu_seq_vco_cal_ovr_MASK(rev)                (0x1 << ACPHY_radio_pu_seq_vco_cal_ovr_SHIFT(rev))
#define ACPHY_radio_pu_seq_vco_cal_val_SHIFT(rev)               14
#define ACPHY_radio_pu_seq_vco_cal_val_MASK(rev)                (0x1 << ACPHY_radio_pu_seq_vco_cal_val_SHIFT(rev))
#define ACPHY_radio_pu_seq_dccal_gain_regbit_SHIFT(rev)         15
#define ACPHY_radio_pu_seq_dccal_gain_regbit_MASK(rev)          (0x1 << ACPHY_radio_pu_seq_dccal_gain_regbit_SHIFT(rev))
#define ACPHY_radio_pu_seq_tia_dac_sign_flip_SHIFT(rev)         10
#define ACPHY_radio_pu_seq_tia_dac_sign_flip_MASK(rev)          (0x1 << ACPHY_radio_pu_seq_tia_dac_sign_flip_SHIFT(rev))
#define ACPHY_radio_pu_seq_dcc_tia_dac_method_select_SHIFT(rev) 11
#define ACPHY_radio_pu_seq_dcc_tia_dac_method_select_MASK(rev)  (0x1 << ACPHY_radio_pu_seq_dcc_tia_dac_method_select_SHIFT(rev))
#define ACPHY_radio_pu_seq_dccal_idac_2scomp_SHIFT(rev)         12
#define ACPHY_radio_pu_seq_dccal_idac_2scomp_MASK(rev)          (0x1 << ACPHY_radio_pu_seq_dccal_idac_2scomp_SHIFT(rev))

/* Register ACPHY_dc_loop_accum_ovr_i */
#define ACPHY_dc_loop_accum_ovr_i(rev)                           (ACREV_GE(rev,40) ? 0x41e : (ACREV_GE(rev,36) ? 0x41c : (ACREV_GE(rev,32) ? 0x41e : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x41c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x41e : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x41e : INVALID_ADDRESS)))))))))
#define ACPHY_dc_loop_accum_ovr_i_dc_loop_accum_en_i_SHIFT(rev)  0
#define ACPHY_dc_loop_accum_ovr_i_dc_loop_accum_en_i_MASK(rev)   (0x1 << ACPHY_dc_loop_accum_ovr_i_dc_loop_accum_en_i_SHIFT(rev))
#define ACPHY_dc_loop_accum_ovr_i_dc_loop_accum_val_i_SHIFT(rev) 1
#define ACPHY_dc_loop_accum_ovr_i_dc_loop_accum_val_i_MASK(rev)  (0x1ff << ACPHY_dc_loop_accum_ovr_i_dc_loop_accum_val_i_SHIFT(rev))

/* Register ACPHY_dc_loop_accum_ovr_q */
#define ACPHY_dc_loop_accum_ovr_q(rev)                           (ACREV_GE(rev,40) ? 0x41f : (ACREV_GE(rev,36) ? 0x41d : (ACREV_GE(rev,32) ? 0x41f : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x41d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x41f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x41f : INVALID_ADDRESS)))))))))
#define ACPHY_dc_loop_accum_ovr_q_dc_loop_accum_en_q_SHIFT(rev)  0
#define ACPHY_dc_loop_accum_ovr_q_dc_loop_accum_en_q_MASK(rev)   (0x1 << ACPHY_dc_loop_accum_ovr_q_dc_loop_accum_en_q_SHIFT(rev))
#define ACPHY_dc_loop_accum_ovr_q_dc_loop_accum_val_q_SHIFT(rev) 1
#define ACPHY_dc_loop_accum_ovr_q_dc_loop_accum_val_q_MASK(rev)  (0x1ff << ACPHY_dc_loop_accum_ovr_q_dc_loop_accum_val_q_SHIFT(rev))

/* Register ACPHY_TxbfReportFifoReg */
#define ACPHY_TxbfReportFifoReg(rev)                               (ACREV_GE(rev,17) ? 0x439 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x439 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x439 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x439 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x439))))))))
#define ACPHY_TxbfReportFifoReg_txbfReportReadEn_SHIFT(rev)        0
#define ACPHY_TxbfReportFifoReg_txbfReportReadEn_MASK(rev)         (0x1 << ACPHY_TxbfReportFifoReg_txbfReportReadEn_SHIFT(rev))
#define ACPHY_TxbfReportFifoReg_txbfReportWriteEn_SHIFT(rev)       1
#define ACPHY_TxbfReportFifoReg_txbfReportWriteEn_MASK(rev)        (0x1 << ACPHY_TxbfReportFifoReg_txbfReportWriteEn_SHIFT(rev))
#define ACPHY_TxbfReportFifoReg_txbfReportClearReadPtr_SHIFT(rev)  2
#define ACPHY_TxbfReportFifoReg_txbfReportClearReadPtr_MASK(rev)   (0x1 << ACPHY_TxbfReportFifoReg_txbfReportClearReadPtr_SHIFT(rev))
#define ACPHY_TxbfReportFifoReg_txbfReportClearWritePtr_SHIFT(rev) 3
#define ACPHY_TxbfReportFifoReg_txbfReportClearWritePtr_MASK(rev)  (0x1 << ACPHY_TxbfReportFifoReg_txbfReportClearWritePtr_SHIFT(rev))

/* Register ACPHY_TxbfReportStatus0Reg */
#define ACPHY_TxbfReportStatus0Reg(rev)                         (ACREV_GE(rev,17) ? 0x43a : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x43a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x43a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x43a : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x43a))))))))
#define ACPHY_TxbfReportStatus0Reg_txbfReportReadPtr_SHIFT(rev) 0
#define ACPHY_TxbfReportStatus0Reg_txbfReportReadPtr_MASK(rev)  (0x3ff << ACPHY_TxbfReportStatus0Reg_txbfReportReadPtr_SHIFT(rev))
#define ACPHY_TxbfReportStatus0Reg_txbfReportEmpty_SHIFT(rev)   10
#define ACPHY_TxbfReportStatus0Reg_txbfReportEmpty_MASK(rev)    (0x1 << ACPHY_TxbfReportStatus0Reg_txbfReportEmpty_SHIFT(rev))

/* Register ACPHY_TxbfReportStatus1Reg */
#define ACPHY_TxbfReportStatus1Reg(rev)                          (ACREV_GE(rev,17) ? 0x43b : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x43b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x43b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x43b : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x43b))))))))
#define ACPHY_TxbfReportStatus1Reg_txbfReportWritePtr_SHIFT(rev) 0
#define ACPHY_TxbfReportStatus1Reg_txbfReportWritePtr_MASK(rev)  (0x3ff << ACPHY_TxbfReportStatus1Reg_txbfReportWritePtr_SHIFT(rev))

/* Register ACPHY_TxbfMACReportFifoReg */
#define ACPHY_TxbfMACReportFifoReg(rev)                                  (ACREV_GE(rev,32) ? 0x43c : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x43c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x43c : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x43c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x43c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x43c : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x43c))))))))))))
#define ACPHY_TxbfMACReportFifoReg_txbfMACReportReadEn_SHIFT(rev)        0
#define ACPHY_TxbfMACReportFifoReg_txbfMACReportReadEn_MASK(rev)         (0x1 << ACPHY_TxbfMACReportFifoReg_txbfMACReportReadEn_SHIFT(rev))
#define ACPHY_TxbfMACReportFifoReg_txbfMACReportWriteEn_SHIFT(rev)       1
#define ACPHY_TxbfMACReportFifoReg_txbfMACReportWriteEn_MASK(rev)        (0x1 << ACPHY_TxbfMACReportFifoReg_txbfMACReportWriteEn_SHIFT(rev))
#define ACPHY_TxbfMACReportFifoReg_txbfMACReportClearReadPtr_SHIFT(rev)  2
#define ACPHY_TxbfMACReportFifoReg_txbfMACReportClearReadPtr_MASK(rev)   (0x1 << ACPHY_TxbfMACReportFifoReg_txbfMACReportClearReadPtr_SHIFT(rev))
#define ACPHY_TxbfMACReportFifoReg_txbfMACReportClearWritePtr_SHIFT(rev) 3
#define ACPHY_TxbfMACReportFifoReg_txbfMACReportClearWritePtr_MASK(rev)  (0x1 << ACPHY_TxbfMACReportFifoReg_txbfMACReportClearWritePtr_SHIFT(rev))

/* Register ACPHY_TxbfMACReportStatus0Reg */
#define ACPHY_TxbfMACReportStatus0Reg(rev)                            (ACREV_GE(rev,32) ? 0x43d : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x43d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x43d : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x43d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x43d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x43d : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x43d))))))))))))
#define ACPHY_TxbfMACReportStatus0Reg_txbfMACReportReadPtr_SHIFT(rev) 0
#define ACPHY_TxbfMACReportStatus0Reg_txbfMACReportReadPtr_MASK(rev)  (0x3ff << ACPHY_TxbfMACReportStatus0Reg_txbfMACReportReadPtr_SHIFT(rev))
#define ACPHY_TxbfMACReportStatus0Reg_txbfMACReportEmpty_SHIFT(rev)   10
#define ACPHY_TxbfMACReportStatus0Reg_txbfMACReportEmpty_MASK(rev)    (0x1 << ACPHY_TxbfMACReportStatus0Reg_txbfMACReportEmpty_SHIFT(rev))
#define ACPHY_TxbfMACReportStatus0Reg_bfrRunning_SHIFT(rev)           11
#define ACPHY_TxbfMACReportStatus0Reg_bfrRunning_MASK(rev)            (0x1 << ACPHY_TxbfMACReportStatus0Reg_bfrRunning_SHIFT(rev))
#define ACPHY_TxbfMACReportStatus0Reg_bfrTimeOutError_SHIFT(rev)      12
#define ACPHY_TxbfMACReportStatus0Reg_bfrTimeOutError_MASK(rev)       (0x1 << ACPHY_TxbfMACReportStatus0Reg_bfrTimeOutError_SHIFT(rev))
#define ACPHY_TxbfMACReportStatus0Reg_bfrDone_SHIFT(rev)              11
#define ACPHY_TxbfMACReportStatus0Reg_bfrDone_MASK(rev)               (0x1 << ACPHY_TxbfMACReportStatus0Reg_bfrDone_SHIFT(rev))

/* Register ACPHY_TxbfMACReportStatus1Reg */
#define ACPHY_TxbfMACReportStatus1Reg(rev)                             (ACREV_GE(rev,32) ? 0x43e : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x43e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x43e : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x43e : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x43e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x43e : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x43e))))))))))))
#define ACPHY_TxbfMACReportStatus1Reg_txbfMACReportWritePtr_SHIFT(rev) 0
#define ACPHY_TxbfMACReportStatus1Reg_txbfMACReportWritePtr_MASK(rev)  (0x3ff << ACPHY_TxbfMACReportStatus1Reg_txbfMACReportWritePtr_SHIFT(rev))

/* Register ACPHY_BfrConfigReg1 */
#define ACPHY_BfrConfigReg1(rev)                                   (ACREV_GE(rev,32) ? 0x43f : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x43f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x43f : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x43f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x43f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x43f : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x43f))))))))))))
#define ACPHY_BfrConfigReg1_bfr_config_maxPowerAdjust_SHIFT(rev)   0
#define ACPHY_BfrConfigReg1_bfr_config_maxPowerAdjust_MASK(rev)    (0x7ff << ACPHY_BfrConfigReg1_bfr_config_maxPowerAdjust_SHIFT(rev))
#define ACPHY_BfrConfigReg1_bfr_config_powerControlMode_SHIFT(rev) 11
#define ACPHY_BfrConfigReg1_bfr_config_powerControlMode_MASK(rev)  (0x3 << ACPHY_BfrConfigReg1_bfr_config_powerControlMode_SHIFT(rev))
#define ACPHY_BfrConfigReg1_bfr_config_timeout_SHIFT(rev)          13
#define ACPHY_BfrConfigReg1_bfr_config_timeout_MASK(rev)           (0x3 << ACPHY_BfrConfigReg1_bfr_config_timeout_SHIFT(rev))
#define ACPHY_BfrConfigReg1_bfmClkEn_SHIFT(rev)                    15
#define ACPHY_BfrConfigReg1_bfmClkEn_MASK(rev)                     (0x1 << ACPHY_BfrConfigReg1_bfmClkEn_SHIFT(rev))

/* Register ACPHY_BfrMimoCntlField */
#define ACPHY_BfrMimoCntlField(rev)                        (ACREV_GE(rev,32) ? 0x440 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x440 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x440 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x440 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x440 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x440 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x440))))))))))))
#define ACPHY_BfrMimoCntlField_bfrMimoCntlField_SHIFT(rev) 0
#define ACPHY_BfrMimoCntlField_bfrMimoCntlField_MASK(rev)  (0xffff << ACPHY_BfrMimoCntlField_bfrMimoCntlField_SHIFT(rev))

/* Register ACPHY_BfrConfigReg0 */
#define ACPHY_BfrConfigReg0(rev)                                (ACREV_GE(rev,32) ? 0x441 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x441 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x441 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x441 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x441 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x441 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x441))))))))))))
#define ACPHY_BfrConfigReg0_bfr_start_SHIFT(rev)                0
#define ACPHY_BfrConfigReg0_bfr_start_MASK(rev)                 (0x1 << ACPHY_BfrConfigReg0_bfr_start_SHIFT(rev))
#define ACPHY_BfrConfigReg0_bfr_config_reportType_SHIFT(rev)    1
#define ACPHY_BfrConfigReg0_bfr_config_reportType_MASK(rev)     (0x3 << ACPHY_BfrConfigReg0_bfr_config_reportType_SHIFT(rev))
#define ACPHY_BfrConfigReg0_bfr_config_frameFormat_SHIFT(rev)   3
#define ACPHY_BfrConfigReg0_bfr_config_frameFormat_MASK(rev)    (0x3 << ACPHY_BfrConfigReg0_bfr_config_frameFormat_SHIFT(rev))
#define ACPHY_BfrConfigReg0_bfr_config_userIndex_SHIFT(rev)     5
#define ACPHY_BfrConfigReg0_bfr_config_userIndex_MASK(rev)      (0x1f << ACPHY_BfrConfigReg0_bfr_config_userIndex_SHIFT(rev))
#define ACPHY_BfrConfigReg0_bfr_config_sub_band_SHIFT(rev)      10
#define ACPHY_BfrConfigReg0_bfr_config_sub_band_MASK(rev)       (0x7 << ACPHY_BfrConfigReg0_bfr_config_sub_band_SHIFT(rev))
#define ACPHY_BfrConfigReg0_bfr_config_phy_bandwidth_SHIFT(rev) 13
#define ACPHY_BfrConfigReg0_bfr_config_phy_bandwidth_MASK(rev)  (0x3 << ACPHY_BfrConfigReg0_bfr_config_phy_bandwidth_SHIFT(rev))

/* Register ACPHY_ocl_ofdm_pkt_gain_settle_ctr */
#define ACPHY_ocl_ofdm_pkt_gain_settle_ctr(rev)                                (ACREV_GE(rev,32) ? 0x484 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x484 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x484 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x484 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x484 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x484 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x484 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x484))))))))))))))
#define ACPHY_ocl_ofdm_pkt_gain_settle_ctr_ocl_ofdm_pkt_gain_settle_ctr_SHIFT(rev) 0
#define ACPHY_ocl_ofdm_pkt_gain_settle_ctr_ocl_ofdm_pkt_gain_settle_ctr_MASK(rev) (0xffff << ACPHY_ocl_ofdm_pkt_gain_settle_ctr_ocl_ofdm_pkt_gain_settle_ctr_SHIFT(rev))

/* Register ACPHY_ocl_dsss_pkt_gain_settle_ctr */
#define ACPHY_ocl_dsss_pkt_gain_settle_ctr(rev)                                (ACREV_GE(rev,32) ? 0x485 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x485 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x485 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x485 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x485 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x485 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x485 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x485))))))))))))))
#define ACPHY_ocl_dsss_pkt_gain_settle_ctr_ocl_dsss_pkt_gain_settle_ctr_SHIFT(rev) 0
#define ACPHY_ocl_dsss_pkt_gain_settle_ctr_ocl_dsss_pkt_gain_settle_ctr_MASK(rev) (0xffff << ACPHY_ocl_dsss_pkt_gain_settle_ctr_ocl_dsss_pkt_gain_settle_ctr_SHIFT(rev))

/* Register ACPHY_ocl_radio_turnOn_settle_ctr */
#define ACPHY_ocl_radio_turnOn_settle_ctr(rev)                               (ACREV_GE(rev,32) ? 0x486 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x486 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x486 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x486 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x486 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x486 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x486))))))))))))
#define ACPHY_ocl_radio_turnOn_settle_ctr_radio_turnOn_settle_ctr_SHIFT(rev) 0
#define ACPHY_ocl_radio_turnOn_settle_ctr_radio_turnOn_settle_ctr_MASK(rev)  (0xffff << ACPHY_ocl_radio_turnOn_settle_ctr_radio_turnOn_settle_ctr_SHIFT(rev))

/* Register ACPHY_ocl_radio_turnOff_settle_ctr */
#define ACPHY_ocl_radio_turnOff_settle_ctr(rev)                                (ACREV_GE(rev,32) ? 0x487 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x487 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x487 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x487 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x487 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x487 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x487))))))))))))
#define ACPHY_ocl_radio_turnOff_settle_ctr_radio_turnOff_settle_ctr_SHIFT(rev) 0
#define ACPHY_ocl_radio_turnOff_settle_ctr_radio_turnOff_settle_ctr_MASK(rev)  (0xffff << ACPHY_ocl_radio_turnOff_settle_ctr_radio_turnOff_settle_ctr_SHIFT(rev))

/* Register ACPHY_ocl_ant_decision_est_holdoff_ctr_ed */
#define ACPHY_ocl_ant_decision_est_holdoff_ctr_ed(rev)                         (ACREV_GE(rev,32) ? 0x488 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x488 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x488 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x488 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x488 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x488 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x488))))))))))))
#define ACPHY_ocl_ant_decision_est_holdoff_ctr_ed_ocl_ant_decision_est_holdoff_ctr_ed_SHIFT(rev) 0
#define ACPHY_ocl_ant_decision_est_holdoff_ctr_ed_ocl_ant_decision_est_holdoff_ctr_ed_MASK(rev) (0xffff << ACPHY_ocl_ant_decision_est_holdoff_ctr_ed_ocl_ant_decision_est_holdoff_ctr_ed_SHIFT(rev))

/* Register ACPHY_ocl_ant_decision_est_holdoff_ctr_cck_det */
#define ACPHY_ocl_ant_decision_est_holdoff_ctr_cck_det(rev)                    (ACREV_GE(rev,32) ? 0x489 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x489 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x489 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x489 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x489 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x489 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x489))))))))))))
#define ACPHY_ocl_ant_decision_est_holdoff_ctr_cck_det_ocl_ant_decision_est_holdoff_ctr_cck_det_SHIFT(rev) 0
#define ACPHY_ocl_ant_decision_est_holdoff_ctr_cck_det_ocl_ant_decision_est_holdoff_ctr_cck_det_MASK(rev) (0xffff << ACPHY_ocl_ant_decision_est_holdoff_ctr_cck_det_ocl_ant_decision_est_holdoff_ctr_cck_det_SHIFT(rev))

/* Register ACPHY_ocl_ant_decision_est_holdoff_ctr_ofdm_det */
#define ACPHY_ocl_ant_decision_est_holdoff_ctr_ofdm_det(rev)                   (ACREV_GE(rev,32) ? 0x48a : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x48a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x48a : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x48a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x48a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x48a : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x48a))))))))))))
#define ACPHY_ocl_ant_decision_est_holdoff_ctr_ofdm_det_ocl_ant_decision_est_holdoff_ctr_ofdm_det_SHIFT(rev) 0
#define ACPHY_ocl_ant_decision_est_holdoff_ctr_ofdm_det_ocl_ant_decision_est_holdoff_ctr_ofdm_det_MASK(rev) (0xffff << ACPHY_ocl_ant_decision_est_holdoff_ctr_ofdm_det_ocl_ant_decision_est_holdoff_ctr_ofdm_det_SHIFT(rev))

/* Register ACPHY_clip_gain_replicate_dis_ctr */
#define ACPHY_clip_gain_replicate_dis_ctr(rev)                                 (ACREV_GE(rev,32) ? 0x48b : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x48b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x48b : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x48b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x48b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x48b : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x48b))))))))))))
#define ACPHY_clip_gain_replicate_dis_ctr_clip_gain_replicate_dis_ctr_SHIFT(rev) 0
#define ACPHY_clip_gain_replicate_dis_ctr_clip_gain_replicate_dis_ctr_MASK(rev) (0xffff << ACPHY_clip_gain_replicate_dis_ctr_clip_gain_replicate_dis_ctr_SHIFT(rev))

/* Register ACPHY_OCL_CoarseLength0 */
#define ACPHY_OCL_CoarseLength0(rev)                         (ACREV_GE(rev,32) ? 0x48c : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x48c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x48c : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x48c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x48c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x48c : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x48c))))))))))))
#define ACPHY_OCL_CoarseLength0_OCL_noClipLength1_SHIFT(rev) 0
#define ACPHY_OCL_CoarseLength0_OCL_noClipLength1_MASK(rev)  (0xff << ACPHY_OCL_CoarseLength0_OCL_noClipLength1_SHIFT(rev))
#define ACPHY_OCL_CoarseLength0_OCL_oneClipLength_SHIFT(rev) 8
#define ACPHY_OCL_CoarseLength0_OCL_oneClipLength_MASK(rev)  (0xff << ACPHY_OCL_CoarseLength0_OCL_oneClipLength_SHIFT(rev))

/* Register ACPHY_OCL_CoarseLength1 */
#define ACPHY_OCL_CoarseLength1(rev)                         (ACREV_GE(rev,32) ? 0x48d : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x48d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x48d : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x48d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x48d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x48d : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x48d))))))))))))
#define ACPHY_OCL_CoarseLength1_OCL_twoClipLength_SHIFT(rev) 0
#define ACPHY_OCL_CoarseLength1_OCL_twoClipLength_MASK(rev)  (0xff << ACPHY_OCL_CoarseLength1_OCL_twoClipLength_SHIFT(rev))
#define ACPHY_OCL_CoarseLength1_OCL_noClipLength2_SHIFT(rev) 8
#define ACPHY_OCL_CoarseLength1_OCL_noClipLength2_MASK(rev)  (0xff << ACPHY_OCL_CoarseLength1_OCL_noClipLength2_SHIFT(rev))

/* Register ACPHY_ocl_sgi_eventDelta_AdjCount */
#define ACPHY_ocl_sgi_eventDelta_AdjCount(rev)                                 (ACREV_GE(rev,32) ? 0x48f : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x48f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x48f : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x48f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x48f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x48f : (ACREV_GE(rev,7) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x48f : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x48f))))))))))))))
#define ACPHY_ocl_sgi_eventDelta_AdjCount_sgi_eventDelta_AdjCount_SHIFT(rev)   0
#define ACPHY_ocl_sgi_eventDelta_AdjCount_sgi_eventDelta_AdjCount_MASK(rev)    (0xff << ACPHY_ocl_sgi_eventDelta_AdjCount_sgi_eventDelta_AdjCount_SHIFT(rev))
#define ACPHY_ocl_sgi_eventDelta_AdjCount_sgi_scd_stag_shutOff_adj_en_SHIFT(rev) 8
#define ACPHY_ocl_sgi_eventDelta_AdjCount_sgi_scd_stag_shutOff_adj_en_MASK(rev) (0x1 << ACPHY_ocl_sgi_eventDelta_AdjCount_sgi_scd_stag_shutOff_adj_en_SHIFT(rev))
#define ACPHY_ocl_sgi_eventDelta_AdjCount_wake_sleep_core_on_nap_event_SHIFT(rev) 9
#define ACPHY_ocl_sgi_eventDelta_AdjCount_wake_sleep_core_on_nap_event_MASK(rev) (0x1 << ACPHY_ocl_sgi_eventDelta_AdjCount_wake_sleep_core_on_nap_event_SHIFT(rev))

/* Register ACPHY_scd_shut_off_trig_cnt_sgi */
#define ACPHY_scd_shut_off_trig_cnt_sgi(rev)                                   (ACREV_GE(rev,32) ? 0x491 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x491 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x491 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x491 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x491 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x491 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x491))))))))))))
#define ACPHY_scd_shut_off_trig_cnt_sgi_scd_shut_off_trig_cnt_20_sgi_SHIFT(rev) 0
#define ACPHY_scd_shut_off_trig_cnt_sgi_scd_shut_off_trig_cnt_20_sgi_MASK(rev) (0xff << ACPHY_scd_shut_off_trig_cnt_sgi_scd_shut_off_trig_cnt_20_sgi_SHIFT(rev))
#define ACPHY_scd_shut_off_trig_cnt_sgi_scd_shut_off_trig_cnt_40_sgi_SHIFT(rev) 8
#define ACPHY_scd_shut_off_trig_cnt_sgi_scd_shut_off_trig_cnt_40_sgi_MASK(rev) (0xff << ACPHY_scd_shut_off_trig_cnt_sgi_scd_shut_off_trig_cnt_40_sgi_SHIFT(rev))

/* Register ACPHY_scd_shut_off_trig_cnt_80mhz */
#define ACPHY_scd_shut_off_trig_cnt_80mhz(rev)                                 (ACREV_GE(rev,32) ? 0x492 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x492 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x492 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x492 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x492 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x492 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x492 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x492 : INVALID_ADDRESS)))))))))))))))
#define ACPHY_scd_shut_off_trig_cnt_80mhz_scd_shut_off_trig_cnt_80_SHIFT(rev)  0
#define ACPHY_scd_shut_off_trig_cnt_80mhz_scd_shut_off_trig_cnt_80_MASK(rev)   (0xff << ACPHY_scd_shut_off_trig_cnt_80mhz_scd_shut_off_trig_cnt_80_SHIFT(rev))
#define ACPHY_scd_shut_off_trig_cnt_80mhz_scd_shut_off_trig_cnt_80_sgi_SHIFT(rev) 8
#define ACPHY_scd_shut_off_trig_cnt_80mhz_scd_shut_off_trig_cnt_80_sgi_MASK(rev) (0xff << ACPHY_scd_shut_off_trig_cnt_80mhz_scd_shut_off_trig_cnt_80_sgi_SHIFT(rev))

/* Register ACPHY_Override_TR_rx_pu_high_gain */
#define ACPHY_Override_TR_rx_pu_high_gain(rev)                                 (ACREV_GE(rev,32) ? 0x493 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x493 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x493 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x493 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x493 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x493 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x493))))))))))))
#define ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_val_SHIFT(rev) 0
#define ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_val_MASK(rev) (ACREV_GE(rev,40) ? (0xf << ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_val_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x7 << ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_val_SHIFT(rev)) : (ACREV_GE(rev,32) ? (0xf << ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_val_SHIFT(rev)) : (ACREV_GE(rev,24) ? (0x7 << ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_val_SHIFT(rev)) : (ACREV_GE(rev,19) ? (0xf << ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_val_SHIFT(rev)) : (0x7 << ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_val_SHIFT(rev)))))))
#define ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_0_SHIFT(rev)  (ACREV_GE(rev,40) ? 4 : (ACREV_GE(rev,36) ? 3 : (ACREV_GE(rev,32) ? 4 : (ACREV_GE(rev,24) ? 3 : (ACREV_GE(rev,19) ? 4 : 3)))))
#define ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_0_MASK(rev)   (0x1 << ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_0_SHIFT(rev))
#define ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_1_SHIFT(rev)  (ACREV_GE(rev,40) ? 5 : (ACREV_GE(rev,36) ? 4 : (ACREV_GE(rev,32) ? 5 : (ACREV_GE(rev,24) ? 4 : (ACREV_GE(rev,19) ? 5 : 4)))))
#define ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_1_MASK(rev)   (0x1 << ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_1_SHIFT(rev))
#define ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_2_SHIFT(rev)  (ACREV_GE(rev,40) ? 6 : (ACREV_GE(rev,36) ? 5 : (ACREV_GE(rev,32) ? 6 : (ACREV_GE(rev,24) ? 5 : (ACREV_GE(rev,19) ? 6 : 5)))))
#define ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_2_MASK(rev)   (0x1 << ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_2_SHIFT(rev))
#define ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_3_SHIFT(rev)  7
#define ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_3_MASK(rev)   (0x1 << ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_3_SHIFT(rev))

/* Register ACPHY_inactive_core_clips_dis_ctr */
#define ACPHY_inactive_core_clips_dis_ctr(rev)                                 (ACREV_GE(rev,32) ? 0x494 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x494 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x494 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x494 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x494 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x494 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x494))))))))))))
#define ACPHY_inactive_core_clips_dis_ctr_inactive_core_clips_dis_ctr_SHIFT(rev) 0
#define ACPHY_inactive_core_clips_dis_ctr_inactive_core_clips_dis_ctr_MASK(rev) (0xffff << ACPHY_inactive_core_clips_dis_ctr_inactive_core_clips_dis_ctr_SHIFT(rev))

/* Register ACPHY_scd_shut_off_trig_cnt */
#define ACPHY_scd_shut_off_trig_cnt(rev)                                (ACREV_GE(rev,32) ? 0x495 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x495 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x495 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x495 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x495 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x495 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x495))))))))))))
#define ACPHY_scd_shut_off_trig_cnt_scd_shut_off_trig_cnt_20_SHIFT(rev) 0
#define ACPHY_scd_shut_off_trig_cnt_scd_shut_off_trig_cnt_20_MASK(rev)  (0xff << ACPHY_scd_shut_off_trig_cnt_scd_shut_off_trig_cnt_20_SHIFT(rev))
#define ACPHY_scd_shut_off_trig_cnt_scd_shut_off_trig_cnt_40_SHIFT(rev) 8
#define ACPHY_scd_shut_off_trig_cnt_scd_shut_off_trig_cnt_40_MASK(rev)  (0xff << ACPHY_scd_shut_off_trig_cnt_scd_shut_off_trig_cnt_40_SHIFT(rev))

/* Register ACPHY_RfseqStatus_Ocl */
#define ACPHY_RfseqStatus_Ocl(rev)                                (ACREV_GE(rev,32) ? 0x497 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x497 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x497 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x497 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x497 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x497 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x497))))))))))))
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_energy_SHIFT(rev)       0
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_energy_MASK(rev)        (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_energy_SHIFT(rev))
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_clip_SHIFT(rev)         1
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_clip_MASK(rev)          (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_clip_SHIFT(rev))
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_detect_SHIFT(rev)       2
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_detect_MASK(rev)        (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_detect_SHIFT(rev))
#define ACPHY_RfseqStatus_Ocl_ocl_shut_off_SHIFT(rev)             3
#define ACPHY_RfseqStatus_Ocl_ocl_shut_off_MASK(rev)              (0x1 << ACPHY_RfseqStatus_Ocl_ocl_shut_off_SHIFT(rev))
#define ACPHY_RfseqStatus_Ocl_scd_shut_off_SHIFT(rev)             4
#define ACPHY_RfseqStatus_Ocl_scd_shut_off_MASK(rev)              (0x1 << ACPHY_RfseqStatus_Ocl_scd_shut_off_SHIFT(rev))
#define ACPHY_RfseqStatus_Ocl_ocl_tx2rx_SHIFT(rev)                5
#define ACPHY_RfseqStatus_Ocl_ocl_tx2rx_MASK(rev)                 (0x1 << ACPHY_RfseqStatus_Ocl_ocl_tx2rx_SHIFT(rev))
#define ACPHY_RfseqStatus_Ocl_ocl_reset2rx_SHIFT(rev)             6
#define ACPHY_RfseqStatus_Ocl_ocl_reset2rx_MASK(rev)              (0x1 << ACPHY_RfseqStatus_Ocl_ocl_reset2rx_SHIFT(rev))
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_rifs_search_SHIFT(rev)  7
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_rifs_search_MASK(rev)   (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_rifs_search_SHIFT(rev))
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_energy1_SHIFT(rev)      8
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_energy1_MASK(rev)       (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_energy1_SHIFT(rev))
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_clip1_SHIFT(rev)        9
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_clip1_MASK(rev)         (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_clip1_SHIFT(rev))
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_detect1_SHIFT(rev)      10
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_detect1_MASK(rev)       (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_detect1_SHIFT(rev))
#define ACPHY_RfseqStatus_Ocl_ocl_shut_off1_SHIFT(rev)            11
#define ACPHY_RfseqStatus_Ocl_ocl_shut_off1_MASK(rev)             (0x1 << ACPHY_RfseqStatus_Ocl_ocl_shut_off1_SHIFT(rev))
#define ACPHY_RfseqStatus_Ocl_scd_shut_off1_SHIFT(rev)            12
#define ACPHY_RfseqStatus_Ocl_scd_shut_off1_MASK(rev)             (0x1 << ACPHY_RfseqStatus_Ocl_scd_shut_off1_SHIFT(rev))
#define ACPHY_RfseqStatus_Ocl_ocl_tx2rx1_SHIFT(rev)               13
#define ACPHY_RfseqStatus_Ocl_ocl_tx2rx1_MASK(rev)                (0x1 << ACPHY_RfseqStatus_Ocl_ocl_tx2rx1_SHIFT(rev))
#define ACPHY_RfseqStatus_Ocl_ocl_reset2rx1_SHIFT(rev)            14
#define ACPHY_RfseqStatus_Ocl_ocl_reset2rx1_MASK(rev)             (0x1 << ACPHY_RfseqStatus_Ocl_ocl_reset2rx1_SHIFT(rev))
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_rifs_search1_SHIFT(rev) 15
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_rifs_search1_MASK(rev)  (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_rifs_search1_SHIFT(rev))

/* Register ACPHY_RfseqStatus_Ocl1 */
#define ACPHY_RfseqStatus_Ocl1(rev)                                (ACREV_GE(rev,32) ? 0x498 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x498 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x498 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x498 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x498 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x498 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x498))))))))))))
#define ACPHY_RfseqStatus_Ocl1_ocl_wake_on_energy2_SHIFT(rev)      0
#define ACPHY_RfseqStatus_Ocl1_ocl_wake_on_energy2_MASK(rev)       (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_wake_on_energy2_SHIFT(rev))
#define ACPHY_RfseqStatus_Ocl1_ocl_wake_on_clip2_SHIFT(rev)        1
#define ACPHY_RfseqStatus_Ocl1_ocl_wake_on_clip2_MASK(rev)         (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_wake_on_clip2_SHIFT(rev))
#define ACPHY_RfseqStatus_Ocl1_ocl_wake_on_detect2_SHIFT(rev)      2
#define ACPHY_RfseqStatus_Ocl1_ocl_wake_on_detect2_MASK(rev)       (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_wake_on_detect2_SHIFT(rev))
#define ACPHY_RfseqStatus_Ocl1_ocl_shut_off2_SHIFT(rev)            3
#define ACPHY_RfseqStatus_Ocl1_ocl_shut_off2_MASK(rev)             (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_shut_off2_SHIFT(rev))
#define ACPHY_RfseqStatus_Ocl1_scd_shut_off2_SHIFT(rev)            4
#define ACPHY_RfseqStatus_Ocl1_scd_shut_off2_MASK(rev)             (0x1 << ACPHY_RfseqStatus_Ocl1_scd_shut_off2_SHIFT(rev))
#define ACPHY_RfseqStatus_Ocl1_ocl_tx2rx2_SHIFT(rev)               5
#define ACPHY_RfseqStatus_Ocl1_ocl_tx2rx2_MASK(rev)                (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_tx2rx2_SHIFT(rev))
#define ACPHY_RfseqStatus_Ocl1_ocl_reset2rx2_SHIFT(rev)            6
#define ACPHY_RfseqStatus_Ocl1_ocl_reset2rx2_MASK(rev)             (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_reset2rx2_SHIFT(rev))
#define ACPHY_RfseqStatus_Ocl1_ocl_wake_on_rifs_search2_SHIFT(rev) 7
#define ACPHY_RfseqStatus_Ocl1_ocl_wake_on_rifs_search2_MASK(rev)  (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_wake_on_rifs_search2_SHIFT(rev))

/* Register ACPHY_MCD_shutOff_PwrDiff_Th */
#define ACPHY_MCD_shutOff_PwrDiff_Th(rev)                                 (ACREV_GE(rev,32) ? 0x49b : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x49b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x49b : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x49b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x49b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x49b : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x49b))))))))))))
#define ACPHY_MCD_shutOff_PwrDiff_Th_scd_rxpwr_dBm_diff_thresh_SHIFT(rev) 0
#define ACPHY_MCD_shutOff_PwrDiff_Th_scd_rxpwr_dBm_diff_thresh_MASK(rev)  (0xff << ACPHY_MCD_shutOff_PwrDiff_Th_scd_rxpwr_dBm_diff_thresh_SHIFT(rev))
#define ACPHY_MCD_shutOff_PwrDiff_Th_dcd_rxpwr_dBm_diff_thresh_SHIFT(rev) 8
#define ACPHY_MCD_shutOff_PwrDiff_Th_dcd_rxpwr_dBm_diff_thresh_MASK(rev)  (0xff << ACPHY_MCD_shutOff_PwrDiff_Th_dcd_rxpwr_dBm_diff_thresh_SHIFT(rev))

/* Register ACPHY_MCD_shutOffMinSym */
#define ACPHY_MCD_shutOffMinSym(rev)                               (ACREV_GE(rev,32) ? 0x49c : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x49c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x49c : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x49c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x49c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x49c : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x49c))))))))))))
#define ACPHY_MCD_shutOffMinSym_scd_shutOff_min_symbols_SHIFT(rev) 0
#define ACPHY_MCD_shutOffMinSym_scd_shutOff_min_symbols_MASK(rev)  (0xffff << ACPHY_MCD_shutOffMinSym_scd_shutOff_min_symbols_SHIFT(rev))

/* Register ACPHY_SCD_dBm_bw40Offset */
#define ACPHY_SCD_dBm_bw40Offset(rev)                                          (ACREV_GE(rev,32) ? 0x49e : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x49e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x49e : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x49e : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x49e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x49e : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x49e))))))))))))
#define ACPHY_SCD_dBm_bw40Offset_SCD_dBm_bw40Offset_val_SHIFT(rev)             0
#define ACPHY_SCD_dBm_bw40Offset_SCD_dBm_bw40Offset_val_MASK(rev)              (0xff << ACPHY_SCD_dBm_bw40Offset_SCD_dBm_bw40Offset_val_SHIFT(rev))
#define ACPHY_SCD_dBm_bw40Offset_pmu_drop_voltage_dBm_bw40Offset_val_SHIFT(rev) 8
#define ACPHY_SCD_dBm_bw40Offset_pmu_drop_voltage_dBm_bw40Offset_val_MASK(rev) (0xff << ACPHY_SCD_dBm_bw40Offset_pmu_drop_voltage_dBm_bw40Offset_val_SHIFT(rev))

/* Register ACPHY_SCD_dBm_bw80Offset */
#define ACPHY_SCD_dBm_bw80Offset(rev)                                          (ACREV_GE(rev,32) ? 0x49f : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x49f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x49f : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x49f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x49f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x49f : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x49f))))))))))))
#define ACPHY_SCD_dBm_bw80Offset_SCD_dBm_bw80Offset_val_SHIFT(rev)             0
#define ACPHY_SCD_dBm_bw80Offset_SCD_dBm_bw80Offset_val_MASK(rev)              (0xff << ACPHY_SCD_dBm_bw80Offset_SCD_dBm_bw80Offset_val_SHIFT(rev))
#define ACPHY_SCD_dBm_bw80Offset_pmu_drop_voltage_dBm_bw80Offset_val_SHIFT(rev) 8
#define ACPHY_SCD_dBm_bw80Offset_pmu_drop_voltage_dBm_bw80Offset_val_MASK(rev) (0xff << ACPHY_SCD_dBm_bw80Offset_pmu_drop_voltage_dBm_bw80Offset_val_SHIFT(rev))

/* Register ACPHY_OCL_CFO_windowTh */
#define ACPHY_OCL_CFO_windowTh(rev)                          (ACREV_GE(rev,32) ? 0x4b7 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x4b7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x4b7 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x4b7 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4b7 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4b7 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4b7))))))))))))
#define ACPHY_OCL_CFO_windowTh_coarse_num_samp_th_SHIFT(rev) 0
#define ACPHY_OCL_CFO_windowTh_coarse_num_samp_th_MASK(rev)  (0x1ff << ACPHY_OCL_CFO_windowTh_coarse_num_samp_th_SHIFT(rev))

/* Register ACPHY_OCL_crsThreshold2uSub1 */
#define ACPHY_OCL_crsThreshold2uSub1(rev)                          (ACREV_GE(rev,32) ? 0x4d7 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x4d7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x4d7 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x4d7 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4d7 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4d7 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4d7))))))))))))
#define ACPHY_OCL_crsThreshold2uSub1_OCL_peakThresh_SHIFT(rev)     0
#define ACPHY_OCL_crsThreshold2uSub1_OCL_peakThresh_MASK(rev)      (0xff << ACPHY_OCL_crsThreshold2uSub1_OCL_peakThresh_SHIFT(rev))
#define ACPHY_OCL_crsThreshold2uSub1_OCL_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_OCL_crsThreshold2uSub1_OCL_peakDiffThresh_MASK(rev)  (0xff << ACPHY_OCL_crsThreshold2uSub1_OCL_peakDiffThresh_SHIFT(rev))

/* Register ACPHY_OCL_crsThreshold3uSub1 */
#define ACPHY_OCL_crsThreshold3uSub1(rev)                         (ACREV_GE(rev,32) ? 0x4d8 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x4d8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x4d8 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x4d8 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4d8 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4d8 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4d8))))))))))))
#define ACPHY_OCL_crsThreshold3uSub1_OCL_peakValThresh_SHIFT(rev) 8
#define ACPHY_OCL_crsThreshold3uSub1_OCL_peakValThresh_MASK(rev)  (0xff << ACPHY_OCL_crsThreshold3uSub1_OCL_peakValThresh_SHIFT(rev))

/* Register ACPHY_OCL_crsThreshold2lSub1 */
#define ACPHY_OCL_crsThreshold2lSub1(rev)                          (ACREV_GE(rev,32) ? 0x4d9 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x4d9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x4d9 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x4d9 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4d9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4d9 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4d9))))))))))))
#define ACPHY_OCL_crsThreshold2lSub1_OCL_peakThresh_SHIFT(rev)     0
#define ACPHY_OCL_crsThreshold2lSub1_OCL_peakThresh_MASK(rev)      (0xff << ACPHY_OCL_crsThreshold2lSub1_OCL_peakThresh_SHIFT(rev))
#define ACPHY_OCL_crsThreshold2lSub1_OCL_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_OCL_crsThreshold2lSub1_OCL_peakDiffThresh_MASK(rev)  (0xff << ACPHY_OCL_crsThreshold2lSub1_OCL_peakDiffThresh_SHIFT(rev))

/* Register ACPHY_OCL_crsThreshold3lSub1 */
#define ACPHY_OCL_crsThreshold3lSub1(rev)                         (ACREV_GE(rev,32) ? 0x4da : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x4da : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x4da : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x4da : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4da : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4da : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4da))))))))))))
#define ACPHY_OCL_crsThreshold3lSub1_OCL_peakValThresh_SHIFT(rev) 8
#define ACPHY_OCL_crsThreshold3lSub1_OCL_peakValThresh_MASK(rev)  (0xff << ACPHY_OCL_crsThreshold3lSub1_OCL_peakValThresh_SHIFT(rev))

/* Register ACPHY_OCL_crsThreshold2u */
#define ACPHY_OCL_crsThreshold2u(rev)                          (ACREV_GE(rev,32) ? 0x4db : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x4db : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x4db : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x4db : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4db : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4db : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4db))))))))))))
#define ACPHY_OCL_crsThreshold2u_OCL_peakThresh_SHIFT(rev)     0
#define ACPHY_OCL_crsThreshold2u_OCL_peakThresh_MASK(rev)      (0xff << ACPHY_OCL_crsThreshold2u_OCL_peakThresh_SHIFT(rev))
#define ACPHY_OCL_crsThreshold2u_OCL_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_OCL_crsThreshold2u_OCL_peakDiffThresh_MASK(rev)  (0xff << ACPHY_OCL_crsThreshold2u_OCL_peakDiffThresh_SHIFT(rev))

/* Register ACPHY_OCL_crsThreshold3u */
#define ACPHY_OCL_crsThreshold3u(rev)                         (ACREV_GE(rev,32) ? 0x4dc : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x4dc : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x4dc : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x4dc : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4dc : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4dc : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4dc))))))))))))
#define ACPHY_OCL_crsThreshold3u_OCL_peakValThresh_SHIFT(rev) 8
#define ACPHY_OCL_crsThreshold3u_OCL_peakValThresh_MASK(rev)  (0xff << ACPHY_OCL_crsThreshold3u_OCL_peakValThresh_SHIFT(rev))

/* Register ACPHY_OCL_crsThreshold2l */
#define ACPHY_OCL_crsThreshold2l(rev)                          (ACREV_GE(rev,32) ? 0x4dd : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x4dd : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x4dd : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x4dd : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4dd : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4dd : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4dd))))))))))))
#define ACPHY_OCL_crsThreshold2l_OCL_peakThresh_SHIFT(rev)     0
#define ACPHY_OCL_crsThreshold2l_OCL_peakThresh_MASK(rev)      (0xff << ACPHY_OCL_crsThreshold2l_OCL_peakThresh_SHIFT(rev))
#define ACPHY_OCL_crsThreshold2l_OCL_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_OCL_crsThreshold2l_OCL_peakDiffThresh_MASK(rev)  (0xff << ACPHY_OCL_crsThreshold2l_OCL_peakDiffThresh_SHIFT(rev))

/* Register ACPHY_OCL_crsThreshold3l */
#define ACPHY_OCL_crsThreshold3l(rev)                         (ACREV_GE(rev,32) ? 0x4de : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x4de : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x4de : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x4de : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4de : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4de : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4de))))))))))))
#define ACPHY_OCL_crsThreshold3l_OCL_peakValThresh_SHIFT(rev) 8
#define ACPHY_OCL_crsThreshold3l_OCL_peakValThresh_MASK(rev)  (0xff << ACPHY_OCL_crsThreshold3l_OCL_peakValThresh_SHIFT(rev))

/* Register ACPHY_OCL_crshighpowThreshold1uSub1 */
#define ACPHY_OCL_crshighpowThreshold1uSub1(rev)                               (ACREV_GE(rev,32) ? 0x4df : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x4df : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x4df : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x4df : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4df : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4df : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4df))))))))))))
#define ACPHY_OCL_crshighpowThreshold1uSub1_OCL_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_OCL_crshighpowThreshold1uSub1_OCL_highpowpeakValThresh_MASK(rev) (0xff << ACPHY_OCL_crshighpowThreshold1uSub1_OCL_highpowpeakValThresh_SHIFT(rev))
#define ACPHY_OCL_crshighpowThreshold1uSub1_OCL_highpowautoThresh2_SHIFT(rev)  8
#define ACPHY_OCL_crshighpowThreshold1uSub1_OCL_highpowautoThresh2_MASK(rev)   (0xff << ACPHY_OCL_crshighpowThreshold1uSub1_OCL_highpowautoThresh2_SHIFT(rev))

/* Register ACPHY_OCL_crshighpowThreshold1lSub1 */
#define ACPHY_OCL_crshighpowThreshold1lSub1(rev)                               (ACREV_GE(rev,32) ? 0x4e0 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x4e0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x4e0 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x4e0 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4e0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4e0 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4e0))))))))))))
#define ACPHY_OCL_crshighpowThreshold1lSub1_OCL_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_OCL_crshighpowThreshold1lSub1_OCL_highpowpeakValThresh_MASK(rev) (0xff << ACPHY_OCL_crshighpowThreshold1lSub1_OCL_highpowpeakValThresh_SHIFT(rev))
#define ACPHY_OCL_crshighpowThreshold1lSub1_OCL_highpowautoThresh2_SHIFT(rev)  8
#define ACPHY_OCL_crshighpowThreshold1lSub1_OCL_highpowautoThresh2_MASK(rev)   (0xff << ACPHY_OCL_crshighpowThreshold1lSub1_OCL_highpowautoThresh2_SHIFT(rev))

/* Register ACPHY_OCL_crshighpowThreshold1u */
#define ACPHY_OCL_crshighpowThreshold1u(rev)                                (ACREV_GE(rev,32) ? 0x4e1 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x4e1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x4e1 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x4e1 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4e1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4e1 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4e1))))))))))))
#define ACPHY_OCL_crshighpowThreshold1u_OCL_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_OCL_crshighpowThreshold1u_OCL_highpowpeakValThresh_MASK(rev)  (0xff << ACPHY_OCL_crshighpowThreshold1u_OCL_highpowpeakValThresh_SHIFT(rev))
#define ACPHY_OCL_crshighpowThreshold1u_OCL_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_OCL_crshighpowThreshold1u_OCL_highpowautoThresh2_MASK(rev)    (0xff << ACPHY_OCL_crshighpowThreshold1u_OCL_highpowautoThresh2_SHIFT(rev))

/* Register ACPHY_OCL_crshighpowThreshold1l */
#define ACPHY_OCL_crshighpowThreshold1l(rev)                                (ACREV_GE(rev,32) ? 0x4e2 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x4e2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x4e2 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x4e2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4e2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4e2 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4e2))))))))))))
#define ACPHY_OCL_crshighpowThreshold1l_OCL_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_OCL_crshighpowThreshold1l_OCL_highpowpeakValThresh_MASK(rev)  (0xff << ACPHY_OCL_crshighpowThreshold1l_OCL_highpowpeakValThresh_SHIFT(rev))
#define ACPHY_OCL_crshighpowThreshold1l_OCL_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_OCL_crshighpowThreshold1l_OCL_highpowautoThresh2_MASK(rev)    (0xff << ACPHY_OCL_crshighpowThreshold1l_OCL_highpowautoThresh2_SHIFT(rev))

/* Register ACPHY_OCL_crshighpowThreshold2uSub1 */
#define ACPHY_OCL_crshighpowThreshold2uSub1(rev)                               (ACREV_GE(rev,32) ? 0x4e3 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x4e3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x4e3 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x4e3 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4e3 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4e3 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4e3))))))))))))
#define ACPHY_OCL_crshighpowThreshold2uSub1_OCL_highpowpeakThresh_SHIFT(rev)   0
#define ACPHY_OCL_crshighpowThreshold2uSub1_OCL_highpowpeakThresh_MASK(rev)    (0xff << ACPHY_OCL_crshighpowThreshold2uSub1_OCL_highpowpeakThresh_SHIFT(rev))
#define ACPHY_OCL_crshighpowThreshold2uSub1_OCL_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_OCL_crshighpowThreshold2uSub1_OCL_highpowpeakDiffThresh_MASK(rev) (0xff << ACPHY_OCL_crshighpowThreshold2uSub1_OCL_highpowpeakDiffThresh_SHIFT(rev))

/* Register ACPHY_OCL_crshighpowThreshold2lSub1 */
#define ACPHY_OCL_crshighpowThreshold2lSub1(rev)                               (ACREV_GE(rev,32) ? 0x4e4 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x4e4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x4e4 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x4e4 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4e4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4e4 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4e4))))))))))))
#define ACPHY_OCL_crshighpowThreshold2lSub1_OCL_highpowpeakThresh_SHIFT(rev)   0
#define ACPHY_OCL_crshighpowThreshold2lSub1_OCL_highpowpeakThresh_MASK(rev)    (0xff << ACPHY_OCL_crshighpowThreshold2lSub1_OCL_highpowpeakThresh_SHIFT(rev))
#define ACPHY_OCL_crshighpowThreshold2lSub1_OCL_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_OCL_crshighpowThreshold2lSub1_OCL_highpowpeakDiffThresh_MASK(rev) (0xff << ACPHY_OCL_crshighpowThreshold2lSub1_OCL_highpowpeakDiffThresh_SHIFT(rev))

/* Register ACPHY_OCL_crshighpowThreshold2u */
#define ACPHY_OCL_crshighpowThreshold2u(rev)                                 (ACREV_GE(rev,32) ? 0x4e5 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x4e5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x4e5 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x4e5 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4e5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4e5 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4e5))))))))))))
#define ACPHY_OCL_crshighpowThreshold2u_OCL_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_OCL_crshighpowThreshold2u_OCL_highpowpeakThresh_MASK(rev)      (0xff << ACPHY_OCL_crshighpowThreshold2u_OCL_highpowpeakThresh_SHIFT(rev))
#define ACPHY_OCL_crshighpowThreshold2u_OCL_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_OCL_crshighpowThreshold2u_OCL_highpowpeakDiffThresh_MASK(rev)  (0xff << ACPHY_OCL_crshighpowThreshold2u_OCL_highpowpeakDiffThresh_SHIFT(rev))

/* Register ACPHY_OCL_crshighpowThreshold2l */
#define ACPHY_OCL_crshighpowThreshold2l(rev)                                 (ACREV_GE(rev,32) ? 0x4e6 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x4e6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x4e6 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x4e6 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4e6 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4e6 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4e6))))))))))))
#define ACPHY_OCL_crshighpowThreshold2l_OCL_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_OCL_crshighpowThreshold2l_OCL_highpowpeakThresh_MASK(rev)      (0xff << ACPHY_OCL_crshighpowThreshold2l_OCL_highpowpeakThresh_SHIFT(rev))
#define ACPHY_OCL_crshighpowThreshold2l_OCL_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_OCL_crshighpowThreshold2l_OCL_highpowpeakDiffThresh_MASK(rev)  (0xff << ACPHY_OCL_crshighpowThreshold2l_OCL_highpowpeakDiffThresh_SHIFT(rev))

/* Register ACPHY_SCD_maxmin_bound */
#define ACPHY_SCD_maxmin_bound(rev)                             (ACREV_GE(rev,32) ? 0x4f2 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x4f2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x4f2 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x4f2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4f2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4f2 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4f2))))))))))))
#define ACPHY_SCD_maxmin_bound_maxmin_rssi_lo_bound_SHIFT(rev)  0
#define ACPHY_SCD_maxmin_bound_maxmin_rssi_lo_bound_MASK(rev)   (0xff << ACPHY_SCD_maxmin_bound_maxmin_rssi_lo_bound_SHIFT(rev))
#define ACPHY_SCD_maxmin_bound_maxmin_rssi_mid_bound_SHIFT(rev) 8
#define ACPHY_SCD_maxmin_bound_maxmin_rssi_mid_bound_MASK(rev)  (0xff << ACPHY_SCD_maxmin_bound_maxmin_rssi_mid_bound_SHIFT(rev))

/* Register ACPHY_SCD_maxmin_bound_offset */
#define ACPHY_SCD_maxmin_bound_offset(rev)                             (ACREV_GE(rev,32) ? 0x4f3 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x4f3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x4f3 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x4f3 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4f3 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4f3 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4f3))))))))))))
#define ACPHY_SCD_maxmin_bound_offset_maxmin_bw40Offset_val_SHIFT(rev) 0
#define ACPHY_SCD_maxmin_bound_offset_maxmin_bw40Offset_val_MASK(rev)  (0xff << ACPHY_SCD_maxmin_bound_offset_maxmin_bw40Offset_val_SHIFT(rev))
#define ACPHY_SCD_maxmin_bound_offset_maxmin_bw80Offset_val_SHIFT(rev) 8
#define ACPHY_SCD_maxmin_bound_offset_maxmin_bw80Offset_val_MASK(rev)  (0xff << ACPHY_SCD_maxmin_bound_offset_maxmin_bw80Offset_val_SHIFT(rev))

/* Register ACPHY_SCD_trig_postition */
#define ACPHY_SCD_trig_postition(rev)                             (ACREV_GE(rev,32) ? 0x4f7 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x4f7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x4f7 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x4f7 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4f7 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4f7 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4f7))))))))))))
#define ACPHY_SCD_trig_postition_non_stbc_scd_trig_pos_SHIFT(rev) 0
#define ACPHY_SCD_trig_postition_non_stbc_scd_trig_pos_MASK(rev)  (0xf << ACPHY_SCD_trig_postition_non_stbc_scd_trig_pos_SHIFT(rev))
#define ACPHY_SCD_trig_postition_stbc_mm_scd_trig_pos_SHIFT(rev)  4
#define ACPHY_SCD_trig_postition_stbc_mm_scd_trig_pos_MASK(rev)   (0xf << ACPHY_SCD_trig_postition_stbc_mm_scd_trig_pos_SHIFT(rev))
#define ACPHY_SCD_trig_postition_stbc_vht_scd_trig_pos_SHIFT(rev) 8
#define ACPHY_SCD_trig_postition_stbc_vht_scd_trig_pos_MASK(rev)  (0xf << ACPHY_SCD_trig_postition_stbc_vht_scd_trig_pos_SHIFT(rev))
#define ACPHY_SCD_trig_postition_stbc_gf_scd_trig_pos_SHIFT(rev)  12
#define ACPHY_SCD_trig_postition_stbc_gf_scd_trig_pos_MASK(rev)   (0xf << ACPHY_SCD_trig_postition_stbc_gf_scd_trig_pos_SHIFT(rev))
#define ACPHY_SCD_trig_postition_scd_trig_pos_SHIFT(rev)          0
#define ACPHY_SCD_trig_postition_scd_trig_pos_MASK(rev)           (0xff << ACPHY_SCD_trig_postition_scd_trig_pos_SHIFT(rev))

/* Register ACPHY_SsagcOcl_InactiveCoreCtrl */
#define ACPHY_SsagcOcl_InactiveCoreCtrl(rev)                                   (ACREV_GE(rev,32) ? 0x4fb : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x4fb : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x4fb : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x4fb : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4fb : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4fb : (ACREV_GE(rev,7) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x4fb : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x4fb : INVALID_ADDRESS)))))))))))))))
#define ACPHY_SsagcOcl_InactiveCoreCtrl_ssagc_do_pkt_gain_on_inactive_core_SHIFT(rev) 0
#define ACPHY_SsagcOcl_InactiveCoreCtrl_ssagc_do_pkt_gain_on_inactive_core_MASK(rev) (0x1 << ACPHY_SsagcOcl_InactiveCoreCtrl_ssagc_do_pkt_gain_on_inactive_core_SHIFT(rev))
#define ACPHY_SsagcOcl_InactiveCoreCtrl_singleShotPktGainElement_SHIFT(rev)    5
#define ACPHY_SsagcOcl_InactiveCoreCtrl_singleShotPktGainElement_MASK(rev)     (0xff << ACPHY_SsagcOcl_InactiveCoreCtrl_singleShotPktGainElement_SHIFT(rev))
#define ACPHY_SsagcOcl_InactiveCoreCtrl_singleShotPktGainMode_SHIFT(rev)       13
#define ACPHY_SsagcOcl_InactiveCoreCtrl_singleShotPktGainMode_MASK(rev)        (0x3 << ACPHY_SsagcOcl_InactiveCoreCtrl_singleShotPktGainMode_SHIFT(rev))

/* Register ACPHY_ocl_adc_rf01Lo */
#define ACPHY_ocl_adc_rf01Lo(rev)                      (ACREV_GE(rev,32) ? 0x530 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x530 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x530 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x530 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x530 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x530 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x530))))))))))))
#define ACPHY_ocl_adc_rf01Lo_ocl_adc_rf01Lo_SHIFT(rev) 0
#define ACPHY_ocl_adc_rf01Lo_ocl_adc_rf01Lo_MASK(rev)  (0xffff << ACPHY_ocl_adc_rf01Lo_ocl_adc_rf01Lo_SHIFT(rev))

/* Register ACPHY_ocl_adc_rf01Hi */
#define ACPHY_ocl_adc_rf01Hi(rev)                      (ACREV_GE(rev,32) ? 0x531 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x531 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x531 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x531 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x531 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x531 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x531))))))))))))
#define ACPHY_ocl_adc_rf01Hi_ocl_adc_rf01Hi_SHIFT(rev) 0
#define ACPHY_ocl_adc_rf01Hi_ocl_adc_rf01Hi_MASK(rev)  (0xffff << ACPHY_ocl_adc_rf01Hi_ocl_adc_rf01Hi_SHIFT(rev))

/* Register ACPHY_ocl_adc_rf02Lo */
#define ACPHY_ocl_adc_rf02Lo(rev)                      (ACREV_GE(rev,32) ? 0x532 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x532 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x532 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x532 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x532 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x532 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x532))))))))))))
#define ACPHY_ocl_adc_rf02Lo_ocl_adc_rf02Lo_SHIFT(rev) 0
#define ACPHY_ocl_adc_rf02Lo_ocl_adc_rf02Lo_MASK(rev)  (0xffff << ACPHY_ocl_adc_rf02Lo_ocl_adc_rf02Lo_SHIFT(rev))

/* Register ACPHY_ocl_adc_rf02Hi */
#define ACPHY_ocl_adc_rf02Hi(rev)                      (ACREV_GE(rev,32) ? 0x533 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x533 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x533 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x533 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x533 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x533 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x533))))))))))))
#define ACPHY_ocl_adc_rf02Hi_ocl_adc_rf02Hi_SHIFT(rev) 0
#define ACPHY_ocl_adc_rf02Hi_ocl_adc_rf02Hi_MASK(rev)  (0xffff << ACPHY_ocl_adc_rf02Hi_ocl_adc_rf02Hi_SHIFT(rev))

/* Register ACPHY_ocl_adc_rf12Lo */
#define ACPHY_ocl_adc_rf12Lo(rev)                      (ACREV_GE(rev,32) ? 0x534 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x534 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x534 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x534 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x534 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x534 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x534))))))))))))
#define ACPHY_ocl_adc_rf12Lo_ocl_adc_rf12Lo_SHIFT(rev) 0
#define ACPHY_ocl_adc_rf12Lo_ocl_adc_rf12Lo_MASK(rev)  (0xffff << ACPHY_ocl_adc_rf12Lo_ocl_adc_rf12Lo_SHIFT(rev))

/* Register ACPHY_ocl_adc_rf12Hi */
#define ACPHY_ocl_adc_rf12Hi(rev)                      (ACREV_GE(rev,32) ? 0x535 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x535 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x535 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x535 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x535 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x535 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x535))))))))))))
#define ACPHY_ocl_adc_rf12Hi_ocl_adc_rf12Hi_SHIFT(rev) 0
#define ACPHY_ocl_adc_rf12Hi_ocl_adc_rf12Hi_MASK(rev)  (0xffff << ACPHY_ocl_adc_rf12Hi_ocl_adc_rf12Hi_SHIFT(rev))

/* Register ACPHY_ocl_adc_rf10Lo */
#define ACPHY_ocl_adc_rf10Lo(rev)                      (ACREV_GE(rev,32) ? 0x536 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x536 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x536 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x536 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x536 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x536 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x536))))))))))))
#define ACPHY_ocl_adc_rf10Lo_ocl_adc_rf10Lo_SHIFT(rev) 0
#define ACPHY_ocl_adc_rf10Lo_ocl_adc_rf10Lo_MASK(rev)  (0xffff << ACPHY_ocl_adc_rf10Lo_ocl_adc_rf10Lo_SHIFT(rev))

/* Register ACPHY_ocl_adc_rf10Hi */
#define ACPHY_ocl_adc_rf10Hi(rev)                      (ACREV_GE(rev,32) ? 0x537 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x537 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x537 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x537 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x537 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x537 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x537))))))))))))
#define ACPHY_ocl_adc_rf10Hi_ocl_adc_rf10Hi_SHIFT(rev) 0
#define ACPHY_ocl_adc_rf10Hi_ocl_adc_rf10Hi_MASK(rev)  (0xffff << ACPHY_ocl_adc_rf10Hi_ocl_adc_rf10Hi_SHIFT(rev))

/* Register ACPHY_ocl_adc_rf20Lo */
#define ACPHY_ocl_adc_rf20Lo(rev)                      (ACREV_GE(rev,32) ? 0x538 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x538 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x538 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x538 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x538 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x538 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x538))))))))))))
#define ACPHY_ocl_adc_rf20Lo_ocl_adc_rf20Lo_SHIFT(rev) 0
#define ACPHY_ocl_adc_rf20Lo_ocl_adc_rf20Lo_MASK(rev)  (0xffff << ACPHY_ocl_adc_rf20Lo_ocl_adc_rf20Lo_SHIFT(rev))

/* Register ACPHY_ocl_adc_rf20Hi */
#define ACPHY_ocl_adc_rf20Hi(rev)                      (ACREV_GE(rev,32) ? 0x539 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x539 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x539 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x539 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x539 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x539 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x539))))))))))))
#define ACPHY_ocl_adc_rf20Hi_ocl_adc_rf20Hi_SHIFT(rev) 0
#define ACPHY_ocl_adc_rf20Hi_ocl_adc_rf20Hi_MASK(rev)  (0xffff << ACPHY_ocl_adc_rf20Hi_ocl_adc_rf20Hi_SHIFT(rev))

/* Register ACPHY_ocl_adc_rf21Lo */
#define ACPHY_ocl_adc_rf21Lo(rev)                      (ACREV_GE(rev,32) ? 0x53a : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x53a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x53a : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x53a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x53a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x53a : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x53a))))))))))))
#define ACPHY_ocl_adc_rf21Lo_ocl_adc_rf21Lo_SHIFT(rev) 0
#define ACPHY_ocl_adc_rf21Lo_ocl_adc_rf21Lo_MASK(rev)  (0xffff << ACPHY_ocl_adc_rf21Lo_ocl_adc_rf21Lo_SHIFT(rev))

/* Register ACPHY_ocl_adc_rf21Hi */
#define ACPHY_ocl_adc_rf21Hi(rev)                      (ACREV_GE(rev,32) ? 0x53b : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x53b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x53b : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x53b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x53b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x53b : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x53b))))))))))))
#define ACPHY_ocl_adc_rf21Hi_ocl_adc_rf21Hi_SHIFT(rev) 0
#define ACPHY_ocl_adc_rf21Hi_ocl_adc_rf21Hi_MASK(rev)  (0xffff << ACPHY_ocl_adc_rf21Hi_ocl_adc_rf21Hi_SHIFT(rev))

/* Register ACPHY_ocl_ctrl_pstate_rfLo */
#define ACPHY_ocl_ctrl_pstate_rfLo(rev)                            (ACREV_GE(rev,32) ? 0x53c : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x53c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x53c : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x53c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x53c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x53c : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x53c))))))))))))
#define ACPHY_ocl_ctrl_pstate_rfLo_ocl_ctrl_pstate_rfLo_SHIFT(rev) 0
#define ACPHY_ocl_ctrl_pstate_rfLo_ocl_ctrl_pstate_rfLo_MASK(rev)  (0xffff << ACPHY_ocl_ctrl_pstate_rfLo_ocl_ctrl_pstate_rfLo_SHIFT(rev))

/* Register ACPHY_ocl_ctrl_pstate_rfHi */
#define ACPHY_ocl_ctrl_pstate_rfHi(rev)                            (ACREV_GE(rev,32) ? 0x53d : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x53d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x53d : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x53d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x53d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x53d : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x53d))))))))))))
#define ACPHY_ocl_ctrl_pstate_rfHi_ocl_ctrl_pstate_rfHi_SHIFT(rev) 0
#define ACPHY_ocl_ctrl_pstate_rfHi_ocl_ctrl_pstate_rfHi_MASK(rev)  (0xffff << ACPHY_ocl_ctrl_pstate_rfHi_ocl_ctrl_pstate_rfHi_SHIFT(rev))

/* Register ACPHY_ocl_ctrl_statesLo */
#define ACPHY_ocl_ctrl_statesLo(rev)                         (ACREV_GE(rev,32) ? 0x53e : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x53e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x53e : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x53e : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x53e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x53e : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x53e))))))))))))
#define ACPHY_ocl_ctrl_statesLo_ocl_ctrl_statesLo_SHIFT(rev) 0
#define ACPHY_ocl_ctrl_statesLo_ocl_ctrl_statesLo_MASK(rev)  (0xffff << ACPHY_ocl_ctrl_statesLo_ocl_ctrl_statesLo_SHIFT(rev))

/* Register ACPHY_ocl_ctrl_statesHi */
#define ACPHY_ocl_ctrl_statesHi(rev)                         (ACREV_GE(rev,32) ? 0x53f : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x53f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x53f : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x53f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x53f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x53f : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x53f))))))))))))
#define ACPHY_ocl_ctrl_statesHi_ocl_ctrl_statesHi_SHIFT(rev) 0
#define ACPHY_ocl_ctrl_statesHi_ocl_ctrl_statesHi_MASK(rev)  (0xffff << ACPHY_ocl_ctrl_statesHi_ocl_ctrl_statesHi_SHIFT(rev))

/* Register ACPHY_ocl_pstate_rfLo */
#define ACPHY_ocl_pstate_rfLo(rev)                       (ACREV_GE(rev,32) ? 0x540 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x540 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x540 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x540 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x540 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x540 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x540))))))))))))
#define ACPHY_ocl_pstate_rfLo_ocl_pstate_rfLo_SHIFT(rev) 0
#define ACPHY_ocl_pstate_rfLo_ocl_pstate_rfLo_MASK(rev)  (0xffff << ACPHY_ocl_pstate_rfLo_ocl_pstate_rfLo_SHIFT(rev))

/* Register ACPHY_ocl_pstate_rfHi */
#define ACPHY_ocl_pstate_rfHi(rev)                       (ACREV_GE(rev,32) ? 0x541 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x541 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x541 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x541 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x541 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x541 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x541))))))))))))
#define ACPHY_ocl_pstate_rfHi_ocl_pstate_rfHi_SHIFT(rev) 0
#define ACPHY_ocl_pstate_rfHi_ocl_pstate_rfHi_MASK(rev)  (0xffff << ACPHY_ocl_pstate_rfHi_ocl_pstate_rfHi_SHIFT(rev))

/* Register ACPHY_mu_a_mod_ml_0 */
#define ACPHY_mu_a_mod_ml_0(rev)                         (ACREV_GE(rev,32) ? 0x550 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x550 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x550 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x550 : INVALID_ADDRESS)))))))
#define ACPHY_mu_a_mod_ml_0_mu_a_mod_ml_sig_0_SHIFT(rev) 0
#define ACPHY_mu_a_mod_ml_0_mu_a_mod_ml_sig_0_MASK(rev)  (0xf << ACPHY_mu_a_mod_ml_0_mu_a_mod_ml_sig_0_SHIFT(rev))
#define ACPHY_mu_a_mod_ml_0_mu_a_mod_ml_sig_1_SHIFT(rev) 4
#define ACPHY_mu_a_mod_ml_0_mu_a_mod_ml_sig_1_MASK(rev)  (0xf << ACPHY_mu_a_mod_ml_0_mu_a_mod_ml_sig_1_SHIFT(rev))
#define ACPHY_mu_a_mod_ml_0_mu_a_mod_ml_sig_2_SHIFT(rev) 8
#define ACPHY_mu_a_mod_ml_0_mu_a_mod_ml_sig_2_MASK(rev)  (0xf << ACPHY_mu_a_mod_ml_0_mu_a_mod_ml_sig_2_SHIFT(rev))
#define ACPHY_mu_a_mod_ml_0_mu_a_mod_ml_sig_3_SHIFT(rev) 12
#define ACPHY_mu_a_mod_ml_0_mu_a_mod_ml_sig_3_MASK(rev)  (0xf << ACPHY_mu_a_mod_ml_0_mu_a_mod_ml_sig_3_SHIFT(rev))

/* Register ACPHY_mu_a_mod_ml_1 */
#define ACPHY_mu_a_mod_ml_1(rev)                           (ACREV_GE(rev,32) ? 0x551 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x551 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x551 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x551 : INVALID_ADDRESS)))))))
#define ACPHY_mu_a_mod_ml_1_mu_a_mod_ml_sig_4_SHIFT(rev)   0
#define ACPHY_mu_a_mod_ml_1_mu_a_mod_ml_sig_4_MASK(rev)    (0xf << ACPHY_mu_a_mod_ml_1_mu_a_mod_ml_sig_4_SHIFT(rev))
#define ACPHY_mu_a_mod_ml_1_mu_a_mod_ml_sig_5_SHIFT(rev)   4
#define ACPHY_mu_a_mod_ml_1_mu_a_mod_ml_sig_5_MASK(rev)    (0xf << ACPHY_mu_a_mod_ml_1_mu_a_mod_ml_sig_5_SHIFT(rev))
#define ACPHY_mu_a_mod_ml_1_mu_a_mod_ml_short_0_SHIFT(rev) 8
#define ACPHY_mu_a_mod_ml_1_mu_a_mod_ml_short_0_MASK(rev)  (0xf << ACPHY_mu_a_mod_ml_1_mu_a_mod_ml_short_0_SHIFT(rev))
#define ACPHY_mu_a_mod_ml_1_mu_a_mod_ml_short_1_SHIFT(rev) 12
#define ACPHY_mu_a_mod_ml_1_mu_a_mod_ml_short_1_MASK(rev)  (0xf << ACPHY_mu_a_mod_ml_1_mu_a_mod_ml_short_1_SHIFT(rev))

/* Register ACPHY_mu_a_mod_ml_2 */
#define ACPHY_mu_a_mod_ml_2(rev)                           (ACREV_GE(rev,32) ? 0x552 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x552 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x552 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x552 : INVALID_ADDRESS)))))))
#define ACPHY_mu_a_mod_ml_2_mu_a_mod_ml_short_2_SHIFT(rev) 0
#define ACPHY_mu_a_mod_ml_2_mu_a_mod_ml_short_2_MASK(rev)  (0xf << ACPHY_mu_a_mod_ml_2_mu_a_mod_ml_short_2_SHIFT(rev))
#define ACPHY_mu_a_mod_ml_2_mu_a_mod_ml_short_3_SHIFT(rev) 4
#define ACPHY_mu_a_mod_ml_2_mu_a_mod_ml_short_3_MASK(rev)  (0xf << ACPHY_mu_a_mod_ml_2_mu_a_mod_ml_short_3_SHIFT(rev))
#define ACPHY_mu_a_mod_ml_2_mu_a_mod_ml_short_4_SHIFT(rev) 8
#define ACPHY_mu_a_mod_ml_2_mu_a_mod_ml_short_4_MASK(rev)  (0xf << ACPHY_mu_a_mod_ml_2_mu_a_mod_ml_short_4_SHIFT(rev))
#define ACPHY_mu_a_mod_ml_2_mu_a_mod_ml_short_5_SHIFT(rev) 12
#define ACPHY_mu_a_mod_ml_2_mu_a_mod_ml_short_5_MASK(rev)  (0xf << ACPHY_mu_a_mod_ml_2_mu_a_mod_ml_short_5_SHIFT(rev))

/* Register ACPHY_mu_a_mod_ml_3 */
#define ACPHY_mu_a_mod_ml_3(rev)                          (ACREV_GE(rev,32) ? 0x553 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x553 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x553 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x553 : INVALID_ADDRESS)))))))
#define ACPHY_mu_a_mod_ml_3_mu_a_mod_ml_long_0_SHIFT(rev) 0
#define ACPHY_mu_a_mod_ml_3_mu_a_mod_ml_long_0_MASK(rev)  (0xf << ACPHY_mu_a_mod_ml_3_mu_a_mod_ml_long_0_SHIFT(rev))
#define ACPHY_mu_a_mod_ml_3_mu_a_mod_ml_long_1_SHIFT(rev) 4
#define ACPHY_mu_a_mod_ml_3_mu_a_mod_ml_long_1_MASK(rev)  (0xf << ACPHY_mu_a_mod_ml_3_mu_a_mod_ml_long_1_SHIFT(rev))
#define ACPHY_mu_a_mod_ml_3_mu_a_mod_ml_long_2_SHIFT(rev) 8
#define ACPHY_mu_a_mod_ml_3_mu_a_mod_ml_long_2_MASK(rev)  (0xf << ACPHY_mu_a_mod_ml_3_mu_a_mod_ml_long_2_SHIFT(rev))
#define ACPHY_mu_a_mod_ml_3_mu_a_mod_ml_long_3_SHIFT(rev) 12
#define ACPHY_mu_a_mod_ml_3_mu_a_mod_ml_long_3_MASK(rev)  (0xf << ACPHY_mu_a_mod_ml_3_mu_a_mod_ml_long_3_SHIFT(rev))

/* Register ACPHY_mu_a_mod_ml_4 */
#define ACPHY_mu_a_mod_ml_4(rev)                                (ACREV_GE(rev,32) ? 0x554 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x554 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x554 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x554 : INVALID_ADDRESS)))))))
#define ACPHY_mu_a_mod_ml_4_mu_a_mod_ml_long_4_SHIFT(rev)       0
#define ACPHY_mu_a_mod_ml_4_mu_a_mod_ml_long_4_MASK(rev)        (0xf << ACPHY_mu_a_mod_ml_4_mu_a_mod_ml_long_4_SHIFT(rev))
#define ACPHY_mu_a_mod_ml_4_mu_a_mod_ml_long_5_SHIFT(rev)       4
#define ACPHY_mu_a_mod_ml_4_mu_a_mod_ml_long_5_MASK(rev)        (0xf << ACPHY_mu_a_mod_ml_4_mu_a_mod_ml_long_5_SHIFT(rev))
#define ACPHY_mu_a_mod_ml_4_mu_a_mod_ml_extra_long_0_SHIFT(rev) 8
#define ACPHY_mu_a_mod_ml_4_mu_a_mod_ml_extra_long_0_MASK(rev)  (0xf << ACPHY_mu_a_mod_ml_4_mu_a_mod_ml_extra_long_0_SHIFT(rev))
#define ACPHY_mu_a_mod_ml_4_mu_a_mod_ml_extra_long_1_SHIFT(rev) 12
#define ACPHY_mu_a_mod_ml_4_mu_a_mod_ml_extra_long_1_MASK(rev)  (0xf << ACPHY_mu_a_mod_ml_4_mu_a_mod_ml_extra_long_1_SHIFT(rev))

/* Register ACPHY_mu_a_mod_ml_5 */
#define ACPHY_mu_a_mod_ml_5(rev)                                (ACREV_GE(rev,32) ? 0x555 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x555 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x555 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x555 : INVALID_ADDRESS)))))))
#define ACPHY_mu_a_mod_ml_5_mu_a_mod_ml_extra_long_2_SHIFT(rev) 0
#define ACPHY_mu_a_mod_ml_5_mu_a_mod_ml_extra_long_2_MASK(rev)  (0xf << ACPHY_mu_a_mod_ml_5_mu_a_mod_ml_extra_long_2_SHIFT(rev))
#define ACPHY_mu_a_mod_ml_5_mu_a_mod_ml_extra_long_3_SHIFT(rev) 4
#define ACPHY_mu_a_mod_ml_5_mu_a_mod_ml_extra_long_3_MASK(rev)  (0xf << ACPHY_mu_a_mod_ml_5_mu_a_mod_ml_extra_long_3_SHIFT(rev))
#define ACPHY_mu_a_mod_ml_5_mu_a_mod_ml_extra_long_4_SHIFT(rev) 8
#define ACPHY_mu_a_mod_ml_5_mu_a_mod_ml_extra_long_4_MASK(rev)  (0xf << ACPHY_mu_a_mod_ml_5_mu_a_mod_ml_extra_long_4_SHIFT(rev))
#define ACPHY_mu_a_mod_ml_5_mu_a_mod_ml_extra_long_5_SHIFT(rev) 12
#define ACPHY_mu_a_mod_ml_5_mu_a_mod_ml_extra_long_5_MASK(rev)  (0xf << ACPHY_mu_a_mod_ml_5_mu_a_mod_ml_extra_long_5_SHIFT(rev))

/* Register ACPHY_mu_a_mod_zf_0 */
#define ACPHY_mu_a_mod_zf_0(rev)                         (ACREV_GE(rev,32) ? 0x556 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x556 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x556 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x556 : INVALID_ADDRESS)))))))
#define ACPHY_mu_a_mod_zf_0_mu_a_mod_zf_sig_0_SHIFT(rev) 0
#define ACPHY_mu_a_mod_zf_0_mu_a_mod_zf_sig_0_MASK(rev)  (0xf << ACPHY_mu_a_mod_zf_0_mu_a_mod_zf_sig_0_SHIFT(rev))
#define ACPHY_mu_a_mod_zf_0_mu_a_mod_zf_sig_1_SHIFT(rev) 4
#define ACPHY_mu_a_mod_zf_0_mu_a_mod_zf_sig_1_MASK(rev)  (0xf << ACPHY_mu_a_mod_zf_0_mu_a_mod_zf_sig_1_SHIFT(rev))
#define ACPHY_mu_a_mod_zf_0_mu_a_mod_zf_sig_2_SHIFT(rev) 8
#define ACPHY_mu_a_mod_zf_0_mu_a_mod_zf_sig_2_MASK(rev)  (0xf << ACPHY_mu_a_mod_zf_0_mu_a_mod_zf_sig_2_SHIFT(rev))
#define ACPHY_mu_a_mod_zf_0_mu_a_mod_zf_sig_3_SHIFT(rev) 12
#define ACPHY_mu_a_mod_zf_0_mu_a_mod_zf_sig_3_MASK(rev)  (0xf << ACPHY_mu_a_mod_zf_0_mu_a_mod_zf_sig_3_SHIFT(rev))

/* Register ACPHY_mu_a_mod_zf_1 */
#define ACPHY_mu_a_mod_zf_1(rev)                           (ACREV_GE(rev,32) ? 0x557 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x557 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x557 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x557 : INVALID_ADDRESS)))))))
#define ACPHY_mu_a_mod_zf_1_mu_a_mod_zf_sig_4_SHIFT(rev)   0
#define ACPHY_mu_a_mod_zf_1_mu_a_mod_zf_sig_4_MASK(rev)    (0xf << ACPHY_mu_a_mod_zf_1_mu_a_mod_zf_sig_4_SHIFT(rev))
#define ACPHY_mu_a_mod_zf_1_mu_a_mod_zf_sig_5_SHIFT(rev)   4
#define ACPHY_mu_a_mod_zf_1_mu_a_mod_zf_sig_5_MASK(rev)    (0xf << ACPHY_mu_a_mod_zf_1_mu_a_mod_zf_sig_5_SHIFT(rev))
#define ACPHY_mu_a_mod_zf_1_mu_a_mod_zf_short_0_SHIFT(rev) 8
#define ACPHY_mu_a_mod_zf_1_mu_a_mod_zf_short_0_MASK(rev)  (0xf << ACPHY_mu_a_mod_zf_1_mu_a_mod_zf_short_0_SHIFT(rev))
#define ACPHY_mu_a_mod_zf_1_mu_a_mod_zf_short_1_SHIFT(rev) 12
#define ACPHY_mu_a_mod_zf_1_mu_a_mod_zf_short_1_MASK(rev)  (0xf << ACPHY_mu_a_mod_zf_1_mu_a_mod_zf_short_1_SHIFT(rev))

/* Register ACPHY_mu_a_mod_zf_2 */
#define ACPHY_mu_a_mod_zf_2(rev)                           (ACREV_GE(rev,32) ? 0x558 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x558 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x558 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x558 : INVALID_ADDRESS)))))))
#define ACPHY_mu_a_mod_zf_2_mu_a_mod_zf_short_2_SHIFT(rev) 0
#define ACPHY_mu_a_mod_zf_2_mu_a_mod_zf_short_2_MASK(rev)  (0xf << ACPHY_mu_a_mod_zf_2_mu_a_mod_zf_short_2_SHIFT(rev))
#define ACPHY_mu_a_mod_zf_2_mu_a_mod_zf_short_3_SHIFT(rev) 4
#define ACPHY_mu_a_mod_zf_2_mu_a_mod_zf_short_3_MASK(rev)  (0xf << ACPHY_mu_a_mod_zf_2_mu_a_mod_zf_short_3_SHIFT(rev))
#define ACPHY_mu_a_mod_zf_2_mu_a_mod_zf_short_4_SHIFT(rev) 8
#define ACPHY_mu_a_mod_zf_2_mu_a_mod_zf_short_4_MASK(rev)  (0xf << ACPHY_mu_a_mod_zf_2_mu_a_mod_zf_short_4_SHIFT(rev))
#define ACPHY_mu_a_mod_zf_2_mu_a_mod_zf_short_5_SHIFT(rev) 12
#define ACPHY_mu_a_mod_zf_2_mu_a_mod_zf_short_5_MASK(rev)  (0xf << ACPHY_mu_a_mod_zf_2_mu_a_mod_zf_short_5_SHIFT(rev))

/* Register ACPHY_mu_a_mod_zf_3 */
#define ACPHY_mu_a_mod_zf_3(rev)                          (ACREV_GE(rev,32) ? 0x559 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x559 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x559 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x559 : INVALID_ADDRESS)))))))
#define ACPHY_mu_a_mod_zf_3_mu_a_mod_zf_long_0_SHIFT(rev) 0
#define ACPHY_mu_a_mod_zf_3_mu_a_mod_zf_long_0_MASK(rev)  (0xf << ACPHY_mu_a_mod_zf_3_mu_a_mod_zf_long_0_SHIFT(rev))
#define ACPHY_mu_a_mod_zf_3_mu_a_mod_zf_long_1_SHIFT(rev) 4
#define ACPHY_mu_a_mod_zf_3_mu_a_mod_zf_long_1_MASK(rev)  (0xf << ACPHY_mu_a_mod_zf_3_mu_a_mod_zf_long_1_SHIFT(rev))
#define ACPHY_mu_a_mod_zf_3_mu_a_mod_zf_long_2_SHIFT(rev) 8
#define ACPHY_mu_a_mod_zf_3_mu_a_mod_zf_long_2_MASK(rev)  (0xf << ACPHY_mu_a_mod_zf_3_mu_a_mod_zf_long_2_SHIFT(rev))
#define ACPHY_mu_a_mod_zf_3_mu_a_mod_zf_long_3_SHIFT(rev) 12
#define ACPHY_mu_a_mod_zf_3_mu_a_mod_zf_long_3_MASK(rev)  (0xf << ACPHY_mu_a_mod_zf_3_mu_a_mod_zf_long_3_SHIFT(rev))

/* Register ACPHY_mu_a_mod_zf_4 */
#define ACPHY_mu_a_mod_zf_4(rev)                                (ACREV_GE(rev,32) ? 0x55a : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x55a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x55a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x55a : INVALID_ADDRESS)))))))
#define ACPHY_mu_a_mod_zf_4_mu_a_mod_zf_long_4_SHIFT(rev)       0
#define ACPHY_mu_a_mod_zf_4_mu_a_mod_zf_long_4_MASK(rev)        (0xf << ACPHY_mu_a_mod_zf_4_mu_a_mod_zf_long_4_SHIFT(rev))
#define ACPHY_mu_a_mod_zf_4_mu_a_mod_zf_long_5_SHIFT(rev)       4
#define ACPHY_mu_a_mod_zf_4_mu_a_mod_zf_long_5_MASK(rev)        (0xf << ACPHY_mu_a_mod_zf_4_mu_a_mod_zf_long_5_SHIFT(rev))
#define ACPHY_mu_a_mod_zf_4_mu_a_mod_zf_extra_long_0_SHIFT(rev) 8
#define ACPHY_mu_a_mod_zf_4_mu_a_mod_zf_extra_long_0_MASK(rev)  (0xf << ACPHY_mu_a_mod_zf_4_mu_a_mod_zf_extra_long_0_SHIFT(rev))
#define ACPHY_mu_a_mod_zf_4_mu_a_mod_zf_extra_long_1_SHIFT(rev) 12
#define ACPHY_mu_a_mod_zf_4_mu_a_mod_zf_extra_long_1_MASK(rev)  (0xf << ACPHY_mu_a_mod_zf_4_mu_a_mod_zf_extra_long_1_SHIFT(rev))

/* Register ACPHY_mu_a_mod_zf_5 */
#define ACPHY_mu_a_mod_zf_5(rev)                                (ACREV_GE(rev,32) ? 0x55b : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x55b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x55b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x55b : INVALID_ADDRESS)))))))
#define ACPHY_mu_a_mod_zf_5_mu_a_mod_zf_extra_long_2_SHIFT(rev) 0
#define ACPHY_mu_a_mod_zf_5_mu_a_mod_zf_extra_long_2_MASK(rev)  (0xf << ACPHY_mu_a_mod_zf_5_mu_a_mod_zf_extra_long_2_SHIFT(rev))
#define ACPHY_mu_a_mod_zf_5_mu_a_mod_zf_extra_long_3_SHIFT(rev) 4
#define ACPHY_mu_a_mod_zf_5_mu_a_mod_zf_extra_long_3_MASK(rev)  (0xf << ACPHY_mu_a_mod_zf_5_mu_a_mod_zf_extra_long_3_SHIFT(rev))
#define ACPHY_mu_a_mod_zf_5_mu_a_mod_zf_extra_long_4_SHIFT(rev) 8
#define ACPHY_mu_a_mod_zf_5_mu_a_mod_zf_extra_long_4_MASK(rev)  (0xf << ACPHY_mu_a_mod_zf_5_mu_a_mod_zf_extra_long_4_SHIFT(rev))
#define ACPHY_mu_a_mod_zf_5_mu_a_mod_zf_extra_long_5_SHIFT(rev) 12
#define ACPHY_mu_a_mod_zf_5_mu_a_mod_zf_extra_long_5_MASK(rev)  (0xf << ACPHY_mu_a_mod_zf_5_mu_a_mod_zf_extra_long_5_SHIFT(rev))

/* Register ACPHY_dccal_wait_reset_len */
#define ACPHY_dccal_wait_reset_len(rev)                            (ACREV_GE(rev,32) ? 0x599 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x599 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x599 : INVALID_ADDRESS)))))
#define ACPHY_dccal_wait_reset_len_dccal_wait_reset_len_SHIFT(rev) 0
#define ACPHY_dccal_wait_reset_len_dccal_wait_reset_len_MASK(rev)  (0xffff << ACPHY_dccal_wait_reset_len_dccal_wait_reset_len_SHIFT(rev))

/* Register ACPHY_idacc_update_reset_len */
#define ACPHY_idacc_update_reset_len(rev)                              (ACREV_GE(rev,32) ? 0x59a : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x59a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x59a : INVALID_ADDRESS)))))
#define ACPHY_idacc_update_reset_len_idacc_update_reset_len_SHIFT(rev) 0
#define ACPHY_idacc_update_reset_len_idacc_update_reset_len_MASK(rev)  (0xffff << ACPHY_idacc_update_reset_len_idacc_update_reset_len_SHIFT(rev))

/* Register ACPHY_idacc_update_hw_reset_len */
#define ACPHY_idacc_update_hw_reset_len(rev)                                 (ACREV_GE(rev,32) ? 0x59b : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x59b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x59b : INVALID_ADDRESS)))))
#define ACPHY_idacc_update_hw_reset_len_idacc_update_hw_reset_len_SHIFT(rev) 0
#define ACPHY_idacc_update_hw_reset_len_idacc_update_hw_reset_len_MASK(rev)  (0xffff << ACPHY_idacc_update_hw_reset_len_idacc_update_hw_reset_len_SHIFT(rev))

/* Register ACPHY_dccal_common */
#define ACPHY_dccal_common(rev)                         (ACREV_GE(rev,32) ? 0x59c : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x59c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x59c : INVALID_ADDRESS)))))
#define ACPHY_dccal_common_dcc_method_select_SHIFT(rev) 0
#define ACPHY_dccal_common_dcc_method_select_MASK(rev)  (0x1 << ACPHY_dccal_common_dcc_method_select_SHIFT(rev))

/* Register ACPHY_dccal_wait_hw_reset_len */
#define ACPHY_dccal_wait_hw_reset_len(rev)                               (ACREV_GE(rev,32) ? 0x59d : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x59d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x59d : INVALID_ADDRESS)))))
#define ACPHY_dccal_wait_hw_reset_len_dccal_wait_hw_reset_len_SHIFT(rev) 0
#define ACPHY_dccal_wait_hw_reset_len_dccal_wait_hw_reset_len_MASK(rev)  (0xffff << ACPHY_dccal_wait_hw_reset_len_dccal_wait_hw_reset_len_SHIFT(rev))

/* Register ACPHY_hrp_save_restore0 */
#define ACPHY_hrp_save_restore0(rev)                         (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x610 : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x620 : (ACREV_GE(rev,27) ? 0x610 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x610 : INVALID_ADDRESS)))))))
#define ACPHY_hrp_save_restore0_hrp_save_SHIFT(rev)          0
#define ACPHY_hrp_save_restore0_hrp_save_MASK(rev)           (0x1 << ACPHY_hrp_save_restore0_hrp_save_SHIFT(rev))
#define ACPHY_hrp_save_restore0_hrp_restore_SHIFT(rev)       1
#define ACPHY_hrp_save_restore0_hrp_restore_MASK(rev)        (0x1 << ACPHY_hrp_save_restore0_hrp_restore_SHIFT(rev))
#define ACPHY_hrp_save_restore0_restore_timeout_SHIFT(rev)   2
#define ACPHY_hrp_save_restore0_restore_timeout_MASK(rev)    (0x1 << ACPHY_hrp_save_restore0_restore_timeout_SHIFT(rev))
#define ACPHY_hrp_save_restore0_save_timeout_SHIFT(rev)      3
#define ACPHY_hrp_save_restore0_save_timeout_MASK(rev)       (0x1 << ACPHY_hrp_save_restore0_save_timeout_SHIFT(rev))
#define ACPHY_hrp_save_restore0_flush_fcbsmem_SHIFT(rev)     4
#define ACPHY_hrp_save_restore0_flush_fcbsmem_MASK(rev)      (0x1 << ACPHY_hrp_save_restore0_flush_fcbsmem_SHIFT(rev))
#define ACPHY_hrp_save_restore0_channel_index_SHIFT(rev)     5
#define ACPHY_hrp_save_restore0_channel_index_MASK(rev)      (0x3 << ACPHY_hrp_save_restore0_channel_index_SHIFT(rev))
#define ACPHY_hrp_save_restore0_hrp_table_save_SHIFT(rev)    7
#define ACPHY_hrp_save_restore0_hrp_table_save_MASK(rev)     (0x1 << ACPHY_hrp_save_restore0_hrp_table_save_SHIFT(rev))
#define ACPHY_hrp_save_restore0_hrp_table_restore_SHIFT(rev) 8
#define ACPHY_hrp_save_restore0_hrp_table_restore_MASK(rev)  (0x1 << ACPHY_hrp_save_restore0_hrp_table_restore_SHIFT(rev))

/* Register ACPHY_hrp_save_status0 */
#define ACPHY_hrp_save_status0(rev)                      (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x611 : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x621 : (ACREV_GE(rev,27) ? 0x611 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x611 : INVALID_ADDRESS)))))))
#define ACPHY_hrp_save_status0_wr_ovfl_SHIFT(rev)        0
#define ACPHY_hrp_save_status0_wr_ovfl_MASK(rev)         (0x1 << ACPHY_hrp_save_status0_wr_ovfl_SHIFT(rev))
#define ACPHY_hrp_save_status0_mem_inuse_SHIFT(rev)      1
#define ACPHY_hrp_save_status0_mem_inuse_MASK(rev)       (0x1 << ACPHY_hrp_save_status0_mem_inuse_SHIFT(rev))
#define ACPHY_hrp_save_status0_restore_hung_SHIFT(rev)   2
#define ACPHY_hrp_save_status0_restore_hung_MASK(rev)    (0x1 << ACPHY_hrp_save_status0_restore_hung_SHIFT(rev))
#define ACPHY_hrp_save_status0_hrp_sr_broken_SHIFT(rev)  3
#define ACPHY_hrp_save_status0_hrp_sr_broken_MASK(rev)   (0x1 << ACPHY_hrp_save_status0_hrp_sr_broken_SHIFT(rev))
#define ACPHY_hrp_save_status0_mem_depth_used_SHIFT(rev) 4
#define ACPHY_hrp_save_status0_mem_depth_used_MASK(rev)  (0x3f << ACPHY_hrp_save_status0_mem_depth_used_SHIFT(rev))
#define ACPHY_hrp_save_status0_hrp_sr_state_SHIFT(rev)   10
#define ACPHY_hrp_save_status0_hrp_sr_state_MASK(rev)    (ACREV_GE(rev,32) ? (0x7 << ACPHY_hrp_save_status0_hrp_sr_state_SHIFT(rev)) : (ACREV_GE(rev,27) ? (0xf << ACPHY_hrp_save_status0_hrp_sr_state_SHIFT(rev)) : (0x7 << ACPHY_hrp_save_status0_hrp_sr_state_SHIFT(rev))))

/* Register ACPHY_hrp_restore_timeout0 */
#define ACPHY_hrp_restore_timeout0(rev)                           (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x612 : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x622 : (ACREV_GE(rev,27) ? 0x612 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x612 : INVALID_ADDRESS)))))))
#define ACPHY_hrp_restore_timeout0_restore_timeout_cnt_SHIFT(rev) 0
#define ACPHY_hrp_restore_timeout0_restore_timeout_cnt_MASK(rev)  (0xffff << ACPHY_hrp_restore_timeout0_restore_timeout_cnt_SHIFT(rev))

/* Register ACPHY_hrp_save_timeout0 */
#define ACPHY_hrp_save_timeout0(rev)                        (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x613 : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x623 : (ACREV_GE(rev,27) ? 0x613 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x613 : INVALID_ADDRESS)))))))
#define ACPHY_hrp_save_timeout0_save_timeout_cnt_SHIFT(rev) 0
#define ACPHY_hrp_save_timeout0_save_timeout_cnt_MASK(rev)  (0x3f << ACPHY_hrp_save_timeout0_save_timeout_cnt_SHIFT(rev))

/* Register ACPHY_skip_save_reg00 */
#define ACPHY_skip_save_reg00(rev)                      (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x614 : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x624 : (ACREV_GE(rev,27) ? 0x614 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x614 : INVALID_ADDRESS)))))))
#define ACPHY_skip_save_reg00_skip_save_reg0_SHIFT(rev) 0
#define ACPHY_skip_save_reg00_skip_save_reg0_MASK(rev)  (0x1fff << ACPHY_skip_save_reg00_skip_save_reg0_SHIFT(rev))

/* Register ACPHY_skip_save_reg10 */
#define ACPHY_skip_save_reg10(rev)                       (ACREV_GE(rev,40) ? 0x123a : (ACREV_GE(rev,36) ? 0x615 : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x625 : (ACREV_GE(rev,27) ? 0x615 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x615 : INVALID_ADDRESS)))))))
#define ACPHY_skip_save_reg10_skip_save_reg1_SHIFT(rev)  0
#define ACPHY_skip_save_reg10_skip_save_reg1_MASK(rev)   (0x1fff << ACPHY_skip_save_reg10_skip_save_reg1_SHIFT(rev))
#define ACPHY_skip_save_reg10_skip_save_reg10_SHIFT(rev) 0
#define ACPHY_skip_save_reg10_skip_save_reg10_MASK(rev)  (0x3fff << ACPHY_skip_save_reg10_skip_save_reg10_SHIFT(rev))

/* Register ACPHY_skip_save_reg20 */
#define ACPHY_skip_save_reg20(rev)                      (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x616 : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x626 : (ACREV_GE(rev,27) ? 0x616 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x616 : INVALID_ADDRESS)))))))
#define ACPHY_skip_save_reg20_skip_save_reg2_SHIFT(rev) 0
#define ACPHY_skip_save_reg20_skip_save_reg2_MASK(rev)  (0x1fff << ACPHY_skip_save_reg20_skip_save_reg2_SHIFT(rev))

/* Register ACPHY_skip_save_reg30 */
#define ACPHY_skip_save_reg30(rev)                      (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x617 : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x627 : (ACREV_GE(rev,27) ? 0x617 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x617 : INVALID_ADDRESS)))))))
#define ACPHY_skip_save_reg30_skip_save_reg3_SHIFT(rev) 0
#define ACPHY_skip_save_reg30_skip_save_reg3_MASK(rev)  (0x1fff << ACPHY_skip_save_reg30_skip_save_reg3_SHIFT(rev))

/* Register ACPHY_DCestimateI0 */
#define ACPHY_DCestimateI0(rev)                    (ACREV_GE(rev,27) ? 0x698 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x698 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x698 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x698 : INVALID_ADDRESS)))))))
#define ACPHY_DCestimateI0_DCestimateI0_SHIFT(rev) 0
#define ACPHY_DCestimateI0_DCestimateI0_MASK(rev)  (0xffff << ACPHY_DCestimateI0_DCestimateI0_SHIFT(rev))

/* Register ACPHY_DCestimateQ0 */
#define ACPHY_DCestimateQ0(rev)                    (ACREV_GE(rev,27) ? 0x699 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x699 : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x699 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x699 : INVALID_ADDRESS)))))))
#define ACPHY_DCestimateQ0_DCestimateQ0_SHIFT(rev) 0
#define ACPHY_DCestimateQ0_DCestimateQ0_MASK(rev)  (0xffff << ACPHY_DCestimateQ0_DCestimateQ0_SHIFT(rev))

/* Register ACPHY_GainDbChange0 */
#define ACPHY_GainDbChange0(rev)                    (ACREV_GE(rev,32) ? 0x69a : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x69a : INVALID_ADDRESS)))
#define ACPHY_GainDbChange0_gainDbChange_SHIFT(rev) 0
#define ACPHY_GainDbChange0_gainDbChange_MASK(rev)  (0x1ff << ACPHY_GainDbChange0_gainDbChange_SHIFT(rev))

/* Register ACPHY_txpwr_ctrl_hrpsave10 */
#define ACPHY_txpwr_ctrl_hrpsave10(rev)                    (ACREV_GE(rev,32) ? 0x69b : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x69b : INVALID_ADDRESS)))
#define ACPHY_txpwr_ctrl_hrpsave10_intg_cnt_SHIFT(rev)     0
#define ACPHY_txpwr_ctrl_hrpsave10_intg_cnt_MASK(rev)      (0xff << ACPHY_txpwr_ctrl_hrpsave10_intg_cnt_SHIFT(rev))
#define ACPHY_txpwr_ctrl_hrpsave10_intg_cnt_cck_SHIFT(rev) 8
#define ACPHY_txpwr_ctrl_hrpsave10_intg_cnt_cck_MASK(rev)  (0xff << ACPHY_txpwr_ctrl_hrpsave10_intg_cnt_cck_SHIFT(rev))

/* Register ACPHY_txpwr_ctrl_hrpsave20 */
#define ACPHY_txpwr_ctrl_hrpsave20(rev)                 (ACREV_GE(rev,32) ? 0x69c : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x69c : INVALID_ADDRESS)))
#define ACPHY_txpwr_ctrl_hrpsave20_estPwrSum_SHIFT(rev) 0
#define ACPHY_txpwr_ctrl_hrpsave20_estPwrSum_MASK(rev)  (0xffff << ACPHY_txpwr_ctrl_hrpsave20_estPwrSum_SHIFT(rev))

/* Register ACPHY_txpwr_ctrl_hrpsave30 */
#define ACPHY_txpwr_ctrl_hrpsave30(rev)                     (ACREV_GE(rev,32) ? 0x69d : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x69d : INVALID_ADDRESS)))
#define ACPHY_txpwr_ctrl_hrpsave30_estPwrSum_cck_SHIFT(rev) 0
#define ACPHY_txpwr_ctrl_hrpsave30_estPwrSum_cck_MASK(rev)  (0xffff << ACPHY_txpwr_ctrl_hrpsave30_estPwrSum_cck_SHIFT(rev))

/* Register ACPHY_txpwr_ctrl_hrpsave40 */
#define ACPHY_txpwr_ctrl_hrpsave40(rev)                      (ACREV_GE(rev,32) ? 0x69e : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x69e : INVALID_ADDRESS)))
#define ACPHY_txpwr_ctrl_hrpsave40_pwrIndex_norm_SHIFT(rev)  0
#define ACPHY_txpwr_ctrl_hrpsave40_pwrIndex_norm_MASK(rev)   (0xff << ACPHY_txpwr_ctrl_hrpsave40_pwrIndex_norm_SHIFT(rev))
#define ACPHY_txpwr_ctrl_hrpsave40_estPwrSum1_SHIFT(rev)     8
#define ACPHY_txpwr_ctrl_hrpsave40_estPwrSum1_MASK(rev)      (0x1 << ACPHY_txpwr_ctrl_hrpsave40_estPwrSum1_SHIFT(rev))
#define ACPHY_txpwr_ctrl_hrpsave40_estPwrSum_cck1_SHIFT(rev) 9
#define ACPHY_txpwr_ctrl_hrpsave40_estPwrSum_cck1_MASK(rev)  (0x1 << ACPHY_txpwr_ctrl_hrpsave40_estPwrSum_cck1_SHIFT(rev))

/* Register ACPHY_txpwrctrl_hrprestore10 */
#define ACPHY_txpwrctrl_hrprestore10(rev)                    (ACREV_GE(rev,32) ? 0x69f : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x69f : INVALID_ADDRESS)))
#define ACPHY_txpwrctrl_hrprestore10_intg_cnt_SHIFT(rev)     0
#define ACPHY_txpwrctrl_hrprestore10_intg_cnt_MASK(rev)      (0xff << ACPHY_txpwrctrl_hrprestore10_intg_cnt_SHIFT(rev))
#define ACPHY_txpwrctrl_hrprestore10_intg_cnt_cck_SHIFT(rev) 8
#define ACPHY_txpwrctrl_hrprestore10_intg_cnt_cck_MASK(rev)  (0xff << ACPHY_txpwrctrl_hrprestore10_intg_cnt_cck_SHIFT(rev))

/* Register ACPHY_RxSdFeConfig70 */
#define ACPHY_RxSdFeConfig70(rev)                          (ACREV_GE(rev,32) ? 0x6af : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x6af : INVALID_ADDRESS)))
#define ACPHY_RxSdFeConfig70_farrow_i_dc_offset_SHIFT(rev) 0
#define ACPHY_RxSdFeConfig70_farrow_i_dc_offset_MASK(rev)  (0x3f << ACPHY_RxSdFeConfig70_farrow_i_dc_offset_SHIFT(rev))
#define ACPHY_RxSdFeConfig70_farrow_q_dc_offset_SHIFT(rev) 6
#define ACPHY_RxSdFeConfig70_farrow_q_dc_offset_MASK(rev)  (0x3f << ACPHY_RxSdFeConfig70_farrow_q_dc_offset_SHIFT(rev))

/* Register ACPHY_pwr_offset_adj_in_fbpath0 */
#define ACPHY_pwr_offset_adj_in_fbpath0(rev)                                   (ACREV_GE(rev,32) ? 0x6b0 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x6b0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x6b0 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x6b0 : INVALID_ADDRESS)))))))
#define ACPHY_pwr_offset_adj_in_fbpath0_pwr_offset_adj_in_fbpath_80p80_fullband_SHIFT(rev) 8
#define ACPHY_pwr_offset_adj_in_fbpath0_pwr_offset_adj_in_fbpath_80p80_fullband_MASK(rev) (0xff << ACPHY_pwr_offset_adj_in_fbpath0_pwr_offset_adj_in_fbpath_80p80_fullband_SHIFT(rev))
#define ACPHY_pwr_offset_adj_in_fbpath0_pwr_offset_adj_in_fbpath_80p80_subband_SHIFT(rev) 0
#define ACPHY_pwr_offset_adj_in_fbpath0_pwr_offset_adj_in_fbpath_80p80_subband_MASK(rev) (0xff << ACPHY_pwr_offset_adj_in_fbpath0_pwr_offset_adj_in_fbpath_80p80_subband_SHIFT(rev))

/* Register ACPHY_TxPwrCtrl_Multi_Mode0 */
#define ACPHY_TxPwrCtrl_Multi_Mode0(rev)                       (ACREV_GE(rev,32) ? 0x6b1 : (ACREV_GE(rev,27) ? 0x6b0 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x6b1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x6b1 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x6b1 : INVALID_ADDRESS))))))))
#define ACPHY_TxPwrCtrl_Multi_Mode0_txPwrIndexLimit_SHIFT(rev) 0
#define ACPHY_TxPwrCtrl_Multi_Mode0_txPwrIndexLimit_MASK(rev)  (0xff << ACPHY_TxPwrCtrl_Multi_Mode0_txPwrIndexLimit_SHIFT(rev))
#define ACPHY_TxPwrCtrl_Multi_Mode0_multi_mode_SHIFT(rev)      8
#define ACPHY_TxPwrCtrl_Multi_Mode0_multi_mode_MASK(rev)       (0x7 << ACPHY_TxPwrCtrl_Multi_Mode0_multi_mode_SHIFT(rev))
#define ACPHY_TxPwrCtrl_Multi_Mode0_seg_sub_band_SHIFT(rev)    11
#define ACPHY_TxPwrCtrl_Multi_Mode0_seg_sub_band_MASK(rev)     (0x1 << ACPHY_TxPwrCtrl_Multi_Mode0_seg_sub_band_SHIFT(rev))
#define ACPHY_TxPwrCtrl_Multi_Mode0_enable_damp_acc_SHIFT(rev) 12
#define ACPHY_TxPwrCtrl_Multi_Mode0_enable_damp_acc_MASK(rev)  (0x1 << ACPHY_TxPwrCtrl_Multi_Mode0_enable_damp_acc_SHIFT(rev))
#define ACPHY_TxPwrCtrl_Multi_Mode0_fifo_lock_mode_SHIFT(rev)  13
#define ACPHY_TxPwrCtrl_Multi_Mode0_fifo_lock_mode_MASK(rev)   (0x1 << ACPHY_TxPwrCtrl_Multi_Mode0_fifo_lock_mode_SHIFT(rev))

/* Register ACPHY_TxPwrCtrl_80P80_full_sub_band0 */
#define ACPHY_TxPwrCtrl_80P80_full_sub_band0(rev)                              (ACREV_GE(rev,32) ? 0x6b2 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x6b2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x6b2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x6b2 : INVALID_ADDRESS)))))))
#define ACPHY_TxPwrCtrl_80P80_full_sub_band0_per_core_pwr_offset_80p80_fullband_SHIFT(rev) 8
#define ACPHY_TxPwrCtrl_80P80_full_sub_band0_per_core_pwr_offset_80p80_fullband_MASK(rev) (0xff << ACPHY_TxPwrCtrl_80P80_full_sub_band0_per_core_pwr_offset_80p80_fullband_SHIFT(rev))
#define ACPHY_TxPwrCtrl_80P80_full_sub_band0_per_core_pwr_offset_80p80_subband_SHIFT(rev) 0
#define ACPHY_TxPwrCtrl_80P80_full_sub_band0_per_core_pwr_offset_80p80_subband_MASK(rev) (0xff << ACPHY_TxPwrCtrl_80P80_full_sub_band0_per_core_pwr_offset_80p80_subband_SHIFT(rev))

/* Register ACPHY_TxPwrCtrl_siso_mimo_path0 */
#define ACPHY_TxPwrCtrl_siso_mimo_path0(rev)                               (ACREV_GE(rev,32) ? 0x6b3 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x6b3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x6b3 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x6b3 : INVALID_ADDRESS)))))))
#define ACPHY_TxPwrCtrl_siso_mimo_path0_siso_est_pwr_offset_adj_SHIFT(rev) 8
#define ACPHY_TxPwrCtrl_siso_mimo_path0_siso_est_pwr_offset_adj_MASK(rev)  (0xff << ACPHY_TxPwrCtrl_siso_mimo_path0_siso_est_pwr_offset_adj_SHIFT(rev))
#define ACPHY_TxPwrCtrl_siso_mimo_path0_mimo_est_pwr_offset_adj_SHIFT(rev) 0
#define ACPHY_TxPwrCtrl_siso_mimo_path0_mimo_est_pwr_offset_adj_MASK(rev)  (0xff << ACPHY_TxPwrCtrl_siso_mimo_path0_mimo_est_pwr_offset_adj_SHIFT(rev))

/* Register ACPHY_TxPwrCtrl_enable0 */
#define ACPHY_TxPwrCtrl_enable0(rev)                     (ACREV_GE(rev,32) ? 0x6b4 : (ACREV_GE(rev,27) ? 0x6af : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x6b4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x6b4 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x6b4 : INVALID_ADDRESS))))))))
#define ACPHY_TxPwrCtrl_enable0_force_tssi_en_SHIFT(rev) 0
#define ACPHY_TxPwrCtrl_enable0_force_tssi_en_MASK(rev)  (0x1 << ACPHY_TxPwrCtrl_enable0_force_tssi_en_SHIFT(rev))

/* Register ACPHY_tssimem_wrap0 */
#define ACPHY_tssimem_wrap0(rev)                           (ACREV_GE(rev,32) ? 0x6b5 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x6b5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x6b5 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x6b5 : INVALID_ADDRESS)))))))
#define ACPHY_tssimem_wrap0_tssimem_addr_SHIFT(rev)        0
#define ACPHY_tssimem_wrap0_tssimem_addr_MASK(rev)         (0x1f << ACPHY_tssimem_wrap0_tssimem_addr_SHIFT(rev))
#define ACPHY_tssimem_wrap0_tssimemaddr_wrapped_SHIFT(rev) 5
#define ACPHY_tssimem_wrap0_tssimemaddr_wrapped_MASK(rev)  (0x1 << ACPHY_tssimem_wrap0_tssimemaddr_wrapped_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlIdleTssi_third_path0 */
#define ACPHY_TxPwrCtrlIdleTssi_third_path0(rev)                       (ACREV_GE(rev,32) ? 0x6b6 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x6b6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x6b6 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x6b6 : INVALID_ADDRESS)))))))
#define ACPHY_TxPwrCtrlIdleTssi_third_path0_idleTssi_third0_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlIdleTssi_third_path0_idleTssi_third0_MASK(rev)  (0x3ff << ACPHY_TxPwrCtrlIdleTssi_third_path0_idleTssi_third0_SHIFT(rev))

/* Register ACPHY_phy2mac_dbg_data_mux_sel0 */
#define ACPHY_phy2mac_dbg_data_mux_sel0(rev)                               (ACREV_GE(rev,32) ? 0x6b7 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x6b7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x6b7 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x6b7 : INVALID_ADDRESS)))))))
#define ACPHY_phy2mac_dbg_data_mux_sel0_phy2mac_dbg_or_gpio_sel_SHIFT(rev) 0
#define ACPHY_phy2mac_dbg_data_mux_sel0_phy2mac_dbg_or_gpio_sel_MASK(rev)  (0x1 << ACPHY_phy2mac_dbg_data_mux_sel0_phy2mac_dbg_or_gpio_sel_SHIFT(rev))
#define ACPHY_phy2mac_dbg_data_mux_sel0_phy2mac_dbg_data_sel_SHIFT(rev)    1
#define ACPHY_phy2mac_dbg_data_mux_sel0_phy2mac_dbg_data_sel_MASK(rev)     (0x3 << ACPHY_phy2mac_dbg_data_mux_sel0_phy2mac_dbg_data_sel_SHIFT(rev))

/* Register ACPHY_tx_upconv_13bit_data_out_en0 */
#define ACPHY_tx_upconv_13bit_data_out_en0(rev)                           (ACREV_GE(rev,32) ? 0x6b8 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x6b8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x6b8 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x6b8 : INVALID_ADDRESS)))))))
#define ACPHY_tx_upconv_13bit_data_out_en0_upconv_out_13bit_en_SHIFT(rev) 0
#define ACPHY_tx_upconv_13bit_data_out_en0_upconv_out_13bit_en_MASK(rev)  (0x1 << ACPHY_tx_upconv_13bit_data_out_en0_upconv_out_13bit_en_SHIFT(rev))

/* Register ACPHY_txpwr_offset_sel0 */
#define ACPHY_txpwr_offset_sel0(rev)                        (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x6b9 : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x6b9 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x6b9 : INVALID_ADDRESS))))))
#define ACPHY_txpwr_offset_sel0_txpwr_offset_sel_SHIFT(rev) 0
#define ACPHY_txpwr_offset_sel0_txpwr_offset_sel_MASK(rev)  (0x1 << ACPHY_txpwr_offset_sel0_txpwr_offset_sel_SHIFT(rev))

/* Register ACPHY_TIA_offset_DAC_I_0 */
#define ACPHY_TIA_offset_DAC_I_0(rev)                        (ACREV_GE(rev,32) ? 0x6bb : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x6bb : INVALID_ADDRESS)))
#define ACPHY_TIA_offset_DAC_I_0_TIA_offset_DAC_I_SHIFT(rev) 0
#define ACPHY_TIA_offset_DAC_I_0_TIA_offset_DAC_I_MASK(rev)  (0x1ff << ACPHY_TIA_offset_DAC_I_0_TIA_offset_DAC_I_SHIFT(rev))

/* Register ACPHY_TIA_offset_DAC_Q_0 */
#define ACPHY_TIA_offset_DAC_Q_0(rev)                        (ACREV_GE(rev,32) ? 0x6bc : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x6bc : INVALID_ADDRESS)))
#define ACPHY_TIA_offset_DAC_Q_0_TIA_offset_DAC_Q_SHIFT(rev) 0
#define ACPHY_TIA_offset_DAC_Q_0_TIA_offset_DAC_Q_MASK(rev)  (0x1ff << ACPHY_TIA_offset_DAC_Q_0_TIA_offset_DAC_Q_SHIFT(rev))

/* Register ACPHY_RssiLtfRssi0 */
#define ACPHY_RssiLtfRssi0(rev)               (ACREV_GE(rev,32) ? 0x6c6 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x6c6 : INVALID_ADDRESS)))
#define ACPHY_RssiLtfRssi0_ltfRssi_SHIFT(rev) 0
#define ACPHY_RssiLtfRssi0_ltfRssi_MASK(rev)  (0xffff << ACPHY_RssiLtfRssi0_ltfRssi_SHIFT(rev))

/* Register ACPHY_RssiHtfRssi0 */
#define ACPHY_RssiHtfRssi0(rev)               (ACREV_GE(rev,32) ? 0x6c7 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x6c7 : INVALID_ADDRESS)))
#define ACPHY_RssiHtfRssi0_HtfRssi_SHIFT(rev) 0
#define ACPHY_RssiHtfRssi0_HtfRssi_MASK(rev)  (0xffff << ACPHY_RssiHtfRssi0_HtfRssi_SHIFT(rev))

/* Register ACPHY_txpwr_ctrl_hrprestore20 */
#define ACPHY_txpwr_ctrl_hrprestore20(rev)                 (ACREV_GE(rev,32) ? 0x6c8 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x6c8 : INVALID_ADDRESS)))
#define ACPHY_txpwr_ctrl_hrprestore20_estPwrSum_SHIFT(rev) 0
#define ACPHY_txpwr_ctrl_hrprestore20_estPwrSum_MASK(rev)  (0xffff << ACPHY_txpwr_ctrl_hrprestore20_estPwrSum_SHIFT(rev))

/* Register ACPHY_txpwr_ctrl_hrprestore30 */
#define ACPHY_txpwr_ctrl_hrprestore30(rev)                     (ACREV_GE(rev,32) ? 0x6c9 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x6c9 : INVALID_ADDRESS)))
#define ACPHY_txpwr_ctrl_hrprestore30_estPwrSum_cck_SHIFT(rev) 0
#define ACPHY_txpwr_ctrl_hrprestore30_estPwrSum_cck_MASK(rev)  (0xffff << ACPHY_txpwr_ctrl_hrprestore30_estPwrSum_cck_SHIFT(rev))

/* Register ACPHY_txpwrctrl_hrprestore40 */
#define ACPHY_txpwrctrl_hrprestore40(rev)                      (ACREV_GE(rev,32) ? 0x6ca : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x6ca : INVALID_ADDRESS)))
#define ACPHY_txpwrctrl_hrprestore40_pwrIndex_norm_SHIFT(rev)  0
#define ACPHY_txpwrctrl_hrprestore40_pwrIndex_norm_MASK(rev)   (0xff << ACPHY_txpwrctrl_hrprestore40_pwrIndex_norm_SHIFT(rev))
#define ACPHY_txpwrctrl_hrprestore40_estPwrSum1_SHIFT(rev)     8
#define ACPHY_txpwrctrl_hrprestore40_estPwrSum1_MASK(rev)      (0x1 << ACPHY_txpwrctrl_hrprestore40_estPwrSum1_SHIFT(rev))
#define ACPHY_txpwrctrl_hrprestore40_estPwrSum_cck1_SHIFT(rev) 9
#define ACPHY_txpwrctrl_hrprestore40_estPwrSum_cck1_MASK(rev)  (0x1 << ACPHY_txpwrctrl_hrprestore40_estPwrSum_cck1_SHIFT(rev))

/* Register ACPHY_txpwrctrl_hrprestore50 */
#define ACPHY_txpwrctrl_hrprestore50(rev)               (ACREV_GE(rev,32) ? 0x6cb : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x6cb : INVALID_ADDRESS)))
#define ACPHY_txpwrctrl_hrprestore50_restore_SHIFT(rev) 0
#define ACPHY_txpwrctrl_hrprestore50_restore_MASK(rev)  (0x1 << ACPHY_txpwrctrl_hrprestore50_restore_SHIFT(rev))

/* Register ACPHY_Core0mClpAgcW1ClipCntTh */
#define ACPHY_Core0mClpAgcW1ClipCntTh(rev)                            (ACREV_GE(rev,32) ? 0x6d0 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x6d0 : INVALID_ADDRESS)))
#define ACPHY_Core0mClpAgcW1ClipCntTh_mClpAgcW1ClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core0mClpAgcW1ClipCntTh_mClpAgcW1ClipCntThLo_MASK(rev)  (0xff << ACPHY_Core0mClpAgcW1ClipCntTh_mClpAgcW1ClipCntThLo_SHIFT(rev))
#define ACPHY_Core0mClpAgcW1ClipCntTh_mClpAgcW1ClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core0mClpAgcW1ClipCntTh_mClpAgcW1ClipCntThHi_MASK(rev)  (0xff << ACPHY_Core0mClpAgcW1ClipCntTh_mClpAgcW1ClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core0mClpAgcW3ClipCntTh */
#define ACPHY_Core0mClpAgcW3ClipCntTh(rev)                            (ACREV_GE(rev,32) ? 0x6d1 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x6d1 : INVALID_ADDRESS)))
#define ACPHY_Core0mClpAgcW3ClipCntTh_mClpAgcW3ClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core0mClpAgcW3ClipCntTh_mClpAgcW3ClipCntThLo_MASK(rev)  (0xff << ACPHY_Core0mClpAgcW3ClipCntTh_mClpAgcW3ClipCntThLo_SHIFT(rev))
#define ACPHY_Core0mClpAgcW3ClipCntTh_mClpAgcW3ClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core0mClpAgcW3ClipCntTh_mClpAgcW3ClipCntThHi_MASK(rev)  (0xff << ACPHY_Core0mClpAgcW3ClipCntTh_mClpAgcW3ClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core0mClpAgcNbClipCntTh */
#define ACPHY_Core0mClpAgcNbClipCntTh(rev)                            (ACREV_GE(rev,32) ? 0x6d3 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x6d3 : INVALID_ADDRESS)))
#define ACPHY_Core0mClpAgcNbClipCntTh_mClpAgcNbClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core0mClpAgcNbClipCntTh_mClpAgcNbClipCntThLo_MASK(rev)  (0xff << ACPHY_Core0mClpAgcNbClipCntTh_mClpAgcNbClipCntThLo_SHIFT(rev))
#define ACPHY_Core0mClpAgcNbClipCntTh_mClpAgcNbClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core0mClpAgcNbClipCntTh_mClpAgcNbClipCntThHi_MASK(rev)  (0xff << ACPHY_Core0mClpAgcNbClipCntTh_mClpAgcNbClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core0mClpAgcMDClipCntTh1 */
#define ACPHY_Core0mClpAgcMDClipCntTh1(rev)                            (ACREV_GE(rev,32) ? 0x6d7 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x6d7 : INVALID_ADDRESS)))
#define ACPHY_Core0mClpAgcMDClipCntTh1_mClpAgcNbClipCntThMd_SHIFT(rev) 0
#define ACPHY_Core0mClpAgcMDClipCntTh1_mClpAgcNbClipCntThMd_MASK(rev)  (0xff << ACPHY_Core0mClpAgcMDClipCntTh1_mClpAgcNbClipCntThMd_SHIFT(rev))
#define ACPHY_Core0mClpAgcMDClipCntTh1_mClpAgcW3ClipCntThMd_SHIFT(rev) 8
#define ACPHY_Core0mClpAgcMDClipCntTh1_mClpAgcW3ClipCntThMd_MASK(rev)  (0xff << ACPHY_Core0mClpAgcMDClipCntTh1_mClpAgcW3ClipCntThMd_SHIFT(rev))

/* Register ACPHY_Core0mClpAgcMDClipCntTh2 */
#define ACPHY_Core0mClpAgcMDClipCntTh2(rev)                              (ACREV_GE(rev,32) ? 0x6ea : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x6ea : INVALID_ADDRESS)))
#define ACPHY_Core0mClpAgcMDClipCntTh2_mClpAgcW1ClipCntThMd_SHIFT(rev)   0
#define ACPHY_Core0mClpAgcMDClipCntTh2_mClpAgcW1ClipCntThMd_MASK(rev)    (0xff << ACPHY_Core0mClpAgcMDClipCntTh2_mClpAgcW1ClipCntThMd_SHIFT(rev))
#define ACPHY_Core0mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th_SHIFT(rev)  8
#define ACPHY_Core0mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th_MASK(rev)   (0xf << ACPHY_Core0mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th_SHIFT(rev))
#define ACPHY_Core0mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th1_SHIFT(rev) 8
#define ACPHY_Core0mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th1_MASK(rev)  (0xf << ACPHY_Core0mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th1_SHIFT(rev))
#define ACPHY_Core0mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th2_SHIFT(rev) 12
#define ACPHY_Core0mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th2_MASK(rev)  (0xf << ACPHY_Core0mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th2_SHIFT(rev))

/* Register ACPHY_Core0mClpAgcClp1Mask */
#define ACPHY_Core0mClpAgcClp1Mask(rev)                        (ACREV_GE(rev,32) ? 0x6f3 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x6f3 : INVALID_ADDRESS)))
#define ACPHY_Core0mClpAgcClp1Mask_mClpAgcClip1Mask_SHIFT(rev) 0
#define ACPHY_Core0mClpAgcClp1Mask_mClpAgcClip1Mask_MASK(rev)  (0x3ff << ACPHY_Core0mClpAgcClp1Mask_mClpAgcClip1Mask_SHIFT(rev))

/* Register ACPHY_Core0mClpAgcClp2Mask */
#define ACPHY_Core0mClpAgcClp2Mask(rev)                        (ACREV_GE(rev,32) ? 0x6ff : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x6ff : INVALID_ADDRESS)))
#define ACPHY_Core0mClpAgcClp2Mask_mClpAgcClip2Mask_SHIFT(rev) 0
#define ACPHY_Core0mClpAgcClp2Mask_mClpAgcClip2Mask_MASK(rev)  (0x7f << ACPHY_Core0mClpAgcClp2Mask_mClpAgcClip2Mask_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideAfeDivCfg0 */
#define ACPHY_RfctrlOverrideAfeDivCfg0(rev)                              (ACREV_GE(rev,40) ? 0x74c : (ACREV_GE(rev,36) ? 0x74a : (ACREV_GE(rev,33) ? 0x74c : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x74a : INVALID_ADDRESS)))))
#define ACPHY_RfctrlOverrideAfeDivCfg0_afediv_dac_ovr_SHIFT(rev)         0
#define ACPHY_RfctrlOverrideAfeDivCfg0_afediv_dac_ovr_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideAfeDivCfg0_afediv_dac_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg0_afediv_adc_ovr_SHIFT(rev)         1
#define ACPHY_RfctrlOverrideAfeDivCfg0_afediv_adc_ovr_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideAfeDivCfg0_afediv_adc_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg0_afediv_lo_sel_ovr_SHIFT(rev)      2
#define ACPHY_RfctrlOverrideAfeDivCfg0_afediv_lo_sel_ovr_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideAfeDivCfg0_afediv_lo_sel_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg0_afediv_mimoclken_ovr_SHIFT(rev)   3
#define ACPHY_RfctrlOverrideAfeDivCfg0_afediv_mimoclken_ovr_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideAfeDivCfg0_afediv_mimoclken_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg0_afediv_progdiv_enl_ovr_SHIFT(rev) 4
#define ACPHY_RfctrlOverrideAfeDivCfg0_afediv_progdiv_enl_ovr_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideAfeDivCfg0_afediv_progdiv_enl_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg0_afediv_arst_SHIFT(rev)            5
#define ACPHY_RfctrlOverrideAfeDivCfg0_afediv_arst_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideAfeDivCfg0_afediv_arst_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg0_afediv_rst_en_SHIFT(rev)          6
#define ACPHY_RfctrlOverrideAfeDivCfg0_afediv_rst_en_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideAfeDivCfg0_afediv_rst_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg0_div5g_reset_SHIFT(rev)            7
#define ACPHY_RfctrlOverrideAfeDivCfg0_div5g_reset_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideAfeDivCfg0_div5g_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg0_div5g_pwrup_SHIFT(rev)            8
#define ACPHY_RfctrlOverrideAfeDivCfg0_div5g_pwrup_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideAfeDivCfg0_div5g_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg0_logen_mimo_pwrup_SHIFT(rev)       9
#define ACPHY_RfctrlOverrideAfeDivCfg0_logen_mimo_pwrup_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideAfeDivCfg0_logen_mimo_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg0_logen2g_detx2_en_SHIFT(rev)       10
#define ACPHY_RfctrlOverrideAfeDivCfg0_logen2g_detx2_en_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideAfeDivCfg0_logen2g_detx2_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg0_logen2g_detbuf_en_SHIFT(rev)      11
#define ACPHY_RfctrlOverrideAfeDivCfg0_logen2g_detbuf_en_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideAfeDivCfg0_logen2g_detbuf_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg0_afediv_arst_val_SHIFT(rev)        12
#define ACPHY_RfctrlOverrideAfeDivCfg0_afediv_arst_val_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideAfeDivCfg0_afediv_arst_val_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg0_afediv_rst_en_val_SHIFT(rev)      13
#define ACPHY_RfctrlOverrideAfeDivCfg0_afediv_rst_en_val_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideAfeDivCfg0_afediv_rst_en_val_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg0_afediv_bias_rst_val_SHIFT(rev)    14
#define ACPHY_RfctrlOverrideAfeDivCfg0_afediv_bias_rst_val_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideAfeDivCfg0_afediv_bias_rst_val_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg0_afediv_bias_rst_SHIFT(rev)        15
#define ACPHY_RfctrlOverrideAfeDivCfg0_afediv_bias_rst_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideAfeDivCfg0_afediv_bias_rst_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg0_div2g_siso_pwrup_SHIFT(rev)       10
#define ACPHY_RfctrlOverrideAfeDivCfg0_div2g_siso_pwrup_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideAfeDivCfg0_div2g_siso_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg0_rxsiso_div_buf_SHIFT(rev)         11
#define ACPHY_RfctrlOverrideAfeDivCfg0_rxsiso_div_buf_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideAfeDivCfg0_rxsiso_div_buf_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideETCfg0 */
#define ACPHY_RfctrlOverrideETCfg0(rev)                         (ACREV_GE(rev,40) ? 0x74d : (ACREV_GE(rev,36) ? 0x74b : (ACREV_GE(rev,33) ? 0x74d : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x74b : INVALID_ADDRESS)))))
#define ACPHY_RfctrlOverrideETCfg0_et_pwrup_SHIFT(rev)          0
#define ACPHY_RfctrlOverrideETCfg0_et_pwrup_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideETCfg0_et_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg0_et_dac_pwrup_SHIFT(rev)      1
#define ACPHY_RfctrlOverrideETCfg0_et_dac_pwrup_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideETCfg0_et_dac_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg0_etdac_diode_pwrup_SHIFT(rev) 2
#define ACPHY_RfctrlOverrideETCfg0_etdac_diode_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideETCfg0_etdac_diode_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg0_lpf_et_pu_SHIFT(rev)         3
#define ACPHY_RfctrlOverrideETCfg0_lpf_et_pu_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideETCfg0_lpf_et_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg0_lpf_et_bq_pu_SHIFT(rev)      4
#define ACPHY_RfctrlOverrideETCfg0_lpf_et_bq_pu_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideETCfg0_lpf_et_bq_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg0_et_ldo_pwrup_SHIFT(rev)      5
#define ACPHY_RfctrlOverrideETCfg0_et_ldo_pwrup_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideETCfg0_et_ldo_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg0_et_mod_ctrl_SHIFT(rev)       6
#define ACPHY_RfctrlOverrideETCfg0_et_mod_ctrl_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideETCfg0_et_mod_ctrl_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg0_et_casc_predrv_SHIFT(rev)    7
#define ACPHY_RfctrlOverrideETCfg0_et_casc_predrv_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideETCfg0_et_casc_predrv_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg0_et_linreg_predrv_SHIFT(rev)  8
#define ACPHY_RfctrlOverrideETCfg0_et_linreg_predrv_MASK(rev)   (0x1 << ACPHY_RfctrlOverrideETCfg0_et_linreg_predrv_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg0_txgm_ab_SHIFT(rev)           9
#define ACPHY_RfctrlOverrideETCfg0_txgm_ab_MASK(rev)            (0x1 << ACPHY_RfctrlOverrideETCfg0_txgm_ab_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg0_gmab_rctrl_SHIFT(rev)        10
#define ACPHY_RfctrlOverrideETCfg0_gmab_rctrl_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideETCfg0_gmab_rctrl_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg0_pa2g_bias_bw_SHIFT(rev)      11
#define ACPHY_RfctrlOverrideETCfg0_pa2g_bias_bw_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideETCfg0_pa2g_bias_bw_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg0_et_pa_casbias_pu_SHIFT(rev)  7
#define ACPHY_RfctrlOverrideETCfg0_et_pa_casbias_pu_MASK(rev)   (0x1 << ACPHY_RfctrlOverrideETCfg0_et_pa_casbias_pu_SHIFT(rev))

/* Register ACPHY_AfeClkDivOverrideCtrl28nm0 */
#define ACPHY_AfeClkDivOverrideCtrl28nm0(rev)                          (ACREV_GE(rev,40) ? 0x74e : (ACREV_GE(rev,36) ? 0x74c : (ACREV_GE(rev,33) ? 0x74e : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x74c : INVALID_ADDRESS)))))
#define ACPHY_AfeClkDivOverrideCtrl28nm0_afediv_dac_val_SHIFT(rev)     0
#define ACPHY_AfeClkDivOverrideCtrl28nm0_afediv_dac_val_MASK(rev)      (0x3f << ACPHY_AfeClkDivOverrideCtrl28nm0_afediv_dac_val_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrl28nm0_afediv_adc_val_SHIFT(rev)     6
#define ACPHY_AfeClkDivOverrideCtrl28nm0_afediv_adc_val_MASK(rev)      (0x3f << ACPHY_AfeClkDivOverrideCtrl28nm0_afediv_adc_val_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrl28nm0_afediv_mimoclk_en_SHIFT(rev)  12
#define ACPHY_AfeClkDivOverrideCtrl28nm0_afediv_mimoclk_en_MASK(rev)   (0x1 << ACPHY_AfeClkDivOverrideCtrl28nm0_afediv_mimoclk_en_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrl28nm0_afediv_lo_sel_SHIFT(rev)      13
#define ACPHY_AfeClkDivOverrideCtrl28nm0_afediv_lo_sel_MASK(rev)       (0x1 << ACPHY_AfeClkDivOverrideCtrl28nm0_afediv_lo_sel_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrl28nm0_afediv_progdiv_enl_SHIFT(rev) 14
#define ACPHY_AfeClkDivOverrideCtrl28nm0_afediv_progdiv_enl_MASK(rev)  (0x1 << ACPHY_AfeClkDivOverrideCtrl28nm0_afediv_progdiv_enl_SHIFT(rev))

/* Register ACPHY_LogenOverrideCtrl28nm0 */
#define ACPHY_LogenOverrideCtrl28nm0(rev)                         (ACREV_GE(rev,40) ? 0x74f : (ACREV_GE(rev,36) ? 0x74d : (ACREV_GE(rev,33) ? 0x74f : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x74d : INVALID_ADDRESS)))))
#define ACPHY_LogenOverrideCtrl28nm0_div5g_reset_SHIFT(rev)       0
#define ACPHY_LogenOverrideCtrl28nm0_div5g_reset_MASK(rev)        (0x1 << ACPHY_LogenOverrideCtrl28nm0_div5g_reset_SHIFT(rev))
#define ACPHY_LogenOverrideCtrl28nm0_div5g_pwrup_SHIFT(rev)       1
#define ACPHY_LogenOverrideCtrl28nm0_div5g_pwrup_MASK(rev)        (0x1 << ACPHY_LogenOverrideCtrl28nm0_div5g_pwrup_SHIFT(rev))
#define ACPHY_LogenOverrideCtrl28nm0_logen_mimo_pwrup_SHIFT(rev)  2
#define ACPHY_LogenOverrideCtrl28nm0_logen_mimo_pwrup_MASK(rev)   (0x1 << ACPHY_LogenOverrideCtrl28nm0_logen_mimo_pwrup_SHIFT(rev))
#define ACPHY_LogenOverrideCtrl28nm0_logen2g_detx2_en_SHIFT(rev)  3
#define ACPHY_LogenOverrideCtrl28nm0_logen2g_detx2_en_MASK(rev)   (0x1 << ACPHY_LogenOverrideCtrl28nm0_logen2g_detx2_en_SHIFT(rev))
#define ACPHY_LogenOverrideCtrl28nm0_logen2g_detbuf_en_SHIFT(rev) 4
#define ACPHY_LogenOverrideCtrl28nm0_logen2g_detbuf_en_MASK(rev)  (0x1 << ACPHY_LogenOverrideCtrl28nm0_logen2g_detbuf_en_SHIFT(rev))
#define ACPHY_LogenOverrideCtrl28nm0_txgm_ab_SHIFT(rev)           5
#define ACPHY_LogenOverrideCtrl28nm0_txgm_ab_MASK(rev)            (0x1 << ACPHY_LogenOverrideCtrl28nm0_txgm_ab_SHIFT(rev))
#define ACPHY_LogenOverrideCtrl28nm0_gmab_rctrl_SHIFT(rev)        6
#define ACPHY_LogenOverrideCtrl28nm0_gmab_rctrl_MASK(rev)         (0xf << ACPHY_LogenOverrideCtrl28nm0_gmab_rctrl_SHIFT(rev))
#define ACPHY_LogenOverrideCtrl28nm0_pa2g_bias_bw_SHIFT(rev)      10
#define ACPHY_LogenOverrideCtrl28nm0_pa2g_bias_bw_MASK(rev)       (0x7 << ACPHY_LogenOverrideCtrl28nm0_pa2g_bias_bw_SHIFT(rev))
#define ACPHY_LogenOverrideCtrl28nm0_div2g_siso_pwrup_SHIFT(rev)  3
#define ACPHY_LogenOverrideCtrl28nm0_div2g_siso_pwrup_MASK(rev)   (0x1 << ACPHY_LogenOverrideCtrl28nm0_div2g_siso_pwrup_SHIFT(rev))
#define ACPHY_LogenOverrideCtrl28nm0_rxsiso_div_buf_SHIFT(rev)    4
#define ACPHY_LogenOverrideCtrl28nm0_rxsiso_div_buf_MASK(rev)     (0x1 << ACPHY_LogenOverrideCtrl28nm0_rxsiso_div_buf_SHIFT(rev))

/* Register ACPHY_ETOverrideCtrl28nm0 */
#define ACPHY_ETOverrideCtrl28nm0(rev)                         (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x74e : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x74e : INVALID_ADDRESS))))
#define ACPHY_ETOverrideCtrl28nm0_et_pwrup_SHIFT(rev)          0
#define ACPHY_ETOverrideCtrl28nm0_et_pwrup_MASK(rev)           (0x1 << ACPHY_ETOverrideCtrl28nm0_et_pwrup_SHIFT(rev))
#define ACPHY_ETOverrideCtrl28nm0_et_dac_pwrup_SHIFT(rev)      1
#define ACPHY_ETOverrideCtrl28nm0_et_dac_pwrup_MASK(rev)       (0x1 << ACPHY_ETOverrideCtrl28nm0_et_dac_pwrup_SHIFT(rev))
#define ACPHY_ETOverrideCtrl28nm0_etdac_diode_pwrup_SHIFT(rev) 2
#define ACPHY_ETOverrideCtrl28nm0_etdac_diode_pwrup_MASK(rev)  (0x1 << ACPHY_ETOverrideCtrl28nm0_etdac_diode_pwrup_SHIFT(rev))
#define ACPHY_ETOverrideCtrl28nm0_lpf_et_pu_SHIFT(rev)         3
#define ACPHY_ETOverrideCtrl28nm0_lpf_et_pu_MASK(rev)          (0x1 << ACPHY_ETOverrideCtrl28nm0_lpf_et_pu_SHIFT(rev))
#define ACPHY_ETOverrideCtrl28nm0_lpf_et_bq_pu_SHIFT(rev)      4
#define ACPHY_ETOverrideCtrl28nm0_lpf_et_bq_pu_MASK(rev)       (0x1 << ACPHY_ETOverrideCtrl28nm0_lpf_et_bq_pu_SHIFT(rev))
#define ACPHY_ETOverrideCtrl28nm0_et_ldo_pwrup_SHIFT(rev)      5
#define ACPHY_ETOverrideCtrl28nm0_et_ldo_pwrup_MASK(rev)       (0x1 << ACPHY_ETOverrideCtrl28nm0_et_ldo_pwrup_SHIFT(rev))
#define ACPHY_ETOverrideCtrl28nm0_et_mod_ctrl_SHIFT(rev)       6
#define ACPHY_ETOverrideCtrl28nm0_et_mod_ctrl_MASK(rev)        (ACREV_GE(rev,36) ? (0x7 << ACPHY_ETOverrideCtrl28nm0_et_mod_ctrl_SHIFT(rev)) : (0x3 << ACPHY_ETOverrideCtrl28nm0_et_mod_ctrl_SHIFT(rev)))
#define ACPHY_ETOverrideCtrl28nm0_et_casc_predrv_SHIFT(rev)    8
#define ACPHY_ETOverrideCtrl28nm0_et_casc_predrv_MASK(rev)     (0xf << ACPHY_ETOverrideCtrl28nm0_et_casc_predrv_SHIFT(rev))
#define ACPHY_ETOverrideCtrl28nm0_et_linreg_predrv_SHIFT(rev)  12
#define ACPHY_ETOverrideCtrl28nm0_et_linreg_predrv_MASK(rev)   (0xf << ACPHY_ETOverrideCtrl28nm0_et_linreg_predrv_SHIFT(rev))
#define ACPHY_ETOverrideCtrl28nm0_et_pa_casbias_pu_SHIFT(rev)  9
#define ACPHY_ETOverrideCtrl28nm0_et_pa_casbias_pu_MASK(rev)   (0x1 << ACPHY_ETOverrideCtrl28nm0_et_pa_casbias_pu_SHIFT(rev))

/* Register ACPHY_dccal_control_160 */
#define ACPHY_dccal_control_160(rev)                              (ACREV_GE(rev,32) ? 0x754 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x754 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x754 : INVALID_ADDRESS)))))
#define ACPHY_dccal_control_160_override_idac_cal_done_SHIFT(rev) 0
#define ACPHY_dccal_control_160_override_idac_cal_done_MASK(rev)  (0x1 << ACPHY_dccal_control_160_override_idac_cal_done_SHIFT(rev))
#define ACPHY_dccal_control_160_dcoe_zero_idac_SHIFT(rev)         1
#define ACPHY_dccal_control_160_dcoe_zero_idac_MASK(rev)          (0x1 << ACPHY_dccal_control_160_dcoe_zero_idac_SHIFT(rev))
#define ACPHY_dccal_control_160_idact_enable_SHIFT(rev)           2
#define ACPHY_dccal_control_160_idact_enable_MASK(rev)            (0x1 << ACPHY_dccal_control_160_idact_enable_SHIFT(rev))
#define ACPHY_dccal_control_160_idact_bypass_SHIFT(rev)           3
#define ACPHY_dccal_control_160_idact_bypass_MASK(rev)            (0x1 << ACPHY_dccal_control_160_idact_bypass_SHIFT(rev))
#define ACPHY_dccal_control_160_dcoe_bypass_SHIFT(rev)            4
#define ACPHY_dccal_control_160_dcoe_bypass_MASK(rev)             (0x1 << ACPHY_dccal_control_160_dcoe_bypass_SHIFT(rev))
#define ACPHY_dccal_control_160_idacc_ppkt_reinit_SHIFT(rev)      13
#define ACPHY_dccal_control_160_idacc_ppkt_reinit_MASK(rev)       (0x1 << ACPHY_dccal_control_160_idacc_ppkt_reinit_SHIFT(rev))

/* Register ACPHY_dccal_control_170 */
#define ACPHY_dccal_control_170(rev)                             (ACREV_GE(rev,32) ? 0x755 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x755 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x755 : INVALID_ADDRESS)))))
#define ACPHY_dccal_control_170_dcctrigger_wait_cinit_SHIFT(rev) 0
#define ACPHY_dccal_control_170_dcctrigger_wait_cinit_MASK(rev)  (0xfff << ACPHY_dccal_control_170_dcctrigger_wait_cinit_SHIFT(rev))

/* Register ACPHY_dccal_control_180 */
#define ACPHY_dccal_control_180(rev)                            (ACREV_GE(rev,32) ? 0x756 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x756 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x756 : INVALID_ADDRESS)))))
#define ACPHY_dccal_control_180_farrow_blankctr_init_SHIFT(rev) 0
#define ACPHY_dccal_control_180_farrow_blankctr_init_MASK(rev)  (0xff << ACPHY_dccal_control_180_farrow_blankctr_init_SHIFT(rev))
#define ACPHY_dccal_control_180_idacc_tx2rx_only_SHIFT(rev)     8
#define ACPHY_dccal_control_180_idacc_tx2rx_only_MASK(rev)      (0x1 << ACPHY_dccal_control_180_idacc_tx2rx_only_SHIFT(rev))

/* Register ACPHY_dccal_control_190 */
#define ACPHY_dccal_control_190(rev)                                (ACREV_GE(rev,32) ? 0x757 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x757 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x757 : INVALID_ADDRESS)))))
#define ACPHY_dccal_control_190_dcoe_start_done_clear_SHIFT(rev)    0
#define ACPHY_dccal_control_190_dcoe_start_done_clear_MASK(rev)     (0x1 << ACPHY_dccal_control_190_dcoe_start_done_clear_SHIFT(rev))
#define ACPHY_dccal_control_190_idacc_start_done_clear_SHIFT(rev)   1
#define ACPHY_dccal_control_190_idacc_start_done_clear_MASK(rev)    (0x1 << ACPHY_dccal_control_190_idacc_start_done_clear_SHIFT(rev))
#define ACPHY_dccal_control_190_dcoe_done_SHIFT(rev)                2
#define ACPHY_dccal_control_190_dcoe_done_MASK(rev)                 (0xfff << ACPHY_dccal_control_190_dcoe_done_SHIFT(rev))
#define ACPHY_dccal_control_190_clear_override_dcoe_done_SHIFT(rev) 14
#define ACPHY_dccal_control_190_clear_override_dcoe_done_MASK(rev)  (0x1 << ACPHY_dccal_control_190_clear_override_dcoe_done_SHIFT(rev))

/* Register ACPHY_dccal_control_200 */
#define ACPHY_dccal_control_200(rev)                                    (ACREV_GE(rev,32) ? 0x758 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x758 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x758 : INVALID_ADDRESS)))))
#define ACPHY_dccal_control_200_clear_override_idac_cal_done_SHIFT(rev) 0
#define ACPHY_dccal_control_200_clear_override_idac_cal_done_MASK(rev)  (0x1 << ACPHY_dccal_control_200_clear_override_idac_cal_done_SHIFT(rev))
#define ACPHY_dccal_control_200_dcoe_on_SHIFT(rev)                      1
#define ACPHY_dccal_control_200_dcoe_on_MASK(rev)                       (0x1 << ACPHY_dccal_control_200_dcoe_on_SHIFT(rev))
#define ACPHY_dccal_control_200_idacc_on_SHIFT(rev)                     2
#define ACPHY_dccal_control_200_idacc_on_MASK(rev)                      (0x1 << ACPHY_dccal_control_200_idacc_on_SHIFT(rev))
#define ACPHY_dccal_control_200_idact_on_SHIFT(rev)                     3
#define ACPHY_dccal_control_200_idact_on_MASK(rev)                      (0x1 << ACPHY_dccal_control_200_idact_on_SHIFT(rev))

/* Register ACPHY_OCL_EnergyMinTh20_core0 */
#define ACPHY_OCL_EnergyMinTh20_core0(rev)                                     (ACREV_GE(rev,32) ? 0x760 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x760 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x760 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x760 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x760 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x760 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x760))))))))))))
#define ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_min_th20_SHIFT(rev)    0
#define ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_min_th20_MASK(rev)     (0x3ff << ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_min_th20_SHIFT(rev))
#define ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_cck_aci_cond_en20_SHIFT(rev) 10
#define ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_cck_aci_cond_en20_MASK(rev) (0x1 << ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_cck_aci_cond_en20_SHIFT(rev))
#define ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_aci_cond_en20_SHIFT(rev) 11
#define ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_aci_cond_en20_MASK(rev) (0x1 << ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_aci_cond_en20_SHIFT(rev))

/* Register ACPHY_OCL_EnergyMinTh40_core0 */
#define ACPHY_OCL_EnergyMinTh40_core0(rev)                                     (ACREV_GE(rev,32) ? 0x761 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x761 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x761 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x761 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x761 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x761 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x761))))))))))))
#define ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_min_th40_SHIFT(rev)    0
#define ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_min_th40_MASK(rev)     (0x3ff << ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_min_th40_SHIFT(rev))
#define ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_cck_aci_cond_en40_SHIFT(rev) 10
#define ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_cck_aci_cond_en40_MASK(rev) (0x1 << ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_cck_aci_cond_en40_SHIFT(rev))
#define ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_aci_cond_en40_SHIFT(rev) 11
#define ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_aci_cond_en40_MASK(rev) (0x1 << ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_aci_cond_en40_SHIFT(rev))

/* Register ACPHY_OCL_EnergyMinTh80_core0 */
#define ACPHY_OCL_EnergyMinTh80_core0(rev)                                     (ACREV_GE(rev,32) ? 0x762 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x762 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x762 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x762 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x762 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x762 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x762))))))))))))
#define ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_min_th80_SHIFT(rev)    0
#define ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_min_th80_MASK(rev)     (0x3ff << ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_min_th80_SHIFT(rev))
#define ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_cck_aci_cond_en80_SHIFT(rev) 10
#define ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_cck_aci_cond_en80_MASK(rev) (0x1 << ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_cck_aci_cond_en80_SHIFT(rev))
#define ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_aci_cond_en80_SHIFT(rev) 11
#define ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_aci_cond_en80_MASK(rev) (0x1 << ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_aci_cond_en80_SHIFT(rev))

/* Register ACPHY_OCL_EnergyMaxTh20_core0 */
#define ACPHY_OCL_EnergyMaxTh20_core0(rev)                                  (ACREV_GE(rev,32) ? 0x763 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x763 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x763 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x763 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x763 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x763 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x763))))))))))))
#define ACPHY_OCL_EnergyMaxTh20_core0_ocl_energy_detect_max_th20_SHIFT(rev) 0
#define ACPHY_OCL_EnergyMaxTh20_core0_ocl_energy_detect_max_th20_MASK(rev)  (0x3ff << ACPHY_OCL_EnergyMaxTh20_core0_ocl_energy_detect_max_th20_SHIFT(rev))

/* Register ACPHY_OCL_EnergyMaxTh40_core0 */
#define ACPHY_OCL_EnergyMaxTh40_core0(rev)                                  (ACREV_GE(rev,32) ? 0x764 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x764 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x764 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x764 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x764 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x764 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x764))))))))))))
#define ACPHY_OCL_EnergyMaxTh40_core0_ocl_energy_detect_max_th40_SHIFT(rev) 0
#define ACPHY_OCL_EnergyMaxTh40_core0_ocl_energy_detect_max_th40_MASK(rev)  (0x3ff << ACPHY_OCL_EnergyMaxTh40_core0_ocl_energy_detect_max_th40_SHIFT(rev))

/* Register ACPHY_OCL_EnergyMaxTh80_core0 */
#define ACPHY_OCL_EnergyMaxTh80_core0(rev)                                  (ACREV_GE(rev,32) ? 0x765 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x765 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x765 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x765 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x765 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x765 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x765))))))))))))
#define ACPHY_OCL_EnergyMaxTh80_core0_ocl_energy_detect_max_th80_SHIFT(rev) 0
#define ACPHY_OCL_EnergyMaxTh80_core0_ocl_energy_detect_max_th80_MASK(rev)  (0x3ff << ACPHY_OCL_EnergyMaxTh80_core0_ocl_energy_detect_max_th80_SHIFT(rev))

/* Register ACPHY_OCL_WakeOnDetect_Backoff0 */
#define ACPHY_OCL_WakeOnDetect_Backoff0(rev)                                (ACREV_GE(rev,32) ? 0x766 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x766 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x766 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x766 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x766 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x766 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x766))))))))))))
#define ACPHY_OCL_WakeOnDetect_Backoff0_ocl_cck_gain_backoff_db_SHIFT(rev)  0
#define ACPHY_OCL_WakeOnDetect_Backoff0_ocl_cck_gain_backoff_db_MASK(rev)   (0xff << ACPHY_OCL_WakeOnDetect_Backoff0_ocl_cck_gain_backoff_db_SHIFT(rev))
#define ACPHY_OCL_WakeOnDetect_Backoff0_ocl_ofdm_gain_backoff_db_SHIFT(rev) 8
#define ACPHY_OCL_WakeOnDetect_Backoff0_ocl_ofdm_gain_backoff_db_MASK(rev)  (0xff << ACPHY_OCL_WakeOnDetect_Backoff0_ocl_ofdm_gain_backoff_db_SHIFT(rev))

/* Register ACPHY_OCL_Ant_weights_Adj_offset0 */
#define ACPHY_OCL_Ant_weights_Adj_offset0(rev)                              (ACREV_GE(rev,32) ? 0x768 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x768 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x768 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x768 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x768 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x768 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x768))))))))))))
#define ACPHY_OCL_Ant_weights_Adj_offset0_ant_weights_adj_offset_SHIFT(rev) 0
#define ACPHY_OCL_Ant_weights_Adj_offset0_ant_weights_adj_offset_MASK(rev)  (0x1ff << ACPHY_OCL_Ant_weights_Adj_offset0_ant_weights_adj_offset_SHIFT(rev))

/* Register ACPHY_lte_canceler_common0 */
#define ACPHY_lte_canceler_common0(rev)                                        (ACREV_GE(rev,40) ? 0x76a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x76a : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x76a : INVALID_ADDRESS)))))
#define ACPHY_lte_canceler_common0_lte_canceler_insert_point_sel0_SHIFT(rev)   15
#define ACPHY_lte_canceler_common0_lte_canceler_insert_point_sel0_MASK(rev)    (0x1 << ACPHY_lte_canceler_common0_lte_canceler_insert_point_sel0_SHIFT(rev))
#define ACPHY_lte_canceler_common0_lte_canceler_num_non_causal_taps0_SHIFT(rev) 10
#define ACPHY_lte_canceler_common0_lte_canceler_num_non_causal_taps0_MASK(rev) (0x1f << ACPHY_lte_canceler_common0_lte_canceler_num_non_causal_taps0_SHIFT(rev))
#define ACPHY_lte_canceler_common0_lte_canceler_final_output_shift0_SHIFT(rev) 6
#define ACPHY_lte_canceler_common0_lte_canceler_final_output_shift0_MASK(rev)  (0xf << ACPHY_lte_canceler_common0_lte_canceler_final_output_shift0_SHIFT(rev))
#define ACPHY_lte_canceler_common0_lte_canceler_zero_out_AGC0_SHIFT(rev)       5
#define ACPHY_lte_canceler_common0_lte_canceler_zero_out_AGC0_MASK(rev)        (0x1 << ACPHY_lte_canceler_common0_lte_canceler_zero_out_AGC0_SHIFT(rev))
#define ACPHY_lte_canceler_common0_lte_canceler_zero_out_frontend0_SHIFT(rev)  4
#define ACPHY_lte_canceler_common0_lte_canceler_zero_out_frontend0_MASK(rev)   (0x1 << ACPHY_lte_canceler_common0_lte_canceler_zero_out_frontend0_SHIFT(rev))
#define ACPHY_lte_canceler_common0_lte_canceler_operation_mode0_SHIFT(rev)     2
#define ACPHY_lte_canceler_common0_lte_canceler_operation_mode0_MASK(rev)      (0x3 << ACPHY_lte_canceler_common0_lte_canceler_operation_mode0_SHIFT(rev))
#define ACPHY_lte_canceler_common0_use_filter_coef_from_phyreg0_SHIFT(rev)     1
#define ACPHY_lte_canceler_common0_use_filter_coef_from_phyreg0_MASK(rev)      (0x1 << ACPHY_lte_canceler_common0_use_filter_coef_from_phyreg0_SHIFT(rev))
#define ACPHY_lte_canceler_common0_lte_canceler_en0_SHIFT(rev)                 0
#define ACPHY_lte_canceler_common0_lte_canceler_en0_MASK(rev)                  (0x1 << ACPHY_lte_canceler_common0_lte_canceler_en0_SHIFT(rev))

/* Register ACPHY_lte_canceler_commonB0 */
#define ACPHY_lte_canceler_commonB0(rev)                                       (ACREV_GE(rev,40) ? 0x76b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x76b : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x76b : INVALID_ADDRESS)))))
#define ACPHY_lte_canceler_commonB0_lte_canceler_use_coef_mem_data_at_reset0_SHIFT(rev) 1
#define ACPHY_lte_canceler_commonB0_lte_canceler_use_coef_mem_data_at_reset0_MASK(rev) (0x1 << ACPHY_lte_canceler_commonB0_lte_canceler_use_coef_mem_data_at_reset0_SHIFT(rev))
#define ACPHY_lte_canceler_commonB0_lte_canceler_sample_capture_en0_SHIFT(rev) 0
#define ACPHY_lte_canceler_commonB0_lte_canceler_sample_capture_en0_MASK(rev)  (0x1 << ACPHY_lte_canceler_commonB0_lte_canceler_sample_capture_en0_SHIFT(rev))

/* Register ACPHY_lte_estimator_controlA0 */
#define ACPHY_lte_estimator_controlA0(rev)                             (ACREV_GE(rev,40) ? 0x76c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x76c : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x76c : INVALID_ADDRESS)))))
#define ACPHY_lte_estimator_controlA0_use_forced_tbl_index0_SHIFT(rev) 9
#define ACPHY_lte_estimator_controlA0_use_forced_tbl_index0_MASK(rev)  (0x1 << ACPHY_lte_estimator_controlA0_use_forced_tbl_index0_SHIFT(rev))
#define ACPHY_lte_estimator_controlA0_forced_tbl_index_val0_SHIFT(rev) 2
#define ACPHY_lte_estimator_controlA0_forced_tbl_index_val0_MASK(rev)  (0x7f << ACPHY_lte_estimator_controlA0_forced_tbl_index_val0_SHIFT(rev))
#define ACPHY_lte_estimator_controlA0_lte_estimator_rst0_SHIFT(rev)    1
#define ACPHY_lte_estimator_controlA0_lte_estimator_rst0_MASK(rev)     (0x1 << ACPHY_lte_estimator_controlA0_lte_estimator_rst0_SHIFT(rev))
#define ACPHY_lte_estimator_controlA0_lte_estimator_start0_SHIFT(rev)  0
#define ACPHY_lte_estimator_controlA0_lte_estimator_start0_MASK(rev)   (0x1 << ACPHY_lte_estimator_controlA0_lte_estimator_start0_SHIFT(rev))

/* Register ACPHY_lte_estimator_controlB0 */
#define ACPHY_lte_estimator_controlB0(rev)                                     (ACREV_GE(rev,40) ? 0x76d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x76d : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x76d : INVALID_ADDRESS)))))
#define ACPHY_lte_estimator_controlB0_lte_canceler_filter_output_shift0_SHIFT(rev) 9
#define ACPHY_lte_estimator_controlB0_lte_canceler_filter_output_shift0_MASK(rev) (0x3f << ACPHY_lte_estimator_controlB0_lte_canceler_filter_output_shift0_SHIFT(rev))
#define ACPHY_lte_estimator_controlB0_use_forced_filter_output_shift0_SHIFT(rev) 8
#define ACPHY_lte_estimator_controlB0_use_forced_filter_output_shift0_MASK(rev) (0x1 << ACPHY_lte_estimator_controlB0_use_forced_filter_output_shift0_SHIFT(rev))
#define ACPHY_lte_estimator_controlB0_pkt_gain_num_limits0_SHIFT(rev)          4
#define ACPHY_lte_estimator_controlB0_pkt_gain_num_limits0_MASK(rev)           (0xf << ACPHY_lte_estimator_controlB0_pkt_gain_num_limits0_SHIFT(rev))
#define ACPHY_lte_estimator_controlB0_clip_gain_num_limits0_SHIFT(rev)         1
#define ACPHY_lte_estimator_controlB0_clip_gain_num_limits0_MASK(rev)          (0x7 << ACPHY_lte_estimator_controlB0_clip_gain_num_limits0_SHIFT(rev))
#define ACPHY_lte_estimator_controlB0_lte_estimator_done0_SHIFT(rev)           0
#define ACPHY_lte_estimator_controlB0_lte_estimator_done0_MASK(rev)            (0x1 << ACPHY_lte_estimator_controlB0_lte_estimator_done0_SHIFT(rev))

/* Register ACPHY_lte_table_index_calc_control0 */
#define ACPHY_lte_table_index_calc_control0(rev)                            (ACREV_GE(rev,40) ? 0x76e : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x76e : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0x76e : INVALID_ADDRESS)))))
#define ACPHY_lte_table_index_calc_control0_ref_core_multiplier0_SHIFT(rev) 11
#define ACPHY_lte_table_index_calc_control0_ref_core_multiplier0_MASK(rev)  (0x1f << ACPHY_lte_table_index_calc_control0_ref_core_multiplier0_SHIFT(rev))
#define ACPHY_lte_table_index_calc_control0_pri_aci_mode_offset0_SHIFT(rev) 6
#define ACPHY_lte_table_index_calc_control0_pri_aci_mode_offset0_MASK(rev)  (0x1f << ACPHY_lte_table_index_calc_control0_pri_aci_mode_offset0_SHIFT(rev))
#define ACPHY_lte_table_index_calc_control0_ref_aci_mode_offset0_SHIFT(rev) 1
#define ACPHY_lte_table_index_calc_control0_ref_aci_mode_offset0_MASK(rev)  (0x1f << ACPHY_lte_table_index_calc_control0_ref_aci_mode_offset0_SHIFT(rev))
#define ACPHY_lte_table_index_calc_control0_table_index_mode0_SHIFT(rev)    0
#define ACPHY_lte_table_index_calc_control0_table_index_mode0_MASK(rev)     (0x1 << ACPHY_lte_table_index_calc_control0_table_index_mode0_SHIFT(rev))

/* Register ACPHY_dccal_control_210 */
#define ACPHY_dccal_control_210(rev)                       (ACREV_GE(rev,40) ? 0x759 : (ACREV_GE(rev,36) ? 0x77a : (ACREV_GE(rev,32) ? 0x759 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x77a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x759 : INVALID_ADDRESS)))))))
#define ACPHY_dccal_control_210_idac_cal_done_0_SHIFT(rev) 0
#define ACPHY_dccal_control_210_idac_cal_done_0_MASK(rev)  (0xffff << ACPHY_dccal_control_210_idac_cal_done_0_SHIFT(rev))

/* Register ACPHY_dccal_control_220 */
#define ACPHY_dccal_control_220(rev)                          (ACREV_GE(rev,40) ? 0x75a : (ACREV_GE(rev,36) ? 0x77b : (ACREV_GE(rev,32) ? 0x75a : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x77b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x75a : INVALID_ADDRESS)))))))
#define ACPHY_dccal_control_220_idac_cal_done_1_SHIFT(rev)    0
#define ACPHY_dccal_control_220_idac_cal_done_1_MASK(rev)     (0xff << ACPHY_dccal_control_220_idac_cal_done_1_SHIFT(rev))
#define ACPHY_dccal_control_220_ld_idac_cal_done_1_SHIFT(rev) 8
#define ACPHY_dccal_control_220_ld_idac_cal_done_1_MASK(rev)  (0xff << ACPHY_dccal_control_220_ld_idac_cal_done_1_SHIFT(rev))

/* Register ACPHY_dccal_control_230 */
#define ACPHY_dccal_control_230(rev)                          (ACREV_GE(rev,40) ? 0x75b : (ACREV_GE(rev,36) ? 0x77c : (ACREV_GE(rev,32) ? 0x75b : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x77c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x75b : INVALID_ADDRESS)))))))
#define ACPHY_dccal_control_230_ld_idac_cal_done_0_SHIFT(rev) 0
#define ACPHY_dccal_control_230_ld_idac_cal_done_0_MASK(rev)  (0xffff << ACPHY_dccal_control_230_ld_idac_cal_done_0_SHIFT(rev))

/* Register ACPHY_dccal_control_240 */
#define ACPHY_dccal_control_240(rev)                             (ACREV_GE(rev,40) ? 0x7fe : (ACREV_GE(rev,36) ? 0x77d : (ACREV_GE(rev,32) ? 0x7fe : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x77d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x7fe : INVALID_ADDRESS)))))))
#define ACPHY_dccal_control_240_idac_out_of_range_i_0_SHIFT(rev) 0
#define ACPHY_dccal_control_240_idac_out_of_range_i_0_MASK(rev)  (0xffff << ACPHY_dccal_control_240_idac_out_of_range_i_0_SHIFT(rev))

/* Register ACPHY_dccal_control_250 */
#define ACPHY_dccal_control_250(rev)                             (ACREV_GE(rev,40) ? 0x7ff : (ACREV_GE(rev,36) ? 0x77e : (ACREV_GE(rev,32) ? 0x7ff : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x77e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x7ff : INVALID_ADDRESS)))))))
#define ACPHY_dccal_control_250_idac_out_of_range_q_0_SHIFT(rev) 0
#define ACPHY_dccal_control_250_idac_out_of_range_q_0_MASK(rev)  (0xffff << ACPHY_dccal_control_250_idac_out_of_range_q_0_SHIFT(rev))

/* Register ACPHY_dccal_control0 */
#define ACPHY_dccal_control0(rev)                          (ACREV_GE(rev,32) ? 0x7c0 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x7c0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x7c0 : INVALID_ADDRESS)))))
#define ACPHY_dccal_control0_dcoe_start_done_SHIFT(rev)    1
#define ACPHY_dccal_control0_dcoe_start_done_MASK(rev)     (0x1 << ACPHY_dccal_control0_dcoe_start_done_SHIFT(rev))
#define ACPHY_dccal_control0_idacc_start_done_SHIFT(rev)   2
#define ACPHY_dccal_control0_idacc_start_done_MASK(rev)    (0x1 << ACPHY_dccal_control0_idacc_start_done_SHIFT(rev))
#define ACPHY_dccal_control0_dcoe_lna1_inpshort_SHIFT(rev) 3
#define ACPHY_dccal_control0_dcoe_lna1_inpshort_MASK(rev)  (0x1 << ACPHY_dccal_control0_dcoe_lna1_inpshort_SHIFT(rev))
#define ACPHY_dccal_control0_dcoe_lna1_outshort_SHIFT(rev) 4
#define ACPHY_dccal_control0_dcoe_lna1_outshort_MASK(rev)  (0x1 << ACPHY_dccal_control0_dcoe_lna1_outshort_SHIFT(rev))
#define ACPHY_dccal_control0_dcoe_lna1_init_SHIFT(rev)     5
#define ACPHY_dccal_control0_dcoe_lna1_init_MASK(rev)      (0x1f << ACPHY_dccal_control0_dcoe_lna1_init_SHIFT(rev))
#define ACPHY_dccal_control0_dcoe_wait_cinit_SHIFT(rev)    10
#define ACPHY_dccal_control0_dcoe_wait_cinit_MASK(rev)     (0x3f << ACPHY_dccal_control0_dcoe_wait_cinit_SHIFT(rev))

/* Register ACPHY_dccal_control_10 */
#define ACPHY_dccal_control_10(rev)                            (ACREV_GE(rev,32) ? 0x7c1 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x7c1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x7c1 : INVALID_ADDRESS)))))
#define ACPHY_dccal_control_10_dcoe_abort_threshold_SHIFT(rev) 0
#define ACPHY_dccal_control_10_dcoe_abort_threshold_MASK(rev)  (0xff << ACPHY_dccal_control_10_dcoe_abort_threshold_SHIFT(rev))
#define ACPHY_dccal_control_10_idacc_tia_init_00_SHIFT(rev)    8
#define ACPHY_dccal_control_10_idacc_tia_init_00_MASK(rev)     (0xf << ACPHY_dccal_control_10_idacc_tia_init_00_SHIFT(rev))
#define ACPHY_dccal_control_10_idacc_tia_init_01_SHIFT(rev)    12
#define ACPHY_dccal_control_10_idacc_tia_init_01_MASK(rev)     (0xf << ACPHY_dccal_control_10_idacc_tia_init_01_SHIFT(rev))

/* Register ACPHY_dccal_control_20 */
#define ACPHY_dccal_control_20(rev)                         (ACREV_GE(rev,32) ? 0x7c2 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x7c2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x7c2 : INVALID_ADDRESS)))))
#define ACPHY_dccal_control_20_idacc_tia_init_02_SHIFT(rev) 0
#define ACPHY_dccal_control_20_idacc_tia_init_02_MASK(rev)  (0xf << ACPHY_dccal_control_20_idacc_tia_init_02_SHIFT(rev))
#define ACPHY_dccal_control_20_idacc_tia_init_03_SHIFT(rev) 4
#define ACPHY_dccal_control_20_idacc_tia_init_03_MASK(rev)  (0xf << ACPHY_dccal_control_20_idacc_tia_init_03_SHIFT(rev))
#define ACPHY_dccal_control_20_idacc_tia_init_04_SHIFT(rev) 8
#define ACPHY_dccal_control_20_idacc_tia_init_04_MASK(rev)  (0xf << ACPHY_dccal_control_20_idacc_tia_init_04_SHIFT(rev))
#define ACPHY_dccal_control_20_idacc_tia_init_05_SHIFT(rev) 12
#define ACPHY_dccal_control_20_idacc_tia_init_05_MASK(rev)  (0xf << ACPHY_dccal_control_20_idacc_tia_init_05_SHIFT(rev))

/* Register ACPHY_dccal_control_30 */
#define ACPHY_dccal_control_30(rev)                         (ACREV_GE(rev,32) ? 0x7c3 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x7c3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x7c3 : INVALID_ADDRESS)))))
#define ACPHY_dccal_control_30_idacc_tia_init_06_SHIFT(rev) 0
#define ACPHY_dccal_control_30_idacc_tia_init_06_MASK(rev)  (0xf << ACPHY_dccal_control_30_idacc_tia_init_06_SHIFT(rev))
#define ACPHY_dccal_control_30_idacc_tia_init_07_SHIFT(rev) 4
#define ACPHY_dccal_control_30_idacc_tia_init_07_MASK(rev)  (0xf << ACPHY_dccal_control_30_idacc_tia_init_07_SHIFT(rev))
#define ACPHY_dccal_control_30_idacc_tia_init_08_SHIFT(rev) 8
#define ACPHY_dccal_control_30_idacc_tia_init_08_MASK(rev)  (0xf << ACPHY_dccal_control_30_idacc_tia_init_08_SHIFT(rev))
#define ACPHY_dccal_control_30_idacc_tia_init_09_SHIFT(rev) 12
#define ACPHY_dccal_control_30_idacc_tia_init_09_MASK(rev)  (0xf << ACPHY_dccal_control_30_idacc_tia_init_09_SHIFT(rev))

/* Register ACPHY_dccal_control_40 */
#define ACPHY_dccal_control_40(rev)                         (ACREV_GE(rev,32) ? 0x7c4 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x7c4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x7c4 : INVALID_ADDRESS)))))
#define ACPHY_dccal_control_40_idacc_tia_init_10_SHIFT(rev) 0
#define ACPHY_dccal_control_40_idacc_tia_init_10_MASK(rev)  (0xf << ACPHY_dccal_control_40_idacc_tia_init_10_SHIFT(rev))
#define ACPHY_dccal_control_40_idacc_tia_init_11_SHIFT(rev) 4
#define ACPHY_dccal_control_40_idacc_tia_init_11_MASK(rev)  (0xf << ACPHY_dccal_control_40_idacc_tia_init_11_SHIFT(rev))
#define ACPHY_dccal_control_40_idacc_tia_init_12_SHIFT(rev) 8
#define ACPHY_dccal_control_40_idacc_tia_init_12_MASK(rev)  (0xf << ACPHY_dccal_control_40_idacc_tia_init_12_SHIFT(rev))
#define ACPHY_dccal_control_40_idacc_tia_init_13_SHIFT(rev) 12
#define ACPHY_dccal_control_40_idacc_tia_init_13_MASK(rev)  (0xf << ACPHY_dccal_control_40_idacc_tia_init_13_SHIFT(rev))

/* Register ACPHY_dccal_control_50 */
#define ACPHY_dccal_control_50(rev)                         (ACREV_GE(rev,32) ? 0x7c5 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x7c5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x7c5 : INVALID_ADDRESS)))))
#define ACPHY_dccal_control_50_idacc_tia_init_14_SHIFT(rev) 0
#define ACPHY_dccal_control_50_idacc_tia_init_14_MASK(rev)  (0xf << ACPHY_dccal_control_50_idacc_tia_init_14_SHIFT(rev))
#define ACPHY_dccal_control_50_idacc_tia_init_15_SHIFT(rev) 4
#define ACPHY_dccal_control_50_idacc_tia_init_15_MASK(rev)  (0xf << ACPHY_dccal_control_50_idacc_tia_init_15_SHIFT(rev))
#define ACPHY_dccal_control_50_idacc_tia_init_16_SHIFT(rev) 8
#define ACPHY_dccal_control_50_idacc_tia_init_16_MASK(rev)  (0xf << ACPHY_dccal_control_50_idacc_tia_init_16_SHIFT(rev))
#define ACPHY_dccal_control_50_idacc_tia_init_17_SHIFT(rev) 12
#define ACPHY_dccal_control_50_idacc_tia_init_17_MASK(rev)  (0xf << ACPHY_dccal_control_50_idacc_tia_init_17_SHIFT(rev))

/* Register ACPHY_dccal_control_60 */
#define ACPHY_dccal_control_60(rev)                         (ACREV_GE(rev,32) ? 0x7c6 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x7c6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x7c6 : INVALID_ADDRESS)))))
#define ACPHY_dccal_control_60_idacc_tia_init_18_SHIFT(rev) 0
#define ACPHY_dccal_control_60_idacc_tia_init_18_MASK(rev)  (0xf << ACPHY_dccal_control_60_idacc_tia_init_18_SHIFT(rev))
#define ACPHY_dccal_control_60_idacc_tia_init_19_SHIFT(rev) 4
#define ACPHY_dccal_control_60_idacc_tia_init_19_MASK(rev)  (0xf << ACPHY_dccal_control_60_idacc_tia_init_19_SHIFT(rev))
#define ACPHY_dccal_control_60_idacc_tia_init_20_SHIFT(rev) 8
#define ACPHY_dccal_control_60_idacc_tia_init_20_MASK(rev)  (0xf << ACPHY_dccal_control_60_idacc_tia_init_20_SHIFT(rev))
#define ACPHY_dccal_control_60_idacc_tia_init_21_SHIFT(rev) 12
#define ACPHY_dccal_control_60_idacc_tia_init_21_MASK(rev)  (0xf << ACPHY_dccal_control_60_idacc_tia_init_21_SHIFT(rev))

/* Register ACPHY_dccal_control_70 */
#define ACPHY_dccal_control_70(rev)                         (ACREV_GE(rev,32) ? 0x7c7 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x7c7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x7c7 : INVALID_ADDRESS)))))
#define ACPHY_dccal_control_70_idacc_tia_init_22_SHIFT(rev) 0
#define ACPHY_dccal_control_70_idacc_tia_init_22_MASK(rev)  (0xf << ACPHY_dccal_control_70_idacc_tia_init_22_SHIFT(rev))
#define ACPHY_dccal_control_70_idacc_tia_init_23_SHIFT(rev) 4
#define ACPHY_dccal_control_70_idacc_tia_init_23_MASK(rev)  (0xf << ACPHY_dccal_control_70_idacc_tia_init_23_SHIFT(rev))
#define ACPHY_dccal_control_70_idacc_wait_cinit_SHIFT(rev)  8
#define ACPHY_dccal_control_70_idacc_wait_cinit_MASK(rev)   (0x3f << ACPHY_dccal_control_70_idacc_wait_cinit_SHIFT(rev))
#define ACPHY_dccal_control_70_dccal_en_SHIFT(rev)          14
#define ACPHY_dccal_control_70_dccal_en_MASK(rev)           (0x1 << ACPHY_dccal_control_70_dccal_en_SHIFT(rev))
#define ACPHY_dccal_control_70_dccal_clkgate_en_SHIFT(rev)  15
#define ACPHY_dccal_control_70_dccal_clkgate_en_MASK(rev)   (0x1 << ACPHY_dccal_control_70_dccal_clkgate_en_SHIFT(rev))

/* Register ACPHY_dccal_control_80 */
#define ACPHY_dccal_control_80(rev)                             (ACREV_GE(rev,32) ? 0x7c8 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x7c8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x7c8 : INVALID_ADDRESS)))))
#define ACPHY_dccal_control_80_idacc_acc_cexp_SHIFT(rev)        0
#define ACPHY_dccal_control_80_idacc_acc_cexp_MASK(rev)         (0x7 << ACPHY_dccal_control_80_idacc_acc_cexp_SHIFT(rev))
#define ACPHY_dccal_control_80_idacc_abort_threshold_SHIFT(rev) 3
#define ACPHY_dccal_control_80_idacc_abort_threshold_MASK(rev)  (0xff << ACPHY_dccal_control_80_idacc_abort_threshold_SHIFT(rev))
#define ACPHY_dccal_control_80_idacc_mag_select_SHIFT(rev)      11
#define ACPHY_dccal_control_80_idacc_mag_select_MASK(rev)       (0x3 << ACPHY_dccal_control_80_idacc_mag_select_SHIFT(rev))
#define ACPHY_dccal_control_80_dcoe_acc_cexp_SHIFT(rev)         13
#define ACPHY_dccal_control_80_dcoe_acc_cexp_MASK(rev)          (0x7 << ACPHY_dccal_control_80_dcoe_acc_cexp_SHIFT(rev))

/* Register ACPHY_dccal_control_90 */
#define ACPHY_dccal_control_90(rev)                              (ACREV_GE(rev,32) ? 0x7c9 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x7c9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x7c9 : INVALID_ADDRESS)))))
#define ACPHY_dccal_control_90_idac_lna1_refidx_SHIFT(rev)       0
#define ACPHY_dccal_control_90_idac_lna1_refidx_MASK(rev)        (0x1f << ACPHY_dccal_control_90_idac_lna1_refidx_SHIFT(rev))
#define ACPHY_dccal_control_90_idac_lna1_scaling_SHIFT(rev)      5
#define ACPHY_dccal_control_90_idac_lna1_scaling_MASK(rev)       (0x1 << ACPHY_dccal_control_90_idac_lna1_scaling_SHIFT(rev))
#define ACPHY_dccal_control_90_idaci_sign_flip_SHIFT(rev)        6
#define ACPHY_dccal_control_90_idaci_sign_flip_MASK(rev)         (0x1 << ACPHY_dccal_control_90_idaci_sign_flip_SHIFT(rev))
#define ACPHY_dccal_control_90_idacq_sign_flip_SHIFT(rev)        7
#define ACPHY_dccal_control_90_idacq_sign_flip_MASK(rev)         (0x1 << ACPHY_dccal_control_90_idacq_sign_flip_SHIFT(rev))
#define ACPHY_dccal_control_90_idac_iq_swap_SHIFT(rev)           8
#define ACPHY_dccal_control_90_idac_iq_swap_MASK(rev)            (0x1 << ACPHY_dccal_control_90_idac_iq_swap_SHIFT(rev))
#define ACPHY_dccal_control_90_idact_wait_cinit_SHIFT(rev)       9
#define ACPHY_dccal_control_90_idact_wait_cinit_MASK(rev)        (0x3f << ACPHY_dccal_control_90_idact_wait_cinit_SHIFT(rev))
#define ACPHY_dccal_control_90_dccal_enable_force_run_SHIFT(rev) 15
#define ACPHY_dccal_control_90_dccal_enable_force_run_MASK(rev)  (0x1 << ACPHY_dccal_control_90_dccal_enable_force_run_SHIFT(rev))

/* Register ACPHY_dccal_control_100 */
#define ACPHY_dccal_control_100(rev)                      (ACREV_GE(rev,32) ? 0x7ca : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x7ca : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x7ca : INVALID_ADDRESS)))))
#define ACPHY_dccal_control_100_idact_cntr_max_SHIFT(rev) 0
#define ACPHY_dccal_control_100_idact_cntr_max_MASK(rev)  (0xffff << ACPHY_dccal_control_100_idact_cntr_max_SHIFT(rev))

/* Register ACPHY_dccal_control_110 */
#define ACPHY_dccal_control_110(rev)                             (ACREV_GE(rev,32) ? 0x7cb : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x7cb : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x7cb : INVALID_ADDRESS)))))
#define ACPHY_dccal_control_110_idact_cntr_min_SHIFT(rev)        0
#define ACPHY_dccal_control_110_idact_cntr_min_MASK(rev)         (0xff << ACPHY_dccal_control_110_idact_cntr_min_SHIFT(rev))
#define ACPHY_dccal_control_110_idact_abort_threshold_SHIFT(rev) 8
#define ACPHY_dccal_control_110_idact_abort_threshold_MASK(rev)  (0xff << ACPHY_dccal_control_110_idact_abort_threshold_SHIFT(rev))

/* Register ACPHY_dccal_control_120 */
#define ACPHY_dccal_control_120(rev)                           (ACREV_GE(rev,32) ? 0x7cc : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x7cc : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x7cc : INVALID_ADDRESS)))))
#define ACPHY_dccal_control_120_idact_acc_threshold_SHIFT(rev) 0
#define ACPHY_dccal_control_120_idact_acc_threshold_MASK(rev)  (0xffff << ACPHY_dccal_control_120_idact_acc_threshold_SHIFT(rev))

/* Register ACPHY_dccal_control_130 */
#define ACPHY_dccal_control_130(rev)                          (ACREV_GE(rev,32) ? 0x7cd : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x7cd : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x7cd : INVALID_ADDRESS)))))
#define ACPHY_dccal_control_130_idact_rsh_offset_SHIFT(rev)   0
#define ACPHY_dccal_control_130_idact_rsh_offset_MASK(rev)    (ACREV_GE(rev,40) ? (0x3 << ACPHY_dccal_control_130_idact_rsh_offset_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x7 << ACPHY_dccal_control_130_idact_rsh_offset_SHIFT(rev)) : (0x3 << ACPHY_dccal_control_130_idact_rsh_offset_SHIFT(rev))))
#define ACPHY_dccal_control_130_ld_dcoe_done_SHIFT(rev)       (ACREV_GE(rev,40) ? 2 : (ACREV_GE(rev,36) ? 3 : 2))
#define ACPHY_dccal_control_130_ld_dcoe_done_MASK(rev)        (0xfff << ACPHY_dccal_control_130_ld_dcoe_done_SHIFT(rev))
#define ACPHY_dccal_control_130_override_dcoe_done_SHIFT(rev) (ACREV_GE(rev,40) ? 14 : (ACREV_GE(rev,36) ? 15 : 14))
#define ACPHY_dccal_control_130_override_dcoe_done_MASK(rev)  (0x1 << ACPHY_dccal_control_130_override_dcoe_done_SHIFT(rev))

/* Register ACPHY_dccal_control_140 */
#define ACPHY_dccal_control_140(rev)                               (ACREV_GE(rev,32) ? 0x7ce : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x7ce : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x7ce : INVALID_ADDRESS)))))
#define ACPHY_dccal_control_140_idacc_bypass_SHIFT(rev)            0
#define ACPHY_dccal_control_140_idacc_bypass_MASK(rev)             (0x1 << ACPHY_dccal_control_140_idacc_bypass_SHIFT(rev))
#define ACPHY_dccal_control_140_dccal_blank_bypass_SHIFT(rev)      1
#define ACPHY_dccal_control_140_dccal_blank_bypass_MASK(rev)       (0x1 << ACPHY_dccal_control_140_dccal_blank_bypass_SHIFT(rev))
#define ACPHY_dccal_control_140_dcoe_force_zero_ovrride_SHIFT(rev) (ACREV_GE(rev,40) ? 7 : (ACREV_GE(rev,33) ? 7 : 2))
#define ACPHY_dccal_control_140_dcoe_force_zero_ovrride_MASK(rev)  (0x1 << ACPHY_dccal_control_140_dcoe_force_zero_ovrride_SHIFT(rev))
#define ACPHY_dccal_control_140_multi_clip_dcc_war_en_SHIFT(rev)   2
#define ACPHY_dccal_control_140_multi_clip_dcc_war_en_MASK(rev)    (0x1 << ACPHY_dccal_control_140_multi_clip_dcc_war_en_SHIFT(rev))
#define ACPHY_dccal_control_140_multi_clip_dcc_tia_war_SHIFT(rev)  3
#define ACPHY_dccal_control_140_multi_clip_dcc_tia_war_MASK(rev)   (0xf << ACPHY_dccal_control_140_multi_clip_dcc_tia_war_SHIFT(rev))

/* Register ACPHY_dccal_control_150 */
#define ACPHY_dccal_control_150(rev)                             (ACREV_GE(rev,32) ? 0x7cf : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x7cf : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x7cf : INVALID_ADDRESS)))))
#define ACPHY_dccal_control_150_disable_dccal_pktproc_SHIFT(rev) 8
#define ACPHY_dccal_control_150_disable_dccal_pktproc_MASK(rev)  (0x1 << ACPHY_dccal_control_150_disable_dccal_pktproc_SHIFT(rev))
#define ACPHY_dccal_control_150_idacc_tx2rx_reinit_SHIFT(rev)    9
#define ACPHY_dccal_control_150_idacc_tx2rx_reinit_MASK(rev)     (0x1 << ACPHY_dccal_control_150_idacc_tx2rx_reinit_SHIFT(rev))
#define ACPHY_dccal_control_150_dccal_sw_reset_h_SHIFT(rev)      10
#define ACPHY_dccal_control_150_dccal_sw_reset_h_MASK(rev)       (0x1 << ACPHY_dccal_control_150_dccal_sw_reset_h_SHIFT(rev))
#define ACPHY_dccal_control_150_txinprogress_SHIFT(rev)          11
#define ACPHY_dccal_control_150_txinprogress_MASK(rev)           (0x1 << ACPHY_dccal_control_150_txinprogress_SHIFT(rev))
#define ACPHY_dccal_control_150_tbl_accessClk_sel_SHIFT(rev)     12
#define ACPHY_dccal_control_150_tbl_accessClk_sel_MASK(rev)      (0x1 << ACPHY_dccal_control_150_tbl_accessClk_sel_SHIFT(rev))

/* Register ACPHY_dccal_control_260 */
#define ACPHY_dccal_control_260(rev)                         (ACREV_GE(rev,32) ? 0x7fb : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x7fb : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x7fb : INVALID_ADDRESS)))))
#define ACPHY_dccal_control_260_idacc_done_init_0_SHIFT(rev) 0
#define ACPHY_dccal_control_260_idacc_done_init_0_MASK(rev)  (0xffff << ACPHY_dccal_control_260_idacc_done_init_0_SHIFT(rev))

/* Register ACPHY_dccal_control_270 */
#define ACPHY_dccal_control_270(rev)                         (ACREV_GE(rev,32) ? 0x7fc : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x7fc : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x7fc : INVALID_ADDRESS)))))
#define ACPHY_dccal_control_270_idacc_done_init_1_SHIFT(rev) 0
#define ACPHY_dccal_control_270_idacc_done_init_1_MASK(rev)  (0xff << ACPHY_dccal_control_270_idacc_done_init_1_SHIFT(rev))

/* Register ACPHY_dccal_control_280 */
#define ACPHY_dccal_control_280(rev)                             (ACREV_GE(rev,32) ? 0x7fd : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x7fd : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x7fd : INVALID_ADDRESS)))))
#define ACPHY_dccal_control_280_idac_out_of_range_i_1_SHIFT(rev) 0
#define ACPHY_dccal_control_280_idac_out_of_range_i_1_MASK(rev)  (0xff << ACPHY_dccal_control_280_idac_out_of_range_i_1_SHIFT(rev))
#define ACPHY_dccal_control_280_idac_out_of_range_q_1_SHIFT(rev) 8
#define ACPHY_dccal_control_280_idac_out_of_range_q_1_MASK(rev)  (0xff << ACPHY_dccal_control_280_idac_out_of_range_q_1_SHIFT(rev))

/* Register ACPHY_spur_can_fll_enable_p0 */
#define ACPHY_spur_can_fll_enable_p0(rev)                     (ACREV_GE(rev,40) ? 0x70d : (ACREV_GE(rev,36) ? 0x7fe : (ACREV_GE(rev,32) ? 0x70d : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x7fe : INVALID_ADDRESS)))))
#define ACPHY_spur_can_fll_enable_p0_fll_enable_SHIFT(rev)    0
#define ACPHY_spur_can_fll_enable_p0_fll_enable_MASK(rev)     (0x1 << ACPHY_spur_can_fll_enable_p0_fll_enable_SHIFT(rev))
#define ACPHY_spur_can_fll_enable_p0_fast_acq_mode_SHIFT(rev) 1
#define ACPHY_spur_can_fll_enable_p0_fast_acq_mode_MASK(rev)  (0x1 << ACPHY_spur_can_fll_enable_p0_fast_acq_mode_SHIFT(rev))
#define ACPHY_spur_can_fll_enable_p0_denoising_en_SHIFT(rev)  2
#define ACPHY_spur_can_fll_enable_p0_denoising_en_MASK(rev)   (0x1 << ACPHY_spur_can_fll_enable_p0_denoising_en_SHIFT(rev))
#define ACPHY_spur_can_fll_enable_p0_pi_en_SHIFT(rev)         3
#define ACPHY_spur_can_fll_enable_p0_pi_en_MASK(rev)          (0x1 << ACPHY_spur_can_fll_enable_p0_pi_en_SHIFT(rev))

/* Register ACPHY_dcc_lna_comp_trained_0 */
#define ACPHY_dcc_lna_comp_trained_0(rev)                   (ACREV_GE(rev,40) ? 0x1029 : (ACREV_GE(rev,36) ? 0x859 : (ACREV_GE(rev,32) ? 0x1029 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x859 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1029 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x859 : INVALID_ADDRESS)))))))))
#define ACPHY_dcc_lna_comp_trained_0_dcc_index_0_SHIFT(rev) 0
#define ACPHY_dcc_lna_comp_trained_0_dcc_index_0_MASK(rev)  (0xff << ACPHY_dcc_lna_comp_trained_0_dcc_index_0_SHIFT(rev))
#define ACPHY_dcc_lna_comp_trained_0_dcc_index_1_SHIFT(rev) 8
#define ACPHY_dcc_lna_comp_trained_0_dcc_index_1_MASK(rev)  (0xff << ACPHY_dcc_lna_comp_trained_0_dcc_index_1_SHIFT(rev))

/* Register ACPHY_dcc_lna_comp_trained_1 */
#define ACPHY_dcc_lna_comp_trained_1(rev)                   (ACREV_GE(rev,40) ? 0x102a : (ACREV_GE(rev,36) ? 0x85a : (ACREV_GE(rev,32) ? 0x102a : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x85a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x102a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x85a : INVALID_ADDRESS)))))))))
#define ACPHY_dcc_lna_comp_trained_1_dcc_index_2_SHIFT(rev) 0
#define ACPHY_dcc_lna_comp_trained_1_dcc_index_2_MASK(rev)  (0xff << ACPHY_dcc_lna_comp_trained_1_dcc_index_2_SHIFT(rev))
#define ACPHY_dcc_lna_comp_trained_1_dcc_index_3_SHIFT(rev) 8
#define ACPHY_dcc_lna_comp_trained_1_dcc_index_3_MASK(rev)  (0xff << ACPHY_dcc_lna_comp_trained_1_dcc_index_3_SHIFT(rev))

/* Register ACPHY_dcc_lna_comp_trained_2 */
#define ACPHY_dcc_lna_comp_trained_2(rev)                   (ACREV_GE(rev,40) ? 0x102b : (ACREV_GE(rev,36) ? 0x85b : (ACREV_GE(rev,32) ? 0x102b : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x85b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x102b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x85b : INVALID_ADDRESS)))))))))
#define ACPHY_dcc_lna_comp_trained_2_dcc_index_4_SHIFT(rev) 0
#define ACPHY_dcc_lna_comp_trained_2_dcc_index_4_MASK(rev)  (0xff << ACPHY_dcc_lna_comp_trained_2_dcc_index_4_SHIFT(rev))
#define ACPHY_dcc_lna_comp_trained_2_dcc_index_5_SHIFT(rev) 8
#define ACPHY_dcc_lna_comp_trained_2_dcc_index_5_MASK(rev)  (0xff << ACPHY_dcc_lna_comp_trained_2_dcc_index_5_SHIFT(rev))

/* Register ACPHY_dcc_lna_comp_ant_offset */
#define ACPHY_dcc_lna_comp_ant_offset(rev)                                 (ACREV_GE(rev,40) ? 0x102c : (ACREV_GE(rev,36) ? 0x85c : (ACREV_GE(rev,32) ? 0x102c : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x85c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x102c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x85c : INVALID_ADDRESS)))))))))
#define ACPHY_dcc_lna_comp_ant_offset_dcc_lna_comp_ant_offset_i_SHIFT(rev) 0
#define ACPHY_dcc_lna_comp_ant_offset_dcc_lna_comp_ant_offset_i_MASK(rev)  (0xff << ACPHY_dcc_lna_comp_ant_offset_dcc_lna_comp_ant_offset_i_SHIFT(rev))
#define ACPHY_dcc_lna_comp_ant_offset_dcc_lna_comp_ant_offset_q_SHIFT(rev) 8
#define ACPHY_dcc_lna_comp_ant_offset_dcc_lna_comp_ant_offset_q_MASK(rev)  (0xff << ACPHY_dcc_lna_comp_ant_offset_dcc_lna_comp_ant_offset_q_SHIFT(rev))

/* Register ACPHY_dcc_lna_comp_disable */
#define ACPHY_dcc_lna_comp_disable(rev)                            (ACREV_GE(rev,40) ? 0x102d : (ACREV_GE(rev,36) ? 0x85d : (ACREV_GE(rev,32) ? 0x102d : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x85d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x102d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x85d : INVALID_ADDRESS)))))))))
#define ACPHY_dcc_lna_comp_disable_dcc_lna_comp_disable_SHIFT(rev) 0
#define ACPHY_dcc_lna_comp_disable_dcc_lna_comp_disable_MASK(rev)  (0x1 << ACPHY_dcc_lna_comp_disable_dcc_lna_comp_disable_SHIFT(rev))

/* Register ACPHY_dyn_radioa0 */
#define ACPHY_dyn_radioa0(rev)                                       (ACREV_GE(rev,40) ? 0x688 : (ACREV_GE(rev,36) ? 0x900 : (ACREV_GE(rev,32) ? 0x688 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x900 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x688 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x900 : INVALID_ADDRESS)))))))))
#define ACPHY_dyn_radioa0_dyn_radio_ovr0_SHIFT(rev)                  0
#define ACPHY_dyn_radioa0_dyn_radio_ovr0_MASK(rev)                   (0x1 << ACPHY_dyn_radioa0_dyn_radio_ovr0_SHIFT(rev))
#define ACPHY_dyn_radioa0_dyn_radio_ovr_val_idac_main0_SHIFT(rev)    1
#define ACPHY_dyn_radioa0_dyn_radio_ovr_val_idac_main0_MASK(rev)     (0x3f << ACPHY_dyn_radioa0_dyn_radio_ovr_val_idac_main0_SHIFT(rev))
#define ACPHY_dyn_radioa0_dyn_radio_ovr_val_incap_compen0_SHIFT(rev) 7
#define ACPHY_dyn_radioa0_dyn_radio_ovr_val_incap_compen0_MASK(rev)  (0x3f << ACPHY_dyn_radioa0_dyn_radio_ovr_val_incap_compen0_SHIFT(rev))

/* Register ACPHY_dyn_radiob0 */
#define ACPHY_dyn_radiob0(rev)                                       (ACREV_GE(rev,40) ? 0x689 : (ACREV_GE(rev,36) ? 0x901 : (ACREV_GE(rev,32) ? 0x689 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x901 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x689 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x901 : INVALID_ADDRESS)))))))))
#define ACPHY_dyn_radiob0_dyn_radio_ovr_val_idac_cas0_SHIFT(rev)     0
#define ACPHY_dyn_radiob0_dyn_radio_ovr_val_idac_cas0_MASK(rev)      (0x3f << ACPHY_dyn_radiob0_dyn_radio_ovr_val_idac_cas0_SHIFT(rev))
#define ACPHY_dyn_radiob0_dyn_radio_ovr_val_txgm_ab0_SHIFT(rev)      6
#define ACPHY_dyn_radiob0_dyn_radio_ovr_val_txgm_ab0_MASK(rev)       (0x1 << ACPHY_dyn_radiob0_dyn_radio_ovr_val_txgm_ab0_SHIFT(rev))
#define ACPHY_dyn_radiob0_dyn_radio_ovr_val_gmab_rctrl0_SHIFT(rev)   7
#define ACPHY_dyn_radiob0_dyn_radio_ovr_val_gmab_rctrl0_MASK(rev)    (0xf << ACPHY_dyn_radiob0_dyn_radio_ovr_val_gmab_rctrl0_SHIFT(rev))
#define ACPHY_dyn_radiob0_dyn_radio_ovr_val_pa2g_bias_bw0_SHIFT(rev) 11
#define ACPHY_dyn_radiob0_dyn_radio_ovr_val_pa2g_bias_bw0_MASK(rev)  (0x7 << ACPHY_dyn_radiob0_dyn_radio_ovr_val_pa2g_bias_bw0_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s4_en */
#define ACPHY_spur_can_p0_s4_en(rev)                                       (ACREV_GE(rev,40) ? 0x70a : (ACREV_GE(rev,36) ? 0xb0d : (ACREV_GE(rev,32) ? 0x70a : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xb0d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x70a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb0d : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p0_s4_en_spur_can_stage_enable_SHIFT(rev)           0
#define ACPHY_spur_can_p0_s4_en_spur_can_stage_enable_MASK(rev)            (0x1 << ACPHY_spur_can_p0_s4_en_spur_can_stage_enable_SHIFT(rev))
#define ACPHY_spur_can_p0_s4_en_spur_can_omega_set_SHIFT(rev)              1
#define ACPHY_spur_can_p0_s4_en_spur_can_omega_set_MASK(rev)               (0x1 << ACPHY_spur_can_p0_s4_en_spur_can_omega_set_SHIFT(rev))
#define ACPHY_spur_can_p0_s4_en_spur_can_intercore_coast_enable_SHIFT(rev) 3
#define ACPHY_spur_can_p0_s4_en_spur_can_intercore_coast_enable_MASK(rev)  (0x1 << ACPHY_spur_can_p0_s4_en_spur_can_intercore_coast_enable_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s4_omega_high */
#define ACPHY_spur_can_p0_s4_omega_high(rev)                           (ACREV_GE(rev,40) ? 0x70b : (ACREV_GE(rev,36) ? 0xb0e : (ACREV_GE(rev,32) ? 0x70b : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xb0e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x70b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb0e : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p0_s4_omega_high_spur_can_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s4_omega_high_spur_can_omega_high_MASK(rev)  (0xffff << ACPHY_spur_can_p0_s4_omega_high_spur_can_omega_high_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s4_omega_low */
#define ACPHY_spur_can_p0_s4_omega_low(rev)                          (ACREV_GE(rev,40) ? 0x70c : (ACREV_GE(rev,36) ? 0xb0f : (ACREV_GE(rev,32) ? 0x70c : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xb0f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x70c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb0f : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p0_s4_omega_low_spur_can_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s4_omega_low_spur_can_omega_low_MASK(rev)  (0xffff << ACPHY_spur_can_p0_s4_omega_low_spur_can_omega_low_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s1_pop_fll_b2_m_r */
#define ACPHY_spur_can_p0_s1_pop_fll_b2_m_r(rev)                  (ACREV_GE(rev,40) ? 0x772 : (ACREV_GE(rev,36) ? 0xb6c : (ACREV_GE(rev,32) ? 0x772 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xb6c : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s1_pop_fll_b2_m_r_fll_b2_m_r_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_fll_b2_m_r_fll_b2_m_r_MASK(rev)  (0xffff << ACPHY_spur_can_p0_s1_pop_fll_b2_m_r_fll_b2_m_r_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s1_pop_fll_b2_e_and_b2_m_i */
#define ACPHY_spur_can_p0_s1_pop_fll_b2_e_and_b2_m_i(rev)                      (ACREV_GE(rev,40) ? 0x777 : (ACREV_GE(rev,36) ? 0xb71 : (ACREV_GE(rev,32) ? 0x777 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xb71 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s1_pop_fll_b2_e_and_b2_m_i_fll_b2_e_and_b2_m_i_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_fll_b2_e_and_b2_m_i_fll_b2_e_and_b2_m_i_MASK(rev) (0xffff << ACPHY_spur_can_p0_s1_pop_fll_b2_e_and_b2_m_i_fll_b2_e_and_b2_m_i_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s1_pop_fll_lock */
#define ACPHY_spur_can_p0_s1_pop_fll_lock(rev)                (ACREV_GE(rev,40) ? 0x778 : (ACREV_GE(rev,36) ? 0xb72 : (ACREV_GE(rev,32) ? 0x778 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xb72 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s1_pop_fll_lock_fll_lock_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_fll_lock_fll_lock_MASK(rev)  (0x1 << ACPHY_spur_can_p0_s1_pop_fll_lock_fll_lock_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s1_pop_fll_omega_high */
#define ACPHY_spur_can_p0_s1_pop_fll_omega_high(rev)                      (ACREV_GE(rev,40) ? 0x77a : (ACREV_GE(rev,36) ? 0xb74 : (ACREV_GE(rev,32) ? 0x77a : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xb74 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s1_pop_fll_omega_high_fll_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_fll_omega_high_fll_omega_high_MASK(rev)  (0xffff << ACPHY_spur_can_p0_s1_pop_fll_omega_high_fll_omega_high_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s1_pop_fll_omega_low */
#define ACPHY_spur_can_p0_s1_pop_fll_omega_low(rev)                     (ACREV_GE(rev,40) ? 0x77b : (ACREV_GE(rev,36) ? 0xb75 : (ACREV_GE(rev,32) ? 0x77b : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xb75 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s1_pop_fll_omega_low_fll_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_fll_omega_low_fll_omega_low_MASK(rev)  (0xffff << ACPHY_spur_can_p0_s1_pop_fll_omega_low_fll_omega_low_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s1_pop_fll_omega_updated_lpf_low */
#define ACPHY_spur_can_p0_s1_pop_fll_omega_updated_lpf_low(rev)                (ACREV_GE(rev,40) ? 0x77c : (ACREV_GE(rev,36) ? 0xb76 : (ACREV_GE(rev,32) ? 0x77c : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xb76 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s1_pop_fll_omega_updated_lpf_low_fll_omega_updated_lpf_low_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_fll_omega_updated_lpf_low_fll_omega_updated_lpf_low_MASK(rev) (0xffff << ACPHY_spur_can_p0_s1_pop_fll_omega_updated_lpf_low_fll_omega_updated_lpf_low_SHIFT(rev))

/* Register ACPHY_spur_can_p0_s1_pop_fll_omega_updated_lpf_high */
#define ACPHY_spur_can_p0_s1_pop_fll_omega_updated_lpf_high(rev)               (ACREV_GE(rev,40) ? 0x77d : (ACREV_GE(rev,36) ? 0xb77 : (ACREV_GE(rev,32) ? 0x77d : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xb77 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s1_pop_fll_omega_updated_lpf_high_fll_omega_updated_lpf_high_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_fll_omega_updated_lpf_high_fll_omega_updated_lpf_high_MASK(rev) (0xffff << ACPHY_spur_can_p0_s1_pop_fll_omega_updated_lpf_high_fll_omega_updated_lpf_high_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_00 */
#define ACPHY_wbcal_ctl_00(rev)                                 (ACREV_GE(rev,40) ? 0x16d0 : (ACREV_GE(rev,36) ? 0xbc0 : (ACREV_GE(rev,33) ? 0x16d0 : (ACREV_GE(rev,32) ? 0x610 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xbc0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x610 : INVALID_ADDRESS))))))))
#define ACPHY_wbcal_ctl_00_wbcal_en_SHIFT(rev)                  0
#define ACPHY_wbcal_ctl_00_wbcal_en_MASK(rev)                   (0x1 << ACPHY_wbcal_ctl_00_wbcal_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_00_wbcal_papdcomp_en_SHIFT(rev)         1
#define ACPHY_wbcal_ctl_00_wbcal_papdcomp_en_MASK(rev)          (0x1 << ACPHY_wbcal_ctl_00_wbcal_papdcomp_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_00_wbcal_iqcomp_en_SHIFT(rev)           2
#define ACPHY_wbcal_ctl_00_wbcal_iqcomp_en_MASK(rev)            (0x1 << ACPHY_wbcal_ctl_00_wbcal_iqcomp_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_00_wbcal_iir_en_SHIFT(rev)              3
#define ACPHY_wbcal_ctl_00_wbcal_iir_en_MASK(rev)               (0x1 << ACPHY_wbcal_ctl_00_wbcal_iir_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_00_wbcal_corr_en_SHIFT(rev)             4
#define ACPHY_wbcal_ctl_00_wbcal_corr_en_MASK(rev)              (0x1 << ACPHY_wbcal_ctl_00_wbcal_corr_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_00_wbcal_iq_swap_SHIFT(rev)             5
#define ACPHY_wbcal_ctl_00_wbcal_iq_swap_MASK(rev)              (0x1 << ACPHY_wbcal_ctl_00_wbcal_iq_swap_SHIFT(rev))
#define ACPHY_wbcal_ctl_00_wbcal_trig_SHIFT(rev)                6
#define ACPHY_wbcal_ctl_00_wbcal_trig_MASK(rev)                 (0x1 << ACPHY_wbcal_ctl_00_wbcal_trig_SHIFT(rev))
#define ACPHY_wbcal_ctl_00_wbcal_on_SHIFT(rev)                  7
#define ACPHY_wbcal_ctl_00_wbcal_on_MASK(rev)                   (0x1 << ACPHY_wbcal_ctl_00_wbcal_on_SHIFT(rev))
#define ACPHY_wbcal_ctl_00_wbcal_dbg_sel_SHIFT(rev)             9
#define ACPHY_wbcal_ctl_00_wbcal_dbg_sel_MASK(rev)              (0x1 << ACPHY_wbcal_ctl_00_wbcal_dbg_sel_SHIFT(rev))
#define ACPHY_wbcal_ctl_00_wbcal_phase_det_reset_SHIFT(rev)     10
#define ACPHY_wbcal_ctl_00_wbcal_phase_det_reset_MASK(rev)      (0x1 << ACPHY_wbcal_ctl_00_wbcal_phase_det_reset_SHIFT(rev))
#define ACPHY_wbcal_ctl_00_wbpapd_core_en_SHIFT(rev)            11
#define ACPHY_wbcal_ctl_00_wbpapd_core_en_MASK(rev)             (0x1 << ACPHY_wbcal_ctl_00_wbpapd_core_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_00_wbcal_loopback_en_SHIFT(rev)         12
#define ACPHY_wbcal_ctl_00_wbcal_loopback_en_MASK(rev)          (0x1 << ACPHY_wbcal_ctl_00_wbcal_loopback_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_00_wbcal_sync_txrx_phase_en_SHIFT(rev)  13
#define ACPHY_wbcal_ctl_00_wbcal_sync_txrx_phase_en_MASK(rev)   (0x1 << ACPHY_wbcal_ctl_00_wbcal_sync_txrx_phase_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_00_wbcal_reset_fifo_SHIFT(rev)          14
#define ACPHY_wbcal_ctl_00_wbcal_reset_fifo_MASK(rev)           (0x1 << ACPHY_wbcal_ctl_00_wbcal_reset_fifo_SHIFT(rev))
#define ACPHY_wbcal_ctl_00_wbpapd_cal_scale_inout_en_SHIFT(rev) 8
#define ACPHY_wbcal_ctl_00_wbpapd_cal_scale_inout_en_MASK(rev)  (0x1 << ACPHY_wbcal_ctl_00_wbpapd_cal_scale_inout_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_00_wbcal_delay_corr_en_SHIFT(rev)       15
#define ACPHY_wbcal_ctl_00_wbcal_delay_corr_en_MASK(rev)        (0x1 << ACPHY_wbcal_ctl_00_wbcal_delay_corr_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_00_wbcal_en0_SHIFT(rev)                 0
#define ACPHY_wbcal_ctl_00_wbcal_en0_MASK(rev)                  (0x1 << ACPHY_wbcal_ctl_00_wbcal_en0_SHIFT(rev))
#define ACPHY_wbcal_ctl_00_wbcal_papdcomp_en0_SHIFT(rev)        1
#define ACPHY_wbcal_ctl_00_wbcal_papdcomp_en0_MASK(rev)         (0x1 << ACPHY_wbcal_ctl_00_wbcal_papdcomp_en0_SHIFT(rev))
#define ACPHY_wbcal_ctl_00_wbcal_iqcomp_en0_SHIFT(rev)          2
#define ACPHY_wbcal_ctl_00_wbcal_iqcomp_en0_MASK(rev)           (0x1 << ACPHY_wbcal_ctl_00_wbcal_iqcomp_en0_SHIFT(rev))
#define ACPHY_wbcal_ctl_00_wbcal_iir_en0_SHIFT(rev)             3
#define ACPHY_wbcal_ctl_00_wbcal_iir_en0_MASK(rev)              (0x1 << ACPHY_wbcal_ctl_00_wbcal_iir_en0_SHIFT(rev))
#define ACPHY_wbcal_ctl_00_wbcal_corr_en0_SHIFT(rev)            4
#define ACPHY_wbcal_ctl_00_wbcal_corr_en0_MASK(rev)             (0x1 << ACPHY_wbcal_ctl_00_wbcal_corr_en0_SHIFT(rev))
#define ACPHY_wbcal_ctl_00_wbcal_iq_swap0_SHIFT(rev)            5
#define ACPHY_wbcal_ctl_00_wbcal_iq_swap0_MASK(rev)             (0x1 << ACPHY_wbcal_ctl_00_wbcal_iq_swap0_SHIFT(rev))
#define ACPHY_wbcal_ctl_00_wbcal_trig0_SHIFT(rev)               6
#define ACPHY_wbcal_ctl_00_wbcal_trig0_MASK(rev)                (0x1 << ACPHY_wbcal_ctl_00_wbcal_trig0_SHIFT(rev))
#define ACPHY_wbcal_ctl_00_wbcal_on0_SHIFT(rev)                 7
#define ACPHY_wbcal_ctl_00_wbcal_on0_MASK(rev)                  (0x1 << ACPHY_wbcal_ctl_00_wbcal_on0_SHIFT(rev))
#define ACPHY_wbcal_ctl_00_wbcal_tx_sel0_SHIFT(rev)             8
#define ACPHY_wbcal_ctl_00_wbcal_tx_sel0_MASK(rev)              (0x1 << ACPHY_wbcal_ctl_00_wbcal_tx_sel0_SHIFT(rev))
#define ACPHY_wbcal_ctl_00_wbcal_dbg_sel0_SHIFT(rev)            9
#define ACPHY_wbcal_ctl_00_wbcal_dbg_sel0_MASK(rev)             (0x1 << ACPHY_wbcal_ctl_00_wbcal_dbg_sel0_SHIFT(rev))
#define ACPHY_wbcal_ctl_00_wbcal_phase_det_reset0_SHIFT(rev)    10
#define ACPHY_wbcal_ctl_00_wbcal_phase_det_reset0_MASK(rev)     (0x1 << ACPHY_wbcal_ctl_00_wbcal_phase_det_reset0_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_10 */
#define ACPHY_wbcal_ctl_10(rev)                           (ACREV_GE(rev,40) ? 0x16d1 : (ACREV_GE(rev,36) ? 0xbc1 : (ACREV_GE(rev,33) ? 0x16d1 : (ACREV_GE(rev,32) ? 0x611 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xbc1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x611 : INVALID_ADDRESS))))))))
#define ACPHY_wbcal_ctl_10_wbcal_mem_sel_SHIFT(rev)       0
#define ACPHY_wbcal_ctl_10_wbcal_mem_sel_MASK(rev)        (0x7 << ACPHY_wbcal_ctl_10_wbcal_mem_sel_SHIFT(rev))
#define ACPHY_wbcal_ctl_10_wbcomp_mem_sel_SHIFT(rev)      4
#define ACPHY_wbcal_ctl_10_wbcomp_mem_sel_MASK(rev)       (0x7 << ACPHY_wbcal_ctl_10_wbcomp_mem_sel_SHIFT(rev))
#define ACPHY_wbcal_ctl_10_wbcal_txbuf_offset_SHIFT(rev)  7
#define ACPHY_wbcal_ctl_10_wbcal_txbuf_offset_MASK(rev)   (0x1ff << ACPHY_wbcal_ctl_10_wbcal_txbuf_offset_SHIFT(rev))
#define ACPHY_wbcal_ctl_10_wbcal_mem_sel0_SHIFT(rev)      0
#define ACPHY_wbcal_ctl_10_wbcal_mem_sel0_MASK(rev)       (0x7 << ACPHY_wbcal_ctl_10_wbcal_mem_sel0_SHIFT(rev))
#define ACPHY_wbcal_ctl_10_wbcomp_mem_sel0_SHIFT(rev)     4
#define ACPHY_wbcal_ctl_10_wbcomp_mem_sel0_MASK(rev)      (0x7 << ACPHY_wbcal_ctl_10_wbcomp_mem_sel0_SHIFT(rev))
#define ACPHY_wbcal_ctl_10_wbcal_txbuf_offset0_SHIFT(rev) 8
#define ACPHY_wbcal_ctl_10_wbcal_txbuf_offset0_MASK(rev)  (0xff << ACPHY_wbcal_ctl_10_wbcal_txbuf_offset0_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_20 */
#define ACPHY_wbcal_ctl_20(rev)                     (ACREV_GE(rev,40) ? 0x16d2 : (ACREV_GE(rev,36) ? 0xbc2 : (ACREV_GE(rev,33) ? 0x16d2 : (ACREV_GE(rev,32) ? 0x612 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xbc2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x612 : INVALID_ADDRESS))))))))
#define ACPHY_wbcal_ctl_20_wbcal_lambda_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_20_wbcal_lambda_MASK(rev)   (0xffff << ACPHY_wbcal_ctl_20_wbcal_lambda_SHIFT(rev))
#define ACPHY_wbcal_ctl_20_wbcal_lambda0_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_20_wbcal_lambda0_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_20_wbcal_lambda0_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_30 */
#define ACPHY_wbcal_ctl_30(rev)                      (ACREV_GE(rev,40) ? 0x16d3 : (ACREV_GE(rev,36) ? 0xbc3 : (ACREV_GE(rev,33) ? 0x16d3 : (ACREV_GE(rev,32) ? 0x613 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xbc3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x613 : INVALID_ADDRESS))))))))
#define ACPHY_wbcal_ctl_30_wbcal_lambda2_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_30_wbcal_lambda2_MASK(rev)   (0xffff << ACPHY_wbcal_ctl_30_wbcal_lambda2_SHIFT(rev))
#define ACPHY_wbcal_ctl_30_wbcal_lambda20_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_30_wbcal_lambda20_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_30_wbcal_lambda20_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_40 */
#define ACPHY_wbcal_ctl_40(rev)                           (ACREV_GE(rev,40) ? 0x16d4 : (ACREV_GE(rev,36) ? 0xbc4 : (ACREV_GE(rev,33) ? 0x16d4 : (ACREV_GE(rev,32) ? 0x614 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xbc4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x614 : INVALID_ADDRESS))))))))
#define ACPHY_wbcal_ctl_40_wbcal_sigma2_SHIFT(rev)        0
#define ACPHY_wbcal_ctl_40_wbcal_sigma2_MASK(rev)         (0x3ff << ACPHY_wbcal_ctl_40_wbcal_sigma2_SHIFT(rev))
#define ACPHY_wbcal_ctl_40_full_sample_capture_SHIFT(rev) 10
#define ACPHY_wbcal_ctl_40_full_sample_capture_MASK(rev)  (0x1 << ACPHY_wbcal_ctl_40_full_sample_capture_SHIFT(rev))
#define ACPHY_wbcal_ctl_40_wbcal_sigma20_SHIFT(rev)       0
#define ACPHY_wbcal_ctl_40_wbcal_sigma20_MASK(rev)        (0x3ff << ACPHY_wbcal_ctl_40_wbcal_sigma20_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_50 */
#define ACPHY_wbcal_ctl_50(rev)                     (ACREV_GE(rev,40) ? 0x16d5 : (ACREV_GE(rev,36) ? 0xbc5 : (ACREV_GE(rev,33) ? 0x16d5 : (ACREV_GE(rev,32) ? 0x615 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xbc5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x615 : INVALID_ADDRESS))))))))
#define ACPHY_wbcal_ctl_50_wbcal_ref_dB_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_50_wbcal_ref_dB_MASK(rev)   (0x7fff << ACPHY_wbcal_ctl_50_wbcal_ref_dB_SHIFT(rev))
#define ACPHY_wbcal_ctl_50_wbcal_ref_dB0_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_50_wbcal_ref_dB0_MASK(rev)  (0x7fff << ACPHY_wbcal_ctl_50_wbcal_ref_dB0_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_60 */
#define ACPHY_wbcal_ctl_60(rev)                            (ACREV_GE(rev,40) ? 0x16d6 : (ACREV_GE(rev,36) ? 0xbc6 : (ACREV_GE(rev,33) ? 0x16d6 : (ACREV_GE(rev,32) ? 0x616 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xbc6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x616 : INVALID_ADDRESS))))))))
#define ACPHY_wbcal_ctl_60_wbcal_lutstep_dB_lo_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_60_wbcal_lutstep_dB_lo_MASK(rev)   (0xffff << ACPHY_wbcal_ctl_60_wbcal_lutstep_dB_lo_SHIFT(rev))
#define ACPHY_wbcal_ctl_60_wbcal_lutstep_dB_lo0_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_60_wbcal_lutstep_dB_lo0_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_60_wbcal_lutstep_dB_lo0_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_70 */
#define ACPHY_wbcal_ctl_70(rev)                            (ACREV_GE(rev,40) ? 0x16d7 : (ACREV_GE(rev,36) ? 0xbc7 : (ACREV_GE(rev,33) ? 0x16d7 : (ACREV_GE(rev,32) ? 0x617 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xbc7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x617 : INVALID_ADDRESS))))))))
#define ACPHY_wbcal_ctl_70_wbcal_lutstep_dB_hi_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_70_wbcal_lutstep_dB_hi_MASK(rev)   (0x3 << ACPHY_wbcal_ctl_70_wbcal_lutstep_dB_hi_SHIFT(rev))
#define ACPHY_wbcal_ctl_70_wbcal_lutstep_dB_hi0_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_70_wbcal_lutstep_dB_hi0_MASK(rev)  (0x3 << ACPHY_wbcal_ctl_70_wbcal_lutstep_dB_hi0_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_80 */
#define ACPHY_wbcal_ctl_80(rev)                      (ACREV_GE(rev,40) ? 0x16d8 : (ACREV_GE(rev,36) ? 0xbc8 : (ACREV_GE(rev,33) ? 0x16d8 : (ACREV_GE(rev,32) ? 0x618 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xbc8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x618 : INVALID_ADDRESS))))))))
#define ACPHY_wbcal_ctl_80_wbcal_LUT_LEN_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_80_wbcal_LUT_LEN_MASK(rev)   (0xff << ACPHY_wbcal_ctl_80_wbcal_LUT_LEN_SHIFT(rev))
#define ACPHY_wbcal_ctl_80_wbcal_LUT_LEN0_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_80_wbcal_LUT_LEN0_MASK(rev)  (0xff << ACPHY_wbcal_ctl_80_wbcal_LUT_LEN0_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_90 */
#define ACPHY_wbcal_ctl_90(rev)                       (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xbc9 : (ACREV_GE(rev,33) ? 0x16d9 : (ACREV_GE(rev,32) ? 0x619 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xbc9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x619 : INVALID_ADDRESS))))))))
#define ACPHY_wbcal_ctl_90_wbcal_IIR_A1_1_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_90_wbcal_IIR_A1_1_MASK(rev)   (0x7ff << ACPHY_wbcal_ctl_90_wbcal_IIR_A1_1_SHIFT(rev))
#define ACPHY_wbcal_ctl_90_wbcal_IIR_A1_10_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_90_wbcal_IIR_A1_10_MASK(rev)  (0x7ff << ACPHY_wbcal_ctl_90_wbcal_IIR_A1_10_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_A0 */
#define ACPHY_wbcal_ctl_A0(rev)                       (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xbca : (ACREV_GE(rev,33) ? 0x16da : (ACREV_GE(rev,32) ? 0x61a : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xbca : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x61a : INVALID_ADDRESS))))))))
#define ACPHY_wbcal_ctl_A0_wbcal_IIR_A1_2_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_A0_wbcal_IIR_A1_2_MASK(rev)   (0x7ff << ACPHY_wbcal_ctl_A0_wbcal_IIR_A1_2_SHIFT(rev))
#define ACPHY_wbcal_ctl_A0_wbcal_IIR_A1_20_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_A0_wbcal_IIR_A1_20_MASK(rev)  (0x7ff << ACPHY_wbcal_ctl_A0_wbcal_IIR_A1_20_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_B0 */
#define ACPHY_wbcal_ctl_B0(rev)                       (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xbcb : (ACREV_GE(rev,33) ? 0x16db : (ACREV_GE(rev,32) ? 0x61b : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xbcb : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x61b : INVALID_ADDRESS))))))))
#define ACPHY_wbcal_ctl_B0_wbcal_IIR_A2_1_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_B0_wbcal_IIR_A2_1_MASK(rev)   (0x7ff << ACPHY_wbcal_ctl_B0_wbcal_IIR_A2_1_SHIFT(rev))
#define ACPHY_wbcal_ctl_B0_wbcal_IIR_A2_10_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_B0_wbcal_IIR_A2_10_MASK(rev)  (0x7ff << ACPHY_wbcal_ctl_B0_wbcal_IIR_A2_10_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_C0 */
#define ACPHY_wbcal_ctl_C0(rev)                       (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xbcc : (ACREV_GE(rev,33) ? 0x16dc : (ACREV_GE(rev,32) ? 0x61c : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xbcc : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x61c : INVALID_ADDRESS))))))))
#define ACPHY_wbcal_ctl_C0_wbcal_IIR_A2_2_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_C0_wbcal_IIR_A2_2_MASK(rev)   (0x7ff << ACPHY_wbcal_ctl_C0_wbcal_IIR_A2_2_SHIFT(rev))
#define ACPHY_wbcal_ctl_C0_wbcal_IIR_A2_20_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_C0_wbcal_IIR_A2_20_MASK(rev)  (0x7ff << ACPHY_wbcal_ctl_C0_wbcal_IIR_A2_20_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_D0 */
#define ACPHY_wbcal_ctl_D0(rev)                        (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xbcd : (ACREV_GE(rev,33) ? 0x16dd : (ACREV_GE(rev,32) ? 0x61d : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xbcd : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x61d : INVALID_ADDRESS))))))))
#define ACPHY_wbcal_ctl_D0_wbcal_IIR_SCALE_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_D0_wbcal_IIR_SCALE_MASK(rev)   (0x3fff << ACPHY_wbcal_ctl_D0_wbcal_IIR_SCALE_SHIFT(rev))
#define ACPHY_wbcal_ctl_D0_wbcal_IIR_SCALE0_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_D0_wbcal_IIR_SCALE0_MASK(rev)  (0x3fff << ACPHY_wbcal_ctl_D0_wbcal_IIR_SCALE0_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_E0 */
#define ACPHY_wbcal_ctl_E0(rev)                       (ACREV_GE(rev,40) ? 0x16de : (ACREV_GE(rev,36) ? 0xbce : (ACREV_GE(rev,33) ? 0x16de : (ACREV_GE(rev,32) ? 0x61e : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xbce : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x61e : INVALID_ADDRESS))))))))
#define ACPHY_wbcal_ctl_E0_wbcal_start_lo_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_E0_wbcal_start_lo_MASK(rev)   (0xffff << ACPHY_wbcal_ctl_E0_wbcal_start_lo_SHIFT(rev))
#define ACPHY_wbcal_ctl_E0_wbcal_start_lo0_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_E0_wbcal_start_lo0_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_E0_wbcal_start_lo0_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_F0 */
#define ACPHY_wbcal_ctl_F0(rev)                       (ACREV_GE(rev,40) ? 0x16df : (ACREV_GE(rev,36) ? 0xbcf : (ACREV_GE(rev,33) ? 0x16df : (ACREV_GE(rev,32) ? 0x61f : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xbcf : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x61f : INVALID_ADDRESS))))))))
#define ACPHY_wbcal_ctl_F0_wbcal_start_hi_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_F0_wbcal_start_hi_MASK(rev)   (0xf << ACPHY_wbcal_ctl_F0_wbcal_start_hi_SHIFT(rev))
#define ACPHY_wbcal_ctl_F0_wbcal_start_hi0_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_F0_wbcal_start_hi0_MASK(rev)  (0xf << ACPHY_wbcal_ctl_F0_wbcal_start_hi0_SHIFT(rev))

/* Register ACPHY_location_control0 */
#define ACPHY_location_control0(rev)                                  (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xbd0 : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x650 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xbd0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x650 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xbd0 : INVALID_ADDRESS))))))))))
#define ACPHY_location_control0_location_ctrl_en_SHIFT(rev)           0
#define ACPHY_location_control0_location_ctrl_en_MASK(rev)            (0x1 << ACPHY_location_control0_location_ctrl_en_SHIFT(rev))
#define ACPHY_location_control0_swapiq_SHIFT(rev)                     1
#define ACPHY_location_control0_swapiq_MASK(rev)                      (0x1 << ACPHY_location_control0_swapiq_SHIFT(rev))
#define ACPHY_location_control0_dccomp_en_SHIFT(rev)                  2
#define ACPHY_location_control0_dccomp_en_MASK(rev)                   (0x1 << ACPHY_location_control0_dccomp_en_SHIFT(rev))
#define ACPHY_location_control0_rxiqcomp_en_SHIFT(rev)                3
#define ACPHY_location_control0_rxiqcomp_en_MASK(rev)                 (0x1 << ACPHY_location_control0_rxiqcomp_en_SHIFT(rev))
#define ACPHY_location_control0_progshift_ctrl_SHIFT(rev)             4
#define ACPHY_location_control0_progshift_ctrl_MASK(rev)              (0x1 << ACPHY_location_control0_progshift_ctrl_SHIFT(rev))
#define ACPHY_location_control0_progshift_val_SHIFT(rev)              5
#define ACPHY_location_control0_progshift_val_MASK(rev)               (0x7 << ACPHY_location_control0_progshift_val_SHIFT(rev))
#define ACPHY_location_control0_postfft_progshftval_SHIFT(rev)        8
#define ACPHY_location_control0_postfft_progshftval_MASK(rev)         (0x7 << ACPHY_location_control0_postfft_progshftval_SHIFT(rev))
#define ACPHY_location_control0_enTDOAtimer_SHIFT(rev)                11
#define ACPHY_location_control0_enTDOAtimer_MASK(rev)                 (0x1 << ACPHY_location_control0_enTDOAtimer_SHIFT(rev))
#define ACPHY_location_control0_prepareTDOAtimer_SHIFT(rev)           12
#define ACPHY_location_control0_prepareTDOAtimer_MASK(rev)            (0x1 << ACPHY_location_control0_prepareTDOAtimer_SHIFT(rev))
#define ACPHY_location_control0_override_Rx2TxReset_SHIFT(rev)        13
#define ACPHY_location_control0_override_Rx2TxReset_MASK(rev)         (0x1 << ACPHY_location_control0_override_Rx2TxReset_SHIFT(rev))
#define ACPHY_location_control0_macphy_bitwidth_assignment_SHIFT(rev) 14
#define ACPHY_location_control0_macphy_bitwidth_assignment_MASK(rev)  (0x1 << ACPHY_location_control0_macphy_bitwidth_assignment_SHIFT(rev))

/* Register ACPHY_location_iqcompA0 */
#define ACPHY_location_iqcompA0(rev)                  (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xbd1 : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x651 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xbd1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x651 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xbd1 : INVALID_ADDRESS))))))))))
#define ACPHY_location_iqcompA0_rxiqcomp_a_SHIFT(rev) 0
#define ACPHY_location_iqcompA0_rxiqcomp_a_MASK(rev)  (0x3ff << ACPHY_location_iqcompA0_rxiqcomp_a_SHIFT(rev))

/* Register ACPHY_location_iqcompB0 */
#define ACPHY_location_iqcompB0(rev)                  (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xbd2 : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x652 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xbd2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x652 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xbd2 : INVALID_ADDRESS))))))))))
#define ACPHY_location_iqcompB0_rxiqcomp_b_SHIFT(rev) 0
#define ACPHY_location_iqcompB0_rxiqcomp_b_MASK(rev)  (0x3ff << ACPHY_location_iqcompB0_rxiqcomp_b_SHIFT(rev))

/* Register ACPHY_location_dccompI00 */
#define ACPHY_location_dccompI00(rev)                    (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xbd3 : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x653 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xbd3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x653 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xbd3 : INVALID_ADDRESS))))))))))
#define ACPHY_location_dccompI00_dccomp_real0_SHIFT(rev) 0
#define ACPHY_location_dccompI00_dccomp_real0_MASK(rev)  (0xffff << ACPHY_location_dccompI00_dccomp_real0_SHIFT(rev))

/* Register ACPHY_location_dccompI10 */
#define ACPHY_location_dccompI10(rev)                    (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xbd4 : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x654 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xbd4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x654 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xbd4 : INVALID_ADDRESS))))))))))
#define ACPHY_location_dccompI10_dccomp_real1_SHIFT(rev) 0
#define ACPHY_location_dccompI10_dccomp_real1_MASK(rev)  (0xffff << ACPHY_location_dccompI10_dccomp_real1_SHIFT(rev))

/* Register ACPHY_location_dccompQ00 */
#define ACPHY_location_dccompQ00(rev)                    (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xbd5 : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x655 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xbd5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x655 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xbd5 : INVALID_ADDRESS))))))))))
#define ACPHY_location_dccompQ00_dccomp_imag0_SHIFT(rev) 0
#define ACPHY_location_dccompQ00_dccomp_imag0_MASK(rev)  (0xffff << ACPHY_location_dccompQ00_dccomp_imag0_SHIFT(rev))

/* Register ACPHY_location_dccompQ10 */
#define ACPHY_location_dccompQ10(rev)                    (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xbd6 : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x656 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xbd6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x656 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xbd6 : INVALID_ADDRESS))))))))))
#define ACPHY_location_dccompQ10_dccomp_imag1_SHIFT(rev) 0
#define ACPHY_location_dccompQ10_dccomp_imag1_MASK(rev)  (0xffff << ACPHY_location_dccompQ10_dccomp_imag1_SHIFT(rev))

/* Register ACPHY_tdoaAdcCounterH0 */
#define ACPHY_tdoaAdcCounterH0(rev)                       (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xbd7 : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x657 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xbd7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x657 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xbd7 : INVALID_ADDRESS))))))))))
#define ACPHY_tdoaAdcCounterH0_tdoaAdcCounterH_SHIFT(rev) 0
#define ACPHY_tdoaAdcCounterH0_tdoaAdcCounterH_MASK(rev)  (0xffff << ACPHY_tdoaAdcCounterH0_tdoaAdcCounterH_SHIFT(rev))

/* Register ACPHY_tdoaAdcCounterL0 */
#define ACPHY_tdoaAdcCounterL0(rev)                       (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xbd8 : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x658 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xbd8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x658 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xbd8 : INVALID_ADDRESS))))))))))
#define ACPHY_tdoaAdcCounterL0_tdoaAdcCounterL_SHIFT(rev) 0
#define ACPHY_tdoaAdcCounterL0_tdoaAdcCounterL_MASK(rev)  (0xffff << ACPHY_tdoaAdcCounterL0_tdoaAdcCounterL_SHIFT(rev))

/* Register ACPHY_cfo_init00 */
#define ACPHY_cfo_init00(rev)                 (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xbd9 : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x659 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xbd9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x659 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xbd9 : INVALID_ADDRESS))))))))))
#define ACPHY_cfo_init00_cfo_init0_SHIFT(rev) 0
#define ACPHY_cfo_init00_cfo_init0_MASK(rev)  (0xffff << ACPHY_cfo_init00_cfo_init0_SHIFT(rev))

/* Register ACPHY_cfo_init10 */
#define ACPHY_cfo_init10(rev)                 (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xbda : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x65a : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xbda : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x65a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xbda : INVALID_ADDRESS))))))))))
#define ACPHY_cfo_init10_cfo_init1_SHIFT(rev) 0
#define ACPHY_cfo_init10_cfo_init1_MASK(rev)  (0xf << ACPHY_cfo_init10_cfo_init1_SHIFT(rev))

/* Register ACPHY_cfo_delta00 */
#define ACPHY_cfo_delta00(rev)                  (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xbdb : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x65b : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xbdb : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x65b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xbdb : INVALID_ADDRESS))))))))))
#define ACPHY_cfo_delta00_cfo_delta0_SHIFT(rev) 0
#define ACPHY_cfo_delta00_cfo_delta0_MASK(rev)  (0xffff << ACPHY_cfo_delta00_cfo_delta0_SHIFT(rev))

/* Register ACPHY_cfo_delta10 */
#define ACPHY_cfo_delta10(rev)                  (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xbdc : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x65c : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xbdc : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x65c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xbdc : INVALID_ADDRESS))))))))))
#define ACPHY_cfo_delta10_cfo_delta1_SHIFT(rev) 0
#define ACPHY_cfo_delta10_cfo_delta1_MASK(rev)  (0xf << ACPHY_cfo_delta10_cfo_delta1_SHIFT(rev))

/* Register ACPHY_locProc_init_dlay_Cnt0 */
#define ACPHY_locProc_init_dlay_Cnt0(rev)                             (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xbdd : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x65d : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xbdd : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x65d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xbdd : INVALID_ADDRESS))))))))))
#define ACPHY_locProc_init_dlay_Cnt0_locProc_init_dlay_Cnt_SHIFT(rev) 0
#define ACPHY_locProc_init_dlay_Cnt0_locProc_init_dlay_Cnt_MASK(rev)  (0xffff << ACPHY_locProc_init_dlay_Cnt0_locProc_init_dlay_Cnt_SHIFT(rev))

/* Register ACPHY_fft_ifftdone0 */
#define ACPHY_fft_ifftdone0(rev)                    (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xbdf : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x65f : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xbdf : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x65f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xbdf : INVALID_ADDRESS))))))))))
#define ACPHY_fft_ifftdone0_fft_ifftdone_SHIFT(rev) 0
#define ACPHY_fft_ifftdone0_fft_ifftdone_MASK(rev)  (0x1 << ACPHY_fft_ifftdone0_fft_ifftdone_SHIFT(rev))

/* Register ACPHY_overrideFFT0 */
#define ACPHY_overrideFFT0(rev)                           (ACREV_GE(rev,40) ? 0x66a : (ACREV_GE(rev,36) ? 0xbe0 : (ACREV_GE(rev,32) ? 0x66a : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xbe0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x66a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xbe0 : INVALID_ADDRESS)))))))))
#define ACPHY_overrideFFT0_overrideFFTtrans_SHIFT(rev)    0
#define ACPHY_overrideFFT0_overrideFFTtrans_MASK(rev)     (0x1 << ACPHY_overrideFFT0_overrideFFTtrans_SHIFT(rev))
#define ACPHY_overrideFFT0_overrideFFTtransVal_SHIFT(rev) 1
#define ACPHY_overrideFFT0_overrideFFTtransVal_MASK(rev)  (0x1 << ACPHY_overrideFFT0_overrideFFTtransVal_SHIFT(rev))

/* Register ACPHY_ifftout_read0 */
#define ACPHY_ifftout_read0(rev)                    (ACREV_GE(rev,40) ? 0x66b : (ACREV_GE(rev,36) ? 0xbe1 : (ACREV_GE(rev,32) ? 0x66b : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xbe1 : INVALID_ADDRESS)))))
#define ACPHY_ifftout_read0_ifftout_read_SHIFT(rev) 0
#define ACPHY_ifftout_read0_ifftout_read_MASK(rev)  (0x1 << ACPHY_ifftout_read0_ifftout_read_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_200 */
#define ACPHY_wbcal_ctl_200(rev)                         (ACREV_GE(rev,40) ? 0x16f0 : (ACREV_GE(rev,36) ? 0xbf0 : (ACREV_GE(rev,33) ? 0x16f0 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xbf0 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_200_wbcomp_scale_real_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_200_wbcomp_scale_real_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_200_wbcomp_scale_real_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_210 */
#define ACPHY_wbcal_ctl_210(rev)                               (ACREV_GE(rev,40) ? 0x16f1 : (ACREV_GE(rev,36) ? 0xbf1 : (ACREV_GE(rev,33) ? 0x16f1 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xbf1 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_210_wb_mem_access_sel_SHIFT(rev)       0
#define ACPHY_wbcal_ctl_210_wb_mem_access_sel_MASK(rev)        (0x1 << ACPHY_wbcal_ctl_210_wb_mem_access_sel_SHIFT(rev))
#define ACPHY_wbcal_ctl_210_disable_rxstalls_SHIFT(rev)        1
#define ACPHY_wbcal_ctl_210_disable_rxstalls_MASK(rev)         (0x1 << ACPHY_wbcal_ctl_210_disable_rxstalls_SHIFT(rev))
#define ACPHY_wbcal_ctl_210_wbpapd_cal_g_frac_bits_SHIFT(rev)  2
#define ACPHY_wbcal_ctl_210_wbpapd_cal_g_frac_bits_MASK(rev)   (0xf << ACPHY_wbcal_ctl_210_wbpapd_cal_g_frac_bits_SHIFT(rev))
#define ACPHY_wbcal_ctl_210_wbpapd_comp_g_frac_bits_SHIFT(rev) 6
#define ACPHY_wbcal_ctl_210_wbpapd_comp_g_frac_bits_MASK(rev)  (0xf << ACPHY_wbcal_ctl_210_wbpapd_comp_g_frac_bits_SHIFT(rev))
#define ACPHY_wbcal_ctl_210_wbcal_delay_corr_offset_SHIFT(rev) 10
#define ACPHY_wbcal_ctl_210_wbcal_delay_corr_offset_MASK(rev)  (0x7 << ACPHY_wbcal_ctl_210_wbcal_delay_corr_offset_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_220 */
#define ACPHY_wbcal_ctl_220(rev)                                 (ACREV_GE(rev,40) ? 0x16f2 : (ACREV_GE(rev,36) ? 0xbf2 : (ACREV_GE(rev,33) ? 0x16f2 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xbf2 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_220_wbpapd_delay_filter_en_SHIFT(rev)    0
#define ACPHY_wbcal_ctl_220_wbpapd_delay_filter_en_MASK(rev)     (0x1 << ACPHY_wbcal_ctl_220_wbpapd_delay_filter_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_220_wbpapd_filter_delay_gamma_SHIFT(rev) 1
#define ACPHY_wbcal_ctl_220_wbpapd_filter_delay_gamma_MASK(rev)  (0xff << ACPHY_wbcal_ctl_220_wbpapd_filter_delay_gamma_SHIFT(rev))
#define ACPHY_wbcal_ctl_220_wbpapd_cal_dcc_en_SHIFT(rev)         9
#define ACPHY_wbcal_ctl_220_wbpapd_cal_dcc_en_MASK(rev)          (0x1 << ACPHY_wbcal_ctl_220_wbpapd_cal_dcc_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_220_wbcal_dc_accum_wait_SHIFT(rev)       10
#define ACPHY_wbcal_ctl_220_wbcal_dc_accum_wait_MASK(rev)        (0xf << ACPHY_wbcal_ctl_220_wbcal_dc_accum_wait_SHIFT(rev))
#define ACPHY_wbcal_ctl_220_wbpapd_cal_dc_clkmode_SHIFT(rev)     14
#define ACPHY_wbcal_ctl_220_wbpapd_cal_dc_clkmode_MASK(rev)      (0x3 << ACPHY_wbcal_ctl_220_wbpapd_cal_dc_clkmode_SHIFT(rev))
#define ACPHY_wbcal_ctl_220_wbcal_dc_accum_wait_lo_SHIFT(rev)    10
#define ACPHY_wbcal_ctl_220_wbcal_dc_accum_wait_lo_MASK(rev)     (0xf << ACPHY_wbcal_ctl_220_wbcal_dc_accum_wait_lo_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_230 */
#define ACPHY_wbcal_ctl_230(rev)                                      (ACREV_GE(rev,40) ? 0x16f3 : (ACREV_GE(rev,36) ? 0xbf3 : (ACREV_GE(rev,33) ? 0x16f3 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xbf3 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_230_wbpapd_cal_dc_corr_override_en_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_230_wbpapd_cal_dc_corr_override_en_MASK(rev)  (0x1 << ACPHY_wbcal_ctl_230_wbpapd_cal_dc_corr_override_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_230_wbpapd_cal_dc_comp_in_upshift_SHIFT(rev)  1
#define ACPHY_wbcal_ctl_230_wbpapd_cal_dc_comp_in_upshift_MASK(rev)   (0x1 << ACPHY_wbcal_ctl_230_wbpapd_cal_dc_comp_in_upshift_SHIFT(rev))
#define ACPHY_wbcal_ctl_230_wbpapd_cal_dc_comp_shift_SHIFT(rev)       2
#define ACPHY_wbcal_ctl_230_wbpapd_cal_dc_comp_shift_MASK(rev)        (0x1 << ACPHY_wbcal_ctl_230_wbpapd_cal_dc_comp_shift_SHIFT(rev))
#define ACPHY_wbcal_ctl_230_wbcal_dc_accum_wait_mm_SHIFT(rev)         3
#define ACPHY_wbcal_ctl_230_wbcal_dc_accum_wait_mm_MASK(rev)          (0x7f << ACPHY_wbcal_ctl_230_wbcal_dc_accum_wait_mm_SHIFT(rev))
#define ACPHY_wbcal_ctl_230_wbcal_tx_rshift1bit_SHIFT(rev)            10
#define ACPHY_wbcal_ctl_230_wbcal_tx_rshift1bit_MASK(rev)             (0x1 << ACPHY_wbcal_ctl_230_wbcal_tx_rshift1bit_SHIFT(rev))
#define ACPHY_wbcal_ctl_230_wbcal_dc_accum_wait_hi_SHIFT(rev)         11
#define ACPHY_wbcal_ctl_230_wbcal_dc_accum_wait_hi_MASK(rev)          (0x7 << ACPHY_wbcal_ctl_230_wbcal_dc_accum_wait_hi_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_240 */
#define ACPHY_wbcal_ctl_240(rev)                                       (ACREV_GE(rev,40) ? 0x16f4 : (ACREV_GE(rev,36) ? 0xbf4 : (ACREV_GE(rev,33) ? 0x16f4 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xbf4 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_240_wbpapd_cal_dc_offset_value_real_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_240_wbpapd_cal_dc_offset_value_real_MASK(rev)  (0xff << ACPHY_wbcal_ctl_240_wbpapd_cal_dc_offset_value_real_SHIFT(rev))
#define ACPHY_wbcal_ctl_240_wbpapd_cal_dc_offset_value_imag_SHIFT(rev) 8
#define ACPHY_wbcal_ctl_240_wbpapd_cal_dc_offset_value_imag_MASK(rev)  (0xff << ACPHY_wbcal_ctl_240_wbpapd_cal_dc_offset_value_imag_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_250 */
#define ACPHY_wbcal_ctl_250(rev)                               (ACREV_GE(rev,40) ? 0x16f5 : (ACREV_GE(rev,36) ? 0xbf5 : (ACREV_GE(rev,33) ? 0x16f5 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xbf5 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_250_wbcal_cck_ref_dB_SHIFT(rev)        0
#define ACPHY_wbcal_ctl_250_wbcal_cck_ref_dB_MASK(rev)         (0x7fff << ACPHY_wbcal_ctl_250_wbcal_cck_ref_dB_SHIFT(rev))
#define ACPHY_wbcal_ctl_250_wbpapd_two_table_enable_SHIFT(rev) 15
#define ACPHY_wbcal_ctl_250_wbpapd_two_table_enable_MASK(rev)  (0x1 << ACPHY_wbcal_ctl_250_wbpapd_two_table_enable_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_260 */
#define ACPHY_wbcal_ctl_260(rev)                         (ACREV_GE(rev,40) ? 0x16f6 : (ACREV_GE(rev,36) ? 0xbf6 : (ACREV_GE(rev,33) ? 0x16f6 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xbf6 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_260_wbcomp_cck_ref_dB_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_260_wbcomp_cck_ref_dB_MASK(rev)  (0x7fff << ACPHY_wbcal_ctl_260_wbcomp_cck_ref_dB_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_270 */
#define ACPHY_wbcal_ctl_270(rev)                      (ACREV_GE(rev,40) ? 0x16f7 : (ACREV_GE(rev,36) ? 0xbf7 : (ACREV_GE(rev,33) ? 0x16f7 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xbf7 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_270_wbcal_dc_start_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_270_wbcal_dc_start_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_270_wbcal_dc_start_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_280 */
#define ACPHY_wbcal_ctl_280(rev)                                (ACREV_GE(rev,40) ? 0x16f8 : (ACREV_GE(rev,36) ? 0xbf8 : (ACREV_GE(rev,33) ? 0x16f8 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xbf8 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_280_wbcal_dc_est_i_reg_lsb16_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_280_wbcal_dc_est_i_reg_lsb16_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_280_wbcal_dc_est_i_reg_lsb16_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_290 */
#define ACPHY_wbcal_ctl_290(rev)                                (ACREV_GE(rev,40) ? 0x16f9 : (ACREV_GE(rev,36) ? 0xbf9 : (ACREV_GE(rev,33) ? 0x16f9 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xbf9 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_290_wbcal_dc_est_i_reg_msb5_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_290_wbcal_dc_est_i_reg_msb5_MASK(rev)   (0x1f << ACPHY_wbcal_ctl_290_wbcal_dc_est_i_reg_msb5_SHIFT(rev))
#define ACPHY_wbcal_ctl_290_wbcal_dc_est_q_reg_lsb16_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_290_wbcal_dc_est_q_reg_lsb16_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_290_wbcal_dc_est_q_reg_lsb16_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_2a0 */
#define ACPHY_wbcal_ctl_2a0(rev)                                (ACREV_GE(rev,40) ? 0x16fa : (ACREV_GE(rev,36) ? 0xbfa : (ACREV_GE(rev,33) ? 0x16fa : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xbfa : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_2a0_wbcal_dc_est_q_reg_lsb16_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_2a0_wbcal_dc_est_q_reg_lsb16_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_2a0_wbcal_dc_est_q_reg_lsb16_SHIFT(rev))
#define ACPHY_wbcal_ctl_2a0_wbcal_sum_TX_SHIFT(rev)             0
#define ACPHY_wbcal_ctl_2a0_wbcal_sum_TX_MASK(rev)              (0xffff << ACPHY_wbcal_ctl_2a0_wbcal_sum_TX_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_2b0 */
#define ACPHY_wbcal_ctl_2b0(rev)                               (ACREV_GE(rev,40) ? 0x16fb : (ACREV_GE(rev,36) ? 0xbfb : (ACREV_GE(rev,33) ? 0x16fb : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xbfb : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_2b0_wbcal_dc_est_q_reg_msb5_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_2b0_wbcal_dc_est_q_reg_msb5_MASK(rev)  (0x1f << ACPHY_wbcal_ctl_2b0_wbcal_dc_est_q_reg_msb5_SHIFT(rev))
#define ACPHY_wbcal_ctl_2b0_wbcal_sum_RX_SHIFT(rev)            0
#define ACPHY_wbcal_ctl_2b0_wbcal_sum_RX_MASK(rev)             (0xffff << ACPHY_wbcal_ctl_2b0_wbcal_sum_RX_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_2c0 */
#define ACPHY_wbcal_ctl_2c0(rev)                            (ACREV_GE(rev,40) ? 0x16fc : (ACREV_GE(rev,36) ? 0xbfc : (ACREV_GE(rev,33) ? 0x16fc : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xbfc : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_2c0_wbcal_rxin_phase_sel_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_2c0_wbcal_rxin_phase_sel_MASK(rev)  (0x1 << ACPHY_wbcal_ctl_2c0_wbcal_rxin_phase_sel_SHIFT(rev))
#define ACPHY_wbcal_ctl_2c0_wbcal_rxin_clk_sel_SHIFT(rev)   1
#define ACPHY_wbcal_ctl_2c0_wbcal_rxin_clk_sel_MASK(rev)    (0x1 << ACPHY_wbcal_ctl_2c0_wbcal_rxin_clk_sel_SHIFT(rev))

/* Register ACPHY_MuIntPwr0 */
#define ACPHY_MuIntPwr0(rev)                                (ACREV_GE(rev,40) ? 0x1039 : (ACREV_GE(rev,36) ? 0xc09 : (ACREV_GE(rev,32) ? 0x1039 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xc09 : INVALID_ADDRESS)))))
#define ACPHY_MuIntPwr0_nvarShapingIntPwrThresh0_SHIFT(rev) 0
#define ACPHY_MuIntPwr0_nvarShapingIntPwrThresh0_MASK(rev)  (0xff << ACPHY_MuIntPwr0_nvarShapingIntPwrThresh0_SHIFT(rev))
#define ACPHY_MuIntPwr0_adjustNvarForMuIntPwr0_SHIFT(rev)   8
#define ACPHY_MuIntPwr0_adjustNvarForMuIntPwr0_MASK(rev)    (0x1 << ACPHY_MuIntPwr0_adjustNvarForMuIntPwr0_SHIFT(rev))

/* Register ACPHY_MuIntPwr1 */
#define ACPHY_MuIntPwr1(rev)                                (ACREV_GE(rev,40) ? 0x103a : (ACREV_GE(rev,36) ? 0xc0a : (ACREV_GE(rev,32) ? 0x103a : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xc0a : INVALID_ADDRESS)))))
#define ACPHY_MuIntPwr1_nvarShapingIntPwrThresh1_SHIFT(rev) 0
#define ACPHY_MuIntPwr1_nvarShapingIntPwrThresh1_MASK(rev)  (0xff << ACPHY_MuIntPwr1_nvarShapingIntPwrThresh1_SHIFT(rev))
#define ACPHY_MuIntPwr1_adjustNvarForMuIntPwr1_SHIFT(rev)   8
#define ACPHY_MuIntPwr1_adjustNvarForMuIntPwr1_MASK(rev)    (0x1 << ACPHY_MuIntPwr1_adjustNvarForMuIntPwr1_SHIFT(rev))

/* Register ACPHY_MuIntPwr2 */
#define ACPHY_MuIntPwr2(rev)                                (ACREV_GE(rev,40) ? 0x103b : (ACREV_GE(rev,36) ? 0xc0b : (ACREV_GE(rev,32) ? 0x103b : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xc0b : INVALID_ADDRESS)))))
#define ACPHY_MuIntPwr2_nvarShapingIntPwrThresh2_SHIFT(rev) 0
#define ACPHY_MuIntPwr2_nvarShapingIntPwrThresh2_MASK(rev)  (0xff << ACPHY_MuIntPwr2_nvarShapingIntPwrThresh2_SHIFT(rev))
#define ACPHY_MuIntPwr2_adjustNvarForMuIntPwr2_SHIFT(rev)   8
#define ACPHY_MuIntPwr2_adjustNvarForMuIntPwr2_MASK(rev)    (0x1 << ACPHY_MuIntPwr2_adjustNvarForMuIntPwr2_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_100 */
#define ACPHY_wbcal_ctl_100(rev)                      (ACREV_GE(rev,40) ? 0x16c0 : (ACREV_GE(rev,36) ? 0xc20 : (ACREV_GE(rev,33) ? 0x16c0 : (ACREV_GE(rev,32) ? 0x630 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc20 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x630 : INVALID_ADDRESS))))))))
#define ACPHY_wbcal_ctl_100_wbcal_stop_lo_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_100_wbcal_stop_lo_MASK(rev)   (0xffff << ACPHY_wbcal_ctl_100_wbcal_stop_lo_SHIFT(rev))
#define ACPHY_wbcal_ctl_100_wbcal_stop_lo0_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_100_wbcal_stop_lo0_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_100_wbcal_stop_lo0_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_110 */
#define ACPHY_wbcal_ctl_110(rev)                      (ACREV_GE(rev,40) ? 0x16c1 : (ACREV_GE(rev,36) ? 0xc21 : (ACREV_GE(rev,33) ? 0x16c1 : (ACREV_GE(rev,32) ? 0x631 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc21 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x631 : INVALID_ADDRESS))))))))
#define ACPHY_wbcal_ctl_110_wbcal_stop_hi_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_110_wbcal_stop_hi_MASK(rev)   (0xf << ACPHY_wbcal_ctl_110_wbcal_stop_hi_SHIFT(rev))
#define ACPHY_wbcal_ctl_110_wbcal_stop_hi0_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_110_wbcal_stop_hi0_MASK(rev)  (0xf << ACPHY_wbcal_ctl_110_wbcal_stop_hi0_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_120 */
#define ACPHY_wbcal_ctl_120(rev)                         (ACREV_GE(rev,40) ? 0x16c2 : (ACREV_GE(rev,36) ? 0xc22 : (ACREV_GE(rev,33) ? 0x16c2 : (ACREV_GE(rev,32) ? 0x632 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc22 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x632 : INVALID_ADDRESS))))))))
#define ACPHY_wbcal_ctl_120_wbcal_iq_coeff_a_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_120_wbcal_iq_coeff_a_MASK(rev)   (0x3ff << ACPHY_wbcal_ctl_120_wbcal_iq_coeff_a_SHIFT(rev))
#define ACPHY_wbcal_ctl_120_wbcal_iq_coeff_a0_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_120_wbcal_iq_coeff_a0_MASK(rev)  (0x3ff << ACPHY_wbcal_ctl_120_wbcal_iq_coeff_a0_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_130 */
#define ACPHY_wbcal_ctl_130(rev)                         (ACREV_GE(rev,40) ? 0x16c3 : (ACREV_GE(rev,36) ? 0xc23 : (ACREV_GE(rev,33) ? 0x16c3 : (ACREV_GE(rev,32) ? 0x633 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc23 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x633 : INVALID_ADDRESS))))))))
#define ACPHY_wbcal_ctl_130_wbcal_iq_coeff_b_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_130_wbcal_iq_coeff_b_MASK(rev)   (0x3ff << ACPHY_wbcal_ctl_130_wbcal_iq_coeff_b_SHIFT(rev))
#define ACPHY_wbcal_ctl_130_wbcal_iq_coeff_b0_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_130_wbcal_iq_coeff_b0_MASK(rev)  (0x3ff << ACPHY_wbcal_ctl_130_wbcal_iq_coeff_b0_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_140 */
#define ACPHY_wbcal_ctl_140(rev)                    (ACREV_GE(rev,40) ? 0x16c4 : (ACREV_GE(rev,36) ? 0xc24 : (ACREV_GE(rev,33) ? 0x16c4 : (ACREV_GE(rev,32) ? 0x634 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc24 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x634 : INVALID_ADDRESS))))))))
#define ACPHY_wbcal_ctl_140_wbcal_alpha_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_140_wbcal_alpha_MASK(rev)   (0xffff << ACPHY_wbcal_ctl_140_wbcal_alpha_SHIFT(rev))
#define ACPHY_wbcal_ctl_140_wbcal_alpha0_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_140_wbcal_alpha0_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_140_wbcal_alpha0_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_150 */
#define ACPHY_wbcal_ctl_150(rev)                   (ACREV_GE(rev,40) ? 0x16c5 : (ACREV_GE(rev,36) ? 0xc25 : (ACREV_GE(rev,33) ? 0x16c5 : (ACREV_GE(rev,32) ? 0x635 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc25 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x635 : INVALID_ADDRESS))))))))
#define ACPHY_wbcal_ctl_150_wbcal_beta_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_150_wbcal_beta_MASK(rev)   (0xffff << ACPHY_wbcal_ctl_150_wbcal_beta_SHIFT(rev))
#define ACPHY_wbcal_ctl_150_wbcal_beta0_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_150_wbcal_beta0_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_150_wbcal_beta0_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_160 */
#define ACPHY_wbcal_ctl_160(rev)                               (ACREV_GE(rev,40) ? 0x16c6 : (ACREV_GE(rev,36) ? 0xc26 : (ACREV_GE(rev,33) ? 0x16c6 : (ACREV_GE(rev,32) ? 0x636 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc26 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x636 : INVALID_ADDRESS))))))))
#define ACPHY_wbcal_ctl_160_wbcal_syncbuf_waddr_SHIFT(rev)     0
#define ACPHY_wbcal_ctl_160_wbcal_syncbuf_waddr_MASK(rev)      (0x1ff << ACPHY_wbcal_ctl_160_wbcal_syncbuf_waddr_SHIFT(rev))
#define ACPHY_wbcal_ctl_160_wbcal_rxsyncfifo_ruflow_SHIFT(rev) 9
#define ACPHY_wbcal_ctl_160_wbcal_rxsyncfifo_ruflow_MASK(rev)  (0x1 << ACPHY_wbcal_ctl_160_wbcal_rxsyncfifo_ruflow_SHIFT(rev))
#define ACPHY_wbcal_ctl_160_wbcal_rxsyncfifo_woflow_SHIFT(rev) 10
#define ACPHY_wbcal_ctl_160_wbcal_rxsyncfifo_woflow_MASK(rev)  (0x1 << ACPHY_wbcal_ctl_160_wbcal_rxsyncfifo_woflow_SHIFT(rev))
#define ACPHY_wbcal_ctl_160_wbcal_dc_est_i_reg_msb5_SHIFT(rev) 11
#define ACPHY_wbcal_ctl_160_wbcal_dc_est_i_reg_msb5_MASK(rev)  (0x1f << ACPHY_wbcal_ctl_160_wbcal_dc_est_i_reg_msb5_SHIFT(rev))
#define ACPHY_wbcal_ctl_160_wbcal_corr_I0_SHIFT(rev)           0
#define ACPHY_wbcal_ctl_160_wbcal_corr_I0_MASK(rev)            (0xffff << ACPHY_wbcal_ctl_160_wbcal_corr_I0_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_170 */
#define ACPHY_wbcal_ctl_170(rev)                               (ACREV_GE(rev,40) ? 0x16c7 : (ACREV_GE(rev,36) ? 0xc27 : (ACREV_GE(rev,33) ? 0x16c7 : (ACREV_GE(rev,32) ? 0x637 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc27 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x637 : INVALID_ADDRESS))))))))
#define ACPHY_wbcal_ctl_170_wbcal_delaybuf_waddr_SHIFT(rev)    0
#define ACPHY_wbcal_ctl_170_wbcal_delaybuf_waddr_MASK(rev)     (0x1ff << ACPHY_wbcal_ctl_170_wbcal_delaybuf_waddr_SHIFT(rev))
#define ACPHY_wbcal_ctl_170_wbcal_dc_est_q_reg_msb5_SHIFT(rev) 9
#define ACPHY_wbcal_ctl_170_wbcal_dc_est_q_reg_msb5_MASK(rev)  (0x1f << ACPHY_wbcal_ctl_170_wbcal_dc_est_q_reg_msb5_SHIFT(rev))
#define ACPHY_wbcal_ctl_170_wbcal_done_SHIFT(rev)              14
#define ACPHY_wbcal_ctl_170_wbcal_done_MASK(rev)               (0x1 << ACPHY_wbcal_ctl_170_wbcal_done_SHIFT(rev))
#define ACPHY_wbcal_ctl_170_wbcal_corr_Q0_SHIFT(rev)           0
#define ACPHY_wbcal_ctl_170_wbcal_corr_Q0_MASK(rev)            (0xffff << ACPHY_wbcal_ctl_170_wbcal_corr_Q0_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_180 */
#define ACPHY_wbcal_ctl_180(rev)                              (ACREV_GE(rev,40) ? 0x16c8 : (ACREV_GE(rev,36) ? 0xc28 : (ACREV_GE(rev,33) ? 0x16c8 : (ACREV_GE(rev,32) ? 0x638 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc28 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x638 : INVALID_ADDRESS))))))))
#define ACPHY_wbcal_ctl_180_wbpapd_cal_scale_in_lo_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_180_wbpapd_cal_scale_in_lo_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_180_wbpapd_cal_scale_in_lo_SHIFT(rev))
#define ACPHY_wbcal_ctl_180_wbcal_corr_start_lo0_SHIFT(rev)   0
#define ACPHY_wbcal_ctl_180_wbcal_corr_start_lo0_MASK(rev)    (0xffff << ACPHY_wbcal_ctl_180_wbcal_corr_start_lo0_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_190 */
#define ACPHY_wbcal_ctl_190(rev)                               (ACREV_GE(rev,40) ? 0x16c9 : (ACREV_GE(rev,36) ? 0xc29 : (ACREV_GE(rev,33) ? 0x16c9 : (ACREV_GE(rev,32) ? 0x639 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc29 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x639 : INVALID_ADDRESS))))))))
#define ACPHY_wbcal_ctl_190_wbpapd_cal_scale_out_lo_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_190_wbpapd_cal_scale_out_lo_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_190_wbpapd_cal_scale_out_lo_SHIFT(rev))
#define ACPHY_wbcal_ctl_190_wbcal_corr_start_hi0_SHIFT(rev)    0
#define ACPHY_wbcal_ctl_190_wbcal_corr_start_hi0_MASK(rev)     (0xf << ACPHY_wbcal_ctl_190_wbcal_corr_start_hi0_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_1A0 */
#define ACPHY_wbcal_ctl_1A0(rev)                                   (ACREV_GE(rev,40) ? 0x16ca : (ACREV_GE(rev,36) ? 0xc2a : (ACREV_GE(rev,33) ? 0x16ca : (ACREV_GE(rev,32) ? 0x63a : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc2a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x63a : INVALID_ADDRESS))))))))
#define ACPHY_wbcal_ctl_1A0_wbpapd_cal_scale_in_hi_SHIFT(rev)      0
#define ACPHY_wbcal_ctl_1A0_wbpapd_cal_scale_in_hi_MASK(rev)       (0x3 << ACPHY_wbcal_ctl_1A0_wbpapd_cal_scale_in_hi_SHIFT(rev))
#define ACPHY_wbcal_ctl_1A0_wbpapd_cal_scale_out_hi_SHIFT(rev)     2
#define ACPHY_wbcal_ctl_1A0_wbpapd_cal_scale_out_hi_MASK(rev)      (0x3 << ACPHY_wbcal_ctl_1A0_wbpapd_cal_scale_out_hi_SHIFT(rev))
#define ACPHY_wbcal_ctl_1A0_wbpapd_scale_window_len_pow_SHIFT(rev) 4
#define ACPHY_wbcal_ctl_1A0_wbpapd_scale_window_len_pow_MASK(rev)  (0x1f << ACPHY_wbcal_ctl_1A0_wbpapd_scale_window_len_pow_SHIFT(rev))
#define ACPHY_wbcal_ctl_1A0_wbcal_corr_stop_lo0_SHIFT(rev)         0
#define ACPHY_wbcal_ctl_1A0_wbcal_corr_stop_lo0_MASK(rev)          (0xffff << ACPHY_wbcal_ctl_1A0_wbcal_corr_stop_lo0_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_1C0 */
#define ACPHY_wbcal_ctl_1C0(rev)                     (ACREV_GE(rev,40) ? 0x16cc : (ACREV_GE(rev,36) ? 0xc2c : (ACREV_GE(rev,33) ? 0x16cc : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc2c : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_1C0_wbcomp_ref_dB_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_1C0_wbcomp_ref_dB_MASK(rev)  (0x7fff << ACPHY_wbcal_ctl_1C0_wbcomp_ref_dB_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_1D0 */
#define ACPHY_wbcal_ctl_1D0(rev)                            (ACREV_GE(rev,40) ? 0x16cd : (ACREV_GE(rev,36) ? 0xc2d : (ACREV_GE(rev,33) ? 0x16cd : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc2d : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_1D0_wbcomp_lutstep_dB_lo_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_1D0_wbcomp_lutstep_dB_lo_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_1D0_wbcomp_lutstep_dB_lo_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_1E0 */
#define ACPHY_wbcal_ctl_1E0(rev)                            (ACREV_GE(rev,40) ? 0x16ce : (ACREV_GE(rev,36) ? 0xc2e : (ACREV_GE(rev,33) ? 0x16ce : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc2e : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_1E0_wbcomp_lutstep_dB_hi_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_1E0_wbcomp_lutstep_dB_hi_MASK(rev)  (0x3 << ACPHY_wbcal_ctl_1E0_wbcomp_lutstep_dB_hi_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_1F0 */
#define ACPHY_wbcal_ctl_1F0(rev)                      (ACREV_GE(rev,40) ? 0x16cf : (ACREV_GE(rev,36) ? 0xc2f : (ACREV_GE(rev,33) ? 0x16cf : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc2f : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_1F0_wbcomp_LUT_LEN_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_1F0_wbcomp_LUT_LEN_MASK(rev)  (0xff << ACPHY_wbcal_ctl_1F0_wbcomp_LUT_LEN_SHIFT(rev))

/* Register ACPHY_chnsmStatus2 */
#define ACPHY_chnsmStatus2(rev)                            (ACREV_GE(rev,40) ? 0x2ac : (ACREV_GE(rev,36) ? 0xc3c : (ACREV_GE(rev,32) ? 0x2ac : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xc3c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x2ac : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xc3c : INVALID_ADDRESS)))))))))
#define ACPHY_chnsmStatus2_group_delay_location_SHIFT(rev) 0
#define ACPHY_chnsmStatus2_group_delay_location_MASK(rev)  (0xfff << ACPHY_chnsmStatus2_group_delay_location_SHIFT(rev))

/* Register ACPHY_chnsmStatus3 */
#define ACPHY_chnsmStatus3(rev)                   (ACREV_GE(rev,40) ? 0x2ad : (ACREV_GE(rev,36) ? 0xc3d : (ACREV_GE(rev,32) ? 0x2ad : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xc3d : INVALID_ADDRESS)))))
#define ACPHY_chnsmStatus3_gain_change_SHIFT(rev) 0
#define ACPHY_chnsmStatus3_gain_change_MASK(rev)  (0xff << ACPHY_chnsmStatus3_gain_change_SHIFT(rev))
#define ACPHY_chnsmStatus3_det_mode_SHIFT(rev)    8
#define ACPHY_chnsmStatus3_det_mode_MASK(rev)     (0xf << ACPHY_chnsmStatus3_det_mode_SHIFT(rev))

/* Register ACPHY_chnsmStatus4 */
#define ACPHY_chnsmStatus4(rev)                      (ACREV_GE(rev,40) ? 0x2ae : (ACREV_GE(rev,36) ? 0xc3e : (ACREV_GE(rev,32) ? 0x2ae : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xc3e : INVALID_ADDRESS)))))
#define ACPHY_chnsmStatus4_scale_term_SHIFT(rev)     0
#define ACPHY_chnsmStatus4_scale_term_MASK(rev)      (0x3f << ACPHY_chnsmStatus4_scale_term_SHIFT(rev))
#define ACPHY_chnsmStatus4_scale_term_exp_SHIFT(rev) 6
#define ACPHY_chnsmStatus4_scale_term_exp_MASK(rev)  (ACREV_GE(rev,40) ? (0xff << ACPHY_chnsmStatus4_scale_term_exp_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x1f << ACPHY_chnsmStatus4_scale_term_exp_SHIFT(rev)) : (ACREV_GE(rev,33) ? (0xff << ACPHY_chnsmStatus4_scale_term_exp_SHIFT(rev)) : (0x1f << ACPHY_chnsmStatus4_scale_term_exp_SHIFT(rev)))))

/* Register ACPHY_et_fdf_f0_00 */
#define ACPHY_et_fdf_f0_00(rev)                (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc50 : INVALID_ADDRESS))
#define ACPHY_et_fdf_f0_00_fdf_f0_0_SHIFT(rev) 0
#define ACPHY_et_fdf_f0_00_fdf_f0_0_MASK(rev)  (0x1fff << ACPHY_et_fdf_f0_00_fdf_f0_0_SHIFT(rev))

/* Register ACPHY_et_fdf_f0_10 */
#define ACPHY_et_fdf_f0_10(rev)                (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc51 : INVALID_ADDRESS))
#define ACPHY_et_fdf_f0_10_fdf_f0_1_SHIFT(rev) 0
#define ACPHY_et_fdf_f0_10_fdf_f0_1_MASK(rev)  (0x1fff << ACPHY_et_fdf_f0_10_fdf_f0_1_SHIFT(rev))

/* Register ACPHY_et_fdf_f0_20 */
#define ACPHY_et_fdf_f0_20(rev)                (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc52 : INVALID_ADDRESS))
#define ACPHY_et_fdf_f0_20_fdf_f0_2_SHIFT(rev) 0
#define ACPHY_et_fdf_f0_20_fdf_f0_2_MASK(rev)  (0x1fff << ACPHY_et_fdf_f0_20_fdf_f0_2_SHIFT(rev))

/* Register ACPHY_et_fdf_f0_30 */
#define ACPHY_et_fdf_f0_30(rev)                (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc53 : INVALID_ADDRESS))
#define ACPHY_et_fdf_f0_30_fdf_f0_3_SHIFT(rev) 0
#define ACPHY_et_fdf_f0_30_fdf_f0_3_MASK(rev)  (0x1fff << ACPHY_et_fdf_f0_30_fdf_f0_3_SHIFT(rev))

/* Register ACPHY_et_fdf_f0_40 */
#define ACPHY_et_fdf_f0_40(rev)                (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc54 : INVALID_ADDRESS))
#define ACPHY_et_fdf_f0_40_fdf_f0_4_SHIFT(rev) 0
#define ACPHY_et_fdf_f0_40_fdf_f0_4_MASK(rev)  (0x1fff << ACPHY_et_fdf_f0_40_fdf_f0_4_SHIFT(rev))

/* Register ACPHY_et_fdf_f0_50 */
#define ACPHY_et_fdf_f0_50(rev)                (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc55 : INVALID_ADDRESS))
#define ACPHY_et_fdf_f0_50_fdf_f0_5_SHIFT(rev) 0
#define ACPHY_et_fdf_f0_50_fdf_f0_5_MASK(rev)  (0x1fff << ACPHY_et_fdf_f0_50_fdf_f0_5_SHIFT(rev))

/* Register ACPHY_et_fdf_f1_00 */
#define ACPHY_et_fdf_f1_00(rev)                (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc56 : INVALID_ADDRESS))
#define ACPHY_et_fdf_f1_00_fdf_f1_0_SHIFT(rev) 0
#define ACPHY_et_fdf_f1_00_fdf_f1_0_MASK(rev)  (0x1fff << ACPHY_et_fdf_f1_00_fdf_f1_0_SHIFT(rev))

/* Register ACPHY_et_fdf_f1_10 */
#define ACPHY_et_fdf_f1_10(rev)                (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc57 : INVALID_ADDRESS))
#define ACPHY_et_fdf_f1_10_fdf_f1_1_SHIFT(rev) 0
#define ACPHY_et_fdf_f1_10_fdf_f1_1_MASK(rev)  (0x1fff << ACPHY_et_fdf_f1_10_fdf_f1_1_SHIFT(rev))

/* Register ACPHY_et_fdf_f1_20 */
#define ACPHY_et_fdf_f1_20(rev)                (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc58 : INVALID_ADDRESS))
#define ACPHY_et_fdf_f1_20_fdf_f1_2_SHIFT(rev) 0
#define ACPHY_et_fdf_f1_20_fdf_f1_2_MASK(rev)  (0x1fff << ACPHY_et_fdf_f1_20_fdf_f1_2_SHIFT(rev))

/* Register ACPHY_et_fdf_f1_30 */
#define ACPHY_et_fdf_f1_30(rev)                (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc59 : INVALID_ADDRESS))
#define ACPHY_et_fdf_f1_30_fdf_f1_3_SHIFT(rev) 0
#define ACPHY_et_fdf_f1_30_fdf_f1_3_MASK(rev)  (0x1fff << ACPHY_et_fdf_f1_30_fdf_f1_3_SHIFT(rev))

/* Register ACPHY_et_fdf_f1_40 */
#define ACPHY_et_fdf_f1_40(rev)                (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc5a : INVALID_ADDRESS))
#define ACPHY_et_fdf_f1_40_fdf_f1_4_SHIFT(rev) 0
#define ACPHY_et_fdf_f1_40_fdf_f1_4_MASK(rev)  (0x1fff << ACPHY_et_fdf_f1_40_fdf_f1_4_SHIFT(rev))

/* Register ACPHY_et_fdf_f1_50 */
#define ACPHY_et_fdf_f1_50(rev)                (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc5b : INVALID_ADDRESS))
#define ACPHY_et_fdf_f1_50_fdf_f1_5_SHIFT(rev) 0
#define ACPHY_et_fdf_f1_50_fdf_f1_5_MASK(rev)  (0x1fff << ACPHY_et_fdf_f1_50_fdf_f1_5_SHIFT(rev))

/* Register ACPHY_et_fdf_f2_00 */
#define ACPHY_et_fdf_f2_00(rev)                (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc5c : INVALID_ADDRESS))
#define ACPHY_et_fdf_f2_00_fdf_f2_0_SHIFT(rev) 0
#define ACPHY_et_fdf_f2_00_fdf_f2_0_MASK(rev)  (0x1fff << ACPHY_et_fdf_f2_00_fdf_f2_0_SHIFT(rev))

/* Register ACPHY_et_fdf_f2_10 */
#define ACPHY_et_fdf_f2_10(rev)                (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc5d : INVALID_ADDRESS))
#define ACPHY_et_fdf_f2_10_fdf_f2_1_SHIFT(rev) 0
#define ACPHY_et_fdf_f2_10_fdf_f2_1_MASK(rev)  (0x1fff << ACPHY_et_fdf_f2_10_fdf_f2_1_SHIFT(rev))

/* Register ACPHY_et_fdf_f2_20 */
#define ACPHY_et_fdf_f2_20(rev)                (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc5e : INVALID_ADDRESS))
#define ACPHY_et_fdf_f2_20_fdf_f2_2_SHIFT(rev) 0
#define ACPHY_et_fdf_f2_20_fdf_f2_2_MASK(rev)  (0x1fff << ACPHY_et_fdf_f2_20_fdf_f2_2_SHIFT(rev))

/* Register ACPHY_et_fdf_f2_30 */
#define ACPHY_et_fdf_f2_30(rev)                (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc5f : INVALID_ADDRESS))
#define ACPHY_et_fdf_f2_30_fdf_f2_3_SHIFT(rev) 0
#define ACPHY_et_fdf_f2_30_fdf_f2_3_MASK(rev)  (0x1fff << ACPHY_et_fdf_f2_30_fdf_f2_3_SHIFT(rev))

/* Register ACPHY_et_fdf_f2_40 */
#define ACPHY_et_fdf_f2_40(rev)                (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc60 : INVALID_ADDRESS))
#define ACPHY_et_fdf_f2_40_fdf_f2_4_SHIFT(rev) 0
#define ACPHY_et_fdf_f2_40_fdf_f2_4_MASK(rev)  (0x1fff << ACPHY_et_fdf_f2_40_fdf_f2_4_SHIFT(rev))

/* Register ACPHY_et_fdf_f2_50 */
#define ACPHY_et_fdf_f2_50(rev)                (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc61 : INVALID_ADDRESS))
#define ACPHY_et_fdf_f2_50_fdf_f2_5_SHIFT(rev) 0
#define ACPHY_et_fdf_f2_50_fdf_f2_5_MASK(rev)  (0x1fff << ACPHY_et_fdf_f2_50_fdf_f2_5_SHIFT(rev))

/* Register ACPHY_V00 */
#define ACPHY_V00(rev)          (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc62 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc62 : INVALID_ADDRESS))))
#define ACPHY_V00_V0_SHIFT(rev) 0
#define ACPHY_V00_V0_MASK(rev)  (0x1fff << ACPHY_V00_V0_SHIFT(rev))

/* Register ACPHY_log_step0 */
#define ACPHY_log_step0(rev)                (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc63 : INVALID_ADDRESS))
#define ACPHY_log_step0_lut_step_SHIFT(rev) 0
#define ACPHY_log_step0_lut_step_MASK(rev)  (0xfff << ACPHY_log_step0_lut_step_SHIFT(rev))

/* Register ACPHY_et_en0 */
#define ACPHY_et_en0(rev)                    (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc64 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc64 : INVALID_ADDRESS))))
#define ACPHY_et_en0_et_en_SHIFT(rev)        0
#define ACPHY_et_en0_et_en_MASK(rev)         (0x1 << ACPHY_et_en0_et_en_SHIFT(rev))
#define ACPHY_et_en0_et_input_mux_SHIFT(rev) 15
#define ACPHY_et_en0_et_input_mux_MASK(rev)  (0x1 << ACPHY_et_en0_et_input_mux_SHIFT(rev))

/* Register ACPHY_et_delay_offset0 */
#define ACPHY_et_delay_offset0(rev)                            (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc65 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc65 : INVALID_ADDRESS))))
#define ACPHY_et_delay_offset0_et_delay_offset_SHIFT(rev)      0
#define ACPHY_et_delay_offset0_et_delay_offset_MASK(rev)       (0x3f << ACPHY_et_delay_offset0_et_delay_offset_SHIFT(rev))
#define ACPHY_et_delay_offset0_et_delay_offset_en_SHIFT(rev)   7
#define ACPHY_et_delay_offset0_et_delay_offset_en_MASK(rev)    (0x1 << ACPHY_et_delay_offset0_et_delay_offset_en_SHIFT(rev))
#define ACPHY_et_delay_offset0_comp_delay_offset_SHIFT(rev)    8
#define ACPHY_et_delay_offset0_comp_delay_offset_MASK(rev)     (0x3f << ACPHY_et_delay_offset0_comp_delay_offset_SHIFT(rev))
#define ACPHY_et_delay_offset0_comp_delay_offset_en_SHIFT(rev) 15
#define ACPHY_et_delay_offset0_comp_delay_offset_en_MASK(rev)  (0x1 << ACPHY_et_delay_offset0_comp_delay_offset_en_SHIFT(rev))

/* Register ACPHY_fdf_delay0 */
#define ACPHY_fdf_delay0(rev)                 (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc66 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc66 : INVALID_ADDRESS))))
#define ACPHY_fdf_delay0_fdf_delay_SHIFT(rev) 0
#define ACPHY_fdf_delay0_fdf_delay_MASK(rev)  (0x3ff << ACPHY_fdf_delay0_fdf_delay_SHIFT(rev))

/* Register ACPHY_cordicscl0 */
#define ACPHY_cordicscl0(rev)                 (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc67 : INVALID_ADDRESS))
#define ACPHY_cordicscl0_cordicscl_SHIFT(rev) 0
#define ACPHY_cordicscl0_cordicscl_MASK(rev)  (0x1ff << ACPHY_cordicscl0_cordicscl_SHIFT(rev))

/* Register ACPHY_rf_pwr_cnvr_fctr0 */
#define ACPHY_rf_pwr_cnvr_fctr0(rev)                        (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc68 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc68 : INVALID_ADDRESS))))
#define ACPHY_rf_pwr_cnvr_fctr0_rf_pwr_cnvr_fctr_SHIFT(rev) 0
#define ACPHY_rf_pwr_cnvr_fctr0_rf_pwr_cnvr_fctr_MASK(rev)  (0x3f << ACPHY_rf_pwr_cnvr_fctr0_rf_pwr_cnvr_fctr_SHIFT(rev))

/* Register ACPHY_rf_pwr_ovrd0 */
#define ACPHY_rf_pwr_ovrd0(rev)                         (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc69 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc69 : INVALID_ADDRESS))))
#define ACPHY_rf_pwr_ovrd0_rf_pwr_ovrd_SHIFT(rev)       15
#define ACPHY_rf_pwr_ovrd0_rf_pwr_ovrd_MASK(rev)        (0x1 << ACPHY_rf_pwr_ovrd0_rf_pwr_ovrd_SHIFT(rev))
#define ACPHY_rf_pwr_ovrd0_rf_pwr_ovrd_value_SHIFT(rev) 0
#define ACPHY_rf_pwr_ovrd0_rf_pwr_ovrd_value_MASK(rev)  (0x1ff << ACPHY_rf_pwr_ovrd0_rf_pwr_ovrd_value_SHIFT(rev))

/* Register ACPHY_ref_ovrd0 */
#define ACPHY_ref_ovrd0(rev)                      (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc6a : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc6a : INVALID_ADDRESS))))
#define ACPHY_ref_ovrd0_ref_ovrd_SHIFT(rev)       15
#define ACPHY_ref_ovrd0_ref_ovrd_MASK(rev)        (0x1 << ACPHY_ref_ovrd0_ref_ovrd_SHIFT(rev))
#define ACPHY_ref_ovrd0_ref_ovrd_value_SHIFT(rev) 0
#define ACPHY_ref_ovrd0_ref_ovrd_value_MASK(rev)  (0x1fff << ACPHY_ref_ovrd0_ref_ovrd_value_SHIFT(rev))

/* Register ACPHY_et_output_mux0 */
#define ACPHY_et_output_mux0(rev)                     (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc6b : INVALID_ADDRESS))
#define ACPHY_et_output_mux0_et_output_mux_SHIFT(rev) 0
#define ACPHY_et_output_mux0_et_output_mux_MASK(rev)  (0x3 << ACPHY_et_output_mux0_et_output_mux_SHIFT(rev))
#define ACPHY_et_output_mux0_et_swap_ab_SHIFT(rev)    15
#define ACPHY_et_output_mux0_et_swap_ab_MASK(rev)     (0x1 << ACPHY_et_output_mux0_et_swap_ab_SHIFT(rev))

/* Register ACPHY_et_output_format0 */
#define ACPHY_et_output_format0(rev)                        (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc6c : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc6c : INVALID_ADDRESS))))
#define ACPHY_et_output_format0_et_output_format_SHIFT(rev) 0
#define ACPHY_et_output_format0_et_output_format_MASK(rev)  (0x3 << ACPHY_et_output_format0_et_output_format_SHIFT(rev))

/* Register ACPHY_sarAfeCompCtrl0 */
#define ACPHY_sarAfeCompCtrl0(rev)                          (ACREV_GE(rev,40) ? 0x16a0 : (ACREV_GE(rev,36) ? 0xc70 : (ACREV_GE(rev,33) ? 0x16a0 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc70 : INVALID_ADDRESS)))))
#define ACPHY_sarAfeCompCtrl0_sarAfeCompMode_SHIFT(rev)     0
#define ACPHY_sarAfeCompCtrl0_sarAfeCompMode_MASK(rev)      (0x1 << ACPHY_sarAfeCompCtrl0_sarAfeCompMode_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl0_sarAfePathSel_SHIFT(rev)      1
#define ACPHY_sarAfeCompCtrl0_sarAfePathSel_MASK(rev)       (0x1 << ACPHY_sarAfeCompCtrl0_sarAfePathSel_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl0_sarAfeAddDelay_i_SHIFT(rev)   2
#define ACPHY_sarAfeCompCtrl0_sarAfeAddDelay_i_MASK(rev)    (0x1 << ACPHY_sarAfeCompCtrl0_sarAfeAddDelay_i_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl0_sarAfeAddDelay_q_SHIFT(rev)   3
#define ACPHY_sarAfeCompCtrl0_sarAfeAddDelay_q_MASK(rev)    (0x1 << ACPHY_sarAfeCompCtrl0_sarAfeAddDelay_q_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl0_sarAfeCompSel_i_SHIFT(rev)    4
#define ACPHY_sarAfeCompCtrl0_sarAfeCompSel_i_MASK(rev)     (0x1 << ACPHY_sarAfeCompCtrl0_sarAfeCompSel_i_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl0_sarAfeCompSel_q_SHIFT(rev)    5
#define ACPHY_sarAfeCompCtrl0_sarAfeCompSel_q_MASK(rev)     (0x1 << ACPHY_sarAfeCompCtrl0_sarAfeCompSel_q_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl0_sarAfeCompSel_ovr_SHIFT(rev)  6
#define ACPHY_sarAfeCompCtrl0_sarAfeCompSel_ovr_MASK(rev)   (0x1 << ACPHY_sarAfeCompCtrl0_sarAfeCompSel_ovr_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl0_sarAfeCompDc0_ovr_SHIFT(rev)  7
#define ACPHY_sarAfeCompCtrl0_sarAfeCompDc0_ovr_MASK(rev)   (0x1 << ACPHY_sarAfeCompCtrl0_sarAfeCompDc0_ovr_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl0_sarAfeCompDc1_ovr_SHIFT(rev)  8
#define ACPHY_sarAfeCompCtrl0_sarAfeCompDc1_ovr_MASK(rev)   (0x1 << ACPHY_sarAfeCompCtrl0_sarAfeCompDc1_ovr_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl0_sarAfeCompGain_ovr_SHIFT(rev) 9
#define ACPHY_sarAfeCompCtrl0_sarAfeCompGain_ovr_MASK(rev)  (0x1 << ACPHY_sarAfeCompCtrl0_sarAfeCompGain_ovr_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl0_sarAfePhaseSel_SHIFT(rev)     10
#define ACPHY_sarAfeCompCtrl0_sarAfePhaseSel_MASK(rev)      (0x1 << ACPHY_sarAfeCompCtrl0_sarAfePhaseSel_SHIFT(rev))

/* Register ACPHY_sarAfeCompGainIOvrVal0 */
#define ACPHY_sarAfeCompGainIOvrVal0(rev)                          (ACREV_GE(rev,40) ? 0x16a1 : (ACREV_GE(rev,36) ? 0xc71 : (ACREV_GE(rev,33) ? 0x16a1 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc71 : INVALID_ADDRESS)))))
#define ACPHY_sarAfeCompGainIOvrVal0_sarAfeCompGainIVal_SHIFT(rev) 0
#define ACPHY_sarAfeCompGainIOvrVal0_sarAfeCompGainIVal_MASK(rev)  (0xffff << ACPHY_sarAfeCompGainIOvrVal0_sarAfeCompGainIVal_SHIFT(rev))

/* Register ACPHY_sarAfeCompGainQOvrVal0 */
#define ACPHY_sarAfeCompGainQOvrVal0(rev)                          (ACREV_GE(rev,40) ? 0x16a2 : (ACREV_GE(rev,36) ? 0xc72 : (ACREV_GE(rev,33) ? 0x16a2 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc72 : INVALID_ADDRESS)))))
#define ACPHY_sarAfeCompGainQOvrVal0_sarAfeCompGainQVal_SHIFT(rev) 0
#define ACPHY_sarAfeCompGainQOvrVal0_sarAfeCompGainQVal_MASK(rev)  (0xffff << ACPHY_sarAfeCompGainQOvrVal0_sarAfeCompGainQVal_SHIFT(rev))

/* Register ACPHY_sarAfeCompDC0IOvrVal0 */
#define ACPHY_sarAfeCompDC0IOvrVal0(rev)                         (ACREV_GE(rev,40) ? 0x16a3 : (ACREV_GE(rev,36) ? 0xc73 : (ACREV_GE(rev,33) ? 0x16a3 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc73 : INVALID_ADDRESS)))))
#define ACPHY_sarAfeCompDC0IOvrVal0_sarAfeCompDC0IVal_SHIFT(rev) 0
#define ACPHY_sarAfeCompDC0IOvrVal0_sarAfeCompDC0IVal_MASK(rev)  (0x1fff << ACPHY_sarAfeCompDC0IOvrVal0_sarAfeCompDC0IVal_SHIFT(rev))

/* Register ACPHY_sarAfeCompDC0QOvrVal0 */
#define ACPHY_sarAfeCompDC0QOvrVal0(rev)                         (ACREV_GE(rev,40) ? 0x16a4 : (ACREV_GE(rev,36) ? 0xc74 : (ACREV_GE(rev,33) ? 0x16a4 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc74 : INVALID_ADDRESS)))))
#define ACPHY_sarAfeCompDC0QOvrVal0_sarAfeCompDC0QVal_SHIFT(rev) 0
#define ACPHY_sarAfeCompDC0QOvrVal0_sarAfeCompDC0QVal_MASK(rev)  (0x1fff << ACPHY_sarAfeCompDC0QOvrVal0_sarAfeCompDC0QVal_SHIFT(rev))

/* Register ACPHY_sarAfeCompDC1IOvrVal0 */
#define ACPHY_sarAfeCompDC1IOvrVal0(rev)                         (ACREV_GE(rev,40) ? 0x16a5 : (ACREV_GE(rev,36) ? 0xc75 : (ACREV_GE(rev,33) ? 0x16a5 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc75 : INVALID_ADDRESS)))))
#define ACPHY_sarAfeCompDC1IOvrVal0_sarAfeCompDC1IVal_SHIFT(rev) 0
#define ACPHY_sarAfeCompDC1IOvrVal0_sarAfeCompDC1IVal_MASK(rev)  (0x1fff << ACPHY_sarAfeCompDC1IOvrVal0_sarAfeCompDC1IVal_SHIFT(rev))

/* Register ACPHY_sarAfeCompDC1QOvrVal0 */
#define ACPHY_sarAfeCompDC1QOvrVal0(rev)                         (ACREV_GE(rev,40) ? 0x16a6 : (ACREV_GE(rev,36) ? 0xc76 : (ACREV_GE(rev,33) ? 0x16a6 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc76 : INVALID_ADDRESS)))))
#define ACPHY_sarAfeCompDC1QOvrVal0_sarAfeCompDC1QVal_SHIFT(rev) 0
#define ACPHY_sarAfeCompDC1QOvrVal0_sarAfeCompDC1QVal_MASK(rev)  (0x1fff << ACPHY_sarAfeCompDC1QOvrVal0_sarAfeCompDC1QVal_SHIFT(rev))

/* Register ACPHY_AfeCalConfig0 */
#define ACPHY_AfeCalConfig0(rev)                           (ACREV_GE(rev,40) ? 0x16a7 : (ACREV_GE(rev,36) ? 0xc77 : (ACREV_GE(rev,33) ? 0x16a7 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc77 : INVALID_ADDRESS)))))
#define ACPHY_AfeCalConfig0_start_cal_SHIFT(rev)           0
#define ACPHY_AfeCalConfig0_start_cal_MASK(rev)            (0x1 << ACPHY_AfeCalConfig0_start_cal_SHIFT(rev))
#define ACPHY_AfeCalConfig0_adc_cal_en_SHIFT(rev)          1
#define ACPHY_AfeCalConfig0_adc_cal_en_MASK(rev)           (0x1 << ACPHY_AfeCalConfig0_adc_cal_en_SHIFT(rev))
#define ACPHY_AfeCalConfig0_adc_cal_acc_cnt_SHIFT(rev)     2
#define ACPHY_AfeCalConfig0_adc_cal_acc_cnt_MASK(rev)      (0x7 << ACPHY_AfeCalConfig0_adc_cal_acc_cnt_SHIFT(rev))
#define ACPHY_AfeCalConfig0_adc_cal_settle_time_SHIFT(rev) 5
#define ACPHY_AfeCalConfig0_adc_cal_settle_time_MASK(rev)  (0xff << ACPHY_AfeCalConfig0_adc_cal_settle_time_SHIFT(rev))
#define ACPHY_AfeCalConfig0_adc_cal_iq_sel_SHIFT(rev)      13
#define ACPHY_AfeCalConfig0_adc_cal_iq_sel_MASK(rev)       (0x1 << ACPHY_AfeCalConfig0_adc_cal_iq_sel_SHIFT(rev))
#define ACPHY_AfeCalConfig0_adc_cal_comp_flip_SHIFT(rev)   14
#define ACPHY_AfeCalConfig0_adc_cal_comp_flip_MASK(rev)    (0x1 << ACPHY_AfeCalConfig0_adc_cal_comp_flip_SHIFT(rev))

/* Register ACPHY_AfeCalConfig */
#define ACPHY_AfeCalConfig(rev)                           (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc77 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc77 : INVALID_ADDRESS))))
#define ACPHY_AfeCalConfig_start_cal_SHIFT(rev)           0
#define ACPHY_AfeCalConfig_start_cal_MASK(rev)            (0x1 << ACPHY_AfeCalConfig_start_cal_SHIFT(rev))
#define ACPHY_AfeCalConfig_adc_cal_en_SHIFT(rev)          1
#define ACPHY_AfeCalConfig_adc_cal_en_MASK(rev)           (0x1 << ACPHY_AfeCalConfig_adc_cal_en_SHIFT(rev))
#define ACPHY_AfeCalConfig_adc_cal_acc_cnt_SHIFT(rev)     2
#define ACPHY_AfeCalConfig_adc_cal_acc_cnt_MASK(rev)      (0x7 << ACPHY_AfeCalConfig_adc_cal_acc_cnt_SHIFT(rev))
#define ACPHY_AfeCalConfig_adc_cal_settle_time_SHIFT(rev) 5
#define ACPHY_AfeCalConfig_adc_cal_settle_time_MASK(rev)  (0xff << ACPHY_AfeCalConfig_adc_cal_settle_time_SHIFT(rev))
#define ACPHY_AfeCalConfig_adc_cal_iq_sel_SHIFT(rev)      13
#define ACPHY_AfeCalConfig_adc_cal_iq_sel_MASK(rev)       (0x1 << ACPHY_AfeCalConfig_adc_cal_iq_sel_SHIFT(rev))
#define ACPHY_AfeCalConfig_adc_cal_comp_flip_SHIFT(rev)   14
#define ACPHY_AfeCalConfig_adc_cal_comp_flip_MASK(rev)    (0x1 << ACPHY_AfeCalConfig_adc_cal_comp_flip_SHIFT(rev))

/* Register ACPHY_AfeCalConfig2 */
#define ACPHY_AfeCalConfig2(rev)                           (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc78 : (ACREV_GE(rev,33) ? 0x1aa7 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc78 : INVALID_ADDRESS)))))
#define ACPHY_AfeCalConfig2_a_gain_SHIFT(rev)              0
#define ACPHY_AfeCalConfig2_a_gain_MASK(rev)               (0xffff << ACPHY_AfeCalConfig2_a_gain_SHIFT(rev))
#define ACPHY_AfeCalConfig2_start_cal_SHIFT(rev)           0
#define ACPHY_AfeCalConfig2_start_cal_MASK(rev)            (0x1 << ACPHY_AfeCalConfig2_start_cal_SHIFT(rev))
#define ACPHY_AfeCalConfig2_adc_cal_en_SHIFT(rev)          1
#define ACPHY_AfeCalConfig2_adc_cal_en_MASK(rev)           (0x1 << ACPHY_AfeCalConfig2_adc_cal_en_SHIFT(rev))
#define ACPHY_AfeCalConfig2_adc_cal_acc_cnt_SHIFT(rev)     2
#define ACPHY_AfeCalConfig2_adc_cal_acc_cnt_MASK(rev)      (0x7 << ACPHY_AfeCalConfig2_adc_cal_acc_cnt_SHIFT(rev))
#define ACPHY_AfeCalConfig2_adc_cal_settle_time_SHIFT(rev) 5
#define ACPHY_AfeCalConfig2_adc_cal_settle_time_MASK(rev)  (0xff << ACPHY_AfeCalConfig2_adc_cal_settle_time_SHIFT(rev))
#define ACPHY_AfeCalConfig2_adc_cal_iq_sel_SHIFT(rev)      13
#define ACPHY_AfeCalConfig2_adc_cal_iq_sel_MASK(rev)       (0x1 << ACPHY_AfeCalConfig2_adc_cal_iq_sel_SHIFT(rev))
#define ACPHY_AfeCalConfig2_adc_cal_comp_flip_SHIFT(rev)   14
#define ACPHY_AfeCalConfig2_adc_cal_comp_flip_MASK(rev)    (0x1 << ACPHY_AfeCalConfig2_adc_cal_comp_flip_SHIFT(rev))

/* Register ACPHY_AfeCalConfig20 */
#define ACPHY_AfeCalConfig20(rev)              (ACREV_GE(rev,40) ? 0x16a8 : (ACREV_GE(rev,36) ? 0xc78 : (ACREV_GE(rev,33) ? 0x16a8 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc78 : INVALID_ADDRESS)))))
#define ACPHY_AfeCalConfig20_a_gain_SHIFT(rev) 0
#define ACPHY_AfeCalConfig20_a_gain_MASK(rev)  (0xffff << ACPHY_AfeCalConfig20_a_gain_SHIFT(rev))

/* Register ACPHY_AfeCalConfig3 */
#define ACPHY_AfeCalConfig3(rev)                           (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc79 : (ACREV_GE(rev,33) ? 0x1ca7 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc79 : INVALID_ADDRESS)))))
#define ACPHY_AfeCalConfig3_adc_cal_mu0_SHIFT(rev)         0
#define ACPHY_AfeCalConfig3_adc_cal_mu0_MASK(rev)          (0x1fff << ACPHY_AfeCalConfig3_adc_cal_mu0_SHIFT(rev))
#define ACPHY_AfeCalConfig3_start_cal_SHIFT(rev)           0
#define ACPHY_AfeCalConfig3_start_cal_MASK(rev)            (0x1 << ACPHY_AfeCalConfig3_start_cal_SHIFT(rev))
#define ACPHY_AfeCalConfig3_adc_cal_en_SHIFT(rev)          1
#define ACPHY_AfeCalConfig3_adc_cal_en_MASK(rev)           (0x1 << ACPHY_AfeCalConfig3_adc_cal_en_SHIFT(rev))
#define ACPHY_AfeCalConfig3_adc_cal_acc_cnt_SHIFT(rev)     2
#define ACPHY_AfeCalConfig3_adc_cal_acc_cnt_MASK(rev)      (0x7 << ACPHY_AfeCalConfig3_adc_cal_acc_cnt_SHIFT(rev))
#define ACPHY_AfeCalConfig3_adc_cal_settle_time_SHIFT(rev) 5
#define ACPHY_AfeCalConfig3_adc_cal_settle_time_MASK(rev)  (0xff << ACPHY_AfeCalConfig3_adc_cal_settle_time_SHIFT(rev))
#define ACPHY_AfeCalConfig3_adc_cal_iq_sel_SHIFT(rev)      13
#define ACPHY_AfeCalConfig3_adc_cal_iq_sel_MASK(rev)       (0x1 << ACPHY_AfeCalConfig3_adc_cal_iq_sel_SHIFT(rev))
#define ACPHY_AfeCalConfig3_adc_cal_comp_flip_SHIFT(rev)   14
#define ACPHY_AfeCalConfig3_adc_cal_comp_flip_MASK(rev)    (0x1 << ACPHY_AfeCalConfig3_adc_cal_comp_flip_SHIFT(rev))

/* Register ACPHY_AfeCalConfig30 */
#define ACPHY_AfeCalConfig30(rev)                   (ACREV_GE(rev,40) ? 0x16a9 : (ACREV_GE(rev,36) ? 0xc79 : (ACREV_GE(rev,33) ? 0x16a9 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc79 : INVALID_ADDRESS)))))
#define ACPHY_AfeCalConfig30_adc_cal_mu0_SHIFT(rev) 0
#define ACPHY_AfeCalConfig30_adc_cal_mu0_MASK(rev)  (0x1fff << ACPHY_AfeCalConfig30_adc_cal_mu0_SHIFT(rev))

/* Register ACPHY_AfeCalConfig40 */
#define ACPHY_AfeCalConfig40(rev)                   (ACREV_GE(rev,40) ? 0x16b0 : (ACREV_GE(rev,36) ? 0xc80 : (ACREV_GE(rev,33) ? 0x16b0 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc80 : INVALID_ADDRESS)))))
#define ACPHY_AfeCalConfig40_adc_cal_mu1_SHIFT(rev) 0
#define ACPHY_AfeCalConfig40_adc_cal_mu1_MASK(rev)  (0x1fff << ACPHY_AfeCalConfig40_adc_cal_mu1_SHIFT(rev))

/* Register ACPHY_AfeCalConfig4 */
#define ACPHY_AfeCalConfig4(rev)                   (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc80 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc80 : INVALID_ADDRESS))))
#define ACPHY_AfeCalConfig4_adc_cal_mu1_SHIFT(rev) 0
#define ACPHY_AfeCalConfig4_adc_cal_mu1_MASK(rev)  (0x1fff << ACPHY_AfeCalConfig4_adc_cal_mu1_SHIFT(rev))

/* Register ACPHY_Core0clipGainCodeA_ilnaP */
#define ACPHY_Core0clipGainCodeA_ilnaP(rev)                                 (ACREV_GE(rev,40) ? 0x16b1 : (ACREV_GE(rev,36) ? 0xc81 : (ACREV_GE(rev,32) ? 0x79a : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc81 : INVALID_ADDRESS)))))
#define ACPHY_Core0clipGainCodeA_ilnaP_clip1mixergainIndex_ilnap_SHIFT(rev) 7
#define ACPHY_Core0clipGainCodeA_ilnaP_clip1mixergainIndex_ilnap_MASK(rev)  (0xf << ACPHY_Core0clipGainCodeA_ilnaP_clip1mixergainIndex_ilnap_SHIFT(rev))
#define ACPHY_Core0clipGainCodeA_ilnaP_clip1lna2Index_ilnap_SHIFT(rev)      4
#define ACPHY_Core0clipGainCodeA_ilnaP_clip1lna2Index_ilnap_MASK(rev)       (0x7 << ACPHY_Core0clipGainCodeA_ilnaP_clip1lna2Index_ilnap_SHIFT(rev))
#define ACPHY_Core0clipGainCodeA_ilnaP_clip1LnaIndex_ilnap_SHIFT(rev)       1
#define ACPHY_Core0clipGainCodeA_ilnaP_clip1LnaIndex_ilnap_MASK(rev)        (0x7 << ACPHY_Core0clipGainCodeA_ilnaP_clip1LnaIndex_ilnap_SHIFT(rev))
#define ACPHY_Core0clipGainCodeA_ilnaP_clip1extLnaIndex_ilnap_SHIFT(rev)    0
#define ACPHY_Core0clipGainCodeA_ilnaP_clip1extLnaIndex_ilnap_MASK(rev)     (0x1 << ACPHY_Core0clipGainCodeA_ilnaP_clip1extLnaIndex_ilnap_SHIFT(rev))

/* Register ACPHY_Core0clipGainCodeB_ilnaP */
#define ACPHY_Core0clipGainCodeB_ilnaP(rev)                               (ACREV_GE(rev,40) ? 0x16b2 : (ACREV_GE(rev,36) ? 0xc82 : (ACREV_GE(rev,32) ? 0x79b : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc82 : INVALID_ADDRESS)))))
#define ACPHY_Core0clipGainCodeB_ilnaP_clip1vgagainIndex_ilnap_SHIFT(rev) 12
#define ACPHY_Core0clipGainCodeB_ilnaP_clip1vgagainIndex_ilnap_MASK(rev)  (0xf << ACPHY_Core0clipGainCodeB_ilnaP_clip1vgagainIndex_ilnap_SHIFT(rev))
#define ACPHY_Core0clipGainCodeB_ilnaP_clip1BiQ1Index_ilnap_SHIFT(rev)    8
#define ACPHY_Core0clipGainCodeB_ilnaP_clip1BiQ1Index_ilnap_MASK(rev)     (0x7 << ACPHY_Core0clipGainCodeB_ilnaP_clip1BiQ1Index_ilnap_SHIFT(rev))
#define ACPHY_Core0clipGainCodeB_ilnaP_clip1BiQ0Index_ilnap_SHIFT(rev)    4
#define ACPHY_Core0clipGainCodeB_ilnaP_clip1BiQ0Index_ilnap_MASK(rev)     (0x7 << ACPHY_Core0clipGainCodeB_ilnaP_clip1BiQ0Index_ilnap_SHIFT(rev))
#define ACPHY_Core0clipGainCodeB_ilnaP_clip1TrTxIndex_ilnap_SHIFT(rev)    3
#define ACPHY_Core0clipGainCodeB_ilnaP_clip1TrTxIndex_ilnap_MASK(rev)     (0x1 << ACPHY_Core0clipGainCodeB_ilnaP_clip1TrTxIndex_ilnap_SHIFT(rev))
#define ACPHY_Core0clipGainCodeB_ilnaP_clip1TrRxIndex_ilnap_SHIFT(rev)    2
#define ACPHY_Core0clipGainCodeB_ilnaP_clip1TrRxIndex_ilnap_MASK(rev)     (0x1 << ACPHY_Core0clipGainCodeB_ilnaP_clip1TrRxIndex_ilnap_SHIFT(rev))
#define ACPHY_Core0clipGainCodeB_ilnaP_clip1Lna1Byp_ilnap_SHIFT(rev)      1
#define ACPHY_Core0clipGainCodeB_ilnaP_clip1Lna1Byp_ilnap_MASK(rev)       (0x1 << ACPHY_Core0clipGainCodeB_ilnaP_clip1Lna1Byp_ilnap_SHIFT(rev))

/* Register ACPHY_Core0clipGainilnaProtect */
#define ACPHY_Core0clipGainilnaProtect(rev)                               (ACREV_GE(rev,40) ? 0x16b3 : (ACREV_GE(rev,36) ? 0xc83 : (ACREV_GE(rev,32) ? 0x79c : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc83 : INVALID_ADDRESS)))))
#define ACPHY_Core0clipGainilnaProtect_ilnaProtectionMode_SHIFT(rev)      0
#define ACPHY_Core0clipGainilnaProtect_ilnaProtectionMode_MASK(rev)       (0x3 << ACPHY_Core0clipGainilnaProtect_ilnaProtectionMode_SHIFT(rev))
#define ACPHY_Core0clipGainilnaProtect_ilnaProtectionOffDlyVal_SHIFT(rev) 2
#define ACPHY_Core0clipGainilnaProtect_ilnaProtectionOffDlyVal_MASK(rev)  (0x3f << ACPHY_Core0clipGainilnaProtect_ilnaProtectionOffDlyVal_SHIFT(rev))

/* Register ACPHY_AfeCalConfig5 */
#define ACPHY_AfeCalConfig5(rev)                    (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc84 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc84 : INVALID_ADDRESS))))
#define ACPHY_AfeCalConfig5_adc_cal_p0_l_SHIFT(rev) 0
#define ACPHY_AfeCalConfig5_adc_cal_p0_l_MASK(rev)  (0xffff << ACPHY_AfeCalConfig5_adc_cal_p0_l_SHIFT(rev))

/* Register ACPHY_AfeCalConfig50 */
#define ACPHY_AfeCalConfig50(rev)                    (ACREV_GE(rev,40) ? 0x16b4 : (ACREV_GE(rev,36) ? 0xc84 : (ACREV_GE(rev,33) ? 0x16b4 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc84 : INVALID_ADDRESS)))))
#define ACPHY_AfeCalConfig50_adc_cal_p0_l_SHIFT(rev) 0
#define ACPHY_AfeCalConfig50_adc_cal_p0_l_MASK(rev)  (0xffff << ACPHY_AfeCalConfig50_adc_cal_p0_l_SHIFT(rev))

/* Register ACPHY_AfeCalConfig6 */
#define ACPHY_AfeCalConfig6(rev)                    (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc85 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc85 : INVALID_ADDRESS))))
#define ACPHY_AfeCalConfig6_adc_cal_p0_h_SHIFT(rev) 0
#define ACPHY_AfeCalConfig6_adc_cal_p0_h_MASK(rev)  (0xfff << ACPHY_AfeCalConfig6_adc_cal_p0_h_SHIFT(rev))

/* Register ACPHY_AfeCalConfig60 */
#define ACPHY_AfeCalConfig60(rev)                    (ACREV_GE(rev,40) ? 0x16b5 : (ACREV_GE(rev,36) ? 0xc85 : (ACREV_GE(rev,33) ? 0x16b5 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc85 : INVALID_ADDRESS)))))
#define ACPHY_AfeCalConfig60_adc_cal_p0_h_SHIFT(rev) 0
#define ACPHY_AfeCalConfig60_adc_cal_p0_h_MASK(rev)  (0xfff << ACPHY_AfeCalConfig60_adc_cal_p0_h_SHIFT(rev))

/* Register ACPHY_AfeCalConfig7 */
#define ACPHY_AfeCalConfig7(rev)                    (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc86 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc86 : INVALID_ADDRESS))))
#define ACPHY_AfeCalConfig7_adc_cal_p1_l_SHIFT(rev) 0
#define ACPHY_AfeCalConfig7_adc_cal_p1_l_MASK(rev)  (0xffff << ACPHY_AfeCalConfig7_adc_cal_p1_l_SHIFT(rev))

/* Register ACPHY_AfeCalConfig70 */
#define ACPHY_AfeCalConfig70(rev)                    (ACREV_GE(rev,40) ? 0x16b6 : (ACREV_GE(rev,36) ? 0xc86 : (ACREV_GE(rev,33) ? 0x16b6 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc86 : INVALID_ADDRESS)))))
#define ACPHY_AfeCalConfig70_adc_cal_p1_l_SHIFT(rev) 0
#define ACPHY_AfeCalConfig70_adc_cal_p1_l_MASK(rev)  (0xffff << ACPHY_AfeCalConfig70_adc_cal_p1_l_SHIFT(rev))

/* Register ACPHY_AfeCalConfig8 */
#define ACPHY_AfeCalConfig8(rev)                    (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc87 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc87 : INVALID_ADDRESS))))
#define ACPHY_AfeCalConfig8_adc_cal_p1_h_SHIFT(rev) 0
#define ACPHY_AfeCalConfig8_adc_cal_p1_h_MASK(rev)  (0xfff << ACPHY_AfeCalConfig8_adc_cal_p1_h_SHIFT(rev))

/* Register ACPHY_AfeCalConfig80 */
#define ACPHY_AfeCalConfig80(rev)                    (ACREV_GE(rev,40) ? 0x16b7 : (ACREV_GE(rev,36) ? 0xc87 : (ACREV_GE(rev,33) ? 0x16b7 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xc87 : INVALID_ADDRESS)))))
#define ACPHY_AfeCalConfig80_adc_cal_p1_h_SHIFT(rev) 0
#define ACPHY_AfeCalConfig80_adc_cal_p1_h_MASK(rev)  (0xfff << ACPHY_AfeCalConfig80_adc_cal_p1_h_SHIFT(rev))

/* Register ACPHY_rx_dc_loop_0 */
#define ACPHY_rx_dc_loop_0(rev)                                    (ACREV_GE(rev,40) ? 0x108d : (ACREV_GE(rev,36) ? 0xd1d : (ACREV_GE(rev,32) ? 0x108d : (ACREV_GE(rev,27) ? 0xd1d : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,20) ? 0xd1d : INVALID_ADDRESS))))))
#define ACPHY_rx_dc_loop_0_dcc_en_mit_updates_SHIFT(rev)           2
#define ACPHY_rx_dc_loop_0_dcc_en_mit_updates_MASK(rev)            (0x1 << ACPHY_rx_dc_loop_0_dcc_en_mit_updates_SHIFT(rev))
#define ACPHY_rx_dc_loop_0_dcc_mux_sel_SHIFT(rev)                  3
#define ACPHY_rx_dc_loop_0_dcc_mux_sel_MASK(rev)                   (0x3 << ACPHY_rx_dc_loop_0_dcc_mux_sel_SHIFT(rev))
#define ACPHY_rx_dc_loop_0_scale_init_en_SHIFT(rev)                0
#define ACPHY_rx_dc_loop_0_scale_init_en_MASK(rev)                 (0x1 << ACPHY_rx_dc_loop_0_scale_init_en_SHIFT(rev))
#define ACPHY_rx_dc_loop_0_idac_status_count_soft_reset_SHIFT(rev) 1
#define ACPHY_rx_dc_loop_0_idac_status_count_soft_reset_MASK(rev)  (0x1 << ACPHY_rx_dc_loop_0_idac_status_count_soft_reset_SHIFT(rev))

/* Register ACPHY_ldpc_encoder */
#define ACPHY_ldpc_encoder(rev)                                   (ACREV_GE(rev,40) ? 0x108e : (ACREV_GE(rev,36) ? 0xd1e : (ACREV_GE(rev,32) ? 0x108e : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd1e : INVALID_ADDRESS)))))
#define ACPHY_ldpc_encoder_extra_sym_en_SHIFT(rev)                0
#define ACPHY_ldpc_encoder_extra_sym_en_MASK(rev)                 (0x1 << ACPHY_ldpc_encoder_extra_sym_en_SHIFT(rev))
#define ACPHY_ldpc_encoder_strFifo_rp1_check_SHIFT(rev)           1
#define ACPHY_ldpc_encoder_strFifo_rp1_check_MASK(rev)            (0x1 << ACPHY_ldpc_encoder_strFifo_rp1_check_SHIFT(rev))
#define ACPHY_ldpc_encoder_strFifo_rp1_check_nonLdpc_SHIFT(rev)   2
#define ACPHY_ldpc_encoder_strFifo_rp1_check_nonLdpc_MASK(rev)    (0x1 << ACPHY_ldpc_encoder_strFifo_rp1_check_nonLdpc_SHIFT(rev))
#define ACPHY_ldpc_encoder_disable_80p80_1024fix_SHIFT(rev)       3
#define ACPHY_ldpc_encoder_disable_80p80_1024fix_MASK(rev)        (0x1 << ACPHY_ldpc_encoder_disable_80p80_1024fix_SHIFT(rev))
#define ACPHY_ldpc_encoder_disable_80p80_stbc_fec_fix_SHIFT(rev)  4
#define ACPHY_ldpc_encoder_disable_80p80_stbc_fec_fix_MASK(rev)   (0x1 << ACPHY_ldpc_encoder_disable_80p80_stbc_fec_fix_SHIFT(rev))
#define ACPHY_ldpc_encoder_disable_80p80_stbc_ldpc_fix_SHIFT(rev) 5
#define ACPHY_ldpc_encoder_disable_80p80_stbc_ldpc_fix_MASK(rev)  (0x1 << ACPHY_ldpc_encoder_disable_80p80_stbc_ldpc_fix_SHIFT(rev))

/* Register ACPHY_dac_override_i_b */
#define ACPHY_dac_override_i_b(rev)                        (ACREV_GE(rev,40) ? 0x1074 : (ACREV_GE(rev,36) ? 0xd1f : (ACREV_GE(rev,33) ? 0x1074 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xd1f : INVALID_ADDRESS)))))
#define ACPHY_dac_override_i_b_dac_override_i_b_SHIFT(rev) 0
#define ACPHY_dac_override_i_b_dac_override_i_b_MASK(rev)  (0xfff << ACPHY_dac_override_i_b_dac_override_i_b_SHIFT(rev))

/* Register ACPHY_clockblockregs */
#define ACPHY_clockblockregs(rev)                           (ACREV_GE(rev,40) ? 0x1093 : (ACREV_GE(rev,36) ? 0xd23 : (ACREV_GE(rev,32) ? 0x1093 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd23 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1093 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd23 : INVALID_ADDRESS)))))))))
#define ACPHY_clockblockregs_stall_stretch_value_SHIFT(rev) 0
#define ACPHY_clockblockregs_stall_stretch_value_MASK(rev)  (0x1 << ACPHY_clockblockregs_stall_stretch_value_SHIFT(rev))

/* Register ACPHY_spur_can_gc_lag_slms */
#define ACPHY_spur_can_gc_lag_slms(rev)                                (ACREV_GE(rev,40) ? 0x10c0 : (ACREV_GE(rev,36) ? 0xd50 : (ACREV_GE(rev,32) ? 0x10c0 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd50 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10c0 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd50 : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_gc_lag_slms_spur_can_gc_lag_min_slms_SHIFT(rev) 0
#define ACPHY_spur_can_gc_lag_slms_spur_can_gc_lag_min_slms_MASK(rev)  (0xff << ACPHY_spur_can_gc_lag_slms_spur_can_gc_lag_min_slms_SHIFT(rev))
#define ACPHY_spur_can_gc_lag_slms_spur_can_gc_lag_max_slms_SHIFT(rev) 8
#define ACPHY_spur_can_gc_lag_slms_spur_can_gc_lag_max_slms_MASK(rev)  (0xff << ACPHY_spur_can_gc_lag_slms_spur_can_gc_lag_max_slms_SHIFT(rev))

/* Register ACPHY_spur_can_boost_slms_params_1 */
#define ACPHY_spur_can_boost_slms_params_1(rev)                                (ACREV_GE(rev,40) ? 0x10c1 : (ACREV_GE(rev,36) ? 0xd51 : (ACREV_GE(rev,32) ? 0x10c1 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd51 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10c1 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd51 : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_boost_slms_params_1_spur_can_slms_boost_count_SHIFT(rev) 0
#define ACPHY_spur_can_boost_slms_params_1_spur_can_slms_boost_count_MASK(rev) (0x1f << ACPHY_spur_can_boost_slms_params_1_spur_can_slms_boost_count_SHIFT(rev))
#define ACPHY_spur_can_boost_slms_params_1_spur_can_slms_boost_duration_SHIFT(rev) 5
#define ACPHY_spur_can_boost_slms_params_1_spur_can_slms_boost_duration_MASK(rev) (0x3ff << ACPHY_spur_can_boost_slms_params_1_spur_can_slms_boost_duration_SHIFT(rev))

/* Register ACPHY_spur_can_boost_slms_params_2 */
#define ACPHY_spur_can_boost_slms_params_2(rev)                                (ACREV_GE(rev,40) ? 0x10c2 : (ACREV_GE(rev,36) ? 0xd52 : (ACREV_GE(rev,32) ? 0x10c2 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd52 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10c2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd52 : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_boost_slms_params_2_spur_can_slms_boost_delta_SHIFT(rev) 0
#define ACPHY_spur_can_boost_slms_params_2_spur_can_slms_boost_delta_MASK(rev) (0x1f << ACPHY_spur_can_boost_slms_params_2_spur_can_slms_boost_delta_SHIFT(rev))
#define ACPHY_spur_can_boost_slms_params_2_spur_can_slms_boost_log2_power_threshold_SHIFT(rev) 5
#define ACPHY_spur_can_boost_slms_params_2_spur_can_slms_boost_log2_power_threshold_MASK(rev) (0x7f << ACPHY_spur_can_boost_slms_params_2_spur_can_slms_boost_log2_power_threshold_SHIFT(rev))
#define ACPHY_spur_can_boost_slms_params_2_spur_can_slms_coast_en_SHIFT(rev)   12
#define ACPHY_spur_can_boost_slms_params_2_spur_can_slms_coast_en_MASK(rev)    (0x1 << ACPHY_spur_can_boost_slms_params_2_spur_can_slms_coast_en_SHIFT(rev))

/* Register ACPHY_spur_can_P_ns_min_slms */
#define ACPHY_spur_can_P_ns_min_slms(rev)                                    (ACREV_GE(rev,40) ? 0x10c3 : (ACREV_GE(rev,36) ? 0xd53 : (ACREV_GE(rev,32) ? 0x10c3 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd53 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10c3 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd53 : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_P_ns_min_slms_spur_can_P_ns_min_dbmhz_slms_SHIFT(rev) 0
#define ACPHY_spur_can_P_ns_min_slms_spur_can_P_ns_min_dbmhz_slms_MASK(rev)  (0x1ff << ACPHY_spur_can_P_ns_min_slms_spur_can_P_ns_min_dbmhz_slms_SHIFT(rev))

/* Register ACPHY_gpio_cross_sel0 */
#define ACPHY_gpio_cross_sel0(rev)                       (ACREV_GE(rev,40) ? 0x10c4 : (ACREV_GE(rev,36) ? 0xd54 : (ACREV_GE(rev,32) ? 0x10c4 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd54 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10c4 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd54 : INVALID_ADDRESS)))))))))
#define ACPHY_gpio_cross_sel0_gpio_cross_sel0_SHIFT(rev) 0
#define ACPHY_gpio_cross_sel0_gpio_cross_sel0_MASK(rev)  (0xffff << ACPHY_gpio_cross_sel0_gpio_cross_sel0_SHIFT(rev))

/* Register ACPHY_gpio_cross_sel1 */
#define ACPHY_gpio_cross_sel1(rev)                       (ACREV_GE(rev,40) ? 0x10c5 : (ACREV_GE(rev,36) ? 0xd55 : (ACREV_GE(rev,32) ? 0x10c5 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd55 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10c5 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd55 : INVALID_ADDRESS)))))))))
#define ACPHY_gpio_cross_sel1_gpio_cross_sel1_SHIFT(rev) 0
#define ACPHY_gpio_cross_sel1_gpio_cross_sel1_MASK(rev)  (0xffff << ACPHY_gpio_cross_sel1_gpio_cross_sel1_SHIFT(rev))

/* Register ACPHY_data_collect_crosscoresel0 */
#define ACPHY_data_collect_crosscoresel0(rev)                                  (ACREV_GE(rev,40) ? 0x10c6 : (ACREV_GE(rev,36) ? 0xd56 : (ACREV_GE(rev,32) ? 0x10c6 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd56 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10c6 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd56 : INVALID_ADDRESS)))))))))
#define ACPHY_data_collect_crosscoresel0_data_collect_crosscoresel0_SHIFT(rev) 0
#define ACPHY_data_collect_crosscoresel0_data_collect_crosscoresel0_MASK(rev)  (0xffff << ACPHY_data_collect_crosscoresel0_data_collect_crosscoresel0_SHIFT(rev))

/* Register ACPHY_data_collect_crosscoresel1 */
#define ACPHY_data_collect_crosscoresel1(rev)                                  (ACREV_GE(rev,40) ? 0x10c7 : (ACREV_GE(rev,36) ? 0xd57 : (ACREV_GE(rev,32) ? 0x10c7 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd57 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10c7 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd57 : INVALID_ADDRESS)))))))))
#define ACPHY_data_collect_crosscoresel1_data_collect_crosscoresel1_SHIFT(rev) 0
#define ACPHY_data_collect_crosscoresel1_data_collect_crosscoresel1_MASK(rev)  (0xffff << ACPHY_data_collect_crosscoresel1_data_collect_crosscoresel1_SHIFT(rev))

/* Register ACPHY_spur_can_fll_ctrl1 */
#define ACPHY_spur_can_fll_ctrl1(rev)                     (ACREV_GE(rev,40) ? 0x10c8 : (ACREV_GE(rev,36) ? 0xd58 : (ACREV_GE(rev,32) ? 0x10c8 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd58 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_fll_ctrl1_mu_threshold_SHIFT(rev)  0
#define ACPHY_spur_can_fll_ctrl1_mu_threshold_MASK(rev)   (0x7f << ACPHY_spur_can_fll_ctrl1_mu_threshold_SHIFT(rev))
#define ACPHY_spur_can_fll_ctrl1_damping_SHIFT(rev)       7
#define ACPHY_spur_can_fll_ctrl1_damping_MASK(rev)        (0x1f << ACPHY_spur_can_fll_ctrl1_damping_SHIFT(rev))
#define ACPHY_spur_can_fll_ctrl1_dphi_lpf_beta_SHIFT(rev) 12
#define ACPHY_spur_can_fll_ctrl1_dphi_lpf_beta_MASK(rev)  (0xf << ACPHY_spur_can_fll_ctrl1_dphi_lpf_beta_SHIFT(rev))

/* Register ACPHY_spur_can_fll_ctrl2 */
#define ACPHY_spur_can_fll_ctrl2(rev)                        (ACREV_GE(rev,40) ? 0x10c9 : (ACREV_GE(rev,36) ? 0xd59 : (ACREV_GE(rev,32) ? 0x10c9 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd59 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_fll_ctrl2_boost_skip_count_SHIFT(rev) 0
#define ACPHY_spur_can_fll_ctrl2_boost_skip_count_MASK(rev)  (0x3ff << ACPHY_spur_can_fll_ctrl2_boost_skip_count_SHIFT(rev))
#define ACPHY_spur_can_fll_ctrl2_lsb_trun_en_SHIFT(rev)      10
#define ACPHY_spur_can_fll_ctrl2_lsb_trun_en_MASK(rev)       (0x1 << ACPHY_spur_can_fll_ctrl2_lsb_trun_en_SHIFT(rev))

/* Register ACPHY_spur_can_fll_ctrl3 */
#define ACPHY_spur_can_fll_ctrl3(rev)                       (ACREV_GE(rev,40) ? 0x10ca : (ACREV_GE(rev,36) ? 0xd5a : (ACREV_GE(rev,32) ? 0x10ca : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd5a : INVALID_ADDRESS)))))
#define ACPHY_spur_can_fll_ctrl3_eex1_lpf_alpha_SHIFT(rev)  0
#define ACPHY_spur_can_fll_ctrl3_eex1_lpf_alpha_MASK(rev)   (0x7 << ACPHY_spur_can_fll_ctrl3_eex1_lpf_alpha_SHIFT(rev))
#define ACPHY_spur_can_fll_ctrl3_pi_Kp_SHIFT(rev)           3
#define ACPHY_spur_can_fll_ctrl3_pi_Kp_MASK(rev)            (0xf << ACPHY_spur_can_fll_ctrl3_pi_Kp_SHIFT(rev))
#define ACPHY_spur_can_fll_ctrl3_pi_Ki_SHIFT(rev)           7
#define ACPHY_spur_can_fll_ctrl3_pi_Ki_MASK(rev)            (0xf << ACPHY_spur_can_fll_ctrl3_pi_Ki_SHIFT(rev))
#define ACPHY_spur_can_fll_ctrl3_omega_lpf_gamma_SHIFT(rev) 11
#define ACPHY_spur_can_fll_ctrl3_omega_lpf_gamma_MASK(rev)  (0xf << ACPHY_spur_can_fll_ctrl3_omega_lpf_gamma_SHIFT(rev))

/* Register ACPHY_spur_can_fll_ctrl4 */
#define ACPHY_spur_can_fll_ctrl4(rev)                        (ACREV_GE(rev,40) ? 0x10cb : (ACREV_GE(rev,36) ? 0xd5b : (ACREV_GE(rev,32) ? 0x10cb : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd5b : INVALID_ADDRESS)))))
#define ACPHY_spur_can_fll_ctrl4_lock_omega_th_hi_SHIFT(rev) 0
#define ACPHY_spur_can_fll_ctrl4_lock_omega_th_hi_MASK(rev)  (0xffff << ACPHY_spur_can_fll_ctrl4_lock_omega_th_hi_SHIFT(rev))

/* Register ACPHY_spur_can_fll_ctrl5 */
#define ACPHY_spur_can_fll_ctrl5(rev)                        (ACREV_GE(rev,40) ? 0x10cc : (ACREV_GE(rev,36) ? 0xd5c : (ACREV_GE(rev,32) ? 0x10cc : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd5c : INVALID_ADDRESS)))))
#define ACPHY_spur_can_fll_ctrl5_lock_omega_th_lo_SHIFT(rev) 0
#define ACPHY_spur_can_fll_ctrl5_lock_omega_th_lo_MASK(rev)  (0xffff << ACPHY_spur_can_fll_ctrl5_lock_omega_th_lo_SHIFT(rev))

/* Register ACPHY_spur_can_fll_ctrl6 */
#define ACPHY_spur_can_fll_ctrl6(rev)                     (ACREV_GE(rev,40) ? 0x10cd : (ACREV_GE(rev,36) ? 0xd5d : (ACREV_GE(rev,32) ? 0x10cd : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd5d : INVALID_ADDRESS)))))
#define ACPHY_spur_can_fll_ctrl6_lock_count_th_SHIFT(rev) 0
#define ACPHY_spur_can_fll_ctrl6_lock_count_th_MASK(rev)  (0xffff << ACPHY_spur_can_fll_ctrl6_lock_count_th_SHIFT(rev))

/* Register ACPHY_spur_can_gc_lag_fll */
#define ACPHY_spur_can_gc_lag_fll(rev)                               (ACREV_GE(rev,40) ? 0x10ce : (ACREV_GE(rev,36) ? 0xd5e : (ACREV_GE(rev,32) ? 0x10ce : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd5e : INVALID_ADDRESS)))))
#define ACPHY_spur_can_gc_lag_fll_spur_can_gc_lag_min_fll_SHIFT(rev) 0
#define ACPHY_spur_can_gc_lag_fll_spur_can_gc_lag_min_fll_MASK(rev)  (0xff << ACPHY_spur_can_gc_lag_fll_spur_can_gc_lag_min_fll_SHIFT(rev))
#define ACPHY_spur_can_gc_lag_fll_spur_can_gc_lag_max_fll_SHIFT(rev) 8
#define ACPHY_spur_can_gc_lag_fll_spur_can_gc_lag_max_fll_MASK(rev)  (0xff << ACPHY_spur_can_gc_lag_fll_spur_can_gc_lag_max_fll_SHIFT(rev))

/* Register ACPHY_spur_can_boost_fll_params_1 */
#define ACPHY_spur_can_boost_fll_params_1(rev)                                 (ACREV_GE(rev,40) ? 0x10cf : (ACREV_GE(rev,36) ? 0xd5f : (ACREV_GE(rev,32) ? 0x10cf : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd5f : INVALID_ADDRESS)))))
#define ACPHY_spur_can_boost_fll_params_1_spur_can_fll_boost_count_SHIFT(rev)  0
#define ACPHY_spur_can_boost_fll_params_1_spur_can_fll_boost_count_MASK(rev)   (0x1f << ACPHY_spur_can_boost_fll_params_1_spur_can_fll_boost_count_SHIFT(rev))
#define ACPHY_spur_can_boost_fll_params_1_spur_can_fll_boost_duration_SHIFT(rev) 5
#define ACPHY_spur_can_boost_fll_params_1_spur_can_fll_boost_duration_MASK(rev) (0x3ff << ACPHY_spur_can_boost_fll_params_1_spur_can_fll_boost_duration_SHIFT(rev))

/* Register ACPHY_spur_can_boost_fll_params_2 */
#define ACPHY_spur_can_boost_fll_params_2(rev)                                 (ACREV_GE(rev,40) ? 0x1130 : (ACREV_GE(rev,36) ? 0xd60 : (ACREV_GE(rev,32) ? 0x1130 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd60 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_boost_fll_params_2_spur_can_fll_boost_delta_SHIFT(rev)  0
#define ACPHY_spur_can_boost_fll_params_2_spur_can_fll_boost_delta_MASK(rev)   (0x1f << ACPHY_spur_can_boost_fll_params_2_spur_can_fll_boost_delta_SHIFT(rev))
#define ACPHY_spur_can_boost_fll_params_2_spur_can_fll_boost_log2_power_threshold_SHIFT(rev) 5
#define ACPHY_spur_can_boost_fll_params_2_spur_can_fll_boost_log2_power_threshold_MASK(rev) (0x7f << ACPHY_spur_can_boost_fll_params_2_spur_can_fll_boost_log2_power_threshold_SHIFT(rev))
#define ACPHY_spur_can_boost_fll_params_2_spur_can_fll_coast_en_SHIFT(rev)     12
#define ACPHY_spur_can_boost_fll_params_2_spur_can_fll_coast_en_MASK(rev)      (0x1 << ACPHY_spur_can_boost_fll_params_2_spur_can_fll_coast_en_SHIFT(rev))

/* Register ACPHY_spur_can_P_ns_min_fll */
#define ACPHY_spur_can_P_ns_min_fll(rev)                                   (ACREV_GE(rev,40) ? 0x1131 : (ACREV_GE(rev,36) ? 0xd61 : (ACREV_GE(rev,32) ? 0x1131 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd61 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_P_ns_min_fll_spur_can_P_ns_min_dbmhz_fll_SHIFT(rev) 0
#define ACPHY_spur_can_P_ns_min_fll_spur_can_P_ns_min_dbmhz_fll_MASK(rev)  (0x1ff << ACPHY_spur_can_P_ns_min_fll_spur_can_P_ns_min_dbmhz_fll_SHIFT(rev))

/* Register ACPHY_spur_can_fll_P_sp_min */
#define ACPHY_spur_can_fll_P_sp_min(rev)                                 (ACREV_GE(rev,40) ? 0x1132 : (ACREV_GE(rev,36) ? 0xd62 : (ACREV_GE(rev,32) ? 0x1132 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd62 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_fll_P_sp_min_spur_can_P_sp_min_dbm_fll_SHIFT(rev) 0
#define ACPHY_spur_can_fll_P_sp_min_spur_can_P_sp_min_dbm_fll_MASK(rev)  (0xff << ACPHY_spur_can_fll_P_sp_min_spur_can_P_sp_min_dbm_fll_SHIFT(rev))

/* Register ACPHY_GidLutVal0_3 */
#define ACPHY_GidLutVal0_3(rev)                  (ACREV_GE(rev,40) ? 0x10d0 : (ACREV_GE(rev,36) ? 0xdb0 : (ACREV_GE(rev,32) ? 0x10d0 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xdb0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10d0 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdb0 : INVALID_ADDRESS)))))))))
#define ACPHY_GidLutVal0_3_GidLutVal0_SHIFT(rev) 0
#define ACPHY_GidLutVal0_3_GidLutVal0_MASK(rev)  (0xf << ACPHY_GidLutVal0_3_GidLutVal0_SHIFT(rev))
#define ACPHY_GidLutVal0_3_GidLutVal1_SHIFT(rev) 4
#define ACPHY_GidLutVal0_3_GidLutVal1_MASK(rev)  (0xf << ACPHY_GidLutVal0_3_GidLutVal1_SHIFT(rev))
#define ACPHY_GidLutVal0_3_GidLutVal2_SHIFT(rev) 8
#define ACPHY_GidLutVal0_3_GidLutVal2_MASK(rev)  (0xf << ACPHY_GidLutVal0_3_GidLutVal2_SHIFT(rev))
#define ACPHY_GidLutVal0_3_GidLutVal3_SHIFT(rev) 12
#define ACPHY_GidLutVal0_3_GidLutVal3_MASK(rev)  (0xf << ACPHY_GidLutVal0_3_GidLutVal3_SHIFT(rev))

/* Register ACPHY_GidLutVal4_7 */
#define ACPHY_GidLutVal4_7(rev)                  (ACREV_GE(rev,40) ? 0x10d1 : (ACREV_GE(rev,36) ? 0xdb1 : (ACREV_GE(rev,32) ? 0x10d1 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xdb1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10d1 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdb1 : INVALID_ADDRESS)))))))))
#define ACPHY_GidLutVal4_7_GidLutVal4_SHIFT(rev) 0
#define ACPHY_GidLutVal4_7_GidLutVal4_MASK(rev)  (0xf << ACPHY_GidLutVal4_7_GidLutVal4_SHIFT(rev))
#define ACPHY_GidLutVal4_7_GidLutVal5_SHIFT(rev) 4
#define ACPHY_GidLutVal4_7_GidLutVal5_MASK(rev)  (0xf << ACPHY_GidLutVal4_7_GidLutVal5_SHIFT(rev))
#define ACPHY_GidLutVal4_7_GidLutVal6_SHIFT(rev) 8
#define ACPHY_GidLutVal4_7_GidLutVal6_MASK(rev)  (0xf << ACPHY_GidLutVal4_7_GidLutVal6_SHIFT(rev))
#define ACPHY_GidLutVal4_7_GidLutVal7_SHIFT(rev) 12
#define ACPHY_GidLutVal4_7_GidLutVal7_MASK(rev)  (0xf << ACPHY_GidLutVal4_7_GidLutVal7_SHIFT(rev))

/* Register ACPHY_GidLutVal8_11 */
#define ACPHY_GidLutVal8_11(rev)                   (ACREV_GE(rev,40) ? 0x10d2 : (ACREV_GE(rev,36) ? 0xdb2 : (ACREV_GE(rev,32) ? 0x10d2 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xdb2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10d2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdb2 : INVALID_ADDRESS)))))))))
#define ACPHY_GidLutVal8_11_GidLutVal8_SHIFT(rev)  0
#define ACPHY_GidLutVal8_11_GidLutVal8_MASK(rev)   (0xf << ACPHY_GidLutVal8_11_GidLutVal8_SHIFT(rev))
#define ACPHY_GidLutVal8_11_GidLutVal9_SHIFT(rev)  4
#define ACPHY_GidLutVal8_11_GidLutVal9_MASK(rev)   (0xf << ACPHY_GidLutVal8_11_GidLutVal9_SHIFT(rev))
#define ACPHY_GidLutVal8_11_GidLutVal10_SHIFT(rev) 8
#define ACPHY_GidLutVal8_11_GidLutVal10_MASK(rev)  (0xf << ACPHY_GidLutVal8_11_GidLutVal10_SHIFT(rev))
#define ACPHY_GidLutVal8_11_GidLutVal11_SHIFT(rev) 12
#define ACPHY_GidLutVal8_11_GidLutVal11_MASK(rev)  (0xf << ACPHY_GidLutVal8_11_GidLutVal11_SHIFT(rev))

/* Register ACPHY_GidLutVal12_15 */
#define ACPHY_GidLutVal12_15(rev)                   (ACREV_GE(rev,40) ? 0x10d3 : (ACREV_GE(rev,36) ? 0xdb3 : (ACREV_GE(rev,32) ? 0x10d3 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xdb3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10d3 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdb3 : INVALID_ADDRESS)))))))))
#define ACPHY_GidLutVal12_15_GidLutVal12_SHIFT(rev) 0
#define ACPHY_GidLutVal12_15_GidLutVal12_MASK(rev)  (0xf << ACPHY_GidLutVal12_15_GidLutVal12_SHIFT(rev))
#define ACPHY_GidLutVal12_15_GidLutVal13_SHIFT(rev) 4
#define ACPHY_GidLutVal12_15_GidLutVal13_MASK(rev)  (0xf << ACPHY_GidLutVal12_15_GidLutVal13_SHIFT(rev))
#define ACPHY_GidLutVal12_15_GidLutVal14_SHIFT(rev) 8
#define ACPHY_GidLutVal12_15_GidLutVal14_MASK(rev)  (0xf << ACPHY_GidLutVal12_15_GidLutVal14_SHIFT(rev))
#define ACPHY_GidLutVal12_15_GidLutVal15_SHIFT(rev) 12
#define ACPHY_GidLutVal12_15_GidLutVal15_MASK(rev)  (0xf << ACPHY_GidLutVal12_15_GidLutVal15_SHIFT(rev))

/* Register ACPHY_GidLutVal16_19 */
#define ACPHY_GidLutVal16_19(rev)                   (ACREV_GE(rev,40) ? 0x10d4 : (ACREV_GE(rev,36) ? 0xdb4 : (ACREV_GE(rev,32) ? 0x10d4 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xdb4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10d4 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdb4 : INVALID_ADDRESS)))))))))
#define ACPHY_GidLutVal16_19_GidLutVal16_SHIFT(rev) 0
#define ACPHY_GidLutVal16_19_GidLutVal16_MASK(rev)  (0xf << ACPHY_GidLutVal16_19_GidLutVal16_SHIFT(rev))
#define ACPHY_GidLutVal16_19_GidLutVal17_SHIFT(rev) 4
#define ACPHY_GidLutVal16_19_GidLutVal17_MASK(rev)  (0xf << ACPHY_GidLutVal16_19_GidLutVal17_SHIFT(rev))
#define ACPHY_GidLutVal16_19_GidLutVal18_SHIFT(rev) 8
#define ACPHY_GidLutVal16_19_GidLutVal18_MASK(rev)  (0xf << ACPHY_GidLutVal16_19_GidLutVal18_SHIFT(rev))
#define ACPHY_GidLutVal16_19_GidLutVal19_SHIFT(rev) 12
#define ACPHY_GidLutVal16_19_GidLutVal19_MASK(rev)  (0xf << ACPHY_GidLutVal16_19_GidLutVal19_SHIFT(rev))

/* Register ACPHY_GidLutVal20_23 */
#define ACPHY_GidLutVal20_23(rev)                   (ACREV_GE(rev,40) ? 0x10d5 : (ACREV_GE(rev,36) ? 0xdb5 : (ACREV_GE(rev,32) ? 0x10d5 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xdb5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10d5 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdb5 : INVALID_ADDRESS)))))))))
#define ACPHY_GidLutVal20_23_GidLutVal20_SHIFT(rev) 0
#define ACPHY_GidLutVal20_23_GidLutVal20_MASK(rev)  (0xf << ACPHY_GidLutVal20_23_GidLutVal20_SHIFT(rev))
#define ACPHY_GidLutVal20_23_GidLutVal21_SHIFT(rev) 4
#define ACPHY_GidLutVal20_23_GidLutVal21_MASK(rev)  (0xf << ACPHY_GidLutVal20_23_GidLutVal21_SHIFT(rev))
#define ACPHY_GidLutVal20_23_GidLutVal22_SHIFT(rev) 8
#define ACPHY_GidLutVal20_23_GidLutVal22_MASK(rev)  (0xf << ACPHY_GidLutVal20_23_GidLutVal22_SHIFT(rev))
#define ACPHY_GidLutVal20_23_GidLutVal23_SHIFT(rev) 12
#define ACPHY_GidLutVal20_23_GidLutVal23_MASK(rev)  (0xf << ACPHY_GidLutVal20_23_GidLutVal23_SHIFT(rev))

/* Register ACPHY_GidLutVal24_27 */
#define ACPHY_GidLutVal24_27(rev)                   (ACREV_GE(rev,40) ? 0x10d6 : (ACREV_GE(rev,36) ? 0xdb6 : (ACREV_GE(rev,32) ? 0x10d6 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xdb6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10d6 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdb6 : INVALID_ADDRESS)))))))))
#define ACPHY_GidLutVal24_27_GidLutVal24_SHIFT(rev) 0
#define ACPHY_GidLutVal24_27_GidLutVal24_MASK(rev)  (0xf << ACPHY_GidLutVal24_27_GidLutVal24_SHIFT(rev))
#define ACPHY_GidLutVal24_27_GidLutVal25_SHIFT(rev) 4
#define ACPHY_GidLutVal24_27_GidLutVal25_MASK(rev)  (0xf << ACPHY_GidLutVal24_27_GidLutVal25_SHIFT(rev))
#define ACPHY_GidLutVal24_27_GidLutVal26_SHIFT(rev) 8
#define ACPHY_GidLutVal24_27_GidLutVal26_MASK(rev)  (0xf << ACPHY_GidLutVal24_27_GidLutVal26_SHIFT(rev))
#define ACPHY_GidLutVal24_27_GidLutVal27_SHIFT(rev) 12
#define ACPHY_GidLutVal24_27_GidLutVal27_MASK(rev)  (0xf << ACPHY_GidLutVal24_27_GidLutVal27_SHIFT(rev))

/* Register ACPHY_GidLutVal28_31 */
#define ACPHY_GidLutVal28_31(rev)                   (ACREV_GE(rev,40) ? 0x10d7 : (ACREV_GE(rev,36) ? 0xdb7 : (ACREV_GE(rev,32) ? 0x10d7 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xdb7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10d7 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdb7 : INVALID_ADDRESS)))))))))
#define ACPHY_GidLutVal28_31_GidLutVal28_SHIFT(rev) 0
#define ACPHY_GidLutVal28_31_GidLutVal28_MASK(rev)  (0xf << ACPHY_GidLutVal28_31_GidLutVal28_SHIFT(rev))
#define ACPHY_GidLutVal28_31_GidLutVal29_SHIFT(rev) 4
#define ACPHY_GidLutVal28_31_GidLutVal29_MASK(rev)  (0xf << ACPHY_GidLutVal28_31_GidLutVal29_SHIFT(rev))
#define ACPHY_GidLutVal28_31_GidLutVal30_SHIFT(rev) 8
#define ACPHY_GidLutVal28_31_GidLutVal30_MASK(rev)  (0xf << ACPHY_GidLutVal28_31_GidLutVal30_SHIFT(rev))
#define ACPHY_GidLutVal28_31_GidLutVal31_SHIFT(rev) 12
#define ACPHY_GidLutVal28_31_GidLutVal31_MASK(rev)  (0xf << ACPHY_GidLutVal28_31_GidLutVal31_SHIFT(rev))

/* Register ACPHY_GidLutVal32_35 */
#define ACPHY_GidLutVal32_35(rev)                   (ACREV_GE(rev,40) ? 0x10d8 : (ACREV_GE(rev,36) ? 0xdb8 : (ACREV_GE(rev,32) ? 0x10d8 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xdb8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10d8 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdb8 : INVALID_ADDRESS)))))))))
#define ACPHY_GidLutVal32_35_GidLutVal32_SHIFT(rev) 0
#define ACPHY_GidLutVal32_35_GidLutVal32_MASK(rev)  (0xf << ACPHY_GidLutVal32_35_GidLutVal32_SHIFT(rev))
#define ACPHY_GidLutVal32_35_GidLutVal33_SHIFT(rev) 4
#define ACPHY_GidLutVal32_35_GidLutVal33_MASK(rev)  (0xf << ACPHY_GidLutVal32_35_GidLutVal33_SHIFT(rev))
#define ACPHY_GidLutVal32_35_GidLutVal34_SHIFT(rev) 8
#define ACPHY_GidLutVal32_35_GidLutVal34_MASK(rev)  (0xf << ACPHY_GidLutVal32_35_GidLutVal34_SHIFT(rev))
#define ACPHY_GidLutVal32_35_GidLutVal35_SHIFT(rev) 12
#define ACPHY_GidLutVal32_35_GidLutVal35_MASK(rev)  (0xf << ACPHY_GidLutVal32_35_GidLutVal35_SHIFT(rev))

/* Register ACPHY_GidLutVal36_39 */
#define ACPHY_GidLutVal36_39(rev)                   (ACREV_GE(rev,40) ? 0x10d9 : (ACREV_GE(rev,36) ? 0xdb9 : (ACREV_GE(rev,32) ? 0x10d9 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xdb9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10d9 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdb9 : INVALID_ADDRESS)))))))))
#define ACPHY_GidLutVal36_39_GidLutVal36_SHIFT(rev) 0
#define ACPHY_GidLutVal36_39_GidLutVal36_MASK(rev)  (0xf << ACPHY_GidLutVal36_39_GidLutVal36_SHIFT(rev))
#define ACPHY_GidLutVal36_39_GidLutVal37_SHIFT(rev) 4
#define ACPHY_GidLutVal36_39_GidLutVal37_MASK(rev)  (0xf << ACPHY_GidLutVal36_39_GidLutVal37_SHIFT(rev))
#define ACPHY_GidLutVal36_39_GidLutVal38_SHIFT(rev) 8
#define ACPHY_GidLutVal36_39_GidLutVal38_MASK(rev)  (0xf << ACPHY_GidLutVal36_39_GidLutVal38_SHIFT(rev))
#define ACPHY_GidLutVal36_39_GidLutVal39_SHIFT(rev) 12
#define ACPHY_GidLutVal36_39_GidLutVal39_MASK(rev)  (0xf << ACPHY_GidLutVal36_39_GidLutVal39_SHIFT(rev))

/* Register ACPHY_GidLutVal40_43 */
#define ACPHY_GidLutVal40_43(rev)                   (ACREV_GE(rev,40) ? 0x10da : (ACREV_GE(rev,36) ? 0xdba : (ACREV_GE(rev,32) ? 0x10da : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xdba : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10da : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdba : INVALID_ADDRESS)))))))))
#define ACPHY_GidLutVal40_43_GidLutVal40_SHIFT(rev) 0
#define ACPHY_GidLutVal40_43_GidLutVal40_MASK(rev)  (0xf << ACPHY_GidLutVal40_43_GidLutVal40_SHIFT(rev))
#define ACPHY_GidLutVal40_43_GidLutVal41_SHIFT(rev) 4
#define ACPHY_GidLutVal40_43_GidLutVal41_MASK(rev)  (0xf << ACPHY_GidLutVal40_43_GidLutVal41_SHIFT(rev))
#define ACPHY_GidLutVal40_43_GidLutVal42_SHIFT(rev) 8
#define ACPHY_GidLutVal40_43_GidLutVal42_MASK(rev)  (0xf << ACPHY_GidLutVal40_43_GidLutVal42_SHIFT(rev))
#define ACPHY_GidLutVal40_43_GidLutVal43_SHIFT(rev) 12
#define ACPHY_GidLutVal40_43_GidLutVal43_MASK(rev)  (0xf << ACPHY_GidLutVal40_43_GidLutVal43_SHIFT(rev))

/* Register ACPHY_GidLutVal44_47 */
#define ACPHY_GidLutVal44_47(rev)                   (ACREV_GE(rev,40) ? 0x10db : (ACREV_GE(rev,36) ? 0xdbb : (ACREV_GE(rev,32) ? 0x10db : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xdbb : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10db : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdbb : INVALID_ADDRESS)))))))))
#define ACPHY_GidLutVal44_47_GidLutVal44_SHIFT(rev) 0
#define ACPHY_GidLutVal44_47_GidLutVal44_MASK(rev)  (0xf << ACPHY_GidLutVal44_47_GidLutVal44_SHIFT(rev))
#define ACPHY_GidLutVal44_47_GidLutVal45_SHIFT(rev) 4
#define ACPHY_GidLutVal44_47_GidLutVal45_MASK(rev)  (0xf << ACPHY_GidLutVal44_47_GidLutVal45_SHIFT(rev))
#define ACPHY_GidLutVal44_47_GidLutVal46_SHIFT(rev) 8
#define ACPHY_GidLutVal44_47_GidLutVal46_MASK(rev)  (0xf << ACPHY_GidLutVal44_47_GidLutVal46_SHIFT(rev))
#define ACPHY_GidLutVal44_47_GidLutVal47_SHIFT(rev) 12
#define ACPHY_GidLutVal44_47_GidLutVal47_MASK(rev)  (0xf << ACPHY_GidLutVal44_47_GidLutVal47_SHIFT(rev))

/* Register ACPHY_GidLutVal48_51 */
#define ACPHY_GidLutVal48_51(rev)                    (ACREV_GE(rev,40) ? 0x10dc : (ACREV_GE(rev,36) ? 0xdbc : (ACREV_GE(rev,32) ? 0x10dc : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xdbc : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10dc : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdbc : INVALID_ADDRESS)))))))))
#define ACPHY_GidLutVal48_51_GidLutVal148_SHIFT(rev) 0
#define ACPHY_GidLutVal48_51_GidLutVal148_MASK(rev)  (0xf << ACPHY_GidLutVal48_51_GidLutVal148_SHIFT(rev))
#define ACPHY_GidLutVal48_51_GidLutVal149_SHIFT(rev) 4
#define ACPHY_GidLutVal48_51_GidLutVal149_MASK(rev)  (0xf << ACPHY_GidLutVal48_51_GidLutVal149_SHIFT(rev))
#define ACPHY_GidLutVal48_51_GidLutVal150_SHIFT(rev) 8
#define ACPHY_GidLutVal48_51_GidLutVal150_MASK(rev)  (0xf << ACPHY_GidLutVal48_51_GidLutVal150_SHIFT(rev))
#define ACPHY_GidLutVal48_51_GidLutVal151_SHIFT(rev) 12
#define ACPHY_GidLutVal48_51_GidLutVal151_MASK(rev)  (0xf << ACPHY_GidLutVal48_51_GidLutVal151_SHIFT(rev))

/* Register ACPHY_GidLutVal52_55 */
#define ACPHY_GidLutVal52_55(rev)                   (ACREV_GE(rev,40) ? 0x10dd : (ACREV_GE(rev,36) ? 0xdbd : (ACREV_GE(rev,32) ? 0x10dd : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xdbd : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10dd : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdbd : INVALID_ADDRESS)))))))))
#define ACPHY_GidLutVal52_55_GidLutVal52_SHIFT(rev) 0
#define ACPHY_GidLutVal52_55_GidLutVal52_MASK(rev)  (0xf << ACPHY_GidLutVal52_55_GidLutVal52_SHIFT(rev))
#define ACPHY_GidLutVal52_55_GidLutVal53_SHIFT(rev) 4
#define ACPHY_GidLutVal52_55_GidLutVal53_MASK(rev)  (0xf << ACPHY_GidLutVal52_55_GidLutVal53_SHIFT(rev))
#define ACPHY_GidLutVal52_55_GidLutVal54_SHIFT(rev) 8
#define ACPHY_GidLutVal52_55_GidLutVal54_MASK(rev)  (0xf << ACPHY_GidLutVal52_55_GidLutVal54_SHIFT(rev))
#define ACPHY_GidLutVal52_55_GidLutVal55_SHIFT(rev) 12
#define ACPHY_GidLutVal52_55_GidLutVal55_MASK(rev)  (0xf << ACPHY_GidLutVal52_55_GidLutVal55_SHIFT(rev))

/* Register ACPHY_GidLutVal56_59 */
#define ACPHY_GidLutVal56_59(rev)                   (ACREV_GE(rev,40) ? 0x10de : (ACREV_GE(rev,36) ? 0xdbe : (ACREV_GE(rev,32) ? 0x10de : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xdbe : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10de : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdbe : INVALID_ADDRESS)))))))))
#define ACPHY_GidLutVal56_59_GidLutVal56_SHIFT(rev) 0
#define ACPHY_GidLutVal56_59_GidLutVal56_MASK(rev)  (0xf << ACPHY_GidLutVal56_59_GidLutVal56_SHIFT(rev))
#define ACPHY_GidLutVal56_59_GidLutVal57_SHIFT(rev) 4
#define ACPHY_GidLutVal56_59_GidLutVal57_MASK(rev)  (0xf << ACPHY_GidLutVal56_59_GidLutVal57_SHIFT(rev))
#define ACPHY_GidLutVal56_59_GidLutVal58_SHIFT(rev) 8
#define ACPHY_GidLutVal56_59_GidLutVal58_MASK(rev)  (0xf << ACPHY_GidLutVal56_59_GidLutVal58_SHIFT(rev))
#define ACPHY_GidLutVal56_59_GidLutVal59_SHIFT(rev) 12
#define ACPHY_GidLutVal56_59_GidLutVal59_MASK(rev)  (0xf << ACPHY_GidLutVal56_59_GidLutVal59_SHIFT(rev))

/* Register ACPHY_GidLutVal60_63 */
#define ACPHY_GidLutVal60_63(rev)                   (ACREV_GE(rev,40) ? 0x10df : (ACREV_GE(rev,36) ? 0xdbf : (ACREV_GE(rev,32) ? 0x10df : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xdbf : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10df : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdbf : INVALID_ADDRESS)))))))))
#define ACPHY_GidLutVal60_63_GidLutVal60_SHIFT(rev) 0
#define ACPHY_GidLutVal60_63_GidLutVal60_MASK(rev)  (0xf << ACPHY_GidLutVal60_63_GidLutVal60_SHIFT(rev))
#define ACPHY_GidLutVal60_63_GidLutVal61_SHIFT(rev) 4
#define ACPHY_GidLutVal60_63_GidLutVal61_MASK(rev)  (0xf << ACPHY_GidLutVal60_63_GidLutVal61_SHIFT(rev))
#define ACPHY_GidLutVal60_63_GidLutVal62_SHIFT(rev) 8
#define ACPHY_GidLutVal60_63_GidLutVal62_MASK(rev)  (0xf << ACPHY_GidLutVal60_63_GidLutVal62_SHIFT(rev))
#define ACPHY_GidLutVal60_63_GidLutVal63_SHIFT(rev) 12
#define ACPHY_GidLutVal60_63_GidLutVal63_MASK(rev)  (0xf << ACPHY_GidLutVal60_63_GidLutVal63_SHIFT(rev))

/* Register ACPHY_SamplePlayHighSpeed */
#define ACPHY_SamplePlayHighSpeed(rev)                              (ACREV_GE(rev,40) ? 0x5f0 : (ACREV_GE(rev,36) ? 0xe00 : (ACREV_GE(rev,33) ? 0x5f0 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xe00 : INVALID_ADDRESS)))))
#define ACPHY_SamplePlayHighSpeed_start_SHIFT(rev)                  0
#define ACPHY_SamplePlayHighSpeed_start_MASK(rev)                   (0x1 << ACPHY_SamplePlayHighSpeed_start_SHIFT(rev))
#define ACPHY_SamplePlayHighSpeed_stop_SHIFT(rev)                   1
#define ACPHY_SamplePlayHighSpeed_stop_MASK(rev)                    (0x1 << ACPHY_SamplePlayHighSpeed_stop_SHIFT(rev))
#define ACPHY_SamplePlayHighSpeed_DacTestMode_SHIFT(rev)            2
#define ACPHY_SamplePlayHighSpeed_DacTestMode_MASK(rev)             (0x1 << ACPHY_SamplePlayHighSpeed_DacTestMode_SHIFT(rev))
#define ACPHY_SamplePlayHighSpeed_DisTxFrameInSampleplay_SHIFT(rev) 3
#define ACPHY_SamplePlayHighSpeed_DisTxFrameInSampleplay_MASK(rev)  (0x1 << ACPHY_SamplePlayHighSpeed_DisTxFrameInSampleplay_SHIFT(rev))
#define ACPHY_SamplePlayHighSpeed_DisTxFrameInIqlocal_SHIFT(rev)    4
#define ACPHY_SamplePlayHighSpeed_DisTxFrameInIqlocal_MASK(rev)     (0x1 << ACPHY_SamplePlayHighSpeed_DisTxFrameInIqlocal_SHIFT(rev))
#define ACPHY_SamplePlayHighSpeed_FlipsignQ_SHIFT(rev)              5
#define ACPHY_SamplePlayHighSpeed_FlipsignQ_MASK(rev)               (0x1 << ACPHY_SamplePlayHighSpeed_FlipsignQ_SHIFT(rev))
#define ACPHY_SamplePlayHighSpeed_FlipsignI_SHIFT(rev)              6
#define ACPHY_SamplePlayHighSpeed_FlipsignI_MASK(rev)               (0x1 << ACPHY_SamplePlayHighSpeed_FlipsignI_SHIFT(rev))
#define ACPHY_SamplePlayHighSpeed_fdiqicalmode_SHIFT(rev)           7
#define ACPHY_SamplePlayHighSpeed_fdiqicalmode_MASK(rev)            (0x1 << ACPHY_SamplePlayHighSpeed_fdiqicalmode_SHIFT(rev))
#define ACPHY_SamplePlayHighSpeed_DisTxFrameInfdiqiPlay_SHIFT(rev)  8
#define ACPHY_SamplePlayHighSpeed_DisTxFrameInfdiqiPlay_MASK(rev)   (0x1 << ACPHY_SamplePlayHighSpeed_DisTxFrameInfdiqiPlay_SHIFT(rev))
#define ACPHY_SamplePlayHighSpeed_enable_SHIFT(rev)                 9
#define ACPHY_SamplePlayHighSpeed_enable_MASK(rev)                  (0x1 << ACPHY_SamplePlayHighSpeed_enable_SHIFT(rev))
#define ACPHY_SamplePlayHighSpeed_disable_txclkreq_SHIFT(rev)       10
#define ACPHY_SamplePlayHighSpeed_disable_txclkreq_MASK(rev)        (0x1 << ACPHY_SamplePlayHighSpeed_disable_txclkreq_SHIFT(rev))

/* Register ACPHY_sampleLoopCountHighSpeed */
#define ACPHY_sampleLoopCountHighSpeed(rev)                 (ACREV_GE(rev,40) ? 0x5f1 : (ACREV_GE(rev,36) ? 0xe01 : (ACREV_GE(rev,33) ? 0x5f1 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xe01 : INVALID_ADDRESS)))))
#define ACPHY_sampleLoopCountHighSpeed_LoopCount_SHIFT(rev) 0
#define ACPHY_sampleLoopCountHighSpeed_LoopCount_MASK(rev)  (0xffff << ACPHY_sampleLoopCountHighSpeed_LoopCount_SHIFT(rev))

/* Register ACPHY_sampleInitWaitCountHighSpeed */
#define ACPHY_sampleInitWaitCountHighSpeed(rev)                     (ACREV_GE(rev,40) ? 0x5f2 : (ACREV_GE(rev,36) ? 0xe02 : (ACREV_GE(rev,33) ? 0x5f2 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xe02 : INVALID_ADDRESS)))))
#define ACPHY_sampleInitWaitCountHighSpeed_InitWaitCount_SHIFT(rev) 0
#define ACPHY_sampleInitWaitCountHighSpeed_InitWaitCount_MASK(rev)  (0xffff << ACPHY_sampleInitWaitCountHighSpeed_InitWaitCount_SHIFT(rev))

/* Register ACPHY_sampleDepthCountHighSpeed */
#define ACPHY_sampleDepthCountHighSpeed(rev)                  (ACREV_GE(rev,40) ? 0x5f3 : (ACREV_GE(rev,36) ? 0xe03 : (ACREV_GE(rev,33) ? 0x5f3 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xe03 : INVALID_ADDRESS)))))
#define ACPHY_sampleDepthCountHighSpeed_DepthCount_SHIFT(rev) 0
#define ACPHY_sampleDepthCountHighSpeed_DepthCount_MASK(rev)  (0xffff << ACPHY_sampleDepthCountHighSpeed_DepthCount_SHIFT(rev))

/* Register ACPHY_sampleStartAddrHighSpeed */
#define ACPHY_sampleStartAddrHighSpeed(rev)                 (ACREV_GE(rev,40) ? 0x5f4 : (ACREV_GE(rev,36) ? 0xe04 : (ACREV_GE(rev,33) ? 0x5f4 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xe04 : INVALID_ADDRESS)))))
#define ACPHY_sampleStartAddrHighSpeed_startAddr_SHIFT(rev) 0
#define ACPHY_sampleStartAddrHighSpeed_startAddr_MASK(rev)  (0xffff << ACPHY_sampleStartAddrHighSpeed_startAddr_SHIFT(rev))

/* Register ACPHY_sampleTailWaitCountHighSpeed */
#define ACPHY_sampleTailWaitCountHighSpeed(rev)                     (ACREV_GE(rev,40) ? 0x5f5 : (ACREV_GE(rev,36) ? 0xe05 : (ACREV_GE(rev,33) ? 0x5f5 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xe05 : INVALID_ADDRESS)))))
#define ACPHY_sampleTailWaitCountHighSpeed_TailWaitCount_SHIFT(rev) 0
#define ACPHY_sampleTailWaitCountHighSpeed_TailWaitCount_MASK(rev)  (0xffff << ACPHY_sampleTailWaitCountHighSpeed_TailWaitCount_SHIFT(rev))

/* Register ACPHY_SPB_strideHighSpeed */
#define ACPHY_SPB_strideHighSpeed(rev)              (ACREV_GE(rev,40) ? 0x5f6 : (ACREV_GE(rev,36) ? 0xe06 : (ACREV_GE(rev,33) ? 0x5f6 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xe06 : INVALID_ADDRESS)))))
#define ACPHY_SPB_strideHighSpeed_stride_SHIFT(rev) 0
#define ACPHY_SPB_strideHighSpeed_stride_MASK(rev)  (0xffff << ACPHY_SPB_strideHighSpeed_stride_SHIFT(rev))

/* Register ACPHY_SPB_remainderHighSpeed */
#define ACPHY_SPB_remainderHighSpeed(rev)                 (ACREV_GE(rev,40) ? 0x5f7 : (ACREV_GE(rev,36) ? 0xe07 : (ACREV_GE(rev,33) ? 0x5f7 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xe07 : INVALID_ADDRESS)))))
#define ACPHY_SPB_remainderHighSpeed_remainder_SHIFT(rev) 0
#define ACPHY_SPB_remainderHighSpeed_remainder_MASK(rev)  (0xffff << ACPHY_SPB_remainderHighSpeed_remainder_SHIFT(rev))

/* Register ACPHY_sampleStatusHighSpeed */
#define ACPHY_sampleStatusHighSpeed(rev)                   (ACREV_GE(rev,40) ? 0x5f8 : (ACREV_GE(rev,36) ? 0xe08 : (ACREV_GE(rev,33) ? 0x5f8 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xe08 : INVALID_ADDRESS)))))
#define ACPHY_sampleStatusHighSpeed_NormalPlay_SHIFT(rev)  0
#define ACPHY_sampleStatusHighSpeed_NormalPlay_MASK(rev)   (0x1 << ACPHY_sampleStatusHighSpeed_NormalPlay_SHIFT(rev))
#define ACPHY_sampleStatusHighSpeed_iqlocalPlay_SHIFT(rev) 1
#define ACPHY_sampleStatusHighSpeed_iqlocalPlay_MASK(rev)  (0x1 << ACPHY_sampleStatusHighSpeed_iqlocalPlay_SHIFT(rev))
#define ACPHY_sampleStatusHighSpeed_fdiqiPlay_SHIFT(rev)   2
#define ACPHY_sampleStatusHighSpeed_fdiqiPlay_MASK(rev)    (0x1 << ACPHY_sampleStatusHighSpeed_fdiqiPlay_SHIFT(rev))

/* Register ACPHY_papr_iir_20_160_group_dly */
#define ACPHY_papr_iir_20_160_group_dly(rev)                                 (ACREV_GE(rev,33) ? 0xeee : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xeee : INVALID_ADDRESS)))
#define ACPHY_papr_iir_20_160_group_dly_papr_iir_20_160_group_dly_SHIFT(rev) 0
#define ACPHY_papr_iir_20_160_group_dly_papr_iir_20_160_group_dly_MASK(rev)  (0xf << ACPHY_papr_iir_20_160_group_dly_papr_iir_20_160_group_dly_SHIFT(rev))

/* Register ACPHY_papr_iir_20_160_b10 */
#define ACPHY_papr_iir_20_160_b10(rev)                           (ACREV_GE(rev,33) ? 0xeef : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xeef : INVALID_ADDRESS)))
#define ACPHY_papr_iir_20_160_b10_papr_iir_20_160_b10_SHIFT(rev) 0
#define ACPHY_papr_iir_20_160_b10_papr_iir_20_160_b10_MASK(rev)  (ACREV_GE(rev,40) ? (0x3ff << ACPHY_papr_iir_20_160_b10_papr_iir_20_160_b10_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0xff << ACPHY_papr_iir_20_160_b10_papr_iir_20_160_b10_SHIFT(rev)) : (ACREV_GE(rev,33) ? (0x3ff << ACPHY_papr_iir_20_160_b10_papr_iir_20_160_b10_SHIFT(rev)) : (0xff << ACPHY_papr_iir_20_160_b10_papr_iir_20_160_b10_SHIFT(rev)))))

/* Register ACPHY_papr_iir_20_160_b11 */
#define ACPHY_papr_iir_20_160_b11(rev)                           (ACREV_GE(rev,33) ? 0xef0 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xef0 : INVALID_ADDRESS)))
#define ACPHY_papr_iir_20_160_b11_papr_iir_20_160_b11_SHIFT(rev) 0
#define ACPHY_papr_iir_20_160_b11_papr_iir_20_160_b11_MASK(rev)  (ACREV_GE(rev,40) ? (0x3ff << ACPHY_papr_iir_20_160_b11_papr_iir_20_160_b11_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0xff << ACPHY_papr_iir_20_160_b11_papr_iir_20_160_b11_SHIFT(rev)) : (ACREV_GE(rev,33) ? (0x3ff << ACPHY_papr_iir_20_160_b11_papr_iir_20_160_b11_SHIFT(rev)) : (0xff << ACPHY_papr_iir_20_160_b11_papr_iir_20_160_b11_SHIFT(rev)))))

/* Register ACPHY_papr_iir_20_160_b12 */
#define ACPHY_papr_iir_20_160_b12(rev)                           (ACREV_GE(rev,33) ? 0xef1 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xef1 : INVALID_ADDRESS)))
#define ACPHY_papr_iir_20_160_b12_papr_iir_20_160_b12_SHIFT(rev) 0
#define ACPHY_papr_iir_20_160_b12_papr_iir_20_160_b12_MASK(rev)  (ACREV_GE(rev,40) ? (0x3ff << ACPHY_papr_iir_20_160_b12_papr_iir_20_160_b12_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0xff << ACPHY_papr_iir_20_160_b12_papr_iir_20_160_b12_SHIFT(rev)) : (ACREV_GE(rev,33) ? (0x3ff << ACPHY_papr_iir_20_160_b12_papr_iir_20_160_b12_SHIFT(rev)) : (0xff << ACPHY_papr_iir_20_160_b12_papr_iir_20_160_b12_SHIFT(rev)))))

/* Register ACPHY_papr_iir_20_160_a11 */
#define ACPHY_papr_iir_20_160_a11(rev)                           (ACREV_GE(rev,33) ? 0xef2 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xef2 : INVALID_ADDRESS)))
#define ACPHY_papr_iir_20_160_a11_papr_iir_20_160_a11_SHIFT(rev) 0
#define ACPHY_papr_iir_20_160_a11_papr_iir_20_160_a11_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_160_a11_papr_iir_20_160_a11_SHIFT(rev))

/* Register ACPHY_papr_iir_20_160_a12 */
#define ACPHY_papr_iir_20_160_a12(rev)                           (ACREV_GE(rev,33) ? 0xef3 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xef3 : INVALID_ADDRESS)))
#define ACPHY_papr_iir_20_160_a12_papr_iir_20_160_a12_SHIFT(rev) 0
#define ACPHY_papr_iir_20_160_a12_papr_iir_20_160_a12_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_160_a12_papr_iir_20_160_a12_SHIFT(rev))

/* Register ACPHY_papr_iir_20_160_b20 */
#define ACPHY_papr_iir_20_160_b20(rev)                           (ACREV_GE(rev,33) ? 0xef4 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xef4 : INVALID_ADDRESS)))
#define ACPHY_papr_iir_20_160_b20_papr_iir_20_160_b20_SHIFT(rev) 0
#define ACPHY_papr_iir_20_160_b20_papr_iir_20_160_b20_MASK(rev)  (ACREV_GE(rev,40) ? (0x3ff << ACPHY_papr_iir_20_160_b20_papr_iir_20_160_b20_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x1ff << ACPHY_papr_iir_20_160_b20_papr_iir_20_160_b20_SHIFT(rev)) : (ACREV_GE(rev,33) ? (0x3ff << ACPHY_papr_iir_20_160_b20_papr_iir_20_160_b20_SHIFT(rev)) : (0x1ff << ACPHY_papr_iir_20_160_b20_papr_iir_20_160_b20_SHIFT(rev)))))

/* Register ACPHY_papr_iir_20_160_b21 */
#define ACPHY_papr_iir_20_160_b21(rev)                           (ACREV_GE(rev,33) ? 0xef5 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xef5 : INVALID_ADDRESS)))
#define ACPHY_papr_iir_20_160_b21_papr_iir_20_160_b21_SHIFT(rev) 0
#define ACPHY_papr_iir_20_160_b21_papr_iir_20_160_b21_MASK(rev)  (ACREV_GE(rev,40) ? (0x3ff << ACPHY_papr_iir_20_160_b21_papr_iir_20_160_b21_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x1ff << ACPHY_papr_iir_20_160_b21_papr_iir_20_160_b21_SHIFT(rev)) : (ACREV_GE(rev,33) ? (0x3ff << ACPHY_papr_iir_20_160_b21_papr_iir_20_160_b21_SHIFT(rev)) : (0x1ff << ACPHY_papr_iir_20_160_b21_papr_iir_20_160_b21_SHIFT(rev)))))

/* Register ACPHY_papr_iir_20_160_b22 */
#define ACPHY_papr_iir_20_160_b22(rev)                           (ACREV_GE(rev,33) ? 0xef6 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xef6 : INVALID_ADDRESS)))
#define ACPHY_papr_iir_20_160_b22_papr_iir_20_160_b22_SHIFT(rev) 0
#define ACPHY_papr_iir_20_160_b22_papr_iir_20_160_b22_MASK(rev)  (ACREV_GE(rev,40) ? (0x3ff << ACPHY_papr_iir_20_160_b22_papr_iir_20_160_b22_SHIFT(rev)) : (ACREV_GE(rev,36) ? (0x1ff << ACPHY_papr_iir_20_160_b22_papr_iir_20_160_b22_SHIFT(rev)) : (ACREV_GE(rev,33) ? (0x3ff << ACPHY_papr_iir_20_160_b22_papr_iir_20_160_b22_SHIFT(rev)) : (0x1ff << ACPHY_papr_iir_20_160_b22_papr_iir_20_160_b22_SHIFT(rev)))))

/* Register ACPHY_papr_iir_20_160_a21 */
#define ACPHY_papr_iir_20_160_a21(rev)                           (ACREV_GE(rev,33) ? 0xef7 : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xef7 : INVALID_ADDRESS)))
#define ACPHY_papr_iir_20_160_a21_papr_iir_20_160_a21_SHIFT(rev) 0
#define ACPHY_papr_iir_20_160_a21_papr_iir_20_160_a21_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_160_a21_papr_iir_20_160_a21_SHIFT(rev))

/* Register ACPHY_papr_iir_20_160_a22 */
#define ACPHY_papr_iir_20_160_a22(rev)                           (ACREV_GE(rev,33) ? 0xefe : (ACREV_GE(rev,26) ? INVALID_ADDRESS : (ACREV_GE(rev,25) ? 0xefe : INVALID_ADDRESS)))
#define ACPHY_papr_iir_20_160_a22_papr_iir_20_160_a22_SHIFT(rev) 0
#define ACPHY_papr_iir_20_160_a22_papr_iir_20_160_a22_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_160_a22_papr_iir_20_160_a22_SHIFT(rev))

/* Register ACPHY_txPktLength3 */
#define ACPHY_txPktLength3(rev)                   (ACREV_GE(rev,40) ? 0x005 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x005 : INVALID_ADDRESS)))
#define ACPHY_txPktLength3_txPktLength_SHIFT(rev) 0
#define ACPHY_txPktLength3_txPktLength_MASK(rev)  (0xffff << ACPHY_txPktLength3_txPktLength_SHIFT(rev))

/* Register ACPHY_PhyCapability2 */
#define ACPHY_PhyCapability2(rev)                          (ACREV_GE(rev,32) ? 0x009 : INVALID_ADDRESS)
#define ACPHY_PhyCapability2_Support11nTurboQAM_SHIFT(rev) 1
#define ACPHY_PhyCapability2_Support11nTurboQAM_MASK(rev)  (0x1 << ACPHY_PhyCapability2_Support11nTurboQAM_SHIFT(rev))
#define ACPHY_PhyCapability2_SupportFDCS_SHIFT(rev)        0
#define ACPHY_PhyCapability2_SupportFDCS_MASK(rev)         (0x1 << ACPHY_PhyCapability2_SupportFDCS_SHIFT(rev))
#define ACPHY_PhyCapability2_vasipPresent_SHIFT(rev)       1
#define ACPHY_PhyCapability2_vasipPresent_MASK(rev)        (0x1 << ACPHY_PhyCapability2_vasipPresent_SHIFT(rev))

/* Register ACPHY_txPsdulengthCtr3 */
#define ACPHY_txPsdulengthCtr3(rev)                     (ACREV_GE(rev,40) ? 0x021 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x021 : INVALID_ADDRESS)))
#define ACPHY_txPsdulengthCtr3_psdulengthctr_SHIFT(rev) 0
#define ACPHY_txPsdulengthCtr3_psdulengthctr_MASK(rev)  (0xffff << ACPHY_txPsdulengthCtr3_psdulengthctr_SHIFT(rev))

/* Register ACPHY_txPsdulengthCtr1 */
#define ACPHY_txPsdulengthCtr1(rev)                     (ACREV_GE(rev,40) ? 0x02c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x02c : INVALID_ADDRESS)))
#define ACPHY_txPsdulengthCtr1_psdulengthctr_SHIFT(rev) 0
#define ACPHY_txPsdulengthCtr1_psdulengthctr_MASK(rev)  (0xffff << ACPHY_txPsdulengthCtr1_psdulengthctr_SHIFT(rev))

/* Register ACPHY_txPktLength1 */
#define ACPHY_txPktLength1(rev)                   (ACREV_GE(rev,40) ? 0x02d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x02d : INVALID_ADDRESS)))
#define ACPHY_txPktLength1_txPktLength_SHIFT(rev) 0
#define ACPHY_txPktLength1_txPktLength_MASK(rev)  (0xffff << ACPHY_txPktLength1_txPktLength_SHIFT(rev))

/* Register ACPHY_txPsdulengthCtr2 */
#define ACPHY_txPsdulengthCtr2(rev)                     (ACREV_GE(rev,40) ? 0x02e : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x02e : INVALID_ADDRESS)))
#define ACPHY_txPsdulengthCtr2_psdulengthctr_SHIFT(rev) 0
#define ACPHY_txPsdulengthCtr2_psdulengthctr_MASK(rev)  (0xffff << ACPHY_txPsdulengthCtr2_psdulengthctr_SHIFT(rev))

/* Register ACPHY_txPktLength2 */
#define ACPHY_txPktLength2(rev)                   (ACREV_GE(rev,40) ? 0x02f : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x02f : INVALID_ADDRESS)))
#define ACPHY_txPktLength2_txPktLength_SHIFT(rev) 0
#define ACPHY_txPktLength2_txPktLength_MASK(rev)  (0xffff << ACPHY_txPktLength2_txPktLength_SHIFT(rev))

/* Register ACPHY_TxVhtSigB00 */
#define ACPHY_TxVhtSigB00(rev)             (ACREV_GE(rev,40) ? 0x038 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x038 : INVALID_ADDRESS)))
#define ACPHY_TxVhtSigB00_byte0_SHIFT(rev) 0
#define ACPHY_TxVhtSigB00_byte0_MASK(rev)  (0xffff << ACPHY_TxVhtSigB00_byte0_SHIFT(rev))

/* Register ACPHY_TxVhtSigB10 */
#define ACPHY_TxVhtSigB10(rev)             (ACREV_GE(rev,40) ? 0x039 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x039 : INVALID_ADDRESS)))
#define ACPHY_TxVhtSigB10_byte1_SHIFT(rev) 0
#define ACPHY_TxVhtSigB10_byte1_MASK(rev)  (0xffff << ACPHY_TxVhtSigB10_byte1_SHIFT(rev))

/* Register ACPHY_TxVhtSigB01 */
#define ACPHY_TxVhtSigB01(rev)             (ACREV_GE(rev,40) ? 0x03a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x03a : INVALID_ADDRESS)))
#define ACPHY_TxVhtSigB01_byte0_SHIFT(rev) 0
#define ACPHY_TxVhtSigB01_byte0_MASK(rev)  (0xffff << ACPHY_TxVhtSigB01_byte0_SHIFT(rev))

/* Register ACPHY_TxVhtSigB11 */
#define ACPHY_TxVhtSigB11(rev)             (ACREV_GE(rev,40) ? 0x03b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x03b : INVALID_ADDRESS)))
#define ACPHY_TxVhtSigB11_byte1_SHIFT(rev) 0
#define ACPHY_TxVhtSigB11_byte1_MASK(rev)  (0xffff << ACPHY_TxVhtSigB11_byte1_SHIFT(rev))

/* Register ACPHY_TxVhtSigB02 */
#define ACPHY_TxVhtSigB02(rev)             (ACREV_GE(rev,40) ? 0x03c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x03c : INVALID_ADDRESS)))
#define ACPHY_TxVhtSigB02_byte0_SHIFT(rev) 0
#define ACPHY_TxVhtSigB02_byte0_MASK(rev)  (0xffff << ACPHY_TxVhtSigB02_byte0_SHIFT(rev))

/* Register ACPHY_TxVhtSigB12 */
#define ACPHY_TxVhtSigB12(rev)             (ACREV_GE(rev,40) ? 0x03d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x03d : INVALID_ADDRESS)))
#define ACPHY_TxVhtSigB12_byte1_SHIFT(rev) 0
#define ACPHY_TxVhtSigB12_byte1_MASK(rev)  (0xffff << ACPHY_TxVhtSigB12_byte1_SHIFT(rev))

/* Register ACPHY_TxVhtSigB03 */
#define ACPHY_TxVhtSigB03(rev)             (ACREV_GE(rev,40) ? 0x03e : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x03e : INVALID_ADDRESS)))
#define ACPHY_TxVhtSigB03_byte0_SHIFT(rev) 0
#define ACPHY_TxVhtSigB03_byte0_MASK(rev)  (0xffff << ACPHY_TxVhtSigB03_byte0_SHIFT(rev))

/* Register ACPHY_TxVhtSigB13 */
#define ACPHY_TxVhtSigB13(rev)             (ACREV_GE(rev,40) ? 0x03f : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x03f : INVALID_ADDRESS)))
#define ACPHY_TxVhtSigB13_byte1_SHIFT(rev) 0
#define ACPHY_TxVhtSigB13_byte1_MASK(rev)  (0xffff << ACPHY_TxVhtSigB13_byte1_SHIFT(rev))

/* Register ACPHY_cyclicDelayNsts4_lo */
#define ACPHY_cyclicDelayNsts4_lo(rev)                       (ACREV_GE(rev,40) ? 0x052 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x052 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x052 : INVALID_ADDRESS)))))
#define ACPHY_cyclicDelayNsts4_lo_Nsts4Ant0offset_SHIFT(rev) 0
#define ACPHY_cyclicDelayNsts4_lo_Nsts4Ant0offset_MASK(rev)  (0x1f << ACPHY_cyclicDelayNsts4_lo_Nsts4Ant0offset_SHIFT(rev))
#define ACPHY_cyclicDelayNsts4_lo_Nsts4Ant1offset_SHIFT(rev) 5
#define ACPHY_cyclicDelayNsts4_lo_Nsts4Ant1offset_MASK(rev)  (0x1f << ACPHY_cyclicDelayNsts4_lo_Nsts4Ant1offset_SHIFT(rev))
#define ACPHY_cyclicDelayNsts4_lo_Nsts4Ant2offset_SHIFT(rev) 10
#define ACPHY_cyclicDelayNsts4_lo_Nsts4Ant2offset_MASK(rev)  (0x1f << ACPHY_cyclicDelayNsts4_lo_Nsts4Ant2offset_SHIFT(rev))

/* Register ACPHY_cyclicDelayNsts4_hi */
#define ACPHY_cyclicDelayNsts4_hi(rev)                       (ACREV_GE(rev,40) ? 0x053 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x053 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x053 : INVALID_ADDRESS)))))
#define ACPHY_cyclicDelayNsts4_hi_Nsts4Ant3offset_SHIFT(rev) 0
#define ACPHY_cyclicDelayNsts4_hi_Nsts4Ant3offset_MASK(rev)  (0x1f << ACPHY_cyclicDelayNsts4_hi_Nsts4Ant3offset_SHIFT(rev))

/* Register ACPHY_UlbCtrl_tx */
#define ACPHY_UlbCtrl_tx(rev)                (ACREV_GE(rev,40) ? 0x054 : (ACREV_GE(rev,36) ? 0x051 : (ACREV_GE(rev,33) ? 0x054 : INVALID_ADDRESS)))
#define ACPHY_UlbCtrl_tx_Ulb_en_SHIFT(rev)   0
#define ACPHY_UlbCtrl_tx_Ulb_en_MASK(rev)    (0x1 << ACPHY_UlbCtrl_tx_Ulb_en_SHIFT(rev))
#define ACPHY_UlbCtrl_tx_Ulb_mode_SHIFT(rev) 1
#define ACPHY_UlbCtrl_tx_Ulb_mode_MASK(rev)  (0x3 << ACPHY_UlbCtrl_tx_Ulb_mode_SHIFT(rev))

/* Register ACPHY_TxCtrlWrd0 */
#define ACPHY_TxCtrlWrd0(rev)             (ACREV_GE(rev,40) ? 0x055 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x055 : INVALID_ADDRESS)))
#define ACPHY_TxCtrlWrd0_byte0_SHIFT(rev) 0
#define ACPHY_TxCtrlWrd0_byte0_MASK(rev)  (0xffff << ACPHY_TxCtrlWrd0_byte0_SHIFT(rev))

/* Register ACPHY_TxCtrlWrd1 */
#define ACPHY_TxCtrlWrd1(rev)             (ACREV_GE(rev,40) ? 0x056 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x056 : INVALID_ADDRESS)))
#define ACPHY_TxCtrlWrd1_byte1_SHIFT(rev) 0
#define ACPHY_TxCtrlWrd1_byte1_MASK(rev)  (0xffff << ACPHY_TxCtrlWrd1_byte1_SHIFT(rev))

/* Register ACPHY_TxCtrlWrd2 */
#define ACPHY_TxCtrlWrd2(rev)             (ACREV_GE(rev,40) ? 0x057 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x057 : INVALID_ADDRESS)))
#define ACPHY_TxCtrlWrd2_byte2_SHIFT(rev) 0
#define ACPHY_TxCtrlWrd2_byte2_MASK(rev)  (0xffff << ACPHY_TxCtrlWrd2_byte2_SHIFT(rev))

/* Register ACPHY_TxLsig0 */
#define ACPHY_TxLsig0(rev)             (ACREV_GE(rev,40) ? 0x058 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x058 : INVALID_ADDRESS)))
#define ACPHY_TxLsig0_byte0_SHIFT(rev) 0
#define ACPHY_TxLsig0_byte0_MASK(rev)  (0xffff << ACPHY_TxLsig0_byte0_SHIFT(rev))

/* Register ACPHY_TxLsig1 */
#define ACPHY_TxLsig1(rev)             (ACREV_GE(rev,40) ? 0x059 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x059 : INVALID_ADDRESS)))
#define ACPHY_TxLsig1_byte1_SHIFT(rev) 0
#define ACPHY_TxLsig1_byte1_MASK(rev)  (0xffff << ACPHY_TxLsig1_byte1_SHIFT(rev))

/* Register ACPHY_TxVhtSigA10 */
#define ACPHY_TxVhtSigA10(rev)             (ACREV_GE(rev,40) ? 0x05a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x05a : INVALID_ADDRESS)))
#define ACPHY_TxVhtSigA10_byte0_SHIFT(rev) 0
#define ACPHY_TxVhtSigA10_byte0_MASK(rev)  (0xffff << ACPHY_TxVhtSigA10_byte0_SHIFT(rev))

/* Register ACPHY_TxVhtSigA11 */
#define ACPHY_TxVhtSigA11(rev)             (ACREV_GE(rev,40) ? 0x05b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x05b : INVALID_ADDRESS)))
#define ACPHY_TxVhtSigA11_byte1_SHIFT(rev) 0
#define ACPHY_TxVhtSigA11_byte1_MASK(rev)  (0xffff << ACPHY_TxVhtSigA11_byte1_SHIFT(rev))

/* Register ACPHY_TxVhtSigA20 */
#define ACPHY_TxVhtSigA20(rev)             (ACREV_GE(rev,40) ? 0x05c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x05c : INVALID_ADDRESS)))
#define ACPHY_TxVhtSigA20_byte0_SHIFT(rev) 0
#define ACPHY_TxVhtSigA20_byte0_MASK(rev)  (0xffff << ACPHY_TxVhtSigA20_byte0_SHIFT(rev))

/* Register ACPHY_TxVhtSigA21 */
#define ACPHY_TxVhtSigA21(rev)             (ACREV_GE(rev,40) ? 0x05d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x05d : INVALID_ADDRESS)))
#define ACPHY_TxVhtSigA21_byte1_SHIFT(rev) 0
#define ACPHY_TxVhtSigA21_byte1_MASK(rev)  (0xffff << ACPHY_TxVhtSigA21_byte1_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlDampingThresh */
#define ACPHY_TxPwrCtrlDampingThresh(rev)                                  (ACREV_GE(rev,40) ? 0x07d : INVALID_ADDRESS)
#define ACPHY_TxPwrCtrlDampingThresh_damp_power_delta_thresh_en_SHIFT(rev) 15
#define ACPHY_TxPwrCtrlDampingThresh_damp_power_delta_thresh_en_MASK(rev)  (0x1 << ACPHY_TxPwrCtrlDampingThresh_damp_power_delta_thresh_en_SHIFT(rev))
#define ACPHY_TxPwrCtrlDampingThresh_damp_power_delta_thresh_SHIFT(rev)    0
#define ACPHY_TxPwrCtrlDampingThresh_damp_power_delta_thresh_MASK(rev)     (0xff << ACPHY_TxPwrCtrlDampingThresh_damp_power_delta_thresh_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlGainTblLimit */
#define ACPHY_TxPwrCtrlGainTblLimit(rev)                             (ACREV_GE(rev,40) ? 0x07e : INVALID_ADDRESS)
#define ACPHY_TxPwrCtrlGainTblLimit_txPwrIndexMaxLimit_en_SHIFT(rev) 15
#define ACPHY_TxPwrCtrlGainTblLimit_txPwrIndexMaxLimit_en_MASK(rev)  (0x1 << ACPHY_TxPwrCtrlGainTblLimit_txPwrIndexMaxLimit_en_SHIFT(rev))
#define ACPHY_TxPwrCtrlGainTblLimit_txPwrIndexMaxLimit_SHIFT(rev)    0
#define ACPHY_TxPwrCtrlGainTblLimit_txPwrIndexMaxLimit_MASK(rev)     (0xff << ACPHY_TxPwrCtrlGainTblLimit_txPwrIndexMaxLimit_SHIFT(rev))

/* Register ACPHY_obssreg0_c0 */
#define ACPHY_obssreg0_c0(rev)                   (ACREV_GE(rev,40) ? 0x130 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x130 : INVALID_ADDRESS)))
#define ACPHY_obssreg0_c0_obssreg0_c0_SHIFT(rev) 0
#define ACPHY_obssreg0_c0_obssreg0_c0_MASK(rev)  (0x3ff << ACPHY_obssreg0_c0_obssreg0_c0_SHIFT(rev))

/* Register ACPHY_obssreg0_c10 */
#define ACPHY_obssreg0_c10(rev)                    (ACREV_GE(rev,40) ? 0x131 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x131 : INVALID_ADDRESS)))
#define ACPHY_obssreg0_c10_obssreg0_c10_SHIFT(rev) 0
#define ACPHY_obssreg0_c10_obssreg0_c10_MASK(rev)  (0x3ff << ACPHY_obssreg0_c10_obssreg0_c10_SHIFT(rev))

/* Register ACPHY_obssreg0_c11 */
#define ACPHY_obssreg0_c11(rev)                    (ACREV_GE(rev,40) ? 0x132 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x132 : INVALID_ADDRESS)))
#define ACPHY_obssreg0_c11_obssreg0_c11_SHIFT(rev) 0
#define ACPHY_obssreg0_c11_obssreg0_c11_MASK(rev)  (0x3ff << ACPHY_obssreg0_c11_obssreg0_c11_SHIFT(rev))

/* Register ACPHY_obssreg0_c20 */
#define ACPHY_obssreg0_c20(rev)                    (ACREV_GE(rev,40) ? 0x133 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x133 : INVALID_ADDRESS)))
#define ACPHY_obssreg0_c20_obssreg0_c20_SHIFT(rev) 0
#define ACPHY_obssreg0_c20_obssreg0_c20_MASK(rev)  (0x3ff << ACPHY_obssreg0_c20_obssreg0_c20_SHIFT(rev))

/* Register ACPHY_obssreg0_c21 */
#define ACPHY_obssreg0_c21(rev)                    (ACREV_GE(rev,40) ? 0x134 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x134 : INVALID_ADDRESS)))
#define ACPHY_obssreg0_c21_obssreg0_c21_SHIFT(rev) 0
#define ACPHY_obssreg0_c21_obssreg0_c21_MASK(rev)  (0x3ff << ACPHY_obssreg0_c21_obssreg0_c21_SHIFT(rev))

/* Register ACPHY_obssreg1_c0 */
#define ACPHY_obssreg1_c0(rev)                   (ACREV_GE(rev,40) ? 0x135 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x135 : INVALID_ADDRESS)))
#define ACPHY_obssreg1_c0_obssreg1_c0_SHIFT(rev) 0
#define ACPHY_obssreg1_c0_obssreg1_c0_MASK(rev)  (0x3ff << ACPHY_obssreg1_c0_obssreg1_c0_SHIFT(rev))

/* Register ACPHY_obssreg1_c10 */
#define ACPHY_obssreg1_c10(rev)                    (ACREV_GE(rev,40) ? 0x136 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x136 : INVALID_ADDRESS)))
#define ACPHY_obssreg1_c10_obssreg1_c10_SHIFT(rev) 0
#define ACPHY_obssreg1_c10_obssreg1_c10_MASK(rev)  (0x3ff << ACPHY_obssreg1_c10_obssreg1_c10_SHIFT(rev))

/* Register ACPHY_obssreg1_c11 */
#define ACPHY_obssreg1_c11(rev)                    (ACREV_GE(rev,40) ? 0x137 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x137 : INVALID_ADDRESS)))
#define ACPHY_obssreg1_c11_obssreg1_c11_SHIFT(rev) 0
#define ACPHY_obssreg1_c11_obssreg1_c11_MASK(rev)  (0x3ff << ACPHY_obssreg1_c11_obssreg1_c11_SHIFT(rev))

/* Register ACPHY_obssreg1_c20 */
#define ACPHY_obssreg1_c20(rev)                    (ACREV_GE(rev,40) ? 0x138 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x138 : INVALID_ADDRESS)))
#define ACPHY_obssreg1_c20_obssreg1_c20_SHIFT(rev) 0
#define ACPHY_obssreg1_c20_obssreg1_c20_MASK(rev)  (0x3ff << ACPHY_obssreg1_c20_obssreg1_c20_SHIFT(rev))

/* Register ACPHY_obssreg1_c21_ */
#define ACPHY_obssreg1_c21_(rev)                    (ACREV_GE(rev,40) ? 0x139 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x139 : INVALID_ADDRESS)))
#define ACPHY_obssreg1_c21__obssreg1_c21_SHIFT(rev) 0
#define ACPHY_obssreg1_c21__obssreg1_c21_MASK(rev)  (0x3ff << ACPHY_obssreg1_c21__obssreg1_c21_SHIFT(rev))

/* Register ACPHY_PhyStatsFreqEstSeg1 */
#define ACPHY_PhyStatsFreqEstSeg1(rev)               (ACREV_GE(rev,40) ? 0x159 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x159 : INVALID_ADDRESS)))
#define ACPHY_PhyStatsFreqEstSeg1_FreqEst_SHIFT(rev) 0
#define ACPHY_PhyStatsFreqEstSeg1_FreqEst_MASK(rev)  (0xffff << ACPHY_PhyStatsFreqEstSeg1_FreqEst_SHIFT(rev))

/* Register ACPHY_FCBSstallCtrl */
#define ACPHY_FCBSstallCtrl(rev)                           (ACREV_GE(rev,40) ? 0x1af : (ACREV_GE(rev,36) ? 0x203 : INVALID_ADDRESS))
#define ACPHY_FCBSstallCtrl_disable_stalls_FCBS_SHIFT(rev) 0
#define ACPHY_FCBSstallCtrl_disable_stalls_FCBS_MASK(rev)  (0x1 << ACPHY_FCBSstallCtrl_disable_stalls_FCBS_SHIFT(rev))

/* Register ACPHY_PHY1_Clock_Root_Gating_Control */
#define ACPHY_PHY1_Clock_Root_Gating_Control(rev)                              (ACREV_GE(rev,40) ? 0x1ff : INVALID_ADDRESS)
#define ACPHY_PHY1_Clock_Root_Gating_Control_PHY1_listen_root_gating_enable_SHIFT(rev) 0
#define ACPHY_PHY1_Clock_Root_Gating_Control_PHY1_listen_root_gating_enable_MASK(rev) (0x1 << ACPHY_PHY1_Clock_Root_Gating_Control_PHY1_listen_root_gating_enable_SHIFT(rev))
#define ACPHY_PHY1_Clock_Root_Gating_Control_PHY1_demod_root_gating_enable_SHIFT(rev) 1
#define ACPHY_PHY1_Clock_Root_Gating_Control_PHY1_demod_root_gating_enable_MASK(rev) (0x1 << ACPHY_PHY1_Clock_Root_Gating_Control_PHY1_demod_root_gating_enable_SHIFT(rev))
#define ACPHY_PHY1_Clock_Root_Gating_Control_PHY1_root_gating_tail_len_SHIFT(rev) 2
#define ACPHY_PHY1_Clock_Root_Gating_Control_PHY1_root_gating_tail_len_MASK(rev) (0xff << ACPHY_PHY1_Clock_Root_Gating_Control_PHY1_root_gating_tail_len_SHIFT(rev))

/* Register ACPHY_pktproc_state_match0 */
#define ACPHY_pktproc_state_match0(rev)                  (ACREV_GE(rev,40) ? 0x203 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x203 : INVALID_ADDRESS)))
#define ACPHY_pktproc_state_match0_from_state_SHIFT(rev) 0
#define ACPHY_pktproc_state_match0_from_state_MASK(rev)  (0x1f << ACPHY_pktproc_state_match0_from_state_SHIFT(rev))
#define ACPHY_pktproc_state_match0_to_state_SHIFT(rev)   8
#define ACPHY_pktproc_state_match0_to_state_MASK(rev)    (0x1f << ACPHY_pktproc_state_match0_to_state_SHIFT(rev))
#define ACPHY_pktproc_state_match0_enable_SHIFT(rev)     15
#define ACPHY_pktproc_state_match0_enable_MASK(rev)      (0x1 << ACPHY_pktproc_state_match0_enable_SHIFT(rev))

/* Register ACPHY_pktproc_state_match1 */
#define ACPHY_pktproc_state_match1(rev)                  (ACREV_GE(rev,40) ? 0x204 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x204 : INVALID_ADDRESS)))
#define ACPHY_pktproc_state_match1_from_state_SHIFT(rev) 0
#define ACPHY_pktproc_state_match1_from_state_MASK(rev)  (0x1f << ACPHY_pktproc_state_match1_from_state_SHIFT(rev))
#define ACPHY_pktproc_state_match1_to_state_SHIFT(rev)   8
#define ACPHY_pktproc_state_match1_to_state_MASK(rev)    (0x1f << ACPHY_pktproc_state_match1_to_state_SHIFT(rev))
#define ACPHY_pktproc_state_match1_enable_SHIFT(rev)     15
#define ACPHY_pktproc_state_match1_enable_MASK(rev)      (0x1 << ACPHY_pktproc_state_match1_enable_SHIFT(rev))

/* Register ACPHY_pktproc_state_match2 */
#define ACPHY_pktproc_state_match2(rev)                  (ACREV_GE(rev,40) ? 0x205 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x205 : INVALID_ADDRESS)))
#define ACPHY_pktproc_state_match2_from_state_SHIFT(rev) 0
#define ACPHY_pktproc_state_match2_from_state_MASK(rev)  (0x1f << ACPHY_pktproc_state_match2_from_state_SHIFT(rev))
#define ACPHY_pktproc_state_match2_to_state_SHIFT(rev)   8
#define ACPHY_pktproc_state_match2_to_state_MASK(rev)    (0x1f << ACPHY_pktproc_state_match2_to_state_SHIFT(rev))
#define ACPHY_pktproc_state_match2_enable_SHIFT(rev)     15
#define ACPHY_pktproc_state_match2_enable_MASK(rev)      (0x1 << ACPHY_pktproc_state_match2_enable_SHIFT(rev))

/* Register ACPHY_pktproc_state_match3 */
#define ACPHY_pktproc_state_match3(rev)                  (ACREV_GE(rev,40) ? 0x206 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x206 : INVALID_ADDRESS)))
#define ACPHY_pktproc_state_match3_from_state_SHIFT(rev) 0
#define ACPHY_pktproc_state_match3_from_state_MASK(rev)  (0x1f << ACPHY_pktproc_state_match3_from_state_SHIFT(rev))
#define ACPHY_pktproc_state_match3_to_state_SHIFT(rev)   8
#define ACPHY_pktproc_state_match3_to_state_MASK(rev)    (0x1f << ACPHY_pktproc_state_match3_to_state_SHIFT(rev))
#define ACPHY_pktproc_state_match3_enable_SHIFT(rev)     15
#define ACPHY_pktproc_state_match3_enable_MASK(rev)      (0x1 << ACPHY_pktproc_state_match3_enable_SHIFT(rev))

/* Register ACPHY_pktproc_state_match4 */
#define ACPHY_pktproc_state_match4(rev)                  (ACREV_GE(rev,40) ? 0x207 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x207 : INVALID_ADDRESS)))
#define ACPHY_pktproc_state_match4_from_state_SHIFT(rev) 0
#define ACPHY_pktproc_state_match4_from_state_MASK(rev)  (0x1f << ACPHY_pktproc_state_match4_from_state_SHIFT(rev))
#define ACPHY_pktproc_state_match4_to_state_SHIFT(rev)   8
#define ACPHY_pktproc_state_match4_to_state_MASK(rev)    (0x1f << ACPHY_pktproc_state_match4_to_state_SHIFT(rev))
#define ACPHY_pktproc_state_match4_enable_SHIFT(rev)     15
#define ACPHY_pktproc_state_match4_enable_MASK(rev)      (0x1 << ACPHY_pktproc_state_match4_enable_SHIFT(rev))

/* Register ACPHY_pktproc_state_match5 */
#define ACPHY_pktproc_state_match5(rev)                  (ACREV_GE(rev,40) ? 0x208 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x208 : INVALID_ADDRESS)))
#define ACPHY_pktproc_state_match5_from_state_SHIFT(rev) 0
#define ACPHY_pktproc_state_match5_from_state_MASK(rev)  (0x1f << ACPHY_pktproc_state_match5_from_state_SHIFT(rev))
#define ACPHY_pktproc_state_match5_to_state_SHIFT(rev)   8
#define ACPHY_pktproc_state_match5_to_state_MASK(rev)    (0x1f << ACPHY_pktproc_state_match5_to_state_SHIFT(rev))
#define ACPHY_pktproc_state_match5_enable_SHIFT(rev)     15
#define ACPHY_pktproc_state_match5_enable_MASK(rev)      (0x1 << ACPHY_pktproc_state_match5_enable_SHIFT(rev))

/* Register ACPHY_pktproc_state_match6 */
#define ACPHY_pktproc_state_match6(rev)                  (ACREV_GE(rev,40) ? 0x209 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x209 : INVALID_ADDRESS)))
#define ACPHY_pktproc_state_match6_from_state_SHIFT(rev) 0
#define ACPHY_pktproc_state_match6_from_state_MASK(rev)  (0x1f << ACPHY_pktproc_state_match6_from_state_SHIFT(rev))
#define ACPHY_pktproc_state_match6_to_state_SHIFT(rev)   8
#define ACPHY_pktproc_state_match6_to_state_MASK(rev)    (0x1f << ACPHY_pktproc_state_match6_to_state_SHIFT(rev))
#define ACPHY_pktproc_state_match6_enable_SHIFT(rev)     15
#define ACPHY_pktproc_state_match6_enable_MASK(rev)      (0x1 << ACPHY_pktproc_state_match6_enable_SHIFT(rev))

/* Register ACPHY_pktproc_state_match7 */
#define ACPHY_pktproc_state_match7(rev)                  (ACREV_GE(rev,40) ? 0x20a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x20a : INVALID_ADDRESS)))
#define ACPHY_pktproc_state_match7_from_state_SHIFT(rev) 0
#define ACPHY_pktproc_state_match7_from_state_MASK(rev)  (0x1f << ACPHY_pktproc_state_match7_from_state_SHIFT(rev))
#define ACPHY_pktproc_state_match7_to_state_SHIFT(rev)   8
#define ACPHY_pktproc_state_match7_to_state_MASK(rev)    (0x1f << ACPHY_pktproc_state_match7_to_state_SHIFT(rev))
#define ACPHY_pktproc_state_match7_enable_SHIFT(rev)     15
#define ACPHY_pktproc_state_match7_enable_MASK(rev)      (0x1 << ACPHY_pktproc_state_match7_enable_SHIFT(rev))

/* Register ACPHY_pktproc_state_match_ctrl */
#define ACPHY_pktproc_state_match_ctrl(rev)                        (ACREV_GE(rev,40) ? 0x20b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x20b : INVALID_ADDRESS)))
#define ACPHY_pktproc_state_match_ctrl_stop_vasip_clock_SHIFT(rev) 15
#define ACPHY_pktproc_state_match_ctrl_stop_vasip_clock_MASK(rev)  (0x1 << ACPHY_pktproc_state_match_ctrl_stop_vasip_clock_SHIFT(rev))
#define ACPHY_pktproc_state_match_ctrl_dbgstate_enable_SHIFT(rev)  14
#define ACPHY_pktproc_state_match_ctrl_dbgstate_enable_MASK(rev)   (0x1 << ACPHY_pktproc_state_match_ctrl_dbgstate_enable_SHIFT(rev))
#define ACPHY_pktproc_state_match_ctrl_dbgstate_SHIFT(rev)         8
#define ACPHY_pktproc_state_match_ctrl_dbgstate_MASK(rev)          (0x1f << ACPHY_pktproc_state_match_ctrl_dbgstate_SHIFT(rev))
#define ACPHY_pktproc_state_match_ctrl_clear_status_SHIFT(rev)     0
#define ACPHY_pktproc_state_match_ctrl_clear_status_MASK(rev)      (0xff << ACPHY_pktproc_state_match_ctrl_clear_status_SHIFT(rev))

/* Register ACPHY_pktproc_state_match_status */
#define ACPHY_pktproc_state_match_status(rev)           (ACREV_GE(rev,40) ? 0x20c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x20c : INVALID_ADDRESS)))
#define ACPHY_pktproc_state_match_status_stm_SHIFT(rev) 0
#define ACPHY_pktproc_state_match_status_stm_MASK(rev)  (0xff << ACPHY_pktproc_state_match_status_stm_SHIFT(rev))

/* Register ACPHY_DcFiltAddressExt */
#define ACPHY_DcFiltAddressExt(rev)                               (ACREV_GE(rev,40) ? 0x21a : INVALID_ADDRESS)
#define ACPHY_DcFiltAddressExt_dc_accum_wait_extention_SHIFT(rev) 0
#define ACPHY_DcFiltAddressExt_dc_accum_wait_extention_MASK(rev)  (0x7f << ACPHY_DcFiltAddressExt_dc_accum_wait_extention_SHIFT(rev))
#define ACPHY_DcFiltAddressExt_dc_s2_bnd_start_SHIFT(rev)         7
#define ACPHY_DcFiltAddressExt_dc_s2_bnd_start_MASK(rev)          (0x7f << ACPHY_DcFiltAddressExt_dc_s2_bnd_start_SHIFT(rev))

/* Register ACPHY_DcFiltAddressExt1 */
#define ACPHY_DcFiltAddressExt1(rev)                       (ACREV_GE(rev,40) ? 0x21b : INVALID_ADDRESS)
#define ACPHY_DcFiltAddressExt1_dc_s1_bnd_start_SHIFT(rev) 0
#define ACPHY_DcFiltAddressExt1_dc_s1_bnd_start_MASK(rev)  (0xff << ACPHY_DcFiltAddressExt1_dc_s1_bnd_start_SHIFT(rev))
#define ACPHY_DcFiltAddressExt1_dc_s1_bnd_end_SHIFT(rev)   8
#define ACPHY_DcFiltAddressExt1_dc_s1_bnd_end_MASK(rev)    (0x7f << ACPHY_DcFiltAddressExt1_dc_s1_bnd_end_SHIFT(rev))

/* Register ACPHY_DcFiltAddressExt2 */
#define ACPHY_DcFiltAddressExt2(rev)                         (ACREV_GE(rev,40) ? 0x21c : INVALID_ADDRESS)
#define ACPHY_DcFiltAddressExt2_dc_scaling_factor_SHIFT(rev) 0
#define ACPHY_DcFiltAddressExt2_dc_scaling_factor_MASK(rev)  (0xff << ACPHY_DcFiltAddressExt2_dc_scaling_factor_SHIFT(rev))

/* Register ACPHY_RadarMisc */
#define ACPHY_RadarMisc(rev)                              (ACREV_GE(rev,40) ? 0x25a : INVALID_ADDRESS)
#define ACPHY_RadarMisc_radarDin_bypass_dcfilt_SHIFT(rev) 0
#define ACPHY_RadarMisc_radarDin_bypass_dcfilt_MASK(rev)  (0x1 << ACPHY_RadarMisc_radarDin_bypass_dcfilt_SHIFT(rev))

/* Register ACPHY_RadarSubBandConfig1 */
#define ACPHY_RadarSubBandConfig1(rev)                                         (ACREV_GE(rev,40) ? 0x269 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x269 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x269 : INVALID_ADDRESS)))))
#define ACPHY_RadarSubBandConfig1_f_carr_est_en_SHIFT(rev)                     0
#define ACPHY_RadarSubBandConfig1_f_carr_est_en_MASK(rev)                      (0x1 << ACPHY_RadarSubBandConfig1_f_carr_est_en_SHIFT(rev))
#define ACPHY_RadarSubBandConfig1_bypass_iir2_en_SHIFT(rev)                    1
#define ACPHY_RadarSubBandConfig1_bypass_iir2_en_MASK(rev)                     (0x1 << ACPHY_RadarSubBandConfig1_bypass_iir2_en_SHIFT(rev))
#define ACPHY_RadarSubBandConfig1_missed_most_of_pulse_thresh_ratio_SHIFT(rev) 2
#define ACPHY_RadarSubBandConfig1_missed_most_of_pulse_thresh_ratio_MASK(rev)  (0x3 << ACPHY_RadarSubBandConfig1_missed_most_of_pulse_thresh_ratio_SHIFT(rev))
#define ACPHY_RadarSubBandConfig1_est_too_short_thresh_ratio_SHIFT(rev)        4
#define ACPHY_RadarSubBandConfig1_est_too_short_thresh_ratio_MASK(rev)         (0x3 << ACPHY_RadarSubBandConfig1_est_too_short_thresh_ratio_SHIFT(rev))
#define ACPHY_RadarSubBandConfig1_single_pulse_thresh_us_SHIFT(rev)            6
#define ACPHY_RadarSubBandConfig1_single_pulse_thresh_us_MASK(rev)             (0x3 << ACPHY_RadarSubBandConfig1_single_pulse_thresh_us_SHIFT(rev))
#define ACPHY_RadarSubBandConfig1_close_to_DC_thresh_SHIFT(rev)                8
#define ACPHY_RadarSubBandConfig1_close_to_DC_thresh_MASK(rev)                 (ACREV_GE(rev,33) ? (0x1f << ACPHY_RadarSubBandConfig1_close_to_DC_thresh_SHIFT(rev)) : (0xf << ACPHY_RadarSubBandConfig1_close_to_DC_thresh_SHIFT(rev)))

/* Register ACPHY_RadarSubBandConfig2 */
#define ACPHY_RadarSubBandConfig2(rev)                               (ACREV_GE(rev,40) ? 0x26a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x26a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x26a : INVALID_ADDRESS)))))
#define ACPHY_RadarSubBandConfig2_stat_thresh_SHIFT(rev)             0
#define ACPHY_RadarSubBandConfig2_stat_thresh_MASK(rev)              (0x1f << ACPHY_RadarSubBandConfig2_stat_thresh_SHIFT(rev))
#define ACPHY_RadarSubBandConfig2_stat_thresh_close_DC_SHIFT(rev)    5
#define ACPHY_RadarSubBandConfig2_stat_thresh_close_DC_MASK(rev)     (0x3f << ACPHY_RadarSubBandConfig2_stat_thresh_close_DC_SHIFT(rev))
#define ACPHY_RadarSubBandConfig2_phase_est_stable_thresh_SHIFT(rev) 11
#define ACPHY_RadarSubBandConfig2_phase_est_stable_thresh_MASK(rev)  (0xf << ACPHY_RadarSubBandConfig2_phase_est_stable_thresh_SHIFT(rev))

/* Register ACPHY_RadarSubBandConfig3 */
#define ACPHY_RadarSubBandConfig3(rev)                                 (ACREV_GE(rev,40) ? 0x26b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x26b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x26b : INVALID_ADDRESS)))))
#define ACPHY_RadarSubBandConfig3_phase_jump_thresh_SHIFT(rev)         0
#define ACPHY_RadarSubBandConfig3_phase_jump_thresh_MASK(rev)          (0xf << ACPHY_RadarSubBandConfig3_phase_jump_thresh_SHIFT(rev))
#define ACPHY_RadarSubBandConfig3_time4_bound_for_jump_indx_SHIFT(rev) 4
#define ACPHY_RadarSubBandConfig3_time4_bound_for_jump_indx_MASK(rev)  (0x3 << ACPHY_RadarSubBandConfig3_time4_bound_for_jump_indx_SHIFT(rev))
#define ACPHY_RadarSubBandConfig3_jump_point_indx_start_SHIFT(rev)     6
#define ACPHY_RadarSubBandConfig3_jump_point_indx_start_MASK(rev)      (0x3 << ACPHY_RadarSubBandConfig3_jump_point_indx_start_SHIFT(rev))
#define ACPHY_RadarSubBandConfig3_multi_jump_det_en_SHIFT(rev)         8
#define ACPHY_RadarSubBandConfig3_multi_jump_det_en_MASK(rev)          (0x1 << ACPHY_RadarSubBandConfig3_multi_jump_det_en_SHIFT(rev))
#define ACPHY_RadarSubBandConfig3_phase_jump_cnt_ratio_SHIFT(rev)      9
#define ACPHY_RadarSubBandConfig3_phase_jump_cnt_ratio_MASK(rev)       (0xf << ACPHY_RadarSubBandConfig3_phase_jump_cnt_ratio_SHIFT(rev))
#define ACPHY_RadarSubBandConfig3_fake_jump_det_en_SHIFT(rev)          13
#define ACPHY_RadarSubBandConfig3_fake_jump_det_en_MASK(rev)           (0x1 << ACPHY_RadarSubBandConfig3_fake_jump_det_en_SHIFT(rev))

/* Register ACPHY_RadarSubBandConfig4 */
#define ACPHY_RadarSubBandConfig4(rev)                               (ACREV_GE(rev,40) ? 0x26c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x26c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x26c : INVALID_ADDRESS)))))
#define ACPHY_RadarSubBandConfig4_pos_bandedge_det_en_SHIFT(rev)     0
#define ACPHY_RadarSubBandConfig4_pos_bandedge_det_en_MASK(rev)      (0x1 << ACPHY_RadarSubBandConfig4_pos_bandedge_det_en_SHIFT(rev))
#define ACPHY_RadarSubBandConfig4_pos_bandedge_phase_th_SHIFT(rev)   1
#define ACPHY_RadarSubBandConfig4_pos_bandedge_phase_th_MASK(rev)    (0xf << ACPHY_RadarSubBandConfig4_pos_bandedge_phase_th_SHIFT(rev))
#define ACPHY_RadarSubBandConfig4_pos_bandedge_time4_th_SHIFT(rev)   5
#define ACPHY_RadarSubBandConfig4_pos_bandedge_time4_th_MASK(rev)    (0xf << ACPHY_RadarSubBandConfig4_pos_bandedge_time4_th_SHIFT(rev))
#define ACPHY_RadarSubBandConfig4_pos_bandedge_th01_scale_SHIFT(rev) 9
#define ACPHY_RadarSubBandConfig4_pos_bandedge_th01_scale_MASK(rev)  (0xf << ACPHY_RadarSubBandConfig4_pos_bandedge_th01_scale_SHIFT(rev))

/* Register ACPHY_RadarSubBandConfig5 */
#define ACPHY_RadarSubBandConfig5(rev)                             (ACREV_GE(rev,40) ? 0x26d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x26d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x26d : INVALID_ADDRESS)))))
#define ACPHY_RadarSubBandConfig5_fifo_sel_SHIFT(rev)              0
#define ACPHY_RadarSubBandConfig5_fifo_sel_MASK(rev)               (0x1 << ACPHY_RadarSubBandConfig5_fifo_sel_SHIFT(rev))
#define ACPHY_RadarSubBandConfig5_not_radar_pw_thresh_SHIFT(rev)   1
#define ACPHY_RadarSubBandConfig5_not_radar_pw_thresh_MASK(rev)    (0x7 << ACPHY_RadarSubBandConfig5_not_radar_pw_thresh_SHIFT(rev))
#define ACPHY_RadarSubBandConfig5_not_radar_stat_thresh_SHIFT(rev) 4
#define ACPHY_RadarSubBandConfig5_not_radar_stat_thresh_MASK(rev)  (0x3f << ACPHY_RadarSubBandConfig5_not_radar_stat_thresh_SHIFT(rev))
#define ACPHY_RadarSubBandConfig5_not_radar_thresh_SHIFT(rev)      10
#define ACPHY_RadarSubBandConfig5_not_radar_thresh_MASK(rev)       (0x7 << ACPHY_RadarSubBandConfig5_not_radar_thresh_SHIFT(rev))

/* Register ACPHY_RadarDetectConfig3 */
#define ACPHY_RadarDetectConfig3(rev)                        (ACREV_GE(rev,40) ? 0x26e : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x26e : INVALID_ADDRESS)))
#define ACPHY_RadarDetectConfig3_scan_mode_SHIFT(rev)        0
#define ACPHY_RadarDetectConfig3_scan_mode_MASK(rev)         (0x1 << ACPHY_RadarDetectConfig3_scan_mode_SHIFT(rev))
#define ACPHY_RadarDetectConfig3_gain_override_en_SHIFT(rev) 3
#define ACPHY_RadarDetectConfig3_gain_override_en_MASK(rev)  (0x1 << ACPHY_RadarDetectConfig3_gain_override_en_SHIFT(rev))
#define ACPHY_RadarDetectConfig3_sat_gain_th_SHIFT(rev)      4
#define ACPHY_RadarDetectConfig3_sat_gain_th_MASK(rev)       (0xf << ACPHY_RadarDetectConfig3_sat_gain_th_SHIFT(rev))
#define ACPHY_RadarDetectConfig3_sat_pwr_th_SHIFT(rev)       8
#define ACPHY_RadarDetectConfig3_sat_pwr_th_MASK(rev)        (0x7 << ACPHY_RadarDetectConfig3_sat_pwr_th_SHIFT(rev))
#define ACPHY_RadarDetectConfig3_sat_inst_pwr_th_SHIFT(rev)  11
#define ACPHY_RadarDetectConfig3_sat_inst_pwr_th_MASK(rev)   (0x1f << ACPHY_RadarDetectConfig3_sat_inst_pwr_th_SHIFT(rev))

/* Register ACPHY_RadarGainOverride */
#define ACPHY_RadarGainOverride(rev)                         (ACREV_GE(rev,40) ? 0x26f : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x26f : INVALID_ADDRESS)))
#define ACPHY_RadarGainOverride_gain_override_val_SHIFT(rev) 0
#define ACPHY_RadarGainOverride_gain_override_val_MASK(rev)  (0x1ff << ACPHY_RadarGainOverride_gain_override_val_SHIFT(rev))
#define ACPHY_RadarGainOverride_loss_override_val_SHIFT(rev) 9
#define ACPHY_RadarGainOverride_loss_override_val_MASK(rev)  (0x7f << ACPHY_RadarGainOverride_loss_override_val_SHIFT(rev))

/* Register ACPHY_chnsmCtr20 */
#define ACPHY_chnsmCtr20(rev)                           (ACREV_GE(rev,40) ? 0x2af : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x2af : INVALID_ADDRESS)))
#define ACPHY_chnsmCtr20_scaleTerm_man_SHIFT(rev)       0
#define ACPHY_chnsmCtr20_scaleTerm_man_MASK(rev)        (0x3f << ACPHY_chnsmCtr20_scaleTerm_man_SHIFT(rev))
#define ACPHY_chnsmCtr20_scaleTerm_exp_SHIFT(rev)       6
#define ACPHY_chnsmCtr20_scaleTerm_exp_MASK(rev)        (0xff << ACPHY_chnsmCtr20_scaleTerm_exp_SHIFT(rev))
#define ACPHY_chnsmCtr20_scaleTerm_override_SHIFT(rev)  14
#define ACPHY_chnsmCtr20_scaleTerm_override_MASK(rev)   (0x1 << ACPHY_chnsmCtr20_scaleTerm_override_SHIFT(rev))
#define ACPHY_chnsmCtr20_force_all_cores_run_SHIFT(rev) 15
#define ACPHY_chnsmCtr20_force_all_cores_run_MASK(rev)  (0x1 << ACPHY_chnsmCtr20_force_all_cores_run_SHIFT(rev))

/* Register ACPHY_LDPCSpacing */
#define ACPHY_LDPCSpacing(rev)                      (ACREV_GE(rev,40) ? 0x2bc : INVALID_ADDRESS)
#define ACPHY_LDPCSpacing_llrSpacing_20_SHIFT(rev)  0
#define ACPHY_LDPCSpacing_llrSpacing_20_MASK(rev)   (0xf << ACPHY_LDPCSpacing_llrSpacing_20_SHIFT(rev))
#define ACPHY_LDPCSpacing_llrSpacing_40_SHIFT(rev)  4
#define ACPHY_LDPCSpacing_llrSpacing_40_MASK(rev)   (0xf << ACPHY_LDPCSpacing_llrSpacing_40_SHIFT(rev))
#define ACPHY_LDPCSpacing_llrSpacing_80_SHIFT(rev)  8
#define ACPHY_LDPCSpacing_llrSpacing_80_MASK(rev)   (0xf << ACPHY_LDPCSpacing_llrSpacing_80_SHIFT(rev))
#define ACPHY_LDPCSpacing_llrSpacing_160_SHIFT(rev) 12
#define ACPHY_LDPCSpacing_llrSpacing_160_MASK(rev)  (0xf << ACPHY_LDPCSpacing_llrSpacing_160_SHIFT(rev))

/* Register ACPHY_LDPCmarginCycles */
#define ACPHY_LDPCmarginCycles(rev)                    (ACREV_GE(rev,40) ? 0x2bd : INVALID_ADDRESS)
#define ACPHY_LDPCmarginCycles_marginCycles_SHIFT(rev) 0
#define ACPHY_LDPCmarginCycles_marginCycles_MASK(rev)  (0xff << ACPHY_LDPCmarginCycles_marginCycles_SHIFT(rev))

/* Register ACPHY_LDPCsymOffset */
#define ACPHY_LDPCsymOffset(rev)                   (ACREV_GE(rev,40) ? 0x2be : INVALID_ADDRESS)
#define ACPHY_LDPCsymOffset_symOffset_0_SHIFT(rev) 0
#define ACPHY_LDPCsymOffset_symOffset_0_MASK(rev)  (0x3ff << ACPHY_LDPCsymOffset_symOffset_0_SHIFT(rev))

/* Register ACPHY_PhyStatsMcsSqCore3 */
#define ACPHY_PhyStatsMcsSqCore3(rev)                  (ACREV_GE(rev,40) ? 0x2cb : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x2cb : INVALID_ADDRESS)))
#define ACPHY_PhyStatsMcsSqCore3_mcsSqCore0_SHIFT(rev) 0
#define ACPHY_PhyStatsMcsSqCore3_mcsSqCore0_MASK(rev)  (0xfff << ACPHY_PhyStatsMcsSqCore3_mcsSqCore0_SHIFT(rev))

/* Register ACPHY_NoiseVarDbg4 */
#define ACPHY_NoiseVarDbg4(rev)                           (ACREV_GE(rev,40) ? 0x2cc : INVALID_ADDRESS)
#define ACPHY_NoiseVarDbg4_mu_total_nss_SHIFT(rev)        0
#define ACPHY_NoiseVarDbg4_mu_total_nss_MASK(rev)         (0x7 << ACPHY_NoiseVarDbg4_mu_total_nss_SHIFT(rev))
#define ACPHY_NoiseVarDbg4_interf_nss_SHIFT(rev)          3
#define ACPHY_NoiseVarDbg4_interf_nss_MASK(rev)           (0x7 << ACPHY_NoiseVarDbg4_interf_nss_SHIFT(rev))
#define ACPHY_NoiseVarDbg4_threshCheckPass_SHIFT(rev)     6
#define ACPHY_NoiseVarDbg4_threshCheckPass_MASK(rev)      (0x1 << ACPHY_NoiseVarDbg4_threshCheckPass_SHIFT(rev))
#define ACPHY_NoiseVarDbg4_enableNvarShaping_SHIFT(rev)   7
#define ACPHY_NoiseVarDbg4_enableNvarShaping_MASK(rev)    (0x1 << ACPHY_NoiseVarDbg4_enableNvarShaping_SHIFT(rev))
#define ACPHY_NoiseVarDbg4_enableTwoRxMUWhiten_SHIFT(rev) 8
#define ACPHY_NoiseVarDbg4_enableTwoRxMUWhiten_MASK(rev)  (0x1 << ACPHY_NoiseVarDbg4_enableTwoRxMUWhiten_SHIFT(rev))

/* Register ACPHY_NoiseVarDbg5 */
#define ACPHY_NoiseVarDbg5(rev)                          (ACREV_GE(rev,40) ? 0x2cd : INVALID_ADDRESS)
#define ACPHY_NoiseVarDbg5_WhitenBailCnt_WaSq_SHIFT(rev) 0
#define ACPHY_NoiseVarDbg5_WhitenBailCnt_WaSq_MASK(rev)  (0x1ff << ACPHY_NoiseVarDbg5_WhitenBailCnt_WaSq_SHIFT(rev))

/* Register ACPHY_NoiseVarDbg6 */
#define ACPHY_NoiseVarDbg6(rev)                           (ACREV_GE(rev,40) ? 0x2ce : INVALID_ADDRESS)
#define ACPHY_NoiseVarDbg6_WhitenBailCnt_WNvar_SHIFT(rev) 0
#define ACPHY_NoiseVarDbg6_WhitenBailCnt_WNvar_MASK(rev)  (0x1ff << ACPHY_NoiseVarDbg6_WhitenBailCnt_WNvar_SHIFT(rev))

/* Register ACPHY_NoiseVarDbg7 */
#define ACPHY_NoiseVarDbg7(rev)                           (ACREV_GE(rev,40) ? 0x2cf : INVALID_ADDRESS)
#define ACPHY_NoiseVarDbg7_WhitenBailCnt_total_SHIFT(rev) 0
#define ACPHY_NoiseVarDbg7_WhitenBailCnt_total_MASK(rev)  (0x1ff << ACPHY_NoiseVarDbg7_WhitenBailCnt_total_SHIFT(rev))

/* Register ACPHY_singleShotAgcCtrl1 */
#define ACPHY_singleShotAgcCtrl1(rev)                            (ACREV_GE(rev,40) ? 0x2ee : (ACREV_GE(rev,36) ? 0x2a0 : (ACREV_GE(rev,33) ? 0x2ee : INVALID_ADDRESS)))
#define ACPHY_singleShotAgcCtrl1_singleShotAgcClip2En_SHIFT(rev) 0
#define ACPHY_singleShotAgcCtrl1_singleShotAgcClip2En_MASK(rev)  (0x1 << ACPHY_singleShotAgcCtrl1_singleShotAgcClip2En_SHIFT(rev))

/* Register ACPHY_nap_wait_in_cs_len */
#define ACPHY_nap_wait_in_cs_len(rev)                          (ACREV_GE(rev,40) ? 0x2ef : (ACREV_GE(rev,36) ? 0x2a1 : (ACREV_GE(rev,33) ? 0x2ef : INVALID_ADDRESS)))
#define ACPHY_nap_wait_in_cs_len_nap_wait_in_cs_len_SHIFT(rev) 0
#define ACPHY_nap_wait_in_cs_len_nap_wait_in_cs_len_MASK(rev)  (0xffff << ACPHY_nap_wait_in_cs_len_nap_wait_in_cs_len_SHIFT(rev))

/* Register ACPHY_nap_dis_dco_ctrl */
#define ACPHY_nap_dis_dco_ctrl(rev)                       (ACREV_GE(rev,40) ? 0x2f0 : (ACREV_GE(rev,36) ? 0x2a2 : INVALID_ADDRESS))
#define ACPHY_nap_dis_dco_ctrl_nap_dis_dco_len_SHIFT(rev) 0
#define ACPHY_nap_dis_dco_ctrl_nap_dis_dco_len_MASK(rev)  (0xff << ACPHY_nap_dis_dco_ctrl_nap_dis_dco_len_SHIFT(rev))
#define ACPHY_nap_dis_dco_ctrl_nap_en_dco_len_SHIFT(rev)  8
#define ACPHY_nap_dis_dco_ctrl_nap_en_dco_len_MASK(rev)   (0xff << ACPHY_nap_dis_dco_ctrl_nap_en_dco_len_SHIFT(rev))

/* Register ACPHY_nap_clk_dis_ctrl */
#define ACPHY_nap_clk_dis_ctrl(rev)                       (ACREV_GE(rev,40) ? 0x2f1 : (ACREV_GE(rev,36) ? 0x2a3 : INVALID_ADDRESS))
#define ACPHY_nap_clk_dis_ctrl_nap_clk_dis_cnt_SHIFT(rev) 0
#define ACPHY_nap_clk_dis_ctrl_nap_clk_dis_cnt_MASK(rev)  (0xf << ACPHY_nap_clk_dis_ctrl_nap_clk_dis_cnt_SHIFT(rev))

/* Register ACPHY_BW8 */
#define ACPHY_BW8(rev)             (ACREV_GE(rev,40) ? 0x378 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x378 : INVALID_ADDRESS)))
#define ACPHY_BW8_ulbBW_SHIFT(rev) 0
#define ACPHY_BW8_ulbBW_MASK(rev)  (0x7fff << ACPHY_BW8_ulbBW_SHIFT(rev))

/* Register ACPHY_BW9 */
#define ACPHY_BW9(rev)                (ACREV_GE(rev,40) ? 0x379 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x379 : INVALID_ADDRESS)))
#define ACPHY_BW9_ulbScale_SHIFT(rev) 0
#define ACPHY_BW9_ulbScale_MASK(rev)  (0xfff << ACPHY_BW9_ulbScale_SHIFT(rev))

/* Register ACPHY_BphyControl8 */
#define ACPHY_BphyControl8(rev)                           (ACREV_GE(rev,40) ? 0x39d : INVALID_ADDRESS)
#define ACPHY_BphyControl8_bphyClkExtensionVal_SHIFT(rev) 0
#define ACPHY_BphyControl8_bphyClkExtensionVal_MASK(rev)  (0x7f << ACPHY_BphyControl8_bphyClkExtensionVal_SHIFT(rev))
#define ACPHY_BphyControl8_dinonRstTglScheme_SHIFT(rev)   7
#define ACPHY_BphyControl8_dinonRstTglScheme_MASK(rev)    (0x1 << ACPHY_BphyControl8_dinonRstTglScheme_SHIFT(rev))

/* Register ACPHY_bphymrcCtrl */
#define ACPHY_bphymrcCtrl(rev)                                 (ACREV_GE(rev,40) ? 0x3f3 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x3f3 : INVALID_ADDRESS)))
#define ACPHY_bphymrcCtrl_bphy_en_mrc_slave_clocks_SHIFT(rev)  0
#define ACPHY_bphymrcCtrl_bphy_en_mrc_slave_clocks_MASK(rev)   (0x1 << ACPHY_bphymrcCtrl_bphy_en_mrc_slave_clocks_SHIFT(rev))
#define ACPHY_bphymrcCtrl_bphy_mrc_en_SHIFT(rev)               1
#define ACPHY_bphymrcCtrl_bphy_mrc_en_MASK(rev)                (0x1 << ACPHY_bphymrcCtrl_bphy_mrc_en_SHIFT(rev))
#define ACPHY_bphymrcCtrl_bphy_en_mrc_add_SHIFT(rev)           2
#define ACPHY_bphymrcCtrl_bphy_en_mrc_add_MASK(rev)            (0x1 << ACPHY_bphymrcCtrl_bphy_en_mrc_add_SHIFT(rev))
#define ACPHY_bphymrcCtrl_bphy_en_mrc_non_coh_SHIFT(rev)       3
#define ACPHY_bphymrcCtrl_bphy_en_mrc_non_coh_MASK(rev)        (0x1 << ACPHY_bphymrcCtrl_bphy_en_mrc_non_coh_SHIFT(rev))
#define ACPHY_bphymrcCtrl_bphy_en_mrc_fsm_lock_SHIFT(rev)      4
#define ACPHY_bphymrcCtrl_bphy_en_mrc_fsm_lock_MASK(rev)       (0x1 << ACPHY_bphymrcCtrl_bphy_en_mrc_fsm_lock_SHIFT(rev))
#define ACPHY_bphymrcCtrl_bphy_en_nci_psync_SHIFT(rev)         5
#define ACPHY_bphymrcCtrl_bphy_en_nci_psync_MASK(rev)          (0x1 << ACPHY_bphymrcCtrl_bphy_en_nci_psync_SHIFT(rev))
#define ACPHY_bphymrcCtrl_bphy_mrc_allow_slave_only_SHIFT(rev) 6
#define ACPHY_bphymrcCtrl_bphy_mrc_allow_slave_only_MASK(rev)  (0x1 << ACPHY_bphymrcCtrl_bphy_mrc_allow_slave_only_SHIFT(rev))
#define ACPHY_bphymrcCtrl_bphy_mrc_slave_gpio_SHIFT(rev)       7
#define ACPHY_bphymrcCtrl_bphy_mrc_slave_gpio_MASK(rev)        (0x1 << ACPHY_bphymrcCtrl_bphy_mrc_slave_gpio_SHIFT(rev))
#define ACPHY_bphymrcCtrl_bphy_mrc_slave_table_SHIFT(rev)      8
#define ACPHY_bphymrcCtrl_bphy_mrc_slave_table_MASK(rev)       (0x1 << ACPHY_bphymrcCtrl_bphy_mrc_slave_table_SHIFT(rev))
#define ACPHY_bphymrcCtrl_bphy_bmf_freq_en_SHIFT(rev)          9
#define ACPHY_bphymrcCtrl_bphy_bmf_freq_en_MASK(rev)           (0x1 << ACPHY_bphymrcCtrl_bphy_bmf_freq_en_SHIFT(rev))

/* Register ACPHY_PapdCalAdjustDelay */
#define ACPHY_PapdCalAdjustDelay(rev)                           (ACREV_GE(rev,40) ? 0x4a0 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x4a0 : INVALID_ADDRESS)))
#define ACPHY_PapdCalAdjustDelay_papd_calAdjustDelay_SHIFT(rev) 0
#define ACPHY_PapdCalAdjustDelay_papd_calAdjustDelay_MASK(rev)  (0xfff << ACPHY_PapdCalAdjustDelay_papd_calAdjustDelay_SHIFT(rev))

/* Register ACPHY_ocl_inactivecore_wakeon_crs_pktabort_blanking_len */
#define ACPHY_ocl_inactivecore_wakeon_crs_pktabort_blanking_len(rev)           (ACREV_GE(rev,40) ? 0x4fc : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x4fc : INVALID_ADDRESS)))
#define ACPHY_ocl_inactivecore_wakeon_crs_pktabort_blanking_len_ocl_inactivecore_wakeon_crs_pktabort_blanking_len_SHIFT(rev) 0
#define ACPHY_ocl_inactivecore_wakeon_crs_pktabort_blanking_len_ocl_inactivecore_wakeon_crs_pktabort_blanking_len_MASK(rev) (0xffff << ACPHY_ocl_inactivecore_wakeon_crs_pktabort_blanking_len_ocl_inactivecore_wakeon_crs_pktabort_blanking_len_SHIFT(rev))

/* Register ACPHY_ocl_inactivecore_gain_ctrl */
#define ACPHY_ocl_inactivecore_gain_ctrl(rev)                                  (ACREV_GE(rev,40) ? 0x4fd : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x4fd : INVALID_ADDRESS)))
#define ACPHY_ocl_inactivecore_gain_ctrl_ocl_inactivecore_wakeon_crs_defer_pktgain_SHIFT(rev) 0
#define ACPHY_ocl_inactivecore_gain_ctrl_ocl_inactivecore_wakeon_crs_defer_pktgain_MASK(rev) (0x1 << ACPHY_ocl_inactivecore_gain_ctrl_ocl_inactivecore_wakeon_crs_defer_pktgain_SHIFT(rev))
#define ACPHY_ocl_inactivecore_gain_ctrl_ocl_inactivecore_wakeon_crs_valid_gain_check_SHIFT(rev) 1
#define ACPHY_ocl_inactivecore_gain_ctrl_ocl_inactivecore_wakeon_crs_valid_gain_check_MASK(rev) (0x1 << ACPHY_ocl_inactivecore_gain_ctrl_ocl_inactivecore_wakeon_crs_valid_gain_check_SHIFT(rev))
#define ACPHY_ocl_inactivecore_gain_ctrl_ocl_inactivecore_wakeon_crs_defer_pktgain_initindx_SHIFT(rev) 2
#define ACPHY_ocl_inactivecore_gain_ctrl_ocl_inactivecore_wakeon_crs_defer_pktgain_initindx_MASK(rev) (0xf << ACPHY_ocl_inactivecore_gain_ctrl_ocl_inactivecore_wakeon_crs_defer_pktgain_initindx_SHIFT(rev))

/* Register ACPHY_ssAGC_clip_gain_idx_2 */
#define ACPHY_ssAGC_clip_gain_idx_2(rev)                             (ACREV_GE(rev,40) ? 0x52c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x52c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x52c : INVALID_ADDRESS)))))
#define ACPHY_ssAGC_clip_gain_idx_2_ssAGC_clip_gain_idx_0_SHIFT(rev) 0
#define ACPHY_ssAGC_clip_gain_idx_2_ssAGC_clip_gain_idx_0_MASK(rev)  (0x1f << ACPHY_ssAGC_clip_gain_idx_2_ssAGC_clip_gain_idx_0_SHIFT(rev))

/* Register ACPHY_modeControl */
#define ACPHY_modeControl(rev)                         (ACREV_GE(rev,40) ? 0x570 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x570 : INVALID_ADDRESS)))
#define ACPHY_modeControl_rxFeStatCollectEn_SHIFT(rev) 0
#define ACPHY_modeControl_rxFeStatCollectEn_MASK(rev)  (0x1 << ACPHY_modeControl_rxFeStatCollectEn_SHIFT(rev))
#define ACPHY_modeControl_rxFeStatRst_SHIFT(rev)       1
#define ACPHY_modeControl_rxFeStatRst_MASK(rev)        (0x1 << ACPHY_modeControl_rxFeStatRst_SHIFT(rev))
#define ACPHY_modeControl_pwrAccWindow_SHIFT(rev)      2
#define ACPHY_modeControl_pwrAccWindow_MASK(rev)       (0xf << ACPHY_modeControl_pwrAccWindow_SHIFT(rev))

/* Register ACPHY_StasticsReadAddr */
#define ACPHY_StasticsReadAddr(rev)                (ACREV_GE(rev,40) ? 0x571 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x571 : INVALID_ADDRESS)))
#define ACPHY_StasticsReadAddr_readAddr_SHIFT(rev) 0
#define ACPHY_StasticsReadAddr_readAddr_MASK(rev)  (0x3f << ACPHY_StasticsReadAddr_readAddr_SHIFT(rev))

/* Register ACPHY_StasticsReadData */
#define ACPHY_StasticsReadData(rev)                (ACREV_GE(rev,40) ? 0x572 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x572 : INVALID_ADDRESS)))
#define ACPHY_StasticsReadData_readData_SHIFT(rev) 0
#define ACPHY_StasticsReadData_readData_MASK(rev)  (0xffff << ACPHY_StasticsReadData_readData_SHIFT(rev))

/* Register ACPHY_StasticsLastWrAddr */
#define ACPHY_StasticsLastWrAddr(rev)                         (ACREV_GE(rev,40) ? 0x573 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x573 : INVALID_ADDRESS)))
#define ACPHY_StasticsLastWrAddr_lastWrAddrPktProc_SHIFT(rev) 0
#define ACPHY_StasticsLastWrAddr_lastWrAddrPktProc_MASK(rev)  (0x3f << ACPHY_StasticsLastWrAddr_lastWrAddrPktProc_SHIFT(rev))
#define ACPHY_StasticsLastWrAddr_lastWrAddrCrsPwr_SHIFT(rev)  8
#define ACPHY_StasticsLastWrAddr_lastWrAddrCrsPwr_MASK(rev)   (0x3f << ACPHY_StasticsLastWrAddr_lastWrAddrCrsPwr_SHIFT(rev))

/* Register ACPHY_StasticsTotalWr */
#define ACPHY_StasticsTotalWr(rev)                      (ACREV_GE(rev,40) ? 0x574 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x574 : INVALID_ADDRESS)))
#define ACPHY_StasticsTotalWr_totalWrPktProc_SHIFT(rev) 0
#define ACPHY_StasticsTotalWr_totalWrPktProc_MASK(rev)  (0x7f << ACPHY_StasticsTotalWr_totalWrPktProc_SHIFT(rev))
#define ACPHY_StasticsTotalWr_totalWrCrsPwr_SHIFT(rev)  8
#define ACPHY_StasticsTotalWr_totalWrCrsPwr_MASK(rev)   (0x3f << ACPHY_StasticsTotalWr_totalWrCrsPwr_SHIFT(rev))

/* Register ACPHY_crsStatCtrl0 */
#define ACPHY_crsStatCtrl0(rev)                      (ACREV_GE(rev,40) ? 0x578 : INVALID_ADDRESS)
#define ACPHY_crsStatCtrl0_crsStatEn_SHIFT(rev)      0
#define ACPHY_crsStatCtrl0_crsStatEn_MASK(rev)       (0x1 << ACPHY_crsStatCtrl0_crsStatEn_SHIFT(rev))
#define ACPHY_crsStatCtrl0_crsStatRst_SHIFT(rev)     1
#define ACPHY_crsStatCtrl0_crsStatRst_MASK(rev)      (0x1 << ACPHY_crsStatCtrl0_crsStatRst_SHIFT(rev))
#define ACPHY_crsStatCtrl0_crsStatStop_SHIFT(rev)    2
#define ACPHY_crsStatCtrl0_crsStatStop_MASK(rev)     (0x1 << ACPHY_crsStatCtrl0_crsStatStop_SHIFT(rev))
#define ACPHY_crsStatCtrl0_crsStatCmnSel_SHIFT(rev)  3
#define ACPHY_crsStatCtrl0_crsStatCmnSel_MASK(rev)   (0x1 << ACPHY_crsStatCtrl0_crsStatCmnSel_SHIFT(rev))
#define ACPHY_crsStatCtrl0_crsStatCoreSel_SHIFT(rev) 4
#define ACPHY_crsStatCtrl0_crsStatCoreSel_MASK(rev)  (0xf << ACPHY_crsStatCtrl0_crsStatCoreSel_SHIFT(rev))
#define ACPHY_crsStatCtrl0_crsStatSbSel_SHIFT(rev)   8
#define ACPHY_crsStatCtrl0_crsStatSbSel_MASK(rev)    (0x7 << ACPHY_crsStatCtrl0_crsStatSbSel_SHIFT(rev))
#define ACPHY_crsStatCtrl0_crsStatStatSel_SHIFT(rev) 11
#define ACPHY_crsStatCtrl0_crsStatStatSel_MASK(rev)  (0x3 << ACPHY_crsStatCtrl0_crsStatStatSel_SHIFT(rev))
#define ACPHY_crsStatCtrl0_ignoreRifs_SHIFT(rev)     13
#define ACPHY_crsStatCtrl0_ignoreRifs_MASK(rev)      (0x1 << ACPHY_crsStatCtrl0_ignoreRifs_SHIFT(rev))

/* Register ACPHY_crsStatCtrl1 */
#define ACPHY_crsStatCtrl1(rev)                    (ACREV_GE(rev,40) ? 0x579 : INVALID_ADDRESS)
#define ACPHY_crsStatCtrl1_maxNumPacket_SHIFT(rev) 0
#define ACPHY_crsStatCtrl1_maxNumPacket_MASK(rev)  (0xffff << ACPHY_crsStatCtrl1_maxNumPacket_SHIFT(rev))

/* Register ACPHY_crsStatRxStartCnt */
#define ACPHY_crsStatRxStartCnt(rev)                   (ACREV_GE(rev,40) ? 0x57a : INVALID_ADDRESS)
#define ACPHY_crsStatRxStartCnt_crsEventCnt_SHIFT(rev) 0
#define ACPHY_crsStatRxStartCnt_crsEventCnt_MASK(rev)  (0xffff << ACPHY_crsStatRxStartCnt_crsEventCnt_SHIFT(rev))

/* Register ACPHY_crsStatCcrsDetCnt */
#define ACPHY_crsStatCcrsDetCnt(rev)                  (ACREV_GE(rev,40) ? 0x57b : INVALID_ADDRESS)
#define ACPHY_crsStatCcrsDetCnt_cCrsDetCnt_SHIFT(rev) 0
#define ACPHY_crsStatCcrsDetCnt_cCrsDetCnt_MASK(rev)  (0xffff << ACPHY_crsStatCcrsDetCnt_cCrsDetCnt_SHIFT(rev))

/* Register ACPHY_crsStatLcrsDetCnt */
#define ACPHY_crsStatLcrsDetCnt(rev)                  (ACREV_GE(rev,40) ? 0x57c : INVALID_ADDRESS)
#define ACPHY_crsStatLcrsDetCnt_lCrsDetCnt_SHIFT(rev) 0
#define ACPHY_crsStatLcrsDetCnt_lCrsDetCnt_MASK(rev)  (0xffff << ACPHY_crsStatLcrsDetCnt_lCrsDetCnt_SHIFT(rev))

/* Register ACPHY_crsStatCcrsGlitchCnt */
#define ACPHY_crsStatCcrsGlitchCnt(rev)                     (ACREV_GE(rev,40) ? 0x57d : INVALID_ADDRESS)
#define ACPHY_crsStatCcrsGlitchCnt_cCrsGlitchCnt_SHIFT(rev) 0
#define ACPHY_crsStatCcrsGlitchCnt_cCrsGlitchCnt_MASK(rev)  (0xffff << ACPHY_crsStatCcrsGlitchCnt_cCrsGlitchCnt_SHIFT(rev))

/* Register ACPHY_crsStatLcrsGlitchCnt */
#define ACPHY_crsStatLcrsGlitchCnt(rev)                     (ACREV_GE(rev,40) ? 0x57e : INVALID_ADDRESS)
#define ACPHY_crsStatLcrsGlitchCnt_lCrsGlitchCnt_SHIFT(rev) 0
#define ACPHY_crsStatLcrsGlitchCnt_lCrsGlitchCnt_MASK(rev)  (0xffff << ACPHY_crsStatLcrsGlitchCnt_lCrsGlitchCnt_SHIFT(rev))

/* Register ACPHY_crsStatCcrsSubBandStatCnt */
#define ACPHY_crsStatCcrsSubBandStatCnt(rev)                  (ACREV_GE(rev,40) ? 0x57f : INVALID_ADDRESS)
#define ACPHY_crsStatCcrsSubBandStatCnt_cCrsSbStat_SHIFT(rev) 0
#define ACPHY_crsStatCcrsSubBandStatCnt_cCrsSbStat_MASK(rev)  (0xffff << ACPHY_crsStatCcrsSubBandStatCnt_cCrsSbStat_SHIFT(rev))

/* Register ACPHY_nap_wake_event_early_timeout_len */
#define ACPHY_nap_wake_event_early_timeout_len(rev)                            (ACREV_GE(rev,40) ? 0x581 : INVALID_ADDRESS)
#define ACPHY_nap_wake_event_early_timeout_len_nap_wake_event_early_timeout_ctr_SHIFT(rev) 0
#define ACPHY_nap_wake_event_early_timeout_len_nap_wake_event_early_timeout_ctr_MASK(rev) (0xffff << ACPHY_nap_wake_event_early_timeout_len_nap_wake_event_early_timeout_ctr_SHIFT(rev))

/* Register ACPHY_dccal_wait_hw_pktproc_reset_len */
#define ACPHY_dccal_wait_hw_pktproc_reset_len(rev)                             (ACREV_GE(rev,40) ? 0x59e : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x59e : INVALID_ADDRESS)))
#define ACPHY_dccal_wait_hw_pktproc_reset_len_dccal_wait_hw_pktproc_reset_len_SHIFT(rev) 0
#define ACPHY_dccal_wait_hw_pktproc_reset_len_dccal_wait_hw_pktproc_reset_len_MASK(rev) (0xffff << ACPHY_dccal_wait_hw_pktproc_reset_len_dccal_wait_hw_pktproc_reset_len_SHIFT(rev))

/* Register ACPHY_ACI_MITIGATION_EXTRA_CTRL */
#define ACPHY_ACI_MITIGATION_EXTRA_CTRL(rev)                                   (ACREV_GE(rev,40) ? 0x5b4 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x5b4 : INVALID_ADDRESS)))
#define ACPHY_ACI_MITIGATION_EXTRA_CTRL_aci_mitigation_state_muxsel_SHIFT(rev) 0
#define ACPHY_ACI_MITIGATION_EXTRA_CTRL_aci_mitigation_state_muxsel_MASK(rev)  (0x1 << ACPHY_ACI_MITIGATION_EXTRA_CTRL_aci_mitigation_state_muxsel_SHIFT(rev))
#define ACPHY_ACI_MITIGATION_EXTRA_CTRL_aci_detect_fsm_reset_off_SHIFT(rev)    1
#define ACPHY_ACI_MITIGATION_EXTRA_CTRL_aci_detect_fsm_reset_off_MASK(rev)     (0x1 << ACPHY_ACI_MITIGATION_EXTRA_CTRL_aci_detect_fsm_reset_off_SHIFT(rev))

/* Register ACPHY_ACI_Mitigation_Status_80p80 */
#define ACPHY_ACI_Mitigation_Status_80p80(rev)                               (ACREV_GE(rev,40) ? 0x5b5 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x5b5 : INVALID_ADDRESS)))
#define ACPHY_ACI_Mitigation_Status_80p80_aci_sel_seg0_SHIFT(rev)            0
#define ACPHY_ACI_Mitigation_Status_80p80_aci_sel_seg0_MASK(rev)             (0x1 << ACPHY_ACI_Mitigation_Status_80p80_aci_sel_seg0_SHIFT(rev))
#define ACPHY_ACI_Mitigation_Status_80p80_aci_sel_seg1_SHIFT(rev)            1
#define ACPHY_ACI_Mitigation_Status_80p80_aci_sel_seg1_MASK(rev)             (0x1 << ACPHY_ACI_Mitigation_Status_80p80_aci_sel_seg1_SHIFT(rev))
#define ACPHY_ACI_Mitigation_Status_80p80_aci_present_status_seg0_SHIFT(rev) 2
#define ACPHY_ACI_Mitigation_Status_80p80_aci_present_status_seg0_MASK(rev)  (0x1 << ACPHY_ACI_Mitigation_Status_80p80_aci_present_status_seg0_SHIFT(rev))
#define ACPHY_ACI_Mitigation_Status_80p80_aci_present_status_seg1_SHIFT(rev) 3
#define ACPHY_ACI_Mitigation_Status_80p80_aci_present_status_seg1_MASK(rev)  (0x1 << ACPHY_ACI_Mitigation_Status_80p80_aci_present_status_seg1_SHIFT(rev))
#define ACPHY_ACI_Mitigation_Status_80p80_aci_detect_state_hi_SHIFT(rev)     4
#define ACPHY_ACI_Mitigation_Status_80p80_aci_detect_state_hi_MASK(rev)      (0x1 << ACPHY_ACI_Mitigation_Status_80p80_aci_detect_state_hi_SHIFT(rev))

/* Register ACPHY_ACI_Mitigation_InputSelect */
#define ACPHY_ACI_Mitigation_InputSelect(rev)                                  (ACREV_GE(rev,40) ? 0x5cb : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x5cb : INVALID_ADDRESS)))
#define ACPHY_ACI_Mitigation_InputSelect_aci_A_select_1_SHIFT(rev)             0
#define ACPHY_ACI_Mitigation_InputSelect_aci_A_select_1_MASK(rev)              (0x3 << ACPHY_ACI_Mitigation_InputSelect_aci_A_select_1_SHIFT(rev))
#define ACPHY_ACI_Mitigation_InputSelect_aci_A_select_2_SHIFT(rev)             2
#define ACPHY_ACI_Mitigation_InputSelect_aci_A_select_2_MASK(rev)              (0x3 << ACPHY_ACI_Mitigation_InputSelect_aci_A_select_2_SHIFT(rev))
#define ACPHY_ACI_Mitigation_InputSelect_aci_B_select_1_SHIFT(rev)             4
#define ACPHY_ACI_Mitigation_InputSelect_aci_B_select_1_MASK(rev)              (0x3 << ACPHY_ACI_Mitigation_InputSelect_aci_B_select_1_SHIFT(rev))
#define ACPHY_ACI_Mitigation_InputSelect_aci_B_select_2_SHIFT(rev)             6
#define ACPHY_ACI_Mitigation_InputSelect_aci_B_select_2_MASK(rev)              (0x3 << ACPHY_ACI_Mitigation_InputSelect_aci_B_select_2_SHIFT(rev))
#define ACPHY_ACI_Mitigation_InputSelect_aci_present_th_mit_off_2_SHIFT(rev)   8
#define ACPHY_ACI_Mitigation_InputSelect_aci_present_th_mit_off_2_MASK(rev)    (0x7 << ACPHY_ACI_Mitigation_InputSelect_aci_present_th_mit_off_2_SHIFT(rev))
#define ACPHY_ACI_Mitigation_InputSelect_aci_present_th_mit_on_2_SHIFT(rev)    11
#define ACPHY_ACI_Mitigation_InputSelect_aci_present_th_mit_on_2_MASK(rev)     (0x7 << ACPHY_ACI_Mitigation_InputSelect_aci_present_th_mit_on_2_SHIFT(rev))
#define ACPHY_ACI_Mitigation_InputSelect_aci_mitigation_fsm_always_en_SHIFT(rev) 14
#define ACPHY_ACI_Mitigation_InputSelect_aci_mitigation_fsm_always_en_MASK(rev) (0x1 << ACPHY_ACI_Mitigation_InputSelect_aci_mitigation_fsm_always_en_SHIFT(rev))
#define ACPHY_ACI_Mitigation_InputSelect_aci_mitigation_changed_disable_SHIFT(rev) 15
#define ACPHY_ACI_Mitigation_InputSelect_aci_mitigation_changed_disable_MASK(rev) (0x1 << ACPHY_ACI_Mitigation_InputSelect_aci_mitigation_changed_disable_SHIFT(rev))

/* Register ACPHY_fdcsCtrl */
#define ACPHY_fdcsCtrl(rev)                       (ACREV_GE(rev,40) ? 0x5e0 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x5e0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x5e0 : INVALID_ADDRESS)))))
#define ACPHY_fdcsCtrl_fdcs_enable_SHIFT(rev)     0
#define ACPHY_fdcsCtrl_fdcs_enable_MASK(rev)      (0x1 << ACPHY_fdcsCtrl_fdcs_enable_SHIFT(rev))
#define ACPHY_fdcsCtrl_fdcsUpdate_SHIFT(rev)      1
#define ACPHY_fdcsCtrl_fdcsUpdate_MASK(rev)       (0x1 << ACPHY_fdcsCtrl_fdcsUpdate_SHIFT(rev))
#define ACPHY_fdcsCtrl_mteUpdate_SHIFT(rev)       2
#define ACPHY_fdcsCtrl_mteUpdate_MASK(rev)        (0x1 << ACPHY_fdcsCtrl_mteUpdate_SHIFT(rev))
#define ACPHY_fdcsCtrl_htLtrnUpdate_SHIFT(rev)    3
#define ACPHY_fdcsCtrl_htLtrnUpdate_MASK(rev)     (0x1 << ACPHY_fdcsCtrl_htLtrnUpdate_SHIFT(rev))
#define ACPHY_fdcsCtrl_gd_enable_SHIFT(rev)       4
#define ACPHY_fdcsCtrl_gd_enable_MASK(rev)        (0x1 << ACPHY_fdcsCtrl_gd_enable_SHIFT(rev))
#define ACPHY_fdcsCtrl_mte_enable_SHIFT(rev)      5
#define ACPHY_fdcsCtrl_mte_enable_MASK(rev)       (0x1 << ACPHY_fdcsCtrl_mte_enable_SHIFT(rev))
#define ACPHY_fdcsCtrl_tonesr_enable_SHIFT(rev)   6
#define ACPHY_fdcsCtrl_tonesr_enable_MASK(rev)    (0x1 << ACPHY_fdcsCtrl_tonesr_enable_SHIFT(rev))
#define ACPHY_fdcsCtrl_tonesr_htLtrn_SHIFT(rev)   7
#define ACPHY_fdcsCtrl_tonesr_htLtrn_MASK(rev)    (0x1 << ACPHY_fdcsCtrl_tonesr_htLtrn_SHIFT(rev))
#define ACPHY_fdcsCtrl_vhtSigBPhestDis_SHIFT(rev) 8
#define ACPHY_fdcsCtrl_vhtSigBPhestDis_MASK(rev)  (0x1 << ACPHY_fdcsCtrl_vhtSigBPhestDis_SHIFT(rev))
#define ACPHY_fdcsCtrl_disOnSigABf_SHIFT(rev)     9
#define ACPHY_fdcsCtrl_disOnSigABf_MASK(rev)      (0x1 << ACPHY_fdcsCtrl_disOnSigABf_SHIFT(rev))

/* Register ACPHY_fdcsFiltSel */
#define ACPHY_fdcsFiltSel(rev)                           (ACREV_GE(rev,40) ? 0x5e2 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x5e2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x5e5 : INVALID_ADDRESS)))))
#define ACPHY_fdcsFiltSel_filtIndexOverrideEn_SHIFT(rev) 15
#define ACPHY_fdcsFiltSel_filtIndexOverrideEn_MASK(rev)  (0x1 << ACPHY_fdcsFiltSel_filtIndexOverrideEn_SHIFT(rev))
#define ACPHY_fdcsFiltSel_initialFreqSegIdx_SHIFT(rev)   12
#define ACPHY_fdcsFiltSel_initialFreqSegIdx_MASK(rev)    (0x7 << ACPHY_fdcsFiltSel_initialFreqSegIdx_SHIFT(rev))
#define ACPHY_fdcsFiltSel_filtIndexVal_SHIFT(rev)        8
#define ACPHY_fdcsFiltSel_filtIndexVal_MASK(rev)         (0xf << ACPHY_fdcsFiltSel_filtIndexVal_SHIFT(rev))
#define ACPHY_fdcsFiltSel_filtIndex_SHIFT(rev)           0
#define ACPHY_fdcsFiltSel_filtIndex_MASK(rev)            (0xf << ACPHY_fdcsFiltSel_filtIndex_SHIFT(rev))

/* Register ACPHY_fdcsThresh */
#define ACPHY_fdcsThresh(rev)                 (ACREV_GE(rev,40) ? 0x5e3 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x5e3 : INVALID_ADDRESS)))
#define ACPHY_fdcsThresh_EdgeSnrTh_SHIFT(rev) 6
#define ACPHY_fdcsThresh_EdgeSnrTh_MASK(rev)  (0x3f << ACPHY_fdcsThresh_EdgeSnrTh_SHIFT(rev))
#define ACPHY_fdcsThresh_DCSnrTh_SHIFT(rev)   0
#define ACPHY_fdcsThresh_DCSnrTh_MASK(rev)    (0x3f << ACPHY_fdcsThresh_DCSnrTh_SHIFT(rev))

/* Register ACPHY_fdcsThresh2 */
#define ACPHY_fdcsThresh2(rev)                  (ACREV_GE(rev,40) ? 0x5e4 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x5e4 : INVALID_ADDRESS)))
#define ACPHY_fdcsThresh2_sideLobeH6_SHIFT(rev) 10
#define ACPHY_fdcsThresh2_sideLobeH6_MASK(rev)  (0x3f << ACPHY_fdcsThresh2_sideLobeH6_SHIFT(rev))
#define ACPHY_fdcsThresh2_elimTh_SHIFT(rev)     5
#define ACPHY_fdcsThresh2_elimTh_MASK(rev)      (0x1f << ACPHY_fdcsThresh2_elimTh_SHIFT(rev))
#define ACPHY_fdcsThresh2_mteTh_SHIFT(rev)      0
#define ACPHY_fdcsThresh2_mteTh_MASK(rev)       (0x1f << ACPHY_fdcsThresh2_mteTh_SHIFT(rev))

/* Register ACPHY_fdcsSideLobeH45 */
#define ACPHY_fdcsSideLobeH45(rev)                  (ACREV_GE(rev,40) ? 0x5e5 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x5e5 : INVALID_ADDRESS)))
#define ACPHY_fdcsSideLobeH45_sideLobeH5_SHIFT(rev) 8
#define ACPHY_fdcsSideLobeH45_sideLobeH5_MASK(rev)  (0x3f << ACPHY_fdcsSideLobeH45_sideLobeH5_SHIFT(rev))
#define ACPHY_fdcsSideLobeH45_sideLobeH4_SHIFT(rev) 0
#define ACPHY_fdcsSideLobeH45_sideLobeH4_MASK(rev)  (0x3f << ACPHY_fdcsSideLobeH45_sideLobeH4_SHIFT(rev))

/* Register ACPHY_fdcsSideLobeH23 */
#define ACPHY_fdcsSideLobeH23(rev)                  (ACREV_GE(rev,40) ? 0x5e6 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x5e6 : INVALID_ADDRESS)))
#define ACPHY_fdcsSideLobeH23_sideLobeH3_SHIFT(rev) 8
#define ACPHY_fdcsSideLobeH23_sideLobeH3_MASK(rev)  (0x3f << ACPHY_fdcsSideLobeH23_sideLobeH3_SHIFT(rev))
#define ACPHY_fdcsSideLobeH23_sideLobeH2_SHIFT(rev) 0
#define ACPHY_fdcsSideLobeH23_sideLobeH2_MASK(rev)  (0x3f << ACPHY_fdcsSideLobeH23_sideLobeH2_SHIFT(rev))

/* Register ACPHY_fdcsSideLobeH01 */
#define ACPHY_fdcsSideLobeH01(rev)                  (ACREV_GE(rev,40) ? 0x5e7 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x5e7 : INVALID_ADDRESS)))
#define ACPHY_fdcsSideLobeH01_sideLobeH1_SHIFT(rev) 8
#define ACPHY_fdcsSideLobeH01_sideLobeH1_MASK(rev)  (0x3f << ACPHY_fdcsSideLobeH01_sideLobeH1_SHIFT(rev))
#define ACPHY_fdcsSideLobeH01_sideLobeH0_SHIFT(rev) 0
#define ACPHY_fdcsSideLobeH01_sideLobeH0_MASK(rev)  (0x3f << ACPHY_fdcsSideLobeH01_sideLobeH0_SHIFT(rev))

/* Register ACPHY_fdcsSideLobe0 */
#define ACPHY_fdcsSideLobe0(rev)                 (ACREV_GE(rev,40) ? 0x5e8 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x5e8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x5e8 : INVALID_ADDRESS)))))
#define ACPHY_fdcsSideLobe0_sideLobe0_SHIFT(rev) 0
#define ACPHY_fdcsSideLobe0_sideLobe0_MASK(rev)  (0xffff << ACPHY_fdcsSideLobe0_sideLobe0_SHIFT(rev))

/* Register ACPHY_fdcsSideLobe1 */
#define ACPHY_fdcsSideLobe1(rev)                 (ACREV_GE(rev,40) ? 0x5e9 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x5e9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x5e9 : INVALID_ADDRESS)))))
#define ACPHY_fdcsSideLobe1_sideLobe1_SHIFT(rev) 0
#define ACPHY_fdcsSideLobe1_sideLobe1_MASK(rev)  (0xffff << ACPHY_fdcsSideLobe1_sideLobe1_SHIFT(rev))

/* Register ACPHY_fdcsSideLobe2 */
#define ACPHY_fdcsSideLobe2(rev)                 (ACREV_GE(rev,40) ? 0x5ea : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x5ea : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x5ea : INVALID_ADDRESS)))))
#define ACPHY_fdcsSideLobe2_sideLobe2_SHIFT(rev) 0
#define ACPHY_fdcsSideLobe2_sideLobe2_MASK(rev)  (0xffff << ACPHY_fdcsSideLobe2_sideLobe2_SHIFT(rev))

/* Register ACPHY_fdcsSideLobe3 */
#define ACPHY_fdcsSideLobe3(rev)                 (ACREV_GE(rev,40) ? 0x5eb : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x5eb : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x5eb : INVALID_ADDRESS)))))
#define ACPHY_fdcsSideLobe3_sideLobe3_SHIFT(rev) 0
#define ACPHY_fdcsSideLobe3_sideLobe3_MASK(rev)  (0xffff << ACPHY_fdcsSideLobe3_sideLobe3_SHIFT(rev))

/* Register ACPHY_fdcsSideLobe4 */
#define ACPHY_fdcsSideLobe4(rev)                 (ACREV_GE(rev,40) ? 0x5ec : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x5ec : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x5ec : INVALID_ADDRESS)))))
#define ACPHY_fdcsSideLobe4_sideLobe4_SHIFT(rev) 0
#define ACPHY_fdcsSideLobe4_sideLobe4_MASK(rev)  (0xffff << ACPHY_fdcsSideLobe4_sideLobe4_SHIFT(rev))

/* Register ACPHY_fdcsSideLobe5 */
#define ACPHY_fdcsSideLobe5(rev)                 (ACREV_GE(rev,40) ? 0x5ed : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x5ed : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x5ed : INVALID_ADDRESS)))))
#define ACPHY_fdcsSideLobe5_sideLobe5_SHIFT(rev) 0
#define ACPHY_fdcsSideLobe5_sideLobe5_MASK(rev)  (0xffff << ACPHY_fdcsSideLobe5_sideLobe5_SHIFT(rev))

/* Register ACPHY_fdcsSideLobe6 */
#define ACPHY_fdcsSideLobe6(rev)                 (ACREV_GE(rev,40) ? 0x5ee : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x5ee : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x5ee : INVALID_ADDRESS)))))
#define ACPHY_fdcsSideLobe6_sideLobe6_SHIFT(rev) 0
#define ACPHY_fdcsSideLobe6_sideLobe6_MASK(rev)  (0xffff << ACPHY_fdcsSideLobe6_sideLobe6_SHIFT(rev))

/* Register ACPHY_fdcsCtrl2 */
#define ACPHY_fdcsCtrl2(rev)                    (ACREV_GE(rev,40) ? 0x5ef : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x5ef : INVALID_ADDRESS)))
#define ACPHY_fdcsCtrl2_fstrNvarBias_SHIFT(rev) 0
#define ACPHY_fdcsCtrl2_fstrNvarBias_MASK(rev)  (0x3fff << ACPHY_fdcsCtrl2_fstrNvarBias_SHIFT(rev))

/* Register ACPHY_TxPwrCapping1_path0 */
#define ACPHY_TxPwrCapping1_path0(rev)                               (ACREV_GE(rev,40) ? 0x63f : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x63f : INVALID_ADDRESS)))
#define ACPHY_TxPwrCapping1_path0_maxTxPwrCap_MIMO4_path0_SHIFT(rev) 8
#define ACPHY_TxPwrCapping1_path0_maxTxPwrCap_MIMO4_path0_MASK(rev)  (0xff << ACPHY_TxPwrCapping1_path0_maxTxPwrCap_MIMO4_path0_SHIFT(rev))
#define ACPHY_TxPwrCapping1_path0_maxTxPwrCap_MIMO3_path0_SHIFT(rev) 0
#define ACPHY_TxPwrCapping1_path0_maxTxPwrCap_MIMO3_path0_MASK(rev)  (0xff << ACPHY_TxPwrCapping1_path0_maxTxPwrCap_MIMO3_path0_SHIFT(rev))

/* Register ACPHY_TxError0 */
#define ACPHY_TxError0(rev)                                (ACREV_GE(rev,40) ? 0x650 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x650 : INVALID_ADDRESS)))
#define ACPHY_TxError0_sigbl_error_SHIFT(rev)              15
#define ACPHY_TxError0_sigbl_error_MASK(rev)               (0x1 << ACPHY_TxError0_sigbl_error_SHIFT(rev))
#define ACPHY_TxError0_txctrlNplcp_Incon_mumimo_SHIFT(rev) 14
#define ACPHY_TxError0_txctrlNplcp_Incon_mumimo_MASK(rev)  (0x1 << ACPHY_TxError0_txctrlNplcp_Incon_mumimo_SHIFT(rev))
#define ACPHY_TxError0_invalidRate_SHIFT(rev)              13
#define ACPHY_TxError0_invalidRate_MASK(rev)               (0x1 << ACPHY_TxError0_invalidRate_SHIFT(rev))
#define ACPHY_TxError0_illegal_frame_type_SHIFT(rev)       12
#define ACPHY_TxError0_illegal_frame_type_MASK(rev)        (0x1 << ACPHY_TxError0_illegal_frame_type_SHIFT(rev))
#define ACPHY_TxError0_COMBUnsupport_SHIFT(rev)            11
#define ACPHY_TxError0_COMBUnsupport_MASK(rev)             (0x1 << ACPHY_TxError0_COMBUnsupport_SHIFT(rev))
#define ACPHY_TxError0_txInCal_SHIFT(rev)                  10
#define ACPHY_TxError0_txInCal_MASK(rev)                   (0x1 << ACPHY_TxError0_txInCal_SHIFT(rev))
#define ACPHY_TxError0_unsupportedmcs_SHIFT(rev)           9
#define ACPHY_TxError0_unsupportedmcs_MASK(rev)            (0x1 << ACPHY_TxError0_unsupportedmcs_SHIFT(rev))
#define ACPHY_TxError0_stbc_error_SHIFT(rev)               8
#define ACPHY_TxError0_stbc_error_MASK(rev)                (0x1 << ACPHY_TxError0_stbc_error_SHIFT(rev))
#define ACPHY_TxError0_NDPError_SHIFT(rev)                 7
#define ACPHY_TxError0_NDPError_MASK(rev)                  (0x1 << ACPHY_TxError0_NDPError_SHIFT(rev))
#define ACPHY_TxError0_RsvdBitError_SHIFT(rev)             6
#define ACPHY_TxError0_RsvdBitError_MASK(rev)              (0x1 << ACPHY_TxError0_RsvdBitError_SHIFT(rev))
#define ACPHY_TxError0_BWUnsupport_SHIFT(rev)              5
#define ACPHY_TxError0_BWUnsupport_MASK(rev)               (0x1 << ACPHY_TxError0_BWUnsupport_SHIFT(rev))
#define ACPHY_TxError0_txctrlNplcp_Incon_SHIFT(rev)        4
#define ACPHY_TxError0_txctrlNplcp_Incon_MASK(rev)         (0x1 << ACPHY_TxError0_txctrlNplcp_Incon_SHIFT(rev))
#define ACPHY_TxError0_bfm_error_SHIFT(rev)                3
#define ACPHY_TxError0_bfm_error_MASK(rev)                 (0x1 << ACPHY_TxError0_bfm_error_SHIFT(rev))
#define ACPHY_TxError0_lengthmismatch_long_SHIFT(rev)      2
#define ACPHY_TxError0_lengthmismatch_long_MASK(rev)       (0x1 << ACPHY_TxError0_lengthmismatch_long_SHIFT(rev))
#define ACPHY_TxError0_lengthmismatch_short_SHIFT(rev)     1
#define ACPHY_TxError0_lengthmismatch_short_MASK(rev)      (0x1 << ACPHY_TxError0_lengthmismatch_short_SHIFT(rev))
#define ACPHY_TxError0_send_frame_low_SHIFT(rev)           0
#define ACPHY_TxError0_send_frame_low_MASK(rev)            (0x1 << ACPHY_TxError0_send_frame_low_SHIFT(rev))

/* Register ACPHY_dyn_radioc0 */
#define ACPHY_dyn_radioc0(rev)                                      (ACREV_GE(rev,40) ? 0x68a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x68a : INVALID_ADDRESS)))
#define ACPHY_dyn_radioc0_dyn_radio_ovr_val_gmab_iqctrl0_SHIFT(rev) 0
#define ACPHY_dyn_radioc0_dyn_radio_ovr_val_gmab_iqctrl0_MASK(rev)  (0xf << ACPHY_dyn_radioc0_dyn_radio_ovr_val_gmab_iqctrl0_SHIFT(rev))

/* Register ACPHY_Core0FreqGainBypassVal */
#define ACPHY_Core0FreqGainBypassVal(rev)                   (ACREV_GE(rev,40) ? 0x6f5 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x6f5 : INVALID_ADDRESS)))
#define ACPHY_Core0FreqGainBypassVal_bypassValue_SHIFT(rev) 8
#define ACPHY_Core0FreqGainBypassVal_bypassValue_MASK(rev)  (0xff << ACPHY_Core0FreqGainBypassVal_bypassValue_SHIFT(rev))

/* Register ACPHY_Core0obssedThreshold */
#define ACPHY_Core0obssedThreshold(rev)                       (ACREV_GE(rev,40) ? 0x6f6 : INVALID_ADDRESS)
#define ACPHY_Core0obssedThreshold_obssedThreshold_SHIFT(rev) 0
#define ACPHY_Core0obssedThreshold_obssedThreshold_MASK(rev)  (0xffff << ACPHY_Core0obssedThreshold_obssedThreshold_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config130 */
#define ACPHY_Tiny_ACI_config130(rev)                          (ACREV_GE(rev,40) ? 0x714 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x714 : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config130_aci_A_shift1_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config130_aci_A_shift1_nor_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config130_aci_A_shift1_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config130_aci_A_shift1_nor_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config130_aci_A_shift1_nor_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config130_aci_A_shift1_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config130_aci_A_shift1_nor_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config130_aci_A_shift1_nor_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config130_aci_A_shift1_nor_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config140 */
#define ACPHY_Tiny_ACI_config140(rev)                          (ACREV_GE(rev,40) ? 0x715 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x715 : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config140_aci_A_shift1_aci_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config140_aci_A_shift1_aci_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config140_aci_A_shift1_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config140_aci_A_shift1_aci_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config140_aci_A_shift1_aci_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config140_aci_A_shift1_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config140_aci_A_shift1_aci_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config140_aci_A_shift1_aci_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config140_aci_A_shift1_aci_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config150 */
#define ACPHY_Tiny_ACI_config150(rev)                          (ACREV_GE(rev,40) ? 0x716 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x716 : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config150_aci_B_shift1_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config150_aci_B_shift1_nor_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config150_aci_B_shift1_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config150_aci_B_shift1_nor_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config150_aci_B_shift1_nor_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config150_aci_B_shift1_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config150_aci_B_shift1_nor_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config150_aci_B_shift1_nor_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config150_aci_B_shift1_nor_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config160 */
#define ACPHY_Tiny_ACI_config160(rev)                          (ACREV_GE(rev,40) ? 0x717 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x717 : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config160_aci_B_shift1_aci_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config160_aci_B_shift1_aci_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config160_aci_B_shift1_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config160_aci_B_shift1_aci_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config160_aci_B_shift1_aci_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config160_aci_B_shift1_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config160_aci_B_shift1_aci_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config160_aci_B_shift1_aci_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config160_aci_B_shift1_aci_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config170 */
#define ACPHY_Tiny_ACI_config170(rev)                         (ACREV_GE(rev,40) ? 0x718 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x718 : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config170_aci_A_sign1_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config170_aci_A_sign1_nor_0_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config170_aci_A_sign1_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config170_aci_A_sign1_nor_1_SHIFT(rev) 2
#define ACPHY_Tiny_ACI_config170_aci_A_sign1_nor_1_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config170_aci_A_sign1_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config170_aci_A_sign1_nor_2_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config170_aci_A_sign1_nor_2_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config170_aci_A_sign1_nor_2_SHIFT(rev))
#define ACPHY_Tiny_ACI_config170_aci_A_sign1_aci_0_SHIFT(rev) 6
#define ACPHY_Tiny_ACI_config170_aci_A_sign1_aci_0_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config170_aci_A_sign1_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config170_aci_A_sign1_aci_1_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config170_aci_A_sign1_aci_1_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config170_aci_A_sign1_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config170_aci_A_sign1_aci_2_SHIFT(rev) 10
#define ACPHY_Tiny_ACI_config170_aci_A_sign1_aci_2_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config170_aci_A_sign1_aci_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config180 */
#define ACPHY_Tiny_ACI_config180(rev)                         (ACREV_GE(rev,40) ? 0x719 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x719 : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config180_aci_B_sign1_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config180_aci_B_sign1_nor_0_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config180_aci_B_sign1_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config180_aci_B_sign1_nor_1_SHIFT(rev) 2
#define ACPHY_Tiny_ACI_config180_aci_B_sign1_nor_1_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config180_aci_B_sign1_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config180_aci_B_sign1_nor_2_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config180_aci_B_sign1_nor_2_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config180_aci_B_sign1_nor_2_SHIFT(rev))
#define ACPHY_Tiny_ACI_config180_aci_B_sign1_aci_0_SHIFT(rev) 6
#define ACPHY_Tiny_ACI_config180_aci_B_sign1_aci_0_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config180_aci_B_sign1_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config180_aci_B_sign1_aci_1_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config180_aci_B_sign1_aci_1_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config180_aci_B_sign1_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config180_aci_B_sign1_aci_2_SHIFT(rev) 10
#define ACPHY_Tiny_ACI_config180_aci_B_sign1_aci_2_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config180_aci_B_sign1_aci_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config190 */
#define ACPHY_Tiny_ACI_config190(rev)                          (ACREV_GE(rev,40) ? 0x71a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x71a : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config190_aci_A_shift2_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config190_aci_A_shift2_nor_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config190_aci_A_shift2_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config190_aci_A_shift2_nor_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config190_aci_A_shift2_nor_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config190_aci_A_shift2_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config190_aci_A_shift2_nor_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config190_aci_A_shift2_nor_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config190_aci_A_shift2_nor_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config200 */
#define ACPHY_Tiny_ACI_config200(rev)                          (ACREV_GE(rev,40) ? 0x71b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x71b : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config200_aci_A_shift2_aci_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config200_aci_A_shift2_aci_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config200_aci_A_shift2_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config200_aci_A_shift2_aci_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config200_aci_A_shift2_aci_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config200_aci_A_shift2_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config200_aci_A_shift2_aci_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config200_aci_A_shift2_aci_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config200_aci_A_shift2_aci_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config210 */
#define ACPHY_Tiny_ACI_config210(rev)                          (ACREV_GE(rev,40) ? 0x71c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x71c : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config210_aci_B_shift2_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config210_aci_B_shift2_nor_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config210_aci_B_shift2_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config210_aci_B_shift2_nor_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config210_aci_B_shift2_nor_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config210_aci_B_shift2_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config210_aci_B_shift2_nor_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config210_aci_B_shift2_nor_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config210_aci_B_shift2_nor_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config220 */
#define ACPHY_Tiny_ACI_config220(rev)                          (ACREV_GE(rev,40) ? 0x71d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x71d : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config220_aci_B_shift2_aci_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config220_aci_B_shift2_aci_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config220_aci_B_shift2_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config220_aci_B_shift2_aci_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config220_aci_B_shift2_aci_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config220_aci_B_shift2_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config220_aci_B_shift2_aci_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config220_aci_B_shift2_aci_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config220_aci_B_shift2_aci_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config230 */
#define ACPHY_Tiny_ACI_config230(rev)                         (ACREV_GE(rev,40) ? 0x71e : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x71e : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config230_aci_A_sign2_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config230_aci_A_sign2_nor_0_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config230_aci_A_sign2_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config230_aci_A_sign2_nor_1_SHIFT(rev) 2
#define ACPHY_Tiny_ACI_config230_aci_A_sign2_nor_1_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config230_aci_A_sign2_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config230_aci_A_sign2_nor_2_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config230_aci_A_sign2_nor_2_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config230_aci_A_sign2_nor_2_SHIFT(rev))
#define ACPHY_Tiny_ACI_config230_aci_A_sign2_aci_0_SHIFT(rev) 6
#define ACPHY_Tiny_ACI_config230_aci_A_sign2_aci_0_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config230_aci_A_sign2_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config230_aci_A_sign2_aci_1_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config230_aci_A_sign2_aci_1_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config230_aci_A_sign2_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config230_aci_A_sign2_aci_2_SHIFT(rev) 10
#define ACPHY_Tiny_ACI_config230_aci_A_sign2_aci_2_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config230_aci_A_sign2_aci_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config240 */
#define ACPHY_Tiny_ACI_config240(rev)                         (ACREV_GE(rev,40) ? 0x71f : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x71f : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config240_aci_B_sign2_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config240_aci_B_sign2_nor_0_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config240_aci_B_sign2_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config240_aci_B_sign2_nor_1_SHIFT(rev) 2
#define ACPHY_Tiny_ACI_config240_aci_B_sign2_nor_1_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config240_aci_B_sign2_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config240_aci_B_sign2_nor_2_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config240_aci_B_sign2_nor_2_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config240_aci_B_sign2_nor_2_SHIFT(rev))
#define ACPHY_Tiny_ACI_config240_aci_B_sign2_aci_0_SHIFT(rev) 6
#define ACPHY_Tiny_ACI_config240_aci_B_sign2_aci_0_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config240_aci_B_sign2_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config240_aci_B_sign2_aci_1_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config240_aci_B_sign2_aci_1_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config240_aci_B_sign2_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config240_aci_B_sign2_aci_2_SHIFT(rev) 10
#define ACPHY_Tiny_ACI_config240_aci_B_sign2_aci_2_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config240_aci_B_sign2_aci_2_SHIFT(rev))

/* Register ACPHY_pllLogenMaskCtrl0 */
#define ACPHY_pllLogenMaskCtrl0(rev)                              (ACREV_GE(rev,40) ? 0x74a : (ACREV_GE(rev,36) ? 0x74f : (ACREV_GE(rev,32) ? 0x74a : INVALID_ADDRESS)))
#define ACPHY_pllLogenMaskCtrl0_pll_pwrup_mask_SHIFT(rev)         0
#define ACPHY_pllLogenMaskCtrl0_pll_pwrup_mask_MASK(rev)          (0x1 << ACPHY_pllLogenMaskCtrl0_pll_pwrup_mask_SHIFT(rev))
#define ACPHY_pllLogenMaskCtrl0_pll_reset_mask_SHIFT(rev)         1
#define ACPHY_pllLogenMaskCtrl0_pll_reset_mask_MASK(rev)          (0x1 << ACPHY_pllLogenMaskCtrl0_pll_reset_mask_SHIFT(rev))
#define ACPHY_pllLogenMaskCtrl0_logen_pwrup_mask_SHIFT(rev)       2
#define ACPHY_pllLogenMaskCtrl0_logen_pwrup_mask_MASK(rev)        (0x1 << ACPHY_pllLogenMaskCtrl0_logen_pwrup_mask_SHIFT(rev))
#define ACPHY_pllLogenMaskCtrl0_logen_reset_mask_SHIFT(rev)       3
#define ACPHY_pllLogenMaskCtrl0_logen_reset_mask_MASK(rev)        (0x1 << ACPHY_pllLogenMaskCtrl0_logen_reset_mask_SHIFT(rev))
#define ACPHY_pllLogenMaskCtrl0_pll_rstn_mask_SHIFT(rev)          4
#define ACPHY_pllLogenMaskCtrl0_pll_rstn_mask_MASK(rev)           (0x1 << ACPHY_pllLogenMaskCtrl0_pll_rstn_mask_SHIFT(rev))
#define ACPHY_pllLogenMaskCtrl0_logen_2g_pwrup_SHIFT(rev)         5
#define ACPHY_pllLogenMaskCtrl0_logen_2g_pwrup_MASK(rev)          (0x1 << ACPHY_pllLogenMaskCtrl0_logen_2g_pwrup_SHIFT(rev))
#define ACPHY_pllLogenMaskCtrl0_logen_mimo_driver_en_SHIFT(rev)   6
#define ACPHY_pllLogenMaskCtrl0_logen_mimo_driver_en_MASK(rev)    (0x1 << ACPHY_pllLogenMaskCtrl0_logen_mimo_driver_en_SHIFT(rev))
#define ACPHY_pllLogenMaskCtrl0_logen_mimo_pwrup_mask_SHIFT(rev)  7
#define ACPHY_pllLogenMaskCtrl0_logen_mimo_pwrup_mask_MASK(rev)   (0x1 << ACPHY_pllLogenMaskCtrl0_logen_mimo_pwrup_mask_SHIFT(rev))
#define ACPHY_pllLogenMaskCtrl0_logen_mimo_driver_mask_SHIFT(rev) 8
#define ACPHY_pllLogenMaskCtrl0_logen_mimo_driver_mask_MASK(rev)  (0x1 << ACPHY_pllLogenMaskCtrl0_logen_mimo_driver_mask_SHIFT(rev))
#define ACPHY_pllLogenMaskCtrl0_div5g_mask_SHIFT(rev)             9
#define ACPHY_pllLogenMaskCtrl0_div5g_mask_MASK(rev)              (0x1 << ACPHY_pllLogenMaskCtrl0_div5g_mask_SHIFT(rev))
#define ACPHY_pllLogenMaskCtrl0_logen_bias_mask_SHIFT(rev)        10
#define ACPHY_pllLogenMaskCtrl0_logen_bias_mask_MASK(rev)         (0x1 << ACPHY_pllLogenMaskCtrl0_logen_bias_mask_SHIFT(rev))

/* Register ACPHY_FemOutputOvrCtrl0 */
#define ACPHY_FemOutputOvrCtrl0(rev)                        (ACREV_GE(rev,40) ? 0x74b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x74b : INVALID_ADDRESS)))
#define ACPHY_FemOutputOvrCtrl0_femCtrlOutputOvr_SHIFT(rev) 0
#define ACPHY_FemOutputOvrCtrl0_femCtrlOutputOvr_MASK(rev)  (0x1 << ACPHY_FemOutputOvrCtrl0_femCtrlOutputOvr_SHIFT(rev))
#define ACPHY_FemOutputOvrCtrl0_femCtrlOutput_SHIFT(rev)    1
#define ACPHY_FemOutputOvrCtrl0_femCtrlOutput_MASK(rev)     (ACREV_GE(rev,40) ? (0x7ff << ACPHY_FemOutputOvrCtrl0_femCtrlOutput_SHIFT(rev)) : (0x3ff << ACPHY_FemOutputOvrCtrl0_femCtrlOutput_SHIFT(rev)))

/* Register ACPHY_dccal_control_290 */
#define ACPHY_dccal_control_290(rev)                             (ACREV_GE(rev,40) ? 0x75c : (ACREV_GE(rev,36) ? 0x805 : (ACREV_GE(rev,33) ? 0x75c : INVALID_ADDRESS)))
#define ACPHY_dccal_control_290_dcc_forced_mode_SHIFT(rev)       0
#define ACPHY_dccal_control_290_dcc_forced_mode_MASK(rev)        (0x1 << ACPHY_dccal_control_290_dcc_forced_mode_SHIFT(rev))
#define ACPHY_dccal_control_290_dcc_forced_dcoe_val_i_SHIFT(rev) 1
#define ACPHY_dccal_control_290_dcc_forced_dcoe_val_i_MASK(rev)  (0x3ff << ACPHY_dccal_control_290_dcc_forced_dcoe_val_i_SHIFT(rev))

/* Register ACPHY_dccal_control_300 */
#define ACPHY_dccal_control_300(rev)                             (ACREV_GE(rev,40) ? 0x75d : (ACREV_GE(rev,36) ? 0x806 : (ACREV_GE(rev,33) ? 0x75d : INVALID_ADDRESS)))
#define ACPHY_dccal_control_300_dcc_forced_dcoe_val_q_SHIFT(rev) 0
#define ACPHY_dccal_control_300_dcc_forced_dcoe_val_q_MASK(rev)  (0x3ff << ACPHY_dccal_control_300_dcc_forced_dcoe_val_q_SHIFT(rev))

/* Register ACPHY_dccal_control_310 */
#define ACPHY_dccal_control_310(rev)                              (ACREV_GE(rev,40) ? 0x75e : (ACREV_GE(rev,36) ? 0x807 : (ACREV_GE(rev,33) ? 0x75e : INVALID_ADDRESS)))
#define ACPHY_dccal_control_310_dcc_forced_idacc_val_i_SHIFT(rev) 0
#define ACPHY_dccal_control_310_dcc_forced_idacc_val_i_MASK(rev)  (0x1ff << ACPHY_dccal_control_310_dcc_forced_idacc_val_i_SHIFT(rev))

/* Register ACPHY_dccal_control_320 */
#define ACPHY_dccal_control_320(rev)                              (ACREV_GE(rev,40) ? 0x75f : (ACREV_GE(rev,36) ? 0x808 : (ACREV_GE(rev,33) ? 0x75f : INVALID_ADDRESS)))
#define ACPHY_dccal_control_320_dcc_forced_idacc_val_q_SHIFT(rev) 0
#define ACPHY_dccal_control_320_dcc_forced_idacc_val_q_MASK(rev)  (0x1ff << ACPHY_dccal_control_320_dcc_forced_idacc_val_q_SHIFT(rev))

/* Register ACPHY_Core0ACIJammerDeltaDb */
#define ACPHY_Core0ACIJammerDeltaDb(rev)                           (ACREV_GE(rev,40) ? 0x79d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x79d : INVALID_ADDRESS)))
#define ACPHY_Core0ACIJammerDeltaDb_aci_jammer_delta_db_SHIFT(rev) 0
#define ACPHY_Core0ACIJammerDeltaDb_aci_jammer_delta_db_MASK(rev)  (0xff << ACPHY_Core0ACIJammerDeltaDb_aci_jammer_delta_db_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_detected1_ctr0 */
#define ACPHY_ACI_Detect_aci_detected1_ctr0(rev)                         (ACREV_GE(rev,40) ? 0x7aa : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x7aa : INVALID_ADDRESS)))
#define ACPHY_ACI_Detect_aci_detected1_ctr0_aci_detected1_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_detected1_ctr0_aci_detected1_ctr_MASK(rev)  (0xffff << ACPHY_ACI_Detect_aci_detected1_ctr0_aci_detected1_ctr_SHIFT(rev))

/* Register ACPHY_ACI_Detect_sw_aci_detected1_ctr0 */
#define ACPHY_ACI_Detect_sw_aci_detected1_ctr0(rev)                            (ACREV_GE(rev,40) ? 0x7ac : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x7ac : INVALID_ADDRESS)))
#define ACPHY_ACI_Detect_sw_aci_detected1_ctr0_sw_aci_detected1_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_sw_aci_detected1_ctr0_sw_aci_detected1_ctr_MASK(rev)  (0xffff << ACPHY_ACI_Detect_sw_aci_detected1_ctr0_sw_aci_detected1_ctr_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_detected2_ctr0 */
#define ACPHY_ACI_Detect_aci_detected2_ctr0(rev)                         (ACREV_GE(rev,40) ? 0x7ae : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x7ae : INVALID_ADDRESS)))
#define ACPHY_ACI_Detect_aci_detected2_ctr0_aci_detected2_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_detected2_ctr0_aci_detected2_ctr_MASK(rev)  (0xffff << ACPHY_ACI_Detect_aci_detected2_ctr0_aci_detected2_ctr_SHIFT(rev))

/* Register ACPHY_ACI_Detect_sw_aci_detected2_ctr0 */
#define ACPHY_ACI_Detect_sw_aci_detected2_ctr0(rev)                            (ACREV_GE(rev,40) ? 0x7af : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x7af : INVALID_ADDRESS)))
#define ACPHY_ACI_Detect_sw_aci_detected2_ctr0_sw_aci_detected2_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_sw_aci_detected2_ctr0_sw_aci_detected2_ctr_MASK(rev)  (0xffff << ACPHY_ACI_Detect_sw_aci_detected2_ctr0_sw_aci_detected2_ctr_SHIFT(rev))

/* Register ACPHY_a_coef10 */
#define ACPHY_a_coef10(rev)               (ACREV_GE(rev,40) ? 0x7b3 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x7b3 : INVALID_ADDRESS)))
#define ACPHY_a_coef10_a_coef1_SHIFT(rev) 0
#define ACPHY_a_coef10_a_coef1_MASK(rev)  (0x3ff << ACPHY_a_coef10_a_coef1_SHIFT(rev))

/* Register ACPHY_a_coef20 */
#define ACPHY_a_coef20(rev)               (ACREV_GE(rev,40) ? 0x7b4 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x7b4 : INVALID_ADDRESS)))
#define ACPHY_a_coef20_a_coef2_SHIFT(rev) 0
#define ACPHY_a_coef20_a_coef2_MASK(rev)  (0x3ff << ACPHY_a_coef20_a_coef2_SHIFT(rev))

/* Register ACPHY_a_coef30 */
#define ACPHY_a_coef30(rev)               (ACREV_GE(rev,40) ? 0x7b7 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x7b7 : INVALID_ADDRESS)))
#define ACPHY_a_coef30_a_coef3_SHIFT(rev) 0
#define ACPHY_a_coef30_a_coef3_MASK(rev)  (0x3ff << ACPHY_a_coef30_a_coef3_SHIFT(rev))

/* Register ACPHY_b_coef10 */
#define ACPHY_b_coef10(rev)               (ACREV_GE(rev,40) ? 0x7b8 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x7b8 : INVALID_ADDRESS)))
#define ACPHY_b_coef10_b_coef1_SHIFT(rev) 0
#define ACPHY_b_coef10_b_coef1_MASK(rev)  (0x3ff << ACPHY_b_coef10_b_coef1_SHIFT(rev))

/* Register ACPHY_b_coef20 */
#define ACPHY_b_coef20(rev)               (ACREV_GE(rev,40) ? 0x7bf : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x7bf : INVALID_ADDRESS)))
#define ACPHY_b_coef20_b_coef2_SHIFT(rev) 0
#define ACPHY_b_coef20_b_coef2_MASK(rev)  (0x3ff << ACPHY_b_coef20_b_coef2_SHIFT(rev))

/* Register ACPHY_PREMPT_with_obss_support0 */
#define ACPHY_PREMPT_with_obss_support0(rev)                      (ACREV_GE(rev,40) ? 0x7de : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x7de : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x7de : INVALID_ADDRESS)))))
#define ACPHY_PREMPT_with_obss_support0_muxDvgaout_SHIFT(rev)     (ACREV_GE(rev,40) ? 0 : (ACREV_GE(rev,32) ? 0 : 1))
#define ACPHY_PREMPT_with_obss_support0_muxDvgaout_MASK(rev)      (0x1 << ACPHY_PREMPT_with_obss_support0_muxDvgaout_SHIFT(rev))
#define ACPHY_PREMPT_with_obss_support0_postRxFiltMult_SHIFT(rev) 0
#define ACPHY_PREMPT_with_obss_support0_postRxFiltMult_MASK(rev)  (0x1 << ACPHY_PREMPT_with_obss_support0_postRxFiltMult_SHIFT(rev))

/* Register ACPHY_b_coef30 */
#define ACPHY_b_coef30(rev)               (ACREV_GE(rev,40) ? 0x7df : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x7df : INVALID_ADDRESS)))
#define ACPHY_b_coef30_b_coef3_SHIFT(rev) 0
#define ACPHY_b_coef30_b_coef3_MASK(rev)  (0x3ff << ACPHY_b_coef30_b_coef3_SHIFT(rev))

/* Register ACPHY_Core2TxControl */
#define ACPHY_Core2TxControl(rev)                            (ACREV_GE(rev,40) ? 0x800 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x800 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x800 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x800 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x800 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x800 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x800 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x800 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x800 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x800))))))))))))))))))
#define ACPHY_Core2TxControl_loft_comp_swap_ab_SHIFT(rev)    7
#define ACPHY_Core2TxControl_loft_comp_swap_ab_MASK(rev)     (0x1 << ACPHY_Core2TxControl_loft_comp_swap_ab_SHIFT(rev))
#define ACPHY_Core2TxControl_loft_comp_in_upshift_SHIFT(rev) 6
#define ACPHY_Core2TxControl_loft_comp_in_upshift_MASK(rev)  (0x1 << ACPHY_Core2TxControl_loft_comp_in_upshift_SHIFT(rev))
#define ACPHY_Core2TxControl_loft_comp_shift_SHIFT(rev)      5
#define ACPHY_Core2TxControl_loft_comp_shift_MASK(rev)       (0x1 << ACPHY_Core2TxControl_loft_comp_shift_SHIFT(rev))
#define ACPHY_Core2TxControl_loft_comp_en_SHIFT(rev)         4
#define ACPHY_Core2TxControl_loft_comp_en_MASK(rev)          (0x1 << ACPHY_Core2TxControl_loft_comp_en_SHIFT(rev))
#define ACPHY_Core2TxControl_iqSwapEnable_SHIFT(rev)         3
#define ACPHY_Core2TxControl_iqSwapEnable_MASK(rev)          (0x1 << ACPHY_Core2TxControl_iqSwapEnable_SHIFT(rev))
#define ACPHY_Core2TxControl_iqImbCompEnable_SHIFT(rev)      2
#define ACPHY_Core2TxControl_iqImbCompEnable_MASK(rev)       (0x1 << ACPHY_Core2TxControl_iqImbCompEnable_SHIFT(rev))
#define ACPHY_Core2TxControl_phaseRotate_SHIFT(rev)          1
#define ACPHY_Core2TxControl_phaseRotate_MASK(rev)           (0x1 << ACPHY_Core2TxControl_phaseRotate_SHIFT(rev))

/* Register ACPHY_TxResamplerEnable1 */
#define ACPHY_TxResamplerEnable1(rev)                                    (ACREV_GE(rev,40) ? 0x801 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x801 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x801 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x801 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x801 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x801 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x801 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x801 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x801 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x801))))))))))))))))))
#define ACPHY_TxResamplerEnable1_enable_tx_SHIFT(rev)                    0
#define ACPHY_TxResamplerEnable1_enable_tx_MASK(rev)                     (0x1 << ACPHY_TxResamplerEnable1_enable_tx_SHIFT(rev))
#define ACPHY_TxResamplerEnable1_almost_full_disable_SHIFT(rev)          1
#define ACPHY_TxResamplerEnable1_almost_full_disable_MASK(rev)           (0x1 << ACPHY_TxResamplerEnable1_almost_full_disable_SHIFT(rev))
#define ACPHY_TxResamplerEnable1_full_threshold_SHIFT(rev)               2
#define ACPHY_TxResamplerEnable1_full_threshold_MASK(rev)                (0x7 << ACPHY_TxResamplerEnable1_full_threshold_SHIFT(rev))
#define ACPHY_TxResamplerEnable1_tx_stall_disable_SHIFT(rev)             5
#define ACPHY_TxResamplerEnable1_tx_stall_disable_MASK(rev)              (0x1 << ACPHY_TxResamplerEnable1_tx_stall_disable_SHIFT(rev))
#define ACPHY_TxResamplerEnable1_tx_fifo_wrrst_onrdrst_enable_SHIFT(rev) 6
#define ACPHY_TxResamplerEnable1_tx_fifo_wrrst_onrdrst_enable_MASK(rev)  (0x1 << ACPHY_TxResamplerEnable1_tx_fifo_wrrst_onrdrst_enable_SHIFT(rev))
#define ACPHY_TxResamplerEnable1_tx_fifo_txresetEn_SHIFT(rev)            7
#define ACPHY_TxResamplerEnable1_tx_fifo_txresetEn_MASK(rev)             (0x1 << ACPHY_TxResamplerEnable1_tx_fifo_txresetEn_SHIFT(rev))
#define ACPHY_TxResamplerEnable1_txfe_baseband_enfree_SHIFT(rev)         8
#define ACPHY_TxResamplerEnable1_txfe_baseband_enfree_MASK(rev)          (0x1 << ACPHY_TxResamplerEnable1_txfe_baseband_enfree_SHIFT(rev))
#define ACPHY_TxResamplerEnable1_eninitfifowait_SHIFT(rev)               9
#define ACPHY_TxResamplerEnable1_eninitfifowait_MASK(rev)                (0x1 << ACPHY_TxResamplerEnable1_eninitfifowait_SHIFT(rev))
#define ACPHY_TxResamplerEnable1_txfetoptxfrreseten_SHIFT(rev)           10
#define ACPHY_TxResamplerEnable1_txfetoptxfrreseten_MASK(rev)            (0x1 << ACPHY_TxResamplerEnable1_txfetoptxfrreseten_SHIFT(rev))
#define ACPHY_TxResamplerEnable1_mufreeWren_SHIFT(rev)                   11
#define ACPHY_TxResamplerEnable1_mufreeWren_MASK(rev)                    (0x1 << ACPHY_TxResamplerEnable1_mufreeWren_SHIFT(rev))
#define ACPHY_TxResamplerEnable1_tx_fifo_resetccaEn_SHIFT(rev)           12
#define ACPHY_TxResamplerEnable1_tx_fifo_resetccaEn_MASK(rev)            (0x1 << ACPHY_TxResamplerEnable1_tx_fifo_resetccaEn_SHIFT(rev))

/* Register ACPHY_TxResamplerMuDelta1u */
#define ACPHY_TxResamplerMuDelta1u(rev)                         (ACREV_GE(rev,40) ? 0x802 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x802 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x802 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x802 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x802 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x802 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x802 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x802 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x802 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x802))))))))))))))))))
#define ACPHY_TxResamplerMuDelta1u_mu_tx_u_SHIFT(rev)           0
#define ACPHY_TxResamplerMuDelta1u_mu_tx_u_MASK(rev)            (0xff << ACPHY_TxResamplerMuDelta1u_mu_tx_u_SHIFT(rev))
#define ACPHY_TxResamplerMuDelta1u_mu_tx_l_lsb_3bits_SHIFT(rev) 8
#define ACPHY_TxResamplerMuDelta1u_mu_tx_l_lsb_3bits_MASK(rev)  (0x7 << ACPHY_TxResamplerMuDelta1u_mu_tx_l_lsb_3bits_SHIFT(rev))

/* Register ACPHY_TxResamplerMuDelta1l */
#define ACPHY_TxResamplerMuDelta1l(rev)               (ACREV_GE(rev,40) ? 0x803 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x803 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x803 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x803 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x803 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x803 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x803 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x803 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x803 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x803))))))))))))))))))
#define ACPHY_TxResamplerMuDelta1l_mu_tx_l_SHIFT(rev) 0
#define ACPHY_TxResamplerMuDelta1l_mu_tx_l_MASK(rev)  (0xffff << ACPHY_TxResamplerMuDelta1l_mu_tx_l_SHIFT(rev))

/* Register ACPHY_TxFIFOReset1 */
#define ACPHY_TxFIFOReset1(rev)                     (ACREV_GE(rev,40) ? 0x804 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x804 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x804 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x804 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x804 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x804 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x804 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x804 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x804 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x804))))))))))))))))))
#define ACPHY_TxFIFOReset1_tx_fifo_reset_SHIFT(rev) 0
#define ACPHY_TxFIFOReset1_tx_fifo_reset_MASK(rev)  (0x1 << ACPHY_TxFIFOReset1_tx_fifo_reset_SHIFT(rev))

/* Register ACPHY_TxFePrimeCnt1 */
#define ACPHY_TxFePrimeCnt1(rev)                      (ACREV_GE(rev,40) ? 0x805 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x805 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x805 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x805 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x805 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x805 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x805 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x805 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x805 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x805))))))))))))))))))
#define ACPHY_TxFePrimeCnt1_txfe_prime_cnt_SHIFT(rev) 0
#define ACPHY_TxFePrimeCnt1_txfe_prime_cnt_MASK(rev)  (0xf << ACPHY_TxFePrimeCnt1_txfe_prime_cnt_SHIFT(rev))

/* Register ACPHY_TxResamplerMuDeltaInit1u */
#define ACPHY_TxResamplerMuDeltaInit1u(rev)                                    (ACREV_GE(rev,40) ? 0x806 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x806 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x806 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x806 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x806 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x806 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x806 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x806 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x806 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x806))))))))))))))))))
#define ACPHY_TxResamplerMuDeltaInit1u_txresamp_mu_tx_reset_u_SHIFT(rev)       0
#define ACPHY_TxResamplerMuDeltaInit1u_txresamp_mu_tx_reset_u_MASK(rev)        (0xff << ACPHY_TxResamplerMuDeltaInit1u_txresamp_mu_tx_reset_u_SHIFT(rev))
#define ACPHY_TxResamplerMuDeltaInit1u_txresamp_mu_tx_reset_l_lsb_3bits_SHIFT(rev) 8
#define ACPHY_TxResamplerMuDeltaInit1u_txresamp_mu_tx_reset_l_lsb_3bits_MASK(rev) (0x7 << ACPHY_TxResamplerMuDeltaInit1u_txresamp_mu_tx_reset_l_lsb_3bits_SHIFT(rev))

/* Register ACPHY_TxResamplerMuDeltaInit1l */
#define ACPHY_TxResamplerMuDeltaInit1l(rev)                              (ACREV_GE(rev,40) ? 0x807 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x807 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x807 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x807 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x807 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x807 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x807 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x807 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x807 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x807))))))))))))))))))
#define ACPHY_TxResamplerMuDeltaInit1l_txresamp_mu_tx_reset_l_SHIFT(rev) 0
#define ACPHY_TxResamplerMuDeltaInit1l_txresamp_mu_tx_reset_l_MASK(rev)  (0xffff << ACPHY_TxResamplerMuDeltaInit1l_txresamp_mu_tx_reset_l_SHIFT(rev))

/* Register ACPHY_TxResamplerSampSyncVal1 */
#define ACPHY_TxResamplerSampSyncVal1(rev)                              (ACREV_GE(rev,40) ? 0x808 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x808 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x808 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x808 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x808 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x808 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x808 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x808 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x808 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x808))))))))))))))))))
#define ACPHY_TxResamplerSampSyncVal1_txresamp_samp_sync_val_SHIFT(rev) 0
#define ACPHY_TxResamplerSampSyncVal1_txresamp_samp_sync_val_MASK(rev)  (0xffff << ACPHY_TxResamplerSampSyncVal1_txresamp_samp_sync_val_SHIFT(rev))

/* Register ACPHY_MuInitialLOAD1 */
#define ACPHY_MuInitialLOAD1(rev)                             (ACREV_GE(rev,40) ? 0x809 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x809 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x809 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x809 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x809 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x809 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x809 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x809 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x809 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x809))))))))))))))))))
#define ACPHY_MuInitialLOAD1_muinitial_load_SHIFT(rev)        0
#define ACPHY_MuInitialLOAD1_muinitial_load_MASK(rev)         (0x1 << ACPHY_MuInitialLOAD1_muinitial_load_SHIFT(rev))
#define ACPHY_MuInitialLOAD1_txresamp_samp_sync_en_SHIFT(rev) 1
#define ACPHY_MuInitialLOAD1_txresamp_samp_sync_en_MASK(rev)  (0x1 << ACPHY_MuInitialLOAD1_txresamp_samp_sync_en_SHIFT(rev))

/* Register ACPHY_TxFIFORST1 */
#define ACPHY_TxFIFORST1(rev)                  (ACREV_GE(rev,40) ? 0x80a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x80a : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x80a : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x80a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x80a : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x80a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x80a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x80a : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x80a : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x80a))))))))))))))))))
#define ACPHY_TxFIFORST1_txfifo_rst_SHIFT(rev) 0
#define ACPHY_TxFIFORST1_txfifo_rst_MASK(rev)  (0x1 << ACPHY_TxFIFORST1_txfifo_rst_SHIFT(rev))

/* Register ACPHY_TxFIFOCLR1 */
#define ACPHY_TxFIFOCLR1(rev)                  (ACREV_GE(rev,40) ? 0x80b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x80b : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x80b : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x80b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x80b : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x80b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x80b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x80b : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x80b : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x80b))))))))))))))))))
#define ACPHY_TxFIFOCLR1_txfifo_clr_SHIFT(rev) 0
#define ACPHY_TxFIFOCLR1_txfifo_clr_MASK(rev)  (0x1 << ACPHY_TxFIFOCLR1_txfifo_clr_SHIFT(rev))

/* Register ACPHY_TxFIFORDSTART1 */
#define ACPHY_TxFIFORDSTART1(rev)                      (ACREV_GE(rev,40) ? 0x80c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x80c : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x80c : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x80c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x80c : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x80c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x80c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x80c : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x80c : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x80c))))))))))))))))))
#define ACPHY_TxFIFORDSTART1_txfifo_rdstart_SHIFT(rev) 0
#define ACPHY_TxFIFORDSTART1_txfifo_rdstart_MASK(rev)  (0x1f << ACPHY_TxFIFORDSTART1_txfifo_rdstart_SHIFT(rev))

/* Register ACPHY_TxFIFOStatus1 */
#define ACPHY_TxFIFOStatus1(rev)                           (ACREV_GE(rev,40) ? 0x80d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x80d : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x80d : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x80d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x80d : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x80d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x80d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x80d : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x80d : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x80d))))))))))))))))))
#define ACPHY_TxFIFOStatus1_tx_fifo_overflow_SHIFT(rev)    0
#define ACPHY_TxFIFOStatus1_tx_fifo_overflow_MASK(rev)     (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_overflow_SHIFT(rev))
#define ACPHY_TxFIFOStatus1_tx_fifo_underflow_SHIFT(rev)   1
#define ACPHY_TxFIFOStatus1_tx_fifo_underflow_MASK(rev)    (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_underflow_SHIFT(rev))
#define ACPHY_TxFIFOStatus1_tx_fifo_stall_tx_SHIFT(rev)    2
#define ACPHY_TxFIFOStatus1_tx_fifo_stall_tx_MASK(rev)     (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_stall_tx_SHIFT(rev))
#define ACPHY_TxFIFOStatus1_tx_fifo_stall_SHIFT(rev)       3
#define ACPHY_TxFIFOStatus1_tx_fifo_stall_MASK(rev)        (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_stall_SHIFT(rev))
#define ACPHY_TxFIFOStatus1_tx_fifo_full_SHIFT(rev)        4
#define ACPHY_TxFIFOStatus1_tx_fifo_full_MASK(rev)         (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_full_SHIFT(rev))
#define ACPHY_TxFIFOStatus1_tx_fifo_almost_full_SHIFT(rev) 5
#define ACPHY_TxFIFOStatus1_tx_fifo_almost_full_MASK(rev)  (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_almost_full_SHIFT(rev))
#define ACPHY_TxFIFOStatus1_tx_fifo_stall_en_SHIFT(rev)    6
#define ACPHY_TxFIFOStatus1_tx_fifo_stall_en_MASK(rev)     (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_stall_en_SHIFT(rev))
#define ACPHY_TxFIFOStatus1_tx_fifo_primed_SHIFT(rev)      7
#define ACPHY_TxFIFOStatus1_tx_fifo_primed_MASK(rev)       (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_primed_SHIFT(rev))
#define ACPHY_TxFIFOStatus1_tx_fifo_rinc_SHIFT(rev)        8
#define ACPHY_TxFIFOStatus1_tx_fifo_rinc_MASK(rev)         (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_rinc_SHIFT(rev))
#define ACPHY_TxFIFOStatus1_tx_fifo_winc_SHIFT(rev)        9
#define ACPHY_TxFIFOStatus1_tx_fifo_winc_MASK(rev)         (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_winc_SHIFT(rev))

/* Register ACPHY_TxFIFOOverflowCnt1 */
#define ACPHY_TxFIFOOverflowCnt1(rev)                            (ACREV_GE(rev,40) ? 0x80e : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x80e : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x80e : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x80e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x80e : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x80e : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x80e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x80e : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x80e : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x80e))))))))))))))))))
#define ACPHY_TxFIFOOverflowCnt1_tx_fifo_overflow_cnt_SHIFT(rev) 0
#define ACPHY_TxFIFOOverflowCnt1_tx_fifo_overflow_cnt_MASK(rev)  (0xffff << ACPHY_TxFIFOOverflowCnt1_tx_fifo_overflow_cnt_SHIFT(rev))

/* Register ACPHY_TxFIFOUnderflowCnt1 */
#define ACPHY_TxFIFOUnderflowCnt1(rev)                             (ACREV_GE(rev,40) ? 0x80f : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x80f : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x80f : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x80f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x80f : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x80f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x80f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x80f : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x80f : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x80f))))))))))))))))))
#define ACPHY_TxFIFOUnderflowCnt1_tx_fifo_underflow_cnt_SHIFT(rev) 0
#define ACPHY_TxFIFOUnderflowCnt1_tx_fifo_underflow_cnt_MASK(rev)  (0xffff << ACPHY_TxFIFOUnderflowCnt1_tx_fifo_underflow_cnt_SHIFT(rev))

/* Register ACPHY_TxPwrCapping1_path1 */
#define ACPHY_TxPwrCapping1_path1(rev)                               (ACREV_GE(rev,40) ? 0x83f : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x83f : INVALID_ADDRESS)))
#define ACPHY_TxPwrCapping1_path1_maxTxPwrCap_MIMO4_path1_SHIFT(rev) 8
#define ACPHY_TxPwrCapping1_path1_maxTxPwrCap_MIMO4_path1_MASK(rev)  (0xff << ACPHY_TxPwrCapping1_path1_maxTxPwrCap_MIMO4_path1_SHIFT(rev))
#define ACPHY_TxPwrCapping1_path1_maxTxPwrCap_MIMO3_path1_SHIFT(rev) 0
#define ACPHY_TxPwrCapping1_path1_maxTxPwrCap_MIMO3_path1_MASK(rev)  (0xff << ACPHY_TxPwrCapping1_path1_maxTxPwrCap_MIMO3_path1_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlStatus_path1 */
#define ACPHY_TxPwrCtrlStatus_path1(rev)                      (ACREV_GE(rev,40) ? 0x840 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x840 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x840 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x840 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x840 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x840 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x840 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x840 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x840 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x840))))))))))))))))))
#define ACPHY_TxPwrCtrlStatus_path1_estPwrAdjValid_SHIFT(rev) 15
#define ACPHY_TxPwrCtrlStatus_path1_estPwrAdjValid_MASK(rev)  (0x1 << ACPHY_TxPwrCtrlStatus_path1_estPwrAdjValid_SHIFT(rev))
#define ACPHY_TxPwrCtrlStatus_path1_baseIndex_SHIFT(rev)      8
#define ACPHY_TxPwrCtrlStatus_path1_baseIndex_MASK(rev)       (0x7f << ACPHY_TxPwrCtrlStatus_path1_baseIndex_SHIFT(rev))
#define ACPHY_TxPwrCtrlStatus_path1_estPwr_adj_SHIFT(rev)     0
#define ACPHY_TxPwrCtrlStatus_path1_estPwr_adj_MASK(rev)      (0xff << ACPHY_TxPwrCtrlStatus_path1_estPwr_adj_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlCore1TSSISensLmt */
#define ACPHY_TxPwrCtrlCore1TSSISensLmt(rev)                      (ACREV_GE(rev,40) ? 0x841 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x841 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x841 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x841 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x841 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x841 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x841 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x841 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x841 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x841))))))))))))))))))
#define ACPHY_TxPwrCtrlCore1TSSISensLmt_tssiSensMaxPwr_SHIFT(rev) 8
#define ACPHY_TxPwrCtrlCore1TSSISensLmt_tssiSensMaxPwr_MASK(rev)  (0xff << ACPHY_TxPwrCtrlCore1TSSISensLmt_tssiSensMaxPwr_SHIFT(rev))
#define ACPHY_TxPwrCtrlCore1TSSISensLmt_tssiSensMinPwr_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlCore1TSSISensLmt_tssiSensMinPwr_MASK(rev)  (0xff << ACPHY_TxPwrCtrlCore1TSSISensLmt_tssiSensMinPwr_SHIFT(rev))

/* Register ACPHY_EstPower_path1 */
#define ACPHY_EstPower_path1(rev)                     (ACREV_GE(rev,40) ? 0x842 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x842 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x842 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x842 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x842 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x842 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x842 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x842 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x842 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x842))))))))))))))))))
#define ACPHY_EstPower_path1_baseindex0_SHIFT(rev)    9
#define ACPHY_EstPower_path1_baseindex0_MASK(rev)     (0x1 << ACPHY_EstPower_path1_baseindex0_SHIFT(rev))
#define ACPHY_EstPower_path1_estPowerValid_SHIFT(rev) 8
#define ACPHY_EstPower_path1_estPowerValid_MASK(rev)  (0x1 << ACPHY_EstPower_path1_estPowerValid_SHIFT(rev))
#define ACPHY_EstPower_path1_estPower_SHIFT(rev)      0
#define ACPHY_EstPower_path1_estPower_MASK(rev)       (0xff << ACPHY_EstPower_path1_estPower_SHIFT(rev))

/* Register ACPHY_TxPwrCapping_path1 */
#define ACPHY_TxPwrCapping_path1(rev)                               (ACREV_GE(rev,40) ? 0x843 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x843 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x843 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x843 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x843 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x843 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x843 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x843 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x843 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x843))))))))))))))))))
#define ACPHY_TxPwrCapping_path1_maxTxPwrCap_MIMO2_path1_SHIFT(rev) 8
#define ACPHY_TxPwrCapping_path1_maxTxPwrCap_MIMO2_path1_MASK(rev)  (0xff << ACPHY_TxPwrCapping_path1_maxTxPwrCap_MIMO2_path1_SHIFT(rev))
#define ACPHY_TxPwrCapping_path1_maxTxPwrCap_path1_SHIFT(rev)       0
#define ACPHY_TxPwrCapping_path1_maxTxPwrCap_path1_MASK(rev)        (0xff << ACPHY_TxPwrCapping_path1_maxTxPwrCap_path1_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlInit_path1 */
#define ACPHY_TxPwrCtrlInit_path1(rev)                                (ACREV_GE(rev,40) ? 0x844 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x844 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x844 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x844 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x844 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x844 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x844 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x844 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x844 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x844))))))))))))))))))
#define ACPHY_TxPwrCtrlInit_path1_pwrIndex_init_path1_SHIFT(rev)      0
#define ACPHY_TxPwrCtrlInit_path1_pwrIndex_init_path1_MASK(rev)       (0x7f << ACPHY_TxPwrCtrlInit_path1_pwrIndex_init_path1_SHIFT(rev))
#define ACPHY_TxPwrCtrlInit_path1_pwr_index_init_cck_path1_SHIFT(rev) 7
#define ACPHY_TxPwrCtrlInit_path1_pwr_index_init_cck_path1_MASK(rev)  (0x7f << ACPHY_TxPwrCtrlInit_path1_pwr_index_init_cck_path1_SHIFT(rev))
#define ACPHY_TxPwrCtrlInit_path1_papd_lut_iscck1_SHIFT(rev)          14
#define ACPHY_TxPwrCtrlInit_path1_papd_lut_iscck1_MASK(rev)           (0x1 << ACPHY_TxPwrCtrlInit_path1_papd_lut_iscck1_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlIdleTssi_path1 */
#define ACPHY_TxPwrCtrlIdleTssi_path1(rev)                 (ACREV_GE(rev,40) ? 0x845 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x845 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x845 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x845 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x845 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x845 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x845 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x845 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x845 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x845))))))))))))))))))
#define ACPHY_TxPwrCtrlIdleTssi_path1_idleTssi1_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlIdleTssi_path1_idleTssi1_MASK(rev)  (0x3ff << ACPHY_TxPwrCtrlIdleTssi_path1_idleTssi1_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlTargetPwr_path1 */
#define ACPHY_TxPwrCtrlTargetPwr_path1(rev)                     (ACREV_GE(rev,40) ? 0x846 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x846 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x846 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x846 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x846 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x846 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x846 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x846 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x846 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x846))))))))))))))))))
#define ACPHY_TxPwrCtrlTargetPwr_path1_targetPwr1_SHIFT(rev)    0
#define ACPHY_TxPwrCtrlTargetPwr_path1_targetPwr1_MASK(rev)     (0xff << ACPHY_TxPwrCtrlTargetPwr_path1_targetPwr1_SHIFT(rev))
#define ACPHY_TxPwrCtrlTargetPwr_path1_cckPwrOffset1_SHIFT(rev) 8
#define ACPHY_TxPwrCtrlTargetPwr_path1_cckPwrOffset1_MASK(rev)  (0xff << ACPHY_TxPwrCtrlTargetPwr_path1_cckPwrOffset1_SHIFT(rev))

/* Register ACPHY_TxPwrCtrl_uCIndex_path1 */
#define ACPHY_TxPwrCtrl_uCIndex_path1(rev)                     (ACREV_GE(rev,40) ? 0x847 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x847 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x847 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x847 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x847 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x847 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x847 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x847 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x847 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x847))))))))))))))))))
#define ACPHY_TxPwrCtrl_uCIndex_path1_uC_baseIndex1_SHIFT(rev) 8
#define ACPHY_TxPwrCtrl_uCIndex_path1_uC_baseIndex1_MASK(rev)  (0x7f << ACPHY_TxPwrCtrl_uCIndex_path1_uC_baseIndex1_SHIFT(rev))
#define ACPHY_TxPwrCtrl_uCIndex_path1_uC_pwrIndex1_SHIFT(rev)  0
#define ACPHY_TxPwrCtrl_uCIndex_path1_uC_pwrIndex1_MASK(rev)   (0x7f << ACPHY_TxPwrCtrl_uCIndex_path1_uC_pwrIndex1_SHIFT(rev))

/* Register ACPHY_TssiVal_path1 */
#define ACPHY_TssiVal_path1(rev)                     (ACREV_GE(rev,40) ? 0x848 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x848 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x848 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x848 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x848 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x848 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x848 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x848 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x848 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x848))))))))))))))))))
#define ACPHY_TssiVal_path1_tssiVal_valid_SHIFT(rev) 15
#define ACPHY_TssiVal_path1_tssiVal_valid_MASK(rev)  (0x1 << ACPHY_TssiVal_path1_tssiVal_valid_SHIFT(rev))
#define ACPHY_TssiVal_path1_TSSIVal_SHIFT(rev)       0
#define ACPHY_TssiVal_path1_TSSIVal_MASK(rev)        (0x3ff << ACPHY_TssiVal_path1_TSSIVal_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlPwrIdx_path1 */
#define ACPHY_TxPwrCtrlPwrIdx_path1(rev)                (ACREV_GE(rev,40) ? 0x849 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x849 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x849 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x849 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x849 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x849 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x849 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x849 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x849 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x849))))))))))))))))))
#define ACPHY_TxPwrCtrlPwrIdx_path1_pwrIndex_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlPwrIdx_path1_pwrIndex_MASK(rev)  (0xff << ACPHY_TxPwrCtrlPwrIdx_path1_pwrIndex_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlGainStatus_path1 */
#define ACPHY_TxPwrCtrlGainStatus_path1(rev)              (ACREV_GE(rev,40) ? 0x84a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x84a : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x84a : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x84a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x84a : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x84a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x84a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x84a : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x84a : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x84a))))))))))))))))))
#define ACPHY_TxPwrCtrlGainStatus_path1_bbMult_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlGainStatus_path1_bbMult_MASK(rev)  (0xff << ACPHY_TxPwrCtrlGainStatus_path1_bbMult_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlPAPDtwoTable1 */
#define ACPHY_TxPwrCtrlPAPDtwoTable1(rev)                        (ACREV_GE(rev,40) ? 0x84b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x84b : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x84b : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x84b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x84b : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x84b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x84b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x84b : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x84b : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_TxPwrCtrlPAPDtwoTable1_LowPwr_threshold_SHIFT(rev) 8
#define ACPHY_TxPwrCtrlPAPDtwoTable1_LowPwr_threshold_MASK(rev)  (0xff << ACPHY_TxPwrCtrlPAPDtwoTable1_LowPwr_threshold_SHIFT(rev))
#define ACPHY_TxPwrCtrlPAPDtwoTable1_LowPwr_offset_SHIFT(rev)    0
#define ACPHY_TxPwrCtrlPAPDtwoTable1_LowPwr_offset_MASK(rev)     (0xff << ACPHY_TxPwrCtrlPAPDtwoTable1_LowPwr_offset_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlIdleTssi_second_path1 */
#define ACPHY_TxPwrCtrlIdleTssi_second_path1(rev)                        (ACREV_GE(rev,40) ? 0x84c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x84c : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x84c : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x84c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x84c : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x84c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x84c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x84c : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x84c : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x84c))))))))))))))))))
#define ACPHY_TxPwrCtrlIdleTssi_second_path1_idleTssi_second1_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlIdleTssi_second_path1_idleTssi_second1_MASK(rev)  (0x3ff << ACPHY_TxPwrCtrlIdleTssi_second_path1_idleTssi_second1_SHIFT(rev))

/* Register ACPHY_IdleTssiStatus_path1 */
#define ACPHY_IdleTssiStatus_path1(rev)                          (ACREV_GE(rev,40) ? 0x84d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x84d : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x84d : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x84d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x84d : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x84d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x84d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x84d : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x84d : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_IdleTssiStatus_path1_avg_idleTssi_valid_SHIFT(rev) 15
#define ACPHY_IdleTssiStatus_path1_avg_idleTssi_valid_MASK(rev)  (0x1 << ACPHY_IdleTssiStatus_path1_avg_idleTssi_valid_SHIFT(rev))
#define ACPHY_IdleTssiStatus_path1_avg_idleTssi_SHIFT(rev)       0
#define ACPHY_IdleTssiStatus_path1_avg_idleTssi_MASK(rev)        (0x3ff << ACPHY_IdleTssiStatus_path1_avg_idleTssi_SHIFT(rev))

/* Register ACPHY_IdleTssiStatus_second_path1 */
#define ACPHY_IdleTssiStatus_second_path1(rev)                                 (ACREV_GE(rev,40) ? 0x84e : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x84e : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x84e : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x84e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x84e : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x84e : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x84e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x84e : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x84e : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_IdleTssiStatus_second_path1_avg_idleTssi_second_valid_SHIFT(rev) 15
#define ACPHY_IdleTssiStatus_second_path1_avg_idleTssi_second_valid_MASK(rev)  (0x1 << ACPHY_IdleTssiStatus_second_path1_avg_idleTssi_second_valid_SHIFT(rev))
#define ACPHY_IdleTssiStatus_second_path1_avg_idleTssi_second_SHIFT(rev)       0
#define ACPHY_IdleTssiStatus_second_path1_avg_idleTssi_second_MASK(rev)        (0x3ff << ACPHY_IdleTssiStatus_second_path1_avg_idleTssi_second_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlStatus_cck_path1 */
#define ACPHY_TxPwrCtrlStatus_cck_path1(rev)                     (ACREV_GE(rev,40) ? 0x84f : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x84f : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x84f : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x84f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x84f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x84f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x84f : INVALID_ADDRESS)))))))))))))
#define ACPHY_TxPwrCtrlStatus_cck_path1_baseIndex_cck_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlStatus_cck_path1_baseIndex_cck_MASK(rev)  (0x7f << ACPHY_TxPwrCtrlStatus_cck_path1_baseIndex_cck_SHIFT(rev))

/* Register ACPHY_TxError1 */
#define ACPHY_TxError1(rev)                                (ACREV_GE(rev,40) ? 0x850 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x850 : (ACREV_GE(rev,32) ? 0x008 : INVALID_ADDRESS))))
#define ACPHY_TxError1_sigbl_error_SHIFT(rev)              15
#define ACPHY_TxError1_sigbl_error_MASK(rev)               (0x1 << ACPHY_TxError1_sigbl_error_SHIFT(rev))
#define ACPHY_TxError1_txctrlNplcp_Incon_mumimo_SHIFT(rev) 14
#define ACPHY_TxError1_txctrlNplcp_Incon_mumimo_MASK(rev)  (0x1 << ACPHY_TxError1_txctrlNplcp_Incon_mumimo_SHIFT(rev))
#define ACPHY_TxError1_invalidRate_SHIFT(rev)              13
#define ACPHY_TxError1_invalidRate_MASK(rev)               (0x1 << ACPHY_TxError1_invalidRate_SHIFT(rev))
#define ACPHY_TxError1_illegal_frame_type_SHIFT(rev)       12
#define ACPHY_TxError1_illegal_frame_type_MASK(rev)        (0x1 << ACPHY_TxError1_illegal_frame_type_SHIFT(rev))
#define ACPHY_TxError1_COMBUnsupport_SHIFT(rev)            11
#define ACPHY_TxError1_COMBUnsupport_MASK(rev)             (0x1 << ACPHY_TxError1_COMBUnsupport_SHIFT(rev))
#define ACPHY_TxError1_txInCal_SHIFT(rev)                  10
#define ACPHY_TxError1_txInCal_MASK(rev)                   (0x1 << ACPHY_TxError1_txInCal_SHIFT(rev))
#define ACPHY_TxError1_unsupportedmcs_SHIFT(rev)           9
#define ACPHY_TxError1_unsupportedmcs_MASK(rev)            (0x1 << ACPHY_TxError1_unsupportedmcs_SHIFT(rev))
#define ACPHY_TxError1_stbc_error_SHIFT(rev)               8
#define ACPHY_TxError1_stbc_error_MASK(rev)                (0x1 << ACPHY_TxError1_stbc_error_SHIFT(rev))
#define ACPHY_TxError1_NDPError_SHIFT(rev)                 7
#define ACPHY_TxError1_NDPError_MASK(rev)                  (0x1 << ACPHY_TxError1_NDPError_SHIFT(rev))
#define ACPHY_TxError1_RsvdBitError_SHIFT(rev)             6
#define ACPHY_TxError1_RsvdBitError_MASK(rev)              (0x1 << ACPHY_TxError1_RsvdBitError_SHIFT(rev))
#define ACPHY_TxError1_BWUnsupport_SHIFT(rev)              5
#define ACPHY_TxError1_BWUnsupport_MASK(rev)               (0x1 << ACPHY_TxError1_BWUnsupport_SHIFT(rev))
#define ACPHY_TxError1_txctrlNplcp_Incon_SHIFT(rev)        4
#define ACPHY_TxError1_txctrlNplcp_Incon_MASK(rev)         (0x1 << ACPHY_TxError1_txctrlNplcp_Incon_SHIFT(rev))
#define ACPHY_TxError1_bfm_error_SHIFT(rev)                3
#define ACPHY_TxError1_bfm_error_MASK(rev)                 (0x1 << ACPHY_TxError1_bfm_error_SHIFT(rev))
#define ACPHY_TxError1_lengthmismatch_long_SHIFT(rev)      2
#define ACPHY_TxError1_lengthmismatch_long_MASK(rev)       (0x1 << ACPHY_TxError1_lengthmismatch_long_SHIFT(rev))
#define ACPHY_TxError1_lengthmismatch_short_SHIFT(rev)     1
#define ACPHY_TxError1_lengthmismatch_short_MASK(rev)      (0x1 << ACPHY_TxError1_lengthmismatch_short_SHIFT(rev))
#define ACPHY_TxError1_send_frame_low_SHIFT(rev)           0
#define ACPHY_TxError1_send_frame_low_MASK(rev)            (0x1 << ACPHY_TxError1_send_frame_low_SHIFT(rev))

/* Register ACPHY_papr_gain_index_p1 */
#define ACPHY_papr_gain_index_p1(rev)                       (ACREV_GE(rev,40) ? 0x860 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x860 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x860 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x860 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x860 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x860 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x860 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x860 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x860 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x860))))))))))))))))))
#define ACPHY_papr_gain_index_p1_papr_gain_index_SHIFT(rev) 0
#define ACPHY_papr_gain_index_p1_papr_gain_index_MASK(rev)  (0x7f << ACPHY_papr_gain_index_p1_papr_gain_index_SHIFT(rev))
#define ACPHY_papr_gain_index_p1_papr_enable_SHIFT(rev)     7
#define ACPHY_papr_gain_index_p1_papr_enable_MASK(rev)      (0x1 << ACPHY_papr_gain_index_p1_papr_enable_SHIFT(rev))
#define ACPHY_papr_gain_index_p1_shrink_scale_SHIFT(rev)    8
#define ACPHY_papr_gain_index_p1_shrink_scale_MASK(rev)     (0x1 << ACPHY_papr_gain_index_p1_shrink_scale_SHIFT(rev))

/* Register ACPHY_papr_gamma_p1 */
#define ACPHY_papr_gamma_p1(rev)                  (ACREV_GE(rev,40) ? 0x861 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x861 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x861 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x861 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x861 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x861 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x861 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x861 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x861 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x861))))))))))))))))))
#define ACPHY_papr_gamma_p1_papr_gamma_SHIFT(rev) 0
#define ACPHY_papr_gamma_p1_papr_gamma_MASK(rev)  (0x1fff << ACPHY_papr_gamma_p1_papr_gamma_SHIFT(rev))

/* Register ACPHY_papr_gamma1_p1 */
#define ACPHY_papr_gamma1_p1(rev)                   (ACREV_GE(rev,40) ? 0x862 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x862 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x862 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x862 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x862 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x862 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x862 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x862 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x862 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x862))))))))))))))))))
#define ACPHY_papr_gamma1_p1_papr_gamma1_SHIFT(rev) 0
#define ACPHY_papr_gamma1_p1_papr_gamma1_MASK(rev)  (0x1fff << ACPHY_papr_gamma1_p1_papr_gamma1_SHIFT(rev))

/* Register ACPHY_overrideFFT1 */
#define ACPHY_overrideFFT1(rev)                           (ACREV_GE(rev,40) ? 0x86a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x86a : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xde0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x86a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xde0 : INVALID_ADDRESS)))))))))
#define ACPHY_overrideFFT1_overrideFFTtrans_SHIFT(rev)    0
#define ACPHY_overrideFFT1_overrideFFTtrans_MASK(rev)     (0x1 << ACPHY_overrideFFT1_overrideFFTtrans_SHIFT(rev))
#define ACPHY_overrideFFT1_overrideFFTtransVal_SHIFT(rev) 1
#define ACPHY_overrideFFT1_overrideFFTtransVal_MASK(rev)  (0x1 << ACPHY_overrideFFT1_overrideFFTtransVal_SHIFT(rev))

/* Register ACPHY_ifftout_read1 */
#define ACPHY_ifftout_read1(rev)                    (ACREV_GE(rev,40) ? 0x86b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x86b : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xde1 : INVALID_ADDRESS)))))
#define ACPHY_ifftout_read1_ifftout_read_SHIFT(rev) 0
#define ACPHY_ifftout_read1_ifftout_read_MASK(rev)  (0x1 << ACPHY_ifftout_read1_ifftout_read_SHIFT(rev))

/* Register ACPHY_papdCalFirstCorr_I1 */
#define ACPHY_papdCalFirstCorr_I1(rev)                        (ACREV_GE(rev,40) ? 0x870 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x870 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x870 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x870 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x870 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x870 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x870 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x870 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x870 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x870))))))))))))))))))
#define ACPHY_papdCalFirstCorr_I1_papdFirstCorr_I1_SHIFT(rev) 0
#define ACPHY_papdCalFirstCorr_I1_papdFirstCorr_I1_MASK(rev)  (0xffff << ACPHY_papdCalFirstCorr_I1_papdFirstCorr_I1_SHIFT(rev))

/* Register ACPHY_papdCalFirstCorr_Q1 */
#define ACPHY_papdCalFirstCorr_Q1(rev)                        (ACREV_GE(rev,40) ? 0x871 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x871 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x871 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x871 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x871 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x871 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x871 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x871 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x871 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x871))))))))))))))))))
#define ACPHY_papdCalFirstCorr_Q1_papdFirstCorr_Q1_SHIFT(rev) 0
#define ACPHY_papdCalFirstCorr_Q1_papdFirstCorr_Q1_MASK(rev)  (0xffff << ACPHY_papdCalFirstCorr_Q1_papdFirstCorr_Q1_SHIFT(rev))

/* Register ACPHY_papdCalLastCorr_I1 */
#define ACPHY_papdCalLastCorr_I1(rev)                       (ACREV_GE(rev,40) ? 0x872 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x872 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x872 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x872 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x872 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x872 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x872 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x872 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x872 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x872))))))))))))))))))
#define ACPHY_papdCalLastCorr_I1_papdLastCorr_I1_SHIFT(rev) 0
#define ACPHY_papdCalLastCorr_I1_papdLastCorr_I1_MASK(rev)  (0xffff << ACPHY_papdCalLastCorr_I1_papdLastCorr_I1_SHIFT(rev))

/* Register ACPHY_papdCalLastCorr_Q1 */
#define ACPHY_papdCalLastCorr_Q1(rev)                       (ACREV_GE(rev,40) ? 0x873 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x873 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x873 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x873 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x873 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x873 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x873 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x873 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x873 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x873))))))))))))))))))
#define ACPHY_papdCalLastCorr_Q1_papdLastCorr_Q1_SHIFT(rev) 0
#define ACPHY_papdCalLastCorr_Q1_papdLastCorr_Q1_MASK(rev)  (0xffff << ACPHY_papdCalLastCorr_Q1_papdLastCorr_Q1_SHIFT(rev))

/* Register ACPHY_PapdCalYref_I1 */
#define ACPHY_PapdCalYref_I1(rev)                         (ACREV_GE(rev,40) ? 0x874 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x874 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x874 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x874 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x874 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x874 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x874 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x874 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x874 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x874))))))))))))))))))
#define ACPHY_PapdCalYref_I1_papdYreference_I1_SHIFT(rev) 0
#define ACPHY_PapdCalYref_I1_papdYreference_I1_MASK(rev)  (0xffff << ACPHY_PapdCalYref_I1_papdYreference_I1_SHIFT(rev))

/* Register ACPHY_PapdCalYref_Q1 */
#define ACPHY_PapdCalYref_Q1(rev)                         (ACREV_GE(rev,40) ? 0x875 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x875 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x875 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x875 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x875 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x875 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x875 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x875 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x875 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x875))))))))))))))))))
#define ACPHY_PapdCalYref_Q1_papdYreference_Q1_SHIFT(rev) 0
#define ACPHY_PapdCalYref_Q1_papdYreference_Q1_MASK(rev)  (0xffff << ACPHY_PapdCalYref_Q1_papdYreference_Q1_SHIFT(rev))

/* Register ACPHY_PapdCalYrefOverride_I1 */
#define ACPHY_PapdCalYrefOverride_I1(rev)                           (ACREV_GE(rev,40) ? 0x876 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x876 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x876 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x876 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x876 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x876 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x876 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x876 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x876 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x876))))))))))))))))))
#define ACPHY_PapdCalYrefOverride_I1_papdYrefOverride_I1_SHIFT(rev) 0
#define ACPHY_PapdCalYrefOverride_I1_papdYrefOverride_I1_MASK(rev)  (0xffff << ACPHY_PapdCalYrefOverride_I1_papdYrefOverride_I1_SHIFT(rev))

/* Register ACPHY_PapdCalYrefOverride_Q1 */
#define ACPHY_PapdCalYrefOverride_Q1(rev)                           (ACREV_GE(rev,40) ? 0x877 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x877 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x877 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x877 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x877 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x877 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x877 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x877 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x877 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x877))))))))))))))))))
#define ACPHY_PapdCalYrefOverride_Q1_papdYrefOverride_Q1_SHIFT(rev) 0
#define ACPHY_PapdCalYrefOverride_Q1_papdYrefOverride_Q1_MASK(rev)  (0xffff << ACPHY_PapdCalYrefOverride_Q1_papdYrefOverride_Q1_SHIFT(rev))

/* Register ACPHY_PapdEnable1 */
#define ACPHY_PapdEnable1(rev)                                       (ACREV_GE(rev,40) ? 0x878 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x878 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x878 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x878 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x878 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x878 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x878 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x878 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x878 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x878))))))))))))))))))
#define ACPHY_PapdEnable1_papd_compEnb1_SHIFT(rev)                   0
#define ACPHY_PapdEnable1_papd_compEnb1_MASK(rev)                    (0x1 << ACPHY_PapdEnable1_papd_compEnb1_SHIFT(rev))
#define ACPHY_PapdEnable1_avgPapdPowerEnb1_SHIFT(rev)                1
#define ACPHY_PapdEnable1_avgPapdPowerEnb1_MASK(rev)                 (0x1 << ACPHY_PapdEnable1_avgPapdPowerEnb1_SHIFT(rev))
#define ACPHY_PapdEnable1_gain_dac_rf_override1_SHIFT(rev)           2
#define ACPHY_PapdEnable1_gain_dac_rf_override1_MASK(rev)            (0x1 << ACPHY_PapdEnable1_gain_dac_rf_override1_SHIFT(rev))
#define ACPHY_PapdEnable1_papd_compCckEnb1_SHIFT(rev)                3
#define ACPHY_PapdEnable1_papd_compCckEnb1_MASK(rev)                 (0x1 << ACPHY_PapdEnable1_papd_compCckEnb1_SHIFT(rev))
#define ACPHY_PapdEnable1_gain_dac_rf_reg1_SHIFT(rev)                4
#define ACPHY_PapdEnable1_gain_dac_rf_reg1_MASK(rev)                 (0x1ff << ACPHY_PapdEnable1_gain_dac_rf_reg1_SHIFT(rev))
#define ACPHY_PapdEnable1_papd_comp_interpolation1_SHIFT(rev)        13
#define ACPHY_PapdEnable1_papd_comp_interpolation1_MASK(rev)         (0x1 << ACPHY_PapdEnable1_papd_comp_interpolation1_SHIFT(rev))
#define ACPHY_PapdEnable1_papd_mcs_dependent_comp_enable1_SHIFT(rev) 14
#define ACPHY_PapdEnable1_papd_mcs_dependent_comp_enable1_MASK(rev)  (0x1 << ACPHY_PapdEnable1_papd_mcs_dependent_comp_enable1_SHIFT(rev))
#define ACPHY_PapdEnable1_ihrp_epstbl_sel1_SHIFT(rev)                15
#define ACPHY_PapdEnable1_ihrp_epstbl_sel1_MASK(rev)                 (0x1 << ACPHY_PapdEnable1_ihrp_epstbl_sel1_SHIFT(rev))

/* Register ACPHY_EpsilonTableAdjust1 */
#define ACPHY_EpsilonTableAdjust1(rev)                      (ACREV_GE(rev,40) ? 0x879 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x879 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x879 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x879 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x879 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x879 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x879 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x879 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x879 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x879))))))))))))))))))
#define ACPHY_EpsilonTableAdjust1_epsilonOffset1_SHIFT(rev) 7
#define ACPHY_EpsilonTableAdjust1_epsilonOffset1_MASK(rev)  (0x1ff << ACPHY_EpsilonTableAdjust1_epsilonOffset1_SHIFT(rev))
#define ACPHY_EpsilonTableAdjust1_epsilonScalar1_SHIFT(rev) 0
#define ACPHY_EpsilonTableAdjust1_epsilonScalar1_MASK(rev)  (0x7f << ACPHY_EpsilonTableAdjust1_epsilonScalar1_SHIFT(rev))

/* Register ACPHY_EpsilonOverrideI_1 */
#define ACPHY_EpsilonOverrideI_1(rev)                          (ACREV_GE(rev,40) ? 0x87a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x87a : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x87a : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x87a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x87a : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x87a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x87a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x87a : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x87a : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x87a))))))))))))))))))
#define ACPHY_EpsilonOverrideI_1_epsilonFixedPoint_SHIFT(rev)  14
#define ACPHY_EpsilonOverrideI_1_epsilonFixedPoint_MASK(rev)   (0x3 << ACPHY_EpsilonOverrideI_1_epsilonFixedPoint_SHIFT(rev))
#define ACPHY_EpsilonOverrideI_1_epsilonOverride1_SHIFT(rev)   13
#define ACPHY_EpsilonOverrideI_1_epsilonOverride1_MASK(rev)    (0x1 << ACPHY_EpsilonOverrideI_1_epsilonOverride1_SHIFT(rev))
#define ACPHY_EpsilonOverrideI_1_epsilonOverrideI_1_SHIFT(rev) 0
#define ACPHY_EpsilonOverrideI_1_epsilonOverrideI_1_MASK(rev)  (0x1fff << ACPHY_EpsilonOverrideI_1_epsilonOverrideI_1_SHIFT(rev))

/* Register ACPHY_EpsilonOverrideQ_1 */
#define ACPHY_EpsilonOverrideQ_1(rev)                          (ACREV_GE(rev,40) ? 0x87b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x87b : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x87b : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x87b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x87b : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x87b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x87b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x87b : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x87b : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x87b))))))))))))))))))
#define ACPHY_EpsilonOverrideQ_1_epsilonOverrideQ_1_SHIFT(rev) 0
#define ACPHY_EpsilonOverrideQ_1_epsilonOverrideQ_1_MASK(rev)  (0x1fff << ACPHY_EpsilonOverrideQ_1_epsilonOverrideQ_1_SHIFT(rev))

/* Register ACPHY_PapdCalShifts1 */
#define ACPHY_PapdCalShifts1(rev)                         (ACREV_GE(rev,40) ? 0x87c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x87c : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x87c : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x87c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x87c : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x87c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x87c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x87c : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x87c : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x87c))))))))))))))))))
#define ACPHY_PapdCalShifts1_papd_calEnb1_SHIFT(rev)      13
#define ACPHY_PapdCalShifts1_papd_calEnb1_MASK(rev)       (0x1 << ACPHY_PapdCalShifts1_papd_calEnb1_SHIFT(rev))
#define ACPHY_PapdCalShifts1_papdYrefOverride1_SHIFT(rev) 12
#define ACPHY_PapdCalShifts1_papdYrefOverride1_MASK(rev)  (0x1 << ACPHY_PapdCalShifts1_papdYrefOverride1_SHIFT(rev))
#define ACPHY_PapdCalShifts1_papdLambda_Q1_SHIFT(rev)     8
#define ACPHY_PapdCalShifts1_papdLambda_Q1_MASK(rev)      (0xf << ACPHY_PapdCalShifts1_papdLambda_Q1_SHIFT(rev))
#define ACPHY_PapdCalShifts1_papdLambda_I1_SHIFT(rev)     4
#define ACPHY_PapdCalShifts1_papdLambda_I1_MASK(rev)      (0xf << ACPHY_PapdCalShifts1_papdLambda_I1_SHIFT(rev))
#define ACPHY_PapdCalShifts1_papdCorrShift1_SHIFT(rev)    0
#define ACPHY_PapdCalShifts1_papdCorrShift1_MASK(rev)     (0xf << ACPHY_PapdCalShifts1_papdCorrShift1_SHIFT(rev))

/* Register ACPHY_PapdPolarSaturation01 */
#define ACPHY_PapdPolarSaturation01(rev)                          (ACREV_GE(rev,40) ? 0x87d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x87d : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x87d : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x87d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x87d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x87d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x87d : INVALID_ADDRESS)))))))))))))
#define ACPHY_PapdPolarSaturation01_polar_saturate1_SHIFT(rev)    0
#define ACPHY_PapdPolarSaturation01_polar_saturate1_MASK(rev)     (0x1 << ACPHY_PapdPolarSaturation01_polar_saturate1_SHIFT(rev))
#define ACPHY_PapdPolarSaturation01_cckpolar_saturate1_SHIFT(rev) 1
#define ACPHY_PapdPolarSaturation01_cckpolar_saturate1_MASK(rev)  (0x1 << ACPHY_PapdPolarSaturation01_cckpolar_saturate1_SHIFT(rev))
#define ACPHY_PapdPolarSaturation01_stop_index1_SHIFT(rev)        8
#define ACPHY_PapdPolarSaturation01_stop_index1_MASK(rev)         (0x7f << ACPHY_PapdPolarSaturation01_stop_index1_SHIFT(rev))
#define ACPHY_PapdPolarSaturation01_testPipe_SHIFT(rev)           15
#define ACPHY_PapdPolarSaturation01_testPipe_MASK(rev)            (0x1 << ACPHY_PapdPolarSaturation01_testPipe_SHIFT(rev))

/* Register ACPHY_PapdPolarSaturation11 */
#define ACPHY_PapdPolarSaturation11(rev)                                       (ACREV_GE(rev,40) ? 0x87e : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x87e : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x87e : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x87e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x87e : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x87e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x87e : INVALID_ADDRESS)))))))))))))
#define ACPHY_PapdPolarSaturation11_polar_saturate_amp_override1_SHIFT(rev)    0
#define ACPHY_PapdPolarSaturation11_polar_saturate_amp_override1_MASK(rev)     (0x1 << ACPHY_PapdPolarSaturation11_polar_saturate_amp_override1_SHIFT(rev))
#define ACPHY_PapdPolarSaturation11_polar_saturate_amp_override_value1_SHIFT(rev) 4
#define ACPHY_PapdPolarSaturation11_polar_saturate_amp_override_value1_MASK(rev) (0x1ff << ACPHY_PapdPolarSaturation11_polar_saturate_amp_override_value1_SHIFT(rev))

/* Register ACPHY_PapdPolarSaturation21 */
#define ACPHY_PapdPolarSaturation21(rev)                         (ACREV_GE(rev,40) ? 0x87f : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x87f : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x87f : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x87f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x87f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x87f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x87f : INVALID_ADDRESS)))))))))))))
#define ACPHY_PapdPolarSaturation21_inv_index_scalar1_SHIFT(rev) 0
#define ACPHY_PapdPolarSaturation21_inv_index_scalar1_MASK(rev)  (0x1fff << ACPHY_PapdPolarSaturation21_inv_index_scalar1_SHIFT(rev))

/* Register ACPHY_PapdLutSel01 */
#define ACPHY_PapdLutSel01(rev)                                    (ACREV_GE(rev,40) ? 0x880 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x880 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x880 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x880 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x880 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x880 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x880 : INVALID_ADDRESS)))))))))))))
#define ACPHY_PapdLutSel01_papd_lut_select_ovr1_SHIFT(rev)         0
#define ACPHY_PapdLutSel01_papd_lut_select_ovr1_MASK(rev)          (0x1 << ACPHY_PapdLutSel01_papd_lut_select_ovr1_SHIFT(rev))
#define ACPHY_PapdLutSel01_papd_lut_select_ovr_val_cck1_SHIFT(rev) 2
#define ACPHY_PapdLutSel01_papd_lut_select_ovr_val_cck1_MASK(rev)  (0x7 << ACPHY_PapdLutSel01_papd_lut_select_ovr_val_cck1_SHIFT(rev))
#define ACPHY_PapdLutSel01_papd_lut_select_ovr_val1_SHIFT(rev)     5
#define ACPHY_PapdLutSel01_papd_lut_select_ovr_val1_MASK(rev)      (0x7 << ACPHY_PapdLutSel01_papd_lut_select_ovr_val1_SHIFT(rev))

/* Register ACPHY_PapdLutSel11 */
#define ACPHY_PapdLutSel11(rev)                               (ACREV_GE(rev,40) ? 0x881 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x881 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x881 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x881 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x881 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x881 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x881 : INVALID_ADDRESS)))))))))))))
#define ACPHY_PapdLutSel11_papd_index_offset_lut01_SHIFT(rev) 0
#define ACPHY_PapdLutSel11_papd_index_offset_lut01_MASK(rev)  (0xff << ACPHY_PapdLutSel11_papd_index_offset_lut01_SHIFT(rev))
#define ACPHY_PapdLutSel11_papd_index_offset_lut11_SHIFT(rev) 8
#define ACPHY_PapdLutSel11_papd_index_offset_lut11_MASK(rev)  (0xff << ACPHY_PapdLutSel11_papd_index_offset_lut11_SHIFT(rev))

/* Register ACPHY_PapdLutSel21 */
#define ACPHY_PapdLutSel21(rev)                               (ACREV_GE(rev,40) ? 0x882 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x882 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x882 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x882 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x882 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x882 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x882 : INVALID_ADDRESS)))))))))))))
#define ACPHY_PapdLutSel21_papd_index_offset_lut21_SHIFT(rev) 0
#define ACPHY_PapdLutSel21_papd_index_offset_lut21_MASK(rev)  (0xff << ACPHY_PapdLutSel21_papd_index_offset_lut21_SHIFT(rev))
#define ACPHY_PapdLutSel21_papd_index_offset_lut31_SHIFT(rev) 8
#define ACPHY_PapdLutSel21_papd_index_offset_lut31_MASK(rev)  (0xff << ACPHY_PapdLutSel21_papd_index_offset_lut31_SHIFT(rev))

/* Register ACPHY_PapdLutSel31 */
#define ACPHY_PapdLutSel31(rev)                               (ACREV_GE(rev,40) ? 0x883 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x883 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x883 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x883 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x883 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x883 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x883 : INVALID_ADDRESS)))))))))))))
#define ACPHY_PapdLutSel31_papd_index_offset_lut41_SHIFT(rev) 0
#define ACPHY_PapdLutSel31_papd_index_offset_lut41_MASK(rev)  (0xff << ACPHY_PapdLutSel31_papd_index_offset_lut41_SHIFT(rev))
#define ACPHY_PapdLutSel31_papd_index_offset_lut51_SHIFT(rev) 8
#define ACPHY_PapdLutSel31_papd_index_offset_lut51_MASK(rev)  (0xff << ACPHY_PapdLutSel31_papd_index_offset_lut51_SHIFT(rev))

/* Register ACPHY_PapdLutSel41 */
#define ACPHY_PapdLutSel41(rev)                               (ACREV_GE(rev,40) ? 0x884 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x884 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x884 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x884 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x884 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x884 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x884 : INVALID_ADDRESS)))))))))))))
#define ACPHY_PapdLutSel41_papd_index_offset_lut61_SHIFT(rev) 0
#define ACPHY_PapdLutSel41_papd_index_offset_lut61_MASK(rev)  (0xff << ACPHY_PapdLutSel41_papd_index_offset_lut61_SHIFT(rev))
#define ACPHY_PapdLutSel41_papd_index_offset_lut71_SHIFT(rev) 8
#define ACPHY_PapdLutSel41_papd_index_offset_lut71_MASK(rev)  (0xff << ACPHY_PapdLutSel41_papd_index_offset_lut71_SHIFT(rev))

/* Register ACPHY_dyn_radioa1 */
#define ACPHY_dyn_radioa1(rev)                                       (ACREV_GE(rev,40) ? 0x888 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x888 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xb00 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x888 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb00 : INVALID_ADDRESS)))))))))
#define ACPHY_dyn_radioa1_dyn_radio_ovr1_SHIFT(rev)                  0
#define ACPHY_dyn_radioa1_dyn_radio_ovr1_MASK(rev)                   (0x1 << ACPHY_dyn_radioa1_dyn_radio_ovr1_SHIFT(rev))
#define ACPHY_dyn_radioa1_dyn_radio_ovr_val_idac_main1_SHIFT(rev)    1
#define ACPHY_dyn_radioa1_dyn_radio_ovr_val_idac_main1_MASK(rev)     (0x3f << ACPHY_dyn_radioa1_dyn_radio_ovr_val_idac_main1_SHIFT(rev))
#define ACPHY_dyn_radioa1_dyn_radio_ovr_val_incap_compen1_SHIFT(rev) 7
#define ACPHY_dyn_radioa1_dyn_radio_ovr_val_incap_compen1_MASK(rev)  (0x3f << ACPHY_dyn_radioa1_dyn_radio_ovr_val_incap_compen1_SHIFT(rev))

/* Register ACPHY_dyn_radiob1 */
#define ACPHY_dyn_radiob1(rev)                                       (ACREV_GE(rev,40) ? 0x889 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x889 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xb01 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x889 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb01 : INVALID_ADDRESS)))))))))
#define ACPHY_dyn_radiob1_dyn_radio_ovr_val_idac_cas1_SHIFT(rev)     0
#define ACPHY_dyn_radiob1_dyn_radio_ovr_val_idac_cas1_MASK(rev)      (0x3f << ACPHY_dyn_radiob1_dyn_radio_ovr_val_idac_cas1_SHIFT(rev))
#define ACPHY_dyn_radiob1_dyn_radio_ovr_val_txgm_ab1_SHIFT(rev)      6
#define ACPHY_dyn_radiob1_dyn_radio_ovr_val_txgm_ab1_MASK(rev)       (0x1 << ACPHY_dyn_radiob1_dyn_radio_ovr_val_txgm_ab1_SHIFT(rev))
#define ACPHY_dyn_radiob1_dyn_radio_ovr_val_gmab_rctrl1_SHIFT(rev)   7
#define ACPHY_dyn_radiob1_dyn_radio_ovr_val_gmab_rctrl1_MASK(rev)    (0xf << ACPHY_dyn_radiob1_dyn_radio_ovr_val_gmab_rctrl1_SHIFT(rev))
#define ACPHY_dyn_radiob1_dyn_radio_ovr_val_pa2g_bias_bw1_SHIFT(rev) 11
#define ACPHY_dyn_radiob1_dyn_radio_ovr_val_pa2g_bias_bw1_MASK(rev)  (0x7 << ACPHY_dyn_radiob1_dyn_radio_ovr_val_pa2g_bias_bw1_SHIFT(rev))

/* Register ACPHY_dyn_radioc1 */
#define ACPHY_dyn_radioc1(rev)                                      (ACREV_GE(rev,40) ? 0x88a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x88a : INVALID_ADDRESS)))
#define ACPHY_dyn_radioc1_dyn_radio_ovr_val_gmab_iqctrl1_SHIFT(rev) 0
#define ACPHY_dyn_radioc1_dyn_radio_ovr_val_gmab_iqctrl1_MASK(rev)  (0xf << ACPHY_dyn_radioc1_dyn_radio_ovr_val_gmab_iqctrl1_SHIFT(rev))

/* Register ACPHY_forceFront1 */
#define ACPHY_forceFront1(rev)                            (ACREV_GE(rev,40) ? 0x890 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x890 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x890 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x890 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x890 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x890 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x890 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x890 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x890 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x890))))))))))))))))))
#define ACPHY_forceFront1_spurcan_clk_en_slms0_SHIFT(rev) 14
#define ACPHY_forceFront1_spurcan_clk_en_slms0_MASK(rev)  (0x1 << ACPHY_forceFront1_spurcan_clk_en_slms0_SHIFT(rev))
#define ACPHY_forceFront1_spurcan_clk_en_slms1_SHIFT(rev) 13
#define ACPHY_forceFront1_spurcan_clk_en_slms1_MASK(rev)  (0x1 << ACPHY_forceFront1_spurcan_clk_en_slms1_SHIFT(rev))
#define ACPHY_forceFront1_spurcan_clk_en_fll_SHIFT(rev)   12
#define ACPHY_forceFront1_spurcan_clk_en_fll_MASK(rev)    (0x1 << ACPHY_forceFront1_spurcan_clk_en_fll_SHIFT(rev))
#define ACPHY_forceFront1_freqEst_SHIFT(rev)              10
#define ACPHY_forceFront1_freqEst_MASK(rev)               (0x1 << ACPHY_forceFront1_freqEst_SHIFT(rev))
#define ACPHY_forceFront1_freqCor_SHIFT(rev)              9
#define ACPHY_forceFront1_freqCor_MASK(rev)               (0x1 << ACPHY_forceFront1_freqCor_SHIFT(rev))
#define ACPHY_forceFront1_mf20U_sub_SHIFT(rev)            8
#define ACPHY_forceFront1_mf20U_sub_MASK(rev)             (0x1 << ACPHY_forceFront1_mf20U_sub_SHIFT(rev))
#define ACPHY_forceFront1_mf20L_sub_SHIFT(rev)            7
#define ACPHY_forceFront1_mf20L_sub_MASK(rev)             (0x1 << ACPHY_forceFront1_mf20L_sub_SHIFT(rev))
#define ACPHY_forceFront1_mf20U_SHIFT(rev)                6
#define ACPHY_forceFront1_mf20U_MASK(rev)                 (0x1 << ACPHY_forceFront1_mf20U_SHIFT(rev))
#define ACPHY_forceFront1_mf20L_SHIFT(rev)                5
#define ACPHY_forceFront1_mf20L_MASK(rev)                 (0x1 << ACPHY_forceFront1_mf20L_SHIFT(rev))
#define ACPHY_forceFront1_auto20U_sub_SHIFT(rev)          4
#define ACPHY_forceFront1_auto20U_sub_MASK(rev)           (0x1 << ACPHY_forceFront1_auto20U_sub_SHIFT(rev))
#define ACPHY_forceFront1_auto20L_sub_SHIFT(rev)          3
#define ACPHY_forceFront1_auto20L_sub_MASK(rev)           (0x1 << ACPHY_forceFront1_auto20L_sub_SHIFT(rev))
#define ACPHY_forceFront1_auto20U_SHIFT(rev)              2
#define ACPHY_forceFront1_auto20U_MASK(rev)               (0x1 << ACPHY_forceFront1_auto20U_SHIFT(rev))
#define ACPHY_forceFront1_auto20L_SHIFT(rev)              1
#define ACPHY_forceFront1_auto20L_MASK(rev)               (0x1 << ACPHY_forceFront1_auto20L_SHIFT(rev))
#define ACPHY_forceFront1_front40_SHIFT(rev)              0
#define ACPHY_forceFront1_front40_MASK(rev)               (0x1 << ACPHY_forceFront1_front40_SHIFT(rev))

/* Register ACPHY_Auxphystats1 */
#define ACPHY_Auxphystats1(rev)                    (ACREV_GE(rev,40) ? 0x891 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x891 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x891 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x891 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x891 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x891 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x891 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x891 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x891 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x891))))))))))))))))))
#define ACPHY_Auxphystats1_auxgaininfo_SHIFT(rev)  0
#define ACPHY_Auxphystats1_auxgaininfo_MASK(rev)   (ACREV_GE(rev,33) ? (0xffff << ACPHY_Auxphystats1_auxgaininfo_SHIFT(rev)) : (0x3fff << ACPHY_Auxphystats1_auxgaininfo_SHIFT(rev)))
#define ACPHY_Auxphystats1_auxgaininfo1_SHIFT(rev) 0
#define ACPHY_Auxphystats1_auxgaininfo1_MASK(rev)  (0x3fff << ACPHY_Auxphystats1_auxgaininfo1_SHIFT(rev))

/* Register ACPHY_PhyStatsGainInfo1 */
#define ACPHY_PhyStatsGainInfo1(rev)                 (ACREV_GE(rev,40) ? 0x892 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x892 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x892 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x892 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x892 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x892 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x892 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x892 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x892 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x892))))))))))))))))))
#define ACPHY_PhyStatsGainInfo1_GainInfo_SHIFT(rev)  0
#define ACPHY_PhyStatsGainInfo1_GainInfo_MASK(rev)   (0xffff << ACPHY_PhyStatsGainInfo1_GainInfo_SHIFT(rev))
#define ACPHY_PhyStatsGainInfo1_GainInfo1_SHIFT(rev) 0
#define ACPHY_PhyStatsGainInfo1_GainInfo1_MASK(rev)  (0xffff << ACPHY_PhyStatsGainInfo1_GainInfo1_SHIFT(rev))

/* Register ACPHY_rxfe_fifo_uflow_cnt1 */
#define ACPHY_rxfe_fifo_uflow_cnt1(rev)                  (ACREV_GE(rev,40) ? 0x893 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x893 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x893 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x893 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x893 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x893 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x893 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x893 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x893 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x893))))))))))))))))))
#define ACPHY_rxfe_fifo_uflow_cnt1_uflow_cnt1_SHIFT(rev) 0
#define ACPHY_rxfe_fifo_uflow_cnt1_uflow_cnt1_MASK(rev)  (0xffff << ACPHY_rxfe_fifo_uflow_cnt1_uflow_cnt1_SHIFT(rev))

/* Register ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched1 */
#define ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched1(rev)                        (ACREV_GE(rev,40) ? 0x894 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x894 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x894 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x894 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x894 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x894 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x894 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x894 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x894 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x894))))))))))))))))))
#define ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched1_uflow_cnt_per_pkt_latched1_SHIFT(rev) 0
#define ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched1_uflow_cnt_per_pkt_latched1_MASK(rev) (0xf << ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched1_uflow_cnt_per_pkt_latched1_SHIFT(rev))

/* Register ACPHY_rxfe_fifo_oflow_cnt1 */
#define ACPHY_rxfe_fifo_oflow_cnt1(rev)                  (ACREV_GE(rev,40) ? 0x895 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x895 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x895 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x895 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x895 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x895 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x895 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x895 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x895 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x895))))))))))))))))))
#define ACPHY_rxfe_fifo_oflow_cnt1_oflow_cnt1_SHIFT(rev) 0
#define ACPHY_rxfe_fifo_oflow_cnt1_oflow_cnt1_MASK(rev)  (0xffff << ACPHY_rxfe_fifo_oflow_cnt1_oflow_cnt1_SHIFT(rev))

/* Register ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched1 */
#define ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched1(rev)                        (ACREV_GE(rev,40) ? 0x896 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x896 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x896 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x896 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x896 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x896 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x896 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x896 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x896 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x896))))))))))))))))))
#define ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched1_oflow_cnt_per_pkt_latched1_SHIFT(rev) 0
#define ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched1_oflow_cnt_per_pkt_latched1_MASK(rev) (0xf << ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched1_oflow_cnt_per_pkt_latched1_SHIFT(rev))

/* Register ACPHY_DCestimateI1 */
#define ACPHY_DCestimateI1(rev)                    (ACREV_GE(rev,40) ? 0x898 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x898 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x898 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x898 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x898 : INVALID_ADDRESS)))))))))
#define ACPHY_DCestimateI1_DCestimateI1_SHIFT(rev) 0
#define ACPHY_DCestimateI1_DCestimateI1_MASK(rev)  (0xffff << ACPHY_DCestimateI1_DCestimateI1_SHIFT(rev))

/* Register ACPHY_DCestimateQ1 */
#define ACPHY_DCestimateQ1(rev)                    (ACREV_GE(rev,40) ? 0x899 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x899 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x899 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x899 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x899 : INVALID_ADDRESS)))))))))
#define ACPHY_DCestimateQ1_DCestimateQ1_SHIFT(rev) 0
#define ACPHY_DCestimateQ1_DCestimateQ1_MASK(rev)  (0xffff << ACPHY_DCestimateQ1_DCestimateQ1_SHIFT(rev))

/* Register ACPHY_GainDbChange1 */
#define ACPHY_GainDbChange1(rev)                    (ACREV_GE(rev,40) ? 0x89a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x89a : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x89a : INVALID_ADDRESS)))))
#define ACPHY_GainDbChange1_gainDbChange_SHIFT(rev) 0
#define ACPHY_GainDbChange1_gainDbChange_MASK(rev)  (0x1ff << ACPHY_GainDbChange1_gainDbChange_SHIFT(rev))

/* Register ACPHY_txpwr_ctrl_hrpsave11 */
#define ACPHY_txpwr_ctrl_hrpsave11(rev)                    (ACREV_GE(rev,40) ? 0x89b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x89b : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x89b : INVALID_ADDRESS)))))
#define ACPHY_txpwr_ctrl_hrpsave11_intg_cnt_SHIFT(rev)     0
#define ACPHY_txpwr_ctrl_hrpsave11_intg_cnt_MASK(rev)      (0xff << ACPHY_txpwr_ctrl_hrpsave11_intg_cnt_SHIFT(rev))
#define ACPHY_txpwr_ctrl_hrpsave11_intg_cnt_cck_SHIFT(rev) 8
#define ACPHY_txpwr_ctrl_hrpsave11_intg_cnt_cck_MASK(rev)  (0xff << ACPHY_txpwr_ctrl_hrpsave11_intg_cnt_cck_SHIFT(rev))

/* Register ACPHY_txpwr_ctrl_hrpsave21 */
#define ACPHY_txpwr_ctrl_hrpsave21(rev)                 (ACREV_GE(rev,40) ? 0x89c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x89c : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x89c : INVALID_ADDRESS)))))
#define ACPHY_txpwr_ctrl_hrpsave21_estPwrSum_SHIFT(rev) 0
#define ACPHY_txpwr_ctrl_hrpsave21_estPwrSum_MASK(rev)  (0xffff << ACPHY_txpwr_ctrl_hrpsave21_estPwrSum_SHIFT(rev))

/* Register ACPHY_txpwr_ctrl_hrpsave31 */
#define ACPHY_txpwr_ctrl_hrpsave31(rev)                     (ACREV_GE(rev,40) ? 0x89d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x89d : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x89d : INVALID_ADDRESS)))))
#define ACPHY_txpwr_ctrl_hrpsave31_estPwrSum_cck_SHIFT(rev) 0
#define ACPHY_txpwr_ctrl_hrpsave31_estPwrSum_cck_MASK(rev)  (0xffff << ACPHY_txpwr_ctrl_hrpsave31_estPwrSum_cck_SHIFT(rev))

/* Register ACPHY_txpwr_ctrl_hrpsave41 */
#define ACPHY_txpwr_ctrl_hrpsave41(rev)                      (ACREV_GE(rev,40) ? 0x89e : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x89e : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x89e : INVALID_ADDRESS)))))
#define ACPHY_txpwr_ctrl_hrpsave41_pwrIndex_norm_SHIFT(rev)  0
#define ACPHY_txpwr_ctrl_hrpsave41_pwrIndex_norm_MASK(rev)   (0xff << ACPHY_txpwr_ctrl_hrpsave41_pwrIndex_norm_SHIFT(rev))
#define ACPHY_txpwr_ctrl_hrpsave41_estPwrSum1_SHIFT(rev)     8
#define ACPHY_txpwr_ctrl_hrpsave41_estPwrSum1_MASK(rev)      (0x1 << ACPHY_txpwr_ctrl_hrpsave41_estPwrSum1_SHIFT(rev))
#define ACPHY_txpwr_ctrl_hrpsave41_estPwrSum_cck1_SHIFT(rev) 9
#define ACPHY_txpwr_ctrl_hrpsave41_estPwrSum_cck1_MASK(rev)  (0x1 << ACPHY_txpwr_ctrl_hrpsave41_estPwrSum_cck1_SHIFT(rev))

/* Register ACPHY_txpwrctrl_hrprestore11 */
#define ACPHY_txpwrctrl_hrprestore11(rev)                    (ACREV_GE(rev,40) ? 0x89f : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x89f : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x89f : INVALID_ADDRESS)))))
#define ACPHY_txpwrctrl_hrprestore11_intg_cnt_SHIFT(rev)     0
#define ACPHY_txpwrctrl_hrprestore11_intg_cnt_MASK(rev)      (0xff << ACPHY_txpwrctrl_hrprestore11_intg_cnt_SHIFT(rev))
#define ACPHY_txpwrctrl_hrprestore11_intg_cnt_cck_SHIFT(rev) 8
#define ACPHY_txpwrctrl_hrprestore11_intg_cnt_cck_MASK(rev)  (0xff << ACPHY_txpwrctrl_hrprestore11_intg_cnt_cck_SHIFT(rev))

/* Register ACPHY_Core2RxIQCompA1 */
#define ACPHY_Core2RxIQCompA1(rev)          (ACREV_GE(rev,40) ? 0x8a0 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8a0 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8a0 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8a0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8a0 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8a0 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8a0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8a0 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8a0 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8a0))))))))))))))))))
#define ACPHY_Core2RxIQCompA1_a1_SHIFT(rev) 0
#define ACPHY_Core2RxIQCompA1_a1_MASK(rev)  (0x3ff << ACPHY_Core2RxIQCompA1_a1_SHIFT(rev))

/* Register ACPHY_Core2RxIQCompB1 */
#define ACPHY_Core2RxIQCompB1(rev)          (ACREV_GE(rev,40) ? 0x8a1 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8a1 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8a1 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8a1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8a1 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8a1 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8a1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8a1 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8a1 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8a1))))))))))))))))))
#define ACPHY_Core2RxIQCompB1_b1_SHIFT(rev) 0
#define ACPHY_Core2RxIQCompB1_b1_MASK(rev)  (0x3ff << ACPHY_Core2RxIQCompB1_b1_SHIFT(rev))

/* Register ACPHY_Core2BPhyRxIQCompA1 */
#define ACPHY_Core2BPhyRxIQCompA1(rev)         (ACREV_GE(rev,40) ? 0x8a2 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8a2 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8a2 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8a2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8a2 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8a2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8a2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8a2 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8a2 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8a2))))))))))))))))))
#define ACPHY_Core2BPhyRxIQCompA1_a_SHIFT(rev) 0
#define ACPHY_Core2BPhyRxIQCompA1_a_MASK(rev)  (0x3ff << ACPHY_Core2BPhyRxIQCompA1_a_SHIFT(rev))

/* Register ACPHY_Core2BPhyRxIQCompB1 */
#define ACPHY_Core2BPhyRxIQCompB1(rev)         (ACREV_GE(rev,40) ? 0x8a3 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8a3 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8a3 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8a3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8a3 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8a3 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8a3 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8a3 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8a3 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8a3))))))))))))))))))
#define ACPHY_Core2BPhyRxIQCompB1_b_SHIFT(rev) 0
#define ACPHY_Core2BPhyRxIQCompB1_b_MASK(rev)  (0x3ff << ACPHY_Core2BPhyRxIQCompB1_b_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str1_c0 */
#define ACPHY_rxfdiqcomp_str1_c0(rev)          (ACREV_GE(rev,40) ? 0x8a4 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8a4 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8a4 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8a4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8a4 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8a4 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8a4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8a4 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8a4 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8a4))))))))))))))))))
#define ACPHY_rxfdiqcomp_str1_c0_c0_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str1_c0_c0_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str1_c0_c0_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str1_c1 */
#define ACPHY_rxfdiqcomp_str1_c1(rev)          (ACREV_GE(rev,40) ? 0x8a5 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8a5 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8a5 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8a5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8a5 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8a5 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8a5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8a5 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8a5 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8a5))))))))))))))))))
#define ACPHY_rxfdiqcomp_str1_c1_c1_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str1_c1_c1_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str1_c1_c1_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str1_c2 */
#define ACPHY_rxfdiqcomp_str1_c2(rev)          (ACREV_GE(rev,40) ? 0x8a6 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8a6 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8a6 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8a6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8a6 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8a6 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8a6 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8a6 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8a6 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8a6))))))))))))))))))
#define ACPHY_rxfdiqcomp_str1_c2_c2_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str1_c2_c2_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str1_c2_c2_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str1_c3 */
#define ACPHY_rxfdiqcomp_str1_c3(rev)          (ACREV_GE(rev,40) ? 0x8a7 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8a7 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8a7 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8a7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8a7 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8a7 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8a7 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8a7 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8a7 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8a7))))))))))))))))))
#define ACPHY_rxfdiqcomp_str1_c3_c3_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str1_c3_c3_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str1_c3_c3_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str1_c4 */
#define ACPHY_rxfdiqcomp_str1_c4(rev)          (ACREV_GE(rev,40) ? 0x8a8 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8a8 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8a8 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8a8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8a8 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8a8 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8a8 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8a8 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8a8 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8a8))))))))))))))))))
#define ACPHY_rxfdiqcomp_str1_c4_c4_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str1_c4_c4_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str1_c4_c4_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str1_c5 */
#define ACPHY_rxfdiqcomp_str1_c5(rev)          (ACREV_GE(rev,40) ? 0x8a9 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8a9 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8a9 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8a9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8a9 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8a9 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8a9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8a9 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8a9 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8a9))))))))))))))))))
#define ACPHY_rxfdiqcomp_str1_c5_c5_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str1_c5_c5_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str1_c5_c5_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str1_c6 */
#define ACPHY_rxfdiqcomp_str1_c6(rev)          (ACREV_GE(rev,40) ? 0x8aa : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8aa : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8aa : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8aa : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8aa : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8aa : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8aa : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8aa : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8aa : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8aa))))))))))))))))))
#define ACPHY_rxfdiqcomp_str1_c6_c6_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str1_c6_c6_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str1_c6_c6_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str1_c7 */
#define ACPHY_rxfdiqcomp_str1_c7(rev)          (ACREV_GE(rev,40) ? 0x8ab : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8ab : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8ab : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8ab : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8ab : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8ab : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8ab : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8ab : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8ab : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8ab))))))))))))))))))
#define ACPHY_rxfdiqcomp_str1_c7_c7_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str1_c7_c7_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str1_c7_c7_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str1_c8 */
#define ACPHY_rxfdiqcomp_str1_c8(rev)          (ACREV_GE(rev,40) ? 0x8ac : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8ac : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8ac : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8ac : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8ac : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8ac : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8ac : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8ac : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8ac : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8ac))))))))))))))))))
#define ACPHY_rxfdiqcomp_str1_c8_c8_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str1_c8_c8_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str1_c8_c8_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str1_c9 */
#define ACPHY_rxfdiqcomp_str1_c9(rev)          (ACREV_GE(rev,40) ? 0x8ad : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8ad : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8ad : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8ad : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8ad : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8ad : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8ad : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8ad : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8ad : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8ad))))))))))))))))))
#define ACPHY_rxfdiqcomp_str1_c9_c9_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str1_c9_c9_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str1_c9_c9_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str1_c10 */
#define ACPHY_rxfdiqcomp_str1_c10(rev)           (ACREV_GE(rev,40) ? 0x8ae : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8ae : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8ae : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8ae : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8ae : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8ae : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8ae : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8ae : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8ae : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8ae))))))))))))))))))
#define ACPHY_rxfdiqcomp_str1_c10_c10_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str1_c10_c10_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str1_c10_c10_SHIFT(rev))

/* Register ACPHY_RxSdFeConfig71 */
#define ACPHY_RxSdFeConfig71(rev)                          (ACREV_GE(rev,40) ? 0x8af : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8af : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8af : INVALID_ADDRESS)))))
#define ACPHY_RxSdFeConfig71_farrow_i_dc_offset_SHIFT(rev) 0
#define ACPHY_RxSdFeConfig71_farrow_i_dc_offset_MASK(rev)  (0x3f << ACPHY_RxSdFeConfig71_farrow_i_dc_offset_SHIFT(rev))
#define ACPHY_RxSdFeConfig71_farrow_q_dc_offset_SHIFT(rev) 6
#define ACPHY_RxSdFeConfig71_farrow_q_dc_offset_MASK(rev)  (0x3f << ACPHY_RxSdFeConfig71_farrow_q_dc_offset_SHIFT(rev))

/* Register ACPHY_pwr_offset_adj_in_fbpath1 */
#define ACPHY_pwr_offset_adj_in_fbpath1(rev)                                   (ACREV_GE(rev,40) ? 0x8b0 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8b0 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8b0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x8b0 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8b0 : INVALID_ADDRESS)))))))))
#define ACPHY_pwr_offset_adj_in_fbpath1_pwr_offset_adj_in_fbpath_80p80_fullband_SHIFT(rev) 8
#define ACPHY_pwr_offset_adj_in_fbpath1_pwr_offset_adj_in_fbpath_80p80_fullband_MASK(rev) (0xff << ACPHY_pwr_offset_adj_in_fbpath1_pwr_offset_adj_in_fbpath_80p80_fullband_SHIFT(rev))
#define ACPHY_pwr_offset_adj_in_fbpath1_pwr_offset_adj_in_fbpath_80p80_subband_SHIFT(rev) 0
#define ACPHY_pwr_offset_adj_in_fbpath1_pwr_offset_adj_in_fbpath_80p80_subband_MASK(rev) (0xff << ACPHY_pwr_offset_adj_in_fbpath1_pwr_offset_adj_in_fbpath_80p80_subband_SHIFT(rev))

/* Register ACPHY_TxPwrCtrl_Multi_Mode1 */
#define ACPHY_TxPwrCtrl_Multi_Mode1(rev)                       (ACREV_GE(rev,40) ? 0x8b1 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8b1 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8b1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x8b1 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8b1 : INVALID_ADDRESS)))))))))
#define ACPHY_TxPwrCtrl_Multi_Mode1_txPwrIndexLimit_SHIFT(rev) 0
#define ACPHY_TxPwrCtrl_Multi_Mode1_txPwrIndexLimit_MASK(rev)  (0xff << ACPHY_TxPwrCtrl_Multi_Mode1_txPwrIndexLimit_SHIFT(rev))
#define ACPHY_TxPwrCtrl_Multi_Mode1_multi_mode_SHIFT(rev)      8
#define ACPHY_TxPwrCtrl_Multi_Mode1_multi_mode_MASK(rev)       (0x7 << ACPHY_TxPwrCtrl_Multi_Mode1_multi_mode_SHIFT(rev))
#define ACPHY_TxPwrCtrl_Multi_Mode1_seg_sub_band_SHIFT(rev)    11
#define ACPHY_TxPwrCtrl_Multi_Mode1_seg_sub_band_MASK(rev)     (0x1 << ACPHY_TxPwrCtrl_Multi_Mode1_seg_sub_band_SHIFT(rev))
#define ACPHY_TxPwrCtrl_Multi_Mode1_enable_damp_acc_SHIFT(rev) 12
#define ACPHY_TxPwrCtrl_Multi_Mode1_enable_damp_acc_MASK(rev)  (0x1 << ACPHY_TxPwrCtrl_Multi_Mode1_enable_damp_acc_SHIFT(rev))
#define ACPHY_TxPwrCtrl_Multi_Mode1_fifo_lock_mode_SHIFT(rev)  13
#define ACPHY_TxPwrCtrl_Multi_Mode1_fifo_lock_mode_MASK(rev)   (0x1 << ACPHY_TxPwrCtrl_Multi_Mode1_fifo_lock_mode_SHIFT(rev))

/* Register ACPHY_TxPwrCtrl_80P80_full_sub_band1 */
#define ACPHY_TxPwrCtrl_80P80_full_sub_band1(rev)                              (ACREV_GE(rev,40) ? 0x8b2 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8b2 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8b2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x8b2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8b2 : INVALID_ADDRESS)))))))))
#define ACPHY_TxPwrCtrl_80P80_full_sub_band1_per_core_pwr_offset_80p80_fullband_SHIFT(rev) 8
#define ACPHY_TxPwrCtrl_80P80_full_sub_band1_per_core_pwr_offset_80p80_fullband_MASK(rev) (0xff << ACPHY_TxPwrCtrl_80P80_full_sub_band1_per_core_pwr_offset_80p80_fullband_SHIFT(rev))
#define ACPHY_TxPwrCtrl_80P80_full_sub_band1_per_core_pwr_offset_80p80_subband_SHIFT(rev) 0
#define ACPHY_TxPwrCtrl_80P80_full_sub_band1_per_core_pwr_offset_80p80_subband_MASK(rev) (0xff << ACPHY_TxPwrCtrl_80P80_full_sub_band1_per_core_pwr_offset_80p80_subband_SHIFT(rev))

/* Register ACPHY_TxPwrCtrl_siso_mimo_path1 */
#define ACPHY_TxPwrCtrl_siso_mimo_path1(rev)                               (ACREV_GE(rev,40) ? 0x8b3 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8b3 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8b3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x8b3 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8b3 : INVALID_ADDRESS)))))))))
#define ACPHY_TxPwrCtrl_siso_mimo_path1_siso_est_pwr_offset_adj_SHIFT(rev) 8
#define ACPHY_TxPwrCtrl_siso_mimo_path1_siso_est_pwr_offset_adj_MASK(rev)  (0xff << ACPHY_TxPwrCtrl_siso_mimo_path1_siso_est_pwr_offset_adj_SHIFT(rev))
#define ACPHY_TxPwrCtrl_siso_mimo_path1_mimo_est_pwr_offset_adj_SHIFT(rev) 0
#define ACPHY_TxPwrCtrl_siso_mimo_path1_mimo_est_pwr_offset_adj_MASK(rev)  (0xff << ACPHY_TxPwrCtrl_siso_mimo_path1_mimo_est_pwr_offset_adj_SHIFT(rev))

/* Register ACPHY_TxPwrCtrl_enable1 */
#define ACPHY_TxPwrCtrl_enable1(rev)                     (ACREV_GE(rev,40) ? 0x8b4 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8b4 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8b4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x8b4 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8b4 : INVALID_ADDRESS)))))))))
#define ACPHY_TxPwrCtrl_enable1_force_tssi_en_SHIFT(rev) 0
#define ACPHY_TxPwrCtrl_enable1_force_tssi_en_MASK(rev)  (0x1 << ACPHY_TxPwrCtrl_enable1_force_tssi_en_SHIFT(rev))

/* Register ACPHY_tssimem_wrap1 */
#define ACPHY_tssimem_wrap1(rev)                           (ACREV_GE(rev,40) ? 0x8b5 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8b5 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8b5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x8b5 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8b5 : INVALID_ADDRESS)))))))))
#define ACPHY_tssimem_wrap1_tssimem_addr_SHIFT(rev)        0
#define ACPHY_tssimem_wrap1_tssimem_addr_MASK(rev)         (0x1f << ACPHY_tssimem_wrap1_tssimem_addr_SHIFT(rev))
#define ACPHY_tssimem_wrap1_tssimemaddr_wrapped_SHIFT(rev) 5
#define ACPHY_tssimem_wrap1_tssimemaddr_wrapped_MASK(rev)  (0x1 << ACPHY_tssimem_wrap1_tssimemaddr_wrapped_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlIdleTssi_third_path1 */
#define ACPHY_TxPwrCtrlIdleTssi_third_path1(rev)                       (ACREV_GE(rev,40) ? 0x8b6 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8b6 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8b6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x8b6 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8b6 : INVALID_ADDRESS)))))))))
#define ACPHY_TxPwrCtrlIdleTssi_third_path1_idleTssi_third1_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlIdleTssi_third_path1_idleTssi_third1_MASK(rev)  (0x3ff << ACPHY_TxPwrCtrlIdleTssi_third_path1_idleTssi_third1_SHIFT(rev))

/* Register ACPHY_phy2mac_dbg_data_mux_sel1 */
#define ACPHY_phy2mac_dbg_data_mux_sel1(rev)                               (ACREV_GE(rev,40) ? 0x8b7 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8b7 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8b7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x8b7 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8b7 : INVALID_ADDRESS)))))))))
#define ACPHY_phy2mac_dbg_data_mux_sel1_phy2mac_dbg_or_gpio_sel_SHIFT(rev) 0
#define ACPHY_phy2mac_dbg_data_mux_sel1_phy2mac_dbg_or_gpio_sel_MASK(rev)  (0x1 << ACPHY_phy2mac_dbg_data_mux_sel1_phy2mac_dbg_or_gpio_sel_SHIFT(rev))
#define ACPHY_phy2mac_dbg_data_mux_sel1_phy2mac_dbg_data_sel_SHIFT(rev)    1
#define ACPHY_phy2mac_dbg_data_mux_sel1_phy2mac_dbg_data_sel_MASK(rev)     (0x3 << ACPHY_phy2mac_dbg_data_mux_sel1_phy2mac_dbg_data_sel_SHIFT(rev))

/* Register ACPHY_tx_upconv_13bit_data_out_en1 */
#define ACPHY_tx_upconv_13bit_data_out_en1(rev)                           (ACREV_GE(rev,40) ? 0x8b8 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8b8 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8b8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x8b8 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8b8 : INVALID_ADDRESS)))))))))
#define ACPHY_tx_upconv_13bit_data_out_en1_upconv_out_13bit_en_SHIFT(rev) 0
#define ACPHY_tx_upconv_13bit_data_out_en1_upconv_out_13bit_en_MASK(rev)  (0x1 << ACPHY_tx_upconv_13bit_data_out_en1_upconv_out_13bit_en_SHIFT(rev))

/* Register ACPHY_rx_tia_dc_loop_1 */
#define ACPHY_rx_tia_dc_loop_1(rev)                     (ACREV_GE(rev,40) ? 0x8ba : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8ba : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8ba : INVALID_ADDRESS)))))
#define ACPHY_rx_tia_dc_loop_1_dac_sign_SHIFT(rev)      0
#define ACPHY_rx_tia_dc_loop_1_dac_sign_MASK(rev)       (0x1 << ACPHY_rx_tia_dc_loop_1_dac_sign_SHIFT(rev))
#define ACPHY_rx_tia_dc_loop_1_en_lock_SHIFT(rev)       1
#define ACPHY_rx_tia_dc_loop_1_en_lock_MASK(rev)        (0x1 << ACPHY_rx_tia_dc_loop_1_en_lock_SHIFT(rev))
#define ACPHY_rx_tia_dc_loop_1_restart_gear_SHIFT(rev)  2
#define ACPHY_rx_tia_dc_loop_1_restart_gear_MASK(rev)   (0x7 << ACPHY_rx_tia_dc_loop_1_restart_gear_SHIFT(rev))
#define ACPHY_rx_tia_dc_loop_1_dc_loop_reset_SHIFT(rev) 5
#define ACPHY_rx_tia_dc_loop_1_dc_loop_reset_MASK(rev)  (0x1 << ACPHY_rx_tia_dc_loop_1_dc_loop_reset_SHIFT(rev))
#define ACPHY_rx_tia_dc_loop_1_dc_loop_hold_SHIFT(rev)  6
#define ACPHY_rx_tia_dc_loop_1_dc_loop_hold_MASK(rev)   (0x1 << ACPHY_rx_tia_dc_loop_1_dc_loop_hold_SHIFT(rev))

/* Register ACPHY_TIA_offset_DAC_I_1 */
#define ACPHY_TIA_offset_DAC_I_1(rev)                        (ACREV_GE(rev,40) ? 0x8bb : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8bb : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8bb : INVALID_ADDRESS)))))
#define ACPHY_TIA_offset_DAC_I_1_TIA_offset_DAC_I_SHIFT(rev) 0
#define ACPHY_TIA_offset_DAC_I_1_TIA_offset_DAC_I_MASK(rev)  (0x1ff << ACPHY_TIA_offset_DAC_I_1_TIA_offset_DAC_I_SHIFT(rev))

/* Register ACPHY_TIA_offset_DAC_Q_1 */
#define ACPHY_TIA_offset_DAC_Q_1(rev)                        (ACREV_GE(rev,40) ? 0x8bc : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8bc : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8bc : INVALID_ADDRESS)))))
#define ACPHY_TIA_offset_DAC_Q_1_TIA_offset_DAC_Q_SHIFT(rev) 0
#define ACPHY_TIA_offset_DAC_Q_1_TIA_offset_DAC_Q_MASK(rev)  (0x1ff << ACPHY_TIA_offset_DAC_Q_1_TIA_offset_DAC_Q_SHIFT(rev))

/* Register ACPHY_IqestIqAccLo1 */
#define ACPHY_IqestIqAccLo1(rev)               (ACREV_GE(rev,40) ? 0x8c0 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8c0 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8c0 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8c0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8c0 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8c0 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8c0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8c0 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8c0 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8c0))))))))))))))))))
#define ACPHY_IqestIqAccLo1_iqAccLo_SHIFT(rev) 0
#define ACPHY_IqestIqAccLo1_iqAccLo_MASK(rev)  (0xffff << ACPHY_IqestIqAccLo1_iqAccLo_SHIFT(rev))

/* Register ACPHY_IqestIqAccHi1 */
#define ACPHY_IqestIqAccHi1(rev)               (ACREV_GE(rev,40) ? 0x8c1 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8c1 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8c1 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8c1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8c1 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8c1 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8c1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8c1 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8c1 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8c1))))))))))))))))))
#define ACPHY_IqestIqAccHi1_iqAccHi_SHIFT(rev) 0
#define ACPHY_IqestIqAccHi1_iqAccHi_MASK(rev)  (0xffff << ACPHY_IqestIqAccHi1_iqAccHi_SHIFT(rev))

/* Register ACPHY_IqestipwrAccLo1 */
#define ACPHY_IqestipwrAccLo1(rev)                 (ACREV_GE(rev,40) ? 0x8c2 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8c2 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8c2 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8c2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8c2 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8c2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8c2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8c2 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8c2 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8c2))))))))))))))))))
#define ACPHY_IqestipwrAccLo1_ipwrAccLo_SHIFT(rev) 0
#define ACPHY_IqestipwrAccLo1_ipwrAccLo_MASK(rev)  (0xffff << ACPHY_IqestipwrAccLo1_ipwrAccLo_SHIFT(rev))

/* Register ACPHY_IqestipwrAccHi1 */
#define ACPHY_IqestipwrAccHi1(rev)                 (ACREV_GE(rev,40) ? 0x8c3 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8c3 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8c3 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8c3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8c3 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8c3 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8c3 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8c3 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8c3 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8c3))))))))))))))))))
#define ACPHY_IqestipwrAccHi1_ipwrAccHi_SHIFT(rev) 0
#define ACPHY_IqestipwrAccHi1_ipwrAccHi_MASK(rev)  (0xffff << ACPHY_IqestipwrAccHi1_ipwrAccHi_SHIFT(rev))

/* Register ACPHY_IqestqpwrAccLo1 */
#define ACPHY_IqestqpwrAccLo1(rev)                 (ACREV_GE(rev,40) ? 0x8c4 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8c4 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8c4 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8c4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8c4 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8c4 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8c4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8c4 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8c4 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8c4))))))))))))))))))
#define ACPHY_IqestqpwrAccLo1_qpwrAccLo_SHIFT(rev) 0
#define ACPHY_IqestqpwrAccLo1_qpwrAccLo_MASK(rev)  (0xffff << ACPHY_IqestqpwrAccLo1_qpwrAccLo_SHIFT(rev))

/* Register ACPHY_IqestqpwrAccHi1 */
#define ACPHY_IqestqpwrAccHi1(rev)                 (ACREV_GE(rev,40) ? 0x8c5 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8c5 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8c5 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8c5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8c5 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8c5 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8c5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8c5 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8c5 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8c5))))))))))))))))))
#define ACPHY_IqestqpwrAccHi1_qpwrAccHi_SHIFT(rev) 0
#define ACPHY_IqestqpwrAccHi1_qpwrAccHi_MASK(rev)  (0xffff << ACPHY_IqestqpwrAccHi1_qpwrAccHi_SHIFT(rev))

/* Register ACPHY_RssiLtfRssi1 */
#define ACPHY_RssiLtfRssi1(rev)               (ACREV_GE(rev,40) ? 0x8c6 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8c6 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8c6 : INVALID_ADDRESS)))))
#define ACPHY_RssiLtfRssi1_ltfRssi_SHIFT(rev) 0
#define ACPHY_RssiLtfRssi1_ltfRssi_MASK(rev)  (0xffff << ACPHY_RssiLtfRssi1_ltfRssi_SHIFT(rev))

/* Register ACPHY_RssiHtfRssi1 */
#define ACPHY_RssiHtfRssi1(rev)               (ACREV_GE(rev,40) ? 0x8c7 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8c7 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8c7 : INVALID_ADDRESS)))))
#define ACPHY_RssiHtfRssi1_HtfRssi_SHIFT(rev) 0
#define ACPHY_RssiHtfRssi1_HtfRssi_MASK(rev)  (0xffff << ACPHY_RssiHtfRssi1_HtfRssi_SHIFT(rev))

/* Register ACPHY_txpwr_ctrl_hrprestore21 */
#define ACPHY_txpwr_ctrl_hrprestore21(rev)                 (ACREV_GE(rev,40) ? 0x8c8 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8c8 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8c8 : INVALID_ADDRESS)))))
#define ACPHY_txpwr_ctrl_hrprestore21_estPwrSum_SHIFT(rev) 0
#define ACPHY_txpwr_ctrl_hrprestore21_estPwrSum_MASK(rev)  (0xffff << ACPHY_txpwr_ctrl_hrprestore21_estPwrSum_SHIFT(rev))

/* Register ACPHY_txpwr_ctrl_hrprestore31 */
#define ACPHY_txpwr_ctrl_hrprestore31(rev)                     (ACREV_GE(rev,40) ? 0x8c9 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8c9 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8c9 : INVALID_ADDRESS)))))
#define ACPHY_txpwr_ctrl_hrprestore31_estPwrSum_cck_SHIFT(rev) 0
#define ACPHY_txpwr_ctrl_hrprestore31_estPwrSum_cck_MASK(rev)  (0xffff << ACPHY_txpwr_ctrl_hrprestore31_estPwrSum_cck_SHIFT(rev))

/* Register ACPHY_txpwrctrl_hrprestore41 */
#define ACPHY_txpwrctrl_hrprestore41(rev)                      (ACREV_GE(rev,40) ? 0x8ca : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8ca : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8ca : INVALID_ADDRESS)))))
#define ACPHY_txpwrctrl_hrprestore41_pwrIndex_norm_SHIFT(rev)  0
#define ACPHY_txpwrctrl_hrprestore41_pwrIndex_norm_MASK(rev)   (0xff << ACPHY_txpwrctrl_hrprestore41_pwrIndex_norm_SHIFT(rev))
#define ACPHY_txpwrctrl_hrprestore41_estPwrSum1_SHIFT(rev)     8
#define ACPHY_txpwrctrl_hrprestore41_estPwrSum1_MASK(rev)      (0x1 << ACPHY_txpwrctrl_hrprestore41_estPwrSum1_SHIFT(rev))
#define ACPHY_txpwrctrl_hrprestore41_estPwrSum_cck1_SHIFT(rev) 9
#define ACPHY_txpwrctrl_hrprestore41_estPwrSum_cck1_MASK(rev)  (0x1 << ACPHY_txpwrctrl_hrprestore41_estPwrSum_cck1_SHIFT(rev))

/* Register ACPHY_txpwrctrl_hrprestore51 */
#define ACPHY_txpwrctrl_hrprestore51(rev)               (ACREV_GE(rev,40) ? 0x8cb : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8cb : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8cb : INVALID_ADDRESS)))))
#define ACPHY_txpwrctrl_hrprestore51_restore_SHIFT(rev) 0
#define ACPHY_txpwrctrl_hrprestore51_restore_MASK(rev)  (0x1 << ACPHY_txpwrctrl_hrprestore51_restore_SHIFT(rev))

/* Register ACPHY_Core1mClpAgcW1ClipCntTh */
#define ACPHY_Core1mClpAgcW1ClipCntTh(rev)                            (ACREV_GE(rev,40) ? 0x8d0 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8d0 : INVALID_ADDRESS)))
#define ACPHY_Core1mClpAgcW1ClipCntTh_mClpAgcW1ClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core1mClpAgcW1ClipCntTh_mClpAgcW1ClipCntThLo_MASK(rev)  (0xff << ACPHY_Core1mClpAgcW1ClipCntTh_mClpAgcW1ClipCntThLo_SHIFT(rev))
#define ACPHY_Core1mClpAgcW1ClipCntTh_mClpAgcW1ClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core1mClpAgcW1ClipCntTh_mClpAgcW1ClipCntThHi_MASK(rev)  (0xff << ACPHY_Core1mClpAgcW1ClipCntTh_mClpAgcW1ClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core1mClpAgcW3ClipCntTh */
#define ACPHY_Core1mClpAgcW3ClipCntTh(rev)                            (ACREV_GE(rev,40) ? 0x8d1 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8d1 : INVALID_ADDRESS)))
#define ACPHY_Core1mClpAgcW3ClipCntTh_mClpAgcW3ClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core1mClpAgcW3ClipCntTh_mClpAgcW3ClipCntThLo_MASK(rev)  (0xff << ACPHY_Core1mClpAgcW3ClipCntTh_mClpAgcW3ClipCntThLo_SHIFT(rev))
#define ACPHY_Core1mClpAgcW3ClipCntTh_mClpAgcW3ClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core1mClpAgcW3ClipCntTh_mClpAgcW3ClipCntThHi_MASK(rev)  (0xff << ACPHY_Core1mClpAgcW3ClipCntTh_mClpAgcW3ClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core1barelyClipBackoff */
#define ACPHY_Core1barelyClipBackoff(rev)                           (ACREV_GE(rev,40) ? 0x8d2 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8d2 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8d2 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8d2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8d2 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8d2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8d2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8d2 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8d2 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8d2))))))))))))))))))
#define ACPHY_Core1barelyClipBackoff_barelyclipThreshold_SHIFT(rev) 0
#define ACPHY_Core1barelyClipBackoff_barelyclipThreshold_MASK(rev)  (0xffff << ACPHY_Core1barelyClipBackoff_barelyclipThreshold_SHIFT(rev))

/* Register ACPHY_Core1mClpAgcNbClipCntTh */
#define ACPHY_Core1mClpAgcNbClipCntTh(rev)                            (ACREV_GE(rev,40) ? 0x8d3 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8d3 : INVALID_ADDRESS)))
#define ACPHY_Core1mClpAgcNbClipCntTh_mClpAgcNbClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core1mClpAgcNbClipCntTh_mClpAgcNbClipCntThLo_MASK(rev)  (0xff << ACPHY_Core1mClpAgcNbClipCntTh_mClpAgcNbClipCntThLo_SHIFT(rev))
#define ACPHY_Core1mClpAgcNbClipCntTh_mClpAgcNbClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core1mClpAgcNbClipCntTh_mClpAgcNbClipCntThHi_MASK(rev)  (0xff << ACPHY_Core1mClpAgcNbClipCntTh_mClpAgcNbClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core1computeGainInfo */
#define ACPHY_Core1computeGainInfo(rev)                                  (ACREV_GE(rev,40) ? 0x8d4 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8d4 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8d4 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8d4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8d4 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8d4 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8d4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8d4 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8d4 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8d4))))))))))))))))))
#define ACPHY_Core1computeGainInfo_disableClip1detect_SHIFT(rev)         14
#define ACPHY_Core1computeGainInfo_disableClip1detect_MASK(rev)          (0x1 << ACPHY_Core1computeGainInfo_disableClip1detect_SHIFT(rev))
#define ACPHY_Core1computeGainInfo_disableClip2detect_SHIFT(rev)         13
#define ACPHY_Core1computeGainInfo_disableClip2detect_MASK(rev)          (0x1 << ACPHY_Core1computeGainInfo_disableClip2detect_SHIFT(rev))
#define ACPHY_Core1computeGainInfo_barelyClipGainBackoffValue_SHIFT(rev) 5
#define ACPHY_Core1computeGainInfo_barelyClipGainBackoffValue_MASK(rev)  (0x1f << ACPHY_Core1computeGainInfo_barelyClipGainBackoffValue_SHIFT(rev))
#define ACPHY_Core1computeGainInfo_gainBackoffValue_SHIFT(rev)           0
#define ACPHY_Core1computeGainInfo_gainBackoffValue_MASK(rev)            (0x1f << ACPHY_Core1computeGainInfo_gainBackoffValue_SHIFT(rev))
#define ACPHY_Core1computeGainInfo_gainStepValue_SHIFT(rev)              10
#define ACPHY_Core1computeGainInfo_gainStepValue_MASK(rev)               (0x7 << ACPHY_Core1computeGainInfo_gainStepValue_SHIFT(rev))

/* Register ACPHY_Core1cckcomputeGainInfo */
#define ACPHY_Core1cckcomputeGainInfo(rev)                                     (ACREV_GE(rev,40) ? 0x8d5 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8d5 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8d5 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8d5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8d5 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8d5 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8d5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8d5 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8d5 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8d5))))))))))))))))))
#define ACPHY_Core1cckcomputeGainInfo_cckgainBackoffValue_SHIFT(rev)           0
#define ACPHY_Core1cckcomputeGainInfo_cckgainBackoffValue_MASK(rev)            (0x1f << ACPHY_Core1cckcomputeGainInfo_cckgainBackoffValue_SHIFT(rev))
#define ACPHY_Core1cckcomputeGainInfo_cckmaxGainValue_SHIFT(rev)               8
#define ACPHY_Core1cckcomputeGainInfo_cckmaxGainValue_MASK(rev)                (0xff << ACPHY_Core1cckcomputeGainInfo_cckmaxGainValue_SHIFT(rev))
#define ACPHY_Core1cckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT(rev) 5
#define ACPHY_Core1cckcomputeGainInfo_cckbarelyClipGainBackoffValue_MASK(rev)  (0x1f << ACPHY_Core1cckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT(rev))

/* Register ACPHY_Core1MinMaxGain */
#define ACPHY_Core1MinMaxGain(rev)                    (ACREV_GE(rev,40) ? 0x8d6 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8d6 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8d6 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8d6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8d6 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8d6 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8d6 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8d6 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8d6 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8d6))))))))))))))))))
#define ACPHY_Core1MinMaxGain_maxGainValue_SHIFT(rev) 8
#define ACPHY_Core1MinMaxGain_maxGainValue_MASK(rev)  (0xff << ACPHY_Core1MinMaxGain_maxGainValue_SHIFT(rev))
#define ACPHY_Core1MinMaxGain_minGainValue_SHIFT(rev) 0
#define ACPHY_Core1MinMaxGain_minGainValue_MASK(rev)  (0xff << ACPHY_Core1MinMaxGain_minGainValue_SHIFT(rev))

/* Register ACPHY_Core1mClpAgcMDClipCntTh1 */
#define ACPHY_Core1mClpAgcMDClipCntTh1(rev)                            (ACREV_GE(rev,40) ? 0x8d7 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8d7 : INVALID_ADDRESS)))
#define ACPHY_Core1mClpAgcMDClipCntTh1_mClpAgcNbClipCntThMd_SHIFT(rev) 0
#define ACPHY_Core1mClpAgcMDClipCntTh1_mClpAgcNbClipCntThMd_MASK(rev)  (0xff << ACPHY_Core1mClpAgcMDClipCntTh1_mClpAgcNbClipCntThMd_SHIFT(rev))
#define ACPHY_Core1mClpAgcMDClipCntTh1_mClpAgcW3ClipCntThMd_SHIFT(rev) 8
#define ACPHY_Core1mClpAgcMDClipCntTh1_mClpAgcW3ClipCntThMd_MASK(rev)  (0xff << ACPHY_Core1mClpAgcMDClipCntTh1_mClpAgcW3ClipCntThMd_SHIFT(rev))

/* Register ACPHY_Core1edThreshold */
#define ACPHY_Core1edThreshold(rev)                   (ACREV_GE(rev,40) ? 0x8d8 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8d8 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8d8 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8d8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8d8 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8d8 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8d8 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8d8 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8d8 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8d8))))))))))))))))))
#define ACPHY_Core1edThreshold_edThreshold_SHIFT(rev) 0
#define ACPHY_Core1edThreshold_edThreshold_MASK(rev)  (0xffff << ACPHY_Core1edThreshold_edThreshold_SHIFT(rev))

/* Register ACPHY_Core1smallsigThreshold */
#define ACPHY_Core1smallsigThreshold(rev)                         (ACREV_GE(rev,40) ? 0x8d9 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8d9 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8d9 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8d9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8d9 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8d9 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8d9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8d9 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8d9 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8d9))))))))))))))))))
#define ACPHY_Core1smallsigThreshold_smallsigThreshold_SHIFT(rev) 0
#define ACPHY_Core1smallsigThreshold_smallsigThreshold_MASK(rev)  (0xffff << ACPHY_Core1smallsigThreshold_smallsigThreshold_SHIFT(rev))

/* Register ACPHY_Core1Clip1Threshold */
#define ACPHY_Core1Clip1Threshold(rev)                      (ACREV_GE(rev,40) ? 0x8da : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8da : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8da : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8da : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8da : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8da : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8da : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8da : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8da : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8da))))))))))))))))))
#define ACPHY_Core1Clip1Threshold_Clip1Threshold_SHIFT(rev) 0
#define ACPHY_Core1Clip1Threshold_Clip1Threshold_MASK(rev)  (0xffff << ACPHY_Core1Clip1Threshold_Clip1Threshold_SHIFT(rev))

/* Register ACPHY_Core1Clip2Threshold */
#define ACPHY_Core1Clip2Threshold(rev)                      (ACREV_GE(rev,40) ? 0x8db : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8db : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8db : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8db : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8db : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8db : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8db : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8db : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8db : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8db))))))))))))))))))
#define ACPHY_Core1Clip2Threshold_Clip2Threshold_SHIFT(rev) 0
#define ACPHY_Core1Clip2Threshold_Clip2Threshold_MASK(rev)  (0xffff << ACPHY_Core1Clip2Threshold_Clip2Threshold_SHIFT(rev))

/* Register ACPHY_Core1InitGainCodeA */
#define ACPHY_Core1InitGainCodeA(rev)                          (ACREV_GE(rev,40) ? 0x8dc : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8dc : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8dc : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8dc : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8dc : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8dc : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8dc : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8dc : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8dc : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8dc))))))))))))))))))
#define ACPHY_Core1InitGainCodeA_initmixergainIndex_SHIFT(rev) 7
#define ACPHY_Core1InitGainCodeA_initmixergainIndex_MASK(rev)  (0xf << ACPHY_Core1InitGainCodeA_initmixergainIndex_SHIFT(rev))
#define ACPHY_Core1InitGainCodeA_initlna2Index_SHIFT(rev)      4
#define ACPHY_Core1InitGainCodeA_initlna2Index_MASK(rev)       (0x7 << ACPHY_Core1InitGainCodeA_initlna2Index_SHIFT(rev))
#define ACPHY_Core1InitGainCodeA_initLnaIndex_SHIFT(rev)       1
#define ACPHY_Core1InitGainCodeA_initLnaIndex_MASK(rev)        (0x7 << ACPHY_Core1InitGainCodeA_initLnaIndex_SHIFT(rev))
#define ACPHY_Core1InitGainCodeA_initExtLnaIndex_SHIFT(rev)    0
#define ACPHY_Core1InitGainCodeA_initExtLnaIndex_MASK(rev)     (0x1 << ACPHY_Core1InitGainCodeA_initExtLnaIndex_SHIFT(rev))

/* Register ACPHY_Core1InitGainCodeB */
#define ACPHY_Core1InitGainCodeB(rev)                        (ACREV_GE(rev,40) ? 0x8dd : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8dd : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8dd : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8dd : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8dd : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8dd : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8dd : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8dd : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8dd : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8dd))))))))))))))))))
#define ACPHY_Core1InitGainCodeB_initvgagainIndex_SHIFT(rev) 12
#define ACPHY_Core1InitGainCodeB_initvgagainIndex_MASK(rev)  (0xf << ACPHY_Core1InitGainCodeB_initvgagainIndex_SHIFT(rev))
#define ACPHY_Core1InitGainCodeB_InitBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core1InitGainCodeB_InitBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core1InitGainCodeB_InitBiQ1Index_SHIFT(rev))
#define ACPHY_Core1InitGainCodeB_InitBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core1InitGainCodeB_InitBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core1InitGainCodeB_InitBiQ0Index_SHIFT(rev))
#define ACPHY_Core1InitGainCodeB_InitHiTrTxIndex_SHIFT(rev)  3
#define ACPHY_Core1InitGainCodeB_InitHiTrTxIndex_MASK(rev)   (0x1 << ACPHY_Core1InitGainCodeB_InitHiTrTxIndex_SHIFT(rev))
#define ACPHY_Core1InitGainCodeB_InitHiTrRxIndex_SHIFT(rev)  2
#define ACPHY_Core1InitGainCodeB_InitHiTrRxIndex_MASK(rev)   (0x1 << ACPHY_Core1InitGainCodeB_InitHiTrRxIndex_SHIFT(rev))
#define ACPHY_Core1InitGainCodeB_InitHiLna1Byp_SHIFT(rev)    1
#define ACPHY_Core1InitGainCodeB_InitHiLna1Byp_MASK(rev)     (0x1 << ACPHY_Core1InitGainCodeB_InitHiLna1Byp_SHIFT(rev))

/* Register ACPHY_Core1clipHiGainCodeA */
#define ACPHY_Core1clipHiGainCodeA(rev)                             (ACREV_GE(rev,40) ? 0x8de : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8de : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8de : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8de : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8de : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8de : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8de : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8de : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8de : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8de))))))))))))))))))
#define ACPHY_Core1clipHiGainCodeA_clip1himixergainIndex_SHIFT(rev) 7
#define ACPHY_Core1clipHiGainCodeA_clip1himixergainIndex_MASK(rev)  (0xf << ACPHY_Core1clipHiGainCodeA_clip1himixergainIndex_SHIFT(rev))
#define ACPHY_Core1clipHiGainCodeA_clip1hilna2Index_SHIFT(rev)      4
#define ACPHY_Core1clipHiGainCodeA_clip1hilna2Index_MASK(rev)       (0x7 << ACPHY_Core1clipHiGainCodeA_clip1hilna2Index_SHIFT(rev))
#define ACPHY_Core1clipHiGainCodeA_clip1hiLnaIndex_SHIFT(rev)       1
#define ACPHY_Core1clipHiGainCodeA_clip1hiLnaIndex_MASK(rev)        (0x7 << ACPHY_Core1clipHiGainCodeA_clip1hiLnaIndex_SHIFT(rev))
#define ACPHY_Core1clipHiGainCodeA_clip1hiextLnaIndex_SHIFT(rev)    0
#define ACPHY_Core1clipHiGainCodeA_clip1hiextLnaIndex_MASK(rev)     (0x1 << ACPHY_Core1clipHiGainCodeA_clip1hiextLnaIndex_SHIFT(rev))

/* Register ACPHY_Core1clipHiGainCodeB */
#define ACPHY_Core1clipHiGainCodeB(rev)                           (ACREV_GE(rev,40) ? 0x8df : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8df : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8df : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8df : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8df : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8df : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8df : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8df : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8df : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8df))))))))))))))))))
#define ACPHY_Core1clipHiGainCodeB_clip1hivgagainIndex_SHIFT(rev) 12
#define ACPHY_Core1clipHiGainCodeB_clip1hivgagainIndex_MASK(rev)  (0xf << ACPHY_Core1clipHiGainCodeB_clip1hivgagainIndex_SHIFT(rev))
#define ACPHY_Core1clipHiGainCodeB_clip1hiBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core1clipHiGainCodeB_clip1hiBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core1clipHiGainCodeB_clip1hiBiQ1Index_SHIFT(rev))
#define ACPHY_Core1clipHiGainCodeB_clip1hiBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core1clipHiGainCodeB_clip1hiBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core1clipHiGainCodeB_clip1hiBiQ0Index_SHIFT(rev))
#define ACPHY_Core1clipHiGainCodeB_clip1HiTrTxIndex_SHIFT(rev)    3
#define ACPHY_Core1clipHiGainCodeB_clip1HiTrTxIndex_MASK(rev)     (0x1 << ACPHY_Core1clipHiGainCodeB_clip1HiTrTxIndex_SHIFT(rev))
#define ACPHY_Core1clipHiGainCodeB_clip1HiTrRxIndex_SHIFT(rev)    2
#define ACPHY_Core1clipHiGainCodeB_clip1HiTrRxIndex_MASK(rev)     (0x1 << ACPHY_Core1clipHiGainCodeB_clip1HiTrRxIndex_SHIFT(rev))
#define ACPHY_Core1clipHiGainCodeB_clip1HiLna1Byp_SHIFT(rev)      1
#define ACPHY_Core1clipHiGainCodeB_clip1HiLna1Byp_MASK(rev)       (0x1 << ACPHY_Core1clipHiGainCodeB_clip1HiLna1Byp_SHIFT(rev))

/* Register ACPHY_Core1clipmdGainCodeA */
#define ACPHY_Core1clipmdGainCodeA(rev)                              (ACREV_GE(rev,40) ? 0x8e0 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8e0 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8e0 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8e0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8e0 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8e0 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8e0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8e0 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8e0 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8e0))))))))))))))))))
#define ACPHY_Core1clipmdGainCodeA_clip1mdmixergainIndex_SHIFT(rev)  7
#define ACPHY_Core1clipmdGainCodeA_clip1mdmixergainIndex_MASK(rev)   (0xf << ACPHY_Core1clipmdGainCodeA_clip1mdmixergainIndex_SHIFT(rev))
#define ACPHY_Core1clipmdGainCodeA_clip1mdlna2Index_SHIFT(rev)       4
#define ACPHY_Core1clipmdGainCodeA_clip1mdlna2Index_MASK(rev)        (0x7 << ACPHY_Core1clipmdGainCodeA_clip1mdlna2Index_SHIFT(rev))
#define ACPHY_Core1clipmdGainCodeA_clip1mdLnaIndex_SHIFT(rev)        1
#define ACPHY_Core1clipmdGainCodeA_clip1mdLnaIndex_MASK(rev)         (0x7 << ACPHY_Core1clipmdGainCodeA_clip1mdLnaIndex_SHIFT(rev))
#define ACPHY_Core1clipmdGainCodeA_clip1mdextLnaIndex_SHIFT(rev)     0
#define ACPHY_Core1clipmdGainCodeA_clip1mdextLnaIndex_MASK(rev)      (0x1 << ACPHY_Core1clipmdGainCodeA_clip1mdextLnaIndex_SHIFT(rev))
#define ACPHY_Core1clipmdGainCodeA_clip1mdmixergainIndexF_SHIFT(rev) 7
#define ACPHY_Core1clipmdGainCodeA_clip1mdmixergainIndexF_MASK(rev)  (0xf << ACPHY_Core1clipmdGainCodeA_clip1mdmixergainIndexF_SHIFT(rev))

/* Register ACPHY_Core1clipmdGainCodeB */
#define ACPHY_Core1clipmdGainCodeB(rev)                           (ACREV_GE(rev,40) ? 0x8e1 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8e1 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8e1 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8e1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8e1 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8e1 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8e1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8e1 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8e1 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8e1))))))))))))))))))
#define ACPHY_Core1clipmdGainCodeB_clip1mdvgagainIndex_SHIFT(rev) 12
#define ACPHY_Core1clipmdGainCodeB_clip1mdvgagainIndex_MASK(rev)  (0xf << ACPHY_Core1clipmdGainCodeB_clip1mdvgagainIndex_SHIFT(rev))
#define ACPHY_Core1clipmdGainCodeB_clip1mdBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core1clipmdGainCodeB_clip1mdBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core1clipmdGainCodeB_clip1mdBiQ1Index_SHIFT(rev))
#define ACPHY_Core1clipmdGainCodeB_clip1mdBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core1clipmdGainCodeB_clip1mdBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core1clipmdGainCodeB_clip1mdBiQ0Index_SHIFT(rev))
#define ACPHY_Core1clipmdGainCodeB_clip1mdTrTxIndex_SHIFT(rev)    3
#define ACPHY_Core1clipmdGainCodeB_clip1mdTrTxIndex_MASK(rev)     (0x1 << ACPHY_Core1clipmdGainCodeB_clip1mdTrTxIndex_SHIFT(rev))
#define ACPHY_Core1clipmdGainCodeB_clip1mdTrRxIndex_SHIFT(rev)    2
#define ACPHY_Core1clipmdGainCodeB_clip1mdTrRxIndex_MASK(rev)     (0x1 << ACPHY_Core1clipmdGainCodeB_clip1mdTrRxIndex_SHIFT(rev))
#define ACPHY_Core1clipmdGainCodeB_clip1mdLna1Byp_SHIFT(rev)      1
#define ACPHY_Core1clipmdGainCodeB_clip1mdLna1Byp_MASK(rev)       (0x1 << ACPHY_Core1clipmdGainCodeB_clip1mdLna1Byp_SHIFT(rev))

/* Register ACPHY_Core1cliploGainCodeA */
#define ACPHY_Core1cliploGainCodeA(rev)                             (ACREV_GE(rev,40) ? 0x8e2 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8e2 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8e2 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8e2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8e2 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8e2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8e2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8e2 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8e2 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8e2))))))))))))))))))
#define ACPHY_Core1cliploGainCodeA_clip1lomixergainIndex_SHIFT(rev) 7
#define ACPHY_Core1cliploGainCodeA_clip1lomixergainIndex_MASK(rev)  (0xf << ACPHY_Core1cliploGainCodeA_clip1lomixergainIndex_SHIFT(rev))
#define ACPHY_Core1cliploGainCodeA_clip1lolna2Index_SHIFT(rev)      4
#define ACPHY_Core1cliploGainCodeA_clip1lolna2Index_MASK(rev)       (0x7 << ACPHY_Core1cliploGainCodeA_clip1lolna2Index_SHIFT(rev))
#define ACPHY_Core1cliploGainCodeA_clip1loLnaIndex_SHIFT(rev)       1
#define ACPHY_Core1cliploGainCodeA_clip1loLnaIndex_MASK(rev)        (0x7 << ACPHY_Core1cliploGainCodeA_clip1loLnaIndex_SHIFT(rev))
#define ACPHY_Core1cliploGainCodeA_clip1loextLnaIndex_SHIFT(rev)    0
#define ACPHY_Core1cliploGainCodeA_clip1loextLnaIndex_MASK(rev)     (0x1 << ACPHY_Core1cliploGainCodeA_clip1loextLnaIndex_SHIFT(rev))

/* Register ACPHY_Core1cliploGainCodeB */
#define ACPHY_Core1cliploGainCodeB(rev)                           (ACREV_GE(rev,40) ? 0x8e3 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8e3 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8e3 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8e3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8e3 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8e3 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8e3 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8e3 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8e3 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8e3))))))))))))))))))
#define ACPHY_Core1cliploGainCodeB_clip1lovgagainIndex_SHIFT(rev) 12
#define ACPHY_Core1cliploGainCodeB_clip1lovgagainIndex_MASK(rev)  (0xf << ACPHY_Core1cliploGainCodeB_clip1lovgagainIndex_SHIFT(rev))
#define ACPHY_Core1cliploGainCodeB_clip1loBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core1cliploGainCodeB_clip1loBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core1cliploGainCodeB_clip1loBiQ1Index_SHIFT(rev))
#define ACPHY_Core1cliploGainCodeB_clip1loBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core1cliploGainCodeB_clip1loBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core1cliploGainCodeB_clip1loBiQ0Index_SHIFT(rev))
#define ACPHY_Core1cliploGainCodeB_clip1loTrTxIndex_SHIFT(rev)    3
#define ACPHY_Core1cliploGainCodeB_clip1loTrTxIndex_MASK(rev)     (0x1 << ACPHY_Core1cliploGainCodeB_clip1loTrTxIndex_SHIFT(rev))
#define ACPHY_Core1cliploGainCodeB_clip1loTrRxIndex_SHIFT(rev)    2
#define ACPHY_Core1cliploGainCodeB_clip1loTrRxIndex_MASK(rev)     (0x1 << ACPHY_Core1cliploGainCodeB_clip1loTrRxIndex_SHIFT(rev))
#define ACPHY_Core1cliploGainCodeB_clip1loLna1Byp_SHIFT(rev)      1
#define ACPHY_Core1cliploGainCodeB_clip1loLna1Byp_MASK(rev)       (0x1 << ACPHY_Core1cliploGainCodeB_clip1loLna1Byp_SHIFT(rev))

/* Register ACPHY_Core1clip2GainCodeA */
#define ACPHY_Core1clip2GainCodeA(rev)                           (ACREV_GE(rev,40) ? 0x8e4 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8e4 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8e4 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8e4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8e4 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8e4 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8e4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8e4 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8e4 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8e4))))))))))))))))))
#define ACPHY_Core1clip2GainCodeA_clip2mixergainIndex_SHIFT(rev) 7
#define ACPHY_Core1clip2GainCodeA_clip2mixergainIndex_MASK(rev)  (0xf << ACPHY_Core1clip2GainCodeA_clip2mixergainIndex_SHIFT(rev))
#define ACPHY_Core1clip2GainCodeA_clip2lna2Index_SHIFT(rev)      4
#define ACPHY_Core1clip2GainCodeA_clip2lna2Index_MASK(rev)       (0x7 << ACPHY_Core1clip2GainCodeA_clip2lna2Index_SHIFT(rev))
#define ACPHY_Core1clip2GainCodeA_clip2LnaIndex_SHIFT(rev)       1
#define ACPHY_Core1clip2GainCodeA_clip2LnaIndex_MASK(rev)        (0x7 << ACPHY_Core1clip2GainCodeA_clip2LnaIndex_SHIFT(rev))
#define ACPHY_Core1clip2GainCodeA_cllip2extLnaIndex_SHIFT(rev)   0
#define ACPHY_Core1clip2GainCodeA_cllip2extLnaIndex_MASK(rev)    (0x1 << ACPHY_Core1clip2GainCodeA_cllip2extLnaIndex_SHIFT(rev))

/* Register ACPHY_Core1clip2GainCodeB */
#define ACPHY_Core1clip2GainCodeB(rev)                         (ACREV_GE(rev,40) ? 0x8e5 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8e5 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8e5 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8e5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8e5 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8e5 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8e5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8e5 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8e5 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8e5))))))))))))))))))
#define ACPHY_Core1clip2GainCodeB_clip2vgagainIndex_SHIFT(rev) 12
#define ACPHY_Core1clip2GainCodeB_clip2vgagainIndex_MASK(rev)  (0xf << ACPHY_Core1clip2GainCodeB_clip2vgagainIndex_SHIFT(rev))
#define ACPHY_Core1clip2GainCodeB_clip2BiQ1Index_SHIFT(rev)    8
#define ACPHY_Core1clip2GainCodeB_clip2BiQ1Index_MASK(rev)     (0x7 << ACPHY_Core1clip2GainCodeB_clip2BiQ1Index_SHIFT(rev))
#define ACPHY_Core1clip2GainCodeB_clip2BiQ0Index_SHIFT(rev)    4
#define ACPHY_Core1clip2GainCodeB_clip2BiQ0Index_MASK(rev)     (0x7 << ACPHY_Core1clip2GainCodeB_clip2BiQ0Index_SHIFT(rev))
#define ACPHY_Core1clip2GainCodeB_clip2TRTxIndex_SHIFT(rev)    3
#define ACPHY_Core1clip2GainCodeB_clip2TRTxIndex_MASK(rev)     (0x1 << ACPHY_Core1clip2GainCodeB_clip2TRTxIndex_SHIFT(rev))
#define ACPHY_Core1clip2GainCodeB_clip2TRRxIndex_SHIFT(rev)    2
#define ACPHY_Core1clip2GainCodeB_clip2TRRxIndex_MASK(rev)     (0x1 << ACPHY_Core1clip2GainCodeB_clip2TRRxIndex_SHIFT(rev))
#define ACPHY_Core1clip2GainCodeB_clip2Lna1Byp_SHIFT(rev)      1
#define ACPHY_Core1clip2GainCodeB_clip2Lna1Byp_MASK(rev)       (0x1 << ACPHY_Core1clip2GainCodeB_clip2Lna1Byp_SHIFT(rev))

/* Register ACPHY_Core1_BiQuad_MaxGain */
#define ACPHY_Core1_BiQuad_MaxGain(rev)                         (ACREV_GE(rev,40) ? 0x8e6 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8e6 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8e6 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8e6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8e6 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8e6 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8e6 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8e6 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8e6 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8e6))))))))))))))))))
#define ACPHY_Core1_BiQuad_MaxGain_adcExtraBackOffdb_SHIFT(rev) 8
#define ACPHY_Core1_BiQuad_MaxGain_adcExtraBackOffdb_MASK(rev)  (0xff << ACPHY_Core1_BiQuad_MaxGain_adcExtraBackOffdb_SHIFT(rev))
#define ACPHY_Core1_BiQuad_MaxGain_BiQuad_MaxGain_SHIFT(rev)    0
#define ACPHY_Core1_BiQuad_MaxGain_BiQuad_MaxGain_MASK(rev)     (0xff << ACPHY_Core1_BiQuad_MaxGain_BiQuad_MaxGain_SHIFT(rev))

/* Register ACPHY_Core1lpfQ */
#define ACPHY_Core1lpfQ(rev)                      (ACREV_GE(rev,40) ? 0x8e7 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8e7 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8e7 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8e7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8e7 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8e7 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8e7 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8e7 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8e7 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8e7))))))))))))))))))
#define ACPHY_Core1lpfQ_lpfqOvr_SHIFT(rev)        0
#define ACPHY_Core1lpfQ_lpfqOvr_MASK(rev)         (0x1ff << ACPHY_Core1lpfQ_lpfqOvr_SHIFT(rev))
#define ACPHY_Core1lpfQ_maxtiagainindx_SHIFT(rev) 9
#define ACPHY_Core1lpfQ_maxtiagainindx_MASK(rev)  (0xf << ACPHY_Core1lpfQ_maxtiagainindx_SHIFT(rev))

/* Register ACPHY_Core1HpFBw */
#define ACPHY_Core1HpFBw(rev)                       (ACREV_GE(rev,40) ? 0x8e8 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8e8 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8e8 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8e8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8e8 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8e8 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8e8 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8e8 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8e8 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8e8))))))))))))))))))
#define ACPHY_Core1HpFBw_hpfbWval_SHIFT(rev)        0
#define ACPHY_Core1HpFBw_hpfbWval_MASK(rev)         (0xff << ACPHY_Core1HpFBw_hpfbWval_SHIFT(rev))
#define ACPHY_Core1HpFBw_maxAnalogGaindb_SHIFT(rev) 8
#define ACPHY_Core1HpFBw_maxAnalogGaindb_MASK(rev)  (0xff << ACPHY_Core1HpFBw_maxAnalogGaindb_SHIFT(rev))

/* Register ACPHY_Core1_TargetVar_log2 */
#define ACPHY_Core1_TargetVar_log2(rev)                      (ACREV_GE(rev,40) ? 0x8e9 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8e9 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8e9 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8e9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8e9 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8e9 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8e9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8e9 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8e9 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8e9))))))))))))))))))
#define ACPHY_Core1_TargetVar_log2_targetVar_log2_SHIFT(rev) 0
#define ACPHY_Core1_TargetVar_log2_targetVar_log2_MASK(rev)  (0x3ff << ACPHY_Core1_TargetVar_log2_targetVar_log2_SHIFT(rev))

/* Register ACPHY_Core1mClpAgcMDClipCntTh2 */
#define ACPHY_Core1mClpAgcMDClipCntTh2(rev)                              (ACREV_GE(rev,40) ? 0x8ea : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8ea : INVALID_ADDRESS)))
#define ACPHY_Core1mClpAgcMDClipCntTh2_mClpAgcW1ClipCntThMd_SHIFT(rev)   0
#define ACPHY_Core1mClpAgcMDClipCntTh2_mClpAgcW1ClipCntThMd_MASK(rev)    (0xff << ACPHY_Core1mClpAgcMDClipCntTh2_mClpAgcW1ClipCntThMd_SHIFT(rev))
#define ACPHY_Core1mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th1_SHIFT(rev) 8
#define ACPHY_Core1mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th1_MASK(rev)  (0xf << ACPHY_Core1mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th1_SHIFT(rev))
#define ACPHY_Core1mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th2_SHIFT(rev) 12
#define ACPHY_Core1mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th2_MASK(rev)  (0xf << ACPHY_Core1mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th2_SHIFT(rev))
#define ACPHY_Core1mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th_SHIFT(rev)  8
#define ACPHY_Core1mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th_MASK(rev)   (0xf << ACPHY_Core1mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th_SHIFT(rev))

/* Register ACPHY_Core1PreClip1Threshold */
#define ACPHY_Core1PreClip1Threshold(rev)                         (ACREV_GE(rev,40) ? 0x8eb : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8eb : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8eb : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8eb : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8eb : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8eb : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8eb : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8eb : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8eb : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8eb))))))))))))))))))
#define ACPHY_Core1PreClip1Threshold_PreClip1Threshold_SHIFT(rev) 0
#define ACPHY_Core1PreClip1Threshold_PreClip1Threshold_MASK(rev)  (0xffff << ACPHY_Core1PreClip1Threshold_PreClip1Threshold_SHIFT(rev))

/* Register ACPHY_Core1PreClip2Threshold */
#define ACPHY_Core1PreClip2Threshold(rev)                         (ACREV_GE(rev,40) ? 0x8ec : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8ec : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8ec : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8ec : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8ec : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8ec : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8ec : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8ec : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8ec : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8ec))))))))))))))))))
#define ACPHY_Core1PreClip2Threshold_PreClip2Threshold_SHIFT(rev) 0
#define ACPHY_Core1PreClip2Threshold_PreClip2Threshold_MASK(rev)  (0xffff << ACPHY_Core1PreClip2Threshold_PreClip2Threshold_SHIFT(rev))

/* Register ACPHY_Core1Adcclip */
#define ACPHY_Core1Adcclip(rev)                       (ACREV_GE(rev,40) ? 0x8ed : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8ed : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8ed : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8ed : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8ed : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8ed : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8ed : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8ed : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8ed : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8ed))))))))))))))))))
#define ACPHY_Core1Adcclip_adc_clip_cnt_th_SHIFT(rev) 0
#define ACPHY_Core1Adcclip_adc_clip_cnt_th_MASK(rev)  (0xff << ACPHY_Core1Adcclip_adc_clip_cnt_th_SHIFT(rev))

/* Register ACPHY_Core1RssiClipMuxSel */
#define ACPHY_Core1RssiClipMuxSel(rev)                             (ACREV_GE(rev,40) ? 0x8ee : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8ee : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8ee : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8ee : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8ee : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8ee : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8ee : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8ee : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8ee : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8ee))))))))))))))))))
#define ACPHY_Core1RssiClipMuxSel_fastAgcNbClipMuxSel_SHIFT(rev)   0
#define ACPHY_Core1RssiClipMuxSel_fastAgcNbClipMuxSel_MASK(rev)    (0x3 << ACPHY_Core1RssiClipMuxSel_fastAgcNbClipMuxSel_SHIFT(rev))
#define ACPHY_Core1RssiClipMuxSel_fastAgcW1ClipMuxSel_SHIFT(rev)   2
#define ACPHY_Core1RssiClipMuxSel_fastAgcW1ClipMuxSel_MASK(rev)    (0x3 << ACPHY_Core1RssiClipMuxSel_fastAgcW1ClipMuxSel_SHIFT(rev))
#define ACPHY_Core1RssiClipMuxSel_fastAgcW3ClipMuxSel_SHIFT(rev)   4
#define ACPHY_Core1RssiClipMuxSel_fastAgcW3ClipMuxSel_MASK(rev)    (0x1 << ACPHY_Core1RssiClipMuxSel_fastAgcW3ClipMuxSel_SHIFT(rev))
#define ACPHY_Core1RssiClipMuxSel_fastAgcW1ClipMix1stEn_SHIFT(rev) 5
#define ACPHY_Core1RssiClipMuxSel_fastAgcW1ClipMix1stEn_MASK(rev)  (0x1 << ACPHY_Core1RssiClipMuxSel_fastAgcW1ClipMix1stEn_SHIFT(rev))
#define ACPHY_Core1RssiClipMuxSel_fastAgcW0ClipMuxSel_SHIFT(rev)   6
#define ACPHY_Core1RssiClipMuxSel_fastAgcW0ClipMuxSel_MASK(rev)    (0x3 << ACPHY_Core1RssiClipMuxSel_fastAgcW0ClipMuxSel_SHIFT(rev))
#define ACPHY_Core1RssiClipMuxSel_fastAgcW0ClipCntTh_SHIFT(rev)    8
#define ACPHY_Core1RssiClipMuxSel_fastAgcW0ClipCntTh_MASK(rev)     (0xff << ACPHY_Core1RssiClipMuxSel_fastAgcW0ClipCntTh_SHIFT(rev))

/* Register ACPHY_Core1FastAgcClipCntTh */
#define ACPHY_Core1FastAgcClipCntTh(rev)                          (ACREV_GE(rev,40) ? 0x8ef : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8ef : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8ef : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8ef : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8ef : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8ef : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8ef : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8ef : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8ef : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8ef))))))))))))))))))
#define ACPHY_Core1FastAgcClipCntTh_fastAgcNbClipCntTh_SHIFT(rev) 0
#define ACPHY_Core1FastAgcClipCntTh_fastAgcNbClipCntTh_MASK(rev)  (0xff << ACPHY_Core1FastAgcClipCntTh_fastAgcNbClipCntTh_SHIFT(rev))
#define ACPHY_Core1FastAgcClipCntTh_fastAgcW1ClipCntTh_SHIFT(rev) 8
#define ACPHY_Core1FastAgcClipCntTh_fastAgcW1ClipCntTh_MASK(rev)  (0xff << ACPHY_Core1FastAgcClipCntTh_fastAgcW1ClipCntTh_SHIFT(rev))

/* Register ACPHY_Core1SsAgcW1ClipCntTh */
#define ACPHY_Core1SsAgcW1ClipCntTh(rev)                          (ACREV_GE(rev,40) ? 0x8f0 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8f0 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8f0 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8f0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8f0 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8f0 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8f0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8f0 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8f0 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8f0))))))))))))))))))
#define ACPHY_Core1SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core1SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_MASK(rev)  (0xff << ACPHY_Core1SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_SHIFT(rev))
#define ACPHY_Core1SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core1SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_MASK(rev)  (0xff << ACPHY_Core1SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core1SsAgcW2ClipCntTh */
#define ACPHY_Core1SsAgcW2ClipCntTh(rev)                          (ACREV_GE(rev,40) ? 0x8f1 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8f1 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8f1 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8f1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8f1 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8f1 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8f1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8f1 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8f1 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8f1))))))))))))))))))
#define ACPHY_Core1SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core1SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_MASK(rev)  (0xff << ACPHY_Core1SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_SHIFT(rev))
#define ACPHY_Core1SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core1SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_MASK(rev)  (0xff << ACPHY_Core1SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core1SsAgcNbClipCntTh1 */
#define ACPHY_Core1SsAgcNbClipCntTh1(rev)                          (ACREV_GE(rev,40) ? 0x8f2 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8f2 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8f2 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8f2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8f2 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8f2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8f2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8f2 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8f2 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8f2))))))))))))))))))
#define ACPHY_Core1SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core1SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_MASK(rev)  (0xff << ACPHY_Core1SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_SHIFT(rev))
#define ACPHY_Core1SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core1SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_MASK(rev)  (0xff << ACPHY_Core1SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core1mClpAgcClp1Mask */
#define ACPHY_Core1mClpAgcClp1Mask(rev)                        (ACREV_GE(rev,40) ? 0x8f3 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8f3 : INVALID_ADDRESS)))
#define ACPHY_Core1mClpAgcClp1Mask_mClpAgcClip1Mask_SHIFT(rev) 0
#define ACPHY_Core1mClpAgcClp1Mask_mClpAgcClip1Mask_MASK(rev)  (0x3ff << ACPHY_Core1mClpAgcClp1Mask_mClpAgcClip1Mask_SHIFT(rev))

/* Register ACPHY_Core1ssClipGainTR */
#define ACPHY_Core1ssClipGainTR(rev)                           (ACREV_GE(rev,40) ? 0x8f4 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8f4 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8f4 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8f4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8f4 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8f4 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8f4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8f4 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8f4 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8f4))))))))))))))))))
#define ACPHY_Core1ssClipGainTR_ssClipGainTrTxIndex_SHIFT(rev) 0
#define ACPHY_Core1ssClipGainTR_ssClipGainTrTxIndex_MASK(rev)  (0x1 << ACPHY_Core1ssClipGainTR_ssClipGainTrTxIndex_SHIFT(rev))
#define ACPHY_Core1ssClipGainTR_ssClipGainTrRxIndex_SHIFT(rev) 1
#define ACPHY_Core1ssClipGainTR_ssClipGainTrRxIndex_MASK(rev)  (0x1 << ACPHY_Core1ssClipGainTR_ssClipGainTrRxIndex_SHIFT(rev))
#define ACPHY_Core1ssClipGainTR_ssagc_hpf_bw_idx_th_SHIFT(rev) 2
#define ACPHY_Core1ssClipGainTR_ssagc_hpf_bw_idx_th_MASK(rev)  (0x1f << ACPHY_Core1ssClipGainTR_ssagc_hpf_bw_idx_th_SHIFT(rev))

/* Register ACPHY_Core1FreqGainBypassVal */
#define ACPHY_Core1FreqGainBypassVal(rev)                   (ACREV_GE(rev,40) ? 0x8f5 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x8f5 : INVALID_ADDRESS)))
#define ACPHY_Core1FreqGainBypassVal_bypassValue_SHIFT(rev) 8
#define ACPHY_Core1FreqGainBypassVal_bypassValue_MASK(rev)  (0xff << ACPHY_Core1FreqGainBypassVal_bypassValue_SHIFT(rev))

/* Register ACPHY_Core1obssedThreshold */
#define ACPHY_Core1obssedThreshold(rev)                       (ACREV_GE(rev,40) ? 0x8f6 : INVALID_ADDRESS)
#define ACPHY_Core1obssedThreshold_obssedThreshold_SHIFT(rev) 0
#define ACPHY_Core1obssedThreshold_obssedThreshold_MASK(rev)  (0xffff << ACPHY_Core1obssedThreshold_obssedThreshold_SHIFT(rev))

/* Register ACPHY_RxStatPwrOffset1 */
#define ACPHY_RxStatPwrOffset1(rev)                             (ACREV_GE(rev,40) ? 0x8f7 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8f7 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8f7 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8f7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8f7 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8f7 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8f7 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8f7 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8f7 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8f7))))))))))))))))))
#define ACPHY_RxStatPwrOffset1_rx_status_pwr_offset1_SHIFT(rev) 0
#define ACPHY_RxStatPwrOffset1_rx_status_pwr_offset1_MASK(rev)  (0xff << ACPHY_RxStatPwrOffset1_rx_status_pwr_offset1_SHIFT(rev))
#define ACPHY_RxStatPwrOffset1_use_gainVar_for_rssi1_SHIFT(rev) 8
#define ACPHY_RxStatPwrOffset1_use_gainVar_for_rssi1_MASK(rev)  (0x1 << ACPHY_RxStatPwrOffset1_use_gainVar_for_rssi1_SHIFT(rev))
#define ACPHY_RxStatPwrOffset1_en_clip_detect_adc1_SHIFT(rev)   9
#define ACPHY_RxStatPwrOffset1_en_clip_detect_adc1_MASK(rev)    (0x1 << ACPHY_RxStatPwrOffset1_en_clip_detect_adc1_SHIFT(rev))

/* Register ACPHY_Core1_BPHY_TargetVar_log2_pt8us */
#define ACPHY_Core1_BPHY_TargetVar_log2_pt8us(rev)                             (ACREV_GE(rev,40) ? 0x8f8 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8f8 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8f8 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8f8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8f8 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8f8 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8f8 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8f8 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8f8 : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_Core1_BPHY_TargetVar_log2_pt8us_bphy_targetVar_log2_pt8us_SHIFT(rev) 0
#define ACPHY_Core1_BPHY_TargetVar_log2_pt8us_bphy_targetVar_log2_pt8us_MASK(rev) (0x3ff << ACPHY_Core1_BPHY_TargetVar_log2_pt8us_bphy_targetVar_log2_pt8us_SHIFT(rev))

/* Register ACPHY_Core1_TRLossValue */
#define ACPHY_Core1_TRLossValue(rev)                      (ACREV_GE(rev,40) ? 0x8f9 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8f9 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8f9 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8f9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8f9 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8f9 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8f9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8f9 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8f9 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8f9))))))))))))))))))
#define ACPHY_Core1_TRLossValue_freqGainRLoss1_SHIFT(rev) 0
#define ACPHY_Core1_TRLossValue_freqGainRLoss1_MASK(rev)  (0x7f << ACPHY_Core1_TRLossValue_freqGainRLoss1_SHIFT(rev))
#define ACPHY_Core1_TRLossValue_freqGainTLoss1_SHIFT(rev) 8
#define ACPHY_Core1_TRLossValue_freqGainTLoss1_MASK(rev)  (0x7f << ACPHY_Core1_TRLossValue_freqGainTLoss1_SHIFT(rev))

/* Register ACPHY_Core1_lna1BypVals */
#define ACPHY_Core1_lna1BypVals(rev)                      (ACREV_GE(rev,40) ? 0x8fa : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8fa : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8fa : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8fa : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8fa : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8fa : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8fa : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8fa : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8fa : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8fa))))))))))))))))))
#define ACPHY_Core1_lna1BypVals_lna1BypEn1_SHIFT(rev)     0
#define ACPHY_Core1_lna1BypVals_lna1BypEn1_MASK(rev)      (0x1 << ACPHY_Core1_lna1BypVals_lna1BypEn1_SHIFT(rev))
#define ACPHY_Core1_lna1BypVals_lna1BypIndex1_SHIFT(rev)  1
#define ACPHY_Core1_lna1BypVals_lna1BypIndex1_MASK(rev)   (0x7 << ACPHY_Core1_lna1BypVals_lna1BypIndex1_SHIFT(rev))
#define ACPHY_Core1_lna1BypVals_lna1BypGain1_SHIFT(rev)   4
#define ACPHY_Core1_lna1BypVals_lna1BypGain1_MASK(rev)    (0xff << ACPHY_Core1_lna1BypVals_lna1BypGain1_SHIFT(rev))
#define ACPHY_Core1_lna1BypVals_tiny_tia_mode1_SHIFT(rev) 12
#define ACPHY_Core1_lna1BypVals_tiny_tia_mode1_MASK(rev)  (0x1 << ACPHY_Core1_lna1BypVals_tiny_tia_mode1_SHIFT(rev))

/* Register ACPHY_Core1_RSSIMuxSel1 */
#define ACPHY_Core1_RSSIMuxSel1(rev)                        (ACREV_GE(rev,40) ? 0x8fb : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8fb : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8fb : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8fb : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8fb : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8fb : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8fb : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8fb : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8fb : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_Core1_RSSIMuxSel1_wrssi1_sel_low1_SHIFT(rev)  0
#define ACPHY_Core1_RSSIMuxSel1_wrssi1_sel_low1_MASK(rev)   (0x3 << ACPHY_Core1_RSSIMuxSel1_wrssi1_sel_low1_SHIFT(rev))
#define ACPHY_Core1_RSSIMuxSel1_wrssi1_sel_mid1_SHIFT(rev)  2
#define ACPHY_Core1_RSSIMuxSel1_wrssi1_sel_mid1_MASK(rev)   (0x3 << ACPHY_Core1_RSSIMuxSel1_wrssi1_sel_mid1_SHIFT(rev))
#define ACPHY_Core1_RSSIMuxSel1_wrssi1_sel_high1_SHIFT(rev) 4
#define ACPHY_Core1_RSSIMuxSel1_wrssi1_sel_high1_MASK(rev)  (0x3 << ACPHY_Core1_RSSIMuxSel1_wrssi1_sel_high1_SHIFT(rev))
#define ACPHY_Core1_RSSIMuxSel1_wrssi2_sel_low1_SHIFT(rev)  6
#define ACPHY_Core1_RSSIMuxSel1_wrssi2_sel_low1_MASK(rev)   (0x3 << ACPHY_Core1_RSSIMuxSel1_wrssi2_sel_low1_SHIFT(rev))
#define ACPHY_Core1_RSSIMuxSel1_wrssi2_sel_mid1_SHIFT(rev)  8
#define ACPHY_Core1_RSSIMuxSel1_wrssi2_sel_mid1_MASK(rev)   (0x3 << ACPHY_Core1_RSSIMuxSel1_wrssi2_sel_mid1_SHIFT(rev))
#define ACPHY_Core1_RSSIMuxSel1_wrssi2_sel_high1_SHIFT(rev) 10
#define ACPHY_Core1_RSSIMuxSel1_wrssi2_sel_high1_MASK(rev)  (0x3 << ACPHY_Core1_RSSIMuxSel1_wrssi2_sel_high1_SHIFT(rev))

/* Register ACPHY_Core1_RSSIMuxSel2 */
#define ACPHY_Core1_RSSIMuxSel2(rev)                     (ACREV_GE(rev,40) ? 0x8fc : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8fc : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8fc : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8fc : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8fc : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8fc : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8fc : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8fc : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8fc : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_Core1_RSSIMuxSel2_wrssi3_sel_01_SHIFT(rev) 0
#define ACPHY_Core1_RSSIMuxSel2_wrssi3_sel_01_MASK(rev)  (0x3 << ACPHY_Core1_RSSIMuxSel2_wrssi3_sel_01_SHIFT(rev))
#define ACPHY_Core1_RSSIMuxSel2_wrssi3_sel_11_SHIFT(rev) 2
#define ACPHY_Core1_RSSIMuxSel2_wrssi3_sel_11_MASK(rev)  (0x3 << ACPHY_Core1_RSSIMuxSel2_wrssi3_sel_11_SHIFT(rev))
#define ACPHY_Core1_RSSIMuxSel2_wrssi3_sel_21_SHIFT(rev) 4
#define ACPHY_Core1_RSSIMuxSel2_wrssi3_sel_21_MASK(rev)  (0x3 << ACPHY_Core1_RSSIMuxSel2_wrssi3_sel_21_SHIFT(rev))
#define ACPHY_Core1_RSSIMuxSel2_nrssi_sel_01_SHIFT(rev)  6
#define ACPHY_Core1_RSSIMuxSel2_nrssi_sel_01_MASK(rev)   (0x3 << ACPHY_Core1_RSSIMuxSel2_nrssi_sel_01_SHIFT(rev))
#define ACPHY_Core1_RSSIMuxSel2_nrssi_sel_11_SHIFT(rev)  8
#define ACPHY_Core1_RSSIMuxSel2_nrssi_sel_11_MASK(rev)   (0x3 << ACPHY_Core1_RSSIMuxSel2_nrssi_sel_11_SHIFT(rev))
#define ACPHY_Core1_RSSIMuxSel2_nrssi_sel_21_SHIFT(rev)  10
#define ACPHY_Core1_RSSIMuxSel2_nrssi_sel_21_MASK(rev)   (0x3 << ACPHY_Core1_RSSIMuxSel2_nrssi_sel_21_SHIFT(rev))

/* Register ACPHY_Core1_HTPktGainELNAIndex */
#define ACPHY_Core1_HTPktGainELNAIndex(rev)                                    (ACREV_GE(rev,40) ? 0x8fd : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8fd : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8fd : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8fd : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8fd : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8fd : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8fd : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8fd : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8fd : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8fb))))))))))))))))))
#define ACPHY_Core1_HTPktGainELNAIndex_htpktgain_freeze_ext_lna_gain1_SHIFT(rev) 0
#define ACPHY_Core1_HTPktGainELNAIndex_htpktgain_freeze_ext_lna_gain1_MASK(rev) (0x1 << ACPHY_Core1_HTPktGainELNAIndex_htpktgain_freeze_ext_lna_gain1_SHIFT(rev))
#define ACPHY_Core1_HTPktGainELNAIndex_min_gain_for_extlna_en1_SHIFT(rev)      1
#define ACPHY_Core1_HTPktGainELNAIndex_min_gain_for_extlna_en1_MASK(rev)       (0x1 << ACPHY_Core1_HTPktGainELNAIndex_min_gain_for_extlna_en1_SHIFT(rev))
#define ACPHY_Core1_HTPktGainELNAIndex_antWeightsOvrVal_SHIFT(rev)             2
#define ACPHY_Core1_HTPktGainELNAIndex_antWeightsOvrVal_MASK(rev)              (0xff << ACPHY_Core1_HTPktGainELNAIndex_antWeightsOvrVal_SHIFT(rev))

/* Register ACPHY_Core1DSSScckPktGain */
#define ACPHY_Core1DSSScckPktGain(rev)                                  (ACREV_GE(rev,40) ? 0x8fe : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8fe : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x8fe : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8fe : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x8fe : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8fe : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x8fe : INVALID_ADDRESS)))))))))))))
#define ACPHY_Core1DSSScckPktGain_dsss_cck_maxAnalogGaindb_SHIFT(rev)   8
#define ACPHY_Core1DSSScckPktGain_dsss_cck_maxAnalogGaindb_MASK(rev)    (0xff << ACPHY_Core1DSSScckPktGain_dsss_cck_maxAnalogGaindb_SHIFT(rev))
#define ACPHY_Core1DSSScckPktGain_dsss_cck_adcExtraBackOffdb_SHIFT(rev) 0
#define ACPHY_Core1DSSScckPktGain_dsss_cck_adcExtraBackOffdb_MASK(rev)  (0xff << ACPHY_Core1DSSScckPktGain_dsss_cck_adcExtraBackOffdb_SHIFT(rev))

/* Register ACPHY_Core1mClpAgcClp2Mask */
#define ACPHY_Core1mClpAgcClp2Mask(rev)                        (ACREV_GE(rev,40) ? 0x8ff : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8ff : INVALID_ADDRESS)))
#define ACPHY_Core1mClpAgcClp2Mask_mClpAgcClip2Mask_SHIFT(rev) 0
#define ACPHY_Core1mClpAgcClp2Mask_mClpAgcClip2Mask_MASK(rev)  (0x7f << ACPHY_Core1mClpAgcClp2Mask_mClpAgcClip2Mask_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s1_en */
#define ACPHY_spur_can_p1_s1_en(rev)                                       (ACREV_GE(rev,40) ? 0x900 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x900 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd03 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd03 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x900 : (ACREV_GE(rev,18) ? 0xd03 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd03 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd03 : INVALID_ADDRESS))))))))))))))
#define ACPHY_spur_can_p1_s1_en_spur_can_stage_enable_SHIFT(rev)           0
#define ACPHY_spur_can_p1_s1_en_spur_can_stage_enable_MASK(rev)            (0x1 << ACPHY_spur_can_p1_s1_en_spur_can_stage_enable_SHIFT(rev))
#define ACPHY_spur_can_p1_s1_en_spur_can_omega_set_SHIFT(rev)              1
#define ACPHY_spur_can_p1_s1_en_spur_can_omega_set_MASK(rev)               (0x1 << ACPHY_spur_can_p1_s1_en_spur_can_omega_set_SHIFT(rev))
#define ACPHY_spur_can_p1_s1_en_spur_can_kf_enable_SHIFT(rev)              2
#define ACPHY_spur_can_p1_s1_en_spur_can_kf_enable_MASK(rev)               (0x1 << ACPHY_spur_can_p1_s1_en_spur_can_kf_enable_SHIFT(rev))
#define ACPHY_spur_can_p1_s1_en_spur_can_intercore_coast_enable_SHIFT(rev) 3
#define ACPHY_spur_can_p1_s1_en_spur_can_intercore_coast_enable_MASK(rev)  (0x1 << ACPHY_spur_can_p1_s1_en_spur_can_intercore_coast_enable_SHIFT(rev))
#define ACPHY_spur_can_p1_s1_en_spurcan_override_internal_reset_SHIFT(rev) 4
#define ACPHY_spur_can_p1_s1_en_spurcan_override_internal_reset_MASK(rev)  (0x1 << ACPHY_spur_can_p1_s1_en_spurcan_override_internal_reset_SHIFT(rev))
#define ACPHY_spur_can_p1_s1_en_spurcan_force_reset_SHIFT(rev)             5
#define ACPHY_spur_can_p1_s1_en_spurcan_force_reset_MASK(rev)              (0x1 << ACPHY_spur_can_p1_s1_en_spurcan_force_reset_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s1_omega_high */
#define ACPHY_spur_can_p1_s1_omega_high(rev)                           (ACREV_GE(rev,40) ? 0x901 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x901 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd04 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd04 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x901 : (ACREV_GE(rev,18) ? 0xd04 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd04 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd04 : INVALID_ADDRESS))))))))))))))
#define ACPHY_spur_can_p1_s1_omega_high_spur_can_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_omega_high_spur_can_omega_high_MASK(rev)  (0xffff << ACPHY_spur_can_p1_s1_omega_high_spur_can_omega_high_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s1_omega_low */
#define ACPHY_spur_can_p1_s1_omega_low(rev)                          (ACREV_GE(rev,40) ? 0x902 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x902 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd05 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd05 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x902 : (ACREV_GE(rev,18) ? 0xd05 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd05 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd05 : INVALID_ADDRESS))))))))))))))
#define ACPHY_spur_can_p1_s1_omega_low_spur_can_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_omega_low_spur_can_omega_low_MASK(rev)  (0xffff << ACPHY_spur_can_p1_s1_omega_low_spur_can_omega_low_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s1_fsweep_offset */
#define ACPHY_spur_can_p1_s1_fsweep_offset(rev)                                (ACREV_GE(rev,40) ? 0x903 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x903 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd06 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd06 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x903 : (ACREV_GE(rev,18) ? 0xd06 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd06 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd06 : INVALID_ADDRESS))))))))))))))
#define ACPHY_spur_can_p1_s1_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_fsweep_offset_spur_can_fsweep_offset_fxp_MASK(rev) (0xffff << ACPHY_spur_can_p1_s1_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s2_en */
#define ACPHY_spur_can_p1_s2_en(rev)                                       (ACREV_GE(rev,40) ? 0x904 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x904 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd07 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd07 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x904 : (ACREV_GE(rev,18) ? 0xd07 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd07 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd07 : INVALID_ADDRESS))))))))))))))
#define ACPHY_spur_can_p1_s2_en_spur_can_stage_enable_SHIFT(rev)           0
#define ACPHY_spur_can_p1_s2_en_spur_can_stage_enable_MASK(rev)            (0x1 << ACPHY_spur_can_p1_s2_en_spur_can_stage_enable_SHIFT(rev))
#define ACPHY_spur_can_p1_s2_en_spur_can_omega_set_SHIFT(rev)              1
#define ACPHY_spur_can_p1_s2_en_spur_can_omega_set_MASK(rev)               (0x1 << ACPHY_spur_can_p1_s2_en_spur_can_omega_set_SHIFT(rev))
#define ACPHY_spur_can_p1_s2_en_spur_can_intercore_coast_enable_SHIFT(rev) 3
#define ACPHY_spur_can_p1_s2_en_spur_can_intercore_coast_enable_MASK(rev)  (0x1 << ACPHY_spur_can_p1_s2_en_spur_can_intercore_coast_enable_SHIFT(rev))
#define ACPHY_spur_can_p1_s2_en_spur_can_kf_enable_SHIFT(rev)              2
#define ACPHY_spur_can_p1_s2_en_spur_can_kf_enable_MASK(rev)               (0x1 << ACPHY_spur_can_p1_s2_en_spur_can_kf_enable_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s2_omega_high */
#define ACPHY_spur_can_p1_s2_omega_high(rev)                           (ACREV_GE(rev,40) ? 0x905 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x905 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd08 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd08 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x905 : (ACREV_GE(rev,18) ? 0xd08 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd08 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd08 : INVALID_ADDRESS))))))))))))))
#define ACPHY_spur_can_p1_s2_omega_high_spur_can_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s2_omega_high_spur_can_omega_high_MASK(rev)  (0xffff << ACPHY_spur_can_p1_s2_omega_high_spur_can_omega_high_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s2_omega_low */
#define ACPHY_spur_can_p1_s2_omega_low(rev)                          (ACREV_GE(rev,40) ? 0x906 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x906 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd09 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd09 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x906 : (ACREV_GE(rev,18) ? 0xd09 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd09 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd09 : INVALID_ADDRESS))))))))))))))
#define ACPHY_spur_can_p1_s2_omega_low_spur_can_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s2_omega_low_spur_can_omega_low_MASK(rev)  (0xffff << ACPHY_spur_can_p1_s2_omega_low_spur_can_omega_low_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s3_en */
#define ACPHY_spur_can_p1_s3_en(rev)                                       (ACREV_GE(rev,40) ? 0x907 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x907 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd0b : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd0a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x907 : (ACREV_GE(rev,18) ? 0xd0b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd0a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd0b : INVALID_ADDRESS))))))))))))))
#define ACPHY_spur_can_p1_s3_en_spur_can_stage_enable_SHIFT(rev)           0
#define ACPHY_spur_can_p1_s3_en_spur_can_stage_enable_MASK(rev)            (0x1 << ACPHY_spur_can_p1_s3_en_spur_can_stage_enable_SHIFT(rev))
#define ACPHY_spur_can_p1_s3_en_spur_can_omega_set_SHIFT(rev)              1
#define ACPHY_spur_can_p1_s3_en_spur_can_omega_set_MASK(rev)               (0x1 << ACPHY_spur_can_p1_s3_en_spur_can_omega_set_SHIFT(rev))
#define ACPHY_spur_can_p1_s3_en_spur_can_intercore_coast_enable_SHIFT(rev) 3
#define ACPHY_spur_can_p1_s3_en_spur_can_intercore_coast_enable_MASK(rev)  (0x1 << ACPHY_spur_can_p1_s3_en_spur_can_intercore_coast_enable_SHIFT(rev))
#define ACPHY_spur_can_p1_s3_en_spur_can_kf_enable_SHIFT(rev)              2
#define ACPHY_spur_can_p1_s3_en_spur_can_kf_enable_MASK(rev)               (0x1 << ACPHY_spur_can_p1_s3_en_spur_can_kf_enable_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s3_omega_high */
#define ACPHY_spur_can_p1_s3_omega_high(rev)                           (ACREV_GE(rev,40) ? 0x908 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x908 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd0c : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd0b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x908 : (ACREV_GE(rev,18) ? 0xd0c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd0b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd0c : INVALID_ADDRESS))))))))))))))
#define ACPHY_spur_can_p1_s3_omega_high_spur_can_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s3_omega_high_spur_can_omega_high_MASK(rev)  (0xffff << ACPHY_spur_can_p1_s3_omega_high_spur_can_omega_high_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s3_omega_low */
#define ACPHY_spur_can_p1_s3_omega_low(rev)                          (ACREV_GE(rev,40) ? 0x909 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x909 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd0d : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd0c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x909 : (ACREV_GE(rev,18) ? 0xd0d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd0c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd0d : INVALID_ADDRESS))))))))))))))
#define ACPHY_spur_can_p1_s3_omega_low_spur_can_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s3_omega_low_spur_can_omega_low_MASK(rev)  (0xffff << ACPHY_spur_can_p1_s3_omega_low_spur_can_omega_low_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s4_en */
#define ACPHY_spur_can_p1_s4_en(rev)                                       (ACREV_GE(rev,40) ? 0x90a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x90a : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd0d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x90a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd0d : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p1_s4_en_spur_can_stage_enable_SHIFT(rev)           0
#define ACPHY_spur_can_p1_s4_en_spur_can_stage_enable_MASK(rev)            (0x1 << ACPHY_spur_can_p1_s4_en_spur_can_stage_enable_SHIFT(rev))
#define ACPHY_spur_can_p1_s4_en_spur_can_omega_set_SHIFT(rev)              1
#define ACPHY_spur_can_p1_s4_en_spur_can_omega_set_MASK(rev)               (0x1 << ACPHY_spur_can_p1_s4_en_spur_can_omega_set_SHIFT(rev))
#define ACPHY_spur_can_p1_s4_en_spur_can_intercore_coast_enable_SHIFT(rev) 3
#define ACPHY_spur_can_p1_s4_en_spur_can_intercore_coast_enable_MASK(rev)  (0x1 << ACPHY_spur_can_p1_s4_en_spur_can_intercore_coast_enable_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s4_omega_high */
#define ACPHY_spur_can_p1_s4_omega_high(rev)                           (ACREV_GE(rev,40) ? 0x90b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x90b : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd0e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x90b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd0e : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p1_s4_omega_high_spur_can_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s4_omega_high_spur_can_omega_high_MASK(rev)  (0xffff << ACPHY_spur_can_p1_s4_omega_high_spur_can_omega_high_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s4_omega_low */
#define ACPHY_spur_can_p1_s4_omega_low(rev)                          (ACREV_GE(rev,40) ? 0x90c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x90c : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd0f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x90c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd0f : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p1_s4_omega_low_spur_can_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s4_omega_low_spur_can_omega_low_MASK(rev)  (0xffff << ACPHY_spur_can_p1_s4_omega_low_spur_can_omega_low_SHIFT(rev))

/* Register ACPHY_spur_can_fll_enable_p1 */
#define ACPHY_spur_can_fll_enable_p1(rev)                     (ACREV_GE(rev,40) ? 0x90d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x90d : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9fe : INVALID_ADDRESS)))))
#define ACPHY_spur_can_fll_enable_p1_fll_enable_SHIFT(rev)    0
#define ACPHY_spur_can_fll_enable_p1_fll_enable_MASK(rev)     (0x1 << ACPHY_spur_can_fll_enable_p1_fll_enable_SHIFT(rev))
#define ACPHY_spur_can_fll_enable_p1_fast_acq_mode_SHIFT(rev) 1
#define ACPHY_spur_can_fll_enable_p1_fast_acq_mode_MASK(rev)  (0x1 << ACPHY_spur_can_fll_enable_p1_fast_acq_mode_SHIFT(rev))
#define ACPHY_spur_can_fll_enable_p1_denoising_en_SHIFT(rev)  2
#define ACPHY_spur_can_fll_enable_p1_denoising_en_MASK(rev)   (0x1 << ACPHY_spur_can_fll_enable_p1_denoising_en_SHIFT(rev))
#define ACPHY_spur_can_fll_enable_p1_pi_en_SHIFT(rev)         3
#define ACPHY_spur_can_fll_enable_p1_pi_en_MASK(rev)          (0x1 << ACPHY_spur_can_fll_enable_p1_pi_en_SHIFT(rev))

/* Register ACPHY_crsminpoweroffset1 */
#define ACPHY_crsminpoweroffset1(rev)                          (ACREV_GE(rev,40) ? 0x910 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x910 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x910 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x910 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x910 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x910 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x910 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x910 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x910 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x910))))))))))))))))))
#define ACPHY_crsminpoweroffset1_crsminpowerOffsetu_SHIFT(rev) 8
#define ACPHY_crsminpoweroffset1_crsminpowerOffsetu_MASK(rev)  (0xff << ACPHY_crsminpoweroffset1_crsminpowerOffsetu_SHIFT(rev))
#define ACPHY_crsminpoweroffset1_crsminpowerOffsetl_SHIFT(rev) 0
#define ACPHY_crsminpoweroffset1_crsminpowerOffsetl_MASK(rev)  (0xff << ACPHY_crsminpoweroffset1_crsminpowerOffsetl_SHIFT(rev))

/* Register ACPHY_crsminpoweroffsetSub11 */
#define ACPHY_crsminpoweroffsetSub11(rev)                              (ACREV_GE(rev,40) ? 0x911 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x911 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x911 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x911 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x911 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x911 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x911 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x911 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x911 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x911))))))))))))))))))
#define ACPHY_crsminpoweroffsetSub11_crsminpowerOffsetuSub1_SHIFT(rev) 8
#define ACPHY_crsminpoweroffsetSub11_crsminpowerOffsetuSub1_MASK(rev)  (0xff << ACPHY_crsminpoweroffsetSub11_crsminpowerOffsetuSub1_SHIFT(rev))
#define ACPHY_crsminpoweroffsetSub11_crsminpowerOffsetlSub1_SHIFT(rev) 0
#define ACPHY_crsminpoweroffsetSub11_crsminpowerOffsetlSub1_MASK(rev)  (0xff << ACPHY_crsminpoweroffsetSub11_crsminpowerOffsetlSub1_SHIFT(rev))

/* Register ACPHY_crsmfminpoweroffset1 */
#define ACPHY_crsmfminpoweroffset1(rev)                            (ACREV_GE(rev,40) ? 0x912 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x912 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x912 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x912 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x912 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x912 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x912 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x912 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x912 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x912))))))))))))))))))
#define ACPHY_crsmfminpoweroffset1_crsmfminpowerOffsetu_SHIFT(rev) 8
#define ACPHY_crsmfminpoweroffset1_crsmfminpowerOffsetu_MASK(rev)  (0xff << ACPHY_crsmfminpoweroffset1_crsmfminpowerOffsetu_SHIFT(rev))
#define ACPHY_crsmfminpoweroffset1_crsmfminpowerOffsetl_SHIFT(rev) 0
#define ACPHY_crsmfminpoweroffset1_crsmfminpowerOffsetl_MASK(rev)  (0xff << ACPHY_crsmfminpoweroffset1_crsmfminpowerOffsetl_SHIFT(rev))

/* Register ACPHY_crsmfminpoweroffsetSub11 */
#define ACPHY_crsmfminpoweroffsetSub11(rev)                                (ACREV_GE(rev,40) ? 0x913 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x913 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x913 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x913 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x913 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x913 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x913 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x913 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x913 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x913))))))))))))))))))
#define ACPHY_crsmfminpoweroffsetSub11_crsmfminpowerOffsetuSub1_SHIFT(rev) 8
#define ACPHY_crsmfminpoweroffsetSub11_crsmfminpowerOffsetuSub1_MASK(rev)  (0xff << ACPHY_crsmfminpoweroffsetSub11_crsmfminpowerOffsetuSub1_SHIFT(rev))
#define ACPHY_crsmfminpoweroffsetSub11_crsmfminpowerOffsetlSub1_SHIFT(rev) 0
#define ACPHY_crsmfminpoweroffsetSub11_crsmfminpowerOffsetlSub1_MASK(rev)  (0xff << ACPHY_crsmfminpoweroffsetSub11_crsmfminpowerOffsetlSub1_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config131 */
#define ACPHY_Tiny_ACI_config131(rev)                          (ACREV_GE(rev,40) ? 0x914 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x914 : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config131_aci_A_shift1_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config131_aci_A_shift1_nor_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config131_aci_A_shift1_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config131_aci_A_shift1_nor_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config131_aci_A_shift1_nor_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config131_aci_A_shift1_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config131_aci_A_shift1_nor_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config131_aci_A_shift1_nor_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config131_aci_A_shift1_nor_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config141 */
#define ACPHY_Tiny_ACI_config141(rev)                          (ACREV_GE(rev,40) ? 0x915 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x915 : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config141_aci_A_shift1_aci_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config141_aci_A_shift1_aci_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config141_aci_A_shift1_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config141_aci_A_shift1_aci_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config141_aci_A_shift1_aci_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config141_aci_A_shift1_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config141_aci_A_shift1_aci_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config141_aci_A_shift1_aci_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config141_aci_A_shift1_aci_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config151 */
#define ACPHY_Tiny_ACI_config151(rev)                          (ACREV_GE(rev,40) ? 0x916 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x916 : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config151_aci_B_shift1_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config151_aci_B_shift1_nor_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config151_aci_B_shift1_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config151_aci_B_shift1_nor_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config151_aci_B_shift1_nor_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config151_aci_B_shift1_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config151_aci_B_shift1_nor_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config151_aci_B_shift1_nor_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config151_aci_B_shift1_nor_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config161 */
#define ACPHY_Tiny_ACI_config161(rev)                          (ACREV_GE(rev,40) ? 0x917 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x917 : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config161_aci_B_shift1_aci_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config161_aci_B_shift1_aci_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config161_aci_B_shift1_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config161_aci_B_shift1_aci_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config161_aci_B_shift1_aci_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config161_aci_B_shift1_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config161_aci_B_shift1_aci_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config161_aci_B_shift1_aci_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config161_aci_B_shift1_aci_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config171 */
#define ACPHY_Tiny_ACI_config171(rev)                         (ACREV_GE(rev,40) ? 0x918 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x918 : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config171_aci_A_sign1_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config171_aci_A_sign1_nor_0_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config171_aci_A_sign1_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config171_aci_A_sign1_nor_1_SHIFT(rev) 2
#define ACPHY_Tiny_ACI_config171_aci_A_sign1_nor_1_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config171_aci_A_sign1_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config171_aci_A_sign1_nor_2_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config171_aci_A_sign1_nor_2_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config171_aci_A_sign1_nor_2_SHIFT(rev))
#define ACPHY_Tiny_ACI_config171_aci_A_sign1_aci_0_SHIFT(rev) 6
#define ACPHY_Tiny_ACI_config171_aci_A_sign1_aci_0_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config171_aci_A_sign1_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config171_aci_A_sign1_aci_1_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config171_aci_A_sign1_aci_1_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config171_aci_A_sign1_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config171_aci_A_sign1_aci_2_SHIFT(rev) 10
#define ACPHY_Tiny_ACI_config171_aci_A_sign1_aci_2_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config171_aci_A_sign1_aci_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config181 */
#define ACPHY_Tiny_ACI_config181(rev)                         (ACREV_GE(rev,40) ? 0x919 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x919 : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config181_aci_B_sign1_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config181_aci_B_sign1_nor_0_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config181_aci_B_sign1_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config181_aci_B_sign1_nor_1_SHIFT(rev) 2
#define ACPHY_Tiny_ACI_config181_aci_B_sign1_nor_1_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config181_aci_B_sign1_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config181_aci_B_sign1_nor_2_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config181_aci_B_sign1_nor_2_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config181_aci_B_sign1_nor_2_SHIFT(rev))
#define ACPHY_Tiny_ACI_config181_aci_B_sign1_aci_0_SHIFT(rev) 6
#define ACPHY_Tiny_ACI_config181_aci_B_sign1_aci_0_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config181_aci_B_sign1_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config181_aci_B_sign1_aci_1_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config181_aci_B_sign1_aci_1_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config181_aci_B_sign1_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config181_aci_B_sign1_aci_2_SHIFT(rev) 10
#define ACPHY_Tiny_ACI_config181_aci_B_sign1_aci_2_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config181_aci_B_sign1_aci_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config191 */
#define ACPHY_Tiny_ACI_config191(rev)                          (ACREV_GE(rev,40) ? 0x91a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x91a : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config191_aci_A_shift2_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config191_aci_A_shift2_nor_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config191_aci_A_shift2_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config191_aci_A_shift2_nor_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config191_aci_A_shift2_nor_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config191_aci_A_shift2_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config191_aci_A_shift2_nor_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config191_aci_A_shift2_nor_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config191_aci_A_shift2_nor_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config201 */
#define ACPHY_Tiny_ACI_config201(rev)                          (ACREV_GE(rev,40) ? 0x91b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x91b : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config201_aci_A_shift2_aci_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config201_aci_A_shift2_aci_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config201_aci_A_shift2_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config201_aci_A_shift2_aci_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config201_aci_A_shift2_aci_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config201_aci_A_shift2_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config201_aci_A_shift2_aci_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config201_aci_A_shift2_aci_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config201_aci_A_shift2_aci_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config211 */
#define ACPHY_Tiny_ACI_config211(rev)                          (ACREV_GE(rev,40) ? 0x91c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x91c : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config211_aci_B_shift2_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config211_aci_B_shift2_nor_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config211_aci_B_shift2_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config211_aci_B_shift2_nor_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config211_aci_B_shift2_nor_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config211_aci_B_shift2_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config211_aci_B_shift2_nor_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config211_aci_B_shift2_nor_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config211_aci_B_shift2_nor_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config221 */
#define ACPHY_Tiny_ACI_config221(rev)                          (ACREV_GE(rev,40) ? 0x91d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x91d : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config221_aci_B_shift2_aci_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config221_aci_B_shift2_aci_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config221_aci_B_shift2_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config221_aci_B_shift2_aci_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config221_aci_B_shift2_aci_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config221_aci_B_shift2_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config221_aci_B_shift2_aci_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config221_aci_B_shift2_aci_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config221_aci_B_shift2_aci_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config231 */
#define ACPHY_Tiny_ACI_config231(rev)                         (ACREV_GE(rev,40) ? 0x91e : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x91e : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config231_aci_A_sign2_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config231_aci_A_sign2_nor_0_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config231_aci_A_sign2_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config231_aci_A_sign2_nor_1_SHIFT(rev) 2
#define ACPHY_Tiny_ACI_config231_aci_A_sign2_nor_1_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config231_aci_A_sign2_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config231_aci_A_sign2_nor_2_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config231_aci_A_sign2_nor_2_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config231_aci_A_sign2_nor_2_SHIFT(rev))
#define ACPHY_Tiny_ACI_config231_aci_A_sign2_aci_0_SHIFT(rev) 6
#define ACPHY_Tiny_ACI_config231_aci_A_sign2_aci_0_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config231_aci_A_sign2_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config231_aci_A_sign2_aci_1_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config231_aci_A_sign2_aci_1_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config231_aci_A_sign2_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config231_aci_A_sign2_aci_2_SHIFT(rev) 10
#define ACPHY_Tiny_ACI_config231_aci_A_sign2_aci_2_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config231_aci_A_sign2_aci_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config241 */
#define ACPHY_Tiny_ACI_config241(rev)                         (ACREV_GE(rev,40) ? 0x91f : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x91f : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config241_aci_B_sign2_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config241_aci_B_sign2_nor_0_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config241_aci_B_sign2_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config241_aci_B_sign2_nor_1_SHIFT(rev) 2
#define ACPHY_Tiny_ACI_config241_aci_B_sign2_nor_1_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config241_aci_B_sign2_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config241_aci_B_sign2_nor_2_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config241_aci_B_sign2_nor_2_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config241_aci_B_sign2_nor_2_SHIFT(rev))
#define ACPHY_Tiny_ACI_config241_aci_B_sign2_aci_0_SHIFT(rev) 6
#define ACPHY_Tiny_ACI_config241_aci_B_sign2_aci_0_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config241_aci_B_sign2_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config241_aci_B_sign2_aci_1_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config241_aci_B_sign2_aci_1_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config241_aci_B_sign2_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config241_aci_B_sign2_aci_2_SHIFT(rev) 10
#define ACPHY_Tiny_ACI_config241_aci_B_sign2_aci_2_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config241_aci_B_sign2_aci_2_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideTxPus1 */
#define ACPHY_RfctrlOverrideTxPus1(rev)                           (ACREV_GE(rev,40) ? 0x920 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x920 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x920 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x920 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x920 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x920 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x920 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x920 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x920 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x920))))))))))))))))))
#define ACPHY_RfctrlOverrideTxPus1_txrf_pwrup_SHIFT(rev)          0
#define ACPHY_RfctrlOverrideTxPus1_txrf_pwrup_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideTxPus1_txrf_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus1_pa_pwrup_SHIFT(rev)            1
#define ACPHY_RfctrlOverrideTxPus1_pa_pwrup_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideTxPus1_pa_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus1_txrf_bias_reset_SHIFT(rev)     2
#define ACPHY_RfctrlOverrideTxPus1_txrf_bias_reset_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideTxPus1_txrf_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus1_pa_bias_reset_SHIFT(rev)       3
#define ACPHY_RfctrlOverrideTxPus1_pa_bias_reset_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideTxPus1_pa_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus1_lpf_pu_SHIFT(rev)              4
#define ACPHY_RfctrlOverrideTxPus1_lpf_pu_MASK(rev)               (0x1 << ACPHY_RfctrlOverrideTxPus1_lpf_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus1_lpf_bq1_pu_SHIFT(rev)          5
#define ACPHY_RfctrlOverrideTxPus1_lpf_bq1_pu_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideTxPus1_lpf_bq1_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus1_lpf_bq2_pu_SHIFT(rev)          6
#define ACPHY_RfctrlOverrideTxPus1_lpf_bq2_pu_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideTxPus1_lpf_bq2_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus1_logen_pwrup_SHIFT(rev)         7
#define ACPHY_RfctrlOverrideTxPus1_logen_pwrup_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideTxPus1_logen_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus1_logen_reset_SHIFT(rev)         8
#define ACPHY_RfctrlOverrideTxPus1_logen_reset_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideTxPus1_logen_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus1_bg_pulse_SHIFT(rev)            9
#define ACPHY_RfctrlOverrideTxPus1_bg_pulse_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideTxPus1_bg_pulse_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus1_logen_mimodes_pwrup_SHIFT(rev) 10
#define ACPHY_RfctrlOverrideTxPus1_logen_mimodes_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideTxPus1_logen_mimodes_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus1_logen_mimosrc_pwrup_SHIFT(rev) 11
#define ACPHY_RfctrlOverrideTxPus1_logen_mimosrc_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideTxPus1_logen_mimosrc_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus1_logen5g_lob_pwrup_SHIFT(rev)   10
#define ACPHY_RfctrlOverrideTxPus1_logen5g_lob_pwrup_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideTxPus1_logen5g_lob_pwrup_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideRxPus1 */
#define ACPHY_RfctrlOverrideRxPus1(rev)                              (ACREV_GE(rev,40) ? 0x921 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x921 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x921 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x921 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x921 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x921 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x921 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x921 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x921 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x921))))))))))))))))))
#define ACPHY_RfctrlOverrideRxPus1_fast_nap_bias_pu_SHIFT(rev)       0
#define ACPHY_RfctrlOverrideRxPus1_fast_nap_bias_pu_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideRxPus1_fast_nap_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus1_logen_rx_bias_reset_SHIFT(rev)    1
#define ACPHY_RfctrlOverrideRxPus1_logen_rx_bias_reset_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideRxPus1_logen_rx_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus1_logen_rx_pwrup_SHIFT(rev)         2
#define ACPHY_RfctrlOverrideRxPus1_logen_rx_pwrup_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideRxPus1_logen_rx_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus1_rxrf_pwrup_SHIFT(rev)             3
#define ACPHY_RfctrlOverrideRxPus1_rxrf_pwrup_MASK(rev)              (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus1_rxrf_5G_pwrup_SHIFT(rev)          4
#define ACPHY_RfctrlOverrideRxPus1_rxrf_5G_pwrup_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_5G_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus1_rxrf_lna2_pwrup_SHIFT(rev)        5
#define ACPHY_RfctrlOverrideRxPus1_rxrf_lna2_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_lna2_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus1_rxrf_lna1_pwrup_SHIFT(rev)        6
#define ACPHY_RfctrlOverrideRxPus1_rxrf_lna1_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_lna1_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus1_rxrf_lna1_5G_pwrup_SHIFT(rev)     7
#define ACPHY_RfctrlOverrideRxPus1_rxrf_lna1_5G_pwrup_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_lna1_5G_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus1_lpf_pu_dc_SHIFT(rev)              8
#define ACPHY_RfctrlOverrideRxPus1_lpf_pu_dc_MASK(rev)               (0x1 << ACPHY_RfctrlOverrideRxPus1_lpf_pu_dc_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus1_tia_DC_loop_PU_SHIFT(rev)         9
#define ACPHY_RfctrlOverrideRxPus1_tia_DC_loop_PU_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideRxPus1_tia_DC_loop_PU_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus1_rssi_wb1a_pu_SHIFT(rev)           10
#define ACPHY_RfctrlOverrideRxPus1_rssi_wb1a_pu_MASK(rev)            (0x1 << ACPHY_RfctrlOverrideRxPus1_rssi_wb1a_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus1_rssi_wb1g_pu_SHIFT(rev)           11
#define ACPHY_RfctrlOverrideRxPus1_rssi_wb1g_pu_MASK(rev)            (0x1 << ACPHY_RfctrlOverrideRxPus1_rssi_wb1g_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus1_rxrf_lna2_wrssi2_pwrup_SHIFT(rev) 12
#define ACPHY_RfctrlOverrideRxPus1_rxrf_lna2_wrssi2_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_lna2_wrssi2_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus1_lpf_nrssi_pwrup_SHIFT(rev)        13
#define ACPHY_RfctrlOverrideRxPus1_lpf_nrssi_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideRxPus1_lpf_nrssi_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus1_lpf_wrssi3_pwrup_SHIFT(rev)       14
#define ACPHY_RfctrlOverrideRxPus1_lpf_wrssi3_pwrup_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideRxPus1_lpf_wrssi3_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus1_rxrf_bias_reset_SHIFT(rev)        15
#define ACPHY_RfctrlOverrideRxPus1_rxrf_bias_reset_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_bias_reset_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideGains1 */
#define ACPHY_RfctrlOverrideGains1(rev)                      (ACREV_GE(rev,40) ? 0x922 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x922 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x922 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x922 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x922 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x922 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x922 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x922 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x922 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x922))))))))))))))))))
#define ACPHY_RfctrlOverrideGains1_txgain_SHIFT(rev)         0
#define ACPHY_RfctrlOverrideGains1_txgain_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideGains1_txgain_SHIFT(rev))
#define ACPHY_RfctrlOverrideGains1_rxgain_SHIFT(rev)         1
#define ACPHY_RfctrlOverrideGains1_rxgain_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideGains1_rxgain_SHIFT(rev))
#define ACPHY_RfctrlOverrideGains1_lpf_bq1_gain_SHIFT(rev)   2
#define ACPHY_RfctrlOverrideGains1_lpf_bq1_gain_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideGains1_lpf_bq1_gain_SHIFT(rev))
#define ACPHY_RfctrlOverrideGains1_lpf_bq2_gain_SHIFT(rev)   3
#define ACPHY_RfctrlOverrideGains1_lpf_bq2_gain_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideGains1_lpf_bq2_gain_SHIFT(rev))
#define ACPHY_RfctrlOverrideGains1_rf2g_mix1st_en_SHIFT(rev) 4
#define ACPHY_RfctrlOverrideGains1_rf2g_mix1st_en_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideGains1_rf2g_mix1st_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideGains1_tia_high_gain_SHIFT(rev)  5
#define ACPHY_RfctrlOverrideGains1_tia_high_gain_MASK(rev)   (0x1 << ACPHY_RfctrlOverrideGains1_tia_high_gain_SHIFT(rev))
#define ACPHY_RfctrlOverrideGains1_txmxctrl_SHIFT(rev)       6
#define ACPHY_RfctrlOverrideGains1_txmxctrl_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideGains1_txmxctrl_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideLpfCT1 */
#define ACPHY_RfctrlOverrideLpfCT1(rev)                            (ACREV_GE(rev,40) ? 0x923 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x923 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x923 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x923 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x923 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x923 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x923 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x923 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x923 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x923))))))))))))))))))
#define ACPHY_RfctrlOverrideLpfCT1_lpf_q_biq2_SHIFT(rev)           0
#define ACPHY_RfctrlOverrideLpfCT1_lpf_q_biq2_MASK(rev)            (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_q_biq2_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT1_lpf_dc_bw_SHIFT(rev)            1
#define ACPHY_RfctrlOverrideLpfCT1_lpf_dc_bw_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_dc_bw_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT1_tia_HPC_SHIFT(rev)              2
#define ACPHY_RfctrlOverrideLpfCT1_tia_HPC_MASK(rev)               (0x1 << ACPHY_RfctrlOverrideLpfCT1_tia_HPC_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT1_lpf_bq1_bw_SHIFT(rev)           3
#define ACPHY_RfctrlOverrideLpfCT1_lpf_bq1_bw_MASK(rev)            (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_bq1_bw_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT1_lpf_bq2_bw_SHIFT(rev)           4
#define ACPHY_RfctrlOverrideLpfCT1_lpf_bq2_bw_MASK(rev)            (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_bq2_bw_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT1_lpf_dc_bypass_SHIFT(rev)        5
#define ACPHY_RfctrlOverrideLpfCT1_lpf_dc_bypass_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_dc_bypass_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT1_tia_DC_loop_bypass_SHIFT(rev)   6
#define ACPHY_RfctrlOverrideLpfCT1_tia_DC_loop_bypass_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfCT1_tia_DC_loop_bypass_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT1_afe_DACbuf_fixed_cap_SHIFT(rev) 7
#define ACPHY_RfctrlOverrideLpfCT1_afe_DACbuf_fixed_cap_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideLpfCT1_afe_DACbuf_fixed_cap_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT1_afe_DACbuf_Cap_SHIFT(rev)       8
#define ACPHY_RfctrlOverrideLpfCT1_afe_DACbuf_Cap_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideLpfCT1_afe_DACbuf_Cap_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT1_lpf_g_mult_SHIFT(rev)           9
#define ACPHY_RfctrlOverrideLpfCT1_lpf_g_mult_MASK(rev)            (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_g_mult_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT1_lpf_g_mult_rc_SHIFT(rev)        10
#define ACPHY_RfctrlOverrideLpfCT1_lpf_g_mult_rc_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_g_mult_rc_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT1_lpf_rc_bw_SHIFT(rev)            11
#define ACPHY_RfctrlOverrideLpfCT1_lpf_rc_bw_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_rc_bw_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideLpfSwtch1 */
#define ACPHY_RfctrlOverrideLpfSwtch1(rev)                        (ACREV_GE(rev,40) ? 0x924 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x924 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x924 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x924 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x924 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x924 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x924 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x924 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x924 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x924))))))))))))))))))
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_tia_bq1_SHIFT(rev)   0
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_tia_bq1_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_tia_bq1_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_iqcal_bq1_SHIFT(rev) 1
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_iqcal_bq1_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_iqcal_bq1_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_aux_bq1_SHIFT(rev)   2
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_aux_bq1_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_aux_bq1_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq1_bq2_SHIFT(rev)   3
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq1_bq2_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq1_bq2_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_bq2_SHIFT(rev)   4
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_bq2_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_bq2_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_rc_SHIFT(rev)    5
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_rc_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_rc_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq2_rc_SHIFT(rev)    6
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq2_rc_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq2_rc_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_adc_SHIFT(rev)   7
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_adc_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_adc_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq1_adc_SHIFT(rev)   8
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq1_adc_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq1_adc_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq2_adc_SHIFT(rev)   9
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq2_adc_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq2_adc_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_dc_hold_SHIFT(rev)      10
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_dc_hold_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_dc_hold_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideAfeCfg1 */
#define ACPHY_RfctrlOverrideAfeCfg1(rev)                              (ACREV_GE(rev,40) ? 0x925 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x925 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x925 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x925 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x925 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x925 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x925 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x925 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x925 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x925))))))))))))))))))
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqdac_pwrup_SHIFT(rev)        0
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqdac_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqdac_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_pwrup_SHIFT(rev)        1
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_reset_SHIFT(rev)        2
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_reset_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_rx_div4_en_SHIFT(rev)   3
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_rx_div4_en_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_rx_div4_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg1_afe_rst_clk_SHIFT(rev)            4
#define ACPHY_RfctrlOverrideAfeCfg1_afe_rst_clk_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_rst_clk_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_mode_SHIFT(rev)         5
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_mode_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_mode_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_flashhspd_SHIFT(rev)    6
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_flashhspd_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_flashhspd_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg1_afe_ctrl_flash17lvl_SHIFT(rev)    7
#define ACPHY_RfctrlOverrideAfeCfg1_afe_ctrl_flash17lvl_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_ctrl_flash17lvl_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_adc_bias_SHIFT(rev)     8
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_adc_bias_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_adc_bias_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_clamp_en_SHIFT(rev)     9
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_clamp_en_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_clamp_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_reset_ov_det_SHIFT(rev) 10
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_reset_ov_det_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_reset_ov_det_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_flash_only_SHIFT(rev)   11
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_flash_only_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_flash_only_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqdac_pd_partial_SHIFT(rev)   12
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqdac_pd_partial_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqdac_pd_partial_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg1_afe_hw_rst_override_SHIFT(rev)    13
#define ACPHY_RfctrlOverrideAfeCfg1_afe_hw_rst_override_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_hw_rst_override_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideLowPwrCfg1 */
#define ACPHY_RfctrlOverrideLowPwrCfg1(rev)                           (ACREV_GE(rev,40) ? 0x926 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x926 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x926 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x926 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x926 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x926 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x926 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x926 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x926 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x926))))))))))))))))))
#define ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna1_5G_low_ct_SHIFT(rev) 0
#define ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna1_5G_low_ct_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna1_5G_low_ct_SHIFT(rev))
#define ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna1_low_ct_SHIFT(rev)    1
#define ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna1_low_ct_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna1_low_ct_SHIFT(rev))
#define ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna2_gm_size_SHIFT(rev)   2
#define ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna2_gm_size_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna2_gm_size_SHIFT(rev))
#define ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_rxmix_gm_size_SHIFT(rev)  3
#define ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_rxmix_gm_size_MASK(rev)   (0x1 << ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_rxmix_gm_size_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideAuxTssi1 */
#define ACPHY_RfctrlOverrideAuxTssi1(rev)                           (ACREV_GE(rev,40) ? 0x927 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x927 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x927 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x927 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x927 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x927 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x927 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x927 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x927 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x927))))))))))))))))))
#define ACPHY_RfctrlOverrideAuxTssi1_afe_iqadc_aux_en_SHIFT(rev)    0
#define ACPHY_RfctrlOverrideAuxTssi1_afe_iqadc_aux_en_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideAuxTssi1_afe_iqadc_aux_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi1_amux_sel_port_SHIFT(rev)       1
#define ACPHY_RfctrlOverrideAuxTssi1_amux_sel_port_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideAuxTssi1_amux_sel_port_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi1_tssi_pu_SHIFT(rev)             2
#define ACPHY_RfctrlOverrideAuxTssi1_tssi_pu_MASK(rev)              (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tssi_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi1_tssi_range_SHIFT(rev)          3
#define ACPHY_RfctrlOverrideAuxTssi1_tssi_range_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tssi_range_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi1_tssi_sel_SHIFT(rev)            4
#define ACPHY_RfctrlOverrideAuxTssi1_tssi_sel_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tssi_sel_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi1_afe_auxpga_sel_gain_SHIFT(rev) 5
#define ACPHY_RfctrlOverrideAuxTssi1_afe_auxpga_sel_gain_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideAuxTssi1_afe_auxpga_sel_gain_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi1_afe_auxpga_sel_vmid_SHIFT(rev) 6
#define ACPHY_RfctrlOverrideAuxTssi1_afe_auxpga_sel_vmid_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideAuxTssi1_afe_auxpga_sel_vmid_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi1_tempsense_comp_swap_SHIFT(rev) 7
#define ACPHY_RfctrlOverrideAuxTssi1_tempsense_comp_swap_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tempsense_comp_swap_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi1_tempsense_swap_SHIFT(rev)      8
#define ACPHY_RfctrlOverrideAuxTssi1_tempsense_swap_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tempsense_swap_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi1_tx_vlin_ovr_SHIFT(rev)         9
#define ACPHY_RfctrlOverrideAuxTssi1_tx_vlin_ovr_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tx_vlin_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi1_afe_iqadc_auxpga_cc_SHIFT(rev) 10
#define ACPHY_RfctrlOverrideAuxTssi1_afe_iqadc_auxpga_cc_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideAuxTssi1_afe_iqadc_auxpga_cc_SHIFT(rev))

/* Register ACPHY_RfctrlCoreTxPus1 */
#define ACPHY_RfctrlCoreTxPus1(rev)                           (ACREV_GE(rev,40) ? 0x928 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x928 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x928 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x928 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x928 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x928 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x928 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x928 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x928 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x928))))))))))))))))))
#define ACPHY_RfctrlCoreTxPus1_txrf_pwrup_SHIFT(rev)          0
#define ACPHY_RfctrlCoreTxPus1_txrf_pwrup_MASK(rev)           (0x1 << ACPHY_RfctrlCoreTxPus1_txrf_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus1_pa_pwrup_SHIFT(rev)            1
#define ACPHY_RfctrlCoreTxPus1_pa_pwrup_MASK(rev)             (0x1 << ACPHY_RfctrlCoreTxPus1_pa_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus1_txrf_bias_reset_SHIFT(rev)     2
#define ACPHY_RfctrlCoreTxPus1_txrf_bias_reset_MASK(rev)      (0x1 << ACPHY_RfctrlCoreTxPus1_txrf_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus1_pa_bias_reset_SHIFT(rev)       3
#define ACPHY_RfctrlCoreTxPus1_pa_bias_reset_MASK(rev)        (0x1 << ACPHY_RfctrlCoreTxPus1_pa_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus1_lpf_pu_SHIFT(rev)              4
#define ACPHY_RfctrlCoreTxPus1_lpf_pu_MASK(rev)               (0x1 << ACPHY_RfctrlCoreTxPus1_lpf_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus1_lpf_bq1_pu_SHIFT(rev)          5
#define ACPHY_RfctrlCoreTxPus1_lpf_bq1_pu_MASK(rev)           (0x1 << ACPHY_RfctrlCoreTxPus1_lpf_bq1_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus1_lpf_bq2_pu_SHIFT(rev)          6
#define ACPHY_RfctrlCoreTxPus1_lpf_bq2_pu_MASK(rev)           (0x1 << ACPHY_RfctrlCoreTxPus1_lpf_bq2_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus1_logen_pwrup_SHIFT(rev)         7
#define ACPHY_RfctrlCoreTxPus1_logen_pwrup_MASK(rev)          (0x1 << ACPHY_RfctrlCoreTxPus1_logen_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus1_logen_reset_SHIFT(rev)         8
#define ACPHY_RfctrlCoreTxPus1_logen_reset_MASK(rev)          (0x1 << ACPHY_RfctrlCoreTxPus1_logen_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus1_logen_mimosrc_pwrup_SHIFT(rev) 9
#define ACPHY_RfctrlCoreTxPus1_logen_mimosrc_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlCoreTxPus1_logen_mimosrc_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus1_rxrf_bias_reset_SHIFT(rev)     10
#define ACPHY_RfctrlCoreTxPus1_rxrf_bias_reset_MASK(rev)      (0x1 << ACPHY_RfctrlCoreTxPus1_rxrf_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus1_lpf_wrssi3_pwrup_SHIFT(rev)    11
#define ACPHY_RfctrlCoreTxPus1_lpf_wrssi3_pwrup_MASK(rev)     (0x7 << ACPHY_RfctrlCoreTxPus1_lpf_wrssi3_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus1_bg_pulse_SHIFT(rev)            14
#define ACPHY_RfctrlCoreTxPus1_bg_pulse_MASK(rev)             (0x1 << ACPHY_RfctrlCoreTxPus1_bg_pulse_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus1_logen_mimodes_pwrup_SHIFT(rev) 15
#define ACPHY_RfctrlCoreTxPus1_logen_mimodes_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlCoreTxPus1_logen_mimodes_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus1_logen5g_lob_pwrup_SHIFT(rev)   15
#define ACPHY_RfctrlCoreTxPus1_logen5g_lob_pwrup_MASK(rev)    (0x1 << ACPHY_RfctrlCoreTxPus1_logen5g_lob_pwrup_SHIFT(rev))

/* Register ACPHY_RfctrlCoreRxPus1 */
#define ACPHY_RfctrlCoreRxPus1(rev)                              (ACREV_GE(rev,40) ? 0x929 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x929 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x929 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x929 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x929 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x929 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x929 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x929 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x929 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x929))))))))))))))))))
#define ACPHY_RfctrlCoreRxPus1_fast_nap_bias_pu_SHIFT(rev)       0
#define ACPHY_RfctrlCoreRxPus1_fast_nap_bias_pu_MASK(rev)        (0x1 << ACPHY_RfctrlCoreRxPus1_fast_nap_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus1_logen_rx_pwrup_SHIFT(rev)         1
#define ACPHY_RfctrlCoreRxPus1_logen_rx_pwrup_MASK(rev)          (0x1 << ACPHY_RfctrlCoreRxPus1_logen_rx_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus1_logen_rx_bias_reset_SHIFT(rev)    2
#define ACPHY_RfctrlCoreRxPus1_logen_rx_bias_reset_MASK(rev)     (0x1 << ACPHY_RfctrlCoreRxPus1_logen_rx_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus1_rxrf_pwrup_SHIFT(rev)             3
#define ACPHY_RfctrlCoreRxPus1_rxrf_pwrup_MASK(rev)              (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus1_rxrf_5G_pwrup_SHIFT(rev)          4
#define ACPHY_RfctrlCoreRxPus1_rxrf_5G_pwrup_MASK(rev)           (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_5G_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus1_rxrf_lna2_pwrup_SHIFT(rev)        5
#define ACPHY_RfctrlCoreRxPus1_rxrf_lna2_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_lna2_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus1_rxrf_lna1_pwrup_SHIFT(rev)        6
#define ACPHY_RfctrlCoreRxPus1_rxrf_lna1_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_lna1_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus1_rxrf_lna1_5G_pwrup_SHIFT(rev)     7
#define ACPHY_RfctrlCoreRxPus1_rxrf_lna1_5G_pwrup_MASK(rev)      (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_lna1_5G_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus1_lpf_pu_dc_SHIFT(rev)              8
#define ACPHY_RfctrlCoreRxPus1_lpf_pu_dc_MASK(rev)               (0x1 << ACPHY_RfctrlCoreRxPus1_lpf_pu_dc_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus1_tia_DC_loop_PU_SHIFT(rev)         9
#define ACPHY_RfctrlCoreRxPus1_tia_DC_loop_PU_MASK(rev)          (0x1 << ACPHY_RfctrlCoreRxPus1_tia_DC_loop_PU_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus1_rssi_wb1a_pu_SHIFT(rev)           10
#define ACPHY_RfctrlCoreRxPus1_rssi_wb1a_pu_MASK(rev)            (0x1 << ACPHY_RfctrlCoreRxPus1_rssi_wb1a_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus1_rssi_wb1g_pu_SHIFT(rev)           11
#define ACPHY_RfctrlCoreRxPus1_rssi_wb1g_pu_MASK(rev)            (0x1 << ACPHY_RfctrlCoreRxPus1_rssi_wb1g_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus1_rxrf_lna2_wrssi2_pwrup_SHIFT(rev) 12
#define ACPHY_RfctrlCoreRxPus1_rxrf_lna2_wrssi2_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_lna2_wrssi2_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus1_lpf_nrssi_pwrup_SHIFT(rev)        13
#define ACPHY_RfctrlCoreRxPus1_lpf_nrssi_pwrup_MASK(rev)         (0x7 << ACPHY_RfctrlCoreRxPus1_lpf_nrssi_pwrup_SHIFT(rev))

/* Register ACPHY_RfctrlCoreRXGAIN11 */
#define ACPHY_RfctrlCoreRXGAIN11(rev)                      (ACREV_GE(rev,40) ? 0x930 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x930 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x930 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x930 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x930 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x930 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x930 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x930 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x930 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x930))))))))))))))))))
#define ACPHY_RfctrlCoreRXGAIN11_rxrf_lna1_gain_SHIFT(rev) 0
#define ACPHY_RfctrlCoreRXGAIN11_rxrf_lna1_gain_MASK(rev)  (0x7 << ACPHY_RfctrlCoreRXGAIN11_rxrf_lna1_gain_SHIFT(rev))
#define ACPHY_RfctrlCoreRXGAIN11_rxrf_lna2_gain_SHIFT(rev) 3
#define ACPHY_RfctrlCoreRXGAIN11_rxrf_lna2_gain_MASK(rev)  (0x7 << ACPHY_RfctrlCoreRXGAIN11_rxrf_lna2_gain_SHIFT(rev))
#define ACPHY_RfctrlCoreRXGAIN11_rxrf_tia_gain_SHIFT(rev)  6
#define ACPHY_RfctrlCoreRXGAIN11_rxrf_tia_gain_MASK(rev)   (0xf << ACPHY_RfctrlCoreRXGAIN11_rxrf_tia_gain_SHIFT(rev))
#define ACPHY_RfctrlCoreRXGAIN11_rxgain_dvga_SHIFT(rev)    10
#define ACPHY_RfctrlCoreRXGAIN11_rxgain_dvga_MASK(rev)     (0xf << ACPHY_RfctrlCoreRXGAIN11_rxgain_dvga_SHIFT(rev))
#define ACPHY_RfctrlCoreRXGAIN11_lna1_bypass_SHIFT(rev)    14
#define ACPHY_RfctrlCoreRXGAIN11_lna1_bypass_MASK(rev)     (0x1 << ACPHY_RfctrlCoreRXGAIN11_lna1_bypass_SHIFT(rev))

/* Register ACPHY_RfctrlCoreRXGAIN21 */
#define ACPHY_RfctrlCoreRXGAIN21(rev)                         (ACREV_GE(rev,40) ? 0x931 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x931 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x931 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x931 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x931 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x931 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x931 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x931 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x931 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x931))))))))))))))))))
#define ACPHY_RfctrlCoreRXGAIN21_rxrf_lna1_Rout_SHIFT(rev)    0
#define ACPHY_RfctrlCoreRXGAIN21_rxrf_lna1_Rout_MASK(rev)     (0xf << ACPHY_RfctrlCoreRXGAIN21_rxrf_lna1_Rout_SHIFT(rev))
#define ACPHY_RfctrlCoreRXGAIN21_rxrf_lna2_Rout_SHIFT(rev)    4
#define ACPHY_RfctrlCoreRXGAIN21_rxrf_lna2_Rout_MASK(rev)     (0xf << ACPHY_RfctrlCoreRXGAIN21_rxrf_lna2_Rout_SHIFT(rev))
#define ACPHY_RfctrlCoreRXGAIN21_tr_rxrf_lna1_Rout_SHIFT(rev) 8
#define ACPHY_RfctrlCoreRXGAIN21_tr_rxrf_lna1_Rout_MASK(rev)  (0xf << ACPHY_RfctrlCoreRXGAIN21_tr_rxrf_lna1_Rout_SHIFT(rev))
#define ACPHY_RfctrlCoreRXGAIN21_tr_rxrf_lna2_Rout_SHIFT(rev) 12
#define ACPHY_RfctrlCoreRXGAIN21_tr_rxrf_lna2_Rout_MASK(rev)  (0xf << ACPHY_RfctrlCoreRXGAIN21_tr_rxrf_lna2_Rout_SHIFT(rev))

/* Register ACPHY_RfctrlCoreTXGAIN11 */
#define ACPHY_RfctrlCoreTXGAIN11(rev)                      (ACREV_GE(rev,40) ? 0x932 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x932 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x932 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x932 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x932 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x932 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x932 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x932 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x932 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x932))))))))))))))))))
#define ACPHY_RfctrlCoreTXGAIN11_pa_GAINCTRL_PA_SHIFT(rev) 0
#define ACPHY_RfctrlCoreTXGAIN11_pa_GAINCTRL_PA_MASK(rev)  (0xff << ACPHY_RfctrlCoreTXGAIN11_pa_GAINCTRL_PA_SHIFT(rev))
#define ACPHY_RfctrlCoreTXGAIN11_txrf_pad_gc_SHIFT(rev)    8
#define ACPHY_RfctrlCoreTXGAIN11_txrf_pad_gc_MASK(rev)     (0xff << ACPHY_RfctrlCoreTXGAIN11_txrf_pad_gc_SHIFT(rev))

/* Register ACPHY_RfctrlCoreTXGAIN21 */
#define ACPHY_RfctrlCoreTXGAIN21(rev)                   (ACREV_GE(rev,40) ? 0x933 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x933 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x933 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x933 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x933 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x933 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x933 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x933 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x933 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x933))))))))))))))))))
#define ACPHY_RfctrlCoreTXGAIN21_txrf_pga_gc_SHIFT(rev) 0
#define ACPHY_RfctrlCoreTXGAIN21_txrf_pga_gc_MASK(rev)  (0xff << ACPHY_RfctrlCoreTXGAIN21_txrf_pga_gc_SHIFT(rev))
#define ACPHY_RfctrlCoreTXGAIN21_txrf_gm_gc_SHIFT(rev)  8
#define ACPHY_RfctrlCoreTXGAIN21_txrf_gm_gc_MASK(rev)   (0xff << ACPHY_RfctrlCoreTXGAIN21_txrf_gm_gc_SHIFT(rev))

/* Register ACPHY_RfctrlCoreLpfGain1 */
#define ACPHY_RfctrlCoreLpfGain1(rev)                      (ACREV_GE(rev,40) ? 0x934 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x934 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x934 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x934 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x934 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x934 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x934 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x934 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x934 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x934))))))))))))))))))
#define ACPHY_RfctrlCoreLpfGain1_lpf_bq1_gain_SHIFT(rev)   0
#define ACPHY_RfctrlCoreLpfGain1_lpf_bq1_gain_MASK(rev)    (0x7 << ACPHY_RfctrlCoreLpfGain1_lpf_bq1_gain_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfGain1_lpf_bq2_gain_SHIFT(rev)   3
#define ACPHY_RfctrlCoreLpfGain1_lpf_bq2_gain_MASK(rev)    (0x7 << ACPHY_RfctrlCoreLpfGain1_lpf_bq2_gain_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfGain1_rf2g_mix1st_en_SHIFT(rev) 6
#define ACPHY_RfctrlCoreLpfGain1_rf2g_mix1st_en_MASK(rev)  (0x1 << ACPHY_RfctrlCoreLpfGain1_rf2g_mix1st_en_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfGain1_tia_high_gain_SHIFT(rev)  7
#define ACPHY_RfctrlCoreLpfGain1_tia_high_gain_MASK(rev)   (0x1 << ACPHY_RfctrlCoreLpfGain1_tia_high_gain_SHIFT(rev))

/* Register ACPHY_RfctrlCoreLpfCT1 */
#define ACPHY_RfctrlCoreLpfCT1(rev)                          (ACREV_GE(rev,40) ? 0x935 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x935 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x935 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x935 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x935 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x935 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x935 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x935 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x935 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x935))))))))))))))))))
#define ACPHY_RfctrlCoreLpfCT1_lpf_q_biq2_SHIFT(rev)         0
#define ACPHY_RfctrlCoreLpfCT1_lpf_q_biq2_MASK(rev)          (0x1 << ACPHY_RfctrlCoreLpfCT1_lpf_q_biq2_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfCT1_lpf_dc_bw_SHIFT(rev)          1
#define ACPHY_RfctrlCoreLpfCT1_lpf_dc_bw_MASK(rev)           (0xf << ACPHY_RfctrlCoreLpfCT1_lpf_dc_bw_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfCT1_tia_HPC_SHIFT(rev)            5
#define ACPHY_RfctrlCoreLpfCT1_tia_HPC_MASK(rev)             (0x7 << ACPHY_RfctrlCoreLpfCT1_tia_HPC_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfCT1_lpf_bq1_bw_SHIFT(rev)         8
#define ACPHY_RfctrlCoreLpfCT1_lpf_bq1_bw_MASK(rev)          (ACREV_GE(rev,33) ? (0x3 << ACPHY_RfctrlCoreLpfCT1_lpf_bq1_bw_SHIFT(rev)) : (0x7 << ACPHY_RfctrlCoreLpfCT1_lpf_bq1_bw_SHIFT(rev)))
#define ACPHY_RfctrlCoreLpfCT1_lpf_bq2_bw_SHIFT(rev)         (ACREV_GE(rev,33) ? 10 : (ACREV_GE(rev,9) ? 11 : 11))
#define ACPHY_RfctrlCoreLpfCT1_lpf_bq2_bw_MASK(rev)          (ACREV_GE(rev,33) ? (0xf << ACPHY_RfctrlCoreLpfCT1_lpf_bq2_bw_SHIFT(rev)) : (0x7 << ACPHY_RfctrlCoreLpfCT1_lpf_bq2_bw_SHIFT(rev)))
#define ACPHY_RfctrlCoreLpfCT1_lpf_dc_bypass_SHIFT(rev)      14
#define ACPHY_RfctrlCoreLpfCT1_lpf_dc_bypass_MASK(rev)       (0x1 << ACPHY_RfctrlCoreLpfCT1_lpf_dc_bypass_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfCT1_tia_DC_loop_bypass_SHIFT(rev) 15
#define ACPHY_RfctrlCoreLpfCT1_tia_DC_loop_bypass_MASK(rev)  (0x1 << ACPHY_RfctrlCoreLpfCT1_tia_DC_loop_bypass_SHIFT(rev))

/* Register ACPHY_RfctrlCoreLpfSwtch1 */
#define ACPHY_RfctrlCoreLpfSwtch1(rev)                            (ACREV_GE(rev,40) ? 0x936 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x936 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x936 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x936 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x936 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x936 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x936 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x936 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x936 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x936))))))))))))))))))
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_tia_bq1_SHIFT(rev)       0
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_tia_bq1_MASK(rev)        (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_tia_bq1_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_iqcal_bq1_SHIFT(rev)     1
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_iqcal_bq1_MASK(rev)      (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_iqcal_bq1_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_aux_bq1_SHIFT(rev)       2
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_aux_bq1_MASK(rev)        (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_aux_bq1_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq1_bq2_SHIFT(rev)       3
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq1_bq2_MASK(rev)        (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq1_bq2_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_bq2_SHIFT(rev)       4
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_bq2_MASK(rev)        (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_bq2_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_rc_SHIFT(rev)        5
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_rc_MASK(rev)         (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_rc_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq2_rc_SHIFT(rev)        6
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq2_rc_MASK(rev)         (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq2_rc_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_adc_SHIFT(rev)       7
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_adc_MASK(rev)        (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_adc_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq1_adc_SHIFT(rev)       8
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq1_adc_MASK(rev)        (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq1_adc_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq2_adc_SHIFT(rev)       9
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq2_adc_MASK(rev)        (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq2_adc_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_dc_hold_SHIFT(rev)          10
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_dc_hold_MASK(rev)           (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_dc_hold_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch1_rxgain_lna1_indx_dcc_SHIFT(rev) 11
#define ACPHY_RfctrlCoreLpfSwtch1_rxgain_lna1_indx_dcc_MASK(rev)  (0x7 << ACPHY_RfctrlCoreLpfSwtch1_rxgain_lna1_indx_dcc_SHIFT(rev))

/* Register ACPHY_RfctrlCoreLpfGmult1 */
#define ACPHY_RfctrlCoreLpfGmult1(rev)                     (ACREV_GE(rev,40) ? 0x937 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x937 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x937 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x937 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x937 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x937 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x937 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x937 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x937 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x937))))))))))))))))))
#define ACPHY_RfctrlCoreLpfGmult1_lpf_g_mult_SHIFT(rev)    0
#define ACPHY_RfctrlCoreLpfGmult1_lpf_g_mult_MASK(rev)     (0xff << ACPHY_RfctrlCoreLpfGmult1_lpf_g_mult_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfGmult1_lpf_g_mult_rc_SHIFT(rev) 8
#define ACPHY_RfctrlCoreLpfGmult1_lpf_g_mult_rc_MASK(rev)  (0xff << ACPHY_RfctrlCoreLpfGmult1_lpf_g_mult_rc_SHIFT(rev))

/* Register ACPHY_RfctrlCoreRCDACBuf1 */
#define ACPHY_RfctrlCoreRCDACBuf1(rev)                            (ACREV_GE(rev,40) ? 0x938 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x938 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x938 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x938 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x938 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x938 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x938 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x938 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x938 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x938))))))))))))))))))
#define ACPHY_RfctrlCoreRCDACBuf1_lpf_rc_bw_SHIFT(rev)            0
#define ACPHY_RfctrlCoreRCDACBuf1_lpf_rc_bw_MASK(rev)             (0x7 << ACPHY_RfctrlCoreRCDACBuf1_lpf_rc_bw_SHIFT(rev))
#define ACPHY_RfctrlCoreRCDACBuf1_afe_DACbuf_fixed_cap_SHIFT(rev) 3
#define ACPHY_RfctrlCoreRCDACBuf1_afe_DACbuf_fixed_cap_MASK(rev)  (0x1 << ACPHY_RfctrlCoreRCDACBuf1_afe_DACbuf_fixed_cap_SHIFT(rev))
#define ACPHY_RfctrlCoreRCDACBuf1_afe_DACbuf_Cap_SHIFT(rev)       4
#define ACPHY_RfctrlCoreRCDACBuf1_afe_DACbuf_Cap_MASK(rev)        (0x1f << ACPHY_RfctrlCoreRCDACBuf1_afe_DACbuf_Cap_SHIFT(rev))

/* Register ACPHY_RfctrlCoreAfeCfg11 */
#define ACPHY_RfctrlCoreAfeCfg11(rev)                            (ACREV_GE(rev,40) ? 0x939 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x939 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x939 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x939 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x939 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x939 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x939 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x939 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x939 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x939))))))))))))))))))
#define ACPHY_RfctrlCoreAfeCfg11_afe_iqdac_pwrup_SHIFT(rev)      0
#define ACPHY_RfctrlCoreAfeCfg11_afe_iqdac_pwrup_MASK(rev)       (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_iqdac_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_pwrup_SHIFT(rev)      1
#define ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_pwrup_MASK(rev)       (0x3f << ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_reset_SHIFT(rev)      7
#define ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_reset_MASK(rev)       (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_rx_div4_en_SHIFT(rev) 8
#define ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_rx_div4_en_MASK(rev)  (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_rx_div4_en_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg11_afe_rst_clk_SHIFT(rev)          9
#define ACPHY_RfctrlCoreAfeCfg11_afe_rst_clk_MASK(rev)           (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_rst_clk_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg11_afe_iqdac_pd_partial_SHIFT(rev) 10
#define ACPHY_RfctrlCoreAfeCfg11_afe_iqdac_pd_partial_MASK(rev)  (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_iqdac_pd_partial_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg11_afe_hw_rst_override_SHIFT(rev)  11
#define ACPHY_RfctrlCoreAfeCfg11_afe_hw_rst_override_MASK(rev)   (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_hw_rst_override_SHIFT(rev))

/* Register ACPHY_RfctrlCoreAfeCfg21 */
#define ACPHY_RfctrlCoreAfeCfg21(rev)                              (ACREV_GE(rev,40) ? 0x93a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x93a : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x93a : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x93a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x93a : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x93a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x93a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x93a : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x93a : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x93a))))))))))))))))))
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_mode_SHIFT(rev)         0
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_mode_MASK(rev)          (0x7 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_mode_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_flashhspd_SHIFT(rev)    3
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_flashhspd_MASK(rev)     (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_flashhspd_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg21_afe_ctrl_flash17lvl_SHIFT(rev)    4
#define ACPHY_RfctrlCoreAfeCfg21_afe_ctrl_flash17lvl_MASK(rev)     (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_ctrl_flash17lvl_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_adc_bias_SHIFT(rev)     5
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_adc_bias_MASK(rev)      (0x3 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_adc_bias_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_clamp_en_SHIFT(rev)     7
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_clamp_en_MASK(rev)      (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_clamp_en_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_reset_ov_det_SHIFT(rev) 8
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_reset_ov_det_MASK(rev)  (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_reset_ov_det_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_flash_only_SHIFT(rev)   9
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_flash_only_MASK(rev)    (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_flash_only_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg21_afediv_div_dac_SHIFT(rev)         10
#define ACPHY_RfctrlCoreAfeCfg21_afediv_div_dac_MASK(rev)          (0x3f << ACPHY_RfctrlCoreAfeCfg21_afediv_div_dac_SHIFT(rev))

/* Register ACPHY_RfctrlCoreLowPwr1 */
#define ACPHY_RfctrlCoreLowPwr1(rev)                           (ACREV_GE(rev,40) ? 0x93b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x93b : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x93b : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x93b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x93b : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x93b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x93b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x93b : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x93b : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x93b))))))))))))))))))
#define ACPHY_RfctrlCoreLowPwr1_rxrf_lna1_5G_low_ct_SHIFT(rev) 0
#define ACPHY_RfctrlCoreLowPwr1_rxrf_lna1_5G_low_ct_MASK(rev)  (0x1 << ACPHY_RfctrlCoreLowPwr1_rxrf_lna1_5G_low_ct_SHIFT(rev))
#define ACPHY_RfctrlCoreLowPwr1_rxrf_lna1_low_ct_SHIFT(rev)    1
#define ACPHY_RfctrlCoreLowPwr1_rxrf_lna1_low_ct_MASK(rev)     (0x1 << ACPHY_RfctrlCoreLowPwr1_rxrf_lna1_low_ct_SHIFT(rev))
#define ACPHY_RfctrlCoreLowPwr1_rxrf_lna2_gm_size_SHIFT(rev)   2
#define ACPHY_RfctrlCoreLowPwr1_rxrf_lna2_gm_size_MASK(rev)    (0x3 << ACPHY_RfctrlCoreLowPwr1_rxrf_lna2_gm_size_SHIFT(rev))
#define ACPHY_RfctrlCoreLowPwr1_rxrf_rxmix_gm_size_SHIFT(rev)  4
#define ACPHY_RfctrlCoreLowPwr1_rxrf_rxmix_gm_size_MASK(rev)   (0x7 << ACPHY_RfctrlCoreLowPwr1_rxrf_rxmix_gm_size_SHIFT(rev))

/* Register ACPHY_RfctrlCoreAuxTssi11 */
#define ACPHY_RfctrlCoreAuxTssi11(rev)                           (ACREV_GE(rev,40) ? 0x93c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x93c : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x93c : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x93c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x93c : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x93c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x93c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x93c : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x93c : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x93c))))))))))))))))))
#define ACPHY_RfctrlCoreAuxTssi11_afe_iqadc_aux_en_SHIFT(rev)    0
#define ACPHY_RfctrlCoreAuxTssi11_afe_iqadc_aux_en_MASK(rev)     (0x1 << ACPHY_RfctrlCoreAuxTssi11_afe_iqadc_aux_en_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi11_amux_sel_port_SHIFT(rev)       1
#define ACPHY_RfctrlCoreAuxTssi11_amux_sel_port_MASK(rev)        (0x7 << ACPHY_RfctrlCoreAuxTssi11_amux_sel_port_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi11_tssi_pu_SHIFT(rev)             4
#define ACPHY_RfctrlCoreAuxTssi11_tssi_pu_MASK(rev)              (0x1 << ACPHY_RfctrlCoreAuxTssi11_tssi_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi11_tssi_range_SHIFT(rev)          5
#define ACPHY_RfctrlCoreAuxTssi11_tssi_range_MASK(rev)           (0x1 << ACPHY_RfctrlCoreAuxTssi11_tssi_range_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi11_tssi_sel_SHIFT(rev)            6
#define ACPHY_RfctrlCoreAuxTssi11_tssi_sel_MASK(rev)             (0x1 << ACPHY_RfctrlCoreAuxTssi11_tssi_sel_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi11_afe_auxpga_sel_gain_SHIFT(rev) 7
#define ACPHY_RfctrlCoreAuxTssi11_afe_auxpga_sel_gain_MASK(rev)  (0x7 << ACPHY_RfctrlCoreAuxTssi11_afe_auxpga_sel_gain_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi11_tempsense_comp_swap_SHIFT(rev) 10
#define ACPHY_RfctrlCoreAuxTssi11_tempsense_comp_swap_MASK(rev)  (0x1 << ACPHY_RfctrlCoreAuxTssi11_tempsense_comp_swap_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi11_tempsense_swap_SHIFT(rev)      11
#define ACPHY_RfctrlCoreAuxTssi11_tempsense_swap_MASK(rev)       (0x1 << ACPHY_RfctrlCoreAuxTssi11_tempsense_swap_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi11_tx_vlin_SHIFT(rev)             12
#define ACPHY_RfctrlCoreAuxTssi11_tx_vlin_MASK(rev)              (0x1 << ACPHY_RfctrlCoreAuxTssi11_tx_vlin_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi11_afe_iqadc_auxpga_cc_SHIFT(rev) 13
#define ACPHY_RfctrlCoreAuxTssi11_afe_iqadc_auxpga_cc_MASK(rev)  (0x1 << ACPHY_RfctrlCoreAuxTssi11_afe_iqadc_auxpga_cc_SHIFT(rev))

/* Register ACPHY_RfctrlCoreAuxTssi21 */
#define ACPHY_RfctrlCoreAuxTssi21(rev)                           (ACREV_GE(rev,40) ? 0x93d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x93d : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x93d : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x93d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x93d : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x93d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x93d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x93d : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x93d : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x93d))))))))))))))))))
#define ACPHY_RfctrlCoreAuxTssi21_afe_auxpga_sel_vmid_SHIFT(rev) 0
#define ACPHY_RfctrlCoreAuxTssi21_afe_auxpga_sel_vmid_MASK(rev)  (0x3ff << ACPHY_RfctrlCoreAuxTssi21_afe_auxpga_sel_vmid_SHIFT(rev))

/* Register ACPHY_RfctrlIntc1 */
#define ACPHY_RfctrlIntc1(rev)                        (ACREV_GE(rev,40) ? 0x93e : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x93e : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x93e : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x93e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x93e : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x93e : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x93e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x93e : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x93e : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x93e))))))))))))))))))
#define ACPHY_RfctrlIntc1_ext_lna_5g_pu_SHIFT(rev)    0
#define ACPHY_RfctrlIntc1_ext_lna_5g_pu_MASK(rev)     (0x1 << ACPHY_RfctrlIntc1_ext_lna_5g_pu_SHIFT(rev))
#define ACPHY_RfctrlIntc1_ext_lna_5g_gain_SHIFT(rev)  1
#define ACPHY_RfctrlIntc1_ext_lna_5g_gain_MASK(rev)   (0x1 << ACPHY_RfctrlIntc1_ext_lna_5g_gain_SHIFT(rev))
#define ACPHY_RfctrlIntc1_ext_lna_2g_pu_SHIFT(rev)    2
#define ACPHY_RfctrlIntc1_ext_lna_2g_pu_MASK(rev)     (0x1 << ACPHY_RfctrlIntc1_ext_lna_2g_pu_SHIFT(rev))
#define ACPHY_RfctrlIntc1_ext_lna_2g_gain_SHIFT(rev)  3
#define ACPHY_RfctrlIntc1_ext_lna_2g_gain_MASK(rev)   (0x1 << ACPHY_RfctrlIntc1_ext_lna_2g_gain_SHIFT(rev))
#define ACPHY_RfctrlIntc1_ext_2g_papu_SHIFT(rev)      4
#define ACPHY_RfctrlIntc1_ext_2g_papu_MASK(rev)       (0x1 << ACPHY_RfctrlIntc1_ext_2g_papu_SHIFT(rev))
#define ACPHY_RfctrlIntc1_ext_5g_papu_SHIFT(rev)      5
#define ACPHY_RfctrlIntc1_ext_5g_papu_MASK(rev)       (0x1 << ACPHY_RfctrlIntc1_ext_5g_papu_SHIFT(rev))
#define ACPHY_RfctrlIntc1_tr_sw_tx_pu_SHIFT(rev)      6
#define ACPHY_RfctrlIntc1_tr_sw_tx_pu_MASK(rev)       (0x1 << ACPHY_RfctrlIntc1_tr_sw_tx_pu_SHIFT(rev))
#define ACPHY_RfctrlIntc1_tr_sw_rx_pu_SHIFT(rev)      7
#define ACPHY_RfctrlIntc1_tr_sw_rx_pu_MASK(rev)       (0x1 << ACPHY_RfctrlIntc1_tr_sw_rx_pu_SHIFT(rev))
#define ACPHY_RfctrlIntc1_override_tr_sw_SHIFT(rev)   10
#define ACPHY_RfctrlIntc1_override_tr_sw_MASK(rev)    (0x1 << ACPHY_RfctrlIntc1_override_tr_sw_SHIFT(rev))
#define ACPHY_RfctrlIntc1_override_ext_lna_SHIFT(rev) 11
#define ACPHY_RfctrlIntc1_override_ext_lna_MASK(rev)  (0x1 << ACPHY_RfctrlIntc1_override_ext_lna_SHIFT(rev))
#define ACPHY_RfctrlIntc1_override_ext_pa_SHIFT(rev)  12
#define ACPHY_RfctrlIntc1_override_ext_pa_MASK(rev)   (0x1 << ACPHY_RfctrlIntc1_override_ext_pa_SHIFT(rev))

/* Register ACPHY_Rfctrlcore1gpio0 */
#define ACPHY_Rfctrlcore1gpio0(rev)                        (ACREV_GE(rev,40) ? 0x941 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x941 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x941 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x941 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x941 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x941 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x941 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x941 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x941 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x941))))))))))))))))))
#define ACPHY_Rfctrlcore1gpio0_Rfctrlcore1gpio0_SHIFT(rev) 0
#define ACPHY_Rfctrlcore1gpio0_Rfctrlcore1gpio0_MASK(rev)  (0xffff << ACPHY_Rfctrlcore1gpio0_Rfctrlcore1gpio0_SHIFT(rev))

/* Register ACPHY_Rfctrlcore1gpio1 */
#define ACPHY_Rfctrlcore1gpio1(rev)                        (ACREV_GE(rev,40) ? 0x942 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x942 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x942 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x942 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x942 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x942 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x942 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x942 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x942 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x942))))))))))))))))))
#define ACPHY_Rfctrlcore1gpio1_Rfctrlcore1gpio1_SHIFT(rev) 0
#define ACPHY_Rfctrlcore1gpio1_Rfctrlcore1gpio1_MASK(rev)  (0xffff << ACPHY_Rfctrlcore1gpio1_Rfctrlcore1gpio1_SHIFT(rev))

/* Register ACPHY_Rfctrlcore1gpio2 */
#define ACPHY_Rfctrlcore1gpio2(rev)                        (ACREV_GE(rev,40) ? 0x943 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x943 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x943 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x943 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x943 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x943 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x943 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x943 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x943 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x943))))))))))))))))))
#define ACPHY_Rfctrlcore1gpio2_Rfctrlcore1gpio2_SHIFT(rev) 0
#define ACPHY_Rfctrlcore1gpio2_Rfctrlcore1gpio2_MASK(rev)  (0xffff << ACPHY_Rfctrlcore1gpio2_Rfctrlcore1gpio2_SHIFT(rev))

/* Register ACPHY_Rfctrlcore1gpio3 */
#define ACPHY_Rfctrlcore1gpio3(rev)                        (ACREV_GE(rev,40) ? 0x944 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x944 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x944 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x944 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x944 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x944 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x944 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x944 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x944 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x944))))))))))))))))))
#define ACPHY_Rfctrlcore1gpio3_Rfctrlcore1gpio3_SHIFT(rev) 0
#define ACPHY_Rfctrlcore1gpio3_Rfctrlcore1gpio3_MASK(rev)  (0xffff << ACPHY_Rfctrlcore1gpio3_Rfctrlcore1gpio3_SHIFT(rev))

/* Register ACPHY_RfCtrlCoreITRCtrl1 */
#define ACPHY_RfCtrlCoreITRCtrl1(rev)                        (ACREV_GE(rev,40) ? 0x945 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x945 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x945 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x945 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x945 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x945 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x945 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x945 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x945 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x945))))))))))))))))))
#define ACPHY_RfCtrlCoreITRCtrl1_lnaKillSwOvr_SHIFT(rev)     0
#define ACPHY_RfCtrlCoreITRCtrl1_lnaKillSwOvr_MASK(rev)      (0x1 << ACPHY_RfCtrlCoreITRCtrl1_lnaKillSwOvr_SHIFT(rev))
#define ACPHY_RfCtrlCoreITRCtrl1_lnaKillSw2GVal_SHIFT(rev)   1
#define ACPHY_RfCtrlCoreITRCtrl1_lnaKillSw2GVal_MASK(rev)    (0x1 << ACPHY_RfCtrlCoreITRCtrl1_lnaKillSw2GVal_SHIFT(rev))
#define ACPHY_RfCtrlCoreITRCtrl1_lnaKillSw5GVal_SHIFT(rev)   2
#define ACPHY_RfCtrlCoreITRCtrl1_lnaKillSw5GVal_MASK(rev)    (0x1 << ACPHY_RfCtrlCoreITRCtrl1_lnaKillSw5GVal_SHIFT(rev))
#define ACPHY_RfCtrlCoreITRCtrl1_trsw2g_bt_en_ovr_SHIFT(rev) 3
#define ACPHY_RfCtrlCoreITRCtrl1_trsw2g_bt_en_ovr_MASK(rev)  (0x1 << ACPHY_RfCtrlCoreITRCtrl1_trsw2g_bt_en_ovr_SHIFT(rev))
#define ACPHY_RfCtrlCoreITRCtrl1_trsw2g_bt_en_val_SHIFT(rev) 4
#define ACPHY_RfCtrlCoreITRCtrl1_trsw2g_bt_en_val_MASK(rev)  (0x1 << ACPHY_RfCtrlCoreITRCtrl1_trsw2g_bt_en_val_SHIFT(rev))
#define ACPHY_RfCtrlCoreITRCtrl1_trsw2g_bt_en_SHIFT(rev)     3
#define ACPHY_RfCtrlCoreITRCtrl1_trsw2g_bt_en_MASK(rev)      (0x1 << ACPHY_RfCtrlCoreITRCtrl1_trsw2g_bt_en_SHIFT(rev))

/* Register ACPHY_RfCtrlCorePwrSw1 */
#define ACPHY_RfCtrlCorePwrSw1(rev)                             (ACREV_GE(rev,40) ? 0x946 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x946 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x946 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x946 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x946 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x946 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x946 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x946 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x946 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x946))))))))))))))))))
#define ACPHY_RfCtrlCorePwrSw1_bt_lna_bypass_SHIFT(rev)         0
#define ACPHY_RfCtrlCorePwrSw1_bt_lna_bypass_MASK(rev)          (0x1 << ACPHY_RfCtrlCorePwrSw1_bt_lna_bypass_SHIFT(rev))
#define ACPHY_RfCtrlCorePwrSw1_mix_pwrsw_en_SHIFT(rev)          1
#define ACPHY_RfCtrlCorePwrSw1_mix_pwrsw_en_MASK(rev)           (0x1 << ACPHY_RfCtrlCorePwrSw1_mix_pwrsw_en_SHIFT(rev))
#define ACPHY_RfCtrlCorePwrSw1_lna_pwrsw_en_SHIFT(rev)          2
#define ACPHY_RfCtrlCorePwrSw1_lna_pwrsw_en_MASK(rev)           (0x1 << ACPHY_RfCtrlCorePwrSw1_lna_pwrsw_en_SHIFT(rev))
#define ACPHY_RfCtrlCorePwrSw1_lna1_short_pu_SHIFT(rev)         3
#define ACPHY_RfCtrlCorePwrSw1_lna1_short_pu_MASK(rev)          (0x1 << ACPHY_RfCtrlCorePwrSw1_lna1_short_pu_SHIFT(rev))
#define ACPHY_RfCtrlCorePwrSw1_mix_pwrsw_ovr_SHIFT(rev)         4
#define ACPHY_RfCtrlCorePwrSw1_mix_pwrsw_ovr_MASK(rev)          (0x1 << ACPHY_RfCtrlCorePwrSw1_mix_pwrsw_ovr_SHIFT(rev))
#define ACPHY_RfCtrlCorePwrSw1_lna_pwrsw_ovr_SHIFT(rev)         5
#define ACPHY_RfCtrlCorePwrSw1_lna_pwrsw_ovr_MASK(rev)          (0x1 << ACPHY_RfCtrlCorePwrSw1_lna_pwrsw_ovr_SHIFT(rev))
#define ACPHY_RfCtrlCorePwrSw1_lna1_out_short_pu_ovr_SHIFT(rev) 6
#define ACPHY_RfCtrlCorePwrSw1_lna1_out_short_pu_ovr_MASK(rev)  (0x1 << ACPHY_RfCtrlCorePwrSw1_lna1_out_short_pu_ovr_SHIFT(rev))

/* Register ACPHY_Dac_gain1 */
#define ACPHY_Dac_gain1(rev)                             (ACREV_GE(rev,40) ? 0x947 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x947 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x947 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x947 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x947 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x947 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x947 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x947 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x947 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x947))))))))))))))))))
#define ACPHY_Dac_gain1_afe_iqdac_att_SHIFT(rev)         0
#define ACPHY_Dac_gain1_afe_iqdac_att_MASK(rev)          (0xf << ACPHY_Dac_gain1_afe_iqdac_att_SHIFT(rev))
#define ACPHY_Dac_gain1_pa_avail_SHIFT(rev)              4
#define ACPHY_Dac_gain1_pa_avail_MASK(rev)               (0x1 << ACPHY_Dac_gain1_pa_avail_SHIFT(rev))
#define ACPHY_Dac_gain1_lna_avail_SHIFT(rev)             5
#define ACPHY_Dac_gain1_lna_avail_MASK(rev)              (0x1 << ACPHY_Dac_gain1_lna_avail_SHIFT(rev))
#define ACPHY_Dac_gain1_tssi_avail_SHIFT(rev)            6
#define ACPHY_Dac_gain1_tssi_avail_MASK(rev)             (0x1 << ACPHY_Dac_gain1_tssi_avail_SHIFT(rev))
#define ACPHY_Dac_gain1_tx_pwrctrl_coresel_en_SHIFT(rev) 7
#define ACPHY_Dac_gain1_tx_pwrctrl_coresel_en_MASK(rev)  (0x1 << ACPHY_Dac_gain1_tx_pwrctrl_coresel_en_SHIFT(rev))
#define ACPHY_Dac_gain1_logen_mimo_pwrup_SHIFT(rev)      8
#define ACPHY_Dac_gain1_logen_mimo_pwrup_MASK(rev)       (0x1 << ACPHY_Dac_gain1_logen_mimo_pwrup_SHIFT(rev))
#define ACPHY_Dac_gain1_div5g_pwrup_SHIFT(rev)           9
#define ACPHY_Dac_gain1_div5g_pwrup_MASK(rev)            (0x1 << ACPHY_Dac_gain1_div5g_pwrup_SHIFT(rev))
#define ACPHY_Dac_gain1_div5g_reset_SHIFT(rev)           10
#define ACPHY_Dac_gain1_div5g_reset_MASK(rev)            (0x1 << ACPHY_Dac_gain1_div5g_reset_SHIFT(rev))
#define ACPHY_Dac_gain1_div2g_siso_pwrup_SHIFT(rev)      11
#define ACPHY_Dac_gain1_div2g_siso_pwrup_MASK(rev)       (0x1 << ACPHY_Dac_gain1_div2g_siso_pwrup_SHIFT(rev))
#define ACPHY_Dac_gain1_rxsiso_div_buf_SHIFT(rev)        12
#define ACPHY_Dac_gain1_rxsiso_div_buf_MASK(rev)         (0x1 << ACPHY_Dac_gain1_rxsiso_div_buf_SHIFT(rev))
#define ACPHY_Dac_gain1_logen_x2_bias_pu_SHIFT(rev)      13
#define ACPHY_Dac_gain1_logen_x2_bias_pu_MASK(rev)       (0x1 << ACPHY_Dac_gain1_logen_x2_bias_pu_SHIFT(rev))
#define ACPHY_Dac_gain1_logen_bias_buf_pu_SHIFT(rev)     14
#define ACPHY_Dac_gain1_logen_bias_buf_pu_MASK(rev)      (0x1 << ACPHY_Dac_gain1_logen_bias_buf_pu_SHIFT(rev))
#define ACPHY_Dac_gain1_pad5g_reset_SHIFT(rev)           15
#define ACPHY_Dac_gain1_pad5g_reset_MASK(rev)            (0x1 << ACPHY_Dac_gain1_pad5g_reset_SHIFT(rev))
#define ACPHY_Dac_gain1_logen2g_detx2_en_SHIFT(rev)      11
#define ACPHY_Dac_gain1_logen2g_detx2_en_MASK(rev)       (0x1 << ACPHY_Dac_gain1_logen2g_detx2_en_SHIFT(rev))
#define ACPHY_Dac_gain1_logen2g_detbuf_en_SHIFT(rev)     12
#define ACPHY_Dac_gain1_logen2g_detbuf_en_MASK(rev)      (0x1 << ACPHY_Dac_gain1_logen2g_detbuf_en_SHIFT(rev))
#define ACPHY_Dac_gain1_mimo_adcclk_buf_en_SHIFT(rev)    13
#define ACPHY_Dac_gain1_mimo_adcclk_buf_en_MASK(rev)     (0x1 << ACPHY_Dac_gain1_mimo_adcclk_buf_en_SHIFT(rev))
#define ACPHY_Dac_gain1_mimo_dacclk_buf_en_SHIFT(rev)    14
#define ACPHY_Dac_gain1_mimo_dacclk_buf_en_MASK(rev)     (0x1 << ACPHY_Dac_gain1_mimo_dacclk_buf_en_SHIFT(rev))

/* Register ACPHY_RfctrlAntSwLUTIdxN1 */
#define ACPHY_RfctrlAntSwLUTIdxN1(rev)                            (ACREV_GE(rev,40) ? 0x948 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x948 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x948 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x948 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x948 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x948 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x948 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x948 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x948 : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_RfctrlAntSwLUTIdxN1_RX_sw_core_SHIFT(rev)           1
#define ACPHY_RfctrlAntSwLUTIdxN1_RX_sw_core_MASK(rev)            (0x1 << ACPHY_RfctrlAntSwLUTIdxN1_RX_sw_core_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN1_TX_sw_core_SHIFT(rev)           0
#define ACPHY_RfctrlAntSwLUTIdxN1_TX_sw_core_MASK(rev)            (0x1 << ACPHY_RfctrlAntSwLUTIdxN1_TX_sw_core_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN1_rx5g_80p80_gc_ovr_SHIFT(rev)    2
#define ACPHY_RfctrlAntSwLUTIdxN1_rx5g_80p80_gc_ovr_MASK(rev)     (0x1 << ACPHY_RfctrlAntSwLUTIdxN1_rx5g_80p80_gc_ovr_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN1_rx2g_20p20_gc_ovr_SHIFT(rev)    3
#define ACPHY_RfctrlAntSwLUTIdxN1_rx2g_20p20_gc_ovr_MASK(rev)     (0x1 << ACPHY_RfctrlAntSwLUTIdxN1_rx2g_20p20_gc_ovr_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN1_rx5g_80p80_gc_SHIFT(rev)        4
#define ACPHY_RfctrlAntSwLUTIdxN1_rx5g_80p80_gc_MASK(rev)         (0xf << ACPHY_RfctrlAntSwLUTIdxN1_rx5g_80p80_gc_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN1_rx2g_20p20_gc_SHIFT(rev)        8
#define ACPHY_RfctrlAntSwLUTIdxN1_rx2g_20p20_gc_MASK(rev)         (0xf << ACPHY_RfctrlAntSwLUTIdxN1_rx2g_20p20_gc_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN1_tx2g_20p20_cas_pwrup_SHIFT(rev) 12
#define ACPHY_RfctrlAntSwLUTIdxN1_tx2g_20p20_cas_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlAntSwLUTIdxN1_tx2g_20p20_cas_pwrup_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN1_tx2g_20p20_gm_pwrup_SHIFT(rev)  13
#define ACPHY_RfctrlAntSwLUTIdxN1_tx2g_20p20_gm_pwrup_MASK(rev)   (0x1 << ACPHY_RfctrlAntSwLUTIdxN1_tx2g_20p20_gm_pwrup_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN1_tx5g_80p80_cas_pwrup_SHIFT(rev) 14
#define ACPHY_RfctrlAntSwLUTIdxN1_tx5g_80p80_cas_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlAntSwLUTIdxN1_tx5g_80p80_cas_pwrup_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN1_tx5g_80p80_gm_pwrup_SHIFT(rev)  15
#define ACPHY_RfctrlAntSwLUTIdxN1_tx5g_80p80_gm_pwrup_MASK(rev)   (0x1 << ACPHY_RfctrlAntSwLUTIdxN1_tx5g_80p80_gm_pwrup_SHIFT(rev))

/* Register ACPHY_AfeClkDivOverrideCtrlN1 */
#define ACPHY_AfeClkDivOverrideCtrlN1(rev)                                (ACREV_GE(rev,40) ? 0x949 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x949 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x949 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x949 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x949 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x949 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x949 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x949 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x949 : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_AfeClkDivOverrideCtrlN1_afediv_en_ovr_SHIFT(rev)            0
#define ACPHY_AfeClkDivOverrideCtrlN1_afediv_en_ovr_MASK(rev)             (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_afediv_en_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN1_afediv_en_SHIFT(rev)                1
#define ACPHY_AfeClkDivOverrideCtrlN1_afediv_en_MASK(rev)                 (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_afediv_en_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN1_rx2g_20p20_des_pu_ovr_SHIFT(rev)    2
#define ACPHY_AfeClkDivOverrideCtrlN1_rx2g_20p20_des_pu_ovr_MASK(rev)     (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_rx2g_20p20_des_pu_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN1_rx2g_20p20_src_pu_ovr_SHIFT(rev)    3
#define ACPHY_AfeClkDivOverrideCtrlN1_rx2g_20p20_src_pu_ovr_MASK(rev)     (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_rx2g_20p20_src_pu_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN1_rx5g_80p80_des_pu_ovr_SHIFT(rev)    4
#define ACPHY_AfeClkDivOverrideCtrlN1_rx5g_80p80_des_pu_ovr_MASK(rev)     (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_rx5g_80p80_des_pu_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN1_rx5g_80p80_src_pu_ovr_SHIFT(rev)    5
#define ACPHY_AfeClkDivOverrideCtrlN1_rx5g_80p80_src_pu_ovr_MASK(rev)     (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_rx5g_80p80_src_pu_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN1_tx2g_20p20_cas_pwrup_ovr_SHIFT(rev) 6
#define ACPHY_AfeClkDivOverrideCtrlN1_tx2g_20p20_cas_pwrup_ovr_MASK(rev)  (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_tx2g_20p20_cas_pwrup_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN1_tx2g_20p20_gm_pwrup_ovr_SHIFT(rev)  7
#define ACPHY_AfeClkDivOverrideCtrlN1_tx2g_20p20_gm_pwrup_ovr_MASK(rev)   (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_tx2g_20p20_gm_pwrup_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN1_tx5g_80p80_cas_pwrup_ovr_SHIFT(rev) 8
#define ACPHY_AfeClkDivOverrideCtrlN1_tx5g_80p80_cas_pwrup_ovr_MASK(rev)  (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_tx5g_80p80_cas_pwrup_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN1_tx5g_80p80_gm_pwrup_ovr_SHIFT(rev)  9
#define ACPHY_AfeClkDivOverrideCtrlN1_tx5g_80p80_gm_pwrup_ovr_MASK(rev)   (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_tx5g_80p80_gm_pwrup_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN1_rx2g_20p20_des_pu_SHIFT(rev)        10
#define ACPHY_AfeClkDivOverrideCtrlN1_rx2g_20p20_des_pu_MASK(rev)         (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_rx2g_20p20_des_pu_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN1_rx2g_20p20_src_pu_SHIFT(rev)        11
#define ACPHY_AfeClkDivOverrideCtrlN1_rx2g_20p20_src_pu_MASK(rev)         (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_rx2g_20p20_src_pu_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN1_rx5g_80p80_des_pu_SHIFT(rev)        12
#define ACPHY_AfeClkDivOverrideCtrlN1_rx5g_80p80_des_pu_MASK(rev)         (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_rx5g_80p80_des_pu_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN1_rx5g_80p80_src_pu_SHIFT(rev)        13
#define ACPHY_AfeClkDivOverrideCtrlN1_rx5g_80p80_src_pu_MASK(rev)         (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_rx5g_80p80_src_pu_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN1_afediv_pu_repeater_ovr_SHIFT(rev)   0
#define ACPHY_AfeClkDivOverrideCtrlN1_afediv_pu_repeater_ovr_MASK(rev)    (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_afediv_pu_repeater_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN1_afediv_pu_repeater_SHIFT(rev)       1
#define ACPHY_AfeClkDivOverrideCtrlN1_afediv_pu_repeater_MASK(rev)        (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_afediv_pu_repeater_SHIFT(rev))

/* Register ACPHY_pllLogenMaskCtrl1 */
#define ACPHY_pllLogenMaskCtrl1(rev)                              (ACREV_GE(rev,40) ? 0x94a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x94a : INVALID_ADDRESS)))
#define ACPHY_pllLogenMaskCtrl1_pll_pwrup_mask_SHIFT(rev)         0
#define ACPHY_pllLogenMaskCtrl1_pll_pwrup_mask_MASK(rev)          (0x1 << ACPHY_pllLogenMaskCtrl1_pll_pwrup_mask_SHIFT(rev))
#define ACPHY_pllLogenMaskCtrl1_pll_reset_mask_SHIFT(rev)         1
#define ACPHY_pllLogenMaskCtrl1_pll_reset_mask_MASK(rev)          (0x1 << ACPHY_pllLogenMaskCtrl1_pll_reset_mask_SHIFT(rev))
#define ACPHY_pllLogenMaskCtrl1_logen_pwrup_mask_SHIFT(rev)       2
#define ACPHY_pllLogenMaskCtrl1_logen_pwrup_mask_MASK(rev)        (0x1 << ACPHY_pllLogenMaskCtrl1_logen_pwrup_mask_SHIFT(rev))
#define ACPHY_pllLogenMaskCtrl1_logen_reset_mask_SHIFT(rev)       3
#define ACPHY_pllLogenMaskCtrl1_logen_reset_mask_MASK(rev)        (0x1 << ACPHY_pllLogenMaskCtrl1_logen_reset_mask_SHIFT(rev))
#define ACPHY_pllLogenMaskCtrl1_pll_rstn_mask_SHIFT(rev)          4
#define ACPHY_pllLogenMaskCtrl1_pll_rstn_mask_MASK(rev)           (0x1 << ACPHY_pllLogenMaskCtrl1_pll_rstn_mask_SHIFT(rev))
#define ACPHY_pllLogenMaskCtrl1_logen_2g_pwrup_SHIFT(rev)         5
#define ACPHY_pllLogenMaskCtrl1_logen_2g_pwrup_MASK(rev)          (0x1 << ACPHY_pllLogenMaskCtrl1_logen_2g_pwrup_SHIFT(rev))
#define ACPHY_pllLogenMaskCtrl1_logen_mimo_driver_en_SHIFT(rev)   6
#define ACPHY_pllLogenMaskCtrl1_logen_mimo_driver_en_MASK(rev)    (0x1 << ACPHY_pllLogenMaskCtrl1_logen_mimo_driver_en_SHIFT(rev))
#define ACPHY_pllLogenMaskCtrl1_logen_mimo_pwrup_mask_SHIFT(rev)  7
#define ACPHY_pllLogenMaskCtrl1_logen_mimo_pwrup_mask_MASK(rev)   (0x1 << ACPHY_pllLogenMaskCtrl1_logen_mimo_pwrup_mask_SHIFT(rev))
#define ACPHY_pllLogenMaskCtrl1_logen_mimo_driver_mask_SHIFT(rev) 8
#define ACPHY_pllLogenMaskCtrl1_logen_mimo_driver_mask_MASK(rev)  (0x1 << ACPHY_pllLogenMaskCtrl1_logen_mimo_driver_mask_SHIFT(rev))
#define ACPHY_pllLogenMaskCtrl1_div5g_mask_SHIFT(rev)             9
#define ACPHY_pllLogenMaskCtrl1_div5g_mask_MASK(rev)              (0x1 << ACPHY_pllLogenMaskCtrl1_div5g_mask_SHIFT(rev))
#define ACPHY_pllLogenMaskCtrl1_logen_bias_mask_SHIFT(rev)        10
#define ACPHY_pllLogenMaskCtrl1_logen_bias_mask_MASK(rev)         (0x1 << ACPHY_pllLogenMaskCtrl1_logen_bias_mask_SHIFT(rev))

/* Register ACPHY_FemOutputOvrCtrl1 */
#define ACPHY_FemOutputOvrCtrl1(rev)                        (ACREV_GE(rev,40) ? 0x94b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x94b : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x94b : INVALID_ADDRESS)))))
#define ACPHY_FemOutputOvrCtrl1_femCtrlOutputOvr_SHIFT(rev) 0
#define ACPHY_FemOutputOvrCtrl1_femCtrlOutputOvr_MASK(rev)  (0x1 << ACPHY_FemOutputOvrCtrl1_femCtrlOutputOvr_SHIFT(rev))
#define ACPHY_FemOutputOvrCtrl1_femCtrlOutput_SHIFT(rev)    1
#define ACPHY_FemOutputOvrCtrl1_femCtrlOutput_MASK(rev)     (ACREV_GE(rev,40) ? (0x7ff << ACPHY_FemOutputOvrCtrl1_femCtrlOutput_SHIFT(rev)) : (0x3ff << ACPHY_FemOutputOvrCtrl1_femCtrlOutput_SHIFT(rev)))

/* Register ACPHY_RfctrlOverrideAfeDivCfg1 */
#define ACPHY_RfctrlOverrideAfeDivCfg1(rev)                              (ACREV_GE(rev,40) ? 0x94c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x94c : INVALID_ADDRESS)))
#define ACPHY_RfctrlOverrideAfeDivCfg1_afediv_dac_ovr_SHIFT(rev)         0
#define ACPHY_RfctrlOverrideAfeDivCfg1_afediv_dac_ovr_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideAfeDivCfg1_afediv_dac_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg1_afediv_adc_ovr_SHIFT(rev)         1
#define ACPHY_RfctrlOverrideAfeDivCfg1_afediv_adc_ovr_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideAfeDivCfg1_afediv_adc_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg1_afediv_lo_sel_ovr_SHIFT(rev)      2
#define ACPHY_RfctrlOverrideAfeDivCfg1_afediv_lo_sel_ovr_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideAfeDivCfg1_afediv_lo_sel_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg1_afediv_mimoclken_ovr_SHIFT(rev)   3
#define ACPHY_RfctrlOverrideAfeDivCfg1_afediv_mimoclken_ovr_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideAfeDivCfg1_afediv_mimoclken_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg1_afediv_progdiv_enl_ovr_SHIFT(rev) 4
#define ACPHY_RfctrlOverrideAfeDivCfg1_afediv_progdiv_enl_ovr_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideAfeDivCfg1_afediv_progdiv_enl_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg1_afediv_arst_SHIFT(rev)            5
#define ACPHY_RfctrlOverrideAfeDivCfg1_afediv_arst_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideAfeDivCfg1_afediv_arst_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg1_afediv_rst_en_SHIFT(rev)          6
#define ACPHY_RfctrlOverrideAfeDivCfg1_afediv_rst_en_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideAfeDivCfg1_afediv_rst_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg1_div5g_reset_SHIFT(rev)            7
#define ACPHY_RfctrlOverrideAfeDivCfg1_div5g_reset_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideAfeDivCfg1_div5g_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg1_div5g_pwrup_SHIFT(rev)            8
#define ACPHY_RfctrlOverrideAfeDivCfg1_div5g_pwrup_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideAfeDivCfg1_div5g_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg1_logen_mimo_pwrup_SHIFT(rev)       9
#define ACPHY_RfctrlOverrideAfeDivCfg1_logen_mimo_pwrup_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideAfeDivCfg1_logen_mimo_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg1_div2g_siso_pwrup_SHIFT(rev)       10
#define ACPHY_RfctrlOverrideAfeDivCfg1_div2g_siso_pwrup_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideAfeDivCfg1_div2g_siso_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg1_rxsiso_div_buf_SHIFT(rev)         11
#define ACPHY_RfctrlOverrideAfeDivCfg1_rxsiso_div_buf_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideAfeDivCfg1_rxsiso_div_buf_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg1_afediv_arst_val_SHIFT(rev)        12
#define ACPHY_RfctrlOverrideAfeDivCfg1_afediv_arst_val_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideAfeDivCfg1_afediv_arst_val_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg1_afediv_rst_en_val_SHIFT(rev)      13
#define ACPHY_RfctrlOverrideAfeDivCfg1_afediv_rst_en_val_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideAfeDivCfg1_afediv_rst_en_val_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg1_afediv_bias_rst_val_SHIFT(rev)    14
#define ACPHY_RfctrlOverrideAfeDivCfg1_afediv_bias_rst_val_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideAfeDivCfg1_afediv_bias_rst_val_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg1_afediv_bias_rst_SHIFT(rev)        15
#define ACPHY_RfctrlOverrideAfeDivCfg1_afediv_bias_rst_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideAfeDivCfg1_afediv_bias_rst_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg1_logen2g_detx2_en_SHIFT(rev)       10
#define ACPHY_RfctrlOverrideAfeDivCfg1_logen2g_detx2_en_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideAfeDivCfg1_logen2g_detx2_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg1_logen2g_detbuf_en_SHIFT(rev)      11
#define ACPHY_RfctrlOverrideAfeDivCfg1_logen2g_detbuf_en_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideAfeDivCfg1_logen2g_detbuf_en_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideETCfg1 */
#define ACPHY_RfctrlOverrideETCfg1(rev)                         (ACREV_GE(rev,40) ? 0x94d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x94d : INVALID_ADDRESS)))
#define ACPHY_RfctrlOverrideETCfg1_et_pwrup_SHIFT(rev)          0
#define ACPHY_RfctrlOverrideETCfg1_et_pwrup_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideETCfg1_et_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg1_et_dac_pwrup_SHIFT(rev)      1
#define ACPHY_RfctrlOverrideETCfg1_et_dac_pwrup_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideETCfg1_et_dac_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg1_etdac_diode_pwrup_SHIFT(rev) 2
#define ACPHY_RfctrlOverrideETCfg1_etdac_diode_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideETCfg1_etdac_diode_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg1_lpf_et_pu_SHIFT(rev)         3
#define ACPHY_RfctrlOverrideETCfg1_lpf_et_pu_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideETCfg1_lpf_et_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg1_lpf_et_bq_pu_SHIFT(rev)      4
#define ACPHY_RfctrlOverrideETCfg1_lpf_et_bq_pu_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideETCfg1_lpf_et_bq_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg1_et_ldo_pwrup_SHIFT(rev)      5
#define ACPHY_RfctrlOverrideETCfg1_et_ldo_pwrup_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideETCfg1_et_ldo_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg1_et_mod_ctrl_SHIFT(rev)       6
#define ACPHY_RfctrlOverrideETCfg1_et_mod_ctrl_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideETCfg1_et_mod_ctrl_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg1_et_casc_predrv_SHIFT(rev)    7
#define ACPHY_RfctrlOverrideETCfg1_et_casc_predrv_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideETCfg1_et_casc_predrv_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg1_et_linreg_predrv_SHIFT(rev)  8
#define ACPHY_RfctrlOverrideETCfg1_et_linreg_predrv_MASK(rev)   (0x1 << ACPHY_RfctrlOverrideETCfg1_et_linreg_predrv_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg1_txgm_ab_SHIFT(rev)           9
#define ACPHY_RfctrlOverrideETCfg1_txgm_ab_MASK(rev)            (0x1 << ACPHY_RfctrlOverrideETCfg1_txgm_ab_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg1_gmab_rctrl_SHIFT(rev)        10
#define ACPHY_RfctrlOverrideETCfg1_gmab_rctrl_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideETCfg1_gmab_rctrl_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg1_pa2g_bias_bw_SHIFT(rev)      11
#define ACPHY_RfctrlOverrideETCfg1_pa2g_bias_bw_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideETCfg1_pa2g_bias_bw_SHIFT(rev))

/* Register ACPHY_AfeClkDivOverrideCtrl28nm1 */
#define ACPHY_AfeClkDivOverrideCtrl28nm1(rev)                          (ACREV_GE(rev,40) ? 0x94e : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x94e : INVALID_ADDRESS)))
#define ACPHY_AfeClkDivOverrideCtrl28nm1_afediv_dac_val_SHIFT(rev)     0
#define ACPHY_AfeClkDivOverrideCtrl28nm1_afediv_dac_val_MASK(rev)      (0x3f << ACPHY_AfeClkDivOverrideCtrl28nm1_afediv_dac_val_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrl28nm1_afediv_adc_val_SHIFT(rev)     6
#define ACPHY_AfeClkDivOverrideCtrl28nm1_afediv_adc_val_MASK(rev)      (0x3f << ACPHY_AfeClkDivOverrideCtrl28nm1_afediv_adc_val_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrl28nm1_afediv_mimoclk_en_SHIFT(rev)  12
#define ACPHY_AfeClkDivOverrideCtrl28nm1_afediv_mimoclk_en_MASK(rev)   (0x1 << ACPHY_AfeClkDivOverrideCtrl28nm1_afediv_mimoclk_en_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrl28nm1_afediv_lo_sel_SHIFT(rev)      13
#define ACPHY_AfeClkDivOverrideCtrl28nm1_afediv_lo_sel_MASK(rev)       (0x1 << ACPHY_AfeClkDivOverrideCtrl28nm1_afediv_lo_sel_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrl28nm1_afediv_progdiv_enl_SHIFT(rev) 14
#define ACPHY_AfeClkDivOverrideCtrl28nm1_afediv_progdiv_enl_MASK(rev)  (0x1 << ACPHY_AfeClkDivOverrideCtrl28nm1_afediv_progdiv_enl_SHIFT(rev))

/* Register ACPHY_LogenOverrideCtrl28nm1 */
#define ACPHY_LogenOverrideCtrl28nm1(rev)                         (ACREV_GE(rev,40) ? 0x94f : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x94f : INVALID_ADDRESS)))
#define ACPHY_LogenOverrideCtrl28nm1_div5g_reset_SHIFT(rev)       0
#define ACPHY_LogenOverrideCtrl28nm1_div5g_reset_MASK(rev)        (0x1 << ACPHY_LogenOverrideCtrl28nm1_div5g_reset_SHIFT(rev))
#define ACPHY_LogenOverrideCtrl28nm1_div5g_pwrup_SHIFT(rev)       1
#define ACPHY_LogenOverrideCtrl28nm1_div5g_pwrup_MASK(rev)        (0x1 << ACPHY_LogenOverrideCtrl28nm1_div5g_pwrup_SHIFT(rev))
#define ACPHY_LogenOverrideCtrl28nm1_logen_mimo_pwrup_SHIFT(rev)  2
#define ACPHY_LogenOverrideCtrl28nm1_logen_mimo_pwrup_MASK(rev)   (0x1 << ACPHY_LogenOverrideCtrl28nm1_logen_mimo_pwrup_SHIFT(rev))
#define ACPHY_LogenOverrideCtrl28nm1_div2g_siso_pwrup_SHIFT(rev)  3
#define ACPHY_LogenOverrideCtrl28nm1_div2g_siso_pwrup_MASK(rev)   (0x1 << ACPHY_LogenOverrideCtrl28nm1_div2g_siso_pwrup_SHIFT(rev))
#define ACPHY_LogenOverrideCtrl28nm1_rxsiso_div_buf_SHIFT(rev)    4
#define ACPHY_LogenOverrideCtrl28nm1_rxsiso_div_buf_MASK(rev)     (0x1 << ACPHY_LogenOverrideCtrl28nm1_rxsiso_div_buf_SHIFT(rev))
#define ACPHY_LogenOverrideCtrl28nm1_txgm_ab_SHIFT(rev)           5
#define ACPHY_LogenOverrideCtrl28nm1_txgm_ab_MASK(rev)            (0x1 << ACPHY_LogenOverrideCtrl28nm1_txgm_ab_SHIFT(rev))
#define ACPHY_LogenOverrideCtrl28nm1_gmab_rctrl_SHIFT(rev)        6
#define ACPHY_LogenOverrideCtrl28nm1_gmab_rctrl_MASK(rev)         (0xf << ACPHY_LogenOverrideCtrl28nm1_gmab_rctrl_SHIFT(rev))
#define ACPHY_LogenOverrideCtrl28nm1_pa2g_bias_bw_SHIFT(rev)      10
#define ACPHY_LogenOverrideCtrl28nm1_pa2g_bias_bw_MASK(rev)       (0x7 << ACPHY_LogenOverrideCtrl28nm1_pa2g_bias_bw_SHIFT(rev))
#define ACPHY_LogenOverrideCtrl28nm1_logen2g_detx2_en_SHIFT(rev)  3
#define ACPHY_LogenOverrideCtrl28nm1_logen2g_detx2_en_MASK(rev)   (0x1 << ACPHY_LogenOverrideCtrl28nm1_logen2g_detx2_en_SHIFT(rev))
#define ACPHY_LogenOverrideCtrl28nm1_logen2g_detbuf_en_SHIFT(rev) 4
#define ACPHY_LogenOverrideCtrl28nm1_logen2g_detbuf_en_MASK(rev)  (0x1 << ACPHY_LogenOverrideCtrl28nm1_logen2g_detbuf_en_SHIFT(rev))

/* Register ACPHY_AfectrlOverride1 */
#define ACPHY_AfectrlOverride1(rev)                               (ACREV_GE(rev,40) ? 0x950 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x950 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x950 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x950 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x950 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x950 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x950 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x950 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x950 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x950))))))))))))))))))
#define ACPHY_AfectrlOverride1_adc_pd_SHIFT(rev)                  0
#define ACPHY_AfectrlOverride1_adc_pd_MASK(rev)                   (0x1 << ACPHY_AfectrlOverride1_adc_pd_SHIFT(rev))
#define ACPHY_AfectrlOverride1_dac_pd_SHIFT(rev)                  1
#define ACPHY_AfectrlOverride1_dac_pd_MASK(rev)                   (0x1 << ACPHY_AfectrlOverride1_dac_pd_SHIFT(rev))
#define ACPHY_AfectrlOverride1_tssi_pu_ovr_SHIFT(rev)             4
#define ACPHY_AfectrlOverride1_tssi_pu_ovr_MASK(rev)              (0x1 << ACPHY_AfectrlOverride1_tssi_pu_ovr_SHIFT(rev))
#define ACPHY_AfectrlOverride1_amux_sel_port_ovr_SHIFT(rev)       5
#define ACPHY_AfectrlOverride1_amux_sel_port_ovr_MASK(rev)        (0x1 << ACPHY_AfectrlOverride1_amux_sel_port_ovr_SHIFT(rev))
#define ACPHY_AfectrlOverride1_iqadc_clk_div_ratio_ovr_SHIFT(rev) 6
#define ACPHY_AfectrlOverride1_iqadc_clk_div_ratio_ovr_MASK(rev)  (0x1 << ACPHY_AfectrlOverride1_iqadc_clk_div_ratio_ovr_SHIFT(rev))
#define ACPHY_AfectrlOverride1_aux_en_ovr_SHIFT(rev)              7
#define ACPHY_AfectrlOverride1_aux_en_ovr_MASK(rev)               (0x1 << ACPHY_AfectrlOverride1_aux_en_ovr_SHIFT(rev))
#define ACPHY_AfectrlOverride1_reset_dac_SHIFT(rev)               2
#define ACPHY_AfectrlOverride1_reset_dac_MASK(rev)                (0x1 << ACPHY_AfectrlOverride1_reset_dac_SHIFT(rev))

/* Register ACPHY_AfectrlCore11 */
#define ACPHY_AfectrlCore11(rev)                 (ACREV_GE(rev,40) ? 0x951 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x951 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x951 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x951 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x951 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x951 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x951 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x951 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x951 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x951))))))))))))))))))
#define ACPHY_AfectrlCore11_adc_pd_SHIFT(rev)    0
#define ACPHY_AfectrlCore11_adc_pd_MASK(rev)     (0x3f << ACPHY_AfectrlCore11_adc_pd_SHIFT(rev))
#define ACPHY_AfectrlCore11_dac_pd_SHIFT(rev)    6
#define ACPHY_AfectrlCore11_dac_pd_MASK(rev)     (0x1 << ACPHY_AfectrlCore11_dac_pd_SHIFT(rev))
#define ACPHY_AfectrlCore11_reset_dac_SHIFT(rev) 7
#define ACPHY_AfectrlCore11_reset_dac_MASK(rev)  (0x1 << ACPHY_AfectrlCore11_reset_dac_SHIFT(rev))

/* Register ACPHY_AfectrlCore21 */
#define ACPHY_AfectrlCore21(rev)                                   (ACREV_GE(rev,40) ? 0x952 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x952 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x952 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x952 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x952 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x952 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x952 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x952 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x952 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x952))))))))))))))))))
#define ACPHY_AfectrlCore21_tssi_pu_ovr_val_SHIFT(rev)             0
#define ACPHY_AfectrlCore21_tssi_pu_ovr_val_MASK(rev)              (0x1 << ACPHY_AfectrlCore21_tssi_pu_ovr_val_SHIFT(rev))
#define ACPHY_AfectrlCore21_amux_sel_port_ovr_val_SHIFT(rev)       1
#define ACPHY_AfectrlCore21_amux_sel_port_ovr_val_MASK(rev)        (0x7 << ACPHY_AfectrlCore21_amux_sel_port_ovr_val_SHIFT(rev))
#define ACPHY_AfectrlCore21_iqadc_clk_div_ratio_ovr_val_SHIFT(rev) 4
#define ACPHY_AfectrlCore21_iqadc_clk_div_ratio_ovr_val_MASK(rev)  (0x1 << ACPHY_AfectrlCore21_iqadc_clk_div_ratio_ovr_val_SHIFT(rev))
#define ACPHY_AfectrlCore21_aux_en_val_SHIFT(rev)                  5
#define ACPHY_AfectrlCore21_aux_en_val_MASK(rev)                   (0x1 << ACPHY_AfectrlCore21_aux_en_val_SHIFT(rev))

/* Register ACPHY_AfectrlCoreAux1 */
#define ACPHY_AfectrlCoreAux1(rev)                              (ACREV_GE(rev,40) ? 0x953 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x953 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x953 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x953 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x953 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x953 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x953 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x953 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x953 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x953))))))))))))))))))
#define ACPHY_AfectrlCoreAux1_tssi_pu_tx_SHIFT(rev)             0
#define ACPHY_AfectrlCoreAux1_tssi_pu_tx_MASK(rev)              (0x1 << ACPHY_AfectrlCoreAux1_tssi_pu_tx_SHIFT(rev))
#define ACPHY_AfectrlCoreAux1_amux_sel_port_tx_SHIFT(rev)       1
#define ACPHY_AfectrlCoreAux1_amux_sel_port_tx_MASK(rev)        (0x7 << ACPHY_AfectrlCoreAux1_amux_sel_port_tx_SHIFT(rev))
#define ACPHY_AfectrlCoreAux1_tssi_pu_rx_SHIFT(rev)             4
#define ACPHY_AfectrlCoreAux1_tssi_pu_rx_MASK(rev)              (0x1 << ACPHY_AfectrlCoreAux1_tssi_pu_rx_SHIFT(rev))
#define ACPHY_AfectrlCoreAux1_amux_sel_port_rx_SHIFT(rev)       5
#define ACPHY_AfectrlCoreAux1_amux_sel_port_rx_MASK(rev)        (0x7 << ACPHY_AfectrlCoreAux1_amux_sel_port_rx_SHIFT(rev))
#define ACPHY_AfectrlCoreAux1_iqadc_clk_div_ratio_tx_SHIFT(rev) 8
#define ACPHY_AfectrlCoreAux1_iqadc_clk_div_ratio_tx_MASK(rev)  (0x1 << ACPHY_AfectrlCoreAux1_iqadc_clk_div_ratio_tx_SHIFT(rev))
#define ACPHY_AfectrlCoreAux1_iqadc_clk_div_ratio_rx_SHIFT(rev) 9
#define ACPHY_AfectrlCoreAux1_iqadc_clk_div_ratio_rx_MASK(rev)  (0x1 << ACPHY_AfectrlCoreAux1_iqadc_clk_div_ratio_rx_SHIFT(rev))
#define ACPHY_AfectrlCoreAux1_aux_en_rx_val_SHIFT(rev)          10
#define ACPHY_AfectrlCoreAux1_aux_en_rx_val_MASK(rev)           (0x1 << ACPHY_AfectrlCoreAux1_aux_en_rx_val_SHIFT(rev))
#define ACPHY_AfectrlCoreAux1_aux_en_tx_val_SHIFT(rev)          11
#define ACPHY_AfectrlCoreAux1_aux_en_tx_val_MASK(rev)           (0x1 << ACPHY_AfectrlCoreAux1_aux_en_tx_val_SHIFT(rev))

/* Register ACPHY_dccal_control_161 */
#define ACPHY_dccal_control_161(rev)                              (ACREV_GE(rev,40) ? 0x954 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x954 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x954 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x954 : INVALID_ADDRESS)))))))
#define ACPHY_dccal_control_161_override_idac_cal_done_SHIFT(rev) 0
#define ACPHY_dccal_control_161_override_idac_cal_done_MASK(rev)  (0x1 << ACPHY_dccal_control_161_override_idac_cal_done_SHIFT(rev))
#define ACPHY_dccal_control_161_dcoe_zero_idac_SHIFT(rev)         1
#define ACPHY_dccal_control_161_dcoe_zero_idac_MASK(rev)          (0x1 << ACPHY_dccal_control_161_dcoe_zero_idac_SHIFT(rev))
#define ACPHY_dccal_control_161_idact_enable_SHIFT(rev)           2
#define ACPHY_dccal_control_161_idact_enable_MASK(rev)            (0x1 << ACPHY_dccal_control_161_idact_enable_SHIFT(rev))
#define ACPHY_dccal_control_161_idact_bypass_SHIFT(rev)           3
#define ACPHY_dccal_control_161_idact_bypass_MASK(rev)            (0x1 << ACPHY_dccal_control_161_idact_bypass_SHIFT(rev))
#define ACPHY_dccal_control_161_dcoe_bypass_SHIFT(rev)            4
#define ACPHY_dccal_control_161_dcoe_bypass_MASK(rev)             (0x1 << ACPHY_dccal_control_161_dcoe_bypass_SHIFT(rev))
#define ACPHY_dccal_control_161_idacc_ppkt_reinit_SHIFT(rev)      13
#define ACPHY_dccal_control_161_idacc_ppkt_reinit_MASK(rev)       (0x1 << ACPHY_dccal_control_161_idacc_ppkt_reinit_SHIFT(rev))

/* Register ACPHY_dccal_control_171 */
#define ACPHY_dccal_control_171(rev)                             (ACREV_GE(rev,40) ? 0x955 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x955 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x955 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x955 : INVALID_ADDRESS)))))))
#define ACPHY_dccal_control_171_dcctrigger_wait_cinit_SHIFT(rev) 0
#define ACPHY_dccal_control_171_dcctrigger_wait_cinit_MASK(rev)  (0xfff << ACPHY_dccal_control_171_dcctrigger_wait_cinit_SHIFT(rev))

/* Register ACPHY_dccal_control_181 */
#define ACPHY_dccal_control_181(rev)                            (ACREV_GE(rev,40) ? 0x956 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x956 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x956 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x956 : INVALID_ADDRESS)))))))
#define ACPHY_dccal_control_181_farrow_blankctr_init_SHIFT(rev) 0
#define ACPHY_dccal_control_181_farrow_blankctr_init_MASK(rev)  (0xff << ACPHY_dccal_control_181_farrow_blankctr_init_SHIFT(rev))
#define ACPHY_dccal_control_181_idacc_tx2rx_only_SHIFT(rev)     8
#define ACPHY_dccal_control_181_idacc_tx2rx_only_MASK(rev)      (0x1 << ACPHY_dccal_control_181_idacc_tx2rx_only_SHIFT(rev))

/* Register ACPHY_dccal_control_191 */
#define ACPHY_dccal_control_191(rev)                                (ACREV_GE(rev,40) ? 0x957 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x957 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x957 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x957 : INVALID_ADDRESS)))))))
#define ACPHY_dccal_control_191_dcoe_start_done_clear_SHIFT(rev)    0
#define ACPHY_dccal_control_191_dcoe_start_done_clear_MASK(rev)     (0x1 << ACPHY_dccal_control_191_dcoe_start_done_clear_SHIFT(rev))
#define ACPHY_dccal_control_191_idacc_start_done_clear_SHIFT(rev)   1
#define ACPHY_dccal_control_191_idacc_start_done_clear_MASK(rev)    (0x1 << ACPHY_dccal_control_191_idacc_start_done_clear_SHIFT(rev))
#define ACPHY_dccal_control_191_dcoe_done_SHIFT(rev)                2
#define ACPHY_dccal_control_191_dcoe_done_MASK(rev)                 (0xfff << ACPHY_dccal_control_191_dcoe_done_SHIFT(rev))
#define ACPHY_dccal_control_191_clear_override_dcoe_done_SHIFT(rev) 14
#define ACPHY_dccal_control_191_clear_override_dcoe_done_MASK(rev)  (0x1 << ACPHY_dccal_control_191_clear_override_dcoe_done_SHIFT(rev))

/* Register ACPHY_dccal_control_201 */
#define ACPHY_dccal_control_201(rev)                                    (ACREV_GE(rev,40) ? 0x958 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x958 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x958 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x958 : INVALID_ADDRESS)))))))
#define ACPHY_dccal_control_201_clear_override_idac_cal_done_SHIFT(rev) 0
#define ACPHY_dccal_control_201_clear_override_idac_cal_done_MASK(rev)  (0x1 << ACPHY_dccal_control_201_clear_override_idac_cal_done_SHIFT(rev))
#define ACPHY_dccal_control_201_dcoe_on_SHIFT(rev)                      1
#define ACPHY_dccal_control_201_dcoe_on_MASK(rev)                       (0x1 << ACPHY_dccal_control_201_dcoe_on_SHIFT(rev))
#define ACPHY_dccal_control_201_idacc_on_SHIFT(rev)                     2
#define ACPHY_dccal_control_201_idacc_on_MASK(rev)                      (0x1 << ACPHY_dccal_control_201_idacc_on_SHIFT(rev))
#define ACPHY_dccal_control_201_idact_on_SHIFT(rev)                     3
#define ACPHY_dccal_control_201_idact_on_MASK(rev)                      (0x1 << ACPHY_dccal_control_201_idact_on_SHIFT(rev))

/* Register ACPHY_dccal_control_211 */
#define ACPHY_dccal_control_211(rev)                       (ACREV_GE(rev,40) ? 0x959 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x959 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x97a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x959 : INVALID_ADDRESS)))))))
#define ACPHY_dccal_control_211_idac_cal_done_0_SHIFT(rev) 0
#define ACPHY_dccal_control_211_idac_cal_done_0_MASK(rev)  (0xffff << ACPHY_dccal_control_211_idac_cal_done_0_SHIFT(rev))

/* Register ACPHY_dccal_control_221 */
#define ACPHY_dccal_control_221(rev)                          (ACREV_GE(rev,40) ? 0x95a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x95a : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x97b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x95a : INVALID_ADDRESS)))))))
#define ACPHY_dccal_control_221_idac_cal_done_1_SHIFT(rev)    0
#define ACPHY_dccal_control_221_idac_cal_done_1_MASK(rev)     (0xff << ACPHY_dccal_control_221_idac_cal_done_1_SHIFT(rev))
#define ACPHY_dccal_control_221_ld_idac_cal_done_1_SHIFT(rev) 8
#define ACPHY_dccal_control_221_ld_idac_cal_done_1_MASK(rev)  (0xff << ACPHY_dccal_control_221_ld_idac_cal_done_1_SHIFT(rev))

/* Register ACPHY_dccal_control_231 */
#define ACPHY_dccal_control_231(rev)                          (ACREV_GE(rev,40) ? 0x95b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x95b : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x97c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x95b : INVALID_ADDRESS)))))))
#define ACPHY_dccal_control_231_ld_idac_cal_done_0_SHIFT(rev) 0
#define ACPHY_dccal_control_231_ld_idac_cal_done_0_MASK(rev)  (0xffff << ACPHY_dccal_control_231_ld_idac_cal_done_0_SHIFT(rev))

/* Register ACPHY_dccal_control_291 */
#define ACPHY_dccal_control_291(rev)                             (ACREV_GE(rev,40) ? 0x95c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x95c : INVALID_ADDRESS)))
#define ACPHY_dccal_control_291_dcc_forced_mode_SHIFT(rev)       0
#define ACPHY_dccal_control_291_dcc_forced_mode_MASK(rev)        (0x1 << ACPHY_dccal_control_291_dcc_forced_mode_SHIFT(rev))
#define ACPHY_dccal_control_291_dcc_forced_dcoe_val_i_SHIFT(rev) 1
#define ACPHY_dccal_control_291_dcc_forced_dcoe_val_i_MASK(rev)  (0x3ff << ACPHY_dccal_control_291_dcc_forced_dcoe_val_i_SHIFT(rev))

/* Register ACPHY_dccal_control_301 */
#define ACPHY_dccal_control_301(rev)                             (ACREV_GE(rev,40) ? 0x95d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x95d : INVALID_ADDRESS)))
#define ACPHY_dccal_control_301_dcc_forced_dcoe_val_q_SHIFT(rev) 0
#define ACPHY_dccal_control_301_dcc_forced_dcoe_val_q_MASK(rev)  (0x3ff << ACPHY_dccal_control_301_dcc_forced_dcoe_val_q_SHIFT(rev))

/* Register ACPHY_dccal_control_311 */
#define ACPHY_dccal_control_311(rev)                              (ACREV_GE(rev,40) ? 0x95e : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x95e : INVALID_ADDRESS)))
#define ACPHY_dccal_control_311_dcc_forced_idacc_val_i_SHIFT(rev) 0
#define ACPHY_dccal_control_311_dcc_forced_idacc_val_i_MASK(rev)  (0x1ff << ACPHY_dccal_control_311_dcc_forced_idacc_val_i_SHIFT(rev))

/* Register ACPHY_dccal_control_321 */
#define ACPHY_dccal_control_321(rev)                              (ACREV_GE(rev,40) ? 0x95f : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x95f : INVALID_ADDRESS)))
#define ACPHY_dccal_control_321_dcc_forced_idacc_val_q_SHIFT(rev) 0
#define ACPHY_dccal_control_321_dcc_forced_idacc_val_q_MASK(rev)  (0x1ff << ACPHY_dccal_control_321_dcc_forced_idacc_val_q_SHIFT(rev))

/* Register ACPHY_OCL_EnergyMinTh20_core1 */
#define ACPHY_OCL_EnergyMinTh20_core1(rev)                                     (ACREV_GE(rev,40) ? 0x960 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x960 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x960 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x960 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x960 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x960 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x960 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x960 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x960 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x960))))))))))))))))))
#define ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_min_th20_SHIFT(rev)    0
#define ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_min_th20_MASK(rev)     (0x3ff << ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_min_th20_SHIFT(rev))
#define ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_cck_aci_cond_en20_SHIFT(rev) 10
#define ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_cck_aci_cond_en20_MASK(rev) (0x1 << ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_cck_aci_cond_en20_SHIFT(rev))
#define ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_aci_cond_en20_SHIFT(rev) 11
#define ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_aci_cond_en20_MASK(rev) (0x1 << ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_aci_cond_en20_SHIFT(rev))

/* Register ACPHY_OCL_EnergyMinTh40_core1 */
#define ACPHY_OCL_EnergyMinTh40_core1(rev)                                     (ACREV_GE(rev,40) ? 0x961 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x961 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x961 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x961 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x961 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x961 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x961 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x961 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x961 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x961))))))))))))))))))
#define ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_min_th40_SHIFT(rev)    0
#define ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_min_th40_MASK(rev)     (0x3ff << ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_min_th40_SHIFT(rev))
#define ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_cck_aci_cond_en40_SHIFT(rev) 10
#define ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_cck_aci_cond_en40_MASK(rev) (0x1 << ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_cck_aci_cond_en40_SHIFT(rev))
#define ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_aci_cond_en40_SHIFT(rev) 11
#define ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_aci_cond_en40_MASK(rev) (0x1 << ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_aci_cond_en40_SHIFT(rev))

/* Register ACPHY_OCL_EnergyMinTh80_core1 */
#define ACPHY_OCL_EnergyMinTh80_core1(rev)                                     (ACREV_GE(rev,40) ? 0x962 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x962 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x962 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x962 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x962 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x962 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x962 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x962 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x962 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x962))))))))))))))))))
#define ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_min_th80_SHIFT(rev)    0
#define ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_min_th80_MASK(rev)     (0x3ff << ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_min_th80_SHIFT(rev))
#define ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_cck_aci_cond_en80_SHIFT(rev) 10
#define ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_cck_aci_cond_en80_MASK(rev) (0x1 << ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_cck_aci_cond_en80_SHIFT(rev))
#define ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_aci_cond_en80_SHIFT(rev) 11
#define ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_aci_cond_en80_MASK(rev) (0x1 << ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_aci_cond_en80_SHIFT(rev))

/* Register ACPHY_OCL_EnergyMaxTh20_core1 */
#define ACPHY_OCL_EnergyMaxTh20_core1(rev)                                  (ACREV_GE(rev,40) ? 0x963 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x963 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x963 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x963 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x963 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x963 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x963 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x963 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x963 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x963))))))))))))))))))
#define ACPHY_OCL_EnergyMaxTh20_core1_ocl_energy_detect_max_th20_SHIFT(rev) 0
#define ACPHY_OCL_EnergyMaxTh20_core1_ocl_energy_detect_max_th20_MASK(rev)  (0x3ff << ACPHY_OCL_EnergyMaxTh20_core1_ocl_energy_detect_max_th20_SHIFT(rev))

/* Register ACPHY_OCL_EnergyMaxTh40_core1 */
#define ACPHY_OCL_EnergyMaxTh40_core1(rev)                                  (ACREV_GE(rev,40) ? 0x964 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x964 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x964 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x964 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x964 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x964 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x964 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x964 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x964 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x964))))))))))))))))))
#define ACPHY_OCL_EnergyMaxTh40_core1_ocl_energy_detect_max_th40_SHIFT(rev) 0
#define ACPHY_OCL_EnergyMaxTh40_core1_ocl_energy_detect_max_th40_MASK(rev)  (0x3ff << ACPHY_OCL_EnergyMaxTh40_core1_ocl_energy_detect_max_th40_SHIFT(rev))

/* Register ACPHY_OCL_EnergyMaxTh80_core1 */
#define ACPHY_OCL_EnergyMaxTh80_core1(rev)                                  (ACREV_GE(rev,40) ? 0x965 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x965 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x965 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x965 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x965 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x965 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x965 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x965 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x965 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x965))))))))))))))))))
#define ACPHY_OCL_EnergyMaxTh80_core1_ocl_energy_detect_max_th80_SHIFT(rev) 0
#define ACPHY_OCL_EnergyMaxTh80_core1_ocl_energy_detect_max_th80_MASK(rev)  (0x3ff << ACPHY_OCL_EnergyMaxTh80_core1_ocl_energy_detect_max_th80_SHIFT(rev))

/* Register ACPHY_OCL_WakeOnDetect_Backoff1 */
#define ACPHY_OCL_WakeOnDetect_Backoff1(rev)                                (ACREV_GE(rev,40) ? 0x966 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x966 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x966 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x966 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x966 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x966 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x966 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x966 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x966 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x966))))))))))))))))))
#define ACPHY_OCL_WakeOnDetect_Backoff1_ocl_cck_gain_backoff_db_SHIFT(rev)  0
#define ACPHY_OCL_WakeOnDetect_Backoff1_ocl_cck_gain_backoff_db_MASK(rev)   (0xff << ACPHY_OCL_WakeOnDetect_Backoff1_ocl_cck_gain_backoff_db_SHIFT(rev))
#define ACPHY_OCL_WakeOnDetect_Backoff1_ocl_ofdm_gain_backoff_db_SHIFT(rev) 8
#define ACPHY_OCL_WakeOnDetect_Backoff1_ocl_ofdm_gain_backoff_db_MASK(rev)  (0xff << ACPHY_OCL_WakeOnDetect_Backoff1_ocl_ofdm_gain_backoff_db_SHIFT(rev))

/* Register ACPHY_OCL_Afe_pu_ctrl1 */
#define ACPHY_OCL_Afe_pu_ctrl1(rev)                                 (ACREV_GE(rev,40) ? 0x967 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x967 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x967 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x967 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x967 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x967 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x967 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x967 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x967 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x967))))))))))))))))))
#define ACPHY_OCL_Afe_pu_ctrl1_adc_pu_basedOn_rf_rxpu_SHIFT(rev)    0
#define ACPHY_OCL_Afe_pu_ctrl1_adc_pu_basedOn_rf_rxpu_MASK(rev)     (0x1 << ACPHY_OCL_Afe_pu_ctrl1_adc_pu_basedOn_rf_rxpu_SHIFT(rev))
#define ACPHY_OCL_Afe_pu_ctrl1_Auxadc_pu_basedOn_rf_rxpu_SHIFT(rev) 1
#define ACPHY_OCL_Afe_pu_ctrl1_Auxadc_pu_basedOn_rf_rxpu_MASK(rev)  (0x1 << ACPHY_OCL_Afe_pu_ctrl1_Auxadc_pu_basedOn_rf_rxpu_SHIFT(rev))

/* Register ACPHY_OCL_Ant_weights_Adj_offset1 */
#define ACPHY_OCL_Ant_weights_Adj_offset1(rev)                              (ACREV_GE(rev,40) ? 0x968 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x968 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x968 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x968 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x968 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x968 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x968 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x968 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x968 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x968))))))))))))))))))
#define ACPHY_OCL_Ant_weights_Adj_offset1_ant_weights_adj_offset_SHIFT(rev) 0
#define ACPHY_OCL_Ant_weights_Adj_offset1_ant_weights_adj_offset_MASK(rev)  (0x1ff << ACPHY_OCL_Ant_weights_Adj_offset1_ant_weights_adj_offset_SHIFT(rev))

/* Register ACPHY_ocl_rx_AntConfig1 */
#define ACPHY_ocl_rx_AntConfig1(rev)                                  (ACREV_GE(rev,40) ? 0x969 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x969 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x969 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x969 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x969 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x969 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x969 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x969 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x969 : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_ocl_rx_AntConfig1_rx_antConfig_core_active_SHIFT(rev)   0
#define ACPHY_ocl_rx_AntConfig1_rx_antConfig_core_active_MASK(rev)    (0x1 << ACPHY_ocl_rx_AntConfig1_rx_antConfig_core_active_SHIFT(rev))
#define ACPHY_ocl_rx_AntConfig1_rx_antConfig_core_inactive_SHIFT(rev) 1
#define ACPHY_ocl_rx_AntConfig1_rx_antConfig_core_inactive_MASK(rev)  (0x1 << ACPHY_ocl_rx_AntConfig1_rx_antConfig_core_inactive_SHIFT(rev))
#define ACPHY_ocl_rx_AntConfig1_ocl_rx_antConfig_sel_SHIFT(rev)       2
#define ACPHY_ocl_rx_AntConfig1_ocl_rx_antConfig_sel_MASK(rev)        (0x1 << ACPHY_ocl_rx_AntConfig1_ocl_rx_antConfig_sel_SHIFT(rev))

/* Register ACPHY_lte_canceler_common1 */
#define ACPHY_lte_canceler_common1(rev)                                        (ACREV_GE(rev,40) ? 0x96a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x96a : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_common1_lte_canceler_insert_point_sel1_SHIFT(rev)   15
#define ACPHY_lte_canceler_common1_lte_canceler_insert_point_sel1_MASK(rev)    (0x1 << ACPHY_lte_canceler_common1_lte_canceler_insert_point_sel1_SHIFT(rev))
#define ACPHY_lte_canceler_common1_lte_canceler_num_non_causal_taps1_SHIFT(rev) 10
#define ACPHY_lte_canceler_common1_lte_canceler_num_non_causal_taps1_MASK(rev) (0x1f << ACPHY_lte_canceler_common1_lte_canceler_num_non_causal_taps1_SHIFT(rev))
#define ACPHY_lte_canceler_common1_lte_canceler_final_output_shift1_SHIFT(rev) 6
#define ACPHY_lte_canceler_common1_lte_canceler_final_output_shift1_MASK(rev)  (0xf << ACPHY_lte_canceler_common1_lte_canceler_final_output_shift1_SHIFT(rev))
#define ACPHY_lte_canceler_common1_lte_canceler_zero_out_AGC1_SHIFT(rev)       5
#define ACPHY_lte_canceler_common1_lte_canceler_zero_out_AGC1_MASK(rev)        (0x1 << ACPHY_lte_canceler_common1_lte_canceler_zero_out_AGC1_SHIFT(rev))
#define ACPHY_lte_canceler_common1_lte_canceler_zero_out_frontend1_SHIFT(rev)  4
#define ACPHY_lte_canceler_common1_lte_canceler_zero_out_frontend1_MASK(rev)   (0x1 << ACPHY_lte_canceler_common1_lte_canceler_zero_out_frontend1_SHIFT(rev))
#define ACPHY_lte_canceler_common1_lte_canceler_operation_mode1_SHIFT(rev)     2
#define ACPHY_lte_canceler_common1_lte_canceler_operation_mode1_MASK(rev)      (0x3 << ACPHY_lte_canceler_common1_lte_canceler_operation_mode1_SHIFT(rev))
#define ACPHY_lte_canceler_common1_use_filter_coef_from_phyreg1_SHIFT(rev)     1
#define ACPHY_lte_canceler_common1_use_filter_coef_from_phyreg1_MASK(rev)      (0x1 << ACPHY_lte_canceler_common1_use_filter_coef_from_phyreg1_SHIFT(rev))
#define ACPHY_lte_canceler_common1_lte_canceler_en1_SHIFT(rev)                 0
#define ACPHY_lte_canceler_common1_lte_canceler_en1_MASK(rev)                  (0x1 << ACPHY_lte_canceler_common1_lte_canceler_en1_SHIFT(rev))

/* Register ACPHY_lte_canceler_commonB1 */
#define ACPHY_lte_canceler_commonB1(rev)                                       (ACREV_GE(rev,40) ? 0x96b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x96b : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_commonB1_lte_canceler_use_coef_mem_data_at_reset1_SHIFT(rev) 1
#define ACPHY_lte_canceler_commonB1_lte_canceler_use_coef_mem_data_at_reset1_MASK(rev) (0x1 << ACPHY_lte_canceler_commonB1_lte_canceler_use_coef_mem_data_at_reset1_SHIFT(rev))
#define ACPHY_lte_canceler_commonB1_lte_canceler_sample_capture_en1_SHIFT(rev) 0
#define ACPHY_lte_canceler_commonB1_lte_canceler_sample_capture_en1_MASK(rev)  (0x1 << ACPHY_lte_canceler_commonB1_lte_canceler_sample_capture_en1_SHIFT(rev))

/* Register ACPHY_lte_estimator_controlA1 */
#define ACPHY_lte_estimator_controlA1(rev)                             (ACREV_GE(rev,40) ? 0x96c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x96c : INVALID_ADDRESS)))
#define ACPHY_lte_estimator_controlA1_use_forced_tbl_index1_SHIFT(rev) 9
#define ACPHY_lte_estimator_controlA1_use_forced_tbl_index1_MASK(rev)  (0x1 << ACPHY_lte_estimator_controlA1_use_forced_tbl_index1_SHIFT(rev))
#define ACPHY_lte_estimator_controlA1_forced_tbl_index_val1_SHIFT(rev) 2
#define ACPHY_lte_estimator_controlA1_forced_tbl_index_val1_MASK(rev)  (0x7f << ACPHY_lte_estimator_controlA1_forced_tbl_index_val1_SHIFT(rev))
#define ACPHY_lte_estimator_controlA1_lte_estimator_rst1_SHIFT(rev)    1
#define ACPHY_lte_estimator_controlA1_lte_estimator_rst1_MASK(rev)     (0x1 << ACPHY_lte_estimator_controlA1_lte_estimator_rst1_SHIFT(rev))
#define ACPHY_lte_estimator_controlA1_lte_estimator_start1_SHIFT(rev)  0
#define ACPHY_lte_estimator_controlA1_lte_estimator_start1_MASK(rev)   (0x1 << ACPHY_lte_estimator_controlA1_lte_estimator_start1_SHIFT(rev))

/* Register ACPHY_lte_estimator_controlB1 */
#define ACPHY_lte_estimator_controlB1(rev)                                     (ACREV_GE(rev,40) ? 0x96d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x96d : INVALID_ADDRESS)))
#define ACPHY_lte_estimator_controlB1_lte_canceler_filter_output_shift1_SHIFT(rev) 9
#define ACPHY_lte_estimator_controlB1_lte_canceler_filter_output_shift1_MASK(rev) (0x3f << ACPHY_lte_estimator_controlB1_lte_canceler_filter_output_shift1_SHIFT(rev))
#define ACPHY_lte_estimator_controlB1_use_forced_filter_output_shift1_SHIFT(rev) 8
#define ACPHY_lte_estimator_controlB1_use_forced_filter_output_shift1_MASK(rev) (0x1 << ACPHY_lte_estimator_controlB1_use_forced_filter_output_shift1_SHIFT(rev))
#define ACPHY_lte_estimator_controlB1_pkt_gain_num_limits1_SHIFT(rev)          4
#define ACPHY_lte_estimator_controlB1_pkt_gain_num_limits1_MASK(rev)           (0xf << ACPHY_lte_estimator_controlB1_pkt_gain_num_limits1_SHIFT(rev))
#define ACPHY_lte_estimator_controlB1_clip_gain_num_limits1_SHIFT(rev)         1
#define ACPHY_lte_estimator_controlB1_clip_gain_num_limits1_MASK(rev)          (0x7 << ACPHY_lte_estimator_controlB1_clip_gain_num_limits1_SHIFT(rev))
#define ACPHY_lte_estimator_controlB1_lte_estimator_done1_SHIFT(rev)           0
#define ACPHY_lte_estimator_controlB1_lte_estimator_done1_MASK(rev)            (0x1 << ACPHY_lte_estimator_controlB1_lte_estimator_done1_SHIFT(rev))

/* Register ACPHY_lte_table_index_calc_control1 */
#define ACPHY_lte_table_index_calc_control1(rev)                            (ACREV_GE(rev,40) ? 0x96e : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x96e : INVALID_ADDRESS)))
#define ACPHY_lte_table_index_calc_control1_ref_core_multiplier1_SHIFT(rev) 11
#define ACPHY_lte_table_index_calc_control1_ref_core_multiplier1_MASK(rev)  (0x1f << ACPHY_lte_table_index_calc_control1_ref_core_multiplier1_SHIFT(rev))
#define ACPHY_lte_table_index_calc_control1_pri_aci_mode_offset1_SHIFT(rev) 6
#define ACPHY_lte_table_index_calc_control1_pri_aci_mode_offset1_MASK(rev)  (0x1f << ACPHY_lte_table_index_calc_control1_pri_aci_mode_offset1_SHIFT(rev))
#define ACPHY_lte_table_index_calc_control1_ref_aci_mode_offset1_SHIFT(rev) 1
#define ACPHY_lte_table_index_calc_control1_ref_aci_mode_offset1_MASK(rev)  (0x1f << ACPHY_lte_table_index_calc_control1_ref_aci_mode_offset1_SHIFT(rev))
#define ACPHY_lte_table_index_calc_control1_table_index_mode1_SHIFT(rev)    0
#define ACPHY_lte_table_index_calc_control1_table_index_mode1_MASK(rev)     (0x1 << ACPHY_lte_table_index_calc_control1_table_index_mode1_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s1_pop_gain_db */
#define ACPHY_spur_can_p1_s1_pop_gain_db(rev)                     (ACREV_GE(rev,40) ? 0x970 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x970 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd6a : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd6a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x970 : (ACREV_GE(rev,18) ? 0xd6a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd6a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd6a : INVALID_ADDRESS))))))))))))))
#define ACPHY_spur_can_p1_s1_pop_gain_db_adapt_enabled_SHIFT(rev) 15
#define ACPHY_spur_can_p1_s1_pop_gain_db_adapt_enabled_MASK(rev)  (0x1 << ACPHY_spur_can_p1_s1_pop_gain_db_adapt_enabled_SHIFT(rev))
#define ACPHY_spur_can_p1_s1_pop_gain_db_gain_db_SHIFT(rev)       0
#define ACPHY_spur_can_p1_s1_pop_gain_db_gain_db_MASK(rev)        (0xff << ACPHY_spur_can_p1_s1_pop_gain_db_gain_db_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s1_pop_l2_P_rx */
#define ACPHY_spur_can_p1_s1_pop_l2_P_rx(rev)               (ACREV_GE(rev,40) ? 0x971 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x971 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd6b : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd6b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x971 : (ACREV_GE(rev,18) ? 0xd6b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd6b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd6b : INVALID_ADDRESS))))))))))))))
#define ACPHY_spur_can_p1_s1_pop_l2_P_rx_l2_P_rx_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_P_rx_l2_P_rx_MASK(rev)  (0xffff << ACPHY_spur_can_p1_s1_pop_l2_P_rx_l2_P_rx_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s1_pop_fll_b2_m_r */
#define ACPHY_spur_can_p1_s1_pop_fll_b2_m_r(rev)                  (ACREV_GE(rev,40) ? 0x972 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x972 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd6c : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s1_pop_fll_b2_m_r_fll_b2_m_r_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_fll_b2_m_r_fll_b2_m_r_MASK(rev)  (0xffff << ACPHY_spur_can_p1_s1_pop_fll_b2_m_r_fll_b2_m_r_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s1_pop_l2_P_ns */
#define ACPHY_spur_can_p1_s1_pop_l2_P_ns(rev)               (ACREV_GE(rev,40) ? 0x973 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x973 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd6d : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd6d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x973 : (ACREV_GE(rev,18) ? 0xd6d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd6d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd6d : INVALID_ADDRESS))))))))))))))
#define ACPHY_spur_can_p1_s1_pop_l2_P_ns_l2_P_ns_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_P_ns_l2_P_ns_MASK(rev)  (0xffff << ACPHY_spur_can_p1_s1_pop_l2_P_ns_l2_P_ns_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s1_pop_l2_P_out */
#define ACPHY_spur_can_p1_s1_pop_l2_P_out(rev)                (ACREV_GE(rev,40) ? 0x974 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x974 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd6e : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd6e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x974 : (ACREV_GE(rev,18) ? 0xd6e : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd6e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd6e : INVALID_ADDRESS))))))))))))))
#define ACPHY_spur_can_p1_s1_pop_l2_P_out_l2_P_out_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_P_out_l2_P_out_MASK(rev)  (0xffff << ACPHY_spur_can_p1_s1_pop_l2_P_out_l2_P_out_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s1_pop_l2_P_sp_min */
#define ACPHY_spur_can_p1_s1_pop_l2_P_sp_min(rev)                   (ACREV_GE(rev,40) ? 0x975 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x975 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd6f : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd6f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x975 : (ACREV_GE(rev,18) ? 0xd6f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd6f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd6f : INVALID_ADDRESS))))))))))))))
#define ACPHY_spur_can_p1_s1_pop_l2_P_sp_min_l2_P_sp_min_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_P_sp_min_l2_P_sp_min_MASK(rev)  (0xffff << ACPHY_spur_can_p1_s1_pop_l2_P_sp_min_l2_P_sp_min_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s1_pop_l2_P_ns_min */
#define ACPHY_spur_can_p1_s1_pop_l2_P_ns_min(rev)                   (ACREV_GE(rev,40) ? 0x976 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x976 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd70 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd70 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x976 : (ACREV_GE(rev,18) ? 0xd70 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd70 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd70 : INVALID_ADDRESS))))))))))))))
#define ACPHY_spur_can_p1_s1_pop_l2_P_ns_min_l2_P_ns_min_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_P_ns_min_l2_P_ns_min_MASK(rev)  (0xffff << ACPHY_spur_can_p1_s1_pop_l2_P_ns_min_l2_P_ns_min_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s1_pop_fll_b2_e_and_b2_m_i */
#define ACPHY_spur_can_p1_s1_pop_fll_b2_e_and_b2_m_i(rev)                      (ACREV_GE(rev,40) ? 0x977 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x977 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd71 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s1_pop_fll_b2_e_and_b2_m_i_fll_b2_e_and_b2_m_i_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_fll_b2_e_and_b2_m_i_fll_b2_e_and_b2_m_i_MASK(rev) (0xffff << ACPHY_spur_can_p1_s1_pop_fll_b2_e_and_b2_m_i_fll_b2_e_and_b2_m_i_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s1_pop_fll_lock */
#define ACPHY_spur_can_p1_s1_pop_fll_lock(rev)                (ACREV_GE(rev,40) ? 0x978 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x978 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd72 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s1_pop_fll_lock_fll_lock_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_fll_lock_fll_lock_MASK(rev)  (0x1 << ACPHY_spur_can_p1_s1_pop_fll_lock_fll_lock_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s1_pop_l2_mu */
#define ACPHY_spur_can_p1_s1_pop_l2_mu(rev)             (ACREV_GE(rev,40) ? 0x979 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x979 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd75 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd73 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x97b : (ACREV_GE(rev,18) ? 0xd75 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd75 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd75 : INVALID_ADDRESS))))))))))))))
#define ACPHY_spur_can_p1_s1_pop_l2_mu_l2_mu_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_mu_l2_mu_MASK(rev)  (0xffff << ACPHY_spur_can_p1_s1_pop_l2_mu_l2_mu_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s1_pop_fll_omega_high */
#define ACPHY_spur_can_p1_s1_pop_fll_omega_high(rev)                      (ACREV_GE(rev,40) ? 0x97a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x97a : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd74 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s1_pop_fll_omega_high_fll_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_fll_omega_high_fll_omega_high_MASK(rev)  (0xffff << ACPHY_spur_can_p1_s1_pop_fll_omega_high_fll_omega_high_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s1_pop_fll_omega_low */
#define ACPHY_spur_can_p1_s1_pop_fll_omega_low(rev)                     (ACREV_GE(rev,40) ? 0x97b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x97b : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd75 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s1_pop_fll_omega_low_fll_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_fll_omega_low_fll_omega_low_MASK(rev)  (0xffff << ACPHY_spur_can_p1_s1_pop_fll_omega_low_fll_omega_low_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s1_pop_fll_omega_updated_lpf_low */
#define ACPHY_spur_can_p1_s1_pop_fll_omega_updated_lpf_low(rev)                (ACREV_GE(rev,40) ? 0x97c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x97c : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd76 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s1_pop_fll_omega_updated_lpf_low_fll_omega_updated_lpf_low_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_fll_omega_updated_lpf_low_fll_omega_updated_lpf_low_MASK(rev) (0xffff << ACPHY_spur_can_p1_s1_pop_fll_omega_updated_lpf_low_fll_omega_updated_lpf_low_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s1_pop_fll_omega_updated_lpf_high */
#define ACPHY_spur_can_p1_s1_pop_fll_omega_updated_lpf_high(rev)               (ACREV_GE(rev,40) ? 0x97d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x97d : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xd77 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s1_pop_fll_omega_updated_lpf_high_fll_omega_updated_lpf_high_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_fll_omega_updated_lpf_high_fll_omega_updated_lpf_high_MASK(rev) (0xffff << ACPHY_spur_can_p1_s1_pop_fll_omega_updated_lpf_high_fll_omega_updated_lpf_high_SHIFT(rev))

/* Register ACPHY_txgainLo1 */
#define ACPHY_txgainLo1(rev)              (ACREV_GE(rev,40) ? 0x980 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x980 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x980 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x980 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x980 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x980 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x980 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x980 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x980 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x980))))))))))))))))))
#define ACPHY_txgainLo1_txgain_SHIFT(rev) 0
#define ACPHY_txgainLo1_txgain_MASK(rev)  (0xffff << ACPHY_txgainLo1_txgain_SHIFT(rev))

/* Register ACPHY_txgainHi1 */
#define ACPHY_txgainHi1(rev)              (ACREV_GE(rev,40) ? 0x981 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x981 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x981 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x981 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x981 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x981 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x981 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x981 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x981 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x981))))))))))))))))))
#define ACPHY_txgainHi1_txgain_SHIFT(rev) 0
#define ACPHY_txgainHi1_txgain_MASK(rev)  (0xffff << ACPHY_txgainHi1_txgain_SHIFT(rev))

/* Register ACPHY_rxgainLo1 */
#define ACPHY_rxgainLo1(rev)              (ACREV_GE(rev,40) ? 0x982 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x982 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x982 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x982 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x982 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x982 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x982 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x982 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x982 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x982))))))))))))))))))
#define ACPHY_rxgainLo1_rxgain_SHIFT(rev) 0
#define ACPHY_rxgainLo1_rxgain_MASK(rev)  (0xffff << ACPHY_rxgainLo1_rxgain_SHIFT(rev))

/* Register ACPHY_rxgainHi1 */
#define ACPHY_rxgainHi1(rev)              (ACREV_GE(rev,40) ? 0x983 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x983 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x983 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x983 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x983 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x983 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x983 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x983 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x983 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x983))))))))))))))))))
#define ACPHY_rxgainHi1_rxgain_SHIFT(rev) 0
#define ACPHY_rxgainHi1_rxgain_MASK(rev)  (0xffff << ACPHY_rxgainHi1_rxgain_SHIFT(rev))

/* Register ACPHY_rxGainLpfCtrlLo1 */
#define ACPHY_rxGainLpfCtrlLo1(rev)                     (ACREV_GE(rev,40) ? 0x984 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x984 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x984 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x984 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x984 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x984 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x984 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x984 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x984 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x984))))))))))))))))))
#define ACPHY_rxGainLpfCtrlLo1_rxGainLpfCtrl_SHIFT(rev) 0
#define ACPHY_rxGainLpfCtrlLo1_rxGainLpfCtrl_MASK(rev)  (0xffff << ACPHY_rxGainLpfCtrlLo1_rxGainLpfCtrl_SHIFT(rev))

/* Register ACPHY_rxGainLpfCtrlHi1 */
#define ACPHY_rxGainLpfCtrlHi1(rev)                     (ACREV_GE(rev,40) ? 0x985 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x985 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x985 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x985 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x985 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x985 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x985 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x985 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x985 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x985))))))))))))))))))
#define ACPHY_rxGainLpfCtrlHi1_rxGainLpfCtrl_SHIFT(rev) 0
#define ACPHY_rxGainLpfCtrlHi1_rxGainLpfCtrl_MASK(rev)  (0xffff << ACPHY_rxGainLpfCtrlHi1_rxGainLpfCtrl_SHIFT(rev))

/* Register ACPHY_rxGainLpfTiaCtrlLo1 */
#define ACPHY_rxGainLpfTiaCtrlLo1(rev)                        (ACREV_GE(rev,40) ? 0x986 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x986 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x986 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x986 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x986 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x986 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x986 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x986 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x986 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x986))))))))))))))))))
#define ACPHY_rxGainLpfTiaCtrlLo1_rxGainLpfTiaCtrl_SHIFT(rev) 0
#define ACPHY_rxGainLpfTiaCtrlLo1_rxGainLpfTiaCtrl_MASK(rev)  (0xffff << ACPHY_rxGainLpfTiaCtrlLo1_rxGainLpfTiaCtrl_SHIFT(rev))

/* Register ACPHY_rxGainLpfTiaCtrlHi1 */
#define ACPHY_rxGainLpfTiaCtrlHi1(rev)                        (ACREV_GE(rev,40) ? 0x987 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x987 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x987 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x987 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x987 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x987 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x987 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x987 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x987 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x987))))))))))))))))))
#define ACPHY_rxGainLpfTiaCtrlHi1_rxGainLpfTiaCtrl_SHIFT(rev) 0
#define ACPHY_rxGainLpfTiaCtrlHi1_rxGainLpfTiaCtrl_MASK(rev)  (0xffff << ACPHY_rxGainLpfTiaCtrlHi1_rxGainLpfTiaCtrl_SHIFT(rev))

/* Register ACPHY_PuResetLpfCtrl_0Lo1 */
#define ACPHY_PuResetLpfCtrl_0Lo1(rev)                        (ACREV_GE(rev,40) ? 0x988 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x988 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x988 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x988 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x988 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x988 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x988 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x988 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x988 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x988))))))))))))))))))
#define ACPHY_PuResetLpfCtrl_0Lo1_PuResetLpfCtrl_0_SHIFT(rev) 0
#define ACPHY_PuResetLpfCtrl_0Lo1_PuResetLpfCtrl_0_MASK(rev)  (0xffff << ACPHY_PuResetLpfCtrl_0Lo1_PuResetLpfCtrl_0_SHIFT(rev))

/* Register ACPHY_PuResetLpfCtrl_0Hi1 */
#define ACPHY_PuResetLpfCtrl_0Hi1(rev)                        (ACREV_GE(rev,40) ? 0x989 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x989 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x989 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x989 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x989 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x989 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x989 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x989 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x989 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x989))))))))))))))))))
#define ACPHY_PuResetLpfCtrl_0Hi1_PuResetLpfCtrl_0_SHIFT(rev) 0
#define ACPHY_PuResetLpfCtrl_0Hi1_PuResetLpfCtrl_0_MASK(rev)  (0xffff << ACPHY_PuResetLpfCtrl_0Hi1_PuResetLpfCtrl_0_SHIFT(rev))

/* Register ACPHY_PuResetLpfCtrl_1Lo1 */
#define ACPHY_PuResetLpfCtrl_1Lo1(rev)                        (ACREV_GE(rev,40) ? 0x98a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x98a : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x98a : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x98a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x98a : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x98a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x98a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x98a : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x98a : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x98a))))))))))))))))))
#define ACPHY_PuResetLpfCtrl_1Lo1_PuResetLpfCtrl_1_SHIFT(rev) 0
#define ACPHY_PuResetLpfCtrl_1Lo1_PuResetLpfCtrl_1_MASK(rev)  (0xffff << ACPHY_PuResetLpfCtrl_1Lo1_PuResetLpfCtrl_1_SHIFT(rev))

/* Register ACPHY_PuResetLpfCtrl_1Hi1 */
#define ACPHY_PuResetLpfCtrl_1Hi1(rev)                        (ACREV_GE(rev,40) ? 0x98b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x98b : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x98b : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x98b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x98b : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x98b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x98b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x98b : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x98b : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x98b))))))))))))))))))
#define ACPHY_PuResetLpfCtrl_1Hi1_PuResetLpfCtrl_1_SHIFT(rev) 0
#define ACPHY_PuResetLpfCtrl_1Hi1_PuResetLpfCtrl_1_MASK(rev)  (0xffff << ACPHY_PuResetLpfCtrl_1Hi1_PuResetLpfCtrl_1_SHIFT(rev))

/* Register ACPHY_PuResetAfeCtrlLo1 */
#define ACPHY_PuResetAfeCtrlLo1(rev)                      (ACREV_GE(rev,40) ? 0x98c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x98c : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x98c : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x98c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x98c : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x98c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x98c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x98c : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x98c : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x98c))))))))))))))))))
#define ACPHY_PuResetAfeCtrlLo1_PuResetAfeCtrl_SHIFT(rev) 0
#define ACPHY_PuResetAfeCtrlLo1_PuResetAfeCtrl_MASK(rev)  (0xffff << ACPHY_PuResetAfeCtrlLo1_PuResetAfeCtrl_SHIFT(rev))

/* Register ACPHY_PuResetAfeCtrlHi1 */
#define ACPHY_PuResetAfeCtrlHi1(rev)                      (ACREV_GE(rev,40) ? 0x98d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x98d : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x98d : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x98d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x98d : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x98d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x98d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x98d : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x98d : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x98d))))))))))))))))))
#define ACPHY_PuResetAfeCtrlHi1_PuResetAfeCtrl_SHIFT(rev) 0
#define ACPHY_PuResetAfeCtrlHi1_PuResetAfeCtrl_MASK(rev)  (0xffff << ACPHY_PuResetAfeCtrlHi1_PuResetAfeCtrl_SHIFT(rev))

/* Register ACPHY_LpfBwAfeCapLo1 */
#define ACPHY_LpfBwAfeCapLo1(rev)                   (ACREV_GE(rev,40) ? 0x98e : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x98e : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x98e : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x98e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x98e : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x98e : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x98e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x98e : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x98e : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x98e))))))))))))))))))
#define ACPHY_LpfBwAfeCapLo1_LpfBwAfeCap_SHIFT(rev) 0
#define ACPHY_LpfBwAfeCapLo1_LpfBwAfeCap_MASK(rev)  (0xffff << ACPHY_LpfBwAfeCapLo1_LpfBwAfeCap_SHIFT(rev))

/* Register ACPHY_LpfBwAfeCapHi1 */
#define ACPHY_LpfBwAfeCapHi1(rev)                   (ACREV_GE(rev,40) ? 0x98f : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x98f : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x98f : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x98f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x98f : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x98f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x98f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x98f : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x98f : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x98f))))))))))))))))))
#define ACPHY_LpfBwAfeCapHi1_LpfBwAfeCap_SHIFT(rev) 0
#define ACPHY_LpfBwAfeCapHi1_LpfBwAfeCap_MASK(rev)  (0xffff << ACPHY_LpfBwAfeCapHi1_LpfBwAfeCap_SHIFT(rev))

/* Register ACPHY_TxTssiLo1 */
#define ACPHY_TxTssiLo1(rev)              (ACREV_GE(rev,40) ? 0x990 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x990 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x990 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x990 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x990 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x990 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x990 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x990 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x990 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x990))))))))))))))))))
#define ACPHY_TxTssiLo1_TxTssi_SHIFT(rev) 0
#define ACPHY_TxTssiLo1_TxTssi_MASK(rev)  (0xffff << ACPHY_TxTssiLo1_TxTssi_SHIFT(rev))

/* Register ACPHY_TxTssiHi1 */
#define ACPHY_TxTssiHi1(rev)              (ACREV_GE(rev,40) ? 0x991 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x991 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x991 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x991 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x991 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x991 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x991 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x991 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x991 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x991))))))))))))))))))
#define ACPHY_TxTssiHi1_TxTssi_SHIFT(rev) 0
#define ACPHY_TxTssiHi1_TxTssi_MASK(rev)  (0xffff << ACPHY_TxTssiHi1_TxTssi_SHIFT(rev))

/* Register ACPHY_GainLpLo1 */
#define ACPHY_GainLpLo1(rev)              (ACREV_GE(rev,40) ? 0x992 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x992 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x992 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x992 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x992 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x992 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x992 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x992 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x992 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x992))))))))))))))))))
#define ACPHY_GainLpLo1_GainLp_SHIFT(rev) 0
#define ACPHY_GainLpLo1_GainLp_MASK(rev)  (0xffff << ACPHY_GainLpLo1_GainLp_SHIFT(rev))

/* Register ACPHY_GainLpHi1 */
#define ACPHY_GainLpHi1(rev)              (ACREV_GE(rev,40) ? 0x993 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x993 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x993 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x993 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x993 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x993 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x993 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x993 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x993 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x993))))))))))))))))))
#define ACPHY_GainLpHi1_GainLp_SHIFT(rev) 0
#define ACPHY_GainLpHi1_GainLp_MASK(rev)  (0xffff << ACPHY_GainLpHi1_GainLp_SHIFT(rev))

/* Register ACPHY_CalibLo1 */
#define ACPHY_CalibLo1(rev)             (ACREV_GE(rev,40) ? 0x994 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x994 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x994 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x994 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x994 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x994 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x994 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x994 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x994 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x994))))))))))))))))))
#define ACPHY_CalibLo1_Calib_SHIFT(rev) 0
#define ACPHY_CalibLo1_Calib_MASK(rev)  (0xffff << ACPHY_CalibLo1_Calib_SHIFT(rev))

/* Register ACPHY_CalibHi1 */
#define ACPHY_CalibHi1(rev)             (ACREV_GE(rev,40) ? 0x995 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x995 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x995 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x995 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x995 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x995 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x995 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x995 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x995 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x995))))))))))))))))))
#define ACPHY_CalibHi1_Calib_SHIFT(rev) 0
#define ACPHY_CalibHi1_Calib_MASK(rev)  (0xffff << ACPHY_CalibHi1_Calib_SHIFT(rev))

/* Register ACPHY_rxLpfLo1 */
#define ACPHY_rxLpfLo1(rev)             (ACREV_GE(rev,40) ? 0x996 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x996 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x996 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x996 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x996 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x996 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x996 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x996 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x996 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x996))))))))))))))))))
#define ACPHY_rxLpfLo1_rxLpf_SHIFT(rev) 0
#define ACPHY_rxLpfLo1_rxLpf_MASK(rev)  (0xffff << ACPHY_rxLpfLo1_rxLpf_SHIFT(rev))

/* Register ACPHY_rxLpHif1 */
#define ACPHY_rxLpHif1(rev)             (ACREV_GE(rev,40) ? 0x997 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x997 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x997 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x997 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x997 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x997 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x997 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x997 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x997 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x997))))))))))))))))))
#define ACPHY_rxLpHif1_rxLpf_SHIFT(rev) 0
#define ACPHY_rxLpHif1_rxLpf_MASK(rev)  (0xffff << ACPHY_rxLpHif1_rxLpf_SHIFT(rev))

/* Register ACPHY_pllAfeclkLo1 */
#define ACPHY_pllAfeclkLo1(rev)                 (ACREV_GE(rev,40) ? 0x998 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x998 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x998 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x998 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x998 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x998 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x998 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x998 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x998 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x998))))))))))))))))))
#define ACPHY_pllAfeclkLo1_pllAfeclk_SHIFT(rev) 0
#define ACPHY_pllAfeclkLo1_pllAfeclk_MASK(rev)  (0xffff << ACPHY_pllAfeclkLo1_pllAfeclk_SHIFT(rev))

/* Register ACPHY_pllAfeclkHi1 */
#define ACPHY_pllAfeclkHi1(rev)                 (ACREV_GE(rev,40) ? 0x999 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x999 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x999 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x999 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x999 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x999 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x999 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x999 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x999 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x999))))))))))))))))))
#define ACPHY_pllAfeclkHi1_pllAfeclk_SHIFT(rev) 0
#define ACPHY_pllAfeclkHi1_pllAfeclk_MASK(rev)  (0xffff << ACPHY_pllAfeclkHi1_pllAfeclk_SHIFT(rev))

/* Register ACPHY_Core1clipGainCodeA_ilnaP */
#define ACPHY_Core1clipGainCodeA_ilnaP(rev)                                 (ACREV_GE(rev,40) ? 0x18b1 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x99a : INVALID_ADDRESS)))
#define ACPHY_Core1clipGainCodeA_ilnaP_clip1mixergainIndex_ilnap_SHIFT(rev) 7
#define ACPHY_Core1clipGainCodeA_ilnaP_clip1mixergainIndex_ilnap_MASK(rev)  (0xf << ACPHY_Core1clipGainCodeA_ilnaP_clip1mixergainIndex_ilnap_SHIFT(rev))
#define ACPHY_Core1clipGainCodeA_ilnaP_clip1lna2Index_ilnap_SHIFT(rev)      4
#define ACPHY_Core1clipGainCodeA_ilnaP_clip1lna2Index_ilnap_MASK(rev)       (0x7 << ACPHY_Core1clipGainCodeA_ilnaP_clip1lna2Index_ilnap_SHIFT(rev))
#define ACPHY_Core1clipGainCodeA_ilnaP_clip1LnaIndex_ilnap_SHIFT(rev)       1
#define ACPHY_Core1clipGainCodeA_ilnaP_clip1LnaIndex_ilnap_MASK(rev)        (0x7 << ACPHY_Core1clipGainCodeA_ilnaP_clip1LnaIndex_ilnap_SHIFT(rev))
#define ACPHY_Core1clipGainCodeA_ilnaP_clip1extLnaIndex_ilnap_SHIFT(rev)    0
#define ACPHY_Core1clipGainCodeA_ilnaP_clip1extLnaIndex_ilnap_MASK(rev)     (0x1 << ACPHY_Core1clipGainCodeA_ilnaP_clip1extLnaIndex_ilnap_SHIFT(rev))

/* Register ACPHY_Core1clipGainCodeB_ilnaP */
#define ACPHY_Core1clipGainCodeB_ilnaP(rev)                               (ACREV_GE(rev,40) ? 0x18b2 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x99b : INVALID_ADDRESS)))
#define ACPHY_Core1clipGainCodeB_ilnaP_clip1vgagainIndex_ilnap_SHIFT(rev) 12
#define ACPHY_Core1clipGainCodeB_ilnaP_clip1vgagainIndex_ilnap_MASK(rev)  (0xf << ACPHY_Core1clipGainCodeB_ilnaP_clip1vgagainIndex_ilnap_SHIFT(rev))
#define ACPHY_Core1clipGainCodeB_ilnaP_clip1BiQ1Index_ilnap_SHIFT(rev)    8
#define ACPHY_Core1clipGainCodeB_ilnaP_clip1BiQ1Index_ilnap_MASK(rev)     (0x7 << ACPHY_Core1clipGainCodeB_ilnaP_clip1BiQ1Index_ilnap_SHIFT(rev))
#define ACPHY_Core1clipGainCodeB_ilnaP_clip1BiQ0Index_ilnap_SHIFT(rev)    4
#define ACPHY_Core1clipGainCodeB_ilnaP_clip1BiQ0Index_ilnap_MASK(rev)     (0x7 << ACPHY_Core1clipGainCodeB_ilnaP_clip1BiQ0Index_ilnap_SHIFT(rev))
#define ACPHY_Core1clipGainCodeB_ilnaP_clip1TrTxIndex_ilnap_SHIFT(rev)    3
#define ACPHY_Core1clipGainCodeB_ilnaP_clip1TrTxIndex_ilnap_MASK(rev)     (0x1 << ACPHY_Core1clipGainCodeB_ilnaP_clip1TrTxIndex_ilnap_SHIFT(rev))
#define ACPHY_Core1clipGainCodeB_ilnaP_clip1TrRxIndex_ilnap_SHIFT(rev)    2
#define ACPHY_Core1clipGainCodeB_ilnaP_clip1TrRxIndex_ilnap_MASK(rev)     (0x1 << ACPHY_Core1clipGainCodeB_ilnaP_clip1TrRxIndex_ilnap_SHIFT(rev))
#define ACPHY_Core1clipGainCodeB_ilnaP_clip1Lna1Byp_ilnap_SHIFT(rev)      1
#define ACPHY_Core1clipGainCodeB_ilnaP_clip1Lna1Byp_ilnap_MASK(rev)       (0x1 << ACPHY_Core1clipGainCodeB_ilnaP_clip1Lna1Byp_ilnap_SHIFT(rev))

/* Register ACPHY_Core1clipGainilnaProtect */
#define ACPHY_Core1clipGainilnaProtect(rev)                               (ACREV_GE(rev,40) ? 0x18b3 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x99c : INVALID_ADDRESS)))
#define ACPHY_Core1clipGainilnaProtect_ilnaProtectionMode_SHIFT(rev)      0
#define ACPHY_Core1clipGainilnaProtect_ilnaProtectionMode_MASK(rev)       (0x3 << ACPHY_Core1clipGainilnaProtect_ilnaProtectionMode_SHIFT(rev))
#define ACPHY_Core1clipGainilnaProtect_ilnaProtectionOffDlyVal_SHIFT(rev) 2
#define ACPHY_Core1clipGainilnaProtect_ilnaProtectionOffDlyVal_MASK(rev)  (0x3f << ACPHY_Core1clipGainilnaProtect_ilnaProtectionOffDlyVal_SHIFT(rev))

/* Register ACPHY_Core1ACIJammerDeltaDb */
#define ACPHY_Core1ACIJammerDeltaDb(rev)                           (ACREV_GE(rev,40) ? 0x99d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x99d : INVALID_ADDRESS)))
#define ACPHY_Core1ACIJammerDeltaDb_aci_jammer_delta_db_SHIFT(rev) 0
#define ACPHY_Core1ACIJammerDeltaDb_aci_jammer_delta_db_MASK(rev)  (0xff << ACPHY_Core1ACIJammerDeltaDb_aci_jammer_delta_db_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w3_value1 */
#define ACPHY_ACI_Detect_s_w3_value1(rev)                  (ACREV_GE(rev,40) ? 0x9a0 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9a0 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9a0 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9a0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9a0 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9a0 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9a0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9a0 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9a0 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x9a0))))))))))))))))))
#define ACPHY_ACI_Detect_s_w3_value1_s_w3_value_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w3_value1_s_w3_value_MASK(rev)  (0x7ff << ACPHY_ACI_Detect_s_w3_value1_s_w3_value_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_nb_value1 */
#define ACPHY_ACI_Detect_s_nb_value1(rev)                  (ACREV_GE(rev,40) ? 0x9a1 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9a1 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9a1 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9a1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9a1 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9a1 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9a1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9a1 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9a1 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x9a1))))))))))))))))))
#define ACPHY_ACI_Detect_s_nb_value1_s_nb_value_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_nb_value1_s_nb_value_MASK(rev)  (0x7ff << ACPHY_ACI_Detect_s_nb_value1_s_nb_value_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w3_block_acc1 */
#define ACPHY_ACI_Detect_s_w3_block_acc1(rev)                      (ACREV_GE(rev,40) ? 0x9a2 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9a2 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9a2 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9a2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9a2 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9a2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9a2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9a2 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9a2 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x9a2))))))))))))))))))
#define ACPHY_ACI_Detect_s_w3_block_acc1_s_w3_block_acc_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w3_block_acc1_s_w3_block_acc_MASK(rev)  (0x7fff << ACPHY_ACI_Detect_s_w3_block_acc1_s_w3_block_acc_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_nb_block_acc1 */
#define ACPHY_ACI_Detect_s_nb_block_acc1(rev)                      (ACREV_GE(rev,40) ? 0x9a3 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9a3 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9a3 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9a3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9a3 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9a3 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9a3 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9a3 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9a3 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x9a3))))))))))))))))))
#define ACPHY_ACI_Detect_s_nb_block_acc1_s_nb_block_acc_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_nb_block_acc1_s_nb_block_acc_MASK(rev)  (0x7fff << ACPHY_ACI_Detect_s_nb_block_acc1_s_nb_block_acc_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w3_window_acc1_lo */
#define ACPHY_ACI_Detect_s_w3_window_acc1_lo(rev)                          (ACREV_GE(rev,40) ? 0x9a4 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9a4 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9a4 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9a4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9a4 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9a4 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9a4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9a4 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9a4 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x9a4))))))))))))))))))
#define ACPHY_ACI_Detect_s_w3_window_acc1_lo_s_w3_window_acc_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w3_window_acc1_lo_s_w3_window_acc_lo_MASK(rev)  (0xffff << ACPHY_ACI_Detect_s_w3_window_acc1_lo_s_w3_window_acc_lo_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w3_window_acc1_hi */
#define ACPHY_ACI_Detect_s_w3_window_acc1_hi(rev)                          (ACREV_GE(rev,40) ? 0x9a5 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9a5 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9a5 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9a5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9a5 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9a5 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9a5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9a5 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9a5 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x9a5))))))))))))))))))
#define ACPHY_ACI_Detect_s_w3_window_acc1_hi_s_w3_window_acc_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w3_window_acc1_hi_s_w3_window_acc_hi_MASK(rev)  (0x7 << ACPHY_ACI_Detect_s_w3_window_acc1_hi_s_w3_window_acc_hi_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_nb_window_acc1_lo */
#define ACPHY_ACI_Detect_s_nb_window_acc1_lo(rev)                          (ACREV_GE(rev,40) ? 0x9a6 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9a6 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9a6 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9a6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9a6 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9a6 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9a6 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9a6 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9a6 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x9a6))))))))))))))))))
#define ACPHY_ACI_Detect_s_nb_window_acc1_lo_s_nb_window_acc_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_nb_window_acc1_lo_s_nb_window_acc_lo_MASK(rev)  (0xffff << ACPHY_ACI_Detect_s_nb_window_acc1_lo_s_nb_window_acc_lo_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_nb_window_acc1_hi */
#define ACPHY_ACI_Detect_s_nb_window_acc1_hi(rev)                          (ACREV_GE(rev,40) ? 0x9a7 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9a7 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9a7 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9a7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9a7 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9a7 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9a7 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9a7 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9a7 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x9a7))))))))))))))))))
#define ACPHY_ACI_Detect_s_nb_window_acc1_hi_s_nb_window_acc_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_nb_window_acc1_hi_s_nb_window_acc_hi_MASK(rev)  (0x7 << ACPHY_ACI_Detect_s_nb_window_acc1_hi_s_nb_window_acc_hi_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_select1 */
#define ACPHY_ACI_Detect_aci_select1(rev)                                 (ACREV_GE(rev,40) ? 0x9a8 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9a8 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9a8 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9a8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9a8 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9a8 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9a8 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9a8 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9a8 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x9a8))))))))))))))))))
#define ACPHY_ACI_Detect_aci_select1_aci_select_SHIFT(rev)                0
#define ACPHY_ACI_Detect_aci_select1_aci_select_MASK(rev)                 (0x1 << ACPHY_ACI_Detect_aci_select1_aci_select_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select1_s_aci_mitigation_hw_state_SHIFT(rev) 1
#define ACPHY_ACI_Detect_aci_select1_s_aci_mitigation_hw_state_MASK(rev)  (0x1 << ACPHY_ACI_Detect_aci_select1_s_aci_mitigation_hw_state_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond1_0_SHIFT(rev)      2
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond1_0_MASK(rev)       (0x1 << ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond1_0_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond1_1_SHIFT(rev)      3
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond1_1_MASK(rev)       (0x1 << ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond1_1_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond1_2_SHIFT(rev)      4
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond1_2_MASK(rev)       (0x1 << ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond1_2_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select1_aci_select_w12_SHIFT(rev)            (ACREV_GE(rev,32) ? 5 : (ACREV_GE(rev,24) ? 5 : (ACREV_GE(rev,18) ? 5 : (ACREV_GE(rev,14) ? 1 : 1))))
#define ACPHY_ACI_Detect_aci_select1_aci_select_w12_MASK(rev)             (0x1 << ACPHY_ACI_Detect_aci_select1_aci_select_w12_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_w12_0_SHIFT(rev)   6
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_w12_0_MASK(rev)    (0x1 << ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_w12_0_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_w12_1_SHIFT(rev)   7
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_w12_1_MASK(rev)    (0x1 << ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_w12_1_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_w12_2_SHIFT(rev)   8
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_w12_2_MASK(rev)    (0x1 << ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_w12_2_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond2_0_SHIFT(rev)      9
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond2_0_MASK(rev)       (0x1 << ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond2_0_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond2_1_SHIFT(rev)      10
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond2_1_MASK(rev)       (0x1 << ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond2_1_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond2_2_SHIFT(rev)      11
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond2_2_MASK(rev)       (0x1 << ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond2_2_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select1_aci_select_w3_SHIFT(rev)             0
#define ACPHY_ACI_Detect_aci_select1_aci_select_w3_MASK(rev)              (0x1 << ACPHY_ACI_Detect_aci_select1_aci_select_w3_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_0_SHIFT(rev)       2
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_0_MASK(rev)        (0x1 << ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_0_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_1_SHIFT(rev)       3
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_1_MASK(rev)        (0x1 << ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_1_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_2_SHIFT(rev)       4
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_2_MASK(rev)        (0x1 << ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_2_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_report_ctr1 */
#define ACPHY_ACI_Detect_aci_report_ctr1(rev)                      (ACREV_GE(rev,40) ? 0x9a9 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9a9 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9a9 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9a9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9a9 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9a9 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9a9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9a9 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9a9 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x9ab))))))))))))))))))
#define ACPHY_ACI_Detect_aci_report_ctr1_aci_report_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_report_ctr1_aci_report_ctr_MASK(rev)  (0xffff << ACPHY_ACI_Detect_aci_report_ctr1_aci_report_ctr_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_detected1_ctr1 */
#define ACPHY_ACI_Detect_aci_detected1_ctr1(rev)                         (ACREV_GE(rev,40) ? 0x9aa : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x9aa : INVALID_ADDRESS)))
#define ACPHY_ACI_Detect_aci_detected1_ctr1_aci_detected1_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_detected1_ctr1_aci_detected1_ctr_MASK(rev)  (0xffff << ACPHY_ACI_Detect_aci_detected1_ctr1_aci_detected1_ctr_SHIFT(rev))

/* Register ACPHY_ACI_Detect_sw_aci_report_ctr1 */
#define ACPHY_ACI_Detect_sw_aci_report_ctr1(rev)                         (ACREV_GE(rev,40) ? 0x9ab : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9ab : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9ab : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9ab : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9ab : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9ab : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9ab : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9ab : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9ab : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x9b1))))))))))))))))))
#define ACPHY_ACI_Detect_sw_aci_report_ctr1_sw_aci_report_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_sw_aci_report_ctr1_sw_aci_report_ctr_MASK(rev)  (0xffff << ACPHY_ACI_Detect_sw_aci_report_ctr1_sw_aci_report_ctr_SHIFT(rev))

/* Register ACPHY_ACI_Detect_sw_aci_detected1_ctr1 */
#define ACPHY_ACI_Detect_sw_aci_detected1_ctr1(rev)                            (ACREV_GE(rev,40) ? 0x9ac : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x9ac : INVALID_ADDRESS)))
#define ACPHY_ACI_Detect_sw_aci_detected1_ctr1_sw_aci_detected1_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_sw_aci_detected1_ctr1_sw_aci_detected1_ctr_MASK(rev)  (0xffff << ACPHY_ACI_Detect_sw_aci_detected1_ctr1_sw_aci_detected1_ctr_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w1_block_acc1 */
#define ACPHY_ACI_Detect_s_w1_block_acc1(rev)                      (ACREV_GE(rev,40) ? 0x9ad : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9ad : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9ad : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9ad : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x9ad : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9ad : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9ad : INVALID_ADDRESS)))))))))))))
#define ACPHY_ACI_Detect_s_w1_block_acc1_s_w1_block_acc_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w1_block_acc1_s_w1_block_acc_MASK(rev)  (0xffff << ACPHY_ACI_Detect_s_w1_block_acc1_s_w1_block_acc_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_detected2_ctr1 */
#define ACPHY_ACI_Detect_aci_detected2_ctr1(rev)                         (ACREV_GE(rev,40) ? 0x9ae : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x9ae : INVALID_ADDRESS)))
#define ACPHY_ACI_Detect_aci_detected2_ctr1_aci_detected2_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_detected2_ctr1_aci_detected2_ctr_MASK(rev)  (0xffff << ACPHY_ACI_Detect_aci_detected2_ctr1_aci_detected2_ctr_SHIFT(rev))

/* Register ACPHY_ACI_Detect_sw_aci_detected2_ctr1 */
#define ACPHY_ACI_Detect_sw_aci_detected2_ctr1(rev)                            (ACREV_GE(rev,40) ? 0x9af : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x9af : INVALID_ADDRESS)))
#define ACPHY_ACI_Detect_sw_aci_detected2_ctr1_sw_aci_detected2_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_sw_aci_detected2_ctr1_sw_aci_detected2_ctr_MASK(rev)  (0xffff << ACPHY_ACI_Detect_sw_aci_detected2_ctr1_sw_aci_detected2_ctr_SHIFT(rev))

/* Register ACPHY_DSSF_control_1 */
#define ACPHY_DSSF_control_1(rev)                  (ACREV_GE(rev,40) ? 0x9b0 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9b0 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9b0 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9b0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9b0 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9b0 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9b0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9b0 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9b0 : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_DSSF_control_1_idepth_s1_SHIFT(rev)  3
#define ACPHY_DSSF_control_1_idepth_s1_MASK(rev)   (0x3 << ACPHY_DSSF_control_1_idepth_s1_SHIFT(rev))
#define ACPHY_DSSF_control_1_idepth_s2_SHIFT(rev)  5
#define ACPHY_DSSF_control_1_idepth_s2_MASK(rev)   (0x3 << ACPHY_DSSF_control_1_idepth_s2_SHIFT(rev))
#define ACPHY_DSSF_control_1_idepth_s3_SHIFT(rev)  7
#define ACPHY_DSSF_control_1_idepth_s3_MASK(rev)   (0x3 << ACPHY_DSSF_control_1_idepth_s3_SHIFT(rev))
#define ACPHY_DSSF_control_1_enabled_s1_SHIFT(rev) 11
#define ACPHY_DSSF_control_1_enabled_s1_MASK(rev)  (0x1 << ACPHY_DSSF_control_1_enabled_s1_SHIFT(rev))
#define ACPHY_DSSF_control_1_enabled_s2_SHIFT(rev) 12
#define ACPHY_DSSF_control_1_enabled_s2_MASK(rev)  (0x1 << ACPHY_DSSF_control_1_enabled_s2_SHIFT(rev))
#define ACPHY_DSSF_control_1_enabled_s3_SHIFT(rev) 13
#define ACPHY_DSSF_control_1_enabled_s3_MASK(rev)  (0x1 << ACPHY_DSSF_control_1_enabled_s3_SHIFT(rev))

/* Register ACPHY_DSSF_exp_j_theta_i_s11 */
#define ACPHY_DSSF_exp_j_theta_i_s11(rev)                        (ACREV_GE(rev,40) ? 0x9b1 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9b1 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9b1 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9b1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9b1 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9b1 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9b1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9b1 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9b1 : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_DSSF_exp_j_theta_i_s11_exp_j_theta_i_s1_SHIFT(rev) 0
#define ACPHY_DSSF_exp_j_theta_i_s11_exp_j_theta_i_s1_MASK(rev)  (0x1fff << ACPHY_DSSF_exp_j_theta_i_s11_exp_j_theta_i_s1_SHIFT(rev))

/* Register ACPHY_DSSF_exp_j_theta_i_s21 */
#define ACPHY_DSSF_exp_j_theta_i_s21(rev)                        (ACREV_GE(rev,40) ? 0x9b2 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9b2 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9b2 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9b2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9b2 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9b2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9b2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9b2 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9b2 : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_DSSF_exp_j_theta_i_s21_exp_j_theta_i_s2_SHIFT(rev) 0
#define ACPHY_DSSF_exp_j_theta_i_s21_exp_j_theta_i_s2_MASK(rev)  (0x1fff << ACPHY_DSSF_exp_j_theta_i_s21_exp_j_theta_i_s2_SHIFT(rev))

/* Register ACPHY_a_coef11 */
#define ACPHY_a_coef11(rev)               (ACREV_GE(rev,40) ? 0x9b3 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x9b3 : INVALID_ADDRESS)))
#define ACPHY_a_coef11_a_coef1_SHIFT(rev) 0
#define ACPHY_a_coef11_a_coef1_MASK(rev)  (0x3ff << ACPHY_a_coef11_a_coef1_SHIFT(rev))

/* Register ACPHY_a_coef21 */
#define ACPHY_a_coef21(rev)               (ACREV_GE(rev,40) ? 0x9b4 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x9b4 : INVALID_ADDRESS)))
#define ACPHY_a_coef21_a_coef2_SHIFT(rev) 0
#define ACPHY_a_coef21_a_coef2_MASK(rev)  (0x3ff << ACPHY_a_coef21_a_coef2_SHIFT(rev))

/* Register ACPHY_DSSF_exp_i_theta_q_s11 */
#define ACPHY_DSSF_exp_i_theta_q_s11(rev)                        (ACREV_GE(rev,40) ? 0x9b5 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9b5 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9b5 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9b5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9b5 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9b5 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9b5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9b5 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9b5 : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_DSSF_exp_i_theta_q_s11_exp_j_theta_q_s1_SHIFT(rev) 0
#define ACPHY_DSSF_exp_i_theta_q_s11_exp_j_theta_q_s1_MASK(rev)  (0x1fff << ACPHY_DSSF_exp_i_theta_q_s11_exp_j_theta_q_s1_SHIFT(rev))

/* Register ACPHY_DSSF_exp_i_theta_q_s21 */
#define ACPHY_DSSF_exp_i_theta_q_s21(rev)                        (ACREV_GE(rev,40) ? 0x9b6 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9b6 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9b6 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9b6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9b6 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9b6 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9b6 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9b6 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9b6 : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_DSSF_exp_i_theta_q_s21_exp_j_theta_q_s2_SHIFT(rev) 0
#define ACPHY_DSSF_exp_i_theta_q_s21_exp_j_theta_q_s2_MASK(rev)  (0x1fff << ACPHY_DSSF_exp_i_theta_q_s21_exp_j_theta_q_s2_SHIFT(rev))

/* Register ACPHY_a_coef31 */
#define ACPHY_a_coef31(rev)               (ACREV_GE(rev,40) ? 0x9b7 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x9b7 : INVALID_ADDRESS)))
#define ACPHY_a_coef31_a_coef3_SHIFT(rev) 0
#define ACPHY_a_coef31_a_coef3_MASK(rev)  (0x3ff << ACPHY_a_coef31_a_coef3_SHIFT(rev))

/* Register ACPHY_b_coef11 */
#define ACPHY_b_coef11(rev)               (ACREV_GE(rev,40) ? 0x9b8 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x9b8 : INVALID_ADDRESS)))
#define ACPHY_b_coef11_b_coef1_SHIFT(rev) 0
#define ACPHY_b_coef11_b_coef1_MASK(rev)  (0x3ff << ACPHY_b_coef11_b_coef1_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th0_s11 */
#define ACPHY_DSSF_gain_th0_s11(rev)                   (ACREV_GE(rev,40) ? 0x9b9 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9b9 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9b9 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9b9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9b9 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9b9 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9b9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9b9 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9b9 : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_DSSF_gain_th0_s11_gain_th0_s1_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th0_s11_gain_th0_s1_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th0_s11_gain_th0_s1_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th1_s11 */
#define ACPHY_DSSF_gain_th1_s11(rev)                   (ACREV_GE(rev,40) ? 0x9ba : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9ba : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9ba : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9ba : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9ba : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9ba : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9ba : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9ba : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9ba : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_DSSF_gain_th1_s11_gain_th1_s1_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th1_s11_gain_th1_s1_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th1_s11_gain_th1_s1_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th2_s11 */
#define ACPHY_DSSF_gain_th2_s11(rev)                   (ACREV_GE(rev,40) ? 0x9bb : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9bb : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9bb : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9bb : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9bb : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9bb : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9bb : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9bb : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9bb : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_DSSF_gain_th2_s11_gain_th2_s1_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th2_s11_gain_th2_s1_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th2_s11_gain_th2_s1_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th0_s21 */
#define ACPHY_DSSF_gain_th0_s21(rev)                   (ACREV_GE(rev,40) ? 0x9bc : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9bc : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9bc : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9bc : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9bc : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9bc : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9bc : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9bc : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9bc : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_DSSF_gain_th0_s21_gain_th0_s2_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th0_s21_gain_th0_s2_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th0_s21_gain_th0_s2_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th1_s21 */
#define ACPHY_DSSF_gain_th1_s21(rev)                   (ACREV_GE(rev,40) ? 0x9bd : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9bd : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9bd : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9bd : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9bd : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9bd : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9bd : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9bd : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9bd : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_DSSF_gain_th1_s21_gain_th1_s2_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th1_s21_gain_th1_s2_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th1_s21_gain_th1_s2_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th2_s21 */
#define ACPHY_DSSF_gain_th2_s21(rev)                   (ACREV_GE(rev,40) ? 0x9be : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9be : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9be : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9be : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9be : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9be : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9be : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9be : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9be : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_DSSF_gain_th2_s21_gain_th2_s2_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th2_s21_gain_th2_s2_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th2_s21_gain_th2_s2_SHIFT(rev))

/* Register ACPHY_b_coef21 */
#define ACPHY_b_coef21(rev)               (ACREV_GE(rev,40) ? 0x9bf : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x9bf : INVALID_ADDRESS)))
#define ACPHY_b_coef21_b_coef2_SHIFT(rev) 0
#define ACPHY_b_coef21_b_coef2_MASK(rev)  (0x3ff << ACPHY_b_coef21_b_coef2_SHIFT(rev))

/* Register ACPHY_dccal_control1 */
#define ACPHY_dccal_control1(rev)                          (ACREV_GE(rev,40) ? 0x9c0 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9c0 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9c0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x9c0 : INVALID_ADDRESS)))))))
#define ACPHY_dccal_control1_dcoe_start_done_SHIFT(rev)    1
#define ACPHY_dccal_control1_dcoe_start_done_MASK(rev)     (0x1 << ACPHY_dccal_control1_dcoe_start_done_SHIFT(rev))
#define ACPHY_dccal_control1_idacc_start_done_SHIFT(rev)   2
#define ACPHY_dccal_control1_idacc_start_done_MASK(rev)    (0x1 << ACPHY_dccal_control1_idacc_start_done_SHIFT(rev))
#define ACPHY_dccal_control1_dcoe_lna1_inpshort_SHIFT(rev) 3
#define ACPHY_dccal_control1_dcoe_lna1_inpshort_MASK(rev)  (0x1 << ACPHY_dccal_control1_dcoe_lna1_inpshort_SHIFT(rev))
#define ACPHY_dccal_control1_dcoe_lna1_outshort_SHIFT(rev) 4
#define ACPHY_dccal_control1_dcoe_lna1_outshort_MASK(rev)  (0x1 << ACPHY_dccal_control1_dcoe_lna1_outshort_SHIFT(rev))
#define ACPHY_dccal_control1_dcoe_lna1_init_SHIFT(rev)     5
#define ACPHY_dccal_control1_dcoe_lna1_init_MASK(rev)      (0x1f << ACPHY_dccal_control1_dcoe_lna1_init_SHIFT(rev))
#define ACPHY_dccal_control1_dcoe_wait_cinit_SHIFT(rev)    10
#define ACPHY_dccal_control1_dcoe_wait_cinit_MASK(rev)     (0x3f << ACPHY_dccal_control1_dcoe_wait_cinit_SHIFT(rev))

/* Register ACPHY_dccal_control_11 */
#define ACPHY_dccal_control_11(rev)                            (ACREV_GE(rev,40) ? 0x9c1 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9c1 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9c1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x9c1 : INVALID_ADDRESS)))))))
#define ACPHY_dccal_control_11_dcoe_abort_threshold_SHIFT(rev) 0
#define ACPHY_dccal_control_11_dcoe_abort_threshold_MASK(rev)  (0xff << ACPHY_dccal_control_11_dcoe_abort_threshold_SHIFT(rev))
#define ACPHY_dccal_control_11_idacc_tia_init_00_SHIFT(rev)    8
#define ACPHY_dccal_control_11_idacc_tia_init_00_MASK(rev)     (0xf << ACPHY_dccal_control_11_idacc_tia_init_00_SHIFT(rev))
#define ACPHY_dccal_control_11_idacc_tia_init_01_SHIFT(rev)    12
#define ACPHY_dccal_control_11_idacc_tia_init_01_MASK(rev)     (0xf << ACPHY_dccal_control_11_idacc_tia_init_01_SHIFT(rev))

/* Register ACPHY_dccal_control_21 */
#define ACPHY_dccal_control_21(rev)                         (ACREV_GE(rev,40) ? 0x9c2 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9c2 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9c2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x9c2 : INVALID_ADDRESS)))))))
#define ACPHY_dccal_control_21_idacc_tia_init_02_SHIFT(rev) 0
#define ACPHY_dccal_control_21_idacc_tia_init_02_MASK(rev)  (0xf << ACPHY_dccal_control_21_idacc_tia_init_02_SHIFT(rev))
#define ACPHY_dccal_control_21_idacc_tia_init_03_SHIFT(rev) 4
#define ACPHY_dccal_control_21_idacc_tia_init_03_MASK(rev)  (0xf << ACPHY_dccal_control_21_idacc_tia_init_03_SHIFT(rev))
#define ACPHY_dccal_control_21_idacc_tia_init_04_SHIFT(rev) 8
#define ACPHY_dccal_control_21_idacc_tia_init_04_MASK(rev)  (0xf << ACPHY_dccal_control_21_idacc_tia_init_04_SHIFT(rev))
#define ACPHY_dccal_control_21_idacc_tia_init_05_SHIFT(rev) 12
#define ACPHY_dccal_control_21_idacc_tia_init_05_MASK(rev)  (0xf << ACPHY_dccal_control_21_idacc_tia_init_05_SHIFT(rev))

/* Register ACPHY_dccal_control_31 */
#define ACPHY_dccal_control_31(rev)                         (ACREV_GE(rev,40) ? 0x9c3 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9c3 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9c3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x9c3 : INVALID_ADDRESS)))))))
#define ACPHY_dccal_control_31_idacc_tia_init_06_SHIFT(rev) 0
#define ACPHY_dccal_control_31_idacc_tia_init_06_MASK(rev)  (0xf << ACPHY_dccal_control_31_idacc_tia_init_06_SHIFT(rev))
#define ACPHY_dccal_control_31_idacc_tia_init_07_SHIFT(rev) 4
#define ACPHY_dccal_control_31_idacc_tia_init_07_MASK(rev)  (0xf << ACPHY_dccal_control_31_idacc_tia_init_07_SHIFT(rev))
#define ACPHY_dccal_control_31_idacc_tia_init_08_SHIFT(rev) 8
#define ACPHY_dccal_control_31_idacc_tia_init_08_MASK(rev)  (0xf << ACPHY_dccal_control_31_idacc_tia_init_08_SHIFT(rev))
#define ACPHY_dccal_control_31_idacc_tia_init_09_SHIFT(rev) 12
#define ACPHY_dccal_control_31_idacc_tia_init_09_MASK(rev)  (0xf << ACPHY_dccal_control_31_idacc_tia_init_09_SHIFT(rev))

/* Register ACPHY_dccal_control_41 */
#define ACPHY_dccal_control_41(rev)                         (ACREV_GE(rev,40) ? 0x9c4 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9c4 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9c4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x9c4 : INVALID_ADDRESS)))))))
#define ACPHY_dccal_control_41_idacc_tia_init_10_SHIFT(rev) 0
#define ACPHY_dccal_control_41_idacc_tia_init_10_MASK(rev)  (0xf << ACPHY_dccal_control_41_idacc_tia_init_10_SHIFT(rev))
#define ACPHY_dccal_control_41_idacc_tia_init_11_SHIFT(rev) 4
#define ACPHY_dccal_control_41_idacc_tia_init_11_MASK(rev)  (0xf << ACPHY_dccal_control_41_idacc_tia_init_11_SHIFT(rev))
#define ACPHY_dccal_control_41_idacc_tia_init_12_SHIFT(rev) 8
#define ACPHY_dccal_control_41_idacc_tia_init_12_MASK(rev)  (0xf << ACPHY_dccal_control_41_idacc_tia_init_12_SHIFT(rev))
#define ACPHY_dccal_control_41_idacc_tia_init_13_SHIFT(rev) 12
#define ACPHY_dccal_control_41_idacc_tia_init_13_MASK(rev)  (0xf << ACPHY_dccal_control_41_idacc_tia_init_13_SHIFT(rev))

/* Register ACPHY_dccal_control_51 */
#define ACPHY_dccal_control_51(rev)                         (ACREV_GE(rev,40) ? 0x9c5 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9c5 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9c5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x9c5 : INVALID_ADDRESS)))))))
#define ACPHY_dccal_control_51_idacc_tia_init_14_SHIFT(rev) 0
#define ACPHY_dccal_control_51_idacc_tia_init_14_MASK(rev)  (0xf << ACPHY_dccal_control_51_idacc_tia_init_14_SHIFT(rev))
#define ACPHY_dccal_control_51_idacc_tia_init_15_SHIFT(rev) 4
#define ACPHY_dccal_control_51_idacc_tia_init_15_MASK(rev)  (0xf << ACPHY_dccal_control_51_idacc_tia_init_15_SHIFT(rev))
#define ACPHY_dccal_control_51_idacc_tia_init_16_SHIFT(rev) 8
#define ACPHY_dccal_control_51_idacc_tia_init_16_MASK(rev)  (0xf << ACPHY_dccal_control_51_idacc_tia_init_16_SHIFT(rev))
#define ACPHY_dccal_control_51_idacc_tia_init_17_SHIFT(rev) 12
#define ACPHY_dccal_control_51_idacc_tia_init_17_MASK(rev)  (0xf << ACPHY_dccal_control_51_idacc_tia_init_17_SHIFT(rev))

/* Register ACPHY_dccal_control_61 */
#define ACPHY_dccal_control_61(rev)                         (ACREV_GE(rev,40) ? 0x9c6 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9c6 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9c6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x9c6 : INVALID_ADDRESS)))))))
#define ACPHY_dccal_control_61_idacc_tia_init_18_SHIFT(rev) 0
#define ACPHY_dccal_control_61_idacc_tia_init_18_MASK(rev)  (0xf << ACPHY_dccal_control_61_idacc_tia_init_18_SHIFT(rev))
#define ACPHY_dccal_control_61_idacc_tia_init_19_SHIFT(rev) 4
#define ACPHY_dccal_control_61_idacc_tia_init_19_MASK(rev)  (0xf << ACPHY_dccal_control_61_idacc_tia_init_19_SHIFT(rev))
#define ACPHY_dccal_control_61_idacc_tia_init_20_SHIFT(rev) 8
#define ACPHY_dccal_control_61_idacc_tia_init_20_MASK(rev)  (0xf << ACPHY_dccal_control_61_idacc_tia_init_20_SHIFT(rev))
#define ACPHY_dccal_control_61_idacc_tia_init_21_SHIFT(rev) 12
#define ACPHY_dccal_control_61_idacc_tia_init_21_MASK(rev)  (0xf << ACPHY_dccal_control_61_idacc_tia_init_21_SHIFT(rev))

/* Register ACPHY_dccal_control_71 */
#define ACPHY_dccal_control_71(rev)                         (ACREV_GE(rev,40) ? 0x9c7 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9c7 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9c7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x9c7 : INVALID_ADDRESS)))))))
#define ACPHY_dccal_control_71_idacc_tia_init_22_SHIFT(rev) 0
#define ACPHY_dccal_control_71_idacc_tia_init_22_MASK(rev)  (0xf << ACPHY_dccal_control_71_idacc_tia_init_22_SHIFT(rev))
#define ACPHY_dccal_control_71_idacc_tia_init_23_SHIFT(rev) 4
#define ACPHY_dccal_control_71_idacc_tia_init_23_MASK(rev)  (0xf << ACPHY_dccal_control_71_idacc_tia_init_23_SHIFT(rev))
#define ACPHY_dccal_control_71_idacc_wait_cinit_SHIFT(rev)  8
#define ACPHY_dccal_control_71_idacc_wait_cinit_MASK(rev)   (0x3f << ACPHY_dccal_control_71_idacc_wait_cinit_SHIFT(rev))
#define ACPHY_dccal_control_71_dccal_en_SHIFT(rev)          14
#define ACPHY_dccal_control_71_dccal_en_MASK(rev)           (0x1 << ACPHY_dccal_control_71_dccal_en_SHIFT(rev))
#define ACPHY_dccal_control_71_dccal_clkgate_en_SHIFT(rev)  15
#define ACPHY_dccal_control_71_dccal_clkgate_en_MASK(rev)   (0x1 << ACPHY_dccal_control_71_dccal_clkgate_en_SHIFT(rev))

/* Register ACPHY_dccal_control_81 */
#define ACPHY_dccal_control_81(rev)                             (ACREV_GE(rev,40) ? 0x9c8 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9c8 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9c8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x9c8 : INVALID_ADDRESS)))))))
#define ACPHY_dccal_control_81_idacc_acc_cexp_SHIFT(rev)        0
#define ACPHY_dccal_control_81_idacc_acc_cexp_MASK(rev)         (0x7 << ACPHY_dccal_control_81_idacc_acc_cexp_SHIFT(rev))
#define ACPHY_dccal_control_81_idacc_abort_threshold_SHIFT(rev) 3
#define ACPHY_dccal_control_81_idacc_abort_threshold_MASK(rev)  (0xff << ACPHY_dccal_control_81_idacc_abort_threshold_SHIFT(rev))
#define ACPHY_dccal_control_81_idacc_mag_select_SHIFT(rev)      11
#define ACPHY_dccal_control_81_idacc_mag_select_MASK(rev)       (0x3 << ACPHY_dccal_control_81_idacc_mag_select_SHIFT(rev))
#define ACPHY_dccal_control_81_dcoe_acc_cexp_SHIFT(rev)         13
#define ACPHY_dccal_control_81_dcoe_acc_cexp_MASK(rev)          (0x7 << ACPHY_dccal_control_81_dcoe_acc_cexp_SHIFT(rev))

/* Register ACPHY_dccal_control_91 */
#define ACPHY_dccal_control_91(rev)                              (ACREV_GE(rev,40) ? 0x9c9 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9c9 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9c9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x9c9 : INVALID_ADDRESS)))))))
#define ACPHY_dccal_control_91_idac_lna1_refidx_SHIFT(rev)       0
#define ACPHY_dccal_control_91_idac_lna1_refidx_MASK(rev)        (0x1f << ACPHY_dccal_control_91_idac_lna1_refidx_SHIFT(rev))
#define ACPHY_dccal_control_91_idac_lna1_scaling_SHIFT(rev)      5
#define ACPHY_dccal_control_91_idac_lna1_scaling_MASK(rev)       (0x1 << ACPHY_dccal_control_91_idac_lna1_scaling_SHIFT(rev))
#define ACPHY_dccal_control_91_idaci_sign_flip_SHIFT(rev)        6
#define ACPHY_dccal_control_91_idaci_sign_flip_MASK(rev)         (0x1 << ACPHY_dccal_control_91_idaci_sign_flip_SHIFT(rev))
#define ACPHY_dccal_control_91_idacq_sign_flip_SHIFT(rev)        7
#define ACPHY_dccal_control_91_idacq_sign_flip_MASK(rev)         (0x1 << ACPHY_dccal_control_91_idacq_sign_flip_SHIFT(rev))
#define ACPHY_dccal_control_91_idac_iq_swap_SHIFT(rev)           8
#define ACPHY_dccal_control_91_idac_iq_swap_MASK(rev)            (0x1 << ACPHY_dccal_control_91_idac_iq_swap_SHIFT(rev))
#define ACPHY_dccal_control_91_idact_wait_cinit_SHIFT(rev)       9
#define ACPHY_dccal_control_91_idact_wait_cinit_MASK(rev)        (0x3f << ACPHY_dccal_control_91_idact_wait_cinit_SHIFT(rev))
#define ACPHY_dccal_control_91_dccal_enable_force_run_SHIFT(rev) 15
#define ACPHY_dccal_control_91_dccal_enable_force_run_MASK(rev)  (0x1 << ACPHY_dccal_control_91_dccal_enable_force_run_SHIFT(rev))

/* Register ACPHY_dccal_control_101 */
#define ACPHY_dccal_control_101(rev)                      (ACREV_GE(rev,40) ? 0x9ca : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9ca : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9ca : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x9ca : INVALID_ADDRESS)))))))
#define ACPHY_dccal_control_101_idact_cntr_max_SHIFT(rev) 0
#define ACPHY_dccal_control_101_idact_cntr_max_MASK(rev)  (0xffff << ACPHY_dccal_control_101_idact_cntr_max_SHIFT(rev))

/* Register ACPHY_dccal_control_111 */
#define ACPHY_dccal_control_111(rev)                             (ACREV_GE(rev,40) ? 0x9cb : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9cb : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9cb : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x9cb : INVALID_ADDRESS)))))))
#define ACPHY_dccal_control_111_idact_cntr_min_SHIFT(rev)        0
#define ACPHY_dccal_control_111_idact_cntr_min_MASK(rev)         (0xff << ACPHY_dccal_control_111_idact_cntr_min_SHIFT(rev))
#define ACPHY_dccal_control_111_idact_abort_threshold_SHIFT(rev) 8
#define ACPHY_dccal_control_111_idact_abort_threshold_MASK(rev)  (0xff << ACPHY_dccal_control_111_idact_abort_threshold_SHIFT(rev))

/* Register ACPHY_dccal_control_121 */
#define ACPHY_dccal_control_121(rev)                           (ACREV_GE(rev,40) ? 0x9cc : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9cc : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9cc : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x9cc : INVALID_ADDRESS)))))))
#define ACPHY_dccal_control_121_idact_acc_threshold_SHIFT(rev) 0
#define ACPHY_dccal_control_121_idact_acc_threshold_MASK(rev)  (0xffff << ACPHY_dccal_control_121_idact_acc_threshold_SHIFT(rev))

/* Register ACPHY_dccal_control_131 */
#define ACPHY_dccal_control_131(rev)                          (ACREV_GE(rev,40) ? 0x9cd : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9cd : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9cd : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x9cd : INVALID_ADDRESS)))))))
#define ACPHY_dccal_control_131_idact_rsh_offset_SHIFT(rev)   0
#define ACPHY_dccal_control_131_idact_rsh_offset_MASK(rev)    (0x3 << ACPHY_dccal_control_131_idact_rsh_offset_SHIFT(rev))
#define ACPHY_dccal_control_131_ld_dcoe_done_SHIFT(rev)       2
#define ACPHY_dccal_control_131_ld_dcoe_done_MASK(rev)        (0xfff << ACPHY_dccal_control_131_ld_dcoe_done_SHIFT(rev))
#define ACPHY_dccal_control_131_override_dcoe_done_SHIFT(rev) 14
#define ACPHY_dccal_control_131_override_dcoe_done_MASK(rev)  (0x1 << ACPHY_dccal_control_131_override_dcoe_done_SHIFT(rev))

/* Register ACPHY_dccal_control_141 */
#define ACPHY_dccal_control_141(rev)                               (ACREV_GE(rev,40) ? 0x9ce : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9ce : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9ce : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x9ce : INVALID_ADDRESS)))))))
#define ACPHY_dccal_control_141_idacc_bypass_SHIFT(rev)            0
#define ACPHY_dccal_control_141_idacc_bypass_MASK(rev)             (0x1 << ACPHY_dccal_control_141_idacc_bypass_SHIFT(rev))
#define ACPHY_dccal_control_141_dccal_blank_bypass_SHIFT(rev)      1
#define ACPHY_dccal_control_141_dccal_blank_bypass_MASK(rev)       (0x1 << ACPHY_dccal_control_141_dccal_blank_bypass_SHIFT(rev))
#define ACPHY_dccal_control_141_multi_clip_dcc_war_en_SHIFT(rev)   2
#define ACPHY_dccal_control_141_multi_clip_dcc_war_en_MASK(rev)    (0x1 << ACPHY_dccal_control_141_multi_clip_dcc_war_en_SHIFT(rev))
#define ACPHY_dccal_control_141_multi_clip_dcc_tia_war_SHIFT(rev)  3
#define ACPHY_dccal_control_141_multi_clip_dcc_tia_war_MASK(rev)   (0xf << ACPHY_dccal_control_141_multi_clip_dcc_tia_war_SHIFT(rev))
#define ACPHY_dccal_control_141_dcoe_force_zero_ovrride_SHIFT(rev) 7
#define ACPHY_dccal_control_141_dcoe_force_zero_ovrride_MASK(rev)  (0x1 << ACPHY_dccal_control_141_dcoe_force_zero_ovrride_SHIFT(rev))

/* Register ACPHY_dccal_control_151 */
#define ACPHY_dccal_control_151(rev)                             (ACREV_GE(rev,40) ? 0x9cf : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9cf : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9cf : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x9cf : INVALID_ADDRESS)))))))
#define ACPHY_dccal_control_151_disable_dccal_pktproc_SHIFT(rev) 8
#define ACPHY_dccal_control_151_disable_dccal_pktproc_MASK(rev)  (0x1 << ACPHY_dccal_control_151_disable_dccal_pktproc_SHIFT(rev))
#define ACPHY_dccal_control_151_idacc_tx2rx_reinit_SHIFT(rev)    9
#define ACPHY_dccal_control_151_idacc_tx2rx_reinit_MASK(rev)     (0x1 << ACPHY_dccal_control_151_idacc_tx2rx_reinit_SHIFT(rev))
#define ACPHY_dccal_control_151_dccal_sw_reset_h_SHIFT(rev)      10
#define ACPHY_dccal_control_151_dccal_sw_reset_h_MASK(rev)       (0x1 << ACPHY_dccal_control_151_dccal_sw_reset_h_SHIFT(rev))
#define ACPHY_dccal_control_151_txinprogress_SHIFT(rev)          11
#define ACPHY_dccal_control_151_txinprogress_MASK(rev)           (0x1 << ACPHY_dccal_control_151_txinprogress_SHIFT(rev))
#define ACPHY_dccal_control_151_tbl_accessClk_sel_SHIFT(rev)     12
#define ACPHY_dccal_control_151_tbl_accessClk_sel_MASK(rev)      (0x1 << ACPHY_dccal_control_151_tbl_accessClk_sel_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_nominal_clip_th1 */
#define ACPHY_PREMPT_ofdm_nominal_clip_th1(rev)                            (ACREV_GE(rev,40) ? 0x9d0 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9d0 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9d0 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9d0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9d0 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9d0 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9d0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9d0 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9d0 : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_PREMPT_ofdm_nominal_clip_th1_ofdm_nominal_clip_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_nominal_clip_th1_ofdm_nominal_clip_th_MASK(rev)  (0xffff << ACPHY_PREMPT_ofdm_nominal_clip_th1_ofdm_nominal_clip_th_SHIFT(rev))

/* Register ACPHY_PREMPT_cck_nominal_clip_th1 */
#define ACPHY_PREMPT_cck_nominal_clip_th1(rev)                           (ACREV_GE(rev,40) ? 0x9d1 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9d1 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9d1 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9d1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9d1 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9d1 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9d1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9d1 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9d1 : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_PREMPT_cck_nominal_clip_th1_cck_nominal_clip_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_nominal_clip_th1_cck_nominal_clip_th_MASK(rev)  (0xffff << ACPHY_PREMPT_cck_nominal_clip_th1_cck_nominal_clip_th_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_large_gain_mismatch_th1 */
#define ACPHY_PREMPT_ofdm_large_gain_mismatch_th1(rev)                         (ACREV_GE(rev,40) ? 0x9d2 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9d2 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9d2 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9d2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9d2 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9d2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9d2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9d2 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9d2 : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_PREMPT_ofdm_large_gain_mismatch_th1_ofdm_large_gain_mismatch_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_large_gain_mismatch_th1_ofdm_large_gain_mismatch_th_MASK(rev) (0x1f << ACPHY_PREMPT_ofdm_large_gain_mismatch_th1_ofdm_large_gain_mismatch_th_SHIFT(rev))

/* Register ACPHY_PREMPT_cck_large_gain_mismatch_th1 */
#define ACPHY_PREMPT_cck_large_gain_mismatch_th1(rev)                          (ACREV_GE(rev,40) ? 0x9d3 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9d3 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9d3 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9d3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9d3 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9d3 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9d3 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9d3 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9d3 : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_PREMPT_cck_large_gain_mismatch_th1_cck_large_gain_mismatch_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_large_gain_mismatch_th1_cck_large_gain_mismatch_th_MASK(rev) (0x1f << ACPHY_PREMPT_cck_large_gain_mismatch_th1_cck_large_gain_mismatch_th_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_nominal_clip_cnt_th1 */
#define ACPHY_PREMPT_ofdm_nominal_clip_cnt_th1(rev)                            (ACREV_GE(rev,40) ? 0x9d4 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9d4 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9d4 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9d4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9d4 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9d4 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9d4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9d4 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9d4 : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_PREMPT_ofdm_nominal_clip_cnt_th1_ofdm_nominal_clip_cnt_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_nominal_clip_cnt_th1_ofdm_nominal_clip_cnt_th_MASK(rev) (0xff << ACPHY_PREMPT_ofdm_nominal_clip_cnt_th1_ofdm_nominal_clip_cnt_th_SHIFT(rev))

/* Register ACPHY_PREMPT_cck_nominal_clip_cnt_th1 */
#define ACPHY_PREMPT_cck_nominal_clip_cnt_th1(rev)                             (ACREV_GE(rev,40) ? 0x9d5 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9d5 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9d5 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9d5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9d5 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9d5 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9d5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9d5 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9d5 : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_PREMPT_cck_nominal_clip_cnt_th1_cck_nominal_clip_cnt_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_nominal_clip_cnt_th1_cck_nominal_clip_cnt_th_MASK(rev) (0xff << ACPHY_PREMPT_cck_nominal_clip_cnt_th1_cck_nominal_clip_cnt_th_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_low_power_mismatch_th1 */
#define ACPHY_PREMPT_ofdm_low_power_mismatch_th1(rev)                          (ACREV_GE(rev,40) ? 0x9d6 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9d6 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9d6 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9d6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9d6 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9d6 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9d6 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9d6 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9d6 : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_PREMPT_ofdm_low_power_mismatch_th1_ofdm_low_power_mismatch_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_low_power_mismatch_th1_ofdm_low_power_mismatch_th_MASK(rev) (0x1f << ACPHY_PREMPT_ofdm_low_power_mismatch_th1_ofdm_low_power_mismatch_th_SHIFT(rev))

/* Register ACPHY_PREMPT_cck_low_power_mismatch_th1 */
#define ACPHY_PREMPT_cck_low_power_mismatch_th1(rev)                           (ACREV_GE(rev,40) ? 0x9d7 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9d7 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9d7 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9d7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9d7 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9d7 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9d7 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9d7 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9d7 : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_PREMPT_cck_low_power_mismatch_th1_cck_low_power_mismatch_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_low_power_mismatch_th1_cck_low_power_mismatch_th_MASK(rev) (0x1f << ACPHY_PREMPT_cck_low_power_mismatch_th1_cck_low_power_mismatch_th_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th1 */
#define ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th1(rev)                   (ACREV_GE(rev,40) ? 0x9d8 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9d8 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9d8 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9d8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9d8 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9d8 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9d8 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9d8 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9d8 : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th1_ofdm_max_gain_mismatch_pkt_rcv_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th1_ofdm_max_gain_mismatch_pkt_rcv_th_MASK(rev) (0x1f << ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th1_ofdm_max_gain_mismatch_pkt_rcv_th_SHIFT(rev))

/* Register ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th1 */
#define ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th1(rev)                    (ACREV_GE(rev,40) ? 0x9d9 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9d9 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9d9 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9d9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9d9 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9d9 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9d9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9d9 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9d9 : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th1_cck_max_gain_mismatch_pkt_rcv_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th1_cck_max_gain_mismatch_pkt_rcv_th_MASK(rev) (0x1f << ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th1_cck_max_gain_mismatch_pkt_rcv_th_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th1 */
#define ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th1(rev)                   (ACREV_GE(rev,40) ? 0x9da : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9da : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9da : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9da : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9da : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9da : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9da : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9da : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9da : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th1_ofdm_min_gain_mismatch_pkt_rcv_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th1_ofdm_min_gain_mismatch_pkt_rcv_th_MASK(rev) (0x1f << ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th1_ofdm_min_gain_mismatch_pkt_rcv_th_SHIFT(rev))

/* Register ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th1 */
#define ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th1(rev)                    (ACREV_GE(rev,40) ? 0x9db : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9db : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9db : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9db : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9db : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9db : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9db : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9db : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9db : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th1_cck_min_gain_mismatch_pkt_rcv_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th1_cck_min_gain_mismatch_pkt_rcv_th_MASK(rev) (0x1f << ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th1_cck_min_gain_mismatch_pkt_rcv_th_SHIFT(rev))

/* Register ACPHY_PREMPT_per_pkt_en1 */
#define ACPHY_PREMPT_per_pkt_en1(rev)                                 (ACREV_GE(rev,40) ? 0x9dc : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9dc : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9dc : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9dc : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9dc : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9dc : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9dc : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9dc : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9dc : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_PREMPT_per_pkt_en1_clip_detect_enable_SHIFT(rev)        0
#define ACPHY_PREMPT_per_pkt_en1_clip_detect_enable_MASK(rev)         (0x1 << ACPHY_PREMPT_per_pkt_en1_clip_detect_enable_SHIFT(rev))
#define ACPHY_PREMPT_per_pkt_en1_low_power_enable_SHIFT(rev)          1
#define ACPHY_PREMPT_per_pkt_en1_low_power_enable_MASK(rev)           (0x1 << ACPHY_PREMPT_per_pkt_en1_low_power_enable_SHIFT(rev))
#define ACPHY_PREMPT_per_pkt_en1_pwr_variation_enable_SHIFT(rev)      2
#define ACPHY_PREMPT_per_pkt_en1_pwr_variation_enable_MASK(rev)       (0x1 << ACPHY_PREMPT_per_pkt_en1_pwr_variation_enable_SHIFT(rev))
#define ACPHY_PREMPT_per_pkt_en1_clip_detect_cond1_enable_SHIFT(rev)  3
#define ACPHY_PREMPT_per_pkt_en1_clip_detect_cond1_enable_MASK(rev)   (0x1 << ACPHY_PREMPT_per_pkt_en1_clip_detect_cond1_enable_SHIFT(rev))
#define ACPHY_PREMPT_per_pkt_en1_clip_detect_cond2_enable_SHIFT(rev)  4
#define ACPHY_PREMPT_per_pkt_en1_clip_detect_cond2_enable_MASK(rev)   (0x1 << ACPHY_PREMPT_per_pkt_en1_clip_detect_cond2_enable_SHIFT(rev))
#define ACPHY_PREMPT_per_pkt_en1_clip_detect_cond3_enable_SHIFT(rev)  5
#define ACPHY_PREMPT_per_pkt_en1_clip_detect_cond3_enable_MASK(rev)   (0x1 << ACPHY_PREMPT_per_pkt_en1_clip_detect_cond3_enable_SHIFT(rev))
#define ACPHY_PREMPT_per_pkt_en1_enable_abrts_during_htagc_SHIFT(rev) 6
#define ACPHY_PREMPT_per_pkt_en1_enable_abrts_during_htagc_MASK(rev)  (0x1 << ACPHY_PREMPT_per_pkt_en1_enable_abrts_during_htagc_SHIFT(rev))
#define ACPHY_PREMPT_per_pkt_en1_preemption_clock_enable_SHIFT(rev)   7
#define ACPHY_PREMPT_per_pkt_en1_preemption_clock_enable_MASK(rev)    (0x1 << ACPHY_PREMPT_per_pkt_en1_preemption_clock_enable_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1 */
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1(rev)                      (ACREV_GE(rev,40) ? 0x9dd : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9dd : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9dd : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9dd : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9dd : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9dd : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9dd : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9dd : INVALID_ADDRESS)))))))))))))))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1_ofdm_nominal_clip_th_msb_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1_ofdm_nominal_clip_th_msb_MASK(rev) (0x1 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1_ofdm_nominal_clip_th_msb_SHIFT(rev))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1_cck_nominal_clip_th_msb_SHIFT(rev) 1
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1_cck_nominal_clip_th_msb_MASK(rev) (0x1 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1_cck_nominal_clip_th_msb_SHIFT(rev))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1_ofdm_nominal_clip_th_lsb_bits_SHIFT(rev) 2
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1_ofdm_nominal_clip_th_lsb_bits_MASK(rev) (0x7 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1_ofdm_nominal_clip_th_lsb_bits_SHIFT(rev))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1_cck_nominal_clip_th_lsb_bits_SHIFT(rev) 5
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1_cck_nominal_clip_th_lsb_bits_MASK(rev) (0x7 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1_cck_nominal_clip_th_lsb_bits_SHIFT(rev))

/* Register ACPHY_PREMPT_with_obss_support1 */
#define ACPHY_PREMPT_with_obss_support1(rev)                      (ACREV_GE(rev,40) ? 0x9de : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9de : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x9de : INVALID_ADDRESS)))))
#define ACPHY_PREMPT_with_obss_support1_muxDvgaout_SHIFT(rev)     (ACREV_GE(rev,40) ? 0 : (ACREV_GE(rev,32) ? 0 : 1))
#define ACPHY_PREMPT_with_obss_support1_muxDvgaout_MASK(rev)      (0x1 << ACPHY_PREMPT_with_obss_support1_muxDvgaout_SHIFT(rev))
#define ACPHY_PREMPT_with_obss_support1_postRxFiltMult_SHIFT(rev) 0
#define ACPHY_PREMPT_with_obss_support1_postRxFiltMult_MASK(rev)  (0x1 << ACPHY_PREMPT_with_obss_support1_postRxFiltMult_SHIFT(rev))

/* Register ACPHY_b_coef31 */
#define ACPHY_b_coef31(rev)               (ACREV_GE(rev,40) ? 0x9df : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x9df : INVALID_ADDRESS)))
#define ACPHY_b_coef31_b_coef3_SHIFT(rev) 0
#define ACPHY_b_coef31_b_coef3_MASK(rev)  (0x3ff << ACPHY_b_coef31_b_coef3_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_ctrl1 */
#define ACPHY_txbbpdcomp_ctrl1(rev)                                     (ACREV_GE(rev,40) ? 0x9e0 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9e0 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9e0 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9e0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x9e0 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9e0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9e0 : INVALID_ADDRESS)))))))))))))
#define ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_en1_SHIFT(rev)                0
#define ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_en1_MASK(rev)                 (0x1 << ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_en1_SHIFT(rev))
#define ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_dc_comp_en1_SHIFT(rev)        1
#define ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_dc_comp_en1_MASK(rev)         (0x1 << ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_dc_comp_en1_SHIFT(rev))
#define ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_cckcomp_en1_SHIFT(rev)        2
#define ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_cckcomp_en1_MASK(rev)         (0x1 << ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_cckcomp_en1_SHIFT(rev))
#define ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_rfpwr_override_en1_SHIFT(rev) 3
#define ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_rfpwr_override_en1_MASK(rev)  (0x1 << ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_rfpwr_override_en1_SHIFT(rev))
#define ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_signed_lut_en1_SHIFT(rev)     4
#define ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_signed_lut_en1_MASK(rev)      (0x1 << ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_signed_lut_en1_SHIFT(rev))
#define ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_tbl_sz1_SHIFT(rev)            5
#define ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_tbl_sz1_MASK(rev)             (0xff << ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_tbl_sz1_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_tbl_idx1 */
#define ACPHY_txbbpdcomp_tbl_idx1(rev)                             (ACREV_GE(rev,40) ? 0x9e1 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9e1 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9e1 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9e1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x9e1 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9e1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9e1 : INVALID_ADDRESS)))))))))))))
#define ACPHY_txbbpdcomp_tbl_idx1_txbbpdcomp_start_idx1_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_tbl_idx1_txbbpdcomp_start_idx1_MASK(rev)  (0x7f << ACPHY_txbbpdcomp_tbl_idx1_txbbpdcomp_start_idx1_SHIFT(rev))
#define ACPHY_txbbpdcomp_tbl_idx1_txbbpdcomp_stop_idx1_SHIFT(rev)  7
#define ACPHY_txbbpdcomp_tbl_idx1_txbbpdcomp_stop_idx1_MASK(rev)   (0x7f << ACPHY_txbbpdcomp_tbl_idx1_txbbpdcomp_stop_idx1_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_dc_offseti1 */
#define ACPHY_txbbpdcomp_dc_offseti1(rev)                              (ACREV_GE(rev,40) ? 0x9e2 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9e2 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9e2 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9e2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x9e2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9e2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9e2 : INVALID_ADDRESS)))))))))))))
#define ACPHY_txbbpdcomp_dc_offseti1_txbbpdcomp_dc_offseti1_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_dc_offseti1_txbbpdcomp_dc_offseti1_MASK(rev)  (0x3ff << ACPHY_txbbpdcomp_dc_offseti1_txbbpdcomp_dc_offseti1_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_dc_offsetq1 */
#define ACPHY_txbbpdcomp_dc_offsetq1(rev)                              (ACREV_GE(rev,40) ? 0x9e3 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9e3 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9e3 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9e3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x9e3 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9e3 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9e3 : INVALID_ADDRESS)))))))))))))
#define ACPHY_txbbpdcomp_dc_offsetq1_txbbpdcomp_dc_offsetq1_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_dc_offsetq1_txbbpdcomp_dc_offsetq1_MASK(rev)  (0x3ff << ACPHY_txbbpdcomp_dc_offsetq1_txbbpdcomp_dc_offsetq1_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_cckdc_offseti1 */
#define ACPHY_txbbpdcomp_cckdc_offseti1(rev)                                 (ACREV_GE(rev,40) ? 0x9e4 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9e4 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9e4 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9e4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x9e4 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9e4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9e4 : INVALID_ADDRESS)))))))))))))
#define ACPHY_txbbpdcomp_cckdc_offseti1_txbbpdcomp_cckdc_offseti1_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_cckdc_offseti1_txbbpdcomp_cckdc_offseti1_MASK(rev)  (0x3ff << ACPHY_txbbpdcomp_cckdc_offseti1_txbbpdcomp_cckdc_offseti1_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_cckdc_offsetq1 */
#define ACPHY_txbbpdcomp_cckdc_offsetq1(rev)                                 (ACREV_GE(rev,40) ? 0x9e5 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9e5 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9e5 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9e5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x9e5 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9e5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9e5 : INVALID_ADDRESS)))))))))))))
#define ACPHY_txbbpdcomp_cckdc_offsetq1_txbbpdcomp_cckdc_offsetq1_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_cckdc_offsetq1_txbbpdcomp_cckdc_offsetq1_MASK(rev)  (0x3ff << ACPHY_txbbpdcomp_cckdc_offsetq1_txbbpdcomp_cckdc_offsetq1_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_rfpwr_ctrl1 */
#define ACPHY_txbbpdcomp_rfpwr_ctrl1(rev)                                      (ACREV_GE(rev,40) ? 0x9e6 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9e6 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9e6 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9e6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x9e6 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9e6 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9e6 : INVALID_ADDRESS)))))))))))))
#define ACPHY_txbbpdcomp_rfpwr_ctrl1_txbbpdcomp_rfpwr_override_val1_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_rfpwr_ctrl1_txbbpdcomp_rfpwr_override_val1_MASK(rev)  (0x1ff << ACPHY_txbbpdcomp_rfpwr_ctrl1_txbbpdcomp_rfpwr_override_val1_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_scaling1 */
#define ACPHY_txbbpdcomp_scaling1(rev)                                 (ACREV_GE(rev,40) ? 0x9e7 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9e7 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9e7 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9e7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x9e7 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9e7 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9e7 : INVALID_ADDRESS)))))))))))))
#define ACPHY_txbbpdcomp_scaling1_txbbpdcomp_idx_scalar1_SHIFT(rev)    0
#define ACPHY_txbbpdcomp_scaling1_txbbpdcomp_idx_scalar1_MASK(rev)     (0xff << ACPHY_txbbpdcomp_scaling1_txbbpdcomp_idx_scalar1_SHIFT(rev))
#define ACPHY_txbbpdcomp_scaling1_txbbpdcomp_nfracbits_idx1_SHIFT(rev) 8
#define ACPHY_txbbpdcomp_scaling1_txbbpdcomp_nfracbits_idx1_MASK(rev)  (0x7 << ACPHY_txbbpdcomp_scaling1_txbbpdcomp_nfracbits_idx1_SHIFT(rev))
#define ACPHY_txbbpdcomp_scaling1_txbbpdcomp_nfracbits_eps1_SHIFT(rev) 11
#define ACPHY_txbbpdcomp_scaling1_txbbpdcomp_nfracbits_eps1_MASK(rev)  (0xf << ACPHY_txbbpdcomp_scaling1_txbbpdcomp_nfracbits_eps1_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_idx_offseti1 */
#define ACPHY_txbbpdcomp_idx_offseti1(rev)                               (ACREV_GE(rev,40) ? 0x9e8 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9e8 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9e8 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9e8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x9e8 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9e8 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9e8 : INVALID_ADDRESS)))))))))))))
#define ACPHY_txbbpdcomp_idx_offseti1_txbbpdcomp_idx_offseti1_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_idx_offseti1_txbbpdcomp_idx_offseti1_MASK(rev)  (0xff << ACPHY_txbbpdcomp_idx_offseti1_txbbpdcomp_idx_offseti1_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_idx_offsetq1 */
#define ACPHY_txbbpdcomp_idx_offsetq1(rev)                               (ACREV_GE(rev,40) ? 0x9e9 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9e9 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9e9 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9e9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x9e9 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9e9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9e9 : INVALID_ADDRESS)))))))))))))
#define ACPHY_txbbpdcomp_idx_offsetq1_txbbpdcomp_idx_offsetq1_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_idx_offsetq1_txbbpdcomp_idx_offsetq1_MASK(rev)  (0xff << ACPHY_txbbpdcomp_idx_offsetq1_txbbpdcomp_idx_offsetq1_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_idx_offset21 */
#define ACPHY_txbbpdcomp_idx_offset21(rev)                               (ACREV_GE(rev,40) ? 0x9ea : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9ea : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9ea : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9ea : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x9ea : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9ea : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9ea : INVALID_ADDRESS)))))))))))))
#define ACPHY_txbbpdcomp_idx_offset21_txbbpdcomp_idx_offset21_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_idx_offset21_txbbpdcomp_idx_offset21_MASK(rev)  (0xff << ACPHY_txbbpdcomp_idx_offset21_txbbpdcomp_idx_offset21_SHIFT(rev))

/* Register ACPHY_txfdss_ctrl1 */
#define ACPHY_txfdss_ctrl1(rev)                             (ACREV_GE(rev,40) ? 0x9f0 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9f0 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9f0 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9f0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x9f0 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9f0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9f0 : INVALID_ADDRESS)))))))))))))
#define ACPHY_txfdss_ctrl1_txfdss_enable1_SHIFT(rev)        0
#define ACPHY_txfdss_ctrl1_txfdss_enable1_MASK(rev)         (0x1 << ACPHY_txfdss_ctrl1_txfdss_enable1_SHIFT(rev))
#define ACPHY_txfdss_ctrl1_txfdss_interp_enable1_SHIFT(rev) 1
#define ACPHY_txfdss_ctrl1_txfdss_interp_enable1_MASK(rev)  (0x1 << ACPHY_txfdss_ctrl1_txfdss_interp_enable1_SHIFT(rev))

/* Register ACPHY_txfdss_cfgtbl1 */
#define ACPHY_txfdss_cfgtbl1(rev)                           (ACREV_GE(rev,40) ? 0x9f1 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9f1 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9f1 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9f1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x9f1 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9f1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9f1 : INVALID_ADDRESS)))))))))))))
#define ACPHY_txfdss_cfgtbl1_txfdss_num_20M_tbl1_SHIFT(rev) 0
#define ACPHY_txfdss_cfgtbl1_txfdss_num_20M_tbl1_MASK(rev)  (0x1f << ACPHY_txfdss_cfgtbl1_txfdss_num_20M_tbl1_SHIFT(rev))
#define ACPHY_txfdss_cfgtbl1_txfdss_num_40M_tbl1_SHIFT(rev) 5
#define ACPHY_txfdss_cfgtbl1_txfdss_num_40M_tbl1_MASK(rev)  (0x1f << ACPHY_txfdss_cfgtbl1_txfdss_num_40M_tbl1_SHIFT(rev))

/* Register ACPHY_txfdss_cfgbrkpt0_1 */
#define ACPHY_txfdss_cfgbrkpt0_1(rev)                                   (ACREV_GE(rev,40) ? 0x9f2 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9f2 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9f2 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9f2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x9f2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9f2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9f2 : INVALID_ADDRESS)))))))))))))
#define ACPHY_txfdss_cfgbrkpt0_1_txfdss_num_20M_breakpoints1_SHIFT(rev) 0
#define ACPHY_txfdss_cfgbrkpt0_1_txfdss_num_20M_breakpoints1_MASK(rev)  (0x7f << ACPHY_txfdss_cfgbrkpt0_1_txfdss_num_20M_breakpoints1_SHIFT(rev))
#define ACPHY_txfdss_cfgbrkpt0_1_txfdss_num_40M_breakpoints1_SHIFT(rev) 7
#define ACPHY_txfdss_cfgbrkpt0_1_txfdss_num_40M_breakpoints1_MASK(rev)  (0x7f << ACPHY_txfdss_cfgbrkpt0_1_txfdss_num_40M_breakpoints1_SHIFT(rev))

/* Register ACPHY_txfdss_cfgbrkpt1_1 */
#define ACPHY_txfdss_cfgbrkpt1_1(rev)                                   (ACREV_GE(rev,40) ? 0x9f3 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9f3 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9f3 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9f3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x9f3 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9f3 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9f3 : INVALID_ADDRESS)))))))))))))
#define ACPHY_txfdss_cfgbrkpt1_1_txfdss_num_80M_breakpoints1_SHIFT(rev) 0
#define ACPHY_txfdss_cfgbrkpt1_1_txfdss_num_80M_breakpoints1_MASK(rev)  (0x7f << ACPHY_txfdss_cfgbrkpt1_1_txfdss_num_80M_breakpoints1_SHIFT(rev))

/* Register ACPHY_txfdss_scaleadj_en_1 */
#define ACPHY_txfdss_scaleadj_en_1(rev)                                (ACREV_GE(rev,40) ? 0x9f4 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9f4 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9f4 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9f4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x9f4 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9f4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9f4 : INVALID_ADDRESS)))))))))))))
#define ACPHY_txfdss_scaleadj_en_1_txfdss_scale_adj_enable1_SHIFT(rev) 0
#define ACPHY_txfdss_scaleadj_en_1_txfdss_scale_adj_enable1_MASK(rev)  (0x7 << ACPHY_txfdss_scaleadj_en_1_txfdss_scale_adj_enable1_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w12_value1 */
#define ACPHY_ACI_Detect_s_w12_value1(rev)                   (ACREV_GE(rev,40) ? 0x9f5 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9f5 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9f5 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9f5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x9f5 : (ACREV_GE(rev,17) ? 0x9e0 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9e0 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9f5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9f5 : (ACREV_GE(rev,8) ? 0x9e0 : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_ACI_Detect_s_w12_value1_s_w12_value_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w12_value1_s_w12_value_MASK(rev)  (0x7ff << ACPHY_ACI_Detect_s_w12_value1_s_w12_value_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w12_block_acc1 */
#define ACPHY_ACI_Detect_s_w12_block_acc1(rev)                       (ACREV_GE(rev,40) ? 0x9f6 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9f6 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9f6 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9f6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x9f6 : (ACREV_GE(rev,17) ? 0x9e1 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9e1 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9f6 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9f6 : (ACREV_GE(rev,8) ? 0x9e1 : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_ACI_Detect_s_w12_block_acc1_s_w12_block_acc_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w12_block_acc1_s_w12_block_acc_MASK(rev)  (0x7fff << ACPHY_ACI_Detect_s_w12_block_acc1_s_w12_block_acc_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w12_window_acc1_lo */
#define ACPHY_ACI_Detect_s_w12_window_acc1_lo(rev)                           (ACREV_GE(rev,40) ? 0x9f7 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9f7 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9f7 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9f7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x9f7 : (ACREV_GE(rev,17) ? 0x9e2 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9e2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9f7 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9f7 : (ACREV_GE(rev,8) ? 0x9e2 : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_ACI_Detect_s_w12_window_acc1_lo_s_w12_window_acc_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w12_window_acc1_lo_s_w12_window_acc_lo_MASK(rev)  (0xffff << ACPHY_ACI_Detect_s_w12_window_acc1_lo_s_w12_window_acc_lo_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w12_window_acc1_hi */
#define ACPHY_ACI_Detect_s_w12_window_acc1_hi(rev)                           (ACREV_GE(rev,40) ? 0x9f8 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9f8 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9f8 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9f8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x9f8 : (ACREV_GE(rev,17) ? 0x9e3 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9e3 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9f8 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9f8 : (ACREV_GE(rev,8) ? 0x9e3 : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_ACI_Detect_s_w12_window_acc1_hi_s_w12_window_acc_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w12_window_acc1_hi_s_w12_window_acc_hi_MASK(rev)  (0x7 << ACPHY_ACI_Detect_s_w12_window_acc1_hi_s_w12_window_acc_hi_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_detected_ctr_w121 */
#define ACPHY_ACI_Detect_aci_detected_ctr_w121(rev)                            (ACREV_GE(rev,40) ? 0x9f9 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9f9 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9f9 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9f9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x9f9 : (ACREV_GE(rev,17) ? 0x9e4 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9e4 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9f9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9f9 : (ACREV_GE(rev,8) ? 0x9e4 : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_ACI_Detect_aci_detected_ctr_w121_aci_detected_ctr_w12_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_detected_ctr_w121_aci_detected_ctr_w12_MASK(rev)  (0xffff << ACPHY_ACI_Detect_aci_detected_ctr_w121_aci_detected_ctr_w12_SHIFT(rev))

/* Register ACPHY_ACI_Detect_sw_aci_detected_ctr_w121 */
#define ACPHY_ACI_Detect_sw_aci_detected_ctr_w121(rev)                         (ACREV_GE(rev,40) ? 0x9fa : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9fa : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9fa : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9fa : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x9fa : (ACREV_GE(rev,17) ? 0x9e5 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9e5 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9fa : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9fa : (ACREV_GE(rev,8) ? 0x9e5 : INVALID_ADDRESS)))))))))))))))))
#define ACPHY_ACI_Detect_sw_aci_detected_ctr_w121_sw_aci_detected_ctr_w12_SHIFT(rev) 0
#define ACPHY_ACI_Detect_sw_aci_detected_ctr_w121_sw_aci_detected_ctr_w12_MASK(rev) (0xffff << ACPHY_ACI_Detect_sw_aci_detected_ctr_w121_sw_aci_detected_ctr_w12_SHIFT(rev))

/* Register ACPHY_dccal_control_261 */
#define ACPHY_dccal_control_261(rev)                         (ACREV_GE(rev,40) ? 0x9fb : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9fb : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9fb : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x9fb : INVALID_ADDRESS)))))))
#define ACPHY_dccal_control_261_idacc_done_init_0_SHIFT(rev) 0
#define ACPHY_dccal_control_261_idacc_done_init_0_MASK(rev)  (0xffff << ACPHY_dccal_control_261_idacc_done_init_0_SHIFT(rev))

/* Register ACPHY_dccal_control_271 */
#define ACPHY_dccal_control_271(rev)                         (ACREV_GE(rev,40) ? 0x9fc : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9fc : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9fc : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x9fc : INVALID_ADDRESS)))))))
#define ACPHY_dccal_control_271_idacc_done_init_1_SHIFT(rev) 0
#define ACPHY_dccal_control_271_idacc_done_init_1_MASK(rev)  (0xff << ACPHY_dccal_control_271_idacc_done_init_1_SHIFT(rev))

/* Register ACPHY_dccal_control_281 */
#define ACPHY_dccal_control_281(rev)                             (ACREV_GE(rev,40) ? 0x9fd : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9fd : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9fd : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x9fd : INVALID_ADDRESS)))))))
#define ACPHY_dccal_control_281_idac_out_of_range_i_1_SHIFT(rev) 0
#define ACPHY_dccal_control_281_idac_out_of_range_i_1_MASK(rev)  (0xff << ACPHY_dccal_control_281_idac_out_of_range_i_1_SHIFT(rev))
#define ACPHY_dccal_control_281_idac_out_of_range_q_1_SHIFT(rev) 8
#define ACPHY_dccal_control_281_idac_out_of_range_q_1_MASK(rev)  (0xff << ACPHY_dccal_control_281_idac_out_of_range_q_1_SHIFT(rev))

/* Register ACPHY_dccal_control_241 */
#define ACPHY_dccal_control_241(rev)                             (ACREV_GE(rev,40) ? 0x9fe : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9fe : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x97d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x9fe : INVALID_ADDRESS)))))))
#define ACPHY_dccal_control_241_idac_out_of_range_i_0_SHIFT(rev) 0
#define ACPHY_dccal_control_241_idac_out_of_range_i_0_MASK(rev)  (0xffff << ACPHY_dccal_control_241_idac_out_of_range_i_0_SHIFT(rev))

/* Register ACPHY_dccal_control_251 */
#define ACPHY_dccal_control_251(rev)                             (ACREV_GE(rev,40) ? 0x9ff : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9ff : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x97e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x9ff : INVALID_ADDRESS)))))))
#define ACPHY_dccal_control_251_idac_out_of_range_q_0_SHIFT(rev) 0
#define ACPHY_dccal_control_251_idac_out_of_range_q_0_MASK(rev)  (0xffff << ACPHY_dccal_control_251_idac_out_of_range_q_0_SHIFT(rev))

/* Register ACPHY_SvmpSampColSpecAnaControl */
#define ACPHY_SvmpSampColSpecAnaControl(rev)                                   (ACREV_GE(rev,40) ? 0xe50 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xe50 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xe50 : INVALID_ADDRESS)))))
#define ACPHY_SvmpSampColSpecAnaControl_SingleCoreCap_SHIFT(rev)               0
#define ACPHY_SvmpSampColSpecAnaControl_SingleCoreCap_MASK(rev)                (0x1 << ACPHY_SvmpSampColSpecAnaControl_SingleCoreCap_SHIFT(rev))
#define ACPHY_SvmpSampColSpecAnaControl_SelCore_SHIFT(rev)                     1
#define ACPHY_SvmpSampColSpecAnaControl_SelCore_MASK(rev)                      (0x3 << ACPHY_SvmpSampColSpecAnaControl_SelCore_SHIFT(rev))
#define ACPHY_SvmpSampColSpecAnaControl_force_datavalid_SHIFT(rev)             3
#define ACPHY_SvmpSampColSpecAnaControl_force_datavalid_MASK(rev)              (0x1 << ACPHY_SvmpSampColSpecAnaControl_force_datavalid_SHIFT(rev))
#define ACPHY_SvmpSampColSpecAnaControl_svmpsasmpcol_radar_det_trigger_SHIFT(rev) 4
#define ACPHY_SvmpSampColSpecAnaControl_svmpsasmpcol_radar_det_trigger_MASK(rev) (0x1 << ACPHY_SvmpSampColSpecAnaControl_svmpsasmpcol_radar_det_trigger_SHIFT(rev))
#define ACPHY_SvmpSampColSpecAnaControl_swapIQ_SHIFT(rev)                      5
#define ACPHY_SvmpSampColSpecAnaControl_swapIQ_MASK(rev)                       (0x1 << ACPHY_SvmpSampColSpecAnaControl_swapIQ_SHIFT(rev))
#define ACPHY_SvmpSampColSpecAnaControl_toa_reset_SHIFT(rev)                   10
#define ACPHY_SvmpSampColSpecAnaControl_toa_reset_MASK(rev)                    (0x1 << ACPHY_SvmpSampColSpecAnaControl_toa_reset_SHIFT(rev))
#define ACPHY_SvmpSampColSpecAnaControl_toa_en_SHIFT(rev)                      11
#define ACPHY_SvmpSampColSpecAnaControl_toa_en_MASK(rev)                       (0x1 << ACPHY_SvmpSampColSpecAnaControl_toa_en_SHIFT(rev))
#define ACPHY_SvmpSampColSpecAnaControl_timestamp_en_SHIFT(rev)                12
#define ACPHY_SvmpSampColSpecAnaControl_timestamp_en_MASK(rev)                 (0x1 << ACPHY_SvmpSampColSpecAnaControl_timestamp_en_SHIFT(rev))
#define ACPHY_SvmpSampColSpecAnaControl_toa_sampling_rate_SHIFT(rev)           14
#define ACPHY_SvmpSampColSpecAnaControl_toa_sampling_rate_MASK(rev)            (0x1 << ACPHY_SvmpSampColSpecAnaControl_toa_sampling_rate_SHIFT(rev))
#define ACPHY_SvmpSampColSpecAnaControl_force_trigger_SHIFT(rev)               15
#define ACPHY_SvmpSampColSpecAnaControl_force_trigger_MASK(rev)                (0x1 << ACPHY_SvmpSampColSpecAnaControl_force_trigger_SHIFT(rev))
#define ACPHY_SvmpSampColSpecAnaControl_svmpsampcol_nonlegacy_SHIFT(rev)       0
#define ACPHY_SvmpSampColSpecAnaControl_svmpsampcol_nonlegacy_MASK(rev)        (0x1 << ACPHY_SvmpSampColSpecAnaControl_svmpsampcol_nonlegacy_SHIFT(rev))
#define ACPHY_SvmpSampColSpecAnaControl_FFTMode_SHIFT(rev)                     3
#define ACPHY_SvmpSampColSpecAnaControl_FFTMode_MASK(rev)                      (0x1 << ACPHY_SvmpSampColSpecAnaControl_FFTMode_SHIFT(rev))
#define ACPHY_SvmpSampColSpecAnaControl_PSDMode_SHIFT(rev)                     4
#define ACPHY_SvmpSampColSpecAnaControl_PSDMode_MASK(rev)                      (0x1 << ACPHY_SvmpSampColSpecAnaControl_PSDMode_SHIFT(rev))
#define ACPHY_SvmpSampColSpecAnaControl_LinearAvgpwren_SHIFT(rev)              5
#define ACPHY_SvmpSampColSpecAnaControl_LinearAvgpwren_MASK(rev)               (0x1 << ACPHY_SvmpSampColSpecAnaControl_LinearAvgpwren_SHIFT(rev))
#define ACPHY_SvmpSampColSpecAnaControl_SatCounten_SHIFT(rev)                  6
#define ACPHY_SvmpSampColSpecAnaControl_SatCounten_MASK(rev)                   (0x1 << ACPHY_SvmpSampColSpecAnaControl_SatCounten_SHIFT(rev))
#define ACPHY_SvmpSampColSpecAnaControl_CoreInterlaceEn_SHIFT(rev)             7
#define ACPHY_SvmpSampColSpecAnaControl_CoreInterlaceEn_MASK(rev)              (0x1 << ACPHY_SvmpSampColSpecAnaControl_CoreInterlaceEn_SHIFT(rev))
#define ACPHY_SvmpSampColSpecAnaControl_OddSample_SHIFT(rev)                   8
#define ACPHY_SvmpSampColSpecAnaControl_OddSample_MASK(rev)                    (0x1 << ACPHY_SvmpSampColSpecAnaControl_OddSample_SHIFT(rev))
#define ACPHY_SvmpSampColSpecAnaControl_AutoSampler_SHIFT(rev)                 9
#define ACPHY_SvmpSampColSpecAnaControl_AutoSampler_MASK(rev)                  (0x1 << ACPHY_SvmpSampColSpecAnaControl_AutoSampler_SHIFT(rev))
#define ACPHY_SvmpSampColSpecAnaControl_toa_trigger3_en_SHIFT(rev)             13
#define ACPHY_SvmpSampColSpecAnaControl_toa_trigger3_en_MASK(rev)              (0x1 << ACPHY_SvmpSampColSpecAnaControl_toa_trigger3_en_SHIFT(rev))
#define ACPHY_SvmpSampColSpecAnaControl_toa_iq_swap_SHIFT(rev)                 15
#define ACPHY_SvmpSampColSpecAnaControl_toa_iq_swap_MASK(rev)                  (0x1 << ACPHY_SvmpSampColSpecAnaControl_toa_iq_swap_SHIFT(rev))

/* Register ACPHY_SvmpSampColaoatrig1transt */
#define ACPHY_SvmpSampColaoatrig1transt(rev)                       (ACREV_GE(rev,40) ? 0xe52 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xe52 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xe52 : INVALID_ADDRESS)))))
#define ACPHY_SvmpSampColaoatrig1transt_aoatrig1transt1_SHIFT(rev) 0
#define ACPHY_SvmpSampColaoatrig1transt_aoatrig1transt1_MASK(rev)  (0x1f << ACPHY_SvmpSampColaoatrig1transt_aoatrig1transt1_SHIFT(rev))
#define ACPHY_SvmpSampColaoatrig1transt_aoatrig1transt2_SHIFT(rev) 5
#define ACPHY_SvmpSampColaoatrig1transt_aoatrig1transt2_MASK(rev)  (0x1f << ACPHY_SvmpSampColaoatrig1transt_aoatrig1transt2_SHIFT(rev))

/* Register ACPHY_SvmpSampColaoatrig1waitcnt */
#define ACPHY_SvmpSampColaoatrig1waitcnt(rev)                       (ACREV_GE(rev,40) ? 0xe53 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xe53 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xe53 : INVALID_ADDRESS)))))
#define ACPHY_SvmpSampColaoatrig1waitcnt_aoatrig1waitcnt_SHIFT(rev) 0
#define ACPHY_SvmpSampColaoatrig1waitcnt_aoatrig1waitcnt_MASK(rev)  (0xffff << ACPHY_SvmpSampColaoatrig1waitcnt_aoatrig1waitcnt_SHIFT(rev))

/* Register ACPHY_SvmpSampColaoatrig1caplen */
#define ACPHY_SvmpSampColaoatrig1caplen(rev)                      (ACREV_GE(rev,40) ? 0xe54 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xe54 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xe54 : INVALID_ADDRESS)))))
#define ACPHY_SvmpSampColaoatrig1caplen_aoatrig1caplen_SHIFT(rev) 0
#define ACPHY_SvmpSampColaoatrig1caplen_aoatrig1caplen_MASK(rev)  (0xffff << ACPHY_SvmpSampColaoatrig1caplen_aoatrig1caplen_SHIFT(rev))

/* Register ACPHY_SvmpSampColaoatrig2transt */
#define ACPHY_SvmpSampColaoatrig2transt(rev)                       (ACREV_GE(rev,40) ? 0xe55 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xe55 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xe55 : INVALID_ADDRESS)))))
#define ACPHY_SvmpSampColaoatrig2transt_aoatrig2transt1_SHIFT(rev) 0
#define ACPHY_SvmpSampColaoatrig2transt_aoatrig2transt1_MASK(rev)  (0x1f << ACPHY_SvmpSampColaoatrig2transt_aoatrig2transt1_SHIFT(rev))
#define ACPHY_SvmpSampColaoatrig2transt_aoatrig2transt2_SHIFT(rev) 5
#define ACPHY_SvmpSampColaoatrig2transt_aoatrig2transt2_MASK(rev)  (0x1f << ACPHY_SvmpSampColaoatrig2transt_aoatrig2transt2_SHIFT(rev))

/* Register ACPHY_SvmpSampColaoatrig2waitcnt */
#define ACPHY_SvmpSampColaoatrig2waitcnt(rev)                       (ACREV_GE(rev,40) ? 0xe56 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xe56 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xe56 : INVALID_ADDRESS)))))
#define ACPHY_SvmpSampColaoatrig2waitcnt_aoatrig2waitcnt_SHIFT(rev) 0
#define ACPHY_SvmpSampColaoatrig2waitcnt_aoatrig2waitcnt_MASK(rev)  (0xffff << ACPHY_SvmpSampColaoatrig2waitcnt_aoatrig2waitcnt_SHIFT(rev))

/* Register ACPHY_SvmpSampColaoatrig2caplen */
#define ACPHY_SvmpSampColaoatrig2caplen(rev)                      (ACREV_GE(rev,40) ? 0xe57 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xe57 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xe57 : INVALID_ADDRESS)))))
#define ACPHY_SvmpSampColaoatrig2caplen_aoatrig2caplen_SHIFT(rev) 0
#define ACPHY_SvmpSampColaoatrig2caplen_aoatrig2caplen_MASK(rev)  (0xffff << ACPHY_SvmpSampColaoatrig2caplen_aoatrig2caplen_SHIFT(rev))

/* Register ACPHY_SvmpSampColofdm_sym_low */
#define ACPHY_SvmpSampColofdm_sym_low(rev)                    (ACREV_GE(rev,40) ? 0xe58 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xe58 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xe58 : INVALID_ADDRESS)))))
#define ACPHY_SvmpSampColofdm_sym_low_ofdm_sym_low_SHIFT(rev) 0
#define ACPHY_SvmpSampColofdm_sym_low_ofdm_sym_low_MASK(rev)  (0xffff << ACPHY_SvmpSampColofdm_sym_low_ofdm_sym_low_SHIFT(rev))

/* Register ACPHY_SvmpSampColofdm_sym_high */
#define ACPHY_SvmpSampColofdm_sym_high(rev)                     (ACREV_GE(rev,40) ? 0xe59 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xe59 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xe59 : INVALID_ADDRESS)))))
#define ACPHY_SvmpSampColofdm_sym_high_ofdm_sym_high_SHIFT(rev) 0
#define ACPHY_SvmpSampColofdm_sym_high_ofdm_sym_high_MASK(rev)  (0xffff << ACPHY_SvmpSampColofdm_sym_high_ofdm_sym_high_SHIFT(rev))

/* Register ACPHY_intfNvarSum_thresh_nss2 */
#define ACPHY_intfNvarSum_thresh_nss2(rev)                                     (ACREV_GE(rev,40) ? 0x1034 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1034 : INVALID_ADDRESS)))
#define ACPHY_intfNvarSum_thresh_nss2_intfNvarSum_thresh_nss2_total3_SHIFT(rev) 0
#define ACPHY_intfNvarSum_thresh_nss2_intfNvarSum_thresh_nss2_total3_MASK(rev) (0xff << ACPHY_intfNvarSum_thresh_nss2_intfNvarSum_thresh_nss2_total3_SHIFT(rev))
#define ACPHY_intfNvarSum_thresh_nss2_intfNvarSum_thresh_nss2_total4_SHIFT(rev) 8
#define ACPHY_intfNvarSum_thresh_nss2_intfNvarSum_thresh_nss2_total4_MASK(rev) (0xff << ACPHY_intfNvarSum_thresh_nss2_intfNvarSum_thresh_nss2_total4_SHIFT(rev))

/* Register ACPHY_intfNvarSum_thresh_nss1_0 */
#define ACPHY_intfNvarSum_thresh_nss1_0(rev)                                   (ACREV_GE(rev,40) ? 0x103c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x103c : INVALID_ADDRESS)))
#define ACPHY_intfNvarSum_thresh_nss1_0_intfNvarSum_thresh_nss1_total2_SHIFT(rev) 0
#define ACPHY_intfNvarSum_thresh_nss1_0_intfNvarSum_thresh_nss1_total2_MASK(rev) (0xff << ACPHY_intfNvarSum_thresh_nss1_0_intfNvarSum_thresh_nss1_total2_SHIFT(rev))
#define ACPHY_intfNvarSum_thresh_nss1_0_intfNvarSum_thresh_nss1_total3_SHIFT(rev) 8
#define ACPHY_intfNvarSum_thresh_nss1_0_intfNvarSum_thresh_nss1_total3_MASK(rev) (0xff << ACPHY_intfNvarSum_thresh_nss1_0_intfNvarSum_thresh_nss1_total3_SHIFT(rev))

/* Register ACPHY_intfNvarSum_thresh_nss1_1 */
#define ACPHY_intfNvarSum_thresh_nss1_1(rev)                                   (ACREV_GE(rev,40) ? 0x103d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x103d : INVALID_ADDRESS)))
#define ACPHY_intfNvarSum_thresh_nss1_1_intfNvarSum_thresh_nss1_total4_SHIFT(rev) 0
#define ACPHY_intfNvarSum_thresh_nss1_1_intfNvarSum_thresh_nss1_total4_MASK(rev) (0xff << ACPHY_intfNvarSum_thresh_nss1_1_intfNvarSum_thresh_nss1_total4_SHIFT(rev))
#define ACPHY_intfNvarSum_thresh_nss1_1_tworx_mumimo_whiten_diagloadshift_nss2_total3_SHIFT(rev) 8
#define ACPHY_intfNvarSum_thresh_nss1_1_tworx_mumimo_whiten_diagloadshift_nss2_total3_MASK(rev) (0xf << ACPHY_intfNvarSum_thresh_nss1_1_tworx_mumimo_whiten_diagloadshift_nss2_total3_SHIFT(rev))
#define ACPHY_intfNvarSum_thresh_nss1_1_tworx_mumimo_whiten_diagloadshift_nss2_total4_SHIFT(rev) 12
#define ACPHY_intfNvarSum_thresh_nss1_1_tworx_mumimo_whiten_diagloadshift_nss2_total4_MASK(rev) (0xf << ACPHY_intfNvarSum_thresh_nss1_1_tworx_mumimo_whiten_diagloadshift_nss2_total4_SHIFT(rev))

/* Register ACPHY_whiten_diagloadshift_nss1 */
#define ACPHY_whiten_diagloadshift_nss1(rev)                                   (ACREV_GE(rev,40) ? 0x103e : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x103e : INVALID_ADDRESS)))
#define ACPHY_whiten_diagloadshift_nss1_tworx_mumimo_whiten_diagloadshift_nss1_total2_SHIFT(rev) 0
#define ACPHY_whiten_diagloadshift_nss1_tworx_mumimo_whiten_diagloadshift_nss1_total2_MASK(rev) (0xf << ACPHY_whiten_diagloadshift_nss1_tworx_mumimo_whiten_diagloadshift_nss1_total2_SHIFT(rev))
#define ACPHY_whiten_diagloadshift_nss1_tworx_mumimo_whiten_diagloadshift_nss1_total3_SHIFT(rev) 4
#define ACPHY_whiten_diagloadshift_nss1_tworx_mumimo_whiten_diagloadshift_nss1_total3_MASK(rev) (0xf << ACPHY_whiten_diagloadshift_nss1_tworx_mumimo_whiten_diagloadshift_nss1_total3_SHIFT(rev))
#define ACPHY_whiten_diagloadshift_nss1_tworx_mumimo_whiten_diagloadshift_nss1_total4_SHIFT(rev) 8
#define ACPHY_whiten_diagloadshift_nss1_tworx_mumimo_whiten_diagloadshift_nss1_total4_MASK(rev) (0xf << ACPHY_whiten_diagloadshift_nss1_tworx_mumimo_whiten_diagloadshift_nss1_total4_SHIFT(rev))

/* Register ACPHY_config_mu_whitening */
#define ACPHY_config_mu_whitening(rev)                                         (ACREV_GE(rev,40) ? 0x103f : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x103f : INVALID_ADDRESS)))
#define ACPHY_config_mu_whitening_tworx_en_mumimo_interf_whiten_SHIFT(rev)     0
#define ACPHY_config_mu_whitening_tworx_en_mumimo_interf_whiten_MASK(rev)      (0x1 << ACPHY_config_mu_whitening_tworx_en_mumimo_interf_whiten_SHIFT(rev))
#define ACPHY_config_mu_whitening_tworx_en_mumimo_interf_whiten_nss1_1_SHIFT(rev) 1
#define ACPHY_config_mu_whitening_tworx_en_mumimo_interf_whiten_nss1_1_MASK(rev) (0x1 << ACPHY_config_mu_whitening_tworx_en_mumimo_interf_whiten_nss1_1_SHIFT(rev))
#define ACPHY_config_mu_whitening_tworx_en_mumimo_interf_whiten_nss1_2_SHIFT(rev) 2
#define ACPHY_config_mu_whitening_tworx_en_mumimo_interf_whiten_nss1_2_MASK(rev) (0x1 << ACPHY_config_mu_whitening_tworx_en_mumimo_interf_whiten_nss1_2_SHIFT(rev))
#define ACPHY_config_mu_whitening_tworx_en_mumimo_interf_whiten_nss1_3_SHIFT(rev) 3
#define ACPHY_config_mu_whitening_tworx_en_mumimo_interf_whiten_nss1_3_MASK(rev) (0x1 << ACPHY_config_mu_whitening_tworx_en_mumimo_interf_whiten_nss1_3_SHIFT(rev))
#define ACPHY_config_mu_whitening_tworx_en_mumimo_interf_whiten_nss2_1_SHIFT(rev) 4
#define ACPHY_config_mu_whitening_tworx_en_mumimo_interf_whiten_nss2_1_MASK(rev) (0x1 << ACPHY_config_mu_whitening_tworx_en_mumimo_interf_whiten_nss2_1_SHIFT(rev))
#define ACPHY_config_mu_whitening_tworx_en_mumimo_interf_whiten_nss2_2_SHIFT(rev) 5
#define ACPHY_config_mu_whitening_tworx_en_mumimo_interf_whiten_nss2_2_MASK(rev) (0x1 << ACPHY_config_mu_whitening_tworx_en_mumimo_interf_whiten_nss2_2_SHIFT(rev))

/* Register ACPHY_v2m_svmpaddr */
#define ACPHY_v2m_svmpaddr(rev)                    (ACREV_GE(rev,40) ? 0x1049 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1049 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1049 : INVALID_ADDRESS)))))
#define ACPHY_v2m_svmpaddr_v2m_svmpaddr_SHIFT(rev) 0
#define ACPHY_v2m_svmpaddr_v2m_svmpaddr_MASK(rev)  (0x7fff << ACPHY_v2m_svmpaddr_v2m_svmpaddr_SHIFT(rev))

/* Register ACPHY_v2m_count */
#define ACPHY_v2m_count(rev)                 (ACREV_GE(rev,40) ? 0x104a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x104a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x104a : INVALID_ADDRESS)))))
#define ACPHY_v2m_count_v2m_count_SHIFT(rev) 0
#define ACPHY_v2m_count_v2m_count_MASK(rev)  (0x7fff << ACPHY_v2m_count_v2m_count_SHIFT(rev))

/* Register ACPHY_v2m_ctrl */
#define ACPHY_v2m_ctrl(rev)                       (ACREV_GE(rev,40) ? 0x104b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x104b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x104b : INVALID_ADDRESS)))))
#define ACPHY_v2m_ctrl_v2m_start_SHIFT(rev)       0
#define ACPHY_v2m_ctrl_v2m_start_MASK(rev)        (0x1 << ACPHY_v2m_ctrl_v2m_start_SHIFT(rev))
#define ACPHY_v2m_ctrl_v2m_in_progress_SHIFT(rev) 1
#define ACPHY_v2m_ctrl_v2m_in_progress_MASK(rev)  (0x1 << ACPHY_v2m_ctrl_v2m_in_progress_SHIFT(rev))

/* Register ACPHY_m2v_svmpaddr0 */
#define ACPHY_m2v_svmpaddr0(rev)                     (ACREV_GE(rev,40) ? 0x104c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x104c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x104c : INVALID_ADDRESS)))))
#define ACPHY_m2v_svmpaddr0_m2v_svmpaddr0_SHIFT(rev) 0
#define ACPHY_m2v_svmpaddr0_m2v_svmpaddr0_MASK(rev)  (0x7fff << ACPHY_m2v_svmpaddr0_m2v_svmpaddr0_SHIFT(rev))

/* Register ACPHY_m2v_svmpaddr1 */
#define ACPHY_m2v_svmpaddr1(rev)                     (ACREV_GE(rev,40) ? 0x104d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x104d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x104d : INVALID_ADDRESS)))))
#define ACPHY_m2v_svmpaddr1_m2v_svmpaddr1_SHIFT(rev) 0
#define ACPHY_m2v_svmpaddr1_m2v_svmpaddr1_MASK(rev)  (0x7fff << ACPHY_m2v_svmpaddr1_m2v_svmpaddr1_SHIFT(rev))

/* Register ACPHY_m2v_ctrl */
#define ACPHY_m2v_ctrl(rev)                        (ACREV_GE(rev,40) ? 0x104e : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x104e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x104e : INVALID_ADDRESS)))))
#define ACPHY_m2v_ctrl_m2v_clr_buf0_SHIFT(rev)     0
#define ACPHY_m2v_ctrl_m2v_clr_buf0_MASK(rev)      (0x1 << ACPHY_m2v_ctrl_m2v_clr_buf0_SHIFT(rev))
#define ACPHY_m2v_ctrl_m2v_clr_buf1_SHIFT(rev)     1
#define ACPHY_m2v_ctrl_m2v_clr_buf1_MASK(rev)      (0x1 << ACPHY_m2v_ctrl_m2v_clr_buf1_SHIFT(rev))
#define ACPHY_m2v_ctrl_m2v_bu0_enable_SHIFT(rev)   2
#define ACPHY_m2v_ctrl_m2v_bu0_enable_MASK(rev)    (0x1 << ACPHY_m2v_ctrl_m2v_bu0_enable_SHIFT(rev))
#define ACPHY_m2v_ctrl_m2v_bu1_enable_SHIFT(rev)   3
#define ACPHY_m2v_ctrl_m2v_bu1_enable_MASK(rev)    (0x1 << ACPHY_m2v_ctrl_m2v_bu1_enable_SHIFT(rev))
#define ACPHY_m2v_ctrl_m2v_reset_buffer_SHIFT(rev) 4
#define ACPHY_m2v_ctrl_m2v_reset_buffer_MASK(rev)  (0x1 << ACPHY_m2v_ctrl_m2v_reset_buffer_SHIFT(rev))

/* Register ACPHY_m2v_status */
#define ACPHY_m2v_status(rev)                             (ACREV_GE(rev,40) ? 0x104f : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x104f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x104f : INVALID_ADDRESS)))))
#define ACPHY_m2v_status_m2v_buf0_data_ready_SHIFT(rev)   0
#define ACPHY_m2v_status_m2v_buf0_data_ready_MASK(rev)    (0x1 << ACPHY_m2v_status_m2v_buf0_data_ready_SHIFT(rev))
#define ACPHY_m2v_status_m2v_buf1_data_ready_SHIFT(rev)   1
#define ACPHY_m2v_status_m2v_buf1_data_ready_MASK(rev)    (0x1 << ACPHY_m2v_status_m2v_buf1_data_ready_SHIFT(rev))
#define ACPHY_m2v_status_m2v_curr_buffer_SHIFT(rev)       4
#define ACPHY_m2v_status_m2v_curr_buffer_MASK(rev)        (0x1 << ACPHY_m2v_status_m2v_curr_buffer_SHIFT(rev))
#define ACPHY_m2v_status_m2v_buf0_over_max_cnt_SHIFT(rev) 5
#define ACPHY_m2v_status_m2v_buf0_over_max_cnt_MASK(rev)  (0x1 << ACPHY_m2v_status_m2v_buf0_over_max_cnt_SHIFT(rev))
#define ACPHY_m2v_status_m2v_buf1_over_max_cnt_SHIFT(rev) 6
#define ACPHY_m2v_status_m2v_buf1_over_max_cnt_MASK(rev)  (0x1 << ACPHY_m2v_status_m2v_buf1_over_max_cnt_SHIFT(rev))

/* Register ACPHY_m2v_max_count */
#define ACPHY_m2v_max_count(rev)                     (ACREV_GE(rev,40) ? 0x1050 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1050 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1050 : INVALID_ADDRESS)))))
#define ACPHY_m2v_max_count_m2v_max_count_SHIFT(rev) 0
#define ACPHY_m2v_max_count_m2v_max_count_MASK(rev)  (0x7fff << ACPHY_m2v_max_count_m2v_max_count_SHIFT(rev))

/* Register ACPHY_v2m_msg */
#define ACPHY_v2m_msg(rev)                         (ACREV_GE(rev,40) ? 0x1051 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1051 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1051 : INVALID_ADDRESS)))))
#define ACPHY_v2m_msg_v2m_msg_interrupt_SHIFT(rev) 15
#define ACPHY_v2m_msg_v2m_msg_interrupt_MASK(rev)  (0x1 << ACPHY_v2m_msg_v2m_msg_interrupt_SHIFT(rev))
#define ACPHY_v2m_msg_v2m_msg_SHIFT(rev)           0
#define ACPHY_v2m_msg_v2m_msg_MASK(rev)            (0x7fff << ACPHY_v2m_msg_v2m_msg_SHIFT(rev))

/* Register ACPHY_v2m_msg_ack */
#define ACPHY_v2m_msg_ack(rev)                             (ACREV_GE(rev,40) ? 0x1052 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1052 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1052 : INVALID_ADDRESS)))))
#define ACPHY_v2m_msg_ack_v2m_msg_ack_interrupt_SHIFT(rev) 15
#define ACPHY_v2m_msg_ack_v2m_msg_ack_interrupt_MASK(rev)  (0x1 << ACPHY_v2m_msg_ack_v2m_msg_ack_interrupt_SHIFT(rev))
#define ACPHY_v2m_msg_ack_v2m_msg_ack_SHIFT(rev)           0
#define ACPHY_v2m_msg_ack_v2m_msg_ack_MASK(rev)            (0x7fff << ACPHY_v2m_msg_ack_v2m_msg_ack_SHIFT(rev))

/* Register ACPHY_PktHiPwrAbortSupportedStates */
#define ACPHY_PktHiPwrAbortSupportedStates(rev)                        (ACREV_GE(rev,40) ? 0x1066 : INVALID_ADDRESS)
#define ACPHY_PktHiPwrAbortSupportedStates_hiPwrAbortstates_SHIFT(rev) 0
#define ACPHY_PktHiPwrAbortSupportedStates_hiPwrAbortstates_MASK(rev)  (0x7ff << ACPHY_PktHiPwrAbortSupportedStates_hiPwrAbortstates_SHIFT(rev))

/* Register ACPHY_PktloPwrAbortSupportedStates */
#define ACPHY_PktloPwrAbortSupportedStates(rev)                        (ACREV_GE(rev,40) ? 0x1067 : INVALID_ADDRESS)
#define ACPHY_PktloPwrAbortSupportedStates_loPwrAbortstates_SHIFT(rev) 0
#define ACPHY_PktloPwrAbortSupportedStates_loPwrAbortstates_MASK(rev)  (0x7ff << ACPHY_PktloPwrAbortSupportedStates_loPwrAbortstates_SHIFT(rev))

/* Register ACPHY_PktPwrVarAbortSupportedStates */
#define ACPHY_PktPwrVarAbortSupportedStates(rev)                         (ACREV_GE(rev,40) ? 0x1068 : INVALID_ADDRESS)
#define ACPHY_PktPwrVarAbortSupportedStates_pwrVarAbortstates_SHIFT(rev) 0
#define ACPHY_PktPwrVarAbortSupportedStates_pwrVarAbortstates_MASK(rev)  (0x7ff << ACPHY_PktPwrVarAbortSupportedStates_pwrVarAbortstates_SHIFT(rev))

/* Register ACPHY_SvmpSampColphy1_svmp_ip_phy1_mux_sel */
#define ACPHY_SvmpSampColphy1_svmp_ip_phy1_mux_sel(rev)                        (ACREV_GE(rev,40) ? 0x1073 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1073 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1073 : INVALID_ADDRESS)))))
#define ACPHY_SvmpSampColphy1_svmp_ip_phy1_mux_sel_phy1_svmp_ip_phy1_mux_sel_SHIFT(rev) 0
#define ACPHY_SvmpSampColphy1_svmp_ip_phy1_mux_sel_phy1_svmp_ip_phy1_mux_sel_MASK(rev) (ACREV_GE(rev,40) ? (0xf << ACPHY_SvmpSampColphy1_svmp_ip_phy1_mux_sel_phy1_svmp_ip_phy1_mux_sel_SHIFT(rev)) : (0x3 << ACPHY_SvmpSampColphy1_svmp_ip_phy1_mux_sel_phy1_svmp_ip_phy1_mux_sel_SHIFT(rev)))
#define ACPHY_SvmpSampColphy1_svmp_ip_phy1_mux_sel_toa_en_SHIFT(rev)           (ACREV_GE(rev,40) ? 4 : 2)
#define ACPHY_SvmpSampColphy1_svmp_ip_phy1_mux_sel_toa_en_MASK(rev)            (0x1 << ACPHY_SvmpSampColphy1_svmp_ip_phy1_mux_sel_toa_en_SHIFT(rev))
#define ACPHY_SvmpSampColphy1_svmp_ip_phy1_mux_sel_dualdata_cap_SHIFT(rev)     (ACREV_GE(rev,40) ? 5 : 3)
#define ACPHY_SvmpSampColphy1_svmp_ip_phy1_mux_sel_dualdata_cap_MASK(rev)      (0x1 << ACPHY_SvmpSampColphy1_svmp_ip_phy1_mux_sel_dualdata_cap_SHIFT(rev))
#define ACPHY_SvmpSampColphy1_svmp_ip_phy1_mux_sel_rx1_sampSel_SHIFT(rev)      (ACREV_GE(rev,40) ? 6 : 4)
#define ACPHY_SvmpSampColphy1_svmp_ip_phy1_mux_sel_rx1_sampSel_MASK(rev)       (0x1f << ACPHY_SvmpSampColphy1_svmp_ip_phy1_mux_sel_rx1_sampSel_SHIFT(rev))
#define ACPHY_SvmpSampColphy1_svmp_ip_phy1_mux_sel_phy2vasip_legSampleCollect_SHIFT(rev) 11
#define ACPHY_SvmpSampColphy1_svmp_ip_phy1_mux_sel_phy2vasip_legSampleCollect_MASK(rev) (0x1 << ACPHY_SvmpSampColphy1_svmp_ip_phy1_mux_sel_phy2vasip_legSampleCollect_SHIFT(rev))

/* Register ACPHY_macvasip_mailbox0 */
#define ACPHY_macvasip_mailbox0(rev)                (ACREV_GE(rev,40) ? 0x1094 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1094 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1094 : INVALID_ADDRESS)))))
#define ACPHY_macvasip_mailbox0_mv_mbox0_SHIFT(rev) 0
#define ACPHY_macvasip_mailbox0_mv_mbox0_MASK(rev)  (0xffff << ACPHY_macvasip_mailbox0_mv_mbox0_SHIFT(rev))

/* Register ACPHY_macvasip_mailbox1 */
#define ACPHY_macvasip_mailbox1(rev)                (ACREV_GE(rev,40) ? 0x1095 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1095 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1095 : INVALID_ADDRESS)))))
#define ACPHY_macvasip_mailbox1_mv_mbox1_SHIFT(rev) 0
#define ACPHY_macvasip_mailbox1_mv_mbox1_MASK(rev)  (0xffff << ACPHY_macvasip_mailbox1_mv_mbox1_SHIFT(rev))

/* Register ACPHY_macvasip_mailbox2 */
#define ACPHY_macvasip_mailbox2(rev)                (ACREV_GE(rev,40) ? 0x1096 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1096 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1096 : INVALID_ADDRESS)))))
#define ACPHY_macvasip_mailbox2_mv_mbox2_SHIFT(rev) 0
#define ACPHY_macvasip_mailbox2_mv_mbox2_MASK(rev)  (0xffff << ACPHY_macvasip_mailbox2_mv_mbox2_SHIFT(rev))

/* Register ACPHY_macvasip_mailbox3 */
#define ACPHY_macvasip_mailbox3(rev)                (ACREV_GE(rev,40) ? 0x1097 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1097 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1097 : INVALID_ADDRESS)))))
#define ACPHY_macvasip_mailbox3_mv_mbox3_SHIFT(rev) 0
#define ACPHY_macvasip_mailbox3_mv_mbox3_MASK(rev)  (0xffff << ACPHY_macvasip_mailbox3_mv_mbox3_SHIFT(rev))

/* Register ACPHY_macvasip_mailbox4 */
#define ACPHY_macvasip_mailbox4(rev)                (ACREV_GE(rev,40) ? 0x1098 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1098 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1098 : INVALID_ADDRESS)))))
#define ACPHY_macvasip_mailbox4_mv_mbox4_SHIFT(rev) 0
#define ACPHY_macvasip_mailbox4_mv_mbox4_MASK(rev)  (0xffff << ACPHY_macvasip_mailbox4_mv_mbox4_SHIFT(rev))

/* Register ACPHY_macvasip_mailbox5 */
#define ACPHY_macvasip_mailbox5(rev)                (ACREV_GE(rev,40) ? 0x1099 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1099 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1099 : INVALID_ADDRESS)))))
#define ACPHY_macvasip_mailbox5_mv_mbox5_SHIFT(rev) 0
#define ACPHY_macvasip_mailbox5_mv_mbox5_MASK(rev)  (0xffff << ACPHY_macvasip_mailbox5_mv_mbox5_SHIFT(rev))

/* Register ACPHY_macvasip_mailbox6 */
#define ACPHY_macvasip_mailbox6(rev)                (ACREV_GE(rev,40) ? 0x109a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x109a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x109a : INVALID_ADDRESS)))))
#define ACPHY_macvasip_mailbox6_mv_mbox6_SHIFT(rev) 0
#define ACPHY_macvasip_mailbox6_mv_mbox6_MASK(rev)  (0xffff << ACPHY_macvasip_mailbox6_mv_mbox6_SHIFT(rev))

/* Register ACPHY_macvasip_mailbox7 */
#define ACPHY_macvasip_mailbox7(rev)                (ACREV_GE(rev,40) ? 0x109b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x109b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x109b : INVALID_ADDRESS)))))
#define ACPHY_macvasip_mailbox7_mv_mbox7_SHIFT(rev) 0
#define ACPHY_macvasip_mailbox7_mv_mbox7_MASK(rev)  (0xffff << ACPHY_macvasip_mailbox7_mv_mbox7_SHIFT(rev))

/* Register ACPHY_m2v_msg0 */
#define ACPHY_m2v_msg0(rev)                          (ACREV_GE(rev,40) ? 0x109c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x109c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x109c : INVALID_ADDRESS)))))
#define ACPHY_m2v_msg0_m2v_msg0_interrupt_SHIFT(rev) 15
#define ACPHY_m2v_msg0_m2v_msg0_interrupt_MASK(rev)  (0x1 << ACPHY_m2v_msg0_m2v_msg0_interrupt_SHIFT(rev))
#define ACPHY_m2v_msg0_m2v_msg0_SHIFT(rev)           0
#define ACPHY_m2v_msg0_m2v_msg0_MASK(rev)            (0x7fff << ACPHY_m2v_msg0_m2v_msg0_SHIFT(rev))

/* Register ACPHY_m2v_msg1 */
#define ACPHY_m2v_msg1(rev)                          (ACREV_GE(rev,40) ? 0x109d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x109d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x109d : INVALID_ADDRESS)))))
#define ACPHY_m2v_msg1_m2v_msg1_interrupt_SHIFT(rev) 15
#define ACPHY_m2v_msg1_m2v_msg1_interrupt_MASK(rev)  (0x1 << ACPHY_m2v_msg1_m2v_msg1_interrupt_SHIFT(rev))
#define ACPHY_m2v_msg1_m2v_msg1_SHIFT(rev)           0
#define ACPHY_m2v_msg1_m2v_msg1_MASK(rev)            (0x7fff << ACPHY_m2v_msg1_m2v_msg1_SHIFT(rev))

/* Register ACPHY_m2v_msg_ack0 */
#define ACPHY_m2v_msg_ack0(rev)                              (ACREV_GE(rev,40) ? 0x109e : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x109e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x109e : INVALID_ADDRESS)))))
#define ACPHY_m2v_msg_ack0_m2v_msg_ack0_interrupt_SHIFT(rev) 15
#define ACPHY_m2v_msg_ack0_m2v_msg_ack0_interrupt_MASK(rev)  (0x1 << ACPHY_m2v_msg_ack0_m2v_msg_ack0_interrupt_SHIFT(rev))
#define ACPHY_m2v_msg_ack0_m2v_msg_ack0_SHIFT(rev)           0
#define ACPHY_m2v_msg_ack0_m2v_msg_ack0_MASK(rev)            (0x7fff << ACPHY_m2v_msg_ack0_m2v_msg_ack0_SHIFT(rev))

/* Register ACPHY_m2v_msg_ack1 */
#define ACPHY_m2v_msg_ack1(rev)                              (ACREV_GE(rev,40) ? 0x109f : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x109f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x109f : INVALID_ADDRESS)))))
#define ACPHY_m2v_msg_ack1_m2v_msg_ack1_interrupt_SHIFT(rev) 15
#define ACPHY_m2v_msg_ack1_m2v_msg_ack1_interrupt_MASK(rev)  (0x1 << ACPHY_m2v_msg_ack1_m2v_msg_ack1_interrupt_SHIFT(rev))
#define ACPHY_m2v_msg_ack1_m2v_msg_ack1_SHIFT(rev)           0
#define ACPHY_m2v_msg_ack1_m2v_msg_ack1_MASK(rev)            (0x7fff << ACPHY_m2v_msg_ack1_m2v_msg_ack1_SHIFT(rev))

/* Register ACPHY_bfm_vmatrix_rdy0 */
#define ACPHY_bfm_vmatrix_rdy0(rev)                        (ACREV_GE(rev,40) ? 0x10e0 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x10e0 : INVALID_ADDRESS)))
#define ACPHY_bfm_vmatrix_rdy0_bfm_vmatrix_rdy0_SHIFT(rev) 0
#define ACPHY_bfm_vmatrix_rdy0_bfm_vmatrix_rdy0_MASK(rev)  (0xffff << ACPHY_bfm_vmatrix_rdy0_bfm_vmatrix_rdy0_SHIFT(rev))

/* Register ACPHY_bfm_vmatrix_rdy1 */
#define ACPHY_bfm_vmatrix_rdy1(rev)                        (ACREV_GE(rev,40) ? 0x10e1 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x10e1 : INVALID_ADDRESS)))
#define ACPHY_bfm_vmatrix_rdy1_bfm_vmatrix_rdy1_SHIFT(rev) 0
#define ACPHY_bfm_vmatrix_rdy1_bfm_vmatrix_rdy1_MASK(rev)  (0xffff << ACPHY_bfm_vmatrix_rdy1_bfm_vmatrix_rdy1_SHIFT(rev))

/* Register ACPHY_bfm_vmatrix_rdy2 */
#define ACPHY_bfm_vmatrix_rdy2(rev)                        (ACREV_GE(rev,40) ? 0x10e2 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x10e2 : INVALID_ADDRESS)))
#define ACPHY_bfm_vmatrix_rdy2_bfm_vmatrix_rdy2_SHIFT(rev) 0
#define ACPHY_bfm_vmatrix_rdy2_bfm_vmatrix_rdy2_MASK(rev)  (0xffff << ACPHY_bfm_vmatrix_rdy2_bfm_vmatrix_rdy2_SHIFT(rev))

/* Register ACPHY_bfm_vmatrix_rdy3 */
#define ACPHY_bfm_vmatrix_rdy3(rev)                        (ACREV_GE(rev,40) ? 0x10e3 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x10e3 : INVALID_ADDRESS)))
#define ACPHY_bfm_vmatrix_rdy3_bfm_vmatrix_rdy3_SHIFT(rev) 0
#define ACPHY_bfm_vmatrix_rdy3_bfm_vmatrix_rdy3_MASK(rev)  (0xffff << ACPHY_bfm_vmatrix_rdy3_bfm_vmatrix_rdy3_SHIFT(rev))

/* Register ACPHY_bfm_vmatrix_rdy4 */
#define ACPHY_bfm_vmatrix_rdy4(rev)                        (ACREV_GE(rev,40) ? 0x10e4 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x10e4 : INVALID_ADDRESS)))
#define ACPHY_bfm_vmatrix_rdy4_bfm_vmatrix_rdy4_SHIFT(rev) 0
#define ACPHY_bfm_vmatrix_rdy4_bfm_vmatrix_rdy4_MASK(rev)  (0xffff << ACPHY_bfm_vmatrix_rdy4_bfm_vmatrix_rdy4_SHIFT(rev))

/* Register ACPHY_bfm_vmatrix_rdy5 */
#define ACPHY_bfm_vmatrix_rdy5(rev)                        (ACREV_GE(rev,40) ? 0x10e5 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x10e5 : INVALID_ADDRESS)))
#define ACPHY_bfm_vmatrix_rdy5_bfm_vmatrix_rdy5_SHIFT(rev) 0
#define ACPHY_bfm_vmatrix_rdy5_bfm_vmatrix_rdy5_MASK(rev)  (0xffff << ACPHY_bfm_vmatrix_rdy5_bfm_vmatrix_rdy5_SHIFT(rev))

/* Register ACPHY_bfm_vmatrix_rdy6 */
#define ACPHY_bfm_vmatrix_rdy6(rev)                        (ACREV_GE(rev,40) ? 0x10e6 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x10e6 : INVALID_ADDRESS)))
#define ACPHY_bfm_vmatrix_rdy6_bfm_vmatrix_rdy6_SHIFT(rev) 0
#define ACPHY_bfm_vmatrix_rdy6_bfm_vmatrix_rdy6_MASK(rev)  (0xffff << ACPHY_bfm_vmatrix_rdy6_bfm_vmatrix_rdy6_SHIFT(rev))

/* Register ACPHY_bfm_vmatrix_rdy7 */
#define ACPHY_bfm_vmatrix_rdy7(rev)                        (ACREV_GE(rev,40) ? 0x10e7 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x10e7 : INVALID_ADDRESS)))
#define ACPHY_bfm_vmatrix_rdy7_bfm_vmatrix_rdy7_SHIFT(rev) 0
#define ACPHY_bfm_vmatrix_rdy7_bfm_vmatrix_rdy7_MASK(rev)  (0xffff << ACPHY_bfm_vmatrix_rdy7_bfm_vmatrix_rdy7_SHIFT(rev))

/* Register ACPHY_vasip_pi_low */
#define ACPHY_vasip_pi_low(rev)                    (ACREV_GE(rev,40) ? 0x10e8 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x10e8 : INVALID_ADDRESS)))
#define ACPHY_vasip_pi_low_vasip_pi_low_SHIFT(rev) 0
#define ACPHY_vasip_pi_low_vasip_pi_low_MASK(rev)  (0xffff << ACPHY_vasip_pi_low_vasip_pi_low_SHIFT(rev))

/* Register ACPHY_vasip_pi_hi */
#define ACPHY_vasip_pi_hi(rev)                   (ACREV_GE(rev,40) ? 0x10e9 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x10e9 : INVALID_ADDRESS)))
#define ACPHY_vasip_pi_hi_vasip_pi_hi_SHIFT(rev) 0
#define ACPHY_vasip_pi_hi_vasip_pi_hi_MASK(rev)  (0xffff << ACPHY_vasip_pi_hi_vasip_pi_hi_SHIFT(rev))

/* Register ACPHY_vasip_po_low */
#define ACPHY_vasip_po_low(rev)                    (ACREV_GE(rev,40) ? 0x10ea : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x10ea : INVALID_ADDRESS)))
#define ACPHY_vasip_po_low_vasip_po_low_SHIFT(rev) 0
#define ACPHY_vasip_po_low_vasip_po_low_MASK(rev)  (0xffff << ACPHY_vasip_po_low_vasip_po_low_SHIFT(rev))

/* Register ACPHY_vasip_po_hi */
#define ACPHY_vasip_po_hi(rev)                   (ACREV_GE(rev,40) ? 0x10eb : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x10eb : INVALID_ADDRESS)))
#define ACPHY_vasip_po_hi_vasip_po_hi_SHIFT(rev) 0
#define ACPHY_vasip_po_hi_vasip_po_hi_MASK(rev)  (0xffff << ACPHY_vasip_po_hi_vasip_po_hi_SHIFT(rev))

/* Register ACPHY_vasip_wdog_ctrl */
#define ACPHY_vasip_wdog_ctrl(rev)                         (ACREV_GE(rev,40) ? 0x10ec : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x10ec : INVALID_ADDRESS)))
#define ACPHY_vasip_wdog_ctrl_vasip_wdog_enable_SHIFT(rev) 0
#define ACPHY_vasip_wdog_ctrl_vasip_wdog_enable_MASK(rev)  (0x1 << ACPHY_vasip_wdog_ctrl_vasip_wdog_enable_SHIFT(rev))
#define ACPHY_vasip_wdog_ctrl_vasip_wdog_reset_SHIFT(rev)  1
#define ACPHY_vasip_wdog_ctrl_vasip_wdog_reset_MASK(rev)   (0x1 << ACPHY_vasip_wdog_ctrl_vasip_wdog_reset_SHIFT(rev))

/* Register ACPHY_vasip_wdog_status */
#define ACPHY_vasip_wdog_status(rev)                          (ACREV_GE(rev,40) ? 0x10ed : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x10ed : INVALID_ADDRESS)))
#define ACPHY_vasip_wdog_status_vasip_wdog_timeout_SHIFT(rev) 0
#define ACPHY_vasip_wdog_status_vasip_wdog_timeout_MASK(rev)  (0x1 << ACPHY_vasip_wdog_status_vasip_wdog_timeout_SHIFT(rev))

/* Register ACPHY_vasip_wdog_timeout_L */
#define ACPHY_vasip_wdog_timeout_L(rev)                                (ACREV_GE(rev,40) ? 0x10ee : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x10ee : INVALID_ADDRESS)))
#define ACPHY_vasip_wdog_timeout_L_vasip_wdog_timeout_val_L_SHIFT(rev) 0
#define ACPHY_vasip_wdog_timeout_L_vasip_wdog_timeout_val_L_MASK(rev)  (0xffff << ACPHY_vasip_wdog_timeout_L_vasip_wdog_timeout_val_L_SHIFT(rev))

/* Register ACPHY_vasip_wdog_timeout_H */
#define ACPHY_vasip_wdog_timeout_H(rev)                                (ACREV_GE(rev,40) ? 0x10ef : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x10ef : INVALID_ADDRESS)))
#define ACPHY_vasip_wdog_timeout_H_vasip_wdog_timeout_val_H_SHIFT(rev) 0
#define ACPHY_vasip_wdog_timeout_H_vasip_wdog_timeout_val_H_MASK(rev)  (0xffff << ACPHY_vasip_wdog_timeout_H_vasip_wdog_timeout_val_H_SHIFT(rev))

/* Register ACPHY_BfmMuConfig0 */
#define ACPHY_BfmMuConfig0(rev)                           (ACREV_GE(rev,40) ? 0x10f0 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x10f0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10f0 : INVALID_ADDRESS)))))
#define ACPHY_BfmMuConfig0_bfmStartSymbol_SHIFT(rev)      0
#define ACPHY_BfmMuConfig0_bfmStartSymbol_MASK(rev)       (0x7 << ACPHY_BfmMuConfig0_bfmStartSymbol_SHIFT(rev))
#define ACPHY_BfmMuConfig0_mlbfEnable_SHIFT(rev)          3
#define ACPHY_BfmMuConfig0_mlbfEnable_MASK(rev)           (0x1 << ACPHY_BfmMuConfig0_mlbfEnable_SHIFT(rev))
#define ACPHY_BfmMuConfig0_colPhaseAlignEnable_SHIFT(rev) 4
#define ACPHY_BfmMuConfig0_colPhaseAlignEnable_MASK(rev)  (0x3 << ACPHY_BfmMuConfig0_colPhaseAlignEnable_SHIFT(rev))
#define ACPHY_BfmMuConfig0_loadFromSvmp_SHIFT(rev)        6
#define ACPHY_BfmMuConfig0_loadFromSvmp_MASK(rev)         (0x1 << ACPHY_BfmMuConfig0_loadFromSvmp_SHIFT(rev))
#define ACPHY_BfmMuConfig0_offsetAddr_SHIFT(rev)          7
#define ACPHY_BfmMuConfig0_offsetAddr_MASK(rev)           (0x1ff << ACPHY_BfmMuConfig0_offsetAddr_SHIFT(rev))

/* Register ACPHY_BfmMuConfig1 */
#define ACPHY_BfmMuConfig1(rev)                                (ACREV_GE(rev,40) ? 0x10f1 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x10f1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10f1 : INVALID_ADDRESS)))))
#define ACPHY_BfmMuConfig1_powerControlMode_SHIFT(rev)         0
#define ACPHY_BfmMuConfig1_powerControlMode_MASK(rev)          (0x3 << ACPHY_BfmMuConfig1_powerControlMode_SHIFT(rev))
#define ACPHY_BfmMuConfig1_powerControlModeOverride_SHIFT(rev) 2
#define ACPHY_BfmMuConfig1_powerControlModeOverride_MASK(rev)  (0x1 << ACPHY_BfmMuConfig1_powerControlModeOverride_SHIFT(rev))
#define ACPHY_BfmMuConfig1_maxPowerAdjust_SHIFT(rev)           3
#define ACPHY_BfmMuConfig1_maxPowerAdjust_MASK(rev)            (0x7ff << ACPHY_BfmMuConfig1_maxPowerAdjust_SHIFT(rev))
#define ACPHY_BfmMuConfig1_disableOutputExp_SHIFT(rev)         14
#define ACPHY_BfmMuConfig1_disableOutputExp_MASK(rev)          (0x1 << ACPHY_BfmMuConfig1_disableOutputExp_SHIFT(rev))
#define ACPHY_BfmMuConfig1_disableBfmTxError_SHIFT(rev)        15
#define ACPHY_BfmMuConfig1_disableBfmTxError_MASK(rev)         (0x1 << ACPHY_BfmMuConfig1_disableBfmTxError_SHIFT(rev))

/* Register ACPHY_BfmMuConfig2 */
#define ACPHY_BfmMuConfig2(rev)                      (ACREV_GE(rev,40) ? 0x10f2 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x10f2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10f2 : INVALID_ADDRESS)))))
#define ACPHY_BfmMuConfig2_userAddr_SHIFT(rev)       0
#define ACPHY_BfmMuConfig2_userAddr_MASK(rev)        (0x7fff << ACPHY_BfmMuConfig2_userAddr_SHIFT(rev))
#define ACPHY_BfmMuConfig2_userAddrBypass_SHIFT(rev) 15
#define ACPHY_BfmMuConfig2_userAddrBypass_MASK(rev)  (0x1 << ACPHY_BfmMuConfig2_userAddrBypass_SHIFT(rev))

/* Register ACPHY_BfmMuStatus0Reg */
#define ACPHY_BfmMuStatus0Reg(rev)                              (ACREV_GE(rev,40) ? 0x10f4 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x10f4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10f4 : INVALID_ADDRESS)))))
#define ACPHY_BfmMuStatus0Reg_bfmMuRunning_SHIFT(rev)           0
#define ACPHY_BfmMuStatus0Reg_bfmMuRunning_MASK(rev)            (0x1 << ACPHY_BfmMuStatus0Reg_bfmMuRunning_SHIFT(rev))
#define ACPHY_BfmMuStatus0Reg_bfmMuSteeringError_SHIFT(rev)     1
#define ACPHY_BfmMuStatus0Reg_bfmMuSteeringError_MASK(rev)      (0x1 << ACPHY_BfmMuStatus0Reg_bfmMuSteeringError_SHIFT(rev))
#define ACPHY_BfmMuStatus0Reg_bfmMuSteeringErrorUser_SHIFT(rev) 2
#define ACPHY_BfmMuStatus0Reg_bfmMuSteeringErrorUser_MASK(rev)  (0x7f << ACPHY_BfmMuStatus0Reg_bfmMuSteeringErrorUser_SHIFT(rev))
#define ACPHY_BfmMuStatus0Reg_bfmMuDmaError_SHIFT(rev)          9
#define ACPHY_BfmMuStatus0Reg_bfmMuDmaError_MASK(rev)           (0x1 << ACPHY_BfmMuStatus0Reg_bfmMuDmaError_SHIFT(rev))
#define ACPHY_BfmMuStatus0Reg_bfmMuCalcError_SHIFT(rev)         10
#define ACPHY_BfmMuStatus0Reg_bfmMuCalcError_MASK(rev)          (0x1 << ACPHY_BfmMuStatus0Reg_bfmMuCalcError_SHIFT(rev))
#define ACPHY_BfmMuStatus0Reg_configWriteClear_SHIFT(rev)       11
#define ACPHY_BfmMuStatus0Reg_configWriteClear_MASK(rev)        (0x1 << ACPHY_BfmMuStatus0Reg_configWriteClear_SHIFT(rev))

/* Register ACPHY_BfmMuStatus1Reg */
#define ACPHY_BfmMuStatus1Reg(rev)                            (ACREV_GE(rev,40) ? 0x10f5 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x10f5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10f5 : INVALID_ADDRESS)))))
#define ACPHY_BfmMuStatus1Reg_bfmMuLastUserIndex_SHIFT(rev)   0
#define ACPHY_BfmMuStatus1Reg_bfmMuLastUserIndex_MASK(rev)    (0x7f << ACPHY_BfmMuStatus1Reg_bfmMuLastUserIndex_SHIFT(rev))
#define ACPHY_BfmMuStatus1Reg_bfmMuLastBw_SHIFT(rev)          7
#define ACPHY_BfmMuStatus1Reg_bfmMuLastBw_MASK(rev)           (0x3 << ACPHY_BfmMuStatus1Reg_bfmMuLastBw_SHIFT(rev))
#define ACPHY_BfmMuStatus1Reg_bfmMuLastNumSts_SHIFT(rev)      9
#define ACPHY_BfmMuStatus1Reg_bfmMuLastNumSts_MASK(rev)       (0x3 << ACPHY_BfmMuStatus1Reg_bfmMuLastNumSts_SHIFT(rev))
#define ACPHY_BfmMuStatus1Reg_bfmMuLastSubBand_SHIFT(rev)     11
#define ACPHY_BfmMuStatus1Reg_bfmMuLastSubBand_MASK(rev)      (0x7 << ACPHY_BfmMuStatus1Reg_bfmMuLastSubBand_SHIFT(rev))
#define ACPHY_BfmMuStatus1Reg_bfmMuLastOutputShift_SHIFT(rev) 14
#define ACPHY_BfmMuStatus1Reg_bfmMuLastOutputShift_MASK(rev)  (0x3 << ACPHY_BfmMuStatus1Reg_bfmMuLastOutputShift_SHIFT(rev))

/* Register ACPHY_BfrMuStatusReg0 */
#define ACPHY_BfrMuStatusReg0(rev)                        (ACREV_GE(rev,40) ? 0x10f6 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x10f6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10f6 : INVALID_ADDRESS)))))
#define ACPHY_BfrMuStatusReg0_bfrSteeringSize_SHIFT(rev)  0
#define ACPHY_BfrMuStatusReg0_bfrSteeringSize_MASK(rev)   (0x1ff << ACPHY_BfrMuStatusReg0_bfrSteeringSize_SHIFT(rev))
#define ACPHY_BfrMuStatusReg0_bfrSteeringError_SHIFT(rev) 9
#define ACPHY_BfrMuStatusReg0_bfrSteeringError_MASK(rev)  (0x1 << ACPHY_BfrMuStatusReg0_bfrSteeringError_SHIFT(rev))

/* Register ACPHY_BfrMuConfigReg0 */
#define ACPHY_BfrMuConfigReg0(rev)                                   (ACREV_GE(rev,40) ? 0x10f7 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x10f7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10f7 : INVALID_ADDRESS)))))
#define ACPHY_BfrMuConfigReg0_bfrMu_delta_snr_mode_SHIFT(rev)        0
#define ACPHY_BfrMuConfigReg0_bfrMu_delta_snr_mode_MASK(rev)         (0x3 << ACPHY_BfrMuConfigReg0_bfrMu_delta_snr_mode_SHIFT(rev))
#define ACPHY_BfrMuConfigReg0_bfrMu_bypass_SHIFT(rev)                2
#define ACPHY_BfrMuConfigReg0_bfrMu_bypass_MASK(rev)                 (0x1 << ACPHY_BfrMuConfigReg0_bfrMu_bypass_SHIFT(rev))
#define ACPHY_BfrMuConfigReg0_enableInterrupt_SHIFT(rev)             3
#define ACPHY_BfrMuConfigReg0_enableInterrupt_MASK(rev)              (0x1 << ACPHY_BfrMuConfigReg0_enableInterrupt_SHIFT(rev))
#define ACPHY_BfrMuConfigReg0_useTxbfIndexAddr_SHIFT(rev)            4
#define ACPHY_BfrMuConfigReg0_useTxbfIndexAddr_MASK(rev)             (0x1 << ACPHY_BfrMuConfigReg0_useTxbfIndexAddr_SHIFT(rev))
#define ACPHY_BfrMuConfigReg0_bfr_config_spatialExpansion_SHIFT(rev) 5
#define ACPHY_BfrMuConfigReg0_bfr_config_spatialExpansion_MASK(rev)  (0x1 << ACPHY_BfrMuConfigReg0_bfr_config_spatialExpansion_SHIFT(rev))
#define ACPHY_BfrMuConfigReg0_bfr_config_phyNumTx_SHIFT(rev)         6
#define ACPHY_BfrMuConfigReg0_bfr_config_phyNumTx_MASK(rev)          (0x3 << ACPHY_BfrMuConfigReg0_bfr_config_phyNumTx_SHIFT(rev))

/* Register ACPHY_BfrMuConfigReg1 */
#define ACPHY_BfrMuConfigReg1(rev)                 (ACREV_GE(rev,40) ? 0x10f8 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x10f8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10f8 : INVALID_ADDRESS)))))
#define ACPHY_BfrMuConfigReg1_startAddr_SHIFT(rev) 0
#define ACPHY_BfrMuConfigReg1_startAddr_MASK(rev)  (0x7fff << ACPHY_BfrMuConfigReg1_startAddr_SHIFT(rev))

/* Register ACPHY_BfrMuConfigReg2 */
#define ACPHY_BfrMuConfigReg2(rev)               (ACREV_GE(rev,40) ? 0x10f9 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x10f9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10f9 : INVALID_ADDRESS)))))
#define ACPHY_BfrMuConfigReg2_endAddr_SHIFT(rev) 0
#define ACPHY_BfrMuConfigReg2_endAddr_MASK(rev)  (0x7fff << ACPHY_BfrMuConfigReg2_endAddr_SHIFT(rev))

/* Register ACPHY_BfmMuConfig3 */
#define ACPHY_BfmMuConfig3(rev)                    (ACREV_GE(rev,40) ? 0x10fa : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x10fa : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10fa : INVALID_ADDRESS)))))
#define ACPHY_BfmMuConfig3_startAddr_SHIFT(rev)    0
#define ACPHY_BfmMuConfig3_startAddr_MASK(rev)     (0x7fff << ACPHY_BfmMuConfig3_startAddr_SHIFT(rev))
#define ACPHY_BfmMuConfig3_mlbfMuEnable_SHIFT(rev) 15
#define ACPHY_BfmMuConfig3_mlbfMuEnable_MASK(rev)  (0x1 << ACPHY_BfmMuConfig3_mlbfMuEnable_SHIFT(rev))

/* Register ACPHY_BfmMuConfig4 */
#define ACPHY_BfmMuConfig4(rev)               (ACREV_GE(rev,40) ? 0x10fb : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x10fb : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10fb : INVALID_ADDRESS)))))
#define ACPHY_BfmMuConfig4_endAddr_SHIFT(rev) 0
#define ACPHY_BfmMuConfig4_endAddr_MASK(rev)  (0x7fff << ACPHY_BfmMuConfig4_endAddr_SHIFT(rev))

/* Register ACPHY_BfrMuConfigReg3 */
#define ACPHY_BfrMuConfigReg3(rev)                (ACREV_GE(rev,40) ? 0x10fc : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x10fc : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x10fc : INVALID_ADDRESS)))))
#define ACPHY_BfrMuConfigReg3_userAddr_SHIFT(rev) 0
#define ACPHY_BfrMuConfigReg3_userAddr_MASK(rev)  (0x7fff << ACPHY_BfrMuConfigReg3_userAddr_SHIFT(rev))

/* Register ACPHY_BfrMuStatusReg1 */
#define ACPHY_BfrMuStatusReg1(rev)                     (ACREV_GE(rev,40) ? 0x10fd : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x10fd : INVALID_ADDRESS)))
#define ACPHY_BfrMuStatusReg1_nextMemWrAddr_SHIFT(rev) 0
#define ACPHY_BfrMuStatusReg1_nextMemWrAddr_MASK(rev)  (0x7fff << ACPHY_BfrMuStatusReg1_nextMemWrAddr_SHIFT(rev))
#define ACPHY_BfrMuStatusReg1_memWrAddrWrap_SHIFT(rev) 15
#define ACPHY_BfrMuStatusReg1_memWrAddrWrap_MASK(rev)  (0x1 << ACPHY_BfrMuStatusReg1_memWrAddrWrap_SHIFT(rev))

/* Register ACPHY_BfrMuStatusReg2 */
#define ACPHY_BfrMuStatusReg2(rev)                  (ACREV_GE(rev,40) ? 0x10fe : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x10fe : INVALID_ADDRESS)))
#define ACPHY_BfrMuStatusReg2_snrStream0_SHIFT(rev) 0
#define ACPHY_BfrMuStatusReg2_snrStream0_MASK(rev)  (0xff << ACPHY_BfrMuStatusReg2_snrStream0_SHIFT(rev))
#define ACPHY_BfrMuStatusReg2_snrStream1_SHIFT(rev) 8
#define ACPHY_BfrMuStatusReg2_snrStream1_MASK(rev)  (0xff << ACPHY_BfrMuStatusReg2_snrStream1_SHIFT(rev))

/* Register ACPHY_BfrMuStatusReg3 */
#define ACPHY_BfrMuStatusReg3(rev)                  (ACREV_GE(rev,40) ? 0x10ff : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x10ff : INVALID_ADDRESS)))
#define ACPHY_BfrMuStatusReg3_snrStream2_SHIFT(rev) 0
#define ACPHY_BfrMuStatusReg3_snrStream2_MASK(rev)  (0xff << ACPHY_BfrMuStatusReg3_snrStream2_SHIFT(rev))
#define ACPHY_BfrMuStatusReg3_snrStream3_SHIFT(rev) 8
#define ACPHY_BfrMuStatusReg3_snrStream3_MASK(rev)  (0xff << ACPHY_BfrMuStatusReg3_snrStream3_SHIFT(rev))

/* Register ACPHY_obss_control */
#define ACPHY_obss_control(rev)                             (ACREV_GE(rev,40) ? 0x1100 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1100 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1100 : INVALID_ADDRESS)))))
#define ACPHY_obss_control_obss_force_gclk_SHIFT(rev)       0
#define ACPHY_obss_control_obss_force_gclk_MASK(rev)        (0x1f << ACPHY_obss_control_obss_force_gclk_SHIFT(rev))
#define ACPHY_obss_control_obss_sw_reset_SHIFT(rev)         5
#define ACPHY_obss_control_obss_sw_reset_MASK(rev)          (0x1f << ACPHY_obss_control_obss_sw_reset_SHIFT(rev))
#define ACPHY_obss_control_obss_mit_en_SHIFT(rev)           10
#define ACPHY_obss_control_obss_mit_en_MASK(rev)            (0x3 << ACPHY_obss_control_obss_mit_en_SHIFT(rev))
#define ACPHY_obss_control_obss_block_nweak_mask_SHIFT(rev) 12
#define ACPHY_obss_control_obss_block_nweak_mask_MASK(rev)  (0x1 << ACPHY_obss_control_obss_block_nweak_mask_SHIFT(rev))
#define ACPHY_obss_control_obss_force_ed_mask_SHIFT(rev)    13
#define ACPHY_obss_control_obss_force_ed_mask_MASK(rev)     (0x1 << ACPHY_obss_control_obss_force_ed_mask_SHIFT(rev))
#define ACPHY_obss_control_obss_txRstMask_SHIFT(rev)        14
#define ACPHY_obss_control_obss_txRstMask_MASK(rev)         (0x1 << ACPHY_obss_control_obss_txRstMask_SHIFT(rev))

/* Register ACPHY_obss_param0 */
#define ACPHY_obss_param0(rev)                   (ACREV_GE(rev,40) ? 0x1101 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1101 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1101 : INVALID_ADDRESS)))))
#define ACPHY_obss_param0_obss_det_th_SHIFT(rev) 0
#define ACPHY_obss_param0_obss_det_th_MASK(rev)  (0x1fff << ACPHY_obss_param0_obss_det_th_SHIFT(rev))

/* Register ACPHY_obss_param1 */
#define ACPHY_obss_param1(rev)                              (ACREV_GE(rev,40) ? 0x1102 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1102 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1102 : INVALID_ADDRESS)))))
#define ACPHY_obss_param1_obss_pwrstat_decay_dBm_SHIFT(rev) 0
#define ACPHY_obss_param1_obss_pwrstat_decay_dBm_MASK(rev)  (0xff << ACPHY_obss_param1_obss_pwrstat_decay_dBm_SHIFT(rev))
#define ACPHY_obss_param1_obss_protect_th_dBm_SHIFT(rev)    8
#define ACPHY_obss_param1_obss_protect_th_dBm_MASK(rev)     (0xff << ACPHY_obss_param1_obss_protect_th_dBm_SHIFT(rev))

/* Register ACPHY_obss_param2 */
#define ACPHY_obss_param2(rev)                           (ACREV_GE(rev,40) ? 0x1103 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1103 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1103 : INVALID_ADDRESS)))))
#define ACPHY_obss_param2_obss_det_settle_len_SHIFT(rev) 0
#define ACPHY_obss_param2_obss_det_settle_len_MASK(rev)  (0xffff << ACPHY_obss_param2_obss_det_settle_len_SHIFT(rev))

/* Register ACPHY_obss_param3 */
#define ACPHY_obss_param3(rev)                           (ACREV_GE(rev,40) ? 0x1104 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1104 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1104 : INVALID_ADDRESS)))))
#define ACPHY_obss_param3_obss_det_window_len_SHIFT(rev) 0
#define ACPHY_obss_param3_obss_det_window_len_MASK(rev)  (0xffff << ACPHY_obss_param3_obss_det_window_len_SHIFT(rev))

/* Register ACPHY_obss_param4 */
#define ACPHY_obss_param4(rev)                            (ACREV_GE(rev,40) ? 0x1105 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1105 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1105 : INVALID_ADDRESS)))))
#define ACPHY_obss_param4_obss_backoff_th_dBm0_SHIFT(rev) 0
#define ACPHY_obss_param4_obss_backoff_th_dBm0_MASK(rev)  (0xff << ACPHY_obss_param4_obss_backoff_th_dBm0_SHIFT(rev))
#define ACPHY_obss_param4_obss_backoff_th_dBm1_SHIFT(rev) 8
#define ACPHY_obss_param4_obss_backoff_th_dBm1_MASK(rev)  (0xff << ACPHY_obss_param4_obss_backoff_th_dBm1_SHIFT(rev))

/* Register ACPHY_obss_param5 */
#define ACPHY_obss_param5(rev)                            (ACREV_GE(rev,40) ? 0x1106 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1106 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1106 : INVALID_ADDRESS)))))
#define ACPHY_obss_param5_obss_backoff_th_dBm2_SHIFT(rev) 0
#define ACPHY_obss_param5_obss_backoff_th_dBm2_MASK(rev)  (0xff << ACPHY_obss_param5_obss_backoff_th_dBm2_SHIFT(rev))
#define ACPHY_obss_param5_obss_backoff_th_dBm3_SHIFT(rev) 8
#define ACPHY_obss_param5_obss_backoff_th_dBm3_MASK(rev)  (0xff << ACPHY_obss_param5_obss_backoff_th_dBm3_SHIFT(rev))

/* Register ACPHY_obss_param6 */
#define ACPHY_obss_param6(rev)                            (ACREV_GE(rev,40) ? 0x1107 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1107 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1107 : INVALID_ADDRESS)))))
#define ACPHY_obss_param6_obss_backoff_th_dBm4_SHIFT(rev) 0
#define ACPHY_obss_param6_obss_backoff_th_dBm4_MASK(rev)  (0xff << ACPHY_obss_param6_obss_backoff_th_dBm4_SHIFT(rev))
#define ACPHY_obss_param6_obss_backoff_dB_SHIFT(rev)      8
#define ACPHY_obss_param6_obss_backoff_dB_MASK(rev)       (0xff << ACPHY_obss_param6_obss_backoff_dB_SHIFT(rev))

/* Register ACPHY_obss_param7 */
#define ACPHY_obss_param7(rev)                           (ACREV_GE(rev,40) ? 0x1108 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1108 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1108 : INVALID_ADDRESS)))))
#define ACPHY_obss_param7_obss_st_backoff_dBm_SHIFT(rev) 0
#define ACPHY_obss_param7_obss_st_backoff_dBm_MASK(rev)  (0xff << ACPHY_obss_param7_obss_st_backoff_dBm_SHIFT(rev))
#define ACPHY_obss_param7_obss_max_backoff_dB_SHIFT(rev) 8
#define ACPHY_obss_param7_obss_max_backoff_dB_MASK(rev)  (0xff << ACPHY_obss_param7_obss_max_backoff_dB_SHIFT(rev))

/* Register ACPHY_obss_param8 */
#define ACPHY_obss_param8(rev)                             (ACREV_GE(rev,40) ? 0x1109 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1109 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1109 : INVALID_ADDRESS)))))
#define ACPHY_obss_param8_obss_init_pwrstat_dBm_SHIFT(rev) 0
#define ACPHY_obss_param8_obss_init_pwrstat_dBm_MASK(rev)  (0xff << ACPHY_obss_param8_obss_init_pwrstat_dBm_SHIFT(rev))
#define ACPHY_obss_param8_obss_seg_nos_SHIFT(rev)          8
#define ACPHY_obss_param8_obss_seg_nos_MASK(rev)           (0xf << ACPHY_obss_param8_obss_seg_nos_SHIFT(rev))

/* Register ACPHY_obss_param9 */
#define ACPHY_obss_param9(rev)                             (ACREV_GE(rev,40) ? 0x110a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x110a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x110a : INVALID_ADDRESS)))))
#define ACPHY_obss_param9_obss_backoff_th_dBm_0_SHIFT(rev) 0
#define ACPHY_obss_param9_obss_backoff_th_dBm_0_MASK(rev)  (0xff << ACPHY_obss_param9_obss_backoff_th_dBm_0_SHIFT(rev))
#define ACPHY_obss_param9_obss_backoff_th_dBm_1_SHIFT(rev) 8
#define ACPHY_obss_param9_obss_backoff_th_dBm_1_MASK(rev)  (0xff << ACPHY_obss_param9_obss_backoff_th_dBm_1_SHIFT(rev))

/* Register ACPHY_obss_param10 */
#define ACPHY_obss_param10(rev)                             (ACREV_GE(rev,40) ? 0x110b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x110b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x110b : INVALID_ADDRESS)))))
#define ACPHY_obss_param10_obss_backoff_th_dBm_2_SHIFT(rev) 0
#define ACPHY_obss_param10_obss_backoff_th_dBm_2_MASK(rev)  (0xff << ACPHY_obss_param10_obss_backoff_th_dBm_2_SHIFT(rev))
#define ACPHY_obss_param10_obss_backoff_th_dBm_3_SHIFT(rev) 8
#define ACPHY_obss_param10_obss_backoff_th_dBm_3_MASK(rev)  (0xff << ACPHY_obss_param10_obss_backoff_th_dBm_3_SHIFT(rev))

/* Register ACPHY_obss_param11 */
#define ACPHY_obss_param11(rev)                             (ACREV_GE(rev,40) ? 0x110c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x110c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x110c : INVALID_ADDRESS)))))
#define ACPHY_obss_param11_obss_backoff_th_dBm_4_SHIFT(rev) 0
#define ACPHY_obss_param11_obss_backoff_th_dBm_4_MASK(rev)  (0xff << ACPHY_obss_param11_obss_backoff_th_dBm_4_SHIFT(rev))
#define ACPHY_obss_param11_obss_soi_pwr_th_dB_SHIFT(rev)    8
#define ACPHY_obss_param11_obss_soi_pwr_th_dB_MASK(rev)     (ACREV_GE(rev,33) ? (0x3f << ACPHY_obss_param11_obss_soi_pwr_th_dB_SHIFT(rev)) : (0x1f << ACPHY_obss_param11_obss_soi_pwr_th_dB_SHIFT(rev)))

/* Register ACPHY_obss_param12 */
#define ACPHY_obss_param12(rev)                                (ACREV_GE(rev,40) ? 0x110d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x110d : INVALID_ADDRESS)))
#define ACPHY_obss_param12_Max_SOI_Correction_SHIFT(rev)       0
#define ACPHY_obss_param12_Max_SOI_Correction_MASK(rev)        (0xf << ACPHY_obss_param12_Max_SOI_Correction_SHIFT(rev))
#define ACPHY_obss_param12_obss_energy_drop_det_len_SHIFT(rev) 4
#define ACPHY_obss_param12_obss_energy_drop_det_len_MASK(rev)  (0xff << ACPHY_obss_param12_obss_energy_drop_det_len_SHIFT(rev))

/* Register ACPHY_obss_clk_reset_control */
#define ACPHY_obss_clk_reset_control(rev)                        (ACREV_GE(rev,40) ? 0x110e : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x110e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x110d : INVALID_ADDRESS)))))
#define ACPHY_obss_clk_reset_control_ForceClkEn_SHIFT(rev)       0
#define ACPHY_obss_clk_reset_control_ForceClkEn_MASK(rev)        (0x1f << ACPHY_obss_clk_reset_control_ForceClkEn_SHIFT(rev))
#define ACPHY_obss_clk_reset_control_ForceReset_SHIFT(rev)       5
#define ACPHY_obss_clk_reset_control_ForceReset_MASK(rev)        (0x1f << ACPHY_obss_clk_reset_control_ForceReset_SHIFT(rev))
#define ACPHY_obss_clk_reset_control_obss_mux_out_tmp_SHIFT(rev) 10
#define ACPHY_obss_clk_reset_control_obss_mux_out_tmp_MASK(rev)  (0x1 << ACPHY_obss_clk_reset_control_obss_mux_out_tmp_SHIFT(rev))
#define ACPHY_obss_clk_reset_control_obss_postpone_SHIFT(rev)    11
#define ACPHY_obss_clk_reset_control_obss_postpone_MASK(rev)     (0x1 << ACPHY_obss_clk_reset_control_obss_postpone_SHIFT(rev))
#define ACPHY_obss_clk_reset_control_obss_mit_lowsec_SHIFT(rev)  12
#define ACPHY_obss_clk_reset_control_obss_mit_lowsec_MASK(rev)   (0x1 << ACPHY_obss_clk_reset_control_obss_mit_lowsec_SHIFT(rev))
#define ACPHY_obss_clk_reset_control_obss_nap_en_SHIFT(rev)      13
#define ACPHY_obss_clk_reset_control_obss_nap_en_MASK(rev)       (0x1 << ACPHY_obss_clk_reset_control_obss_nap_en_SHIFT(rev))

/* Register ACPHY_obss_param13 */
#define ACPHY_obss_param13(rev)                           (ACREV_GE(rev,40) ? 0x110f : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x110f : INVALID_ADDRESS)))
#define ACPHY_obss_param13_obss_det_leakage_th_SHIFT(rev) 0
#define ACPHY_obss_param13_obss_det_leakage_th_MASK(rev)  (0x1fff << ACPHY_obss_param13_obss_det_leakage_th_SHIFT(rev))

/* Register ACPHY_svmp_max_addr */
#define ACPHY_svmp_max_addr(rev)                     (ACREV_GE(rev,40) ? 0x1110 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1110 : INVALID_ADDRESS)))
#define ACPHY_svmp_max_addr_svmp_max_addr_SHIFT(rev) 0
#define ACPHY_svmp_max_addr_svmp_max_addr_MASK(rev)  (0x7fff << ACPHY_svmp_max_addr_svmp_max_addr_SHIFT(rev))

/* Register ACPHY_svmp_over_max_addr_flag */
#define ACPHY_svmp_over_max_addr_flag(rev)                               (ACREV_GE(rev,40) ? 0x1111 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1111 : INVALID_ADDRESS)))
#define ACPHY_svmp_over_max_addr_flag_svmp_over_max_addr_flag_SHIFT(rev) 0
#define ACPHY_svmp_over_max_addr_flag_svmp_over_max_addr_flag_MASK(rev)  (0xf << ACPHY_svmp_over_max_addr_flag_svmp_over_max_addr_flag_SHIFT(rev))

/* Register ACPHY_svmp_clear_over_max_addr_flag */
#define ACPHY_svmp_clear_over_max_addr_flag(rev)                               (ACREV_GE(rev,40) ? 0x1112 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1112 : INVALID_ADDRESS)))
#define ACPHY_svmp_clear_over_max_addr_flag_svmp_clear_over_max_addr_flag_SHIFT(rev) 0
#define ACPHY_svmp_clear_over_max_addr_flag_svmp_clear_over_max_addr_flag_MASK(rev) (0xf << ACPHY_svmp_clear_over_max_addr_flag_svmp_clear_over_max_addr_flag_SHIFT(rev))

/* Register ACPHY_vasip_pc_history_ctrl */
#define ACPHY_vasip_pc_history_ctrl(rev)                                       (ACREV_GE(rev,40) ? 0x1113 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1113 : INVALID_ADDRESS)))
#define ACPHY_vasip_pc_history_ctrl_vasip_pc_hist_freeze_SHIFT(rev)            0
#define ACPHY_vasip_pc_history_ctrl_vasip_pc_hist_freeze_MASK(rev)             (0x1 << ACPHY_vasip_pc_history_ctrl_vasip_pc_hist_freeze_SHIFT(rev))
#define ACPHY_vasip_pc_history_ctrl_vasip_pc_hist_rec_enable_SHIFT(rev)        1
#define ACPHY_vasip_pc_history_ctrl_vasip_pc_hist_rec_enable_MASK(rev)         (0x1 << ACPHY_vasip_pc_history_ctrl_vasip_pc_hist_rec_enable_SHIFT(rev))
#define ACPHY_vasip_pc_history_ctrl_vasip_pc_snapshot_by_illegal_addr_SHIFT(rev) 2
#define ACPHY_vasip_pc_history_ctrl_vasip_pc_snapshot_by_illegal_addr_MASK(rev) (0x1 << ACPHY_vasip_pc_history_ctrl_vasip_pc_snapshot_by_illegal_addr_SHIFT(rev))

/* Register ACPHY_vasip_pc_history_ptr */
#define ACPHY_vasip_pc_history_ptr(rev)                            (ACREV_GE(rev,40) ? 0x1114 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1114 : INVALID_ADDRESS)))
#define ACPHY_vasip_pc_history_ptr_vasip_pc_history_ptr_SHIFT(rev) 0
#define ACPHY_vasip_pc_history_ptr_vasip_pc_history_ptr_MASK(rev)  (0xf << ACPHY_vasip_pc_history_ptr_vasip_pc_history_ptr_SHIFT(rev))

/* Register ACPHY_svmp_bad_addr_pmr */
#define ACPHY_svmp_bad_addr_pmr(rev)                         (ACREV_GE(rev,40) ? 0x1115 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1115 : INVALID_ADDRESS)))
#define ACPHY_svmp_bad_addr_pmr_svmp_bad_addr_pmr_SHIFT(rev) 0
#define ACPHY_svmp_bad_addr_pmr_svmp_bad_addr_pmr_MASK(rev)  (0x7fff << ACPHY_svmp_bad_addr_pmr_svmp_bad_addr_pmr_SHIFT(rev))

/* Register ACPHY_svmp_bad_addr_dmr0 */
#define ACPHY_svmp_bad_addr_dmr0(rev)                          (ACREV_GE(rev,40) ? 0x1116 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1116 : INVALID_ADDRESS)))
#define ACPHY_svmp_bad_addr_dmr0_svmp_bad_addr_dmr0_SHIFT(rev) 0
#define ACPHY_svmp_bad_addr_dmr0_svmp_bad_addr_dmr0_MASK(rev)  (0x7fff << ACPHY_svmp_bad_addr_dmr0_svmp_bad_addr_dmr0_SHIFT(rev))

/* Register ACPHY_svmp_bad_addr_dmr1 */
#define ACPHY_svmp_bad_addr_dmr1(rev)                          (ACREV_GE(rev,40) ? 0x1117 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1117 : INVALID_ADDRESS)))
#define ACPHY_svmp_bad_addr_dmr1_svmp_bad_addr_dmr1_SHIFT(rev) 0
#define ACPHY_svmp_bad_addr_dmr1_svmp_bad_addr_dmr1_MASK(rev)  (0x7fff << ACPHY_svmp_bad_addr_dmr1_svmp_bad_addr_dmr1_SHIFT(rev))

/* Register ACPHY_svmp_bad_addr_dmw */
#define ACPHY_svmp_bad_addr_dmw(rev)                         (ACREV_GE(rev,40) ? 0x1118 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1118 : INVALID_ADDRESS)))
#define ACPHY_svmp_bad_addr_dmw_svmp_bad_addr_dmw_SHIFT(rev) 0
#define ACPHY_svmp_bad_addr_dmw_svmp_bad_addr_dmw_MASK(rev)  (0x7fff << ACPHY_svmp_bad_addr_dmw_svmp_bad_addr_dmw_SHIFT(rev))

/* Register ACPHY_VASIPSA_REVISION */
#define ACPHY_VASIPSA_REVISION(rev)                   (ACREV_GE(rev,40) ? 0x1119 : INVALID_ADDRESS)
#define ACPHY_VASIPSA_REVISION_vasipsa_rev_SHIFT(rev) 0
#define ACPHY_VASIPSA_REVISION_vasipsa_rev_MASK(rev)  (0xff << ACPHY_VASIPSA_REVISION_vasipsa_rev_SHIFT(rev))

/* Register ACPHY_BfeMuConfigReg0 */
#define ACPHY_BfeMuConfigReg0(rev)                        (ACREV_GE(rev,40) ? 0x1120 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1120 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1120 : INVALID_ADDRESS)))))
#define ACPHY_BfeMuConfigReg0_interrupt_enable_SHIFT(rev) 0
#define ACPHY_BfeMuConfigReg0_interrupt_enable_MASK(rev)  (0x3 << ACPHY_BfeMuConfigReg0_interrupt_enable_SHIFT(rev))
#define ACPHY_BfeMuConfigReg0_useTxbfIndexAddr_SHIFT(rev) 2
#define ACPHY_BfeMuConfigReg0_useTxbfIndexAddr_MASK(rev)  (0x1 << ACPHY_BfeMuConfigReg0_useTxbfIndexAddr_SHIFT(rev))

/* Register ACPHY_BfeMuConfigReg1 */
#define ACPHY_BfeMuConfigReg1(rev)                        (ACREV_GE(rev,40) ? 0x1121 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1121 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1121 : INVALID_ADDRESS)))))
#define ACPHY_BfeMuConfigReg1_startAddr_SHIFT(rev)        0
#define ACPHY_BfeMuConfigReg1_startAddr_MASK(rev)         (0x7fff << ACPHY_BfeMuConfigReg1_startAddr_SHIFT(rev))
#define ACPHY_BfeMuConfigReg1_interrupt_enable_SHIFT(rev) 0
#define ACPHY_BfeMuConfigReg1_interrupt_enable_MASK(rev)  (0x3 << ACPHY_BfeMuConfigReg1_interrupt_enable_SHIFT(rev))

/* Register ACPHY_BfeMuConfigReg2 */
#define ACPHY_BfeMuConfigReg2(rev)                 (ACREV_GE(rev,40) ? 0x1122 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1122 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1122 : INVALID_ADDRESS)))))
#define ACPHY_BfeMuConfigReg2_endAddr_SHIFT(rev)   0
#define ACPHY_BfeMuConfigReg2_endAddr_MASK(rev)    (0x7fff << ACPHY_BfeMuConfigReg2_endAddr_SHIFT(rev))
#define ACPHY_BfeMuConfigReg2_startAddr_SHIFT(rev) 0
#define ACPHY_BfeMuConfigReg2_startAddr_MASK(rev)  (0x7fff << ACPHY_BfeMuConfigReg2_startAddr_SHIFT(rev))

/* Register ACPHY_BfeMuConfigReg3 */
#define ACPHY_BfeMuConfigReg3(rev)                (ACREV_GE(rev,40) ? 0x1123 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1123 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1123 : INVALID_ADDRESS)))))
#define ACPHY_BfeMuConfigReg3_userAddr_SHIFT(rev) 0
#define ACPHY_BfeMuConfigReg3_userAddr_MASK(rev)  (0x7fff << ACPHY_BfeMuConfigReg3_userAddr_SHIFT(rev))
#define ACPHY_BfeMuConfigReg3_endAddr_SHIFT(rev)  0
#define ACPHY_BfeMuConfigReg3_endAddr_MASK(rev)   (0x7fff << ACPHY_BfeMuConfigReg3_endAddr_SHIFT(rev))

/* Register ACPHY_BfeMuStatus0Reg */
#define ACPHY_BfeMuStatus0Reg(rev)                     (ACREV_GE(rev,40) ? 0x1124 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1124 : INVALID_ADDRESS)))
#define ACPHY_BfeMuStatus0Reg_nextMemWrAddr_SHIFT(rev) 0
#define ACPHY_BfeMuStatus0Reg_nextMemWrAddr_MASK(rev)  (0x7fff << ACPHY_BfeMuStatus0Reg_nextMemWrAddr_SHIFT(rev))
#define ACPHY_BfeMuStatus0Reg_memWrAddrWrap_SHIFT(rev) 15
#define ACPHY_BfeMuStatus0Reg_memWrAddrWrap_MASK(rev)  (0x1 << ACPHY_BfeMuStatus0Reg_memWrAddrWrap_SHIFT(rev))

/* Register ACPHY_BfeMuStatus1Reg */
#define ACPHY_BfeMuStatus1Reg(rev)                  (ACREV_GE(rev,40) ? 0x1125 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1125 : INVALID_ADDRESS)))
#define ACPHY_BfeMuStatus1Reg_snrStream0_SHIFT(rev) 0
#define ACPHY_BfeMuStatus1Reg_snrStream0_MASK(rev)  (0xff << ACPHY_BfeMuStatus1Reg_snrStream0_SHIFT(rev))

/* Register ACPHY_BfmMuConfig5 */
#define ACPHY_BfmMuConfig5(rev)                           (ACREV_GE(rev,40) ? 0x1126 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1126 : INVALID_ADDRESS)))
#define ACPHY_BfmMuConfig5_configWriteUserAddr_SHIFT(rev) 0
#define ACPHY_BfmMuConfig5_configWriteUserAddr_MASK(rev)  (0xffff << ACPHY_BfmMuConfig5_configWriteUserAddr_SHIFT(rev))

/* Register ACPHY_BfmMuConfig6 */
#define ACPHY_BfmMuConfig6(rev)                            (ACREV_GE(rev,40) ? 0x1127 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1127 : INVALID_ADDRESS)))
#define ACPHY_BfmMuConfig6_configWriteUserIndex_SHIFT(rev) 0
#define ACPHY_BfmMuConfig6_configWriteUserIndex_MASK(rev)  (0x7f << ACPHY_BfmMuConfig6_configWriteUserIndex_SHIFT(rev))
#define ACPHY_BfmMuConfig6_configWriteEn_SHIFT(rev)        7
#define ACPHY_BfmMuConfig6_configWriteEn_MASK(rev)         (0x1 << ACPHY_BfmMuConfig6_configWriteEn_SHIFT(rev))
#define ACPHY_BfmMuConfig6_svmpDutyCycle_SHIFT(rev)        8
#define ACPHY_BfmMuConfig6_svmpDutyCycle_MASK(rev)         (0xf << ACPHY_BfmMuConfig6_svmpDutyCycle_SHIFT(rev))

/* Register ACPHY_MuSumThreshold4x4_0 */
#define ACPHY_MuSumThreshold4x4_0(rev)                     (ACREV_GE(rev,40) ? 0x1128 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1128 : INVALID_ADDRESS)))
#define ACPHY_MuSumThreshold4x4_0_IntSumThresh1_SHIFT(rev) 0
#define ACPHY_MuSumThreshold4x4_0_IntSumThresh1_MASK(rev)  (0xff << ACPHY_MuSumThreshold4x4_0_IntSumThresh1_SHIFT(rev))
#define ACPHY_MuSumThreshold4x4_0_IntSumThresh2_SHIFT(rev) 8
#define ACPHY_MuSumThreshold4x4_0_IntSumThresh2_MASK(rev)  (0xff << ACPHY_MuSumThreshold4x4_0_IntSumThresh2_SHIFT(rev))

/* Register ACPHY_MuSumThreshold4x4_1 */
#define ACPHY_MuSumThreshold4x4_1(rev)                     (ACREV_GE(rev,40) ? 0x1129 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1129 : INVALID_ADDRESS)))
#define ACPHY_MuSumThreshold4x4_1_IntSumThresh2_SHIFT(rev) 0
#define ACPHY_MuSumThreshold4x4_1_IntSumThresh2_MASK(rev)  (0xff << ACPHY_MuSumThreshold4x4_1_IntSumThresh2_SHIFT(rev))
#define ACPHY_MuSumThreshold4x4_1_IntSumThresh3_SHIFT(rev) 8
#define ACPHY_MuSumThreshold4x4_1_IntSumThresh3_MASK(rev)  (0xff << ACPHY_MuSumThreshold4x4_1_IntSumThresh3_SHIFT(rev))

/* Register ACPHY_MuMimoStaCtrl_4x4 */
#define ACPHY_MuMimoStaCtrl_4x4(rev)                                           (ACREV_GE(rev,40) ? 0x112a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x112a : INVALID_ADDRESS)))
#define ACPHY_MuMimoStaCtrl_4x4_mumimo_4x4_all_stream_equalize_SHIFT(rev)      0
#define ACPHY_MuMimoStaCtrl_4x4_mumimo_4x4_all_stream_equalize_MASK(rev)       (0x1 << ACPHY_MuMimoStaCtrl_4x4_mumimo_4x4_all_stream_equalize_SHIFT(rev))
#define ACPHY_MuMimoStaCtrl_4x4_mumimo_4x4_dummystreamdetect_enable_SHIFT(rev) 1
#define ACPHY_MuMimoStaCtrl_4x4_mumimo_4x4_dummystreamdetect_enable_MASK(rev)  (0x1 << ACPHY_MuMimoStaCtrl_4x4_mumimo_4x4_dummystreamdetect_enable_SHIFT(rev))
#define ACPHY_MuMimoStaCtrl_4x4_mumimo_4x4_ml_enable_SHIFT(rev)                2
#define ACPHY_MuMimoStaCtrl_4x4_mumimo_4x4_ml_enable_MASK(rev)                 (0x1 << ACPHY_MuMimoStaCtrl_4x4_mumimo_4x4_ml_enable_SHIFT(rev))
#define ACPHY_MuMimoStaCtrl_4x4_mumimo_4x4_chansmooth_enable_SHIFT(rev)        3
#define ACPHY_MuMimoStaCtrl_4x4_mumimo_4x4_chansmooth_enable_MASK(rev)         (0x1 << ACPHY_MuMimoStaCtrl_4x4_mumimo_4x4_chansmooth_enable_SHIFT(rev))
#define ACPHY_MuMimoStaCtrl_4x4_mumimo_4x4_use_hermdet_SHIFT(rev)              4
#define ACPHY_MuMimoStaCtrl_4x4_mumimo_4x4_use_hermdet_MASK(rev)               (0x1 << ACPHY_MuMimoStaCtrl_4x4_mumimo_4x4_use_hermdet_SHIFT(rev))
#define ACPHY_MuMimoStaCtrl_4x4_mumimo_skip_datasc_for_phest_SHIFT(rev)        5
#define ACPHY_MuMimoStaCtrl_4x4_mumimo_skip_datasc_for_phest_MASK(rev)         (0x1 << ACPHY_MuMimoStaCtrl_4x4_mumimo_skip_datasc_for_phest_SHIFT(rev))
#define ACPHY_MuMimoStaCtrl_4x4_dummystreamloc_SHIFT(rev)                      8
#define ACPHY_MuMimoStaCtrl_4x4_dummystreamloc_MASK(rev)                       (0x3f << ACPHY_MuMimoStaCtrl_4x4_dummystreamloc_SHIFT(rev))
#define ACPHY_MuMimoStaCtrl_4x4_dummystreamcnt_SHIFT(rev)                      14
#define ACPHY_MuMimoStaCtrl_4x4_dummystreamcnt_MASK(rev)                       (0x3 << ACPHY_MuMimoStaCtrl_4x4_dummystreamcnt_SHIFT(rev))

/* Register ACPHY_mluA_mumimo */
#define ACPHY_mluA_mumimo(rev)                    (ACREV_GE(rev,40) ? 0x112b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x112b : INVALID_ADDRESS)))
#define ACPHY_mluA_mumimo_mluA0_mumimo_SHIFT(rev) 0
#define ACPHY_mluA_mumimo_mluA0_mumimo_MASK(rev)  (0xf << ACPHY_mluA_mumimo_mluA0_mumimo_SHIFT(rev))
#define ACPHY_mluA_mumimo_mluA1_mumimo_SHIFT(rev) 4
#define ACPHY_mluA_mumimo_mluA1_mumimo_MASK(rev)  (0xf << ACPHY_mluA_mumimo_mluA1_mumimo_SHIFT(rev))
#define ACPHY_mluA_mumimo_mluA2_mumimo_SHIFT(rev) 8
#define ACPHY_mluA_mumimo_mluA2_mumimo_MASK(rev)  (0xf << ACPHY_mluA_mumimo_mluA2_mumimo_SHIFT(rev))
#define ACPHY_mluA_mumimo_mluA3_mumimo_SHIFT(rev) 12
#define ACPHY_mluA_mumimo_mluA3_mumimo_MASK(rev)  (0xf << ACPHY_mluA_mumimo_mluA3_mumimo_SHIFT(rev))

/* Register ACPHY_zfuA_mumimo */
#define ACPHY_zfuA_mumimo(rev)                    (ACREV_GE(rev,40) ? 0x112c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x112c : INVALID_ADDRESS)))
#define ACPHY_zfuA_mumimo_zfuA0_mumimo_SHIFT(rev) 0
#define ACPHY_zfuA_mumimo_zfuA0_mumimo_MASK(rev)  (0xf << ACPHY_zfuA_mumimo_zfuA0_mumimo_SHIFT(rev))
#define ACPHY_zfuA_mumimo_zfuA1_mumimo_SHIFT(rev) 4
#define ACPHY_zfuA_mumimo_zfuA1_mumimo_MASK(rev)  (0xf << ACPHY_zfuA_mumimo_zfuA1_mumimo_SHIFT(rev))
#define ACPHY_zfuA_mumimo_zfuA2_mumimo_SHIFT(rev) 8
#define ACPHY_zfuA_mumimo_zfuA2_mumimo_MASK(rev)  (0xf << ACPHY_zfuA_mumimo_zfuA2_mumimo_SHIFT(rev))
#define ACPHY_zfuA_mumimo_zfuA3_mumimo_SHIFT(rev) 12
#define ACPHY_zfuA_mumimo_zfuA3_mumimo_MASK(rev)  (0xf << ACPHY_zfuA_mumimo_zfuA3_mumimo_SHIFT(rev))

/* Register ACPHY_NoiseVarDbg2 */
#define ACPHY_NoiseVarDbg2(rev)                     (ACREV_GE(rev,40) ? 0x112e : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x112e : INVALID_ADDRESS)))
#define ACPHY_NoiseVarDbg2_intPwrSumFlt1_SHIFT(rev) 0
#define ACPHY_NoiseVarDbg2_intPwrSumFlt1_MASK(rev)  (0xffff << ACPHY_NoiseVarDbg2_intPwrSumFlt1_SHIFT(rev))

/* Register ACPHY_NoiseVarDbg3 */
#define ACPHY_NoiseVarDbg3(rev)                     (ACREV_GE(rev,40) ? 0x112f : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x112f : INVALID_ADDRESS)))
#define ACPHY_NoiseVarDbg3_intPwrSumFlt2_SHIFT(rev) 0
#define ACPHY_NoiseVarDbg3_intPwrSumFlt2_MASK(rev)  (0xffff << ACPHY_NoiseVarDbg3_intPwrSumFlt2_SHIFT(rev))

/* Register ACPHY_rx1Spare */
#define ACPHY_rx1Spare(rev)             (ACREV_GE(rev,40) ? 0x1138 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1138 : INVALID_ADDRESS)))
#define ACPHY_rx1Spare_Spare_SHIFT(rev) 0
#define ACPHY_rx1Spare_Spare_MASK(rev)  (0xffff << ACPHY_rx1Spare_Spare_SHIFT(rev))

/* Register ACPHY_phy1Spare */
#define ACPHY_phy1Spare(rev)             (ACREV_GE(rev,40) ? 0x1139 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1139 : INVALID_ADDRESS)))
#define ACPHY_phy1Spare_Spare_SHIFT(rev) 0
#define ACPHY_phy1Spare_Spare_MASK(rev)  (0xffff << ACPHY_phy1Spare_Spare_SHIFT(rev))

/* Register ACPHY_Rx2Spare */
#define ACPHY_Rx2Spare(rev)             (ACREV_GE(rev,40) ? 0x113a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x113a : INVALID_ADDRESS)))
#define ACPHY_Rx2Spare_Spare_SHIFT(rev) 0
#define ACPHY_Rx2Spare_Spare_MASK(rev)  (0xffff << ACPHY_Rx2Spare_Spare_SHIFT(rev))

/* Register ACPHY_rx1misc_0 */
#define ACPHY_rx1misc_0(rev)                          (ACREV_GE(rev,40) ? 0x113b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x113b : INVALID_ADDRESS)))
#define ACPHY_rx1misc_0_shorRx2TxReset_SHIFT(rev)     0
#define ACPHY_rx1misc_0_shorRx2TxReset_MASK(rev)      (0x1 << ACPHY_rx1misc_0_shorRx2TxReset_SHIFT(rev))
#define ACPHY_rx1misc_0_crsClkOffOnBphy_SHIFT(rev)    1
#define ACPHY_rx1misc_0_crsClkOffOnBphy_MASK(rev)     (0x1 << ACPHY_rx1misc_0_crsClkOffOnBphy_SHIFT(rev))
#define ACPHY_rx1misc_0_crsAutoShortRst_SHIFT(rev)    2
#define ACPHY_rx1misc_0_crsAutoShortRst_MASK(rev)     (0x1 << ACPHY_rx1misc_0_crsAutoShortRst_SHIFT(rev))
#define ACPHY_rx1misc_0_crsAutoShortRstLen_SHIFT(rev) 3
#define ACPHY_rx1misc_0_crsAutoShortRstLen_MASK(rev)  (0x3f << ACPHY_rx1misc_0_crsAutoShortRstLen_SHIFT(rev))
#define ACPHY_rx1misc_0_crsMinPwrCorrEn_SHIFT(rev)    9
#define ACPHY_rx1misc_0_crsMinPwrCorrEn_MASK(rev)     (0x1 << ACPHY_rx1misc_0_crsMinPwrCorrEn_SHIFT(rev))
#define ACPHY_rx1misc_0_rx1toaClkEn_SHIFT(rev)        10
#define ACPHY_rx1misc_0_rx1toaClkEn_MASK(rev)         (0x1 << ACPHY_rx1misc_0_rx1toaClkEn_SHIFT(rev))
#define ACPHY_rx1misc_0_rx1sampColClkEn_SHIFT(rev)    11
#define ACPHY_rx1misc_0_rx1sampColClkEn_MASK(rev)     (0x1 << ACPHY_rx1misc_0_rx1sampColClkEn_SHIFT(rev))

/* Register ACPHY_svmpInterruptParam */
#define ACPHY_svmpInterruptParam(rev)                 (ACREV_GE(rev,40) ? 0x113c : INVALID_ADDRESS)
#define ACPHY_svmpInterruptParam_mode_SHIFT(rev)      0
#define ACPHY_svmpInterruptParam_mode_MASK(rev)       (0x1 << ACPHY_svmpInterruptParam_mode_SHIFT(rev))
#define ACPHY_svmpInterruptParam_intLength_SHIFT(rev) 1
#define ACPHY_svmpInterruptParam_intLength_MASK(rev)  (0xf << ACPHY_svmpInterruptParam_intLength_SHIFT(rev))

/* Register ACPHY_lesi_control */
#define ACPHY_lesi_control(rev)                             (ACREV_GE(rev,40) ? 0x1140 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1140 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1140 : INVALID_ADDRESS)))))
#define ACPHY_lesi_control_lesiCrsEn_SHIFT(rev)             0
#define ACPHY_lesi_control_lesiCrsEn_MASK(rev)              (0x1 << ACPHY_lesi_control_lesiCrsEn_SHIFT(rev))
#define ACPHY_lesi_control_lesiFstrEn_SHIFT(rev)            1
#define ACPHY_lesi_control_lesiFstrEn_MASK(rev)             (0x1 << ACPHY_lesi_control_lesiFstrEn_SHIFT(rev))
#define ACPHY_lesi_control_noAC3p2us_SHIFT(rev)             2
#define ACPHY_lesi_control_noAC3p2us_MASK(rev)              (0x1 << ACPHY_lesi_control_noAC3p2us_SHIFT(rev))
#define ACPHY_lesi_control_secondThEn_SHIFT(rev)            3
#define ACPHY_lesi_control_secondThEn_MASK(rev)             (0x1 << ACPHY_lesi_control_secondThEn_SHIFT(rev))
#define ACPHY_lesi_control_pwrBasedThModeEn_SHIFT(rev)      4
#define ACPHY_lesi_control_pwrBasedThModeEn_MASK(rev)       (0x1 << ACPHY_lesi_control_pwrBasedThModeEn_SHIFT(rev))
#define ACPHY_lesi_control_freqHypoMode_SHIFT(rev)          5
#define ACPHY_lesi_control_freqHypoMode_MASK(rev)           (0x1 << ACPHY_lesi_control_freqHypoMode_SHIFT(rev))
#define ACPHY_lesi_control_lowPwrRegimePresetEn_SHIFT(rev)  6
#define ACPHY_lesi_control_lowPwrRegimePresetEn_MASK(rev)   (0x1 << ACPHY_lesi_control_lowPwrRegimePresetEn_SHIFT(rev))
#define ACPHY_lesi_control_lowPwrRegimePresetVal_SHIFT(rev) 7
#define ACPHY_lesi_control_lowPwrRegimePresetVal_MASK(rev)  (0x1 << ACPHY_lesi_control_lowPwrRegimePresetVal_SHIFT(rev))
#define ACPHY_lesi_control_lowPwrRegimeResetVal_SHIFT(rev)  8
#define ACPHY_lesi_control_lowPwrRegimeResetVal_MASK(rev)   (0x1 << ACPHY_lesi_control_lowPwrRegimeResetVal_SHIFT(rev))
#define ACPHY_lesi_control_lesiCrsForceClkEn_SHIFT(rev)     9
#define ACPHY_lesi_control_lesiCrsForceClkEn_MASK(rev)      (0x1 << ACPHY_lesi_control_lesiCrsForceClkEn_SHIFT(rev))
#define ACPHY_lesi_control_lesiCrsSwReset_SHIFT(rev)        10
#define ACPHY_lesi_control_lesiCrsSwReset_MASK(rev)         (0x1 << ACPHY_lesi_control_lesiCrsSwReset_SHIFT(rev))
#define ACPHY_lesi_control_lesiFstrForceClkEn_SHIFT(rev)    11
#define ACPHY_lesi_control_lesiFstrForceClkEn_MASK(rev)     (0x1 << ACPHY_lesi_control_lesiFstrForceClkEn_SHIFT(rev))
#define ACPHY_lesi_control_lesiFstrSwReset_SHIFT(rev)       12
#define ACPHY_lesi_control_lesiFstrSwReset_MASK(rev)        (0x1 << ACPHY_lesi_control_lesiFstrSwReset_SHIFT(rev))
#define ACPHY_lesi_control_lesiFstrSwReset1_SHIFT(rev)      13
#define ACPHY_lesi_control_lesiFstrSwReset1_MASK(rev)       (0x1 << ACPHY_lesi_control_lesiFstrSwReset1_SHIFT(rev))
#define ACPHY_lesi_control_useConvCrsForRIFS_SHIFT(rev)     14
#define ACPHY_lesi_control_useConvCrsForRIFS_MASK(rev)      (0x1 << ACPHY_lesi_control_useConvCrsForRIFS_SHIFT(rev))

/* Register ACPHY_lesiCrsTypRxPowerPerCore */
#define ACPHY_lesiCrsTypRxPowerPerCore(rev)                         (ACREV_GE(rev,40) ? 0x1141 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1141 : INVALID_ADDRESS)))
#define ACPHY_lesiCrsTypRxPowerPerCore_PowerLevelPerCore_SHIFT(rev) 0
#define ACPHY_lesiCrsTypRxPowerPerCore_PowerLevelPerCore_MASK(rev)  (0xffff << ACPHY_lesiCrsTypRxPowerPerCore_PowerLevelPerCore_SHIFT(rev))

/* Register ACPHY_lesiCrsHighRxPowerPerCore */
#define ACPHY_lesiCrsHighRxPowerPerCore(rev)                         (ACREV_GE(rev,40) ? 0x1142 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1142 : INVALID_ADDRESS)))
#define ACPHY_lesiCrsHighRxPowerPerCore_PowerLevelPerCore_SHIFT(rev) 0
#define ACPHY_lesiCrsHighRxPowerPerCore_PowerLevelPerCore_MASK(rev)  (0xffff << ACPHY_lesiCrsHighRxPowerPerCore_PowerLevelPerCore_SHIFT(rev))

/* Register ACPHY_lesiCrsMinRxPowerPerCore */
#define ACPHY_lesiCrsMinRxPowerPerCore(rev)                         (ACREV_GE(rev,40) ? 0x1143 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1143 : INVALID_ADDRESS)))
#define ACPHY_lesiCrsMinRxPowerPerCore_PowerLevelPerCore_SHIFT(rev) 0
#define ACPHY_lesiCrsMinRxPowerPerCore_PowerLevelPerCore_MASK(rev)  (0xffff << ACPHY_lesiCrsMinRxPowerPerCore_PowerLevelPerCore_SHIFT(rev))

/* Register ACPHY_lesiCrs1stDetThreshold_1 */
#define ACPHY_lesiCrs1stDetThreshold_1(rev)                       (ACREV_GE(rev,40) ? 0x1144 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1144 : INVALID_ADDRESS)))
#define ACPHY_lesiCrs1stDetThreshold_1_crsDetTh1_1Core_SHIFT(rev) 0
#define ACPHY_lesiCrs1stDetThreshold_1_crsDetTh1_1Core_MASK(rev)  (0xff << ACPHY_lesiCrs1stDetThreshold_1_crsDetTh1_1Core_SHIFT(rev))
#define ACPHY_lesiCrs1stDetThreshold_1_crsDetTh1_2Core_SHIFT(rev) 8
#define ACPHY_lesiCrs1stDetThreshold_1_crsDetTh1_2Core_MASK(rev)  (0xff << ACPHY_lesiCrs1stDetThreshold_1_crsDetTh1_2Core_SHIFT(rev))

/* Register ACPHY_lesiCrs1stDetThreshold_2 */
#define ACPHY_lesiCrs1stDetThreshold_2(rev)                       (ACREV_GE(rev,40) ? 0x1145 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1145 : INVALID_ADDRESS)))
#define ACPHY_lesiCrs1stDetThreshold_2_crsDetTh1_3Core_SHIFT(rev) 0
#define ACPHY_lesiCrs1stDetThreshold_2_crsDetTh1_3Core_MASK(rev)  (0xff << ACPHY_lesiCrs1stDetThreshold_2_crsDetTh1_3Core_SHIFT(rev))
#define ACPHY_lesiCrs1stDetThreshold_2_crsDetTh1_4Core_SHIFT(rev) 8
#define ACPHY_lesiCrs1stDetThreshold_2_crsDetTh1_4Core_MASK(rev)  (0xff << ACPHY_lesiCrs1stDetThreshold_2_crsDetTh1_4Core_SHIFT(rev))

/* Register ACPHY_lesiCrs2ndDetThreshold_1 */
#define ACPHY_lesiCrs2ndDetThreshold_1(rev)                       (ACREV_GE(rev,40) ? 0x1146 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1146 : INVALID_ADDRESS)))
#define ACPHY_lesiCrs2ndDetThreshold_1_crsDetTh1_1Core_SHIFT(rev) 0
#define ACPHY_lesiCrs2ndDetThreshold_1_crsDetTh1_1Core_MASK(rev)  (0xff << ACPHY_lesiCrs2ndDetThreshold_1_crsDetTh1_1Core_SHIFT(rev))
#define ACPHY_lesiCrs2ndDetThreshold_1_crsDetTh1_2Core_SHIFT(rev) 8
#define ACPHY_lesiCrs2ndDetThreshold_1_crsDetTh1_2Core_MASK(rev)  (0xff << ACPHY_lesiCrs2ndDetThreshold_1_crsDetTh1_2Core_SHIFT(rev))

/* Register ACPHY_lesiCrs2ndDetThreshold_2 */
#define ACPHY_lesiCrs2ndDetThreshold_2(rev)                       (ACREV_GE(rev,40) ? 0x1147 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1147 : INVALID_ADDRESS)))
#define ACPHY_lesiCrs2ndDetThreshold_2_crsDetTh1_3Core_SHIFT(rev) 0
#define ACPHY_lesiCrs2ndDetThreshold_2_crsDetTh1_3Core_MASK(rev)  (0xff << ACPHY_lesiCrs2ndDetThreshold_2_crsDetTh1_3Core_SHIFT(rev))
#define ACPHY_lesiCrs2ndDetThreshold_2_crsDetTh1_4Core_SHIFT(rev) 8
#define ACPHY_lesiCrs2ndDetThreshold_2_crsDetTh1_4Core_MASK(rev)  (0xff << ACPHY_lesiCrs2ndDetThreshold_2_crsDetTh1_4Core_SHIFT(rev))

/* Register ACPHY_lesiCrs1stDetThresholdMidPrx_1 */
#define ACPHY_lesiCrs1stDetThresholdMidPrx_1(rev)                             (ACREV_GE(rev,40) ? 0x1148 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1148 : INVALID_ADDRESS)))
#define ACPHY_lesiCrs1stDetThresholdMidPrx_1_crsDetTh1MidPrx_1Core_SHIFT(rev) 0
#define ACPHY_lesiCrs1stDetThresholdMidPrx_1_crsDetTh1MidPrx_1Core_MASK(rev)  (0xff << ACPHY_lesiCrs1stDetThresholdMidPrx_1_crsDetTh1MidPrx_1Core_SHIFT(rev))
#define ACPHY_lesiCrs1stDetThresholdMidPrx_1_crsDetTh1MidPrx_2Core_SHIFT(rev) 8
#define ACPHY_lesiCrs1stDetThresholdMidPrx_1_crsDetTh1MidPrx_2Core_MASK(rev)  (0xff << ACPHY_lesiCrs1stDetThresholdMidPrx_1_crsDetTh1MidPrx_2Core_SHIFT(rev))

/* Register ACPHY_lesiCrs1stDetThresholdMidPrx_2 */
#define ACPHY_lesiCrs1stDetThresholdMidPrx_2(rev)                             (ACREV_GE(rev,40) ? 0x1149 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1149 : INVALID_ADDRESS)))
#define ACPHY_lesiCrs1stDetThresholdMidPrx_2_crsDetTh1MidPrx_3Core_SHIFT(rev) 0
#define ACPHY_lesiCrs1stDetThresholdMidPrx_2_crsDetTh1MidPrx_3Core_MASK(rev)  (0xff << ACPHY_lesiCrs1stDetThresholdMidPrx_2_crsDetTh1MidPrx_3Core_SHIFT(rev))
#define ACPHY_lesiCrs1stDetThresholdMidPrx_2_crsDetTh1MidPrx_4Core_SHIFT(rev) 8
#define ACPHY_lesiCrs1stDetThresholdMidPrx_2_crsDetTh1MidPrx_4Core_MASK(rev)  (0xff << ACPHY_lesiCrs1stDetThresholdMidPrx_2_crsDetTh1MidPrx_4Core_SHIFT(rev))

/* Register ACPHY_lesiCrs2ndDetThresholdMidPrx_1 */
#define ACPHY_lesiCrs2ndDetThresholdMidPrx_1(rev)                             (ACREV_GE(rev,40) ? 0x114a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x114a : INVALID_ADDRESS)))
#define ACPHY_lesiCrs2ndDetThresholdMidPrx_1_crsDetTh2MidPrx_1Core_SHIFT(rev) 0
#define ACPHY_lesiCrs2ndDetThresholdMidPrx_1_crsDetTh2MidPrx_1Core_MASK(rev)  (0xff << ACPHY_lesiCrs2ndDetThresholdMidPrx_1_crsDetTh2MidPrx_1Core_SHIFT(rev))
#define ACPHY_lesiCrs2ndDetThresholdMidPrx_1_crsDetTh2MidPrx_2Core_SHIFT(rev) 8
#define ACPHY_lesiCrs2ndDetThresholdMidPrx_1_crsDetTh2MidPrx_2Core_MASK(rev)  (0xff << ACPHY_lesiCrs2ndDetThresholdMidPrx_1_crsDetTh2MidPrx_2Core_SHIFT(rev))

/* Register ACPHY_lesiCrs2ndDetThresholdMidPrx_2 */
#define ACPHY_lesiCrs2ndDetThresholdMidPrx_2(rev)                             (ACREV_GE(rev,40) ? 0x114b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x114b : INVALID_ADDRESS)))
#define ACPHY_lesiCrs2ndDetThresholdMidPrx_2_crsDetTh2MidPrx_3Core_SHIFT(rev) 0
#define ACPHY_lesiCrs2ndDetThresholdMidPrx_2_crsDetTh2MidPrx_3Core_MASK(rev)  (0xff << ACPHY_lesiCrs2ndDetThresholdMidPrx_2_crsDetTh2MidPrx_3Core_SHIFT(rev))
#define ACPHY_lesiCrs2ndDetThresholdMidPrx_2_crsDetTh2MidPrx_4Core_SHIFT(rev) 8
#define ACPHY_lesiCrs2ndDetThresholdMidPrx_2_crsDetTh2MidPrx_4Core_MASK(rev)  (0xff << ACPHY_lesiCrs2ndDetThresholdMidPrx_2_crsDetTh2MidPrx_4Core_SHIFT(rev))

/* Register ACPHY_lesiCrsDetThresholdHighPrx */
#define ACPHY_lesiCrsDetThresholdHighPrx(rev)                         (ACREV_GE(rev,40) ? 0x114c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x114c : INVALID_ADDRESS)))
#define ACPHY_lesiCrsDetThresholdHighPrx_crsDetTh1_HighPrx_SHIFT(rev) 0
#define ACPHY_lesiCrsDetThresholdHighPrx_crsDetTh1_HighPrx_MASK(rev)  (0xff << ACPHY_lesiCrsDetThresholdHighPrx_crsDetTh1_HighPrx_SHIFT(rev))
#define ACPHY_lesiCrsDetThresholdHighPrx_crsDetTh2_HighPrx_SHIFT(rev) 8
#define ACPHY_lesiCrsDetThresholdHighPrx_crsDetTh2_HighPrx_MASK(rev)  (0xff << ACPHY_lesiCrsDetThresholdHighPrx_crsDetTh2_HighPrx_SHIFT(rev))

/* Register ACPHY_lesiCrsBlankCycleCount */
#define ACPHY_lesiCrsBlankCycleCount(rev)                        (ACREV_GE(rev,40) ? 0x114d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x114d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1150 : INVALID_ADDRESS)))))
#define ACPHY_lesiCrsBlankCycleCount_crsDetBlankCycle_SHIFT(rev) 0
#define ACPHY_lesiCrsBlankCycleCount_crsDetBlankCycle_MASK(rev)  (0xffff << ACPHY_lesiCrsBlankCycleCount_crsDetBlankCycle_SHIFT(rev))

/* Register ACPHY_lesiCrsMinPrxCycleCount */
#define ACPHY_lesiCrsMinPrxCycleCount(rev)                    (ACREV_GE(rev,40) ? 0x114e : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x114e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1151 : INVALID_ADDRESS)))))
#define ACPHY_lesiCrsMinPrxCycleCount_crsMinPrxCnt_SHIFT(rev) 0
#define ACPHY_lesiCrsMinPrxCycleCount_crsMinPrxCnt_MASK(rev)  (0xffff << ACPHY_lesiCrsMinPrxCycleCount_crsMinPrxCnt_SHIFT(rev))

/* Register ACPHY_lesiCrsHoldOffCycleCount */
#define ACPHY_lesiCrsHoldOffCycleCount(rev)                     (ACREV_GE(rev,40) ? 0x114f : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x114f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1152 : INVALID_ADDRESS)))))
#define ACPHY_lesiCrsHoldOffCycleCount_crsHoldOffCnt_SHIFT(rev) 0
#define ACPHY_lesiCrsHoldOffCycleCount_crsHoldOffCnt_MASK(rev)  (0xffff << ACPHY_lesiCrsHoldOffCycleCount_crsHoldOffCnt_SHIFT(rev))

/* Register ACPHY_lesiCrsDetectTimeOut */
#define ACPHY_lesiCrsDetectTimeOut(rev)                  (ACREV_GE(rev,40) ? 0x1150 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1150 : INVALID_ADDRESS)))
#define ACPHY_lesiCrsDetectTimeOut_crsTimeout_SHIFT(rev) 0
#define ACPHY_lesiCrsDetectTimeOut_crsTimeout_MASK(rev)  (0xffff << ACPHY_lesiCrsDetectTimeOut_crsTimeout_SHIFT(rev))

/* Register ACPHY_lesiCrsCoarseDetect */
#define ACPHY_lesiCrsCoarseDetect(rev)                              (ACREV_GE(rev,40) ? 0x1151 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1151 : INVALID_ADDRESS)))
#define ACPHY_lesiCrsCoarseDetect_coarseTimeDetThreshold_SHIFT(rev) 0
#define ACPHY_lesiCrsCoarseDetect_coarseTimeDetThreshold_MASK(rev)  (0xff << ACPHY_lesiCrsCoarseDetect_coarseTimeDetThreshold_SHIFT(rev))
#define ACPHY_lesiCrsCoarseDetect_coarseCfoHoldTime_SHIFT(rev)      8
#define ACPHY_lesiCrsCoarseDetect_coarseCfoHoldTime_MASK(rev)       (0xff << ACPHY_lesiCrsCoarseDetect_coarseCfoHoldTime_SHIFT(rev))

/* Register ACPHY_lesiFstrClassifiesOverride */
#define ACPHY_lesiFstrClassifiesOverride(rev)                            (ACREV_GE(rev,40) ? 0x1152 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1152 : INVALID_ADDRESS)))
#define ACPHY_lesiFstrClassifiesOverride_OverRideEn_SHIFT(rev)           0
#define ACPHY_lesiFstrClassifiesOverride_OverRideEn_MASK(rev)            (0x1 << ACPHY_lesiFstrClassifiesOverride_OverRideEn_SHIFT(rev))
#define ACPHY_lesiFstrClassifiesOverride_SubChanOverrideValue_SHIFT(rev) 1
#define ACPHY_lesiFstrClassifiesOverride_SubChanOverrideValue_MASK(rev)  (0xff << ACPHY_lesiFstrClassifiesOverride_SubChanOverrideValue_SHIFT(rev))
#define ACPHY_lesiFstrClassifiesOverride_SubBand20Override_SHIFT(rev)    9
#define ACPHY_lesiFstrClassifiesOverride_SubBand20Override_MASK(rev)     (0x7 << ACPHY_lesiFstrClassifiesOverride_SubBand20Override_SHIFT(rev))
#define ACPHY_lesiFstrClassifiesOverride_SubBand40Override_SHIFT(rev)    12
#define ACPHY_lesiFstrClassifiesOverride_SubBand40Override_MASK(rev)     (0x3 << ACPHY_lesiFstrClassifiesOverride_SubBand40Override_SHIFT(rev))
#define ACPHY_lesiFstrClassifiesOverride_SubBand80Override_SHIFT(rev)    14
#define ACPHY_lesiFstrClassifiesOverride_SubBand80Override_MASK(rev)     (0x1 << ACPHY_lesiFstrClassifiesOverride_SubBand80Override_SHIFT(rev))

/* Register ACPHY_lesiFstrClassifyThreshold0 */
#define ACPHY_lesiFstrClassifyThreshold0(rev)                         (ACREV_GE(rev,40) ? 0x1153 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1153 : INVALID_ADDRESS)))
#define ACPHY_lesiFstrClassifyThreshold0_MaxScaleHighValue_SHIFT(rev) 0
#define ACPHY_lesiFstrClassifyThreshold0_MaxScaleHighValue_MASK(rev)  (0xff << ACPHY_lesiFstrClassifyThreshold0_MaxScaleHighValue_SHIFT(rev))
#define ACPHY_lesiFstrClassifyThreshold0_MaxScaleLowValue_SHIFT(rev)  8
#define ACPHY_lesiFstrClassifyThreshold0_MaxScaleLowValue_MASK(rev)   (0xff << ACPHY_lesiFstrClassifyThreshold0_MaxScaleLowValue_SHIFT(rev))

/* Register ACPHY_lesiFstrClassifyThreshold1 */
#define ACPHY_lesiFstrClassifyThreshold1(rev)                      (ACREV_GE(rev,40) ? 0x1154 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1154 : INVALID_ADDRESS)))
#define ACPHY_lesiFstrClassifyThreshold1_ClassifyAvgTh_SHIFT(rev)  0
#define ACPHY_lesiFstrClassifyThreshold1_ClassifyAvgTh_MASK(rev)   (0x3f << ACPHY_lesiFstrClassifyThreshold1_ClassifyAvgTh_SHIFT(rev))
#define ACPHY_lesiFstrClassifyThreshold1_ClassifyDistTh_SHIFT(rev) 6
#define ACPHY_lesiFstrClassifyThreshold1_ClassifyDistTh_MASK(rev)  (0x3f << ACPHY_lesiFstrClassifyThreshold1_ClassifyDistTh_SHIFT(rev))

/* Register ACPHY_lesiFstrMfAcTh */
#define ACPHY_lesiFstrMfAcTh(rev)                (ACREV_GE(rev,40) ? 0x1155 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1155 : INVALID_ADDRESS)))
#define ACPHY_lesiFstrMfAcTh_mf_ac_th_SHIFT(rev) 0
#define ACPHY_lesiFstrMfAcTh_mf_ac_th_MASK(rev)  (0xffff << ACPHY_lesiFstrMfAcTh_mf_ac_th_SHIFT(rev))

/* Register ACPHY_lesiFstrControl0 */
#define ACPHY_lesiFstrControl0(rev)                           (ACREV_GE(rev,40) ? 0x1156 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1156 : INVALID_ADDRESS)))
#define ACPHY_lesiFstrControl0_winmf_avg_len_SHIFT(rev)       0
#define ACPHY_lesiFstrControl0_winmf_avg_len_MASK(rev)        (0xf << ACPHY_lesiFstrControl0_winmf_avg_len_SHIFT(rev))
#define ACPHY_lesiFstrControl0_winmf_1stPeak_Scl_SHIFT(rev)   4
#define ACPHY_lesiFstrControl0_winmf_1stPeak_Scl_MASK(rev)    (0x1f << ACPHY_lesiFstrControl0_winmf_1stPeak_Scl_SHIFT(rev))
#define ACPHY_lesiFstrControl0_winmf_lookahead_win_SHIFT(rev) 9
#define ACPHY_lesiFstrControl0_winmf_lookahead_win_MASK(rev)  (0xf << ACPHY_lesiFstrControl0_winmf_lookahead_win_SHIFT(rev))
#define ACPHY_lesiFstrControl0_winmf_avg_num_latch_SHIFT(rev) 13
#define ACPHY_lesiFstrControl0_winmf_avg_num_latch_MASK(rev)  (0x3 << ACPHY_lesiFstrControl0_winmf_avg_num_latch_SHIFT(rev))
#define ACPHY_lesiFstrControl0_enLesiFstrFreqEst_SHIFT(rev)   15
#define ACPHY_lesiFstrControl0_enLesiFstrFreqEst_MASK(rev)    (0x1 << ACPHY_lesiFstrControl0_enLesiFstrFreqEst_SHIFT(rev))

/* Register ACPHY_lesiFstrControl1 */
#define ACPHY_lesiFstrControl1(rev)                              (ACREV_GE(rev,40) ? 0x1157 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1157 : INVALID_ADDRESS)))
#define ACPHY_lesiFstrControl1_winmf_peak_min_dist_th_SHIFT(rev) 0
#define ACPHY_lesiFstrControl1_winmf_peak_min_dist_th_MASK(rev)  (0xff << ACPHY_lesiFstrControl1_winmf_peak_min_dist_th_SHIFT(rev))
#define ACPHY_lesiFstrControl1_winmf_peak_max_dist_th_SHIFT(rev) 8
#define ACPHY_lesiFstrControl1_winmf_peak_max_dist_th_MASK(rev)  (0xff << ACPHY_lesiFstrControl1_winmf_peak_max_dist_th_SHIFT(rev))

/* Register ACPHY_lesiFstrControl2 */
#define ACPHY_lesiFstrControl2(rev)                           (ACREV_GE(rev,40) ? 0x1158 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1158 : INVALID_ADDRESS)))
#define ACPHY_lesiFstrControl2_winmf_holdoff_count_SHIFT(rev) 0
#define ACPHY_lesiFstrControl2_winmf_holdoff_count_MASK(rev)  (0xff << ACPHY_lesiFstrControl2_winmf_holdoff_count_SHIFT(rev))
#define ACPHY_lesiFstrControl2_decision_delay_SHIFT(rev)      8
#define ACPHY_lesiFstrControl2_decision_delay_MASK(rev)       (0x1f << ACPHY_lesiFstrControl2_decision_delay_SHIFT(rev))
#define ACPHY_lesiFstrControl2_classifyHardEn_SHIFT(rev)      13
#define ACPHY_lesiFstrControl2_classifyHardEn_MASK(rev)       (0x1 << ACPHY_lesiFstrControl2_classifyHardEn_SHIFT(rev))
#define ACPHY_lesiFstrControl2_winmf_fcorr_en_SHIFT(rev)      14
#define ACPHY_lesiFstrControl2_winmf_fcorr_en_MASK(rev)       (0x1 << ACPHY_lesiFstrControl2_winmf_fcorr_en_SHIFT(rev))
#define ACPHY_lesiFstrControl2_freqEstClassifyMode_SHIFT(rev) 15
#define ACPHY_lesiFstrControl2_freqEstClassifyMode_MASK(rev)  (0x1 << ACPHY_lesiFstrControl2_freqEstClassifyMode_SHIFT(rev))

/* Register ACPHY_lesiFstrControl3 */
#define ACPHY_lesiFstrControl3(rev)                     (ACREV_GE(rev,40) ? 0x1159 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1159 : INVALID_ADDRESS)))
#define ACPHY_lesiFstrControl3_lesi_sgi_adj_SHIFT(rev)  0
#define ACPHY_lesiFstrControl3_lesi_sgi_adj_MASK(rev)   (0x1f << ACPHY_lesiFstrControl3_lesi_sgi_adj_SHIFT(rev))
#define ACPHY_lesiFstrControl3_cCrsFftInpAdj_SHIFT(rev) 5
#define ACPHY_lesiFstrControl3_cCrsFftInpAdj_MASK(rev)  (0x1f << ACPHY_lesiFstrControl3_cCrsFftInpAdj_SHIFT(rev))
#define ACPHY_lesiFstrControl3_lCrsFftInpAdj_SHIFT(rev) 10
#define ACPHY_lesiFstrControl3_lCrsFftInpAdj_MASK(rev)  (0x3f << ACPHY_lesiFstrControl3_lCrsFftInpAdj_SHIFT(rev))

/* Register ACPHY_lesiFstrFDControl0 */
#define ACPHY_lesiFstrFDControl0(rev)                      (ACREV_GE(rev,40) ? 0x115a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x115a : INVALID_ADDRESS)))
#define ACPHY_lesiFstrFDControl0_mfInPwrThScale_SHIFT(rev) 0
#define ACPHY_lesiFstrFDControl0_mfInPwrThScale_MASK(rev)  (0x7 << ACPHY_lesiFstrFDControl0_mfInPwrThScale_SHIFT(rev))
#define ACPHY_lesiFstrFDControl0_fdMfAcTh_SHIFT(rev)       3
#define ACPHY_lesiFstrFDControl0_fdMfAcTh_MASK(rev)        (0x1f << ACPHY_lesiFstrFDControl0_fdMfAcTh_SHIFT(rev))
#define ACPHY_lesiFstrFDControl0_fdRatioScale_SHIFT(rev)   8
#define ACPHY_lesiFstrFDControl0_fdRatioScale_MASK(rev)    (0x3f << ACPHY_lesiFstrFDControl0_fdRatioScale_SHIFT(rev))
#define ACPHY_lesiFstrFDControl0_fdEnable_SHIFT(rev)       14
#define ACPHY_lesiFstrFDControl0_fdEnable_MASK(rev)        (0x1 << ACPHY_lesiFstrFDControl0_fdEnable_SHIFT(rev))

/* Register ACPHY_lesiFstrFDControl1 */
#define ACPHY_lesiFstrFDControl1(rev)                            (ACREV_GE(rev,40) ? 0x115b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x115b : INVALID_ADDRESS)))
#define ACPHY_lesiFstrFDControl1_mfacSumPpTh_SHIFT(rev)          0
#define ACPHY_lesiFstrFDControl1_mfacSumPpTh_MASK(rev)           (0x1f << ACPHY_lesiFstrFDControl1_mfacSumPpTh_SHIFT(rev))
#define ACPHY_lesiFstrFDControl1_fdMfacSumCombVpScale_SHIFT(rev) 5
#define ACPHY_lesiFstrFDControl1_fdMfacSumCombVpScale_MASK(rev)  (0xf << ACPHY_lesiFstrFDControl1_fdMfacSumCombVpScale_SHIFT(rev))
#define ACPHY_lesiFstrFDControl1_mfacSumCombTh_SHIFT(rev)        9
#define ACPHY_lesiFstrFDControl1_mfacSumCombTh_MASK(rev)         (0x3f << ACPHY_lesiFstrFDControl1_mfacSumCombTh_SHIFT(rev))
#define ACPHY_lesiFstrFDControl1_fstrFdAbortEn_SHIFT(rev)        15
#define ACPHY_lesiFstrFDControl1_fstrFdAbortEn_MASK(rev)         (0x1 << ACPHY_lesiFstrFDControl1_fstrFdAbortEn_SHIFT(rev))

/* Register ACPHY_lesiCrsClassify */
#define ACPHY_lesiCrsClassify(rev)                         (ACREV_GE(rev,40) ? 0x115c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x115c : INVALID_ADDRESS)))
#define ACPHY_lesiCrsClassify_ClassifierEnable_SHIFT(rev)  0
#define ACPHY_lesiCrsClassify_ClassifierEnable_MASK(rev)   (0x1 << ACPHY_lesiCrsClassify_ClassifierEnable_SHIFT(rev))
#define ACPHY_lesiCrsClassify_classifyThreshold_SHIFT(rev) 1
#define ACPHY_lesiCrsClassify_classifyThreshold_MASK(rev)  (0xff << ACPHY_lesiCrsClassify_classifyThreshold_SHIFT(rev))
#define ACPHY_lesiCrsClassify_classifyHardEn_SHIFT(rev)    9
#define ACPHY_lesiCrsClassify_classifyHardEn_MASK(rev)     (0x1 << ACPHY_lesiCrsClassify_classifyHardEn_SHIFT(rev))

/* Register ACPHY_lesiFstrStatus0 */
#define ACPHY_lesiFstrStatus0(rev)                   (ACREV_GE(rev,40) ? 0x115d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x115d : (ACREV_GE(rev,32) ? 0x115c : INVALID_ADDRESS))))
#define ACPHY_lesiFstrStatus0_subchan_sel_SHIFT(rev) 0
#define ACPHY_lesiFstrStatus0_subchan_sel_MASK(rev)  (0xff << ACPHY_lesiFstrStatus0_subchan_sel_SHIFT(rev))
#define ACPHY_lesiFstrStatus0_fallback20_SHIFT(rev)  8
#define ACPHY_lesiFstrStatus0_fallback20_MASK(rev)   (0xff << ACPHY_lesiFstrStatus0_fallback20_SHIFT(rev))

/* Register ACPHY_lesiFstrStatus1 */
#define ACPHY_lesiFstrStatus1(rev)                  (ACREV_GE(rev,40) ? 0x115e : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x115e : (ACREV_GE(rev,32) ? 0x115d : INVALID_ADDRESS))))
#define ACPHY_lesiFstrStatus1_fallback40_SHIFT(rev) 0
#define ACPHY_lesiFstrStatus1_fallback40_MASK(rev)  (0xff << ACPHY_lesiFstrStatus1_fallback40_SHIFT(rev))
#define ACPHY_lesiFstrStatus1_fallback80_SHIFT(rev) 8
#define ACPHY_lesiFstrStatus1_fallback80_MASK(rev)  (0xff << ACPHY_lesiFstrStatus1_fallback80_SHIFT(rev))

/* Register ACPHY_lesiHTPktGain */
#define ACPHY_lesiHTPktGain(rev)                            (ACREV_GE(rev,40) ? 0x115f : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x115f : INVALID_ADDRESS)))
#define ACPHY_lesiHTPktGain_LesiHTAgcPktgainWait_SHIFT(rev) 0
#define ACPHY_lesiHTPktGain_LesiHTAgcPktgainWait_MASK(rev)  (0xff << ACPHY_lesiHTPktGain_LesiHTAgcPktgainWait_SHIFT(rev))
#define ACPHY_lesiHTPktGain_LesiHTAGCStrtAdjst_SHIFT(rev)   8
#define ACPHY_lesiHTPktGain_LesiHTAGCStrtAdjst_MASK(rev)    (0xff << ACPHY_lesiHTPktGain_LesiHTAGCStrtAdjst_SHIFT(rev))

/* Register ACPHY_RadarBlankCtrl_SC */
#define ACPHY_RadarBlankCtrl_SC(rev)                                 (ACREV_GE(rev,40) ? 0x1160 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1160 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1160 : INVALID_ADDRESS)))))
#define ACPHY_RadarBlankCtrl_SC_radarBlankingInterval_SHIFT(rev)     0
#define ACPHY_RadarBlankCtrl_SC_radarBlankingInterval_MASK(rev)      (0xff << ACPHY_RadarBlankCtrl_SC_radarBlankingInterval_SHIFT(rev))
#define ACPHY_RadarBlankCtrl_SC_radarCrsBlankEn_SHIFT(rev)           8
#define ACPHY_RadarBlankCtrl_SC_radarCrsBlankEn_MASK(rev)            (0x1 << ACPHY_RadarBlankCtrl_SC_radarCrsBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl_SC_radarStrBlankEn_SHIFT(rev)           9
#define ACPHY_RadarBlankCtrl_SC_radarStrBlankEn_MASK(rev)            (0x1 << ACPHY_RadarBlankCtrl_SC_radarStrBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl_SC_radarPayloadDecodeBlankEn_SHIFT(rev) 10
#define ACPHY_RadarBlankCtrl_SC_radarPayloadDecodeBlankEn_MASK(rev)  (0x1 << ACPHY_RadarBlankCtrl_SC_radarPayloadDecodeBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl_SC_radarPktResetBlankEn_SHIFT(rev)      11
#define ACPHY_RadarBlankCtrl_SC_radarPktResetBlankEn_MASK(rev)       (0x1 << ACPHY_RadarBlankCtrl_SC_radarPktResetBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl_SC_radarWtEnergyDropBlankEn_SHIFT(rev)  12
#define ACPHY_RadarBlankCtrl_SC_radarWtEnergyDropBlankEn_MASK(rev)   (0x1 << ACPHY_RadarBlankCtrl_SC_radarWtEnergyDropBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl_SC_radarHtAgcBlankEn_SHIFT(rev)         13
#define ACPHY_RadarBlankCtrl_SC_radarHtAgcBlankEn_MASK(rev)          (0x1 << ACPHY_RadarBlankCtrl_SC_radarHtAgcBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl_SC_radarWtNClksBlankEn_SHIFT(rev)       14
#define ACPHY_RadarBlankCtrl_SC_radarWtNClksBlankEn_MASK(rev)        (0x1 << ACPHY_RadarBlankCtrl_SC_radarWtNClksBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl_SC_radarFifoPopWithStall_SHIFT(rev)     15
#define ACPHY_RadarBlankCtrl_SC_radarFifoPopWithStall_MASK(rev)      (0x1 << ACPHY_RadarBlankCtrl_SC_radarFifoPopWithStall_SHIFT(rev))

/* Register ACPHY_Antenna0_radarFifoCtrl_SC */
#define ACPHY_Antenna0_radarFifoCtrl_SC(rev)                 (ACREV_GE(rev,40) ? 0x1161 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1161 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1161 : INVALID_ADDRESS)))))
#define ACPHY_Antenna0_radarFifoCtrl_SC_recordCnt_SHIFT(rev) 0
#define ACPHY_Antenna0_radarFifoCtrl_SC_recordCnt_MASK(rev)  (0x3ff << ACPHY_Antenna0_radarFifoCtrl_SC_recordCnt_SHIFT(rev))
#define ACPHY_Antenna0_radarFifoCtrl_SC_overRun_SHIFT(rev)   10
#define ACPHY_Antenna0_radarFifoCtrl_SC_overRun_MASK(rev)    (0x1 << ACPHY_Antenna0_radarFifoCtrl_SC_overRun_SHIFT(rev))

/* Register ACPHY_Antenna1_radarFifoCtrl_SC */
#define ACPHY_Antenna1_radarFifoCtrl_SC(rev)                 (ACREV_GE(rev,40) ? 0x1162 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1162 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1162 : INVALID_ADDRESS)))))
#define ACPHY_Antenna1_radarFifoCtrl_SC_recordCnt_SHIFT(rev) 0
#define ACPHY_Antenna1_radarFifoCtrl_SC_recordCnt_MASK(rev)  (0x3ff << ACPHY_Antenna1_radarFifoCtrl_SC_recordCnt_SHIFT(rev))
#define ACPHY_Antenna1_radarFifoCtrl_SC_overRun_SHIFT(rev)   10
#define ACPHY_Antenna1_radarFifoCtrl_SC_overRun_MASK(rev)    (0x1 << ACPHY_Antenna1_radarFifoCtrl_SC_overRun_SHIFT(rev))

/* Register ACPHY_Antenna0_radarFifoData_SC */
#define ACPHY_Antenna0_radarFifoData_SC(rev)              (ACREV_GE(rev,40) ? 0x1163 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1163 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1163 : INVALID_ADDRESS)))))
#define ACPHY_Antenna0_radarFifoData_SC_rdData_SHIFT(rev) 0
#define ACPHY_Antenna0_radarFifoData_SC_rdData_MASK(rev)  (0xffff << ACPHY_Antenna0_radarFifoData_SC_rdData_SHIFT(rev))

/* Register ACPHY_Antenna1_radarFifoData_SC */
#define ACPHY_Antenna1_radarFifoData_SC(rev)              (ACREV_GE(rev,40) ? 0x1164 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1164 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1164 : INVALID_ADDRESS)))))
#define ACPHY_Antenna1_radarFifoData_SC_rdData_SHIFT(rev) 0
#define ACPHY_Antenna1_radarFifoData_SC_rdData_MASK(rev)  (0xffff << ACPHY_Antenna1_radarFifoData_SC_rdData_SHIFT(rev))

/* Register ACPHY_RadarThresh0_SC */
#define ACPHY_RadarThresh0_SC(rev)                 (ACREV_GE(rev,40) ? 0x1165 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1165 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1165 : INVALID_ADDRESS)))))
#define ACPHY_RadarThresh0_SC_radarThd0_SHIFT(rev) 0
#define ACPHY_RadarThresh0_SC_radarThd0_MASK(rev)  (0x7ff << ACPHY_RadarThresh0_SC_radarThd0_SHIFT(rev))

/* Register ACPHY_RadarThresh1_SC */
#define ACPHY_RadarThresh1_SC(rev)                 (ACREV_GE(rev,40) ? 0x1166 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1166 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1166 : INVALID_ADDRESS)))))
#define ACPHY_RadarThresh1_SC_radarThd1_SHIFT(rev) 0
#define ACPHY_RadarThresh1_SC_radarThd1_MASK(rev)  (0x7ff << ACPHY_RadarThresh1_SC_radarThd1_SHIFT(rev))

/* Register ACPHY_RadarThresh0R_SC */
#define ACPHY_RadarThresh0R_SC(rev)                  (ACREV_GE(rev,40) ? 0x1167 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1167 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1167 : INVALID_ADDRESS)))))
#define ACPHY_RadarThresh0R_SC_radarThd0r_SHIFT(rev) 0
#define ACPHY_RadarThresh0R_SC_radarThd0r_MASK(rev)  (0x7ff << ACPHY_RadarThresh0R_SC_radarThd0r_SHIFT(rev))

/* Register ACPHY_RadarThresh1R_SC */
#define ACPHY_RadarThresh1R_SC(rev)                  (ACREV_GE(rev,40) ? 0x1168 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1168 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1168 : INVALID_ADDRESS)))))
#define ACPHY_RadarThresh1R_SC_radarThd1r_SHIFT(rev) 0
#define ACPHY_RadarThresh1R_SC_radarThd1r_MASK(rev)  (0x7ff << ACPHY_RadarThresh1R_SC_radarThd1r_SHIFT(rev))

/* Register ACPHY_FMDemodConfig_SC */
#define ACPHY_FMDemodConfig_SC(rev)                          (ACREV_GE(rev,40) ? 0x1169 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1169 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1169 : INVALID_ADDRESS)))))
#define ACPHY_FMDemodConfig_SC_fmdemodEnable_SHIFT(rev)      0
#define ACPHY_FMDemodConfig_SC_fmdemodEnable_MASK(rev)       (0x1 << ACPHY_FMDemodConfig_SC_fmdemodEnable_SHIFT(rev))
#define ACPHY_FMDemodConfig_SC_fmInputShiftOffset_SHIFT(rev) 1
#define ACPHY_FMDemodConfig_SC_fmInputShiftOffset_MASK(rev)  (0x1f << ACPHY_FMDemodConfig_SC_fmInputShiftOffset_SHIFT(rev))
#define ACPHY_FMDemodConfig_SC_fmLatch_SHIFT(rev)            8
#define ACPHY_FMDemodConfig_SC_fmLatch_MASK(rev)             (0xff << ACPHY_FMDemodConfig_SC_fmLatch_SHIFT(rev))

/* Register ACPHY_RadarMisc_SC */
#define ACPHY_RadarMisc_SC(rev)                              (ACREV_GE(rev,40) ? 0x116a : INVALID_ADDRESS)
#define ACPHY_RadarMisc_SC_radarDin_bypass_dcfilt_SHIFT(rev) 0
#define ACPHY_RadarMisc_SC_radarDin_bypass_dcfilt_MASK(rev)  (0x1 << ACPHY_RadarMisc_SC_radarDin_bypass_dcfilt_SHIFT(rev))

/* Register ACPHY_RadarMaLength_SC */
#define ACPHY_RadarMaLength_SC(rev)                  (ACREV_GE(rev,40) ? 0x116b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x116b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x116b : INVALID_ADDRESS)))))
#define ACPHY_RadarMaLength_SC_maLength_SHIFT(rev)   0
#define ACPHY_RadarMaLength_SC_maLength_MASK(rev)    (0x1f << ACPHY_RadarMaLength_SC_maLength_SHIFT(rev))
#define ACPHY_RadarMaLength_SC_fmMaLength_SHIFT(rev) 7
#define ACPHY_RadarMaLength_SC_fmMaLength_MASK(rev)  (0x3f << ACPHY_RadarMaLength_SC_fmMaLength_SHIFT(rev))

/* Register ACPHY_RadarSearchCtrl_SC */
#define ACPHY_RadarSearchCtrl_SC(rev)                                 (ACREV_GE(rev,40) ? 0x116c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x116c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x116c : INVALID_ADDRESS)))))
#define ACPHY_RadarSearchCtrl_SC_radarEnable_SHIFT(rev)               0
#define ACPHY_RadarSearchCtrl_SC_radarEnable_MASK(rev)                (0x1 << ACPHY_RadarSearchCtrl_SC_radarEnable_SHIFT(rev))
#define ACPHY_RadarSearchCtrl_SC_radarTimSearchEn_SHIFT(rev)          1
#define ACPHY_RadarSearchCtrl_SC_radarTimSearchEn_MASK(rev)           (0x1 << ACPHY_RadarSearchCtrl_SC_radarTimSearchEn_SHIFT(rev))
#define ACPHY_RadarSearchCtrl_SC_radarChnEstSearchEn_SHIFT(rev)       2
#define ACPHY_RadarSearchCtrl_SC_radarChnEstSearchEn_MASK(rev)        (0x1 << ACPHY_RadarSearchCtrl_SC_radarChnEstSearchEn_SHIFT(rev))
#define ACPHY_RadarSearchCtrl_SC_radarDecSearchEn_SHIFT(rev)          3
#define ACPHY_RadarSearchCtrl_SC_radarDecSearchEn_MASK(rev)           (0x1 << ACPHY_RadarSearchCtrl_SC_radarDecSearchEn_SHIFT(rev))
#define ACPHY_RadarSearchCtrl_SC_radarWaitEngyDropSearchEn_SHIFT(rev) 4
#define ACPHY_RadarSearchCtrl_SC_radarWaitEngyDropSearchEn_MASK(rev)  (0x1 << ACPHY_RadarSearchCtrl_SC_radarWaitEngyDropSearchEn_SHIFT(rev))
#define ACPHY_RadarSearchCtrl_SC_RSSI_blank_threshold_SHIFT(rev)      5
#define ACPHY_RadarSearchCtrl_SC_RSSI_blank_threshold_MASK(rev)       (0x3f << ACPHY_RadarSearchCtrl_SC_RSSI_blank_threshold_SHIFT(rev))
#define ACPHY_RadarSearchCtrl_SC_RSSI_blank_en_SHIFT(rev)             11
#define ACPHY_RadarSearchCtrl_SC_RSSI_blank_en_MASK(rev)              (0x1 << ACPHY_RadarSearchCtrl_SC_RSSI_blank_en_SHIFT(rev))

/* Register ACPHY_Radar_t2_min_SC */
#define ACPHY_Radar_t2_min_SC(rev)                    (ACREV_GE(rev,40) ? 0x116d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x116d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x116d : INVALID_ADDRESS)))))
#define ACPHY_Radar_t2_min_SC_radar_t2_min_SHIFT(rev) 0
#define ACPHY_Radar_t2_min_SC_radar_t2_min_MASK(rev)  (0x7ff << ACPHY_Radar_t2_min_SC_radar_t2_min_SHIFT(rev))

/* Register ACPHY_Radar_adc_to_dbm_SC */
#define ACPHY_Radar_adc_to_dbm_SC(rev)                        (ACREV_GE(rev,40) ? 0x116e : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x116e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x116e : INVALID_ADDRESS)))))
#define ACPHY_Radar_adc_to_dbm_SC_radar_adc_to_dbm_SHIFT(rev) 0
#define ACPHY_Radar_adc_to_dbm_SC_radar_adc_to_dbm_MASK(rev)  (0x1ff << ACPHY_Radar_adc_to_dbm_SC_radar_adc_to_dbm_SHIFT(rev))
#define ACPHY_Radar_adc_to_dbm_SC_RadarInRound_SHIFT(rev)     9
#define ACPHY_Radar_adc_to_dbm_SC_RadarInRound_MASK(rev)      (0x3 << ACPHY_Radar_adc_to_dbm_SC_RadarInRound_SHIFT(rev))
#define ACPHY_Radar_adc_to_dbm_SC_sat_comp_SHIFT(rev)         11
#define ACPHY_Radar_adc_to_dbm_SC_sat_comp_MASK(rev)          (0xf << ACPHY_Radar_adc_to_dbm_SC_sat_comp_SHIFT(rev))
#define ACPHY_Radar_adc_to_dbm_SC_sat_avoid_en_SHIFT(rev)     15
#define ACPHY_Radar_adc_to_dbm_SC_sat_avoid_en_MASK(rev)      (0x1 << ACPHY_Radar_adc_to_dbm_SC_sat_avoid_en_SHIFT(rev))

/* Register ACPHY_RadarBlankCtrl2_SC */
#define ACPHY_RadarBlankCtrl2_SC(rev)                                  (ACREV_GE(rev,40) ? 0x116f : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x116f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x116f : INVALID_ADDRESS)))))
#define ACPHY_RadarBlankCtrl2_SC_radarWtNbPwrBlankEn_SHIFT(rev)        0
#define ACPHY_RadarBlankCtrl2_SC_radarWtNbPwrBlankEn_MASK(rev)         (0x1 << ACPHY_RadarBlankCtrl2_SC_radarWtNbPwrBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_SC_radarWtW1PwrBlankEn_SHIFT(rev)        1
#define ACPHY_RadarBlankCtrl2_SC_radarWtW1PwrBlankEn_MASK(rev)         (0x1 << ACPHY_RadarBlankCtrl2_SC_radarWtW1PwrBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_SC_radarWtW2PwrBlankEn_SHIFT(rev)        2
#define ACPHY_RadarBlankCtrl2_SC_radarWtW2PwrBlankEn_MASK(rev)         (0x1 << ACPHY_RadarBlankCtrl2_SC_radarWtW2PwrBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_SC_radarBphyBlankEn_SHIFT(rev)           3
#define ACPHY_RadarBlankCtrl2_SC_radarBphyBlankEn_MASK(rev)            (0x1 << ACPHY_RadarBlankCtrl2_SC_radarBphyBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_SC_radarSampleBlankEn_SHIFT(rev)         4
#define ACPHY_RadarBlankCtrl2_SC_radarSampleBlankEn_MASK(rev)          (0x1 << ACPHY_RadarBlankCtrl2_SC_radarSampleBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_SC_radarOfdmPhyBlankEn_SHIFT(rev)        5
#define ACPHY_RadarBlankCtrl2_SC_radarOfdmPhyBlankEn_MASK(rev)         (0x1 << ACPHY_RadarBlankCtrl2_SC_radarOfdmPhyBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_SC_radarChanEst1BlankEn_SHIFT(rev)       6
#define ACPHY_RadarBlankCtrl2_SC_radarChanEst1BlankEn_MASK(rev)        (0x1 << ACPHY_RadarBlankCtrl2_SC_radarChanEst1BlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_SC_radarChanEst2BlankEn_SHIFT(rev)       7
#define ACPHY_RadarBlankCtrl2_SC_radarChanEst2BlankEn_MASK(rev)        (0x1 << ACPHY_RadarBlankCtrl2_SC_radarChanEst2BlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_SC_radarSigDecode1BlankEn_SHIFT(rev)     8
#define ACPHY_RadarBlankCtrl2_SC_radarSigDecode1BlankEn_MASK(rev)      (0x1 << ACPHY_RadarBlankCtrl2_SC_radarSigDecode1BlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_SC_radarSigDecode2BlankEn_SHIFT(rev)     9
#define ACPHY_RadarBlankCtrl2_SC_radarSigDecode2BlankEn_MASK(rev)      (0x1 << ACPHY_RadarBlankCtrl2_SC_radarSigDecode2BlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_SC_radarRifsCrsBlankEn_SHIFT(rev)        10
#define ACPHY_RadarBlankCtrl2_SC_radarRifsCrsBlankEn_MASK(rev)         (0x1 << ACPHY_RadarBlankCtrl2_SC_radarRifsCrsBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_SC_radarBoardSwDivBlankEn_SHIFT(rev)     11
#define ACPHY_RadarBlankCtrl2_SC_radarBoardSwDivBlankEn_MASK(rev)      (0x1 << ACPHY_RadarBlankCtrl2_SC_radarBoardSwDivBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_SC_radarBphyBoardSwDivBlankEn_SHIFT(rev) 12
#define ACPHY_RadarBlankCtrl2_SC_radarBphyBoardSwDivBlankEn_MASK(rev)  (0x1 << ACPHY_RadarBlankCtrl2_SC_radarBphyBoardSwDivBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_SC_radarTxBlankEn_SHIFT(rev)             13
#define ACPHY_RadarBlankCtrl2_SC_radarTxBlankEn_MASK(rev)              (0x1 << ACPHY_RadarBlankCtrl2_SC_radarTxBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_SC_radarVhtsigbBlankEn_SHIFT(rev)        14
#define ACPHY_RadarBlankCtrl2_SC_radarVhtsigbBlankEn_MASK(rev)         (0x1 << ACPHY_RadarBlankCtrl2_SC_radarVhtsigbBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_SC_blank_mode_SHIFT(rev)                 15
#define ACPHY_RadarBlankCtrl2_SC_blank_mode_MASK(rev)                  (0x1 << ACPHY_RadarBlankCtrl2_SC_blank_mode_SHIFT(rev))

/* Register ACPHY_RadarDetectConfig1_SC */
#define ACPHY_RadarDetectConfig1_SC(rev)                     (ACREV_GE(rev,40) ? 0x1170 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1170 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1170 : INVALID_ADDRESS)))))
#define ACPHY_RadarDetectConfig1_SC_fmMod_SHIFT(rev)         0
#define ACPHY_RadarDetectConfig1_SC_fmMod_MASK(rev)          (0x1 << ACPHY_RadarDetectConfig1_SC_fmMod_SHIFT(rev))
#define ACPHY_RadarDetectConfig1_SC_maMode_SHIFT(rev)        1
#define ACPHY_RadarDetectConfig1_SC_maMode_MASK(rev)         (0x1 << ACPHY_RadarDetectConfig1_SC_maMode_SHIFT(rev))
#define ACPHY_RadarDetectConfig1_SC_fmOutputShift_SHIFT(rev) 2
#define ACPHY_RadarDetectConfig1_SC_fmOutputShift_MASK(rev)  (0x3 << ACPHY_RadarDetectConfig1_SC_fmOutputShift_SHIFT(rev))
#define ACPHY_RadarDetectConfig1_SC_gainLimit_SHIFT(rev)     8
#define ACPHY_RadarDetectConfig1_SC_gainLimit_MASK(rev)      (0xff << ACPHY_RadarDetectConfig1_SC_gainLimit_SHIFT(rev))

/* Register ACPHY_RadarT3BelowMin_SC */
#define ACPHY_RadarT3BelowMin_SC(rev)             (ACREV_GE(rev,40) ? 0x1171 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1171 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1171 : INVALID_ADDRESS)))))
#define ACPHY_RadarT3BelowMin_SC_Count_SHIFT(rev) 0
#define ACPHY_RadarT3BelowMin_SC_Count_MASK(rev)  (0xfff << ACPHY_RadarT3BelowMin_SC_Count_SHIFT(rev))

/* Register ACPHY_RadarT3Timeout_SC */
#define ACPHY_RadarT3Timeout_SC(rev)               (ACREV_GE(rev,40) ? 0x1172 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1172 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1172 : INVALID_ADDRESS)))))
#define ACPHY_RadarT3Timeout_SC_Timeout_SHIFT(rev) 0
#define ACPHY_RadarT3Timeout_SC_Timeout_MASK(rev)  (0xfff << ACPHY_RadarT3Timeout_SC_Timeout_SHIFT(rev))

/* Register ACPHY_RadarResetBlankingDelay_SC */
#define ACPHY_RadarResetBlankingDelay_SC(rev)             (ACREV_GE(rev,40) ? 0x1173 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1173 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1173 : INVALID_ADDRESS)))))
#define ACPHY_RadarResetBlankingDelay_SC_Count_SHIFT(rev) 0
#define ACPHY_RadarResetBlankingDelay_SC_Count_MASK(rev)  (0xfff << ACPHY_RadarResetBlankingDelay_SC_Count_SHIFT(rev))

/* Register ACPHY_RadarDetectConfig2_SC */
#define ACPHY_RadarDetectConfig2_SC(rev)                     (ACREV_GE(rev,40) ? 0x1174 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1174 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1174 : INVALID_ADDRESS)))))
#define ACPHY_RadarDetectConfig2_SC_fmDetMod_SHIFT(rev)      0
#define ACPHY_RadarDetectConfig2_SC_fmDetMod_MASK(rev)       (0x1 << ACPHY_RadarDetectConfig2_SC_fmDetMod_SHIFT(rev))
#define ACPHY_RadarDetectConfig2_SC_fmDetFactor_SHIFT(rev)   1
#define ACPHY_RadarDetectConfig2_SC_fmDetFactor_MASK(rev)    (0x7f << ACPHY_RadarDetectConfig2_SC_fmDetFactor_SHIFT(rev))
#define ACPHY_RadarDetectConfig2_SC_fmDetAcc2Dis_SHIFT(rev)  8
#define ACPHY_RadarDetectConfig2_SC_fmDetAcc2Dis_MASK(rev)   (0x1 << ACPHY_RadarDetectConfig2_SC_fmDetAcc2Dis_SHIFT(rev))
#define ACPHY_RadarDetectConfig2_SC_fmDetAccScale_SHIFT(rev) 9
#define ACPHY_RadarDetectConfig2_SC_fmDetAccScale_MASK(rev)  (0x3 << ACPHY_RadarDetectConfig2_SC_fmDetAccScale_SHIFT(rev))
#define ACPHY_RadarDetectConfig2_SC_fifoReadMode_SHIFT(rev)  11
#define ACPHY_RadarDetectConfig2_SC_fifoReadMode_MASK(rev)   (0x1 << ACPHY_RadarDetectConfig2_SC_fifoReadMode_SHIFT(rev))

/* Register ACPHY_RadarFmDetInit_SC */
#define ACPHY_RadarFmDetInit_SC(rev)                 (ACREV_GE(rev,40) ? 0x1175 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1175 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1175 : INVALID_ADDRESS)))))
#define ACPHY_RadarFmDetInit_SC_fmDetInit_SHIFT(rev) 0
#define ACPHY_RadarFmDetInit_SC_fmDetInit_MASK(rev)  (0xffff << ACPHY_RadarFmDetInit_SC_fmDetInit_SHIFT(rev))

/* Register ACPHY_Radarmixed_SC */
#define ACPHY_Radarmixed_SC(rev)                               (ACREV_GE(rev,40) ? 0x1178 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1178 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1178 : INVALID_ADDRESS)))))
#define ACPHY_Radarmixed_SC_min_pw_autocor_blanking_SHIFT(rev) 0
#define ACPHY_Radarmixed_SC_min_pw_autocor_blanking_MASK(rev)  (0xfff << ACPHY_Radarmixed_SC_min_pw_autocor_blanking_SHIFT(rev))
#define ACPHY_Radarmixed_SC_timeshift_disable_SHIFT(rev)       12
#define ACPHY_Radarmixed_SC_timeshift_disable_MASK(rev)        (0x1 << ACPHY_Radarmixed_SC_timeshift_disable_SHIFT(rev))
#define ACPHY_Radarmixed_SC_autocor_blanking_en_SHIFT(rev)     13
#define ACPHY_Radarmixed_SC_autocor_blanking_en_MASK(rev)      (0x1 << ACPHY_Radarmixed_SC_autocor_blanking_en_SHIFT(rev))
#define ACPHY_Radarmixed_SC_fm_alt_en_SHIFT(rev)               14
#define ACPHY_Radarmixed_SC_fm_alt_en_MASK(rev)                (0x1 << ACPHY_Radarmixed_SC_fm_alt_en_SHIFT(rev))
#define ACPHY_Radarmixed_SC_mode_percorecontrol_SHIFT(rev)     15
#define ACPHY_Radarmixed_SC_mode_percorecontrol_MASK(rev)      (0x1 << ACPHY_Radarmixed_SC_mode_percorecontrol_SHIFT(rev))

/* Register ACPHY_RadarSubBandConfig1_SC */
#define ACPHY_RadarSubBandConfig1_SC(rev)                                      (ACREV_GE(rev,40) ? 0x1179 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1179 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1179 : INVALID_ADDRESS)))))
#define ACPHY_RadarSubBandConfig1_SC_f_carr_est_en_SHIFT(rev)                  0
#define ACPHY_RadarSubBandConfig1_SC_f_carr_est_en_MASK(rev)                   (0x1 << ACPHY_RadarSubBandConfig1_SC_f_carr_est_en_SHIFT(rev))
#define ACPHY_RadarSubBandConfig1_SC_bypass_iir2_en_SHIFT(rev)                 1
#define ACPHY_RadarSubBandConfig1_SC_bypass_iir2_en_MASK(rev)                  (0x1 << ACPHY_RadarSubBandConfig1_SC_bypass_iir2_en_SHIFT(rev))
#define ACPHY_RadarSubBandConfig1_SC_missed_most_of_pulse_thresh_ratio_SHIFT(rev) 2
#define ACPHY_RadarSubBandConfig1_SC_missed_most_of_pulse_thresh_ratio_MASK(rev) (0x3 << ACPHY_RadarSubBandConfig1_SC_missed_most_of_pulse_thresh_ratio_SHIFT(rev))
#define ACPHY_RadarSubBandConfig1_SC_est_too_short_thresh_ratio_SHIFT(rev)     4
#define ACPHY_RadarSubBandConfig1_SC_est_too_short_thresh_ratio_MASK(rev)      (0x3 << ACPHY_RadarSubBandConfig1_SC_est_too_short_thresh_ratio_SHIFT(rev))
#define ACPHY_RadarSubBandConfig1_SC_single_pulse_thresh_us_SHIFT(rev)         6
#define ACPHY_RadarSubBandConfig1_SC_single_pulse_thresh_us_MASK(rev)          (0x3 << ACPHY_RadarSubBandConfig1_SC_single_pulse_thresh_us_SHIFT(rev))
#define ACPHY_RadarSubBandConfig1_SC_close_to_DC_thresh_SHIFT(rev)             8
#define ACPHY_RadarSubBandConfig1_SC_close_to_DC_thresh_MASK(rev)              (ACREV_GE(rev,33) ? (0x1f << ACPHY_RadarSubBandConfig1_SC_close_to_DC_thresh_SHIFT(rev)) : (0xf << ACPHY_RadarSubBandConfig1_SC_close_to_DC_thresh_SHIFT(rev)))

/* Register ACPHY_RadarSubBandConfig2_SC */
#define ACPHY_RadarSubBandConfig2_SC(rev)                               (ACREV_GE(rev,40) ? 0x117a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x117a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x117a : INVALID_ADDRESS)))))
#define ACPHY_RadarSubBandConfig2_SC_stat_thresh_SHIFT(rev)             0
#define ACPHY_RadarSubBandConfig2_SC_stat_thresh_MASK(rev)              (0x1f << ACPHY_RadarSubBandConfig2_SC_stat_thresh_SHIFT(rev))
#define ACPHY_RadarSubBandConfig2_SC_stat_thresh_close_DC_SHIFT(rev)    5
#define ACPHY_RadarSubBandConfig2_SC_stat_thresh_close_DC_MASK(rev)     (0x3f << ACPHY_RadarSubBandConfig2_SC_stat_thresh_close_DC_SHIFT(rev))
#define ACPHY_RadarSubBandConfig2_SC_phase_est_stable_thresh_SHIFT(rev) 11
#define ACPHY_RadarSubBandConfig2_SC_phase_est_stable_thresh_MASK(rev)  (0xf << ACPHY_RadarSubBandConfig2_SC_phase_est_stable_thresh_SHIFT(rev))

/* Register ACPHY_RadarSubBandConfig3_SC */
#define ACPHY_RadarSubBandConfig3_SC(rev)                                 (ACREV_GE(rev,40) ? 0x117b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x117b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x117b : INVALID_ADDRESS)))))
#define ACPHY_RadarSubBandConfig3_SC_phase_jump_thresh_SHIFT(rev)         0
#define ACPHY_RadarSubBandConfig3_SC_phase_jump_thresh_MASK(rev)          (0xf << ACPHY_RadarSubBandConfig3_SC_phase_jump_thresh_SHIFT(rev))
#define ACPHY_RadarSubBandConfig3_SC_time4_bound_for_jump_indx_SHIFT(rev) 4
#define ACPHY_RadarSubBandConfig3_SC_time4_bound_for_jump_indx_MASK(rev)  (0x3 << ACPHY_RadarSubBandConfig3_SC_time4_bound_for_jump_indx_SHIFT(rev))
#define ACPHY_RadarSubBandConfig3_SC_jump_point_indx_start_SHIFT(rev)     6
#define ACPHY_RadarSubBandConfig3_SC_jump_point_indx_start_MASK(rev)      (0x3 << ACPHY_RadarSubBandConfig3_SC_jump_point_indx_start_SHIFT(rev))
#define ACPHY_RadarSubBandConfig3_SC_multi_jump_det_en_SHIFT(rev)         8
#define ACPHY_RadarSubBandConfig3_SC_multi_jump_det_en_MASK(rev)          (0x1 << ACPHY_RadarSubBandConfig3_SC_multi_jump_det_en_SHIFT(rev))
#define ACPHY_RadarSubBandConfig3_SC_phase_jump_cnt_ratio_SHIFT(rev)      9
#define ACPHY_RadarSubBandConfig3_SC_phase_jump_cnt_ratio_MASK(rev)       (0xf << ACPHY_RadarSubBandConfig3_SC_phase_jump_cnt_ratio_SHIFT(rev))
#define ACPHY_RadarSubBandConfig3_SC_fake_jump_det_en_SHIFT(rev)          13
#define ACPHY_RadarSubBandConfig3_SC_fake_jump_det_en_MASK(rev)           (0x1 << ACPHY_RadarSubBandConfig3_SC_fake_jump_det_en_SHIFT(rev))

/* Register ACPHY_RadarSubBandConfig4_SC */
#define ACPHY_RadarSubBandConfig4_SC(rev)                               (ACREV_GE(rev,40) ? 0x117c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x117c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x117c : INVALID_ADDRESS)))))
#define ACPHY_RadarSubBandConfig4_SC_pos_bandedge_det_en_SHIFT(rev)     0
#define ACPHY_RadarSubBandConfig4_SC_pos_bandedge_det_en_MASK(rev)      (0x1 << ACPHY_RadarSubBandConfig4_SC_pos_bandedge_det_en_SHIFT(rev))
#define ACPHY_RadarSubBandConfig4_SC_pos_bandedge_phase_th_SHIFT(rev)   1
#define ACPHY_RadarSubBandConfig4_SC_pos_bandedge_phase_th_MASK(rev)    (0xf << ACPHY_RadarSubBandConfig4_SC_pos_bandedge_phase_th_SHIFT(rev))
#define ACPHY_RadarSubBandConfig4_SC_pos_bandedge_time4_th_SHIFT(rev)   5
#define ACPHY_RadarSubBandConfig4_SC_pos_bandedge_time4_th_MASK(rev)    (0xf << ACPHY_RadarSubBandConfig4_SC_pos_bandedge_time4_th_SHIFT(rev))
#define ACPHY_RadarSubBandConfig4_SC_pos_bandedge_th01_scale_SHIFT(rev) 9
#define ACPHY_RadarSubBandConfig4_SC_pos_bandedge_th01_scale_MASK(rev)  (0xf << ACPHY_RadarSubBandConfig4_SC_pos_bandedge_th01_scale_SHIFT(rev))

/* Register ACPHY_RadarSubBandConfig5_SC */
#define ACPHY_RadarSubBandConfig5_SC(rev)                             (ACREV_GE(rev,40) ? 0x117d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x117d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x117d : INVALID_ADDRESS)))))
#define ACPHY_RadarSubBandConfig5_SC_fifo_sel_SHIFT(rev)              0
#define ACPHY_RadarSubBandConfig5_SC_fifo_sel_MASK(rev)               (0x1 << ACPHY_RadarSubBandConfig5_SC_fifo_sel_SHIFT(rev))
#define ACPHY_RadarSubBandConfig5_SC_not_radar_pw_thresh_SHIFT(rev)   1
#define ACPHY_RadarSubBandConfig5_SC_not_radar_pw_thresh_MASK(rev)    (0x7 << ACPHY_RadarSubBandConfig5_SC_not_radar_pw_thresh_SHIFT(rev))
#define ACPHY_RadarSubBandConfig5_SC_not_radar_stat_thresh_SHIFT(rev) 4
#define ACPHY_RadarSubBandConfig5_SC_not_radar_stat_thresh_MASK(rev)  (0x3f << ACPHY_RadarSubBandConfig5_SC_not_radar_stat_thresh_SHIFT(rev))
#define ACPHY_RadarSubBandConfig5_SC_not_radar_thresh_SHIFT(rev)      10
#define ACPHY_RadarSubBandConfig5_SC_not_radar_thresh_MASK(rev)       (0x7 << ACPHY_RadarSubBandConfig5_SC_not_radar_thresh_SHIFT(rev))

/* Register ACPHY_RadarDetectConfig3_SC */
#define ACPHY_RadarDetectConfig3_SC(rev)                        (ACREV_GE(rev,40) ? 0x117e : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x117e : INVALID_ADDRESS)))
#define ACPHY_RadarDetectConfig3_SC_scan_mode_SHIFT(rev)        0
#define ACPHY_RadarDetectConfig3_SC_scan_mode_MASK(rev)         (0x1 << ACPHY_RadarDetectConfig3_SC_scan_mode_SHIFT(rev))
#define ACPHY_RadarDetectConfig3_SC_scan_core_sel_SHIFT(rev)    1
#define ACPHY_RadarDetectConfig3_SC_scan_core_sel_MASK(rev)     (0x3 << ACPHY_RadarDetectConfig3_SC_scan_core_sel_SHIFT(rev))
#define ACPHY_RadarDetectConfig3_SC_gain_override_en_SHIFT(rev) 3
#define ACPHY_RadarDetectConfig3_SC_gain_override_en_MASK(rev)  (0x1 << ACPHY_RadarDetectConfig3_SC_gain_override_en_SHIFT(rev))
#define ACPHY_RadarDetectConfig3_SC_sat_gain_th_SHIFT(rev)      4
#define ACPHY_RadarDetectConfig3_SC_sat_gain_th_MASK(rev)       (0xf << ACPHY_RadarDetectConfig3_SC_sat_gain_th_SHIFT(rev))
#define ACPHY_RadarDetectConfig3_SC_sat_pwr_th_SHIFT(rev)       8
#define ACPHY_RadarDetectConfig3_SC_sat_pwr_th_MASK(rev)        (0x7 << ACPHY_RadarDetectConfig3_SC_sat_pwr_th_SHIFT(rev))
#define ACPHY_RadarDetectConfig3_SC_sat_inst_pwr_th_SHIFT(rev)  11
#define ACPHY_RadarDetectConfig3_SC_sat_inst_pwr_th_MASK(rev)   (0x1f << ACPHY_RadarDetectConfig3_SC_sat_inst_pwr_th_SHIFT(rev))

/* Register ACPHY_RadarGainOverride_SC */
#define ACPHY_RadarGainOverride_SC(rev)                         (ACREV_GE(rev,40) ? 0x117f : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x117f : INVALID_ADDRESS)))
#define ACPHY_RadarGainOverride_SC_gain_override_val_SHIFT(rev) 0
#define ACPHY_RadarGainOverride_SC_gain_override_val_MASK(rev)  (0x1ff << ACPHY_RadarGainOverride_SC_gain_override_val_SHIFT(rev))
#define ACPHY_RadarGainOverride_SC_loss_override_val_SHIFT(rev) 9
#define ACPHY_RadarGainOverride_SC_loss_override_val_MASK(rev)  (0x7f << ACPHY_RadarGainOverride_SC_loss_override_val_SHIFT(rev))

/* Register ACPHY_TXSpatMapper6 */
#define ACPHY_TXSpatMapper6(rev)                  (ACREV_GE(rev,40) ? 0x11b0 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x11b0 : INVALID_ADDRESS)))
#define ACPHY_TXSpatMapper6_spatmapR00_SHIFT(rev) 0
#define ACPHY_TXSpatMapper6_spatmapR00_MASK(rev)  (0xff << ACPHY_TXSpatMapper6_spatmapR00_SHIFT(rev))
#define ACPHY_TXSpatMapper6_spatmapR01_SHIFT(rev) 8
#define ACPHY_TXSpatMapper6_spatmapR01_MASK(rev)  (0xff << ACPHY_TXSpatMapper6_spatmapR01_SHIFT(rev))

/* Register ACPHY_TXSpatMapper7 */
#define ACPHY_TXSpatMapper7(rev)                  (ACREV_GE(rev,40) ? 0x11b1 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x11b1 : INVALID_ADDRESS)))
#define ACPHY_TXSpatMapper7_spatmapR02_SHIFT(rev) 0
#define ACPHY_TXSpatMapper7_spatmapR02_MASK(rev)  (0xff << ACPHY_TXSpatMapper7_spatmapR02_SHIFT(rev))
#define ACPHY_TXSpatMapper7_spatmapR10_SHIFT(rev) 8
#define ACPHY_TXSpatMapper7_spatmapR10_MASK(rev)  (0xff << ACPHY_TXSpatMapper7_spatmapR10_SHIFT(rev))

/* Register ACPHY_TXSpatMapper8 */
#define ACPHY_TXSpatMapper8(rev)                  (ACREV_GE(rev,40) ? 0x11b2 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x11b2 : INVALID_ADDRESS)))
#define ACPHY_TXSpatMapper8_spatmapR11_SHIFT(rev) 0
#define ACPHY_TXSpatMapper8_spatmapR11_MASK(rev)  (0xff << ACPHY_TXSpatMapper8_spatmapR11_SHIFT(rev))
#define ACPHY_TXSpatMapper8_spatmapR12_SHIFT(rev) 8
#define ACPHY_TXSpatMapper8_spatmapR12_MASK(rev)  (0xff << ACPHY_TXSpatMapper8_spatmapR12_SHIFT(rev))

/* Register ACPHY_TXSpatMapper9 */
#define ACPHY_TXSpatMapper9(rev)                  (ACREV_GE(rev,40) ? 0x11b3 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x11b3 : INVALID_ADDRESS)))
#define ACPHY_TXSpatMapper9_spatmapR20_SHIFT(rev) 0
#define ACPHY_TXSpatMapper9_spatmapR20_MASK(rev)  (0xff << ACPHY_TXSpatMapper9_spatmapR20_SHIFT(rev))
#define ACPHY_TXSpatMapper9_spatmapR21_SHIFT(rev) 8
#define ACPHY_TXSpatMapper9_spatmapR21_MASK(rev)  (0xff << ACPHY_TXSpatMapper9_spatmapR21_SHIFT(rev))

/* Register ACPHY_TXSpatMapper10 */
#define ACPHY_TXSpatMapper10(rev)                  (ACREV_GE(rev,40) ? 0x11b4 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x11b4 : INVALID_ADDRESS)))
#define ACPHY_TXSpatMapper10_spatmapR22_SHIFT(rev) 0
#define ACPHY_TXSpatMapper10_spatmapR22_MASK(rev)  (0xff << ACPHY_TXSpatMapper10_spatmapR22_SHIFT(rev))
#define ACPHY_TXSpatMapper10_spatmapR30_SHIFT(rev) 8
#define ACPHY_TXSpatMapper10_spatmapR30_MASK(rev)  (0xff << ACPHY_TXSpatMapper10_spatmapR30_SHIFT(rev))

/* Register ACPHY_TXSpatMapper11 */
#define ACPHY_TXSpatMapper11(rev)                  (ACREV_GE(rev,40) ? 0x11b5 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x11b5 : INVALID_ADDRESS)))
#define ACPHY_TXSpatMapper11_spatmapR31_SHIFT(rev) 0
#define ACPHY_TXSpatMapper11_spatmapR31_MASK(rev)  (0xff << ACPHY_TXSpatMapper11_spatmapR31_SHIFT(rev))
#define ACPHY_TXSpatMapper11_spatmapR32_SHIFT(rev) 8
#define ACPHY_TXSpatMapper11_spatmapR32_MASK(rev)  (0xff << ACPHY_TXSpatMapper11_spatmapR32_SHIFT(rev))

/* Register ACPHY_TXSpatMapper12 */
#define ACPHY_TXSpatMapper12(rev)                  (ACREV_GE(rev,40) ? 0x11b6 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x11b6 : INVALID_ADDRESS)))
#define ACPHY_TXSpatMapper12_spatmapP00_SHIFT(rev) 0
#define ACPHY_TXSpatMapper12_spatmapP00_MASK(rev)  (0xff << ACPHY_TXSpatMapper12_spatmapP00_SHIFT(rev))
#define ACPHY_TXSpatMapper12_spatmapP01_SHIFT(rev) 8
#define ACPHY_TXSpatMapper12_spatmapP01_MASK(rev)  (0xff << ACPHY_TXSpatMapper12_spatmapP01_SHIFT(rev))

/* Register ACPHY_TXSpatMapper13 */
#define ACPHY_TXSpatMapper13(rev)                  (ACREV_GE(rev,40) ? 0x11b7 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x11b7 : INVALID_ADDRESS)))
#define ACPHY_TXSpatMapper13_spatmapP10_SHIFT(rev) 0
#define ACPHY_TXSpatMapper13_spatmapP10_MASK(rev)  (0xff << ACPHY_TXSpatMapper13_spatmapP10_SHIFT(rev))
#define ACPHY_TXSpatMapper13_spatmapP11_SHIFT(rev) 8
#define ACPHY_TXSpatMapper13_spatmapP11_MASK(rev)  (0xff << ACPHY_TXSpatMapper13_spatmapP11_SHIFT(rev))

/* Register ACPHY_TXSpatMapper14 */
#define ACPHY_TXSpatMapper14(rev)                  (ACREV_GE(rev,40) ? 0x11b8 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x11b8 : INVALID_ADDRESS)))
#define ACPHY_TXSpatMapper14_spatmapP20_SHIFT(rev) 0
#define ACPHY_TXSpatMapper14_spatmapP20_MASK(rev)  (0xff << ACPHY_TXSpatMapper14_spatmapP20_SHIFT(rev))
#define ACPHY_TXSpatMapper14_spatmapP21_SHIFT(rev) 8
#define ACPHY_TXSpatMapper14_spatmapP21_MASK(rev)  (0xff << ACPHY_TXSpatMapper14_spatmapP21_SHIFT(rev))

/* Register ACPHY_TXSpatMapper15 */
#define ACPHY_TXSpatMapper15(rev)                  (ACREV_GE(rev,40) ? 0x11b9 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x11b9 : INVALID_ADDRESS)))
#define ACPHY_TXSpatMapper15_spatmapP30_SHIFT(rev) 0
#define ACPHY_TXSpatMapper15_spatmapP30_MASK(rev)  (0xff << ACPHY_TXSpatMapper15_spatmapP30_SHIFT(rev))
#define ACPHY_TXSpatMapper15_spatmapP31_SHIFT(rev) 8
#define ACPHY_TXSpatMapper15_spatmapP31_MASK(rev)  (0xff << ACPHY_TXSpatMapper15_spatmapP31_SHIFT(rev))

/* Register ACPHY_Tx11agplcpDelay */
#define ACPHY_Tx11agplcpDelay(rev)                     (ACREV_GE(rev,40) ? 0x11c0 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x11c0 : INVALID_ADDRESS)))
#define ACPHY_Tx11agplcpDelay_plcpdelay11ag_SHIFT(rev) 0
#define ACPHY_Tx11agplcpDelay_plcpdelay11ag_MASK(rev)  (0x7ff << ACPHY_Tx11agplcpDelay_plcpdelay11ag_SHIFT(rev))

/* Register ACPHY_Tx11nplcpDelay */
#define ACPHY_Tx11nplcpDelay(rev)                    (ACREV_GE(rev,40) ? 0x11c1 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x11c1 : INVALID_ADDRESS)))
#define ACPHY_Tx11nplcpDelay_plcpdelay11n_SHIFT(rev) 0
#define ACPHY_Tx11nplcpDelay_plcpdelay11n_MASK(rev)  (0x7ff << ACPHY_Tx11nplcpDelay_plcpdelay11n_SHIFT(rev))

/* Register ACPHY_TxvhtnplcpDelay */
#define ACPHY_TxvhtnplcpDelay(rev)                    (ACREV_GE(rev,40) ? 0x11c2 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x11c2 : INVALID_ADDRESS)))
#define ACPHY_TxvhtnplcpDelay_plcpdelayvht_SHIFT(rev) 0
#define ACPHY_TxvhtnplcpDelay_plcpdelayvht_MASK(rev)  (0x7ff << ACPHY_TxvhtnplcpDelay_plcpdelayvht_SHIFT(rev))

/* Register ACPHY_Radar_adc_to_dbm_core1 */
#define ACPHY_Radar_adc_to_dbm_core1(rev)                      (ACREV_GE(rev,40) ? 0x11d0 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x11d0 : INVALID_ADDRESS)))
#define ACPHY_Radar_adc_to_dbm_core1_sat_comp_core1_SHIFT(rev) 11
#define ACPHY_Radar_adc_to_dbm_core1_sat_comp_core1_MASK(rev)  (0xf << ACPHY_Radar_adc_to_dbm_core1_sat_comp_core1_SHIFT(rev))

/* Register ACPHY_RadarSubBandConfig2_core1 */
#define ACPHY_RadarSubBandConfig2_core1(rev)                                   (ACREV_GE(rev,40) ? 0x11d1 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x11d1 : INVALID_ADDRESS)))
#define ACPHY_RadarSubBandConfig2_core1_stat_thresh_core1_SHIFT(rev)           0
#define ACPHY_RadarSubBandConfig2_core1_stat_thresh_core1_MASK(rev)            (0x1f << ACPHY_RadarSubBandConfig2_core1_stat_thresh_core1_SHIFT(rev))
#define ACPHY_RadarSubBandConfig2_core1_stat_thresh_close_DC_core1_SHIFT(rev)  5
#define ACPHY_RadarSubBandConfig2_core1_stat_thresh_close_DC_core1_MASK(rev)   (0x3f << ACPHY_RadarSubBandConfig2_core1_stat_thresh_close_DC_core1_SHIFT(rev))
#define ACPHY_RadarSubBandConfig2_core1_phase_est_stable_thresh_core1_SHIFT(rev) 11
#define ACPHY_RadarSubBandConfig2_core1_phase_est_stable_thresh_core1_MASK(rev) (0xf << ACPHY_RadarSubBandConfig2_core1_phase_est_stable_thresh_core1_SHIFT(rev))

/* Register ACPHY_RadarDetectConfig3_core1 */
#define ACPHY_RadarDetectConfig3_core1(rev)                             (ACREV_GE(rev,40) ? 0x11d2 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x11d2 : INVALID_ADDRESS)))
#define ACPHY_RadarDetectConfig3_core1_sat_gain_th_core1_SHIFT(rev)     4
#define ACPHY_RadarDetectConfig3_core1_sat_gain_th_core1_MASK(rev)      (0xf << ACPHY_RadarDetectConfig3_core1_sat_gain_th_core1_SHIFT(rev))
#define ACPHY_RadarDetectConfig3_core1_sat_pwr_th_core1_SHIFT(rev)      8
#define ACPHY_RadarDetectConfig3_core1_sat_pwr_th_core1_MASK(rev)       (0x7 << ACPHY_RadarDetectConfig3_core1_sat_pwr_th_core1_SHIFT(rev))
#define ACPHY_RadarDetectConfig3_core1_sat_inst_pwr_th_core1_SHIFT(rev) 11
#define ACPHY_RadarDetectConfig3_core1_sat_inst_pwr_th_core1_MASK(rev)  (0x1f << ACPHY_RadarDetectConfig3_core1_sat_inst_pwr_th_core1_SHIFT(rev))

/* Register ACPHY_RadarBlankCtrl3 */
#define ACPHY_RadarBlankCtrl3(rev)                            (ACREV_GE(rev,40) ? 0x11d3 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x11d3 : INVALID_ADDRESS)))
#define ACPHY_RadarBlankCtrl3_radarSetGainBlankEn_SHIFT(rev)  0
#define ACPHY_RadarBlankCtrl3_radarSetGainBlankEn_MASK(rev)   (0x1 << ACPHY_RadarBlankCtrl3_radarSetGainBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl3_radarFineStrBlankEn_SHIFT(rev)  1
#define ACPHY_RadarBlankCtrl3_radarFineStrBlankEn_MASK(rev)   (0x1 << ACPHY_RadarBlankCtrl3_radarFineStrBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl3_radarNappingBlankEn_SHIFT(rev)  2
#define ACPHY_RadarBlankCtrl3_radarNappingBlankEn_MASK(rev)   (0x1 << ACPHY_RadarBlankCtrl3_radarNappingBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl3_radarPktAbortBlankEn_SHIFT(rev) 3
#define ACPHY_RadarBlankCtrl3_radarPktAbortBlankEn_MASK(rev)  (0x1 << ACPHY_RadarBlankCtrl3_radarPktAbortBlankEn_SHIFT(rev))

/* Register ACPHY_RadarBlankCtrl3_SC */
#define ACPHY_RadarBlankCtrl3_SC(rev)                            (ACREV_GE(rev,40) ? 0x11d4 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x11d4 : INVALID_ADDRESS)))
#define ACPHY_RadarBlankCtrl3_SC_radarSetGainBlankEn_SHIFT(rev)  0
#define ACPHY_RadarBlankCtrl3_SC_radarSetGainBlankEn_MASK(rev)   (0x1 << ACPHY_RadarBlankCtrl3_SC_radarSetGainBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl3_SC_radarFineStrBlankEn_SHIFT(rev)  1
#define ACPHY_RadarBlankCtrl3_SC_radarFineStrBlankEn_MASK(rev)   (0x1 << ACPHY_RadarBlankCtrl3_SC_radarFineStrBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl3_SC_radarNappingBlankEn_SHIFT(rev)  2
#define ACPHY_RadarBlankCtrl3_SC_radarNappingBlankEn_MASK(rev)   (0x1 << ACPHY_RadarBlankCtrl3_SC_radarNappingBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl3_SC_radarPktAbortBlankEn_SHIFT(rev) 3
#define ACPHY_RadarBlankCtrl3_SC_radarPktAbortBlankEn_MASK(rev)  (0x1 << ACPHY_RadarBlankCtrl3_SC_radarPktAbortBlankEn_SHIFT(rev))

/* Register ACPHY_RadarStateTimeout */
#define ACPHY_RadarStateTimeout(rev)                        (ACREV_GE(rev,40) ? 0x11d5 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x11d5 : INVALID_ADDRESS)))
#define ACPHY_RadarStateTimeout_state_timeout_SHIFT(rev)    0
#define ACPHY_RadarStateTimeout_state_timeout_MASK(rev)     (0x3fff << ACPHY_RadarStateTimeout_state_timeout_SHIFT(rev))
#define ACPHY_RadarStateTimeout_state_timeout_en_SHIFT(rev) 14
#define ACPHY_RadarStateTimeout_state_timeout_en_MASK(rev)  (0x1 << ACPHY_RadarStateTimeout_state_timeout_en_SHIFT(rev))

/* Register ACPHY_RadarStateTimeout_SC */
#define ACPHY_RadarStateTimeout_SC(rev)                        (ACREV_GE(rev,40) ? 0x11d6 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x11d6 : INVALID_ADDRESS)))
#define ACPHY_RadarStateTimeout_SC_state_timeout_SHIFT(rev)    0
#define ACPHY_RadarStateTimeout_SC_state_timeout_MASK(rev)     (0x3fff << ACPHY_RadarStateTimeout_SC_state_timeout_SHIFT(rev))
#define ACPHY_RadarStateTimeout_SC_state_timeout_en_SHIFT(rev) 14
#define ACPHY_RadarStateTimeout_SC_state_timeout_en_MASK(rev)  (0x1 << ACPHY_RadarStateTimeout_SC_state_timeout_en_SHIFT(rev))

/* Register ACPHY_TableBasedAGCcntrlC */
#define ACPHY_TableBasedAGCcntrlC(rev)                                (ACREV_GE(rev,40) ? 0x11e2 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x11e2 : (ACREV_GE(rev,32) ? 0x36a : INVALID_ADDRESS))))
#define ACPHY_TableBasedAGCcntrlC_OFDM_tbl_idx_offsetbw80_SHIFT(rev)  0
#define ACPHY_TableBasedAGCcntrlC_OFDM_tbl_idx_offsetbw80_MASK(rev)   (0xff << ACPHY_TableBasedAGCcntrlC_OFDM_tbl_idx_offsetbw80_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlC_OFDM_tbl_idx_offsetbw160_SHIFT(rev) 8
#define ACPHY_TableBasedAGCcntrlC_OFDM_tbl_idx_offsetbw160_MASK(rev)  (0xff << ACPHY_TableBasedAGCcntrlC_OFDM_tbl_idx_offsetbw160_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlC_dig_tbl_idx_offset_SHIFT(rev)       0
#define ACPHY_TableBasedAGCcntrlC_dig_tbl_idx_offset_MASK(rev)        (0xff << ACPHY_TableBasedAGCcntrlC_dig_tbl_idx_offset_SHIFT(rev))

/* Register ACPHY_TableBasedAGCcntrlD */
#define ACPHY_TableBasedAGCcntrlD(rev)                                   (ACREV_GE(rev,40) ? 0x11e3 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x11e3 : (ACREV_GE(rev,32) ? 0x36b : INVALID_ADDRESS))))
#define ACPHY_TableBasedAGCcntrlD_OFDM_dig_tbl_idx_offset_SHIFT(rev)     0
#define ACPHY_TableBasedAGCcntrlD_OFDM_dig_tbl_idx_offset_MASK(rev)      (0xff << ACPHY_TableBasedAGCcntrlD_OFDM_dig_tbl_idx_offset_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlD_DSSS_CCK_dig_tbl_idx_offset_SHIFT(rev) 8
#define ACPHY_TableBasedAGCcntrlD_DSSS_CCK_dig_tbl_idx_offset_MASK(rev)  (0xff << ACPHY_TableBasedAGCcntrlD_DSSS_CCK_dig_tbl_idx_offset_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlD_rxpwr_dB_to_ADC_input_dBm_SHIFT(rev)   0
#define ACPHY_TableBasedAGCcntrlD_rxpwr_dB_to_ADC_input_dBm_MASK(rev)    (0xff << ACPHY_TableBasedAGCcntrlD_rxpwr_dB_to_ADC_input_dBm_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlD_var_dB_to_ADC_input_dBm_SHIFT(rev)     8
#define ACPHY_TableBasedAGCcntrlD_var_dB_to_ADC_input_dBm_MASK(rev)      (0xff << ACPHY_TableBasedAGCcntrlD_var_dB_to_ADC_input_dBm_SHIFT(rev))

/* Register ACPHY_TableBasedAGCcntrlE */
#define ACPHY_TableBasedAGCcntrlE(rev)                                   (ACREV_GE(rev,40) ? 0x11e4 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x11e4 : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCcntrlE_OFDM_ana_gain_max_limit_SHIFT(rev)     0
#define ACPHY_TableBasedAGCcntrlE_OFDM_ana_gain_max_limit_MASK(rev)      (0xff << ACPHY_TableBasedAGCcntrlE_OFDM_ana_gain_max_limit_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlE_DSSS_CCK_ana_gain_max_limit_SHIFT(rev) 8
#define ACPHY_TableBasedAGCcntrlE_DSSS_CCK_ana_gain_max_limit_MASK(rev)  (0xff << ACPHY_TableBasedAGCcntrlE_DSSS_CCK_ana_gain_max_limit_SHIFT(rev))

/* Register ACPHY_TableBasedAGCcntrlF */
#define ACPHY_TableBasedAGCcntrlF(rev)                                  (ACREV_GE(rev,40) ? 0x11e5 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x11e5 : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCcntrlF_rxpwr_dB_to_ADC_input_dBm_SHIFT(rev)  0
#define ACPHY_TableBasedAGCcntrlF_rxpwr_dB_to_ADC_input_dBm_MASK(rev)   (0xff << ACPHY_TableBasedAGCcntrlF_rxpwr_dB_to_ADC_input_dBm_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlF_tbl_idx_offset_ht_pkt_gain_SHIFT(rev) 8
#define ACPHY_TableBasedAGCcntrlF_tbl_idx_offset_ht_pkt_gain_MASK(rev)  (0xff << ACPHY_TableBasedAGCcntrlF_tbl_idx_offset_ht_pkt_gain_SHIFT(rev))

/* Register ACPHY_TableBasedAGCcntrlG */
#define ACPHY_TableBasedAGCcntrlG(rev)                               (ACREV_GE(rev,40) ? 0x11e6 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x11e6 : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCcntrlG_OFDM_num_const_entries_SHIFT(rev)  0
#define ACPHY_TableBasedAGCcntrlG_OFDM_num_const_entries_MASK(rev)   (0x7f << ACPHY_TableBasedAGCcntrlG_OFDM_num_const_entries_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlG_OFDM_table_start_offset_SHIFT(rev) 7
#define ACPHY_TableBasedAGCcntrlG_OFDM_table_start_offset_MASK(rev)  (0x7f << ACPHY_TableBasedAGCcntrlG_OFDM_table_start_offset_SHIFT(rev))

/* Register ACPHY_TableBasedAGCcntrlH */
#define ACPHY_TableBasedAGCcntrlH(rev)                                   (ACREV_GE(rev,40) ? 0x11e7 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x11e7 : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCcntrlH_DSSS_CCK_num_const_entries_SHIFT(rev)  0
#define ACPHY_TableBasedAGCcntrlH_DSSS_CCK_num_const_entries_MASK(rev)   (0x7f << ACPHY_TableBasedAGCcntrlH_DSSS_CCK_num_const_entries_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlH_DSSS_CCK_table_start_offset_SHIFT(rev) 7
#define ACPHY_TableBasedAGCcntrlH_DSSS_CCK_table_start_offset_MASK(rev)  (0x7f << ACPHY_TableBasedAGCcntrlH_DSSS_CCK_table_start_offset_SHIFT(rev))

/* Register ACPHY_TableBasedAGCcntrlI */
#define ACPHY_TableBasedAGCcntrlI(rev)                                         (ACREV_GE(rev,40) ? 0x11e8 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x11e8 : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCcntrlI_disable_ana_idx_divby3_SHIFT(rev)            0
#define ACPHY_TableBasedAGCcntrlI_disable_ana_idx_divby3_MASK(rev)             (0x1 << ACPHY_TableBasedAGCcntrlI_disable_ana_idx_divby3_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlI_use_fixed_dig_gaintable_idx_SHIFT(rev)       1
#define ACPHY_TableBasedAGCcntrlI_use_fixed_dig_gaintable_idx_MASK(rev)        (0x1 << ACPHY_TableBasedAGCcntrlI_use_fixed_dig_gaintable_idx_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlI_use_fixed_ana_gaintable_idx_SHIFT(rev)       2
#define ACPHY_TableBasedAGCcntrlI_use_fixed_ana_gaintable_idx_MASK(rev)        (0x1 << ACPHY_TableBasedAGCcntrlI_use_fixed_ana_gaintable_idx_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlI_fixed_ana_gaintable_idx_SHIFT(rev)           3
#define ACPHY_TableBasedAGCcntrlI_fixed_ana_gaintable_idx_MASK(rev)            (0x7f << ACPHY_TableBasedAGCcntrlI_fixed_ana_gaintable_idx_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlI_fixed_dig_gaintable_idx_SHIFT(rev)           10
#define ACPHY_TableBasedAGCcntrlI_fixed_dig_gaintable_idx_MASK(rev)            (0x1f << ACPHY_TableBasedAGCcntrlI_fixed_dig_gaintable_idx_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlI_disable_rssi_based_index_limiting_SHIFT(rev) 15
#define ACPHY_TableBasedAGCcntrlI_disable_rssi_based_index_limiting_MASK(rev)  (0x1 << ACPHY_TableBasedAGCcntrlI_disable_rssi_based_index_limiting_SHIFT(rev))

/* Register ACPHY_TableBasedAGCcntrlJ */
#define ACPHY_TableBasedAGCcntrlJ(rev)                                       (ACREV_GE(rev,40) ? 0x11e9 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x11e9 : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCcntrlJ_div_search_gaintable_idx_offset_SHIFT(rev) 0
#define ACPHY_TableBasedAGCcntrlJ_div_search_gaintable_idx_offset_MASK(rev)  (0xff << ACPHY_TableBasedAGCcntrlJ_div_search_gaintable_idx_offset_SHIFT(rev))

/* Register ACPHY_TableBasedAGCcntrlK */
#define ACPHY_TableBasedAGCcntrlK(rev)                                   (ACREV_GE(rev,40) ? 0x11ea : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x11ea : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCcntrlK_DSSS_CCK_tbl_idx_offsetbw20_SHIFT(rev) 0
#define ACPHY_TableBasedAGCcntrlK_DSSS_CCK_tbl_idx_offsetbw20_MASK(rev)  (0xff << ACPHY_TableBasedAGCcntrlK_DSSS_CCK_tbl_idx_offsetbw20_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlK_DSSS_CCK_tbl_idx_offsetbw40_SHIFT(rev) 8
#define ACPHY_TableBasedAGCcntrlK_DSSS_CCK_tbl_idx_offsetbw40_MASK(rev)  (0xff << ACPHY_TableBasedAGCcntrlK_DSSS_CCK_tbl_idx_offsetbw40_SHIFT(rev))

/* Register ACPHY_TableBasedAGCcntrlL */
#define ACPHY_TableBasedAGCcntrlL(rev)                                    (ACREV_GE(rev,40) ? 0x11eb : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x11eb : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCcntrlL_DSSS_CCK_tbl_idx_offsetbw80_SHIFT(rev)  0
#define ACPHY_TableBasedAGCcntrlL_DSSS_CCK_tbl_idx_offsetbw80_MASK(rev)   (0xff << ACPHY_TableBasedAGCcntrlL_DSSS_CCK_tbl_idx_offsetbw80_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlL_DSSS_CCK_tbl_idx_offsetbw160_SHIFT(rev) 8
#define ACPHY_TableBasedAGCcntrlL_DSSS_CCK_tbl_idx_offsetbw160_MASK(rev)  (0xff << ACPHY_TableBasedAGCcntrlL_DSSS_CCK_tbl_idx_offsetbw160_SHIFT(rev))

/* Register ACPHY_TableBasedAGCcntrlM */
#define ACPHY_TableBasedAGCcntrlM(rev)                                   (ACREV_GE(rev,40) ? 0x11ec : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x11ec : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCcntrlM_LUTAGC_limit_mask_SHIFT(rev)           0
#define ACPHY_TableBasedAGCcntrlM_LUTAGC_limit_mask_MASK(rev)            (0x3 << ACPHY_TableBasedAGCcntrlM_LUTAGC_limit_mask_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlM_disable_rssi_idx_divby3_SHIFT(rev)     2
#define ACPHY_TableBasedAGCcntrlM_disable_rssi_idx_divby3_MASK(rev)      (0x1 << ACPHY_TableBasedAGCcntrlM_disable_rssi_idx_divby3_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlM_LUTAGC_enable_legacy_obss_SHIFT(rev)   3
#define ACPHY_TableBasedAGCcntrlM_LUTAGC_enable_legacy_obss_MASK(rev)    (0x1 << ACPHY_TableBasedAGCcntrlM_LUTAGC_enable_legacy_obss_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlM_LUTAGC_obss_backoff_db_corr_SHIFT(rev) 4
#define ACPHY_TableBasedAGCcntrlM_LUTAGC_obss_backoff_db_corr_MASK(rev)  (0xff << ACPHY_TableBasedAGCcntrlM_LUTAGC_obss_backoff_db_corr_SHIFT(rev))

/* Register ACPHY_TableBasedAGCcntrlN */
#define ACPHY_TableBasedAGCcntrlN(rev)                                      (ACREV_GE(rev,40) ? 0x11ed : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x11ed : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCcntrlN_LUTAGC_postHilbert_subchan_idx_SHIFT(rev) 0
#define ACPHY_TableBasedAGCcntrlN_LUTAGC_postHilbert_subchan_idx_MASK(rev)  (0x7 << ACPHY_TableBasedAGCcntrlN_LUTAGC_postHilbert_subchan_idx_SHIFT(rev))

/* Register ACPHY_TableBasedAGCcntrlO */
#define ACPHY_TableBasedAGCcntrlO(rev)                          (ACREV_GE(rev,40) ? 0x11ee : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x11ee : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCcntrlO_HilbertPwrComp80_3_SHIFT(rev) 0
#define ACPHY_TableBasedAGCcntrlO_HilbertPwrComp80_3_MASK(rev)  (0xff << ACPHY_TableBasedAGCcntrlO_HilbertPwrComp80_3_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlO_HilbertPwrComp80_2_SHIFT(rev) 8
#define ACPHY_TableBasedAGCcntrlO_HilbertPwrComp80_2_MASK(rev)  (0xff << ACPHY_TableBasedAGCcntrlO_HilbertPwrComp80_2_SHIFT(rev))

/* Register ACPHY_TableBasedAGCcntrlP */
#define ACPHY_TableBasedAGCcntrlP(rev)                          (ACREV_GE(rev,40) ? 0x11ef : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x11ef : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCcntrlP_HilbertPwrComp80_1_SHIFT(rev) 0
#define ACPHY_TableBasedAGCcntrlP_HilbertPwrComp80_1_MASK(rev)  (0xff << ACPHY_TableBasedAGCcntrlP_HilbertPwrComp80_1_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlP_HilbertPwrComp80_0_SHIFT(rev) 8
#define ACPHY_TableBasedAGCcntrlP_HilbertPwrComp80_0_MASK(rev)  (0xff << ACPHY_TableBasedAGCcntrlP_HilbertPwrComp80_0_SHIFT(rev))

/* Register ACPHY_TableBasedAGCcntrlQ */
#define ACPHY_TableBasedAGCcntrlQ(rev)                          (ACREV_GE(rev,40) ? 0x11f0 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x11f0 : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCcntrlQ_HilbertPwrComp40_1_SHIFT(rev) 0
#define ACPHY_TableBasedAGCcntrlQ_HilbertPwrComp40_1_MASK(rev)  (0xff << ACPHY_TableBasedAGCcntrlQ_HilbertPwrComp40_1_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlQ_HilbertPwrComp40_0_SHIFT(rev) 8
#define ACPHY_TableBasedAGCcntrlQ_HilbertPwrComp40_0_MASK(rev)  (0xff << ACPHY_TableBasedAGCcntrlQ_HilbertPwrComp40_0_SHIFT(rev))

/* Register ACPHY_TableBasedAGCcntrlR */
#define ACPHY_TableBasedAGCcntrlR(rev)                        (ACREV_GE(rev,40) ? 0x11f1 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x11f1 : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCcntrlR_HilbertPwrComp20_SHIFT(rev) 0
#define ACPHY_TableBasedAGCcntrlR_HilbertPwrComp20_MASK(rev)  (0xff << ACPHY_TableBasedAGCcntrlR_HilbertPwrComp20_SHIFT(rev))

/* Register ACPHY_TableBasedAGCcntrlG_aci */
#define ACPHY_TableBasedAGCcntrlG_aci(rev)                                   (ACREV_GE(rev,40) ? 0x11f2 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x11f2 : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCcntrlG_aci_OFDM_num_const_entries_aci_SHIFT(rev)  0
#define ACPHY_TableBasedAGCcntrlG_aci_OFDM_num_const_entries_aci_MASK(rev)   (0x7f << ACPHY_TableBasedAGCcntrlG_aci_OFDM_num_const_entries_aci_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlG_aci_OFDM_table_start_offset_aci_SHIFT(rev) 7
#define ACPHY_TableBasedAGCcntrlG_aci_OFDM_table_start_offset_aci_MASK(rev)  (0x7f << ACPHY_TableBasedAGCcntrlG_aci_OFDM_table_start_offset_aci_SHIFT(rev))

/* Register ACPHY_TableBasedAGCcntrlE_aci */
#define ACPHY_TableBasedAGCcntrlE_aci(rev)                                     (ACREV_GE(rev,40) ? 0x11f3 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x11f3 : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCcntrlE_aci_OFDM_ana_gain_max_limit_aci_SHIFT(rev)   0
#define ACPHY_TableBasedAGCcntrlE_aci_OFDM_ana_gain_max_limit_aci_MASK(rev)    (0xff << ACPHY_TableBasedAGCcntrlE_aci_OFDM_ana_gain_max_limit_aci_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlE_aci_DSSS_CCK_ana_gain_max_limit_aci_SHIFT(rev) 8
#define ACPHY_TableBasedAGCcntrlE_aci_DSSS_CCK_ana_gain_max_limit_aci_MASK(rev) (0xff << ACPHY_TableBasedAGCcntrlE_aci_DSSS_CCK_ana_gain_max_limit_aci_SHIFT(rev))

/* Register ACPHY_TableBasedAGCcntrlH_aci */
#define ACPHY_TableBasedAGCcntrlH_aci(rev)                                     (ACREV_GE(rev,40) ? 0x11f4 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x11f4 : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCcntrlH_aci_DSSS_CCK_num_const_entries_aci_SHIFT(rev) 0
#define ACPHY_TableBasedAGCcntrlH_aci_DSSS_CCK_num_const_entries_aci_MASK(rev) (0x7f << ACPHY_TableBasedAGCcntrlH_aci_DSSS_CCK_num_const_entries_aci_SHIFT(rev))
#define ACPHY_TableBasedAGCcntrlH_aci_DSSS_CCK_table_start_offset_aci_SHIFT(rev) 7
#define ACPHY_TableBasedAGCcntrlH_aci_DSSS_CCK_table_start_offset_aci_MASK(rev) (0x7f << ACPHY_TableBasedAGCcntrlH_aci_DSSS_CCK_table_start_offset_aci_SHIFT(rev))

/* Register ACPHY_AuxTableID */
#define ACPHY_AuxTableID(rev)             (ACREV_GE(rev,40) ? 0x1200 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1200 : INVALID_ADDRESS)))
#define ACPHY_AuxTableID_Table_SHIFT(rev) 0
#define ACPHY_AuxTableID_Table_MASK(rev)  (ACREV_GE(rev,33) ? (0x1ff << ACPHY_AuxTableID_Table_SHIFT(rev)) : (0xff << ACPHY_AuxTableID_Table_SHIFT(rev)))

/* Register ACPHY_AuxTableOffset */
#define ACPHY_AuxTableOffset(rev)              (ACREV_GE(rev,40) ? 0x1201 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1201 : INVALID_ADDRESS)))
#define ACPHY_AuxTableOffset_Offset_SHIFT(rev) 0
#define ACPHY_AuxTableOffset_Offset_MASK(rev)  (0xffff << ACPHY_AuxTableOffset_Offset_SHIFT(rev))

/* Register ACPHY_AuxTableDataLo */
#define ACPHY_AuxTableDataLo(rev)                      (ACREV_GE(rev,40) ? 0x1202 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1202 : INVALID_ADDRESS)))
#define ACPHY_AuxTableDataLo_AuxTableDataLo_SHIFT(rev) 0
#define ACPHY_AuxTableDataLo_AuxTableDataLo_MASK(rev)  (0xffff << ACPHY_AuxTableDataLo_AuxTableDataLo_SHIFT(rev))

/* Register ACPHY_AuxTableDataHi */
#define ACPHY_AuxTableDataHi(rev)                      (ACREV_GE(rev,40) ? 0x1203 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1203 : INVALID_ADDRESS)))
#define ACPHY_AuxTableDataHi_AuxTableDataHi_SHIFT(rev) 0
#define ACPHY_AuxTableDataHi_AuxTableDataHi_MASK(rev)  (0xffff << ACPHY_AuxTableDataHi_AuxTableDataHi_SHIFT(rev))

/* Register ACPHY_AuxTableDataWide */
#define ACPHY_AuxTableDataWide(rev)                        (ACREV_GE(rev,40) ? 0x1204 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1204 : INVALID_ADDRESS)))
#define ACPHY_AuxTableDataWide_AuxTableDataWide_SHIFT(rev) 0
#define ACPHY_AuxTableDataWide_AuxTableDataWide_MASK(rev)  (0xffff << ACPHY_AuxTableDataWide_AuxTableDataWide_SHIFT(rev))

/* Register ACPHY_hrp_save_restore */
#define ACPHY_hrp_save_restore(rev)                         (ACREV_GE(rev,40) ? 0x1220 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1220 : INVALID_ADDRESS)))
#define ACPHY_hrp_save_restore_hrp_save_SHIFT(rev)          0
#define ACPHY_hrp_save_restore_hrp_save_MASK(rev)           (0x1 << ACPHY_hrp_save_restore_hrp_save_SHIFT(rev))
#define ACPHY_hrp_save_restore_hrp_restore_SHIFT(rev)       1
#define ACPHY_hrp_save_restore_hrp_restore_MASK(rev)        (0x1 << ACPHY_hrp_save_restore_hrp_restore_SHIFT(rev))
#define ACPHY_hrp_save_restore_restore_timeout_SHIFT(rev)   2
#define ACPHY_hrp_save_restore_restore_timeout_MASK(rev)    (0x1 << ACPHY_hrp_save_restore_restore_timeout_SHIFT(rev))
#define ACPHY_hrp_save_restore_save_timeout_SHIFT(rev)      3
#define ACPHY_hrp_save_restore_save_timeout_MASK(rev)       (0x1 << ACPHY_hrp_save_restore_save_timeout_SHIFT(rev))
#define ACPHY_hrp_save_restore_flush_fcbsmem_SHIFT(rev)     4
#define ACPHY_hrp_save_restore_flush_fcbsmem_MASK(rev)      (0x1 << ACPHY_hrp_save_restore_flush_fcbsmem_SHIFT(rev))
#define ACPHY_hrp_save_restore_channel_index_SHIFT(rev)     5
#define ACPHY_hrp_save_restore_channel_index_MASK(rev)      (0x3 << ACPHY_hrp_save_restore_channel_index_SHIFT(rev))
#define ACPHY_hrp_save_restore_hrp_table_save_SHIFT(rev)    7
#define ACPHY_hrp_save_restore_hrp_table_save_MASK(rev)     (0x1 << ACPHY_hrp_save_restore_hrp_table_save_SHIFT(rev))
#define ACPHY_hrp_save_restore_hrp_table_restore_SHIFT(rev) 8
#define ACPHY_hrp_save_restore_hrp_table_restore_MASK(rev)  (0x1 << ACPHY_hrp_save_restore_hrp_table_restore_SHIFT(rev))
#define ACPHY_hrp_save_restore_par_soft_reset_SHIFT(rev)    9
#define ACPHY_hrp_save_restore_par_soft_reset_MASK(rev)     (0x1 << ACPHY_hrp_save_restore_par_soft_reset_SHIFT(rev))
#define ACPHY_hrp_save_restore_par_clk_en_SHIFT(rev)        10
#define ACPHY_hrp_save_restore_par_clk_en_MASK(rev)         (0x1 << ACPHY_hrp_save_restore_par_clk_en_SHIFT(rev))

/* Register ACPHY_hrp_save_status */
#define ACPHY_hrp_save_status(rev)                      (ACREV_GE(rev,40) ? 0x1221 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1221 : INVALID_ADDRESS)))
#define ACPHY_hrp_save_status_wr_ovfl_ch0_SHIFT(rev)    0
#define ACPHY_hrp_save_status_wr_ovfl_ch0_MASK(rev)     (0x1 << ACPHY_hrp_save_status_wr_ovfl_ch0_SHIFT(rev))
#define ACPHY_hrp_save_status_mem_inuse_SHIFT(rev)      1
#define ACPHY_hrp_save_status_mem_inuse_MASK(rev)       (0x1 << ACPHY_hrp_save_status_mem_inuse_SHIFT(rev))
#define ACPHY_hrp_save_status_restore_hung_SHIFT(rev)   2
#define ACPHY_hrp_save_status_restore_hung_MASK(rev)    (0x1 << ACPHY_hrp_save_status_restore_hung_SHIFT(rev))
#define ACPHY_hrp_save_status_hrp_sr_broken_SHIFT(rev)  3
#define ACPHY_hrp_save_status_hrp_sr_broken_MASK(rev)   (0x1 << ACPHY_hrp_save_status_hrp_sr_broken_SHIFT(rev))
#define ACPHY_hrp_save_status_mem_depth_used_SHIFT(rev) 4
#define ACPHY_hrp_save_status_mem_depth_used_MASK(rev)  (0x3f << ACPHY_hrp_save_status_mem_depth_used_SHIFT(rev))
#define ACPHY_hrp_save_status_hrp_sr_state_SHIFT(rev)   10
#define ACPHY_hrp_save_status_hrp_sr_state_MASK(rev)    (ACREV_GE(rev,40) ? (0xf << ACPHY_hrp_save_status_hrp_sr_state_SHIFT(rev)) : (0x7 << ACPHY_hrp_save_status_hrp_sr_state_SHIFT(rev)))
#define ACPHY_hrp_save_status_wr_ovfl_ch1_SHIFT(rev)    14
#define ACPHY_hrp_save_status_wr_ovfl_ch1_MASK(rev)     (0x1 << ACPHY_hrp_save_status_wr_ovfl_ch1_SHIFT(rev))
#define ACPHY_hrp_save_status_wr_ovfl_SHIFT(rev)        0
#define ACPHY_hrp_save_status_wr_ovfl_MASK(rev)         (0x1 << ACPHY_hrp_save_status_wr_ovfl_SHIFT(rev))

/* Register ACPHY_hrp_restore_timeout */
#define ACPHY_hrp_restore_timeout(rev)                           (ACREV_GE(rev,40) ? 0x1222 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1222 : INVALID_ADDRESS)))
#define ACPHY_hrp_restore_timeout_restore_timeout_cnt_SHIFT(rev) 0
#define ACPHY_hrp_restore_timeout_restore_timeout_cnt_MASK(rev)  (0xffff << ACPHY_hrp_restore_timeout_restore_timeout_cnt_SHIFT(rev))

/* Register ACPHY_hrp_save_timeout */
#define ACPHY_hrp_save_timeout(rev)                        (ACREV_GE(rev,40) ? 0x1223 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1223 : INVALID_ADDRESS)))
#define ACPHY_hrp_save_timeout_save_timeout_cnt_SHIFT(rev) 0
#define ACPHY_hrp_save_timeout_save_timeout_cnt_MASK(rev)  (0x3f << ACPHY_hrp_save_timeout_save_timeout_cnt_SHIFT(rev))

/* Register ACPHY_skip_save_reg0 */
#define ACPHY_skip_save_reg0(rev)                      (ACREV_GE(rev,40) ? 0x1224 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1224 : INVALID_ADDRESS)))
#define ACPHY_skip_save_reg0_skip_save_reg0_SHIFT(rev) 0
#define ACPHY_skip_save_reg0_skip_save_reg0_MASK(rev)  (0x3fff << ACPHY_skip_save_reg0_skip_save_reg0_SHIFT(rev))

/* Register ACPHY_skip_save_reg1 */
#define ACPHY_skip_save_reg1(rev)                      (ACREV_GE(rev,40) ? 0x1225 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1225 : INVALID_ADDRESS)))
#define ACPHY_skip_save_reg1_skip_save_reg1_SHIFT(rev) 0
#define ACPHY_skip_save_reg1_skip_save_reg1_MASK(rev)  (0x3fff << ACPHY_skip_save_reg1_skip_save_reg1_SHIFT(rev))

/* Register ACPHY_skip_save_reg2 */
#define ACPHY_skip_save_reg2(rev)                      (ACREV_GE(rev,40) ? 0x1226 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1226 : INVALID_ADDRESS)))
#define ACPHY_skip_save_reg2_skip_save_reg2_SHIFT(rev) 0
#define ACPHY_skip_save_reg2_skip_save_reg2_MASK(rev)  (0x3fff << ACPHY_skip_save_reg2_skip_save_reg2_SHIFT(rev))

/* Register ACPHY_skip_save_reg3 */
#define ACPHY_skip_save_reg3(rev)                      (ACREV_GE(rev,40) ? 0x1227 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1227 : INVALID_ADDRESS)))
#define ACPHY_skip_save_reg3_skip_save_reg3_SHIFT(rev) 0
#define ACPHY_skip_save_reg3_skip_save_reg3_MASK(rev)  (0x3fff << ACPHY_skip_save_reg3_skip_save_reg3_SHIFT(rev))

/* Register ACPHY_hrp_radio_save_restore */
#define ACPHY_hrp_radio_save_restore(rev)                            (ACREV_GE(rev,40) ? 0x1228 : INVALID_ADDRESS)
#define ACPHY_hrp_radio_save_restore_hrp_save_SHIFT(rev)             0
#define ACPHY_hrp_radio_save_restore_hrp_save_MASK(rev)              (0x1 << ACPHY_hrp_radio_save_restore_hrp_save_SHIFT(rev))
#define ACPHY_hrp_radio_save_restore_hrp_restore_SHIFT(rev)          1
#define ACPHY_hrp_radio_save_restore_hrp_restore_MASK(rev)           (0x1 << ACPHY_hrp_radio_save_restore_hrp_restore_SHIFT(rev))
#define ACPHY_hrp_radio_save_restore_restore_timeout_SHIFT(rev)      2
#define ACPHY_hrp_radio_save_restore_restore_timeout_MASK(rev)       (0x1 << ACPHY_hrp_radio_save_restore_restore_timeout_SHIFT(rev))
#define ACPHY_hrp_radio_save_restore_save_timeout_SHIFT(rev)         3
#define ACPHY_hrp_radio_save_restore_save_timeout_MASK(rev)          (0x1 << ACPHY_hrp_radio_save_restore_save_timeout_SHIFT(rev))
#define ACPHY_hrp_radio_save_restore_flush_fcbsmem_SHIFT(rev)        4
#define ACPHY_hrp_radio_save_restore_flush_fcbsmem_MASK(rev)         (0x1 << ACPHY_hrp_radio_save_restore_flush_fcbsmem_SHIFT(rev))
#define ACPHY_hrp_radio_save_restore_channel_index_SHIFT(rev)        5
#define ACPHY_hrp_radio_save_restore_channel_index_MASK(rev)         (0x3 << ACPHY_hrp_radio_save_restore_channel_index_SHIFT(rev))
#define ACPHY_hrp_radio_save_restore_par_radio_soft_reset_SHIFT(rev) 7
#define ACPHY_hrp_radio_save_restore_par_radio_soft_reset_MASK(rev)  (0x1 << ACPHY_hrp_radio_save_restore_par_radio_soft_reset_SHIFT(rev))

/* Register ACPHY_hrp_radio_save_status */
#define ACPHY_hrp_radio_save_status(rev)                      (ACREV_GE(rev,40) ? 0x1229 : INVALID_ADDRESS)
#define ACPHY_hrp_radio_save_status_wr_ovfl_ch0_SHIFT(rev)    0
#define ACPHY_hrp_radio_save_status_wr_ovfl_ch0_MASK(rev)     (0x1 << ACPHY_hrp_radio_save_status_wr_ovfl_ch0_SHIFT(rev))
#define ACPHY_hrp_radio_save_status_mem_inuse_SHIFT(rev)      1
#define ACPHY_hrp_radio_save_status_mem_inuse_MASK(rev)       (0x1 << ACPHY_hrp_radio_save_status_mem_inuse_SHIFT(rev))
#define ACPHY_hrp_radio_save_status_restore_hung_SHIFT(rev)   2
#define ACPHY_hrp_radio_save_status_restore_hung_MASK(rev)    (0x1 << ACPHY_hrp_radio_save_status_restore_hung_SHIFT(rev))
#define ACPHY_hrp_radio_save_status_hrp_sr_broken_SHIFT(rev)  3
#define ACPHY_hrp_radio_save_status_hrp_sr_broken_MASK(rev)   (0x1 << ACPHY_hrp_radio_save_status_hrp_sr_broken_SHIFT(rev))
#define ACPHY_hrp_radio_save_status_mem_depth_used_SHIFT(rev) 4
#define ACPHY_hrp_radio_save_status_mem_depth_used_MASK(rev)  (0x3f << ACPHY_hrp_radio_save_status_mem_depth_used_SHIFT(rev))
#define ACPHY_hrp_radio_save_status_hrp_sr_state_SHIFT(rev)   10
#define ACPHY_hrp_radio_save_status_hrp_sr_state_MASK(rev)    (0xf << ACPHY_hrp_radio_save_status_hrp_sr_state_SHIFT(rev))
#define ACPHY_hrp_radio_save_status_radio_ovrwrite_SHIFT(rev) 14
#define ACPHY_hrp_radio_save_status_radio_ovrwrite_MASK(rev)  (0x1 << ACPHY_hrp_radio_save_status_radio_ovrwrite_SHIFT(rev))
#define ACPHY_hrp_radio_save_status_wr_ovfl_ch1_SHIFT(rev)    15
#define ACPHY_hrp_radio_save_status_wr_ovfl_ch1_MASK(rev)     (0x1 << ACPHY_hrp_radio_save_status_wr_ovfl_ch1_SHIFT(rev))

/* Register ACPHY_hrp_radio_restore_timeout */
#define ACPHY_hrp_radio_restore_timeout(rev)                           (ACREV_GE(rev,40) ? 0x122a : INVALID_ADDRESS)
#define ACPHY_hrp_radio_restore_timeout_restore_timeout_cnt_SHIFT(rev) 0
#define ACPHY_hrp_radio_restore_timeout_restore_timeout_cnt_MASK(rev)  (0xffff << ACPHY_hrp_radio_restore_timeout_restore_timeout_cnt_SHIFT(rev))

/* Register ACPHY_hrp_radio_save_timeout */
#define ACPHY_hrp_radio_save_timeout(rev)                          (ACREV_GE(rev,40) ? 0x122b : INVALID_ADDRESS)
#define ACPHY_hrp_radio_save_timeout_save_timeout_cnt_SHIFT(rev)   0
#define ACPHY_hrp_radio_save_timeout_save_timeout_cnt_MASK(rev)    (0x3f << ACPHY_hrp_radio_save_timeout_save_timeout_cnt_SHIFT(rev))
#define ACPHY_hrp_radio_save_timeout_mem_depth_used_ch1_SHIFT(rev) 6
#define ACPHY_hrp_radio_save_timeout_mem_depth_used_ch1_MASK(rev)  (0x3f << ACPHY_hrp_radio_save_timeout_mem_depth_used_ch1_SHIFT(rev))

/* Register ACPHY_hrp_save_status_table */
#define ACPHY_hrp_save_status_table(rev)                     (ACREV_GE(rev,40) ? 0x122c : INVALID_ADDRESS)
#define ACPHY_hrp_save_status_table_wr_ovfl_ch0_SHIFT(rev)   0
#define ACPHY_hrp_save_status_table_wr_ovfl_ch0_MASK(rev)    (0x1 << ACPHY_hrp_save_status_table_wr_ovfl_ch0_SHIFT(rev))
#define ACPHY_hrp_save_status_table_wr_ovfl_ch1_SHIFT(rev)   1
#define ACPHY_hrp_save_status_table_wr_ovfl_ch1_MASK(rev)    (0x1 << ACPHY_hrp_save_status_table_wr_ovfl_ch1_SHIFT(rev))
#define ACPHY_hrp_save_status_table_restore_hung_SHIFT(rev)  2
#define ACPHY_hrp_save_status_table_restore_hung_MASK(rev)   (0x1 << ACPHY_hrp_save_status_table_restore_hung_SHIFT(rev))
#define ACPHY_hrp_save_status_table_hrp_sr_broken_SHIFT(rev) 3
#define ACPHY_hrp_save_status_table_hrp_sr_broken_MASK(rev)  (0x1 << ACPHY_hrp_save_status_table_hrp_sr_broken_SHIFT(rev))

/* Register ACPHY_hrp_table_save_status1 */
#define ACPHY_hrp_table_save_status1(rev)                          (ACREV_GE(rev,40) ? 0x122d : INVALID_ADDRESS)
#define ACPHY_hrp_table_save_status1_num_table_save_ch0_SHIFT(rev) 0
#define ACPHY_hrp_table_save_status1_num_table_save_ch0_MASK(rev)  (0xfff << ACPHY_hrp_table_save_status1_num_table_save_ch0_SHIFT(rev))

/* Register ACPHY_hrp_table_save_status2 */
#define ACPHY_hrp_table_save_status2(rev)                          (ACREV_GE(rev,40) ? 0x122e : INVALID_ADDRESS)
#define ACPHY_hrp_table_save_status2_num_table_save_ch1_SHIFT(rev) 0
#define ACPHY_hrp_table_save_status2_num_table_save_ch1_MASK(rev)  (0xfff << ACPHY_hrp_table_save_status2_num_table_save_ch1_SHIFT(rev))

/* Register ACPHY_hrp_radio_save_status1 */
#define ACPHY_hrp_radio_save_status1(rev)                              (ACREV_GE(rev,40) ? 0x122f : INVALID_ADDRESS)
#define ACPHY_hrp_radio_save_status1_num_radio_reg_save_ch0_SHIFT(rev) 0
#define ACPHY_hrp_radio_save_status1_num_radio_reg_save_ch0_MASK(rev)  (0x3ff << ACPHY_hrp_radio_save_status1_num_radio_reg_save_ch0_SHIFT(rev))

/* Register ACPHY_hrp_radio_save_status2 */
#define ACPHY_hrp_radio_save_status2(rev)                              (ACREV_GE(rev,40) ? 0x1230 : INVALID_ADDRESS)
#define ACPHY_hrp_radio_save_status2_num_radio_reg_save_ch1_SHIFT(rev) 0
#define ACPHY_hrp_radio_save_status2_num_radio_reg_save_ch1_MASK(rev)  (0x3ff << ACPHY_hrp_radio_save_status2_num_radio_reg_save_ch1_SHIFT(rev))

/* Register ACPHY_hrp_save_status1 */
#define ACPHY_hrp_save_status1(rev)                        (ACREV_GE(rev,40) ? 0x1231 : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x821 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x811 : INVALID_ADDRESS)))))
#define ACPHY_hrp_save_status1_num_reg_save_ch0_SHIFT(rev) 0
#define ACPHY_hrp_save_status1_num_reg_save_ch0_MASK(rev)  (0x7ff << ACPHY_hrp_save_status1_num_reg_save_ch0_SHIFT(rev))
#define ACPHY_hrp_save_status1_wr_ovfl_SHIFT(rev)          0
#define ACPHY_hrp_save_status1_wr_ovfl_MASK(rev)           (0x1 << ACPHY_hrp_save_status1_wr_ovfl_SHIFT(rev))
#define ACPHY_hrp_save_status1_mem_inuse_SHIFT(rev)        1
#define ACPHY_hrp_save_status1_mem_inuse_MASK(rev)         (0x1 << ACPHY_hrp_save_status1_mem_inuse_SHIFT(rev))
#define ACPHY_hrp_save_status1_restore_hung_SHIFT(rev)     2
#define ACPHY_hrp_save_status1_restore_hung_MASK(rev)      (0x1 << ACPHY_hrp_save_status1_restore_hung_SHIFT(rev))
#define ACPHY_hrp_save_status1_hrp_sr_broken_SHIFT(rev)    3
#define ACPHY_hrp_save_status1_hrp_sr_broken_MASK(rev)     (0x1 << ACPHY_hrp_save_status1_hrp_sr_broken_SHIFT(rev))
#define ACPHY_hrp_save_status1_mem_depth_used_SHIFT(rev)   4
#define ACPHY_hrp_save_status1_mem_depth_used_MASK(rev)    (0x3f << ACPHY_hrp_save_status1_mem_depth_used_SHIFT(rev))
#define ACPHY_hrp_save_status1_hrp_sr_state_SHIFT(rev)     10
#define ACPHY_hrp_save_status1_hrp_sr_state_MASK(rev)      (0x7 << ACPHY_hrp_save_status1_hrp_sr_state_SHIFT(rev))

/* Register ACPHY_hrp_save_status2 */
#define ACPHY_hrp_save_status2(rev)                          (ACREV_GE(rev,40) ? 0x1232 : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa21 : INVALID_ADDRESS)))
#define ACPHY_hrp_save_status2_num_reg_save_ch1_SHIFT(rev)   0
#define ACPHY_hrp_save_status2_num_reg_save_ch1_MASK(rev)    (0x7ff << ACPHY_hrp_save_status2_num_reg_save_ch1_SHIFT(rev))
#define ACPHY_hrp_save_status2_mem_depth_used_ch1_SHIFT(rev) 11
#define ACPHY_hrp_save_status2_mem_depth_used_ch1_MASK(rev)  (0xf << ACPHY_hrp_save_status2_mem_depth_used_ch1_SHIFT(rev))
#define ACPHY_hrp_save_status2_wr_ovfl_SHIFT(rev)            0
#define ACPHY_hrp_save_status2_wr_ovfl_MASK(rev)             (0x1 << ACPHY_hrp_save_status2_wr_ovfl_SHIFT(rev))
#define ACPHY_hrp_save_status2_mem_inuse_SHIFT(rev)          1
#define ACPHY_hrp_save_status2_mem_inuse_MASK(rev)           (0x1 << ACPHY_hrp_save_status2_mem_inuse_SHIFT(rev))
#define ACPHY_hrp_save_status2_restore_hung_SHIFT(rev)       2
#define ACPHY_hrp_save_status2_restore_hung_MASK(rev)        (0x1 << ACPHY_hrp_save_status2_restore_hung_SHIFT(rev))
#define ACPHY_hrp_save_status2_hrp_sr_broken_SHIFT(rev)      3
#define ACPHY_hrp_save_status2_hrp_sr_broken_MASK(rev)       (0x1 << ACPHY_hrp_save_status2_hrp_sr_broken_SHIFT(rev))
#define ACPHY_hrp_save_status2_mem_depth_used_SHIFT(rev)     4
#define ACPHY_hrp_save_status2_mem_depth_used_MASK(rev)      (0x3f << ACPHY_hrp_save_status2_mem_depth_used_SHIFT(rev))
#define ACPHY_hrp_save_status2_hrp_sr_state_SHIFT(rev)       10
#define ACPHY_hrp_save_status2_hrp_sr_state_MASK(rev)        (0x7 << ACPHY_hrp_save_status2_hrp_sr_state_SHIFT(rev))

/* Register ACPHY_hrp_table_save_size */
#define ACPHY_hrp_table_save_size(rev)                             (ACREV_GE(rev,40) ? 0x1233 : INVALID_ADDRESS)
#define ACPHY_hrp_table_save_size_max_number_table_save_SHIFT(rev) 0
#define ACPHY_hrp_table_save_size_max_number_table_save_MASK(rev)  (0xfff << ACPHY_hrp_table_save_size_max_number_table_save_SHIFT(rev))

/* Register ACPHY_skip_save_reg4 */
#define ACPHY_skip_save_reg4(rev)                      (ACREV_GE(rev,40) ? 0x1234 : INVALID_ADDRESS)
#define ACPHY_skip_save_reg4_skip_save_reg4_SHIFT(rev) 0
#define ACPHY_skip_save_reg4_skip_save_reg4_MASK(rev)  (0x3fff << ACPHY_skip_save_reg4_skip_save_reg4_SHIFT(rev))

/* Register ACPHY_skip_save_reg5 */
#define ACPHY_skip_save_reg5(rev)                      (ACREV_GE(rev,40) ? 0x1235 : INVALID_ADDRESS)
#define ACPHY_skip_save_reg5_skip_save_reg5_SHIFT(rev) 0
#define ACPHY_skip_save_reg5_skip_save_reg5_MASK(rev)  (0x3fff << ACPHY_skip_save_reg5_skip_save_reg5_SHIFT(rev))

/* Register ACPHY_skip_save_reg6 */
#define ACPHY_skip_save_reg6(rev)                      (ACREV_GE(rev,40) ? 0x1236 : INVALID_ADDRESS)
#define ACPHY_skip_save_reg6_skip_save_reg6_SHIFT(rev) 0
#define ACPHY_skip_save_reg6_skip_save_reg6_MASK(rev)  (0x3fff << ACPHY_skip_save_reg6_skip_save_reg6_SHIFT(rev))

/* Register ACPHY_skip_save_reg7 */
#define ACPHY_skip_save_reg7(rev)                      (ACREV_GE(rev,40) ? 0x1237 : INVALID_ADDRESS)
#define ACPHY_skip_save_reg7_skip_save_reg7_SHIFT(rev) 0
#define ACPHY_skip_save_reg7_skip_save_reg7_MASK(rev)  (0x3fff << ACPHY_skip_save_reg7_skip_save_reg7_SHIFT(rev))

/* Register ACPHY_skip_save_reg8 */
#define ACPHY_skip_save_reg8(rev)                      (ACREV_GE(rev,40) ? 0x1238 : INVALID_ADDRESS)
#define ACPHY_skip_save_reg8_skip_save_reg8_SHIFT(rev) 0
#define ACPHY_skip_save_reg8_skip_save_reg8_MASK(rev)  (0x3fff << ACPHY_skip_save_reg8_skip_save_reg8_SHIFT(rev))

/* Register ACPHY_skip_save_reg9 */
#define ACPHY_skip_save_reg9(rev)                      (ACREV_GE(rev,40) ? 0x1239 : INVALID_ADDRESS)
#define ACPHY_skip_save_reg9_skip_save_reg9_SHIFT(rev) 0
#define ACPHY_skip_save_reg9_skip_save_reg9_MASK(rev)  (0x3fff << ACPHY_skip_save_reg9_skip_save_reg9_SHIFT(rev))

/* Register ACPHY_hrp_save_status3 */
#define ACPHY_hrp_save_status3(rev)                         (ACREV_GE(rev,40) ? 0x123b : (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc21 : INVALID_ADDRESS)))
#define ACPHY_hrp_save_status3_deep_bkt_used_SHIFT(rev)     0
#define ACPHY_hrp_save_status3_deep_bkt_used_MASK(rev)      (0x7f << ACPHY_hrp_save_status3_deep_bkt_used_SHIFT(rev))
#define ACPHY_hrp_save_status3_deep_bkt_used_ch1_SHIFT(rev) 7
#define ACPHY_hrp_save_status3_deep_bkt_used_ch1_MASK(rev)  (0x7f << ACPHY_hrp_save_status3_deep_bkt_used_ch1_SHIFT(rev))
#define ACPHY_hrp_save_status3_wr_ovfl_SHIFT(rev)           0
#define ACPHY_hrp_save_status3_wr_ovfl_MASK(rev)            (0x1 << ACPHY_hrp_save_status3_wr_ovfl_SHIFT(rev))
#define ACPHY_hrp_save_status3_mem_inuse_SHIFT(rev)         1
#define ACPHY_hrp_save_status3_mem_inuse_MASK(rev)          (0x1 << ACPHY_hrp_save_status3_mem_inuse_SHIFT(rev))
#define ACPHY_hrp_save_status3_restore_hung_SHIFT(rev)      2
#define ACPHY_hrp_save_status3_restore_hung_MASK(rev)       (0x1 << ACPHY_hrp_save_status3_restore_hung_SHIFT(rev))
#define ACPHY_hrp_save_status3_hrp_sr_broken_SHIFT(rev)     3
#define ACPHY_hrp_save_status3_hrp_sr_broken_MASK(rev)      (0x1 << ACPHY_hrp_save_status3_hrp_sr_broken_SHIFT(rev))
#define ACPHY_hrp_save_status3_mem_depth_used_SHIFT(rev)    4
#define ACPHY_hrp_save_status3_mem_depth_used_MASK(rev)     (0x3f << ACPHY_hrp_save_status3_mem_depth_used_SHIFT(rev))
#define ACPHY_hrp_save_status3_hrp_sr_state_SHIFT(rev)      10
#define ACPHY_hrp_save_status3_hrp_sr_state_MASK(rev)       (0x7 << ACPHY_hrp_save_status3_hrp_sr_state_SHIFT(rev))

/* Register ACPHY_lesi_control_2 */
#define ACPHY_lesi_control_2(rev)                      (ACREV_GE(rev,40) ? 0x1240 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1240 : INVALID_ADDRESS)))
#define ACPHY_lesi_control_2_lesiMetricMask_SHIFT(rev) 0
#define ACPHY_lesi_control_2_lesiMetricMask_MASK(rev)  (0x3 << ACPHY_lesi_control_2_lesiMetricMask_SHIFT(rev))
#define ACPHY_lesi_control_2_DelayLpRegime_SHIFT(rev)  8
#define ACPHY_lesi_control_2_DelayLpRegime_MASK(rev)   (0xf << ACPHY_lesi_control_2_DelayLpRegime_SHIFT(rev))

/* Register ACPHY_lesiCrsTypRxPowerPerCore20P */
#define ACPHY_lesiCrsTypRxPowerPerCore20P(rev)                            (ACREV_GE(rev,40) ? 0x1241 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1241 : INVALID_ADDRESS)))
#define ACPHY_lesiCrsTypRxPowerPerCore20P_PowerLevelPerCore20P_SHIFT(rev) 0
#define ACPHY_lesiCrsTypRxPowerPerCore20P_PowerLevelPerCore20P_MASK(rev)  (0xffff << ACPHY_lesiCrsTypRxPowerPerCore20P_PowerLevelPerCore20P_SHIFT(rev))

/* Register ACPHY_lesiCrsHighRxPowerPerCore20P */
#define ACPHY_lesiCrsHighRxPowerPerCore20P(rev)                            (ACREV_GE(rev,40) ? 0x1242 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1242 : INVALID_ADDRESS)))
#define ACPHY_lesiCrsHighRxPowerPerCore20P_PowerLevelPerCore20P_SHIFT(rev) 0
#define ACPHY_lesiCrsHighRxPowerPerCore20P_PowerLevelPerCore20P_MASK(rev)  (0xffff << ACPHY_lesiCrsHighRxPowerPerCore20P_PowerLevelPerCore20P_SHIFT(rev))

/* Register ACPHY_lesiCrsMinRxPowerPerCore20P */
#define ACPHY_lesiCrsMinRxPowerPerCore20P(rev)                            (ACREV_GE(rev,40) ? 0x1243 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1243 : INVALID_ADDRESS)))
#define ACPHY_lesiCrsMinRxPowerPerCore20P_PowerLevelPerCore20P_SHIFT(rev) 0
#define ACPHY_lesiCrsMinRxPowerPerCore20P_PowerLevelPerCore20P_MASK(rev)  (0xffff << ACPHY_lesiCrsMinRxPowerPerCore20P_PowerLevelPerCore20P_SHIFT(rev))

/* Register ACPHY_lesiCrs20P1stDetThreshold_1 */
#define ACPHY_lesiCrs20P1stDetThreshold_1(rev)                          (ACREV_GE(rev,40) ? 0x1244 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1244 : INVALID_ADDRESS)))
#define ACPHY_lesiCrs20P1stDetThreshold_1_crs20PDetTh1_1Core_SHIFT(rev) 0
#define ACPHY_lesiCrs20P1stDetThreshold_1_crs20PDetTh1_1Core_MASK(rev)  (0xff << ACPHY_lesiCrs20P1stDetThreshold_1_crs20PDetTh1_1Core_SHIFT(rev))
#define ACPHY_lesiCrs20P1stDetThreshold_1_crs20PDetTh1_2Core_SHIFT(rev) 8
#define ACPHY_lesiCrs20P1stDetThreshold_1_crs20PDetTh1_2Core_MASK(rev)  (0xff << ACPHY_lesiCrs20P1stDetThreshold_1_crs20PDetTh1_2Core_SHIFT(rev))

/* Register ACPHY_lesiCrs20P1stDetThreshold_2 */
#define ACPHY_lesiCrs20P1stDetThreshold_2(rev)                          (ACREV_GE(rev,40) ? 0x1245 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1245 : INVALID_ADDRESS)))
#define ACPHY_lesiCrs20P1stDetThreshold_2_crs20PDetTh1_3Core_SHIFT(rev) 0
#define ACPHY_lesiCrs20P1stDetThreshold_2_crs20PDetTh1_3Core_MASK(rev)  (0xff << ACPHY_lesiCrs20P1stDetThreshold_2_crs20PDetTh1_3Core_SHIFT(rev))
#define ACPHY_lesiCrs20P1stDetThreshold_2_crs20PDetTh1_4Core_SHIFT(rev) 8
#define ACPHY_lesiCrs20P1stDetThreshold_2_crs20PDetTh1_4Core_MASK(rev)  (0xff << ACPHY_lesiCrs20P1stDetThreshold_2_crs20PDetTh1_4Core_SHIFT(rev))

/* Register ACPHY_lesiCrs20P2ndDetThreshold_1 */
#define ACPHY_lesiCrs20P2ndDetThreshold_1(rev)                          (ACREV_GE(rev,40) ? 0x1246 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1246 : INVALID_ADDRESS)))
#define ACPHY_lesiCrs20P2ndDetThreshold_1_crs20PDetTh1_1Core_SHIFT(rev) 0
#define ACPHY_lesiCrs20P2ndDetThreshold_1_crs20PDetTh1_1Core_MASK(rev)  (0xff << ACPHY_lesiCrs20P2ndDetThreshold_1_crs20PDetTh1_1Core_SHIFT(rev))
#define ACPHY_lesiCrs20P2ndDetThreshold_1_crs20PDetTh1_2Core_SHIFT(rev) 8
#define ACPHY_lesiCrs20P2ndDetThreshold_1_crs20PDetTh1_2Core_MASK(rev)  (0xff << ACPHY_lesiCrs20P2ndDetThreshold_1_crs20PDetTh1_2Core_SHIFT(rev))

/* Register ACPHY_lesiCrs20P2ndDetThreshold_2 */
#define ACPHY_lesiCrs20P2ndDetThreshold_2(rev)                          (ACREV_GE(rev,40) ? 0x1247 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1247 : INVALID_ADDRESS)))
#define ACPHY_lesiCrs20P2ndDetThreshold_2_crs20PDetTh1_3Core_SHIFT(rev) 0
#define ACPHY_lesiCrs20P2ndDetThreshold_2_crs20PDetTh1_3Core_MASK(rev)  (0xff << ACPHY_lesiCrs20P2ndDetThreshold_2_crs20PDetTh1_3Core_SHIFT(rev))
#define ACPHY_lesiCrs20P2ndDetThreshold_2_crs20PDetTh1_4Core_SHIFT(rev) 8
#define ACPHY_lesiCrs20P2ndDetThreshold_2_crs20PDetTh1_4Core_MASK(rev)  (0xff << ACPHY_lesiCrs20P2ndDetThreshold_2_crs20PDetTh1_4Core_SHIFT(rev))

/* Register ACPHY_lesi_core_mask */
#define ACPHY_lesi_core_mask(rev)                          (ACREV_GE(rev,40) ? 0x1248 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1248 : INVALID_ADDRESS)))
#define ACPHY_lesi_core_mask_crsCoreMaskOvrEn_SHIFT(rev)   0
#define ACPHY_lesi_core_mask_crsCoreMaskOvrEn_MASK(rev)    (0x1 << ACPHY_lesi_core_mask_crsCoreMaskOvrEn_SHIFT(rev))
#define ACPHY_lesi_core_mask_crsCoreMaskOvrVal_SHIFT(rev)  1
#define ACPHY_lesi_core_mask_crsCoreMaskOvrVal_MASK(rev)   (0xf << ACPHY_lesi_core_mask_crsCoreMaskOvrVal_SHIFT(rev))
#define ACPHY_lesi_core_mask_fstrCoreMaskOvrEn_SHIFT(rev)  5
#define ACPHY_lesi_core_mask_fstrCoreMaskOvrEn_MASK(rev)   (0x1 << ACPHY_lesi_core_mask_fstrCoreMaskOvrEn_SHIFT(rev))
#define ACPHY_lesi_core_mask_fstrCoreMaskOvrVal_SHIFT(rev) 6
#define ACPHY_lesi_core_mask_fstrCoreMaskOvrVal_MASK(rev)  (0xf << ACPHY_lesi_core_mask_fstrCoreMaskOvrVal_SHIFT(rev))
#define ACPHY_lesi_core_mask_fstrCoreMaskFreeze_SHIFT(rev) 10
#define ACPHY_lesi_core_mask_fstrCoreMaskFreeze_MASK(rev)  (0x1 << ACPHY_lesi_core_mask_fstrCoreMaskFreeze_SHIFT(rev))

/* Register ACPHY_lesiFstrModeSwitchHiPower */
#define ACPHY_lesiFstrModeSwitchHiPower(rev)                         (ACREV_GE(rev,40) ? 0x1249 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1249 : INVALID_ADDRESS)))
#define ACPHY_lesiFstrModeSwitchHiPower_fstrSwitchPwrHi1c_SHIFT(rev) 0
#define ACPHY_lesiFstrModeSwitchHiPower_fstrSwitchPwrHi1c_MASK(rev)  (0xffff << ACPHY_lesiFstrModeSwitchHiPower_fstrSwitchPwrHi1c_SHIFT(rev))

/* Register ACPHY_lesiFstrModeSwitchLoPower */
#define ACPHY_lesiFstrModeSwitchLoPower(rev)                         (ACREV_GE(rev,40) ? 0x124a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x124a : INVALID_ADDRESS)))
#define ACPHY_lesiFstrModeSwitchLoPower_fstrSwitchPwrLo1c_SHIFT(rev) 0
#define ACPHY_lesiFstrModeSwitchLoPower_fstrSwitchPwrLo1c_MASK(rev)  (0xffff << ACPHY_lesiFstrModeSwitchLoPower_fstrSwitchPwrLo1c_SHIFT(rev))

/* Register ACPHY_lesiP20FstrModeSwitchHiPower */
#define ACPHY_lesiP20FstrModeSwitchHiPower(rev)                         (ACREV_GE(rev,40) ? 0x124b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x124b : INVALID_ADDRESS)))
#define ACPHY_lesiP20FstrModeSwitchHiPower_fstrSwitchPwrHi1c_SHIFT(rev) 0
#define ACPHY_lesiP20FstrModeSwitchHiPower_fstrSwitchPwrHi1c_MASK(rev)  (0xffff << ACPHY_lesiP20FstrModeSwitchHiPower_fstrSwitchPwrHi1c_SHIFT(rev))

/* Register ACPHY_lesiP20FstrModeSwitchLoPower */
#define ACPHY_lesiP20FstrModeSwitchLoPower(rev)                         (ACREV_GE(rev,40) ? 0x124c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x124c : INVALID_ADDRESS)))
#define ACPHY_lesiP20FstrModeSwitchLoPower_fstrSwitchPwrLo1c_SHIFT(rev) 0
#define ACPHY_lesiP20FstrModeSwitchLoPower_fstrSwitchPwrLo1c_MASK(rev)  (0xffff << ACPHY_lesiP20FstrModeSwitchLoPower_fstrSwitchPwrLo1c_SHIFT(rev))

/* Register ACPHY_lesiFstrControl4 */
#define ACPHY_lesiFstrControl4(rev)                     (ACREV_GE(rev,40) ? 0x1259 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1259 : INVALID_ADDRESS)))
#define ACPHY_lesiFstrControl4_lCrsFftOp1Adj_SHIFT(rev) 0
#define ACPHY_lesiFstrControl4_lCrsFftOp1Adj_MASK(rev)  (0x1f << ACPHY_lesiFstrControl4_lCrsFftOp1Adj_SHIFT(rev))
#define ACPHY_lesiFstrControl4_fstrPriDetEn_SHIFT(rev)  5
#define ACPHY_lesiFstrControl4_fstrPriDetEn_MASK(rev)   (0x1 << ACPHY_lesiFstrControl4_fstrPriDetEn_SHIFT(rev))
#define ACPHY_lesiFstrControl4_delayCmbCfo_SHIFT(rev)   6
#define ACPHY_lesiFstrControl4_delayCmbCfo_MASK(rev)    (0x1 << ACPHY_lesiFstrControl4_delayCmbCfo_SHIFT(rev))
#define ACPHY_lesiFstrControl4_fstrSwitchEn_SHIFT(rev)  7
#define ACPHY_lesiFstrControl4_fstrSwitchEn_MASK(rev)   (0x1 << ACPHY_lesiFstrControl4_fstrSwitchEn_SHIFT(rev))
#define ACPHY_lesiFstrControl4_selLesiCstr_SHIFT(rev)   8
#define ACPHY_lesiFstrControl4_selLesiCstr_MASK(rev)    (0x1 << ACPHY_lesiFstrControl4_selLesiCstr_SHIFT(rev))
#define ACPHY_lesiFstrControl4_lesiCstrDelay_SHIFT(rev) 9
#define ACPHY_lesiFstrControl4_lesiCstrDelay_MASK(rev)  (0x7f << ACPHY_lesiFstrControl4_lesiCstrDelay_SHIFT(rev))

/* Register ACPHY_lesiFstrControl5 */
#define ACPHY_lesiFstrControl5(rev)                         (ACREV_GE(rev,40) ? 0x125a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x125a : INVALID_ADDRESS)))
#define ACPHY_lesiFstrControl5_lesi_sgi_hw_adj_SHIFT(rev)   0
#define ACPHY_lesiFstrControl5_lesi_sgi_hw_adj_MASK(rev)    (0x1f << ACPHY_lesiFstrControl5_lesi_sgi_hw_adj_SHIFT(rev))
#define ACPHY_lesiFstrControl5_lesiFstrTimerSel_SHIFT(rev)  5
#define ACPHY_lesiFstrControl5_lesiFstrTimerSel_MASK(rev)   (0x1 << ACPHY_lesiFstrControl5_lesiFstrTimerSel_SHIFT(rev))
#define ACPHY_lesiFstrControl5_lesiFstrObssMode_SHIFT(rev)  6
#define ACPHY_lesiFstrControl5_lesiFstrObssMode_MASK(rev)   (0x1 << ACPHY_lesiFstrControl5_lesiFstrObssMode_SHIFT(rev))
#define ACPHY_lesiFstrControl5_lesiFstrObssByp_SHIFT(rev)   7
#define ACPHY_lesiFstrControl5_lesiFstrObssByp_MASK(rev)    (0x1 << ACPHY_lesiFstrControl5_lesiFstrObssByp_SHIFT(rev))
#define ACPHY_lesiFstrControl5_useFstrClassForFa_SHIFT(rev) 8
#define ACPHY_lesiFstrControl5_useFstrClassForFa_MASK(rev)  (0x1 << ACPHY_lesiFstrControl5_useFstrClassForFa_SHIFT(rev))

/* Register ACPHY_lesiFstrControl6 */
#define ACPHY_lesiFstrControl6(rev)                              (ACREV_GE(rev,40) ? 0x125b : INVALID_ADDRESS)
#define ACPHY_lesiFstrControl6_lesiFstrMinSearchWin_SHIFT(rev)   0
#define ACPHY_lesiFstrControl6_lesiFstrMinSearchWin_MASK(rev)    (0x1ff << ACPHY_lesiFstrControl6_lesiFstrMinSearchWin_SHIFT(rev))
#define ACPHY_lesiFstrControl6_lesiFstrMaxMinPwrRatio_SHIFT(rev) 9
#define ACPHY_lesiFstrControl6_lesiFstrMaxMinPwrRatio_MASK(rev)  (0xf << ACPHY_lesiFstrControl6_lesiFstrMaxMinPwrRatio_SHIFT(rev))

/* Register ACPHY_MrcSigQualControl0 */
#define ACPHY_MrcSigQualControl0(rev)                            (ACREV_GE(rev,40) ? 0x1260 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1260 : INVALID_ADDRESS)))
#define ACPHY_MrcSigQualControl0_enableMrcSigQual_SHIFT(rev)     0
#define ACPHY_MrcSigQualControl0_enableMrcSigQual_MASK(rev)      (0x1 << ACPHY_MrcSigQualControl0_enableMrcSigQual_SHIFT(rev))
#define ACPHY_MrcSigQualControl0_resetMrcSigQual_SHIFT(rev)      1
#define ACPHY_MrcSigQualControl0_resetMrcSigQual_MASK(rev)       (0x1 << ACPHY_MrcSigQualControl0_resetMrcSigQual_SHIFT(rev))
#define ACPHY_MrcSigQualControl0_forceMrcSigQualClk_SHIFT(rev)   2
#define ACPHY_MrcSigQualControl0_forceMrcSigQualClk_MASK(rev)    (0x1 << ACPHY_MrcSigQualControl0_forceMrcSigQualClk_SHIFT(rev))
#define ACPHY_MrcSigQualControl0_highResPhsEst_SHIFT(rev)        3
#define ACPHY_MrcSigQualControl0_highResPhsEst_MASK(rev)         (0x1 << ACPHY_MrcSigQualControl0_highResPhsEst_SHIFT(rev))
#define ACPHY_MrcSigQualControl0_n20MhzToneForPhn_SHIFT(rev)     4
#define ACPHY_MrcSigQualControl0_n20MhzToneForPhn_MASK(rev)      (0x3f << ACPHY_MrcSigQualControl0_n20MhzToneForPhn_SHIFT(rev))
#define ACPHY_MrcSigQualControl0_n20MhzToneForSigQual_SHIFT(rev) 10
#define ACPHY_MrcSigQualControl0_n20MhzToneForSigQual_MASK(rev)  (0x3f << ACPHY_MrcSigQualControl0_n20MhzToneForSigQual_SHIFT(rev))

/* Register ACPHY_MrcSigQualControl1 */
#define ACPHY_MrcSigQualControl1(rev)                               (ACREV_GE(rev,40) ? 0x1261 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1261 : INVALID_ADDRESS)))
#define ACPHY_MrcSigQualControl1_n20MhzToneForPhnVht_SHIFT(rev)     0
#define ACPHY_MrcSigQualControl1_n20MhzToneForPhnVht_MASK(rev)      (0x3f << ACPHY_MrcSigQualControl1_n20MhzToneForPhnVht_SHIFT(rev))
#define ACPHY_MrcSigQualControl1_n20MhzToneForSigQualVht_SHIFT(rev) 6
#define ACPHY_MrcSigQualControl1_n20MhzToneForSigQualVht_MASK(rev)  (0x3f << ACPHY_MrcSigQualControl1_n20MhzToneForSigQualVht_SHIFT(rev))

/* Register ACPHY_MrcSigQualControl2 */
#define ACPHY_MrcSigQualControl2(rev)                       (ACREV_GE(rev,40) ? 0x1262 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1262 : INVALID_ADDRESS)))
#define ACPHY_MrcSigQualControl2_mrcsqDisFor20_SHIFT(rev)   0
#define ACPHY_MrcSigQualControl2_mrcsqDisFor20_MASK(rev)    (0x1 << ACPHY_MrcSigQualControl2_mrcsqDisFor20_SHIFT(rev))
#define ACPHY_MrcSigQualControl2_mrcsqDisFor40_SHIFT(rev)   1
#define ACPHY_MrcSigQualControl2_mrcsqDisFor40_MASK(rev)    (0x1 << ACPHY_MrcSigQualControl2_mrcsqDisFor40_SHIFT(rev))
#define ACPHY_MrcSigQualControl2_mrcsqDisFor20X_SHIFT(rev)  2
#define ACPHY_MrcSigQualControl2_mrcsqDisFor20X_MASK(rev)   (0x1 << ACPHY_MrcSigQualControl2_mrcsqDisFor20X_SHIFT(rev))
#define ACPHY_MrcSigQualControl2_mrcsqDisFor80_SHIFT(rev)   3
#define ACPHY_MrcSigQualControl2_mrcsqDisFor80_MASK(rev)    (0x1 << ACPHY_MrcSigQualControl2_mrcsqDisFor80_SHIFT(rev))
#define ACPHY_MrcSigQualControl2_mrcsqDisFor20XY_SHIFT(rev) 4
#define ACPHY_MrcSigQualControl2_mrcsqDisFor20XY_MASK(rev)  (0x1 << ACPHY_MrcSigQualControl2_mrcsqDisFor20XY_SHIFT(rev))
#define ACPHY_MrcSigQualControl2_mrcsqDisFor40X_SHIFT(rev)  5
#define ACPHY_MrcSigQualControl2_mrcsqDisFor40X_MASK(rev)   (0x1 << ACPHY_MrcSigQualControl2_mrcsqDisFor40X_SHIFT(rev))
#define ACPHY_MrcSigQualControl2_mrcsqDisForPl_SHIFT(rev)   6
#define ACPHY_MrcSigQualControl2_mrcsqDisForPl_MASK(rev)    (0x1 << ACPHY_MrcSigQualControl2_mrcsqDisForPl_SHIFT(rev))

/* Register ACPHY_chnsmCtr21 */
#define ACPHY_chnsmCtr21(rev)                               (ACREV_GE(rev,40) ? 0x1263 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1263 : INVALID_ADDRESS)))
#define ACPHY_chnsmCtr21_chnsm_en_per_nss_SUTxbf_SHIFT(rev) 0
#define ACPHY_chnsmCtr21_chnsm_en_per_nss_SUTxbf_MASK(rev)  (0xf << ACPHY_chnsmCtr21_chnsm_en_per_nss_SUTxbf_SHIFT(rev))
#define ACPHY_chnsmCtr21_chnsm_en_11n_SHIFT(rev)            4
#define ACPHY_chnsmCtr21_chnsm_en_11n_MASK(rev)             (0x1 << ACPHY_chnsmCtr21_chnsm_en_11n_SHIFT(rev))

/* Register ACPHY_MrcSigQualControl3 */
#define ACPHY_MrcSigQualControl3(rev)                          (ACREV_GE(rev,40) ? 0x1264 : INVALID_ADDRESS)
#define ACPHY_MrcSigQualControl3_n20MhzToneForPhnGF_SHIFT(rev) 0
#define ACPHY_MrcSigQualControl3_n20MhzToneForPhnGF_MASK(rev)  (0x3f << ACPHY_MrcSigQualControl3_n20MhzToneForPhnGF_SHIFT(rev))
#define ACPHY_MrcSigQualControl3_n20MhzToneForPhnMM_SHIFT(rev) 6
#define ACPHY_MrcSigQualControl3_n20MhzToneForPhnMM_MASK(rev)  (0x3f << ACPHY_MrcSigQualControl3_n20MhzToneForPhnMM_SHIFT(rev))

/* Register ACPHY_location_control */
#define ACPHY_location_control(rev)                                  (ACREV_GE(rev,40) ? 0x1280 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1280 : INVALID_ADDRESS)))
#define ACPHY_location_control_location_ctrl_en_SHIFT(rev)           0
#define ACPHY_location_control_location_ctrl_en_MASK(rev)            (0x1 << ACPHY_location_control_location_ctrl_en_SHIFT(rev))
#define ACPHY_location_control_swapiq_SHIFT(rev)                     1
#define ACPHY_location_control_swapiq_MASK(rev)                      (0x1 << ACPHY_location_control_swapiq_SHIFT(rev))
#define ACPHY_location_control_dccomp_en_SHIFT(rev)                  2
#define ACPHY_location_control_dccomp_en_MASK(rev)                   (0x1 << ACPHY_location_control_dccomp_en_SHIFT(rev))
#define ACPHY_location_control_rxiqcomp_en_SHIFT(rev)                3
#define ACPHY_location_control_rxiqcomp_en_MASK(rev)                 (0x1 << ACPHY_location_control_rxiqcomp_en_SHIFT(rev))
#define ACPHY_location_control_progshift_ctrl_SHIFT(rev)             4
#define ACPHY_location_control_progshift_ctrl_MASK(rev)              (0x1 << ACPHY_location_control_progshift_ctrl_SHIFT(rev))
#define ACPHY_location_control_progshift_val_SHIFT(rev)              5
#define ACPHY_location_control_progshift_val_MASK(rev)               (0x7 << ACPHY_location_control_progshift_val_SHIFT(rev))
#define ACPHY_location_control_postfft_progshftval_SHIFT(rev)        8
#define ACPHY_location_control_postfft_progshftval_MASK(rev)         (0x7 << ACPHY_location_control_postfft_progshftval_SHIFT(rev))
#define ACPHY_location_control_enTDOAtimer_SHIFT(rev)                11
#define ACPHY_location_control_enTDOAtimer_MASK(rev)                 (0x1 << ACPHY_location_control_enTDOAtimer_SHIFT(rev))
#define ACPHY_location_control_prepareTDOAtimer_SHIFT(rev)           12
#define ACPHY_location_control_prepareTDOAtimer_MASK(rev)            (0x1 << ACPHY_location_control_prepareTDOAtimer_SHIFT(rev))
#define ACPHY_location_control_override_Rx2TxReset_SHIFT(rev)        13
#define ACPHY_location_control_override_Rx2TxReset_MASK(rev)         (0x1 << ACPHY_location_control_override_Rx2TxReset_SHIFT(rev))
#define ACPHY_location_control_macphy_bitwidth_assignment_SHIFT(rev) 14
#define ACPHY_location_control_macphy_bitwidth_assignment_MASK(rev)  (0x1 << ACPHY_location_control_macphy_bitwidth_assignment_SHIFT(rev))

/* Register ACPHY_location_iqcompA */
#define ACPHY_location_iqcompA(rev)                  (ACREV_GE(rev,40) ? 0x1281 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1281 : INVALID_ADDRESS)))
#define ACPHY_location_iqcompA_rxiqcomp_a_SHIFT(rev) 0
#define ACPHY_location_iqcompA_rxiqcomp_a_MASK(rev)  (0x3ff << ACPHY_location_iqcompA_rxiqcomp_a_SHIFT(rev))

/* Register ACPHY_location_iqcompB */
#define ACPHY_location_iqcompB(rev)                  (ACREV_GE(rev,40) ? 0x1282 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1282 : INVALID_ADDRESS)))
#define ACPHY_location_iqcompB_rxiqcomp_b_SHIFT(rev) 0
#define ACPHY_location_iqcompB_rxiqcomp_b_MASK(rev)  (0x3ff << ACPHY_location_iqcompB_rxiqcomp_b_SHIFT(rev))

/* Register ACPHY_location_dccompI0 */
#define ACPHY_location_dccompI0(rev)                    (ACREV_GE(rev,40) ? 0x1283 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1283 : INVALID_ADDRESS)))
#define ACPHY_location_dccompI0_dccomp_real0_SHIFT(rev) 0
#define ACPHY_location_dccompI0_dccomp_real0_MASK(rev)  (0xffff << ACPHY_location_dccompI0_dccomp_real0_SHIFT(rev))

/* Register ACPHY_location_dccompI1 */
#define ACPHY_location_dccompI1(rev)                    (ACREV_GE(rev,40) ? 0x1284 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1284 : INVALID_ADDRESS)))
#define ACPHY_location_dccompI1_dccomp_real1_SHIFT(rev) 0
#define ACPHY_location_dccompI1_dccomp_real1_MASK(rev)  (0xffff << ACPHY_location_dccompI1_dccomp_real1_SHIFT(rev))

/* Register ACPHY_location_dccompQ0 */
#define ACPHY_location_dccompQ0(rev)                    (ACREV_GE(rev,40) ? 0x1285 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1285 : INVALID_ADDRESS)))
#define ACPHY_location_dccompQ0_dccomp_imag0_SHIFT(rev) 0
#define ACPHY_location_dccompQ0_dccomp_imag0_MASK(rev)  (0xffff << ACPHY_location_dccompQ0_dccomp_imag0_SHIFT(rev))

/* Register ACPHY_location_dccompQ1 */
#define ACPHY_location_dccompQ1(rev)                    (ACREV_GE(rev,40) ? 0x1286 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1286 : INVALID_ADDRESS)))
#define ACPHY_location_dccompQ1_dccomp_imag1_SHIFT(rev) 0
#define ACPHY_location_dccompQ1_dccomp_imag1_MASK(rev)  (0xffff << ACPHY_location_dccompQ1_dccomp_imag1_SHIFT(rev))

/* Register ACPHY_tdoaAdcCounterH */
#define ACPHY_tdoaAdcCounterH(rev)                       (ACREV_GE(rev,40) ? 0x1287 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1287 : INVALID_ADDRESS)))
#define ACPHY_tdoaAdcCounterH_tdoaAdcCounterH_SHIFT(rev) 0
#define ACPHY_tdoaAdcCounterH_tdoaAdcCounterH_MASK(rev)  (0xffff << ACPHY_tdoaAdcCounterH_tdoaAdcCounterH_SHIFT(rev))

/* Register ACPHY_tdoaAdcCounterL */
#define ACPHY_tdoaAdcCounterL(rev)                       (ACREV_GE(rev,40) ? 0x1288 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1288 : INVALID_ADDRESS)))
#define ACPHY_tdoaAdcCounterL_tdoaAdcCounterL_SHIFT(rev) 0
#define ACPHY_tdoaAdcCounterL_tdoaAdcCounterL_MASK(rev)  (0xffff << ACPHY_tdoaAdcCounterL_tdoaAdcCounterL_SHIFT(rev))

/* Register ACPHY_cfo_init0 */
#define ACPHY_cfo_init0(rev)                 (ACREV_GE(rev,40) ? 0x1289 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1289 : INVALID_ADDRESS)))
#define ACPHY_cfo_init0_cfo_init0_SHIFT(rev) 0
#define ACPHY_cfo_init0_cfo_init0_MASK(rev)  (0xffff << ACPHY_cfo_init0_cfo_init0_SHIFT(rev))

/* Register ACPHY_cfo_init1 */
#define ACPHY_cfo_init1(rev)                 (ACREV_GE(rev,40) ? 0x128a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x128a : INVALID_ADDRESS)))
#define ACPHY_cfo_init1_cfo_init1_SHIFT(rev) 0
#define ACPHY_cfo_init1_cfo_init1_MASK(rev)  (0xf << ACPHY_cfo_init1_cfo_init1_SHIFT(rev))

/* Register ACPHY_cfo_delta0 */
#define ACPHY_cfo_delta0(rev)                  (ACREV_GE(rev,40) ? 0x128b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x128b : INVALID_ADDRESS)))
#define ACPHY_cfo_delta0_cfo_delta0_SHIFT(rev) 0
#define ACPHY_cfo_delta0_cfo_delta0_MASK(rev)  (0xffff << ACPHY_cfo_delta0_cfo_delta0_SHIFT(rev))

/* Register ACPHY_cfo_delta1 */
#define ACPHY_cfo_delta1(rev)                  (ACREV_GE(rev,40) ? 0x128c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x128c : INVALID_ADDRESS)))
#define ACPHY_cfo_delta1_cfo_delta1_SHIFT(rev) 0
#define ACPHY_cfo_delta1_cfo_delta1_MASK(rev)  (0xf << ACPHY_cfo_delta1_cfo_delta1_SHIFT(rev))

/* Register ACPHY_locProc_init_dlay_Cnt */
#define ACPHY_locProc_init_dlay_Cnt(rev)                             (ACREV_GE(rev,40) ? 0x128d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x128d : INVALID_ADDRESS)))
#define ACPHY_locProc_init_dlay_Cnt_locProc_init_dlay_Cnt_SHIFT(rev) 0
#define ACPHY_locProc_init_dlay_Cnt_locProc_init_dlay_Cnt_MASK(rev)  (0xffff << ACPHY_locProc_init_dlay_Cnt_locProc_init_dlay_Cnt_SHIFT(rev))

/* Register ACPHY_fft_ifftdone */
#define ACPHY_fft_ifftdone(rev)                    (ACREV_GE(rev,40) ? 0x128f : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x128f : INVALID_ADDRESS)))
#define ACPHY_fft_ifftdone_fft_ifftdone_SHIFT(rev) 0
#define ACPHY_fft_ifftdone_fft_ifftdone_MASK(rev)  (0x1 << ACPHY_fft_ifftdone_fft_ifftdone_SHIFT(rev))

/* Register ACPHY_ScramSigCtrlinitvalue0 */
#define ACPHY_ScramSigCtrlinitvalue0(rev)                      (ACREV_GE(rev,40) ? 0x162c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x162c : (ACREV_GE(rev,32) ? 0x628 : INVALID_ADDRESS))))
#define ACPHY_ScramSigCtrlinitvalue0_initStateValue_SHIFT(rev) 0
#define ACPHY_ScramSigCtrlinitvalue0_initStateValue_MASK(rev)  (0x7f << ACPHY_ScramSigCtrlinitvalue0_initStateValue_SHIFT(rev))

/* Register ACPHY_papdEpsilonTable0 */
#define ACPHY_papdEpsilonTable0(rev)                            (ACREV_GE(rev,40) ? 0x1630 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1630 : INVALID_ADDRESS)))
#define ACPHY_papdEpsilonTable0_mem_access_sel_SHIFT(rev)       0
#define ACPHY_papdEpsilonTable0_mem_access_sel_MASK(rev)        (0x1 << ACPHY_papdEpsilonTable0_mem_access_sel_SHIFT(rev))
#define ACPHY_papdEpsilonTable0_auto_switch2_ihrpClk_SHIFT(rev) 1
#define ACPHY_papdEpsilonTable0_auto_switch2_ihrpClk_MASK(rev)  (0x1 << ACPHY_papdEpsilonTable0_auto_switch2_ihrpClk_SHIFT(rev))
#define ACPHY_papdEpsilonTable0_two_tables_read_sel_SHIFT(rev)  2
#define ACPHY_papdEpsilonTable0_two_tables_read_sel_MASK(rev)   (0x1 << ACPHY_papdEpsilonTable0_two_tables_read_sel_SHIFT(rev))
#define ACPHY_papdEpsilonTable0_force_tblclk_on_SHIFT(rev)      3
#define ACPHY_papdEpsilonTable0_force_tblclk_on_MASK(rev)       (0x1 << ACPHY_papdEpsilonTable0_force_tblclk_on_SHIFT(rev))
#define ACPHY_papdEpsilonTable0_force_tblclk_off_SHIFT(rev)     4
#define ACPHY_papdEpsilonTable0_force_tblclk_off_MASK(rev)      (0x1 << ACPHY_papdEpsilonTable0_force_tblclk_off_SHIFT(rev))
#define ACPHY_papdEpsilonTable0_no_dynamic_gated_SHIFT(rev)     5
#define ACPHY_papdEpsilonTable0_no_dynamic_gated_MASK(rev)      (0x1 << ACPHY_papdEpsilonTable0_no_dynamic_gated_SHIFT(rev))
#define ACPHY_papdEpsilonTable0_no_copy_even2odd_SHIFT(rev)     6
#define ACPHY_papdEpsilonTable0_no_copy_even2odd_MASK(rev)      (0x1 << ACPHY_papdEpsilonTable0_no_copy_even2odd_SHIFT(rev))

/* Register ACPHY_lowRateTssi0 */
#define ACPHY_lowRateTssi0(rev)                                   (ACREV_GE(rev,40) ? 0x1632 : INVALID_ADDRESS)
#define ACPHY_lowRateTssi0_lb_tssi_adc_lowrate_mode_SHIFT(rev)    0
#define ACPHY_lowRateTssi0_lb_tssi_adc_lowrate_mode_MASK(rev)     (0x1 << ACPHY_lowRateTssi0_lb_tssi_adc_lowrate_mode_SHIFT(rev))
#define ACPHY_lowRateTssi0_lb_rxfarrow_bypass_SHIFT(rev)          1
#define ACPHY_lowRateTssi0_lb_rxfarrow_bypass_MASK(rev)           (0x1 << ACPHY_lowRateTssi0_lb_rxfarrow_bypass_SHIFT(rev))
#define ACPHY_lowRateTssi0_lb_lowrate_fifo_len_in_bits_SHIFT(rev) 2
#define ACPHY_lowRateTssi0_lb_lowrate_fifo_len_in_bits_MASK(rev)  (0x3 << ACPHY_lowRateTssi0_lb_lowrate_fifo_len_in_bits_SHIFT(rev))

/* Register ACPHY_RxSdFeConfig2_path0 */
#define ACPHY_RxSdFeConfig2_path0(rev)                    (ACREV_GE(rev,40) ? 0x1636 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1636 : INVALID_ADDRESS)))
#define ACPHY_RxSdFeConfig2_path0_fcw_value_lo_SHIFT(rev) 0
#define ACPHY_RxSdFeConfig2_path0_fcw_value_lo_MASK(rev)  (0xffff << ACPHY_RxSdFeConfig2_path0_fcw_value_lo_SHIFT(rev))

/* Register ACPHY_RxSdFeConfig3_path0 */
#define ACPHY_RxSdFeConfig3_path0(rev)                               (ACREV_GE(rev,40) ? 0x1637 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1637 : INVALID_ADDRESS)))
#define ACPHY_RxSdFeConfig3_path0_fcw_value_hi_SHIFT(rev)            0
#define ACPHY_RxSdFeConfig3_path0_fcw_value_hi_MASK(rev)             (0x3ff << ACPHY_RxSdFeConfig3_path0_fcw_value_hi_SHIFT(rev))
#define ACPHY_RxSdFeConfig3_path0_rx_farow_scale_80_value_SHIFT(rev) 10
#define ACPHY_RxSdFeConfig3_path0_rx_farow_scale_80_value_MASK(rev)  (0xf << ACPHY_RxSdFeConfig3_path0_rx_farow_scale_80_value_SHIFT(rev))
#define ACPHY_RxSdFeConfig3_path0_fast_ADC_en_SHIFT(rev)             14
#define ACPHY_RxSdFeConfig3_path0_fast_ADC_en_MASK(rev)              (0x1 << ACPHY_RxSdFeConfig3_path0_fast_ADC_en_SHIFT(rev))

/* Register ACPHY_lesiInputScaling0_0 */
#define ACPHY_lesiInputScaling0_0(rev)                          (ACREV_GE(rev,40) ? 0x1640 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1640 : INVALID_ADDRESS)))
#define ACPHY_lesiInputScaling0_0_inpScalingFactor_0_SHIFT(rev) 0
#define ACPHY_lesiInputScaling0_0_inpScalingFactor_0_MASK(rev)  (0xff << ACPHY_lesiInputScaling0_0_inpScalingFactor_0_SHIFT(rev))
#define ACPHY_lesiInputScaling0_0_inpScalingExp_0_SHIFT(rev)    8
#define ACPHY_lesiInputScaling0_0_inpScalingExp_0_MASK(rev)     (0xf << ACPHY_lesiInputScaling0_0_inpScalingExp_0_SHIFT(rev))

/* Register ACPHY_LowPowerRegimeControlUpperThreshold0 */
#define ACPHY_LowPowerRegimeControlUpperThreshold0(rev)              (ACREV_GE(rev,40) ? 0x1641 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1641 : INVALID_ADDRESS)))
#define ACPHY_LowPowerRegimeControlUpperThreshold0_UpThre_SHIFT(rev) 0
#define ACPHY_LowPowerRegimeControlUpperThreshold0_UpThre_MASK(rev)  (0x1ff << ACPHY_LowPowerRegimeControlUpperThreshold0_UpThre_SHIFT(rev))

/* Register ACPHY_LowPowerRegimeControlLowerThreshold0 */
#define ACPHY_LowPowerRegimeControlLowerThreshold0(rev)               (ACREV_GE(rev,40) ? 0x1642 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1642 : INVALID_ADDRESS)))
#define ACPHY_LowPowerRegimeControlLowerThreshold0_LowThre_SHIFT(rev) 0
#define ACPHY_LowPowerRegimeControlLowerThreshold0_LowThre_MASK(rev)  (0x1ff << ACPHY_LowPowerRegimeControlLowerThreshold0_LowThre_SHIFT(rev))

/* Register ACPHY_lesiFstrClassifierEqualizationFactor0_0 */
#define ACPHY_lesiFstrClassifierEqualizationFactor0_0(rev)                     (ACREV_GE(rev,40) ? 0x1643 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1643 : INVALID_ADDRESS)))
#define ACPHY_lesiFstrClassifierEqualizationFactor0_0_subBand0Factor_SHIFT(rev) 0
#define ACPHY_lesiFstrClassifierEqualizationFactor0_0_subBand0Factor_MASK(rev) (0xff << ACPHY_lesiFstrClassifierEqualizationFactor0_0_subBand0Factor_SHIFT(rev))
#define ACPHY_lesiFstrClassifierEqualizationFactor0_0_subBand1Factor_SHIFT(rev) 8
#define ACPHY_lesiFstrClassifierEqualizationFactor0_0_subBand1Factor_MASK(rev) (0xff << ACPHY_lesiFstrClassifierEqualizationFactor0_0_subBand1Factor_SHIFT(rev))

/* Register ACPHY_lesiFstrClassifierEqualizationFactor1_0 */
#define ACPHY_lesiFstrClassifierEqualizationFactor1_0(rev)                     (ACREV_GE(rev,40) ? 0x1644 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1644 : INVALID_ADDRESS)))
#define ACPHY_lesiFstrClassifierEqualizationFactor1_0_subBand2Factor_SHIFT(rev) 0
#define ACPHY_lesiFstrClassifierEqualizationFactor1_0_subBand2Factor_MASK(rev) (0xff << ACPHY_lesiFstrClassifierEqualizationFactor1_0_subBand2Factor_SHIFT(rev))
#define ACPHY_lesiFstrClassifierEqualizationFactor1_0_subBand3Factor_SHIFT(rev) 8
#define ACPHY_lesiFstrClassifierEqualizationFactor1_0_subBand3Factor_MASK(rev) (0xff << ACPHY_lesiFstrClassifierEqualizationFactor1_0_subBand3Factor_SHIFT(rev))

/* Register ACPHY_LesiFstrFdNoisePower0 */
#define ACPHY_LesiFstrFdNoisePower0(rev)               (ACREV_GE(rev,40) ? 0x1645 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1645 : INVALID_ADDRESS)))
#define ACPHY_LesiFstrFdNoisePower0_noi_pow_SHIFT(rev) 0
#define ACPHY_LesiFstrFdNoisePower0_noi_pow_MASK(rev)  (0x1fff << ACPHY_LesiFstrFdNoisePower0_noi_pow_SHIFT(rev))

/* Register ACPHY_lesiInputScaling1_0 */
#define ACPHY_lesiInputScaling1_0(rev)                          (ACREV_GE(rev,40) ? 0x1646 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1646 : INVALID_ADDRESS)))
#define ACPHY_lesiInputScaling1_0_inpScalingFactor_1_SHIFT(rev) 0
#define ACPHY_lesiInputScaling1_0_inpScalingFactor_1_MASK(rev)  (0xff << ACPHY_lesiInputScaling1_0_inpScalingFactor_1_SHIFT(rev))
#define ACPHY_lesiInputScaling1_0_inpScalingExp_1_SHIFT(rev)    8
#define ACPHY_lesiInputScaling1_0_inpScalingExp_1_MASK(rev)     (0xf << ACPHY_lesiInputScaling1_0_inpScalingExp_1_SHIFT(rev))

/* Register ACPHY_lesiInputScaling2_0 */
#define ACPHY_lesiInputScaling2_0(rev)                          (ACREV_GE(rev,40) ? 0x1647 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1647 : INVALID_ADDRESS)))
#define ACPHY_lesiInputScaling2_0_inpScalingFactor_2_SHIFT(rev) 0
#define ACPHY_lesiInputScaling2_0_inpScalingFactor_2_MASK(rev)  (0xff << ACPHY_lesiInputScaling2_0_inpScalingFactor_2_SHIFT(rev))
#define ACPHY_lesiInputScaling2_0_inpScalingExp_2_SHIFT(rev)    8
#define ACPHY_lesiInputScaling2_0_inpScalingExp_2_MASK(rev)     (0xf << ACPHY_lesiInputScaling2_0_inpScalingExp_2_SHIFT(rev))

/* Register ACPHY_lesiInputScaling3_0 */
#define ACPHY_lesiInputScaling3_0(rev)                          (ACREV_GE(rev,40) ? 0x1648 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1648 : INVALID_ADDRESS)))
#define ACPHY_lesiInputScaling3_0_inpScalingFactor_3_SHIFT(rev) 0
#define ACPHY_lesiInputScaling3_0_inpScalingFactor_3_MASK(rev)  (0xff << ACPHY_lesiInputScaling3_0_inpScalingFactor_3_SHIFT(rev))
#define ACPHY_lesiInputScaling3_0_inpScalingExp_3_SHIFT(rev)    8
#define ACPHY_lesiInputScaling3_0_inpScalingExp_3_MASK(rev)     (0xf << ACPHY_lesiInputScaling3_0_inpScalingExp_3_SHIFT(rev))

/* Register ACPHY_obss_st_backoff_dBm_reg10 */
#define ACPHY_obss_st_backoff_dBm_reg10(rev)                           (ACREV_GE(rev,40) ? 0x1650 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1650 : INVALID_ADDRESS)))
#define ACPHY_obss_st_backoff_dBm_reg10_obss_st_backoff_dBm_SHIFT(rev) 0
#define ACPHY_obss_st_backoff_dBm_reg10_obss_st_backoff_dBm_MASK(rev)  (0xff << ACPHY_obss_st_backoff_dBm_reg10_obss_st_backoff_dBm_SHIFT(rev))

/* Register ACPHY_obss_st_backoff_dBm_reg20 */
#define ACPHY_obss_st_backoff_dBm_reg20(rev)                               (ACREV_GE(rev,40) ? 0x1651 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1651 : INVALID_ADDRESS)))
#define ACPHY_obss_st_backoff_dBm_reg20_obss_st_backoff_dBm_aci_SHIFT(rev) 0
#define ACPHY_obss_st_backoff_dBm_reg20_obss_st_backoff_dBm_aci_MASK(rev)  (0xff << ACPHY_obss_st_backoff_dBm_reg20_obss_st_backoff_dBm_aci_SHIFT(rev))

/* Register ACPHY_lowRateTssi20 */
#define ACPHY_lowRateTssi20(rev)                                (ACREV_GE(rev,40) ? 0x1653 : INVALID_ADDRESS)
#define ACPHY_lowRateTssi20_lb_tssi_adc_lowrate_mode_SHIFT(rev) 0
#define ACPHY_lowRateTssi20_lb_tssi_adc_lowrate_mode_MASK(rev)  (0x1 << ACPHY_lowRateTssi20_lb_tssi_adc_lowrate_mode_SHIFT(rev))
#define ACPHY_lowRateTssi20_lb_tssifilt_bypass_SHIFT(rev)       1
#define ACPHY_lowRateTssi20_lb_tssifilt_bypass_MASK(rev)        (0x1 << ACPHY_lowRateTssi20_lb_tssifilt_bypass_SHIFT(rev))

/* Register ACPHY_lowRateTssiDlyOFDM0 */
#define ACPHY_lowRateTssiDlyOFDM0(rev)                           (ACREV_GE(rev,40) ? 0x1654 : INVALID_ADDRESS)
#define ACPHY_lowRateTssiDlyOFDM0_Ntssi_hw_delay_ofdm_SHIFT(rev) 0
#define ACPHY_lowRateTssiDlyOFDM0_Ntssi_hw_delay_ofdm_MASK(rev)  (0xffff << ACPHY_lowRateTssiDlyOFDM0_Ntssi_hw_delay_ofdm_SHIFT(rev))

/* Register ACPHY_lowRateTssiDlyBPHY0 */
#define ACPHY_lowRateTssiDlyBPHY0(rev)                           (ACREV_GE(rev,40) ? 0x1655 : INVALID_ADDRESS)
#define ACPHY_lowRateTssiDlyBPHY0_Ntssi_hw_delay_bphy_SHIFT(rev) 0
#define ACPHY_lowRateTssiDlyBPHY0_Ntssi_hw_delay_bphy_MASK(rev)  (0xffff << ACPHY_lowRateTssiDlyBPHY0_Ntssi_hw_delay_bphy_SHIFT(rev))

/* Register ACPHY_lowRateTssiDlyIDLE0 */
#define ACPHY_lowRateTssiDlyIDLE0(rev)                           (ACREV_GE(rev,40) ? 0x1656 : INVALID_ADDRESS)
#define ACPHY_lowRateTssiDlyIDLE0_Ntssi_hw_delay_idle_SHIFT(rev) 0
#define ACPHY_lowRateTssiDlyIDLE0_Ntssi_hw_delay_idle_MASK(rev)  (0xffff << ACPHY_lowRateTssiDlyIDLE0_Ntssi_hw_delay_idle_SHIFT(rev))

/* Register ACPHY_crsThreshold1lsub10 */
#define ACPHY_crsThreshold1lsub10(rev)                   (ACREV_GE(rev,40) ? 0x1666 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1666 : INVALID_ADDRESS)))
#define ACPHY_crsThreshold1lsub10_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1lsub10_autoThresh_MASK(rev)   (0xff << ACPHY_crsThreshold1lsub10_autoThresh_SHIFT(rev))
#define ACPHY_crsThreshold1lsub10_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1lsub10_autoThresh2_MASK(rev)  (0xff << ACPHY_crsThreshold1lsub10_autoThresh2_SHIFT(rev))

/* Register ACPHY_crsThreshold1usub10 */
#define ACPHY_crsThreshold1usub10(rev)                   (ACREV_GE(rev,40) ? 0x1667 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1667 : INVALID_ADDRESS)))
#define ACPHY_crsThreshold1usub10_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1usub10_autoThresh_MASK(rev)   (0xff << ACPHY_crsThreshold1usub10_autoThresh_SHIFT(rev))
#define ACPHY_crsThreshold1usub10_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1usub10_autoThresh2_MASK(rev)  (0xff << ACPHY_crsThreshold1usub10_autoThresh2_SHIFT(rev))

/* Register ACPHY_ed_crs20LAssertThresh00 */
#define ACPHY_ed_crs20LAssertThresh00(rev)                              (ACREV_GE(rev,40) ? 0x1688 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1688 : INVALID_ADDRESS)))
#define ACPHY_ed_crs20LAssertThresh00_ed_crs20LAssertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20LAssertThresh00_ed_crs20LAssertThresh0_MASK(rev)  (0xffff << ACPHY_ed_crs20LAssertThresh00_ed_crs20LAssertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20LAssertThresh10 */
#define ACPHY_ed_crs20LAssertThresh10(rev)                              (ACREV_GE(rev,40) ? 0x1689 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1689 : INVALID_ADDRESS)))
#define ACPHY_ed_crs20LAssertThresh10_ed_crs20LAssertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20LAssertThresh10_ed_crs20LAssertThresh1_MASK(rev)  (0xffff << ACPHY_ed_crs20LAssertThresh10_ed_crs20LAssertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20UAssertThresh00 */
#define ACPHY_ed_crs20UAssertThresh00(rev)                              (ACREV_GE(rev,40) ? 0x168a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x168a : INVALID_ADDRESS)))
#define ACPHY_ed_crs20UAssertThresh00_ed_crs20UAssertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20UAssertThresh00_ed_crs20UAssertThresh0_MASK(rev)  (0xffff << ACPHY_ed_crs20UAssertThresh00_ed_crs20UAssertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20UAssertThresh10 */
#define ACPHY_ed_crs20UAssertThresh10(rev)                              (ACREV_GE(rev,40) ? 0x168b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x168b : INVALID_ADDRESS)))
#define ACPHY_ed_crs20UAssertThresh10_ed_crs20UAssertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20UAssertThresh10_ed_crs20UAssertThresh1_MASK(rev)  (0xffff << ACPHY_ed_crs20UAssertThresh10_ed_crs20UAssertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20Lsub1AssertThresh00 */
#define ACPHY_ed_crs20Lsub1AssertThresh00(rev)                                 (ACREV_GE(rev,40) ? 0x168c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x168c : INVALID_ADDRESS)))
#define ACPHY_ed_crs20Lsub1AssertThresh00_ed_crs20Lsub1AssertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20Lsub1AssertThresh00_ed_crs20Lsub1AssertThresh0_MASK(rev) (0xffff << ACPHY_ed_crs20Lsub1AssertThresh00_ed_crs20Lsub1AssertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20Lsub1AssertThresh10 */
#define ACPHY_ed_crs20Lsub1AssertThresh10(rev)                                 (ACREV_GE(rev,40) ? 0x168d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x168d : INVALID_ADDRESS)))
#define ACPHY_ed_crs20Lsub1AssertThresh10_ed_crs20Lsub1AssertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20Lsub1AssertThresh10_ed_crs20Lsub1AssertThresh1_MASK(rev) (0xffff << ACPHY_ed_crs20Lsub1AssertThresh10_ed_crs20Lsub1AssertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20Usub1AssertThresh00 */
#define ACPHY_ed_crs20Usub1AssertThresh00(rev)                                 (ACREV_GE(rev,40) ? 0x168e : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x168e : INVALID_ADDRESS)))
#define ACPHY_ed_crs20Usub1AssertThresh00_ed_crs20Usub1AssertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20Usub1AssertThresh00_ed_crs20Usub1AssertThresh0_MASK(rev) (0xffff << ACPHY_ed_crs20Usub1AssertThresh00_ed_crs20Usub1AssertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20Usub1AssertThresh10 */
#define ACPHY_ed_crs20Usub1AssertThresh10(rev)                                 (ACREV_GE(rev,40) ? 0x168f : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x168f : INVALID_ADDRESS)))
#define ACPHY_ed_crs20Usub1AssertThresh10_ed_crs20Usub1AssertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20Usub1AssertThresh10_ed_crs20Usub1AssertThresh1_MASK(rev) (0xffff << ACPHY_ed_crs20Usub1AssertThresh10_ed_crs20Usub1AssertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20LDeassertThresh00 */
#define ACPHY_ed_crs20LDeassertThresh00(rev)                                (ACREV_GE(rev,40) ? 0x1690 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1690 : INVALID_ADDRESS)))
#define ACPHY_ed_crs20LDeassertThresh00_ed_crs20LDeassertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20LDeassertThresh00_ed_crs20LDeassertThresh0_MASK(rev)  (0xffff << ACPHY_ed_crs20LDeassertThresh00_ed_crs20LDeassertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20LDeassertThresh10 */
#define ACPHY_ed_crs20LDeassertThresh10(rev)                                (ACREV_GE(rev,40) ? 0x1691 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1691 : INVALID_ADDRESS)))
#define ACPHY_ed_crs20LDeassertThresh10_ed_crs20LDeassertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20LDeassertThresh10_ed_crs20LDeassertThresh1_MASK(rev)  (0xffff << ACPHY_ed_crs20LDeassertThresh10_ed_crs20LDeassertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20UDeassertThresh00 */
#define ACPHY_ed_crs20UDeassertThresh00(rev)                                (ACREV_GE(rev,40) ? 0x1692 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1692 : INVALID_ADDRESS)))
#define ACPHY_ed_crs20UDeassertThresh00_ed_crs20UDeassertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20UDeassertThresh00_ed_crs20UDeassertThresh0_MASK(rev)  (0xffff << ACPHY_ed_crs20UDeassertThresh00_ed_crs20UDeassertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20UDeassertThresh10 */
#define ACPHY_ed_crs20UDeassertThresh10(rev)                                (ACREV_GE(rev,40) ? 0x1693 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1693 : INVALID_ADDRESS)))
#define ACPHY_ed_crs20UDeassertThresh10_ed_crs20UDeassertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20UDeassertThresh10_ed_crs20UDeassertThresh1_MASK(rev)  (0xffff << ACPHY_ed_crs20UDeassertThresh10_ed_crs20UDeassertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20Lsub1DeassertThresh00 */
#define ACPHY_ed_crs20Lsub1DeassertThresh00(rev)                               (ACREV_GE(rev,40) ? 0x1694 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1694 : INVALID_ADDRESS)))
#define ACPHY_ed_crs20Lsub1DeassertThresh00_ed_crs20Lsub1DeassertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20Lsub1DeassertThresh00_ed_crs20Lsub1DeassertThresh0_MASK(rev) (0xffff << ACPHY_ed_crs20Lsub1DeassertThresh00_ed_crs20Lsub1DeassertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20Lsub1DeassertThresh10 */
#define ACPHY_ed_crs20Lsub1DeassertThresh10(rev)                               (ACREV_GE(rev,40) ? 0x1695 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1695 : INVALID_ADDRESS)))
#define ACPHY_ed_crs20Lsub1DeassertThresh10_ed_crs20Lsub1DeassertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20Lsub1DeassertThresh10_ed_crs20Lsub1DeassertThresh1_MASK(rev) (0xffff << ACPHY_ed_crs20Lsub1DeassertThresh10_ed_crs20Lsub1DeassertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20Usub1DeassertThresh00 */
#define ACPHY_ed_crs20Usub1DeassertThresh00(rev)                               (ACREV_GE(rev,40) ? 0x1696 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1696 : INVALID_ADDRESS)))
#define ACPHY_ed_crs20Usub1DeassertThresh00_ed_crs20Usub1DeassertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20Usub1DeassertThresh00_ed_crs20Usub1DeassertThresh0_MASK(rev) (0xffff << ACPHY_ed_crs20Usub1DeassertThresh00_ed_crs20Usub1DeassertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20Usub1DeassertThresh10 */
#define ACPHY_ed_crs20Usub1DeassertThresh10(rev)                               (ACREV_GE(rev,40) ? 0x1697 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1697 : INVALID_ADDRESS)))
#define ACPHY_ed_crs20Usub1DeassertThresh10_ed_crs20Usub1DeassertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20Usub1DeassertThresh10_ed_crs20Usub1DeassertThresh1_MASK(rev) (0xffff << ACPHY_ed_crs20Usub1DeassertThresh10_ed_crs20Usub1DeassertThresh1_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th1_s30 */
#define ACPHY_DSSF_gain_th1_s30(rev)                   (ACREV_GE(rev,40) ? 0x16b9 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x16b9 : INVALID_ADDRESS)))
#define ACPHY_DSSF_gain_th1_s30_gain_th1_s3_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th1_s30_gain_th1_s3_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th1_s30_gain_th1_s3_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th2_s30 */
#define ACPHY_DSSF_gain_th2_s30(rev)                   (ACREV_GE(rev,40) ? 0x16ba : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x16ba : INVALID_ADDRESS)))
#define ACPHY_DSSF_gain_th2_s30_gain_th2_s3_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th2_s30_gain_th2_s3_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th2_s30_gain_th2_s3_SHIFT(rev))

/* Register ACPHY_DSSF_exp_j_theta_i_s30 */
#define ACPHY_DSSF_exp_j_theta_i_s30(rev)                        (ACREV_GE(rev,40) ? 0x16bb : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x16bb : INVALID_ADDRESS)))
#define ACPHY_DSSF_exp_j_theta_i_s30_exp_j_theta_i_s3_SHIFT(rev) 0
#define ACPHY_DSSF_exp_j_theta_i_s30_exp_j_theta_i_s3_MASK(rev)  (0x1fff << ACPHY_DSSF_exp_j_theta_i_s30_exp_j_theta_i_s3_SHIFT(rev))

/* Register ACPHY_DSSF_exp_i_theta_q_s30 */
#define ACPHY_DSSF_exp_i_theta_q_s30(rev)                        (ACREV_GE(rev,40) ? 0x16bc : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x16bc : INVALID_ADDRESS)))
#define ACPHY_DSSF_exp_i_theta_q_s30_exp_j_theta_q_s3_SHIFT(rev) 0
#define ACPHY_DSSF_exp_i_theta_q_s30_exp_j_theta_q_s3_MASK(rev)  (0x1fff << ACPHY_DSSF_exp_i_theta_q_s30_exp_j_theta_q_s3_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_1B0 */
#define ACPHY_wbcal_ctl_1B0(rev)                                  (ACREV_GE(rev,40) ? 0x16cb : (ACREV_GE(rev,36) ? 0xc2b : (ACREV_GE(rev,33) ? 0x16cb : (ACREV_GE(rev,32) ? 0x63b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x63b : INVALID_ADDRESS))))))
#define ACPHY_wbcal_ctl_1B0_wbpapd_cal_const_pow_scale_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_1B0_wbpapd_cal_const_pow_scale_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_1B0_wbpapd_cal_const_pow_scale_SHIFT(rev))
#define ACPHY_wbcal_ctl_1B0_wbcal_corr_stop_hi0_SHIFT(rev)        0
#define ACPHY_wbcal_ctl_1B0_wbcal_corr_stop_hi0_MASK(rev)         (0xf << ACPHY_wbcal_ctl_1B0_wbcal_corr_stop_hi0_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_2d0 */
#define ACPHY_wbcal_ctl_2d0(rev)                             (ACREV_GE(rev,40) ? 0x16fd : (ACREV_GE(rev,36) ? 0xbfd : (ACREV_GE(rev,33) ? 0x16fd : INVALID_ADDRESS)))
#define ACPHY_wbcal_ctl_2d0_wbpapd_scale_start_lo_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_2d0_wbpapd_scale_start_lo_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_2d0_wbpapd_scale_start_lo_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_2e0 */
#define ACPHY_wbcal_ctl_2e0(rev)                            (ACREV_GE(rev,40) ? 0x16fe : (ACREV_GE(rev,36) ? 0xbfe : (ACREV_GE(rev,33) ? 0x16fe : INVALID_ADDRESS)))
#define ACPHY_wbcal_ctl_2e0_wbpapd_scale_stop_lo_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_2e0_wbpapd_scale_stop_lo_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_2e0_wbpapd_scale_stop_lo_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_2f0 */
#define ACPHY_wbcal_ctl_2f0(rev)                            (ACREV_GE(rev,40) ? 0x16ff : (ACREV_GE(rev,36) ? 0xbff : (ACREV_GE(rev,33) ? 0x16ff : INVALID_ADDRESS)))
#define ACPHY_wbcal_ctl_2f0_wbcal_scale_start_hi_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_2f0_wbcal_scale_start_hi_MASK(rev)  (0xf << ACPHY_wbcal_ctl_2f0_wbcal_scale_start_hi_SHIFT(rev))
#define ACPHY_wbcal_ctl_2f0_wbcal_scale_stop_hi_SHIFT(rev)  4
#define ACPHY_wbcal_ctl_2f0_wbcal_scale_stop_hi_MASK(rev)   (0xf << ACPHY_wbcal_ctl_2f0_wbcal_scale_stop_hi_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideNapPus0 */
#define ACPHY_RfctrlOverrideNapPus0(rev)                          (ACREV_GE(rev,40) ? 0x1700 : (ACREV_GE(rev,36) ? 0xf00 : (ACREV_GE(rev,33) ? 0x1700 : INVALID_ADDRESS)))
#define ACPHY_RfctrlOverrideNapPus0_lna_gm_pu_SHIFT(rev)          0
#define ACPHY_RfctrlOverrideNapPus0_lna_gm_pu_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideNapPus0_lna_gm_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus0_rx_mix_pu_SHIFT(rev)          1
#define ACPHY_RfctrlOverrideNapPus0_rx_mix_pu_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideNapPus0_rx_mix_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus0_tia_bq_pu_SHIFT(rev)          2
#define ACPHY_RfctrlOverrideNapPus0_tia_bq_pu_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideNapPus0_tia_bq_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus0_tia_dcdac_pu_SHIFT(rev)       3
#define ACPHY_RfctrlOverrideNapPus0_tia_dcdac_pu_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideNapPus0_tia_dcdac_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus0_tia_nbrssi_pu_SHIFT(rev)      4
#define ACPHY_RfctrlOverrideNapPus0_tia_nbrssi_pu_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideNapPus0_tia_nbrssi_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus0_logen2g_rx_div2_pu_SHIFT(rev) 5
#define ACPHY_RfctrlOverrideNapPus0_logen2g_rx_div2_pu_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideNapPus0_logen2g_rx_div2_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus0_logen2g_tx_div2_pu_SHIFT(rev) 6
#define ACPHY_RfctrlOverrideNapPus0_logen2g_tx_div2_pu_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideNapPus0_logen2g_tx_div2_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus0_div2g_pwrup_SHIFT(rev)        7
#define ACPHY_RfctrlOverrideNapPus0_div2g_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideNapPus0_div2g_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus0_div5g_mimo_bf_en_SHIFT(rev)   8
#define ACPHY_RfctrlOverrideNapPus0_div5g_mimo_bf_en_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideNapPus0_div5g_mimo_bf_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus0_lpf_bias_pu_SHIFT(rev)        9
#define ACPHY_RfctrlOverrideNapPus0_lpf_bias_pu_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideNapPus0_lpf_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus0_adc_bias_pu_SHIFT(rev)        10
#define ACPHY_RfctrlOverrideNapPus0_adc_bias_pu_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideNapPus0_adc_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus0_afediv_bias_pu_SHIFT(rev)     11
#define ACPHY_RfctrlOverrideNapPus0_afediv_bias_pu_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideNapPus0_afediv_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus0_lna1_bias_pu_SHIFT(rev)       12
#define ACPHY_RfctrlOverrideNapPus0_lna1_bias_pu_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideNapPus0_lna1_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus0_lna_gm_bias_pu_SHIFT(rev)     13
#define ACPHY_RfctrlOverrideNapPus0_lna_gm_bias_pu_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideNapPus0_lna_gm_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus0_logen_bias_pu_SHIFT(rev)      14
#define ACPHY_RfctrlOverrideNapPus0_logen_bias_pu_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideNapPus0_logen_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus0_div5g_txbuf_pu_SHIFT(rev)     7
#define ACPHY_RfctrlOverrideNapPus0_div5g_txbuf_pu_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideNapPus0_div5g_txbuf_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus0_div5g_rxbuf_pu_SHIFT(rev)     8
#define ACPHY_RfctrlOverrideNapPus0_div5g_rxbuf_pu_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideNapPus0_div5g_rxbuf_pu_SHIFT(rev))

/* Register ACPHY_RfctrlCoreNapPus0 */
#define ACPHY_RfctrlCoreNapPus0(rev)                          (ACREV_GE(rev,40) ? 0x1701 : (ACREV_GE(rev,36) ? 0xf01 : (ACREV_GE(rev,33) ? 0x1701 : INVALID_ADDRESS)))
#define ACPHY_RfctrlCoreNapPus0_lna_gm_pu_SHIFT(rev)          0
#define ACPHY_RfctrlCoreNapPus0_lna_gm_pu_MASK(rev)           (0x1 << ACPHY_RfctrlCoreNapPus0_lna_gm_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus0_rx_mix_pu_SHIFT(rev)          1
#define ACPHY_RfctrlCoreNapPus0_rx_mix_pu_MASK(rev)           (0x1 << ACPHY_RfctrlCoreNapPus0_rx_mix_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus0_tia_bq_pu_SHIFT(rev)          2
#define ACPHY_RfctrlCoreNapPus0_tia_bq_pu_MASK(rev)           (0x1 << ACPHY_RfctrlCoreNapPus0_tia_bq_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus0_tia_dcdac_pu_SHIFT(rev)       3
#define ACPHY_RfctrlCoreNapPus0_tia_dcdac_pu_MASK(rev)        (0x1 << ACPHY_RfctrlCoreNapPus0_tia_dcdac_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus0_tia_nbrssi_pu_SHIFT(rev)      4
#define ACPHY_RfctrlCoreNapPus0_tia_nbrssi_pu_MASK(rev)       (0x1 << ACPHY_RfctrlCoreNapPus0_tia_nbrssi_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus0_logen2g_rx_div2_pu_SHIFT(rev) 5
#define ACPHY_RfctrlCoreNapPus0_logen2g_rx_div2_pu_MASK(rev)  (0x1 << ACPHY_RfctrlCoreNapPus0_logen2g_rx_div2_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus0_logen2g_tx_div2_pu_SHIFT(rev) 6
#define ACPHY_RfctrlCoreNapPus0_logen2g_tx_div2_pu_MASK(rev)  (0x1 << ACPHY_RfctrlCoreNapPus0_logen2g_tx_div2_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus0_div2g_pwrup_SHIFT(rev)        7
#define ACPHY_RfctrlCoreNapPus0_div2g_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlCoreNapPus0_div2g_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus0_div5g_mimo_bf_en_SHIFT(rev)   8
#define ACPHY_RfctrlCoreNapPus0_div5g_mimo_bf_en_MASK(rev)    (0x1 << ACPHY_RfctrlCoreNapPus0_div5g_mimo_bf_en_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus0_lpf_bias_pu_SHIFT(rev)        9
#define ACPHY_RfctrlCoreNapPus0_lpf_bias_pu_MASK(rev)         (0x1 << ACPHY_RfctrlCoreNapPus0_lpf_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus0_adc_bias_pu_SHIFT(rev)        10
#define ACPHY_RfctrlCoreNapPus0_adc_bias_pu_MASK(rev)         (0x3 << ACPHY_RfctrlCoreNapPus0_adc_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus0_afediv_bias_pu_SHIFT(rev)     12
#define ACPHY_RfctrlCoreNapPus0_afediv_bias_pu_MASK(rev)      (0x1 << ACPHY_RfctrlCoreNapPus0_afediv_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus0_lna1_bias_pu_SHIFT(rev)       13
#define ACPHY_RfctrlCoreNapPus0_lna1_bias_pu_MASK(rev)        (0x1 << ACPHY_RfctrlCoreNapPus0_lna1_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus0_lna_gm_bias_pu_SHIFT(rev)     14
#define ACPHY_RfctrlCoreNapPus0_lna_gm_bias_pu_MASK(rev)      (0x1 << ACPHY_RfctrlCoreNapPus0_lna_gm_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus0_logen_bias_pu_SHIFT(rev)      15
#define ACPHY_RfctrlCoreNapPus0_logen_bias_pu_MASK(rev)       (0x1 << ACPHY_RfctrlCoreNapPus0_logen_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus0_div5g_txbuf_pu_SHIFT(rev)     7
#define ACPHY_RfctrlCoreNapPus0_div5g_txbuf_pu_MASK(rev)      (0x1 << ACPHY_RfctrlCoreNapPus0_div5g_txbuf_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus0_div5g_rxbuf_pu_SHIFT(rev)     8
#define ACPHY_RfctrlCoreNapPus0_div5g_rxbuf_pu_MASK(rev)      (0x1 << ACPHY_RfctrlCoreNapPus0_div5g_rxbuf_pu_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideLogenBias0 */
#define ACPHY_RfctrlOverrideLogenBias0(rev)                            (ACREV_GE(rev,40) ? 0x1702 : (ACREV_GE(rev,36) ? 0xf02 : (ACREV_GE(rev,33) ? 0x1702 : INVALID_ADDRESS)))
#define ACPHY_RfctrlOverrideLogenBias0_logen_bias_x2_pu_SHIFT(rev)     0
#define ACPHY_RfctrlOverrideLogenBias0_logen_bias_x2_pu_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideLogenBias0_logen_bias_x2_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideLogenBias0_logen_bias_buf_pu_SHIFT(rev)    1
#define ACPHY_RfctrlOverrideLogenBias0_logen_bias_buf_pu_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideLogenBias0_logen_bias_buf_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideLogenBias0_logen_bias_mimo_pu_SHIFT(rev)   2
#define ACPHY_RfctrlOverrideLogenBias0_logen_bias_mimo_pu_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLogenBias0_logen_bias_mimo_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideLogenBias0_gm_bias_reset_SHIFT(rev)        3
#define ACPHY_RfctrlOverrideLogenBias0_gm_bias_reset_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideLogenBias0_gm_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideLogenBias0_tia_bias_pu_SHIFT(rev)          4
#define ACPHY_RfctrlOverrideLogenBias0_tia_bias_pu_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideLogenBias0_tia_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideLogenBias0_logen5g_mimo_pwrup_SHIFT(rev)   5
#define ACPHY_RfctrlOverrideLogenBias0_logen5g_mimo_pwrup_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLogenBias0_logen5g_mimo_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideLogenBias0_logen_mimo_driver_en_SHIFT(rev) 6
#define ACPHY_RfctrlOverrideLogenBias0_logen_mimo_driver_en_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideLogenBias0_logen_mimo_driver_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideLogenBias0_logen_bias_buf_txpu_SHIFT(rev)  7
#define ACPHY_RfctrlOverrideLogenBias0_logen_bias_buf_txpu_MASK(rev)   (0x1 << ACPHY_RfctrlOverrideLogenBias0_logen_bias_buf_txpu_SHIFT(rev))
#define ACPHY_RfctrlOverrideLogenBias0_logen_bias_buf_rxpu_SHIFT(rev)  8
#define ACPHY_RfctrlOverrideLogenBias0_logen_bias_buf_rxpu_MASK(rev)   (0x1 << ACPHY_RfctrlOverrideLogenBias0_logen_bias_buf_rxpu_SHIFT(rev))
#define ACPHY_RfctrlOverrideLogenBias0_rx2g_gm_bypass_SHIFT(rev)       9
#define ACPHY_RfctrlOverrideLogenBias0_rx2g_gm_bypass_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideLogenBias0_rx2g_gm_bypass_SHIFT(rev))
#define ACPHY_RfctrlOverrideLogenBias0_rxadc_clkgen_pu_SHIFT(rev)      5
#define ACPHY_RfctrlOverrideLogenBias0_rxadc_clkgen_pu_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideLogenBias0_rxadc_clkgen_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideLogenBias0_rxadc_ref_pu_SHIFT(rev)         6
#define ACPHY_RfctrlOverrideLogenBias0_rxadc_ref_pu_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideLogenBias0_rxadc_ref_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideLogenBias0_rxadc_cmbuf_pu_SHIFT(rev)       7
#define ACPHY_RfctrlOverrideLogenBias0_rxadc_cmbuf_pu_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideLogenBias0_rxadc_cmbuf_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideLogenBias0_adc_pu_I_SHIFT(rev)             8
#define ACPHY_RfctrlOverrideLogenBias0_adc_pu_I_MASK(rev)              (0x1 << ACPHY_RfctrlOverrideLogenBias0_adc_pu_I_SHIFT(rev))
#define ACPHY_RfctrlOverrideLogenBias0_adc_pu_Q_SHIFT(rev)             9
#define ACPHY_RfctrlOverrideLogenBias0_adc_pu_Q_MASK(rev)              (0x1 << ACPHY_RfctrlOverrideLogenBias0_adc_pu_Q_SHIFT(rev))
#define ACPHY_RfctrlOverrideLogenBias0_pad_bias_reset_SHIFT(rev)       10
#define ACPHY_RfctrlOverrideLogenBias0_pad_bias_reset_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideLogenBias0_pad_bias_reset_SHIFT(rev))

/* Register ACPHY_RfctrlCoreLogenBias0 */
#define ACPHY_RfctrlCoreLogenBias0(rev)                            (ACREV_GE(rev,40) ? 0x1703 : (ACREV_GE(rev,36) ? 0xf03 : (ACREV_GE(rev,33) ? 0x1703 : INVALID_ADDRESS)))
#define ACPHY_RfctrlCoreLogenBias0_logen_bias_x2_pu_SHIFT(rev)     0
#define ACPHY_RfctrlCoreLogenBias0_logen_bias_x2_pu_MASK(rev)      (0x1 << ACPHY_RfctrlCoreLogenBias0_logen_bias_x2_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreLogenBias0_logen_bias_buf_pu_SHIFT(rev)    1
#define ACPHY_RfctrlCoreLogenBias0_logen_bias_buf_pu_MASK(rev)     (0x1 << ACPHY_RfctrlCoreLogenBias0_logen_bias_buf_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreLogenBias0_logen_bias_mimo_pu_SHIFT(rev)   2
#define ACPHY_RfctrlCoreLogenBias0_logen_bias_mimo_pu_MASK(rev)    (0x1 << ACPHY_RfctrlCoreLogenBias0_logen_bias_mimo_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreLogenBias0_gm_bias_reset_SHIFT(rev)        3
#define ACPHY_RfctrlCoreLogenBias0_gm_bias_reset_MASK(rev)         (0x1 << ACPHY_RfctrlCoreLogenBias0_gm_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreLogenBias0_tia_bias_pu_SHIFT(rev)          4
#define ACPHY_RfctrlCoreLogenBias0_tia_bias_pu_MASK(rev)           (0x1 << ACPHY_RfctrlCoreLogenBias0_tia_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreLogenBias0_logen5g_mimo_pwrup_SHIFT(rev)   5
#define ACPHY_RfctrlCoreLogenBias0_logen5g_mimo_pwrup_MASK(rev)    (0x1 << ACPHY_RfctrlCoreLogenBias0_logen5g_mimo_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreLogenBias0_logen_mimo_driver_en_SHIFT(rev) 6
#define ACPHY_RfctrlCoreLogenBias0_logen_mimo_driver_en_MASK(rev)  (0x1 << ACPHY_RfctrlCoreLogenBias0_logen_mimo_driver_en_SHIFT(rev))
#define ACPHY_RfctrlCoreLogenBias0_logen_bias_buf_txpu_SHIFT(rev)  7
#define ACPHY_RfctrlCoreLogenBias0_logen_bias_buf_txpu_MASK(rev)   (0x1 << ACPHY_RfctrlCoreLogenBias0_logen_bias_buf_txpu_SHIFT(rev))
#define ACPHY_RfctrlCoreLogenBias0_logen_bias_buf_rxpu_SHIFT(rev)  8
#define ACPHY_RfctrlCoreLogenBias0_logen_bias_buf_rxpu_MASK(rev)   (0x1 << ACPHY_RfctrlCoreLogenBias0_logen_bias_buf_rxpu_SHIFT(rev))
#define ACPHY_RfctrlCoreLogenBias0_rx2g_gm_bypass_SHIFT(rev)       9
#define ACPHY_RfctrlCoreLogenBias0_rx2g_gm_bypass_MASK(rev)        (0x1 << ACPHY_RfctrlCoreLogenBias0_rx2g_gm_bypass_SHIFT(rev))
#define ACPHY_RfctrlCoreLogenBias0_rxadc_clkgen_pu_SHIFT(rev)      5
#define ACPHY_RfctrlCoreLogenBias0_rxadc_clkgen_pu_MASK(rev)       (0x1 << ACPHY_RfctrlCoreLogenBias0_rxadc_clkgen_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreLogenBias0_rxadc_ref_pu_SHIFT(rev)         6
#define ACPHY_RfctrlCoreLogenBias0_rxadc_ref_pu_MASK(rev)          (0x1 << ACPHY_RfctrlCoreLogenBias0_rxadc_ref_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreLogenBias0_rxadc_cmbuf_pu_SHIFT(rev)       7
#define ACPHY_RfctrlCoreLogenBias0_rxadc_cmbuf_pu_MASK(rev)        (0x1 << ACPHY_RfctrlCoreLogenBias0_rxadc_cmbuf_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreLogenBias0_adc_pu_I_SHIFT(rev)             8
#define ACPHY_RfctrlCoreLogenBias0_adc_pu_I_MASK(rev)              (0x1 << ACPHY_RfctrlCoreLogenBias0_adc_pu_I_SHIFT(rev))
#define ACPHY_RfctrlCoreLogenBias0_adc_pu_Q_SHIFT(rev)             9
#define ACPHY_RfctrlCoreLogenBias0_adc_pu_Q_MASK(rev)              (0x1 << ACPHY_RfctrlCoreLogenBias0_adc_pu_Q_SHIFT(rev))
#define ACPHY_RfctrlCoreLogenBias0_pad_bias_reset_SHIFT(rev)       10
#define ACPHY_RfctrlCoreLogenBias0_pad_bias_reset_MASK(rev)        (0x1 << ACPHY_RfctrlCoreLogenBias0_pad_bias_reset_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideExtraAfeDivCfg0 */
#define ACPHY_RfctrlOverrideExtraAfeDivCfg0(rev)                               (ACREV_GE(rev,40) ? 0x1704 : (ACREV_GE(rev,36) ? 0xf04 : (ACREV_GE(rev,33) ? 0x1704 : INVALID_ADDRESS)))
#define ACPHY_RfctrlOverrideExtraAfeDivCfg0_afediv_dac_rsb_ovr_SHIFT(rev)      0
#define ACPHY_RfctrlOverrideExtraAfeDivCfg0_afediv_dac_rsb_ovr_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideExtraAfeDivCfg0_afediv_dac_rsb_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideExtraAfeDivCfg0_afediv_adc_rsb_ovr_SHIFT(rev)      1
#define ACPHY_RfctrlOverrideExtraAfeDivCfg0_afediv_adc_rsb_ovr_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideExtraAfeDivCfg0_afediv_adc_rsb_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideExtraAfeDivCfg0_afediv_adc_div2_ovr_SHIFT(rev)     2
#define ACPHY_RfctrlOverrideExtraAfeDivCfg0_afediv_adc_div2_ovr_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideExtraAfeDivCfg0_afediv_adc_div2_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideExtraAfeDivCfg0_afediv_dac_div2_ovr_SHIFT(rev)     3
#define ACPHY_RfctrlOverrideExtraAfeDivCfg0_afediv_dac_div2_ovr_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideExtraAfeDivCfg0_afediv_dac_div2_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideExtraAfeDivCfg0_afediv_adc_inv_phase_ovr_SHIFT(rev) 4
#define ACPHY_RfctrlOverrideExtraAfeDivCfg0_afediv_adc_inv_phase_ovr_MASK(rev) (0x1 << ACPHY_RfctrlOverrideExtraAfeDivCfg0_afediv_adc_inv_phase_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideExtraAfeDivCfg0_afediv_dac_inv_phase_ovr_SHIFT(rev) 5
#define ACPHY_RfctrlOverrideExtraAfeDivCfg0_afediv_dac_inv_phase_ovr_MASK(rev) (0x1 << ACPHY_RfctrlOverrideExtraAfeDivCfg0_afediv_dac_inv_phase_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideExtraAfeDivCfg0_afediv_mm_route_ovr_SHIFT(rev)     6
#define ACPHY_RfctrlOverrideExtraAfeDivCfg0_afediv_mm_route_ovr_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideExtraAfeDivCfg0_afediv_mm_route_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideExtraAfeDivCfg0_afediv_en_div2_ovr_SHIFT(rev)      7
#define ACPHY_RfctrlOverrideExtraAfeDivCfg0_afediv_en_div2_ovr_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideExtraAfeDivCfg0_afediv_en_div2_ovr_SHIFT(rev))

/* Register ACPHY_dccal_control_330 */
#define ACPHY_dccal_control_330(rev)                           (ACREV_GE(rev,40) ? 0x1705 : (ACREV_GE(rev,36) ? 0xc99 : (ACREV_GE(rev,33) ? 0x1705 : INVALID_ADDRESS)))
#define ACPHY_dccal_control_330_dcc_tia_num_entries_SHIFT(rev) 0
#define ACPHY_dccal_control_330_dcc_tia_num_entries_MASK(rev)  (0xf << ACPHY_dccal_control_330_dcc_tia_num_entries_SHIFT(rev))
#define ACPHY_dccal_control_330_dcc_lpf_num_entries_SHIFT(rev) 4
#define ACPHY_dccal_control_330_dcc_lpf_num_entries_MASK(rev)  (0x7 << ACPHY_dccal_control_330_dcc_lpf_num_entries_SHIFT(rev))
#define ACPHY_dccal_control_330_dcoe_lpf_map_0_SHIFT(rev)      7
#define ACPHY_dccal_control_330_dcoe_lpf_map_0_MASK(rev)       (0x7 << ACPHY_dccal_control_330_dcoe_lpf_map_0_SHIFT(rev))
#define ACPHY_dccal_control_330_dcoe_lpf_map_1_SHIFT(rev)      10
#define ACPHY_dccal_control_330_dcoe_lpf_map_1_MASK(rev)       (0x7 << ACPHY_dccal_control_330_dcoe_lpf_map_1_SHIFT(rev))
#define ACPHY_dccal_control_330_dcoe_lpf_map_2_SHIFT(rev)      13
#define ACPHY_dccal_control_330_dcoe_lpf_map_2_MASK(rev)       (0x7 << ACPHY_dccal_control_330_dcoe_lpf_map_2_SHIFT(rev))

/* Register ACPHY_dccal_control_340 */
#define ACPHY_dccal_control_340(rev)                      (ACREV_GE(rev,40) ? 0x1706 : (ACREV_GE(rev,36) ? 0xc9a : (ACREV_GE(rev,33) ? 0x1706 : INVALID_ADDRESS)))
#define ACPHY_dccal_control_340_dcoe_lpf_map_3_SHIFT(rev) 0
#define ACPHY_dccal_control_340_dcoe_lpf_map_3_MASK(rev)  (0x7 << ACPHY_dccal_control_340_dcoe_lpf_map_3_SHIFT(rev))
#define ACPHY_dccal_control_340_dcoe_lpf_map_4_SHIFT(rev) 3
#define ACPHY_dccal_control_340_dcoe_lpf_map_4_MASK(rev)  (0x7 << ACPHY_dccal_control_340_dcoe_lpf_map_4_SHIFT(rev))
#define ACPHY_dccal_control_340_dcoe_lpf_map_5_SHIFT(rev) 6
#define ACPHY_dccal_control_340_dcoe_lpf_map_5_MASK(rev)  (0x7 << ACPHY_dccal_control_340_dcoe_lpf_map_5_SHIFT(rev))

/* Register ACPHY_dccal_control_350 */
#define ACPHY_dccal_control_350(rev)                      (ACREV_GE(rev,40) ? 0x1707 : (ACREV_GE(rev,36) ? 0xc9b : (ACREV_GE(rev,33) ? 0x1707 : INVALID_ADDRESS)))
#define ACPHY_dccal_control_350_dcoe_tia_map_0_SHIFT(rev) 0
#define ACPHY_dccal_control_350_dcoe_tia_map_0_MASK(rev)  (0xf << ACPHY_dccal_control_350_dcoe_tia_map_0_SHIFT(rev))
#define ACPHY_dccal_control_350_dcoe_tia_map_1_SHIFT(rev) 4
#define ACPHY_dccal_control_350_dcoe_tia_map_1_MASK(rev)  (0xf << ACPHY_dccal_control_350_dcoe_tia_map_1_SHIFT(rev))
#define ACPHY_dccal_control_350_dcoe_tia_map_2_SHIFT(rev) 8
#define ACPHY_dccal_control_350_dcoe_tia_map_2_MASK(rev)  (0xf << ACPHY_dccal_control_350_dcoe_tia_map_2_SHIFT(rev))
#define ACPHY_dccal_control_350_dcoe_tia_map_3_SHIFT(rev) 12
#define ACPHY_dccal_control_350_dcoe_tia_map_3_MASK(rev)  (0xf << ACPHY_dccal_control_350_dcoe_tia_map_3_SHIFT(rev))

/* Register ACPHY_dccal_control_360 */
#define ACPHY_dccal_control_360(rev)                      (ACREV_GE(rev,40) ? 0x1708 : (ACREV_GE(rev,36) ? 0xc9c : (ACREV_GE(rev,33) ? 0x1708 : INVALID_ADDRESS)))
#define ACPHY_dccal_control_360_dcoe_tia_map_4_SHIFT(rev) 0
#define ACPHY_dccal_control_360_dcoe_tia_map_4_MASK(rev)  (0xf << ACPHY_dccal_control_360_dcoe_tia_map_4_SHIFT(rev))
#define ACPHY_dccal_control_360_dcoe_tia_map_5_SHIFT(rev) 4
#define ACPHY_dccal_control_360_dcoe_tia_map_5_MASK(rev)  (0xf << ACPHY_dccal_control_360_dcoe_tia_map_5_SHIFT(rev))
#define ACPHY_dccal_control_360_dcoe_tia_map_6_SHIFT(rev) 8
#define ACPHY_dccal_control_360_dcoe_tia_map_6_MASK(rev)  (0xf << ACPHY_dccal_control_360_dcoe_tia_map_6_SHIFT(rev))
#define ACPHY_dccal_control_360_dcoe_tia_map_7_SHIFT(rev) 12
#define ACPHY_dccal_control_360_dcoe_tia_map_7_MASK(rev)  (0xf << ACPHY_dccal_control_360_dcoe_tia_map_7_SHIFT(rev))

/* Register ACPHY_dccal_control_370 */
#define ACPHY_dccal_control_370(rev)                       (ACREV_GE(rev,40) ? 0x1709 : (ACREV_GE(rev,36) ? 0xc9d : (ACREV_GE(rev,33) ? 0x1709 : INVALID_ADDRESS)))
#define ACPHY_dccal_control_370_dcoe_tia_map_8_SHIFT(rev)  0
#define ACPHY_dccal_control_370_dcoe_tia_map_8_MASK(rev)   (0xf << ACPHY_dccal_control_370_dcoe_tia_map_8_SHIFT(rev))
#define ACPHY_dccal_control_370_dcoe_tia_map_9_SHIFT(rev)  4
#define ACPHY_dccal_control_370_dcoe_tia_map_9_MASK(rev)   (0xf << ACPHY_dccal_control_370_dcoe_tia_map_9_SHIFT(rev))
#define ACPHY_dccal_control_370_dcoe_tia_map_10_SHIFT(rev) 8
#define ACPHY_dccal_control_370_dcoe_tia_map_10_MASK(rev)  (0xf << ACPHY_dccal_control_370_dcoe_tia_map_10_SHIFT(rev))
#define ACPHY_dccal_control_370_dcoe_tia_map_11_SHIFT(rev) 12
#define ACPHY_dccal_control_370_dcoe_tia_map_11_MASK(rev)  (0xf << ACPHY_dccal_control_370_dcoe_tia_map_11_SHIFT(rev))

/* Register ACPHY_Extra1AfeClkDivOverrideCtrl28nm0 */
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm0(rev)                            (ACREV_GE(rev,40) ? 0x170a : (ACREV_GE(rev,36) ? 0xf05 : (ACREV_GE(rev,33) ? 0x170a : INVALID_ADDRESS)))
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm0_afediv_dac_rsb_val_SHIFT(rev)   0
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm0_afediv_dac_rsb_val_MASK(rev)    (0x3f << ACPHY_Extra1AfeClkDivOverrideCtrl28nm0_afediv_dac_rsb_val_SHIFT(rev))
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm0_afediv_adc_rsb_val_SHIFT(rev)   6
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm0_afediv_adc_rsb_val_MASK(rev)    (0x3f << ACPHY_Extra1AfeClkDivOverrideCtrl28nm0_afediv_adc_rsb_val_SHIFT(rev))
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm0_afediv_mm_route_en_SHIFT(rev)   12
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm0_afediv_mm_route_en_MASK(rev)    (0x1 << ACPHY_Extra1AfeClkDivOverrideCtrl28nm0_afediv_mm_route_en_SHIFT(rev))
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm0_afediv_en_div2_SHIFT(rev)       13
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm0_afediv_en_div2_MASK(rev)        (0x1 << ACPHY_Extra1AfeClkDivOverrideCtrl28nm0_afediv_en_div2_SHIFT(rev))
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm0_afediv_adc_inv_phase_val_SHIFT(rev) 14
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm0_afediv_adc_inv_phase_val_MASK(rev) (0x1 << ACPHY_Extra1AfeClkDivOverrideCtrl28nm0_afediv_adc_inv_phase_val_SHIFT(rev))
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm0_afediv_dac_inv_phase_val_SHIFT(rev) 15
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm0_afediv_dac_inv_phase_val_MASK(rev) (0x1 << ACPHY_Extra1AfeClkDivOverrideCtrl28nm0_afediv_dac_inv_phase_val_SHIFT(rev))

/* Register ACPHY_Extra2AfeClkDivOverrideCtrl28nm0 */
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm0(rev)                           (ACREV_GE(rev,40) ? 0x170b : (ACREV_GE(rev,36) ? 0xf06 : (ACREV_GE(rev,33) ? 0x170b : INVALID_ADDRESS)))
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm0_afediv_dac_div2_val_SHIFT(rev) 0
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm0_afediv_dac_div2_val_MASK(rev)  (0x3 << ACPHY_Extra2AfeClkDivOverrideCtrl28nm0_afediv_dac_div2_val_SHIFT(rev))
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm0_afediv_adc_div2_val_SHIFT(rev) 2
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm0_afediv_adc_div2_val_MASK(rev)  (0x3 << ACPHY_Extra2AfeClkDivOverrideCtrl28nm0_afediv_adc_div2_val_SHIFT(rev))
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm0_div2g_pwrup_SHIFT(rev)         4
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm0_div2g_pwrup_MASK(rev)          (0x1 << ACPHY_Extra2AfeClkDivOverrideCtrl28nm0_div2g_pwrup_SHIFT(rev))
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm0_div5g_mimo_bf_en_SHIFT(rev)    5
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm0_div5g_mimo_bf_en_MASK(rev)     (0x1 << ACPHY_Extra2AfeClkDivOverrideCtrl28nm0_div5g_mimo_bf_en_SHIFT(rev))

/* Register ACPHY_RfctrlCoreTXMXCTRL0 */
#define ACPHY_RfctrlCoreTXMXCTRL0(rev)                       (ACREV_GE(rev,40) ? 0x170c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x170c : INVALID_ADDRESS)))
#define ACPHY_RfctrlCoreTXMXCTRL0_mx2g_booster_gc_SHIFT(rev) 0
#define ACPHY_RfctrlCoreTXMXCTRL0_mx2g_booster_gc_MASK(rev)  (0xf << ACPHY_RfctrlCoreTXMXCTRL0_mx2g_booster_gc_SHIFT(rev))
#define ACPHY_RfctrlCoreTXMXCTRL0_mx5g_booster_gc_SHIFT(rev) 4
#define ACPHY_RfctrlCoreTXMXCTRL0_mx5g_booster_gc_MASK(rev)  (0xf << ACPHY_RfctrlCoreTXMXCTRL0_mx5g_booster_gc_SHIFT(rev))
#define ACPHY_RfctrlCoreTXMXCTRL0_mx5g_de_q_SHIFT(rev)       8
#define ACPHY_RfctrlCoreTXMXCTRL0_mx5g_de_q_MASK(rev)        (0x3 << ACPHY_RfctrlCoreTXMXCTRL0_mx5g_de_q_SHIFT(rev))
#define ACPHY_RfctrlCoreTXMXCTRL0_pad5g_de_q_SHIFT(rev)      10
#define ACPHY_RfctrlCoreTXMXCTRL0_pad5g_de_q_MASK(rev)       (0x3 << ACPHY_RfctrlCoreTXMXCTRL0_pad5g_de_q_SHIFT(rev))

/* Register ACPHY_dccal_control_380 */
#define ACPHY_dccal_control_380(rev)                          (ACREV_GE(rev,40) ? 0x170d : (ACREV_GE(rev,36) ? 0xc9e : (ACREV_GE(rev,33) ? 0x170d : INVALID_ADDRESS)))
#define ACPHY_dccal_control_380_dcoe_tia_inv_map_0_SHIFT(rev) 0
#define ACPHY_dccal_control_380_dcoe_tia_inv_map_0_MASK(rev)  (0xf << ACPHY_dccal_control_380_dcoe_tia_inv_map_0_SHIFT(rev))
#define ACPHY_dccal_control_380_dcoe_tia_inv_map_1_SHIFT(rev) 4
#define ACPHY_dccal_control_380_dcoe_tia_inv_map_1_MASK(rev)  (0xf << ACPHY_dccal_control_380_dcoe_tia_inv_map_1_SHIFT(rev))
#define ACPHY_dccal_control_380_dcoe_tia_inv_map_2_SHIFT(rev) 8
#define ACPHY_dccal_control_380_dcoe_tia_inv_map_2_MASK(rev)  (0xf << ACPHY_dccal_control_380_dcoe_tia_inv_map_2_SHIFT(rev))
#define ACPHY_dccal_control_380_dcoe_tia_inv_map_3_SHIFT(rev) 12
#define ACPHY_dccal_control_380_dcoe_tia_inv_map_3_MASK(rev)  (0xf << ACPHY_dccal_control_380_dcoe_tia_inv_map_3_SHIFT(rev))

/* Register ACPHY_dccal_control_390 */
#define ACPHY_dccal_control_390(rev)                          (ACREV_GE(rev,40) ? 0x170e : (ACREV_GE(rev,36) ? 0xc9f : (ACREV_GE(rev,33) ? 0x170e : INVALID_ADDRESS)))
#define ACPHY_dccal_control_390_dcoe_tia_inv_map_4_SHIFT(rev) 0
#define ACPHY_dccal_control_390_dcoe_tia_inv_map_4_MASK(rev)  (0xf << ACPHY_dccal_control_390_dcoe_tia_inv_map_4_SHIFT(rev))
#define ACPHY_dccal_control_390_dcoe_tia_inv_map_5_SHIFT(rev) 4
#define ACPHY_dccal_control_390_dcoe_tia_inv_map_5_MASK(rev)  (0xf << ACPHY_dccal_control_390_dcoe_tia_inv_map_5_SHIFT(rev))
#define ACPHY_dccal_control_390_dcoe_tia_inv_map_6_SHIFT(rev) 8
#define ACPHY_dccal_control_390_dcoe_tia_inv_map_6_MASK(rev)  (0xf << ACPHY_dccal_control_390_dcoe_tia_inv_map_6_SHIFT(rev))
#define ACPHY_dccal_control_390_dcoe_tia_inv_map_7_SHIFT(rev) 12
#define ACPHY_dccal_control_390_dcoe_tia_inv_map_7_MASK(rev)  (0xf << ACPHY_dccal_control_390_dcoe_tia_inv_map_7_SHIFT(rev))

/* Register ACPHY_dccal_control_400 */
#define ACPHY_dccal_control_400(rev)                           (ACREV_GE(rev,40) ? 0x170f : (ACREV_GE(rev,36) ? 0xca1 : (ACREV_GE(rev,33) ? 0x170f : INVALID_ADDRESS)))
#define ACPHY_dccal_control_400_dcoe_tia_inv_map_8_SHIFT(rev)  0
#define ACPHY_dccal_control_400_dcoe_tia_inv_map_8_MASK(rev)   (0xf << ACPHY_dccal_control_400_dcoe_tia_inv_map_8_SHIFT(rev))
#define ACPHY_dccal_control_400_dcoe_tia_inv_map_9_SHIFT(rev)  4
#define ACPHY_dccal_control_400_dcoe_tia_inv_map_9_MASK(rev)   (0xf << ACPHY_dccal_control_400_dcoe_tia_inv_map_9_SHIFT(rev))
#define ACPHY_dccal_control_400_dcoe_tia_inv_map_10_SHIFT(rev) 8
#define ACPHY_dccal_control_400_dcoe_tia_inv_map_10_MASK(rev)  (0xf << ACPHY_dccal_control_400_dcoe_tia_inv_map_10_SHIFT(rev))
#define ACPHY_dccal_control_400_dcoe_tia_inv_map_11_SHIFT(rev) 12
#define ACPHY_dccal_control_400_dcoe_tia_inv_map_11_MASK(rev)  (0xf << ACPHY_dccal_control_400_dcoe_tia_inv_map_11_SHIFT(rev))

/* Register ACPHY_dccal_control_410 */
#define ACPHY_dccal_control_410(rev)                           (ACREV_GE(rev,40) ? 0x1710 : (ACREV_GE(rev,36) ? 0xca2 : (ACREV_GE(rev,33) ? 0x1710 : INVALID_ADDRESS)))
#define ACPHY_dccal_control_410_dcoe_tia_inv_map_12_SHIFT(rev) 0
#define ACPHY_dccal_control_410_dcoe_tia_inv_map_12_MASK(rev)  (0xf << ACPHY_dccal_control_410_dcoe_tia_inv_map_12_SHIFT(rev))
#define ACPHY_dccal_control_410_dcoe_tia_inv_map_13_SHIFT(rev) 4
#define ACPHY_dccal_control_410_dcoe_tia_inv_map_13_MASK(rev)  (0xf << ACPHY_dccal_control_410_dcoe_tia_inv_map_13_SHIFT(rev))
#define ACPHY_dccal_control_410_dcoe_tia_inv_map_14_SHIFT(rev) 8
#define ACPHY_dccal_control_410_dcoe_tia_inv_map_14_MASK(rev)  (0xf << ACPHY_dccal_control_410_dcoe_tia_inv_map_14_SHIFT(rev))
#define ACPHY_dccal_control_410_dcoe_tia_inv_map_15_SHIFT(rev) 12
#define ACPHY_dccal_control_410_dcoe_tia_inv_map_15_MASK(rev)  (0xf << ACPHY_dccal_control_410_dcoe_tia_inv_map_15_SHIFT(rev))

/* Register ACPHY_dccal_control_420 */
#define ACPHY_dccal_control_420(rev)                          (ACREV_GE(rev,40) ? 0x1711 : (ACREV_GE(rev,36) ? 0xca3 : (ACREV_GE(rev,33) ? 0x1711 : INVALID_ADDRESS)))
#define ACPHY_dccal_control_420_dcoe_lpf_inv_map_0_SHIFT(rev) 0
#define ACPHY_dccal_control_420_dcoe_lpf_inv_map_0_MASK(rev)  (0x7 << ACPHY_dccal_control_420_dcoe_lpf_inv_map_0_SHIFT(rev))
#define ACPHY_dccal_control_420_dcoe_lpf_inv_map_1_SHIFT(rev) 3
#define ACPHY_dccal_control_420_dcoe_lpf_inv_map_1_MASK(rev)  (0x7 << ACPHY_dccal_control_420_dcoe_lpf_inv_map_1_SHIFT(rev))
#define ACPHY_dccal_control_420_dcoe_lpf_inv_map_2_SHIFT(rev) 6
#define ACPHY_dccal_control_420_dcoe_lpf_inv_map_2_MASK(rev)  (0x7 << ACPHY_dccal_control_420_dcoe_lpf_inv_map_2_SHIFT(rev))
#define ACPHY_dccal_control_420_dcoe_lpf_inv_map_3_SHIFT(rev) 9
#define ACPHY_dccal_control_420_dcoe_lpf_inv_map_3_MASK(rev)  (0x7 << ACPHY_dccal_control_420_dcoe_lpf_inv_map_3_SHIFT(rev))

/* Register ACPHY_dccal_control_430 */
#define ACPHY_dccal_control_430(rev)                          (ACREV_GE(rev,40) ? 0x1712 : (ACREV_GE(rev,36) ? 0xca4 : (ACREV_GE(rev,33) ? 0x1712 : INVALID_ADDRESS)))
#define ACPHY_dccal_control_430_dcoe_lpf_inv_map_4_SHIFT(rev) 0
#define ACPHY_dccal_control_430_dcoe_lpf_inv_map_4_MASK(rev)  (0x7 << ACPHY_dccal_control_430_dcoe_lpf_inv_map_4_SHIFT(rev))
#define ACPHY_dccal_control_430_dcoe_lpf_inv_map_5_SHIFT(rev) 3
#define ACPHY_dccal_control_430_dcoe_lpf_inv_map_5_MASK(rev)  (0x7 << ACPHY_dccal_control_430_dcoe_lpf_inv_map_5_SHIFT(rev))
#define ACPHY_dccal_control_430_dcoe_num_entries_SHIFT(rev)   6
#define ACPHY_dccal_control_430_dcoe_num_entries_MASK(rev)    (0x3f << ACPHY_dccal_control_430_dcoe_num_entries_SHIFT(rev))

/* Register ACPHY_Core0Adcclip_aci */
#define ACPHY_Core0Adcclip_aci(rev)                       (ACREV_GE(rev,40) ? 0x1720 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1720 : INVALID_ADDRESS)))
#define ACPHY_Core0Adcclip_aci_adc_clip_cnt_th_SHIFT(rev) 0
#define ACPHY_Core0Adcclip_aci_adc_clip_cnt_th_MASK(rev)  (0xff << ACPHY_Core0Adcclip_aci_adc_clip_cnt_th_SHIFT(rev))

/* Register ACPHY_Core0FastAgcClipCntTh_aci */
#define ACPHY_Core0FastAgcClipCntTh_aci(rev)                          (ACREV_GE(rev,40) ? 0x1721 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1721 : INVALID_ADDRESS)))
#define ACPHY_Core0FastAgcClipCntTh_aci_fastAgcNbClipCntTh_SHIFT(rev) 0
#define ACPHY_Core0FastAgcClipCntTh_aci_fastAgcNbClipCntTh_MASK(rev)  (0xff << ACPHY_Core0FastAgcClipCntTh_aci_fastAgcNbClipCntTh_SHIFT(rev))
#define ACPHY_Core0FastAgcClipCntTh_aci_fastAgcW1ClipCntTh_SHIFT(rev) 8
#define ACPHY_Core0FastAgcClipCntTh_aci_fastAgcW1ClipCntTh_MASK(rev)  (0xff << ACPHY_Core0FastAgcClipCntTh_aci_fastAgcW1ClipCntTh_SHIFT(rev))

/* Register ACPHY_Core0RssiClipMuxSel_aci */
#define ACPHY_Core0RssiClipMuxSel_aci(rev)                           (ACREV_GE(rev,40) ? 0x1722 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1722 : INVALID_ADDRESS)))
#define ACPHY_Core0RssiClipMuxSel_aci_fastAgcNbClipMuxSel_SHIFT(rev) 0
#define ACPHY_Core0RssiClipMuxSel_aci_fastAgcNbClipMuxSel_MASK(rev)  (0x3 << ACPHY_Core0RssiClipMuxSel_aci_fastAgcNbClipMuxSel_SHIFT(rev))
#define ACPHY_Core0RssiClipMuxSel_aci_fastAgcW1ClipMuxSel_SHIFT(rev) 2
#define ACPHY_Core0RssiClipMuxSel_aci_fastAgcW1ClipMuxSel_MASK(rev)  (0x3 << ACPHY_Core0RssiClipMuxSel_aci_fastAgcW1ClipMuxSel_SHIFT(rev))
#define ACPHY_Core0RssiClipMuxSel_aci_fastAgcW3ClipMuxSel_SHIFT(rev) 4
#define ACPHY_Core0RssiClipMuxSel_aci_fastAgcW3ClipMuxSel_MASK(rev)  (0x1 << ACPHY_Core0RssiClipMuxSel_aci_fastAgcW3ClipMuxSel_SHIFT(rev))

/* Register ACPHY_Core0InitGainCodeA_aci */
#define ACPHY_Core0InitGainCodeA_aci(rev)                          (ACREV_GE(rev,40) ? 0x1723 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1723 : INVALID_ADDRESS)))
#define ACPHY_Core0InitGainCodeA_aci_initmixergainIndex_SHIFT(rev) 7
#define ACPHY_Core0InitGainCodeA_aci_initmixergainIndex_MASK(rev)  (0xf << ACPHY_Core0InitGainCodeA_aci_initmixergainIndex_SHIFT(rev))
#define ACPHY_Core0InitGainCodeA_aci_initlna2Index_SHIFT(rev)      4
#define ACPHY_Core0InitGainCodeA_aci_initlna2Index_MASK(rev)       (0x7 << ACPHY_Core0InitGainCodeA_aci_initlna2Index_SHIFT(rev))
#define ACPHY_Core0InitGainCodeA_aci_initLnaIndex_SHIFT(rev)       1
#define ACPHY_Core0InitGainCodeA_aci_initLnaIndex_MASK(rev)        (0x7 << ACPHY_Core0InitGainCodeA_aci_initLnaIndex_SHIFT(rev))
#define ACPHY_Core0InitGainCodeA_aci_initExtLnaIndex_SHIFT(rev)    0
#define ACPHY_Core0InitGainCodeA_aci_initExtLnaIndex_MASK(rev)     (0x1 << ACPHY_Core0InitGainCodeA_aci_initExtLnaIndex_SHIFT(rev))

/* Register ACPHY_Core0InitGainCodeB_aci */
#define ACPHY_Core0InitGainCodeB_aci(rev)                        (ACREV_GE(rev,40) ? 0x1724 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1724 : INVALID_ADDRESS)))
#define ACPHY_Core0InitGainCodeB_aci_initvgagainIndex_SHIFT(rev) 12
#define ACPHY_Core0InitGainCodeB_aci_initvgagainIndex_MASK(rev)  (0xf << ACPHY_Core0InitGainCodeB_aci_initvgagainIndex_SHIFT(rev))
#define ACPHY_Core0InitGainCodeB_aci_InitBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core0InitGainCodeB_aci_InitBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core0InitGainCodeB_aci_InitBiQ1Index_SHIFT(rev))
#define ACPHY_Core0InitGainCodeB_aci_InitBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core0InitGainCodeB_aci_InitBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core0InitGainCodeB_aci_InitBiQ0Index_SHIFT(rev))
#define ACPHY_Core0InitGainCodeB_aci_InitHiLna1Byp_SHIFT(rev)    1
#define ACPHY_Core0InitGainCodeB_aci_InitHiLna1Byp_MASK(rev)     (0x1 << ACPHY_Core0InitGainCodeB_aci_InitHiLna1Byp_SHIFT(rev))

/* Register ACPHY_Core0clipHiGainCodeA_aci */
#define ACPHY_Core0clipHiGainCodeA_aci(rev)                             (ACREV_GE(rev,40) ? 0x1725 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1725 : INVALID_ADDRESS)))
#define ACPHY_Core0clipHiGainCodeA_aci_clip1himixergainIndex_SHIFT(rev) 7
#define ACPHY_Core0clipHiGainCodeA_aci_clip1himixergainIndex_MASK(rev)  (0xf << ACPHY_Core0clipHiGainCodeA_aci_clip1himixergainIndex_SHIFT(rev))
#define ACPHY_Core0clipHiGainCodeA_aci_clip1hilna2Index_SHIFT(rev)      4
#define ACPHY_Core0clipHiGainCodeA_aci_clip1hilna2Index_MASK(rev)       (0x7 << ACPHY_Core0clipHiGainCodeA_aci_clip1hilna2Index_SHIFT(rev))
#define ACPHY_Core0clipHiGainCodeA_aci_clip1hiLnaIndex_SHIFT(rev)       1
#define ACPHY_Core0clipHiGainCodeA_aci_clip1hiLnaIndex_MASK(rev)        (0x7 << ACPHY_Core0clipHiGainCodeA_aci_clip1hiLnaIndex_SHIFT(rev))
#define ACPHY_Core0clipHiGainCodeA_aci_clip1hiextLnaIndex_SHIFT(rev)    0
#define ACPHY_Core0clipHiGainCodeA_aci_clip1hiextLnaIndex_MASK(rev)     (0x1 << ACPHY_Core0clipHiGainCodeA_aci_clip1hiextLnaIndex_SHIFT(rev))

/* Register ACPHY_Core0clipHiGainCodeB_aci */
#define ACPHY_Core0clipHiGainCodeB_aci(rev)                           (ACREV_GE(rev,40) ? 0x1726 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1726 : INVALID_ADDRESS)))
#define ACPHY_Core0clipHiGainCodeB_aci_clip1hivgagainIndex_SHIFT(rev) 12
#define ACPHY_Core0clipHiGainCodeB_aci_clip1hivgagainIndex_MASK(rev)  (0xf << ACPHY_Core0clipHiGainCodeB_aci_clip1hivgagainIndex_SHIFT(rev))
#define ACPHY_Core0clipHiGainCodeB_aci_clip1hiBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core0clipHiGainCodeB_aci_clip1hiBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core0clipHiGainCodeB_aci_clip1hiBiQ1Index_SHIFT(rev))
#define ACPHY_Core0clipHiGainCodeB_aci_clip1hiBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core0clipHiGainCodeB_aci_clip1hiBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core0clipHiGainCodeB_aci_clip1hiBiQ0Index_SHIFT(rev))
#define ACPHY_Core0clipHiGainCodeB_aci_clip1HiLna1Byp_SHIFT(rev)      1
#define ACPHY_Core0clipHiGainCodeB_aci_clip1HiLna1Byp_MASK(rev)       (0x1 << ACPHY_Core0clipHiGainCodeB_aci_clip1HiLna1Byp_SHIFT(rev))

/* Register ACPHY_Core0clipmdGainCodeA_aci */
#define ACPHY_Core0clipmdGainCodeA_aci(rev)                             (ACREV_GE(rev,40) ? 0x1727 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1727 : INVALID_ADDRESS)))
#define ACPHY_Core0clipmdGainCodeA_aci_clip1mdmixergainIndex_SHIFT(rev) 7
#define ACPHY_Core0clipmdGainCodeA_aci_clip1mdmixergainIndex_MASK(rev)  (0xf << ACPHY_Core0clipmdGainCodeA_aci_clip1mdmixergainIndex_SHIFT(rev))
#define ACPHY_Core0clipmdGainCodeA_aci_clip1mdlna2Index_SHIFT(rev)      4
#define ACPHY_Core0clipmdGainCodeA_aci_clip1mdlna2Index_MASK(rev)       (0x7 << ACPHY_Core0clipmdGainCodeA_aci_clip1mdlna2Index_SHIFT(rev))
#define ACPHY_Core0clipmdGainCodeA_aci_clip1mdLnaIndex_SHIFT(rev)       1
#define ACPHY_Core0clipmdGainCodeA_aci_clip1mdLnaIndex_MASK(rev)        (0x7 << ACPHY_Core0clipmdGainCodeA_aci_clip1mdLnaIndex_SHIFT(rev))
#define ACPHY_Core0clipmdGainCodeA_aci_clip1mdextLnaIndex_SHIFT(rev)    0
#define ACPHY_Core0clipmdGainCodeA_aci_clip1mdextLnaIndex_MASK(rev)     (0x1 << ACPHY_Core0clipmdGainCodeA_aci_clip1mdextLnaIndex_SHIFT(rev))

/* Register ACPHY_Core0clipmdGainCodeB_aci */
#define ACPHY_Core0clipmdGainCodeB_aci(rev)                           (ACREV_GE(rev,40) ? 0x1728 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1728 : INVALID_ADDRESS)))
#define ACPHY_Core0clipmdGainCodeB_aci_clip1mdvgagainIndex_SHIFT(rev) 12
#define ACPHY_Core0clipmdGainCodeB_aci_clip1mdvgagainIndex_MASK(rev)  (0xf << ACPHY_Core0clipmdGainCodeB_aci_clip1mdvgagainIndex_SHIFT(rev))
#define ACPHY_Core0clipmdGainCodeB_aci_clip1mdBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core0clipmdGainCodeB_aci_clip1mdBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core0clipmdGainCodeB_aci_clip1mdBiQ1Index_SHIFT(rev))
#define ACPHY_Core0clipmdGainCodeB_aci_clip1mdBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core0clipmdGainCodeB_aci_clip1mdBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core0clipmdGainCodeB_aci_clip1mdBiQ0Index_SHIFT(rev))
#define ACPHY_Core0clipmdGainCodeB_aci_clip1mdLna1Byp_SHIFT(rev)      1
#define ACPHY_Core0clipmdGainCodeB_aci_clip1mdLna1Byp_MASK(rev)       (0x1 << ACPHY_Core0clipmdGainCodeB_aci_clip1mdLna1Byp_SHIFT(rev))

/* Register ACPHY_Core0cliploGainCodeA_aci */
#define ACPHY_Core0cliploGainCodeA_aci(rev)                             (ACREV_GE(rev,40) ? 0x1729 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1729 : INVALID_ADDRESS)))
#define ACPHY_Core0cliploGainCodeA_aci_clip1lomixergainIndex_SHIFT(rev) 7
#define ACPHY_Core0cliploGainCodeA_aci_clip1lomixergainIndex_MASK(rev)  (0xf << ACPHY_Core0cliploGainCodeA_aci_clip1lomixergainIndex_SHIFT(rev))
#define ACPHY_Core0cliploGainCodeA_aci_clip1lolna2Index_SHIFT(rev)      4
#define ACPHY_Core0cliploGainCodeA_aci_clip1lolna2Index_MASK(rev)       (0x7 << ACPHY_Core0cliploGainCodeA_aci_clip1lolna2Index_SHIFT(rev))
#define ACPHY_Core0cliploGainCodeA_aci_clip1loLnaIndex_SHIFT(rev)       1
#define ACPHY_Core0cliploGainCodeA_aci_clip1loLnaIndex_MASK(rev)        (0x7 << ACPHY_Core0cliploGainCodeA_aci_clip1loLnaIndex_SHIFT(rev))
#define ACPHY_Core0cliploGainCodeA_aci_clip1loextLnaIndex_SHIFT(rev)    0
#define ACPHY_Core0cliploGainCodeA_aci_clip1loextLnaIndex_MASK(rev)     (0x1 << ACPHY_Core0cliploGainCodeA_aci_clip1loextLnaIndex_SHIFT(rev))

/* Register ACPHY_Core0cliploGainCodeB_aci */
#define ACPHY_Core0cliploGainCodeB_aci(rev)                           (ACREV_GE(rev,40) ? 0x172a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x172a : INVALID_ADDRESS)))
#define ACPHY_Core0cliploGainCodeB_aci_clip1lovgagainIndex_SHIFT(rev) 12
#define ACPHY_Core0cliploGainCodeB_aci_clip1lovgagainIndex_MASK(rev)  (0xf << ACPHY_Core0cliploGainCodeB_aci_clip1lovgagainIndex_SHIFT(rev))
#define ACPHY_Core0cliploGainCodeB_aci_clip1loBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core0cliploGainCodeB_aci_clip1loBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core0cliploGainCodeB_aci_clip1loBiQ1Index_SHIFT(rev))
#define ACPHY_Core0cliploGainCodeB_aci_clip1loBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core0cliploGainCodeB_aci_clip1loBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core0cliploGainCodeB_aci_clip1loBiQ0Index_SHIFT(rev))
#define ACPHY_Core0cliploGainCodeB_aci_clip1loLna1Byp_SHIFT(rev)      1
#define ACPHY_Core0cliploGainCodeB_aci_clip1loLna1Byp_MASK(rev)       (0x1 << ACPHY_Core0cliploGainCodeB_aci_clip1loLna1Byp_SHIFT(rev))

/* Register ACPHY_Core0clip2GainCodeA_aci */
#define ACPHY_Core0clip2GainCodeA_aci(rev)                           (ACREV_GE(rev,40) ? 0x172b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x172b : INVALID_ADDRESS)))
#define ACPHY_Core0clip2GainCodeA_aci_clip2mixergainIndex_SHIFT(rev) 7
#define ACPHY_Core0clip2GainCodeA_aci_clip2mixergainIndex_MASK(rev)  (0xf << ACPHY_Core0clip2GainCodeA_aci_clip2mixergainIndex_SHIFT(rev))
#define ACPHY_Core0clip2GainCodeA_aci_clip2lna2Index_SHIFT(rev)      4
#define ACPHY_Core0clip2GainCodeA_aci_clip2lna2Index_MASK(rev)       (0x7 << ACPHY_Core0clip2GainCodeA_aci_clip2lna2Index_SHIFT(rev))
#define ACPHY_Core0clip2GainCodeA_aci_clip2LnaIndex_SHIFT(rev)       1
#define ACPHY_Core0clip2GainCodeA_aci_clip2LnaIndex_MASK(rev)        (0x7 << ACPHY_Core0clip2GainCodeA_aci_clip2LnaIndex_SHIFT(rev))
#define ACPHY_Core0clip2GainCodeA_aci_cllip2extLnaIndex_SHIFT(rev)   0
#define ACPHY_Core0clip2GainCodeA_aci_cllip2extLnaIndex_MASK(rev)    (0x1 << ACPHY_Core0clip2GainCodeA_aci_cllip2extLnaIndex_SHIFT(rev))

/* Register ACPHY_Core0clip2GainCodeB_aci */
#define ACPHY_Core0clip2GainCodeB_aci(rev)                         (ACREV_GE(rev,40) ? 0x172c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x172c : INVALID_ADDRESS)))
#define ACPHY_Core0clip2GainCodeB_aci_clip2vgagainIndex_SHIFT(rev) 12
#define ACPHY_Core0clip2GainCodeB_aci_clip2vgagainIndex_MASK(rev)  (0xf << ACPHY_Core0clip2GainCodeB_aci_clip2vgagainIndex_SHIFT(rev))
#define ACPHY_Core0clip2GainCodeB_aci_clip2BiQ1Index_SHIFT(rev)    8
#define ACPHY_Core0clip2GainCodeB_aci_clip2BiQ1Index_MASK(rev)     (0x7 << ACPHY_Core0clip2GainCodeB_aci_clip2BiQ1Index_SHIFT(rev))
#define ACPHY_Core0clip2GainCodeB_aci_clip2BiQ0Index_SHIFT(rev)    4
#define ACPHY_Core0clip2GainCodeB_aci_clip2BiQ0Index_MASK(rev)     (0x7 << ACPHY_Core0clip2GainCodeB_aci_clip2BiQ0Index_SHIFT(rev))
#define ACPHY_Core0clip2GainCodeB_aci_clip2Lna1Byp_SHIFT(rev)      1
#define ACPHY_Core0clip2GainCodeB_aci_clip2Lna1Byp_MASK(rev)       (0x1 << ACPHY_Core0clip2GainCodeB_aci_clip2Lna1Byp_SHIFT(rev))

/* Register ACPHY_Core0clipGainCodeB_ilnaP_aci */
#define ACPHY_Core0clipGainCodeB_ilnaP_aci(rev)                          (ACREV_GE(rev,40) ? 0x172d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x172d : INVALID_ADDRESS)))
#define ACPHY_Core0clipGainCodeB_ilnaP_aci_clip1Lna1Byp_ilnap_SHIFT(rev) 1
#define ACPHY_Core0clipGainCodeB_ilnaP_aci_clip1Lna1Byp_ilnap_MASK(rev)  (0x1 << ACPHY_Core0clipGainCodeB_ilnaP_aci_clip1Lna1Byp_ilnap_SHIFT(rev))

/* Register ACPHY_Core0DSSScckPktGain_aci */
#define ACPHY_Core0DSSScckPktGain_aci(rev)                                (ACREV_GE(rev,40) ? 0x172e : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x172e : INVALID_ADDRESS)))
#define ACPHY_Core0DSSScckPktGain_aci_dsss_cck_maxAnalogGaindb_SHIFT(rev) 8
#define ACPHY_Core0DSSScckPktGain_aci_dsss_cck_maxAnalogGaindb_MASK(rev)  (0xff << ACPHY_Core0DSSScckPktGain_aci_dsss_cck_maxAnalogGaindb_SHIFT(rev))

/* Register ACPHY_Core0HpFBw_aci */
#define ACPHY_Core0HpFBw_aci(rev)                       (ACREV_GE(rev,40) ? 0x172f : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x172f : INVALID_ADDRESS)))
#define ACPHY_Core0HpFBw_aci_maxAnalogGaindb_SHIFT(rev) 8
#define ACPHY_Core0HpFBw_aci_maxAnalogGaindb_MASK(rev)  (0xff << ACPHY_Core0HpFBw_aci_maxAnalogGaindb_SHIFT(rev))

/* Register ACPHY_Core0mClpAgcW1ClipCntTh_aci */
#define ACPHY_Core0mClpAgcW1ClipCntTh_aci(rev)                            (ACREV_GE(rev,40) ? 0x1730 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1730 : INVALID_ADDRESS)))
#define ACPHY_Core0mClpAgcW1ClipCntTh_aci_mClpAgcW1ClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core0mClpAgcW1ClipCntTh_aci_mClpAgcW1ClipCntThLo_MASK(rev)  (0xff << ACPHY_Core0mClpAgcW1ClipCntTh_aci_mClpAgcW1ClipCntThLo_SHIFT(rev))
#define ACPHY_Core0mClpAgcW1ClipCntTh_aci_mClpAgcW1ClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core0mClpAgcW1ClipCntTh_aci_mClpAgcW1ClipCntThHi_MASK(rev)  (0xff << ACPHY_Core0mClpAgcW1ClipCntTh_aci_mClpAgcW1ClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core0mClpAgcW3ClipCntTh_aci */
#define ACPHY_Core0mClpAgcW3ClipCntTh_aci(rev)                            (ACREV_GE(rev,40) ? 0x1731 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1731 : INVALID_ADDRESS)))
#define ACPHY_Core0mClpAgcW3ClipCntTh_aci_mClpAgcW3ClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core0mClpAgcW3ClipCntTh_aci_mClpAgcW3ClipCntThLo_MASK(rev)  (0xff << ACPHY_Core0mClpAgcW3ClipCntTh_aci_mClpAgcW3ClipCntThLo_SHIFT(rev))
#define ACPHY_Core0mClpAgcW3ClipCntTh_aci_mClpAgcW3ClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core0mClpAgcW3ClipCntTh_aci_mClpAgcW3ClipCntThHi_MASK(rev)  (0xff << ACPHY_Core0mClpAgcW3ClipCntTh_aci_mClpAgcW3ClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core0mClpAgcNbClipCntTh_aci */
#define ACPHY_Core0mClpAgcNbClipCntTh_aci(rev)                            (ACREV_GE(rev,40) ? 0x1732 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1732 : INVALID_ADDRESS)))
#define ACPHY_Core0mClpAgcNbClipCntTh_aci_mClpAgcNbClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core0mClpAgcNbClipCntTh_aci_mClpAgcNbClipCntThLo_MASK(rev)  (0xff << ACPHY_Core0mClpAgcNbClipCntTh_aci_mClpAgcNbClipCntThLo_SHIFT(rev))
#define ACPHY_Core0mClpAgcNbClipCntTh_aci_mClpAgcNbClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core0mClpAgcNbClipCntTh_aci_mClpAgcNbClipCntThHi_MASK(rev)  (0xff << ACPHY_Core0mClpAgcNbClipCntTh_aci_mClpAgcNbClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core0mClpAgcMDClipCntTh1_aci */
#define ACPHY_Core0mClpAgcMDClipCntTh1_aci(rev)                            (ACREV_GE(rev,40) ? 0x1733 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1733 : INVALID_ADDRESS)))
#define ACPHY_Core0mClpAgcMDClipCntTh1_aci_mClpAgcNbClipCntThMd_SHIFT(rev) 0
#define ACPHY_Core0mClpAgcMDClipCntTh1_aci_mClpAgcNbClipCntThMd_MASK(rev)  (0xff << ACPHY_Core0mClpAgcMDClipCntTh1_aci_mClpAgcNbClipCntThMd_SHIFT(rev))
#define ACPHY_Core0mClpAgcMDClipCntTh1_aci_mClpAgcW3ClipCntThMd_SHIFT(rev) 8
#define ACPHY_Core0mClpAgcMDClipCntTh1_aci_mClpAgcW3ClipCntThMd_MASK(rev)  (0xff << ACPHY_Core0mClpAgcMDClipCntTh1_aci_mClpAgcW3ClipCntThMd_SHIFT(rev))

/* Register ACPHY_Core0mClpAgcMDClipCntTh2_aci */
#define ACPHY_Core0mClpAgcMDClipCntTh2_aci(rev)                            (ACREV_GE(rev,40) ? 0x1734 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1734 : INVALID_ADDRESS)))
#define ACPHY_Core0mClpAgcMDClipCntTh2_aci_mClpAgcW1ClipCntThMd_SHIFT(rev) 0
#define ACPHY_Core0mClpAgcMDClipCntTh2_aci_mClpAgcW1ClipCntThMd_MASK(rev)  (0xff << ACPHY_Core0mClpAgcMDClipCntTh2_aci_mClpAgcW1ClipCntThMd_SHIFT(rev))

/* Register ACPHY_Core0SsAgcNbClipCntTh1_aci */
#define ACPHY_Core0SsAgcNbClipCntTh1_aci(rev)                          (ACREV_GE(rev,40) ? 0x1735 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1735 : INVALID_ADDRESS)))
#define ACPHY_Core0SsAgcNbClipCntTh1_aci_ssAgcNbClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core0SsAgcNbClipCntTh1_aci_ssAgcNbClipCntThLo_MASK(rev)  (0xff << ACPHY_Core0SsAgcNbClipCntTh1_aci_ssAgcNbClipCntThLo_SHIFT(rev))
#define ACPHY_Core0SsAgcNbClipCntTh1_aci_ssAgcNbClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core0SsAgcNbClipCntTh1_aci_ssAgcNbClipCntThHi_MASK(rev)  (0xff << ACPHY_Core0SsAgcNbClipCntTh1_aci_ssAgcNbClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core0SsAgcW1ClipCntTh_aci */
#define ACPHY_Core0SsAgcW1ClipCntTh_aci(rev)                          (ACREV_GE(rev,40) ? 0x1736 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1736 : INVALID_ADDRESS)))
#define ACPHY_Core0SsAgcW1ClipCntTh_aci_ssAgcW1ClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core0SsAgcW1ClipCntTh_aci_ssAgcW1ClipCntThLo_MASK(rev)  (0xff << ACPHY_Core0SsAgcW1ClipCntTh_aci_ssAgcW1ClipCntThLo_SHIFT(rev))
#define ACPHY_Core0SsAgcW1ClipCntTh_aci_ssAgcW1ClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core0SsAgcW1ClipCntTh_aci_ssAgcW1ClipCntThHi_MASK(rev)  (0xff << ACPHY_Core0SsAgcW1ClipCntTh_aci_ssAgcW1ClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core0_BiQuad_MaxGain_aci */
#define ACPHY_Core0_BiQuad_MaxGain_aci(rev)                      (ACREV_GE(rev,40) ? 0x1737 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1737 : INVALID_ADDRESS)))
#define ACPHY_Core0_BiQuad_MaxGain_aci_BiQuad_MaxGain_SHIFT(rev) 0
#define ACPHY_Core0_BiQuad_MaxGain_aci_BiQuad_MaxGain_MASK(rev)  (0xff << ACPHY_Core0_BiQuad_MaxGain_aci_BiQuad_MaxGain_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr0 */
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr0(rev)                          (ACREV_GE(rev,40) ? 0x1738 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1738 : INVALID_ADDRESS)))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr0_ofdm_nominal_clip_th_hipwr_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr0_ofdm_nominal_clip_th_hipwr_MASK(rev) (0xffff << ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr0_ofdm_nominal_clip_th_hipwr_SHIFT(rev))

/* Register ACPHY_PREMPT_cck_nominal_clip_th_hipwr0 */
#define ACPHY_PREMPT_cck_nominal_clip_th_hipwr0(rev)                           (ACREV_GE(rev,40) ? 0x1739 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1739 : INVALID_ADDRESS)))
#define ACPHY_PREMPT_cck_nominal_clip_th_hipwr0_cck_nominal_clip_th_hipwr_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_nominal_clip_th_hipwr0_cck_nominal_clip_th_hipwr_MASK(rev) (0xffff << ACPHY_PREMPT_cck_nominal_clip_th_hipwr0_cck_nominal_clip_th_hipwr_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits0 */
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits0(rev)                (ACREV_GE(rev,40) ? 0x173a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x173a : INVALID_ADDRESS)))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits0_ofdm_nominal_clip_th_hipwr_msb_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits0_ofdm_nominal_clip_th_hipwr_msb_MASK(rev) (0x1 << ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits0_ofdm_nominal_clip_th_hipwr_msb_SHIFT(rev))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits0_cck_nominal_clip_th_hipwr_msb_SHIFT(rev) 1
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits0_cck_nominal_clip_th_hipwr_msb_MASK(rev) (0x1 << ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits0_cck_nominal_clip_th_hipwr_msb_SHIFT(rev))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits0_ofdm_nominal_clip_th_hipwr_lsb_bits_SHIFT(rev) 2
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits0_ofdm_nominal_clip_th_hipwr_lsb_bits_MASK(rev) (0x7 << ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits0_ofdm_nominal_clip_th_hipwr_lsb_bits_SHIFT(rev))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits0_cck_nominal_clip_th_hipwr_lsb_bits_SHIFT(rev) 5
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits0_cck_nominal_clip_th_hipwr_lsb_bits_MASK(rev) (0x7 << ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits0_cck_nominal_clip_th_hipwr_lsb_bits_SHIFT(rev))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits0_hipwr_abort_region_gain_th_SHIFT(rev) 8
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits0_hipwr_abort_region_gain_th_MASK(rev) (0xff << ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits0_hipwr_abort_region_gain_th_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config20 */
#define ACPHY_Tiny_ACI_config20(rev)                                (ACREV_GE(rev,40) ? 0x1741 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1741 : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config20_aci_det_threshold1_nor_1_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config20_aci_det_threshold1_nor_1_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config20_aci_det_threshold1_nor_1_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config30 */
#define ACPHY_Tiny_ACI_config30(rev)                                (ACREV_GE(rev,40) ? 0x1742 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1742 : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config30_aci_det_threshold1_nor_2_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config30_aci_det_threshold1_nor_2_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config30_aci_det_threshold1_nor_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config40 */
#define ACPHY_Tiny_ACI_config40(rev)                                (ACREV_GE(rev,40) ? 0x1743 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1743 : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config40_aci_det_threshold1_aci_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config40_aci_det_threshold1_aci_0_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config40_aci_det_threshold1_aci_0_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config50 */
#define ACPHY_Tiny_ACI_config50(rev)                                (ACREV_GE(rev,40) ? 0x1744 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1744 : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config50_aci_det_threshold1_aci_1_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config50_aci_det_threshold1_aci_1_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config50_aci_det_threshold1_aci_1_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config60 */
#define ACPHY_Tiny_ACI_config60(rev)                                (ACREV_GE(rev,40) ? 0x1745 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1745 : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config60_aci_det_threshold1_aci_2_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config60_aci_det_threshold1_aci_2_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config60_aci_det_threshold1_aci_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config70 */
#define ACPHY_Tiny_ACI_config70(rev)                                (ACREV_GE(rev,40) ? 0x1746 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1746 : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config70_aci_det_threshold2_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config70_aci_det_threshold2_nor_0_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config70_aci_det_threshold2_nor_0_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config80 */
#define ACPHY_Tiny_ACI_config80(rev)                                (ACREV_GE(rev,40) ? 0x1747 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1747 : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config80_aci_det_threshold2_nor_1_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config80_aci_det_threshold2_nor_1_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config80_aci_det_threshold2_nor_1_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config90 */
#define ACPHY_Tiny_ACI_config90(rev)                                (ACREV_GE(rev,40) ? 0x1748 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1748 : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config90_aci_det_threshold2_nor_2_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config90_aci_det_threshold2_nor_2_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config90_aci_det_threshold2_nor_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config100 */
#define ACPHY_Tiny_ACI_config100(rev)                                (ACREV_GE(rev,40) ? 0x1749 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1749 : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config100_aci_det_threshold2_aci_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config100_aci_det_threshold2_aci_0_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config100_aci_det_threshold2_aci_0_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config110 */
#define ACPHY_Tiny_ACI_config110(rev)                                (ACREV_GE(rev,40) ? 0x174a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x174a : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config110_aci_det_threshold2_aci_1_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config110_aci_det_threshold2_aci_1_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config110_aci_det_threshold2_aci_1_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config120 */
#define ACPHY_Tiny_ACI_config120(rev)                                (ACREV_GE(rev,40) ? 0x174b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x174b : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config120_aci_det_threshold2_aci_2_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config120_aci_det_threshold2_aci_2_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config120_aci_det_threshold2_aci_2_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_pwr_value0 */
#define ACPHY_ACI_Detect_s_pwr_value0(rev)                   (ACREV_GE(rev,40) ? 0x174c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x174c : INVALID_ADDRESS)))
#define ACPHY_ACI_Detect_s_pwr_value0_s_pwr_value_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_pwr_value0_s_pwr_value_MASK(rev)  (0xffff << ACPHY_ACI_Detect_s_pwr_value0_s_pwr_value_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_pwr_block_acc0_hi */
#define ACPHY_ACI_Detect_s_pwr_block_acc0_hi(rev)                          (ACREV_GE(rev,40) ? 0x174d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x174d : INVALID_ADDRESS)))
#define ACPHY_ACI_Detect_s_pwr_block_acc0_hi_s_pwr_block_acc_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_pwr_block_acc0_hi_s_pwr_block_acc_hi_MASK(rev)  (0xf << ACPHY_ACI_Detect_s_pwr_block_acc0_hi_s_pwr_block_acc_hi_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_pwr_block_acc0_lo */
#define ACPHY_ACI_Detect_s_pwr_block_acc0_lo(rev)                          (ACREV_GE(rev,40) ? 0x174e : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x174e : INVALID_ADDRESS)))
#define ACPHY_ACI_Detect_s_pwr_block_acc0_lo_s_pwr_block_acc_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_pwr_block_acc0_lo_s_pwr_block_acc_lo_MASK(rev)  (0xffff << ACPHY_ACI_Detect_s_pwr_block_acc0_lo_s_pwr_block_acc_lo_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_pwr_window_acc0 */
#define ACPHY_ACI_Detect_s_pwr_window_acc0(rev)                        (ACREV_GE(rev,40) ? 0x174f : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x174f : INVALID_ADDRESS)))
#define ACPHY_ACI_Detect_s_pwr_window_acc0_s_pwr_window_acc_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_pwr_window_acc0_s_pwr_window_acc_MASK(rev)  (0xffff << ACPHY_ACI_Detect_s_pwr_window_acc0_s_pwr_window_acc_SHIFT(rev))

/* Register ACPHY_BW80 */
#define ACPHY_BW80(rev)             (ACREV_GE(rev,40) ? 0x1756 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1756 : INVALID_ADDRESS)))
#define ACPHY_BW80_ulbBW_SHIFT(rev) 0
#define ACPHY_BW80_ulbBW_MASK(rev)  (0x7fff << ACPHY_BW80_ulbBW_SHIFT(rev))

/* Register ACPHY_BW90 */
#define ACPHY_BW90(rev)                (ACREV_GE(rev,40) ? 0x1757 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1757 : INVALID_ADDRESS)))
#define ACPHY_BW90_ulbScale_SHIFT(rev) 0
#define ACPHY_BW90_ulbScale_MASK(rev)  (0xfff << ACPHY_BW90_ulbScale_SHIFT(rev))

/* Register ACPHY_dccal_control_440 */
#define ACPHY_dccal_control_440(rev)                   (ACREV_GE(rev,40) ? 0x1760 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1760 : INVALID_ADDRESS)))
#define ACPHY_dccal_control_440_dcoe_done_0_SHIFT(rev) 0
#define ACPHY_dccal_control_440_dcoe_done_0_MASK(rev)  (0xffff << ACPHY_dccal_control_440_dcoe_done_0_SHIFT(rev))

/* Register ACPHY_dccal_control_450 */
#define ACPHY_dccal_control_450(rev)                   (ACREV_GE(rev,40) ? 0x1761 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1761 : INVALID_ADDRESS)))
#define ACPHY_dccal_control_450_dcoe_done_1_SHIFT(rev) 0
#define ACPHY_dccal_control_450_dcoe_done_1_MASK(rev)  (0xffff << ACPHY_dccal_control_450_dcoe_done_1_SHIFT(rev))

/* Register ACPHY_dccal_control_460 */
#define ACPHY_dccal_control_460(rev)                   (ACREV_GE(rev,40) ? 0x1762 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1762 : INVALID_ADDRESS)))
#define ACPHY_dccal_control_460_dcoe_done_2_SHIFT(rev) 0
#define ACPHY_dccal_control_460_dcoe_done_2_MASK(rev)  (ACREV_GE(rev,40) ? (0xffff << ACPHY_dccal_control_460_dcoe_done_2_SHIFT(rev)) : (0xf << ACPHY_dccal_control_460_dcoe_done_2_SHIFT(rev)))

/* Register ACPHY_dccal_control_470 */
#define ACPHY_dccal_control_470(rev)                      (ACREV_GE(rev,40) ? 0x1763 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1763 : INVALID_ADDRESS)))
#define ACPHY_dccal_control_470_ld_dcoe_done_0_SHIFT(rev) 0
#define ACPHY_dccal_control_470_ld_dcoe_done_0_MASK(rev)  (0xffff << ACPHY_dccal_control_470_ld_dcoe_done_0_SHIFT(rev))

/* Register ACPHY_dccal_control_480 */
#define ACPHY_dccal_control_480(rev)                      (ACREV_GE(rev,40) ? 0x1764 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1764 : INVALID_ADDRESS)))
#define ACPHY_dccal_control_480_ld_dcoe_done_1_SHIFT(rev) 0
#define ACPHY_dccal_control_480_ld_dcoe_done_1_MASK(rev)  (0xffff << ACPHY_dccal_control_480_ld_dcoe_done_1_SHIFT(rev))

/* Register ACPHY_dccal_control_490 */
#define ACPHY_dccal_control_490(rev)                      (ACREV_GE(rev,40) ? 0x1765 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1765 : INVALID_ADDRESS)))
#define ACPHY_dccal_control_490_ld_dcoe_done_0_SHIFT(rev) 0
#define ACPHY_dccal_control_490_ld_dcoe_done_0_MASK(rev)  (0xf << ACPHY_dccal_control_490_ld_dcoe_done_0_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_totgainpower_PKT0 */
#define ACPHY_TableBasedAGCstatus_totgainpower_PKT0(rev)                       (ACREV_GE(rev,40) ? 0x1770 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1770 : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCstatus_totgainpower_PKT0_totalgainpwr_pkt_SHIFT(rev) 0
#define ACPHY_TableBasedAGCstatus_totgainpower_PKT0_totalgainpwr_pkt_MASK(rev) (0xfff << ACPHY_TableBasedAGCstatus_totgainpower_PKT0_totalgainpwr_pkt_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_totgainpower_PKT0_subchan_idx_pkt_SHIFT(rev) 12
#define ACPHY_TableBasedAGCstatus_totgainpower_PKT0_subchan_idx_pkt_MASK(rev)  (0x3 << ACPHY_TableBasedAGCstatus_totgainpower_PKT0_subchan_idx_pkt_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_totgainpower_HTPKT0 */
#define ACPHY_TableBasedAGCstatus_totgainpower_HTPKT0(rev)                     (ACREV_GE(rev,40) ? 0x1771 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1771 : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCstatus_totgainpower_HTPKT0_totalgainpwr_htpkt_SHIFT(rev) 0
#define ACPHY_TableBasedAGCstatus_totgainpower_HTPKT0_totalgainpwr_htpkt_MASK(rev) (0xfff << ACPHY_TableBasedAGCstatus_totgainpower_HTPKT0_totalgainpwr_htpkt_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_totgainpower_HTPKT0_subchan_idx_htpkt_SHIFT(rev) 12
#define ACPHY_TableBasedAGCstatus_totgainpower_HTPKT0_subchan_idx_htpkt_MASK(rev) (0x3 << ACPHY_TableBasedAGCstatus_totgainpower_HTPKT0_subchan_idx_htpkt_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_anagainpower0 */
#define ACPHY_TableBasedAGCstatus_anagainpower0(rev)                        (ACREV_GE(rev,40) ? 0x1772 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1772 : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCstatus_anagainpower0_anagainpwr_pkt_SHIFT(rev)   0
#define ACPHY_TableBasedAGCstatus_anagainpower0_anagainpwr_pkt_MASK(rev)    (0xff << ACPHY_TableBasedAGCstatus_anagainpower0_anagainpwr_pkt_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_anagainpower0_anagainpwr_htpkt_SHIFT(rev) 8
#define ACPHY_TableBasedAGCstatus_anagainpower0_anagainpwr_htpkt_MASK(rev)  (0xff << ACPHY_TableBasedAGCstatus_anagainpower0_anagainpwr_htpkt_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_totgainA0 */
#define ACPHY_TableBasedAGCstatus_totgainA0(rev)                       (ACREV_GE(rev,40) ? 0x1773 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1773 : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCstatus_totgainA0_totalgain_pkt_SHIFT(rev)   0
#define ACPHY_TableBasedAGCstatus_totgainA0_totalgain_pkt_MASK(rev)    (0x1ff << ACPHY_TableBasedAGCstatus_totgainA0_totalgain_pkt_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_totgainA0_dig_tbl_idx_pkt_SHIFT(rev) 9
#define ACPHY_TableBasedAGCstatus_totgainA0_dig_tbl_idx_pkt_MASK(rev)  (0x1f << ACPHY_TableBasedAGCstatus_totgainA0_dig_tbl_idx_pkt_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_totgainB0 */
#define ACPHY_TableBasedAGCstatus_totgainB0(rev)                         (ACREV_GE(rev,40) ? 0x1774 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1774 : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCstatus_totgainB0_totalgain_htpkt_SHIFT(rev)   0
#define ACPHY_TableBasedAGCstatus_totgainB0_totalgain_htpkt_MASK(rev)    (0x1ff << ACPHY_TableBasedAGCstatus_totgainB0_totalgain_htpkt_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_totgainB0_dig_tbl_idx_htpkt_SHIFT(rev) 9
#define ACPHY_TableBasedAGCstatus_totgainB0_dig_tbl_idx_htpkt_MASK(rev)  (0x1f << ACPHY_TableBasedAGCstatus_totgainB0_dig_tbl_idx_htpkt_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_tbl_idxA0 */
#define ACPHY_TableBasedAGCstatus_tbl_idxA0(rev)                         (ACREV_GE(rev,40) ? 0x1775 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1775 : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCstatus_tbl_idxA0_ana_tbl_idx_pkt_SHIFT(rev)   0
#define ACPHY_TableBasedAGCstatus_tbl_idxA0_ana_tbl_idx_pkt_MASK(rev)    (0x7f << ACPHY_TableBasedAGCstatus_tbl_idxA0_ana_tbl_idx_pkt_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_tbl_idxA0_ana_tbl_idx_htpkt_SHIFT(rev) 7
#define ACPHY_TableBasedAGCstatus_tbl_idxA0_ana_tbl_idx_htpkt_MASK(rev)  (0x7f << ACPHY_TableBasedAGCstatus_tbl_idxA0_ana_tbl_idx_htpkt_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_tbl_idxB0 */
#define ACPHY_TableBasedAGCstatus_tbl_idxB0(rev)                     (ACREV_GE(rev,40) ? 0x1776 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1776 : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCstatus_tbl_idxB0_limit_tbl_idx_SHIFT(rev) 0
#define ACPHY_TableBasedAGCstatus_tbl_idxB0_limit_tbl_idx_MASK(rev)  (0x7f << ACPHY_TableBasedAGCstatus_tbl_idxB0_limit_tbl_idx_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_tbl_idxB0_RSSI_idxR_SHIFT(rev)     7
#define ACPHY_TableBasedAGCstatus_tbl_idxB0_RSSI_idxR_MASK(rev)      (0xff << ACPHY_TableBasedAGCstatus_tbl_idxB0_RSSI_idxR_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_pktgaincode0 */
#define ACPHY_TableBasedAGCstatus_pktgaincode0(rev)                    (ACREV_GE(rev,40) ? 0x1777 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1777 : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCstatus_pktgaincode0_gaincode_pkt_SHIFT(rev) 0
#define ACPHY_TableBasedAGCstatus_pktgaincode0_gaincode_pkt_MASK(rev)  (0xffff << ACPHY_TableBasedAGCstatus_pktgaincode0_gaincode_pkt_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_ClipBasedLimit0 */
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit0(rev)                         (ACREV_GE(rev,40) ? 0x1778 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1778 : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit0_mclip_clip1_idx_SHIFT(rev)   0
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit0_mclip_clip1_idx_MASK(rev)    (0x1f << ACPHY_TableBasedAGCstatus_ClipBasedLimit0_mclip_clip1_idx_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit0_mclip_clip2_idx_SHIFT(rev)   5
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit0_mclip_clip2_idx_MASK(rev)    (0x1f << ACPHY_TableBasedAGCstatus_ClipBasedLimit0_mclip_clip2_idx_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit0_overflow_SHIFT(rev)          10
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit0_overflow_MASK(rev)           (0x1 << ACPHY_TableBasedAGCstatus_ClipBasedLimit0_overflow_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit0_underflow_SHIFT(rev)         11
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit0_underflow_MASK(rev)          (0x1 << ACPHY_TableBasedAGCstatus_ClipBasedLimit0_underflow_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit0_pkt_clipped_SHIFT(rev)       12
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit0_pkt_clipped_MASK(rev)        (0x3 << ACPHY_TableBasedAGCstatus_ClipBasedLimit0_pkt_clipped_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit0_aci_mit_hw_status_SHIFT(rev) 14
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit0_aci_mit_hw_status_MASK(rev)  (0x1 << ACPHY_TableBasedAGCstatus_ClipBasedLimit0_aci_mit_hw_status_SHIFT(rev))

/* Register ACPHY_TxClipThreshCCK1 */
#define ACPHY_TxClipThreshCCK1(rev)                      (ACREV_GE(rev,40) ? 0x1820 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1820 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x820 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x820 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1820 : (ACREV_GE(rev,17) ? 0x820 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x820 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x820 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x820 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x820 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x820)))))))))))))))))))
#define ACPHY_TxClipThreshCCK1_clipThreshCCK1_SHIFT(rev) 0
#define ACPHY_TxClipThreshCCK1_clipThreshCCK1_MASK(rev)  (0x1ff << ACPHY_TxClipThreshCCK1_clipThreshCCK1_SHIFT(rev))

/* Register ACPHY_TxClipThreshBPSK1 */
#define ACPHY_TxClipThreshBPSK1(rev)                       (ACREV_GE(rev,40) ? 0x1821 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1821 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x821 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x821 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1821 : (ACREV_GE(rev,17) ? 0x821 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x821 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x821 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x821 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x821 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x821)))))))))))))))))))
#define ACPHY_TxClipThreshBPSK1_clipThreshBPSK1_SHIFT(rev) 0
#define ACPHY_TxClipThreshBPSK1_clipThreshBPSK1_MASK(rev)  (0x7fff << ACPHY_TxClipThreshBPSK1_clipThreshBPSK1_SHIFT(rev))

/* Register ACPHY_TxClipThreshQPSK1 */
#define ACPHY_TxClipThreshQPSK1(rev)                       (ACREV_GE(rev,40) ? 0x1822 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1822 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x822 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x822 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1822 : (ACREV_GE(rev,17) ? 0x822 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x822 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x822 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x822 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x822 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x822)))))))))))))))))))
#define ACPHY_TxClipThreshQPSK1_clipThreshQPSK1_SHIFT(rev) 0
#define ACPHY_TxClipThreshQPSK1_clipThreshQPSK1_MASK(rev)  (0x7fff << ACPHY_TxClipThreshQPSK1_clipThreshQPSK1_SHIFT(rev))

/* Register ACPHY_TxClipThresh16QAM1 */
#define ACPHY_TxClipThresh16QAM1(rev)                        (ACREV_GE(rev,40) ? 0x1823 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1823 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x823 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x823 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1823 : (ACREV_GE(rev,17) ? 0x823 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x823 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x823 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x823 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x823 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x823)))))))))))))))))))
#define ACPHY_TxClipThresh16QAM1_clipThresh16QAM1_SHIFT(rev) 0
#define ACPHY_TxClipThresh16QAM1_clipThresh16QAM1_MASK(rev)  (0x7fff << ACPHY_TxClipThresh16QAM1_clipThresh16QAM1_SHIFT(rev))

/* Register ACPHY_TxClipThresh64QAM1 */
#define ACPHY_TxClipThresh64QAM1(rev)                        (ACREV_GE(rev,40) ? 0x1824 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1824 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x824 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x824 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1824 : (ACREV_GE(rev,17) ? 0x824 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x824 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x824 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x824 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x824 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x824)))))))))))))))))))
#define ACPHY_TxClipThresh64QAM1_clipThresh64QAM1_SHIFT(rev) 0
#define ACPHY_TxClipThresh64QAM1_clipThresh64QAM1_MASK(rev)  (0x7fff << ACPHY_TxClipThresh64QAM1_clipThresh64QAM1_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str1_c0 */
#define ACPHY_txfdiqcomp_str1_c0(rev)          (ACREV_GE(rev,40) ? 0x1825 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1825 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x825 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x825 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1825 : (ACREV_GE(rev,17) ? 0x825 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x825 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x825 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x825 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x825 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x825)))))))))))))))))))
#define ACPHY_txfdiqcomp_str1_c0_c0_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str1_c0_c0_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str1_c0_c0_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str1_c1 */
#define ACPHY_txfdiqcomp_str1_c1(rev)          (ACREV_GE(rev,40) ? 0x1826 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1826 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x826 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x826 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1826 : (ACREV_GE(rev,17) ? 0x826 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x826 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x826 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x826 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x826 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x826)))))))))))))))))))
#define ACPHY_txfdiqcomp_str1_c1_c1_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str1_c1_c1_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str1_c1_c1_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str1_c2 */
#define ACPHY_txfdiqcomp_str1_c2(rev)          (ACREV_GE(rev,40) ? 0x1827 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1827 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x827 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x827 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1827 : (ACREV_GE(rev,17) ? 0x827 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x827 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x827 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x827 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x827 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x827)))))))))))))))))))
#define ACPHY_txfdiqcomp_str1_c2_c2_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str1_c2_c2_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str1_c2_c2_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str1_c3 */
#define ACPHY_txfdiqcomp_str1_c3(rev)          (ACREV_GE(rev,40) ? 0x1828 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1828 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x828 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x828 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1828 : (ACREV_GE(rev,17) ? 0x828 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x828 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x828 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x828 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x828 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x828)))))))))))))))))))
#define ACPHY_txfdiqcomp_str1_c3_c3_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str1_c3_c3_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str1_c3_c3_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str1_c4 */
#define ACPHY_txfdiqcomp_str1_c4(rev)          (ACREV_GE(rev,40) ? 0x1829 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1829 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x829 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x829 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1829 : (ACREV_GE(rev,17) ? 0x829 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x829 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x829 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x829 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x829 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x829)))))))))))))))))))
#define ACPHY_txfdiqcomp_str1_c4_c4_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str1_c4_c4_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str1_c4_c4_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str1_c5 */
#define ACPHY_txfdiqcomp_str1_c5(rev)          (ACREV_GE(rev,40) ? 0x182a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x182a : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x82a : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x82a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x182a : (ACREV_GE(rev,17) ? 0x82a : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x82a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x82a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x82a : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x82a : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x82a)))))))))))))))))))
#define ACPHY_txfdiqcomp_str1_c5_c5_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str1_c5_c5_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str1_c5_c5_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str1_c6 */
#define ACPHY_txfdiqcomp_str1_c6(rev)          (ACREV_GE(rev,40) ? 0x182b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x182b : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x82b : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x82b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x182b : (ACREV_GE(rev,17) ? 0x82b : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x82b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x82b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x82b : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x82b : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x82b)))))))))))))))))))
#define ACPHY_txfdiqcomp_str1_c6_c6_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str1_c6_c6_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str1_c6_c6_SHIFT(rev))

/* Register ACPHY_ScramSigCtrlinitvalue1 */
#define ACPHY_ScramSigCtrlinitvalue1(rev)                      (ACREV_GE(rev,40) ? 0x182c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x182c : (ACREV_GE(rev,32) ? 0x828 : INVALID_ADDRESS))))
#define ACPHY_ScramSigCtrlinitvalue1_initStateValue_SHIFT(rev) 0
#define ACPHY_ScramSigCtrlinitvalue1_initStateValue_MASK(rev)  (0x7f << ACPHY_ScramSigCtrlinitvalue1_initStateValue_SHIFT(rev))

/* Register ACPHY_papdEpsilonTable1 */
#define ACPHY_papdEpsilonTable1(rev)                            (ACREV_GE(rev,40) ? 0x1830 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1830 : INVALID_ADDRESS)))
#define ACPHY_papdEpsilonTable1_mem_access_sel_SHIFT(rev)       0
#define ACPHY_papdEpsilonTable1_mem_access_sel_MASK(rev)        (0x1 << ACPHY_papdEpsilonTable1_mem_access_sel_SHIFT(rev))
#define ACPHY_papdEpsilonTable1_auto_switch2_ihrpClk_SHIFT(rev) 1
#define ACPHY_papdEpsilonTable1_auto_switch2_ihrpClk_MASK(rev)  (0x1 << ACPHY_papdEpsilonTable1_auto_switch2_ihrpClk_SHIFT(rev))
#define ACPHY_papdEpsilonTable1_two_tables_read_sel_SHIFT(rev)  2
#define ACPHY_papdEpsilonTable1_two_tables_read_sel_MASK(rev)   (0x1 << ACPHY_papdEpsilonTable1_two_tables_read_sel_SHIFT(rev))
#define ACPHY_papdEpsilonTable1_force_tblclk_on_SHIFT(rev)      3
#define ACPHY_papdEpsilonTable1_force_tblclk_on_MASK(rev)       (0x1 << ACPHY_papdEpsilonTable1_force_tblclk_on_SHIFT(rev))
#define ACPHY_papdEpsilonTable1_force_tblclk_off_SHIFT(rev)     4
#define ACPHY_papdEpsilonTable1_force_tblclk_off_MASK(rev)      (0x1 << ACPHY_papdEpsilonTable1_force_tblclk_off_SHIFT(rev))
#define ACPHY_papdEpsilonTable1_no_dynamic_gated_SHIFT(rev)     5
#define ACPHY_papdEpsilonTable1_no_dynamic_gated_MASK(rev)      (0x1 << ACPHY_papdEpsilonTable1_no_dynamic_gated_SHIFT(rev))
#define ACPHY_papdEpsilonTable1_no_copy_even2odd_SHIFT(rev)     6
#define ACPHY_papdEpsilonTable1_no_copy_even2odd_MASK(rev)      (0x1 << ACPHY_papdEpsilonTable1_no_copy_even2odd_SHIFT(rev))

/* Register ACPHY_lowRateTssi1 */
#define ACPHY_lowRateTssi1(rev)                                   (ACREV_GE(rev,40) ? 0x1832 : INVALID_ADDRESS)
#define ACPHY_lowRateTssi1_lb_tssi_adc_lowrate_mode_SHIFT(rev)    0
#define ACPHY_lowRateTssi1_lb_tssi_adc_lowrate_mode_MASK(rev)     (0x1 << ACPHY_lowRateTssi1_lb_tssi_adc_lowrate_mode_SHIFT(rev))
#define ACPHY_lowRateTssi1_lb_rxfarrow_bypass_SHIFT(rev)          1
#define ACPHY_lowRateTssi1_lb_rxfarrow_bypass_MASK(rev)           (0x1 << ACPHY_lowRateTssi1_lb_rxfarrow_bypass_SHIFT(rev))
#define ACPHY_lowRateTssi1_lb_lowrate_fifo_len_in_bits_SHIFT(rev) 2
#define ACPHY_lowRateTssi1_lb_lowrate_fifo_len_in_bits_MASK(rev)  (0x3 << ACPHY_lowRateTssi1_lb_lowrate_fifo_len_in_bits_SHIFT(rev))

/* Register ACPHY_RxSdFeConfig2_path1 */
#define ACPHY_RxSdFeConfig2_path1(rev)                    (ACREV_GE(rev,40) ? 0x1836 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1836 : INVALID_ADDRESS)))
#define ACPHY_RxSdFeConfig2_path1_fcw_value_lo_SHIFT(rev) 0
#define ACPHY_RxSdFeConfig2_path1_fcw_value_lo_MASK(rev)  (0xffff << ACPHY_RxSdFeConfig2_path1_fcw_value_lo_SHIFT(rev))

/* Register ACPHY_RxSdFeConfig3_path1 */
#define ACPHY_RxSdFeConfig3_path1(rev)                               (ACREV_GE(rev,40) ? 0x1837 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1837 : INVALID_ADDRESS)))
#define ACPHY_RxSdFeConfig3_path1_fcw_value_hi_SHIFT(rev)            0
#define ACPHY_RxSdFeConfig3_path1_fcw_value_hi_MASK(rev)             (0x3ff << ACPHY_RxSdFeConfig3_path1_fcw_value_hi_SHIFT(rev))
#define ACPHY_RxSdFeConfig3_path1_rx_farow_scale_80_value_SHIFT(rev) 10
#define ACPHY_RxSdFeConfig3_path1_rx_farow_scale_80_value_MASK(rev)  (0xf << ACPHY_RxSdFeConfig3_path1_rx_farow_scale_80_value_SHIFT(rev))
#define ACPHY_RxSdFeConfig3_path1_fast_ADC_en_SHIFT(rev)             14
#define ACPHY_RxSdFeConfig3_path1_fast_ADC_en_MASK(rev)              (0x1 << ACPHY_RxSdFeConfig3_path1_fast_ADC_en_SHIFT(rev))

/* Register ACPHY_lesiInputScaling0_1 */
#define ACPHY_lesiInputScaling0_1(rev)                          (ACREV_GE(rev,40) ? 0x1840 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1840 : INVALID_ADDRESS)))
#define ACPHY_lesiInputScaling0_1_inpScalingFactor_0_SHIFT(rev) 0
#define ACPHY_lesiInputScaling0_1_inpScalingFactor_0_MASK(rev)  (0xff << ACPHY_lesiInputScaling0_1_inpScalingFactor_0_SHIFT(rev))
#define ACPHY_lesiInputScaling0_1_inpScalingExp_0_SHIFT(rev)    8
#define ACPHY_lesiInputScaling0_1_inpScalingExp_0_MASK(rev)     (0xf << ACPHY_lesiInputScaling0_1_inpScalingExp_0_SHIFT(rev))

/* Register ACPHY_LowPowerRegimeControlUpperThreshold1 */
#define ACPHY_LowPowerRegimeControlUpperThreshold1(rev)              (ACREV_GE(rev,40) ? 0x1841 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1841 : INVALID_ADDRESS)))
#define ACPHY_LowPowerRegimeControlUpperThreshold1_UpThre_SHIFT(rev) 0
#define ACPHY_LowPowerRegimeControlUpperThreshold1_UpThre_MASK(rev)  (0x1ff << ACPHY_LowPowerRegimeControlUpperThreshold1_UpThre_SHIFT(rev))

/* Register ACPHY_LowPowerRegimeControlLowerThreshold1 */
#define ACPHY_LowPowerRegimeControlLowerThreshold1(rev)               (ACREV_GE(rev,40) ? 0x1842 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1842 : INVALID_ADDRESS)))
#define ACPHY_LowPowerRegimeControlLowerThreshold1_LowThre_SHIFT(rev) 0
#define ACPHY_LowPowerRegimeControlLowerThreshold1_LowThre_MASK(rev)  (0x1ff << ACPHY_LowPowerRegimeControlLowerThreshold1_LowThre_SHIFT(rev))

/* Register ACPHY_lesiFstrClassifierEqualizationFactor0_1 */
#define ACPHY_lesiFstrClassifierEqualizationFactor0_1(rev)                     (ACREV_GE(rev,40) ? 0x1843 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1843 : INVALID_ADDRESS)))
#define ACPHY_lesiFstrClassifierEqualizationFactor0_1_subBand0Factor_SHIFT(rev) 0
#define ACPHY_lesiFstrClassifierEqualizationFactor0_1_subBand0Factor_MASK(rev) (0xff << ACPHY_lesiFstrClassifierEqualizationFactor0_1_subBand0Factor_SHIFT(rev))
#define ACPHY_lesiFstrClassifierEqualizationFactor0_1_subBand1Factor_SHIFT(rev) 8
#define ACPHY_lesiFstrClassifierEqualizationFactor0_1_subBand1Factor_MASK(rev) (0xff << ACPHY_lesiFstrClassifierEqualizationFactor0_1_subBand1Factor_SHIFT(rev))

/* Register ACPHY_lesiFstrClassifierEqualizationFactor1_1 */
#define ACPHY_lesiFstrClassifierEqualizationFactor1_1(rev)                     (ACREV_GE(rev,40) ? 0x1844 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1844 : INVALID_ADDRESS)))
#define ACPHY_lesiFstrClassifierEqualizationFactor1_1_subBand2Factor_SHIFT(rev) 0
#define ACPHY_lesiFstrClassifierEqualizationFactor1_1_subBand2Factor_MASK(rev) (0xff << ACPHY_lesiFstrClassifierEqualizationFactor1_1_subBand2Factor_SHIFT(rev))
#define ACPHY_lesiFstrClassifierEqualizationFactor1_1_subBand3Factor_SHIFT(rev) 8
#define ACPHY_lesiFstrClassifierEqualizationFactor1_1_subBand3Factor_MASK(rev) (0xff << ACPHY_lesiFstrClassifierEqualizationFactor1_1_subBand3Factor_SHIFT(rev))

/* Register ACPHY_LesiFstrFdNoisePower1 */
#define ACPHY_LesiFstrFdNoisePower1(rev)               (ACREV_GE(rev,40) ? 0x1845 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1845 : INVALID_ADDRESS)))
#define ACPHY_LesiFstrFdNoisePower1_noi_pow_SHIFT(rev) 0
#define ACPHY_LesiFstrFdNoisePower1_noi_pow_MASK(rev)  (0x1fff << ACPHY_LesiFstrFdNoisePower1_noi_pow_SHIFT(rev))

/* Register ACPHY_lesiInputScaling1_1 */
#define ACPHY_lesiInputScaling1_1(rev)                          (ACREV_GE(rev,40) ? 0x1846 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1846 : INVALID_ADDRESS)))
#define ACPHY_lesiInputScaling1_1_inpScalingFactor_1_SHIFT(rev) 0
#define ACPHY_lesiInputScaling1_1_inpScalingFactor_1_MASK(rev)  (0xff << ACPHY_lesiInputScaling1_1_inpScalingFactor_1_SHIFT(rev))
#define ACPHY_lesiInputScaling1_1_inpScalingExp_1_SHIFT(rev)    8
#define ACPHY_lesiInputScaling1_1_inpScalingExp_1_MASK(rev)     (0xf << ACPHY_lesiInputScaling1_1_inpScalingExp_1_SHIFT(rev))

/* Register ACPHY_lesiInputScaling2_1 */
#define ACPHY_lesiInputScaling2_1(rev)                          (ACREV_GE(rev,40) ? 0x1847 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1847 : INVALID_ADDRESS)))
#define ACPHY_lesiInputScaling2_1_inpScalingFactor_2_SHIFT(rev) 0
#define ACPHY_lesiInputScaling2_1_inpScalingFactor_2_MASK(rev)  (0xff << ACPHY_lesiInputScaling2_1_inpScalingFactor_2_SHIFT(rev))
#define ACPHY_lesiInputScaling2_1_inpScalingExp_2_SHIFT(rev)    8
#define ACPHY_lesiInputScaling2_1_inpScalingExp_2_MASK(rev)     (0xf << ACPHY_lesiInputScaling2_1_inpScalingExp_2_SHIFT(rev))

/* Register ACPHY_lesiInputScaling3_1 */
#define ACPHY_lesiInputScaling3_1(rev)                          (ACREV_GE(rev,40) ? 0x1848 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1848 : INVALID_ADDRESS)))
#define ACPHY_lesiInputScaling3_1_inpScalingFactor_3_SHIFT(rev) 0
#define ACPHY_lesiInputScaling3_1_inpScalingFactor_3_MASK(rev)  (0xff << ACPHY_lesiInputScaling3_1_inpScalingFactor_3_SHIFT(rev))
#define ACPHY_lesiInputScaling3_1_inpScalingExp_3_SHIFT(rev)    8
#define ACPHY_lesiInputScaling3_1_inpScalingExp_3_MASK(rev)     (0xf << ACPHY_lesiInputScaling3_1_inpScalingExp_3_SHIFT(rev))

/* Register ACPHY_obss_st_backoff_dBm_reg11 */
#define ACPHY_obss_st_backoff_dBm_reg11(rev)                           (ACREV_GE(rev,40) ? 0x1850 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1850 : INVALID_ADDRESS)))
#define ACPHY_obss_st_backoff_dBm_reg11_obss_st_backoff_dBm_SHIFT(rev) 0
#define ACPHY_obss_st_backoff_dBm_reg11_obss_st_backoff_dBm_MASK(rev)  (0xff << ACPHY_obss_st_backoff_dBm_reg11_obss_st_backoff_dBm_SHIFT(rev))

/* Register ACPHY_obss_st_backoff_dBm_reg21 */
#define ACPHY_obss_st_backoff_dBm_reg21(rev)                               (ACREV_GE(rev,40) ? 0x1851 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1851 : INVALID_ADDRESS)))
#define ACPHY_obss_st_backoff_dBm_reg21_obss_st_backoff_dBm_aci_SHIFT(rev) 0
#define ACPHY_obss_st_backoff_dBm_reg21_obss_st_backoff_dBm_aci_MASK(rev)  (0xff << ACPHY_obss_st_backoff_dBm_reg21_obss_st_backoff_dBm_aci_SHIFT(rev))

/* Register ACPHY_lowRateTssi21 */
#define ACPHY_lowRateTssi21(rev)                                (ACREV_GE(rev,40) ? 0x1853 : INVALID_ADDRESS)
#define ACPHY_lowRateTssi21_lb_tssi_adc_lowrate_mode_SHIFT(rev) 0
#define ACPHY_lowRateTssi21_lb_tssi_adc_lowrate_mode_MASK(rev)  (0x1 << ACPHY_lowRateTssi21_lb_tssi_adc_lowrate_mode_SHIFT(rev))
#define ACPHY_lowRateTssi21_lb_tssifilt_bypass_SHIFT(rev)       1
#define ACPHY_lowRateTssi21_lb_tssifilt_bypass_MASK(rev)        (0x1 << ACPHY_lowRateTssi21_lb_tssifilt_bypass_SHIFT(rev))

/* Register ACPHY_lowRateTssiDlyOFDM1 */
#define ACPHY_lowRateTssiDlyOFDM1(rev)                           (ACREV_GE(rev,40) ? 0x1854 : INVALID_ADDRESS)
#define ACPHY_lowRateTssiDlyOFDM1_Ntssi_hw_delay_ofdm_SHIFT(rev) 0
#define ACPHY_lowRateTssiDlyOFDM1_Ntssi_hw_delay_ofdm_MASK(rev)  (0xffff << ACPHY_lowRateTssiDlyOFDM1_Ntssi_hw_delay_ofdm_SHIFT(rev))

/* Register ACPHY_lowRateTssiDlyBPHY1 */
#define ACPHY_lowRateTssiDlyBPHY1(rev)                           (ACREV_GE(rev,40) ? 0x1855 : INVALID_ADDRESS)
#define ACPHY_lowRateTssiDlyBPHY1_Ntssi_hw_delay_bphy_SHIFT(rev) 0
#define ACPHY_lowRateTssiDlyBPHY1_Ntssi_hw_delay_bphy_MASK(rev)  (0xffff << ACPHY_lowRateTssiDlyBPHY1_Ntssi_hw_delay_bphy_SHIFT(rev))

/* Register ACPHY_lowRateTssiDlyIDLE1 */
#define ACPHY_lowRateTssiDlyIDLE1(rev)                           (ACREV_GE(rev,40) ? 0x1856 : INVALID_ADDRESS)
#define ACPHY_lowRateTssiDlyIDLE1_Ntssi_hw_delay_idle_SHIFT(rev) 0
#define ACPHY_lowRateTssiDlyIDLE1_Ntssi_hw_delay_idle_MASK(rev)  (0xffff << ACPHY_lowRateTssiDlyIDLE1_Ntssi_hw_delay_idle_SHIFT(rev))

/* Register ACPHY_crsacidetectThreshl1 */
#define ACPHY_crsacidetectThreshl1(rev)                       (ACREV_GE(rev,40) ? 0x1860 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1860 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xf1c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe1c : INVALID_ADDRESS)))))))
#define ACPHY_crsacidetectThreshl1_acidetectThresh_SHIFT(rev) 0
#define ACPHY_crsacidetectThreshl1_acidetectThresh_MASK(rev)  (0xffff << ACPHY_crsacidetectThreshl1_acidetectThresh_SHIFT(rev))

/* Register ACPHY_crsacidetectThreshu1 */
#define ACPHY_crsacidetectThreshu1(rev)                       (ACREV_GE(rev,40) ? 0x1861 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1861 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xf1d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe1d : INVALID_ADDRESS)))))))
#define ACPHY_crsacidetectThreshu1_acidetectThresh_SHIFT(rev) 0
#define ACPHY_crsacidetectThreshu1_acidetectThresh_MASK(rev)  (0xffff << ACPHY_crsacidetectThreshu1_acidetectThresh_SHIFT(rev))

/* Register ACPHY_crsacidetectThreshlSub11 */
#define ACPHY_crsacidetectThreshlSub11(rev)                       (ACREV_GE(rev,40) ? 0x1862 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1862 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xf1e : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe1e : INVALID_ADDRESS)))))))
#define ACPHY_crsacidetectThreshlSub11_acidetectThresh_SHIFT(rev) 0
#define ACPHY_crsacidetectThreshlSub11_acidetectThresh_MASK(rev)  (0xffff << ACPHY_crsacidetectThreshlSub11_acidetectThresh_SHIFT(rev))

/* Register ACPHY_crsacidetectThreshuSub11 */
#define ACPHY_crsacidetectThreshuSub11(rev)                       (ACREV_GE(rev,40) ? 0x1863 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1863 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xf1f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe1f : INVALID_ADDRESS)))))))
#define ACPHY_crsacidetectThreshuSub11_acidetectThresh_SHIFT(rev) 0
#define ACPHY_crsacidetectThreshuSub11_acidetectThresh_MASK(rev)  (0xffff << ACPHY_crsacidetectThreshuSub11_acidetectThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold1l1 */
#define ACPHY_crsThreshold1l1(rev)                   (ACREV_GE(rev,40) ? 0x1864 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1864 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xfee : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdee : INVALID_ADDRESS)))))))
#define ACPHY_crsThreshold1l1_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1l1_autoThresh_MASK(rev)   (0xff << ACPHY_crsThreshold1l1_autoThresh_SHIFT(rev))
#define ACPHY_crsThreshold1l1_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1l1_autoThresh2_MASK(rev)  (0xff << ACPHY_crsThreshold1l1_autoThresh2_SHIFT(rev))

/* Register ACPHY_crsThreshold1u1 */
#define ACPHY_crsThreshold1u1(rev)                   (ACREV_GE(rev,40) ? 0x1865 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1865 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xfea : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdea : INVALID_ADDRESS)))))))
#define ACPHY_crsThreshold1u1_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1u1_autoThresh_MASK(rev)   (0xff << ACPHY_crsThreshold1u1_autoThresh_SHIFT(rev))
#define ACPHY_crsThreshold1u1_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1u1_autoThresh2_MASK(rev)  (0xff << ACPHY_crsThreshold1u1_autoThresh2_SHIFT(rev))

/* Register ACPHY_crsThreshold1lsub11 */
#define ACPHY_crsThreshold1lsub11(rev)                   (ACREV_GE(rev,40) ? 0x1866 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1866 : INVALID_ADDRESS)))
#define ACPHY_crsThreshold1lsub11_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1lsub11_autoThresh_MASK(rev)   (0xff << ACPHY_crsThreshold1lsub11_autoThresh_SHIFT(rev))
#define ACPHY_crsThreshold1lsub11_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1lsub11_autoThresh2_MASK(rev)  (0xff << ACPHY_crsThreshold1lsub11_autoThresh2_SHIFT(rev))

/* Register ACPHY_crsThreshold1usub11 */
#define ACPHY_crsThreshold1usub11(rev)                   (ACREV_GE(rev,40) ? 0x1867 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1867 : INVALID_ADDRESS)))
#define ACPHY_crsThreshold1usub11_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1usub11_autoThresh_MASK(rev)   (0xff << ACPHY_crsThreshold1usub11_autoThresh_SHIFT(rev))
#define ACPHY_crsThreshold1usub11_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1usub11_autoThresh2_MASK(rev)  (0xff << ACPHY_crsThreshold1usub11_autoThresh2_SHIFT(rev))

/* Register ACPHY_crsThreshold2l1 */
#define ACPHY_crsThreshold2l1(rev)                      (ACREV_GE(rev,40) ? 0x1868 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1868 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xfef : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdef : INVALID_ADDRESS)))))))
#define ACPHY_crsThreshold2l1_peakThresh_SHIFT(rev)     0
#define ACPHY_crsThreshold2l1_peakThresh_MASK(rev)      (0xff << ACPHY_crsThreshold2l1_peakThresh_SHIFT(rev))
#define ACPHY_crsThreshold2l1_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold2l1_peakDiffThresh_MASK(rev)  (0xff << ACPHY_crsThreshold2l1_peakDiffThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold2u1 */
#define ACPHY_crsThreshold2u1(rev)                      (ACREV_GE(rev,40) ? 0x1869 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1869 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xfeb : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdeb : INVALID_ADDRESS)))))))
#define ACPHY_crsThreshold2u1_peakThresh_SHIFT(rev)     0
#define ACPHY_crsThreshold2u1_peakThresh_MASK(rev)      (0xff << ACPHY_crsThreshold2u1_peakThresh_SHIFT(rev))
#define ACPHY_crsThreshold2u1_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold2u1_peakDiffThresh_MASK(rev)  (0xff << ACPHY_crsThreshold2u1_peakDiffThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold2lSub11 */
#define ACPHY_crsThreshold2lSub11(rev)                      (ACREV_GE(rev,40) ? 0x186a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x186a : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xff7 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdf7 : INVALID_ADDRESS)))))))
#define ACPHY_crsThreshold2lSub11_peakThresh_SHIFT(rev)     0
#define ACPHY_crsThreshold2lSub11_peakThresh_MASK(rev)      (0xff << ACPHY_crsThreshold2lSub11_peakThresh_SHIFT(rev))
#define ACPHY_crsThreshold2lSub11_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold2lSub11_peakDiffThresh_MASK(rev)  (0xff << ACPHY_crsThreshold2lSub11_peakDiffThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold2uSub11 */
#define ACPHY_crsThreshold2uSub11(rev)                      (ACREV_GE(rev,40) ? 0x186b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x186b : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xff3 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdf3 : INVALID_ADDRESS)))))))
#define ACPHY_crsThreshold2uSub11_peakThresh_SHIFT(rev)     0
#define ACPHY_crsThreshold2uSub11_peakThresh_MASK(rev)      (0xff << ACPHY_crsThreshold2uSub11_peakThresh_SHIFT(rev))
#define ACPHY_crsThreshold2uSub11_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold2uSub11_peakDiffThresh_MASK(rev)  (0xff << ACPHY_crsThreshold2uSub11_peakDiffThresh_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold2l1 */
#define ACPHY_crshighpowThreshold2l1(rev)                             (ACREV_GE(rev,40) ? 0x186c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x186c : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xf03 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe03 : INVALID_ADDRESS)))))))
#define ACPHY_crshighpowThreshold2l1_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_crshighpowThreshold2l1_highpowpeakThresh_MASK(rev)      (0xff << ACPHY_crshighpowThreshold2l1_highpowpeakThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold2l1_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_crshighpowThreshold2l1_highpowpeakDiffThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold2l1_highpowpeakDiffThresh_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold2u1 */
#define ACPHY_crshighpowThreshold2u1(rev)                             (ACREV_GE(rev,40) ? 0x186d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x186d : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xf06 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe06 : INVALID_ADDRESS)))))))
#define ACPHY_crshighpowThreshold2u1_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_crshighpowThreshold2u1_highpowpeakThresh_MASK(rev)      (0xff << ACPHY_crshighpowThreshold2u1_highpowpeakThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold2u1_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_crshighpowThreshold2u1_highpowpeakDiffThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold2u1_highpowpeakDiffThresh_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold2lSub11 */
#define ACPHY_crshighpowThreshold2lSub11(rev)                             (ACREV_GE(rev,40) ? 0x186e : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x186e : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xf09 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe09 : INVALID_ADDRESS)))))))
#define ACPHY_crshighpowThreshold2lSub11_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_crshighpowThreshold2lSub11_highpowpeakThresh_MASK(rev)      (0xff << ACPHY_crshighpowThreshold2lSub11_highpowpeakThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold2lSub11_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_crshighpowThreshold2lSub11_highpowpeakDiffThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold2lSub11_highpowpeakDiffThresh_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold2uSub11 */
#define ACPHY_crshighpowThreshold2uSub11(rev)                             (ACREV_GE(rev,40) ? 0x186f : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x186f : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xf0c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe0c : INVALID_ADDRESS)))))))
#define ACPHY_crshighpowThreshold2uSub11_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_crshighpowThreshold2uSub11_highpowpeakThresh_MASK(rev)      (0xff << ACPHY_crshighpowThreshold2uSub11_highpowpeakThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold2uSub11_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_crshighpowThreshold2uSub11_highpowpeakDiffThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold2uSub11_highpowpeakDiffThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold3l1 */
#define ACPHY_crsThreshold3l1(rev)                     (ACREV_GE(rev,40) ? 0x1870 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1870 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xff0 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdf0 : INVALID_ADDRESS)))))))
#define ACPHY_crsThreshold3l1_peakValThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold3l1_peakValThresh_MASK(rev)  (0xff << ACPHY_crsThreshold3l1_peakValThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold3u1 */
#define ACPHY_crsThreshold3u1(rev)                     (ACREV_GE(rev,40) ? 0x1871 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1871 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xfec : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdec : INVALID_ADDRESS)))))))
#define ACPHY_crsThreshold3u1_peakValThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold3u1_peakValThresh_MASK(rev)  (0xff << ACPHY_crsThreshold3u1_peakValThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold3lSub11 */
#define ACPHY_crsThreshold3lSub11(rev)                     (ACREV_GE(rev,40) ? 0x1872 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1872 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xff8 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdf8 : INVALID_ADDRESS)))))))
#define ACPHY_crsThreshold3lSub11_peakValThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold3lSub11_peakValThresh_MASK(rev)  (0xff << ACPHY_crsThreshold3lSub11_peakValThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold3uSub11 */
#define ACPHY_crsThreshold3uSub11(rev)                     (ACREV_GE(rev,40) ? 0x1873 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1873 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xff4 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdf4 : INVALID_ADDRESS)))))))
#define ACPHY_crsThreshold3uSub11_peakValThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold3uSub11_peakValThresh_MASK(rev)  (0xff << ACPHY_crsThreshold3uSub11_peakValThresh_SHIFT(rev))

/* Register ACPHY_crshighlowpowThresholdl1 */
#define ACPHY_crshighlowpowThresholdl1(rev)                         (ACREV_GE(rev,40) ? 0x1874 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1874 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xf04 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe04 : INVALID_ADDRESS)))))))
#define ACPHY_crshighlowpowThresholdl1_high2lowpowThresh_SHIFT(rev) 0
#define ACPHY_crshighlowpowThresholdl1_high2lowpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdl1_high2lowpowThresh_SHIFT(rev))
#define ACPHY_crshighlowpowThresholdl1_low2highpowThresh_SHIFT(rev) 8
#define ACPHY_crshighlowpowThresholdl1_low2highpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdl1_low2highpowThresh_SHIFT(rev))

/* Register ACPHY_crshighlowpowThresholdu1 */
#define ACPHY_crshighlowpowThresholdu1(rev)                         (ACREV_GE(rev,40) ? 0x1875 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1875 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xf07 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe07 : INVALID_ADDRESS)))))))
#define ACPHY_crshighlowpowThresholdu1_high2lowpowThresh_SHIFT(rev) 0
#define ACPHY_crshighlowpowThresholdu1_high2lowpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdu1_high2lowpowThresh_SHIFT(rev))
#define ACPHY_crshighlowpowThresholdu1_low2highpowThresh_SHIFT(rev) 8
#define ACPHY_crshighlowpowThresholdu1_low2highpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdu1_low2highpowThresh_SHIFT(rev))

/* Register ACPHY_crshighlowpowThresholdlSub11 */
#define ACPHY_crshighlowpowThresholdlSub11(rev)                         (ACREV_GE(rev,40) ? 0x1876 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1876 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xf0a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe0a : INVALID_ADDRESS)))))))
#define ACPHY_crshighlowpowThresholdlSub11_high2lowpowThresh_SHIFT(rev) 0
#define ACPHY_crshighlowpowThresholdlSub11_high2lowpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdlSub11_high2lowpowThresh_SHIFT(rev))
#define ACPHY_crshighlowpowThresholdlSub11_low2highpowThresh_SHIFT(rev) 8
#define ACPHY_crshighlowpowThresholdlSub11_low2highpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdlSub11_low2highpowThresh_SHIFT(rev))

/* Register ACPHY_crshighlowpowThresholduSub11 */
#define ACPHY_crshighlowpowThresholduSub11(rev)                         (ACREV_GE(rev,40) ? 0x1877 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1877 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xf0d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe0d : INVALID_ADDRESS)))))))
#define ACPHY_crshighlowpowThresholduSub11_high2lowpowThresh_SHIFT(rev) 0
#define ACPHY_crshighlowpowThresholduSub11_high2lowpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholduSub11_high2lowpowThresh_SHIFT(rev))
#define ACPHY_crshighlowpowThresholduSub11_low2highpowThresh_SHIFT(rev) 8
#define ACPHY_crshighlowpowThresholduSub11_low2highpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholduSub11_low2highpowThresh_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold1l1 */
#define ACPHY_crshighpowThreshold1l1(rev)                            (ACREV_GE(rev,40) ? 0x1878 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1878 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xf02 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe02 : INVALID_ADDRESS)))))))
#define ACPHY_crshighpowThreshold1l1_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_crshighpowThreshold1l1_highpowpeakValThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold1l1_highpowpeakValThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold1l1_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_crshighpowThreshold1l1_highpowautoThresh2_MASK(rev)    (0xff << ACPHY_crshighpowThreshold1l1_highpowautoThresh2_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold1u1 */
#define ACPHY_crshighpowThreshold1u1(rev)                            (ACREV_GE(rev,40) ? 0x1879 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1879 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xf05 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe05 : INVALID_ADDRESS)))))))
#define ACPHY_crshighpowThreshold1u1_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_crshighpowThreshold1u1_highpowpeakValThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold1u1_highpowpeakValThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold1u1_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_crshighpowThreshold1u1_highpowautoThresh2_MASK(rev)    (0xff << ACPHY_crshighpowThreshold1u1_highpowautoThresh2_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold1lSub11 */
#define ACPHY_crshighpowThreshold1lSub11(rev)                            (ACREV_GE(rev,40) ? 0x187a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x187a : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xf08 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe08 : INVALID_ADDRESS)))))))
#define ACPHY_crshighpowThreshold1lSub11_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_crshighpowThreshold1lSub11_highpowpeakValThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold1lSub11_highpowpeakValThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold1lSub11_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_crshighpowThreshold1lSub11_highpowautoThresh2_MASK(rev)    (0xff << ACPHY_crshighpowThreshold1lSub11_highpowautoThresh2_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold1uSub11 */
#define ACPHY_crshighpowThreshold1uSub11(rev)                            (ACREV_GE(rev,40) ? 0x187b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x187b : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xf0b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe0b : INVALID_ADDRESS)))))))
#define ACPHY_crshighpowThreshold1uSub11_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_crshighpowThreshold1uSub11_highpowpeakValThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold1uSub11_highpowpeakValThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold1uSub11_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_crshighpowThreshold1uSub11_highpowautoThresh2_MASK(rev)    (0xff << ACPHY_crshighpowThreshold1uSub11_highpowautoThresh2_SHIFT(rev))

/* Register ACPHY_crsControll1 */
#define ACPHY_crsControll1(rev)                  (ACREV_GE(rev,40) ? 0x187c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x187c : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xff1 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdf1 : INVALID_ADDRESS)))))))
#define ACPHY_crsControll1_muxSelect_SHIFT(rev)  0
#define ACPHY_crsControll1_muxSelect_MASK(rev)   (0x3 << ACPHY_crsControll1_muxSelect_SHIFT(rev))
#define ACPHY_crsControll1_autoEnable_SHIFT(rev) 2
#define ACPHY_crsControll1_autoEnable_MASK(rev)  (0x1 << ACPHY_crsControll1_autoEnable_SHIFT(rev))
#define ACPHY_crsControll1_mfEnable_SHIFT(rev)   3
#define ACPHY_crsControll1_mfEnable_MASK(rev)    (0x1 << ACPHY_crsControll1_mfEnable_SHIFT(rev))
#define ACPHY_crsControll1_totEnable_SHIFT(rev)  4
#define ACPHY_crsControll1_totEnable_MASK(rev)   (0x1 << ACPHY_crsControll1_totEnable_SHIFT(rev))
#define ACPHY_crsControll1_mfLessAve_SHIFT(rev)  5
#define ACPHY_crsControll1_mfLessAve_MASK(rev)   (0x1 << ACPHY_crsControll1_mfLessAve_SHIFT(rev))

/* Register ACPHY_crsControlu1 */
#define ACPHY_crsControlu1(rev)                  (ACREV_GE(rev,40) ? 0x187d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x187d : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xfed : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xded : INVALID_ADDRESS)))))))
#define ACPHY_crsControlu1_muxSelect_SHIFT(rev)  0
#define ACPHY_crsControlu1_muxSelect_MASK(rev)   (0x3 << ACPHY_crsControlu1_muxSelect_SHIFT(rev))
#define ACPHY_crsControlu1_autoEnable_SHIFT(rev) 2
#define ACPHY_crsControlu1_autoEnable_MASK(rev)  (0x1 << ACPHY_crsControlu1_autoEnable_SHIFT(rev))
#define ACPHY_crsControlu1_mfEnable_SHIFT(rev)   3
#define ACPHY_crsControlu1_mfEnable_MASK(rev)    (0x1 << ACPHY_crsControlu1_mfEnable_SHIFT(rev))
#define ACPHY_crsControlu1_totEnable_SHIFT(rev)  4
#define ACPHY_crsControlu1_totEnable_MASK(rev)   (0x1 << ACPHY_crsControlu1_totEnable_SHIFT(rev))
#define ACPHY_crsControlu1_mfLessAve_SHIFT(rev)  5
#define ACPHY_crsControlu1_mfLessAve_MASK(rev)   (0x1 << ACPHY_crsControlu1_mfLessAve_SHIFT(rev))

/* Register ACPHY_crsControllSub11 */
#define ACPHY_crsControllSub11(rev)                  (ACREV_GE(rev,40) ? 0x187e : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x187e : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xff9 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdf9 : INVALID_ADDRESS)))))))
#define ACPHY_crsControllSub11_muxSelect_SHIFT(rev)  0
#define ACPHY_crsControllSub11_muxSelect_MASK(rev)   (0x3 << ACPHY_crsControllSub11_muxSelect_SHIFT(rev))
#define ACPHY_crsControllSub11_autoEnable_SHIFT(rev) 2
#define ACPHY_crsControllSub11_autoEnable_MASK(rev)  (0x1 << ACPHY_crsControllSub11_autoEnable_SHIFT(rev))
#define ACPHY_crsControllSub11_mfEnable_SHIFT(rev)   3
#define ACPHY_crsControllSub11_mfEnable_MASK(rev)    (0x1 << ACPHY_crsControllSub11_mfEnable_SHIFT(rev))
#define ACPHY_crsControllSub11_totEnable_SHIFT(rev)  4
#define ACPHY_crsControllSub11_totEnable_MASK(rev)   (0x1 << ACPHY_crsControllSub11_totEnable_SHIFT(rev))
#define ACPHY_crsControllSub11_mfLessAve_SHIFT(rev)  5
#define ACPHY_crsControllSub11_mfLessAve_MASK(rev)   (0x1 << ACPHY_crsControllSub11_mfLessAve_SHIFT(rev))

/* Register ACPHY_crsControluSub11 */
#define ACPHY_crsControluSub11(rev)                  (ACREV_GE(rev,40) ? 0x187f : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x187f : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xff5 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdf5 : INVALID_ADDRESS)))))))
#define ACPHY_crsControluSub11_muxSelect_SHIFT(rev)  0
#define ACPHY_crsControluSub11_muxSelect_MASK(rev)   (0x3 << ACPHY_crsControluSub11_muxSelect_SHIFT(rev))
#define ACPHY_crsControluSub11_autoEnable_SHIFT(rev) 2
#define ACPHY_crsControluSub11_autoEnable_MASK(rev)  (0x1 << ACPHY_crsControluSub11_autoEnable_SHIFT(rev))
#define ACPHY_crsControluSub11_mfEnable_SHIFT(rev)   3
#define ACPHY_crsControluSub11_mfEnable_MASK(rev)    (0x1 << ACPHY_crsControluSub11_mfEnable_SHIFT(rev))
#define ACPHY_crsControluSub11_totEnable_SHIFT(rev)  4
#define ACPHY_crsControluSub11_totEnable_MASK(rev)   (0x1 << ACPHY_crsControluSub11_totEnable_SHIFT(rev))
#define ACPHY_crsControluSub11_mfLessAve_SHIFT(rev)  5
#define ACPHY_crsControluSub11_mfLessAve_MASK(rev)   (0x1 << ACPHY_crsControluSub11_mfLessAve_SHIFT(rev))

/* Register ACPHY_STRPwrThreshL1 */
#define ACPHY_STRPwrThreshL1(rev)                    (ACREV_GE(rev,40) ? 0x1880 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1880 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xf19 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe19 : INVALID_ADDRESS)))))))
#define ACPHY_STRPwrThreshL1_strPwrThresh_SHIFT(rev) 0
#define ACPHY_STRPwrThreshL1_strPwrThresh_MASK(rev)  (0xff << ACPHY_STRPwrThreshL1_strPwrThresh_SHIFT(rev))

/* Register ACPHY_STRPwrThreshU1 */
#define ACPHY_STRPwrThreshU1(rev)                    (ACREV_GE(rev,40) ? 0x1881 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1881 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xf18 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe18 : INVALID_ADDRESS)))))))
#define ACPHY_STRPwrThreshU1_strPwrThresh_SHIFT(rev) 0
#define ACPHY_STRPwrThreshU1_strPwrThresh_MASK(rev)  (0xff << ACPHY_STRPwrThreshU1_strPwrThresh_SHIFT(rev))

/* Register ACPHY_STRPwrThreshLSub11 */
#define ACPHY_STRPwrThreshLSub11(rev)                    (ACREV_GE(rev,40) ? 0x1882 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1882 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xf1b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe1b : INVALID_ADDRESS)))))))
#define ACPHY_STRPwrThreshLSub11_strPwrThresh_SHIFT(rev) 0
#define ACPHY_STRPwrThreshLSub11_strPwrThresh_MASK(rev)  (0xff << ACPHY_STRPwrThreshLSub11_strPwrThresh_SHIFT(rev))

/* Register ACPHY_STRPwrThreshUSub11 */
#define ACPHY_STRPwrThreshUSub11(rev)                    (ACREV_GE(rev,40) ? 0x1883 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1883 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xf1a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe1a : INVALID_ADDRESS)))))))
#define ACPHY_STRPwrThreshUSub11_strPwrThresh_SHIFT(rev) 0
#define ACPHY_STRPwrThreshUSub11_strPwrThresh_MASK(rev)  (0xff << ACPHY_STRPwrThreshUSub11_strPwrThresh_SHIFT(rev))

/* Register ACPHY_STRCtrl20L1 */
#define ACPHY_STRCtrl20L1(rev)                      (ACREV_GE(rev,40) ? 0x1884 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1884 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xf15 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe15 : INVALID_ADDRESS)))))))
#define ACPHY_STRCtrl20L1_stren_SHIFT(rev)          15
#define ACPHY_STRCtrl20L1_stren_MASK(rev)           (0x1 << ACPHY_STRCtrl20L1_stren_SHIFT(rev))
#define ACPHY_STRCtrl20L1_strminmaxCount_SHIFT(rev) 8
#define ACPHY_STRCtrl20L1_strminmaxCount_MASK(rev)  (0x3f << ACPHY_STRCtrl20L1_strminmaxCount_SHIFT(rev))
#define ACPHY_STRCtrl20L1_strMaxThresh_SHIFT(rev)   4
#define ACPHY_STRCtrl20L1_strMaxThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20L1_strMaxThresh_SHIFT(rev))
#define ACPHY_STRCtrl20L1_strMinThresh_SHIFT(rev)   0
#define ACPHY_STRCtrl20L1_strMinThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20L1_strMinThresh_SHIFT(rev))

/* Register ACPHY_STRCtrl20U1 */
#define ACPHY_STRCtrl20U1(rev)                      (ACREV_GE(rev,40) ? 0x1885 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1885 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xf14 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe14 : INVALID_ADDRESS)))))))
#define ACPHY_STRCtrl20U1_stren_SHIFT(rev)          15
#define ACPHY_STRCtrl20U1_stren_MASK(rev)           (0x1 << ACPHY_STRCtrl20U1_stren_SHIFT(rev))
#define ACPHY_STRCtrl20U1_strminmaxCount_SHIFT(rev) 8
#define ACPHY_STRCtrl20U1_strminmaxCount_MASK(rev)  (0x3f << ACPHY_STRCtrl20U1_strminmaxCount_SHIFT(rev))
#define ACPHY_STRCtrl20U1_strMaxThresh_SHIFT(rev)   4
#define ACPHY_STRCtrl20U1_strMaxThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20U1_strMaxThresh_SHIFT(rev))
#define ACPHY_STRCtrl20U1_strMinThresh_SHIFT(rev)   0
#define ACPHY_STRCtrl20U1_strMinThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20U1_strMinThresh_SHIFT(rev))

/* Register ACPHY_STRCtrl20LSub11 */
#define ACPHY_STRCtrl20LSub11(rev)                      (ACREV_GE(rev,40) ? 0x1886 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1886 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xf17 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe17 : INVALID_ADDRESS)))))))
#define ACPHY_STRCtrl20LSub11_stren_SHIFT(rev)          15
#define ACPHY_STRCtrl20LSub11_stren_MASK(rev)           (0x1 << ACPHY_STRCtrl20LSub11_stren_SHIFT(rev))
#define ACPHY_STRCtrl20LSub11_strminmaxCount_SHIFT(rev) 8
#define ACPHY_STRCtrl20LSub11_strminmaxCount_MASK(rev)  (0x3f << ACPHY_STRCtrl20LSub11_strminmaxCount_SHIFT(rev))
#define ACPHY_STRCtrl20LSub11_strMaxThresh_SHIFT(rev)   4
#define ACPHY_STRCtrl20LSub11_strMaxThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20LSub11_strMaxThresh_SHIFT(rev))
#define ACPHY_STRCtrl20LSub11_strMinThresh_SHIFT(rev)   0
#define ACPHY_STRCtrl20LSub11_strMinThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20LSub11_strMinThresh_SHIFT(rev))

/* Register ACPHY_STRCtrl20USub11 */
#define ACPHY_STRCtrl20USub11(rev)                      (ACREV_GE(rev,40) ? 0x1887 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1887 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xf16 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe16 : INVALID_ADDRESS)))))))
#define ACPHY_STRCtrl20USub11_stren_SHIFT(rev)          15
#define ACPHY_STRCtrl20USub11_stren_MASK(rev)           (0x1 << ACPHY_STRCtrl20USub11_stren_SHIFT(rev))
#define ACPHY_STRCtrl20USub11_strminmaxCount_SHIFT(rev) 8
#define ACPHY_STRCtrl20USub11_strminmaxCount_MASK(rev)  (0x3f << ACPHY_STRCtrl20USub11_strminmaxCount_SHIFT(rev))
#define ACPHY_STRCtrl20USub11_strMaxThresh_SHIFT(rev)   4
#define ACPHY_STRCtrl20USub11_strMaxThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20USub11_strMaxThresh_SHIFT(rev))
#define ACPHY_STRCtrl20USub11_strMinThresh_SHIFT(rev)   0
#define ACPHY_STRCtrl20USub11_strMinThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20USub11_strMinThresh_SHIFT(rev))

/* Register ACPHY_ed_crs20LAssertThresh01 */
#define ACPHY_ed_crs20LAssertThresh01(rev)                              (ACREV_GE(rev,40) ? 0x1888 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1888 : INVALID_ADDRESS)))
#define ACPHY_ed_crs20LAssertThresh01_ed_crs20LAssertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20LAssertThresh01_ed_crs20LAssertThresh0_MASK(rev)  (0xffff << ACPHY_ed_crs20LAssertThresh01_ed_crs20LAssertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20LAssertThresh11 */
#define ACPHY_ed_crs20LAssertThresh11(rev)                              (ACREV_GE(rev,40) ? 0x1889 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1889 : INVALID_ADDRESS)))
#define ACPHY_ed_crs20LAssertThresh11_ed_crs20LAssertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20LAssertThresh11_ed_crs20LAssertThresh1_MASK(rev)  (0xffff << ACPHY_ed_crs20LAssertThresh11_ed_crs20LAssertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20UAssertThresh01 */
#define ACPHY_ed_crs20UAssertThresh01(rev)                              (ACREV_GE(rev,40) ? 0x188a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x188a : INVALID_ADDRESS)))
#define ACPHY_ed_crs20UAssertThresh01_ed_crs20UAssertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20UAssertThresh01_ed_crs20UAssertThresh0_MASK(rev)  (0xffff << ACPHY_ed_crs20UAssertThresh01_ed_crs20UAssertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20UAssertThresh11 */
#define ACPHY_ed_crs20UAssertThresh11(rev)                              (ACREV_GE(rev,40) ? 0x188b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x188b : INVALID_ADDRESS)))
#define ACPHY_ed_crs20UAssertThresh11_ed_crs20UAssertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20UAssertThresh11_ed_crs20UAssertThresh1_MASK(rev)  (0xffff << ACPHY_ed_crs20UAssertThresh11_ed_crs20UAssertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20Lsub1AssertThresh01 */
#define ACPHY_ed_crs20Lsub1AssertThresh01(rev)                                 (ACREV_GE(rev,40) ? 0x188c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x188c : INVALID_ADDRESS)))
#define ACPHY_ed_crs20Lsub1AssertThresh01_ed_crs20Lsub1AssertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20Lsub1AssertThresh01_ed_crs20Lsub1AssertThresh0_MASK(rev) (0xffff << ACPHY_ed_crs20Lsub1AssertThresh01_ed_crs20Lsub1AssertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20Lsub1AssertThresh11 */
#define ACPHY_ed_crs20Lsub1AssertThresh11(rev)                                 (ACREV_GE(rev,40) ? 0x188d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x188d : INVALID_ADDRESS)))
#define ACPHY_ed_crs20Lsub1AssertThresh11_ed_crs20Lsub1AssertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20Lsub1AssertThresh11_ed_crs20Lsub1AssertThresh1_MASK(rev) (0xffff << ACPHY_ed_crs20Lsub1AssertThresh11_ed_crs20Lsub1AssertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20Usub1AssertThresh01 */
#define ACPHY_ed_crs20Usub1AssertThresh01(rev)                                 (ACREV_GE(rev,40) ? 0x188e : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x188e : INVALID_ADDRESS)))
#define ACPHY_ed_crs20Usub1AssertThresh01_ed_crs20Usub1AssertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20Usub1AssertThresh01_ed_crs20Usub1AssertThresh0_MASK(rev) (0xffff << ACPHY_ed_crs20Usub1AssertThresh01_ed_crs20Usub1AssertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20Usub1AssertThresh11 */
#define ACPHY_ed_crs20Usub1AssertThresh11(rev)                                 (ACREV_GE(rev,40) ? 0x188f : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x188f : INVALID_ADDRESS)))
#define ACPHY_ed_crs20Usub1AssertThresh11_ed_crs20Usub1AssertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20Usub1AssertThresh11_ed_crs20Usub1AssertThresh1_MASK(rev) (0xffff << ACPHY_ed_crs20Usub1AssertThresh11_ed_crs20Usub1AssertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20LDeassertThresh01 */
#define ACPHY_ed_crs20LDeassertThresh01(rev)                                (ACREV_GE(rev,40) ? 0x1890 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1890 : INVALID_ADDRESS)))
#define ACPHY_ed_crs20LDeassertThresh01_ed_crs20LDeassertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20LDeassertThresh01_ed_crs20LDeassertThresh0_MASK(rev)  (0xffff << ACPHY_ed_crs20LDeassertThresh01_ed_crs20LDeassertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20LDeassertThresh11 */
#define ACPHY_ed_crs20LDeassertThresh11(rev)                                (ACREV_GE(rev,40) ? 0x1891 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1891 : INVALID_ADDRESS)))
#define ACPHY_ed_crs20LDeassertThresh11_ed_crs20LDeassertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20LDeassertThresh11_ed_crs20LDeassertThresh1_MASK(rev)  (0xffff << ACPHY_ed_crs20LDeassertThresh11_ed_crs20LDeassertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20UDeassertThresh01 */
#define ACPHY_ed_crs20UDeassertThresh01(rev)                                (ACREV_GE(rev,40) ? 0x1892 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1892 : INVALID_ADDRESS)))
#define ACPHY_ed_crs20UDeassertThresh01_ed_crs20UDeassertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20UDeassertThresh01_ed_crs20UDeassertThresh0_MASK(rev)  (0xffff << ACPHY_ed_crs20UDeassertThresh01_ed_crs20UDeassertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20UDeassertThresh11 */
#define ACPHY_ed_crs20UDeassertThresh11(rev)                                (ACREV_GE(rev,40) ? 0x1893 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1893 : INVALID_ADDRESS)))
#define ACPHY_ed_crs20UDeassertThresh11_ed_crs20UDeassertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20UDeassertThresh11_ed_crs20UDeassertThresh1_MASK(rev)  (0xffff << ACPHY_ed_crs20UDeassertThresh11_ed_crs20UDeassertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20Lsub1DeassertThresh01 */
#define ACPHY_ed_crs20Lsub1DeassertThresh01(rev)                               (ACREV_GE(rev,40) ? 0x1894 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1894 : INVALID_ADDRESS)))
#define ACPHY_ed_crs20Lsub1DeassertThresh01_ed_crs20Lsub1DeassertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20Lsub1DeassertThresh01_ed_crs20Lsub1DeassertThresh0_MASK(rev) (0xffff << ACPHY_ed_crs20Lsub1DeassertThresh01_ed_crs20Lsub1DeassertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20Lsub1DeassertThresh11 */
#define ACPHY_ed_crs20Lsub1DeassertThresh11(rev)                               (ACREV_GE(rev,40) ? 0x1895 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1895 : INVALID_ADDRESS)))
#define ACPHY_ed_crs20Lsub1DeassertThresh11_ed_crs20Lsub1DeassertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20Lsub1DeassertThresh11_ed_crs20Lsub1DeassertThresh1_MASK(rev) (0xffff << ACPHY_ed_crs20Lsub1DeassertThresh11_ed_crs20Lsub1DeassertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20Usub1DeassertThresh01 */
#define ACPHY_ed_crs20Usub1DeassertThresh01(rev)                               (ACREV_GE(rev,40) ? 0x1896 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1896 : INVALID_ADDRESS)))
#define ACPHY_ed_crs20Usub1DeassertThresh01_ed_crs20Usub1DeassertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20Usub1DeassertThresh01_ed_crs20Usub1DeassertThresh0_MASK(rev) (0xffff << ACPHY_ed_crs20Usub1DeassertThresh01_ed_crs20Usub1DeassertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20Usub1DeassertThresh11 */
#define ACPHY_ed_crs20Usub1DeassertThresh11(rev)                               (ACREV_GE(rev,40) ? 0x1897 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1897 : INVALID_ADDRESS)))
#define ACPHY_ed_crs20Usub1DeassertThresh11_ed_crs20Usub1DeassertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20Usub1DeassertThresh11_ed_crs20Usub1DeassertThresh1_MASK(rev) (0xffff << ACPHY_ed_crs20Usub1DeassertThresh11_ed_crs20Usub1DeassertThresh1_SHIFT(rev))

/* Register ACPHY_StrWaitTime20L1 */
#define ACPHY_StrWaitTime20L1(rev)                      (ACREV_GE(rev,40) ? 0x1898 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1898 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xfff : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdff : INVALID_ADDRESS)))))))
#define ACPHY_StrWaitTime20L1_strWaitTime20L_SHIFT(rev) 0
#define ACPHY_StrWaitTime20L1_strWaitTime20L_MASK(rev)  (0x3ff << ACPHY_StrWaitTime20L1_strWaitTime20L_SHIFT(rev))

/* Register ACPHY_StrWaitTime20U1 */
#define ACPHY_StrWaitTime20U1(rev)                      (ACREV_GE(rev,40) ? 0x1899 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1899 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xffe : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdfe : INVALID_ADDRESS)))))))
#define ACPHY_StrWaitTime20U1_strWaitTime20U_SHIFT(rev) 0
#define ACPHY_StrWaitTime20U1_strWaitTime20U_MASK(rev)  (0x3ff << ACPHY_StrWaitTime20U1_strWaitTime20U_SHIFT(rev))

/* Register ACPHY_StrWaitTime20LSub11 */
#define ACPHY_StrWaitTime20LSub11(rev)                          (ACREV_GE(rev,40) ? 0x189a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x189a : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xf01 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe01 : INVALID_ADDRESS)))))))
#define ACPHY_StrWaitTime20LSub11_strWaitTime20LSub1_SHIFT(rev) 0
#define ACPHY_StrWaitTime20LSub11_strWaitTime20LSub1_MASK(rev)  (0x3ff << ACPHY_StrWaitTime20LSub11_strWaitTime20LSub1_SHIFT(rev))

/* Register ACPHY_StrWaitTime20USub11 */
#define ACPHY_StrWaitTime20USub11(rev)                          (ACREV_GE(rev,40) ? 0x189b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x189b : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xf00 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe00 : INVALID_ADDRESS)))))))
#define ACPHY_StrWaitTime20USub11_strWaitTime20USub1_SHIFT(rev) 0
#define ACPHY_StrWaitTime20USub11_strWaitTime20USub1_MASK(rev)  (0x3ff << ACPHY_StrWaitTime20USub11_strWaitTime20USub1_SHIFT(rev))

/* Register ACPHY_sarAfeCompCtrl1 */
#define ACPHY_sarAfeCompCtrl1(rev)                          (ACREV_GE(rev,40) ? 0x18a0 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18a0 : INVALID_ADDRESS)))
#define ACPHY_sarAfeCompCtrl1_sarAfeCompMode_SHIFT(rev)     0
#define ACPHY_sarAfeCompCtrl1_sarAfeCompMode_MASK(rev)      (0x1 << ACPHY_sarAfeCompCtrl1_sarAfeCompMode_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl1_sarAfePathSel_SHIFT(rev)      1
#define ACPHY_sarAfeCompCtrl1_sarAfePathSel_MASK(rev)       (0x1 << ACPHY_sarAfeCompCtrl1_sarAfePathSel_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl1_sarAfeAddDelay_i_SHIFT(rev)   2
#define ACPHY_sarAfeCompCtrl1_sarAfeAddDelay_i_MASK(rev)    (0x1 << ACPHY_sarAfeCompCtrl1_sarAfeAddDelay_i_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl1_sarAfeAddDelay_q_SHIFT(rev)   3
#define ACPHY_sarAfeCompCtrl1_sarAfeAddDelay_q_MASK(rev)    (0x1 << ACPHY_sarAfeCompCtrl1_sarAfeAddDelay_q_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl1_sarAfeCompSel_i_SHIFT(rev)    4
#define ACPHY_sarAfeCompCtrl1_sarAfeCompSel_i_MASK(rev)     (0x1 << ACPHY_sarAfeCompCtrl1_sarAfeCompSel_i_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl1_sarAfeCompSel_q_SHIFT(rev)    5
#define ACPHY_sarAfeCompCtrl1_sarAfeCompSel_q_MASK(rev)     (0x1 << ACPHY_sarAfeCompCtrl1_sarAfeCompSel_q_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl1_sarAfeCompSel_ovr_SHIFT(rev)  6
#define ACPHY_sarAfeCompCtrl1_sarAfeCompSel_ovr_MASK(rev)   (0x1 << ACPHY_sarAfeCompCtrl1_sarAfeCompSel_ovr_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl1_sarAfeCompDc0_ovr_SHIFT(rev)  7
#define ACPHY_sarAfeCompCtrl1_sarAfeCompDc0_ovr_MASK(rev)   (0x1 << ACPHY_sarAfeCompCtrl1_sarAfeCompDc0_ovr_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl1_sarAfeCompDc1_ovr_SHIFT(rev)  8
#define ACPHY_sarAfeCompCtrl1_sarAfeCompDc1_ovr_MASK(rev)   (0x1 << ACPHY_sarAfeCompCtrl1_sarAfeCompDc1_ovr_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl1_sarAfeCompGain_ovr_SHIFT(rev) 9
#define ACPHY_sarAfeCompCtrl1_sarAfeCompGain_ovr_MASK(rev)  (0x1 << ACPHY_sarAfeCompCtrl1_sarAfeCompGain_ovr_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl1_sarAfePhaseSel_SHIFT(rev)     10
#define ACPHY_sarAfeCompCtrl1_sarAfePhaseSel_MASK(rev)      (0x1 << ACPHY_sarAfeCompCtrl1_sarAfePhaseSel_SHIFT(rev))

/* Register ACPHY_sarAfeCompGainIOvrVal1 */
#define ACPHY_sarAfeCompGainIOvrVal1(rev)                          (ACREV_GE(rev,40) ? 0x18a1 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18a1 : INVALID_ADDRESS)))
#define ACPHY_sarAfeCompGainIOvrVal1_sarAfeCompGainIVal_SHIFT(rev) 0
#define ACPHY_sarAfeCompGainIOvrVal1_sarAfeCompGainIVal_MASK(rev)  (0xffff << ACPHY_sarAfeCompGainIOvrVal1_sarAfeCompGainIVal_SHIFT(rev))

/* Register ACPHY_sarAfeCompGainQOvrVal1 */
#define ACPHY_sarAfeCompGainQOvrVal1(rev)                          (ACREV_GE(rev,40) ? 0x18a2 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18a2 : INVALID_ADDRESS)))
#define ACPHY_sarAfeCompGainQOvrVal1_sarAfeCompGainQVal_SHIFT(rev) 0
#define ACPHY_sarAfeCompGainQOvrVal1_sarAfeCompGainQVal_MASK(rev)  (0xffff << ACPHY_sarAfeCompGainQOvrVal1_sarAfeCompGainQVal_SHIFT(rev))

/* Register ACPHY_sarAfeCompDC0IOvrVal1 */
#define ACPHY_sarAfeCompDC0IOvrVal1(rev)                         (ACREV_GE(rev,40) ? 0x18a3 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18a3 : INVALID_ADDRESS)))
#define ACPHY_sarAfeCompDC0IOvrVal1_sarAfeCompDC0IVal_SHIFT(rev) 0
#define ACPHY_sarAfeCompDC0IOvrVal1_sarAfeCompDC0IVal_MASK(rev)  (0x1fff << ACPHY_sarAfeCompDC0IOvrVal1_sarAfeCompDC0IVal_SHIFT(rev))

/* Register ACPHY_sarAfeCompDC0QOvrVal1 */
#define ACPHY_sarAfeCompDC0QOvrVal1(rev)                         (ACREV_GE(rev,40) ? 0x18a4 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18a4 : INVALID_ADDRESS)))
#define ACPHY_sarAfeCompDC0QOvrVal1_sarAfeCompDC0QVal_SHIFT(rev) 0
#define ACPHY_sarAfeCompDC0QOvrVal1_sarAfeCompDC0QVal_MASK(rev)  (0x1fff << ACPHY_sarAfeCompDC0QOvrVal1_sarAfeCompDC0QVal_SHIFT(rev))

/* Register ACPHY_sarAfeCompDC1IOvrVal1 */
#define ACPHY_sarAfeCompDC1IOvrVal1(rev)                         (ACREV_GE(rev,40) ? 0x18a5 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18a5 : INVALID_ADDRESS)))
#define ACPHY_sarAfeCompDC1IOvrVal1_sarAfeCompDC1IVal_SHIFT(rev) 0
#define ACPHY_sarAfeCompDC1IOvrVal1_sarAfeCompDC1IVal_MASK(rev)  (0x1fff << ACPHY_sarAfeCompDC1IOvrVal1_sarAfeCompDC1IVal_SHIFT(rev))

/* Register ACPHY_sarAfeCompDC1QOvrVal1 */
#define ACPHY_sarAfeCompDC1QOvrVal1(rev)                         (ACREV_GE(rev,40) ? 0x18a6 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18a6 : INVALID_ADDRESS)))
#define ACPHY_sarAfeCompDC1QOvrVal1_sarAfeCompDC1QVal_SHIFT(rev) 0
#define ACPHY_sarAfeCompDC1QOvrVal1_sarAfeCompDC1QVal_MASK(rev)  (0x1fff << ACPHY_sarAfeCompDC1QOvrVal1_sarAfeCompDC1QVal_SHIFT(rev))

/* Register ACPHY_AfeCalConfig1 */
#define ACPHY_AfeCalConfig1(rev)                           (ACREV_GE(rev,40) ? 0x18a7 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18a7 : INVALID_ADDRESS)))
#define ACPHY_AfeCalConfig1_start_cal_SHIFT(rev)           0
#define ACPHY_AfeCalConfig1_start_cal_MASK(rev)            (0x1 << ACPHY_AfeCalConfig1_start_cal_SHIFT(rev))
#define ACPHY_AfeCalConfig1_adc_cal_en_SHIFT(rev)          1
#define ACPHY_AfeCalConfig1_adc_cal_en_MASK(rev)           (0x1 << ACPHY_AfeCalConfig1_adc_cal_en_SHIFT(rev))
#define ACPHY_AfeCalConfig1_adc_cal_acc_cnt_SHIFT(rev)     2
#define ACPHY_AfeCalConfig1_adc_cal_acc_cnt_MASK(rev)      (0x7 << ACPHY_AfeCalConfig1_adc_cal_acc_cnt_SHIFT(rev))
#define ACPHY_AfeCalConfig1_adc_cal_settle_time_SHIFT(rev) 5
#define ACPHY_AfeCalConfig1_adc_cal_settle_time_MASK(rev)  (0xff << ACPHY_AfeCalConfig1_adc_cal_settle_time_SHIFT(rev))
#define ACPHY_AfeCalConfig1_adc_cal_iq_sel_SHIFT(rev)      13
#define ACPHY_AfeCalConfig1_adc_cal_iq_sel_MASK(rev)       (0x1 << ACPHY_AfeCalConfig1_adc_cal_iq_sel_SHIFT(rev))
#define ACPHY_AfeCalConfig1_adc_cal_comp_flip_SHIFT(rev)   14
#define ACPHY_AfeCalConfig1_adc_cal_comp_flip_MASK(rev)    (0x1 << ACPHY_AfeCalConfig1_adc_cal_comp_flip_SHIFT(rev))

/* Register ACPHY_AfeCalConfig21 */
#define ACPHY_AfeCalConfig21(rev)              (ACREV_GE(rev,40) ? 0x18a8 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18a8 : INVALID_ADDRESS)))
#define ACPHY_AfeCalConfig21_a_gain_SHIFT(rev) 0
#define ACPHY_AfeCalConfig21_a_gain_MASK(rev)  (0xffff << ACPHY_AfeCalConfig21_a_gain_SHIFT(rev))

/* Register ACPHY_AfeCalConfig31 */
#define ACPHY_AfeCalConfig31(rev)                   (ACREV_GE(rev,40) ? 0x18a9 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18a9 : INVALID_ADDRESS)))
#define ACPHY_AfeCalConfig31_adc_cal_mu0_SHIFT(rev) 0
#define ACPHY_AfeCalConfig31_adc_cal_mu0_MASK(rev)  (0x1fff << ACPHY_AfeCalConfig31_adc_cal_mu0_SHIFT(rev))

/* Register ACPHY_AfeCalConfig41 */
#define ACPHY_AfeCalConfig41(rev)                   (ACREV_GE(rev,40) ? 0x18b0 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18b0 : INVALID_ADDRESS)))
#define ACPHY_AfeCalConfig41_adc_cal_mu1_SHIFT(rev) 0
#define ACPHY_AfeCalConfig41_adc_cal_mu1_MASK(rev)  (0x1fff << ACPHY_AfeCalConfig41_adc_cal_mu1_SHIFT(rev))

/* Register ACPHY_AfeCalConfig51 */
#define ACPHY_AfeCalConfig51(rev)                    (ACREV_GE(rev,40) ? 0x18b4 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18b4 : INVALID_ADDRESS)))
#define ACPHY_AfeCalConfig51_adc_cal_p0_l_SHIFT(rev) 0
#define ACPHY_AfeCalConfig51_adc_cal_p0_l_MASK(rev)  (0xffff << ACPHY_AfeCalConfig51_adc_cal_p0_l_SHIFT(rev))

/* Register ACPHY_AfeCalConfig61 */
#define ACPHY_AfeCalConfig61(rev)                    (ACREV_GE(rev,40) ? 0x18b5 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18b5 : INVALID_ADDRESS)))
#define ACPHY_AfeCalConfig61_adc_cal_p0_h_SHIFT(rev) 0
#define ACPHY_AfeCalConfig61_adc_cal_p0_h_MASK(rev)  (0xfff << ACPHY_AfeCalConfig61_adc_cal_p0_h_SHIFT(rev))

/* Register ACPHY_AfeCalConfig71 */
#define ACPHY_AfeCalConfig71(rev)                    (ACREV_GE(rev,40) ? 0x18b6 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18b6 : INVALID_ADDRESS)))
#define ACPHY_AfeCalConfig71_adc_cal_p1_l_SHIFT(rev) 0
#define ACPHY_AfeCalConfig71_adc_cal_p1_l_MASK(rev)  (0xffff << ACPHY_AfeCalConfig71_adc_cal_p1_l_SHIFT(rev))

/* Register ACPHY_AfeCalConfig81 */
#define ACPHY_AfeCalConfig81(rev)                    (ACREV_GE(rev,40) ? 0x18b7 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18b7 : INVALID_ADDRESS)))
#define ACPHY_AfeCalConfig81_adc_cal_p1_h_SHIFT(rev) 0
#define ACPHY_AfeCalConfig81_adc_cal_p1_h_MASK(rev)  (0xfff << ACPHY_AfeCalConfig81_adc_cal_p1_h_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th0_s31 */
#define ACPHY_DSSF_gain_th0_s31(rev)                   (ACREV_GE(rev,40) ? 0x18b8 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18b8 : (ACREV_GE(rev,32) ? 0x9bf : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9bf : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9bf : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9bf : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9bf : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9bf : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9bf : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9bf : INVALID_ADDRESS))))))))))))))))))
#define ACPHY_DSSF_gain_th0_s31_gain_th0_s3_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th0_s31_gain_th0_s3_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th0_s31_gain_th0_s3_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th1_s31 */
#define ACPHY_DSSF_gain_th1_s31(rev)                   (ACREV_GE(rev,40) ? 0x18b9 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18b9 : INVALID_ADDRESS)))
#define ACPHY_DSSF_gain_th1_s31_gain_th1_s3_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th1_s31_gain_th1_s3_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th1_s31_gain_th1_s3_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th2_s31 */
#define ACPHY_DSSF_gain_th2_s31(rev)                   (ACREV_GE(rev,40) ? 0x18ba : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18ba : INVALID_ADDRESS)))
#define ACPHY_DSSF_gain_th2_s31_gain_th2_s3_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th2_s31_gain_th2_s3_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th2_s31_gain_th2_s3_SHIFT(rev))

/* Register ACPHY_DSSF_exp_j_theta_i_s31 */
#define ACPHY_DSSF_exp_j_theta_i_s31(rev)                        (ACREV_GE(rev,40) ? 0x18bb : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18bb : INVALID_ADDRESS)))
#define ACPHY_DSSF_exp_j_theta_i_s31_exp_j_theta_i_s3_SHIFT(rev) 0
#define ACPHY_DSSF_exp_j_theta_i_s31_exp_j_theta_i_s3_MASK(rev)  (0x1fff << ACPHY_DSSF_exp_j_theta_i_s31_exp_j_theta_i_s3_SHIFT(rev))

/* Register ACPHY_DSSF_exp_i_theta_q_s31 */
#define ACPHY_DSSF_exp_i_theta_q_s31(rev)                        (ACREV_GE(rev,40) ? 0x18bc : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18bc : INVALID_ADDRESS)))
#define ACPHY_DSSF_exp_i_theta_q_s31_exp_j_theta_q_s3_SHIFT(rev) 0
#define ACPHY_DSSF_exp_i_theta_q_s31_exp_j_theta_q_s3_MASK(rev)  (0x1fff << ACPHY_DSSF_exp_i_theta_q_s31_exp_j_theta_q_s3_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_101 */
#define ACPHY_wbcal_ctl_101(rev)                      (ACREV_GE(rev,40) ? 0x18c0 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18c0 : (ACREV_GE(rev,32) ? 0x830 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x830 : INVALID_ADDRESS))))))
#define ACPHY_wbcal_ctl_101_wbcal_stop_lo_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_101_wbcal_stop_lo_MASK(rev)   (0xffff << ACPHY_wbcal_ctl_101_wbcal_stop_lo_SHIFT(rev))
#define ACPHY_wbcal_ctl_101_wbcal_stop_lo1_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_101_wbcal_stop_lo1_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_101_wbcal_stop_lo1_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_111 */
#define ACPHY_wbcal_ctl_111(rev)                      (ACREV_GE(rev,40) ? 0x18c1 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18c1 : (ACREV_GE(rev,32) ? 0x831 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x831 : INVALID_ADDRESS))))))
#define ACPHY_wbcal_ctl_111_wbcal_stop_hi_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_111_wbcal_stop_hi_MASK(rev)   (0xf << ACPHY_wbcal_ctl_111_wbcal_stop_hi_SHIFT(rev))
#define ACPHY_wbcal_ctl_111_wbcal_stop_hi1_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_111_wbcal_stop_hi1_MASK(rev)  (0xf << ACPHY_wbcal_ctl_111_wbcal_stop_hi1_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_121 */
#define ACPHY_wbcal_ctl_121(rev)                         (ACREV_GE(rev,40) ? 0x18c2 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18c2 : (ACREV_GE(rev,32) ? 0x832 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x832 : INVALID_ADDRESS))))))
#define ACPHY_wbcal_ctl_121_wbcal_iq_coeff_a_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_121_wbcal_iq_coeff_a_MASK(rev)   (0x3ff << ACPHY_wbcal_ctl_121_wbcal_iq_coeff_a_SHIFT(rev))
#define ACPHY_wbcal_ctl_121_wbcal_iq_coeff_a1_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_121_wbcal_iq_coeff_a1_MASK(rev)  (0x3ff << ACPHY_wbcal_ctl_121_wbcal_iq_coeff_a1_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_131 */
#define ACPHY_wbcal_ctl_131(rev)                         (ACREV_GE(rev,40) ? 0x18c3 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18c3 : (ACREV_GE(rev,32) ? 0x833 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x833 : INVALID_ADDRESS))))))
#define ACPHY_wbcal_ctl_131_wbcal_iq_coeff_b_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_131_wbcal_iq_coeff_b_MASK(rev)   (0x3ff << ACPHY_wbcal_ctl_131_wbcal_iq_coeff_b_SHIFT(rev))
#define ACPHY_wbcal_ctl_131_wbcal_iq_coeff_b1_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_131_wbcal_iq_coeff_b1_MASK(rev)  (0x3ff << ACPHY_wbcal_ctl_131_wbcal_iq_coeff_b1_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_141 */
#define ACPHY_wbcal_ctl_141(rev)                    (ACREV_GE(rev,40) ? 0x18c4 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18c4 : (ACREV_GE(rev,32) ? 0x834 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x834 : INVALID_ADDRESS))))))
#define ACPHY_wbcal_ctl_141_wbcal_alpha_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_141_wbcal_alpha_MASK(rev)   (0xffff << ACPHY_wbcal_ctl_141_wbcal_alpha_SHIFT(rev))
#define ACPHY_wbcal_ctl_141_wbcal_alpha1_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_141_wbcal_alpha1_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_141_wbcal_alpha1_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_151 */
#define ACPHY_wbcal_ctl_151(rev)                   (ACREV_GE(rev,40) ? 0x18c5 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18c5 : (ACREV_GE(rev,32) ? 0x835 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x835 : INVALID_ADDRESS))))))
#define ACPHY_wbcal_ctl_151_wbcal_beta_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_151_wbcal_beta_MASK(rev)   (0xffff << ACPHY_wbcal_ctl_151_wbcal_beta_SHIFT(rev))
#define ACPHY_wbcal_ctl_151_wbcal_beta1_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_151_wbcal_beta1_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_151_wbcal_beta1_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_161 */
#define ACPHY_wbcal_ctl_161(rev)                               (ACREV_GE(rev,40) ? 0x18c6 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18c6 : (ACREV_GE(rev,32) ? 0x836 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x836 : INVALID_ADDRESS))))))
#define ACPHY_wbcal_ctl_161_wbcal_syncbuf_waddr_SHIFT(rev)     0
#define ACPHY_wbcal_ctl_161_wbcal_syncbuf_waddr_MASK(rev)      (0x1ff << ACPHY_wbcal_ctl_161_wbcal_syncbuf_waddr_SHIFT(rev))
#define ACPHY_wbcal_ctl_161_wbcal_rxsyncfifo_ruflow_SHIFT(rev) 9
#define ACPHY_wbcal_ctl_161_wbcal_rxsyncfifo_ruflow_MASK(rev)  (0x1 << ACPHY_wbcal_ctl_161_wbcal_rxsyncfifo_ruflow_SHIFT(rev))
#define ACPHY_wbcal_ctl_161_wbcal_rxsyncfifo_woflow_SHIFT(rev) 10
#define ACPHY_wbcal_ctl_161_wbcal_rxsyncfifo_woflow_MASK(rev)  (0x1 << ACPHY_wbcal_ctl_161_wbcal_rxsyncfifo_woflow_SHIFT(rev))
#define ACPHY_wbcal_ctl_161_wbcal_dc_est_i_reg_msb5_SHIFT(rev) 11
#define ACPHY_wbcal_ctl_161_wbcal_dc_est_i_reg_msb5_MASK(rev)  (0x1f << ACPHY_wbcal_ctl_161_wbcal_dc_est_i_reg_msb5_SHIFT(rev))
#define ACPHY_wbcal_ctl_161_wbcal_corr_I1_SHIFT(rev)           0
#define ACPHY_wbcal_ctl_161_wbcal_corr_I1_MASK(rev)            (0xffff << ACPHY_wbcal_ctl_161_wbcal_corr_I1_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_171 */
#define ACPHY_wbcal_ctl_171(rev)                               (ACREV_GE(rev,40) ? 0x18c7 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18c7 : (ACREV_GE(rev,32) ? 0x837 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x837 : INVALID_ADDRESS))))))
#define ACPHY_wbcal_ctl_171_wbcal_delaybuf_waddr_SHIFT(rev)    0
#define ACPHY_wbcal_ctl_171_wbcal_delaybuf_waddr_MASK(rev)     (0x1ff << ACPHY_wbcal_ctl_171_wbcal_delaybuf_waddr_SHIFT(rev))
#define ACPHY_wbcal_ctl_171_wbcal_dc_est_q_reg_msb5_SHIFT(rev) 9
#define ACPHY_wbcal_ctl_171_wbcal_dc_est_q_reg_msb5_MASK(rev)  (0x1f << ACPHY_wbcal_ctl_171_wbcal_dc_est_q_reg_msb5_SHIFT(rev))
#define ACPHY_wbcal_ctl_171_wbcal_done_SHIFT(rev)              14
#define ACPHY_wbcal_ctl_171_wbcal_done_MASK(rev)               (0x1 << ACPHY_wbcal_ctl_171_wbcal_done_SHIFT(rev))
#define ACPHY_wbcal_ctl_171_wbcal_corr_Q1_SHIFT(rev)           0
#define ACPHY_wbcal_ctl_171_wbcal_corr_Q1_MASK(rev)            (0xffff << ACPHY_wbcal_ctl_171_wbcal_corr_Q1_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_181 */
#define ACPHY_wbcal_ctl_181(rev)                              (ACREV_GE(rev,40) ? 0x18c8 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18c8 : (ACREV_GE(rev,32) ? 0x838 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x838 : INVALID_ADDRESS))))))
#define ACPHY_wbcal_ctl_181_wbpapd_cal_scale_in_lo_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_181_wbpapd_cal_scale_in_lo_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_181_wbpapd_cal_scale_in_lo_SHIFT(rev))
#define ACPHY_wbcal_ctl_181_wbcal_corr_start_lo1_SHIFT(rev)   0
#define ACPHY_wbcal_ctl_181_wbcal_corr_start_lo1_MASK(rev)    (0xffff << ACPHY_wbcal_ctl_181_wbcal_corr_start_lo1_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_191 */
#define ACPHY_wbcal_ctl_191(rev)                               (ACREV_GE(rev,40) ? 0x18c9 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18c9 : (ACREV_GE(rev,32) ? 0x839 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x839 : INVALID_ADDRESS))))))
#define ACPHY_wbcal_ctl_191_wbpapd_cal_scale_out_lo_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_191_wbpapd_cal_scale_out_lo_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_191_wbpapd_cal_scale_out_lo_SHIFT(rev))
#define ACPHY_wbcal_ctl_191_wbcal_corr_start_hi1_SHIFT(rev)    0
#define ACPHY_wbcal_ctl_191_wbcal_corr_start_hi1_MASK(rev)     (0xf << ACPHY_wbcal_ctl_191_wbcal_corr_start_hi1_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_1A1 */
#define ACPHY_wbcal_ctl_1A1(rev)                                   (ACREV_GE(rev,40) ? 0x18ca : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18ca : (ACREV_GE(rev,32) ? 0x83a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x83a : INVALID_ADDRESS))))))
#define ACPHY_wbcal_ctl_1A1_wbpapd_cal_scale_in_hi_SHIFT(rev)      0
#define ACPHY_wbcal_ctl_1A1_wbpapd_cal_scale_in_hi_MASK(rev)       (0x3 << ACPHY_wbcal_ctl_1A1_wbpapd_cal_scale_in_hi_SHIFT(rev))
#define ACPHY_wbcal_ctl_1A1_wbpapd_cal_scale_out_hi_SHIFT(rev)     2
#define ACPHY_wbcal_ctl_1A1_wbpapd_cal_scale_out_hi_MASK(rev)      (0x3 << ACPHY_wbcal_ctl_1A1_wbpapd_cal_scale_out_hi_SHIFT(rev))
#define ACPHY_wbcal_ctl_1A1_wbpapd_scale_window_len_pow_SHIFT(rev) 4
#define ACPHY_wbcal_ctl_1A1_wbpapd_scale_window_len_pow_MASK(rev)  (0x1f << ACPHY_wbcal_ctl_1A1_wbpapd_scale_window_len_pow_SHIFT(rev))
#define ACPHY_wbcal_ctl_1A1_wbcal_corr_stop_lo1_SHIFT(rev)         0
#define ACPHY_wbcal_ctl_1A1_wbcal_corr_stop_lo1_MASK(rev)          (0xffff << ACPHY_wbcal_ctl_1A1_wbcal_corr_stop_lo1_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_1B1 */
#define ACPHY_wbcal_ctl_1B1(rev)                                  (ACREV_GE(rev,40) ? 0x18cb : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18cb : (ACREV_GE(rev,32) ? 0x83b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x83b : INVALID_ADDRESS))))))
#define ACPHY_wbcal_ctl_1B1_wbpapd_cal_const_pow_scale_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_1B1_wbpapd_cal_const_pow_scale_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_1B1_wbpapd_cal_const_pow_scale_SHIFT(rev))
#define ACPHY_wbcal_ctl_1B1_wbcal_corr_stop_hi1_SHIFT(rev)        0
#define ACPHY_wbcal_ctl_1B1_wbcal_corr_stop_hi1_MASK(rev)         (0xf << ACPHY_wbcal_ctl_1B1_wbcal_corr_stop_hi1_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_1C1 */
#define ACPHY_wbcal_ctl_1C1(rev)                     (ACREV_GE(rev,40) ? 0x18cc : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18cc : INVALID_ADDRESS)))
#define ACPHY_wbcal_ctl_1C1_wbcomp_ref_dB_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_1C1_wbcomp_ref_dB_MASK(rev)  (0x7fff << ACPHY_wbcal_ctl_1C1_wbcomp_ref_dB_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_1D1 */
#define ACPHY_wbcal_ctl_1D1(rev)                            (ACREV_GE(rev,40) ? 0x18cd : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18cd : INVALID_ADDRESS)))
#define ACPHY_wbcal_ctl_1D1_wbcomp_lutstep_dB_lo_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_1D1_wbcomp_lutstep_dB_lo_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_1D1_wbcomp_lutstep_dB_lo_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_1E1 */
#define ACPHY_wbcal_ctl_1E1(rev)                            (ACREV_GE(rev,40) ? 0x18ce : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18ce : INVALID_ADDRESS)))
#define ACPHY_wbcal_ctl_1E1_wbcomp_lutstep_dB_hi_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_1E1_wbcomp_lutstep_dB_hi_MASK(rev)  (0x3 << ACPHY_wbcal_ctl_1E1_wbcomp_lutstep_dB_hi_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_1F1 */
#define ACPHY_wbcal_ctl_1F1(rev)                      (ACREV_GE(rev,40) ? 0x18cf : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18cf : INVALID_ADDRESS)))
#define ACPHY_wbcal_ctl_1F1_wbcomp_LUT_LEN_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_1F1_wbcomp_LUT_LEN_MASK(rev)  (0xff << ACPHY_wbcal_ctl_1F1_wbcomp_LUT_LEN_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_01 */
#define ACPHY_wbcal_ctl_01(rev)                                 (ACREV_GE(rev,40) ? 0x18d0 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18d0 : (ACREV_GE(rev,32) ? 0x810 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x810 : INVALID_ADDRESS))))))
#define ACPHY_wbcal_ctl_01_wbcal_en_SHIFT(rev)                  0
#define ACPHY_wbcal_ctl_01_wbcal_en_MASK(rev)                   (0x1 << ACPHY_wbcal_ctl_01_wbcal_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_01_wbcal_papdcomp_en_SHIFT(rev)         1
#define ACPHY_wbcal_ctl_01_wbcal_papdcomp_en_MASK(rev)          (0x1 << ACPHY_wbcal_ctl_01_wbcal_papdcomp_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_01_wbcal_iqcomp_en_SHIFT(rev)           2
#define ACPHY_wbcal_ctl_01_wbcal_iqcomp_en_MASK(rev)            (0x1 << ACPHY_wbcal_ctl_01_wbcal_iqcomp_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_01_wbcal_iir_en_SHIFT(rev)              3
#define ACPHY_wbcal_ctl_01_wbcal_iir_en_MASK(rev)               (0x1 << ACPHY_wbcal_ctl_01_wbcal_iir_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_01_wbcal_corr_en_SHIFT(rev)             4
#define ACPHY_wbcal_ctl_01_wbcal_corr_en_MASK(rev)              (0x1 << ACPHY_wbcal_ctl_01_wbcal_corr_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_01_wbcal_iq_swap_SHIFT(rev)             5
#define ACPHY_wbcal_ctl_01_wbcal_iq_swap_MASK(rev)              (0x1 << ACPHY_wbcal_ctl_01_wbcal_iq_swap_SHIFT(rev))
#define ACPHY_wbcal_ctl_01_wbcal_trig_SHIFT(rev)                6
#define ACPHY_wbcal_ctl_01_wbcal_trig_MASK(rev)                 (0x1 << ACPHY_wbcal_ctl_01_wbcal_trig_SHIFT(rev))
#define ACPHY_wbcal_ctl_01_wbcal_on_SHIFT(rev)                  7
#define ACPHY_wbcal_ctl_01_wbcal_on_MASK(rev)                   (0x1 << ACPHY_wbcal_ctl_01_wbcal_on_SHIFT(rev))
#define ACPHY_wbcal_ctl_01_wbpapd_cal_scale_inout_en_SHIFT(rev) 8
#define ACPHY_wbcal_ctl_01_wbpapd_cal_scale_inout_en_MASK(rev)  (0x1 << ACPHY_wbcal_ctl_01_wbpapd_cal_scale_inout_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_01_wbcal_dbg_sel_SHIFT(rev)             9
#define ACPHY_wbcal_ctl_01_wbcal_dbg_sel_MASK(rev)              (0x1 << ACPHY_wbcal_ctl_01_wbcal_dbg_sel_SHIFT(rev))
#define ACPHY_wbcal_ctl_01_wbcal_phase_det_reset_SHIFT(rev)     10
#define ACPHY_wbcal_ctl_01_wbcal_phase_det_reset_MASK(rev)      (0x1 << ACPHY_wbcal_ctl_01_wbcal_phase_det_reset_SHIFT(rev))
#define ACPHY_wbcal_ctl_01_wbpapd_core_en_SHIFT(rev)            11
#define ACPHY_wbcal_ctl_01_wbpapd_core_en_MASK(rev)             (0x1 << ACPHY_wbcal_ctl_01_wbpapd_core_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_01_wbcal_loopback_en_SHIFT(rev)         12
#define ACPHY_wbcal_ctl_01_wbcal_loopback_en_MASK(rev)          (0x1 << ACPHY_wbcal_ctl_01_wbcal_loopback_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_01_wbcal_sync_txrx_phase_en_SHIFT(rev)  13
#define ACPHY_wbcal_ctl_01_wbcal_sync_txrx_phase_en_MASK(rev)   (0x1 << ACPHY_wbcal_ctl_01_wbcal_sync_txrx_phase_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_01_wbcal_reset_fifo_SHIFT(rev)          14
#define ACPHY_wbcal_ctl_01_wbcal_reset_fifo_MASK(rev)           (0x1 << ACPHY_wbcal_ctl_01_wbcal_reset_fifo_SHIFT(rev))
#define ACPHY_wbcal_ctl_01_wbcal_delay_corr_en_SHIFT(rev)       15
#define ACPHY_wbcal_ctl_01_wbcal_delay_corr_en_MASK(rev)        (0x1 << ACPHY_wbcal_ctl_01_wbcal_delay_corr_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_01_wbcal_en1_SHIFT(rev)                 0
#define ACPHY_wbcal_ctl_01_wbcal_en1_MASK(rev)                  (0x1 << ACPHY_wbcal_ctl_01_wbcal_en1_SHIFT(rev))
#define ACPHY_wbcal_ctl_01_wbcal_papdcomp_en1_SHIFT(rev)        1
#define ACPHY_wbcal_ctl_01_wbcal_papdcomp_en1_MASK(rev)         (0x1 << ACPHY_wbcal_ctl_01_wbcal_papdcomp_en1_SHIFT(rev))
#define ACPHY_wbcal_ctl_01_wbcal_iqcomp_en1_SHIFT(rev)          2
#define ACPHY_wbcal_ctl_01_wbcal_iqcomp_en1_MASK(rev)           (0x1 << ACPHY_wbcal_ctl_01_wbcal_iqcomp_en1_SHIFT(rev))
#define ACPHY_wbcal_ctl_01_wbcal_iir_en1_SHIFT(rev)             3
#define ACPHY_wbcal_ctl_01_wbcal_iir_en1_MASK(rev)              (0x1 << ACPHY_wbcal_ctl_01_wbcal_iir_en1_SHIFT(rev))
#define ACPHY_wbcal_ctl_01_wbcal_corr_en1_SHIFT(rev)            4
#define ACPHY_wbcal_ctl_01_wbcal_corr_en1_MASK(rev)             (0x1 << ACPHY_wbcal_ctl_01_wbcal_corr_en1_SHIFT(rev))
#define ACPHY_wbcal_ctl_01_wbcal_iq_swap1_SHIFT(rev)            5
#define ACPHY_wbcal_ctl_01_wbcal_iq_swap1_MASK(rev)             (0x1 << ACPHY_wbcal_ctl_01_wbcal_iq_swap1_SHIFT(rev))
#define ACPHY_wbcal_ctl_01_wbcal_trig1_SHIFT(rev)               6
#define ACPHY_wbcal_ctl_01_wbcal_trig1_MASK(rev)                (0x1 << ACPHY_wbcal_ctl_01_wbcal_trig1_SHIFT(rev))
#define ACPHY_wbcal_ctl_01_wbcal_on1_SHIFT(rev)                 7
#define ACPHY_wbcal_ctl_01_wbcal_on1_MASK(rev)                  (0x1 << ACPHY_wbcal_ctl_01_wbcal_on1_SHIFT(rev))
#define ACPHY_wbcal_ctl_01_wbcal_tx_sel1_SHIFT(rev)             8
#define ACPHY_wbcal_ctl_01_wbcal_tx_sel1_MASK(rev)              (0x1 << ACPHY_wbcal_ctl_01_wbcal_tx_sel1_SHIFT(rev))
#define ACPHY_wbcal_ctl_01_wbcal_dbg_sel1_SHIFT(rev)            9
#define ACPHY_wbcal_ctl_01_wbcal_dbg_sel1_MASK(rev)             (0x1 << ACPHY_wbcal_ctl_01_wbcal_dbg_sel1_SHIFT(rev))
#define ACPHY_wbcal_ctl_01_wbcal_phase_det_reset1_SHIFT(rev)    10
#define ACPHY_wbcal_ctl_01_wbcal_phase_det_reset1_MASK(rev)     (0x1 << ACPHY_wbcal_ctl_01_wbcal_phase_det_reset1_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_11 */
#define ACPHY_wbcal_ctl_11(rev)                           (ACREV_GE(rev,40) ? 0x18d1 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18d1 : (ACREV_GE(rev,32) ? 0x811 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x811 : INVALID_ADDRESS))))))
#define ACPHY_wbcal_ctl_11_wbcal_mem_sel_SHIFT(rev)       0
#define ACPHY_wbcal_ctl_11_wbcal_mem_sel_MASK(rev)        (0x7 << ACPHY_wbcal_ctl_11_wbcal_mem_sel_SHIFT(rev))
#define ACPHY_wbcal_ctl_11_wbcomp_mem_sel_SHIFT(rev)      4
#define ACPHY_wbcal_ctl_11_wbcomp_mem_sel_MASK(rev)       (0x7 << ACPHY_wbcal_ctl_11_wbcomp_mem_sel_SHIFT(rev))
#define ACPHY_wbcal_ctl_11_wbcal_txbuf_offset_SHIFT(rev)  7
#define ACPHY_wbcal_ctl_11_wbcal_txbuf_offset_MASK(rev)   (0x1ff << ACPHY_wbcal_ctl_11_wbcal_txbuf_offset_SHIFT(rev))
#define ACPHY_wbcal_ctl_11_wbcal_mem_sel1_SHIFT(rev)      0
#define ACPHY_wbcal_ctl_11_wbcal_mem_sel1_MASK(rev)       (0x7 << ACPHY_wbcal_ctl_11_wbcal_mem_sel1_SHIFT(rev))
#define ACPHY_wbcal_ctl_11_wbcomp_mem_sel1_SHIFT(rev)     4
#define ACPHY_wbcal_ctl_11_wbcomp_mem_sel1_MASK(rev)      (0x7 << ACPHY_wbcal_ctl_11_wbcomp_mem_sel1_SHIFT(rev))
#define ACPHY_wbcal_ctl_11_wbcal_txbuf_offset1_SHIFT(rev) 8
#define ACPHY_wbcal_ctl_11_wbcal_txbuf_offset1_MASK(rev)  (0xff << ACPHY_wbcal_ctl_11_wbcal_txbuf_offset1_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_21 */
#define ACPHY_wbcal_ctl_21(rev)                     (ACREV_GE(rev,40) ? 0x18d2 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18d2 : (ACREV_GE(rev,32) ? 0x812 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x812 : INVALID_ADDRESS))))))
#define ACPHY_wbcal_ctl_21_wbcal_lambda_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_21_wbcal_lambda_MASK(rev)   (0xffff << ACPHY_wbcal_ctl_21_wbcal_lambda_SHIFT(rev))
#define ACPHY_wbcal_ctl_21_wbcal_lambda1_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_21_wbcal_lambda1_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_21_wbcal_lambda1_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_31 */
#define ACPHY_wbcal_ctl_31(rev)                      (ACREV_GE(rev,40) ? 0x18d3 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18d3 : (ACREV_GE(rev,32) ? 0x813 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x813 : INVALID_ADDRESS))))))
#define ACPHY_wbcal_ctl_31_wbcal_lambda2_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_31_wbcal_lambda2_MASK(rev)   (0xffff << ACPHY_wbcal_ctl_31_wbcal_lambda2_SHIFT(rev))
#define ACPHY_wbcal_ctl_31_wbcal_lambda21_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_31_wbcal_lambda21_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_31_wbcal_lambda21_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_41 */
#define ACPHY_wbcal_ctl_41(rev)                           (ACREV_GE(rev,40) ? 0x18d4 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18d4 : (ACREV_GE(rev,32) ? 0x814 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x814 : INVALID_ADDRESS))))))
#define ACPHY_wbcal_ctl_41_wbcal_sigma2_SHIFT(rev)        0
#define ACPHY_wbcal_ctl_41_wbcal_sigma2_MASK(rev)         (0x3ff << ACPHY_wbcal_ctl_41_wbcal_sigma2_SHIFT(rev))
#define ACPHY_wbcal_ctl_41_full_sample_capture_SHIFT(rev) 10
#define ACPHY_wbcal_ctl_41_full_sample_capture_MASK(rev)  (0x1 << ACPHY_wbcal_ctl_41_full_sample_capture_SHIFT(rev))
#define ACPHY_wbcal_ctl_41_wbcal_sigma21_SHIFT(rev)       0
#define ACPHY_wbcal_ctl_41_wbcal_sigma21_MASK(rev)        (0x3ff << ACPHY_wbcal_ctl_41_wbcal_sigma21_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_51 */
#define ACPHY_wbcal_ctl_51(rev)                     (ACREV_GE(rev,40) ? 0x18d5 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18d5 : (ACREV_GE(rev,32) ? 0x815 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x815 : INVALID_ADDRESS))))))
#define ACPHY_wbcal_ctl_51_wbcal_ref_dB_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_51_wbcal_ref_dB_MASK(rev)   (0x7fff << ACPHY_wbcal_ctl_51_wbcal_ref_dB_SHIFT(rev))
#define ACPHY_wbcal_ctl_51_wbcal_ref_dB1_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_51_wbcal_ref_dB1_MASK(rev)  (0x7fff << ACPHY_wbcal_ctl_51_wbcal_ref_dB1_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_61 */
#define ACPHY_wbcal_ctl_61(rev)                            (ACREV_GE(rev,40) ? 0x18d6 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18d6 : (ACREV_GE(rev,32) ? 0x816 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x816 : INVALID_ADDRESS))))))
#define ACPHY_wbcal_ctl_61_wbcal_lutstep_dB_lo_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_61_wbcal_lutstep_dB_lo_MASK(rev)   (0xffff << ACPHY_wbcal_ctl_61_wbcal_lutstep_dB_lo_SHIFT(rev))
#define ACPHY_wbcal_ctl_61_wbcal_lutstep_dB_lo1_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_61_wbcal_lutstep_dB_lo1_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_61_wbcal_lutstep_dB_lo1_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_71 */
#define ACPHY_wbcal_ctl_71(rev)                            (ACREV_GE(rev,40) ? 0x18d7 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18d7 : (ACREV_GE(rev,32) ? 0x817 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x817 : INVALID_ADDRESS))))))
#define ACPHY_wbcal_ctl_71_wbcal_lutstep_dB_hi_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_71_wbcal_lutstep_dB_hi_MASK(rev)   (0x3 << ACPHY_wbcal_ctl_71_wbcal_lutstep_dB_hi_SHIFT(rev))
#define ACPHY_wbcal_ctl_71_wbcal_lutstep_dB_hi1_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_71_wbcal_lutstep_dB_hi1_MASK(rev)  (0x3 << ACPHY_wbcal_ctl_71_wbcal_lutstep_dB_hi1_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_81 */
#define ACPHY_wbcal_ctl_81(rev)                      (ACREV_GE(rev,40) ? 0x18d8 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18d8 : (ACREV_GE(rev,32) ? 0x818 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x818 : INVALID_ADDRESS))))))
#define ACPHY_wbcal_ctl_81_wbcal_LUT_LEN_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_81_wbcal_LUT_LEN_MASK(rev)   (0xff << ACPHY_wbcal_ctl_81_wbcal_LUT_LEN_SHIFT(rev))
#define ACPHY_wbcal_ctl_81_wbcal_LUT_LEN1_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_81_wbcal_LUT_LEN1_MASK(rev)  (0xff << ACPHY_wbcal_ctl_81_wbcal_LUT_LEN1_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_E1 */
#define ACPHY_wbcal_ctl_E1(rev)                       (ACREV_GE(rev,40) ? 0x18de : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18de : (ACREV_GE(rev,32) ? 0x81e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x81e : INVALID_ADDRESS))))))
#define ACPHY_wbcal_ctl_E1_wbcal_start_lo_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_E1_wbcal_start_lo_MASK(rev)   (0xffff << ACPHY_wbcal_ctl_E1_wbcal_start_lo_SHIFT(rev))
#define ACPHY_wbcal_ctl_E1_wbcal_start_lo1_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_E1_wbcal_start_lo1_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_E1_wbcal_start_lo1_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_F1 */
#define ACPHY_wbcal_ctl_F1(rev)                       (ACREV_GE(rev,40) ? 0x18df : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18df : (ACREV_GE(rev,32) ? 0x81f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x81f : INVALID_ADDRESS))))))
#define ACPHY_wbcal_ctl_F1_wbcal_start_hi_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_F1_wbcal_start_hi_MASK(rev)   (0xf << ACPHY_wbcal_ctl_F1_wbcal_start_hi_SHIFT(rev))
#define ACPHY_wbcal_ctl_F1_wbcal_start_hi1_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_F1_wbcal_start_hi1_MASK(rev)  (0xf << ACPHY_wbcal_ctl_F1_wbcal_start_hi1_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_201 */
#define ACPHY_wbcal_ctl_201(rev)                         (ACREV_GE(rev,40) ? 0x18f0 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18f0 : INVALID_ADDRESS)))
#define ACPHY_wbcal_ctl_201_wbcomp_scale_real_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_201_wbcomp_scale_real_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_201_wbcomp_scale_real_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_211 */
#define ACPHY_wbcal_ctl_211(rev)                               (ACREV_GE(rev,40) ? 0x18f1 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18f1 : INVALID_ADDRESS)))
#define ACPHY_wbcal_ctl_211_wb_mem_access_sel_SHIFT(rev)       0
#define ACPHY_wbcal_ctl_211_wb_mem_access_sel_MASK(rev)        (0x1 << ACPHY_wbcal_ctl_211_wb_mem_access_sel_SHIFT(rev))
#define ACPHY_wbcal_ctl_211_disable_rxstalls_SHIFT(rev)        1
#define ACPHY_wbcal_ctl_211_disable_rxstalls_MASK(rev)         (0x1 << ACPHY_wbcal_ctl_211_disable_rxstalls_SHIFT(rev))
#define ACPHY_wbcal_ctl_211_wbpapd_cal_g_frac_bits_SHIFT(rev)  2
#define ACPHY_wbcal_ctl_211_wbpapd_cal_g_frac_bits_MASK(rev)   (0xf << ACPHY_wbcal_ctl_211_wbpapd_cal_g_frac_bits_SHIFT(rev))
#define ACPHY_wbcal_ctl_211_wbpapd_comp_g_frac_bits_SHIFT(rev) 6
#define ACPHY_wbcal_ctl_211_wbpapd_comp_g_frac_bits_MASK(rev)  (0xf << ACPHY_wbcal_ctl_211_wbpapd_comp_g_frac_bits_SHIFT(rev))
#define ACPHY_wbcal_ctl_211_wbcal_delay_corr_offset_SHIFT(rev) 10
#define ACPHY_wbcal_ctl_211_wbcal_delay_corr_offset_MASK(rev)  (0x7 << ACPHY_wbcal_ctl_211_wbcal_delay_corr_offset_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_221 */
#define ACPHY_wbcal_ctl_221(rev)                                 (ACREV_GE(rev,40) ? 0x18f2 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18f2 : INVALID_ADDRESS)))
#define ACPHY_wbcal_ctl_221_wbpapd_delay_filter_en_SHIFT(rev)    0
#define ACPHY_wbcal_ctl_221_wbpapd_delay_filter_en_MASK(rev)     (0x1 << ACPHY_wbcal_ctl_221_wbpapd_delay_filter_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_221_wbpapd_filter_delay_gamma_SHIFT(rev) 1
#define ACPHY_wbcal_ctl_221_wbpapd_filter_delay_gamma_MASK(rev)  (0xff << ACPHY_wbcal_ctl_221_wbpapd_filter_delay_gamma_SHIFT(rev))
#define ACPHY_wbcal_ctl_221_wbpapd_cal_dcc_en_SHIFT(rev)         9
#define ACPHY_wbcal_ctl_221_wbpapd_cal_dcc_en_MASK(rev)          (0x1 << ACPHY_wbcal_ctl_221_wbpapd_cal_dcc_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_221_wbcal_dc_accum_wait_SHIFT(rev)       10
#define ACPHY_wbcal_ctl_221_wbcal_dc_accum_wait_MASK(rev)        (0xf << ACPHY_wbcal_ctl_221_wbcal_dc_accum_wait_SHIFT(rev))
#define ACPHY_wbcal_ctl_221_wbpapd_cal_dc_clkmode_SHIFT(rev)     14
#define ACPHY_wbcal_ctl_221_wbpapd_cal_dc_clkmode_MASK(rev)      (0x3 << ACPHY_wbcal_ctl_221_wbpapd_cal_dc_clkmode_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_231 */
#define ACPHY_wbcal_ctl_231(rev)                                      (ACREV_GE(rev,40) ? 0x18f3 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18f3 : INVALID_ADDRESS)))
#define ACPHY_wbcal_ctl_231_wbpapd_cal_dc_corr_override_en_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_231_wbpapd_cal_dc_corr_override_en_MASK(rev)  (0x1 << ACPHY_wbcal_ctl_231_wbpapd_cal_dc_corr_override_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_231_wbpapd_cal_dc_comp_in_upshift_SHIFT(rev)  1
#define ACPHY_wbcal_ctl_231_wbpapd_cal_dc_comp_in_upshift_MASK(rev)   (0x1 << ACPHY_wbcal_ctl_231_wbpapd_cal_dc_comp_in_upshift_SHIFT(rev))
#define ACPHY_wbcal_ctl_231_wbpapd_cal_dc_comp_shift_SHIFT(rev)       2
#define ACPHY_wbcal_ctl_231_wbpapd_cal_dc_comp_shift_MASK(rev)        (0x1 << ACPHY_wbcal_ctl_231_wbpapd_cal_dc_comp_shift_SHIFT(rev))
#define ACPHY_wbcal_ctl_231_wbcal_dc_accum_wait_mm_SHIFT(rev)         3
#define ACPHY_wbcal_ctl_231_wbcal_dc_accum_wait_mm_MASK(rev)          (0x7f << ACPHY_wbcal_ctl_231_wbcal_dc_accum_wait_mm_SHIFT(rev))
#define ACPHY_wbcal_ctl_231_wbcal_tx_rshift1bit_SHIFT(rev)            10
#define ACPHY_wbcal_ctl_231_wbcal_tx_rshift1bit_MASK(rev)             (0x1 << ACPHY_wbcal_ctl_231_wbcal_tx_rshift1bit_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_241 */
#define ACPHY_wbcal_ctl_241(rev)                                       (ACREV_GE(rev,40) ? 0x18f4 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18f4 : INVALID_ADDRESS)))
#define ACPHY_wbcal_ctl_241_wbpapd_cal_dc_offset_value_real_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_241_wbpapd_cal_dc_offset_value_real_MASK(rev)  (0xff << ACPHY_wbcal_ctl_241_wbpapd_cal_dc_offset_value_real_SHIFT(rev))
#define ACPHY_wbcal_ctl_241_wbpapd_cal_dc_offset_value_imag_SHIFT(rev) 8
#define ACPHY_wbcal_ctl_241_wbpapd_cal_dc_offset_value_imag_MASK(rev)  (0xff << ACPHY_wbcal_ctl_241_wbpapd_cal_dc_offset_value_imag_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_251 */
#define ACPHY_wbcal_ctl_251(rev)                               (ACREV_GE(rev,40) ? 0x18f5 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18f5 : INVALID_ADDRESS)))
#define ACPHY_wbcal_ctl_251_wbcal_cck_ref_dB_SHIFT(rev)        0
#define ACPHY_wbcal_ctl_251_wbcal_cck_ref_dB_MASK(rev)         (0x7fff << ACPHY_wbcal_ctl_251_wbcal_cck_ref_dB_SHIFT(rev))
#define ACPHY_wbcal_ctl_251_wbpapd_two_table_enable_SHIFT(rev) 15
#define ACPHY_wbcal_ctl_251_wbpapd_two_table_enable_MASK(rev)  (0x1 << ACPHY_wbcal_ctl_251_wbpapd_two_table_enable_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_261 */
#define ACPHY_wbcal_ctl_261(rev)                         (ACREV_GE(rev,40) ? 0x18f6 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18f6 : INVALID_ADDRESS)))
#define ACPHY_wbcal_ctl_261_wbcomp_cck_ref_dB_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_261_wbcomp_cck_ref_dB_MASK(rev)  (0x7fff << ACPHY_wbcal_ctl_261_wbcomp_cck_ref_dB_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_271 */
#define ACPHY_wbcal_ctl_271(rev)                      (ACREV_GE(rev,40) ? 0x18f7 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18f7 : INVALID_ADDRESS)))
#define ACPHY_wbcal_ctl_271_wbcal_dc_start_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_271_wbcal_dc_start_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_271_wbcal_dc_start_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_281 */
#define ACPHY_wbcal_ctl_281(rev)                                (ACREV_GE(rev,40) ? 0x18f8 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18f8 : INVALID_ADDRESS)))
#define ACPHY_wbcal_ctl_281_wbcal_dc_est_i_reg_lsb16_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_281_wbcal_dc_est_i_reg_lsb16_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_281_wbcal_dc_est_i_reg_lsb16_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_291 */
#define ACPHY_wbcal_ctl_291(rev)                                (ACREV_GE(rev,40) ? 0x18f9 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18f9 : INVALID_ADDRESS)))
#define ACPHY_wbcal_ctl_291_wbcal_dc_est_q_reg_lsb16_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_291_wbcal_dc_est_q_reg_lsb16_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_291_wbcal_dc_est_q_reg_lsb16_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_2a1 */
#define ACPHY_wbcal_ctl_2a1(rev)                    (ACREV_GE(rev,40) ? 0x18fa : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18fa : INVALID_ADDRESS)))
#define ACPHY_wbcal_ctl_2a1_wbcal_sum_TX_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_2a1_wbcal_sum_TX_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_2a1_wbcal_sum_TX_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_2b1 */
#define ACPHY_wbcal_ctl_2b1(rev)                    (ACREV_GE(rev,40) ? 0x18fb : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18fb : INVALID_ADDRESS)))
#define ACPHY_wbcal_ctl_2b1_wbcal_sum_RX_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_2b1_wbcal_sum_RX_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_2b1_wbcal_sum_RX_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_2c1 */
#define ACPHY_wbcal_ctl_2c1(rev)                            (ACREV_GE(rev,40) ? 0x18fc : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18fc : INVALID_ADDRESS)))
#define ACPHY_wbcal_ctl_2c1_wbcal_rxin_phase_sel_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_2c1_wbcal_rxin_phase_sel_MASK(rev)  (0x1 << ACPHY_wbcal_ctl_2c1_wbcal_rxin_phase_sel_SHIFT(rev))
#define ACPHY_wbcal_ctl_2c1_wbcal_rxin_clk_sel_SHIFT(rev)   1
#define ACPHY_wbcal_ctl_2c1_wbcal_rxin_clk_sel_MASK(rev)    (0x1 << ACPHY_wbcal_ctl_2c1_wbcal_rxin_clk_sel_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_2d1 */
#define ACPHY_wbcal_ctl_2d1(rev)                             (ACREV_GE(rev,40) ? 0x18fd : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18fd : INVALID_ADDRESS)))
#define ACPHY_wbcal_ctl_2d1_wbpapd_scale_start_lo_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_2d1_wbpapd_scale_start_lo_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_2d1_wbpapd_scale_start_lo_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_2e1 */
#define ACPHY_wbcal_ctl_2e1(rev)                            (ACREV_GE(rev,40) ? 0x18fe : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18fe : INVALID_ADDRESS)))
#define ACPHY_wbcal_ctl_2e1_wbpapd_scale_stop_lo_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_2e1_wbpapd_scale_stop_lo_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_2e1_wbpapd_scale_stop_lo_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_2f1 */
#define ACPHY_wbcal_ctl_2f1(rev)                            (ACREV_GE(rev,40) ? 0x18ff : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18ff : INVALID_ADDRESS)))
#define ACPHY_wbcal_ctl_2f1_wbcal_scale_start_hi_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_2f1_wbcal_scale_start_hi_MASK(rev)  (0xf << ACPHY_wbcal_ctl_2f1_wbcal_scale_start_hi_SHIFT(rev))
#define ACPHY_wbcal_ctl_2f1_wbcal_scale_stop_hi_SHIFT(rev)  4
#define ACPHY_wbcal_ctl_2f1_wbcal_scale_stop_hi_MASK(rev)   (0xf << ACPHY_wbcal_ctl_2f1_wbcal_scale_stop_hi_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideNapPus1 */
#define ACPHY_RfctrlOverrideNapPus1(rev)                          (ACREV_GE(rev,40) ? 0x1900 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1900 : INVALID_ADDRESS)))
#define ACPHY_RfctrlOverrideNapPus1_lna_gm_pu_SHIFT(rev)          0
#define ACPHY_RfctrlOverrideNapPus1_lna_gm_pu_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideNapPus1_lna_gm_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus1_rx_mix_pu_SHIFT(rev)          1
#define ACPHY_RfctrlOverrideNapPus1_rx_mix_pu_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideNapPus1_rx_mix_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus1_tia_bq_pu_SHIFT(rev)          2
#define ACPHY_RfctrlOverrideNapPus1_tia_bq_pu_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideNapPus1_tia_bq_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus1_tia_dcdac_pu_SHIFT(rev)       3
#define ACPHY_RfctrlOverrideNapPus1_tia_dcdac_pu_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideNapPus1_tia_dcdac_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus1_tia_nbrssi_pu_SHIFT(rev)      4
#define ACPHY_RfctrlOverrideNapPus1_tia_nbrssi_pu_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideNapPus1_tia_nbrssi_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus1_logen2g_rx_div2_pu_SHIFT(rev) 5
#define ACPHY_RfctrlOverrideNapPus1_logen2g_rx_div2_pu_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideNapPus1_logen2g_rx_div2_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus1_logen2g_tx_div2_pu_SHIFT(rev) 6
#define ACPHY_RfctrlOverrideNapPus1_logen2g_tx_div2_pu_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideNapPus1_logen2g_tx_div2_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus1_div2g_pwrup_SHIFT(rev)        7
#define ACPHY_RfctrlOverrideNapPus1_div2g_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideNapPus1_div2g_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus1_div5g_mimo_bf_en_SHIFT(rev)   8
#define ACPHY_RfctrlOverrideNapPus1_div5g_mimo_bf_en_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideNapPus1_div5g_mimo_bf_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus1_lpf_bias_pu_SHIFT(rev)        9
#define ACPHY_RfctrlOverrideNapPus1_lpf_bias_pu_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideNapPus1_lpf_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus1_adc_bias_pu_SHIFT(rev)        10
#define ACPHY_RfctrlOverrideNapPus1_adc_bias_pu_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideNapPus1_adc_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus1_afediv_bias_pu_SHIFT(rev)     11
#define ACPHY_RfctrlOverrideNapPus1_afediv_bias_pu_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideNapPus1_afediv_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus1_lna1_bias_pu_SHIFT(rev)       12
#define ACPHY_RfctrlOverrideNapPus1_lna1_bias_pu_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideNapPus1_lna1_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus1_lna_gm_bias_pu_SHIFT(rev)     13
#define ACPHY_RfctrlOverrideNapPus1_lna_gm_bias_pu_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideNapPus1_lna_gm_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus1_logen_bias_pu_SHIFT(rev)      14
#define ACPHY_RfctrlOverrideNapPus1_logen_bias_pu_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideNapPus1_logen_bias_pu_SHIFT(rev))

/* Register ACPHY_RfctrlCoreNapPus1 */
#define ACPHY_RfctrlCoreNapPus1(rev)                          (ACREV_GE(rev,40) ? 0x1901 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1901 : INVALID_ADDRESS)))
#define ACPHY_RfctrlCoreNapPus1_lna_gm_pu_SHIFT(rev)          0
#define ACPHY_RfctrlCoreNapPus1_lna_gm_pu_MASK(rev)           (0x1 << ACPHY_RfctrlCoreNapPus1_lna_gm_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus1_rx_mix_pu_SHIFT(rev)          1
#define ACPHY_RfctrlCoreNapPus1_rx_mix_pu_MASK(rev)           (0x1 << ACPHY_RfctrlCoreNapPus1_rx_mix_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus1_tia_bq_pu_SHIFT(rev)          2
#define ACPHY_RfctrlCoreNapPus1_tia_bq_pu_MASK(rev)           (0x1 << ACPHY_RfctrlCoreNapPus1_tia_bq_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus1_tia_dcdac_pu_SHIFT(rev)       3
#define ACPHY_RfctrlCoreNapPus1_tia_dcdac_pu_MASK(rev)        (0x1 << ACPHY_RfctrlCoreNapPus1_tia_dcdac_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus1_tia_nbrssi_pu_SHIFT(rev)      4
#define ACPHY_RfctrlCoreNapPus1_tia_nbrssi_pu_MASK(rev)       (0x1 << ACPHY_RfctrlCoreNapPus1_tia_nbrssi_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus1_logen2g_rx_div2_pu_SHIFT(rev) 5
#define ACPHY_RfctrlCoreNapPus1_logen2g_rx_div2_pu_MASK(rev)  (0x1 << ACPHY_RfctrlCoreNapPus1_logen2g_rx_div2_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus1_logen2g_tx_div2_pu_SHIFT(rev) 6
#define ACPHY_RfctrlCoreNapPus1_logen2g_tx_div2_pu_MASK(rev)  (0x1 << ACPHY_RfctrlCoreNapPus1_logen2g_tx_div2_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus1_div2g_pwrup_SHIFT(rev)        7
#define ACPHY_RfctrlCoreNapPus1_div2g_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlCoreNapPus1_div2g_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus1_div5g_mimo_bf_en_SHIFT(rev)   8
#define ACPHY_RfctrlCoreNapPus1_div5g_mimo_bf_en_MASK(rev)    (0x1 << ACPHY_RfctrlCoreNapPus1_div5g_mimo_bf_en_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus1_lpf_bias_pu_SHIFT(rev)        9
#define ACPHY_RfctrlCoreNapPus1_lpf_bias_pu_MASK(rev)         (0x1 << ACPHY_RfctrlCoreNapPus1_lpf_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus1_adc_bias_pu_SHIFT(rev)        10
#define ACPHY_RfctrlCoreNapPus1_adc_bias_pu_MASK(rev)         (0x3 << ACPHY_RfctrlCoreNapPus1_adc_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus1_afediv_bias_pu_SHIFT(rev)     12
#define ACPHY_RfctrlCoreNapPus1_afediv_bias_pu_MASK(rev)      (0x1 << ACPHY_RfctrlCoreNapPus1_afediv_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus1_lna1_bias_pu_SHIFT(rev)       13
#define ACPHY_RfctrlCoreNapPus1_lna1_bias_pu_MASK(rev)        (0x1 << ACPHY_RfctrlCoreNapPus1_lna1_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus1_lna_gm_bias_pu_SHIFT(rev)     14
#define ACPHY_RfctrlCoreNapPus1_lna_gm_bias_pu_MASK(rev)      (0x1 << ACPHY_RfctrlCoreNapPus1_lna_gm_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus1_logen_bias_pu_SHIFT(rev)      15
#define ACPHY_RfctrlCoreNapPus1_logen_bias_pu_MASK(rev)       (0x1 << ACPHY_RfctrlCoreNapPus1_logen_bias_pu_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideLogenBias1 */
#define ACPHY_RfctrlOverrideLogenBias1(rev)                            (ACREV_GE(rev,40) ? 0x1902 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1902 : INVALID_ADDRESS)))
#define ACPHY_RfctrlOverrideLogenBias1_logen_bias_x2_pu_SHIFT(rev)     0
#define ACPHY_RfctrlOverrideLogenBias1_logen_bias_x2_pu_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideLogenBias1_logen_bias_x2_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideLogenBias1_logen_bias_buf_pu_SHIFT(rev)    1
#define ACPHY_RfctrlOverrideLogenBias1_logen_bias_buf_pu_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideLogenBias1_logen_bias_buf_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideLogenBias1_logen_bias_mimo_pu_SHIFT(rev)   2
#define ACPHY_RfctrlOverrideLogenBias1_logen_bias_mimo_pu_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLogenBias1_logen_bias_mimo_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideLogenBias1_gm_bias_reset_SHIFT(rev)        3
#define ACPHY_RfctrlOverrideLogenBias1_gm_bias_reset_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideLogenBias1_gm_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideLogenBias1_tia_bias_pu_SHIFT(rev)          4
#define ACPHY_RfctrlOverrideLogenBias1_tia_bias_pu_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideLogenBias1_tia_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideLogenBias1_logen5g_mimo_pwrup_SHIFT(rev)   5
#define ACPHY_RfctrlOverrideLogenBias1_logen5g_mimo_pwrup_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLogenBias1_logen5g_mimo_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideLogenBias1_logen_mimo_driver_en_SHIFT(rev) 6
#define ACPHY_RfctrlOverrideLogenBias1_logen_mimo_driver_en_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideLogenBias1_logen_mimo_driver_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideLogenBias1_logen_bias_buf_txpu_SHIFT(rev)  7
#define ACPHY_RfctrlOverrideLogenBias1_logen_bias_buf_txpu_MASK(rev)   (0x1 << ACPHY_RfctrlOverrideLogenBias1_logen_bias_buf_txpu_SHIFT(rev))
#define ACPHY_RfctrlOverrideLogenBias1_logen_bias_buf_rxpu_SHIFT(rev)  8
#define ACPHY_RfctrlOverrideLogenBias1_logen_bias_buf_rxpu_MASK(rev)   (0x1 << ACPHY_RfctrlOverrideLogenBias1_logen_bias_buf_rxpu_SHIFT(rev))
#define ACPHY_RfctrlOverrideLogenBias1_rx2g_gm_bypass_SHIFT(rev)       9
#define ACPHY_RfctrlOverrideLogenBias1_rx2g_gm_bypass_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideLogenBias1_rx2g_gm_bypass_SHIFT(rev))

/* Register ACPHY_RfctrlCoreLogenBias1 */
#define ACPHY_RfctrlCoreLogenBias1(rev)                            (ACREV_GE(rev,40) ? 0x1903 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1903 : INVALID_ADDRESS)))
#define ACPHY_RfctrlCoreLogenBias1_logen_bias_x2_pu_SHIFT(rev)     0
#define ACPHY_RfctrlCoreLogenBias1_logen_bias_x2_pu_MASK(rev)      (0x1 << ACPHY_RfctrlCoreLogenBias1_logen_bias_x2_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreLogenBias1_logen_bias_buf_pu_SHIFT(rev)    1
#define ACPHY_RfctrlCoreLogenBias1_logen_bias_buf_pu_MASK(rev)     (0x1 << ACPHY_RfctrlCoreLogenBias1_logen_bias_buf_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreLogenBias1_logen_bias_mimo_pu_SHIFT(rev)   2
#define ACPHY_RfctrlCoreLogenBias1_logen_bias_mimo_pu_MASK(rev)    (0x1 << ACPHY_RfctrlCoreLogenBias1_logen_bias_mimo_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreLogenBias1_gm_bias_reset_SHIFT(rev)        3
#define ACPHY_RfctrlCoreLogenBias1_gm_bias_reset_MASK(rev)         (0x1 << ACPHY_RfctrlCoreLogenBias1_gm_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreLogenBias1_tia_bias_pu_SHIFT(rev)          4
#define ACPHY_RfctrlCoreLogenBias1_tia_bias_pu_MASK(rev)           (0x1 << ACPHY_RfctrlCoreLogenBias1_tia_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreLogenBias1_logen5g_mimo_pwrup_SHIFT(rev)   5
#define ACPHY_RfctrlCoreLogenBias1_logen5g_mimo_pwrup_MASK(rev)    (0x1 << ACPHY_RfctrlCoreLogenBias1_logen5g_mimo_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreLogenBias1_logen_mimo_driver_en_SHIFT(rev) 6
#define ACPHY_RfctrlCoreLogenBias1_logen_mimo_driver_en_MASK(rev)  (0x1 << ACPHY_RfctrlCoreLogenBias1_logen_mimo_driver_en_SHIFT(rev))
#define ACPHY_RfctrlCoreLogenBias1_logen_bias_buf_txpu_SHIFT(rev)  7
#define ACPHY_RfctrlCoreLogenBias1_logen_bias_buf_txpu_MASK(rev)   (0x1 << ACPHY_RfctrlCoreLogenBias1_logen_bias_buf_txpu_SHIFT(rev))
#define ACPHY_RfctrlCoreLogenBias1_logen_bias_buf_rxpu_SHIFT(rev)  8
#define ACPHY_RfctrlCoreLogenBias1_logen_bias_buf_rxpu_MASK(rev)   (0x1 << ACPHY_RfctrlCoreLogenBias1_logen_bias_buf_rxpu_SHIFT(rev))
#define ACPHY_RfctrlCoreLogenBias1_rx2g_gm_bypass_SHIFT(rev)       9
#define ACPHY_RfctrlCoreLogenBias1_rx2g_gm_bypass_MASK(rev)        (0x1 << ACPHY_RfctrlCoreLogenBias1_rx2g_gm_bypass_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideExtraAfeDivCfg1 */
#define ACPHY_RfctrlOverrideExtraAfeDivCfg1(rev)                               (ACREV_GE(rev,40) ? 0x1904 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1904 : INVALID_ADDRESS)))
#define ACPHY_RfctrlOverrideExtraAfeDivCfg1_afediv_dac_rsb_ovr_SHIFT(rev)      0
#define ACPHY_RfctrlOverrideExtraAfeDivCfg1_afediv_dac_rsb_ovr_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideExtraAfeDivCfg1_afediv_dac_rsb_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideExtraAfeDivCfg1_afediv_adc_rsb_ovr_SHIFT(rev)      1
#define ACPHY_RfctrlOverrideExtraAfeDivCfg1_afediv_adc_rsb_ovr_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideExtraAfeDivCfg1_afediv_adc_rsb_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideExtraAfeDivCfg1_afediv_adc_div2_ovr_SHIFT(rev)     2
#define ACPHY_RfctrlOverrideExtraAfeDivCfg1_afediv_adc_div2_ovr_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideExtraAfeDivCfg1_afediv_adc_div2_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideExtraAfeDivCfg1_afediv_dac_div2_ovr_SHIFT(rev)     3
#define ACPHY_RfctrlOverrideExtraAfeDivCfg1_afediv_dac_div2_ovr_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideExtraAfeDivCfg1_afediv_dac_div2_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideExtraAfeDivCfg1_afediv_adc_inv_phase_ovr_SHIFT(rev) 4
#define ACPHY_RfctrlOverrideExtraAfeDivCfg1_afediv_adc_inv_phase_ovr_MASK(rev) (0x1 << ACPHY_RfctrlOverrideExtraAfeDivCfg1_afediv_adc_inv_phase_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideExtraAfeDivCfg1_afediv_dac_inv_phase_ovr_SHIFT(rev) 5
#define ACPHY_RfctrlOverrideExtraAfeDivCfg1_afediv_dac_inv_phase_ovr_MASK(rev) (0x1 << ACPHY_RfctrlOverrideExtraAfeDivCfg1_afediv_dac_inv_phase_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideExtraAfeDivCfg1_afediv_mm_route_ovr_SHIFT(rev)     6
#define ACPHY_RfctrlOverrideExtraAfeDivCfg1_afediv_mm_route_ovr_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideExtraAfeDivCfg1_afediv_mm_route_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideExtraAfeDivCfg1_afediv_en_div2_ovr_SHIFT(rev)      7
#define ACPHY_RfctrlOverrideExtraAfeDivCfg1_afediv_en_div2_ovr_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideExtraAfeDivCfg1_afediv_en_div2_ovr_SHIFT(rev))

/* Register ACPHY_dccal_control_331 */
#define ACPHY_dccal_control_331(rev)                           (ACREV_GE(rev,40) ? 0x1905 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1905 : INVALID_ADDRESS)))
#define ACPHY_dccal_control_331_dcc_tia_num_entries_SHIFT(rev) 0
#define ACPHY_dccal_control_331_dcc_tia_num_entries_MASK(rev)  (0xf << ACPHY_dccal_control_331_dcc_tia_num_entries_SHIFT(rev))
#define ACPHY_dccal_control_331_dcc_lpf_num_entries_SHIFT(rev) 4
#define ACPHY_dccal_control_331_dcc_lpf_num_entries_MASK(rev)  (0x7 << ACPHY_dccal_control_331_dcc_lpf_num_entries_SHIFT(rev))
#define ACPHY_dccal_control_331_dcoe_lpf_map_0_SHIFT(rev)      7
#define ACPHY_dccal_control_331_dcoe_lpf_map_0_MASK(rev)       (0x7 << ACPHY_dccal_control_331_dcoe_lpf_map_0_SHIFT(rev))
#define ACPHY_dccal_control_331_dcoe_lpf_map_1_SHIFT(rev)      10
#define ACPHY_dccal_control_331_dcoe_lpf_map_1_MASK(rev)       (0x7 << ACPHY_dccal_control_331_dcoe_lpf_map_1_SHIFT(rev))
#define ACPHY_dccal_control_331_dcoe_lpf_map_2_SHIFT(rev)      13
#define ACPHY_dccal_control_331_dcoe_lpf_map_2_MASK(rev)       (0x7 << ACPHY_dccal_control_331_dcoe_lpf_map_2_SHIFT(rev))

/* Register ACPHY_dccal_control_341 */
#define ACPHY_dccal_control_341(rev)                      (ACREV_GE(rev,40) ? 0x1906 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1906 : INVALID_ADDRESS)))
#define ACPHY_dccal_control_341_dcoe_lpf_map_3_SHIFT(rev) 0
#define ACPHY_dccal_control_341_dcoe_lpf_map_3_MASK(rev)  (0x7 << ACPHY_dccal_control_341_dcoe_lpf_map_3_SHIFT(rev))
#define ACPHY_dccal_control_341_dcoe_lpf_map_4_SHIFT(rev) 3
#define ACPHY_dccal_control_341_dcoe_lpf_map_4_MASK(rev)  (0x7 << ACPHY_dccal_control_341_dcoe_lpf_map_4_SHIFT(rev))
#define ACPHY_dccal_control_341_dcoe_lpf_map_5_SHIFT(rev) 6
#define ACPHY_dccal_control_341_dcoe_lpf_map_5_MASK(rev)  (0x7 << ACPHY_dccal_control_341_dcoe_lpf_map_5_SHIFT(rev))

/* Register ACPHY_dccal_control_351 */
#define ACPHY_dccal_control_351(rev)                      (ACREV_GE(rev,40) ? 0x1907 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1907 : INVALID_ADDRESS)))
#define ACPHY_dccal_control_351_dcoe_tia_map_0_SHIFT(rev) 0
#define ACPHY_dccal_control_351_dcoe_tia_map_0_MASK(rev)  (0xf << ACPHY_dccal_control_351_dcoe_tia_map_0_SHIFT(rev))
#define ACPHY_dccal_control_351_dcoe_tia_map_1_SHIFT(rev) 4
#define ACPHY_dccal_control_351_dcoe_tia_map_1_MASK(rev)  (0xf << ACPHY_dccal_control_351_dcoe_tia_map_1_SHIFT(rev))
#define ACPHY_dccal_control_351_dcoe_tia_map_2_SHIFT(rev) 8
#define ACPHY_dccal_control_351_dcoe_tia_map_2_MASK(rev)  (0xf << ACPHY_dccal_control_351_dcoe_tia_map_2_SHIFT(rev))
#define ACPHY_dccal_control_351_dcoe_tia_map_3_SHIFT(rev) 12
#define ACPHY_dccal_control_351_dcoe_tia_map_3_MASK(rev)  (0xf << ACPHY_dccal_control_351_dcoe_tia_map_3_SHIFT(rev))

/* Register ACPHY_dccal_control_361 */
#define ACPHY_dccal_control_361(rev)                      (ACREV_GE(rev,40) ? 0x1908 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1908 : INVALID_ADDRESS)))
#define ACPHY_dccal_control_361_dcoe_tia_map_4_SHIFT(rev) 0
#define ACPHY_dccal_control_361_dcoe_tia_map_4_MASK(rev)  (0xf << ACPHY_dccal_control_361_dcoe_tia_map_4_SHIFT(rev))
#define ACPHY_dccal_control_361_dcoe_tia_map_5_SHIFT(rev) 4
#define ACPHY_dccal_control_361_dcoe_tia_map_5_MASK(rev)  (0xf << ACPHY_dccal_control_361_dcoe_tia_map_5_SHIFT(rev))
#define ACPHY_dccal_control_361_dcoe_tia_map_6_SHIFT(rev) 8
#define ACPHY_dccal_control_361_dcoe_tia_map_6_MASK(rev)  (0xf << ACPHY_dccal_control_361_dcoe_tia_map_6_SHIFT(rev))
#define ACPHY_dccal_control_361_dcoe_tia_map_7_SHIFT(rev) 12
#define ACPHY_dccal_control_361_dcoe_tia_map_7_MASK(rev)  (0xf << ACPHY_dccal_control_361_dcoe_tia_map_7_SHIFT(rev))

/* Register ACPHY_dccal_control_371 */
#define ACPHY_dccal_control_371(rev)                       (ACREV_GE(rev,40) ? 0x1909 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1909 : INVALID_ADDRESS)))
#define ACPHY_dccal_control_371_dcoe_tia_map_8_SHIFT(rev)  0
#define ACPHY_dccal_control_371_dcoe_tia_map_8_MASK(rev)   (0xf << ACPHY_dccal_control_371_dcoe_tia_map_8_SHIFT(rev))
#define ACPHY_dccal_control_371_dcoe_tia_map_9_SHIFT(rev)  4
#define ACPHY_dccal_control_371_dcoe_tia_map_9_MASK(rev)   (0xf << ACPHY_dccal_control_371_dcoe_tia_map_9_SHIFT(rev))
#define ACPHY_dccal_control_371_dcoe_tia_map_10_SHIFT(rev) 8
#define ACPHY_dccal_control_371_dcoe_tia_map_10_MASK(rev)  (0xf << ACPHY_dccal_control_371_dcoe_tia_map_10_SHIFT(rev))
#define ACPHY_dccal_control_371_dcoe_tia_map_11_SHIFT(rev) 12
#define ACPHY_dccal_control_371_dcoe_tia_map_11_MASK(rev)  (0xf << ACPHY_dccal_control_371_dcoe_tia_map_11_SHIFT(rev))

/* Register ACPHY_Extra1AfeClkDivOverrideCtrl28nm1 */
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm1(rev)                            (ACREV_GE(rev,40) ? 0x190a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x190a : INVALID_ADDRESS)))
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm1_afediv_dac_rsb_val_SHIFT(rev)   0
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm1_afediv_dac_rsb_val_MASK(rev)    (0x3f << ACPHY_Extra1AfeClkDivOverrideCtrl28nm1_afediv_dac_rsb_val_SHIFT(rev))
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm1_afediv_adc_rsb_val_SHIFT(rev)   6
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm1_afediv_adc_rsb_val_MASK(rev)    (0x3f << ACPHY_Extra1AfeClkDivOverrideCtrl28nm1_afediv_adc_rsb_val_SHIFT(rev))
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm1_afediv_mm_route_en_SHIFT(rev)   12
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm1_afediv_mm_route_en_MASK(rev)    (0x1 << ACPHY_Extra1AfeClkDivOverrideCtrl28nm1_afediv_mm_route_en_SHIFT(rev))
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm1_afediv_en_div2_SHIFT(rev)       13
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm1_afediv_en_div2_MASK(rev)        (0x1 << ACPHY_Extra1AfeClkDivOverrideCtrl28nm1_afediv_en_div2_SHIFT(rev))
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm1_afediv_adc_inv_phase_val_SHIFT(rev) 14
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm1_afediv_adc_inv_phase_val_MASK(rev) (0x1 << ACPHY_Extra1AfeClkDivOverrideCtrl28nm1_afediv_adc_inv_phase_val_SHIFT(rev))
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm1_afediv_dac_inv_phase_val_SHIFT(rev) 15
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm1_afediv_dac_inv_phase_val_MASK(rev) (0x1 << ACPHY_Extra1AfeClkDivOverrideCtrl28nm1_afediv_dac_inv_phase_val_SHIFT(rev))

/* Register ACPHY_Extra2AfeClkDivOverrideCtrl28nm1 */
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm1(rev)                           (ACREV_GE(rev,40) ? 0x190b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x190b : INVALID_ADDRESS)))
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm1_afediv_dac_div2_val_SHIFT(rev) 0
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm1_afediv_dac_div2_val_MASK(rev)  (0x3 << ACPHY_Extra2AfeClkDivOverrideCtrl28nm1_afediv_dac_div2_val_SHIFT(rev))
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm1_afediv_adc_div2_val_SHIFT(rev) 2
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm1_afediv_adc_div2_val_MASK(rev)  (0x3 << ACPHY_Extra2AfeClkDivOverrideCtrl28nm1_afediv_adc_div2_val_SHIFT(rev))
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm1_div2g_pwrup_SHIFT(rev)         4
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm1_div2g_pwrup_MASK(rev)          (0x1 << ACPHY_Extra2AfeClkDivOverrideCtrl28nm1_div2g_pwrup_SHIFT(rev))
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm1_div5g_mimo_bf_en_SHIFT(rev)    5
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm1_div5g_mimo_bf_en_MASK(rev)     (0x1 << ACPHY_Extra2AfeClkDivOverrideCtrl28nm1_div5g_mimo_bf_en_SHIFT(rev))

/* Register ACPHY_RfctrlCoreTXMXCTRL1 */
#define ACPHY_RfctrlCoreTXMXCTRL1(rev)                       (ACREV_GE(rev,40) ? 0x190c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x190c : INVALID_ADDRESS)))
#define ACPHY_RfctrlCoreTXMXCTRL1_mx2g_booster_gc_SHIFT(rev) 0
#define ACPHY_RfctrlCoreTXMXCTRL1_mx2g_booster_gc_MASK(rev)  (0xf << ACPHY_RfctrlCoreTXMXCTRL1_mx2g_booster_gc_SHIFT(rev))
#define ACPHY_RfctrlCoreTXMXCTRL1_mx5g_booster_gc_SHIFT(rev) 4
#define ACPHY_RfctrlCoreTXMXCTRL1_mx5g_booster_gc_MASK(rev)  (0xf << ACPHY_RfctrlCoreTXMXCTRL1_mx5g_booster_gc_SHIFT(rev))
#define ACPHY_RfctrlCoreTXMXCTRL1_mx5g_de_q_SHIFT(rev)       8
#define ACPHY_RfctrlCoreTXMXCTRL1_mx5g_de_q_MASK(rev)        (0x3 << ACPHY_RfctrlCoreTXMXCTRL1_mx5g_de_q_SHIFT(rev))
#define ACPHY_RfctrlCoreTXMXCTRL1_pad5g_de_q_SHIFT(rev)      10
#define ACPHY_RfctrlCoreTXMXCTRL1_pad5g_de_q_MASK(rev)       (0x3 << ACPHY_RfctrlCoreTXMXCTRL1_pad5g_de_q_SHIFT(rev))

/* Register ACPHY_dccal_control_381 */
#define ACPHY_dccal_control_381(rev)                          (ACREV_GE(rev,40) ? 0x190d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x190d : INVALID_ADDRESS)))
#define ACPHY_dccal_control_381_dcoe_tia_inv_map_0_SHIFT(rev) 0
#define ACPHY_dccal_control_381_dcoe_tia_inv_map_0_MASK(rev)  (0xf << ACPHY_dccal_control_381_dcoe_tia_inv_map_0_SHIFT(rev))
#define ACPHY_dccal_control_381_dcoe_tia_inv_map_1_SHIFT(rev) 4
#define ACPHY_dccal_control_381_dcoe_tia_inv_map_1_MASK(rev)  (0xf << ACPHY_dccal_control_381_dcoe_tia_inv_map_1_SHIFT(rev))
#define ACPHY_dccal_control_381_dcoe_tia_inv_map_2_SHIFT(rev) 8
#define ACPHY_dccal_control_381_dcoe_tia_inv_map_2_MASK(rev)  (0xf << ACPHY_dccal_control_381_dcoe_tia_inv_map_2_SHIFT(rev))
#define ACPHY_dccal_control_381_dcoe_tia_inv_map_3_SHIFT(rev) 12
#define ACPHY_dccal_control_381_dcoe_tia_inv_map_3_MASK(rev)  (0xf << ACPHY_dccal_control_381_dcoe_tia_inv_map_3_SHIFT(rev))

/* Register ACPHY_dccal_control_391 */
#define ACPHY_dccal_control_391(rev)                          (ACREV_GE(rev,40) ? 0x190e : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x190e : INVALID_ADDRESS)))
#define ACPHY_dccal_control_391_dcoe_tia_inv_map_4_SHIFT(rev) 0
#define ACPHY_dccal_control_391_dcoe_tia_inv_map_4_MASK(rev)  (0xf << ACPHY_dccal_control_391_dcoe_tia_inv_map_4_SHIFT(rev))
#define ACPHY_dccal_control_391_dcoe_tia_inv_map_5_SHIFT(rev) 4
#define ACPHY_dccal_control_391_dcoe_tia_inv_map_5_MASK(rev)  (0xf << ACPHY_dccal_control_391_dcoe_tia_inv_map_5_SHIFT(rev))
#define ACPHY_dccal_control_391_dcoe_tia_inv_map_6_SHIFT(rev) 8
#define ACPHY_dccal_control_391_dcoe_tia_inv_map_6_MASK(rev)  (0xf << ACPHY_dccal_control_391_dcoe_tia_inv_map_6_SHIFT(rev))
#define ACPHY_dccal_control_391_dcoe_tia_inv_map_7_SHIFT(rev) 12
#define ACPHY_dccal_control_391_dcoe_tia_inv_map_7_MASK(rev)  (0xf << ACPHY_dccal_control_391_dcoe_tia_inv_map_7_SHIFT(rev))

/* Register ACPHY_dccal_control_401 */
#define ACPHY_dccal_control_401(rev)                           (ACREV_GE(rev,40) ? 0x190f : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x190f : INVALID_ADDRESS)))
#define ACPHY_dccal_control_401_dcoe_tia_inv_map_8_SHIFT(rev)  0
#define ACPHY_dccal_control_401_dcoe_tia_inv_map_8_MASK(rev)   (0xf << ACPHY_dccal_control_401_dcoe_tia_inv_map_8_SHIFT(rev))
#define ACPHY_dccal_control_401_dcoe_tia_inv_map_9_SHIFT(rev)  4
#define ACPHY_dccal_control_401_dcoe_tia_inv_map_9_MASK(rev)   (0xf << ACPHY_dccal_control_401_dcoe_tia_inv_map_9_SHIFT(rev))
#define ACPHY_dccal_control_401_dcoe_tia_inv_map_10_SHIFT(rev) 8
#define ACPHY_dccal_control_401_dcoe_tia_inv_map_10_MASK(rev)  (0xf << ACPHY_dccal_control_401_dcoe_tia_inv_map_10_SHIFT(rev))
#define ACPHY_dccal_control_401_dcoe_tia_inv_map_11_SHIFT(rev) 12
#define ACPHY_dccal_control_401_dcoe_tia_inv_map_11_MASK(rev)  (0xf << ACPHY_dccal_control_401_dcoe_tia_inv_map_11_SHIFT(rev))

/* Register ACPHY_dccal_control_411 */
#define ACPHY_dccal_control_411(rev)                           (ACREV_GE(rev,40) ? 0x1910 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1910 : INVALID_ADDRESS)))
#define ACPHY_dccal_control_411_dcoe_tia_inv_map_12_SHIFT(rev) 0
#define ACPHY_dccal_control_411_dcoe_tia_inv_map_12_MASK(rev)  (0xf << ACPHY_dccal_control_411_dcoe_tia_inv_map_12_SHIFT(rev))
#define ACPHY_dccal_control_411_dcoe_tia_inv_map_13_SHIFT(rev) 4
#define ACPHY_dccal_control_411_dcoe_tia_inv_map_13_MASK(rev)  (0xf << ACPHY_dccal_control_411_dcoe_tia_inv_map_13_SHIFT(rev))
#define ACPHY_dccal_control_411_dcoe_tia_inv_map_14_SHIFT(rev) 8
#define ACPHY_dccal_control_411_dcoe_tia_inv_map_14_MASK(rev)  (0xf << ACPHY_dccal_control_411_dcoe_tia_inv_map_14_SHIFT(rev))
#define ACPHY_dccal_control_411_dcoe_tia_inv_map_15_SHIFT(rev) 12
#define ACPHY_dccal_control_411_dcoe_tia_inv_map_15_MASK(rev)  (0xf << ACPHY_dccal_control_411_dcoe_tia_inv_map_15_SHIFT(rev))

/* Register ACPHY_dccal_control_421 */
#define ACPHY_dccal_control_421(rev)                          (ACREV_GE(rev,40) ? 0x1911 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1911 : INVALID_ADDRESS)))
#define ACPHY_dccal_control_421_dcoe_lpf_inv_map_0_SHIFT(rev) 0
#define ACPHY_dccal_control_421_dcoe_lpf_inv_map_0_MASK(rev)  (0x7 << ACPHY_dccal_control_421_dcoe_lpf_inv_map_0_SHIFT(rev))
#define ACPHY_dccal_control_421_dcoe_lpf_inv_map_1_SHIFT(rev) 3
#define ACPHY_dccal_control_421_dcoe_lpf_inv_map_1_MASK(rev)  (0x7 << ACPHY_dccal_control_421_dcoe_lpf_inv_map_1_SHIFT(rev))
#define ACPHY_dccal_control_421_dcoe_lpf_inv_map_2_SHIFT(rev) 6
#define ACPHY_dccal_control_421_dcoe_lpf_inv_map_2_MASK(rev)  (0x7 << ACPHY_dccal_control_421_dcoe_lpf_inv_map_2_SHIFT(rev))
#define ACPHY_dccal_control_421_dcoe_lpf_inv_map_3_SHIFT(rev) 9
#define ACPHY_dccal_control_421_dcoe_lpf_inv_map_3_MASK(rev)  (0x7 << ACPHY_dccal_control_421_dcoe_lpf_inv_map_3_SHIFT(rev))

/* Register ACPHY_dccal_control_431 */
#define ACPHY_dccal_control_431(rev)                          (ACREV_GE(rev,40) ? 0x1912 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1912 : INVALID_ADDRESS)))
#define ACPHY_dccal_control_431_dcoe_lpf_inv_map_4_SHIFT(rev) 0
#define ACPHY_dccal_control_431_dcoe_lpf_inv_map_4_MASK(rev)  (0x7 << ACPHY_dccal_control_431_dcoe_lpf_inv_map_4_SHIFT(rev))
#define ACPHY_dccal_control_431_dcoe_lpf_inv_map_5_SHIFT(rev) 3
#define ACPHY_dccal_control_431_dcoe_lpf_inv_map_5_MASK(rev)  (0x7 << ACPHY_dccal_control_431_dcoe_lpf_inv_map_5_SHIFT(rev))
#define ACPHY_dccal_control_431_dcoe_num_entries_SHIFT(rev)   6
#define ACPHY_dccal_control_431_dcoe_num_entries_MASK(rev)    (0x3f << ACPHY_dccal_control_431_dcoe_num_entries_SHIFT(rev))

/* Register ACPHY_Core1Adcclip_aci */
#define ACPHY_Core1Adcclip_aci(rev)                       (ACREV_GE(rev,40) ? 0x1920 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1920 : INVALID_ADDRESS)))
#define ACPHY_Core1Adcclip_aci_adc_clip_cnt_th_SHIFT(rev) 0
#define ACPHY_Core1Adcclip_aci_adc_clip_cnt_th_MASK(rev)  (0xff << ACPHY_Core1Adcclip_aci_adc_clip_cnt_th_SHIFT(rev))

/* Register ACPHY_Core1FastAgcClipCntTh_aci */
#define ACPHY_Core1FastAgcClipCntTh_aci(rev)                          (ACREV_GE(rev,40) ? 0x1921 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1921 : INVALID_ADDRESS)))
#define ACPHY_Core1FastAgcClipCntTh_aci_fastAgcNbClipCntTh_SHIFT(rev) 0
#define ACPHY_Core1FastAgcClipCntTh_aci_fastAgcNbClipCntTh_MASK(rev)  (0xff << ACPHY_Core1FastAgcClipCntTh_aci_fastAgcNbClipCntTh_SHIFT(rev))
#define ACPHY_Core1FastAgcClipCntTh_aci_fastAgcW1ClipCntTh_SHIFT(rev) 8
#define ACPHY_Core1FastAgcClipCntTh_aci_fastAgcW1ClipCntTh_MASK(rev)  (0xff << ACPHY_Core1FastAgcClipCntTh_aci_fastAgcW1ClipCntTh_SHIFT(rev))

/* Register ACPHY_Core1RssiClipMuxSel_aci */
#define ACPHY_Core1RssiClipMuxSel_aci(rev)                           (ACREV_GE(rev,40) ? 0x1922 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1922 : INVALID_ADDRESS)))
#define ACPHY_Core1RssiClipMuxSel_aci_fastAgcNbClipMuxSel_SHIFT(rev) 0
#define ACPHY_Core1RssiClipMuxSel_aci_fastAgcNbClipMuxSel_MASK(rev)  (0x3 << ACPHY_Core1RssiClipMuxSel_aci_fastAgcNbClipMuxSel_SHIFT(rev))
#define ACPHY_Core1RssiClipMuxSel_aci_fastAgcW1ClipMuxSel_SHIFT(rev) 2
#define ACPHY_Core1RssiClipMuxSel_aci_fastAgcW1ClipMuxSel_MASK(rev)  (0x3 << ACPHY_Core1RssiClipMuxSel_aci_fastAgcW1ClipMuxSel_SHIFT(rev))
#define ACPHY_Core1RssiClipMuxSel_aci_fastAgcW3ClipMuxSel_SHIFT(rev) 4
#define ACPHY_Core1RssiClipMuxSel_aci_fastAgcW3ClipMuxSel_MASK(rev)  (0x1 << ACPHY_Core1RssiClipMuxSel_aci_fastAgcW3ClipMuxSel_SHIFT(rev))

/* Register ACPHY_Core1InitGainCodeA_aci */
#define ACPHY_Core1InitGainCodeA_aci(rev)                          (ACREV_GE(rev,40) ? 0x1923 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1923 : INVALID_ADDRESS)))
#define ACPHY_Core1InitGainCodeA_aci_initmixergainIndex_SHIFT(rev) 7
#define ACPHY_Core1InitGainCodeA_aci_initmixergainIndex_MASK(rev)  (0xf << ACPHY_Core1InitGainCodeA_aci_initmixergainIndex_SHIFT(rev))
#define ACPHY_Core1InitGainCodeA_aci_initlna2Index_SHIFT(rev)      4
#define ACPHY_Core1InitGainCodeA_aci_initlna2Index_MASK(rev)       (0x7 << ACPHY_Core1InitGainCodeA_aci_initlna2Index_SHIFT(rev))
#define ACPHY_Core1InitGainCodeA_aci_initLnaIndex_SHIFT(rev)       1
#define ACPHY_Core1InitGainCodeA_aci_initLnaIndex_MASK(rev)        (0x7 << ACPHY_Core1InitGainCodeA_aci_initLnaIndex_SHIFT(rev))
#define ACPHY_Core1InitGainCodeA_aci_initExtLnaIndex_SHIFT(rev)    0
#define ACPHY_Core1InitGainCodeA_aci_initExtLnaIndex_MASK(rev)     (0x1 << ACPHY_Core1InitGainCodeA_aci_initExtLnaIndex_SHIFT(rev))

/* Register ACPHY_Core1InitGainCodeB_aci */
#define ACPHY_Core1InitGainCodeB_aci(rev)                        (ACREV_GE(rev,40) ? 0x1924 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1924 : INVALID_ADDRESS)))
#define ACPHY_Core1InitGainCodeB_aci_initvgagainIndex_SHIFT(rev) 12
#define ACPHY_Core1InitGainCodeB_aci_initvgagainIndex_MASK(rev)  (0xf << ACPHY_Core1InitGainCodeB_aci_initvgagainIndex_SHIFT(rev))
#define ACPHY_Core1InitGainCodeB_aci_InitBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core1InitGainCodeB_aci_InitBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core1InitGainCodeB_aci_InitBiQ1Index_SHIFT(rev))
#define ACPHY_Core1InitGainCodeB_aci_InitBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core1InitGainCodeB_aci_InitBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core1InitGainCodeB_aci_InitBiQ0Index_SHIFT(rev))
#define ACPHY_Core1InitGainCodeB_aci_InitHiLna1Byp_SHIFT(rev)    1
#define ACPHY_Core1InitGainCodeB_aci_InitHiLna1Byp_MASK(rev)     (0x1 << ACPHY_Core1InitGainCodeB_aci_InitHiLna1Byp_SHIFT(rev))

/* Register ACPHY_Core1clipHiGainCodeA_aci */
#define ACPHY_Core1clipHiGainCodeA_aci(rev)                             (ACREV_GE(rev,40) ? 0x1925 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1925 : INVALID_ADDRESS)))
#define ACPHY_Core1clipHiGainCodeA_aci_clip1himixergainIndex_SHIFT(rev) 7
#define ACPHY_Core1clipHiGainCodeA_aci_clip1himixergainIndex_MASK(rev)  (0xf << ACPHY_Core1clipHiGainCodeA_aci_clip1himixergainIndex_SHIFT(rev))
#define ACPHY_Core1clipHiGainCodeA_aci_clip1hilna2Index_SHIFT(rev)      4
#define ACPHY_Core1clipHiGainCodeA_aci_clip1hilna2Index_MASK(rev)       (0x7 << ACPHY_Core1clipHiGainCodeA_aci_clip1hilna2Index_SHIFT(rev))
#define ACPHY_Core1clipHiGainCodeA_aci_clip1hiLnaIndex_SHIFT(rev)       1
#define ACPHY_Core1clipHiGainCodeA_aci_clip1hiLnaIndex_MASK(rev)        (0x7 << ACPHY_Core1clipHiGainCodeA_aci_clip1hiLnaIndex_SHIFT(rev))
#define ACPHY_Core1clipHiGainCodeA_aci_clip1hiextLnaIndex_SHIFT(rev)    0
#define ACPHY_Core1clipHiGainCodeA_aci_clip1hiextLnaIndex_MASK(rev)     (0x1 << ACPHY_Core1clipHiGainCodeA_aci_clip1hiextLnaIndex_SHIFT(rev))

/* Register ACPHY_Core1clipHiGainCodeB_aci */
#define ACPHY_Core1clipHiGainCodeB_aci(rev)                           (ACREV_GE(rev,40) ? 0x1926 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1926 : INVALID_ADDRESS)))
#define ACPHY_Core1clipHiGainCodeB_aci_clip1hivgagainIndex_SHIFT(rev) 12
#define ACPHY_Core1clipHiGainCodeB_aci_clip1hivgagainIndex_MASK(rev)  (0xf << ACPHY_Core1clipHiGainCodeB_aci_clip1hivgagainIndex_SHIFT(rev))
#define ACPHY_Core1clipHiGainCodeB_aci_clip1hiBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core1clipHiGainCodeB_aci_clip1hiBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core1clipHiGainCodeB_aci_clip1hiBiQ1Index_SHIFT(rev))
#define ACPHY_Core1clipHiGainCodeB_aci_clip1hiBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core1clipHiGainCodeB_aci_clip1hiBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core1clipHiGainCodeB_aci_clip1hiBiQ0Index_SHIFT(rev))
#define ACPHY_Core1clipHiGainCodeB_aci_clip1HiLna1Byp_SHIFT(rev)      1
#define ACPHY_Core1clipHiGainCodeB_aci_clip1HiLna1Byp_MASK(rev)       (0x1 << ACPHY_Core1clipHiGainCodeB_aci_clip1HiLna1Byp_SHIFT(rev))

/* Register ACPHY_Core1clipmdGainCodeA_aci */
#define ACPHY_Core1clipmdGainCodeA_aci(rev)                             (ACREV_GE(rev,40) ? 0x1927 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1927 : INVALID_ADDRESS)))
#define ACPHY_Core1clipmdGainCodeA_aci_clip1mdmixergainIndex_SHIFT(rev) 7
#define ACPHY_Core1clipmdGainCodeA_aci_clip1mdmixergainIndex_MASK(rev)  (0xf << ACPHY_Core1clipmdGainCodeA_aci_clip1mdmixergainIndex_SHIFT(rev))
#define ACPHY_Core1clipmdGainCodeA_aci_clip1mdlna2Index_SHIFT(rev)      4
#define ACPHY_Core1clipmdGainCodeA_aci_clip1mdlna2Index_MASK(rev)       (0x7 << ACPHY_Core1clipmdGainCodeA_aci_clip1mdlna2Index_SHIFT(rev))
#define ACPHY_Core1clipmdGainCodeA_aci_clip1mdLnaIndex_SHIFT(rev)       1
#define ACPHY_Core1clipmdGainCodeA_aci_clip1mdLnaIndex_MASK(rev)        (0x7 << ACPHY_Core1clipmdGainCodeA_aci_clip1mdLnaIndex_SHIFT(rev))
#define ACPHY_Core1clipmdGainCodeA_aci_clip1mdextLnaIndex_SHIFT(rev)    0
#define ACPHY_Core1clipmdGainCodeA_aci_clip1mdextLnaIndex_MASK(rev)     (0x1 << ACPHY_Core1clipmdGainCodeA_aci_clip1mdextLnaIndex_SHIFT(rev))

/* Register ACPHY_Core1clipmdGainCodeB_aci */
#define ACPHY_Core1clipmdGainCodeB_aci(rev)                           (ACREV_GE(rev,40) ? 0x1928 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1928 : INVALID_ADDRESS)))
#define ACPHY_Core1clipmdGainCodeB_aci_clip1mdvgagainIndex_SHIFT(rev) 12
#define ACPHY_Core1clipmdGainCodeB_aci_clip1mdvgagainIndex_MASK(rev)  (0xf << ACPHY_Core1clipmdGainCodeB_aci_clip1mdvgagainIndex_SHIFT(rev))
#define ACPHY_Core1clipmdGainCodeB_aci_clip1mdBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core1clipmdGainCodeB_aci_clip1mdBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core1clipmdGainCodeB_aci_clip1mdBiQ1Index_SHIFT(rev))
#define ACPHY_Core1clipmdGainCodeB_aci_clip1mdBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core1clipmdGainCodeB_aci_clip1mdBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core1clipmdGainCodeB_aci_clip1mdBiQ0Index_SHIFT(rev))
#define ACPHY_Core1clipmdGainCodeB_aci_clip1mdLna1Byp_SHIFT(rev)      1
#define ACPHY_Core1clipmdGainCodeB_aci_clip1mdLna1Byp_MASK(rev)       (0x1 << ACPHY_Core1clipmdGainCodeB_aci_clip1mdLna1Byp_SHIFT(rev))

/* Register ACPHY_Core1cliploGainCodeA_aci */
#define ACPHY_Core1cliploGainCodeA_aci(rev)                             (ACREV_GE(rev,40) ? 0x1929 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1929 : INVALID_ADDRESS)))
#define ACPHY_Core1cliploGainCodeA_aci_clip1lomixergainIndex_SHIFT(rev) 7
#define ACPHY_Core1cliploGainCodeA_aci_clip1lomixergainIndex_MASK(rev)  (0xf << ACPHY_Core1cliploGainCodeA_aci_clip1lomixergainIndex_SHIFT(rev))
#define ACPHY_Core1cliploGainCodeA_aci_clip1lolna2Index_SHIFT(rev)      4
#define ACPHY_Core1cliploGainCodeA_aci_clip1lolna2Index_MASK(rev)       (0x7 << ACPHY_Core1cliploGainCodeA_aci_clip1lolna2Index_SHIFT(rev))
#define ACPHY_Core1cliploGainCodeA_aci_clip1loLnaIndex_SHIFT(rev)       1
#define ACPHY_Core1cliploGainCodeA_aci_clip1loLnaIndex_MASK(rev)        (0x7 << ACPHY_Core1cliploGainCodeA_aci_clip1loLnaIndex_SHIFT(rev))
#define ACPHY_Core1cliploGainCodeA_aci_clip1loextLnaIndex_SHIFT(rev)    0
#define ACPHY_Core1cliploGainCodeA_aci_clip1loextLnaIndex_MASK(rev)     (0x1 << ACPHY_Core1cliploGainCodeA_aci_clip1loextLnaIndex_SHIFT(rev))

/* Register ACPHY_Core1cliploGainCodeB_aci */
#define ACPHY_Core1cliploGainCodeB_aci(rev)                           (ACREV_GE(rev,40) ? 0x192a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x192a : INVALID_ADDRESS)))
#define ACPHY_Core1cliploGainCodeB_aci_clip1lovgagainIndex_SHIFT(rev) 12
#define ACPHY_Core1cliploGainCodeB_aci_clip1lovgagainIndex_MASK(rev)  (0xf << ACPHY_Core1cliploGainCodeB_aci_clip1lovgagainIndex_SHIFT(rev))
#define ACPHY_Core1cliploGainCodeB_aci_clip1loBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core1cliploGainCodeB_aci_clip1loBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core1cliploGainCodeB_aci_clip1loBiQ1Index_SHIFT(rev))
#define ACPHY_Core1cliploGainCodeB_aci_clip1loBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core1cliploGainCodeB_aci_clip1loBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core1cliploGainCodeB_aci_clip1loBiQ0Index_SHIFT(rev))
#define ACPHY_Core1cliploGainCodeB_aci_clip1loLna1Byp_SHIFT(rev)      1
#define ACPHY_Core1cliploGainCodeB_aci_clip1loLna1Byp_MASK(rev)       (0x1 << ACPHY_Core1cliploGainCodeB_aci_clip1loLna1Byp_SHIFT(rev))

/* Register ACPHY_Core1clip2GainCodeA_aci */
#define ACPHY_Core1clip2GainCodeA_aci(rev)                           (ACREV_GE(rev,40) ? 0x192b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x192b : INVALID_ADDRESS)))
#define ACPHY_Core1clip2GainCodeA_aci_clip2mixergainIndex_SHIFT(rev) 7
#define ACPHY_Core1clip2GainCodeA_aci_clip2mixergainIndex_MASK(rev)  (0xf << ACPHY_Core1clip2GainCodeA_aci_clip2mixergainIndex_SHIFT(rev))
#define ACPHY_Core1clip2GainCodeA_aci_clip2lna2Index_SHIFT(rev)      4
#define ACPHY_Core1clip2GainCodeA_aci_clip2lna2Index_MASK(rev)       (0x7 << ACPHY_Core1clip2GainCodeA_aci_clip2lna2Index_SHIFT(rev))
#define ACPHY_Core1clip2GainCodeA_aci_clip2LnaIndex_SHIFT(rev)       1
#define ACPHY_Core1clip2GainCodeA_aci_clip2LnaIndex_MASK(rev)        (0x7 << ACPHY_Core1clip2GainCodeA_aci_clip2LnaIndex_SHIFT(rev))
#define ACPHY_Core1clip2GainCodeA_aci_cllip2extLnaIndex_SHIFT(rev)   0
#define ACPHY_Core1clip2GainCodeA_aci_cllip2extLnaIndex_MASK(rev)    (0x1 << ACPHY_Core1clip2GainCodeA_aci_cllip2extLnaIndex_SHIFT(rev))

/* Register ACPHY_Core1clip2GainCodeB_aci */
#define ACPHY_Core1clip2GainCodeB_aci(rev)                         (ACREV_GE(rev,40) ? 0x192c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x192c : INVALID_ADDRESS)))
#define ACPHY_Core1clip2GainCodeB_aci_clip2vgagainIndex_SHIFT(rev) 12
#define ACPHY_Core1clip2GainCodeB_aci_clip2vgagainIndex_MASK(rev)  (0xf << ACPHY_Core1clip2GainCodeB_aci_clip2vgagainIndex_SHIFT(rev))
#define ACPHY_Core1clip2GainCodeB_aci_clip2BiQ1Index_SHIFT(rev)    8
#define ACPHY_Core1clip2GainCodeB_aci_clip2BiQ1Index_MASK(rev)     (0x7 << ACPHY_Core1clip2GainCodeB_aci_clip2BiQ1Index_SHIFT(rev))
#define ACPHY_Core1clip2GainCodeB_aci_clip2BiQ0Index_SHIFT(rev)    4
#define ACPHY_Core1clip2GainCodeB_aci_clip2BiQ0Index_MASK(rev)     (0x7 << ACPHY_Core1clip2GainCodeB_aci_clip2BiQ0Index_SHIFT(rev))
#define ACPHY_Core1clip2GainCodeB_aci_clip2Lna1Byp_SHIFT(rev)      1
#define ACPHY_Core1clip2GainCodeB_aci_clip2Lna1Byp_MASK(rev)       (0x1 << ACPHY_Core1clip2GainCodeB_aci_clip2Lna1Byp_SHIFT(rev))

/* Register ACPHY_Core1clipGainCodeB_ilnaP_aci */
#define ACPHY_Core1clipGainCodeB_ilnaP_aci(rev)                          (ACREV_GE(rev,40) ? 0x192d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x192d : INVALID_ADDRESS)))
#define ACPHY_Core1clipGainCodeB_ilnaP_aci_clip1Lna1Byp_ilnap_SHIFT(rev) 1
#define ACPHY_Core1clipGainCodeB_ilnaP_aci_clip1Lna1Byp_ilnap_MASK(rev)  (0x1 << ACPHY_Core1clipGainCodeB_ilnaP_aci_clip1Lna1Byp_ilnap_SHIFT(rev))

/* Register ACPHY_Core1DSSScckPktGain_aci */
#define ACPHY_Core1DSSScckPktGain_aci(rev)                                (ACREV_GE(rev,40) ? 0x192e : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x192e : INVALID_ADDRESS)))
#define ACPHY_Core1DSSScckPktGain_aci_dsss_cck_maxAnalogGaindb_SHIFT(rev) 8
#define ACPHY_Core1DSSScckPktGain_aci_dsss_cck_maxAnalogGaindb_MASK(rev)  (0xff << ACPHY_Core1DSSScckPktGain_aci_dsss_cck_maxAnalogGaindb_SHIFT(rev))

/* Register ACPHY_Core1HpFBw_aci */
#define ACPHY_Core1HpFBw_aci(rev)                       (ACREV_GE(rev,40) ? 0x192f : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x192f : INVALID_ADDRESS)))
#define ACPHY_Core1HpFBw_aci_maxAnalogGaindb_SHIFT(rev) 8
#define ACPHY_Core1HpFBw_aci_maxAnalogGaindb_MASK(rev)  (0xff << ACPHY_Core1HpFBw_aci_maxAnalogGaindb_SHIFT(rev))

/* Register ACPHY_Core1mClpAgcW1ClipCntTh_aci */
#define ACPHY_Core1mClpAgcW1ClipCntTh_aci(rev)                            (ACREV_GE(rev,40) ? 0x1930 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1930 : INVALID_ADDRESS)))
#define ACPHY_Core1mClpAgcW1ClipCntTh_aci_mClpAgcW1ClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core1mClpAgcW1ClipCntTh_aci_mClpAgcW1ClipCntThLo_MASK(rev)  (0xff << ACPHY_Core1mClpAgcW1ClipCntTh_aci_mClpAgcW1ClipCntThLo_SHIFT(rev))
#define ACPHY_Core1mClpAgcW1ClipCntTh_aci_mClpAgcW1ClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core1mClpAgcW1ClipCntTh_aci_mClpAgcW1ClipCntThHi_MASK(rev)  (0xff << ACPHY_Core1mClpAgcW1ClipCntTh_aci_mClpAgcW1ClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core1mClpAgcW3ClipCntTh_aci */
#define ACPHY_Core1mClpAgcW3ClipCntTh_aci(rev)                            (ACREV_GE(rev,40) ? 0x1931 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1931 : INVALID_ADDRESS)))
#define ACPHY_Core1mClpAgcW3ClipCntTh_aci_mClpAgcW3ClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core1mClpAgcW3ClipCntTh_aci_mClpAgcW3ClipCntThLo_MASK(rev)  (0xff << ACPHY_Core1mClpAgcW3ClipCntTh_aci_mClpAgcW3ClipCntThLo_SHIFT(rev))
#define ACPHY_Core1mClpAgcW3ClipCntTh_aci_mClpAgcW3ClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core1mClpAgcW3ClipCntTh_aci_mClpAgcW3ClipCntThHi_MASK(rev)  (0xff << ACPHY_Core1mClpAgcW3ClipCntTh_aci_mClpAgcW3ClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core1mClpAgcNbClipCntTh_aci */
#define ACPHY_Core1mClpAgcNbClipCntTh_aci(rev)                            (ACREV_GE(rev,40) ? 0x1932 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1932 : INVALID_ADDRESS)))
#define ACPHY_Core1mClpAgcNbClipCntTh_aci_mClpAgcNbClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core1mClpAgcNbClipCntTh_aci_mClpAgcNbClipCntThLo_MASK(rev)  (0xff << ACPHY_Core1mClpAgcNbClipCntTh_aci_mClpAgcNbClipCntThLo_SHIFT(rev))
#define ACPHY_Core1mClpAgcNbClipCntTh_aci_mClpAgcNbClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core1mClpAgcNbClipCntTh_aci_mClpAgcNbClipCntThHi_MASK(rev)  (0xff << ACPHY_Core1mClpAgcNbClipCntTh_aci_mClpAgcNbClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core1mClpAgcMDClipCntTh1_aci */
#define ACPHY_Core1mClpAgcMDClipCntTh1_aci(rev)                            (ACREV_GE(rev,40) ? 0x1933 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1933 : INVALID_ADDRESS)))
#define ACPHY_Core1mClpAgcMDClipCntTh1_aci_mClpAgcNbClipCntThMd_SHIFT(rev) 0
#define ACPHY_Core1mClpAgcMDClipCntTh1_aci_mClpAgcNbClipCntThMd_MASK(rev)  (0xff << ACPHY_Core1mClpAgcMDClipCntTh1_aci_mClpAgcNbClipCntThMd_SHIFT(rev))
#define ACPHY_Core1mClpAgcMDClipCntTh1_aci_mClpAgcW3ClipCntThMd_SHIFT(rev) 8
#define ACPHY_Core1mClpAgcMDClipCntTh1_aci_mClpAgcW3ClipCntThMd_MASK(rev)  (0xff << ACPHY_Core1mClpAgcMDClipCntTh1_aci_mClpAgcW3ClipCntThMd_SHIFT(rev))

/* Register ACPHY_Core1mClpAgcMDClipCntTh2_aci */
#define ACPHY_Core1mClpAgcMDClipCntTh2_aci(rev)                            (ACREV_GE(rev,40) ? 0x1934 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1934 : INVALID_ADDRESS)))
#define ACPHY_Core1mClpAgcMDClipCntTh2_aci_mClpAgcW1ClipCntThMd_SHIFT(rev) 0
#define ACPHY_Core1mClpAgcMDClipCntTh2_aci_mClpAgcW1ClipCntThMd_MASK(rev)  (0xff << ACPHY_Core1mClpAgcMDClipCntTh2_aci_mClpAgcW1ClipCntThMd_SHIFT(rev))

/* Register ACPHY_Core1SsAgcNbClipCntTh1_aci */
#define ACPHY_Core1SsAgcNbClipCntTh1_aci(rev)                          (ACREV_GE(rev,40) ? 0x1935 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1935 : INVALID_ADDRESS)))
#define ACPHY_Core1SsAgcNbClipCntTh1_aci_ssAgcNbClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core1SsAgcNbClipCntTh1_aci_ssAgcNbClipCntThLo_MASK(rev)  (0xff << ACPHY_Core1SsAgcNbClipCntTh1_aci_ssAgcNbClipCntThLo_SHIFT(rev))
#define ACPHY_Core1SsAgcNbClipCntTh1_aci_ssAgcNbClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core1SsAgcNbClipCntTh1_aci_ssAgcNbClipCntThHi_MASK(rev)  (0xff << ACPHY_Core1SsAgcNbClipCntTh1_aci_ssAgcNbClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core1SsAgcW1ClipCntTh_aci */
#define ACPHY_Core1SsAgcW1ClipCntTh_aci(rev)                          (ACREV_GE(rev,40) ? 0x1936 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1936 : INVALID_ADDRESS)))
#define ACPHY_Core1SsAgcW1ClipCntTh_aci_ssAgcW1ClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core1SsAgcW1ClipCntTh_aci_ssAgcW1ClipCntThLo_MASK(rev)  (0xff << ACPHY_Core1SsAgcW1ClipCntTh_aci_ssAgcW1ClipCntThLo_SHIFT(rev))
#define ACPHY_Core1SsAgcW1ClipCntTh_aci_ssAgcW1ClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core1SsAgcW1ClipCntTh_aci_ssAgcW1ClipCntThHi_MASK(rev)  (0xff << ACPHY_Core1SsAgcW1ClipCntTh_aci_ssAgcW1ClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core1_BiQuad_MaxGain_aci */
#define ACPHY_Core1_BiQuad_MaxGain_aci(rev)                      (ACREV_GE(rev,40) ? 0x1937 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1937 : INVALID_ADDRESS)))
#define ACPHY_Core1_BiQuad_MaxGain_aci_BiQuad_MaxGain_SHIFT(rev) 0
#define ACPHY_Core1_BiQuad_MaxGain_aci_BiQuad_MaxGain_MASK(rev)  (0xff << ACPHY_Core1_BiQuad_MaxGain_aci_BiQuad_MaxGain_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr1 */
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr1(rev)                          (ACREV_GE(rev,40) ? 0x1938 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1938 : INVALID_ADDRESS)))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr1_ofdm_nominal_clip_th_hipwr_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr1_ofdm_nominal_clip_th_hipwr_MASK(rev) (0xffff << ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr1_ofdm_nominal_clip_th_hipwr_SHIFT(rev))

/* Register ACPHY_PREMPT_cck_nominal_clip_th_hipwr1 */
#define ACPHY_PREMPT_cck_nominal_clip_th_hipwr1(rev)                           (ACREV_GE(rev,40) ? 0x1939 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1939 : INVALID_ADDRESS)))
#define ACPHY_PREMPT_cck_nominal_clip_th_hipwr1_cck_nominal_clip_th_hipwr_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_nominal_clip_th_hipwr1_cck_nominal_clip_th_hipwr_MASK(rev) (0xffff << ACPHY_PREMPT_cck_nominal_clip_th_hipwr1_cck_nominal_clip_th_hipwr_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits1 */
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits1(rev)                (ACREV_GE(rev,40) ? 0x193a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x193a : INVALID_ADDRESS)))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits1_ofdm_nominal_clip_th_hipwr_msb_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits1_ofdm_nominal_clip_th_hipwr_msb_MASK(rev) (0x1 << ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits1_ofdm_nominal_clip_th_hipwr_msb_SHIFT(rev))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits1_cck_nominal_clip_th_hipwr_msb_SHIFT(rev) 1
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits1_cck_nominal_clip_th_hipwr_msb_MASK(rev) (0x1 << ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits1_cck_nominal_clip_th_hipwr_msb_SHIFT(rev))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits1_ofdm_nominal_clip_th_hipwr_lsb_bits_SHIFT(rev) 2
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits1_ofdm_nominal_clip_th_hipwr_lsb_bits_MASK(rev) (0x7 << ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits1_ofdm_nominal_clip_th_hipwr_lsb_bits_SHIFT(rev))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits1_cck_nominal_clip_th_hipwr_lsb_bits_SHIFT(rev) 5
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits1_cck_nominal_clip_th_hipwr_lsb_bits_MASK(rev) (0x7 << ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits1_cck_nominal_clip_th_hipwr_lsb_bits_SHIFT(rev))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits1_hipwr_abort_region_gain_th_SHIFT(rev) 8
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits1_hipwr_abort_region_gain_th_MASK(rev) (0xff << ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits1_hipwr_abort_region_gain_th_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config21 */
#define ACPHY_Tiny_ACI_config21(rev)                                (ACREV_GE(rev,40) ? 0x1941 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1941 : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config21_aci_det_threshold1_nor_1_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config21_aci_det_threshold1_nor_1_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config21_aci_det_threshold1_nor_1_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config31 */
#define ACPHY_Tiny_ACI_config31(rev)                                (ACREV_GE(rev,40) ? 0x1942 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1942 : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config31_aci_det_threshold1_nor_2_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config31_aci_det_threshold1_nor_2_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config31_aci_det_threshold1_nor_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config41 */
#define ACPHY_Tiny_ACI_config41(rev)                                (ACREV_GE(rev,40) ? 0x1943 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1943 : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config41_aci_det_threshold1_aci_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config41_aci_det_threshold1_aci_0_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config41_aci_det_threshold1_aci_0_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config51 */
#define ACPHY_Tiny_ACI_config51(rev)                                (ACREV_GE(rev,40) ? 0x1944 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1944 : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config51_aci_det_threshold1_aci_1_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config51_aci_det_threshold1_aci_1_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config51_aci_det_threshold1_aci_1_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config61 */
#define ACPHY_Tiny_ACI_config61(rev)                                (ACREV_GE(rev,40) ? 0x1945 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1945 : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config61_aci_det_threshold1_aci_2_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config61_aci_det_threshold1_aci_2_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config61_aci_det_threshold1_aci_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config71 */
#define ACPHY_Tiny_ACI_config71(rev)                                (ACREV_GE(rev,40) ? 0x1946 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1946 : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config71_aci_det_threshold2_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config71_aci_det_threshold2_nor_0_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config71_aci_det_threshold2_nor_0_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config81 */
#define ACPHY_Tiny_ACI_config81(rev)                                (ACREV_GE(rev,40) ? 0x1947 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1947 : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config81_aci_det_threshold2_nor_1_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config81_aci_det_threshold2_nor_1_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config81_aci_det_threshold2_nor_1_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config91 */
#define ACPHY_Tiny_ACI_config91(rev)                                (ACREV_GE(rev,40) ? 0x1948 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1948 : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config91_aci_det_threshold2_nor_2_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config91_aci_det_threshold2_nor_2_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config91_aci_det_threshold2_nor_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config101 */
#define ACPHY_Tiny_ACI_config101(rev)                                (ACREV_GE(rev,40) ? 0x1949 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1949 : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config101_aci_det_threshold2_aci_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config101_aci_det_threshold2_aci_0_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config101_aci_det_threshold2_aci_0_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config111 */
#define ACPHY_Tiny_ACI_config111(rev)                                (ACREV_GE(rev,40) ? 0x194a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x194a : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config111_aci_det_threshold2_aci_1_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config111_aci_det_threshold2_aci_1_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config111_aci_det_threshold2_aci_1_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config121 */
#define ACPHY_Tiny_ACI_config121(rev)                                (ACREV_GE(rev,40) ? 0x194b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x194b : INVALID_ADDRESS)))
#define ACPHY_Tiny_ACI_config121_aci_det_threshold2_aci_2_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config121_aci_det_threshold2_aci_2_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config121_aci_det_threshold2_aci_2_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_pwr_value1 */
#define ACPHY_ACI_Detect_s_pwr_value1(rev)                   (ACREV_GE(rev,40) ? 0x194c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x194c : INVALID_ADDRESS)))
#define ACPHY_ACI_Detect_s_pwr_value1_s_pwr_value_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_pwr_value1_s_pwr_value_MASK(rev)  (0xffff << ACPHY_ACI_Detect_s_pwr_value1_s_pwr_value_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_pwr_block_acc1_hi */
#define ACPHY_ACI_Detect_s_pwr_block_acc1_hi(rev)                          (ACREV_GE(rev,40) ? 0x194d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x194d : INVALID_ADDRESS)))
#define ACPHY_ACI_Detect_s_pwr_block_acc1_hi_s_pwr_block_acc_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_pwr_block_acc1_hi_s_pwr_block_acc_hi_MASK(rev)  (0xf << ACPHY_ACI_Detect_s_pwr_block_acc1_hi_s_pwr_block_acc_hi_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_pwr_block_acc1_lo */
#define ACPHY_ACI_Detect_s_pwr_block_acc1_lo(rev)                          (ACREV_GE(rev,40) ? 0x194e : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x194e : INVALID_ADDRESS)))
#define ACPHY_ACI_Detect_s_pwr_block_acc1_lo_s_pwr_block_acc_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_pwr_block_acc1_lo_s_pwr_block_acc_lo_MASK(rev)  (0xffff << ACPHY_ACI_Detect_s_pwr_block_acc1_lo_s_pwr_block_acc_lo_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_pwr_window_acc1 */
#define ACPHY_ACI_Detect_s_pwr_window_acc1(rev)                        (ACREV_GE(rev,40) ? 0x194f : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x194f : INVALID_ADDRESS)))
#define ACPHY_ACI_Detect_s_pwr_window_acc1_s_pwr_window_acc_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_pwr_window_acc1_s_pwr_window_acc_MASK(rev)  (0xffff << ACPHY_ACI_Detect_s_pwr_window_acc1_s_pwr_window_acc_SHIFT(rev))

/* Register ACPHY_BW1a1 */
#define ACPHY_BW1a1(rev)              (ACREV_GE(rev,40) ? 0x1950 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1950 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xf71 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe71 : INVALID_ADDRESS)))))))
#define ACPHY_BW1a1_highBW_SHIFT(rev) 0
#define ACPHY_BW1a1_highBW_MASK(rev)  (0x1fff << ACPHY_BW1a1_highBW_SHIFT(rev))

/* Register ACPHY_BW21 */
#define ACPHY_BW21(rev)             (ACREV_GE(rev,40) ? 0x1951 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1951 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xf72 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe72 : INVALID_ADDRESS)))))))
#define ACPHY_BW21_midBW_SHIFT(rev) 0
#define ACPHY_BW21_midBW_MASK(rev)  (0x1fff << ACPHY_BW21_midBW_SHIFT(rev))

/* Register ACPHY_BW31 */
#define ACPHY_BW31(rev)             (ACREV_GE(rev,40) ? 0x1952 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1952 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xf73 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe73 : INVALID_ADDRESS)))))))
#define ACPHY_BW31_lowBW_SHIFT(rev) 0
#define ACPHY_BW31_lowBW_MASK(rev)  (0x1fff << ACPHY_BW31_lowBW_SHIFT(rev))

/* Register ACPHY_BW41 */
#define ACPHY_BW41(rev)                 (ACREV_GE(rev,40) ? 0x1953 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1953 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xf74 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe74 : INVALID_ADDRESS)))))))
#define ACPHY_BW41_highScale_SHIFT(rev) 0
#define ACPHY_BW41_highScale_MASK(rev)  (0x1fff << ACPHY_BW41_highScale_SHIFT(rev))

/* Register ACPHY_BW51 */
#define ACPHY_BW51(rev)                (ACREV_GE(rev,40) ? 0x1954 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1954 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xf75 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe75 : INVALID_ADDRESS)))))))
#define ACPHY_BW51_midScale_SHIFT(rev) 0
#define ACPHY_BW51_midScale_MASK(rev)  (0xfff << ACPHY_BW51_midScale_SHIFT(rev))

/* Register ACPHY_BW61 */
#define ACPHY_BW61(rev)                (ACREV_GE(rev,40) ? 0x1955 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1955 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xf76 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe76 : INVALID_ADDRESS)))))))
#define ACPHY_BW61_lowScale_SHIFT(rev) 0
#define ACPHY_BW61_lowScale_MASK(rev)  (0x1fff << ACPHY_BW61_lowScale_SHIFT(rev))

/* Register ACPHY_BW81 */
#define ACPHY_BW81(rev)             (ACREV_GE(rev,40) ? 0x1956 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1956 : INVALID_ADDRESS)))
#define ACPHY_BW81_ulbBW_SHIFT(rev) 0
#define ACPHY_BW81_ulbBW_MASK(rev)  (0x7fff << ACPHY_BW81_ulbBW_SHIFT(rev))

/* Register ACPHY_BW91 */
#define ACPHY_BW91(rev)                (ACREV_GE(rev,40) ? 0x1957 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1957 : INVALID_ADDRESS)))
#define ACPHY_BW91_ulbScale_SHIFT(rev) 0
#define ACPHY_BW91_ulbScale_MASK(rev)  (0xfff << ACPHY_BW91_ulbScale_SHIFT(rev))

/* Register ACPHY_dccal_control_441 */
#define ACPHY_dccal_control_441(rev)                   (ACREV_GE(rev,40) ? 0x1960 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1960 : INVALID_ADDRESS)))
#define ACPHY_dccal_control_441_dcoe_done_0_SHIFT(rev) 0
#define ACPHY_dccal_control_441_dcoe_done_0_MASK(rev)  (0xffff << ACPHY_dccal_control_441_dcoe_done_0_SHIFT(rev))

/* Register ACPHY_dccal_control_451 */
#define ACPHY_dccal_control_451(rev)                   (ACREV_GE(rev,40) ? 0x1961 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1961 : INVALID_ADDRESS)))
#define ACPHY_dccal_control_451_dcoe_done_1_SHIFT(rev) 0
#define ACPHY_dccal_control_451_dcoe_done_1_MASK(rev)  (0xffff << ACPHY_dccal_control_451_dcoe_done_1_SHIFT(rev))

/* Register ACPHY_dccal_control_461 */
#define ACPHY_dccal_control_461(rev)                   (ACREV_GE(rev,40) ? 0x1962 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1962 : INVALID_ADDRESS)))
#define ACPHY_dccal_control_461_dcoe_done_2_SHIFT(rev) 0
#define ACPHY_dccal_control_461_dcoe_done_2_MASK(rev)  (ACREV_GE(rev,40) ? (0xffff << ACPHY_dccal_control_461_dcoe_done_2_SHIFT(rev)) : (0xf << ACPHY_dccal_control_461_dcoe_done_2_SHIFT(rev)))

/* Register ACPHY_dccal_control_471 */
#define ACPHY_dccal_control_471(rev)                      (ACREV_GE(rev,40) ? 0x1963 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1963 : INVALID_ADDRESS)))
#define ACPHY_dccal_control_471_ld_dcoe_done_0_SHIFT(rev) 0
#define ACPHY_dccal_control_471_ld_dcoe_done_0_MASK(rev)  (0xffff << ACPHY_dccal_control_471_ld_dcoe_done_0_SHIFT(rev))

/* Register ACPHY_dccal_control_481 */
#define ACPHY_dccal_control_481(rev)                      (ACREV_GE(rev,40) ? 0x1964 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1964 : INVALID_ADDRESS)))
#define ACPHY_dccal_control_481_ld_dcoe_done_1_SHIFT(rev) 0
#define ACPHY_dccal_control_481_ld_dcoe_done_1_MASK(rev)  (0xffff << ACPHY_dccal_control_481_ld_dcoe_done_1_SHIFT(rev))

/* Register ACPHY_dccal_control_491 */
#define ACPHY_dccal_control_491(rev)                      (ACREV_GE(rev,40) ? 0x1965 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1965 : INVALID_ADDRESS)))
#define ACPHY_dccal_control_491_ld_dcoe_done_0_SHIFT(rev) 0
#define ACPHY_dccal_control_491_ld_dcoe_done_0_MASK(rev)  (0xf << ACPHY_dccal_control_491_ld_dcoe_done_0_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_totgainpower_PKT1 */
#define ACPHY_TableBasedAGCstatus_totgainpower_PKT1(rev)                       (ACREV_GE(rev,40) ? 0x1970 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1970 : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCstatus_totgainpower_PKT1_totalgainpwr_pkt_SHIFT(rev) 0
#define ACPHY_TableBasedAGCstatus_totgainpower_PKT1_totalgainpwr_pkt_MASK(rev) (0xfff << ACPHY_TableBasedAGCstatus_totgainpower_PKT1_totalgainpwr_pkt_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_totgainpower_PKT1_subchan_idx_pkt_SHIFT(rev) 12
#define ACPHY_TableBasedAGCstatus_totgainpower_PKT1_subchan_idx_pkt_MASK(rev)  (0x3 << ACPHY_TableBasedAGCstatus_totgainpower_PKT1_subchan_idx_pkt_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_totgainpower_HTPKT1 */
#define ACPHY_TableBasedAGCstatus_totgainpower_HTPKT1(rev)                     (ACREV_GE(rev,40) ? 0x1971 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1971 : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCstatus_totgainpower_HTPKT1_totalgainpwr_htpkt_SHIFT(rev) 0
#define ACPHY_TableBasedAGCstatus_totgainpower_HTPKT1_totalgainpwr_htpkt_MASK(rev) (0xfff << ACPHY_TableBasedAGCstatus_totgainpower_HTPKT1_totalgainpwr_htpkt_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_totgainpower_HTPKT1_subchan_idx_htpkt_SHIFT(rev) 12
#define ACPHY_TableBasedAGCstatus_totgainpower_HTPKT1_subchan_idx_htpkt_MASK(rev) (0x3 << ACPHY_TableBasedAGCstatus_totgainpower_HTPKT1_subchan_idx_htpkt_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_anagainpower1 */
#define ACPHY_TableBasedAGCstatus_anagainpower1(rev)                        (ACREV_GE(rev,40) ? 0x1972 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1972 : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCstatus_anagainpower1_anagainpwr_pkt_SHIFT(rev)   0
#define ACPHY_TableBasedAGCstatus_anagainpower1_anagainpwr_pkt_MASK(rev)    (0xff << ACPHY_TableBasedAGCstatus_anagainpower1_anagainpwr_pkt_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_anagainpower1_anagainpwr_htpkt_SHIFT(rev) 8
#define ACPHY_TableBasedAGCstatus_anagainpower1_anagainpwr_htpkt_MASK(rev)  (0xff << ACPHY_TableBasedAGCstatus_anagainpower1_anagainpwr_htpkt_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_totgainA1 */
#define ACPHY_TableBasedAGCstatus_totgainA1(rev)                       (ACREV_GE(rev,40) ? 0x1973 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1973 : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCstatus_totgainA1_totalgain_pkt_SHIFT(rev)   0
#define ACPHY_TableBasedAGCstatus_totgainA1_totalgain_pkt_MASK(rev)    (0x1ff << ACPHY_TableBasedAGCstatus_totgainA1_totalgain_pkt_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_totgainA1_dig_tbl_idx_pkt_SHIFT(rev) 9
#define ACPHY_TableBasedAGCstatus_totgainA1_dig_tbl_idx_pkt_MASK(rev)  (0x1f << ACPHY_TableBasedAGCstatus_totgainA1_dig_tbl_idx_pkt_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_totgainB1 */
#define ACPHY_TableBasedAGCstatus_totgainB1(rev)                         (ACREV_GE(rev,40) ? 0x1974 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1974 : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCstatus_totgainB1_totalgain_htpkt_SHIFT(rev)   0
#define ACPHY_TableBasedAGCstatus_totgainB1_totalgain_htpkt_MASK(rev)    (0x1ff << ACPHY_TableBasedAGCstatus_totgainB1_totalgain_htpkt_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_totgainB1_dig_tbl_idx_htpkt_SHIFT(rev) 9
#define ACPHY_TableBasedAGCstatus_totgainB1_dig_tbl_idx_htpkt_MASK(rev)  (0x1f << ACPHY_TableBasedAGCstatus_totgainB1_dig_tbl_idx_htpkt_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_tbl_idxA1 */
#define ACPHY_TableBasedAGCstatus_tbl_idxA1(rev)                         (ACREV_GE(rev,40) ? 0x1975 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1975 : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCstatus_tbl_idxA1_ana_tbl_idx_pkt_SHIFT(rev)   0
#define ACPHY_TableBasedAGCstatus_tbl_idxA1_ana_tbl_idx_pkt_MASK(rev)    (0x7f << ACPHY_TableBasedAGCstatus_tbl_idxA1_ana_tbl_idx_pkt_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_tbl_idxA1_ana_tbl_idx_htpkt_SHIFT(rev) 7
#define ACPHY_TableBasedAGCstatus_tbl_idxA1_ana_tbl_idx_htpkt_MASK(rev)  (0x7f << ACPHY_TableBasedAGCstatus_tbl_idxA1_ana_tbl_idx_htpkt_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_tbl_idxB1 */
#define ACPHY_TableBasedAGCstatus_tbl_idxB1(rev)                     (ACREV_GE(rev,40) ? 0x1976 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1976 : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCstatus_tbl_idxB1_limit_tbl_idx_SHIFT(rev) 0
#define ACPHY_TableBasedAGCstatus_tbl_idxB1_limit_tbl_idx_MASK(rev)  (0x7f << ACPHY_TableBasedAGCstatus_tbl_idxB1_limit_tbl_idx_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_tbl_idxB1_RSSI_idxR_SHIFT(rev)     7
#define ACPHY_TableBasedAGCstatus_tbl_idxB1_RSSI_idxR_MASK(rev)      (0xff << ACPHY_TableBasedAGCstatus_tbl_idxB1_RSSI_idxR_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_pktgaincode1 */
#define ACPHY_TableBasedAGCstatus_pktgaincode1(rev)                    (ACREV_GE(rev,40) ? 0x1977 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1977 : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCstatus_pktgaincode1_gaincode_pkt_SHIFT(rev) 0
#define ACPHY_TableBasedAGCstatus_pktgaincode1_gaincode_pkt_MASK(rev)  (0xffff << ACPHY_TableBasedAGCstatus_pktgaincode1_gaincode_pkt_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_ClipBasedLimit1 */
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit1(rev)                         (ACREV_GE(rev,40) ? 0x1978 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1978 : INVALID_ADDRESS)))
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit1_mclip_clip1_idx_SHIFT(rev)   0
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit1_mclip_clip1_idx_MASK(rev)    (0x1f << ACPHY_TableBasedAGCstatus_ClipBasedLimit1_mclip_clip1_idx_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit1_mclip_clip2_idx_SHIFT(rev)   5
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit1_mclip_clip2_idx_MASK(rev)    (0x1f << ACPHY_TableBasedAGCstatus_ClipBasedLimit1_mclip_clip2_idx_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit1_overflow_SHIFT(rev)          10
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit1_overflow_MASK(rev)           (0x1 << ACPHY_TableBasedAGCstatus_ClipBasedLimit1_overflow_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit1_underflow_SHIFT(rev)         11
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit1_underflow_MASK(rev)          (0x1 << ACPHY_TableBasedAGCstatus_ClipBasedLimit1_underflow_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit1_pkt_clipped_SHIFT(rev)       12
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit1_pkt_clipped_MASK(rev)        (0x3 << ACPHY_TableBasedAGCstatus_ClipBasedLimit1_pkt_clipped_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit1_aci_mit_hw_status_SHIFT(rev) 14
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit1_aci_mit_hw_status_MASK(rev)  (0x1 << ACPHY_TableBasedAGCstatus_ClipBasedLimit1_aci_mit_hw_status_SHIFT(rev))

/* Register ACPHY_fdcsIICtrl */
#define ACPHY_fdcsIICtrl(rev)                       (ACREV_GE(rev,40) ? 0x1980 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1980 : INVALID_ADDRESS)))
#define ACPHY_fdcsIICtrl_fdcsEnable_SHIFT(rev)      0
#define ACPHY_fdcsIICtrl_fdcsEnable_MASK(rev)       (0x1 << ACPHY_fdcsIICtrl_fdcsEnable_SHIFT(rev))
#define ACPHY_fdcsIICtrl_htLtrnUpdate_SHIFT(rev)    1
#define ACPHY_fdcsIICtrl_htLtrnUpdate_MASK(rev)     (0x1 << ACPHY_fdcsIICtrl_htLtrnUpdate_SHIFT(rev))
#define ACPHY_fdcsIICtrl_legLtrnUpdate_SHIFT(rev)   2
#define ACPHY_fdcsIICtrl_legLtrnUpdate_MASK(rev)    (0x1 << ACPHY_fdcsIICtrl_legLtrnUpdate_SHIFT(rev))
#define ACPHY_fdcsIICtrl_vhtSigBPhestDis_SHIFT(rev) 3
#define ACPHY_fdcsIICtrl_vhtSigBPhestDis_MASK(rev)  (0x1 << ACPHY_fdcsIICtrl_vhtSigBPhestDis_SHIFT(rev))

/* Register ACPHY_fdcsSetting0 */
#define ACPHY_fdcsSetting0(rev)                        (ACREV_GE(rev,40) ? 0x1981 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1981 : INVALID_ADDRESS)))
#define ACPHY_fdcsSetting0_fltSelElimThres_SHIFT(rev)  0
#define ACPHY_fdcsSetting0_fltSelElimThres_MASK(rev)   (0x1f << ACPHY_fdcsSetting0_fltSelElimThres_SHIFT(rev))
#define ACPHY_fdcsSetting0_mteSNRThres_SHIFT(rev)      5
#define ACPHY_fdcsSetting0_mteSNRThres_MASK(rev)       (0x3f << ACPHY_fdcsSetting0_mteSNRThres_SHIFT(rev))
#define ACPHY_fdcsSetting0_fltIdxOverrideEn_SHIFT(rev) 11
#define ACPHY_fdcsSetting0_fltIdxOverrideEn_MASK(rev)  (0x1 << ACPHY_fdcsSetting0_fltIdxOverrideEn_SHIFT(rev))
#define ACPHY_fdcsSetting0_fltIdxOverride_SHIFT(rev)   12
#define ACPHY_fdcsSetting0_fltIdxOverride_MASK(rev)    (0xf << ACPHY_fdcsSetting0_fltIdxOverride_SHIFT(rev))

/* Register ACPHY_fdcsSetting1 */
#define ACPHY_fdcsSetting1(rev)                           (ACREV_GE(rev,40) ? 0x1982 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1982 : INVALID_ADDRESS)))
#define ACPHY_fdcsSetting1_noiseVarBias_SHIFT(rev)        0
#define ACPHY_fdcsSetting1_noiseVarBias_MASK(rev)         (0x3f << ACPHY_fdcsSetting1_noiseVarBias_SHIFT(rev))
#define ACPHY_fdcsSetting1_pdpWinSNRBias_SHIFT(rev)       6
#define ACPHY_fdcsSetting1_pdpWinSNRBias_MASK(rev)        (0x3f << ACPHY_fdcsSetting1_pdpWinSNRBias_SHIFT(rev))
#define ACPHY_fdcsSetting1_pdpWinIdxOverrideEn_SHIFT(rev) 12
#define ACPHY_fdcsSetting1_pdpWinIdxOverrideEn_MASK(rev)  (0x1 << ACPHY_fdcsSetting1_pdpWinIdxOverrideEn_SHIFT(rev))
#define ACPHY_fdcsSetting1_pdpWinIdxOverride_SHIFT(rev)   13
#define ACPHY_fdcsSetting1_pdpWinIdxOverride_MASK(rev)    (0x7 << ACPHY_fdcsSetting1_pdpWinIdxOverride_SHIFT(rev))

/* Register ACPHY_fdcsSetting2 */
#define ACPHY_fdcsSetting2(rev)                               (ACREV_GE(rev,40) ? 0x1983 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1983 : INVALID_ADDRESS)))
#define ACPHY_fdcsSetting2_dcRecoverSNRThres_SHIFT(rev)       0
#define ACPHY_fdcsSetting2_dcRecoverSNRThres_MASK(rev)        (0x3f << ACPHY_fdcsSetting2_dcRecoverSNRThres_SHIFT(rev))
#define ACPHY_fdcsSetting2_edgeRecoverSNRThresBW20_SHIFT(rev) 6
#define ACPHY_fdcsSetting2_edgeRecoverSNRThresBW20_MASK(rev)  (0x3f << ACPHY_fdcsSetting2_edgeRecoverSNRThresBW20_SHIFT(rev))
#define ACPHY_fdcsSetting2_pdpWinIdxOffset_SHIFT(rev)         12
#define ACPHY_fdcsSetting2_pdpWinIdxOffset_MASK(rev)          (0xf << ACPHY_fdcsSetting2_pdpWinIdxOffset_SHIFT(rev))

/* Register ACPHY_fdcsSetting3 */
#define ACPHY_fdcsSetting3(rev)                               (ACREV_GE(rev,40) ? 0x1984 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1984 : INVALID_ADDRESS)))
#define ACPHY_fdcsSetting3_edgeRecoverSNRThresBW40_SHIFT(rev) 0
#define ACPHY_fdcsSetting3_edgeRecoverSNRThresBW40_MASK(rev)  (0x3f << ACPHY_fdcsSetting3_edgeRecoverSNRThresBW40_SHIFT(rev))
#define ACPHY_fdcsSetting3_edgeRecoverSNRThresBW80_SHIFT(rev) 6
#define ACPHY_fdcsSetting3_edgeRecoverSNRThresBW80_MASK(rev)  (0x3f << ACPHY_fdcsSetting3_edgeRecoverSNRThresBW80_SHIFT(rev))
#define ACPHY_fdcsSetting3_initialFreqSegIndex_SHIFT(rev)     12
#define ACPHY_fdcsSetting3_initialFreqSegIndex_MASK(rev)      (0x7 << ACPHY_fdcsSetting3_initialFreqSegIndex_SHIFT(rev))

/* Register ACPHY_fdcsSetting4 */
#define ACPHY_fdcsSetting4(rev)                                   (ACREV_GE(rev,40) ? 0x1985 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1985 : INVALID_ADDRESS)))
#define ACPHY_fdcsSetting4_obssEdgeRecoverSNRThresBW20_SHIFT(rev) 0
#define ACPHY_fdcsSetting4_obssEdgeRecoverSNRThresBW20_MASK(rev)  (0x3f << ACPHY_fdcsSetting4_obssEdgeRecoverSNRThresBW20_SHIFT(rev))
#define ACPHY_fdcsSetting4_obssEdgeRecoverSNRThresBW40_SHIFT(rev) 6
#define ACPHY_fdcsSetting4_obssEdgeRecoverSNRThresBW40_MASK(rev)  (0x3f << ACPHY_fdcsSetting4_obssEdgeRecoverSNRThresBW40_SHIFT(rev))

/* Register ACPHY_fdcsSetting5 */
#define ACPHY_fdcsSetting5(rev)                                   (ACREV_GE(rev,40) ? 0x1986 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1986 : INVALID_ADDRESS)))
#define ACPHY_fdcsSetting5_obssEdgeRecoverSNRThresBW80_SHIFT(rev) 0
#define ACPHY_fdcsSetting5_obssEdgeRecoverSNRThresBW80_MASK(rev)  (0x3f << ACPHY_fdcsSetting5_obssEdgeRecoverSNRThresBW80_SHIFT(rev))
#define ACPHY_fdcsSetting5_fltIdxOffset_SHIFT(rev)                6
#define ACPHY_fdcsSetting5_fltIdxOffset_MASK(rev)                 (0x1f << ACPHY_fdcsSetting5_fltIdxOffset_SHIFT(rev))

/* Register ACPHY_fdcsSetting6 */
#define ACPHY_fdcsSetting6(rev)                 (ACREV_GE(rev,40) ? 0x1987 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1987 : INVALID_ADDRESS)))
#define ACPHY_fdcsSetting6_sideLobe0_SHIFT(rev) 0
#define ACPHY_fdcsSetting6_sideLobe0_MASK(rev)  (0xffff << ACPHY_fdcsSetting6_sideLobe0_SHIFT(rev))

/* Register ACPHY_fdcsSetting7 */
#define ACPHY_fdcsSetting7(rev)                 (ACREV_GE(rev,40) ? 0x1988 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1988 : INVALID_ADDRESS)))
#define ACPHY_fdcsSetting7_sideLobe1_SHIFT(rev) 0
#define ACPHY_fdcsSetting7_sideLobe1_MASK(rev)  (0xffff << ACPHY_fdcsSetting7_sideLobe1_SHIFT(rev))

/* Register ACPHY_fdcsSetting8 */
#define ACPHY_fdcsSetting8(rev)                 (ACREV_GE(rev,40) ? 0x1989 : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1989 : INVALID_ADDRESS)))
#define ACPHY_fdcsSetting8_sideLobe2_SHIFT(rev) 0
#define ACPHY_fdcsSetting8_sideLobe2_MASK(rev)  (0xffff << ACPHY_fdcsSetting8_sideLobe2_SHIFT(rev))

/* Register ACPHY_fdcsSetting9 */
#define ACPHY_fdcsSetting9(rev)                 (ACREV_GE(rev,40) ? 0x198a : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x198a : INVALID_ADDRESS)))
#define ACPHY_fdcsSetting9_sideLobe3_SHIFT(rev) 0
#define ACPHY_fdcsSetting9_sideLobe3_MASK(rev)  (0xffff << ACPHY_fdcsSetting9_sideLobe3_SHIFT(rev))

/* Register ACPHY_fdcsSetting10 */
#define ACPHY_fdcsSetting10(rev)                 (ACREV_GE(rev,40) ? 0x198b : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x198b : INVALID_ADDRESS)))
#define ACPHY_fdcsSetting10_sideLobe4_SHIFT(rev) 0
#define ACPHY_fdcsSetting10_sideLobe4_MASK(rev)  (0xffff << ACPHY_fdcsSetting10_sideLobe4_SHIFT(rev))

/* Register ACPHY_fdcsSetting11 */
#define ACPHY_fdcsSetting11(rev)                 (ACREV_GE(rev,40) ? 0x198c : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x198c : INVALID_ADDRESS)))
#define ACPHY_fdcsSetting11_sideLobe5_SHIFT(rev) 0
#define ACPHY_fdcsSetting11_sideLobe5_MASK(rev)  (0xffff << ACPHY_fdcsSetting11_sideLobe5_SHIFT(rev))

/* Register ACPHY_fdcsSetting12 */
#define ACPHY_fdcsSetting12(rev)                 (ACREV_GE(rev,40) ? 0x198d : (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x198d : INVALID_ADDRESS)))
#define ACPHY_fdcsSetting12_sideLobe6_SHIFT(rev) 0
#define ACPHY_fdcsSetting12_sideLobe6_MASK(rev)  (0xffff << ACPHY_fdcsSetting12_sideLobe6_SHIFT(rev))

/* Register ACPHY_ACI_Detect_report_ctr_threshold */
#define ACPHY_ACI_Detect_report_ctr_threshold(rev)                         (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x5ae : (ACREV_GE(rev,24) ? INVALID_ADDRESS : (ACREV_GE(rev,20) ? 0x5ae : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x5ae : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,13) ? 0x5ae : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x5ae : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x5ae : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5ae : INVALID_ADDRESS))))))))))))))
#define ACPHY_ACI_Detect_report_ctr_threshold_aci_report_ctr_th_SHIFT(rev) 0
#define ACPHY_ACI_Detect_report_ctr_threshold_aci_report_ctr_th_MASK(rev)  (0xffff << ACPHY_ACI_Detect_report_ctr_threshold_aci_report_ctr_th_SHIFT(rev))

/* Register ACPHY_CplresetPulse */
#define ACPHY_CplresetPulse(rev)                             (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x173 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x173 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x173 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x173)))))))
#define ACPHY_CplresetPulse_cpl_reset_pulse_count_SHIFT(rev) 0
#define ACPHY_CplresetPulse_cpl_reset_pulse_count_MASK(rev)  (0xff << ACPHY_CplresetPulse_cpl_reset_pulse_count_SHIFT(rev))
#define ACPHY_CplresetPulse_cpl_reset_en_SHIFT(rev)          8
#define ACPHY_CplresetPulse_cpl_reset_en_MASK(rev)           (0x1 << ACPHY_CplresetPulse_cpl_reset_en_SHIFT(rev))

/* Register ACPHY_miscPowerSaving */
#define ACPHY_miscPowerSaving(rev)                              (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x179 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x179 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x179 : INVALID_ADDRESS))))))
#define ACPHY_miscPowerSaving_disableCpBufGating_SHIFT(rev)     0
#define ACPHY_miscPowerSaving_disableCpBufGating_MASK(rev)      (0x1 << ACPHY_miscPowerSaving_disableCpBufGating_SHIFT(rev))
#define ACPHY_miscPowerSaving_useOclRxfrontEndGating_SHIFT(rev) 1
#define ACPHY_miscPowerSaving_useOclRxfrontEndGating_MASK(rev)  (0x1 << ACPHY_miscPowerSaving_useOclRxfrontEndGating_SHIFT(rev))

/* Register ACPHY_AfeseqTx2RxPwrUpDownDly80M */
#define ACPHY_AfeseqTx2RxPwrUpDownDly80M(rev)                              (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x427 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x427 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x427 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x427)))))))
#define ACPHY_AfeseqTx2RxPwrUpDownDly80M_delayPwrUpDownTx2Rx80M_SHIFT(rev) 0
#define ACPHY_AfeseqTx2RxPwrUpDownDly80M_delayPwrUpDownTx2Rx80M_MASK(rev)  (0xffff << ACPHY_AfeseqTx2RxPwrUpDownDly80M_delayPwrUpDownTx2Rx80M_SHIFT(rev))

/* Register ACPHY_AfeseqInitDACgain */
#define ACPHY_AfeseqInitDACgain(rev)                    (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x428 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x428 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x428 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x428)))))))
#define ACPHY_AfeseqInitDACgain_InitDACgain2_SHIFT(rev) 8
#define ACPHY_AfeseqInitDACgain_InitDACgain2_MASK(rev)  (0xf << ACPHY_AfeseqInitDACgain_InitDACgain2_SHIFT(rev))
#define ACPHY_AfeseqInitDACgain_InitDACgain1_SHIFT(rev) 4
#define ACPHY_AfeseqInitDACgain_InitDACgain1_MASK(rev)  (0xf << ACPHY_AfeseqInitDACgain_InitDACgain1_SHIFT(rev))
#define ACPHY_AfeseqInitDACgain_InitDACgain0_SHIFT(rev) 0
#define ACPHY_AfeseqInitDACgain_InitDACgain0_MASK(rev)  (0xf << ACPHY_AfeseqInitDACgain_InitDACgain0_SHIFT(rev))

/* Register ACPHY_nap_wake_len */
#define ACPHY_nap_wake_len(rev)                (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x581 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x581 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x581 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x581 : INVALID_ADDRESS))))))))
#define ACPHY_nap_wake_len_wake_len_SHIFT(rev) 0
#define ACPHY_nap_wake_len_wake_len_MASK(rev)  (0xffff << ACPHY_nap_wake_len_wake_len_SHIFT(rev))

/* Register ACPHY_ACI_Detect_energy_threshold_1_w3 */
#define ACPHY_ACI_Detect_energy_threshold_1_w3(rev)                            (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x5a4 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5a4 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x5a4 : INVALID_ADDRESS))))))
#define ACPHY_ACI_Detect_energy_threshold_1_w3_aci_detect_energy_threshold_1_w3_SHIFT(rev) 0
#define ACPHY_ACI_Detect_energy_threshold_1_w3_aci_detect_energy_threshold_1_w3_MASK(rev) (0xffff << ACPHY_ACI_Detect_energy_threshold_1_w3_aci_detect_energy_threshold_1_w3_SHIFT(rev))

/* Register ACPHY_ACI_Detect_energy_threshold_2_w3 */
#define ACPHY_ACI_Detect_energy_threshold_2_w3(rev)                            (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x5a5 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5a5 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x5a5 : INVALID_ADDRESS))))))
#define ACPHY_ACI_Detect_energy_threshold_2_w3_aci_detect_energy_threshold_2_w3_SHIFT(rev) 0
#define ACPHY_ACI_Detect_energy_threshold_2_w3_aci_detect_energy_threshold_2_w3_MASK(rev) (0xffff << ACPHY_ACI_Detect_energy_threshold_2_w3_aci_detect_energy_threshold_2_w3_SHIFT(rev))

/* Register ACPHY_ACI_Detect_detect_threshold_1_w3 */
#define ACPHY_ACI_Detect_detect_threshold_1_w3(rev)                            (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x5a6 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5a6 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x5a6 : INVALID_ADDRESS))))))
#define ACPHY_ACI_Detect_detect_threshold_1_w3_aci_detect_diff_threshold_1_w3_SHIFT(rev) 0
#define ACPHY_ACI_Detect_detect_threshold_1_w3_aci_detect_diff_threshold_1_w3_MASK(rev) (0xffff << ACPHY_ACI_Detect_detect_threshold_1_w3_aci_detect_diff_threshold_1_w3_SHIFT(rev))

/* Register ACPHY_ACI_Detect_detect_threshold_2_w3 */
#define ACPHY_ACI_Detect_detect_threshold_2_w3(rev)                            (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x5a7 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5a7 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x5a7 : INVALID_ADDRESS))))))
#define ACPHY_ACI_Detect_detect_threshold_2_w3_aci_detect_diff_threshold_2_w3_SHIFT(rev) 0
#define ACPHY_ACI_Detect_detect_threshold_2_w3_aci_detect_diff_threshold_2_w3_MASK(rev) (0xffff << ACPHY_ACI_Detect_detect_threshold_2_w3_aci_detect_diff_threshold_2_w3_SHIFT(rev))

/* Register ACPHY_DSSFB_control */
#define ACPHY_DSSFB_control(rev)                  (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x5e0 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5e0 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x5e0 : INVALID_ADDRESS))))))
#define ACPHY_DSSFB_control_idepth_s1_SHIFT(rev)  3
#define ACPHY_DSSFB_control_idepth_s1_MASK(rev)   (0x3 << ACPHY_DSSFB_control_idepth_s1_SHIFT(rev))
#define ACPHY_DSSFB_control_idepth_s2_SHIFT(rev)  5
#define ACPHY_DSSFB_control_idepth_s2_MASK(rev)   (0x3 << ACPHY_DSSFB_control_idepth_s2_SHIFT(rev))
#define ACPHY_DSSFB_control_enabled_s1_SHIFT(rev) 11
#define ACPHY_DSSFB_control_enabled_s1_MASK(rev)  (0x1 << ACPHY_DSSFB_control_enabled_s1_SHIFT(rev))
#define ACPHY_DSSFB_control_enabled_s2_SHIFT(rev) 12
#define ACPHY_DSSFB_control_enabled_s2_MASK(rev)  (0x1 << ACPHY_DSSFB_control_enabled_s2_SHIFT(rev))

/* Register ACPHY_DSSFB_exp_j_theta_i_s1 */
#define ACPHY_DSSFB_exp_j_theta_i_s1(rev)                        (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x5e1 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5e1 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x5e1 : INVALID_ADDRESS))))))
#define ACPHY_DSSFB_exp_j_theta_i_s1_exp_j_theta_i_s1_SHIFT(rev) 0
#define ACPHY_DSSFB_exp_j_theta_i_s1_exp_j_theta_i_s1_MASK(rev)  (0x1fff << ACPHY_DSSFB_exp_j_theta_i_s1_exp_j_theta_i_s1_SHIFT(rev))

/* Register ACPHY_DSSFB_exp_j_theta_i_s2 */
#define ACPHY_DSSFB_exp_j_theta_i_s2(rev)                        (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x5e2 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5e2 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x5e2 : INVALID_ADDRESS))))))
#define ACPHY_DSSFB_exp_j_theta_i_s2_exp_j_theta_i_s2_SHIFT(rev) 0
#define ACPHY_DSSFB_exp_j_theta_i_s2_exp_j_theta_i_s2_MASK(rev)  (0x1fff << ACPHY_DSSFB_exp_j_theta_i_s2_exp_j_theta_i_s2_SHIFT(rev))

/* Register ACPHY_DSSFB_exp_i_theta_q_s1 */
#define ACPHY_DSSFB_exp_i_theta_q_s1(rev)                        (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x5e5 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5e5 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x5e5 : INVALID_ADDRESS))))))
#define ACPHY_DSSFB_exp_i_theta_q_s1_exp_j_theta_q_s1_SHIFT(rev) 0
#define ACPHY_DSSFB_exp_i_theta_q_s1_exp_j_theta_q_s1_MASK(rev)  (0x1fff << ACPHY_DSSFB_exp_i_theta_q_s1_exp_j_theta_q_s1_SHIFT(rev))

/* Register ACPHY_DSSFB_exp_i_theta_q_s2 */
#define ACPHY_DSSFB_exp_i_theta_q_s2(rev)                        (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x5e6 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5e6 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x5e6 : INVALID_ADDRESS))))))
#define ACPHY_DSSFB_exp_i_theta_q_s2_exp_j_theta_q_s2_SHIFT(rev) 0
#define ACPHY_DSSFB_exp_i_theta_q_s2_exp_j_theta_q_s2_MASK(rev)  (0x1fff << ACPHY_DSSFB_exp_i_theta_q_s2_exp_j_theta_q_s2_SHIFT(rev))

/* Register ACPHY_DSSFB_gain_th0_s1 */
#define ACPHY_DSSFB_gain_th0_s1(rev)                   (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x5e9 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5e9 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x5e9 : INVALID_ADDRESS))))))
#define ACPHY_DSSFB_gain_th0_s1_gain_th0_s1_SHIFT(rev) 0
#define ACPHY_DSSFB_gain_th0_s1_gain_th0_s1_MASK(rev)  (0x1ff << ACPHY_DSSFB_gain_th0_s1_gain_th0_s1_SHIFT(rev))

/* Register ACPHY_DSSFB_gain_th1_s1 */
#define ACPHY_DSSFB_gain_th1_s1(rev)                   (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x5ea : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5ea : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x5ea : INVALID_ADDRESS))))))
#define ACPHY_DSSFB_gain_th1_s1_gain_th1_s1_SHIFT(rev) 0
#define ACPHY_DSSFB_gain_th1_s1_gain_th1_s1_MASK(rev)  (0x1ff << ACPHY_DSSFB_gain_th1_s1_gain_th1_s1_SHIFT(rev))

/* Register ACPHY_DSSFB_gain_th2_s1 */
#define ACPHY_DSSFB_gain_th2_s1(rev)                   (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x5eb : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5eb : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x5eb : INVALID_ADDRESS))))))
#define ACPHY_DSSFB_gain_th2_s1_gain_th2_s1_SHIFT(rev) 0
#define ACPHY_DSSFB_gain_th2_s1_gain_th2_s1_MASK(rev)  (0x1ff << ACPHY_DSSFB_gain_th2_s1_gain_th2_s1_SHIFT(rev))

/* Register ACPHY_DSSFB_gain_th0_s2 */
#define ACPHY_DSSFB_gain_th0_s2(rev)                   (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x5ec : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5ec : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x5ec : INVALID_ADDRESS))))))
#define ACPHY_DSSFB_gain_th0_s2_gain_th0_s2_SHIFT(rev) 0
#define ACPHY_DSSFB_gain_th0_s2_gain_th0_s2_MASK(rev)  (0x1ff << ACPHY_DSSFB_gain_th0_s2_gain_th0_s2_SHIFT(rev))

/* Register ACPHY_DSSFB_gain_th1_s2 */
#define ACPHY_DSSFB_gain_th1_s2(rev)                   (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x5ed : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5ed : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x5ed : INVALID_ADDRESS))))))
#define ACPHY_DSSFB_gain_th1_s2_gain_th1_s2_SHIFT(rev) 0
#define ACPHY_DSSFB_gain_th1_s2_gain_th1_s2_MASK(rev)  (0x1ff << ACPHY_DSSFB_gain_th1_s2_gain_th1_s2_SHIFT(rev))

/* Register ACPHY_DSSFB_gain_th2_s2 */
#define ACPHY_DSSFB_gain_th2_s2(rev)                   (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x5ee : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5ee : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x5ee : INVALID_ADDRESS))))))
#define ACPHY_DSSFB_gain_th2_s2_gain_th2_s2_SHIFT(rev) 0
#define ACPHY_DSSFB_gain_th2_s2_gain_th2_s2_MASK(rev)  (0x1ff << ACPHY_DSSFB_gain_th2_s2_gain_th2_s2_SHIFT(rev))

/* Register ACPHY_DSSFB_C_CTRL */
#define ACPHY_DSSFB_C_CTRL(rev)               (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x5ef : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5ef : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x5ef : INVALID_ADDRESS))))))
#define ACPHY_DSSFB_C_CTRL_mode_SHIFT(rev)    0
#define ACPHY_DSSFB_C_CTRL_mode_MASK(rev)     (0x7 << ACPHY_DSSFB_C_CTRL_mode_SHIFT(rev))
#define ACPHY_DSSFB_C_CTRL_bphy_en_SHIFT(rev) 3
#define ACPHY_DSSFB_C_CTRL_bphy_en_MASK(rev)  (0x1 << ACPHY_DSSFB_C_CTRL_bphy_en_SHIFT(rev))

/* Register ACPHY_Core0DesiredPower */
#define ACPHY_Core0DesiredPower(rev)                        (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x6d0 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x6d0 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x6d0 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x6d0)))))))
#define ACPHY_Core0DesiredPower_normDesiredPower_SHIFT(rev) 0
#define ACPHY_Core0DesiredPower_normDesiredPower_MASK(rev)  (0xffff << ACPHY_Core0DesiredPower_normDesiredPower_SHIFT(rev))

/* Register ACPHY_Core0cckDesiredPower */
#define ACPHY_Core0cckDesiredPower(rev)                           (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x6d1 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x6d1 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x6d1 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x6d1)))))))
#define ACPHY_Core0cckDesiredPower_ccknormDesiredPower_SHIFT(rev) 0
#define ACPHY_Core0cckDesiredPower_ccknormDesiredPower_MASK(rev)  (0xffff << ACPHY_Core0cckDesiredPower_ccknormDesiredPower_SHIFT(rev))

/* Register ACPHY_Core0cckbarelyClipBackoff */
#define ACPHY_Core0cckbarelyClipBackoff(rev)                              (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x6d3 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x6d3 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x6d3 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x6d3)))))))
#define ACPHY_Core0cckbarelyClipBackoff_cckbarelyclipThreshold_SHIFT(rev) 0
#define ACPHY_Core0cckbarelyClipBackoff_cckbarelyclipThreshold_MASK(rev)  (0xffff << ACPHY_Core0cckbarelyClipBackoff_cckbarelyclipThreshold_SHIFT(rev))

/* Register ACPHY_Core0cckMinMaxGain */
#define ACPHY_Core0cckMinMaxGain(rev)                       (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x6d7 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x6d7 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x6d7 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x6d7)))))))
#define ACPHY_Core0cckMinMaxGain_cckmaxGainValue_SHIFT(rev) 8
#define ACPHY_Core0cckMinMaxGain_cckmaxGainValue_MASK(rev)  (0xff << ACPHY_Core0cckMinMaxGain_cckmaxGainValue_SHIFT(rev))
#define ACPHY_Core0cckMinMaxGain_cckminGainValue_SHIFT(rev) 0
#define ACPHY_Core0cckMinMaxGain_cckminGainValue_MASK(rev)  (0xff << ACPHY_Core0cckMinMaxGain_cckminGainValue_SHIFT(rev))

/* Register ACPHY_Core0_BPHY_TargetVar_log2 */
#define ACPHY_Core0_BPHY_TargetVar_log2(rev)                           (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x6ea : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x6ea : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x6ea : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x6ea)))))))
#define ACPHY_Core0_BPHY_TargetVar_log2_bphy_targetVar_log2_SHIFT(rev) 0
#define ACPHY_Core0_BPHY_TargetVar_log2_bphy_targetVar_log2_MASK(rev)  (0x3ff << ACPHY_Core0_BPHY_TargetVar_log2_bphy_targetVar_log2_SHIFT(rev))

/* Register ACPHY_Core0SsAgcNbClipCntTh2 */
#define ACPHY_Core0SsAgcNbClipCntTh2(rev)                          (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x6f3 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x6f3 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x6f3 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x6f3)))))))
#define ACPHY_Core0SsAgcNbClipCntTh2_ssAgcNbClipCntThMd_SHIFT(rev) 0
#define ACPHY_Core0SsAgcNbClipCntTh2_ssAgcNbClipCntThMd_MASK(rev)  (0xff << ACPHY_Core0SsAgcNbClipCntTh2_ssAgcNbClipCntThMd_SHIFT(rev))

/* Register ACPHY_ed_crsAssertThresh0 */
#define ACPHY_ed_crsAssertThresh0(rev)                           (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x6f5 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x6f5 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x6f5 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x6f5)))))))
#define ACPHY_ed_crsAssertThresh0_ed_crsAssertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crsAssertThresh0_ed_crsAssertThresh0_MASK(rev)  (0xffff << ACPHY_ed_crsAssertThresh0_ed_crsAssertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crsDeassertThresh0 */
#define ACPHY_ed_crsDeassertThresh0(rev)                             (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x6f6 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x6f6 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x6f6 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x6f6)))))))
#define ACPHY_ed_crsDeassertThresh0_ed_crsDeassertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crsDeassertThresh0_ed_crsDeassertThresh0_MASK(rev)  (0xffff << ACPHY_ed_crsDeassertThresh0_ed_crsDeassertThresh0_SHIFT(rev))

/* Register ACPHY_Rfctrlcore0LUTLna */
#define ACPHY_Rfctrlcore0LUTLna(rev)                         (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x73f : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x73f : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x73f : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x73f)))))))
#define ACPHY_Rfctrlcore0LUTLna_Rfctrlcore0LUTLna_SHIFT(rev) 0
#define ACPHY_Rfctrlcore0LUTLna_Rfctrlcore0LUTLna_MASK(rev)  (0xffff << ACPHY_Rfctrlcore0LUTLna_Rfctrlcore0LUTLna_SHIFT(rev))

/* Register ACPHY_Rfctrlcore0LUTPa */
#define ACPHY_Rfctrlcore0LUTPa(rev)                        (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x740 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x740 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x740 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x740)))))))
#define ACPHY_Rfctrlcore0LUTPa_Rfctrlcore0LUTPa_SHIFT(rev) 0
#define ACPHY_Rfctrlcore0LUTPa_Rfctrlcore0LUTPa_MASK(rev)  (0xffff << ACPHY_Rfctrlcore0LUTPa_Rfctrlcore0LUTPa_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_detected_ctr_w30 */
#define ACPHY_ACI_Detect_aci_detected_ctr_w30(rev)                           (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x7aa : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x7aa : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x7aa : INVALID_ADDRESS))))))
#define ACPHY_ACI_Detect_aci_detected_ctr_w30_aci_detected_ctr_w3_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_detected_ctr_w30_aci_detected_ctr_w3_MASK(rev)  (0xffff << ACPHY_ACI_Detect_aci_detected_ctr_w30_aci_detected_ctr_w3_SHIFT(rev))

/* Register ACPHY_ACI_Detect_sw_aci_detected_ctr_w30 */
#define ACPHY_ACI_Detect_sw_aci_detected_ctr_w30(rev)                          (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x7ac : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x7ac : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x7ac : INVALID_ADDRESS))))))
#define ACPHY_ACI_Detect_sw_aci_detected_ctr_w30_sw_aci_detected_ctr_w3_SHIFT(rev) 0
#define ACPHY_ACI_Detect_sw_aci_detected_ctr_w30_sw_aci_detected_ctr_w3_MASK(rev) (0xffff << ACPHY_ACI_Detect_sw_aci_detected_ctr_w30_sw_aci_detected_ctr_w3_SHIFT(rev))

/* Register ACPHY_Core1DesiredPower */
#define ACPHY_Core1DesiredPower(rev)                        (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8d0 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8d0 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8d0 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8d0 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8d0)))))))))
#define ACPHY_Core1DesiredPower_normDesiredPower_SHIFT(rev) 0
#define ACPHY_Core1DesiredPower_normDesiredPower_MASK(rev)  (0xffff << ACPHY_Core1DesiredPower_normDesiredPower_SHIFT(rev))

/* Register ACPHY_Core1cckDesiredPower */
#define ACPHY_Core1cckDesiredPower(rev)                           (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8d1 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8d1 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8d1 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8d1 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8d1)))))))))
#define ACPHY_Core1cckDesiredPower_ccknormDesiredPower_SHIFT(rev) 0
#define ACPHY_Core1cckDesiredPower_ccknormDesiredPower_MASK(rev)  (0xffff << ACPHY_Core1cckDesiredPower_ccknormDesiredPower_SHIFT(rev))

/* Register ACPHY_Core1cckbarelyClipBackoff */
#define ACPHY_Core1cckbarelyClipBackoff(rev)                              (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8d3 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8d3 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8d3 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8d3 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8d3)))))))))
#define ACPHY_Core1cckbarelyClipBackoff_cckbarelyclipThreshold_SHIFT(rev) 0
#define ACPHY_Core1cckbarelyClipBackoff_cckbarelyclipThreshold_MASK(rev)  (0xffff << ACPHY_Core1cckbarelyClipBackoff_cckbarelyclipThreshold_SHIFT(rev))

/* Register ACPHY_Core1cckMinMaxGain */
#define ACPHY_Core1cckMinMaxGain(rev)                       (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8d7 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8d7 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8d7 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8d7 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8d7)))))))))
#define ACPHY_Core1cckMinMaxGain_cckmaxGainValue_SHIFT(rev) 8
#define ACPHY_Core1cckMinMaxGain_cckmaxGainValue_MASK(rev)  (0xff << ACPHY_Core1cckMinMaxGain_cckmaxGainValue_SHIFT(rev))
#define ACPHY_Core1cckMinMaxGain_cckminGainValue_SHIFT(rev) 0
#define ACPHY_Core1cckMinMaxGain_cckminGainValue_MASK(rev)  (0xff << ACPHY_Core1cckMinMaxGain_cckminGainValue_SHIFT(rev))

/* Register ACPHY_Core1_BPHY_TargetVar_log2 */
#define ACPHY_Core1_BPHY_TargetVar_log2(rev)                           (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8ea : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8ea : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8ea : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8ea : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8ea)))))))))
#define ACPHY_Core1_BPHY_TargetVar_log2_bphy_targetVar_log2_SHIFT(rev) 0
#define ACPHY_Core1_BPHY_TargetVar_log2_bphy_targetVar_log2_MASK(rev)  (0x3ff << ACPHY_Core1_BPHY_TargetVar_log2_bphy_targetVar_log2_SHIFT(rev))

/* Register ACPHY_Core1SsAgcNbClipCntTh2 */
#define ACPHY_Core1SsAgcNbClipCntTh2(rev)                          (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8f3 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8f3 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8f3 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8f3 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8f3)))))))))
#define ACPHY_Core1SsAgcNbClipCntTh2_ssAgcNbClipCntThMd_SHIFT(rev) 0
#define ACPHY_Core1SsAgcNbClipCntTh2_ssAgcNbClipCntThMd_MASK(rev)  (0xff << ACPHY_Core1SsAgcNbClipCntTh2_ssAgcNbClipCntThMd_SHIFT(rev))

/* Register ACPHY_ed_crsAssertThresh1 */
#define ACPHY_ed_crsAssertThresh1(rev)                           (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8f5 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8f5 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8f5 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8f5 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8f5)))))))))
#define ACPHY_ed_crsAssertThresh1_ed_crsAssertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crsAssertThresh1_ed_crsAssertThresh1_MASK(rev)  (0xffff << ACPHY_ed_crsAssertThresh1_ed_crsAssertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crsDeassertThresh1 */
#define ACPHY_ed_crsDeassertThresh1(rev)                             (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x8f6 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8f6 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8f6 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8f6 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8f6)))))))))
#define ACPHY_ed_crsDeassertThresh1_ed_crsDeassertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crsDeassertThresh1_ed_crsDeassertThresh1_MASK(rev)  (0xffff << ACPHY_ed_crsDeassertThresh1_ed_crsDeassertThresh1_SHIFT(rev))

/* Register ACPHY_Rfctrlcore1LUTLna */
#define ACPHY_Rfctrlcore1LUTLna(rev)                         (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x93f : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x93f : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x93f : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x93f : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x93f)))))))))
#define ACPHY_Rfctrlcore1LUTLna_Rfctrlcore1LUTLna_SHIFT(rev) 0
#define ACPHY_Rfctrlcore1LUTLna_Rfctrlcore1LUTLna_MASK(rev)  (0xffff << ACPHY_Rfctrlcore1LUTLna_Rfctrlcore1LUTLna_SHIFT(rev))

/* Register ACPHY_Rfctrlcore1LUTPa */
#define ACPHY_Rfctrlcore1LUTPa(rev)                        (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x940 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x940 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x940 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x940 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x940)))))))))
#define ACPHY_Rfctrlcore1LUTPa_Rfctrlcore1LUTPa_SHIFT(rev) 0
#define ACPHY_Rfctrlcore1LUTPa_Rfctrlcore1LUTPa_MASK(rev)  (0xffff << ACPHY_Rfctrlcore1LUTPa_Rfctrlcore1LUTPa_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_detected_ctr_w31 */
#define ACPHY_ACI_Detect_aci_detected_ctr_w31(rev)                           (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9aa : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9aa : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9aa : INVALID_ADDRESS))))))
#define ACPHY_ACI_Detect_aci_detected_ctr_w31_aci_detected_ctr_w3_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_detected_ctr_w31_aci_detected_ctr_w3_MASK(rev)  (0xffff << ACPHY_ACI_Detect_aci_detected_ctr_w31_aci_detected_ctr_w3_SHIFT(rev))

/* Register ACPHY_ACI_Detect_sw_aci_detected_ctr_w31 */
#define ACPHY_ACI_Detect_sw_aci_detected_ctr_w31(rev)                          (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x9ac : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9ac : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9ac : INVALID_ADDRESS))))))
#define ACPHY_ACI_Detect_sw_aci_detected_ctr_w31_sw_aci_detected_ctr_w3_SHIFT(rev) 0
#define ACPHY_ACI_Detect_sw_aci_detected_ctr_w31_sw_aci_detected_ctr_w3_MASK(rev) (0xffff << ACPHY_ACI_Detect_sw_aci_detected_ctr_w31_sw_aci_detected_ctr_w3_SHIFT(rev))

/* Register ACPHY_btslna_carriersearchtimeoutLen */
#define ACPHY_btslna_carriersearchtimeoutLen(rev)                              (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0xc04 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0xc04 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0xc04 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0xc04 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc04 : INVALID_ADDRESS))))))))))
#define ACPHY_btslna_carriersearchtimeoutLen_btslna_carriersearchtimeoutLen_SHIFT(rev) 0
#define ACPHY_btslna_carriersearchtimeoutLen_btslna_carriersearchtimeoutLen_MASK(rev) (0xffff << ACPHY_btslna_carriersearchtimeoutLen_btslna_carriersearchtimeoutLen_SHIFT(rev))

/* Register ACPHY_chnsmStatus */
#define ACPHY_chnsmStatus(rev)               (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0xc33 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0xc33 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0xc33 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0xc33 : INVALID_ADDRESS))))))))
#define ACPHY_chnsmStatus_running_SHIFT(rev) 0
#define ACPHY_chnsmStatus_running_MASK(rev)  (0x1 << ACPHY_chnsmStatus_running_SHIFT(rev))

/* Register ACPHY_pktproc_dcc_control */
#define ACPHY_pktproc_dcc_control(rev)                                        (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x17f : (ACREV_GE(rev,24) ? INVALID_ADDRESS : (ACREV_GE(rev,20) ? 0x17f : INVALID_ADDRESS))))
#define ACPHY_pktproc_dcc_control_pktproc_dcc_hold_mask_post_tx_en_SHIFT(rev) 0
#define ACPHY_pktproc_dcc_control_pktproc_dcc_hold_mask_post_tx_en_MASK(rev)  (0x1 << ACPHY_pktproc_dcc_control_pktproc_dcc_hold_mask_post_tx_en_SHIFT(rev))

/* Register ACPHY_LDPCSubMatrixStatus0 */
#define ACPHY_LDPCSubMatrixStatus0(rev)                       (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x2bb : (ACREV_GE(rev,24) ? INVALID_ADDRESS : (ACREV_GE(rev,20) ? 0x2bb : INVALID_ADDRESS))))
#define ACPHY_LDPCSubMatrixStatus0_llrSpacingError_SHIFT(rev) 0
#define ACPHY_LDPCSubMatrixStatus0_llrSpacingError_MASK(rev)  (0x1 << ACPHY_LDPCSubMatrixStatus0_llrSpacingError_SHIFT(rev))
#define ACPHY_LDPCSubMatrixStatus0_emptyCycleError_SHIFT(rev) 1
#define ACPHY_LDPCSubMatrixStatus0_emptyCycleError_MASK(rev)  (0x1 << ACPHY_LDPCSubMatrixStatus0_emptyCycleError_SHIFT(rev))
#define ACPHY_LDPCSubMatrixStatus0_numSymbolError_SHIFT(rev)  2
#define ACPHY_LDPCSubMatrixStatus0_numSymbolError_MASK(rev)   (0x1 << ACPHY_LDPCSubMatrixStatus0_numSymbolError_SHIFT(rev))

/* Register ACPHY_TIA_offset_DAC_I */
#define ACPHY_TIA_offset_DAC_I(rev)                        (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x41c : (ACREV_GE(rev,24) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x41c : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x41c : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x41c : INVALID_ADDRESS))))))))
#define ACPHY_TIA_offset_DAC_I_TIA_offset_DAC_I_SHIFT(rev) 0
#define ACPHY_TIA_offset_DAC_I_TIA_offset_DAC_I_MASK(rev)  (0x1ff << ACPHY_TIA_offset_DAC_I_TIA_offset_DAC_I_SHIFT(rev))

/* Register ACPHY_TIA_offset_DAC_Q */
#define ACPHY_TIA_offset_DAC_Q(rev)                        (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x41d : (ACREV_GE(rev,24) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x41d : (ACREV_GE(rev,17) ? INVALID_ADDRESS : (ACREV_GE(rev,16) ? 0x41d : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x41d : INVALID_ADDRESS))))))))
#define ACPHY_TIA_offset_DAC_Q_TIA_offset_DAC_Q_SHIFT(rev) 0
#define ACPHY_TIA_offset_DAC_Q_TIA_offset_DAC_Q_MASK(rev)  (0x1ff << ACPHY_TIA_offset_DAC_Q_TIA_offset_DAC_Q_SHIFT(rev))

/* Register ACPHY_STATESRC1_state0 */
#define ACPHY_STATESRC1_state0(rev)                             (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x502 : (ACREV_GE(rev,24) ? INVALID_ADDRESS : (ACREV_GE(rev,20) ? 0x502 : INVALID_ADDRESS))))
#define ACPHY_STATESRC1_state0_statesrc1_state0_SHIFT(rev)      0
#define ACPHY_STATESRC1_state0_statesrc1_state0_MASK(rev)       (0xff << ACPHY_STATESRC1_state0_statesrc1_state0_SHIFT(rev))
#define ACPHY_STATESRC1_state0_statesrc1_state0_mask_SHIFT(rev) 8
#define ACPHY_STATESRC1_state0_statesrc1_state0_mask_MASK(rev)  (0xff << ACPHY_STATESRC1_state0_statesrc1_state0_mask_SHIFT(rev))

/* Register ACPHY_STATESRC1_state0_ctrl */
#define ACPHY_STATESRC1_state0_ctrl(rev)                                  (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x503 : (ACREV_GE(rev,24) ? INVALID_ADDRESS : (ACREV_GE(rev,20) ? 0x503 : INVALID_ADDRESS))))
#define ACPHY_STATESRC1_state0_ctrl_statesrc1_state0_initraddr_SHIFT(rev) 0
#define ACPHY_STATESRC1_state0_ctrl_statesrc1_state0_initraddr_MASK(rev)  (0x7f << ACPHY_STATESRC1_state0_ctrl_statesrc1_state0_initraddr_SHIFT(rev))
#define ACPHY_STATESRC1_state0_ctrl_statesrc1_state0_func_SHIFT(rev)      7
#define ACPHY_STATESRC1_state0_ctrl_statesrc1_state0_func_MASK(rev)       (0x7 << ACPHY_STATESRC1_state0_ctrl_statesrc1_state0_func_SHIFT(rev))
#define ACPHY_STATESRC1_state0_ctrl_statesrc1_state0_mask_op_SHIFT(rev)   10
#define ACPHY_STATESRC1_state0_ctrl_statesrc1_state0_mask_op_MASK(rev)    (0x3 << ACPHY_STATESRC1_state0_ctrl_statesrc1_state0_mask_op_SHIFT(rev))
#define ACPHY_STATESRC1_state0_ctrl_statesrc1_state0_enable_SHIFT(rev)    12
#define ACPHY_STATESRC1_state0_ctrl_statesrc1_state0_enable_MASK(rev)     (0x1 << ACPHY_STATESRC1_state0_ctrl_statesrc1_state0_enable_SHIFT(rev))
#define ACPHY_STATESRC1_state0_ctrl_statesrc1_state0_Indicator_SHIFT(rev) 13
#define ACPHY_STATESRC1_state0_ctrl_statesrc1_state0_Indicator_MASK(rev)  (0x1 << ACPHY_STATESRC1_state0_ctrl_statesrc1_state0_Indicator_SHIFT(rev))

/* Register ACPHY_STATESRC1_state1 */
#define ACPHY_STATESRC1_state1(rev)                             (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x504 : (ACREV_GE(rev,24) ? INVALID_ADDRESS : (ACREV_GE(rev,20) ? 0x504 : INVALID_ADDRESS))))
#define ACPHY_STATESRC1_state1_statesrc1_state1_SHIFT(rev)      0
#define ACPHY_STATESRC1_state1_statesrc1_state1_MASK(rev)       (0xff << ACPHY_STATESRC1_state1_statesrc1_state1_SHIFT(rev))
#define ACPHY_STATESRC1_state1_statesrc1_state1_mask_SHIFT(rev) 8
#define ACPHY_STATESRC1_state1_statesrc1_state1_mask_MASK(rev)  (0xff << ACPHY_STATESRC1_state1_statesrc1_state1_mask_SHIFT(rev))

/* Register ACPHY_STATESRC1_state1_ctrl */
#define ACPHY_STATESRC1_state1_ctrl(rev)                                  (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x505 : (ACREV_GE(rev,24) ? INVALID_ADDRESS : (ACREV_GE(rev,20) ? 0x505 : INVALID_ADDRESS))))
#define ACPHY_STATESRC1_state1_ctrl_statesrc1_state1_initraddr_SHIFT(rev) 0
#define ACPHY_STATESRC1_state1_ctrl_statesrc1_state1_initraddr_MASK(rev)  (0x7f << ACPHY_STATESRC1_state1_ctrl_statesrc1_state1_initraddr_SHIFT(rev))
#define ACPHY_STATESRC1_state1_ctrl_statesrc1_state1_func_SHIFT(rev)      7
#define ACPHY_STATESRC1_state1_ctrl_statesrc1_state1_func_MASK(rev)       (0x7 << ACPHY_STATESRC1_state1_ctrl_statesrc1_state1_func_SHIFT(rev))
#define ACPHY_STATESRC1_state1_ctrl_statesrc1_state1_mask_op_SHIFT(rev)   10
#define ACPHY_STATESRC1_state1_ctrl_statesrc1_state1_mask_op_MASK(rev)    (0x3 << ACPHY_STATESRC1_state1_ctrl_statesrc1_state1_mask_op_SHIFT(rev))
#define ACPHY_STATESRC1_state1_ctrl_statesrc1_state1_enable_SHIFT(rev)    12
#define ACPHY_STATESRC1_state1_ctrl_statesrc1_state1_enable_MASK(rev)     (0x1 << ACPHY_STATESRC1_state1_ctrl_statesrc1_state1_enable_SHIFT(rev))
#define ACPHY_STATESRC1_state1_ctrl_statesrc1_state1_Indicator_SHIFT(rev) 13
#define ACPHY_STATESRC1_state1_ctrl_statesrc1_state1_Indicator_MASK(rev)  (0x1 << ACPHY_STATESRC1_state1_ctrl_statesrc1_state1_Indicator_SHIFT(rev))

/* Register ACPHY_STATESRC1_state2 */
#define ACPHY_STATESRC1_state2(rev)                             (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x506 : (ACREV_GE(rev,24) ? INVALID_ADDRESS : (ACREV_GE(rev,20) ? 0x506 : INVALID_ADDRESS))))
#define ACPHY_STATESRC1_state2_statesrc1_state2_SHIFT(rev)      0
#define ACPHY_STATESRC1_state2_statesrc1_state2_MASK(rev)       (0xff << ACPHY_STATESRC1_state2_statesrc1_state2_SHIFT(rev))
#define ACPHY_STATESRC1_state2_statesrc1_state2_mask_SHIFT(rev) 8
#define ACPHY_STATESRC1_state2_statesrc1_state2_mask_MASK(rev)  (0xff << ACPHY_STATESRC1_state2_statesrc1_state2_mask_SHIFT(rev))

/* Register ACPHY_STATESRC1_state2_ctrl */
#define ACPHY_STATESRC1_state2_ctrl(rev)                                  (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x507 : (ACREV_GE(rev,24) ? INVALID_ADDRESS : (ACREV_GE(rev,20) ? 0x507 : INVALID_ADDRESS))))
#define ACPHY_STATESRC1_state2_ctrl_statesrc1_state2_initraddr_SHIFT(rev) 0
#define ACPHY_STATESRC1_state2_ctrl_statesrc1_state2_initraddr_MASK(rev)  (0x7f << ACPHY_STATESRC1_state2_ctrl_statesrc1_state2_initraddr_SHIFT(rev))
#define ACPHY_STATESRC1_state2_ctrl_statesrc1_state2_func_SHIFT(rev)      7
#define ACPHY_STATESRC1_state2_ctrl_statesrc1_state2_func_MASK(rev)       (0x7 << ACPHY_STATESRC1_state2_ctrl_statesrc1_state2_func_SHIFT(rev))
#define ACPHY_STATESRC1_state2_ctrl_statesrc1_state2_mask_op_SHIFT(rev)   10
#define ACPHY_STATESRC1_state2_ctrl_statesrc1_state2_mask_op_MASK(rev)    (0x3 << ACPHY_STATESRC1_state2_ctrl_statesrc1_state2_mask_op_SHIFT(rev))
#define ACPHY_STATESRC1_state2_ctrl_statesrc1_state2_enable_SHIFT(rev)    12
#define ACPHY_STATESRC1_state2_ctrl_statesrc1_state2_enable_MASK(rev)     (0x1 << ACPHY_STATESRC1_state2_ctrl_statesrc1_state2_enable_SHIFT(rev))
#define ACPHY_STATESRC1_state2_ctrl_statesrc1_state2_Indicator_SHIFT(rev) 13
#define ACPHY_STATESRC1_state2_ctrl_statesrc1_state2_Indicator_MASK(rev)  (0x1 << ACPHY_STATESRC1_state2_ctrl_statesrc1_state2_Indicator_SHIFT(rev))

/* Register ACPHY_STATESRC1_state3 */
#define ACPHY_STATESRC1_state3(rev)                             (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x508 : (ACREV_GE(rev,24) ? INVALID_ADDRESS : (ACREV_GE(rev,20) ? 0x508 : INVALID_ADDRESS))))
#define ACPHY_STATESRC1_state3_statesrc1_state3_SHIFT(rev)      0
#define ACPHY_STATESRC1_state3_statesrc1_state3_MASK(rev)       (0xff << ACPHY_STATESRC1_state3_statesrc1_state3_SHIFT(rev))
#define ACPHY_STATESRC1_state3_statesrc1_state3_mask_SHIFT(rev) 8
#define ACPHY_STATESRC1_state3_statesrc1_state3_mask_MASK(rev)  (0xff << ACPHY_STATESRC1_state3_statesrc1_state3_mask_SHIFT(rev))

/* Register ACPHY_STATESRC1_state3_ctrl */
#define ACPHY_STATESRC1_state3_ctrl(rev)                                  (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x509 : (ACREV_GE(rev,24) ? INVALID_ADDRESS : (ACREV_GE(rev,20) ? 0x509 : INVALID_ADDRESS))))
#define ACPHY_STATESRC1_state3_ctrl_statesrc1_state3_initraddr_SHIFT(rev) 0
#define ACPHY_STATESRC1_state3_ctrl_statesrc1_state3_initraddr_MASK(rev)  (0x7f << ACPHY_STATESRC1_state3_ctrl_statesrc1_state3_initraddr_SHIFT(rev))
#define ACPHY_STATESRC1_state3_ctrl_statesrc1_state3_func_SHIFT(rev)      7
#define ACPHY_STATESRC1_state3_ctrl_statesrc1_state3_func_MASK(rev)       (0x7 << ACPHY_STATESRC1_state3_ctrl_statesrc1_state3_func_SHIFT(rev))
#define ACPHY_STATESRC1_state3_ctrl_statesrc1_state3_mask_op_SHIFT(rev)   10
#define ACPHY_STATESRC1_state3_ctrl_statesrc1_state3_mask_op_MASK(rev)    (0x3 << ACPHY_STATESRC1_state3_ctrl_statesrc1_state3_mask_op_SHIFT(rev))
#define ACPHY_STATESRC1_state3_ctrl_statesrc1_state3_enable_SHIFT(rev)    12
#define ACPHY_STATESRC1_state3_ctrl_statesrc1_state3_enable_MASK(rev)     (0x1 << ACPHY_STATESRC1_state3_ctrl_statesrc1_state3_enable_SHIFT(rev))
#define ACPHY_STATESRC1_state3_ctrl_statesrc1_state3_Indicator_SHIFT(rev) 13
#define ACPHY_STATESRC1_state3_ctrl_statesrc1_state3_Indicator_MASK(rev)  (0x1 << ACPHY_STATESRC1_state3_ctrl_statesrc1_state3_Indicator_SHIFT(rev))

/* Register ACPHY_FCBS_Trigger_cntrl */
#define ACPHY_FCBS_Trigger_cntrl(rev)                                          (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x511 : (ACREV_GE(rev,24) ? INVALID_ADDRESS : (ACREV_GE(rev,20) ? 0x511 : INVALID_ADDRESS))))
#define ACPHY_FCBS_Trigger_cntrl_statesrc1_reload_gain_settle_ctr_SHIFT(rev)   9
#define ACPHY_FCBS_Trigger_cntrl_statesrc1_reload_gain_settle_ctr_MASK(rev)    (0x1 << ACPHY_FCBS_Trigger_cntrl_statesrc1_reload_gain_settle_ctr_SHIFT(rev))
#define ACPHY_FCBS_Trigger_cntrl_statesrc0_reload_gain_settle_ctr_SHIFT(rev)   8
#define ACPHY_FCBS_Trigger_cntrl_statesrc0_reload_gain_settle_ctr_MASK(rev)    (0x1 << ACPHY_FCBS_Trigger_cntrl_statesrc0_reload_gain_settle_ctr_SHIFT(rev))
#define ACPHY_FCBS_Trigger_cntrl_triggersrc3_reload_gain_settle_ctr_SHIFT(rev) 7
#define ACPHY_FCBS_Trigger_cntrl_triggersrc3_reload_gain_settle_ctr_MASK(rev)  (0x1 << ACPHY_FCBS_Trigger_cntrl_triggersrc3_reload_gain_settle_ctr_SHIFT(rev))
#define ACPHY_FCBS_Trigger_cntrl_triggersrc2_reload_gain_settle_ctr_SHIFT(rev) 6
#define ACPHY_FCBS_Trigger_cntrl_triggersrc2_reload_gain_settle_ctr_MASK(rev)  (0x1 << ACPHY_FCBS_Trigger_cntrl_triggersrc2_reload_gain_settle_ctr_SHIFT(rev))
#define ACPHY_FCBS_Trigger_cntrl_triggersrc1_reload_gain_settle_ctr_SHIFT(rev) 5
#define ACPHY_FCBS_Trigger_cntrl_triggersrc1_reload_gain_settle_ctr_MASK(rev)  (0x1 << ACPHY_FCBS_Trigger_cntrl_triggersrc1_reload_gain_settle_ctr_SHIFT(rev))
#define ACPHY_FCBS_Trigger_cntrl_triggersrc0_reload_gain_settle_ctr_SHIFT(rev) 4
#define ACPHY_FCBS_Trigger_cntrl_triggersrc0_reload_gain_settle_ctr_MASK(rev)  (0x1 << ACPHY_FCBS_Trigger_cntrl_triggersrc0_reload_gain_settle_ctr_SHIFT(rev))
#define ACPHY_FCBS_Trigger_cntrl_triggersrc0_Indicator_SHIFT(rev)              3
#define ACPHY_FCBS_Trigger_cntrl_triggersrc0_Indicator_MASK(rev)               (0x1 << ACPHY_FCBS_Trigger_cntrl_triggersrc0_Indicator_SHIFT(rev))
#define ACPHY_FCBS_Trigger_cntrl_triggersrc0_enable_SHIFT(rev)                 2
#define ACPHY_FCBS_Trigger_cntrl_triggersrc0_enable_MASK(rev)                  (0x1 << ACPHY_FCBS_Trigger_cntrl_triggersrc0_enable_SHIFT(rev))
#define ACPHY_FCBS_Trigger_cntrl_trigger_gen_enable_SHIFT(rev)                 1
#define ACPHY_FCBS_Trigger_cntrl_trigger_gen_enable_MASK(rev)                  (0x1 << ACPHY_FCBS_Trigger_cntrl_trigger_gen_enable_SHIFT(rev))
#define ACPHY_FCBS_Trigger_cntrl_trigger_gen_soft_reset_SHIFT(rev)             0
#define ACPHY_FCBS_Trigger_cntrl_trigger_gen_soft_reset_MASK(rev)              (0x1 << ACPHY_FCBS_Trigger_cntrl_trigger_gen_soft_reset_SHIFT(rev))
#define ACPHY_FCBS_Trigger_cntrl_statesrc1_allow_delayed_fcbs_SHIFT(rev)       15
#define ACPHY_FCBS_Trigger_cntrl_statesrc1_allow_delayed_fcbs_MASK(rev)        (0x1 << ACPHY_FCBS_Trigger_cntrl_statesrc1_allow_delayed_fcbs_SHIFT(rev))
#define ACPHY_FCBS_Trigger_cntrl_statesrc0_allow_delayed_fcbs_SHIFT(rev)       14
#define ACPHY_FCBS_Trigger_cntrl_statesrc0_allow_delayed_fcbs_MASK(rev)        (0x1 << ACPHY_FCBS_Trigger_cntrl_statesrc0_allow_delayed_fcbs_SHIFT(rev))
#define ACPHY_FCBS_Trigger_cntrl_triggersrc3_allow_delayed_fcbs_SHIFT(rev)     13
#define ACPHY_FCBS_Trigger_cntrl_triggersrc3_allow_delayed_fcbs_MASK(rev)      (0x1 << ACPHY_FCBS_Trigger_cntrl_triggersrc3_allow_delayed_fcbs_SHIFT(rev))
#define ACPHY_FCBS_Trigger_cntrl_triggersrc2_allow_delayed_fcbs_SHIFT(rev)     12
#define ACPHY_FCBS_Trigger_cntrl_triggersrc2_allow_delayed_fcbs_MASK(rev)      (0x1 << ACPHY_FCBS_Trigger_cntrl_triggersrc2_allow_delayed_fcbs_SHIFT(rev))
#define ACPHY_FCBS_Trigger_cntrl_triggersrc1_allow_delayed_fcbs_SHIFT(rev)     11
#define ACPHY_FCBS_Trigger_cntrl_triggersrc1_allow_delayed_fcbs_MASK(rev)      (0x1 << ACPHY_FCBS_Trigger_cntrl_triggersrc1_allow_delayed_fcbs_SHIFT(rev))
#define ACPHY_FCBS_Trigger_cntrl_triggersrc0_allow_delayed_fcbs_SHIFT(rev)     10
#define ACPHY_FCBS_Trigger_cntrl_triggersrc0_allow_delayed_fcbs_MASK(rev)      (0x1 << ACPHY_FCBS_Trigger_cntrl_triggersrc0_allow_delayed_fcbs_SHIFT(rev))

/* Register ACPHY_STATESRC0_state0 */
#define ACPHY_STATESRC0_state0(rev)                             (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x512 : (ACREV_GE(rev,24) ? INVALID_ADDRESS : (ACREV_GE(rev,20) ? 0x512 : INVALID_ADDRESS))))
#define ACPHY_STATESRC0_state0_statesrc0_state0_SHIFT(rev)      0
#define ACPHY_STATESRC0_state0_statesrc0_state0_MASK(rev)       (0xff << ACPHY_STATESRC0_state0_statesrc0_state0_SHIFT(rev))
#define ACPHY_STATESRC0_state0_statesrc0_state0_mask_SHIFT(rev) 8
#define ACPHY_STATESRC0_state0_statesrc0_state0_mask_MASK(rev)  (0xff << ACPHY_STATESRC0_state0_statesrc0_state0_mask_SHIFT(rev))

/* Register ACPHY_STATESRC0_state0_ctrl */
#define ACPHY_STATESRC0_state0_ctrl(rev)                                  (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x513 : (ACREV_GE(rev,24) ? INVALID_ADDRESS : (ACREV_GE(rev,20) ? 0x513 : INVALID_ADDRESS))))
#define ACPHY_STATESRC0_state0_ctrl_statesrc0_state0_initraddr_SHIFT(rev) 0
#define ACPHY_STATESRC0_state0_ctrl_statesrc0_state0_initraddr_MASK(rev)  (0x7f << ACPHY_STATESRC0_state0_ctrl_statesrc0_state0_initraddr_SHIFT(rev))
#define ACPHY_STATESRC0_state0_ctrl_statesrc0_state0_func_SHIFT(rev)      7
#define ACPHY_STATESRC0_state0_ctrl_statesrc0_state0_func_MASK(rev)       (0x7 << ACPHY_STATESRC0_state0_ctrl_statesrc0_state0_func_SHIFT(rev))
#define ACPHY_STATESRC0_state0_ctrl_statesrc0_state0_mask_op_SHIFT(rev)   10
#define ACPHY_STATESRC0_state0_ctrl_statesrc0_state0_mask_op_MASK(rev)    (0x3 << ACPHY_STATESRC0_state0_ctrl_statesrc0_state0_mask_op_SHIFT(rev))
#define ACPHY_STATESRC0_state0_ctrl_statesrc0_state0_enable_SHIFT(rev)    12
#define ACPHY_STATESRC0_state0_ctrl_statesrc0_state0_enable_MASK(rev)     (0x1 << ACPHY_STATESRC0_state0_ctrl_statesrc0_state0_enable_SHIFT(rev))
#define ACPHY_STATESRC0_state0_ctrl_statesrc0_state0_Indicator_SHIFT(rev) 13
#define ACPHY_STATESRC0_state0_ctrl_statesrc0_state0_Indicator_MASK(rev)  (0x1 << ACPHY_STATESRC0_state0_ctrl_statesrc0_state0_Indicator_SHIFT(rev))

/* Register ACPHY_STATESRC0_state1 */
#define ACPHY_STATESRC0_state1(rev)                             (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x514 : (ACREV_GE(rev,24) ? INVALID_ADDRESS : (ACREV_GE(rev,20) ? 0x514 : INVALID_ADDRESS))))
#define ACPHY_STATESRC0_state1_statesrc0_state1_SHIFT(rev)      0
#define ACPHY_STATESRC0_state1_statesrc0_state1_MASK(rev)       (0xff << ACPHY_STATESRC0_state1_statesrc0_state1_SHIFT(rev))
#define ACPHY_STATESRC0_state1_statesrc0_state1_mask_SHIFT(rev) 8
#define ACPHY_STATESRC0_state1_statesrc0_state1_mask_MASK(rev)  (0xff << ACPHY_STATESRC0_state1_statesrc0_state1_mask_SHIFT(rev))

/* Register ACPHY_STATESRC0_state1_ctrl */
#define ACPHY_STATESRC0_state1_ctrl(rev)                                  (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x515 : (ACREV_GE(rev,24) ? INVALID_ADDRESS : (ACREV_GE(rev,20) ? 0x515 : INVALID_ADDRESS))))
#define ACPHY_STATESRC0_state1_ctrl_statesrc0_state1_initraddr_SHIFT(rev) 0
#define ACPHY_STATESRC0_state1_ctrl_statesrc0_state1_initraddr_MASK(rev)  (0x7f << ACPHY_STATESRC0_state1_ctrl_statesrc0_state1_initraddr_SHIFT(rev))
#define ACPHY_STATESRC0_state1_ctrl_statesrc0_state1_func_SHIFT(rev)      7
#define ACPHY_STATESRC0_state1_ctrl_statesrc0_state1_func_MASK(rev)       (0x7 << ACPHY_STATESRC0_state1_ctrl_statesrc0_state1_func_SHIFT(rev))
#define ACPHY_STATESRC0_state1_ctrl_statesrc0_state1_mask_op_SHIFT(rev)   10
#define ACPHY_STATESRC0_state1_ctrl_statesrc0_state1_mask_op_MASK(rev)    (0x3 << ACPHY_STATESRC0_state1_ctrl_statesrc0_state1_mask_op_SHIFT(rev))
#define ACPHY_STATESRC0_state1_ctrl_statesrc0_state1_enable_SHIFT(rev)    12
#define ACPHY_STATESRC0_state1_ctrl_statesrc0_state1_enable_MASK(rev)     (0x1 << ACPHY_STATESRC0_state1_ctrl_statesrc0_state1_enable_SHIFT(rev))
#define ACPHY_STATESRC0_state1_ctrl_statesrc0_state1_Indicator_SHIFT(rev) 13
#define ACPHY_STATESRC0_state1_ctrl_statesrc0_state1_Indicator_MASK(rev)  (0x1 << ACPHY_STATESRC0_state1_ctrl_statesrc0_state1_Indicator_SHIFT(rev))

/* Register ACPHY_STATESRC0_state2 */
#define ACPHY_STATESRC0_state2(rev)                             (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x516 : (ACREV_GE(rev,24) ? INVALID_ADDRESS : (ACREV_GE(rev,20) ? 0x516 : INVALID_ADDRESS))))
#define ACPHY_STATESRC0_state2_statesrc0_state2_SHIFT(rev)      0
#define ACPHY_STATESRC0_state2_statesrc0_state2_MASK(rev)       (0xff << ACPHY_STATESRC0_state2_statesrc0_state2_SHIFT(rev))
#define ACPHY_STATESRC0_state2_statesrc0_state2_mask_SHIFT(rev) 8
#define ACPHY_STATESRC0_state2_statesrc0_state2_mask_MASK(rev)  (0xff << ACPHY_STATESRC0_state2_statesrc0_state2_mask_SHIFT(rev))

/* Register ACPHY_STATESRC0_state2_ctrl */
#define ACPHY_STATESRC0_state2_ctrl(rev)                                  (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x517 : (ACREV_GE(rev,24) ? INVALID_ADDRESS : (ACREV_GE(rev,20) ? 0x517 : INVALID_ADDRESS))))
#define ACPHY_STATESRC0_state2_ctrl_statesrc0_state2_initraddr_SHIFT(rev) 0
#define ACPHY_STATESRC0_state2_ctrl_statesrc0_state2_initraddr_MASK(rev)  (0x7f << ACPHY_STATESRC0_state2_ctrl_statesrc0_state2_initraddr_SHIFT(rev))
#define ACPHY_STATESRC0_state2_ctrl_statesrc0_state2_func_SHIFT(rev)      7
#define ACPHY_STATESRC0_state2_ctrl_statesrc0_state2_func_MASK(rev)       (0x7 << ACPHY_STATESRC0_state2_ctrl_statesrc0_state2_func_SHIFT(rev))
#define ACPHY_STATESRC0_state2_ctrl_statesrc0_state2_mask_op_SHIFT(rev)   10
#define ACPHY_STATESRC0_state2_ctrl_statesrc0_state2_mask_op_MASK(rev)    (0x3 << ACPHY_STATESRC0_state2_ctrl_statesrc0_state2_mask_op_SHIFT(rev))
#define ACPHY_STATESRC0_state2_ctrl_statesrc0_state2_enable_SHIFT(rev)    12
#define ACPHY_STATESRC0_state2_ctrl_statesrc0_state2_enable_MASK(rev)     (0x1 << ACPHY_STATESRC0_state2_ctrl_statesrc0_state2_enable_SHIFT(rev))
#define ACPHY_STATESRC0_state2_ctrl_statesrc0_state2_Indicator_SHIFT(rev) 13
#define ACPHY_STATESRC0_state2_ctrl_statesrc0_state2_Indicator_MASK(rev)  (0x1 << ACPHY_STATESRC0_state2_ctrl_statesrc0_state2_Indicator_SHIFT(rev))

/* Register ACPHY_STATESRC0_state3 */
#define ACPHY_STATESRC0_state3(rev)                             (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x518 : (ACREV_GE(rev,24) ? INVALID_ADDRESS : (ACREV_GE(rev,20) ? 0x518 : INVALID_ADDRESS))))
#define ACPHY_STATESRC0_state3_statesrc0_state3_SHIFT(rev)      0
#define ACPHY_STATESRC0_state3_statesrc0_state3_MASK(rev)       (0xff << ACPHY_STATESRC0_state3_statesrc0_state3_SHIFT(rev))
#define ACPHY_STATESRC0_state3_statesrc0_state3_mask_SHIFT(rev) 8
#define ACPHY_STATESRC0_state3_statesrc0_state3_mask_MASK(rev)  (0xff << ACPHY_STATESRC0_state3_statesrc0_state3_mask_SHIFT(rev))

/* Register ACPHY_STATESRC0_state3_ctrl */
#define ACPHY_STATESRC0_state3_ctrl(rev)                                  (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x519 : (ACREV_GE(rev,24) ? INVALID_ADDRESS : (ACREV_GE(rev,20) ? 0x519 : INVALID_ADDRESS))))
#define ACPHY_STATESRC0_state3_ctrl_statesrc0_state3_initraddr_SHIFT(rev) 0
#define ACPHY_STATESRC0_state3_ctrl_statesrc0_state3_initraddr_MASK(rev)  (0x7f << ACPHY_STATESRC0_state3_ctrl_statesrc0_state3_initraddr_SHIFT(rev))
#define ACPHY_STATESRC0_state3_ctrl_statesrc0_state3_func_SHIFT(rev)      7
#define ACPHY_STATESRC0_state3_ctrl_statesrc0_state3_func_MASK(rev)       (0x7 << ACPHY_STATESRC0_state3_ctrl_statesrc0_state3_func_SHIFT(rev))
#define ACPHY_STATESRC0_state3_ctrl_statesrc0_state3_mask_op_SHIFT(rev)   10
#define ACPHY_STATESRC0_state3_ctrl_statesrc0_state3_mask_op_MASK(rev)    (0x3 << ACPHY_STATESRC0_state3_ctrl_statesrc0_state3_mask_op_SHIFT(rev))
#define ACPHY_STATESRC0_state3_ctrl_statesrc0_state3_enable_SHIFT(rev)    12
#define ACPHY_STATESRC0_state3_ctrl_statesrc0_state3_enable_MASK(rev)     (0x1 << ACPHY_STATESRC0_state3_ctrl_statesrc0_state3_enable_SHIFT(rev))
#define ACPHY_STATESRC0_state3_ctrl_statesrc0_state3_Indicator_SHIFT(rev) 13
#define ACPHY_STATESRC0_state3_ctrl_statesrc0_state3_Indicator_MASK(rev)  (0x1 << ACPHY_STATESRC0_state3_ctrl_statesrc0_state3_Indicator_SHIFT(rev))

/* Register ACPHY_triggersrc_priority_control */
#define ACPHY_triggersrc_priority_control(rev)                        (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x51a : (ACREV_GE(rev,24) ? INVALID_ADDRESS : (ACREV_GE(rev,20) ? 0x51a : INVALID_ADDRESS))))
#define ACPHY_triggersrc_priority_control_triggersrc0_prio_SHIFT(rev) 0
#define ACPHY_triggersrc_priority_control_triggersrc0_prio_MASK(rev)  (0x7 << ACPHY_triggersrc_priority_control_triggersrc0_prio_SHIFT(rev))
#define ACPHY_triggersrc_priority_control_triggersrc1_prio_SHIFT(rev) 3
#define ACPHY_triggersrc_priority_control_triggersrc1_prio_MASK(rev)  (0x7 << ACPHY_triggersrc_priority_control_triggersrc1_prio_SHIFT(rev))
#define ACPHY_triggersrc_priority_control_triggersrc2_prio_SHIFT(rev) 6
#define ACPHY_triggersrc_priority_control_triggersrc2_prio_MASK(rev)  (0x7 << ACPHY_triggersrc_priority_control_triggersrc2_prio_SHIFT(rev))
#define ACPHY_triggersrc_priority_control_triggersrc3_prio_SHIFT(rev) 9
#define ACPHY_triggersrc_priority_control_triggersrc3_prio_MASK(rev)  (0x7 << ACPHY_triggersrc_priority_control_triggersrc3_prio_SHIFT(rev))

/* Register ACPHY_statesrc_priority_control */
#define ACPHY_statesrc_priority_control(rev)                      (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x51b : (ACREV_GE(rev,24) ? INVALID_ADDRESS : (ACREV_GE(rev,20) ? 0x51b : INVALID_ADDRESS))))
#define ACPHY_statesrc_priority_control_statesrc0_prio_SHIFT(rev) 0
#define ACPHY_statesrc_priority_control_statesrc0_prio_MASK(rev)  (0x7 << ACPHY_statesrc_priority_control_statesrc0_prio_SHIFT(rev))
#define ACPHY_statesrc_priority_control_statesrc1_prio_SHIFT(rev) 3
#define ACPHY_statesrc_priority_control_statesrc1_prio_MASK(rev)  (0x7 << ACPHY_statesrc_priority_control_statesrc1_prio_SHIFT(rev))

/* Register ACPHY_rx_dc_loop_1 */
#define ACPHY_rx_dc_loop_1(rev)                                  (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0xd1e : (ACREV_GE(rev,24) ? INVALID_ADDRESS : (ACREV_GE(rev,20) ? 0xd1e : INVALID_ADDRESS))))
#define ACPHY_rx_dc_loop_1_c_dcc_idac_status_thresh_i_SHIFT(rev) 0
#define ACPHY_rx_dc_loop_1_c_dcc_idac_status_thresh_i_MASK(rev)  (0xff << ACPHY_rx_dc_loop_1_c_dcc_idac_status_thresh_i_SHIFT(rev))
#define ACPHY_rx_dc_loop_1_c_dcc_idac_status_thresh_q_SHIFT(rev) 8
#define ACPHY_rx_dc_loop_1_c_dcc_idac_status_thresh_q_MASK(rev)  (0xff << ACPHY_rx_dc_loop_1_c_dcc_idac_status_thresh_q_SHIFT(rev))

/* Register ACPHY_rx_dc_loop_2 */
#define ACPHY_rx_dc_loop_2(rev)                                   (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0xd1f : (ACREV_GE(rev,24) ? INVALID_ADDRESS : (ACREV_GE(rev,20) ? 0xd1f : INVALID_ADDRESS))))
#define ACPHY_rx_dc_loop_2_s_dcc_idac_status_counter_i_SHIFT(rev) 0
#define ACPHY_rx_dc_loop_2_s_dcc_idac_status_counter_i_MASK(rev)  (0xff << ACPHY_rx_dc_loop_2_s_dcc_idac_status_counter_i_SHIFT(rev))
#define ACPHY_rx_dc_loop_2_s_dcc_idac_status_counter_q_SHIFT(rev) 8
#define ACPHY_rx_dc_loop_2_s_dcc_idac_status_counter_q_MASK(rev)  (0xff << ACPHY_rx_dc_loop_2_s_dcc_idac_status_counter_q_SHIFT(rev))

/* Register ACPHY_SecCrsCntCtrlDbg2 */
#define ACPHY_SecCrsCntCtrlDbg2(rev)                    (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x159 : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x159 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x159 : INVALID_ADDRESS))))))
#define ACPHY_SecCrsCntCtrlDbg2_sec20SSymCnt_SHIFT(rev) 0
#define ACPHY_SecCrsCntCtrlDbg2_sec20SSymCnt_MASK(rev)  (0xffff << ACPHY_SecCrsCntCtrlDbg2_sec20SSymCnt_SHIFT(rev))

/* Register ACPHY_SecCrsCntCtrlDbg */
#define ACPHY_SecCrsCntCtrlDbg(rev)                                (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x173 : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x173 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x173 : INVALID_ADDRESS))))))
#define ACPHY_SecCrsCntCtrlDbg_disSecCntrIfAnyOn_SHIFT(rev)        0
#define ACPHY_SecCrsCntCtrlDbg_disSecCntrIfAnyOn_MASK(rev)         (0x1 << ACPHY_SecCrsCntCtrlDbg_disSecCntrIfAnyOn_SHIFT(rev))
#define ACPHY_SecCrsCntCtrlDbg_sec20sCntRst_SHIFT(rev)             1
#define ACPHY_SecCrsCntCtrlDbg_sec20sCntRst_MASK(rev)              (0x1 << ACPHY_SecCrsCntCtrlDbg_sec20sCntRst_SHIFT(rev))
#define ACPHY_SecCrsCntCtrlDbg_sec20sCntRstForLrgSymCnt_SHIFT(rev) 2
#define ACPHY_SecCrsCntCtrlDbg_sec20sCntRstForLrgSymCnt_MASK(rev)  (0x1 << ACPHY_SecCrsCntCtrlDbg_sec20sCntRstForLrgSymCnt_SHIFT(rev))
#define ACPHY_SecCrsCntCtrlDbg_frontGpioOutMuxCtl_SHIFT(rev)       3
#define ACPHY_SecCrsCntCtrlDbg_frontGpioOutMuxCtl_MASK(rev)        (0x3 << ACPHY_SecCrsCntCtrlDbg_frontGpioOutMuxCtl_SHIFT(rev))

/* Register ACPHY_SecCrsCntCtrlDbg1 */
#define ACPHY_SecCrsCntCtrlDbg1(rev)                       (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x17f : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x17f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x17f : INVALID_ADDRESS))))))
#define ACPHY_SecCrsCntCtrlDbg1_sec20SMaxSymCnt_SHIFT(rev) 0
#define ACPHY_SecCrsCntCtrlDbg1_sec20SMaxSymCnt_MASK(rev)  (0xffff << ACPHY_SecCrsCntCtrlDbg1_sec20SMaxSymCnt_SHIFT(rev))

/* Register ACPHY_RfctrlCoreVlin0 */
#define ACPHY_RfctrlCoreVlin0(rev)                          (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x610 : INVALID_ADDRESS))
#define ACPHY_RfctrlCoreVlin0_muxTxVlinOnFemCtrl_SHIFT(rev) 0
#define ACPHY_RfctrlCoreVlin0_muxTxVlinOnFemCtrl_MASK(rev)  (0x3ff << ACPHY_RfctrlCoreVlin0_muxTxVlinOnFemCtrl_SHIFT(rev))

/* Register ACPHY_RfctrlCoreVlin1 */
#define ACPHY_RfctrlCoreVlin1(rev)                          (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x810 : INVALID_ADDRESS))
#define ACPHY_RfctrlCoreVlin1_muxTxVlinOnFemCtrl_SHIFT(rev) 0
#define ACPHY_RfctrlCoreVlin1_muxTxVlinOnFemCtrl_MASK(rev)  (0x3ff << ACPHY_RfctrlCoreVlin1_muxTxVlinOnFemCtrl_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_detected_ctr1 */
#define ACPHY_ACI_Detect_aci_detected_ctr1(rev)                        (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9aa : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9aa : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9aa : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x9aa : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9aa : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9aa : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9aa : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x9af)))))))))))))))
#define ACPHY_ACI_Detect_aci_detected_ctr1_aci_detected_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_detected_ctr1_aci_detected_ctr_MASK(rev)  (0xffff << ACPHY_ACI_Detect_aci_detected_ctr1_aci_detected_ctr_SHIFT(rev))

/* Register ACPHY_ACI_Detect_sw_aci_detected_ctr1 */
#define ACPHY_ACI_Detect_sw_aci_detected_ctr1(rev)                           (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x9ac : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0x9ac : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x9ac : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0x9ac : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9ac : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9ac : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9ac : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x9b3)))))))))))))))
#define ACPHY_ACI_Detect_sw_aci_detected_ctr1_sw_aci_detected_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_sw_aci_detected_ctr1_sw_aci_detected_ctr_MASK(rev)  (0xffff << ACPHY_ACI_Detect_sw_aci_detected_ctr1_sw_aci_detected_ctr_SHIFT(rev))

/* Register ACPHY_Core3TxControl */
#define ACPHY_Core3TxControl(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa00 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa00 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa00 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa00 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa00)))))))))
#define ACPHY_Core3TxControl_loft_comp_en_SHIFT(rev)         4
#define ACPHY_Core3TxControl_loft_comp_en_MASK(rev)          (0x1 << ACPHY_Core3TxControl_loft_comp_en_SHIFT(rev))
#define ACPHY_Core3TxControl_iqSwapEnable_SHIFT(rev)         3
#define ACPHY_Core3TxControl_iqSwapEnable_MASK(rev)          (0x1 << ACPHY_Core3TxControl_iqSwapEnable_SHIFT(rev))
#define ACPHY_Core3TxControl_iqImbCompEnable_SHIFT(rev)      2
#define ACPHY_Core3TxControl_iqImbCompEnable_MASK(rev)       (0x1 << ACPHY_Core3TxControl_iqImbCompEnable_SHIFT(rev))
#define ACPHY_Core3TxControl_phaseRotate_SHIFT(rev)          1
#define ACPHY_Core3TxControl_phaseRotate_MASK(rev)           (0x1 << ACPHY_Core3TxControl_phaseRotate_SHIFT(rev))
#define ACPHY_Core3TxControl_loft_comp_swap_ab_SHIFT(rev)    7
#define ACPHY_Core3TxControl_loft_comp_swap_ab_MASK(rev)     (0x1 << ACPHY_Core3TxControl_loft_comp_swap_ab_SHIFT(rev))
#define ACPHY_Core3TxControl_loft_comp_in_upshift_SHIFT(rev) 6
#define ACPHY_Core3TxControl_loft_comp_in_upshift_MASK(rev)  (0x1 << ACPHY_Core3TxControl_loft_comp_in_upshift_SHIFT(rev))
#define ACPHY_Core3TxControl_loft_comp_shift_SHIFT(rev)      5
#define ACPHY_Core3TxControl_loft_comp_shift_MASK(rev)       (0x1 << ACPHY_Core3TxControl_loft_comp_shift_SHIFT(rev))

/* Register ACPHY_TxResamplerEnable2 */
#define ACPHY_TxResamplerEnable2(rev)                                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa01 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa01 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa01 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa01 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa01)))))))))
#define ACPHY_TxResamplerEnable2_enable_tx_SHIFT(rev)                    0
#define ACPHY_TxResamplerEnable2_enable_tx_MASK(rev)                     (0x1 << ACPHY_TxResamplerEnable2_enable_tx_SHIFT(rev))
#define ACPHY_TxResamplerEnable2_almost_full_disable_SHIFT(rev)          1
#define ACPHY_TxResamplerEnable2_almost_full_disable_MASK(rev)           (0x1 << ACPHY_TxResamplerEnable2_almost_full_disable_SHIFT(rev))
#define ACPHY_TxResamplerEnable2_full_threshold_SHIFT(rev)               2
#define ACPHY_TxResamplerEnable2_full_threshold_MASK(rev)                (0x7 << ACPHY_TxResamplerEnable2_full_threshold_SHIFT(rev))
#define ACPHY_TxResamplerEnable2_tx_stall_disable_SHIFT(rev)             5
#define ACPHY_TxResamplerEnable2_tx_stall_disable_MASK(rev)              (0x1 << ACPHY_TxResamplerEnable2_tx_stall_disable_SHIFT(rev))
#define ACPHY_TxResamplerEnable2_tx_fifo_wrrst_onrdrst_enable_SHIFT(rev) 6
#define ACPHY_TxResamplerEnable2_tx_fifo_wrrst_onrdrst_enable_MASK(rev)  (0x1 << ACPHY_TxResamplerEnable2_tx_fifo_wrrst_onrdrst_enable_SHIFT(rev))
#define ACPHY_TxResamplerEnable2_tx_fifo_txresetEn_SHIFT(rev)            7
#define ACPHY_TxResamplerEnable2_tx_fifo_txresetEn_MASK(rev)             (0x1 << ACPHY_TxResamplerEnable2_tx_fifo_txresetEn_SHIFT(rev))
#define ACPHY_TxResamplerEnable2_txfe_baseband_enfree_SHIFT(rev)         8
#define ACPHY_TxResamplerEnable2_txfe_baseband_enfree_MASK(rev)          (0x1 << ACPHY_TxResamplerEnable2_txfe_baseband_enfree_SHIFT(rev))
#define ACPHY_TxResamplerEnable2_eninitfifowait_SHIFT(rev)               9
#define ACPHY_TxResamplerEnable2_eninitfifowait_MASK(rev)                (0x1 << ACPHY_TxResamplerEnable2_eninitfifowait_SHIFT(rev))
#define ACPHY_TxResamplerEnable2_txfetoptxfrreseten_SHIFT(rev)           10
#define ACPHY_TxResamplerEnable2_txfetoptxfrreseten_MASK(rev)            (0x1 << ACPHY_TxResamplerEnable2_txfetoptxfrreseten_SHIFT(rev))
#define ACPHY_TxResamplerEnable2_mufreeWren_SHIFT(rev)                   11
#define ACPHY_TxResamplerEnable2_mufreeWren_MASK(rev)                    (0x1 << ACPHY_TxResamplerEnable2_mufreeWren_SHIFT(rev))
#define ACPHY_TxResamplerEnable2_tx_fifo_resetccaEn_SHIFT(rev)           12
#define ACPHY_TxResamplerEnable2_tx_fifo_resetccaEn_MASK(rev)            (0x1 << ACPHY_TxResamplerEnable2_tx_fifo_resetccaEn_SHIFT(rev))

/* Register ACPHY_TxResamplerMuDelta2u */
#define ACPHY_TxResamplerMuDelta2u(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa02 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa02 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa02 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa02 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa02)))))))))
#define ACPHY_TxResamplerMuDelta2u_mu_tx_u_SHIFT(rev)           0
#define ACPHY_TxResamplerMuDelta2u_mu_tx_u_MASK(rev)            (0xff << ACPHY_TxResamplerMuDelta2u_mu_tx_u_SHIFT(rev))
#define ACPHY_TxResamplerMuDelta2u_mu_tx_l_lsb_3bits_SHIFT(rev) 8
#define ACPHY_TxResamplerMuDelta2u_mu_tx_l_lsb_3bits_MASK(rev)  (0x7 << ACPHY_TxResamplerMuDelta2u_mu_tx_l_lsb_3bits_SHIFT(rev))

/* Register ACPHY_TxResamplerMuDelta2l */
#define ACPHY_TxResamplerMuDelta2l(rev)               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa03 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa03 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa03 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa03 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa03)))))))))
#define ACPHY_TxResamplerMuDelta2l_mu_tx_l_SHIFT(rev) 0
#define ACPHY_TxResamplerMuDelta2l_mu_tx_l_MASK(rev)  (0xffff << ACPHY_TxResamplerMuDelta2l_mu_tx_l_SHIFT(rev))

/* Register ACPHY_TxFIFOReset2 */
#define ACPHY_TxFIFOReset2(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa04 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa04 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa04 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa04 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa04)))))))))
#define ACPHY_TxFIFOReset2_tx_fifo_reset_SHIFT(rev) 0
#define ACPHY_TxFIFOReset2_tx_fifo_reset_MASK(rev)  (0x1 << ACPHY_TxFIFOReset2_tx_fifo_reset_SHIFT(rev))

/* Register ACPHY_TxFePrimeCnt2 */
#define ACPHY_TxFePrimeCnt2(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa05 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa05 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa05 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa05 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa05)))))))))
#define ACPHY_TxFePrimeCnt2_txfe_prime_cnt_SHIFT(rev) 0
#define ACPHY_TxFePrimeCnt2_txfe_prime_cnt_MASK(rev)  (0xf << ACPHY_TxFePrimeCnt2_txfe_prime_cnt_SHIFT(rev))

/* Register ACPHY_TxResamplerMuDeltaInit2u */
#define ACPHY_TxResamplerMuDeltaInit2u(rev)                                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa06 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa06 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa06 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa06 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa06)))))))))
#define ACPHY_TxResamplerMuDeltaInit2u_txresamp_mu_tx_reset_u_SHIFT(rev)       0
#define ACPHY_TxResamplerMuDeltaInit2u_txresamp_mu_tx_reset_u_MASK(rev)        (0xff << ACPHY_TxResamplerMuDeltaInit2u_txresamp_mu_tx_reset_u_SHIFT(rev))
#define ACPHY_TxResamplerMuDeltaInit2u_txresamp_mu_tx_reset_l_lsb_3bits_SHIFT(rev) 8
#define ACPHY_TxResamplerMuDeltaInit2u_txresamp_mu_tx_reset_l_lsb_3bits_MASK(rev) (0x7 << ACPHY_TxResamplerMuDeltaInit2u_txresamp_mu_tx_reset_l_lsb_3bits_SHIFT(rev))

/* Register ACPHY_TxResamplerMuDeltaInit2l */
#define ACPHY_TxResamplerMuDeltaInit2l(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa07 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa07 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa07 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa07 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa07)))))))))
#define ACPHY_TxResamplerMuDeltaInit2l_txresamp_mu_tx_reset_l_SHIFT(rev) 0
#define ACPHY_TxResamplerMuDeltaInit2l_txresamp_mu_tx_reset_l_MASK(rev)  (0xffff << ACPHY_TxResamplerMuDeltaInit2l_txresamp_mu_tx_reset_l_SHIFT(rev))

/* Register ACPHY_TxResamplerSampSyncVal2 */
#define ACPHY_TxResamplerSampSyncVal2(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa08 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa08 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa08 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa08 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa08)))))))))
#define ACPHY_TxResamplerSampSyncVal2_txresamp_samp_sync_val_SHIFT(rev) 0
#define ACPHY_TxResamplerSampSyncVal2_txresamp_samp_sync_val_MASK(rev)  (0xffff << ACPHY_TxResamplerSampSyncVal2_txresamp_samp_sync_val_SHIFT(rev))

/* Register ACPHY_MuInitialLOAD2 */
#define ACPHY_MuInitialLOAD2(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa09 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa09 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa09 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa09 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa09)))))))))
#define ACPHY_MuInitialLOAD2_muinitial_load_SHIFT(rev)        0
#define ACPHY_MuInitialLOAD2_muinitial_load_MASK(rev)         (0x1 << ACPHY_MuInitialLOAD2_muinitial_load_SHIFT(rev))
#define ACPHY_MuInitialLOAD2_txresamp_samp_sync_en_SHIFT(rev) 1
#define ACPHY_MuInitialLOAD2_txresamp_samp_sync_en_MASK(rev)  (0x1 << ACPHY_MuInitialLOAD2_txresamp_samp_sync_en_SHIFT(rev))

/* Register ACPHY_TxFIFORST2 */
#define ACPHY_TxFIFORST2(rev)                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa0a : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa0a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa0a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa0a : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa0a)))))))))
#define ACPHY_TxFIFORST2_txfifo_rst_SHIFT(rev) 0
#define ACPHY_TxFIFORST2_txfifo_rst_MASK(rev)  (0x1 << ACPHY_TxFIFORST2_txfifo_rst_SHIFT(rev))

/* Register ACPHY_TxFIFOCLR2 */
#define ACPHY_TxFIFOCLR2(rev)                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa0b : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa0b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa0b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa0b : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa0b)))))))))
#define ACPHY_TxFIFOCLR2_txfifo_clr_SHIFT(rev) 0
#define ACPHY_TxFIFOCLR2_txfifo_clr_MASK(rev)  (0x1 << ACPHY_TxFIFOCLR2_txfifo_clr_SHIFT(rev))

/* Register ACPHY_TxFIFORDSTART2 */
#define ACPHY_TxFIFORDSTART2(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa0c : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa0c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa0c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa0c : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa0c)))))))))
#define ACPHY_TxFIFORDSTART2_txfifo_rdstart_SHIFT(rev) 0
#define ACPHY_TxFIFORDSTART2_txfifo_rdstart_MASK(rev)  (0x1f << ACPHY_TxFIFORDSTART2_txfifo_rdstart_SHIFT(rev))

/* Register ACPHY_TxFIFOStatus2 */
#define ACPHY_TxFIFOStatus2(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa0d : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa0d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa0d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa0d : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa0d)))))))))
#define ACPHY_TxFIFOStatus2_tx_fifo_overflow_SHIFT(rev)    0
#define ACPHY_TxFIFOStatus2_tx_fifo_overflow_MASK(rev)     (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_overflow_SHIFT(rev))
#define ACPHY_TxFIFOStatus2_tx_fifo_underflow_SHIFT(rev)   1
#define ACPHY_TxFIFOStatus2_tx_fifo_underflow_MASK(rev)    (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_underflow_SHIFT(rev))
#define ACPHY_TxFIFOStatus2_tx_fifo_stall_tx_SHIFT(rev)    2
#define ACPHY_TxFIFOStatus2_tx_fifo_stall_tx_MASK(rev)     (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_stall_tx_SHIFT(rev))
#define ACPHY_TxFIFOStatus2_tx_fifo_stall_SHIFT(rev)       3
#define ACPHY_TxFIFOStatus2_tx_fifo_stall_MASK(rev)        (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_stall_SHIFT(rev))
#define ACPHY_TxFIFOStatus2_tx_fifo_full_SHIFT(rev)        4
#define ACPHY_TxFIFOStatus2_tx_fifo_full_MASK(rev)         (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_full_SHIFT(rev))
#define ACPHY_TxFIFOStatus2_tx_fifo_almost_full_SHIFT(rev) 5
#define ACPHY_TxFIFOStatus2_tx_fifo_almost_full_MASK(rev)  (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_almost_full_SHIFT(rev))
#define ACPHY_TxFIFOStatus2_tx_fifo_stall_en_SHIFT(rev)    6
#define ACPHY_TxFIFOStatus2_tx_fifo_stall_en_MASK(rev)     (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_stall_en_SHIFT(rev))
#define ACPHY_TxFIFOStatus2_tx_fifo_primed_SHIFT(rev)      7
#define ACPHY_TxFIFOStatus2_tx_fifo_primed_MASK(rev)       (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_primed_SHIFT(rev))
#define ACPHY_TxFIFOStatus2_tx_fifo_rinc_SHIFT(rev)        8
#define ACPHY_TxFIFOStatus2_tx_fifo_rinc_MASK(rev)         (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_rinc_SHIFT(rev))
#define ACPHY_TxFIFOStatus2_tx_fifo_winc_SHIFT(rev)        9
#define ACPHY_TxFIFOStatus2_tx_fifo_winc_MASK(rev)         (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_winc_SHIFT(rev))

/* Register ACPHY_TxFIFOOverflowCnt2 */
#define ACPHY_TxFIFOOverflowCnt2(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa0e : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa0e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa0e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa0e : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa0e)))))))))
#define ACPHY_TxFIFOOverflowCnt2_tx_fifo_overflow_cnt_SHIFT(rev) 0
#define ACPHY_TxFIFOOverflowCnt2_tx_fifo_overflow_cnt_MASK(rev)  (0xffff << ACPHY_TxFIFOOverflowCnt2_tx_fifo_overflow_cnt_SHIFT(rev))

/* Register ACPHY_TxFIFOUnderflowCnt2 */
#define ACPHY_TxFIFOUnderflowCnt2(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa0f : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa0f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa0f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa0f : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa0f)))))))))
#define ACPHY_TxFIFOUnderflowCnt2_tx_fifo_underflow_cnt_SHIFT(rev) 0
#define ACPHY_TxFIFOUnderflowCnt2_tx_fifo_underflow_cnt_MASK(rev)  (0xffff << ACPHY_TxFIFOUnderflowCnt2_tx_fifo_underflow_cnt_SHIFT(rev))

/* Register ACPHY_RfctrlCoreVlin2 */
#define ACPHY_RfctrlCoreVlin2(rev)                          (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa10 : INVALID_ADDRESS))
#define ACPHY_RfctrlCoreVlin2_muxTxVlinOnFemCtrl_SHIFT(rev) 0
#define ACPHY_RfctrlCoreVlin2_muxTxVlinOnFemCtrl_MASK(rev)  (0x3ff << ACPHY_RfctrlCoreVlin2_muxTxVlinOnFemCtrl_SHIFT(rev))

/* Register ACPHY_TxClipThreshCCK2 */
#define ACPHY_TxClipThreshCCK2(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a20 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa20 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1a20 : (ACREV_GE(rev,18) ? 0xa20 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa20 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa20))))))))))
#define ACPHY_TxClipThreshCCK2_clipThreshCCK2_SHIFT(rev) 0
#define ACPHY_TxClipThreshCCK2_clipThreshCCK2_MASK(rev)  (0x1ff << ACPHY_TxClipThreshCCK2_clipThreshCCK2_SHIFT(rev))

/* Register ACPHY_TxClipThreshBPSK2 */
#define ACPHY_TxClipThreshBPSK2(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a21 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa21 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1a21 : (ACREV_GE(rev,18) ? 0xa21 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa21 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa21))))))))))
#define ACPHY_TxClipThreshBPSK2_clipThreshBPSK2_SHIFT(rev) 0
#define ACPHY_TxClipThreshBPSK2_clipThreshBPSK2_MASK(rev)  (0x7fff << ACPHY_TxClipThreshBPSK2_clipThreshBPSK2_SHIFT(rev))

/* Register ACPHY_TxClipThreshQPSK2 */
#define ACPHY_TxClipThreshQPSK2(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a22 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa22 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1a22 : (ACREV_GE(rev,18) ? 0xa22 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa22 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa22))))))))))
#define ACPHY_TxClipThreshQPSK2_clipThreshQPSK2_SHIFT(rev) 0
#define ACPHY_TxClipThreshQPSK2_clipThreshQPSK2_MASK(rev)  (0x7fff << ACPHY_TxClipThreshQPSK2_clipThreshQPSK2_SHIFT(rev))

/* Register ACPHY_TxClipThresh16QAM2 */
#define ACPHY_TxClipThresh16QAM2(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a23 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa23 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1a23 : (ACREV_GE(rev,18) ? 0xa23 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa23 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa23))))))))))
#define ACPHY_TxClipThresh16QAM2_clipThresh16QAM2_SHIFT(rev) 0
#define ACPHY_TxClipThresh16QAM2_clipThresh16QAM2_MASK(rev)  (0x7fff << ACPHY_TxClipThresh16QAM2_clipThresh16QAM2_SHIFT(rev))

/* Register ACPHY_TxClipThresh64QAM2 */
#define ACPHY_TxClipThresh64QAM2(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a24 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa24 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1a24 : (ACREV_GE(rev,18) ? 0xa24 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa24 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa24))))))))))
#define ACPHY_TxClipThresh64QAM2_clipThresh64QAM2_SHIFT(rev) 0
#define ACPHY_TxClipThresh64QAM2_clipThresh64QAM2_MASK(rev)  (0x7fff << ACPHY_TxClipThresh64QAM2_clipThresh64QAM2_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str2_c0 */
#define ACPHY_txfdiqcomp_str2_c0(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a25 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa25 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1a25 : (ACREV_GE(rev,18) ? 0xa25 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa25 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa25))))))))))
#define ACPHY_txfdiqcomp_str2_c0_c0_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str2_c0_c0_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str2_c0_c0_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str2_c1 */
#define ACPHY_txfdiqcomp_str2_c1(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a26 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa26 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1a26 : (ACREV_GE(rev,18) ? 0xa26 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa26 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa26))))))))))
#define ACPHY_txfdiqcomp_str2_c1_c1_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str2_c1_c1_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str2_c1_c1_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str2_c2 */
#define ACPHY_txfdiqcomp_str2_c2(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a27 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa27 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1a27 : (ACREV_GE(rev,18) ? 0xa27 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa27 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa27))))))))))
#define ACPHY_txfdiqcomp_str2_c2_c2_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str2_c2_c2_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str2_c2_c2_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str2_c3 */
#define ACPHY_txfdiqcomp_str2_c3(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a28 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa28 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1a28 : (ACREV_GE(rev,18) ? 0xa28 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa28 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa28))))))))))
#define ACPHY_txfdiqcomp_str2_c3_c3_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str2_c3_c3_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str2_c3_c3_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str2_c4 */
#define ACPHY_txfdiqcomp_str2_c4(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a29 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa29 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1a29 : (ACREV_GE(rev,18) ? 0xa29 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa29 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa29))))))))))
#define ACPHY_txfdiqcomp_str2_c4_c4_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str2_c4_c4_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str2_c4_c4_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str2_c5 */
#define ACPHY_txfdiqcomp_str2_c5(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a2a : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa2a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1a2a : (ACREV_GE(rev,18) ? 0xa2a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa2a : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa2a))))))))))
#define ACPHY_txfdiqcomp_str2_c5_c5_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str2_c5_c5_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str2_c5_c5_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str2_c6 */
#define ACPHY_txfdiqcomp_str2_c6(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a2b : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa2b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1a2b : (ACREV_GE(rev,18) ? 0xa2b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa2b : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa2b))))))))))
#define ACPHY_txfdiqcomp_str2_c6_c6_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str2_c6_c6_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str2_c6_c6_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlStatus_path2 */
#define ACPHY_TxPwrCtrlStatus_path2(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa40 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa40 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa40 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa40 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa40)))))))))
#define ACPHY_TxPwrCtrlStatus_path2_estPwrAdjValid_SHIFT(rev) 15
#define ACPHY_TxPwrCtrlStatus_path2_estPwrAdjValid_MASK(rev)  (0x1 << ACPHY_TxPwrCtrlStatus_path2_estPwrAdjValid_SHIFT(rev))
#define ACPHY_TxPwrCtrlStatus_path2_baseIndex_SHIFT(rev)      8
#define ACPHY_TxPwrCtrlStatus_path2_baseIndex_MASK(rev)       (0x7f << ACPHY_TxPwrCtrlStatus_path2_baseIndex_SHIFT(rev))
#define ACPHY_TxPwrCtrlStatus_path2_estPwr_adj_SHIFT(rev)     0
#define ACPHY_TxPwrCtrlStatus_path2_estPwr_adj_MASK(rev)      (0xff << ACPHY_TxPwrCtrlStatus_path2_estPwr_adj_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlCore2TSSISensLmt */
#define ACPHY_TxPwrCtrlCore2TSSISensLmt(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa41 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa41 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa41 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa41 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa41)))))))))
#define ACPHY_TxPwrCtrlCore2TSSISensLmt_tssiSensMaxPwr_SHIFT(rev) 8
#define ACPHY_TxPwrCtrlCore2TSSISensLmt_tssiSensMaxPwr_MASK(rev)  (0xff << ACPHY_TxPwrCtrlCore2TSSISensLmt_tssiSensMaxPwr_SHIFT(rev))
#define ACPHY_TxPwrCtrlCore2TSSISensLmt_tssiSensMinPwr_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlCore2TSSISensLmt_tssiSensMinPwr_MASK(rev)  (0xff << ACPHY_TxPwrCtrlCore2TSSISensLmt_tssiSensMinPwr_SHIFT(rev))

/* Register ACPHY_EstPower_path2 */
#define ACPHY_EstPower_path2(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa42 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa42 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa42 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa42 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa42)))))))))
#define ACPHY_EstPower_path2_baseindex0_SHIFT(rev)    9
#define ACPHY_EstPower_path2_baseindex0_MASK(rev)     (0x1 << ACPHY_EstPower_path2_baseindex0_SHIFT(rev))
#define ACPHY_EstPower_path2_estPowerValid_SHIFT(rev) 8
#define ACPHY_EstPower_path2_estPowerValid_MASK(rev)  (0x1 << ACPHY_EstPower_path2_estPowerValid_SHIFT(rev))
#define ACPHY_EstPower_path2_estPower_SHIFT(rev)      0
#define ACPHY_EstPower_path2_estPower_MASK(rev)       (0xff << ACPHY_EstPower_path2_estPower_SHIFT(rev))

/* Register ACPHY_TxPwrCapping_path2 */
#define ACPHY_TxPwrCapping_path2(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa43 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa43 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa43 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa43 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa43)))))))))
#define ACPHY_TxPwrCapping_path2_maxTxPwrCap_path2_SHIFT(rev)       0
#define ACPHY_TxPwrCapping_path2_maxTxPwrCap_path2_MASK(rev)        (0xff << ACPHY_TxPwrCapping_path2_maxTxPwrCap_path2_SHIFT(rev))
#define ACPHY_TxPwrCapping_path2_maxTxPwrCap_MIMO2_path2_SHIFT(rev) 8
#define ACPHY_TxPwrCapping_path2_maxTxPwrCap_MIMO2_path2_MASK(rev)  (0xff << ACPHY_TxPwrCapping_path2_maxTxPwrCap_MIMO2_path2_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlInit_path2 */
#define ACPHY_TxPwrCtrlInit_path2(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa44 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa44 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa44 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa44 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa44)))))))))
#define ACPHY_TxPwrCtrlInit_path2_pwrIndex_init_path2_SHIFT(rev)      0
#define ACPHY_TxPwrCtrlInit_path2_pwrIndex_init_path2_MASK(rev)       (0x7f << ACPHY_TxPwrCtrlInit_path2_pwrIndex_init_path2_SHIFT(rev))
#define ACPHY_TxPwrCtrlInit_path2_pwr_index_init_cck_path2_SHIFT(rev) 7
#define ACPHY_TxPwrCtrlInit_path2_pwr_index_init_cck_path2_MASK(rev)  (0x7f << ACPHY_TxPwrCtrlInit_path2_pwr_index_init_cck_path2_SHIFT(rev))
#define ACPHY_TxPwrCtrlInit_path2_papd_lut_iscck2_SHIFT(rev)          14
#define ACPHY_TxPwrCtrlInit_path2_papd_lut_iscck2_MASK(rev)           (0x1 << ACPHY_TxPwrCtrlInit_path2_papd_lut_iscck2_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlIdleTssi_path2 */
#define ACPHY_TxPwrCtrlIdleTssi_path2(rev)                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa45 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa45 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa45 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa45 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa45)))))))))
#define ACPHY_TxPwrCtrlIdleTssi_path2_idleTssi2_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlIdleTssi_path2_idleTssi2_MASK(rev)  (0x3ff << ACPHY_TxPwrCtrlIdleTssi_path2_idleTssi2_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlTargetPwr_path2 */
#define ACPHY_TxPwrCtrlTargetPwr_path2(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa46 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa46 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa46 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa46 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa46)))))))))
#define ACPHY_TxPwrCtrlTargetPwr_path2_targetPwr2_SHIFT(rev)    0
#define ACPHY_TxPwrCtrlTargetPwr_path2_targetPwr2_MASK(rev)     (0xff << ACPHY_TxPwrCtrlTargetPwr_path2_targetPwr2_SHIFT(rev))
#define ACPHY_TxPwrCtrlTargetPwr_path2_cckPwrOffset2_SHIFT(rev) 8
#define ACPHY_TxPwrCtrlTargetPwr_path2_cckPwrOffset2_MASK(rev)  (0xff << ACPHY_TxPwrCtrlTargetPwr_path2_cckPwrOffset2_SHIFT(rev))

/* Register ACPHY_TxPwrCtrl_uCIndex_path2 */
#define ACPHY_TxPwrCtrl_uCIndex_path2(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa47 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa47 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa47 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa47 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa47)))))))))
#define ACPHY_TxPwrCtrl_uCIndex_path2_uC_baseIndex2_SHIFT(rev) 8
#define ACPHY_TxPwrCtrl_uCIndex_path2_uC_baseIndex2_MASK(rev)  (0x7f << ACPHY_TxPwrCtrl_uCIndex_path2_uC_baseIndex2_SHIFT(rev))
#define ACPHY_TxPwrCtrl_uCIndex_path2_uC_pwrIndex2_SHIFT(rev)  0
#define ACPHY_TxPwrCtrl_uCIndex_path2_uC_pwrIndex2_MASK(rev)   (0x7f << ACPHY_TxPwrCtrl_uCIndex_path2_uC_pwrIndex2_SHIFT(rev))

/* Register ACPHY_TssiVal_path2 */
#define ACPHY_TssiVal_path2(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa48 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa48 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa48 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa48 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa48)))))))))
#define ACPHY_TssiVal_path2_tssiVal_valid_SHIFT(rev) 15
#define ACPHY_TssiVal_path2_tssiVal_valid_MASK(rev)  (0x1 << ACPHY_TssiVal_path2_tssiVal_valid_SHIFT(rev))
#define ACPHY_TssiVal_path2_TSSIVal_SHIFT(rev)       0
#define ACPHY_TssiVal_path2_TSSIVal_MASK(rev)        (0x3ff << ACPHY_TssiVal_path2_TSSIVal_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlPwrIdx_path2 */
#define ACPHY_TxPwrCtrlPwrIdx_path2(rev)                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa49 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa49 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa49 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa49 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa49)))))))))
#define ACPHY_TxPwrCtrlPwrIdx_path2_pwrIndex_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlPwrIdx_path2_pwrIndex_MASK(rev)  (0xff << ACPHY_TxPwrCtrlPwrIdx_path2_pwrIndex_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlGainStatus_path2 */
#define ACPHY_TxPwrCtrlGainStatus_path2(rev)              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa4a : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa4a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa4a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa4a : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa4a)))))))))
#define ACPHY_TxPwrCtrlGainStatus_path2_bbMult_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlGainStatus_path2_bbMult_MASK(rev)  (0xff << ACPHY_TxPwrCtrlGainStatus_path2_bbMult_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlPAPDtwoTable2 */
#define ACPHY_TxPwrCtrlPAPDtwoTable2(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa4b : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa4b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa4b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa4b : INVALID_ADDRESS))))))))
#define ACPHY_TxPwrCtrlPAPDtwoTable2_LowPwr_threshold_SHIFT(rev) 8
#define ACPHY_TxPwrCtrlPAPDtwoTable2_LowPwr_threshold_MASK(rev)  (0xff << ACPHY_TxPwrCtrlPAPDtwoTable2_LowPwr_threshold_SHIFT(rev))
#define ACPHY_TxPwrCtrlPAPDtwoTable2_LowPwr_offset_SHIFT(rev)    0
#define ACPHY_TxPwrCtrlPAPDtwoTable2_LowPwr_offset_MASK(rev)     (0xff << ACPHY_TxPwrCtrlPAPDtwoTable2_LowPwr_offset_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlIdleTssi_second_path2 */
#define ACPHY_TxPwrCtrlIdleTssi_second_path2(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa4c : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa4c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa4c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa4c : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa4c)))))))))
#define ACPHY_TxPwrCtrlIdleTssi_second_path2_idleTssi_second2_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlIdleTssi_second_path2_idleTssi_second2_MASK(rev)  (0x3ff << ACPHY_TxPwrCtrlIdleTssi_second_path2_idleTssi_second2_SHIFT(rev))

/* Register ACPHY_IdleTssiStatus_path2 */
#define ACPHY_IdleTssiStatus_path2(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa4d : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa4d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa4d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa4d : INVALID_ADDRESS))))))))
#define ACPHY_IdleTssiStatus_path2_avg_idleTssi_valid_SHIFT(rev) 15
#define ACPHY_IdleTssiStatus_path2_avg_idleTssi_valid_MASK(rev)  (0x1 << ACPHY_IdleTssiStatus_path2_avg_idleTssi_valid_SHIFT(rev))
#define ACPHY_IdleTssiStatus_path2_avg_idleTssi_SHIFT(rev)       0
#define ACPHY_IdleTssiStatus_path2_avg_idleTssi_MASK(rev)        (0x3ff << ACPHY_IdleTssiStatus_path2_avg_idleTssi_SHIFT(rev))

/* Register ACPHY_IdleTssiStatus_second_path2 */
#define ACPHY_IdleTssiStatus_second_path2(rev)                                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa4e : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa4e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa4e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa4e : INVALID_ADDRESS))))))))
#define ACPHY_IdleTssiStatus_second_path2_avg_idleTssi_second_valid_SHIFT(rev) 15
#define ACPHY_IdleTssiStatus_second_path2_avg_idleTssi_second_valid_MASK(rev)  (0x1 << ACPHY_IdleTssiStatus_second_path2_avg_idleTssi_second_valid_SHIFT(rev))
#define ACPHY_IdleTssiStatus_second_path2_avg_idleTssi_second_SHIFT(rev)       0
#define ACPHY_IdleTssiStatus_second_path2_avg_idleTssi_second_MASK(rev)        (0x3ff << ACPHY_IdleTssiStatus_second_path2_avg_idleTssi_second_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlStatus_cck_path2 */
#define ACPHY_TxPwrCtrlStatus_cck_path2(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa4f : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa4f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa4f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa4f : INVALID_ADDRESS))))))))
#define ACPHY_TxPwrCtrlStatus_cck_path2_baseIndex_cck_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlStatus_cck_path2_baseIndex_cck_MASK(rev)  (0x7f << ACPHY_TxPwrCtrlStatus_cck_path2_baseIndex_cck_SHIFT(rev))

/* Register ACPHY_papr_gain_index_p2 */
#define ACPHY_papr_gain_index_p2(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa60 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa60 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa60 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa60 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa60)))))))))
#define ACPHY_papr_gain_index_p2_papr_gain_index_SHIFT(rev) 0
#define ACPHY_papr_gain_index_p2_papr_gain_index_MASK(rev)  (0x7f << ACPHY_papr_gain_index_p2_papr_gain_index_SHIFT(rev))
#define ACPHY_papr_gain_index_p2_papr_enable_SHIFT(rev)     7
#define ACPHY_papr_gain_index_p2_papr_enable_MASK(rev)      (0x1 << ACPHY_papr_gain_index_p2_papr_enable_SHIFT(rev))
#define ACPHY_papr_gain_index_p2_shrink_scale_SHIFT(rev)    8
#define ACPHY_papr_gain_index_p2_shrink_scale_MASK(rev)     (0x1 << ACPHY_papr_gain_index_p2_shrink_scale_SHIFT(rev))

/* Register ACPHY_papr_gamma_p2 */
#define ACPHY_papr_gamma_p2(rev)                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa61 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa61 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa61 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa61 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa61)))))))))
#define ACPHY_papr_gamma_p2_papr_gamma_SHIFT(rev) 0
#define ACPHY_papr_gamma_p2_papr_gamma_MASK(rev)  (0x1fff << ACPHY_papr_gamma_p2_papr_gamma_SHIFT(rev))

/* Register ACPHY_papr_gamma1_p2 */
#define ACPHY_papr_gamma1_p2(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa62 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa62 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa62 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa62 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa62)))))))))
#define ACPHY_papr_gamma1_p2_papr_gamma1_SHIFT(rev) 0
#define ACPHY_papr_gamma1_p2_papr_gamma1_MASK(rev)  (0x1fff << ACPHY_papr_gamma1_p2_papr_gamma1_SHIFT(rev))

/* Register ACPHY_papdCalFirstCorr_I2 */
#define ACPHY_papdCalFirstCorr_I2(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa70 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa70 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa70 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa70 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa70)))))))))
#define ACPHY_papdCalFirstCorr_I2_papdFirstCorr_I2_SHIFT(rev) 0
#define ACPHY_papdCalFirstCorr_I2_papdFirstCorr_I2_MASK(rev)  (0xffff << ACPHY_papdCalFirstCorr_I2_papdFirstCorr_I2_SHIFT(rev))

/* Register ACPHY_papdCalFirstCorr_Q2 */
#define ACPHY_papdCalFirstCorr_Q2(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa71 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa71 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa71 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa71 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa71)))))))))
#define ACPHY_papdCalFirstCorr_Q2_papdFirstCorr_Q2_SHIFT(rev) 0
#define ACPHY_papdCalFirstCorr_Q2_papdFirstCorr_Q2_MASK(rev)  (0xffff << ACPHY_papdCalFirstCorr_Q2_papdFirstCorr_Q2_SHIFT(rev))

/* Register ACPHY_papdCalLastCorr_I2 */
#define ACPHY_papdCalLastCorr_I2(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa72 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa72 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa72 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa72 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa72)))))))))
#define ACPHY_papdCalLastCorr_I2_papdLastCorr_I2_SHIFT(rev) 0
#define ACPHY_papdCalLastCorr_I2_papdLastCorr_I2_MASK(rev)  (0xffff << ACPHY_papdCalLastCorr_I2_papdLastCorr_I2_SHIFT(rev))

/* Register ACPHY_papdCalLastCorr_Q2 */
#define ACPHY_papdCalLastCorr_Q2(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa73 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa73 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa73 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa73 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa73)))))))))
#define ACPHY_papdCalLastCorr_Q2_papdLastCorr_Q2_SHIFT(rev) 0
#define ACPHY_papdCalLastCorr_Q2_papdLastCorr_Q2_MASK(rev)  (0xffff << ACPHY_papdCalLastCorr_Q2_papdLastCorr_Q2_SHIFT(rev))

/* Register ACPHY_PapdCalYref_I2 */
#define ACPHY_PapdCalYref_I2(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa74 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa74 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa74 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa74 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa74)))))))))
#define ACPHY_PapdCalYref_I2_papdYreference_I2_SHIFT(rev) 0
#define ACPHY_PapdCalYref_I2_papdYreference_I2_MASK(rev)  (0xffff << ACPHY_PapdCalYref_I2_papdYreference_I2_SHIFT(rev))

/* Register ACPHY_PapdCalYref_Q2 */
#define ACPHY_PapdCalYref_Q2(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa75 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa75 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa75 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa75 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa75)))))))))
#define ACPHY_PapdCalYref_Q2_papdYreference_Q2_SHIFT(rev) 0
#define ACPHY_PapdCalYref_Q2_papdYreference_Q2_MASK(rev)  (0xffff << ACPHY_PapdCalYref_Q2_papdYreference_Q2_SHIFT(rev))

/* Register ACPHY_PapdCalYrefOverride_I2 */
#define ACPHY_PapdCalYrefOverride_I2(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa76 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa76 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa76 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa76 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa76)))))))))
#define ACPHY_PapdCalYrefOverride_I2_papdYrefOverride_I2_SHIFT(rev) 0
#define ACPHY_PapdCalYrefOverride_I2_papdYrefOverride_I2_MASK(rev)  (0xffff << ACPHY_PapdCalYrefOverride_I2_papdYrefOverride_I2_SHIFT(rev))

/* Register ACPHY_PapdCalYrefOverride_Q2 */
#define ACPHY_PapdCalYrefOverride_Q2(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa77 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa77 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa77 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa77 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa77)))))))))
#define ACPHY_PapdCalYrefOverride_Q2_papdYrefOverride_Q2_SHIFT(rev) 0
#define ACPHY_PapdCalYrefOverride_Q2_papdYrefOverride_Q2_MASK(rev)  (0xffff << ACPHY_PapdCalYrefOverride_Q2_papdYrefOverride_Q2_SHIFT(rev))

/* Register ACPHY_PapdEnable2 */
#define ACPHY_PapdEnable2(rev)                                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa78 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa78 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa78 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa78 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa78)))))))))
#define ACPHY_PapdEnable2_papd_compEnb2_SHIFT(rev)                   0
#define ACPHY_PapdEnable2_papd_compEnb2_MASK(rev)                    (0x1 << ACPHY_PapdEnable2_papd_compEnb2_SHIFT(rev))
#define ACPHY_PapdEnable2_avgPapdPowerEnb2_SHIFT(rev)                1
#define ACPHY_PapdEnable2_avgPapdPowerEnb2_MASK(rev)                 (0x1 << ACPHY_PapdEnable2_avgPapdPowerEnb2_SHIFT(rev))
#define ACPHY_PapdEnable2_gain_dac_rf_override2_SHIFT(rev)           2
#define ACPHY_PapdEnable2_gain_dac_rf_override2_MASK(rev)            (0x1 << ACPHY_PapdEnable2_gain_dac_rf_override2_SHIFT(rev))
#define ACPHY_PapdEnable2_papd_compCckEnb2_SHIFT(rev)                3
#define ACPHY_PapdEnable2_papd_compCckEnb2_MASK(rev)                 (0x1 << ACPHY_PapdEnable2_papd_compCckEnb2_SHIFT(rev))
#define ACPHY_PapdEnable2_gain_dac_rf_reg2_SHIFT(rev)                4
#define ACPHY_PapdEnable2_gain_dac_rf_reg2_MASK(rev)                 (0x1ff << ACPHY_PapdEnable2_gain_dac_rf_reg2_SHIFT(rev))
#define ACPHY_PapdEnable2_papd_comp_interpolation2_SHIFT(rev)        13
#define ACPHY_PapdEnable2_papd_comp_interpolation2_MASK(rev)         (0x1 << ACPHY_PapdEnable2_papd_comp_interpolation2_SHIFT(rev))
#define ACPHY_PapdEnable2_papd_mcs_dependent_comp_enable2_SHIFT(rev) 14
#define ACPHY_PapdEnable2_papd_mcs_dependent_comp_enable2_MASK(rev)  (0x1 << ACPHY_PapdEnable2_papd_mcs_dependent_comp_enable2_SHIFT(rev))
#define ACPHY_PapdEnable2_ihrp_epstbl_sel2_SHIFT(rev)                15
#define ACPHY_PapdEnable2_ihrp_epstbl_sel2_MASK(rev)                 (0x1 << ACPHY_PapdEnable2_ihrp_epstbl_sel2_SHIFT(rev))

/* Register ACPHY_EpsilonTableAdjust2 */
#define ACPHY_EpsilonTableAdjust2(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa79 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa79 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa79 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa79 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa79)))))))))
#define ACPHY_EpsilonTableAdjust2_epsilonOffset2_SHIFT(rev) 7
#define ACPHY_EpsilonTableAdjust2_epsilonOffset2_MASK(rev)  (0x1ff << ACPHY_EpsilonTableAdjust2_epsilonOffset2_SHIFT(rev))
#define ACPHY_EpsilonTableAdjust2_epsilonScalar2_SHIFT(rev) 0
#define ACPHY_EpsilonTableAdjust2_epsilonScalar2_MASK(rev)  (0x7f << ACPHY_EpsilonTableAdjust2_epsilonScalar2_SHIFT(rev))

/* Register ACPHY_EpsilonOverrideI_2 */
#define ACPHY_EpsilonOverrideI_2(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa7a : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa7a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa7a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa7a : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa7a)))))))))
#define ACPHY_EpsilonOverrideI_2_epsilonFixedPoint_SHIFT(rev)  14
#define ACPHY_EpsilonOverrideI_2_epsilonFixedPoint_MASK(rev)   (0x3 << ACPHY_EpsilonOverrideI_2_epsilonFixedPoint_SHIFT(rev))
#define ACPHY_EpsilonOverrideI_2_epsilonOverride2_SHIFT(rev)   13
#define ACPHY_EpsilonOverrideI_2_epsilonOverride2_MASK(rev)    (0x1 << ACPHY_EpsilonOverrideI_2_epsilonOverride2_SHIFT(rev))
#define ACPHY_EpsilonOverrideI_2_epsilonOverrideI_2_SHIFT(rev) 0
#define ACPHY_EpsilonOverrideI_2_epsilonOverrideI_2_MASK(rev)  (0x1fff << ACPHY_EpsilonOverrideI_2_epsilonOverrideI_2_SHIFT(rev))

/* Register ACPHY_EpsilonOverrideQ_2 */
#define ACPHY_EpsilonOverrideQ_2(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa7b : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa7b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa7b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa7b : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa7b)))))))))
#define ACPHY_EpsilonOverrideQ_2_epsilonOverrideQ_2_SHIFT(rev) 0
#define ACPHY_EpsilonOverrideQ_2_epsilonOverrideQ_2_MASK(rev)  (0x1fff << ACPHY_EpsilonOverrideQ_2_epsilonOverrideQ_2_SHIFT(rev))

/* Register ACPHY_PapdCalShifts2 */
#define ACPHY_PapdCalShifts2(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa7c : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa7c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa7c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa7c : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa7c)))))))))
#define ACPHY_PapdCalShifts2_papd_calEnb2_SHIFT(rev)      13
#define ACPHY_PapdCalShifts2_papd_calEnb2_MASK(rev)       (0x1 << ACPHY_PapdCalShifts2_papd_calEnb2_SHIFT(rev))
#define ACPHY_PapdCalShifts2_papdYrefOverride2_SHIFT(rev) 12
#define ACPHY_PapdCalShifts2_papdYrefOverride2_MASK(rev)  (0x1 << ACPHY_PapdCalShifts2_papdYrefOverride2_SHIFT(rev))
#define ACPHY_PapdCalShifts2_papdLambda_Q2_SHIFT(rev)     8
#define ACPHY_PapdCalShifts2_papdLambda_Q2_MASK(rev)      (0xf << ACPHY_PapdCalShifts2_papdLambda_Q2_SHIFT(rev))
#define ACPHY_PapdCalShifts2_papdLambda_I2_SHIFT(rev)     4
#define ACPHY_PapdCalShifts2_papdLambda_I2_MASK(rev)      (0xf << ACPHY_PapdCalShifts2_papdLambda_I2_SHIFT(rev))
#define ACPHY_PapdCalShifts2_papdCorrShift2_SHIFT(rev)    0
#define ACPHY_PapdCalShifts2_papdCorrShift2_MASK(rev)     (0xf << ACPHY_PapdCalShifts2_papdCorrShift2_SHIFT(rev))

/* Register ACPHY_PapdPolarSaturation02 */
#define ACPHY_PapdPolarSaturation02(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa7d : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa7d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa7d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa7d : INVALID_ADDRESS))))))))
#define ACPHY_PapdPolarSaturation02_polar_saturate2_SHIFT(rev)    0
#define ACPHY_PapdPolarSaturation02_polar_saturate2_MASK(rev)     (0x1 << ACPHY_PapdPolarSaturation02_polar_saturate2_SHIFT(rev))
#define ACPHY_PapdPolarSaturation02_cckpolar_saturate2_SHIFT(rev) 1
#define ACPHY_PapdPolarSaturation02_cckpolar_saturate2_MASK(rev)  (0x1 << ACPHY_PapdPolarSaturation02_cckpolar_saturate2_SHIFT(rev))
#define ACPHY_PapdPolarSaturation02_stop_index2_SHIFT(rev)        8
#define ACPHY_PapdPolarSaturation02_stop_index2_MASK(rev)         (0x7f << ACPHY_PapdPolarSaturation02_stop_index2_SHIFT(rev))
#define ACPHY_PapdPolarSaturation02_testPipe_SHIFT(rev)           15
#define ACPHY_PapdPolarSaturation02_testPipe_MASK(rev)            (0x1 << ACPHY_PapdPolarSaturation02_testPipe_SHIFT(rev))

/* Register ACPHY_PapdPolarSaturation12 */
#define ACPHY_PapdPolarSaturation12(rev)                                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa7e : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa7e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa7e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa7e : INVALID_ADDRESS))))))))
#define ACPHY_PapdPolarSaturation12_polar_saturate_amp_override2_SHIFT(rev)    0
#define ACPHY_PapdPolarSaturation12_polar_saturate_amp_override2_MASK(rev)     (0x1 << ACPHY_PapdPolarSaturation12_polar_saturate_amp_override2_SHIFT(rev))
#define ACPHY_PapdPolarSaturation12_polar_saturate_amp_override_value2_SHIFT(rev) 4
#define ACPHY_PapdPolarSaturation12_polar_saturate_amp_override_value2_MASK(rev) (0x1ff << ACPHY_PapdPolarSaturation12_polar_saturate_amp_override_value2_SHIFT(rev))

/* Register ACPHY_PapdPolarSaturation22 */
#define ACPHY_PapdPolarSaturation22(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa7f : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa7f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa7f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa7f : INVALID_ADDRESS))))))))
#define ACPHY_PapdPolarSaturation22_inv_index_scalar2_SHIFT(rev) 0
#define ACPHY_PapdPolarSaturation22_inv_index_scalar2_MASK(rev)  (0x1fff << ACPHY_PapdPolarSaturation22_inv_index_scalar2_SHIFT(rev))

/* Register ACPHY_PapdLutSel02 */
#define ACPHY_PapdLutSel02(rev)                                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa80 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa80 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa80 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa80 : INVALID_ADDRESS))))))))
#define ACPHY_PapdLutSel02_papd_lut_select_ovr2_SHIFT(rev)         0
#define ACPHY_PapdLutSel02_papd_lut_select_ovr2_MASK(rev)          (0x1 << ACPHY_PapdLutSel02_papd_lut_select_ovr2_SHIFT(rev))
#define ACPHY_PapdLutSel02_papd_lut_select_ovr_val_cck2_SHIFT(rev) 2
#define ACPHY_PapdLutSel02_papd_lut_select_ovr_val_cck2_MASK(rev)  (0x7 << ACPHY_PapdLutSel02_papd_lut_select_ovr_val_cck2_SHIFT(rev))
#define ACPHY_PapdLutSel02_papd_lut_select_ovr_val2_SHIFT(rev)     5
#define ACPHY_PapdLutSel02_papd_lut_select_ovr_val2_MASK(rev)      (0x7 << ACPHY_PapdLutSel02_papd_lut_select_ovr_val2_SHIFT(rev))

/* Register ACPHY_PapdLutSel12 */
#define ACPHY_PapdLutSel12(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa81 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa81 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa81 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa81 : INVALID_ADDRESS))))))))
#define ACPHY_PapdLutSel12_papd_index_offset_lut02_SHIFT(rev) 0
#define ACPHY_PapdLutSel12_papd_index_offset_lut02_MASK(rev)  (0xff << ACPHY_PapdLutSel12_papd_index_offset_lut02_SHIFT(rev))
#define ACPHY_PapdLutSel12_papd_index_offset_lut12_SHIFT(rev) 8
#define ACPHY_PapdLutSel12_papd_index_offset_lut12_MASK(rev)  (0xff << ACPHY_PapdLutSel12_papd_index_offset_lut12_SHIFT(rev))

/* Register ACPHY_PapdLutSel22 */
#define ACPHY_PapdLutSel22(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa82 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa82 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa82 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa82 : INVALID_ADDRESS))))))))
#define ACPHY_PapdLutSel22_papd_index_offset_lut22_SHIFT(rev) 0
#define ACPHY_PapdLutSel22_papd_index_offset_lut22_MASK(rev)  (0xff << ACPHY_PapdLutSel22_papd_index_offset_lut22_SHIFT(rev))
#define ACPHY_PapdLutSel22_papd_index_offset_lut32_SHIFT(rev) 8
#define ACPHY_PapdLutSel22_papd_index_offset_lut32_MASK(rev)  (0xff << ACPHY_PapdLutSel22_papd_index_offset_lut32_SHIFT(rev))

/* Register ACPHY_PapdLutSel32 */
#define ACPHY_PapdLutSel32(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa83 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa83 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa83 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa83 : INVALID_ADDRESS))))))))
#define ACPHY_PapdLutSel32_papd_index_offset_lut42_SHIFT(rev) 0
#define ACPHY_PapdLutSel32_papd_index_offset_lut42_MASK(rev)  (0xff << ACPHY_PapdLutSel32_papd_index_offset_lut42_SHIFT(rev))
#define ACPHY_PapdLutSel32_papd_index_offset_lut52_SHIFT(rev) 8
#define ACPHY_PapdLutSel32_papd_index_offset_lut52_MASK(rev)  (0xff << ACPHY_PapdLutSel32_papd_index_offset_lut52_SHIFT(rev))

/* Register ACPHY_PapdLutSel42 */
#define ACPHY_PapdLutSel42(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa84 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa84 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa84 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa84 : INVALID_ADDRESS))))))))
#define ACPHY_PapdLutSel42_papd_index_offset_lut62_SHIFT(rev) 0
#define ACPHY_PapdLutSel42_papd_index_offset_lut62_MASK(rev)  (0xff << ACPHY_PapdLutSel42_papd_index_offset_lut62_SHIFT(rev))
#define ACPHY_PapdLutSel42_papd_index_offset_lut72_SHIFT(rev) 8
#define ACPHY_PapdLutSel42_papd_index_offset_lut72_MASK(rev)  (0xff << ACPHY_PapdLutSel42_papd_index_offset_lut72_SHIFT(rev))

/* Register ACPHY_forceFront2 */
#define ACPHY_forceFront2(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa90 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa90 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa90 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa90 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa90)))))))))
#define ACPHY_forceFront2_freqEst_SHIFT(rev)              10
#define ACPHY_forceFront2_freqEst_MASK(rev)               (0x1 << ACPHY_forceFront2_freqEst_SHIFT(rev))
#define ACPHY_forceFront2_freqCor_SHIFT(rev)              9
#define ACPHY_forceFront2_freqCor_MASK(rev)               (0x1 << ACPHY_forceFront2_freqCor_SHIFT(rev))
#define ACPHY_forceFront2_mf20U_sub_SHIFT(rev)            8
#define ACPHY_forceFront2_mf20U_sub_MASK(rev)             (0x1 << ACPHY_forceFront2_mf20U_sub_SHIFT(rev))
#define ACPHY_forceFront2_mf20L_sub_SHIFT(rev)            7
#define ACPHY_forceFront2_mf20L_sub_MASK(rev)             (0x1 << ACPHY_forceFront2_mf20L_sub_SHIFT(rev))
#define ACPHY_forceFront2_mf20U_SHIFT(rev)                6
#define ACPHY_forceFront2_mf20U_MASK(rev)                 (0x1 << ACPHY_forceFront2_mf20U_SHIFT(rev))
#define ACPHY_forceFront2_mf20L_SHIFT(rev)                5
#define ACPHY_forceFront2_mf20L_MASK(rev)                 (0x1 << ACPHY_forceFront2_mf20L_SHIFT(rev))
#define ACPHY_forceFront2_auto20U_sub_SHIFT(rev)          4
#define ACPHY_forceFront2_auto20U_sub_MASK(rev)           (0x1 << ACPHY_forceFront2_auto20U_sub_SHIFT(rev))
#define ACPHY_forceFront2_auto20L_sub_SHIFT(rev)          3
#define ACPHY_forceFront2_auto20L_sub_MASK(rev)           (0x1 << ACPHY_forceFront2_auto20L_sub_SHIFT(rev))
#define ACPHY_forceFront2_auto20U_SHIFT(rev)              2
#define ACPHY_forceFront2_auto20U_MASK(rev)               (0x1 << ACPHY_forceFront2_auto20U_SHIFT(rev))
#define ACPHY_forceFront2_auto20L_SHIFT(rev)              1
#define ACPHY_forceFront2_auto20L_MASK(rev)               (0x1 << ACPHY_forceFront2_auto20L_SHIFT(rev))
#define ACPHY_forceFront2_front40_SHIFT(rev)              0
#define ACPHY_forceFront2_front40_MASK(rev)               (0x1 << ACPHY_forceFront2_front40_SHIFT(rev))
#define ACPHY_forceFront2_spurcan_clk_en_slms0_SHIFT(rev) 14
#define ACPHY_forceFront2_spurcan_clk_en_slms0_MASK(rev)  (0x1 << ACPHY_forceFront2_spurcan_clk_en_slms0_SHIFT(rev))
#define ACPHY_forceFront2_spurcan_clk_en_slms1_SHIFT(rev) 13
#define ACPHY_forceFront2_spurcan_clk_en_slms1_MASK(rev)  (0x1 << ACPHY_forceFront2_spurcan_clk_en_slms1_SHIFT(rev))
#define ACPHY_forceFront2_spurcan_clk_en_fll_SHIFT(rev)   12
#define ACPHY_forceFront2_spurcan_clk_en_fll_MASK(rev)    (0x1 << ACPHY_forceFront2_spurcan_clk_en_fll_SHIFT(rev))

/* Register ACPHY_Auxphystats2 */
#define ACPHY_Auxphystats2(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa91 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa91 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa91 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa91 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa91)))))))))
#define ACPHY_Auxphystats2_auxgaininfo_SHIFT(rev)  0
#define ACPHY_Auxphystats2_auxgaininfo_MASK(rev)   (ACREV_GE(rev,33) ? (0xffff << ACPHY_Auxphystats2_auxgaininfo_SHIFT(rev)) : (0x3fff << ACPHY_Auxphystats2_auxgaininfo_SHIFT(rev)))
#define ACPHY_Auxphystats2_auxgaininfo2_SHIFT(rev) 0
#define ACPHY_Auxphystats2_auxgaininfo2_MASK(rev)  (0x3fff << ACPHY_Auxphystats2_auxgaininfo2_SHIFT(rev))

/* Register ACPHY_PhyStatsGainInfo2 */
#define ACPHY_PhyStatsGainInfo2(rev)                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa92 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa92 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa92 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa92 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa92)))))))))
#define ACPHY_PhyStatsGainInfo2_GainInfo_SHIFT(rev)  0
#define ACPHY_PhyStatsGainInfo2_GainInfo_MASK(rev)   (0xffff << ACPHY_PhyStatsGainInfo2_GainInfo_SHIFT(rev))
#define ACPHY_PhyStatsGainInfo2_GainInfo2_SHIFT(rev) 0
#define ACPHY_PhyStatsGainInfo2_GainInfo2_MASK(rev)  (0xffff << ACPHY_PhyStatsGainInfo2_GainInfo2_SHIFT(rev))

/* Register ACPHY_rxfe_fifo_uflow_cnt2 */
#define ACPHY_rxfe_fifo_uflow_cnt2(rev)                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa93 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa93 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa93 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa93 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa93)))))))))
#define ACPHY_rxfe_fifo_uflow_cnt2_uflow_cnt2_SHIFT(rev) 0
#define ACPHY_rxfe_fifo_uflow_cnt2_uflow_cnt2_MASK(rev)  (0xffff << ACPHY_rxfe_fifo_uflow_cnt2_uflow_cnt2_SHIFT(rev))

/* Register ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched2 */
#define ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched2(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa94 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa94 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa94 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa94 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa94)))))))))
#define ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched2_uflow_cnt_per_pkt_latched2_SHIFT(rev) 0
#define ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched2_uflow_cnt_per_pkt_latched2_MASK(rev) (0xf << ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched2_uflow_cnt_per_pkt_latched2_SHIFT(rev))

/* Register ACPHY_rxfe_fifo_oflow_cnt2 */
#define ACPHY_rxfe_fifo_oflow_cnt2(rev)                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa95 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa95 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa95 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa95 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa95)))))))))
#define ACPHY_rxfe_fifo_oflow_cnt2_oflow_cnt2_SHIFT(rev) 0
#define ACPHY_rxfe_fifo_oflow_cnt2_oflow_cnt2_MASK(rev)  (0xffff << ACPHY_rxfe_fifo_oflow_cnt2_oflow_cnt2_SHIFT(rev))

/* Register ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched2 */
#define ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched2(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa96 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xa96 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xa96 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa96 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa96)))))))))
#define ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched2_oflow_cnt_per_pkt_latched2_SHIFT(rev) 0
#define ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched2_oflow_cnt_per_pkt_latched2_MASK(rev) (0xf << ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched2_oflow_cnt_per_pkt_latched2_SHIFT(rev))

/* Register ACPHY_Core3RxIQCompA2 */
#define ACPHY_Core3RxIQCompA2(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xaa0 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xaa0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xaa0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaa0 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaa0)))))))))
#define ACPHY_Core3RxIQCompA2_a2_SHIFT(rev) 0
#define ACPHY_Core3RxIQCompA2_a2_MASK(rev)  (0x3ff << ACPHY_Core3RxIQCompA2_a2_SHIFT(rev))

/* Register ACPHY_Core3RxIQCompB2 */
#define ACPHY_Core3RxIQCompB2(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xaa1 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xaa1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xaa1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaa1 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaa1)))))))))
#define ACPHY_Core3RxIQCompB2_b2_SHIFT(rev) 0
#define ACPHY_Core3RxIQCompB2_b2_MASK(rev)  (0x3ff << ACPHY_Core3RxIQCompB2_b2_SHIFT(rev))

/* Register ACPHY_Core3BPhyRxIQCompA2 */
#define ACPHY_Core3BPhyRxIQCompA2(rev)         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xaa2 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xaa2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xaa2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaa2 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaa2)))))))))
#define ACPHY_Core3BPhyRxIQCompA2_a_SHIFT(rev) 0
#define ACPHY_Core3BPhyRxIQCompA2_a_MASK(rev)  (0x3ff << ACPHY_Core3BPhyRxIQCompA2_a_SHIFT(rev))

/* Register ACPHY_Core3BPhyRxIQCompB2 */
#define ACPHY_Core3BPhyRxIQCompB2(rev)         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xaa3 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xaa3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xaa3 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaa3 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaa3)))))))))
#define ACPHY_Core3BPhyRxIQCompB2_b_SHIFT(rev) 0
#define ACPHY_Core3BPhyRxIQCompB2_b_MASK(rev)  (0x3ff << ACPHY_Core3BPhyRxIQCompB2_b_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str2_c0 */
#define ACPHY_rxfdiqcomp_str2_c0(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xaa4 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xaa4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xaa4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaa4 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaa4)))))))))
#define ACPHY_rxfdiqcomp_str2_c0_c0_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str2_c0_c0_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str2_c0_c0_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str2_c1 */
#define ACPHY_rxfdiqcomp_str2_c1(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xaa5 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xaa5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xaa5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaa5 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaa5)))))))))
#define ACPHY_rxfdiqcomp_str2_c1_c1_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str2_c1_c1_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str2_c1_c1_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str2_c2 */
#define ACPHY_rxfdiqcomp_str2_c2(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xaa6 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xaa6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xaa6 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaa6 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaa6)))))))))
#define ACPHY_rxfdiqcomp_str2_c2_c2_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str2_c2_c2_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str2_c2_c2_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str2_c3 */
#define ACPHY_rxfdiqcomp_str2_c3(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xaa7 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xaa7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xaa7 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaa7 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaa7)))))))))
#define ACPHY_rxfdiqcomp_str2_c3_c3_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str2_c3_c3_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str2_c3_c3_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str2_c4 */
#define ACPHY_rxfdiqcomp_str2_c4(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xaa8 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xaa8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xaa8 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaa8 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaa8)))))))))
#define ACPHY_rxfdiqcomp_str2_c4_c4_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str2_c4_c4_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str2_c4_c4_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str2_c5 */
#define ACPHY_rxfdiqcomp_str2_c5(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xaa9 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xaa9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xaa9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaa9 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaa9)))))))))
#define ACPHY_rxfdiqcomp_str2_c5_c5_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str2_c5_c5_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str2_c5_c5_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str2_c6 */
#define ACPHY_rxfdiqcomp_str2_c6(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xaaa : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xaaa : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xaaa : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaaa : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaaa)))))))))
#define ACPHY_rxfdiqcomp_str2_c6_c6_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str2_c6_c6_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str2_c6_c6_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str2_c7 */
#define ACPHY_rxfdiqcomp_str2_c7(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xaab : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xaab : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xaab : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaab : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaab)))))))))
#define ACPHY_rxfdiqcomp_str2_c7_c7_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str2_c7_c7_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str2_c7_c7_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str2_c8 */
#define ACPHY_rxfdiqcomp_str2_c8(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xaac : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xaac : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xaac : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaac : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaac)))))))))
#define ACPHY_rxfdiqcomp_str2_c8_c8_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str2_c8_c8_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str2_c8_c8_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str2_c9 */
#define ACPHY_rxfdiqcomp_str2_c9(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xaad : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xaad : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xaad : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaad : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaad)))))))))
#define ACPHY_rxfdiqcomp_str2_c9_c9_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str2_c9_c9_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str2_c9_c9_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str2_c10 */
#define ACPHY_rxfdiqcomp_str2_c10(rev)           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xaae : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xaae : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xaae : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaae : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaae)))))))))
#define ACPHY_rxfdiqcomp_str2_c10_c10_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str2_c10_c10_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str2_c10_c10_SHIFT(rev))

/* Register ACPHY_IqestIqAccLo2 */
#define ACPHY_IqestIqAccLo2(rev)               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xac0 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xac0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xac0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xac0 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xac0)))))))))
#define ACPHY_IqestIqAccLo2_iqAccLo_SHIFT(rev) 0
#define ACPHY_IqestIqAccLo2_iqAccLo_MASK(rev)  (0xffff << ACPHY_IqestIqAccLo2_iqAccLo_SHIFT(rev))

/* Register ACPHY_IqestIqAccHi2 */
#define ACPHY_IqestIqAccHi2(rev)               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xac1 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xac1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xac1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xac1 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xac1)))))))))
#define ACPHY_IqestIqAccHi2_iqAccHi_SHIFT(rev) 0
#define ACPHY_IqestIqAccHi2_iqAccHi_MASK(rev)  (0xffff << ACPHY_IqestIqAccHi2_iqAccHi_SHIFT(rev))

/* Register ACPHY_IqestipwrAccLo2 */
#define ACPHY_IqestipwrAccLo2(rev)                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xac2 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xac2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xac2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xac2 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xac2)))))))))
#define ACPHY_IqestipwrAccLo2_ipwrAccLo_SHIFT(rev) 0
#define ACPHY_IqestipwrAccLo2_ipwrAccLo_MASK(rev)  (0xffff << ACPHY_IqestipwrAccLo2_ipwrAccLo_SHIFT(rev))

/* Register ACPHY_IqestipwrAccHi2 */
#define ACPHY_IqestipwrAccHi2(rev)                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xac3 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xac3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xac3 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xac3 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xac3)))))))))
#define ACPHY_IqestipwrAccHi2_ipwrAccHi_SHIFT(rev) 0
#define ACPHY_IqestipwrAccHi2_ipwrAccHi_MASK(rev)  (0xffff << ACPHY_IqestipwrAccHi2_ipwrAccHi_SHIFT(rev))

/* Register ACPHY_IqestqpwrAccLo2 */
#define ACPHY_IqestqpwrAccLo2(rev)                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xac4 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xac4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xac4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xac4 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xac4)))))))))
#define ACPHY_IqestqpwrAccLo2_qpwrAccLo_SHIFT(rev) 0
#define ACPHY_IqestqpwrAccLo2_qpwrAccLo_MASK(rev)  (0xffff << ACPHY_IqestqpwrAccLo2_qpwrAccLo_SHIFT(rev))

/* Register ACPHY_IqestqpwrAccHi2 */
#define ACPHY_IqestqpwrAccHi2(rev)                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xac5 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xac5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xac5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xac5 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xac5)))))))))
#define ACPHY_IqestqpwrAccHi2_qpwrAccHi_SHIFT(rev) 0
#define ACPHY_IqestqpwrAccHi2_qpwrAccHi_MASK(rev)  (0xffff << ACPHY_IqestqpwrAccHi2_qpwrAccHi_SHIFT(rev))

/* Register ACPHY_Core2barelyClipBackoff */
#define ACPHY_Core2barelyClipBackoff(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xad2 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xad2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xad2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xad2 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xad2)))))))))
#define ACPHY_Core2barelyClipBackoff_barelyclipThreshold_SHIFT(rev) 0
#define ACPHY_Core2barelyClipBackoff_barelyclipThreshold_MASK(rev)  (0xffff << ACPHY_Core2barelyClipBackoff_barelyclipThreshold_SHIFT(rev))

/* Register ACPHY_Core2computeGainInfo */
#define ACPHY_Core2computeGainInfo(rev)                                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xad4 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xad4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xad4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xad4 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xad4)))))))))
#define ACPHY_Core2computeGainInfo_disableClip1detect_SHIFT(rev)         14
#define ACPHY_Core2computeGainInfo_disableClip1detect_MASK(rev)          (0x1 << ACPHY_Core2computeGainInfo_disableClip1detect_SHIFT(rev))
#define ACPHY_Core2computeGainInfo_disableClip2detect_SHIFT(rev)         13
#define ACPHY_Core2computeGainInfo_disableClip2detect_MASK(rev)          (0x1 << ACPHY_Core2computeGainInfo_disableClip2detect_SHIFT(rev))
#define ACPHY_Core2computeGainInfo_barelyClipGainBackoffValue_SHIFT(rev) 5
#define ACPHY_Core2computeGainInfo_barelyClipGainBackoffValue_MASK(rev)  (0x1f << ACPHY_Core2computeGainInfo_barelyClipGainBackoffValue_SHIFT(rev))
#define ACPHY_Core2computeGainInfo_gainBackoffValue_SHIFT(rev)           0
#define ACPHY_Core2computeGainInfo_gainBackoffValue_MASK(rev)            (0x1f << ACPHY_Core2computeGainInfo_gainBackoffValue_SHIFT(rev))
#define ACPHY_Core2computeGainInfo_gainStepValue_SHIFT(rev)              10
#define ACPHY_Core2computeGainInfo_gainStepValue_MASK(rev)               (0x7 << ACPHY_Core2computeGainInfo_gainStepValue_SHIFT(rev))

/* Register ACPHY_Core2cckcomputeGainInfo */
#define ACPHY_Core2cckcomputeGainInfo(rev)                                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xad5 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xad5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xad5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xad5 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xad5)))))))))
#define ACPHY_Core2cckcomputeGainInfo_cckgainBackoffValue_SHIFT(rev)           0
#define ACPHY_Core2cckcomputeGainInfo_cckgainBackoffValue_MASK(rev)            (0x1f << ACPHY_Core2cckcomputeGainInfo_cckgainBackoffValue_SHIFT(rev))
#define ACPHY_Core2cckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT(rev) 5
#define ACPHY_Core2cckcomputeGainInfo_cckbarelyClipGainBackoffValue_MASK(rev)  (0x1f << ACPHY_Core2cckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT(rev))
#define ACPHY_Core2cckcomputeGainInfo_cckmaxGainValue_SHIFT(rev)               8
#define ACPHY_Core2cckcomputeGainInfo_cckmaxGainValue_MASK(rev)                (0xff << ACPHY_Core2cckcomputeGainInfo_cckmaxGainValue_SHIFT(rev))

/* Register ACPHY_Core2MinMaxGain */
#define ACPHY_Core2MinMaxGain(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xad6 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xad6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xad6 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xad6 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xad6)))))))))
#define ACPHY_Core2MinMaxGain_maxGainValue_SHIFT(rev) 8
#define ACPHY_Core2MinMaxGain_maxGainValue_MASK(rev)  (0xff << ACPHY_Core2MinMaxGain_maxGainValue_SHIFT(rev))
#define ACPHY_Core2MinMaxGain_minGainValue_SHIFT(rev) 0
#define ACPHY_Core2MinMaxGain_minGainValue_MASK(rev)  (0xff << ACPHY_Core2MinMaxGain_minGainValue_SHIFT(rev))

/* Register ACPHY_Core2edThreshold */
#define ACPHY_Core2edThreshold(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xad8 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xad8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xad8 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xad8 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xad8)))))))))
#define ACPHY_Core2edThreshold_edThreshold_SHIFT(rev) 0
#define ACPHY_Core2edThreshold_edThreshold_MASK(rev)  (0xffff << ACPHY_Core2edThreshold_edThreshold_SHIFT(rev))

/* Register ACPHY_Core2smallsigThreshold */
#define ACPHY_Core2smallsigThreshold(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xad9 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xad9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xad9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xad9 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xad9)))))))))
#define ACPHY_Core2smallsigThreshold_smallsigThreshold_SHIFT(rev) 0
#define ACPHY_Core2smallsigThreshold_smallsigThreshold_MASK(rev)  (0xffff << ACPHY_Core2smallsigThreshold_smallsigThreshold_SHIFT(rev))

/* Register ACPHY_Core2Clip1Threshold */
#define ACPHY_Core2Clip1Threshold(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xada : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xada : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xada : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xada : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xada)))))))))
#define ACPHY_Core2Clip1Threshold_Clip1Threshold_SHIFT(rev) 0
#define ACPHY_Core2Clip1Threshold_Clip1Threshold_MASK(rev)  (0xffff << ACPHY_Core2Clip1Threshold_Clip1Threshold_SHIFT(rev))

/* Register ACPHY_Core2Clip2Threshold */
#define ACPHY_Core2Clip2Threshold(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xadb : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xadb : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xadb : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xadb : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xadb)))))))))
#define ACPHY_Core2Clip2Threshold_Clip2Threshold_SHIFT(rev) 0
#define ACPHY_Core2Clip2Threshold_Clip2Threshold_MASK(rev)  (0xffff << ACPHY_Core2Clip2Threshold_Clip2Threshold_SHIFT(rev))

/* Register ACPHY_Core2InitGainCodeA */
#define ACPHY_Core2InitGainCodeA(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xadc : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xadc : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xadc : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xadc : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xadc)))))))))
#define ACPHY_Core2InitGainCodeA_initmixergainIndex_SHIFT(rev) 7
#define ACPHY_Core2InitGainCodeA_initmixergainIndex_MASK(rev)  (0xf << ACPHY_Core2InitGainCodeA_initmixergainIndex_SHIFT(rev))
#define ACPHY_Core2InitGainCodeA_initlna2Index_SHIFT(rev)      4
#define ACPHY_Core2InitGainCodeA_initlna2Index_MASK(rev)       (0x7 << ACPHY_Core2InitGainCodeA_initlna2Index_SHIFT(rev))
#define ACPHY_Core2InitGainCodeA_initLnaIndex_SHIFT(rev)       1
#define ACPHY_Core2InitGainCodeA_initLnaIndex_MASK(rev)        (0x7 << ACPHY_Core2InitGainCodeA_initLnaIndex_SHIFT(rev))
#define ACPHY_Core2InitGainCodeA_initExtLnaIndex_SHIFT(rev)    0
#define ACPHY_Core2InitGainCodeA_initExtLnaIndex_MASK(rev)     (0x1 << ACPHY_Core2InitGainCodeA_initExtLnaIndex_SHIFT(rev))

/* Register ACPHY_Core2InitGainCodeB */
#define ACPHY_Core2InitGainCodeB(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xadd : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xadd : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xadd : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xadd : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xadd)))))))))
#define ACPHY_Core2InitGainCodeB_initvgagainIndex_SHIFT(rev) 12
#define ACPHY_Core2InitGainCodeB_initvgagainIndex_MASK(rev)  (0xf << ACPHY_Core2InitGainCodeB_initvgagainIndex_SHIFT(rev))
#define ACPHY_Core2InitGainCodeB_InitBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core2InitGainCodeB_InitBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core2InitGainCodeB_InitBiQ1Index_SHIFT(rev))
#define ACPHY_Core2InitGainCodeB_InitBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core2InitGainCodeB_InitBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core2InitGainCodeB_InitBiQ0Index_SHIFT(rev))
#define ACPHY_Core2InitGainCodeB_InitHiTrTxIndex_SHIFT(rev)  3
#define ACPHY_Core2InitGainCodeB_InitHiTrTxIndex_MASK(rev)   (0x1 << ACPHY_Core2InitGainCodeB_InitHiTrTxIndex_SHIFT(rev))
#define ACPHY_Core2InitGainCodeB_InitHiTrRxIndex_SHIFT(rev)  2
#define ACPHY_Core2InitGainCodeB_InitHiTrRxIndex_MASK(rev)   (0x1 << ACPHY_Core2InitGainCodeB_InitHiTrRxIndex_SHIFT(rev))
#define ACPHY_Core2InitGainCodeB_InitHiLna1Byp_SHIFT(rev)    1
#define ACPHY_Core2InitGainCodeB_InitHiLna1Byp_MASK(rev)     (0x1 << ACPHY_Core2InitGainCodeB_InitHiLna1Byp_SHIFT(rev))

/* Register ACPHY_Core2clipHiGainCodeA */
#define ACPHY_Core2clipHiGainCodeA(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xade : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xade : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xade : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xade : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xade)))))))))
#define ACPHY_Core2clipHiGainCodeA_clip1himixergainIndex_SHIFT(rev) 7
#define ACPHY_Core2clipHiGainCodeA_clip1himixergainIndex_MASK(rev)  (0xf << ACPHY_Core2clipHiGainCodeA_clip1himixergainIndex_SHIFT(rev))
#define ACPHY_Core2clipHiGainCodeA_clip1hilna2Index_SHIFT(rev)      4
#define ACPHY_Core2clipHiGainCodeA_clip1hilna2Index_MASK(rev)       (0x7 << ACPHY_Core2clipHiGainCodeA_clip1hilna2Index_SHIFT(rev))
#define ACPHY_Core2clipHiGainCodeA_clip1hiLnaIndex_SHIFT(rev)       1
#define ACPHY_Core2clipHiGainCodeA_clip1hiLnaIndex_MASK(rev)        (0x7 << ACPHY_Core2clipHiGainCodeA_clip1hiLnaIndex_SHIFT(rev))
#define ACPHY_Core2clipHiGainCodeA_clip1hiextLnaIndex_SHIFT(rev)    0
#define ACPHY_Core2clipHiGainCodeA_clip1hiextLnaIndex_MASK(rev)     (0x1 << ACPHY_Core2clipHiGainCodeA_clip1hiextLnaIndex_SHIFT(rev))

/* Register ACPHY_Core2clipHiGainCodeB */
#define ACPHY_Core2clipHiGainCodeB(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xadf : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xadf : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xadf : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xadf : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xadf)))))))))
#define ACPHY_Core2clipHiGainCodeB_clip1hivgagainIndex_SHIFT(rev) 12
#define ACPHY_Core2clipHiGainCodeB_clip1hivgagainIndex_MASK(rev)  (0xf << ACPHY_Core2clipHiGainCodeB_clip1hivgagainIndex_SHIFT(rev))
#define ACPHY_Core2clipHiGainCodeB_clip1hiBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core2clipHiGainCodeB_clip1hiBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core2clipHiGainCodeB_clip1hiBiQ1Index_SHIFT(rev))
#define ACPHY_Core2clipHiGainCodeB_clip1hiBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core2clipHiGainCodeB_clip1hiBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core2clipHiGainCodeB_clip1hiBiQ0Index_SHIFT(rev))
#define ACPHY_Core2clipHiGainCodeB_clip1HiTrTxIndex_SHIFT(rev)    3
#define ACPHY_Core2clipHiGainCodeB_clip1HiTrTxIndex_MASK(rev)     (0x1 << ACPHY_Core2clipHiGainCodeB_clip1HiTrTxIndex_SHIFT(rev))
#define ACPHY_Core2clipHiGainCodeB_clip1HiTrRxIndex_SHIFT(rev)    2
#define ACPHY_Core2clipHiGainCodeB_clip1HiTrRxIndex_MASK(rev)     (0x1 << ACPHY_Core2clipHiGainCodeB_clip1HiTrRxIndex_SHIFT(rev))
#define ACPHY_Core2clipHiGainCodeB_clip1HiLna1Byp_SHIFT(rev)      1
#define ACPHY_Core2clipHiGainCodeB_clip1HiLna1Byp_MASK(rev)       (0x1 << ACPHY_Core2clipHiGainCodeB_clip1HiLna1Byp_SHIFT(rev))

/* Register ACPHY_Core2clipmdGainCodeA */
#define ACPHY_Core2clipmdGainCodeA(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xae0 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xae0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xae0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xae0 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xae0)))))))))
#define ACPHY_Core2clipmdGainCodeA_clip1mdmixergainIndex_SHIFT(rev)  7
#define ACPHY_Core2clipmdGainCodeA_clip1mdmixergainIndex_MASK(rev)   (0xf << ACPHY_Core2clipmdGainCodeA_clip1mdmixergainIndex_SHIFT(rev))
#define ACPHY_Core2clipmdGainCodeA_clip1mdlna2Index_SHIFT(rev)       4
#define ACPHY_Core2clipmdGainCodeA_clip1mdlna2Index_MASK(rev)        (0x7 << ACPHY_Core2clipmdGainCodeA_clip1mdlna2Index_SHIFT(rev))
#define ACPHY_Core2clipmdGainCodeA_clip1mdLnaIndex_SHIFT(rev)        1
#define ACPHY_Core2clipmdGainCodeA_clip1mdLnaIndex_MASK(rev)         (0x7 << ACPHY_Core2clipmdGainCodeA_clip1mdLnaIndex_SHIFT(rev))
#define ACPHY_Core2clipmdGainCodeA_clip1mdextLnaIndex_SHIFT(rev)     0
#define ACPHY_Core2clipmdGainCodeA_clip1mdextLnaIndex_MASK(rev)      (0x1 << ACPHY_Core2clipmdGainCodeA_clip1mdextLnaIndex_SHIFT(rev))
#define ACPHY_Core2clipmdGainCodeA_clip1mdmixergainIndexF_SHIFT(rev) 7
#define ACPHY_Core2clipmdGainCodeA_clip1mdmixergainIndexF_MASK(rev)  (0xf << ACPHY_Core2clipmdGainCodeA_clip1mdmixergainIndexF_SHIFT(rev))

/* Register ACPHY_Core2clipmdGainCodeB */
#define ACPHY_Core2clipmdGainCodeB(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xae1 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xae1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xae1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xae1 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xae1)))))))))
#define ACPHY_Core2clipmdGainCodeB_clip1mdvgagainIndex_SHIFT(rev) 12
#define ACPHY_Core2clipmdGainCodeB_clip1mdvgagainIndex_MASK(rev)  (0xf << ACPHY_Core2clipmdGainCodeB_clip1mdvgagainIndex_SHIFT(rev))
#define ACPHY_Core2clipmdGainCodeB_clip1mdBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core2clipmdGainCodeB_clip1mdBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core2clipmdGainCodeB_clip1mdBiQ1Index_SHIFT(rev))
#define ACPHY_Core2clipmdGainCodeB_clip1mdBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core2clipmdGainCodeB_clip1mdBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core2clipmdGainCodeB_clip1mdBiQ0Index_SHIFT(rev))
#define ACPHY_Core2clipmdGainCodeB_clip1mdTrTxIndex_SHIFT(rev)    3
#define ACPHY_Core2clipmdGainCodeB_clip1mdTrTxIndex_MASK(rev)     (0x1 << ACPHY_Core2clipmdGainCodeB_clip1mdTrTxIndex_SHIFT(rev))
#define ACPHY_Core2clipmdGainCodeB_clip1mdTrRxIndex_SHIFT(rev)    2
#define ACPHY_Core2clipmdGainCodeB_clip1mdTrRxIndex_MASK(rev)     (0x1 << ACPHY_Core2clipmdGainCodeB_clip1mdTrRxIndex_SHIFT(rev))
#define ACPHY_Core2clipmdGainCodeB_clip1mdLna1Byp_SHIFT(rev)      1
#define ACPHY_Core2clipmdGainCodeB_clip1mdLna1Byp_MASK(rev)       (0x1 << ACPHY_Core2clipmdGainCodeB_clip1mdLna1Byp_SHIFT(rev))

/* Register ACPHY_Core2cliploGainCodeA */
#define ACPHY_Core2cliploGainCodeA(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xae2 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xae2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xae2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xae2 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xae2)))))))))
#define ACPHY_Core2cliploGainCodeA_clip1lomixergainIndex_SHIFT(rev) 7
#define ACPHY_Core2cliploGainCodeA_clip1lomixergainIndex_MASK(rev)  (0xf << ACPHY_Core2cliploGainCodeA_clip1lomixergainIndex_SHIFT(rev))
#define ACPHY_Core2cliploGainCodeA_clip1lolna2Index_SHIFT(rev)      4
#define ACPHY_Core2cliploGainCodeA_clip1lolna2Index_MASK(rev)       (0x7 << ACPHY_Core2cliploGainCodeA_clip1lolna2Index_SHIFT(rev))
#define ACPHY_Core2cliploGainCodeA_clip1loLnaIndex_SHIFT(rev)       1
#define ACPHY_Core2cliploGainCodeA_clip1loLnaIndex_MASK(rev)        (0x7 << ACPHY_Core2cliploGainCodeA_clip1loLnaIndex_SHIFT(rev))
#define ACPHY_Core2cliploGainCodeA_clip1loextLnaIndex_SHIFT(rev)    0
#define ACPHY_Core2cliploGainCodeA_clip1loextLnaIndex_MASK(rev)     (0x1 << ACPHY_Core2cliploGainCodeA_clip1loextLnaIndex_SHIFT(rev))

/* Register ACPHY_Core2cliploGainCodeB */
#define ACPHY_Core2cliploGainCodeB(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xae3 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xae3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xae3 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xae3 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xae3)))))))))
#define ACPHY_Core2cliploGainCodeB_clip1lovgagainIndex_SHIFT(rev) 12
#define ACPHY_Core2cliploGainCodeB_clip1lovgagainIndex_MASK(rev)  (0xf << ACPHY_Core2cliploGainCodeB_clip1lovgagainIndex_SHIFT(rev))
#define ACPHY_Core2cliploGainCodeB_clip1loBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core2cliploGainCodeB_clip1loBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core2cliploGainCodeB_clip1loBiQ1Index_SHIFT(rev))
#define ACPHY_Core2cliploGainCodeB_clip1loBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core2cliploGainCodeB_clip1loBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core2cliploGainCodeB_clip1loBiQ0Index_SHIFT(rev))
#define ACPHY_Core2cliploGainCodeB_clip1loTrTxIndex_SHIFT(rev)    3
#define ACPHY_Core2cliploGainCodeB_clip1loTrTxIndex_MASK(rev)     (0x1 << ACPHY_Core2cliploGainCodeB_clip1loTrTxIndex_SHIFT(rev))
#define ACPHY_Core2cliploGainCodeB_clip1loTrRxIndex_SHIFT(rev)    2
#define ACPHY_Core2cliploGainCodeB_clip1loTrRxIndex_MASK(rev)     (0x1 << ACPHY_Core2cliploGainCodeB_clip1loTrRxIndex_SHIFT(rev))
#define ACPHY_Core2cliploGainCodeB_clip1loLna1Byp_SHIFT(rev)      1
#define ACPHY_Core2cliploGainCodeB_clip1loLna1Byp_MASK(rev)       (0x1 << ACPHY_Core2cliploGainCodeB_clip1loLna1Byp_SHIFT(rev))

/* Register ACPHY_Core2clip2GainCodeA */
#define ACPHY_Core2clip2GainCodeA(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xae4 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xae4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xae4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xae4 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xae4)))))))))
#define ACPHY_Core2clip2GainCodeA_clip2mixergainIndex_SHIFT(rev) 7
#define ACPHY_Core2clip2GainCodeA_clip2mixergainIndex_MASK(rev)  (0xf << ACPHY_Core2clip2GainCodeA_clip2mixergainIndex_SHIFT(rev))
#define ACPHY_Core2clip2GainCodeA_clip2lna2Index_SHIFT(rev)      4
#define ACPHY_Core2clip2GainCodeA_clip2lna2Index_MASK(rev)       (0x7 << ACPHY_Core2clip2GainCodeA_clip2lna2Index_SHIFT(rev))
#define ACPHY_Core2clip2GainCodeA_clip2LnaIndex_SHIFT(rev)       1
#define ACPHY_Core2clip2GainCodeA_clip2LnaIndex_MASK(rev)        (0x7 << ACPHY_Core2clip2GainCodeA_clip2LnaIndex_SHIFT(rev))
#define ACPHY_Core2clip2GainCodeA_cllip2extLnaIndex_SHIFT(rev)   0
#define ACPHY_Core2clip2GainCodeA_cllip2extLnaIndex_MASK(rev)    (0x1 << ACPHY_Core2clip2GainCodeA_cllip2extLnaIndex_SHIFT(rev))

/* Register ACPHY_Core2clip2GainCodeB */
#define ACPHY_Core2clip2GainCodeB(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xae5 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xae5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xae5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xae5 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xae5)))))))))
#define ACPHY_Core2clip2GainCodeB_clip2vgagainIndex_SHIFT(rev) 12
#define ACPHY_Core2clip2GainCodeB_clip2vgagainIndex_MASK(rev)  (0xf << ACPHY_Core2clip2GainCodeB_clip2vgagainIndex_SHIFT(rev))
#define ACPHY_Core2clip2GainCodeB_clip2BiQ1Index_SHIFT(rev)    8
#define ACPHY_Core2clip2GainCodeB_clip2BiQ1Index_MASK(rev)     (0x7 << ACPHY_Core2clip2GainCodeB_clip2BiQ1Index_SHIFT(rev))
#define ACPHY_Core2clip2GainCodeB_clip2BiQ0Index_SHIFT(rev)    4
#define ACPHY_Core2clip2GainCodeB_clip2BiQ0Index_MASK(rev)     (0x7 << ACPHY_Core2clip2GainCodeB_clip2BiQ0Index_SHIFT(rev))
#define ACPHY_Core2clip2GainCodeB_clip2TRTxIndex_SHIFT(rev)    3
#define ACPHY_Core2clip2GainCodeB_clip2TRTxIndex_MASK(rev)     (0x1 << ACPHY_Core2clip2GainCodeB_clip2TRTxIndex_SHIFT(rev))
#define ACPHY_Core2clip2GainCodeB_clip2TRRxIndex_SHIFT(rev)    2
#define ACPHY_Core2clip2GainCodeB_clip2TRRxIndex_MASK(rev)     (0x1 << ACPHY_Core2clip2GainCodeB_clip2TRRxIndex_SHIFT(rev))
#define ACPHY_Core2clip2GainCodeB_clip2Lna1Byp_SHIFT(rev)      1
#define ACPHY_Core2clip2GainCodeB_clip2Lna1Byp_MASK(rev)       (0x1 << ACPHY_Core2clip2GainCodeB_clip2Lna1Byp_SHIFT(rev))

/* Register ACPHY_Core2_BiQuad_MaxGain */
#define ACPHY_Core2_BiQuad_MaxGain(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xae6 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xae6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xae6 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xae6 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xae6)))))))))
#define ACPHY_Core2_BiQuad_MaxGain_BiQuad_MaxGain_SHIFT(rev)    0
#define ACPHY_Core2_BiQuad_MaxGain_BiQuad_MaxGain_MASK(rev)     (0xff << ACPHY_Core2_BiQuad_MaxGain_BiQuad_MaxGain_SHIFT(rev))
#define ACPHY_Core2_BiQuad_MaxGain_adcExtraBackOffdb_SHIFT(rev) 8
#define ACPHY_Core2_BiQuad_MaxGain_adcExtraBackOffdb_MASK(rev)  (0xff << ACPHY_Core2_BiQuad_MaxGain_adcExtraBackOffdb_SHIFT(rev))

/* Register ACPHY_Core2lpfQ */
#define ACPHY_Core2lpfQ(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xae7 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xae7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xae7 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xae7 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xae7)))))))))
#define ACPHY_Core2lpfQ_lpfqOvr_SHIFT(rev)        0
#define ACPHY_Core2lpfQ_lpfqOvr_MASK(rev)         (0x1ff << ACPHY_Core2lpfQ_lpfqOvr_SHIFT(rev))
#define ACPHY_Core2lpfQ_maxtiagainindx_SHIFT(rev) 9
#define ACPHY_Core2lpfQ_maxtiagainindx_MASK(rev)  (0xf << ACPHY_Core2lpfQ_maxtiagainindx_SHIFT(rev))

/* Register ACPHY_Core2HpFBw */
#define ACPHY_Core2HpFBw(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xae8 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xae8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xae8 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xae8 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xae8)))))))))
#define ACPHY_Core2HpFBw_hpfbWval_SHIFT(rev)        0
#define ACPHY_Core2HpFBw_hpfbWval_MASK(rev)         (0xff << ACPHY_Core2HpFBw_hpfbWval_SHIFT(rev))
#define ACPHY_Core2HpFBw_maxAnalogGaindb_SHIFT(rev) 8
#define ACPHY_Core2HpFBw_maxAnalogGaindb_MASK(rev)  (0xff << ACPHY_Core2HpFBw_maxAnalogGaindb_SHIFT(rev))

/* Register ACPHY_Core2_TargetVar_log2 */
#define ACPHY_Core2_TargetVar_log2(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xae9 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xae9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xae9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xae9 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xae9)))))))))
#define ACPHY_Core2_TargetVar_log2_targetVar_log2_SHIFT(rev) 0
#define ACPHY_Core2_TargetVar_log2_targetVar_log2_MASK(rev)  (0x3ff << ACPHY_Core2_TargetVar_log2_targetVar_log2_SHIFT(rev))

/* Register ACPHY_Core2PreClip1Threshold */
#define ACPHY_Core2PreClip1Threshold(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xaeb : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xaeb : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xaeb : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaeb : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaeb)))))))))
#define ACPHY_Core2PreClip1Threshold_PreClip1Threshold_SHIFT(rev) 0
#define ACPHY_Core2PreClip1Threshold_PreClip1Threshold_MASK(rev)  (0xffff << ACPHY_Core2PreClip1Threshold_PreClip1Threshold_SHIFT(rev))

/* Register ACPHY_Core2PreClip2Threshold */
#define ACPHY_Core2PreClip2Threshold(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xaec : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xaec : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xaec : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaec : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaec)))))))))
#define ACPHY_Core2PreClip2Threshold_PreClip2Threshold_SHIFT(rev) 0
#define ACPHY_Core2PreClip2Threshold_PreClip2Threshold_MASK(rev)  (0xffff << ACPHY_Core2PreClip2Threshold_PreClip2Threshold_SHIFT(rev))

/* Register ACPHY_Core2Adcclip */
#define ACPHY_Core2Adcclip(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xaed : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xaed : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xaed : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaed : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaed)))))))))
#define ACPHY_Core2Adcclip_adc_clip_cnt_th_SHIFT(rev) 0
#define ACPHY_Core2Adcclip_adc_clip_cnt_th_MASK(rev)  (0xff << ACPHY_Core2Adcclip_adc_clip_cnt_th_SHIFT(rev))

/* Register ACPHY_Core2RssiClipMuxSel */
#define ACPHY_Core2RssiClipMuxSel(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xaee : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xaee : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xaee : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaee : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaee)))))))))
#define ACPHY_Core2RssiClipMuxSel_fastAgcNbClipMuxSel_SHIFT(rev)   0
#define ACPHY_Core2RssiClipMuxSel_fastAgcNbClipMuxSel_MASK(rev)    (0x3 << ACPHY_Core2RssiClipMuxSel_fastAgcNbClipMuxSel_SHIFT(rev))
#define ACPHY_Core2RssiClipMuxSel_fastAgcW1ClipMuxSel_SHIFT(rev)   2
#define ACPHY_Core2RssiClipMuxSel_fastAgcW1ClipMuxSel_MASK(rev)    (0x3 << ACPHY_Core2RssiClipMuxSel_fastAgcW1ClipMuxSel_SHIFT(rev))
#define ACPHY_Core2RssiClipMuxSel_fastAgcW3ClipMuxSel_SHIFT(rev)   4
#define ACPHY_Core2RssiClipMuxSel_fastAgcW3ClipMuxSel_MASK(rev)    (0x1 << ACPHY_Core2RssiClipMuxSel_fastAgcW3ClipMuxSel_SHIFT(rev))
#define ACPHY_Core2RssiClipMuxSel_fastAgcW1ClipMix1stEn_SHIFT(rev) 5
#define ACPHY_Core2RssiClipMuxSel_fastAgcW1ClipMix1stEn_MASK(rev)  (0x1 << ACPHY_Core2RssiClipMuxSel_fastAgcW1ClipMix1stEn_SHIFT(rev))
#define ACPHY_Core2RssiClipMuxSel_fastAgcW0ClipMuxSel_SHIFT(rev)   6
#define ACPHY_Core2RssiClipMuxSel_fastAgcW0ClipMuxSel_MASK(rev)    (0x3 << ACPHY_Core2RssiClipMuxSel_fastAgcW0ClipMuxSel_SHIFT(rev))
#define ACPHY_Core2RssiClipMuxSel_fastAgcW0ClipCntTh_SHIFT(rev)    8
#define ACPHY_Core2RssiClipMuxSel_fastAgcW0ClipCntTh_MASK(rev)     (0xff << ACPHY_Core2RssiClipMuxSel_fastAgcW0ClipCntTh_SHIFT(rev))

/* Register ACPHY_Core2FastAgcClipCntTh */
#define ACPHY_Core2FastAgcClipCntTh(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xaef : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xaef : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xaef : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaef : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaef)))))))))
#define ACPHY_Core2FastAgcClipCntTh_fastAgcNbClipCntTh_SHIFT(rev) 0
#define ACPHY_Core2FastAgcClipCntTh_fastAgcNbClipCntTh_MASK(rev)  (0xff << ACPHY_Core2FastAgcClipCntTh_fastAgcNbClipCntTh_SHIFT(rev))
#define ACPHY_Core2FastAgcClipCntTh_fastAgcW1ClipCntTh_SHIFT(rev) 8
#define ACPHY_Core2FastAgcClipCntTh_fastAgcW1ClipCntTh_MASK(rev)  (0xff << ACPHY_Core2FastAgcClipCntTh_fastAgcW1ClipCntTh_SHIFT(rev))

/* Register ACPHY_Core2SsAgcW1ClipCntTh */
#define ACPHY_Core2SsAgcW1ClipCntTh(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xaf0 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xaf0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xaf0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaf0 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaf0)))))))))
#define ACPHY_Core2SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core2SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_MASK(rev)  (0xff << ACPHY_Core2SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_SHIFT(rev))
#define ACPHY_Core2SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core2SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_MASK(rev)  (0xff << ACPHY_Core2SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core2SsAgcW2ClipCntTh */
#define ACPHY_Core2SsAgcW2ClipCntTh(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xaf1 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xaf1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xaf1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaf1 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaf1)))))))))
#define ACPHY_Core2SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core2SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_MASK(rev)  (0xff << ACPHY_Core2SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_SHIFT(rev))
#define ACPHY_Core2SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core2SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_MASK(rev)  (0xff << ACPHY_Core2SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core2SsAgcNbClipCntTh1 */
#define ACPHY_Core2SsAgcNbClipCntTh1(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xaf2 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xaf2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xaf2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaf2 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaf2)))))))))
#define ACPHY_Core2SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core2SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_MASK(rev)  (0xff << ACPHY_Core2SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_SHIFT(rev))
#define ACPHY_Core2SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core2SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_MASK(rev)  (0xff << ACPHY_Core2SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core2ssClipGainTR */
#define ACPHY_Core2ssClipGainTR(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xaf4 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xaf4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xaf4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaf4 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaf4)))))))))
#define ACPHY_Core2ssClipGainTR_ssClipGainTrTxIndex_SHIFT(rev) 0
#define ACPHY_Core2ssClipGainTR_ssClipGainTrTxIndex_MASK(rev)  (0x1 << ACPHY_Core2ssClipGainTR_ssClipGainTrTxIndex_SHIFT(rev))
#define ACPHY_Core2ssClipGainTR_ssClipGainTrRxIndex_SHIFT(rev) 1
#define ACPHY_Core2ssClipGainTR_ssClipGainTrRxIndex_MASK(rev)  (0x1 << ACPHY_Core2ssClipGainTR_ssClipGainTrRxIndex_SHIFT(rev))
#define ACPHY_Core2ssClipGainTR_ssagc_hpf_bw_idx_th_SHIFT(rev) 2
#define ACPHY_Core2ssClipGainTR_ssagc_hpf_bw_idx_th_MASK(rev)  (0x1f << ACPHY_Core2ssClipGainTR_ssagc_hpf_bw_idx_th_SHIFT(rev))

/* Register ACPHY_RxStatPwrOffset2 */
#define ACPHY_RxStatPwrOffset2(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xaf7 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xaf7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xaf7 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaf7 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaf7)))))))))
#define ACPHY_RxStatPwrOffset2_rx_status_pwr_offset2_SHIFT(rev) 0
#define ACPHY_RxStatPwrOffset2_rx_status_pwr_offset2_MASK(rev)  (0xff << ACPHY_RxStatPwrOffset2_rx_status_pwr_offset2_SHIFT(rev))
#define ACPHY_RxStatPwrOffset2_use_gainVar_for_rssi2_SHIFT(rev) 8
#define ACPHY_RxStatPwrOffset2_use_gainVar_for_rssi2_MASK(rev)  (0x1 << ACPHY_RxStatPwrOffset2_use_gainVar_for_rssi2_SHIFT(rev))
#define ACPHY_RxStatPwrOffset2_en_clip_detect_adc2_SHIFT(rev)   9
#define ACPHY_RxStatPwrOffset2_en_clip_detect_adc2_MASK(rev)    (0x1 << ACPHY_RxStatPwrOffset2_en_clip_detect_adc2_SHIFT(rev))

/* Register ACPHY_Core2_BPHY_TargetVar_log2_pt8us */
#define ACPHY_Core2_BPHY_TargetVar_log2_pt8us(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xaf8 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xaf8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xaf8 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaf8 : INVALID_ADDRESS))))))))
#define ACPHY_Core2_BPHY_TargetVar_log2_pt8us_bphy_targetVar_log2_pt8us_SHIFT(rev) 0
#define ACPHY_Core2_BPHY_TargetVar_log2_pt8us_bphy_targetVar_log2_pt8us_MASK(rev) (0x3ff << ACPHY_Core2_BPHY_TargetVar_log2_pt8us_bphy_targetVar_log2_pt8us_SHIFT(rev))

/* Register ACPHY_Core2_TRLossValue */
#define ACPHY_Core2_TRLossValue(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xaf9 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xaf9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xaf9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaf9 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaf9)))))))))
#define ACPHY_Core2_TRLossValue_freqGainRLoss2_SHIFT(rev) 0
#define ACPHY_Core2_TRLossValue_freqGainRLoss2_MASK(rev)  (0x7f << ACPHY_Core2_TRLossValue_freqGainRLoss2_SHIFT(rev))
#define ACPHY_Core2_TRLossValue_freqGainTLoss2_SHIFT(rev) 8
#define ACPHY_Core2_TRLossValue_freqGainTLoss2_MASK(rev)  (0x7f << ACPHY_Core2_TRLossValue_freqGainTLoss2_SHIFT(rev))

/* Register ACPHY_Core2_lna1BypVals */
#define ACPHY_Core2_lna1BypVals(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xafa : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xafa : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xafa : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xafa : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xafa)))))))))
#define ACPHY_Core2_lna1BypVals_lna1BypEn2_SHIFT(rev)     0
#define ACPHY_Core2_lna1BypVals_lna1BypEn2_MASK(rev)      (0x1 << ACPHY_Core2_lna1BypVals_lna1BypEn2_SHIFT(rev))
#define ACPHY_Core2_lna1BypVals_lna1BypIndex2_SHIFT(rev)  1
#define ACPHY_Core2_lna1BypVals_lna1BypIndex2_MASK(rev)   (0x7 << ACPHY_Core2_lna1BypVals_lna1BypIndex2_SHIFT(rev))
#define ACPHY_Core2_lna1BypVals_lna1BypGain2_SHIFT(rev)   4
#define ACPHY_Core2_lna1BypVals_lna1BypGain2_MASK(rev)    (0xff << ACPHY_Core2_lna1BypVals_lna1BypGain2_SHIFT(rev))
#define ACPHY_Core2_lna1BypVals_tiny_tia_mode2_SHIFT(rev) 12
#define ACPHY_Core2_lna1BypVals_tiny_tia_mode2_MASK(rev)  (0x1 << ACPHY_Core2_lna1BypVals_tiny_tia_mode2_SHIFT(rev))

/* Register ACPHY_Core2_RSSIMuxSel1 */
#define ACPHY_Core2_RSSIMuxSel1(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xafb : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xafb : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xafb : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xafb : INVALID_ADDRESS))))))))
#define ACPHY_Core2_RSSIMuxSel1_wrssi1_sel_low2_SHIFT(rev)  0
#define ACPHY_Core2_RSSIMuxSel1_wrssi1_sel_low2_MASK(rev)   (0x3 << ACPHY_Core2_RSSIMuxSel1_wrssi1_sel_low2_SHIFT(rev))
#define ACPHY_Core2_RSSIMuxSel1_wrssi1_sel_mid2_SHIFT(rev)  2
#define ACPHY_Core2_RSSIMuxSel1_wrssi1_sel_mid2_MASK(rev)   (0x3 << ACPHY_Core2_RSSIMuxSel1_wrssi1_sel_mid2_SHIFT(rev))
#define ACPHY_Core2_RSSIMuxSel1_wrssi1_sel_high2_SHIFT(rev) 4
#define ACPHY_Core2_RSSIMuxSel1_wrssi1_sel_high2_MASK(rev)  (0x3 << ACPHY_Core2_RSSIMuxSel1_wrssi1_sel_high2_SHIFT(rev))
#define ACPHY_Core2_RSSIMuxSel1_wrssi2_sel_low2_SHIFT(rev)  6
#define ACPHY_Core2_RSSIMuxSel1_wrssi2_sel_low2_MASK(rev)   (0x3 << ACPHY_Core2_RSSIMuxSel1_wrssi2_sel_low2_SHIFT(rev))
#define ACPHY_Core2_RSSIMuxSel1_wrssi2_sel_mid2_SHIFT(rev)  8
#define ACPHY_Core2_RSSIMuxSel1_wrssi2_sel_mid2_MASK(rev)   (0x3 << ACPHY_Core2_RSSIMuxSel1_wrssi2_sel_mid2_SHIFT(rev))
#define ACPHY_Core2_RSSIMuxSel1_wrssi2_sel_high2_SHIFT(rev) 10
#define ACPHY_Core2_RSSIMuxSel1_wrssi2_sel_high2_MASK(rev)  (0x3 << ACPHY_Core2_RSSIMuxSel1_wrssi2_sel_high2_SHIFT(rev))

/* Register ACPHY_Core2_RSSIMuxSel2 */
#define ACPHY_Core2_RSSIMuxSel2(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xafc : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xafc : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xafc : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xafc : INVALID_ADDRESS))))))))
#define ACPHY_Core2_RSSIMuxSel2_wrssi3_sel_02_SHIFT(rev) 0
#define ACPHY_Core2_RSSIMuxSel2_wrssi3_sel_02_MASK(rev)  (0x3 << ACPHY_Core2_RSSIMuxSel2_wrssi3_sel_02_SHIFT(rev))
#define ACPHY_Core2_RSSIMuxSel2_wrssi3_sel_12_SHIFT(rev) 2
#define ACPHY_Core2_RSSIMuxSel2_wrssi3_sel_12_MASK(rev)  (0x3 << ACPHY_Core2_RSSIMuxSel2_wrssi3_sel_12_SHIFT(rev))
#define ACPHY_Core2_RSSIMuxSel2_wrssi3_sel_22_SHIFT(rev) 4
#define ACPHY_Core2_RSSIMuxSel2_wrssi3_sel_22_MASK(rev)  (0x3 << ACPHY_Core2_RSSIMuxSel2_wrssi3_sel_22_SHIFT(rev))
#define ACPHY_Core2_RSSIMuxSel2_nrssi_sel_02_SHIFT(rev)  6
#define ACPHY_Core2_RSSIMuxSel2_nrssi_sel_02_MASK(rev)   (0x3 << ACPHY_Core2_RSSIMuxSel2_nrssi_sel_02_SHIFT(rev))
#define ACPHY_Core2_RSSIMuxSel2_nrssi_sel_12_SHIFT(rev)  8
#define ACPHY_Core2_RSSIMuxSel2_nrssi_sel_12_MASK(rev)   (0x3 << ACPHY_Core2_RSSIMuxSel2_nrssi_sel_12_SHIFT(rev))
#define ACPHY_Core2_RSSIMuxSel2_nrssi_sel_22_SHIFT(rev)  10
#define ACPHY_Core2_RSSIMuxSel2_nrssi_sel_22_MASK(rev)   (0x3 << ACPHY_Core2_RSSIMuxSel2_nrssi_sel_22_SHIFT(rev))

/* Register ACPHY_Core2_HTPktGainELNAIndex */
#define ACPHY_Core2_HTPktGainELNAIndex(rev)                                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xafd : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xafd : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xafd : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xafd : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xafb)))))))))
#define ACPHY_Core2_HTPktGainELNAIndex_htpktgain_freeze_ext_lna_gain2_SHIFT(rev) 0
#define ACPHY_Core2_HTPktGainELNAIndex_htpktgain_freeze_ext_lna_gain2_MASK(rev) (0x1 << ACPHY_Core2_HTPktGainELNAIndex_htpktgain_freeze_ext_lna_gain2_SHIFT(rev))
#define ACPHY_Core2_HTPktGainELNAIndex_min_gain_for_extlna_en2_SHIFT(rev)      1
#define ACPHY_Core2_HTPktGainELNAIndex_min_gain_for_extlna_en2_MASK(rev)       (0x1 << ACPHY_Core2_HTPktGainELNAIndex_min_gain_for_extlna_en2_SHIFT(rev))
#define ACPHY_Core2_HTPktGainELNAIndex_antWeightsOvrVal_SHIFT(rev)             2
#define ACPHY_Core2_HTPktGainELNAIndex_antWeightsOvrVal_MASK(rev)              (0xff << ACPHY_Core2_HTPktGainELNAIndex_antWeightsOvrVal_SHIFT(rev))

/* Register ACPHY_Core2DSSScckPktGain */
#define ACPHY_Core2DSSScckPktGain(rev)                                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xafe : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xafe : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xafe : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xafe : INVALID_ADDRESS))))))))
#define ACPHY_Core2DSSScckPktGain_dsss_cck_maxAnalogGaindb_SHIFT(rev)   8
#define ACPHY_Core2DSSScckPktGain_dsss_cck_maxAnalogGaindb_MASK(rev)    (0xff << ACPHY_Core2DSSScckPktGain_dsss_cck_maxAnalogGaindb_SHIFT(rev))
#define ACPHY_Core2DSSScckPktGain_dsss_cck_adcExtraBackOffdb_SHIFT(rev) 0
#define ACPHY_Core2DSSScckPktGain_dsss_cck_adcExtraBackOffdb_MASK(rev)  (0xff << ACPHY_Core2DSSScckPktGain_dsss_cck_adcExtraBackOffdb_SHIFT(rev))

/* Register ACPHY_crsminpoweroffset2 */
#define ACPHY_crsminpoweroffset2(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb10 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb10 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb10 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb10 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb10)))))))))
#define ACPHY_crsminpoweroffset2_crsminpowerOffsetu_SHIFT(rev) 8
#define ACPHY_crsminpoweroffset2_crsminpowerOffsetu_MASK(rev)  (0xff << ACPHY_crsminpoweroffset2_crsminpowerOffsetu_SHIFT(rev))
#define ACPHY_crsminpoweroffset2_crsminpowerOffsetl_SHIFT(rev) 0
#define ACPHY_crsminpoweroffset2_crsminpowerOffsetl_MASK(rev)  (0xff << ACPHY_crsminpoweroffset2_crsminpowerOffsetl_SHIFT(rev))

/* Register ACPHY_crsminpoweroffsetSub12 */
#define ACPHY_crsminpoweroffsetSub12(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb11 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb11 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb11 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb11 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb11)))))))))
#define ACPHY_crsminpoweroffsetSub12_crsminpowerOffsetuSub1_SHIFT(rev) 8
#define ACPHY_crsminpoweroffsetSub12_crsminpowerOffsetuSub1_MASK(rev)  (0xff << ACPHY_crsminpoweroffsetSub12_crsminpowerOffsetuSub1_SHIFT(rev))
#define ACPHY_crsminpoweroffsetSub12_crsminpowerOffsetlSub1_SHIFT(rev) 0
#define ACPHY_crsminpoweroffsetSub12_crsminpowerOffsetlSub1_MASK(rev)  (0xff << ACPHY_crsminpoweroffsetSub12_crsminpowerOffsetlSub1_SHIFT(rev))

/* Register ACPHY_crsmfminpoweroffset2 */
#define ACPHY_crsmfminpoweroffset2(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb12 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb12 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb12 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb12 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb12)))))))))
#define ACPHY_crsmfminpoweroffset2_crsmfminpowerOffsetu_SHIFT(rev) 8
#define ACPHY_crsmfminpoweroffset2_crsmfminpowerOffsetu_MASK(rev)  (0xff << ACPHY_crsmfminpoweroffset2_crsmfminpowerOffsetu_SHIFT(rev))
#define ACPHY_crsmfminpoweroffset2_crsmfminpowerOffsetl_SHIFT(rev) 0
#define ACPHY_crsmfminpoweroffset2_crsmfminpowerOffsetl_MASK(rev)  (0xff << ACPHY_crsmfminpoweroffset2_crsmfminpowerOffsetl_SHIFT(rev))

/* Register ACPHY_crsmfminpoweroffsetSub12 */
#define ACPHY_crsmfminpoweroffsetSub12(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb13 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb13 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb13 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb13 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb13)))))))))
#define ACPHY_crsmfminpoweroffsetSub12_crsmfminpowerOffsetuSub1_SHIFT(rev) 8
#define ACPHY_crsmfminpoweroffsetSub12_crsmfminpowerOffsetuSub1_MASK(rev)  (0xff << ACPHY_crsmfminpoweroffsetSub12_crsmfminpowerOffsetuSub1_SHIFT(rev))
#define ACPHY_crsmfminpoweroffsetSub12_crsmfminpowerOffsetlSub1_SHIFT(rev) 0
#define ACPHY_crsmfminpoweroffsetSub12_crsmfminpowerOffsetlSub1_MASK(rev)  (0xff << ACPHY_crsmfminpoweroffsetSub12_crsmfminpowerOffsetlSub1_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideTxPus2 */
#define ACPHY_RfctrlOverrideTxPus2(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb20 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb20 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb20 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb20 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb20)))))))))
#define ACPHY_RfctrlOverrideTxPus2_txrf_pwrup_SHIFT(rev)          0
#define ACPHY_RfctrlOverrideTxPus2_txrf_pwrup_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideTxPus2_txrf_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus2_pa_pwrup_SHIFT(rev)            1
#define ACPHY_RfctrlOverrideTxPus2_pa_pwrup_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideTxPus2_pa_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus2_txrf_bias_reset_SHIFT(rev)     2
#define ACPHY_RfctrlOverrideTxPus2_txrf_bias_reset_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideTxPus2_txrf_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus2_pa_bias_reset_SHIFT(rev)       3
#define ACPHY_RfctrlOverrideTxPus2_pa_bias_reset_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideTxPus2_pa_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus2_lpf_pu_SHIFT(rev)              4
#define ACPHY_RfctrlOverrideTxPus2_lpf_pu_MASK(rev)               (0x1 << ACPHY_RfctrlOverrideTxPus2_lpf_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus2_lpf_bq1_pu_SHIFT(rev)          5
#define ACPHY_RfctrlOverrideTxPus2_lpf_bq1_pu_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideTxPus2_lpf_bq1_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus2_lpf_bq2_pu_SHIFT(rev)          6
#define ACPHY_RfctrlOverrideTxPus2_lpf_bq2_pu_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideTxPus2_lpf_bq2_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus2_logen_pwrup_SHIFT(rev)         7
#define ACPHY_RfctrlOverrideTxPus2_logen_pwrup_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideTxPus2_logen_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus2_logen_reset_SHIFT(rev)         8
#define ACPHY_RfctrlOverrideTxPus2_logen_reset_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideTxPus2_logen_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus2_bg_pulse_SHIFT(rev)            9
#define ACPHY_RfctrlOverrideTxPus2_bg_pulse_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideTxPus2_bg_pulse_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus2_logen_mimodes_pwrup_SHIFT(rev) 10
#define ACPHY_RfctrlOverrideTxPus2_logen_mimodes_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideTxPus2_logen_mimodes_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus2_logen_mimosrc_pwrup_SHIFT(rev) 11
#define ACPHY_RfctrlOverrideTxPus2_logen_mimosrc_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideTxPus2_logen_mimosrc_pwrup_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideRxPus2 */
#define ACPHY_RfctrlOverrideRxPus2(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb21 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb21 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb21 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb21 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb21)))))))))
#define ACPHY_RfctrlOverrideRxPus2_fast_nap_bias_pu_SHIFT(rev)       0
#define ACPHY_RfctrlOverrideRxPus2_fast_nap_bias_pu_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideRxPus2_fast_nap_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus2_logen_rx_bias_reset_SHIFT(rev)    1
#define ACPHY_RfctrlOverrideRxPus2_logen_rx_bias_reset_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideRxPus2_logen_rx_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus2_logen_rx_pwrup_SHIFT(rev)         2
#define ACPHY_RfctrlOverrideRxPus2_logen_rx_pwrup_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideRxPus2_logen_rx_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus2_rxrf_pwrup_SHIFT(rev)             3
#define ACPHY_RfctrlOverrideRxPus2_rxrf_pwrup_MASK(rev)              (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus2_rxrf_5G_pwrup_SHIFT(rev)          4
#define ACPHY_RfctrlOverrideRxPus2_rxrf_5G_pwrup_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_5G_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus2_rxrf_lna2_pwrup_SHIFT(rev)        5
#define ACPHY_RfctrlOverrideRxPus2_rxrf_lna2_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_lna2_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus2_rxrf_lna1_pwrup_SHIFT(rev)        6
#define ACPHY_RfctrlOverrideRxPus2_rxrf_lna1_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_lna1_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus2_rxrf_lna1_5G_pwrup_SHIFT(rev)     7
#define ACPHY_RfctrlOverrideRxPus2_rxrf_lna1_5G_pwrup_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_lna1_5G_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus2_lpf_pu_dc_SHIFT(rev)              8
#define ACPHY_RfctrlOverrideRxPus2_lpf_pu_dc_MASK(rev)               (0x1 << ACPHY_RfctrlOverrideRxPus2_lpf_pu_dc_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus2_tia_DC_loop_PU_SHIFT(rev)         9
#define ACPHY_RfctrlOverrideRxPus2_tia_DC_loop_PU_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideRxPus2_tia_DC_loop_PU_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus2_rssi_wb1a_pu_SHIFT(rev)           10
#define ACPHY_RfctrlOverrideRxPus2_rssi_wb1a_pu_MASK(rev)            (0x1 << ACPHY_RfctrlOverrideRxPus2_rssi_wb1a_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus2_rssi_wb1g_pu_SHIFT(rev)           11
#define ACPHY_RfctrlOverrideRxPus2_rssi_wb1g_pu_MASK(rev)            (0x1 << ACPHY_RfctrlOverrideRxPus2_rssi_wb1g_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus2_rxrf_lna2_wrssi2_pwrup_SHIFT(rev) 12
#define ACPHY_RfctrlOverrideRxPus2_rxrf_lna2_wrssi2_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_lna2_wrssi2_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus2_lpf_nrssi_pwrup_SHIFT(rev)        13
#define ACPHY_RfctrlOverrideRxPus2_lpf_nrssi_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideRxPus2_lpf_nrssi_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus2_lpf_wrssi3_pwrup_SHIFT(rev)       14
#define ACPHY_RfctrlOverrideRxPus2_lpf_wrssi3_pwrup_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideRxPus2_lpf_wrssi3_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus2_rxrf_bias_reset_SHIFT(rev)        15
#define ACPHY_RfctrlOverrideRxPus2_rxrf_bias_reset_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_bias_reset_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideGains2 */
#define ACPHY_RfctrlOverrideGains2(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb22 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb22 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb22 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb22 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb22)))))))))
#define ACPHY_RfctrlOverrideGains2_txgain_SHIFT(rev)         0
#define ACPHY_RfctrlOverrideGains2_txgain_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideGains2_txgain_SHIFT(rev))
#define ACPHY_RfctrlOverrideGains2_rxgain_SHIFT(rev)         1
#define ACPHY_RfctrlOverrideGains2_rxgain_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideGains2_rxgain_SHIFT(rev))
#define ACPHY_RfctrlOverrideGains2_lpf_bq1_gain_SHIFT(rev)   2
#define ACPHY_RfctrlOverrideGains2_lpf_bq1_gain_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideGains2_lpf_bq1_gain_SHIFT(rev))
#define ACPHY_RfctrlOverrideGains2_lpf_bq2_gain_SHIFT(rev)   3
#define ACPHY_RfctrlOverrideGains2_lpf_bq2_gain_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideGains2_lpf_bq2_gain_SHIFT(rev))
#define ACPHY_RfctrlOverrideGains2_rf2g_mix1st_en_SHIFT(rev) 4
#define ACPHY_RfctrlOverrideGains2_rf2g_mix1st_en_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideGains2_rf2g_mix1st_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideGains2_tia_high_gain_SHIFT(rev)  5
#define ACPHY_RfctrlOverrideGains2_tia_high_gain_MASK(rev)   (0x1 << ACPHY_RfctrlOverrideGains2_tia_high_gain_SHIFT(rev))
#define ACPHY_RfctrlOverrideGains2_txmxctrl_SHIFT(rev)       6
#define ACPHY_RfctrlOverrideGains2_txmxctrl_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideGains2_txmxctrl_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideLpfCT2 */
#define ACPHY_RfctrlOverrideLpfCT2(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb23 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb23 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb23 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb23 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb23)))))))))
#define ACPHY_RfctrlOverrideLpfCT2_lpf_q_biq2_SHIFT(rev)           0
#define ACPHY_RfctrlOverrideLpfCT2_lpf_q_biq2_MASK(rev)            (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_q_biq2_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT2_lpf_dc_bw_SHIFT(rev)            1
#define ACPHY_RfctrlOverrideLpfCT2_lpf_dc_bw_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_dc_bw_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT2_tia_HPC_SHIFT(rev)              2
#define ACPHY_RfctrlOverrideLpfCT2_tia_HPC_MASK(rev)               (0x1 << ACPHY_RfctrlOverrideLpfCT2_tia_HPC_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT2_lpf_bq1_bw_SHIFT(rev)           3
#define ACPHY_RfctrlOverrideLpfCT2_lpf_bq1_bw_MASK(rev)            (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_bq1_bw_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT2_lpf_bq2_bw_SHIFT(rev)           4
#define ACPHY_RfctrlOverrideLpfCT2_lpf_bq2_bw_MASK(rev)            (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_bq2_bw_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT2_lpf_dc_bypass_SHIFT(rev)        5
#define ACPHY_RfctrlOverrideLpfCT2_lpf_dc_bypass_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_dc_bypass_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT2_tia_DC_loop_bypass_SHIFT(rev)   6
#define ACPHY_RfctrlOverrideLpfCT2_tia_DC_loop_bypass_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfCT2_tia_DC_loop_bypass_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT2_afe_DACbuf_fixed_cap_SHIFT(rev) 7
#define ACPHY_RfctrlOverrideLpfCT2_afe_DACbuf_fixed_cap_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideLpfCT2_afe_DACbuf_fixed_cap_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT2_afe_DACbuf_Cap_SHIFT(rev)       8
#define ACPHY_RfctrlOverrideLpfCT2_afe_DACbuf_Cap_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideLpfCT2_afe_DACbuf_Cap_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT2_lpf_g_mult_SHIFT(rev)           9
#define ACPHY_RfctrlOverrideLpfCT2_lpf_g_mult_MASK(rev)            (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_g_mult_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT2_lpf_g_mult_rc_SHIFT(rev)        10
#define ACPHY_RfctrlOverrideLpfCT2_lpf_g_mult_rc_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_g_mult_rc_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT2_lpf_rc_bw_SHIFT(rev)            11
#define ACPHY_RfctrlOverrideLpfCT2_lpf_rc_bw_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_rc_bw_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideLpfSwtch2 */
#define ACPHY_RfctrlOverrideLpfSwtch2(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb24 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb24 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb24 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb24 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb24)))))))))
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_tia_bq1_SHIFT(rev)   0
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_tia_bq1_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_tia_bq1_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_iqcal_bq1_SHIFT(rev) 1
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_iqcal_bq1_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_iqcal_bq1_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_aux_bq1_SHIFT(rev)   2
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_aux_bq1_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_aux_bq1_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq1_bq2_SHIFT(rev)   3
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq1_bq2_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq1_bq2_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_dac_bq2_SHIFT(rev)   4
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_dac_bq2_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_dac_bq2_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_dac_rc_SHIFT(rev)    5
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_dac_rc_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_dac_rc_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq2_rc_SHIFT(rev)    6
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq2_rc_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq2_rc_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_dac_adc_SHIFT(rev)   7
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_dac_adc_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_dac_adc_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq1_adc_SHIFT(rev)   8
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq1_adc_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq1_adc_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq2_adc_SHIFT(rev)   9
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq2_adc_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq2_adc_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_dc_hold_SHIFT(rev)      10
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_dc_hold_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_dc_hold_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideAfeCfg2 */
#define ACPHY_RfctrlOverrideAfeCfg2(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb25 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb25 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb25 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb25 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb25)))))))))
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqdac_pwrup_SHIFT(rev)        0
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqdac_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqdac_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_pwrup_SHIFT(rev)        1
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_reset_SHIFT(rev)        2
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_reset_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_rx_div4_en_SHIFT(rev)   3
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_rx_div4_en_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_rx_div4_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg2_afe_rst_clk_SHIFT(rev)            4
#define ACPHY_RfctrlOverrideAfeCfg2_afe_rst_clk_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_rst_clk_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_mode_SHIFT(rev)         5
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_mode_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_mode_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_flashhspd_SHIFT(rev)    6
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_flashhspd_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_flashhspd_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg2_afe_ctrl_flash17lvl_SHIFT(rev)    7
#define ACPHY_RfctrlOverrideAfeCfg2_afe_ctrl_flash17lvl_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_ctrl_flash17lvl_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_adc_bias_SHIFT(rev)     8
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_adc_bias_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_adc_bias_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_clamp_en_SHIFT(rev)     9
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_clamp_en_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_clamp_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_reset_ov_det_SHIFT(rev) 10
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_reset_ov_det_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_reset_ov_det_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_flash_only_SHIFT(rev)   11
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_flash_only_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_flash_only_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqdac_pd_partial_SHIFT(rev)   12
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqdac_pd_partial_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqdac_pd_partial_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg2_afe_hw_rst_override_SHIFT(rev)    13
#define ACPHY_RfctrlOverrideAfeCfg2_afe_hw_rst_override_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_hw_rst_override_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideLowPwrCfg2 */
#define ACPHY_RfctrlOverrideLowPwrCfg2(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb26 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb26 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb26 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb26 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb26)))))))))
#define ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_lna1_5G_low_ct_SHIFT(rev) 0
#define ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_lna1_5G_low_ct_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_lna1_5G_low_ct_SHIFT(rev))
#define ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_lna1_low_ct_SHIFT(rev)    1
#define ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_lna1_low_ct_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_lna1_low_ct_SHIFT(rev))
#define ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_lna2_gm_size_SHIFT(rev)   2
#define ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_lna2_gm_size_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_lna2_gm_size_SHIFT(rev))
#define ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_rxmix_gm_size_SHIFT(rev)  3
#define ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_rxmix_gm_size_MASK(rev)   (0x1 << ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_rxmix_gm_size_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideAuxTssi2 */
#define ACPHY_RfctrlOverrideAuxTssi2(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb27 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb27 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb27 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb27 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb27)))))))))
#define ACPHY_RfctrlOverrideAuxTssi2_afe_iqadc_aux_en_SHIFT(rev)    0
#define ACPHY_RfctrlOverrideAuxTssi2_afe_iqadc_aux_en_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideAuxTssi2_afe_iqadc_aux_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi2_amux_sel_port_SHIFT(rev)       1
#define ACPHY_RfctrlOverrideAuxTssi2_amux_sel_port_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideAuxTssi2_amux_sel_port_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi2_tssi_pu_SHIFT(rev)             2
#define ACPHY_RfctrlOverrideAuxTssi2_tssi_pu_MASK(rev)              (0x1 << ACPHY_RfctrlOverrideAuxTssi2_tssi_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi2_tssi_range_SHIFT(rev)          3
#define ACPHY_RfctrlOverrideAuxTssi2_tssi_range_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideAuxTssi2_tssi_range_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi2_tssi_sel_SHIFT(rev)            4
#define ACPHY_RfctrlOverrideAuxTssi2_tssi_sel_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideAuxTssi2_tssi_sel_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi2_afe_auxpga_sel_gain_SHIFT(rev) 5
#define ACPHY_RfctrlOverrideAuxTssi2_afe_auxpga_sel_gain_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideAuxTssi2_afe_auxpga_sel_gain_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi2_afe_auxpga_sel_vmid_SHIFT(rev) 6
#define ACPHY_RfctrlOverrideAuxTssi2_afe_auxpga_sel_vmid_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideAuxTssi2_afe_auxpga_sel_vmid_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi2_tempsense_comp_swap_SHIFT(rev) 7
#define ACPHY_RfctrlOverrideAuxTssi2_tempsense_comp_swap_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideAuxTssi2_tempsense_comp_swap_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi2_tempsense_swap_SHIFT(rev)      8
#define ACPHY_RfctrlOverrideAuxTssi2_tempsense_swap_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideAuxTssi2_tempsense_swap_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi2_tx_vlin_ovr_SHIFT(rev)         9
#define ACPHY_RfctrlOverrideAuxTssi2_tx_vlin_ovr_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideAuxTssi2_tx_vlin_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi2_afe_iqadc_auxpga_cc_SHIFT(rev) 10
#define ACPHY_RfctrlOverrideAuxTssi2_afe_iqadc_auxpga_cc_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideAuxTssi2_afe_iqadc_auxpga_cc_SHIFT(rev))

/* Register ACPHY_RfctrlCoreTxPus2 */
#define ACPHY_RfctrlCoreTxPus2(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb28 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb28 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb28 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb28 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb28)))))))))
#define ACPHY_RfctrlCoreTxPus2_txrf_pwrup_SHIFT(rev)          0
#define ACPHY_RfctrlCoreTxPus2_txrf_pwrup_MASK(rev)           (0x1 << ACPHY_RfctrlCoreTxPus2_txrf_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus2_pa_pwrup_SHIFT(rev)            1
#define ACPHY_RfctrlCoreTxPus2_pa_pwrup_MASK(rev)             (0x1 << ACPHY_RfctrlCoreTxPus2_pa_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus2_txrf_bias_reset_SHIFT(rev)     2
#define ACPHY_RfctrlCoreTxPus2_txrf_bias_reset_MASK(rev)      (0x1 << ACPHY_RfctrlCoreTxPus2_txrf_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus2_pa_bias_reset_SHIFT(rev)       3
#define ACPHY_RfctrlCoreTxPus2_pa_bias_reset_MASK(rev)        (0x1 << ACPHY_RfctrlCoreTxPus2_pa_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus2_lpf_pu_SHIFT(rev)              4
#define ACPHY_RfctrlCoreTxPus2_lpf_pu_MASK(rev)               (0x1 << ACPHY_RfctrlCoreTxPus2_lpf_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus2_lpf_bq1_pu_SHIFT(rev)          5
#define ACPHY_RfctrlCoreTxPus2_lpf_bq1_pu_MASK(rev)           (0x1 << ACPHY_RfctrlCoreTxPus2_lpf_bq1_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus2_lpf_bq2_pu_SHIFT(rev)          6
#define ACPHY_RfctrlCoreTxPus2_lpf_bq2_pu_MASK(rev)           (0x1 << ACPHY_RfctrlCoreTxPus2_lpf_bq2_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus2_logen_pwrup_SHIFT(rev)         7
#define ACPHY_RfctrlCoreTxPus2_logen_pwrup_MASK(rev)          (0x1 << ACPHY_RfctrlCoreTxPus2_logen_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus2_logen_reset_SHIFT(rev)         8
#define ACPHY_RfctrlCoreTxPus2_logen_reset_MASK(rev)          (0x1 << ACPHY_RfctrlCoreTxPus2_logen_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus2_rxrf_bias_reset_SHIFT(rev)     10
#define ACPHY_RfctrlCoreTxPus2_rxrf_bias_reset_MASK(rev)      (0x1 << ACPHY_RfctrlCoreTxPus2_rxrf_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus2_lpf_wrssi3_pwrup_SHIFT(rev)    11
#define ACPHY_RfctrlCoreTxPus2_lpf_wrssi3_pwrup_MASK(rev)     (0x7 << ACPHY_RfctrlCoreTxPus2_lpf_wrssi3_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus2_bg_pulse_SHIFT(rev)            14
#define ACPHY_RfctrlCoreTxPus2_bg_pulse_MASK(rev)             (0x1 << ACPHY_RfctrlCoreTxPus2_bg_pulse_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus2_logen_mimosrc_pwrup_SHIFT(rev) 9
#define ACPHY_RfctrlCoreTxPus2_logen_mimosrc_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlCoreTxPus2_logen_mimosrc_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus2_logen_mimodes_pwrup_SHIFT(rev) 15
#define ACPHY_RfctrlCoreTxPus2_logen_mimodes_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlCoreTxPus2_logen_mimodes_pwrup_SHIFT(rev))

/* Register ACPHY_RfctrlCoreRxPus2 */
#define ACPHY_RfctrlCoreRxPus2(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb29 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb29 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb29 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb29 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb29)))))))))
#define ACPHY_RfctrlCoreRxPus2_fast_nap_bias_pu_SHIFT(rev)       0
#define ACPHY_RfctrlCoreRxPus2_fast_nap_bias_pu_MASK(rev)        (0x1 << ACPHY_RfctrlCoreRxPus2_fast_nap_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus2_logen_rx_pwrup_SHIFT(rev)         1
#define ACPHY_RfctrlCoreRxPus2_logen_rx_pwrup_MASK(rev)          (0x1 << ACPHY_RfctrlCoreRxPus2_logen_rx_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus2_logen_rx_bias_reset_SHIFT(rev)    2
#define ACPHY_RfctrlCoreRxPus2_logen_rx_bias_reset_MASK(rev)     (0x1 << ACPHY_RfctrlCoreRxPus2_logen_rx_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus2_rxrf_pwrup_SHIFT(rev)             3
#define ACPHY_RfctrlCoreRxPus2_rxrf_pwrup_MASK(rev)              (0x1 << ACPHY_RfctrlCoreRxPus2_rxrf_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus2_rxrf_5G_pwrup_SHIFT(rev)          4
#define ACPHY_RfctrlCoreRxPus2_rxrf_5G_pwrup_MASK(rev)           (0x1 << ACPHY_RfctrlCoreRxPus2_rxrf_5G_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus2_rxrf_lna2_pwrup_SHIFT(rev)        5
#define ACPHY_RfctrlCoreRxPus2_rxrf_lna2_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlCoreRxPus2_rxrf_lna2_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus2_rxrf_lna1_pwrup_SHIFT(rev)        6
#define ACPHY_RfctrlCoreRxPus2_rxrf_lna1_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlCoreRxPus2_rxrf_lna1_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus2_rxrf_lna1_5G_pwrup_SHIFT(rev)     7
#define ACPHY_RfctrlCoreRxPus2_rxrf_lna1_5G_pwrup_MASK(rev)      (0x1 << ACPHY_RfctrlCoreRxPus2_rxrf_lna1_5G_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus2_lpf_pu_dc_SHIFT(rev)              8
#define ACPHY_RfctrlCoreRxPus2_lpf_pu_dc_MASK(rev)               (0x1 << ACPHY_RfctrlCoreRxPus2_lpf_pu_dc_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus2_tia_DC_loop_PU_SHIFT(rev)         9
#define ACPHY_RfctrlCoreRxPus2_tia_DC_loop_PU_MASK(rev)          (0x1 << ACPHY_RfctrlCoreRxPus2_tia_DC_loop_PU_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus2_rssi_wb1a_pu_SHIFT(rev)           10
#define ACPHY_RfctrlCoreRxPus2_rssi_wb1a_pu_MASK(rev)            (0x1 << ACPHY_RfctrlCoreRxPus2_rssi_wb1a_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus2_rssi_wb1g_pu_SHIFT(rev)           11
#define ACPHY_RfctrlCoreRxPus2_rssi_wb1g_pu_MASK(rev)            (0x1 << ACPHY_RfctrlCoreRxPus2_rssi_wb1g_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus2_rxrf_lna2_wrssi2_pwrup_SHIFT(rev) 12
#define ACPHY_RfctrlCoreRxPus2_rxrf_lna2_wrssi2_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlCoreRxPus2_rxrf_lna2_wrssi2_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus2_lpf_nrssi_pwrup_SHIFT(rev)        13
#define ACPHY_RfctrlCoreRxPus2_lpf_nrssi_pwrup_MASK(rev)         (0x7 << ACPHY_RfctrlCoreRxPus2_lpf_nrssi_pwrup_SHIFT(rev))

/* Register ACPHY_RfctrlCoreRXGAIN12 */
#define ACPHY_RfctrlCoreRXGAIN12(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb30 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb30 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb30 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb30 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb30)))))))))
#define ACPHY_RfctrlCoreRXGAIN12_rxrf_lna1_gain_SHIFT(rev) 0
#define ACPHY_RfctrlCoreRXGAIN12_rxrf_lna1_gain_MASK(rev)  (0x7 << ACPHY_RfctrlCoreRXGAIN12_rxrf_lna1_gain_SHIFT(rev))
#define ACPHY_RfctrlCoreRXGAIN12_rxrf_lna2_gain_SHIFT(rev) 3
#define ACPHY_RfctrlCoreRXGAIN12_rxrf_lna2_gain_MASK(rev)  (0x7 << ACPHY_RfctrlCoreRXGAIN12_rxrf_lna2_gain_SHIFT(rev))
#define ACPHY_RfctrlCoreRXGAIN12_rxrf_tia_gain_SHIFT(rev)  6
#define ACPHY_RfctrlCoreRXGAIN12_rxrf_tia_gain_MASK(rev)   (0xf << ACPHY_RfctrlCoreRXGAIN12_rxrf_tia_gain_SHIFT(rev))
#define ACPHY_RfctrlCoreRXGAIN12_rxgain_dvga_SHIFT(rev)    10
#define ACPHY_RfctrlCoreRXGAIN12_rxgain_dvga_MASK(rev)     (0xf << ACPHY_RfctrlCoreRXGAIN12_rxgain_dvga_SHIFT(rev))
#define ACPHY_RfctrlCoreRXGAIN12_lna1_bypass_SHIFT(rev)    14
#define ACPHY_RfctrlCoreRXGAIN12_lna1_bypass_MASK(rev)     (0x1 << ACPHY_RfctrlCoreRXGAIN12_lna1_bypass_SHIFT(rev))

/* Register ACPHY_RfctrlCoreRXGAIN22 */
#define ACPHY_RfctrlCoreRXGAIN22(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb31 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb31 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb31 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb31 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb31)))))))))
#define ACPHY_RfctrlCoreRXGAIN22_rxrf_lna1_Rout_SHIFT(rev)    0
#define ACPHY_RfctrlCoreRXGAIN22_rxrf_lna1_Rout_MASK(rev)     (0xf << ACPHY_RfctrlCoreRXGAIN22_rxrf_lna1_Rout_SHIFT(rev))
#define ACPHY_RfctrlCoreRXGAIN22_rxrf_lna2_Rout_SHIFT(rev)    4
#define ACPHY_RfctrlCoreRXGAIN22_rxrf_lna2_Rout_MASK(rev)     (0xf << ACPHY_RfctrlCoreRXGAIN22_rxrf_lna2_Rout_SHIFT(rev))
#define ACPHY_RfctrlCoreRXGAIN22_tr_rxrf_lna1_Rout_SHIFT(rev) 8
#define ACPHY_RfctrlCoreRXGAIN22_tr_rxrf_lna1_Rout_MASK(rev)  (0xf << ACPHY_RfctrlCoreRXGAIN22_tr_rxrf_lna1_Rout_SHIFT(rev))
#define ACPHY_RfctrlCoreRXGAIN22_tr_rxrf_lna2_Rout_SHIFT(rev) 12
#define ACPHY_RfctrlCoreRXGAIN22_tr_rxrf_lna2_Rout_MASK(rev)  (0xf << ACPHY_RfctrlCoreRXGAIN22_tr_rxrf_lna2_Rout_SHIFT(rev))

/* Register ACPHY_RfctrlCoreTXGAIN12 */
#define ACPHY_RfctrlCoreTXGAIN12(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb32 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb32 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb32 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb32 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb32)))))))))
#define ACPHY_RfctrlCoreTXGAIN12_pa_GAINCTRL_PA_SHIFT(rev) 0
#define ACPHY_RfctrlCoreTXGAIN12_pa_GAINCTRL_PA_MASK(rev)  (0xff << ACPHY_RfctrlCoreTXGAIN12_pa_GAINCTRL_PA_SHIFT(rev))
#define ACPHY_RfctrlCoreTXGAIN12_txrf_pad_gc_SHIFT(rev)    8
#define ACPHY_RfctrlCoreTXGAIN12_txrf_pad_gc_MASK(rev)     (0xff << ACPHY_RfctrlCoreTXGAIN12_txrf_pad_gc_SHIFT(rev))

/* Register ACPHY_RfctrlCoreTXGAIN22 */
#define ACPHY_RfctrlCoreTXGAIN22(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb33 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb33 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb33 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb33 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb33)))))))))
#define ACPHY_RfctrlCoreTXGAIN22_txrf_pga_gc_SHIFT(rev) 0
#define ACPHY_RfctrlCoreTXGAIN22_txrf_pga_gc_MASK(rev)  (0xff << ACPHY_RfctrlCoreTXGAIN22_txrf_pga_gc_SHIFT(rev))
#define ACPHY_RfctrlCoreTXGAIN22_txrf_gm_gc_SHIFT(rev)  8
#define ACPHY_RfctrlCoreTXGAIN22_txrf_gm_gc_MASK(rev)   (0xff << ACPHY_RfctrlCoreTXGAIN22_txrf_gm_gc_SHIFT(rev))

/* Register ACPHY_RfctrlCoreLpfGain2 */
#define ACPHY_RfctrlCoreLpfGain2(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb34 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb34 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb34 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb34 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb34)))))))))
#define ACPHY_RfctrlCoreLpfGain2_lpf_bq1_gain_SHIFT(rev)   0
#define ACPHY_RfctrlCoreLpfGain2_lpf_bq1_gain_MASK(rev)    (0x7 << ACPHY_RfctrlCoreLpfGain2_lpf_bq1_gain_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfGain2_lpf_bq2_gain_SHIFT(rev)   3
#define ACPHY_RfctrlCoreLpfGain2_lpf_bq2_gain_MASK(rev)    (0x7 << ACPHY_RfctrlCoreLpfGain2_lpf_bq2_gain_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfGain2_rf2g_mix1st_en_SHIFT(rev) 6
#define ACPHY_RfctrlCoreLpfGain2_rf2g_mix1st_en_MASK(rev)  (0x1 << ACPHY_RfctrlCoreLpfGain2_rf2g_mix1st_en_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfGain2_tia_high_gain_SHIFT(rev)  7
#define ACPHY_RfctrlCoreLpfGain2_tia_high_gain_MASK(rev)   (0x1 << ACPHY_RfctrlCoreLpfGain2_tia_high_gain_SHIFT(rev))

/* Register ACPHY_RfctrlCoreLpfCT2 */
#define ACPHY_RfctrlCoreLpfCT2(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb35 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb35 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb35 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb35 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb35)))))))))
#define ACPHY_RfctrlCoreLpfCT2_lpf_q_biq2_SHIFT(rev)         0
#define ACPHY_RfctrlCoreLpfCT2_lpf_q_biq2_MASK(rev)          (0x1 << ACPHY_RfctrlCoreLpfCT2_lpf_q_biq2_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfCT2_lpf_dc_bw_SHIFT(rev)          1
#define ACPHY_RfctrlCoreLpfCT2_lpf_dc_bw_MASK(rev)           (0xf << ACPHY_RfctrlCoreLpfCT2_lpf_dc_bw_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfCT2_tia_HPC_SHIFT(rev)            5
#define ACPHY_RfctrlCoreLpfCT2_tia_HPC_MASK(rev)             (0x7 << ACPHY_RfctrlCoreLpfCT2_tia_HPC_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfCT2_lpf_bq1_bw_SHIFT(rev)         8
#define ACPHY_RfctrlCoreLpfCT2_lpf_bq1_bw_MASK(rev)          (ACREV_GE(rev,33) ? (0x3 << ACPHY_RfctrlCoreLpfCT2_lpf_bq1_bw_SHIFT(rev)) : (0x7 << ACPHY_RfctrlCoreLpfCT2_lpf_bq1_bw_SHIFT(rev)))
#define ACPHY_RfctrlCoreLpfCT2_lpf_bq2_bw_SHIFT(rev)         (ACREV_GE(rev,33) ? 10 : (ACREV_GE(rev,32) ? 11 : 11))
#define ACPHY_RfctrlCoreLpfCT2_lpf_bq2_bw_MASK(rev)          (ACREV_GE(rev,33) ? (0xf << ACPHY_RfctrlCoreLpfCT2_lpf_bq2_bw_SHIFT(rev)) : (0x7 << ACPHY_RfctrlCoreLpfCT2_lpf_bq2_bw_SHIFT(rev)))
#define ACPHY_RfctrlCoreLpfCT2_lpf_dc_bypass_SHIFT(rev)      14
#define ACPHY_RfctrlCoreLpfCT2_lpf_dc_bypass_MASK(rev)       (0x1 << ACPHY_RfctrlCoreLpfCT2_lpf_dc_bypass_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfCT2_tia_DC_loop_bypass_SHIFT(rev) 15
#define ACPHY_RfctrlCoreLpfCT2_tia_DC_loop_bypass_MASK(rev)  (0x1 << ACPHY_RfctrlCoreLpfCT2_tia_DC_loop_bypass_SHIFT(rev))

/* Register ACPHY_RfctrlCoreLpfSwtch2 */
#define ACPHY_RfctrlCoreLpfSwtch2(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb36 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb36 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb36 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb36 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb36)))))))))
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_tia_bq1_SHIFT(rev)       0
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_tia_bq1_MASK(rev)        (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_tia_bq1_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_iqcal_bq1_SHIFT(rev)     1
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_iqcal_bq1_MASK(rev)      (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_iqcal_bq1_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_aux_bq1_SHIFT(rev)       2
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_aux_bq1_MASK(rev)        (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_aux_bq1_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq1_bq2_SHIFT(rev)       3
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq1_bq2_MASK(rev)        (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq1_bq2_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_dac_bq2_SHIFT(rev)       4
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_dac_bq2_MASK(rev)        (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_dac_bq2_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_dac_rc_SHIFT(rev)        5
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_dac_rc_MASK(rev)         (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_dac_rc_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq2_rc_SHIFT(rev)        6
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq2_rc_MASK(rev)         (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq2_rc_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_dac_adc_SHIFT(rev)       7
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_dac_adc_MASK(rev)        (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_dac_adc_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq1_adc_SHIFT(rev)       8
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq1_adc_MASK(rev)        (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq1_adc_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq2_adc_SHIFT(rev)       9
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq2_adc_MASK(rev)        (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq2_adc_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_dc_hold_SHIFT(rev)          10
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_dc_hold_MASK(rev)           (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_dc_hold_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch2_rxgain_lna1_indx_dcc_SHIFT(rev) 11
#define ACPHY_RfctrlCoreLpfSwtch2_rxgain_lna1_indx_dcc_MASK(rev)  (0x7 << ACPHY_RfctrlCoreLpfSwtch2_rxgain_lna1_indx_dcc_SHIFT(rev))

/* Register ACPHY_RfctrlCoreLpfGmult2 */
#define ACPHY_RfctrlCoreLpfGmult2(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb37 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb37 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb37 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb37 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb37)))))))))
#define ACPHY_RfctrlCoreLpfGmult2_lpf_g_mult_SHIFT(rev)    0
#define ACPHY_RfctrlCoreLpfGmult2_lpf_g_mult_MASK(rev)     (0xff << ACPHY_RfctrlCoreLpfGmult2_lpf_g_mult_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfGmult2_lpf_g_mult_rc_SHIFT(rev) 8
#define ACPHY_RfctrlCoreLpfGmult2_lpf_g_mult_rc_MASK(rev)  (0xff << ACPHY_RfctrlCoreLpfGmult2_lpf_g_mult_rc_SHIFT(rev))

/* Register ACPHY_RfctrlCoreRCDACBuf2 */
#define ACPHY_RfctrlCoreRCDACBuf2(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb38 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb38 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb38 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb38 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb38)))))))))
#define ACPHY_RfctrlCoreRCDACBuf2_lpf_rc_bw_SHIFT(rev)            0
#define ACPHY_RfctrlCoreRCDACBuf2_lpf_rc_bw_MASK(rev)             (0x7 << ACPHY_RfctrlCoreRCDACBuf2_lpf_rc_bw_SHIFT(rev))
#define ACPHY_RfctrlCoreRCDACBuf2_afe_DACbuf_fixed_cap_SHIFT(rev) 3
#define ACPHY_RfctrlCoreRCDACBuf2_afe_DACbuf_fixed_cap_MASK(rev)  (0x1 << ACPHY_RfctrlCoreRCDACBuf2_afe_DACbuf_fixed_cap_SHIFT(rev))
#define ACPHY_RfctrlCoreRCDACBuf2_afe_DACbuf_Cap_SHIFT(rev)       4
#define ACPHY_RfctrlCoreRCDACBuf2_afe_DACbuf_Cap_MASK(rev)        (0x1f << ACPHY_RfctrlCoreRCDACBuf2_afe_DACbuf_Cap_SHIFT(rev))

/* Register ACPHY_RfctrlCoreAfeCfg12 */
#define ACPHY_RfctrlCoreAfeCfg12(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb39 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb39 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb39 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb39 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb39)))))))))
#define ACPHY_RfctrlCoreAfeCfg12_afe_iqdac_pwrup_SHIFT(rev)      0
#define ACPHY_RfctrlCoreAfeCfg12_afe_iqdac_pwrup_MASK(rev)       (0x1 << ACPHY_RfctrlCoreAfeCfg12_afe_iqdac_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg12_afe_iqadc_pwrup_SHIFT(rev)      1
#define ACPHY_RfctrlCoreAfeCfg12_afe_iqadc_pwrup_MASK(rev)       (0x3f << ACPHY_RfctrlCoreAfeCfg12_afe_iqadc_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg12_afe_iqadc_reset_SHIFT(rev)      7
#define ACPHY_RfctrlCoreAfeCfg12_afe_iqadc_reset_MASK(rev)       (0x1 << ACPHY_RfctrlCoreAfeCfg12_afe_iqadc_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg12_afe_iqadc_rx_div4_en_SHIFT(rev) 8
#define ACPHY_RfctrlCoreAfeCfg12_afe_iqadc_rx_div4_en_MASK(rev)  (0x1 << ACPHY_RfctrlCoreAfeCfg12_afe_iqadc_rx_div4_en_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg12_afe_rst_clk_SHIFT(rev)          9
#define ACPHY_RfctrlCoreAfeCfg12_afe_rst_clk_MASK(rev)           (0x1 << ACPHY_RfctrlCoreAfeCfg12_afe_rst_clk_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg12_afe_iqdac_pd_partial_SHIFT(rev) 10
#define ACPHY_RfctrlCoreAfeCfg12_afe_iqdac_pd_partial_MASK(rev)  (0x1 << ACPHY_RfctrlCoreAfeCfg12_afe_iqdac_pd_partial_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg12_afe_hw_rst_override_SHIFT(rev)  11
#define ACPHY_RfctrlCoreAfeCfg12_afe_hw_rst_override_MASK(rev)   (0x1 << ACPHY_RfctrlCoreAfeCfg12_afe_hw_rst_override_SHIFT(rev))

/* Register ACPHY_RfctrlCoreAfeCfg22 */
#define ACPHY_RfctrlCoreAfeCfg22(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb3a : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb3a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb3a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb3a : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb3a)))))))))
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_mode_SHIFT(rev)         0
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_mode_MASK(rev)          (0x7 << ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_mode_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_flashhspd_SHIFT(rev)    3
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_flashhspd_MASK(rev)     (0x1 << ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_flashhspd_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg22_afe_ctrl_flash17lvl_SHIFT(rev)    4
#define ACPHY_RfctrlCoreAfeCfg22_afe_ctrl_flash17lvl_MASK(rev)     (0x1 << ACPHY_RfctrlCoreAfeCfg22_afe_ctrl_flash17lvl_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_adc_bias_SHIFT(rev)     5
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_adc_bias_MASK(rev)      (0x3 << ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_adc_bias_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_clamp_en_SHIFT(rev)     7
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_clamp_en_MASK(rev)      (0x1 << ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_clamp_en_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_reset_ov_det_SHIFT(rev) 8
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_reset_ov_det_MASK(rev)  (0x1 << ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_reset_ov_det_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_flash_only_SHIFT(rev)   9
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_flash_only_MASK(rev)    (0x1 << ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_flash_only_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg22_afediv_div_dac_SHIFT(rev)         10
#define ACPHY_RfctrlCoreAfeCfg22_afediv_div_dac_MASK(rev)          (0x3f << ACPHY_RfctrlCoreAfeCfg22_afediv_div_dac_SHIFT(rev))

/* Register ACPHY_RfctrlCoreLowPwr2 */
#define ACPHY_RfctrlCoreLowPwr2(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb3b : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb3b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb3b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb3b : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb3b)))))))))
#define ACPHY_RfctrlCoreLowPwr2_rxrf_lna1_5G_low_ct_SHIFT(rev) 0
#define ACPHY_RfctrlCoreLowPwr2_rxrf_lna1_5G_low_ct_MASK(rev)  (0x1 << ACPHY_RfctrlCoreLowPwr2_rxrf_lna1_5G_low_ct_SHIFT(rev))
#define ACPHY_RfctrlCoreLowPwr2_rxrf_lna1_low_ct_SHIFT(rev)    1
#define ACPHY_RfctrlCoreLowPwr2_rxrf_lna1_low_ct_MASK(rev)     (0x1 << ACPHY_RfctrlCoreLowPwr2_rxrf_lna1_low_ct_SHIFT(rev))
#define ACPHY_RfctrlCoreLowPwr2_rxrf_lna2_gm_size_SHIFT(rev)   2
#define ACPHY_RfctrlCoreLowPwr2_rxrf_lna2_gm_size_MASK(rev)    (0x3 << ACPHY_RfctrlCoreLowPwr2_rxrf_lna2_gm_size_SHIFT(rev))
#define ACPHY_RfctrlCoreLowPwr2_rxrf_rxmix_gm_size_SHIFT(rev)  4
#define ACPHY_RfctrlCoreLowPwr2_rxrf_rxmix_gm_size_MASK(rev)   (0x7 << ACPHY_RfctrlCoreLowPwr2_rxrf_rxmix_gm_size_SHIFT(rev))

/* Register ACPHY_RfctrlCoreAuxTssi12 */
#define ACPHY_RfctrlCoreAuxTssi12(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb3c : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb3c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb3c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb3c : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb3c)))))))))
#define ACPHY_RfctrlCoreAuxTssi12_afe_iqadc_aux_en_SHIFT(rev)    0
#define ACPHY_RfctrlCoreAuxTssi12_afe_iqadc_aux_en_MASK(rev)     (0x1 << ACPHY_RfctrlCoreAuxTssi12_afe_iqadc_aux_en_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi12_amux_sel_port_SHIFT(rev)       1
#define ACPHY_RfctrlCoreAuxTssi12_amux_sel_port_MASK(rev)        (0x7 << ACPHY_RfctrlCoreAuxTssi12_amux_sel_port_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi12_tssi_pu_SHIFT(rev)             4
#define ACPHY_RfctrlCoreAuxTssi12_tssi_pu_MASK(rev)              (0x1 << ACPHY_RfctrlCoreAuxTssi12_tssi_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi12_tssi_range_SHIFT(rev)          5
#define ACPHY_RfctrlCoreAuxTssi12_tssi_range_MASK(rev)           (0x1 << ACPHY_RfctrlCoreAuxTssi12_tssi_range_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi12_tssi_sel_SHIFT(rev)            6
#define ACPHY_RfctrlCoreAuxTssi12_tssi_sel_MASK(rev)             (0x1 << ACPHY_RfctrlCoreAuxTssi12_tssi_sel_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi12_afe_auxpga_sel_gain_SHIFT(rev) 7
#define ACPHY_RfctrlCoreAuxTssi12_afe_auxpga_sel_gain_MASK(rev)  (0x7 << ACPHY_RfctrlCoreAuxTssi12_afe_auxpga_sel_gain_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi12_tempsense_comp_swap_SHIFT(rev) 10
#define ACPHY_RfctrlCoreAuxTssi12_tempsense_comp_swap_MASK(rev)  (0x1 << ACPHY_RfctrlCoreAuxTssi12_tempsense_comp_swap_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi12_tempsense_swap_SHIFT(rev)      11
#define ACPHY_RfctrlCoreAuxTssi12_tempsense_swap_MASK(rev)       (0x1 << ACPHY_RfctrlCoreAuxTssi12_tempsense_swap_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi12_tx_vlin_SHIFT(rev)             12
#define ACPHY_RfctrlCoreAuxTssi12_tx_vlin_MASK(rev)              (0x1 << ACPHY_RfctrlCoreAuxTssi12_tx_vlin_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi12_afe_iqadc_auxpga_cc_SHIFT(rev) 13
#define ACPHY_RfctrlCoreAuxTssi12_afe_iqadc_auxpga_cc_MASK(rev)  (0x1 << ACPHY_RfctrlCoreAuxTssi12_afe_iqadc_auxpga_cc_SHIFT(rev))

/* Register ACPHY_RfctrlCoreAuxTssi22 */
#define ACPHY_RfctrlCoreAuxTssi22(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb3d : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb3d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb3d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb3d : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb3d)))))))))
#define ACPHY_RfctrlCoreAuxTssi22_afe_auxpga_sel_vmid_SHIFT(rev) 0
#define ACPHY_RfctrlCoreAuxTssi22_afe_auxpga_sel_vmid_MASK(rev)  (0x3ff << ACPHY_RfctrlCoreAuxTssi22_afe_auxpga_sel_vmid_SHIFT(rev))

/* Register ACPHY_RfctrlIntc2 */
#define ACPHY_RfctrlIntc2(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb3e : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb3e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb3e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb3e : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb3e)))))))))
#define ACPHY_RfctrlIntc2_ext_lna_5g_pu_SHIFT(rev)    0
#define ACPHY_RfctrlIntc2_ext_lna_5g_pu_MASK(rev)     (0x1 << ACPHY_RfctrlIntc2_ext_lna_5g_pu_SHIFT(rev))
#define ACPHY_RfctrlIntc2_ext_lna_5g_gain_SHIFT(rev)  1
#define ACPHY_RfctrlIntc2_ext_lna_5g_gain_MASK(rev)   (0x1 << ACPHY_RfctrlIntc2_ext_lna_5g_gain_SHIFT(rev))
#define ACPHY_RfctrlIntc2_ext_lna_2g_pu_SHIFT(rev)    2
#define ACPHY_RfctrlIntc2_ext_lna_2g_pu_MASK(rev)     (0x1 << ACPHY_RfctrlIntc2_ext_lna_2g_pu_SHIFT(rev))
#define ACPHY_RfctrlIntc2_ext_lna_2g_gain_SHIFT(rev)  3
#define ACPHY_RfctrlIntc2_ext_lna_2g_gain_MASK(rev)   (0x1 << ACPHY_RfctrlIntc2_ext_lna_2g_gain_SHIFT(rev))
#define ACPHY_RfctrlIntc2_ext_2g_papu_SHIFT(rev)      4
#define ACPHY_RfctrlIntc2_ext_2g_papu_MASK(rev)       (0x1 << ACPHY_RfctrlIntc2_ext_2g_papu_SHIFT(rev))
#define ACPHY_RfctrlIntc2_ext_5g_papu_SHIFT(rev)      5
#define ACPHY_RfctrlIntc2_ext_5g_papu_MASK(rev)       (0x1 << ACPHY_RfctrlIntc2_ext_5g_papu_SHIFT(rev))
#define ACPHY_RfctrlIntc2_tr_sw_tx_pu_SHIFT(rev)      6
#define ACPHY_RfctrlIntc2_tr_sw_tx_pu_MASK(rev)       (0x1 << ACPHY_RfctrlIntc2_tr_sw_tx_pu_SHIFT(rev))
#define ACPHY_RfctrlIntc2_tr_sw_rx_pu_SHIFT(rev)      7
#define ACPHY_RfctrlIntc2_tr_sw_rx_pu_MASK(rev)       (0x1 << ACPHY_RfctrlIntc2_tr_sw_rx_pu_SHIFT(rev))
#define ACPHY_RfctrlIntc2_override_tr_sw_SHIFT(rev)   10
#define ACPHY_RfctrlIntc2_override_tr_sw_MASK(rev)    (0x1 << ACPHY_RfctrlIntc2_override_tr_sw_SHIFT(rev))
#define ACPHY_RfctrlIntc2_override_ext_lna_SHIFT(rev) 11
#define ACPHY_RfctrlIntc2_override_ext_lna_MASK(rev)  (0x1 << ACPHY_RfctrlIntc2_override_ext_lna_SHIFT(rev))
#define ACPHY_RfctrlIntc2_override_ext_pa_SHIFT(rev)  12
#define ACPHY_RfctrlIntc2_override_ext_pa_MASK(rev)   (0x1 << ACPHY_RfctrlIntc2_override_ext_pa_SHIFT(rev))

/* Register ACPHY_Rfctrlcore2gpio0 */
#define ACPHY_Rfctrlcore2gpio0(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb41 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb41 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb41 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb41 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb41)))))))))
#define ACPHY_Rfctrlcore2gpio0_Rfctrlcore2gpio0_SHIFT(rev) 0
#define ACPHY_Rfctrlcore2gpio0_Rfctrlcore2gpio0_MASK(rev)  (0xffff << ACPHY_Rfctrlcore2gpio0_Rfctrlcore2gpio0_SHIFT(rev))

/* Register ACPHY_Rfctrlcore2gpio1 */
#define ACPHY_Rfctrlcore2gpio1(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb42 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb42 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb42 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb42 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb42)))))))))
#define ACPHY_Rfctrlcore2gpio1_Rfctrlcore2gpio1_SHIFT(rev) 0
#define ACPHY_Rfctrlcore2gpio1_Rfctrlcore2gpio1_MASK(rev)  (0xffff << ACPHY_Rfctrlcore2gpio1_Rfctrlcore2gpio1_SHIFT(rev))

/* Register ACPHY_Rfctrlcore2gpio2 */
#define ACPHY_Rfctrlcore2gpio2(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb43 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb43 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb43 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb43 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb43)))))))))
#define ACPHY_Rfctrlcore2gpio2_Rfctrlcore2gpio2_SHIFT(rev) 0
#define ACPHY_Rfctrlcore2gpio2_Rfctrlcore2gpio2_MASK(rev)  (0xffff << ACPHY_Rfctrlcore2gpio2_Rfctrlcore2gpio2_SHIFT(rev))

/* Register ACPHY_Rfctrlcore2gpio3 */
#define ACPHY_Rfctrlcore2gpio3(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb44 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb44 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb44 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb44 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb44)))))))))
#define ACPHY_Rfctrlcore2gpio3_Rfctrlcore2gpio3_SHIFT(rev) 0
#define ACPHY_Rfctrlcore2gpio3_Rfctrlcore2gpio3_MASK(rev)  (0xffff << ACPHY_Rfctrlcore2gpio3_Rfctrlcore2gpio3_SHIFT(rev))

/* Register ACPHY_RfCtrlCoreITRCtrl2 */
#define ACPHY_RfCtrlCoreITRCtrl2(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb45 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb45 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb45 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb45 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb45)))))))))
#define ACPHY_RfCtrlCoreITRCtrl2_lnaKillSwOvr_SHIFT(rev)     0
#define ACPHY_RfCtrlCoreITRCtrl2_lnaKillSwOvr_MASK(rev)      (0x1 << ACPHY_RfCtrlCoreITRCtrl2_lnaKillSwOvr_SHIFT(rev))
#define ACPHY_RfCtrlCoreITRCtrl2_lnaKillSw2GVal_SHIFT(rev)   1
#define ACPHY_RfCtrlCoreITRCtrl2_lnaKillSw2GVal_MASK(rev)    (0x1 << ACPHY_RfCtrlCoreITRCtrl2_lnaKillSw2GVal_SHIFT(rev))
#define ACPHY_RfCtrlCoreITRCtrl2_lnaKillSw5GVal_SHIFT(rev)   2
#define ACPHY_RfCtrlCoreITRCtrl2_lnaKillSw5GVal_MASK(rev)    (0x1 << ACPHY_RfCtrlCoreITRCtrl2_lnaKillSw5GVal_SHIFT(rev))
#define ACPHY_RfCtrlCoreITRCtrl2_trsw2g_bt_en_ovr_SHIFT(rev) 3
#define ACPHY_RfCtrlCoreITRCtrl2_trsw2g_bt_en_ovr_MASK(rev)  (0x1 << ACPHY_RfCtrlCoreITRCtrl2_trsw2g_bt_en_ovr_SHIFT(rev))
#define ACPHY_RfCtrlCoreITRCtrl2_trsw2g_bt_en_val_SHIFT(rev) 4
#define ACPHY_RfCtrlCoreITRCtrl2_trsw2g_bt_en_val_MASK(rev)  (0x1 << ACPHY_RfCtrlCoreITRCtrl2_trsw2g_bt_en_val_SHIFT(rev))
#define ACPHY_RfCtrlCoreITRCtrl2_trsw2g_bt_en_SHIFT(rev)     3
#define ACPHY_RfCtrlCoreITRCtrl2_trsw2g_bt_en_MASK(rev)      (0x1 << ACPHY_RfCtrlCoreITRCtrl2_trsw2g_bt_en_SHIFT(rev))

/* Register ACPHY_RfCtrlCorePwrSw2 */
#define ACPHY_RfCtrlCorePwrSw2(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb46 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb46 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb46 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb46 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb46)))))))))
#define ACPHY_RfCtrlCorePwrSw2_bt_lna_bypass_SHIFT(rev)         0
#define ACPHY_RfCtrlCorePwrSw2_bt_lna_bypass_MASK(rev)          (0x1 << ACPHY_RfCtrlCorePwrSw2_bt_lna_bypass_SHIFT(rev))
#define ACPHY_RfCtrlCorePwrSw2_mix_pwrsw_en_SHIFT(rev)          1
#define ACPHY_RfCtrlCorePwrSw2_mix_pwrsw_en_MASK(rev)           (0x1 << ACPHY_RfCtrlCorePwrSw2_mix_pwrsw_en_SHIFT(rev))
#define ACPHY_RfCtrlCorePwrSw2_lna_pwrsw_en_SHIFT(rev)          2
#define ACPHY_RfCtrlCorePwrSw2_lna_pwrsw_en_MASK(rev)           (0x1 << ACPHY_RfCtrlCorePwrSw2_lna_pwrsw_en_SHIFT(rev))
#define ACPHY_RfCtrlCorePwrSw2_lna1_short_pu_SHIFT(rev)         3
#define ACPHY_RfCtrlCorePwrSw2_lna1_short_pu_MASK(rev)          (0x1 << ACPHY_RfCtrlCorePwrSw2_lna1_short_pu_SHIFT(rev))
#define ACPHY_RfCtrlCorePwrSw2_mix_pwrsw_ovr_SHIFT(rev)         4
#define ACPHY_RfCtrlCorePwrSw2_mix_pwrsw_ovr_MASK(rev)          (0x1 << ACPHY_RfCtrlCorePwrSw2_mix_pwrsw_ovr_SHIFT(rev))
#define ACPHY_RfCtrlCorePwrSw2_lna_pwrsw_ovr_SHIFT(rev)         5
#define ACPHY_RfCtrlCorePwrSw2_lna_pwrsw_ovr_MASK(rev)          (0x1 << ACPHY_RfCtrlCorePwrSw2_lna_pwrsw_ovr_SHIFT(rev))
#define ACPHY_RfCtrlCorePwrSw2_lna1_out_short_pu_ovr_SHIFT(rev) 6
#define ACPHY_RfCtrlCorePwrSw2_lna1_out_short_pu_ovr_MASK(rev)  (0x1 << ACPHY_RfCtrlCorePwrSw2_lna1_out_short_pu_ovr_SHIFT(rev))

/* Register ACPHY_Dac_gain2 */
#define ACPHY_Dac_gain2(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb47 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb47 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb47 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb47 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb47)))))))))
#define ACPHY_Dac_gain2_afe_iqdac_att_SHIFT(rev)         0
#define ACPHY_Dac_gain2_afe_iqdac_att_MASK(rev)          (0xf << ACPHY_Dac_gain2_afe_iqdac_att_SHIFT(rev))
#define ACPHY_Dac_gain2_pa_avail_SHIFT(rev)              4
#define ACPHY_Dac_gain2_pa_avail_MASK(rev)               (0x1 << ACPHY_Dac_gain2_pa_avail_SHIFT(rev))
#define ACPHY_Dac_gain2_lna_avail_SHIFT(rev)             5
#define ACPHY_Dac_gain2_lna_avail_MASK(rev)              (0x1 << ACPHY_Dac_gain2_lna_avail_SHIFT(rev))
#define ACPHY_Dac_gain2_tssi_avail_SHIFT(rev)            6
#define ACPHY_Dac_gain2_tssi_avail_MASK(rev)             (0x1 << ACPHY_Dac_gain2_tssi_avail_SHIFT(rev))
#define ACPHY_Dac_gain2_tx_pwrctrl_coresel_en_SHIFT(rev) 7
#define ACPHY_Dac_gain2_tx_pwrctrl_coresel_en_MASK(rev)  (0x1 << ACPHY_Dac_gain2_tx_pwrctrl_coresel_en_SHIFT(rev))
#define ACPHY_Dac_gain2_logen_mimo_pwrup_SHIFT(rev)      8
#define ACPHY_Dac_gain2_logen_mimo_pwrup_MASK(rev)       (0x1 << ACPHY_Dac_gain2_logen_mimo_pwrup_SHIFT(rev))
#define ACPHY_Dac_gain2_div5g_pwrup_SHIFT(rev)           9
#define ACPHY_Dac_gain2_div5g_pwrup_MASK(rev)            (0x1 << ACPHY_Dac_gain2_div5g_pwrup_SHIFT(rev))
#define ACPHY_Dac_gain2_div5g_reset_SHIFT(rev)           10
#define ACPHY_Dac_gain2_div5g_reset_MASK(rev)            (0x1 << ACPHY_Dac_gain2_div5g_reset_SHIFT(rev))
#define ACPHY_Dac_gain2_logen2g_detx2_en_SHIFT(rev)      11
#define ACPHY_Dac_gain2_logen2g_detx2_en_MASK(rev)       (0x1 << ACPHY_Dac_gain2_logen2g_detx2_en_SHIFT(rev))
#define ACPHY_Dac_gain2_logen2g_detbuf_en_SHIFT(rev)     12
#define ACPHY_Dac_gain2_logen2g_detbuf_en_MASK(rev)      (0x1 << ACPHY_Dac_gain2_logen2g_detbuf_en_SHIFT(rev))
#define ACPHY_Dac_gain2_mimo_adcclk_buf_en_SHIFT(rev)    13
#define ACPHY_Dac_gain2_mimo_adcclk_buf_en_MASK(rev)     (0x1 << ACPHY_Dac_gain2_mimo_adcclk_buf_en_SHIFT(rev))
#define ACPHY_Dac_gain2_mimo_dacclk_buf_en_SHIFT(rev)    14
#define ACPHY_Dac_gain2_mimo_dacclk_buf_en_MASK(rev)     (0x1 << ACPHY_Dac_gain2_mimo_dacclk_buf_en_SHIFT(rev))
#define ACPHY_Dac_gain2_pad5g_reset_SHIFT(rev)           15
#define ACPHY_Dac_gain2_pad5g_reset_MASK(rev)            (0x1 << ACPHY_Dac_gain2_pad5g_reset_SHIFT(rev))

/* Register ACPHY_RfctrlAntSwLUTIdxN2 */
#define ACPHY_RfctrlAntSwLUTIdxN2(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb48 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb48 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb48 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb48 : INVALID_ADDRESS))))))))
#define ACPHY_RfctrlAntSwLUTIdxN2_RX_sw_core_SHIFT(rev)           1
#define ACPHY_RfctrlAntSwLUTIdxN2_RX_sw_core_MASK(rev)            (0x1 << ACPHY_RfctrlAntSwLUTIdxN2_RX_sw_core_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN2_TX_sw_core_SHIFT(rev)           0
#define ACPHY_RfctrlAntSwLUTIdxN2_TX_sw_core_MASK(rev)            (0x1 << ACPHY_RfctrlAntSwLUTIdxN2_TX_sw_core_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN2_rx5g_80p80_gc_ovr_SHIFT(rev)    2
#define ACPHY_RfctrlAntSwLUTIdxN2_rx5g_80p80_gc_ovr_MASK(rev)     (0x1 << ACPHY_RfctrlAntSwLUTIdxN2_rx5g_80p80_gc_ovr_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN2_rx2g_20p20_gc_ovr_SHIFT(rev)    3
#define ACPHY_RfctrlAntSwLUTIdxN2_rx2g_20p20_gc_ovr_MASK(rev)     (0x1 << ACPHY_RfctrlAntSwLUTIdxN2_rx2g_20p20_gc_ovr_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN2_rx5g_80p80_gc_SHIFT(rev)        4
#define ACPHY_RfctrlAntSwLUTIdxN2_rx5g_80p80_gc_MASK(rev)         (0xf << ACPHY_RfctrlAntSwLUTIdxN2_rx5g_80p80_gc_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN2_rx2g_20p20_gc_SHIFT(rev)        8
#define ACPHY_RfctrlAntSwLUTIdxN2_rx2g_20p20_gc_MASK(rev)         (0xf << ACPHY_RfctrlAntSwLUTIdxN2_rx2g_20p20_gc_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN2_tx2g_20p20_cas_pwrup_SHIFT(rev) 12
#define ACPHY_RfctrlAntSwLUTIdxN2_tx2g_20p20_cas_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlAntSwLUTIdxN2_tx2g_20p20_cas_pwrup_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN2_tx2g_20p20_gm_pwrup_SHIFT(rev)  13
#define ACPHY_RfctrlAntSwLUTIdxN2_tx2g_20p20_gm_pwrup_MASK(rev)   (0x1 << ACPHY_RfctrlAntSwLUTIdxN2_tx2g_20p20_gm_pwrup_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN2_tx5g_80p80_cas_pwrup_SHIFT(rev) 14
#define ACPHY_RfctrlAntSwLUTIdxN2_tx5g_80p80_cas_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlAntSwLUTIdxN2_tx5g_80p80_cas_pwrup_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN2_tx5g_80p80_gm_pwrup_SHIFT(rev)  15
#define ACPHY_RfctrlAntSwLUTIdxN2_tx5g_80p80_gm_pwrup_MASK(rev)   (0x1 << ACPHY_RfctrlAntSwLUTIdxN2_tx5g_80p80_gm_pwrup_SHIFT(rev))

/* Register ACPHY_AfeClkDivOverrideCtrlN2 */
#define ACPHY_AfeClkDivOverrideCtrlN2(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb49 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb49 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb49 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb49 : INVALID_ADDRESS))))))))
#define ACPHY_AfeClkDivOverrideCtrlN2_afediv_en_ovr_SHIFT(rev)            0
#define ACPHY_AfeClkDivOverrideCtrlN2_afediv_en_ovr_MASK(rev)             (0x1 << ACPHY_AfeClkDivOverrideCtrlN2_afediv_en_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN2_afediv_en_SHIFT(rev)                1
#define ACPHY_AfeClkDivOverrideCtrlN2_afediv_en_MASK(rev)                 (0x1 << ACPHY_AfeClkDivOverrideCtrlN2_afediv_en_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN2_rx2g_20p20_des_pu_ovr_SHIFT(rev)    2
#define ACPHY_AfeClkDivOverrideCtrlN2_rx2g_20p20_des_pu_ovr_MASK(rev)     (0x1 << ACPHY_AfeClkDivOverrideCtrlN2_rx2g_20p20_des_pu_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN2_rx2g_20p20_src_pu_ovr_SHIFT(rev)    3
#define ACPHY_AfeClkDivOverrideCtrlN2_rx2g_20p20_src_pu_ovr_MASK(rev)     (0x1 << ACPHY_AfeClkDivOverrideCtrlN2_rx2g_20p20_src_pu_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN2_rx5g_80p80_des_pu_ovr_SHIFT(rev)    4
#define ACPHY_AfeClkDivOverrideCtrlN2_rx5g_80p80_des_pu_ovr_MASK(rev)     (0x1 << ACPHY_AfeClkDivOverrideCtrlN2_rx5g_80p80_des_pu_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN2_rx5g_80p80_src_pu_ovr_SHIFT(rev)    5
#define ACPHY_AfeClkDivOverrideCtrlN2_rx5g_80p80_src_pu_ovr_MASK(rev)     (0x1 << ACPHY_AfeClkDivOverrideCtrlN2_rx5g_80p80_src_pu_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN2_tx2g_20p20_cas_pwrup_ovr_SHIFT(rev) 6
#define ACPHY_AfeClkDivOverrideCtrlN2_tx2g_20p20_cas_pwrup_ovr_MASK(rev)  (0x1 << ACPHY_AfeClkDivOverrideCtrlN2_tx2g_20p20_cas_pwrup_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN2_tx2g_20p20_gm_pwrup_ovr_SHIFT(rev)  7
#define ACPHY_AfeClkDivOverrideCtrlN2_tx2g_20p20_gm_pwrup_ovr_MASK(rev)   (0x1 << ACPHY_AfeClkDivOverrideCtrlN2_tx2g_20p20_gm_pwrup_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN2_tx5g_80p80_cas_pwrup_ovr_SHIFT(rev) 8
#define ACPHY_AfeClkDivOverrideCtrlN2_tx5g_80p80_cas_pwrup_ovr_MASK(rev)  (0x1 << ACPHY_AfeClkDivOverrideCtrlN2_tx5g_80p80_cas_pwrup_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN2_tx5g_80p80_gm_pwrup_ovr_SHIFT(rev)  9
#define ACPHY_AfeClkDivOverrideCtrlN2_tx5g_80p80_gm_pwrup_ovr_MASK(rev)   (0x1 << ACPHY_AfeClkDivOverrideCtrlN2_tx5g_80p80_gm_pwrup_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN2_rx2g_20p20_des_pu_SHIFT(rev)        10
#define ACPHY_AfeClkDivOverrideCtrlN2_rx2g_20p20_des_pu_MASK(rev)         (0x1 << ACPHY_AfeClkDivOverrideCtrlN2_rx2g_20p20_des_pu_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN2_rx2g_20p20_src_pu_SHIFT(rev)        11
#define ACPHY_AfeClkDivOverrideCtrlN2_rx2g_20p20_src_pu_MASK(rev)         (0x1 << ACPHY_AfeClkDivOverrideCtrlN2_rx2g_20p20_src_pu_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN2_rx5g_80p80_des_pu_SHIFT(rev)        12
#define ACPHY_AfeClkDivOverrideCtrlN2_rx5g_80p80_des_pu_MASK(rev)         (0x1 << ACPHY_AfeClkDivOverrideCtrlN2_rx5g_80p80_des_pu_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN2_rx5g_80p80_src_pu_SHIFT(rev)        13
#define ACPHY_AfeClkDivOverrideCtrlN2_rx5g_80p80_src_pu_MASK(rev)         (0x1 << ACPHY_AfeClkDivOverrideCtrlN2_rx5g_80p80_src_pu_SHIFT(rev))

/* Register ACPHY_FemOutputOvrCtrl2 */
#define ACPHY_FemOutputOvrCtrl2(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb4b : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb4b : INVALID_ADDRESS))))
#define ACPHY_FemOutputOvrCtrl2_femCtrlOutputOvr_SHIFT(rev) 0
#define ACPHY_FemOutputOvrCtrl2_femCtrlOutputOvr_MASK(rev)  (0x1 << ACPHY_FemOutputOvrCtrl2_femCtrlOutputOvr_SHIFT(rev))
#define ACPHY_FemOutputOvrCtrl2_femCtrlOutput_SHIFT(rev)    1
#define ACPHY_FemOutputOvrCtrl2_femCtrlOutput_MASK(rev)     (0x3ff << ACPHY_FemOutputOvrCtrl2_femCtrlOutput_SHIFT(rev))

/* Register ACPHY_AfectrlOverride2 */
#define ACPHY_AfectrlOverride2(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb50 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb50 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb50 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb50 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb50)))))))))
#define ACPHY_AfectrlOverride2_adc_pd_SHIFT(rev)                  0
#define ACPHY_AfectrlOverride2_adc_pd_MASK(rev)                   (0x1 << ACPHY_AfectrlOverride2_adc_pd_SHIFT(rev))
#define ACPHY_AfectrlOverride2_dac_pd_SHIFT(rev)                  1
#define ACPHY_AfectrlOverride2_dac_pd_MASK(rev)                   (0x1 << ACPHY_AfectrlOverride2_dac_pd_SHIFT(rev))
#define ACPHY_AfectrlOverride2_tssi_pu_ovr_SHIFT(rev)             4
#define ACPHY_AfectrlOverride2_tssi_pu_ovr_MASK(rev)              (0x1 << ACPHY_AfectrlOverride2_tssi_pu_ovr_SHIFT(rev))
#define ACPHY_AfectrlOverride2_amux_sel_port_ovr_SHIFT(rev)       5
#define ACPHY_AfectrlOverride2_amux_sel_port_ovr_MASK(rev)        (0x1 << ACPHY_AfectrlOverride2_amux_sel_port_ovr_SHIFT(rev))
#define ACPHY_AfectrlOverride2_iqadc_clk_div_ratio_ovr_SHIFT(rev) 6
#define ACPHY_AfectrlOverride2_iqadc_clk_div_ratio_ovr_MASK(rev)  (0x1 << ACPHY_AfectrlOverride2_iqadc_clk_div_ratio_ovr_SHIFT(rev))
#define ACPHY_AfectrlOverride2_aux_en_ovr_SHIFT(rev)              7
#define ACPHY_AfectrlOverride2_aux_en_ovr_MASK(rev)               (0x1 << ACPHY_AfectrlOverride2_aux_en_ovr_SHIFT(rev))
#define ACPHY_AfectrlOverride2_reset_dac_SHIFT(rev)               2
#define ACPHY_AfectrlOverride2_reset_dac_MASK(rev)                (0x1 << ACPHY_AfectrlOverride2_reset_dac_SHIFT(rev))

/* Register ACPHY_AfectrlCore12 */
#define ACPHY_AfectrlCore12(rev)                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb51 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb51 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb51 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb51 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb51)))))))))
#define ACPHY_AfectrlCore12_adc_pd_SHIFT(rev)    0
#define ACPHY_AfectrlCore12_adc_pd_MASK(rev)     (0x3f << ACPHY_AfectrlCore12_adc_pd_SHIFT(rev))
#define ACPHY_AfectrlCore12_dac_pd_SHIFT(rev)    6
#define ACPHY_AfectrlCore12_dac_pd_MASK(rev)     (0x1 << ACPHY_AfectrlCore12_dac_pd_SHIFT(rev))
#define ACPHY_AfectrlCore12_reset_dac_SHIFT(rev) 7
#define ACPHY_AfectrlCore12_reset_dac_MASK(rev)  (0x1 << ACPHY_AfectrlCore12_reset_dac_SHIFT(rev))

/* Register ACPHY_AfectrlCore22 */
#define ACPHY_AfectrlCore22(rev)                                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb52 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb52 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb52 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb52 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb52)))))))))
#define ACPHY_AfectrlCore22_tssi_pu_ovr_val_SHIFT(rev)             0
#define ACPHY_AfectrlCore22_tssi_pu_ovr_val_MASK(rev)              (0x1 << ACPHY_AfectrlCore22_tssi_pu_ovr_val_SHIFT(rev))
#define ACPHY_AfectrlCore22_amux_sel_port_ovr_val_SHIFT(rev)       1
#define ACPHY_AfectrlCore22_amux_sel_port_ovr_val_MASK(rev)        (0x7 << ACPHY_AfectrlCore22_amux_sel_port_ovr_val_SHIFT(rev))
#define ACPHY_AfectrlCore22_iqadc_clk_div_ratio_ovr_val_SHIFT(rev) 4
#define ACPHY_AfectrlCore22_iqadc_clk_div_ratio_ovr_val_MASK(rev)  (0x1 << ACPHY_AfectrlCore22_iqadc_clk_div_ratio_ovr_val_SHIFT(rev))
#define ACPHY_AfectrlCore22_aux_en_val_SHIFT(rev)                  5
#define ACPHY_AfectrlCore22_aux_en_val_MASK(rev)                   (0x1 << ACPHY_AfectrlCore22_aux_en_val_SHIFT(rev))

/* Register ACPHY_AfectrlCoreAux2 */
#define ACPHY_AfectrlCoreAux2(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb53 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb53 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb53 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb53 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb53)))))))))
#define ACPHY_AfectrlCoreAux2_tssi_pu_tx_SHIFT(rev)             0
#define ACPHY_AfectrlCoreAux2_tssi_pu_tx_MASK(rev)              (0x1 << ACPHY_AfectrlCoreAux2_tssi_pu_tx_SHIFT(rev))
#define ACPHY_AfectrlCoreAux2_amux_sel_port_tx_SHIFT(rev)       1
#define ACPHY_AfectrlCoreAux2_amux_sel_port_tx_MASK(rev)        (0x7 << ACPHY_AfectrlCoreAux2_amux_sel_port_tx_SHIFT(rev))
#define ACPHY_AfectrlCoreAux2_tssi_pu_rx_SHIFT(rev)             4
#define ACPHY_AfectrlCoreAux2_tssi_pu_rx_MASK(rev)              (0x1 << ACPHY_AfectrlCoreAux2_tssi_pu_rx_SHIFT(rev))
#define ACPHY_AfectrlCoreAux2_amux_sel_port_rx_SHIFT(rev)       5
#define ACPHY_AfectrlCoreAux2_amux_sel_port_rx_MASK(rev)        (0x7 << ACPHY_AfectrlCoreAux2_amux_sel_port_rx_SHIFT(rev))
#define ACPHY_AfectrlCoreAux2_iqadc_clk_div_ratio_tx_SHIFT(rev) 8
#define ACPHY_AfectrlCoreAux2_iqadc_clk_div_ratio_tx_MASK(rev)  (0x1 << ACPHY_AfectrlCoreAux2_iqadc_clk_div_ratio_tx_SHIFT(rev))
#define ACPHY_AfectrlCoreAux2_iqadc_clk_div_ratio_rx_SHIFT(rev) 9
#define ACPHY_AfectrlCoreAux2_iqadc_clk_div_ratio_rx_MASK(rev)  (0x1 << ACPHY_AfectrlCoreAux2_iqadc_clk_div_ratio_rx_SHIFT(rev))
#define ACPHY_AfectrlCoreAux2_aux_en_rx_val_SHIFT(rev)          10
#define ACPHY_AfectrlCoreAux2_aux_en_rx_val_MASK(rev)           (0x1 << ACPHY_AfectrlCoreAux2_aux_en_rx_val_SHIFT(rev))
#define ACPHY_AfectrlCoreAux2_aux_en_tx_val_SHIFT(rev)          11
#define ACPHY_AfectrlCoreAux2_aux_en_tx_val_MASK(rev)           (0x1 << ACPHY_AfectrlCoreAux2_aux_en_tx_val_SHIFT(rev))

/* Register ACPHY_OCL_EnergyMinTh20_core2 */
#define ACPHY_OCL_EnergyMinTh20_core2(rev)                                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb60 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb60 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb60 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb60 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb60)))))))))
#define ACPHY_OCL_EnergyMinTh20_core2_ocl_energy_detect_min_th20_SHIFT(rev)    0
#define ACPHY_OCL_EnergyMinTh20_core2_ocl_energy_detect_min_th20_MASK(rev)     (0x3ff << ACPHY_OCL_EnergyMinTh20_core2_ocl_energy_detect_min_th20_SHIFT(rev))
#define ACPHY_OCL_EnergyMinTh20_core2_ocl_energy_detect_cck_aci_cond_en20_SHIFT(rev) 10
#define ACPHY_OCL_EnergyMinTh20_core2_ocl_energy_detect_cck_aci_cond_en20_MASK(rev) (0x1 << ACPHY_OCL_EnergyMinTh20_core2_ocl_energy_detect_cck_aci_cond_en20_SHIFT(rev))
#define ACPHY_OCL_EnergyMinTh20_core2_ocl_energy_detect_aci_cond_en20_SHIFT(rev) 11
#define ACPHY_OCL_EnergyMinTh20_core2_ocl_energy_detect_aci_cond_en20_MASK(rev) (0x1 << ACPHY_OCL_EnergyMinTh20_core2_ocl_energy_detect_aci_cond_en20_SHIFT(rev))

/* Register ACPHY_OCL_EnergyMinTh40_core2 */
#define ACPHY_OCL_EnergyMinTh40_core2(rev)                                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb61 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb61 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb61 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb61 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb61)))))))))
#define ACPHY_OCL_EnergyMinTh40_core2_ocl_energy_detect_min_th40_SHIFT(rev)    0
#define ACPHY_OCL_EnergyMinTh40_core2_ocl_energy_detect_min_th40_MASK(rev)     (0x3ff << ACPHY_OCL_EnergyMinTh40_core2_ocl_energy_detect_min_th40_SHIFT(rev))
#define ACPHY_OCL_EnergyMinTh40_core2_ocl_energy_detect_cck_aci_cond_en40_SHIFT(rev) 10
#define ACPHY_OCL_EnergyMinTh40_core2_ocl_energy_detect_cck_aci_cond_en40_MASK(rev) (0x1 << ACPHY_OCL_EnergyMinTh40_core2_ocl_energy_detect_cck_aci_cond_en40_SHIFT(rev))
#define ACPHY_OCL_EnergyMinTh40_core2_ocl_energy_detect_aci_cond_en40_SHIFT(rev) 11
#define ACPHY_OCL_EnergyMinTh40_core2_ocl_energy_detect_aci_cond_en40_MASK(rev) (0x1 << ACPHY_OCL_EnergyMinTh40_core2_ocl_energy_detect_aci_cond_en40_SHIFT(rev))

/* Register ACPHY_OCL_EnergyMinTh80_core2 */
#define ACPHY_OCL_EnergyMinTh80_core2(rev)                                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb62 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb62 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb62 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb62 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb62)))))))))
#define ACPHY_OCL_EnergyMinTh80_core2_ocl_energy_detect_min_th80_SHIFT(rev)    0
#define ACPHY_OCL_EnergyMinTh80_core2_ocl_energy_detect_min_th80_MASK(rev)     (0x3ff << ACPHY_OCL_EnergyMinTh80_core2_ocl_energy_detect_min_th80_SHIFT(rev))
#define ACPHY_OCL_EnergyMinTh80_core2_ocl_energy_detect_cck_aci_cond_en80_SHIFT(rev) 10
#define ACPHY_OCL_EnergyMinTh80_core2_ocl_energy_detect_cck_aci_cond_en80_MASK(rev) (0x1 << ACPHY_OCL_EnergyMinTh80_core2_ocl_energy_detect_cck_aci_cond_en80_SHIFT(rev))
#define ACPHY_OCL_EnergyMinTh80_core2_ocl_energy_detect_aci_cond_en80_SHIFT(rev) 11
#define ACPHY_OCL_EnergyMinTh80_core2_ocl_energy_detect_aci_cond_en80_MASK(rev) (0x1 << ACPHY_OCL_EnergyMinTh80_core2_ocl_energy_detect_aci_cond_en80_SHIFT(rev))

/* Register ACPHY_OCL_EnergyMaxTh20_core2 */
#define ACPHY_OCL_EnergyMaxTh20_core2(rev)                                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb63 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb63 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb63 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb63 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb63)))))))))
#define ACPHY_OCL_EnergyMaxTh20_core2_ocl_energy_detect_max_th20_SHIFT(rev) 0
#define ACPHY_OCL_EnergyMaxTh20_core2_ocl_energy_detect_max_th20_MASK(rev)  (0x3ff << ACPHY_OCL_EnergyMaxTh20_core2_ocl_energy_detect_max_th20_SHIFT(rev))

/* Register ACPHY_OCL_EnergyMaxTh40_core2 */
#define ACPHY_OCL_EnergyMaxTh40_core2(rev)                                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb64 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb64 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb64 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb64 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb64)))))))))
#define ACPHY_OCL_EnergyMaxTh40_core2_ocl_energy_detect_max_th40_SHIFT(rev) 0
#define ACPHY_OCL_EnergyMaxTh40_core2_ocl_energy_detect_max_th40_MASK(rev)  (0x3ff << ACPHY_OCL_EnergyMaxTh40_core2_ocl_energy_detect_max_th40_SHIFT(rev))

/* Register ACPHY_OCL_EnergyMaxTh80_core2 */
#define ACPHY_OCL_EnergyMaxTh80_core2(rev)                                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb65 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb65 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb65 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb65 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb65)))))))))
#define ACPHY_OCL_EnergyMaxTh80_core2_ocl_energy_detect_max_th80_SHIFT(rev) 0
#define ACPHY_OCL_EnergyMaxTh80_core2_ocl_energy_detect_max_th80_MASK(rev)  (0x3ff << ACPHY_OCL_EnergyMaxTh80_core2_ocl_energy_detect_max_th80_SHIFT(rev))

/* Register ACPHY_OCL_WakeOnDetect_Backoff2 */
#define ACPHY_OCL_WakeOnDetect_Backoff2(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb66 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb66 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb66 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb66 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb66)))))))))
#define ACPHY_OCL_WakeOnDetect_Backoff2_ocl_cck_gain_backoff_db_SHIFT(rev)  0
#define ACPHY_OCL_WakeOnDetect_Backoff2_ocl_cck_gain_backoff_db_MASK(rev)   (0xff << ACPHY_OCL_WakeOnDetect_Backoff2_ocl_cck_gain_backoff_db_SHIFT(rev))
#define ACPHY_OCL_WakeOnDetect_Backoff2_ocl_ofdm_gain_backoff_db_SHIFT(rev) 8
#define ACPHY_OCL_WakeOnDetect_Backoff2_ocl_ofdm_gain_backoff_db_MASK(rev)  (0xff << ACPHY_OCL_WakeOnDetect_Backoff2_ocl_ofdm_gain_backoff_db_SHIFT(rev))

/* Register ACPHY_OCL_Afe_pu_ctrl2 */
#define ACPHY_OCL_Afe_pu_ctrl2(rev)                                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb67 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb67 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb67 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb67 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb67)))))))))
#define ACPHY_OCL_Afe_pu_ctrl2_adc_pu_basedOn_rf_rxpu_SHIFT(rev)    0
#define ACPHY_OCL_Afe_pu_ctrl2_adc_pu_basedOn_rf_rxpu_MASK(rev)     (0x1 << ACPHY_OCL_Afe_pu_ctrl2_adc_pu_basedOn_rf_rxpu_SHIFT(rev))
#define ACPHY_OCL_Afe_pu_ctrl2_Auxadc_pu_basedOn_rf_rxpu_SHIFT(rev) 1
#define ACPHY_OCL_Afe_pu_ctrl2_Auxadc_pu_basedOn_rf_rxpu_MASK(rev)  (0x1 << ACPHY_OCL_Afe_pu_ctrl2_Auxadc_pu_basedOn_rf_rxpu_SHIFT(rev))

/* Register ACPHY_OCL_Ant_weights_Adj_offset2 */
#define ACPHY_OCL_Ant_weights_Adj_offset2(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb68 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb68 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb68 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb68 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb68)))))))))
#define ACPHY_OCL_Ant_weights_Adj_offset2_ant_weights_adj_offset_SHIFT(rev) 0
#define ACPHY_OCL_Ant_weights_Adj_offset2_ant_weights_adj_offset_MASK(rev)  (0x1ff << ACPHY_OCL_Ant_weights_Adj_offset2_ant_weights_adj_offset_SHIFT(rev))

/* Register ACPHY_ocl_rx_AntConfig2 */
#define ACPHY_ocl_rx_AntConfig2(rev)                                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb69 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb69 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb69 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb69 : INVALID_ADDRESS))))))))
#define ACPHY_ocl_rx_AntConfig2_rx_antConfig_core_active_SHIFT(rev)   0
#define ACPHY_ocl_rx_AntConfig2_rx_antConfig_core_active_MASK(rev)    (0x1 << ACPHY_ocl_rx_AntConfig2_rx_antConfig_core_active_SHIFT(rev))
#define ACPHY_ocl_rx_AntConfig2_rx_antConfig_core_inactive_SHIFT(rev) 1
#define ACPHY_ocl_rx_AntConfig2_rx_antConfig_core_inactive_MASK(rev)  (0x1 << ACPHY_ocl_rx_AntConfig2_rx_antConfig_core_inactive_SHIFT(rev))
#define ACPHY_ocl_rx_AntConfig2_ocl_rx_antConfig_sel_SHIFT(rev)       2
#define ACPHY_ocl_rx_AntConfig2_ocl_rx_antConfig_sel_MASK(rev)        (0x1 << ACPHY_ocl_rx_AntConfig2_ocl_rx_antConfig_sel_SHIFT(rev))

/* Register ACPHY_txgainLo2 */
#define ACPHY_txgainLo2(rev)              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb80 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb80 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb80 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb80 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb80)))))))))
#define ACPHY_txgainLo2_txgain_SHIFT(rev) 0
#define ACPHY_txgainLo2_txgain_MASK(rev)  (0xffff << ACPHY_txgainLo2_txgain_SHIFT(rev))

/* Register ACPHY_txgainHi2 */
#define ACPHY_txgainHi2(rev)              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb81 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb81 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb81 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb81 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb81)))))))))
#define ACPHY_txgainHi2_txgain_SHIFT(rev) 0
#define ACPHY_txgainHi2_txgain_MASK(rev)  (0xffff << ACPHY_txgainHi2_txgain_SHIFT(rev))

/* Register ACPHY_rxgainLo2 */
#define ACPHY_rxgainLo2(rev)              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb82 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb82 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb82 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb82 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb82)))))))))
#define ACPHY_rxgainLo2_rxgain_SHIFT(rev) 0
#define ACPHY_rxgainLo2_rxgain_MASK(rev)  (0xffff << ACPHY_rxgainLo2_rxgain_SHIFT(rev))

/* Register ACPHY_rxgainHi2 */
#define ACPHY_rxgainHi2(rev)              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb83 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb83 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb83 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb83 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb83)))))))))
#define ACPHY_rxgainHi2_rxgain_SHIFT(rev) 0
#define ACPHY_rxgainHi2_rxgain_MASK(rev)  (0xffff << ACPHY_rxgainHi2_rxgain_SHIFT(rev))

/* Register ACPHY_rxGainLpfCtrlLo2 */
#define ACPHY_rxGainLpfCtrlLo2(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb84 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb84 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb84 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb84 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb84)))))))))
#define ACPHY_rxGainLpfCtrlLo2_rxGainLpfCtrl_SHIFT(rev) 0
#define ACPHY_rxGainLpfCtrlLo2_rxGainLpfCtrl_MASK(rev)  (0xffff << ACPHY_rxGainLpfCtrlLo2_rxGainLpfCtrl_SHIFT(rev))

/* Register ACPHY_rxGainLpfCtrlHi2 */
#define ACPHY_rxGainLpfCtrlHi2(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb85 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb85 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb85 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb85 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb85)))))))))
#define ACPHY_rxGainLpfCtrlHi2_rxGainLpfCtrl_SHIFT(rev) 0
#define ACPHY_rxGainLpfCtrlHi2_rxGainLpfCtrl_MASK(rev)  (0xffff << ACPHY_rxGainLpfCtrlHi2_rxGainLpfCtrl_SHIFT(rev))

/* Register ACPHY_rxGainLpfTiaCtrlLo2 */
#define ACPHY_rxGainLpfTiaCtrlLo2(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb86 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb86 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb86 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb86 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb86)))))))))
#define ACPHY_rxGainLpfTiaCtrlLo2_rxGainLpfTiaCtrl_SHIFT(rev) 0
#define ACPHY_rxGainLpfTiaCtrlLo2_rxGainLpfTiaCtrl_MASK(rev)  (0xffff << ACPHY_rxGainLpfTiaCtrlLo2_rxGainLpfTiaCtrl_SHIFT(rev))

/* Register ACPHY_rxGainLpfTiaCtrlHi2 */
#define ACPHY_rxGainLpfTiaCtrlHi2(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb87 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb87 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb87 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb87 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb87)))))))))
#define ACPHY_rxGainLpfTiaCtrlHi2_rxGainLpfTiaCtrl_SHIFT(rev) 0
#define ACPHY_rxGainLpfTiaCtrlHi2_rxGainLpfTiaCtrl_MASK(rev)  (0xffff << ACPHY_rxGainLpfTiaCtrlHi2_rxGainLpfTiaCtrl_SHIFT(rev))

/* Register ACPHY_PuResetLpfCtrl_0Lo2 */
#define ACPHY_PuResetLpfCtrl_0Lo2(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb88 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb88 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb88 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb88 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb88)))))))))
#define ACPHY_PuResetLpfCtrl_0Lo2_PuResetLpfCtrl_0_SHIFT(rev) 0
#define ACPHY_PuResetLpfCtrl_0Lo2_PuResetLpfCtrl_0_MASK(rev)  (0xffff << ACPHY_PuResetLpfCtrl_0Lo2_PuResetLpfCtrl_0_SHIFT(rev))

/* Register ACPHY_PuResetLpfCtrl_0Hi2 */
#define ACPHY_PuResetLpfCtrl_0Hi2(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb89 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb89 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb89 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb89 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb89)))))))))
#define ACPHY_PuResetLpfCtrl_0Hi2_PuResetLpfCtrl_0_SHIFT(rev) 0
#define ACPHY_PuResetLpfCtrl_0Hi2_PuResetLpfCtrl_0_MASK(rev)  (0xffff << ACPHY_PuResetLpfCtrl_0Hi2_PuResetLpfCtrl_0_SHIFT(rev))

/* Register ACPHY_PuResetLpfCtrl_1Lo2 */
#define ACPHY_PuResetLpfCtrl_1Lo2(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb8a : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb8a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb8a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb8a : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb8a)))))))))
#define ACPHY_PuResetLpfCtrl_1Lo2_PuResetLpfCtrl_1_SHIFT(rev) 0
#define ACPHY_PuResetLpfCtrl_1Lo2_PuResetLpfCtrl_1_MASK(rev)  (0xffff << ACPHY_PuResetLpfCtrl_1Lo2_PuResetLpfCtrl_1_SHIFT(rev))

/* Register ACPHY_PuResetLpfCtrl_1Hi2 */
#define ACPHY_PuResetLpfCtrl_1Hi2(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb8b : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb8b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb8b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb8b : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb8b)))))))))
#define ACPHY_PuResetLpfCtrl_1Hi2_PuResetLpfCtrl_1_SHIFT(rev) 0
#define ACPHY_PuResetLpfCtrl_1Hi2_PuResetLpfCtrl_1_MASK(rev)  (0xffff << ACPHY_PuResetLpfCtrl_1Hi2_PuResetLpfCtrl_1_SHIFT(rev))

/* Register ACPHY_PuResetAfeCtrlLo2 */
#define ACPHY_PuResetAfeCtrlLo2(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb8c : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb8c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb8c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb8c : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb8c)))))))))
#define ACPHY_PuResetAfeCtrlLo2_PuResetAfeCtrl_SHIFT(rev) 0
#define ACPHY_PuResetAfeCtrlLo2_PuResetAfeCtrl_MASK(rev)  (0xffff << ACPHY_PuResetAfeCtrlLo2_PuResetAfeCtrl_SHIFT(rev))

/* Register ACPHY_PuResetAfeCtrlHi2 */
#define ACPHY_PuResetAfeCtrlHi2(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb8d : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb8d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb8d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb8d : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb8d)))))))))
#define ACPHY_PuResetAfeCtrlHi2_PuResetAfeCtrl_SHIFT(rev) 0
#define ACPHY_PuResetAfeCtrlHi2_PuResetAfeCtrl_MASK(rev)  (0xffff << ACPHY_PuResetAfeCtrlHi2_PuResetAfeCtrl_SHIFT(rev))

/* Register ACPHY_LpfBwAfeCapLo2 */
#define ACPHY_LpfBwAfeCapLo2(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb8e : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb8e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb8e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb8e : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb8e)))))))))
#define ACPHY_LpfBwAfeCapLo2_LpfBwAfeCap_SHIFT(rev) 0
#define ACPHY_LpfBwAfeCapLo2_LpfBwAfeCap_MASK(rev)  (0xffff << ACPHY_LpfBwAfeCapLo2_LpfBwAfeCap_SHIFT(rev))

/* Register ACPHY_LpfBwAfeCapHi2 */
#define ACPHY_LpfBwAfeCapHi2(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb8f : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb8f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb8f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb8f : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb8f)))))))))
#define ACPHY_LpfBwAfeCapHi2_LpfBwAfeCap_SHIFT(rev) 0
#define ACPHY_LpfBwAfeCapHi2_LpfBwAfeCap_MASK(rev)  (0xffff << ACPHY_LpfBwAfeCapHi2_LpfBwAfeCap_SHIFT(rev))

/* Register ACPHY_TxTssiLo2 */
#define ACPHY_TxTssiLo2(rev)              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb90 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb90 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb90 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb90 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb90)))))))))
#define ACPHY_TxTssiLo2_TxTssi_SHIFT(rev) 0
#define ACPHY_TxTssiLo2_TxTssi_MASK(rev)  (0xffff << ACPHY_TxTssiLo2_TxTssi_SHIFT(rev))

/* Register ACPHY_TxTssiHi2 */
#define ACPHY_TxTssiHi2(rev)              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb91 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb91 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb91 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb91 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb91)))))))))
#define ACPHY_TxTssiHi2_TxTssi_SHIFT(rev) 0
#define ACPHY_TxTssiHi2_TxTssi_MASK(rev)  (0xffff << ACPHY_TxTssiHi2_TxTssi_SHIFT(rev))

/* Register ACPHY_GainLpLo2 */
#define ACPHY_GainLpLo2(rev)              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb92 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb92 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb92 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb92 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb92)))))))))
#define ACPHY_GainLpLo2_GainLp_SHIFT(rev) 0
#define ACPHY_GainLpLo2_GainLp_MASK(rev)  (0xffff << ACPHY_GainLpLo2_GainLp_SHIFT(rev))

/* Register ACPHY_GainLpHi2 */
#define ACPHY_GainLpHi2(rev)              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb93 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb93 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb93 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb93 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb93)))))))))
#define ACPHY_GainLpHi2_GainLp_SHIFT(rev) 0
#define ACPHY_GainLpHi2_GainLp_MASK(rev)  (0xffff << ACPHY_GainLpHi2_GainLp_SHIFT(rev))

/* Register ACPHY_CalibLo2 */
#define ACPHY_CalibLo2(rev)             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb94 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb94 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb94 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb94 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb94)))))))))
#define ACPHY_CalibLo2_Calib_SHIFT(rev) 0
#define ACPHY_CalibLo2_Calib_MASK(rev)  (0xffff << ACPHY_CalibLo2_Calib_SHIFT(rev))

/* Register ACPHY_CalibHi2 */
#define ACPHY_CalibHi2(rev)             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb95 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb95 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb95 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb95 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb95)))))))))
#define ACPHY_CalibHi2_Calib_SHIFT(rev) 0
#define ACPHY_CalibHi2_Calib_MASK(rev)  (0xffff << ACPHY_CalibHi2_Calib_SHIFT(rev))

/* Register ACPHY_rxLpfLo2 */
#define ACPHY_rxLpfLo2(rev)             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb96 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb96 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb96 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb96 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb96)))))))))
#define ACPHY_rxLpfLo2_rxLpf_SHIFT(rev) 0
#define ACPHY_rxLpfLo2_rxLpf_MASK(rev)  (0xffff << ACPHY_rxLpfLo2_rxLpf_SHIFT(rev))

/* Register ACPHY_rxLpHif2 */
#define ACPHY_rxLpHif2(rev)             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb97 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb97 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb97 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb97 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb97)))))))))
#define ACPHY_rxLpHif2_rxLpf_SHIFT(rev) 0
#define ACPHY_rxLpHif2_rxLpf_MASK(rev)  (0xffff << ACPHY_rxLpHif2_rxLpf_SHIFT(rev))

/* Register ACPHY_pllAfeclkLo2 */
#define ACPHY_pllAfeclkLo2(rev)                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb98 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb98 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb98 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb98 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb98)))))))))
#define ACPHY_pllAfeclkLo2_pllAfeclk_SHIFT(rev) 0
#define ACPHY_pllAfeclkLo2_pllAfeclk_MASK(rev)  (0xffff << ACPHY_pllAfeclkLo2_pllAfeclk_SHIFT(rev))

/* Register ACPHY_pllAfeclkHi2 */
#define ACPHY_pllAfeclkHi2(rev)                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb99 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xb99 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xb99 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb99 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb99)))))))))
#define ACPHY_pllAfeclkHi2_pllAfeclk_SHIFT(rev) 0
#define ACPHY_pllAfeclkHi2_pllAfeclk_MASK(rev)  (0xffff << ACPHY_pllAfeclkHi2_pllAfeclk_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w3_value2 */
#define ACPHY_ACI_Detect_s_w3_value2(rev)                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xba0 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xba0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xba0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xba0 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xba0)))))))))
#define ACPHY_ACI_Detect_s_w3_value2_s_w3_value_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w3_value2_s_w3_value_MASK(rev)  (0x7ff << ACPHY_ACI_Detect_s_w3_value2_s_w3_value_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_nb_value2 */
#define ACPHY_ACI_Detect_s_nb_value2(rev)                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xba1 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xba1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xba1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xba1 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xba1)))))))))
#define ACPHY_ACI_Detect_s_nb_value2_s_nb_value_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_nb_value2_s_nb_value_MASK(rev)  (0x7ff << ACPHY_ACI_Detect_s_nb_value2_s_nb_value_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w3_block_acc2 */
#define ACPHY_ACI_Detect_s_w3_block_acc2(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xba2 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xba2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xba2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xba2 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xba2)))))))))
#define ACPHY_ACI_Detect_s_w3_block_acc2_s_w3_block_acc_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w3_block_acc2_s_w3_block_acc_MASK(rev)  (0x7fff << ACPHY_ACI_Detect_s_w3_block_acc2_s_w3_block_acc_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_nb_block_acc2 */
#define ACPHY_ACI_Detect_s_nb_block_acc2(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xba3 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xba3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xba3 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xba3 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xba3)))))))))
#define ACPHY_ACI_Detect_s_nb_block_acc2_s_nb_block_acc_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_nb_block_acc2_s_nb_block_acc_MASK(rev)  (0x7fff << ACPHY_ACI_Detect_s_nb_block_acc2_s_nb_block_acc_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w3_window_acc2_lo */
#define ACPHY_ACI_Detect_s_w3_window_acc2_lo(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xba4 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xba4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xba4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xba4 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xba4)))))))))
#define ACPHY_ACI_Detect_s_w3_window_acc2_lo_s_w3_window_acc_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w3_window_acc2_lo_s_w3_window_acc_lo_MASK(rev)  (0xffff << ACPHY_ACI_Detect_s_w3_window_acc2_lo_s_w3_window_acc_lo_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w3_window_acc2_hi */
#define ACPHY_ACI_Detect_s_w3_window_acc2_hi(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xba5 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xba5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xba5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xba5 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xba5)))))))))
#define ACPHY_ACI_Detect_s_w3_window_acc2_hi_s_w3_window_acc_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w3_window_acc2_hi_s_w3_window_acc_hi_MASK(rev)  (0x7 << ACPHY_ACI_Detect_s_w3_window_acc2_hi_s_w3_window_acc_hi_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_nb_window_acc2_lo */
#define ACPHY_ACI_Detect_s_nb_window_acc2_lo(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xba6 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xba6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xba6 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xba6 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xba6)))))))))
#define ACPHY_ACI_Detect_s_nb_window_acc2_lo_s_nb_window_acc_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_nb_window_acc2_lo_s_nb_window_acc_lo_MASK(rev)  (0xffff << ACPHY_ACI_Detect_s_nb_window_acc2_lo_s_nb_window_acc_lo_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_nb_window_acc2_hi */
#define ACPHY_ACI_Detect_s_nb_window_acc2_hi(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xba7 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xba7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xba7 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xba7 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xba7)))))))))
#define ACPHY_ACI_Detect_s_nb_window_acc2_hi_s_nb_window_acc_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_nb_window_acc2_hi_s_nb_window_acc_hi_MASK(rev)  (0x7 << ACPHY_ACI_Detect_s_nb_window_acc2_hi_s_nb_window_acc_hi_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_select2 */
#define ACPHY_ACI_Detect_aci_select2(rev)                                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xba8 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xba8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xba8 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xba8 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xba8)))))))))
#define ACPHY_ACI_Detect_aci_select2_aci_select_SHIFT(rev)                0
#define ACPHY_ACI_Detect_aci_select2_aci_select_MASK(rev)                 (0x1 << ACPHY_ACI_Detect_aci_select2_aci_select_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select2_s_aci_mitigation_hw_state_SHIFT(rev) 1
#define ACPHY_ACI_Detect_aci_select2_s_aci_mitigation_hw_state_MASK(rev)  (0x1 << ACPHY_ACI_Detect_aci_select2_s_aci_mitigation_hw_state_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_0_SHIFT(rev)       2
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_0_MASK(rev)        (0x1 << ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_0_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_1_SHIFT(rev)       3
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_1_MASK(rev)        (0x1 << ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_1_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_2_SHIFT(rev)       4
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_2_MASK(rev)        (0x1 << ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_2_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select2_aci_select_w12_SHIFT(rev)            5
#define ACPHY_ACI_Detect_aci_select2_aci_select_w12_MASK(rev)             (0x1 << ACPHY_ACI_Detect_aci_select2_aci_select_w12_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_w12_0_SHIFT(rev)   6
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_w12_0_MASK(rev)    (0x1 << ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_w12_0_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_w12_1_SHIFT(rev)   7
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_w12_1_MASK(rev)    (0x1 << ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_w12_1_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_w12_2_SHIFT(rev)   8
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_w12_2_MASK(rev)    (0x1 << ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_w12_2_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond1_0_SHIFT(rev)      2
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond1_0_MASK(rev)       (0x1 << ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond1_0_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond1_1_SHIFT(rev)      3
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond1_1_MASK(rev)       (0x1 << ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond1_1_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond1_2_SHIFT(rev)      4
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond1_2_MASK(rev)       (0x1 << ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond1_2_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond2_0_SHIFT(rev)      9
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond2_0_MASK(rev)       (0x1 << ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond2_0_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond2_1_SHIFT(rev)      10
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond2_1_MASK(rev)       (0x1 << ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond2_1_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond2_2_SHIFT(rev)      11
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond2_2_MASK(rev)       (0x1 << ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond2_2_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_report_ctr2 */
#define ACPHY_ACI_Detect_aci_report_ctr2(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xba9 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xba9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xba9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xba9 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xbab)))))))))
#define ACPHY_ACI_Detect_aci_report_ctr2_aci_report_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_report_ctr2_aci_report_ctr_MASK(rev)  (0xffff << ACPHY_ACI_Detect_aci_report_ctr2_aci_report_ctr_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_detected_ctr2 */
#define ACPHY_ACI_Detect_aci_detected_ctr2(rev)                        (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbaa : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbaa : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbaa : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbaa : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xbaf)))))))))
#define ACPHY_ACI_Detect_aci_detected_ctr2_aci_detected_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_detected_ctr2_aci_detected_ctr_MASK(rev)  (0xffff << ACPHY_ACI_Detect_aci_detected_ctr2_aci_detected_ctr_SHIFT(rev))

/* Register ACPHY_ACI_Detect_sw_aci_report_ctr2 */
#define ACPHY_ACI_Detect_sw_aci_report_ctr2(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbab : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbab : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbab : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbab : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xbb1)))))))))
#define ACPHY_ACI_Detect_sw_aci_report_ctr2_sw_aci_report_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_sw_aci_report_ctr2_sw_aci_report_ctr_MASK(rev)  (0xffff << ACPHY_ACI_Detect_sw_aci_report_ctr2_sw_aci_report_ctr_SHIFT(rev))

/* Register ACPHY_ACI_Detect_sw_aci_detected_ctr2 */
#define ACPHY_ACI_Detect_sw_aci_detected_ctr2(rev)                           (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbac : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbac : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbac : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbac : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xbb3)))))))))
#define ACPHY_ACI_Detect_sw_aci_detected_ctr2_sw_aci_detected_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_sw_aci_detected_ctr2_sw_aci_detected_ctr_MASK(rev)  (0xffff << ACPHY_ACI_Detect_sw_aci_detected_ctr2_sw_aci_detected_ctr_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w1_block_acc2 */
#define ACPHY_ACI_Detect_s_w1_block_acc2(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbad : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbad : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbad : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbad : INVALID_ADDRESS))))))))
#define ACPHY_ACI_Detect_s_w1_block_acc2_s_w1_block_acc_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w1_block_acc2_s_w1_block_acc_MASK(rev)  (0xffff << ACPHY_ACI_Detect_s_w1_block_acc2_s_w1_block_acc_SHIFT(rev))

/* Register ACPHY_DSSF_control_2 */
#define ACPHY_DSSF_control_2(rev)                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbb0 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbb0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbb0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbb0 : INVALID_ADDRESS))))))))
#define ACPHY_DSSF_control_2_idepth_s1_SHIFT(rev)  3
#define ACPHY_DSSF_control_2_idepth_s1_MASK(rev)   (0x3 << ACPHY_DSSF_control_2_idepth_s1_SHIFT(rev))
#define ACPHY_DSSF_control_2_idepth_s2_SHIFT(rev)  5
#define ACPHY_DSSF_control_2_idepth_s2_MASK(rev)   (0x3 << ACPHY_DSSF_control_2_idepth_s2_SHIFT(rev))
#define ACPHY_DSSF_control_2_enabled_s1_SHIFT(rev) 11
#define ACPHY_DSSF_control_2_enabled_s1_MASK(rev)  (0x1 << ACPHY_DSSF_control_2_enabled_s1_SHIFT(rev))
#define ACPHY_DSSF_control_2_enabled_s2_SHIFT(rev) 12
#define ACPHY_DSSF_control_2_enabled_s2_MASK(rev)  (0x1 << ACPHY_DSSF_control_2_enabled_s2_SHIFT(rev))
#define ACPHY_DSSF_control_2_idepth_s3_SHIFT(rev)  7
#define ACPHY_DSSF_control_2_idepth_s3_MASK(rev)   (0x3 << ACPHY_DSSF_control_2_idepth_s3_SHIFT(rev))
#define ACPHY_DSSF_control_2_enabled_s3_SHIFT(rev) 13
#define ACPHY_DSSF_control_2_enabled_s3_MASK(rev)  (0x1 << ACPHY_DSSF_control_2_enabled_s3_SHIFT(rev))

/* Register ACPHY_DSSF_exp_j_theta_i_s12 */
#define ACPHY_DSSF_exp_j_theta_i_s12(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbb1 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbb1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbb1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbb1 : INVALID_ADDRESS))))))))
#define ACPHY_DSSF_exp_j_theta_i_s12_exp_j_theta_i_s1_SHIFT(rev) 0
#define ACPHY_DSSF_exp_j_theta_i_s12_exp_j_theta_i_s1_MASK(rev)  (0x1fff << ACPHY_DSSF_exp_j_theta_i_s12_exp_j_theta_i_s1_SHIFT(rev))

/* Register ACPHY_DSSF_exp_j_theta_i_s22 */
#define ACPHY_DSSF_exp_j_theta_i_s22(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbb2 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbb2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbb2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbb2 : INVALID_ADDRESS))))))))
#define ACPHY_DSSF_exp_j_theta_i_s22_exp_j_theta_i_s2_SHIFT(rev) 0
#define ACPHY_DSSF_exp_j_theta_i_s22_exp_j_theta_i_s2_MASK(rev)  (0x1fff << ACPHY_DSSF_exp_j_theta_i_s22_exp_j_theta_i_s2_SHIFT(rev))

/* Register ACPHY_DSSF_exp_i_theta_q_s12 */
#define ACPHY_DSSF_exp_i_theta_q_s12(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbb5 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbb5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbb5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbb5 : INVALID_ADDRESS))))))))
#define ACPHY_DSSF_exp_i_theta_q_s12_exp_j_theta_q_s1_SHIFT(rev) 0
#define ACPHY_DSSF_exp_i_theta_q_s12_exp_j_theta_q_s1_MASK(rev)  (0x1fff << ACPHY_DSSF_exp_i_theta_q_s12_exp_j_theta_q_s1_SHIFT(rev))

/* Register ACPHY_DSSF_exp_i_theta_q_s22 */
#define ACPHY_DSSF_exp_i_theta_q_s22(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbb6 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbb6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbb6 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbb6 : INVALID_ADDRESS))))))))
#define ACPHY_DSSF_exp_i_theta_q_s22_exp_j_theta_q_s2_SHIFT(rev) 0
#define ACPHY_DSSF_exp_i_theta_q_s22_exp_j_theta_q_s2_MASK(rev)  (0x1fff << ACPHY_DSSF_exp_i_theta_q_s22_exp_j_theta_q_s2_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th0_s12 */
#define ACPHY_DSSF_gain_th0_s12(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbb9 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbb9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbb9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbb9 : INVALID_ADDRESS))))))))
#define ACPHY_DSSF_gain_th0_s12_gain_th0_s1_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th0_s12_gain_th0_s1_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th0_s12_gain_th0_s1_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th1_s12 */
#define ACPHY_DSSF_gain_th1_s12(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbba : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbba : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbba : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbba : INVALID_ADDRESS))))))))
#define ACPHY_DSSF_gain_th1_s12_gain_th1_s1_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th1_s12_gain_th1_s1_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th1_s12_gain_th1_s1_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th2_s12 */
#define ACPHY_DSSF_gain_th2_s12(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbbb : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbbb : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbbb : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbbb : INVALID_ADDRESS))))))))
#define ACPHY_DSSF_gain_th2_s12_gain_th2_s1_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th2_s12_gain_th2_s1_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th2_s12_gain_th2_s1_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th0_s22 */
#define ACPHY_DSSF_gain_th0_s22(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbbc : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbbc : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbbc : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbbc : INVALID_ADDRESS))))))))
#define ACPHY_DSSF_gain_th0_s22_gain_th0_s2_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th0_s22_gain_th0_s2_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th0_s22_gain_th0_s2_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th1_s22 */
#define ACPHY_DSSF_gain_th1_s22(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbbd : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbbd : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbbd : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbbd : INVALID_ADDRESS))))))))
#define ACPHY_DSSF_gain_th1_s22_gain_th1_s2_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th1_s22_gain_th1_s2_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th1_s22_gain_th1_s2_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th2_s22 */
#define ACPHY_DSSF_gain_th2_s22(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbbe : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbbe : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbbe : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbbe : INVALID_ADDRESS))))))))
#define ACPHY_DSSF_gain_th2_s22_gain_th2_s2_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th2_s22_gain_th2_s2_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th2_s22_gain_th2_s2_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th0_s32 */
#define ACPHY_DSSF_gain_th0_s32(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ab8 : (ACREV_GE(rev,32) ? 0xbbf : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbbf : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbbf : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbbf : INVALID_ADDRESS)))))))))
#define ACPHY_DSSF_gain_th0_s32_gain_th0_s3_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th0_s32_gain_th0_s3_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th0_s32_gain_th0_s3_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_nominal_clip_th2 */
#define ACPHY_PREMPT_ofdm_nominal_clip_th2(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbd0 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbd0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbd0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbd0 : INVALID_ADDRESS))))))))
#define ACPHY_PREMPT_ofdm_nominal_clip_th2_ofdm_nominal_clip_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_nominal_clip_th2_ofdm_nominal_clip_th_MASK(rev)  (0xffff << ACPHY_PREMPT_ofdm_nominal_clip_th2_ofdm_nominal_clip_th_SHIFT(rev))

/* Register ACPHY_PREMPT_cck_nominal_clip_th2 */
#define ACPHY_PREMPT_cck_nominal_clip_th2(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbd1 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbd1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbd1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbd1 : INVALID_ADDRESS))))))))
#define ACPHY_PREMPT_cck_nominal_clip_th2_cck_nominal_clip_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_nominal_clip_th2_cck_nominal_clip_th_MASK(rev)  (0xffff << ACPHY_PREMPT_cck_nominal_clip_th2_cck_nominal_clip_th_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_large_gain_mismatch_th2 */
#define ACPHY_PREMPT_ofdm_large_gain_mismatch_th2(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbd2 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbd2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbd2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbd2 : INVALID_ADDRESS))))))))
#define ACPHY_PREMPT_ofdm_large_gain_mismatch_th2_ofdm_large_gain_mismatch_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_large_gain_mismatch_th2_ofdm_large_gain_mismatch_th_MASK(rev) (0x1f << ACPHY_PREMPT_ofdm_large_gain_mismatch_th2_ofdm_large_gain_mismatch_th_SHIFT(rev))

/* Register ACPHY_PREMPT_cck_large_gain_mismatch_th2 */
#define ACPHY_PREMPT_cck_large_gain_mismatch_th2(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbd3 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbd3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbd3 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbd3 : INVALID_ADDRESS))))))))
#define ACPHY_PREMPT_cck_large_gain_mismatch_th2_cck_large_gain_mismatch_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_large_gain_mismatch_th2_cck_large_gain_mismatch_th_MASK(rev) (0x1f << ACPHY_PREMPT_cck_large_gain_mismatch_th2_cck_large_gain_mismatch_th_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_nominal_clip_cnt_th2 */
#define ACPHY_PREMPT_ofdm_nominal_clip_cnt_th2(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbd4 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbd4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbd4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbd4 : INVALID_ADDRESS))))))))
#define ACPHY_PREMPT_ofdm_nominal_clip_cnt_th2_ofdm_nominal_clip_cnt_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_nominal_clip_cnt_th2_ofdm_nominal_clip_cnt_th_MASK(rev) (0xff << ACPHY_PREMPT_ofdm_nominal_clip_cnt_th2_ofdm_nominal_clip_cnt_th_SHIFT(rev))

/* Register ACPHY_PREMPT_cck_nominal_clip_cnt_th2 */
#define ACPHY_PREMPT_cck_nominal_clip_cnt_th2(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbd5 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbd5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbd5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbd5 : INVALID_ADDRESS))))))))
#define ACPHY_PREMPT_cck_nominal_clip_cnt_th2_cck_nominal_clip_cnt_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_nominal_clip_cnt_th2_cck_nominal_clip_cnt_th_MASK(rev) (0xff << ACPHY_PREMPT_cck_nominal_clip_cnt_th2_cck_nominal_clip_cnt_th_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_low_power_mismatch_th2 */
#define ACPHY_PREMPT_ofdm_low_power_mismatch_th2(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbd6 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbd6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbd6 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbd6 : INVALID_ADDRESS))))))))
#define ACPHY_PREMPT_ofdm_low_power_mismatch_th2_ofdm_low_power_mismatch_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_low_power_mismatch_th2_ofdm_low_power_mismatch_th_MASK(rev) (0x1f << ACPHY_PREMPT_ofdm_low_power_mismatch_th2_ofdm_low_power_mismatch_th_SHIFT(rev))

/* Register ACPHY_PREMPT_cck_low_power_mismatch_th2 */
#define ACPHY_PREMPT_cck_low_power_mismatch_th2(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbd7 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbd7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbd7 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbd7 : INVALID_ADDRESS))))))))
#define ACPHY_PREMPT_cck_low_power_mismatch_th2_cck_low_power_mismatch_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_low_power_mismatch_th2_cck_low_power_mismatch_th_MASK(rev) (0x1f << ACPHY_PREMPT_cck_low_power_mismatch_th2_cck_low_power_mismatch_th_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th2 */
#define ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th2(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbd8 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbd8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbd8 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbd8 : INVALID_ADDRESS))))))))
#define ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th2_ofdm_max_gain_mismatch_pkt_rcv_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th2_ofdm_max_gain_mismatch_pkt_rcv_th_MASK(rev) (0x1f << ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th2_ofdm_max_gain_mismatch_pkt_rcv_th_SHIFT(rev))

/* Register ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th2 */
#define ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th2(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbd9 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbd9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbd9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbd9 : INVALID_ADDRESS))))))))
#define ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th2_cck_max_gain_mismatch_pkt_rcv_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th2_cck_max_gain_mismatch_pkt_rcv_th_MASK(rev) (0x1f << ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th2_cck_max_gain_mismatch_pkt_rcv_th_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th2 */
#define ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th2(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbda : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbda : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbda : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbda : INVALID_ADDRESS))))))))
#define ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th2_ofdm_min_gain_mismatch_pkt_rcv_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th2_ofdm_min_gain_mismatch_pkt_rcv_th_MASK(rev) (0x1f << ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th2_ofdm_min_gain_mismatch_pkt_rcv_th_SHIFT(rev))

/* Register ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th2 */
#define ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th2(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbdb : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbdb : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbdb : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbdb : INVALID_ADDRESS))))))))
#define ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th2_cck_min_gain_mismatch_pkt_rcv_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th2_cck_min_gain_mismatch_pkt_rcv_th_MASK(rev) (0x1f << ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th2_cck_min_gain_mismatch_pkt_rcv_th_SHIFT(rev))

/* Register ACPHY_PREMPT_per_pkt_en2 */
#define ACPHY_PREMPT_per_pkt_en2(rev)                                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbdc : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbdc : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbdc : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbdc : INVALID_ADDRESS))))))))
#define ACPHY_PREMPT_per_pkt_en2_clip_detect_enable_SHIFT(rev)        0
#define ACPHY_PREMPT_per_pkt_en2_clip_detect_enable_MASK(rev)         (0x1 << ACPHY_PREMPT_per_pkt_en2_clip_detect_enable_SHIFT(rev))
#define ACPHY_PREMPT_per_pkt_en2_low_power_enable_SHIFT(rev)          1
#define ACPHY_PREMPT_per_pkt_en2_low_power_enable_MASK(rev)           (0x1 << ACPHY_PREMPT_per_pkt_en2_low_power_enable_SHIFT(rev))
#define ACPHY_PREMPT_per_pkt_en2_pwr_variation_enable_SHIFT(rev)      2
#define ACPHY_PREMPT_per_pkt_en2_pwr_variation_enable_MASK(rev)       (0x1 << ACPHY_PREMPT_per_pkt_en2_pwr_variation_enable_SHIFT(rev))
#define ACPHY_PREMPT_per_pkt_en2_clip_detect_cond1_enable_SHIFT(rev)  3
#define ACPHY_PREMPT_per_pkt_en2_clip_detect_cond1_enable_MASK(rev)   (0x1 << ACPHY_PREMPT_per_pkt_en2_clip_detect_cond1_enable_SHIFT(rev))
#define ACPHY_PREMPT_per_pkt_en2_clip_detect_cond2_enable_SHIFT(rev)  4
#define ACPHY_PREMPT_per_pkt_en2_clip_detect_cond2_enable_MASK(rev)   (0x1 << ACPHY_PREMPT_per_pkt_en2_clip_detect_cond2_enable_SHIFT(rev))
#define ACPHY_PREMPT_per_pkt_en2_clip_detect_cond3_enable_SHIFT(rev)  5
#define ACPHY_PREMPT_per_pkt_en2_clip_detect_cond3_enable_MASK(rev)   (0x1 << ACPHY_PREMPT_per_pkt_en2_clip_detect_cond3_enable_SHIFT(rev))
#define ACPHY_PREMPT_per_pkt_en2_enable_abrts_during_htagc_SHIFT(rev) 6
#define ACPHY_PREMPT_per_pkt_en2_enable_abrts_during_htagc_MASK(rev)  (0x1 << ACPHY_PREMPT_per_pkt_en2_enable_abrts_during_htagc_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits2 */
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits2(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbdd : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbdd : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbdd : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbdd : INVALID_ADDRESS))))))))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits2_ofdm_nominal_clip_th_msb_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits2_ofdm_nominal_clip_th_msb_MASK(rev) (0x1 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits2_ofdm_nominal_clip_th_msb_SHIFT(rev))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits2_cck_nominal_clip_th_msb_SHIFT(rev) 1
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits2_cck_nominal_clip_th_msb_MASK(rev) (0x1 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits2_cck_nominal_clip_th_msb_SHIFT(rev))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits2_ofdm_nominal_clip_th_lsb_bits_SHIFT(rev) 2
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits2_ofdm_nominal_clip_th_lsb_bits_MASK(rev) (0x7 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits2_ofdm_nominal_clip_th_lsb_bits_SHIFT(rev))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits2_cck_nominal_clip_th_lsb_bits_SHIFT(rev) 5
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits2_cck_nominal_clip_th_lsb_bits_MASK(rev) (0x7 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits2_cck_nominal_clip_th_lsb_bits_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_ctrl2 */
#define ACPHY_txbbpdcomp_ctrl2(rev)                                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbe0 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbe0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbe0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbe0 : INVALID_ADDRESS))))))))
#define ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_en2_SHIFT(rev)                0
#define ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_en2_MASK(rev)                 (0x1 << ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_en2_SHIFT(rev))
#define ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_dc_comp_en2_SHIFT(rev)        1
#define ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_dc_comp_en2_MASK(rev)         (0x1 << ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_dc_comp_en2_SHIFT(rev))
#define ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_cckcomp_en2_SHIFT(rev)        2
#define ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_cckcomp_en2_MASK(rev)         (0x1 << ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_cckcomp_en2_SHIFT(rev))
#define ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_rfpwr_override_en2_SHIFT(rev) 3
#define ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_rfpwr_override_en2_MASK(rev)  (0x1 << ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_rfpwr_override_en2_SHIFT(rev))
#define ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_signed_lut_en2_SHIFT(rev)     4
#define ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_signed_lut_en2_MASK(rev)      (0x1 << ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_signed_lut_en2_SHIFT(rev))
#define ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_tbl_sz2_SHIFT(rev)            5
#define ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_tbl_sz2_MASK(rev)             (0xff << ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_tbl_sz2_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_tbl_idx2 */
#define ACPHY_txbbpdcomp_tbl_idx2(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbe1 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbe1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbe1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbe1 : INVALID_ADDRESS))))))))
#define ACPHY_txbbpdcomp_tbl_idx2_txbbpdcomp_start_idx2_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_tbl_idx2_txbbpdcomp_start_idx2_MASK(rev)  (0x7f << ACPHY_txbbpdcomp_tbl_idx2_txbbpdcomp_start_idx2_SHIFT(rev))
#define ACPHY_txbbpdcomp_tbl_idx2_txbbpdcomp_stop_idx2_SHIFT(rev)  7
#define ACPHY_txbbpdcomp_tbl_idx2_txbbpdcomp_stop_idx2_MASK(rev)   (0x7f << ACPHY_txbbpdcomp_tbl_idx2_txbbpdcomp_stop_idx2_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_dc_offseti2 */
#define ACPHY_txbbpdcomp_dc_offseti2(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbe2 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbe2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbe2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbe2 : INVALID_ADDRESS))))))))
#define ACPHY_txbbpdcomp_dc_offseti2_txbbpdcomp_dc_offseti2_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_dc_offseti2_txbbpdcomp_dc_offseti2_MASK(rev)  (0x3ff << ACPHY_txbbpdcomp_dc_offseti2_txbbpdcomp_dc_offseti2_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_dc_offsetq2 */
#define ACPHY_txbbpdcomp_dc_offsetq2(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbe3 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbe3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbe3 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbe3 : INVALID_ADDRESS))))))))
#define ACPHY_txbbpdcomp_dc_offsetq2_txbbpdcomp_dc_offsetq2_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_dc_offsetq2_txbbpdcomp_dc_offsetq2_MASK(rev)  (0x3ff << ACPHY_txbbpdcomp_dc_offsetq2_txbbpdcomp_dc_offsetq2_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_cckdc_offseti2 */
#define ACPHY_txbbpdcomp_cckdc_offseti2(rev)                                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbe4 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbe4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbe4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbe4 : INVALID_ADDRESS))))))))
#define ACPHY_txbbpdcomp_cckdc_offseti2_txbbpdcomp_cckdc_offseti2_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_cckdc_offseti2_txbbpdcomp_cckdc_offseti2_MASK(rev)  (0x3ff << ACPHY_txbbpdcomp_cckdc_offseti2_txbbpdcomp_cckdc_offseti2_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_cckdc_offsetq2 */
#define ACPHY_txbbpdcomp_cckdc_offsetq2(rev)                                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbe5 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbe5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbe5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbe5 : INVALID_ADDRESS))))))))
#define ACPHY_txbbpdcomp_cckdc_offsetq2_txbbpdcomp_cckdc_offsetq2_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_cckdc_offsetq2_txbbpdcomp_cckdc_offsetq2_MASK(rev)  (0x3ff << ACPHY_txbbpdcomp_cckdc_offsetq2_txbbpdcomp_cckdc_offsetq2_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_rfpwr_ctrl2 */
#define ACPHY_txbbpdcomp_rfpwr_ctrl2(rev)                                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbe6 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbe6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbe6 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbe6 : INVALID_ADDRESS))))))))
#define ACPHY_txbbpdcomp_rfpwr_ctrl2_txbbpdcomp_rfpwr_override_val2_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_rfpwr_ctrl2_txbbpdcomp_rfpwr_override_val2_MASK(rev)  (0x1ff << ACPHY_txbbpdcomp_rfpwr_ctrl2_txbbpdcomp_rfpwr_override_val2_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_scaling2 */
#define ACPHY_txbbpdcomp_scaling2(rev)                                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbe7 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbe7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbe7 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbe7 : INVALID_ADDRESS))))))))
#define ACPHY_txbbpdcomp_scaling2_txbbpdcomp_idx_scalar2_SHIFT(rev)    0
#define ACPHY_txbbpdcomp_scaling2_txbbpdcomp_idx_scalar2_MASK(rev)     (0xff << ACPHY_txbbpdcomp_scaling2_txbbpdcomp_idx_scalar2_SHIFT(rev))
#define ACPHY_txbbpdcomp_scaling2_txbbpdcomp_nfracbits_idx2_SHIFT(rev) 8
#define ACPHY_txbbpdcomp_scaling2_txbbpdcomp_nfracbits_idx2_MASK(rev)  (0x7 << ACPHY_txbbpdcomp_scaling2_txbbpdcomp_nfracbits_idx2_SHIFT(rev))
#define ACPHY_txbbpdcomp_scaling2_txbbpdcomp_nfracbits_eps2_SHIFT(rev) 11
#define ACPHY_txbbpdcomp_scaling2_txbbpdcomp_nfracbits_eps2_MASK(rev)  (0xf << ACPHY_txbbpdcomp_scaling2_txbbpdcomp_nfracbits_eps2_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_idx_offseti2 */
#define ACPHY_txbbpdcomp_idx_offseti2(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbe8 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbe8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbe8 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbe8 : INVALID_ADDRESS))))))))
#define ACPHY_txbbpdcomp_idx_offseti2_txbbpdcomp_idx_offseti2_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_idx_offseti2_txbbpdcomp_idx_offseti2_MASK(rev)  (0xff << ACPHY_txbbpdcomp_idx_offseti2_txbbpdcomp_idx_offseti2_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_idx_offsetq2 */
#define ACPHY_txbbpdcomp_idx_offsetq2(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbe9 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbe9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbe9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbe9 : INVALID_ADDRESS))))))))
#define ACPHY_txbbpdcomp_idx_offsetq2_txbbpdcomp_idx_offsetq2_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_idx_offsetq2_txbbpdcomp_idx_offsetq2_MASK(rev)  (0xff << ACPHY_txbbpdcomp_idx_offsetq2_txbbpdcomp_idx_offsetq2_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_idx_offset22 */
#define ACPHY_txbbpdcomp_idx_offset22(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbea : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbea : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbea : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbea : INVALID_ADDRESS))))))))
#define ACPHY_txbbpdcomp_idx_offset22_txbbpdcomp_idx_offset22_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_idx_offset22_txbbpdcomp_idx_offset22_MASK(rev)  (0xff << ACPHY_txbbpdcomp_idx_offset22_txbbpdcomp_idx_offset22_SHIFT(rev))

/* Register ACPHY_txfdss_ctrl2 */
#define ACPHY_txfdss_ctrl2(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbf0 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbf0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbf0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbf0 : INVALID_ADDRESS))))))))
#define ACPHY_txfdss_ctrl2_txfdss_enable2_SHIFT(rev)        0
#define ACPHY_txfdss_ctrl2_txfdss_enable2_MASK(rev)         (0x1 << ACPHY_txfdss_ctrl2_txfdss_enable2_SHIFT(rev))
#define ACPHY_txfdss_ctrl2_txfdss_interp_enable2_SHIFT(rev) 1
#define ACPHY_txfdss_ctrl2_txfdss_interp_enable2_MASK(rev)  (0x1 << ACPHY_txfdss_ctrl2_txfdss_interp_enable2_SHIFT(rev))

/* Register ACPHY_txfdss_cfgtbl2 */
#define ACPHY_txfdss_cfgtbl2(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbf1 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbf1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbf1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbf1 : INVALID_ADDRESS))))))))
#define ACPHY_txfdss_cfgtbl2_txfdss_num_20M_tbl2_SHIFT(rev) 0
#define ACPHY_txfdss_cfgtbl2_txfdss_num_20M_tbl2_MASK(rev)  (0x1f << ACPHY_txfdss_cfgtbl2_txfdss_num_20M_tbl2_SHIFT(rev))
#define ACPHY_txfdss_cfgtbl2_txfdss_num_40M_tbl2_SHIFT(rev) 5
#define ACPHY_txfdss_cfgtbl2_txfdss_num_40M_tbl2_MASK(rev)  (0x1f << ACPHY_txfdss_cfgtbl2_txfdss_num_40M_tbl2_SHIFT(rev))

/* Register ACPHY_txfdss_cfgbrkpt0_2 */
#define ACPHY_txfdss_cfgbrkpt0_2(rev)                                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbf2 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbf2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbf2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbf2 : INVALID_ADDRESS))))))))
#define ACPHY_txfdss_cfgbrkpt0_2_txfdss_num_20M_breakpoints2_SHIFT(rev) 0
#define ACPHY_txfdss_cfgbrkpt0_2_txfdss_num_20M_breakpoints2_MASK(rev)  (0x7f << ACPHY_txfdss_cfgbrkpt0_2_txfdss_num_20M_breakpoints2_SHIFT(rev))
#define ACPHY_txfdss_cfgbrkpt0_2_txfdss_num_40M_breakpoints2_SHIFT(rev) 7
#define ACPHY_txfdss_cfgbrkpt0_2_txfdss_num_40M_breakpoints2_MASK(rev)  (0x7f << ACPHY_txfdss_cfgbrkpt0_2_txfdss_num_40M_breakpoints2_SHIFT(rev))

/* Register ACPHY_txfdss_cfgbrkpt1_2 */
#define ACPHY_txfdss_cfgbrkpt1_2(rev)                                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbf3 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbf3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbf3 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbf3 : INVALID_ADDRESS))))))))
#define ACPHY_txfdss_cfgbrkpt1_2_txfdss_num_80M_breakpoints2_SHIFT(rev) 0
#define ACPHY_txfdss_cfgbrkpt1_2_txfdss_num_80M_breakpoints2_MASK(rev)  (0x7f << ACPHY_txfdss_cfgbrkpt1_2_txfdss_num_80M_breakpoints2_SHIFT(rev))

/* Register ACPHY_txfdss_scaleadj_en_2 */
#define ACPHY_txfdss_scaleadj_en_2(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbf4 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbf4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbf4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbf4 : INVALID_ADDRESS))))))))
#define ACPHY_txfdss_scaleadj_en_2_txfdss_scale_adj_enable2_SHIFT(rev) 0
#define ACPHY_txfdss_scaleadj_en_2_txfdss_scale_adj_enable2_MASK(rev)  (0x7 << ACPHY_txfdss_scaleadj_en_2_txfdss_scale_adj_enable2_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w12_value2 */
#define ACPHY_ACI_Detect_s_w12_value2(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbf5 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbf5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbf5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbf5 : INVALID_ADDRESS))))))))
#define ACPHY_ACI_Detect_s_w12_value2_s_w12_value_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w12_value2_s_w12_value_MASK(rev)  (0x7ff << ACPHY_ACI_Detect_s_w12_value2_s_w12_value_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w12_block_acc2 */
#define ACPHY_ACI_Detect_s_w12_block_acc2(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbf6 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbf6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbf6 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbf6 : INVALID_ADDRESS))))))))
#define ACPHY_ACI_Detect_s_w12_block_acc2_s_w12_block_acc_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w12_block_acc2_s_w12_block_acc_MASK(rev)  (0x7fff << ACPHY_ACI_Detect_s_w12_block_acc2_s_w12_block_acc_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w12_window_acc2_lo */
#define ACPHY_ACI_Detect_s_w12_window_acc2_lo(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbf7 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbf7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbf7 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbf7 : INVALID_ADDRESS))))))))
#define ACPHY_ACI_Detect_s_w12_window_acc2_lo_s_w12_window_acc_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w12_window_acc2_lo_s_w12_window_acc_lo_MASK(rev)  (0xffff << ACPHY_ACI_Detect_s_w12_window_acc2_lo_s_w12_window_acc_lo_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w12_window_acc2_hi */
#define ACPHY_ACI_Detect_s_w12_window_acc2_hi(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbf8 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbf8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbf8 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbf8 : INVALID_ADDRESS))))))))
#define ACPHY_ACI_Detect_s_w12_window_acc2_hi_s_w12_window_acc_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w12_window_acc2_hi_s_w12_window_acc_hi_MASK(rev)  (0x7 << ACPHY_ACI_Detect_s_w12_window_acc2_hi_s_w12_window_acc_hi_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_detected_ctr_w122 */
#define ACPHY_ACI_Detect_aci_detected_ctr_w122(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbf9 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbf9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbf9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbf9 : INVALID_ADDRESS))))))))
#define ACPHY_ACI_Detect_aci_detected_ctr_w122_aci_detected_ctr_w12_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_detected_ctr_w122_aci_detected_ctr_w12_MASK(rev)  (0xffff << ACPHY_ACI_Detect_aci_detected_ctr_w122_aci_detected_ctr_w12_SHIFT(rev))

/* Register ACPHY_ACI_Detect_sw_aci_detected_ctr_w122 */
#define ACPHY_ACI_Detect_sw_aci_detected_ctr_w122(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbfa : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xbfa : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xbfa : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbfa : INVALID_ADDRESS))))))))
#define ACPHY_ACI_Detect_sw_aci_detected_ctr_w122_sw_aci_detected_ctr_w12_SHIFT(rev) 0
#define ACPHY_ACI_Detect_sw_aci_detected_ctr_w122_sw_aci_detected_ctr_w12_MASK(rev) (0xffff << ACPHY_ACI_Detect_sw_aci_detected_ctr_w122_sw_aci_detected_ctr_w12_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s2_fsweep_offset */
#define ACPHY_spur_can_p1_s2_fsweep_offset(rev)                                (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd0a : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xd0a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd0a : INVALID_ADDRESS))))))
#define ACPHY_spur_can_p1_s2_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s2_fsweep_offset_spur_can_fsweep_offset_fxp_MASK(rev) (0xffff << ACPHY_spur_can_p1_s2_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s3_fsweep_offset */
#define ACPHY_spur_can_p1_s3_fsweep_offset(rev)                                (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd0e : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xd0e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd0e : INVALID_ADDRESS))))))
#define ACPHY_spur_can_p1_s3_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s3_fsweep_offset_spur_can_fsweep_offset_fxp_MASK(rev) (0xffff << ACPHY_spur_can_p1_s3_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s1_pop_l2_P_sp */
#define ACPHY_spur_can_p1_s1_pop_l2_P_sp(rev)               (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd6c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x972 : (ACREV_GE(rev,18) ? 0xd6c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd6c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd6c : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p1_s1_pop_l2_P_sp_l2_P_sp_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_P_sp_l2_P_sp_MASK(rev)  (0xffff << ACPHY_spur_can_p1_s1_pop_l2_P_sp_l2_P_sp_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s1_pop_l2_Ebb */
#define ACPHY_spur_can_p1_s1_pop_l2_Ebb(rev)              (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd71 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x977 : (ACREV_GE(rev,18) ? 0xd71 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd71 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd71 : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p1_s1_pop_l2_Ebb_l2_Ebb_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_Ebb_l2_Ebb_MASK(rev)  (0xffff << ACPHY_spur_can_p1_s1_pop_l2_Ebb_l2_Ebb_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s1_pop_l2_snr1 */
#define ACPHY_spur_can_p1_s1_pop_l2_snr1(rev)               (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd72 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x978 : (ACREV_GE(rev,18) ? 0xd72 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd72 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd72 : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p1_s1_pop_l2_snr1_l2_snr1_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_snr1_l2_snr1_MASK(rev)  (0xffff << ACPHY_spur_can_p1_s1_pop_l2_snr1_l2_snr1_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s1_pop_l2_rho1 */
#define ACPHY_spur_can_p1_s1_pop_l2_rho1(rev)               (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd73 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x979 : (ACREV_GE(rev,18) ? 0xd73 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd73 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd73 : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p1_s1_pop_l2_rho1_l2_rho1_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_rho1_l2_rho1_MASK(rev)  (0xffff << ACPHY_spur_can_p1_s1_pop_l2_rho1_l2_rho1_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s1_pop_l2_Madj */
#define ACPHY_spur_can_p1_s1_pop_l2_Madj(rev)               (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd74 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x97a : (ACREV_GE(rev,18) ? 0xd74 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd74 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd74 : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p1_s1_pop_l2_Madj_l2_Madj_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_Madj_l2_Madj_MASK(rev)  (0xffff << ACPHY_spur_can_p1_s1_pop_l2_Madj_l2_Madj_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s1_pop_omega_high */
#define ACPHY_spur_can_p1_s1_pop_omega_high(rev)                  (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd76 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x97c : (ACREV_GE(rev,18) ? 0xd76 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd76 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd76 : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p1_s1_pop_omega_high_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_omega_high_omega_high_MASK(rev)  (0xffff << ACPHY_spur_can_p1_s1_pop_omega_high_omega_high_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s1_pop_omega_low */
#define ACPHY_spur_can_p1_s1_pop_omega_low(rev)                 (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd77 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x97d : (ACREV_GE(rev,18) ? 0xd77 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd77 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd77 : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p1_s1_pop_omega_low_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_omega_low_omega_low_MASK(rev)  (0xffff << ACPHY_spur_can_p1_s1_pop_omega_low_omega_low_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s1_pop_l2_p11t */
#define ACPHY_spur_can_p1_s1_pop_l2_p11t(rev)               (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd78 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x97e : (ACREV_GE(rev,18) ? 0xd78 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd78 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd78 : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p1_s1_pop_l2_p11t_l2_p11t_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_p11t_l2_p11t_MASK(rev)  (0xffff << ACPHY_spur_can_p1_s1_pop_l2_p11t_l2_p11t_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s1_pop_l2_g */
#define ACPHY_spur_can_p1_s1_pop_l2_g(rev)            (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd79 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x97f : (ACREV_GE(rev,18) ? 0xd79 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd79 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd79 : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p1_s1_pop_l2_g_l2_g_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_g_l2_g_MASK(rev)  (0xffff << ACPHY_spur_can_p1_s1_pop_l2_g_l2_g_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s1_pop_l2_K0 */
#define ACPHY_spur_can_p1_s1_pop_l2_K0(rev)             (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd7a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x96a : (ACREV_GE(rev,18) ? 0xd7a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd7a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd7a : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p1_s1_pop_l2_K0_l2_K0_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_K0_l2_K0_MASK(rev)  (0xffff << ACPHY_spur_can_p1_s1_pop_l2_K0_l2_K0_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s1_pop_l2_K1 */
#define ACPHY_spur_can_p1_s1_pop_l2_K1(rev)             (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd7b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x96b : (ACREV_GE(rev,18) ? 0xd7b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd7b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd7b : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p1_s1_pop_l2_K1_l2_K1_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_K1_l2_K1_MASK(rev)  (0xffff << ACPHY_spur_can_p1_s1_pop_l2_K1_l2_K1_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s1_pop_l2_sig2_w */
#define ACPHY_spur_can_p1_s1_pop_l2_sig2_w(rev)                 (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd7c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x96c : (ACREV_GE(rev,18) ? 0xd7c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd7c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd7c : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p1_s1_pop_l2_sig2_w_l2_sig2_w_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_sig2_w_l2_sig2_w_MASK(rev)  (0xffff << ACPHY_spur_can_p1_s1_pop_l2_sig2_w_l2_sig2_w_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s1_pop_l2_sig2_v */
#define ACPHY_spur_can_p1_s1_pop_l2_sig2_v(rev)                 (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd7d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x96d : (ACREV_GE(rev,18) ? 0xd7d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd7d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd7d : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p1_s1_pop_l2_sig2_v_l2_sig2_v_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_sig2_v_l2_sig2_v_MASK(rev)  (0xffff << ACPHY_spur_can_p1_s1_pop_l2_sig2_v_l2_sig2_v_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s1_pop_l2_P00 */
#define ACPHY_spur_can_p1_s1_pop_l2_P00(rev)              (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd7e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x96e : (ACREV_GE(rev,18) ? 0xd7e : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd7e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd7e : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p1_s1_pop_l2_P00_l2_P00_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_P00_l2_P00_MASK(rev)  (0xffff << ACPHY_spur_can_p1_s1_pop_l2_P00_l2_P00_SHIFT(rev))

/* Register ACPHY_spur_can_p1_s1_pop_l2_P10 */
#define ACPHY_spur_can_p1_s1_pop_l2_P10(rev)              (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xd7f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x96f : (ACREV_GE(rev,18) ? 0xd7f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd7f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd7f : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p1_s1_pop_l2_P10_l2_P10_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_P10_l2_P10_MASK(rev)  (0xffff << ACPHY_spur_can_p1_s1_pop_l2_P10_l2_P10_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s1_en */
#define ACPHY_spur_can_p2_s1_en(rev)                                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb00 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xf03 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb00 : (ACREV_GE(rev,18) ? 0xf03 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf03 : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p2_s1_en_spur_can_stage_enable_SHIFT(rev)           0
#define ACPHY_spur_can_p2_s1_en_spur_can_stage_enable_MASK(rev)            (0x1 << ACPHY_spur_can_p2_s1_en_spur_can_stage_enable_SHIFT(rev))
#define ACPHY_spur_can_p2_s1_en_spur_can_omega_set_SHIFT(rev)              1
#define ACPHY_spur_can_p2_s1_en_spur_can_omega_set_MASK(rev)               (0x1 << ACPHY_spur_can_p2_s1_en_spur_can_omega_set_SHIFT(rev))
#define ACPHY_spur_can_p2_s1_en_spur_can_kf_enable_SHIFT(rev)              2
#define ACPHY_spur_can_p2_s1_en_spur_can_kf_enable_MASK(rev)               (0x1 << ACPHY_spur_can_p2_s1_en_spur_can_kf_enable_SHIFT(rev))
#define ACPHY_spur_can_p2_s1_en_spur_can_intercore_coast_enable_SHIFT(rev) 3
#define ACPHY_spur_can_p2_s1_en_spur_can_intercore_coast_enable_MASK(rev)  (0x1 << ACPHY_spur_can_p2_s1_en_spur_can_intercore_coast_enable_SHIFT(rev))
#define ACPHY_spur_can_p2_s1_en_spurcan_override_internal_reset_SHIFT(rev) 4
#define ACPHY_spur_can_p2_s1_en_spurcan_override_internal_reset_MASK(rev)  (0x1 << ACPHY_spur_can_p2_s1_en_spurcan_override_internal_reset_SHIFT(rev))
#define ACPHY_spur_can_p2_s1_en_spurcan_force_reset_SHIFT(rev)             5
#define ACPHY_spur_can_p2_s1_en_spurcan_force_reset_MASK(rev)              (0x1 << ACPHY_spur_can_p2_s1_en_spurcan_force_reset_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s1_omega_high */
#define ACPHY_spur_can_p2_s1_omega_high(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb01 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xf04 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb01 : (ACREV_GE(rev,18) ? 0xf04 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf04 : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p2_s1_omega_high_spur_can_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_omega_high_spur_can_omega_high_MASK(rev)  (0xffff << ACPHY_spur_can_p2_s1_omega_high_spur_can_omega_high_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s1_omega_low */
#define ACPHY_spur_can_p2_s1_omega_low(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb02 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xf05 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb02 : (ACREV_GE(rev,18) ? 0xf05 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf05 : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p2_s1_omega_low_spur_can_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_omega_low_spur_can_omega_low_MASK(rev)  (0xffff << ACPHY_spur_can_p2_s1_omega_low_spur_can_omega_low_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s1_fsweep_offset */
#define ACPHY_spur_can_p2_s1_fsweep_offset(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb03 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xf06 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb03 : (ACREV_GE(rev,18) ? 0xf06 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf06 : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p2_s1_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_fsweep_offset_spur_can_fsweep_offset_fxp_MASK(rev) (0xffff << ACPHY_spur_can_p2_s1_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s2_en */
#define ACPHY_spur_can_p2_s2_en(rev)                                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb04 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xf07 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb04 : (ACREV_GE(rev,18) ? 0xf07 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf07 : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p2_s2_en_spur_can_stage_enable_SHIFT(rev)           0
#define ACPHY_spur_can_p2_s2_en_spur_can_stage_enable_MASK(rev)            (0x1 << ACPHY_spur_can_p2_s2_en_spur_can_stage_enable_SHIFT(rev))
#define ACPHY_spur_can_p2_s2_en_spur_can_omega_set_SHIFT(rev)              1
#define ACPHY_spur_can_p2_s2_en_spur_can_omega_set_MASK(rev)               (0x1 << ACPHY_spur_can_p2_s2_en_spur_can_omega_set_SHIFT(rev))
#define ACPHY_spur_can_p2_s2_en_spur_can_kf_enable_SHIFT(rev)              2
#define ACPHY_spur_can_p2_s2_en_spur_can_kf_enable_MASK(rev)               (0x1 << ACPHY_spur_can_p2_s2_en_spur_can_kf_enable_SHIFT(rev))
#define ACPHY_spur_can_p2_s2_en_spur_can_intercore_coast_enable_SHIFT(rev) 3
#define ACPHY_spur_can_p2_s2_en_spur_can_intercore_coast_enable_MASK(rev)  (0x1 << ACPHY_spur_can_p2_s2_en_spur_can_intercore_coast_enable_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s2_omega_high */
#define ACPHY_spur_can_p2_s2_omega_high(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb05 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xf08 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb05 : (ACREV_GE(rev,18) ? 0xf08 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf08 : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p2_s2_omega_high_spur_can_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s2_omega_high_spur_can_omega_high_MASK(rev)  (0xffff << ACPHY_spur_can_p2_s2_omega_high_spur_can_omega_high_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s2_omega_low */
#define ACPHY_spur_can_p2_s2_omega_low(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb06 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xf09 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb06 : (ACREV_GE(rev,18) ? 0xf09 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf09 : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p2_s2_omega_low_spur_can_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s2_omega_low_spur_can_omega_low_MASK(rev)  (0xffff << ACPHY_spur_can_p2_s2_omega_low_spur_can_omega_low_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s2_fsweep_offset */
#define ACPHY_spur_can_p2_s2_fsweep_offset(rev)                                (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xf0a : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xf0a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf0a : INVALID_ADDRESS))))))
#define ACPHY_spur_can_p2_s2_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s2_fsweep_offset_spur_can_fsweep_offset_fxp_MASK(rev) (0xffff << ACPHY_spur_can_p2_s2_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s3_en */
#define ACPHY_spur_can_p2_s3_en(rev)                                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb07 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xf0b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb07 : (ACREV_GE(rev,18) ? 0xf0b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf0b : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p2_s3_en_spur_can_stage_enable_SHIFT(rev)           0
#define ACPHY_spur_can_p2_s3_en_spur_can_stage_enable_MASK(rev)            (0x1 << ACPHY_spur_can_p2_s3_en_spur_can_stage_enable_SHIFT(rev))
#define ACPHY_spur_can_p2_s3_en_spur_can_omega_set_SHIFT(rev)              1
#define ACPHY_spur_can_p2_s3_en_spur_can_omega_set_MASK(rev)               (0x1 << ACPHY_spur_can_p2_s3_en_spur_can_omega_set_SHIFT(rev))
#define ACPHY_spur_can_p2_s3_en_spur_can_kf_enable_SHIFT(rev)              2
#define ACPHY_spur_can_p2_s3_en_spur_can_kf_enable_MASK(rev)               (0x1 << ACPHY_spur_can_p2_s3_en_spur_can_kf_enable_SHIFT(rev))
#define ACPHY_spur_can_p2_s3_en_spur_can_intercore_coast_enable_SHIFT(rev) 3
#define ACPHY_spur_can_p2_s3_en_spur_can_intercore_coast_enable_MASK(rev)  (0x1 << ACPHY_spur_can_p2_s3_en_spur_can_intercore_coast_enable_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s3_omega_high */
#define ACPHY_spur_can_p2_s3_omega_high(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb08 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xf0c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb08 : (ACREV_GE(rev,18) ? 0xf0c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf0c : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p2_s3_omega_high_spur_can_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s3_omega_high_spur_can_omega_high_MASK(rev)  (0xffff << ACPHY_spur_can_p2_s3_omega_high_spur_can_omega_high_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s3_omega_low */
#define ACPHY_spur_can_p2_s3_omega_low(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb09 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xf0d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb09 : (ACREV_GE(rev,18) ? 0xf0d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf0d : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p2_s3_omega_low_spur_can_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s3_omega_low_spur_can_omega_low_MASK(rev)  (0xffff << ACPHY_spur_can_p2_s3_omega_low_spur_can_omega_low_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s3_fsweep_offset */
#define ACPHY_spur_can_p2_s3_fsweep_offset(rev)                                (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xf0e : (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,18) ? 0xf0e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf0e : INVALID_ADDRESS))))))
#define ACPHY_spur_can_p2_s3_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s3_fsweep_offset_spur_can_fsweep_offset_fxp_MASK(rev) (0xffff << ACPHY_spur_can_p2_s3_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s1_pop_gain_db */
#define ACPHY_spur_can_p2_s1_pop_gain_db(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb70 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xf6a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb70 : (ACREV_GE(rev,18) ? 0xf6a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf6a : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p2_s1_pop_gain_db_adapt_enabled_SHIFT(rev) 15
#define ACPHY_spur_can_p2_s1_pop_gain_db_adapt_enabled_MASK(rev)  (0x1 << ACPHY_spur_can_p2_s1_pop_gain_db_adapt_enabled_SHIFT(rev))
#define ACPHY_spur_can_p2_s1_pop_gain_db_gain_db_SHIFT(rev)       0
#define ACPHY_spur_can_p2_s1_pop_gain_db_gain_db_MASK(rev)        (0xff << ACPHY_spur_can_p2_s1_pop_gain_db_gain_db_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s1_pop_l2_P_rx */
#define ACPHY_spur_can_p2_s1_pop_l2_P_rx(rev)               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb71 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xf6b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb71 : (ACREV_GE(rev,18) ? 0xf6b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf6b : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p2_s1_pop_l2_P_rx_l2_P_rx_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_P_rx_l2_P_rx_MASK(rev)  (0xffff << ACPHY_spur_can_p2_s1_pop_l2_P_rx_l2_P_rx_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s1_pop_l2_P_sp */
#define ACPHY_spur_can_p2_s1_pop_l2_P_sp(rev)               (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xf6c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb72 : (ACREV_GE(rev,18) ? 0xf6c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf6c : INVALID_ADDRESS)))))))
#define ACPHY_spur_can_p2_s1_pop_l2_P_sp_l2_P_sp_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_P_sp_l2_P_sp_MASK(rev)  (0xffff << ACPHY_spur_can_p2_s1_pop_l2_P_sp_l2_P_sp_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s1_pop_l2_P_ns */
#define ACPHY_spur_can_p2_s1_pop_l2_P_ns(rev)               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb73 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xf6d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb73 : (ACREV_GE(rev,18) ? 0xf6d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf6d : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p2_s1_pop_l2_P_ns_l2_P_ns_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_P_ns_l2_P_ns_MASK(rev)  (0xffff << ACPHY_spur_can_p2_s1_pop_l2_P_ns_l2_P_ns_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s1_pop_l2_P_out */
#define ACPHY_spur_can_p2_s1_pop_l2_P_out(rev)                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb74 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xf6e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb74 : (ACREV_GE(rev,18) ? 0xf6e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf6e : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p2_s1_pop_l2_P_out_l2_P_out_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_P_out_l2_P_out_MASK(rev)  (0xffff << ACPHY_spur_can_p2_s1_pop_l2_P_out_l2_P_out_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s1_pop_l2_P_sp_min */
#define ACPHY_spur_can_p2_s1_pop_l2_P_sp_min(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb75 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xf6f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb75 : (ACREV_GE(rev,18) ? 0xf6f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf6f : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p2_s1_pop_l2_P_sp_min_l2_P_sp_min_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_P_sp_min_l2_P_sp_min_MASK(rev)  (0xffff << ACPHY_spur_can_p2_s1_pop_l2_P_sp_min_l2_P_sp_min_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s1_pop_l2_P_ns_min */
#define ACPHY_spur_can_p2_s1_pop_l2_P_ns_min(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb76 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xf70 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb76 : (ACREV_GE(rev,18) ? 0xf70 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf70 : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p2_s1_pop_l2_P_ns_min_l2_P_ns_min_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_P_ns_min_l2_P_ns_min_MASK(rev)  (0xffff << ACPHY_spur_can_p2_s1_pop_l2_P_ns_min_l2_P_ns_min_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s1_pop_l2_Ebb */
#define ACPHY_spur_can_p2_s1_pop_l2_Ebb(rev)              (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xf71 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb77 : (ACREV_GE(rev,18) ? 0xf71 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf71 : INVALID_ADDRESS)))))))
#define ACPHY_spur_can_p2_s1_pop_l2_Ebb_l2_Ebb_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_Ebb_l2_Ebb_MASK(rev)  (0xffff << ACPHY_spur_can_p2_s1_pop_l2_Ebb_l2_Ebb_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s1_pop_l2_snr1 */
#define ACPHY_spur_can_p2_s1_pop_l2_snr1(rev)               (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xf72 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb78 : (ACREV_GE(rev,18) ? 0xf72 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf72 : INVALID_ADDRESS)))))))
#define ACPHY_spur_can_p2_s1_pop_l2_snr1_l2_snr1_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_snr1_l2_snr1_MASK(rev)  (0xffff << ACPHY_spur_can_p2_s1_pop_l2_snr1_l2_snr1_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s1_pop_l2_rho1 */
#define ACPHY_spur_can_p2_s1_pop_l2_rho1(rev)               (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xf73 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb79 : (ACREV_GE(rev,18) ? 0xf73 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf73 : INVALID_ADDRESS)))))))
#define ACPHY_spur_can_p2_s1_pop_l2_rho1_l2_rho1_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_rho1_l2_rho1_MASK(rev)  (0xffff << ACPHY_spur_can_p2_s1_pop_l2_rho1_l2_rho1_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s1_pop_l2_Madj */
#define ACPHY_spur_can_p2_s1_pop_l2_Madj(rev)               (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xf74 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb7a : (ACREV_GE(rev,18) ? 0xf74 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf74 : INVALID_ADDRESS)))))))
#define ACPHY_spur_can_p2_s1_pop_l2_Madj_l2_Madj_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_Madj_l2_Madj_MASK(rev)  (0xffff << ACPHY_spur_can_p2_s1_pop_l2_Madj_l2_Madj_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s1_pop_l2_mu */
#define ACPHY_spur_can_p2_s1_pop_l2_mu(rev)             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb79 : (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xf75 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb7b : (ACREV_GE(rev,18) ? 0xf75 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf75 : INVALID_ADDRESS)))))))))
#define ACPHY_spur_can_p2_s1_pop_l2_mu_l2_mu_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_mu_l2_mu_MASK(rev)  (0xffff << ACPHY_spur_can_p2_s1_pop_l2_mu_l2_mu_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s1_pop_omega_high */
#define ACPHY_spur_can_p2_s1_pop_omega_high(rev)                  (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xf76 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb7c : (ACREV_GE(rev,18) ? 0xf76 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf76 : INVALID_ADDRESS)))))))
#define ACPHY_spur_can_p2_s1_pop_omega_high_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_omega_high_omega_high_MASK(rev)  (0xffff << ACPHY_spur_can_p2_s1_pop_omega_high_omega_high_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s1_pop_omega_low */
#define ACPHY_spur_can_p2_s1_pop_omega_low(rev)                 (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xf77 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb7d : (ACREV_GE(rev,18) ? 0xf77 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf77 : INVALID_ADDRESS)))))))
#define ACPHY_spur_can_p2_s1_pop_omega_low_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_omega_low_omega_low_MASK(rev)  (0xffff << ACPHY_spur_can_p2_s1_pop_omega_low_omega_low_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s1_pop_l2_p11t */
#define ACPHY_spur_can_p2_s1_pop_l2_p11t(rev)               (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xf78 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb7e : (ACREV_GE(rev,18) ? 0xf78 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf78 : INVALID_ADDRESS)))))))
#define ACPHY_spur_can_p2_s1_pop_l2_p11t_l2_p11t_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_p11t_l2_p11t_MASK(rev)  (0xffff << ACPHY_spur_can_p2_s1_pop_l2_p11t_l2_p11t_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s1_pop_l2_g */
#define ACPHY_spur_can_p2_s1_pop_l2_g(rev)            (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xf79 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb7f : (ACREV_GE(rev,18) ? 0xf79 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf79 : INVALID_ADDRESS)))))))
#define ACPHY_spur_can_p2_s1_pop_l2_g_l2_g_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_g_l2_g_MASK(rev)  (0xffff << ACPHY_spur_can_p2_s1_pop_l2_g_l2_g_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s1_pop_l2_K0 */
#define ACPHY_spur_can_p2_s1_pop_l2_K0(rev)             (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xf7a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb6a : (ACREV_GE(rev,18) ? 0xf7a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf7a : INVALID_ADDRESS)))))))
#define ACPHY_spur_can_p2_s1_pop_l2_K0_l2_K0_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_K0_l2_K0_MASK(rev)  (0xffff << ACPHY_spur_can_p2_s1_pop_l2_K0_l2_K0_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s1_pop_l2_K1 */
#define ACPHY_spur_can_p2_s1_pop_l2_K1(rev)             (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xf7b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb6b : (ACREV_GE(rev,18) ? 0xf7b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf7b : INVALID_ADDRESS)))))))
#define ACPHY_spur_can_p2_s1_pop_l2_K1_l2_K1_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_K1_l2_K1_MASK(rev)  (0xffff << ACPHY_spur_can_p2_s1_pop_l2_K1_l2_K1_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s1_pop_l2_sig2_w */
#define ACPHY_spur_can_p2_s1_pop_l2_sig2_w(rev)                 (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xf7c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb6c : (ACREV_GE(rev,18) ? 0xf7c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf7c : INVALID_ADDRESS)))))))
#define ACPHY_spur_can_p2_s1_pop_l2_sig2_w_l2_sig2_w_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_sig2_w_l2_sig2_w_MASK(rev)  (0xffff << ACPHY_spur_can_p2_s1_pop_l2_sig2_w_l2_sig2_w_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s1_pop_l2_sig2_v */
#define ACPHY_spur_can_p2_s1_pop_l2_sig2_v(rev)                 (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xf7d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb6d : (ACREV_GE(rev,18) ? 0xf7d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf7d : INVALID_ADDRESS)))))))
#define ACPHY_spur_can_p2_s1_pop_l2_sig2_v_l2_sig2_v_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_sig2_v_l2_sig2_v_MASK(rev)  (0xffff << ACPHY_spur_can_p2_s1_pop_l2_sig2_v_l2_sig2_v_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s1_pop_l2_P00 */
#define ACPHY_spur_can_p2_s1_pop_l2_P00(rev)              (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xf7e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb6e : (ACREV_GE(rev,18) ? 0xf7e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf7e : INVALID_ADDRESS)))))))
#define ACPHY_spur_can_p2_s1_pop_l2_P00_l2_P00_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_P00_l2_P00_MASK(rev)  (0xffff << ACPHY_spur_can_p2_s1_pop_l2_P00_l2_P00_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s1_pop_l2_P10 */
#define ACPHY_spur_can_p2_s1_pop_l2_P10(rev)              (ACREV_GE(rev,27) ? INVALID_ADDRESS : (ACREV_GE(rev,26) ? 0xf7f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb6f : (ACREV_GE(rev,18) ? 0xf7f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf7f : INVALID_ADDRESS)))))))
#define ACPHY_spur_can_p2_s1_pop_l2_P10_l2_P10_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_P10_l2_P10_MASK(rev)  (0xffff << ACPHY_spur_can_p2_s1_pop_l2_P10_l2_P10_SHIFT(rev))

/* Register ACPHY_hrp_save_restore1 */
#define ACPHY_hrp_save_restore1(rev)                       (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x820 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x810 : INVALID_ADDRESS))))
#define ACPHY_hrp_save_restore1_hrp_save_SHIFT(rev)        0
#define ACPHY_hrp_save_restore1_hrp_save_MASK(rev)         (0x1 << ACPHY_hrp_save_restore1_hrp_save_SHIFT(rev))
#define ACPHY_hrp_save_restore1_hrp_restore_SHIFT(rev)     1
#define ACPHY_hrp_save_restore1_hrp_restore_MASK(rev)      (0x1 << ACPHY_hrp_save_restore1_hrp_restore_SHIFT(rev))
#define ACPHY_hrp_save_restore1_restore_timeout_SHIFT(rev) 2
#define ACPHY_hrp_save_restore1_restore_timeout_MASK(rev)  (0x1 << ACPHY_hrp_save_restore1_restore_timeout_SHIFT(rev))
#define ACPHY_hrp_save_restore1_save_timeout_SHIFT(rev)    3
#define ACPHY_hrp_save_restore1_save_timeout_MASK(rev)     (0x1 << ACPHY_hrp_save_restore1_save_timeout_SHIFT(rev))
#define ACPHY_hrp_save_restore1_flush_fcbsmem_SHIFT(rev)   4
#define ACPHY_hrp_save_restore1_flush_fcbsmem_MASK(rev)    (0x1 << ACPHY_hrp_save_restore1_flush_fcbsmem_SHIFT(rev))

/* Register ACPHY_hrp_restore_timeout1 */
#define ACPHY_hrp_restore_timeout1(rev)                           (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x822 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x812 : INVALID_ADDRESS))))
#define ACPHY_hrp_restore_timeout1_restore_timeout_cnt_SHIFT(rev) 0
#define ACPHY_hrp_restore_timeout1_restore_timeout_cnt_MASK(rev)  (0xffff << ACPHY_hrp_restore_timeout1_restore_timeout_cnt_SHIFT(rev))

/* Register ACPHY_hrp_save_timeout1 */
#define ACPHY_hrp_save_timeout1(rev)                        (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x823 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x813 : INVALID_ADDRESS))))
#define ACPHY_hrp_save_timeout1_save_timeout_cnt_SHIFT(rev) 0
#define ACPHY_hrp_save_timeout1_save_timeout_cnt_MASK(rev)  (0x3f << ACPHY_hrp_save_timeout1_save_timeout_cnt_SHIFT(rev))

/* Register ACPHY_skip_save_reg01 */
#define ACPHY_skip_save_reg01(rev)                      (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x824 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x814 : INVALID_ADDRESS))))
#define ACPHY_skip_save_reg01_skip_save_reg0_SHIFT(rev) 0
#define ACPHY_skip_save_reg01_skip_save_reg0_MASK(rev)  (0x1fff << ACPHY_skip_save_reg01_skip_save_reg0_SHIFT(rev))

/* Register ACPHY_skip_save_reg11 */
#define ACPHY_skip_save_reg11(rev)                      (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x825 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x815 : INVALID_ADDRESS))))
#define ACPHY_skip_save_reg11_skip_save_reg1_SHIFT(rev) 0
#define ACPHY_skip_save_reg11_skip_save_reg1_MASK(rev)  (0x1fff << ACPHY_skip_save_reg11_skip_save_reg1_SHIFT(rev))

/* Register ACPHY_skip_save_reg21 */
#define ACPHY_skip_save_reg21(rev)                      (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x826 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x816 : INVALID_ADDRESS))))
#define ACPHY_skip_save_reg21_skip_save_reg2_SHIFT(rev) 0
#define ACPHY_skip_save_reg21_skip_save_reg2_MASK(rev)  (0x1fff << ACPHY_skip_save_reg21_skip_save_reg2_SHIFT(rev))

/* Register ACPHY_skip_save_reg31 */
#define ACPHY_skip_save_reg31(rev)                      (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x827 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x817 : INVALID_ADDRESS))))
#define ACPHY_skip_save_reg31_skip_save_reg3_SHIFT(rev) 0
#define ACPHY_skip_save_reg31_skip_save_reg3_MASK(rev)  (0x1fff << ACPHY_skip_save_reg31_skip_save_reg3_SHIFT(rev))

/* Register ACPHY_txpwr_offset_sel1 */
#define ACPHY_txpwr_offset_sel1(rev)                        (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x8b9 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0x8b9 : INVALID_ADDRESS))))
#define ACPHY_txpwr_offset_sel1_txpwr_offset_sel_SHIFT(rev) 0
#define ACPHY_txpwr_offset_sel1_txpwr_offset_sel_MASK(rev)  (0x1 << ACPHY_txpwr_offset_sel1_txpwr_offset_sel_SHIFT(rev))

/* Register ACPHY_location_control1 */
#define ACPHY_location_control1(rev)                                  (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x850 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xdd0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x850 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdd0 : INVALID_ADDRESS))))))))
#define ACPHY_location_control1_location_ctrl_en_SHIFT(rev)           0
#define ACPHY_location_control1_location_ctrl_en_MASK(rev)            (0x1 << ACPHY_location_control1_location_ctrl_en_SHIFT(rev))
#define ACPHY_location_control1_swapiq_SHIFT(rev)                     1
#define ACPHY_location_control1_swapiq_MASK(rev)                      (0x1 << ACPHY_location_control1_swapiq_SHIFT(rev))
#define ACPHY_location_control1_dccomp_en_SHIFT(rev)                  2
#define ACPHY_location_control1_dccomp_en_MASK(rev)                   (0x1 << ACPHY_location_control1_dccomp_en_SHIFT(rev))
#define ACPHY_location_control1_rxiqcomp_en_SHIFT(rev)                3
#define ACPHY_location_control1_rxiqcomp_en_MASK(rev)                 (0x1 << ACPHY_location_control1_rxiqcomp_en_SHIFT(rev))
#define ACPHY_location_control1_progshift_ctrl_SHIFT(rev)             4
#define ACPHY_location_control1_progshift_ctrl_MASK(rev)              (0x1 << ACPHY_location_control1_progshift_ctrl_SHIFT(rev))
#define ACPHY_location_control1_progshift_val_SHIFT(rev)              5
#define ACPHY_location_control1_progshift_val_MASK(rev)               (0x7 << ACPHY_location_control1_progshift_val_SHIFT(rev))
#define ACPHY_location_control1_postfft_progshftval_SHIFT(rev)        8
#define ACPHY_location_control1_postfft_progshftval_MASK(rev)         (0x7 << ACPHY_location_control1_postfft_progshftval_SHIFT(rev))
#define ACPHY_location_control1_enTDOAtimer_SHIFT(rev)                11
#define ACPHY_location_control1_enTDOAtimer_MASK(rev)                 (0x1 << ACPHY_location_control1_enTDOAtimer_SHIFT(rev))
#define ACPHY_location_control1_prepareTDOAtimer_SHIFT(rev)           12
#define ACPHY_location_control1_prepareTDOAtimer_MASK(rev)            (0x1 << ACPHY_location_control1_prepareTDOAtimer_SHIFT(rev))
#define ACPHY_location_control1_override_Rx2TxReset_SHIFT(rev)        13
#define ACPHY_location_control1_override_Rx2TxReset_MASK(rev)         (0x1 << ACPHY_location_control1_override_Rx2TxReset_SHIFT(rev))
#define ACPHY_location_control1_macphy_bitwidth_assignment_SHIFT(rev) 14
#define ACPHY_location_control1_macphy_bitwidth_assignment_MASK(rev)  (0x1 << ACPHY_location_control1_macphy_bitwidth_assignment_SHIFT(rev))

/* Register ACPHY_location_iqcompA1 */
#define ACPHY_location_iqcompA1(rev)                  (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x851 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xdd1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x851 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdd1 : INVALID_ADDRESS))))))))
#define ACPHY_location_iqcompA1_rxiqcomp_a_SHIFT(rev) 0
#define ACPHY_location_iqcompA1_rxiqcomp_a_MASK(rev)  (0x3ff << ACPHY_location_iqcompA1_rxiqcomp_a_SHIFT(rev))

/* Register ACPHY_location_iqcompB1 */
#define ACPHY_location_iqcompB1(rev)                  (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x852 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xdd2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x852 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdd2 : INVALID_ADDRESS))))))))
#define ACPHY_location_iqcompB1_rxiqcomp_b_SHIFT(rev) 0
#define ACPHY_location_iqcompB1_rxiqcomp_b_MASK(rev)  (0x3ff << ACPHY_location_iqcompB1_rxiqcomp_b_SHIFT(rev))

/* Register ACPHY_location_dccompI01 */
#define ACPHY_location_dccompI01(rev)                    (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x853 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xdd3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x853 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdd3 : INVALID_ADDRESS))))))))
#define ACPHY_location_dccompI01_dccomp_real0_SHIFT(rev) 0
#define ACPHY_location_dccompI01_dccomp_real0_MASK(rev)  (0xffff << ACPHY_location_dccompI01_dccomp_real0_SHIFT(rev))

/* Register ACPHY_location_dccompI11 */
#define ACPHY_location_dccompI11(rev)                    (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x854 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xdd4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x854 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdd4 : INVALID_ADDRESS))))))))
#define ACPHY_location_dccompI11_dccomp_real1_SHIFT(rev) 0
#define ACPHY_location_dccompI11_dccomp_real1_MASK(rev)  (0xffff << ACPHY_location_dccompI11_dccomp_real1_SHIFT(rev))

/* Register ACPHY_location_dccompQ01 */
#define ACPHY_location_dccompQ01(rev)                    (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x855 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xdd5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x855 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdd5 : INVALID_ADDRESS))))))))
#define ACPHY_location_dccompQ01_dccomp_imag0_SHIFT(rev) 0
#define ACPHY_location_dccompQ01_dccomp_imag0_MASK(rev)  (0xffff << ACPHY_location_dccompQ01_dccomp_imag0_SHIFT(rev))

/* Register ACPHY_location_dccompQ11 */
#define ACPHY_location_dccompQ11(rev)                    (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x856 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xdd6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x856 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdd6 : INVALID_ADDRESS))))))))
#define ACPHY_location_dccompQ11_dccomp_imag1_SHIFT(rev) 0
#define ACPHY_location_dccompQ11_dccomp_imag1_MASK(rev)  (0xffff << ACPHY_location_dccompQ11_dccomp_imag1_SHIFT(rev))

/* Register ACPHY_tdoaAdcCounterH1 */
#define ACPHY_tdoaAdcCounterH1(rev)                       (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x857 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xdd7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x857 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdd7 : INVALID_ADDRESS))))))))
#define ACPHY_tdoaAdcCounterH1_tdoaAdcCounterH_SHIFT(rev) 0
#define ACPHY_tdoaAdcCounterH1_tdoaAdcCounterH_MASK(rev)  (0xffff << ACPHY_tdoaAdcCounterH1_tdoaAdcCounterH_SHIFT(rev))

/* Register ACPHY_tdoaAdcCounterL1 */
#define ACPHY_tdoaAdcCounterL1(rev)                       (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x858 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xdd8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x858 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdd8 : INVALID_ADDRESS))))))))
#define ACPHY_tdoaAdcCounterL1_tdoaAdcCounterL_SHIFT(rev) 0
#define ACPHY_tdoaAdcCounterL1_tdoaAdcCounterL_MASK(rev)  (0xffff << ACPHY_tdoaAdcCounterL1_tdoaAdcCounterL_SHIFT(rev))

/* Register ACPHY_cfo_init01 */
#define ACPHY_cfo_init01(rev)                 (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x859 : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xdd9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x859 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdd9 : INVALID_ADDRESS))))))))
#define ACPHY_cfo_init01_cfo_init0_SHIFT(rev) 0
#define ACPHY_cfo_init01_cfo_init0_MASK(rev)  (0xffff << ACPHY_cfo_init01_cfo_init0_SHIFT(rev))

/* Register ACPHY_cfo_init11 */
#define ACPHY_cfo_init11(rev)                 (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x85a : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xdda : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x85a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdda : INVALID_ADDRESS))))))))
#define ACPHY_cfo_init11_cfo_init1_SHIFT(rev) 0
#define ACPHY_cfo_init11_cfo_init1_MASK(rev)  (0xf << ACPHY_cfo_init11_cfo_init1_SHIFT(rev))

/* Register ACPHY_cfo_delta01 */
#define ACPHY_cfo_delta01(rev)                  (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x85b : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xddb : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x85b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xddb : INVALID_ADDRESS))))))))
#define ACPHY_cfo_delta01_cfo_delta0_SHIFT(rev) 0
#define ACPHY_cfo_delta01_cfo_delta0_MASK(rev)  (0xffff << ACPHY_cfo_delta01_cfo_delta0_SHIFT(rev))

/* Register ACPHY_cfo_delta11 */
#define ACPHY_cfo_delta11(rev)                  (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x85c : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xddc : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x85c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xddc : INVALID_ADDRESS))))))))
#define ACPHY_cfo_delta11_cfo_delta1_SHIFT(rev) 0
#define ACPHY_cfo_delta11_cfo_delta1_MASK(rev)  (0xf << ACPHY_cfo_delta11_cfo_delta1_SHIFT(rev))

/* Register ACPHY_locProc_init_dlay_Cnt1 */
#define ACPHY_locProc_init_dlay_Cnt1(rev)                             (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x85d : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xddd : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x85d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xddd : INVALID_ADDRESS))))))))
#define ACPHY_locProc_init_dlay_Cnt1_locProc_init_dlay_Cnt_SHIFT(rev) 0
#define ACPHY_locProc_init_dlay_Cnt1_locProc_init_dlay_Cnt_MASK(rev)  (0xffff << ACPHY_locProc_init_dlay_Cnt1_locProc_init_dlay_Cnt_SHIFT(rev))

/* Register ACPHY_fft_ifftdone1 */
#define ACPHY_fft_ifftdone1(rev)                    (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x85f : (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xddf : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x85f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xddf : INVALID_ADDRESS))))))))
#define ACPHY_fft_ifftdone1_fft_ifftdone_SHIFT(rev) 0
#define ACPHY_fft_ifftdone1_fft_ifftdone_MASK(rev)  (0x1 << ACPHY_fft_ifftdone1_fft_ifftdone_SHIFT(rev))

/* Register ACPHY_RxSdFeConfig21 */
#define ACPHY_RxSdFeConfig21(rev)                    (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xfa6 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xca6 : INVALID_ADDRESS))))
#define ACPHY_RxSdFeConfig21_fcw_value_lo_SHIFT(rev) 0
#define ACPHY_RxSdFeConfig21_fcw_value_lo_MASK(rev)  (0xffff << ACPHY_RxSdFeConfig21_fcw_value_lo_SHIFT(rev))

/* Register ACPHY_RxSdFeConfig31 */
#define ACPHY_RxSdFeConfig31(rev)                               (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xfa7 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xca7 : INVALID_ADDRESS))))
#define ACPHY_RxSdFeConfig31_fcw_value_hi_SHIFT(rev)            0
#define ACPHY_RxSdFeConfig31_fcw_value_hi_MASK(rev)             (0x3ff << ACPHY_RxSdFeConfig31_fcw_value_hi_SHIFT(rev))
#define ACPHY_RxSdFeConfig31_rx_farow_scale_80_value_SHIFT(rev) 10
#define ACPHY_RxSdFeConfig31_rx_farow_scale_80_value_MASK(rev)  (0xf << ACPHY_RxSdFeConfig31_rx_farow_scale_80_value_SHIFT(rev))
#define ACPHY_RxSdFeConfig31_fast_ADC_en_SHIFT(rev)             14
#define ACPHY_RxSdFeConfig31_fast_ADC_en_MASK(rev)              (0x1 << ACPHY_RxSdFeConfig31_fast_ADC_en_SHIFT(rev))

/* Register ACPHY_crsThreshold1uSub11 */
#define ACPHY_crsThreshold1uSub11(rev)                   (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xff2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdf2 : INVALID_ADDRESS))))
#define ACPHY_crsThreshold1uSub11_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1uSub11_autoThresh_MASK(rev)   (0xff << ACPHY_crsThreshold1uSub11_autoThresh_SHIFT(rev))
#define ACPHY_crsThreshold1uSub11_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1uSub11_autoThresh2_MASK(rev)  (0xff << ACPHY_crsThreshold1uSub11_autoThresh2_SHIFT(rev))

/* Register ACPHY_crsThreshold1lSub11 */
#define ACPHY_crsThreshold1lSub11(rev)                   (ACREV_GE(rev,25) ? INVALID_ADDRESS : (ACREV_GE(rev,24) ? 0xff6 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdf6 : INVALID_ADDRESS))))
#define ACPHY_crsThreshold1lSub11_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1lSub11_autoThresh_MASK(rev)   (0xff << ACPHY_crsThreshold1lSub11_autoThresh_SHIFT(rev))
#define ACPHY_crsThreshold1lSub11_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1lSub11_autoThresh2_MASK(rev)  (0xff << ACPHY_crsThreshold1lSub11_autoThresh2_SHIFT(rev))

/* Register ACPHY_Napping_Nap_length */
#define ACPHY_Napping_Nap_length(rev)                  (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x1a5)
#define ACPHY_Napping_Nap_length_nap_length_SHIFT(rev) 0
#define ACPHY_Napping_Nap_length_nap_length_MASK(rev)  (0xffff << ACPHY_Napping_Nap_length_nap_length_SHIFT(rev))

/* Register ACPHY_Napping_Wake_length */
#define ACPHY_Napping_Wake_length(rev)                   (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x1a6)
#define ACPHY_Napping_Wake_length_wake_length_SHIFT(rev) 0
#define ACPHY_Napping_Wake_length_wake_length_MASK(rev)  (0xffff << ACPHY_Napping_Wake_length_wake_length_SHIFT(rev))

/* Register ACPHY_ocl_rx_AntConfig */
#define ACPHY_ocl_rx_AntConfig(rev)                                   (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x492)
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core0_active_SHIFT(rev)   0
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core0_active_MASK(rev)    (0x1 << ACPHY_ocl_rx_AntConfig_rx_antConfig_core0_active_SHIFT(rev))
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core0_inactive_SHIFT(rev) 1
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core0_inactive_MASK(rev)  (0x1 << ACPHY_ocl_rx_AntConfig_rx_antConfig_core0_inactive_SHIFT(rev))
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core1_active_SHIFT(rev)   2
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core1_active_MASK(rev)    (0x1 << ACPHY_ocl_rx_AntConfig_rx_antConfig_core1_active_SHIFT(rev))
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core1_inactive_SHIFT(rev) 3
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core1_inactive_MASK(rev)  (0x1 << ACPHY_ocl_rx_AntConfig_rx_antConfig_core1_inactive_SHIFT(rev))
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core2_active_SHIFT(rev)   4
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core2_active_MASK(rev)    (0x1 << ACPHY_ocl_rx_AntConfig_rx_antConfig_core2_active_SHIFT(rev))
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core2_inactive_SHIFT(rev) 5
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core2_inactive_MASK(rev)  (0x1 << ACPHY_ocl_rx_AntConfig_rx_antConfig_core2_inactive_SHIFT(rev))
#define ACPHY_ocl_rx_AntConfig_ocl_rx_antConfig_sel_SHIFT(rev)        6
#define ACPHY_ocl_rx_AntConfig_ocl_rx_antConfig_sel_MASK(rev)         (0x1 << ACPHY_ocl_rx_AntConfig_ocl_rx_antConfig_sel_SHIFT(rev))

/* Register ACPHY_OCL_BtCoexCtrl */
#define ACPHY_OCL_BtCoexCtrl(rev)                                    (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0x499 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x499)))
#define ACPHY_OCL_BtCoexCtrl_bt_non_shrd_core_highpwr_ovr_SHIFT(rev) 0
#define ACPHY_OCL_BtCoexCtrl_bt_non_shrd_core_highpwr_ovr_MASK(rev)  (0x1 << ACPHY_OCL_BtCoexCtrl_bt_non_shrd_core_highpwr_ovr_SHIFT(rev))
#define ACPHY_OCL_BtCoexCtrl_bt_non_shrd_core_SHIFT(rev)             1
#define ACPHY_OCL_BtCoexCtrl_bt_non_shrd_core_MASK(rev)              (0x1 << ACPHY_OCL_BtCoexCtrl_bt_non_shrd_core_SHIFT(rev))

/* Register ACPHY_OCL_BtCoexTh */
#define ACPHY_OCL_BtCoexTh(rev)                                (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0x49a : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x49a)))
#define ACPHY_OCL_BtCoexTh_bt_hipwr_core_sw_th_ofdm_SHIFT(rev) 0
#define ACPHY_OCL_BtCoexTh_bt_hipwr_core_sw_th_ofdm_MASK(rev)  (0xff << ACPHY_OCL_BtCoexTh_bt_hipwr_core_sw_th_ofdm_SHIFT(rev))
#define ACPHY_OCL_BtCoexTh_bt_hipwr_core_sw_th_cck_SHIFT(rev)  8
#define ACPHY_OCL_BtCoexTh_bt_hipwr_core_sw_th_cck_MASK(rev)   (0xff << ACPHY_OCL_BtCoexTh_bt_hipwr_core_sw_th_cck_SHIFT(rev))

/* Register ACPHY_SCD_dBm_Table0_1 */
#define ACPHY_SCD_dBm_Table0_1(rev)                      (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4a0)
#define ACPHY_SCD_dBm_Table0_1_SCD_dBm_Table0_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table0_1_SCD_dBm_Table0_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table0_1_SCD_dBm_Table0_SHIFT(rev))
#define ACPHY_SCD_dBm_Table0_1_SCD_dBm_Table1_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table0_1_SCD_dBm_Table1_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table0_1_SCD_dBm_Table1_SHIFT(rev))

/* Register ACPHY_SCD_dBm_Table2_3 */
#define ACPHY_SCD_dBm_Table2_3(rev)                      (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4a1)
#define ACPHY_SCD_dBm_Table2_3_SCD_dBm_Table2_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table2_3_SCD_dBm_Table2_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table2_3_SCD_dBm_Table2_SHIFT(rev))
#define ACPHY_SCD_dBm_Table2_3_SCD_dBm_Table3_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table2_3_SCD_dBm_Table3_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table2_3_SCD_dBm_Table3_SHIFT(rev))

/* Register ACPHY_SCD_dBm_Table4_5 */
#define ACPHY_SCD_dBm_Table4_5(rev)                      (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4a2)
#define ACPHY_SCD_dBm_Table4_5_SCD_dBm_Table4_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table4_5_SCD_dBm_Table4_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table4_5_SCD_dBm_Table4_SHIFT(rev))
#define ACPHY_SCD_dBm_Table4_5_SCD_dBm_Table5_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table4_5_SCD_dBm_Table5_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table4_5_SCD_dBm_Table5_SHIFT(rev))

/* Register ACPHY_SCD_dBm_Table6_7 */
#define ACPHY_SCD_dBm_Table6_7(rev)                      (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4a3)
#define ACPHY_SCD_dBm_Table6_7_SCD_dBm_Table6_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table6_7_SCD_dBm_Table6_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table6_7_SCD_dBm_Table6_SHIFT(rev))
#define ACPHY_SCD_dBm_Table6_7_SCD_dBm_Table7_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table6_7_SCD_dBm_Table7_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table6_7_SCD_dBm_Table7_SHIFT(rev))

/* Register ACPHY_SCD_dBm_Table8_9 */
#define ACPHY_SCD_dBm_Table8_9(rev)                      (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4a4)
#define ACPHY_SCD_dBm_Table8_9_SCD_dBm_Table8_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table8_9_SCD_dBm_Table8_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table8_9_SCD_dBm_Table8_SHIFT(rev))
#define ACPHY_SCD_dBm_Table8_9_SCD_dBm_Table9_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table8_9_SCD_dBm_Table9_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table8_9_SCD_dBm_Table9_SHIFT(rev))

/* Register ACPHY_SCD_dBm_Table10_11 */
#define ACPHY_SCD_dBm_Table10_11(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4a5)
#define ACPHY_SCD_dBm_Table10_11_SCD_dBm_Table10_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table10_11_SCD_dBm_Table10_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table10_11_SCD_dBm_Table10_SHIFT(rev))
#define ACPHY_SCD_dBm_Table10_11_SCD_dBm_Table11_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table10_11_SCD_dBm_Table11_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table10_11_SCD_dBm_Table11_SHIFT(rev))

/* Register ACPHY_SCD_dBm_Table12_13 */
#define ACPHY_SCD_dBm_Table12_13(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4a6)
#define ACPHY_SCD_dBm_Table12_13_SCD_dBm_Table12_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table12_13_SCD_dBm_Table12_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table12_13_SCD_dBm_Table12_SHIFT(rev))
#define ACPHY_SCD_dBm_Table12_13_SCD_dBm_Table13_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table12_13_SCD_dBm_Table13_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table12_13_SCD_dBm_Table13_SHIFT(rev))

/* Register ACPHY_SCD_dBm_Table14_15 */
#define ACPHY_SCD_dBm_Table14_15(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4a7)
#define ACPHY_SCD_dBm_Table14_15_SCD_dBm_Table14_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table14_15_SCD_dBm_Table14_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table14_15_SCD_dBm_Table14_SHIFT(rev))
#define ACPHY_SCD_dBm_Table14_15_SCD_dBm_Table15_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table14_15_SCD_dBm_Table15_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table14_15_SCD_dBm_Table15_SHIFT(rev))

/* Register ACPHY_SCD_dBm_Table16_17 */
#define ACPHY_SCD_dBm_Table16_17(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4a8)
#define ACPHY_SCD_dBm_Table16_17_SCD_dBm_Table16_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table16_17_SCD_dBm_Table16_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table16_17_SCD_dBm_Table16_SHIFT(rev))
#define ACPHY_SCD_dBm_Table16_17_SCD_dBm_Table17_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table16_17_SCD_dBm_Table17_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table16_17_SCD_dBm_Table17_SHIFT(rev))

/* Register ACPHY_SCD_dBm_Table18_19 */
#define ACPHY_SCD_dBm_Table18_19(rev)                       (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0x4a9 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4a9)))
#define ACPHY_SCD_dBm_Table18_19_SCD_dBm_Table18_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table18_19_SCD_dBm_Table18_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table18_19_SCD_dBm_Table18_SHIFT(rev))
#define ACPHY_SCD_dBm_Table18_19_SCD_dBm_Table19_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table18_19_SCD_dBm_Table19_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table18_19_SCD_dBm_Table19_SHIFT(rev))

/* Register ACPHY_SCD_dBm_Table20_21 */
#define ACPHY_SCD_dBm_Table20_21(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4aa)
#define ACPHY_SCD_dBm_Table20_21_SCD_dBm_Table20_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table20_21_SCD_dBm_Table20_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table20_21_SCD_dBm_Table20_SHIFT(rev))
#define ACPHY_SCD_dBm_Table20_21_SCD_dBm_Table21_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table20_21_SCD_dBm_Table21_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table20_21_SCD_dBm_Table21_SHIFT(rev))

/* Register ACPHY_SCD_dBm_Table22_23 */
#define ACPHY_SCD_dBm_Table22_23(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4ab)
#define ACPHY_SCD_dBm_Table22_23_SCD_dBm_Table22_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table22_23_SCD_dBm_Table22_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table22_23_SCD_dBm_Table22_SHIFT(rev))
#define ACPHY_SCD_dBm_Table22_23_SCD_dBm_Table23_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table22_23_SCD_dBm_Table23_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table22_23_SCD_dBm_Table23_SHIFT(rev))

/* Register ACPHY_SCD_dBm_Table24_25 */
#define ACPHY_SCD_dBm_Table24_25(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4ac)
#define ACPHY_SCD_dBm_Table24_25_SCD_dBm_Table24_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table24_25_SCD_dBm_Table24_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table24_25_SCD_dBm_Table24_SHIFT(rev))
#define ACPHY_SCD_dBm_Table24_25_SCD_dBm_Table25_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table24_25_SCD_dBm_Table25_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table24_25_SCD_dBm_Table25_SHIFT(rev))

/* Register ACPHY_SCD_dBm_Table26_27 */
#define ACPHY_SCD_dBm_Table26_27(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4ad)
#define ACPHY_SCD_dBm_Table26_27_SCD_dBm_Table26_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table26_27_SCD_dBm_Table26_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table26_27_SCD_dBm_Table26_SHIFT(rev))
#define ACPHY_SCD_dBm_Table26_27_SCD_dBm_Table27_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table26_27_SCD_dBm_Table27_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table26_27_SCD_dBm_Table27_SHIFT(rev))

/* Register ACPHY_SCD_dBm_Table28_29 */
#define ACPHY_SCD_dBm_Table28_29(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4ae)
#define ACPHY_SCD_dBm_Table28_29_SCD_dBm_Table28_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table28_29_SCD_dBm_Table28_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table28_29_SCD_dBm_Table28_SHIFT(rev))
#define ACPHY_SCD_dBm_Table28_29_SCD_dBm_Table29_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table28_29_SCD_dBm_Table29_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table28_29_SCD_dBm_Table29_SHIFT(rev))

/* Register ACPHY_SCD_dBm_Table30_31 */
#define ACPHY_SCD_dBm_Table30_31(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4af)
#define ACPHY_SCD_dBm_Table30_31_SCD_dBm_Table30_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table30_31_SCD_dBm_Table30_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table30_31_SCD_dBm_Table30_SHIFT(rev))
#define ACPHY_SCD_dBm_Table30_31_SCD_dBm_Table31_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table30_31_SCD_dBm_Table31_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table30_31_SCD_dBm_Table31_SHIFT(rev))

/* Register ACPHY_SCD_dBm_Table32_33 */
#define ACPHY_SCD_dBm_Table32_33(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4b0)
#define ACPHY_SCD_dBm_Table32_33_SCD_dBm_Table32_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table32_33_SCD_dBm_Table32_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table32_33_SCD_dBm_Table32_SHIFT(rev))
#define ACPHY_SCD_dBm_Table32_33_SCD_dBm_Table33_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table32_33_SCD_dBm_Table33_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table32_33_SCD_dBm_Table33_SHIFT(rev))

/* Register ACPHY_SCD_dBm_Table34_35 */
#define ACPHY_SCD_dBm_Table34_35(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4b1)
#define ACPHY_SCD_dBm_Table34_35_SCD_dBm_Table34_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table34_35_SCD_dBm_Table34_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table34_35_SCD_dBm_Table34_SHIFT(rev))
#define ACPHY_SCD_dBm_Table34_35_SCD_dBm_Table35_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table34_35_SCD_dBm_Table35_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table34_35_SCD_dBm_Table35_SHIFT(rev))

/* Register ACPHY_SCD_dBm_Table36_37 */
#define ACPHY_SCD_dBm_Table36_37(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4b2)
#define ACPHY_SCD_dBm_Table36_37_SCD_dBm_Table36_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table36_37_SCD_dBm_Table36_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table36_37_SCD_dBm_Table36_SHIFT(rev))
#define ACPHY_SCD_dBm_Table36_37_SCD_dBm_Table37_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table36_37_SCD_dBm_Table37_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table36_37_SCD_dBm_Table37_SHIFT(rev))

/* Register ACPHY_SCD_dBm_Table38_39 */
#define ACPHY_SCD_dBm_Table38_39(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4b3)
#define ACPHY_SCD_dBm_Table38_39_SCD_dBm_Table38_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table38_39_SCD_dBm_Table38_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table38_39_SCD_dBm_Table38_SHIFT(rev))
#define ACPHY_SCD_dBm_Table38_39_SCD_dBm_Table39_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table38_39_SCD_dBm_Table39_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table38_39_SCD_dBm_Table39_SHIFT(rev))

/* Register ACPHY_SCD_dBm_Table40_41 */
#define ACPHY_SCD_dBm_Table40_41(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4b4)
#define ACPHY_SCD_dBm_Table40_41_SCD_dBm_Table40_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table40_41_SCD_dBm_Table40_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table40_41_SCD_dBm_Table40_SHIFT(rev))
#define ACPHY_SCD_dBm_Table40_41_SCD_dBm_Table41_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table40_41_SCD_dBm_Table41_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table40_41_SCD_dBm_Table41_SHIFT(rev))

/* Register ACPHY_SCD_dBm_Table42_43 */
#define ACPHY_SCD_dBm_Table42_43(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4b5)
#define ACPHY_SCD_dBm_Table42_43_SCD_dBm_Table42_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table42_43_SCD_dBm_Table42_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table42_43_SCD_dBm_Table42_SHIFT(rev))
#define ACPHY_SCD_dBm_Table42_43_SCD_dBm_Table43_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table42_43_SCD_dBm_Table43_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table42_43_SCD_dBm_Table43_SHIFT(rev))

/* Register ACPHY_SCD_dBm_Table44_45 */
#define ACPHY_SCD_dBm_Table44_45(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4b6)
#define ACPHY_SCD_dBm_Table44_45_SCD_dBm_Table44_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table44_45_SCD_dBm_Table44_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table44_45_SCD_dBm_Table44_SHIFT(rev))
#define ACPHY_SCD_dBm_Table44_45_SCD_dBm_Table45_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table44_45_SCD_dBm_Table45_MASK(rev)  (0xff << ACPHY_SCD_dBm_Table44_45_SCD_dBm_Table45_SHIFT(rev))

/* Register ACPHY_DCD_dBm_Table0_1 */
#define ACPHY_DCD_dBm_Table0_1(rev)                      (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4b9)
#define ACPHY_DCD_dBm_Table0_1_DCD_dBm_Table0_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table0_1_DCD_dBm_Table0_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table0_1_DCD_dBm_Table0_SHIFT(rev))
#define ACPHY_DCD_dBm_Table0_1_DCD_dBm_Table1_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table0_1_DCD_dBm_Table1_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table0_1_DCD_dBm_Table1_SHIFT(rev))

/* Register ACPHY_DCD_dBm_Table2_3 */
#define ACPHY_DCD_dBm_Table2_3(rev)                      (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4c0)
#define ACPHY_DCD_dBm_Table2_3_DCD_dBm_Table2_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table2_3_DCD_dBm_Table2_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table2_3_DCD_dBm_Table2_SHIFT(rev))
#define ACPHY_DCD_dBm_Table2_3_DCD_dBm_Table3_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table2_3_DCD_dBm_Table3_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table2_3_DCD_dBm_Table3_SHIFT(rev))

/* Register ACPHY_DCD_dBm_Table4_5 */
#define ACPHY_DCD_dBm_Table4_5(rev)                      (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4c1)
#define ACPHY_DCD_dBm_Table4_5_DCD_dBm_Table4_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table4_5_DCD_dBm_Table4_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table4_5_DCD_dBm_Table4_SHIFT(rev))
#define ACPHY_DCD_dBm_Table4_5_DCD_dBm_Table5_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table4_5_DCD_dBm_Table5_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table4_5_DCD_dBm_Table5_SHIFT(rev))

/* Register ACPHY_DCD_dBm_Table6_7 */
#define ACPHY_DCD_dBm_Table6_7(rev)                      (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4c2)
#define ACPHY_DCD_dBm_Table6_7_DCD_dBm_Table6_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table6_7_DCD_dBm_Table6_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table6_7_DCD_dBm_Table6_SHIFT(rev))
#define ACPHY_DCD_dBm_Table6_7_DCD_dBm_Table7_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table6_7_DCD_dBm_Table7_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table6_7_DCD_dBm_Table7_SHIFT(rev))

/* Register ACPHY_DCD_dBm_Table8_9 */
#define ACPHY_DCD_dBm_Table8_9(rev)                      (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4c3)
#define ACPHY_DCD_dBm_Table8_9_DCD_dBm_Table8_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table8_9_DCD_dBm_Table8_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table8_9_DCD_dBm_Table8_SHIFT(rev))
#define ACPHY_DCD_dBm_Table8_9_DCD_dBm_Table9_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table8_9_DCD_dBm_Table9_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table8_9_DCD_dBm_Table9_SHIFT(rev))

/* Register ACPHY_DCD_dBm_Table10_11 */
#define ACPHY_DCD_dBm_Table10_11(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4c4)
#define ACPHY_DCD_dBm_Table10_11_DCD_dBm_Table10_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table10_11_DCD_dBm_Table10_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table10_11_DCD_dBm_Table10_SHIFT(rev))
#define ACPHY_DCD_dBm_Table10_11_DCD_dBm_Table11_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table10_11_DCD_dBm_Table11_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table10_11_DCD_dBm_Table11_SHIFT(rev))

/* Register ACPHY_DCD_dBm_Table12_13 */
#define ACPHY_DCD_dBm_Table12_13(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4c5)
#define ACPHY_DCD_dBm_Table12_13_DCD_dBm_Table12_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table12_13_DCD_dBm_Table12_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table12_13_DCD_dBm_Table12_SHIFT(rev))
#define ACPHY_DCD_dBm_Table12_13_DCD_dBm_Table13_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table12_13_DCD_dBm_Table13_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table12_13_DCD_dBm_Table13_SHIFT(rev))

/* Register ACPHY_DCD_dBm_Table14_15 */
#define ACPHY_DCD_dBm_Table14_15(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4c6)
#define ACPHY_DCD_dBm_Table14_15_DCD_dBm_Table14_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table14_15_DCD_dBm_Table14_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table14_15_DCD_dBm_Table14_SHIFT(rev))
#define ACPHY_DCD_dBm_Table14_15_DCD_dBm_Table15_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table14_15_DCD_dBm_Table15_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table14_15_DCD_dBm_Table15_SHIFT(rev))

/* Register ACPHY_DCD_dBm_Table16_17 */
#define ACPHY_DCD_dBm_Table16_17(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4c7)
#define ACPHY_DCD_dBm_Table16_17_DCD_dBm_Table16_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table16_17_DCD_dBm_Table16_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table16_17_DCD_dBm_Table16_SHIFT(rev))
#define ACPHY_DCD_dBm_Table16_17_DCD_dBm_Table17_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table16_17_DCD_dBm_Table17_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table16_17_DCD_dBm_Table17_SHIFT(rev))

/* Register ACPHY_DCD_dBm_Table18_19 */
#define ACPHY_DCD_dBm_Table18_19(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4c8)
#define ACPHY_DCD_dBm_Table18_19_DCD_dBm_Table18_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table18_19_DCD_dBm_Table18_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table18_19_DCD_dBm_Table18_SHIFT(rev))
#define ACPHY_DCD_dBm_Table18_19_DCD_dBm_Table19_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table18_19_DCD_dBm_Table19_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table18_19_DCD_dBm_Table19_SHIFT(rev))

/* Register ACPHY_DCD_dBm_Table20_21 */
#define ACPHY_DCD_dBm_Table20_21(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4c9)
#define ACPHY_DCD_dBm_Table20_21_DCD_dBm_Table20_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table20_21_DCD_dBm_Table20_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table20_21_DCD_dBm_Table20_SHIFT(rev))
#define ACPHY_DCD_dBm_Table20_21_DCD_dBm_Table21_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table20_21_DCD_dBm_Table21_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table20_21_DCD_dBm_Table21_SHIFT(rev))

/* Register ACPHY_DCD_dBm_Table22_23 */
#define ACPHY_DCD_dBm_Table22_23(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4ca)
#define ACPHY_DCD_dBm_Table22_23_DCD_dBm_Table22_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table22_23_DCD_dBm_Table22_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table22_23_DCD_dBm_Table22_SHIFT(rev))
#define ACPHY_DCD_dBm_Table22_23_DCD_dBm_Table23_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table22_23_DCD_dBm_Table23_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table22_23_DCD_dBm_Table23_SHIFT(rev))

/* Register ACPHY_DCD_dBm_Table24_25 */
#define ACPHY_DCD_dBm_Table24_25(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4cb)
#define ACPHY_DCD_dBm_Table24_25_DCD_dBm_Table24_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table24_25_DCD_dBm_Table24_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table24_25_DCD_dBm_Table24_SHIFT(rev))
#define ACPHY_DCD_dBm_Table24_25_DCD_dBm_Table25_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table24_25_DCD_dBm_Table25_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table24_25_DCD_dBm_Table25_SHIFT(rev))

/* Register ACPHY_DCD_dBm_Table26_27 */
#define ACPHY_DCD_dBm_Table26_27(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4cc)
#define ACPHY_DCD_dBm_Table26_27_DCD_dBm_Table26_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table26_27_DCD_dBm_Table26_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table26_27_DCD_dBm_Table26_SHIFT(rev))
#define ACPHY_DCD_dBm_Table26_27_DCD_dBm_Table27_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table26_27_DCD_dBm_Table27_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table26_27_DCD_dBm_Table27_SHIFT(rev))

/* Register ACPHY_DCD_dBm_Table28_29 */
#define ACPHY_DCD_dBm_Table28_29(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4cd)
#define ACPHY_DCD_dBm_Table28_29_DCD_dBm_Table28_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table28_29_DCD_dBm_Table28_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table28_29_DCD_dBm_Table28_SHIFT(rev))
#define ACPHY_DCD_dBm_Table28_29_DCD_dBm_Table29_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table28_29_DCD_dBm_Table29_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table28_29_DCD_dBm_Table29_SHIFT(rev))

/* Register ACPHY_DCD_dBm_Table30_31 */
#define ACPHY_DCD_dBm_Table30_31(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4ce)
#define ACPHY_DCD_dBm_Table30_31_DCD_dBm_Table30_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table30_31_DCD_dBm_Table30_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table30_31_DCD_dBm_Table30_SHIFT(rev))
#define ACPHY_DCD_dBm_Table30_31_DCD_dBm_Table31_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table30_31_DCD_dBm_Table31_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table30_31_DCD_dBm_Table31_SHIFT(rev))

/* Register ACPHY_DCD_dBm_Table32_33 */
#define ACPHY_DCD_dBm_Table32_33(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4cf)
#define ACPHY_DCD_dBm_Table32_33_DCD_dBm_Table32_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table32_33_DCD_dBm_Table32_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table32_33_DCD_dBm_Table32_SHIFT(rev))
#define ACPHY_DCD_dBm_Table32_33_DCD_dBm_Table33_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table32_33_DCD_dBm_Table33_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table32_33_DCD_dBm_Table33_SHIFT(rev))

/* Register ACPHY_DCD_dBm_Table34_35 */
#define ACPHY_DCD_dBm_Table34_35(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4d0)
#define ACPHY_DCD_dBm_Table34_35_DCD_dBm_Table34_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table34_35_DCD_dBm_Table34_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table34_35_DCD_dBm_Table34_SHIFT(rev))
#define ACPHY_DCD_dBm_Table34_35_DCD_dBm_Table35_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table34_35_DCD_dBm_Table35_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table34_35_DCD_dBm_Table35_SHIFT(rev))

/* Register ACPHY_DCD_dBm_Table36_37 */
#define ACPHY_DCD_dBm_Table36_37(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4d1)
#define ACPHY_DCD_dBm_Table36_37_DCD_dBm_Table36_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table36_37_DCD_dBm_Table36_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table36_37_DCD_dBm_Table36_SHIFT(rev))
#define ACPHY_DCD_dBm_Table36_37_DCD_dBm_Table37_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table36_37_DCD_dBm_Table37_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table36_37_DCD_dBm_Table37_SHIFT(rev))

/* Register ACPHY_DCD_dBm_Table38_39 */
#define ACPHY_DCD_dBm_Table38_39(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4d2)
#define ACPHY_DCD_dBm_Table38_39_DCD_dBm_Table38_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table38_39_DCD_dBm_Table38_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table38_39_DCD_dBm_Table38_SHIFT(rev))
#define ACPHY_DCD_dBm_Table38_39_DCD_dBm_Table39_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table38_39_DCD_dBm_Table39_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table38_39_DCD_dBm_Table39_SHIFT(rev))

/* Register ACPHY_DCD_dBm_Table40_41 */
#define ACPHY_DCD_dBm_Table40_41(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4d3)
#define ACPHY_DCD_dBm_Table40_41_DCD_dBm_Table40_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table40_41_DCD_dBm_Table40_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table40_41_DCD_dBm_Table40_SHIFT(rev))
#define ACPHY_DCD_dBm_Table40_41_DCD_dBm_Table41_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table40_41_DCD_dBm_Table41_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table40_41_DCD_dBm_Table41_SHIFT(rev))

/* Register ACPHY_DCD_dBm_Table42_43 */
#define ACPHY_DCD_dBm_Table42_43(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4d4)
#define ACPHY_DCD_dBm_Table42_43_DCD_dBm_Table42_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table42_43_DCD_dBm_Table42_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table42_43_DCD_dBm_Table42_SHIFT(rev))
#define ACPHY_DCD_dBm_Table42_43_DCD_dBm_Table43_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table42_43_DCD_dBm_Table43_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table42_43_DCD_dBm_Table43_SHIFT(rev))

/* Register ACPHY_DCD_dBm_Table44_45 */
#define ACPHY_DCD_dBm_Table44_45(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4d5)
#define ACPHY_DCD_dBm_Table44_45_DCD_dBm_Table44_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table44_45_DCD_dBm_Table44_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table44_45_DCD_dBm_Table44_SHIFT(rev))
#define ACPHY_DCD_dBm_Table44_45_DCD_dBm_Table45_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table44_45_DCD_dBm_Table45_MASK(rev)  (0xff << ACPHY_DCD_dBm_Table44_45_DCD_dBm_Table45_SHIFT(rev))

/* Register ACPHY_FastChanSW_IniRaddr */
#define ACPHY_FastChanSW_IniRaddr(rev)                (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0x501 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x501)))
#define ACPHY_FastChanSW_IniRaddr_iniraddr_SHIFT(rev) 0
#define ACPHY_FastChanSW_IniRaddr_iniraddr_MASK(rev)  (0x3ff << ACPHY_FastChanSW_IniRaddr_iniraddr_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_counter0_lo */
#define ACPHY_ACI_Detect_aci_counter0_lo(rev)                      (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x7a9)
#define ACPHY_ACI_Detect_aci_counter0_lo_aci_counter_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_counter0_lo_aci_counter_lo_MASK(rev)  (0xffff << ACPHY_ACI_Detect_aci_counter0_lo_aci_counter_lo_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_counter0_hi */
#define ACPHY_ACI_Detect_aci_counter0_hi(rev)                      (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x7aa)
#define ACPHY_ACI_Detect_aci_counter0_hi_aci_counter_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_counter0_hi_aci_counter_hi_MASK(rev)  (0x1f << ACPHY_ACI_Detect_aci_counter0_hi_aci_counter_hi_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_counter1_lo */
#define ACPHY_ACI_Detect_aci_counter1_lo(rev)                      (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x9a9)
#define ACPHY_ACI_Detect_aci_counter1_lo_aci_counter_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_counter1_lo_aci_counter_lo_MASK(rev)  (0xffff << ACPHY_ACI_Detect_aci_counter1_lo_aci_counter_lo_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_counter1_hi */
#define ACPHY_ACI_Detect_aci_counter1_hi(rev)                      (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x9aa)
#define ACPHY_ACI_Detect_aci_counter1_hi_aci_counter_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_counter1_hi_aci_counter_hi_MASK(rev)  (0x1f << ACPHY_ACI_Detect_aci_counter1_hi_aci_counter_hi_SHIFT(rev))

/* Register ACPHY_Core2DesiredPower */
#define ACPHY_Core2DesiredPower(rev)                        (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xad0)
#define ACPHY_Core2DesiredPower_normDesiredPower_SHIFT(rev) 0
#define ACPHY_Core2DesiredPower_normDesiredPower_MASK(rev)  (0xffff << ACPHY_Core2DesiredPower_normDesiredPower_SHIFT(rev))

/* Register ACPHY_Core2cckDesiredPower */
#define ACPHY_Core2cckDesiredPower(rev)                           (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xad1)
#define ACPHY_Core2cckDesiredPower_ccknormDesiredPower_SHIFT(rev) 0
#define ACPHY_Core2cckDesiredPower_ccknormDesiredPower_MASK(rev)  (0xffff << ACPHY_Core2cckDesiredPower_ccknormDesiredPower_SHIFT(rev))

/* Register ACPHY_Core2cckbarelyClipBackoff */
#define ACPHY_Core2cckbarelyClipBackoff(rev)                              (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xad3)
#define ACPHY_Core2cckbarelyClipBackoff_cckbarelyclipThreshold_SHIFT(rev) 0
#define ACPHY_Core2cckbarelyClipBackoff_cckbarelyclipThreshold_MASK(rev)  (0xffff << ACPHY_Core2cckbarelyClipBackoff_cckbarelyclipThreshold_SHIFT(rev))

/* Register ACPHY_Core2cckMinMaxGain */
#define ACPHY_Core2cckMinMaxGain(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xad7)
#define ACPHY_Core2cckMinMaxGain_cckmaxGainValue_SHIFT(rev) 8
#define ACPHY_Core2cckMinMaxGain_cckmaxGainValue_MASK(rev)  (0xff << ACPHY_Core2cckMinMaxGain_cckmaxGainValue_SHIFT(rev))
#define ACPHY_Core2cckMinMaxGain_cckminGainValue_SHIFT(rev) 0
#define ACPHY_Core2cckMinMaxGain_cckminGainValue_MASK(rev)  (0xff << ACPHY_Core2cckMinMaxGain_cckminGainValue_SHIFT(rev))

/* Register ACPHY_Core2_BPHY_TargetVar_log2 */
#define ACPHY_Core2_BPHY_TargetVar_log2(rev)                           (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaea)
#define ACPHY_Core2_BPHY_TargetVar_log2_bphy_targetVar_log2_SHIFT(rev) 0
#define ACPHY_Core2_BPHY_TargetVar_log2_bphy_targetVar_log2_MASK(rev)  (0x3ff << ACPHY_Core2_BPHY_TargetVar_log2_bphy_targetVar_log2_SHIFT(rev))

/* Register ACPHY_Core2SsAgcNbClipCntTh2 */
#define ACPHY_Core2SsAgcNbClipCntTh2(rev)                          (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaf3)
#define ACPHY_Core2SsAgcNbClipCntTh2_ssAgcNbClipCntThMd_SHIFT(rev) 0
#define ACPHY_Core2SsAgcNbClipCntTh2_ssAgcNbClipCntThMd_MASK(rev)  (0xff << ACPHY_Core2SsAgcNbClipCntTh2_ssAgcNbClipCntThMd_SHIFT(rev))

/* Register ACPHY_ed_crsAssertThresh2 */
#define ACPHY_ed_crsAssertThresh2(rev)                           (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaf5)
#define ACPHY_ed_crsAssertThresh2_ed_crsAssertThresh2_SHIFT(rev) 0
#define ACPHY_ed_crsAssertThresh2_ed_crsAssertThresh2_MASK(rev)  (0xffff << ACPHY_ed_crsAssertThresh2_ed_crsAssertThresh2_SHIFT(rev))

/* Register ACPHY_ed_crsDeassertThresh2 */
#define ACPHY_ed_crsDeassertThresh2(rev)                             (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaf6)
#define ACPHY_ed_crsDeassertThresh2_ed_crsDeassertThresh2_SHIFT(rev) 0
#define ACPHY_ed_crsDeassertThresh2_ed_crsDeassertThresh2_MASK(rev)  (0xffff << ACPHY_ed_crsDeassertThresh2_ed_crsDeassertThresh2_SHIFT(rev))

/* Register ACPHY_Rfctrlcore2LUTLna */
#define ACPHY_Rfctrlcore2LUTLna(rev)                         (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb3f)
#define ACPHY_Rfctrlcore2LUTLna_Rfctrlcore2LUTLna_SHIFT(rev) 0
#define ACPHY_Rfctrlcore2LUTLna_Rfctrlcore2LUTLna_MASK(rev)  (0xffff << ACPHY_Rfctrlcore2LUTLna_Rfctrlcore2LUTLna_SHIFT(rev))

/* Register ACPHY_Rfctrlcore2LUTPa */
#define ACPHY_Rfctrlcore2LUTPa(rev)                        (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb40)
#define ACPHY_Rfctrlcore2LUTPa_Rfctrlcore2LUTPa_SHIFT(rev) 0
#define ACPHY_Rfctrlcore2LUTPa_Rfctrlcore2LUTPa_MASK(rev)  (0xffff << ACPHY_Rfctrlcore2LUTPa_Rfctrlcore2LUTPa_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_counter2_lo */
#define ACPHY_ACI_Detect_aci_counter2_lo(rev)                      (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xba9)
#define ACPHY_ACI_Detect_aci_counter2_lo_aci_counter_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_counter2_lo_aci_counter_lo_MASK(rev)  (0xffff << ACPHY_ACI_Detect_aci_counter2_lo_aci_counter_lo_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_counter2_hi */
#define ACPHY_ACI_Detect_aci_counter2_hi(rev)                      (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xbaa)
#define ACPHY_ACI_Detect_aci_counter2_hi_aci_counter_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_counter2_hi_aci_counter_hi_MASK(rev)  (0x1f << ACPHY_ACI_Detect_aci_counter2_hi_aci_counter_hi_SHIFT(rev))

/* Register ACPHY_MacPhyClkReqCtrl */
#define ACPHY_MacPhyClkReqCtrl(rev)                              (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x02c : INVALID_ADDRESS))
#define ACPHY_MacPhyClkReqCtrl_phycrsclkreq_en_SHIFT(rev)        0
#define ACPHY_MacPhyClkReqCtrl_phycrsclkreq_en_MASK(rev)         (0x1 << ACPHY_MacPhyClkReqCtrl_phycrsclkreq_en_SHIFT(rev))
#define ACPHY_MacPhyClkReqCtrl_macphyclkreqcnt_SHIFT(rev)        1
#define ACPHY_MacPhyClkReqCtrl_macphyclkreqcnt_MASK(rev)         (0x3f << ACPHY_MacPhyClkReqCtrl_macphyclkreqcnt_SHIFT(rev))
#define ACPHY_MacPhyClkReqCtrl_rxdataclkreq_en_SHIFT(rev)        7
#define ACPHY_MacPhyClkReqCtrl_rxdataclkreq_en_MASK(rev)         (0x1 << ACPHY_MacPhyClkReqCtrl_rxdataclkreq_en_SHIFT(rev))
#define ACPHY_MacPhyClkReqCtrl_forcemacphyclkreqdurtx_SHIFT(rev) 8
#define ACPHY_MacPhyClkReqCtrl_forcemacphyclkreqdurtx_MASK(rev)  (0x1 << ACPHY_MacPhyClkReqCtrl_forcemacphyclkreqdurtx_SHIFT(rev))
#define ACPHY_MacPhyClkReqCtrl_forcemacphyclkreqdurrx_SHIFT(rev) 9
#define ACPHY_MacPhyClkReqCtrl_forcemacphyclkreqdurrx_MASK(rev)  (0x1 << ACPHY_MacPhyClkReqCtrl_forcemacphyclkreqdurrx_SHIFT(rev))
#define ACPHY_MacPhyClkReqCtrl_macphyclkavail_SHIFT(rev)         10
#define ACPHY_MacPhyClkReqCtrl_macphyclkavail_MASK(rev)          (0x1 << ACPHY_MacPhyClkReqCtrl_macphyclkavail_SHIFT(rev))

/* Register ACPHY_LDPCstbcLastSymbolDelayNGI */
#define ACPHY_LDPCstbcLastSymbolDelayNGI(rev)                                  (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x2bc : INVALID_ADDRESS))
#define ACPHY_LDPCstbcLastSymbolDelayNGI_ldpc_stbc_last_sym_delay_cnt_ngi_SHIFT(rev) 0
#define ACPHY_LDPCstbcLastSymbolDelayNGI_ldpc_stbc_last_sym_delay_cnt_ngi_MASK(rev) (0xffff << ACPHY_LDPCstbcLastSymbolDelayNGI_ldpc_stbc_last_sym_delay_cnt_ngi_SHIFT(rev))

/* Register ACPHY_LDPCstbcLastSymbolDelaySGI */
#define ACPHY_LDPCstbcLastSymbolDelaySGI(rev)                                  (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x2bd : INVALID_ADDRESS))
#define ACPHY_LDPCstbcLastSymbolDelaySGI_ldpc_stbc_last_sym_delay_cnt_sgi_SHIFT(rev) 0
#define ACPHY_LDPCstbcLastSymbolDelaySGI_ldpc_stbc_last_sym_delay_cnt_sgi_MASK(rev) (0xffff << ACPHY_LDPCstbcLastSymbolDelaySGI_ldpc_stbc_last_sym_delay_cnt_sgi_SHIFT(rev))

/* Register ACPHY_Txfineclkgating0 */
#define ACPHY_Txfineclkgating0(rev)                              (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x665 : INVALID_ADDRESS))
#define ACPHY_Txfineclkgating0_disableETclkgating_SHIFT(rev)     0
#define ACPHY_Txfineclkgating0_disableETclkgating_MASK(rev)      (0x1 << ACPHY_Txfineclkgating0_disableETclkgating_SHIFT(rev))
#define ACPHY_Txfineclkgating0_disableWBPAPDclkgating_SHIFT(rev) 1
#define ACPHY_Txfineclkgating0_disableWBPAPDclkgating_MASK(rev)  (0x1 << ACPHY_Txfineclkgating0_disableWBPAPDclkgating_SHIFT(rev))

/* Register ACPHY_PapdPolarSaturation30 */
#define ACPHY_PapdPolarSaturation30(rev)                    (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0x685 : INVALID_ADDRESS))
#define ACPHY_PapdPolarSaturation30_start_index0_SHIFT(rev) 8
#define ACPHY_PapdPolarSaturation30_start_index0_MASK(rev)  (0x7f << ACPHY_PapdPolarSaturation30_start_index0_SHIFT(rev))

/* Register ACPHY_et_fdf_f0_0 */
#define ACPHY_et_fdf_f0_0(rev)                (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc50 : INVALID_ADDRESS))
#define ACPHY_et_fdf_f0_0_fdf_f0_0_SHIFT(rev) 0
#define ACPHY_et_fdf_f0_0_fdf_f0_0_MASK(rev)  (0x1fff << ACPHY_et_fdf_f0_0_fdf_f0_0_SHIFT(rev))

/* Register ACPHY_et_fdf_f0_1 */
#define ACPHY_et_fdf_f0_1(rev)                (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc51 : INVALID_ADDRESS))
#define ACPHY_et_fdf_f0_1_fdf_f0_1_SHIFT(rev) 0
#define ACPHY_et_fdf_f0_1_fdf_f0_1_MASK(rev)  (0x1fff << ACPHY_et_fdf_f0_1_fdf_f0_1_SHIFT(rev))

/* Register ACPHY_et_fdf_f0_2 */
#define ACPHY_et_fdf_f0_2(rev)                (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc52 : INVALID_ADDRESS))
#define ACPHY_et_fdf_f0_2_fdf_f0_2_SHIFT(rev) 0
#define ACPHY_et_fdf_f0_2_fdf_f0_2_MASK(rev)  (0x1fff << ACPHY_et_fdf_f0_2_fdf_f0_2_SHIFT(rev))

/* Register ACPHY_et_fdf_f0_3 */
#define ACPHY_et_fdf_f0_3(rev)                (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc53 : INVALID_ADDRESS))
#define ACPHY_et_fdf_f0_3_fdf_f0_3_SHIFT(rev) 0
#define ACPHY_et_fdf_f0_3_fdf_f0_3_MASK(rev)  (0x1fff << ACPHY_et_fdf_f0_3_fdf_f0_3_SHIFT(rev))

/* Register ACPHY_et_fdf_f0_4 */
#define ACPHY_et_fdf_f0_4(rev)                (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc54 : INVALID_ADDRESS))
#define ACPHY_et_fdf_f0_4_fdf_f0_4_SHIFT(rev) 0
#define ACPHY_et_fdf_f0_4_fdf_f0_4_MASK(rev)  (0x1fff << ACPHY_et_fdf_f0_4_fdf_f0_4_SHIFT(rev))

/* Register ACPHY_et_fdf_f0_5 */
#define ACPHY_et_fdf_f0_5(rev)                (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc55 : INVALID_ADDRESS))
#define ACPHY_et_fdf_f0_5_fdf_f0_5_SHIFT(rev) 0
#define ACPHY_et_fdf_f0_5_fdf_f0_5_MASK(rev)  (0x1fff << ACPHY_et_fdf_f0_5_fdf_f0_5_SHIFT(rev))

/* Register ACPHY_et_fdf_f1_0 */
#define ACPHY_et_fdf_f1_0(rev)                (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc56 : INVALID_ADDRESS))
#define ACPHY_et_fdf_f1_0_fdf_f1_0_SHIFT(rev) 0
#define ACPHY_et_fdf_f1_0_fdf_f1_0_MASK(rev)  (0x1fff << ACPHY_et_fdf_f1_0_fdf_f1_0_SHIFT(rev))

/* Register ACPHY_et_fdf_f1_1 */
#define ACPHY_et_fdf_f1_1(rev)                (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc57 : INVALID_ADDRESS))
#define ACPHY_et_fdf_f1_1_fdf_f1_1_SHIFT(rev) 0
#define ACPHY_et_fdf_f1_1_fdf_f1_1_MASK(rev)  (0x1fff << ACPHY_et_fdf_f1_1_fdf_f1_1_SHIFT(rev))

/* Register ACPHY_et_fdf_f1_2 */
#define ACPHY_et_fdf_f1_2(rev)                (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc58 : INVALID_ADDRESS))
#define ACPHY_et_fdf_f1_2_fdf_f1_2_SHIFT(rev) 0
#define ACPHY_et_fdf_f1_2_fdf_f1_2_MASK(rev)  (0x1fff << ACPHY_et_fdf_f1_2_fdf_f1_2_SHIFT(rev))

/* Register ACPHY_et_fdf_f1_3 */
#define ACPHY_et_fdf_f1_3(rev)                (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc59 : INVALID_ADDRESS))
#define ACPHY_et_fdf_f1_3_fdf_f1_3_SHIFT(rev) 0
#define ACPHY_et_fdf_f1_3_fdf_f1_3_MASK(rev)  (0x1fff << ACPHY_et_fdf_f1_3_fdf_f1_3_SHIFT(rev))

/* Register ACPHY_et_fdf_f1_4 */
#define ACPHY_et_fdf_f1_4(rev)                (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc5a : INVALID_ADDRESS))
#define ACPHY_et_fdf_f1_4_fdf_f1_4_SHIFT(rev) 0
#define ACPHY_et_fdf_f1_4_fdf_f1_4_MASK(rev)  (0x1fff << ACPHY_et_fdf_f1_4_fdf_f1_4_SHIFT(rev))

/* Register ACPHY_et_fdf_f1_5 */
#define ACPHY_et_fdf_f1_5(rev)                (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc5b : INVALID_ADDRESS))
#define ACPHY_et_fdf_f1_5_fdf_f1_5_SHIFT(rev) 0
#define ACPHY_et_fdf_f1_5_fdf_f1_5_MASK(rev)  (0x1fff << ACPHY_et_fdf_f1_5_fdf_f1_5_SHIFT(rev))

/* Register ACPHY_et_fdf_f2_0 */
#define ACPHY_et_fdf_f2_0(rev)                (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc5c : INVALID_ADDRESS))
#define ACPHY_et_fdf_f2_0_fdf_f2_0_SHIFT(rev) 0
#define ACPHY_et_fdf_f2_0_fdf_f2_0_MASK(rev)  (0x1fff << ACPHY_et_fdf_f2_0_fdf_f2_0_SHIFT(rev))

/* Register ACPHY_et_fdf_f2_1 */
#define ACPHY_et_fdf_f2_1(rev)                (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc5d : INVALID_ADDRESS))
#define ACPHY_et_fdf_f2_1_fdf_f2_1_SHIFT(rev) 0
#define ACPHY_et_fdf_f2_1_fdf_f2_1_MASK(rev)  (0x1fff << ACPHY_et_fdf_f2_1_fdf_f2_1_SHIFT(rev))

/* Register ACPHY_et_fdf_f2_2 */
#define ACPHY_et_fdf_f2_2(rev)                (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc5e : INVALID_ADDRESS))
#define ACPHY_et_fdf_f2_2_fdf_f2_2_SHIFT(rev) 0
#define ACPHY_et_fdf_f2_2_fdf_f2_2_MASK(rev)  (0x1fff << ACPHY_et_fdf_f2_2_fdf_f2_2_SHIFT(rev))

/* Register ACPHY_et_fdf_f2_3 */
#define ACPHY_et_fdf_f2_3(rev)                (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc5f : INVALID_ADDRESS))
#define ACPHY_et_fdf_f2_3_fdf_f2_3_SHIFT(rev) 0
#define ACPHY_et_fdf_f2_3_fdf_f2_3_MASK(rev)  (0x1fff << ACPHY_et_fdf_f2_3_fdf_f2_3_SHIFT(rev))

/* Register ACPHY_et_fdf_f2_4 */
#define ACPHY_et_fdf_f2_4(rev)                (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc60 : INVALID_ADDRESS))
#define ACPHY_et_fdf_f2_4_fdf_f2_4_SHIFT(rev) 0
#define ACPHY_et_fdf_f2_4_fdf_f2_4_MASK(rev)  (0x1fff << ACPHY_et_fdf_f2_4_fdf_f2_4_SHIFT(rev))

/* Register ACPHY_et_fdf_f2_5 */
#define ACPHY_et_fdf_f2_5(rev)                (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc61 : INVALID_ADDRESS))
#define ACPHY_et_fdf_f2_5_fdf_f2_5_SHIFT(rev) 0
#define ACPHY_et_fdf_f2_5_fdf_f2_5_MASK(rev)  (0x1fff << ACPHY_et_fdf_f2_5_fdf_f2_5_SHIFT(rev))

/* Register ACPHY_log_step */
#define ACPHY_log_step(rev)                (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc63 : INVALID_ADDRESS))
#define ACPHY_log_step_lut_step_SHIFT(rev) 0
#define ACPHY_log_step_lut_step_MASK(rev)  (0xfff << ACPHY_log_step_lut_step_SHIFT(rev))

/* Register ACPHY_cordicscl */
#define ACPHY_cordicscl(rev)                 (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc67 : INVALID_ADDRESS))
#define ACPHY_cordicscl_cordicscl_SHIFT(rev) 0
#define ACPHY_cordicscl_cordicscl_MASK(rev)  (0x1ff << ACPHY_cordicscl_cordicscl_SHIFT(rev))

/* Register ACPHY_et_output_mux */
#define ACPHY_et_output_mux(rev)                     (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc6b : INVALID_ADDRESS))
#define ACPHY_et_output_mux_et_output_mux_SHIFT(rev) 0
#define ACPHY_et_output_mux_et_output_mux_MASK(rev)  (0x3 << ACPHY_et_output_mux_et_output_mux_SHIFT(rev))
#define ACPHY_et_output_mux_et_swap_ab_SHIFT(rev)    15
#define ACPHY_et_output_mux_et_swap_ab_MASK(rev)     (0x1 << ACPHY_et_output_mux_et_swap_ab_SHIFT(rev))

/* Register ACPHY_et_mcs_ctrl0 */
#define ACPHY_et_mcs_ctrl0(rev)                               (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc6d : INVALID_ADDRESS))
#define ACPHY_et_mcs_ctrl0_et_mult_mcs_en_SHIFT(rev)          0
#define ACPHY_et_mcs_ctrl0_et_mult_mcs_en_MASK(rev)           (0x1 << ACPHY_et_mcs_ctrl0_et_mult_mcs_en_SHIFT(rev))
#define ACPHY_et_mcs_ctrl0_et_papd_lut_select_ovr0_SHIFT(rev) 1
#define ACPHY_et_mcs_ctrl0_et_papd_lut_select_ovr0_MASK(rev)  (0x1 << ACPHY_et_mcs_ctrl0_et_papd_lut_select_ovr0_SHIFT(rev))
#define ACPHY_et_mcs_ctrl0_et_mcs_threshold_SHIFT(rev)        8
#define ACPHY_et_mcs_ctrl0_et_mcs_threshold_MASK(rev)         (0x7f << ACPHY_et_mcs_ctrl0_et_mcs_threshold_SHIFT(rev))

/* Register ACPHY_et_filter_ctrl0 */
#define ACPHY_et_filter_ctrl0(rev)                           (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc6e : INVALID_ADDRESS))
#define ACPHY_et_filter_ctrl0_et_filter_select_SHIFT(rev)    0
#define ACPHY_et_filter_ctrl0_et_filter_select_MASK(rev)     (0x3 << ACPHY_et_filter_ctrl0_et_filter_select_SHIFT(rev))
#define ACPHY_et_filter_ctrl0_et_nl_filt_up3_mode_SHIFT(rev) 4
#define ACPHY_et_filter_ctrl0_et_nl_filt_up3_mode_MASK(rev)  (0x1 << ACPHY_et_filter_ctrl0_et_nl_filt_up3_mode_SHIFT(rev))

/* Register ACPHY_et_psf_coeff_01 */
#define ACPHY_et_psf_coeff_01(rev)                     (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc90 : INVALID_ADDRESS))
#define ACPHY_et_psf_coeff_01_et_psf_taps_0_SHIFT(rev) 0
#define ACPHY_et_psf_coeff_01_et_psf_taps_0_MASK(rev)  (0xff << ACPHY_et_psf_coeff_01_et_psf_taps_0_SHIFT(rev))
#define ACPHY_et_psf_coeff_01_et_psf_taps_1_SHIFT(rev) 8
#define ACPHY_et_psf_coeff_01_et_psf_taps_1_MASK(rev)  (0xff << ACPHY_et_psf_coeff_01_et_psf_taps_1_SHIFT(rev))

/* Register ACPHY_et_psf_coeff_23 */
#define ACPHY_et_psf_coeff_23(rev)                     (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc91 : INVALID_ADDRESS))
#define ACPHY_et_psf_coeff_23_et_psf_taps_2_SHIFT(rev) 0
#define ACPHY_et_psf_coeff_23_et_psf_taps_2_MASK(rev)  (0xff << ACPHY_et_psf_coeff_23_et_psf_taps_2_SHIFT(rev))
#define ACPHY_et_psf_coeff_23_et_psf_taps_3_SHIFT(rev) 8
#define ACPHY_et_psf_coeff_23_et_psf_taps_3_MASK(rev)  (0xff << ACPHY_et_psf_coeff_23_et_psf_taps_3_SHIFT(rev))

/* Register ACPHY_et_psf_coeff_45 */
#define ACPHY_et_psf_coeff_45(rev)                     (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc92 : INVALID_ADDRESS))
#define ACPHY_et_psf_coeff_45_et_psf_taps_4_SHIFT(rev) 0
#define ACPHY_et_psf_coeff_45_et_psf_taps_4_MASK(rev)  (0xff << ACPHY_et_psf_coeff_45_et_psf_taps_4_SHIFT(rev))
#define ACPHY_et_psf_coeff_45_et_psf_taps_5_SHIFT(rev) 8
#define ACPHY_et_psf_coeff_45_et_psf_taps_5_MASK(rev)  (0xff << ACPHY_et_psf_coeff_45_et_psf_taps_5_SHIFT(rev))

/* Register ACPHY_et_psf_coeff_67 */
#define ACPHY_et_psf_coeff_67(rev)                     (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc93 : INVALID_ADDRESS))
#define ACPHY_et_psf_coeff_67_et_psf_taps_6_SHIFT(rev) 0
#define ACPHY_et_psf_coeff_67_et_psf_taps_6_MASK(rev)  (0xff << ACPHY_et_psf_coeff_67_et_psf_taps_6_SHIFT(rev))
#define ACPHY_et_psf_coeff_67_et_psf_taps_7_SHIFT(rev) 8
#define ACPHY_et_psf_coeff_67_et_psf_taps_7_MASK(rev)  (0xff << ACPHY_et_psf_coeff_67_et_psf_taps_7_SHIFT(rev))

/* Register ACPHY_et_nl_filt_coef_01 */
#define ACPHY_et_nl_filt_coef_01(rev)                         (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc94 : INVALID_ADDRESS))
#define ACPHY_et_nl_filt_coef_01_et_nl_filt_coef_0_SHIFT(rev) 0
#define ACPHY_et_nl_filt_coef_01_et_nl_filt_coef_0_MASK(rev)  (0x7f << ACPHY_et_nl_filt_coef_01_et_nl_filt_coef_0_SHIFT(rev))
#define ACPHY_et_nl_filt_coef_01_et_nl_filt_coef_1_SHIFT(rev) 8
#define ACPHY_et_nl_filt_coef_01_et_nl_filt_coef_1_MASK(rev)  (0x7f << ACPHY_et_nl_filt_coef_01_et_nl_filt_coef_1_SHIFT(rev))

/* Register ACPHY_et_nl_filt_coef_23 */
#define ACPHY_et_nl_filt_coef_23(rev)                         (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc95 : INVALID_ADDRESS))
#define ACPHY_et_nl_filt_coef_23_et_nl_filt_coef_2_SHIFT(rev) 0
#define ACPHY_et_nl_filt_coef_23_et_nl_filt_coef_2_MASK(rev)  (0x7f << ACPHY_et_nl_filt_coef_23_et_nl_filt_coef_2_SHIFT(rev))
#define ACPHY_et_nl_filt_coef_23_et_nl_filt_coef_3_SHIFT(rev) 8
#define ACPHY_et_nl_filt_coef_23_et_nl_filt_coef_3_MASK(rev)  (0x7f << ACPHY_et_nl_filt_coef_23_et_nl_filt_coef_3_SHIFT(rev))

/* Register ACPHY_et_nl_filt_delay */
#define ACPHY_et_nl_filt_delay(rev)                           (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc96 : INVALID_ADDRESS))
#define ACPHY_et_nl_filt_delay_et_nl_filt_envdelay_SHIFT(rev) 0
#define ACPHY_et_nl_filt_delay_et_nl_filt_envdelay_MASK(rev)  (0xf << ACPHY_et_nl_filt_delay_et_nl_filt_envdelay_SHIFT(rev))
#define ACPHY_et_nl_filt_delay_et_nl_filt_cdelay_SHIFT(rev)   4
#define ACPHY_et_nl_filt_delay_et_nl_filt_cdelay_MASK(rev)    (0xf << ACPHY_et_nl_filt_delay_et_nl_filt_cdelay_SHIFT(rev))

/* Register ACPHY_et_nl_filt_c0 */
#define ACPHY_et_nl_filt_c0(rev)                     (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc97 : INVALID_ADDRESS))
#define ACPHY_et_nl_filt_c0_et_nl_filt_c0_SHIFT(rev) 0
#define ACPHY_et_nl_filt_c0_et_nl_filt_c0_MASK(rev)  (0x3ff << ACPHY_et_nl_filt_c0_et_nl_filt_c0_SHIFT(rev))

/* Register ACPHY_et_nl_filt_c1 */
#define ACPHY_et_nl_filt_c1(rev)                     (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xc98 : INVALID_ADDRESS))
#define ACPHY_et_nl_filt_c1_et_nl_filt_c1_SHIFT(rev) 0
#define ACPHY_et_nl_filt_c1_et_nl_filt_c1_MASK(rev)  (0x3ff << ACPHY_et_nl_filt_c1_et_nl_filt_c1_SHIFT(rev))

/* Register ACPHY_lte_estimator_controlA */
#define ACPHY_lte_estimator_controlA(rev)                                  (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xdac : INVALID_ADDRESS))
#define ACPHY_lte_estimator_controlA_use_filter_coef_from_table_SHIFT(rev) 11
#define ACPHY_lte_estimator_controlA_use_filter_coef_from_table_MASK(rev)  (0x1 << ACPHY_lte_estimator_controlA_use_filter_coef_from_table_SHIFT(rev))
#define ACPHY_lte_estimator_controlA_use_forced_tbl_index_SHIFT(rev)       10
#define ACPHY_lte_estimator_controlA_use_forced_tbl_index_MASK(rev)        (0x1 << ACPHY_lte_estimator_controlA_use_forced_tbl_index_SHIFT(rev))
#define ACPHY_lte_estimator_controlA_training_mode_table_index_SHIFT(rev)  3
#define ACPHY_lte_estimator_controlA_training_mode_table_index_MASK(rev)   (0x7f << ACPHY_lte_estimator_controlA_training_mode_table_index_SHIFT(rev))
#define ACPHY_lte_estimator_controlA_training_mode_SHIFT(rev)              2
#define ACPHY_lte_estimator_controlA_training_mode_MASK(rev)               (0x1 << ACPHY_lte_estimator_controlA_training_mode_SHIFT(rev))
#define ACPHY_lte_estimator_controlA_lte_estimator_rst_SHIFT(rev)          1
#define ACPHY_lte_estimator_controlA_lte_estimator_rst_MASK(rev)           (0x1 << ACPHY_lte_estimator_controlA_lte_estimator_rst_SHIFT(rev))
#define ACPHY_lte_estimator_controlA_lte_estimator_start_SHIFT(rev)        0
#define ACPHY_lte_estimator_controlA_lte_estimator_start_MASK(rev)         (0x1 << ACPHY_lte_estimator_controlA_lte_estimator_start_SHIFT(rev))

/* Register ACPHY_lte_estimator_controlB */
#define ACPHY_lte_estimator_controlB(rev)                                      (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xdad : INVALID_ADDRESS))
#define ACPHY_lte_estimator_controlB_lte_canceler_filter_output_shift_SHIFT(rev) 9
#define ACPHY_lte_estimator_controlB_lte_canceler_filter_output_shift_MASK(rev) (0x3f << ACPHY_lte_estimator_controlB_lte_canceler_filter_output_shift_SHIFT(rev))
#define ACPHY_lte_estimator_controlB_use_forced_filter_output_shift_SHIFT(rev) 8
#define ACPHY_lte_estimator_controlB_use_forced_filter_output_shift_MASK(rev)  (0x1 << ACPHY_lte_estimator_controlB_use_forced_filter_output_shift_SHIFT(rev))
#define ACPHY_lte_estimator_controlB_pkt_gain_num_limits_SHIFT(rev)            4
#define ACPHY_lte_estimator_controlB_pkt_gain_num_limits_MASK(rev)             (0xf << ACPHY_lte_estimator_controlB_pkt_gain_num_limits_SHIFT(rev))
#define ACPHY_lte_estimator_controlB_clip_gain_num_limits_SHIFT(rev)           1
#define ACPHY_lte_estimator_controlB_clip_gain_num_limits_MASK(rev)            (0x7 << ACPHY_lte_estimator_controlB_clip_gain_num_limits_SHIFT(rev))
#define ACPHY_lte_estimator_controlB_lte_estimator_done_SHIFT(rev)             0
#define ACPHY_lte_estimator_controlB_lte_estimator_done_MASK(rev)              (0x1 << ACPHY_lte_estimator_controlB_lte_estimator_done_SHIFT(rev))

/* Register ACPHY_lte_table_index_calc_control */
#define ACPHY_lte_table_index_calc_control(rev)                           (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xdae : INVALID_ADDRESS))
#define ACPHY_lte_table_index_calc_control_ref_core_multiplier_SHIFT(rev) 11
#define ACPHY_lte_table_index_calc_control_ref_core_multiplier_MASK(rev)  (0x1f << ACPHY_lte_table_index_calc_control_ref_core_multiplier_SHIFT(rev))
#define ACPHY_lte_table_index_calc_control_pri_aci_mode_offset_SHIFT(rev) 6
#define ACPHY_lte_table_index_calc_control_pri_aci_mode_offset_MASK(rev)  (0x1f << ACPHY_lte_table_index_calc_control_pri_aci_mode_offset_SHIFT(rev))
#define ACPHY_lte_table_index_calc_control_ref_aci_mode_offset_SHIFT(rev) 1
#define ACPHY_lte_table_index_calc_control_ref_aci_mode_offset_MASK(rev)  (0x1f << ACPHY_lte_table_index_calc_control_ref_aci_mode_offset_SHIFT(rev))
#define ACPHY_lte_table_index_calc_control_table_index_mode_SHIFT(rev)    0
#define ACPHY_lte_table_index_calc_control_table_index_mode_MASK(rev)     (0x1 << ACPHY_lte_table_index_calc_control_table_index_mode_SHIFT(rev))

/* Register ACPHY_ultra_low_pwr */
#define ACPHY_ultra_low_pwr(rev)                                      (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xdc0 : INVALID_ADDRESS))
#define ACPHY_ultra_low_pwr_bphy_non_beacon_mode_SHIFT(rev)           0
#define ACPHY_ultra_low_pwr_bphy_non_beacon_mode_MASK(rev)            (0x1 << ACPHY_ultra_low_pwr_bphy_non_beacon_mode_SHIFT(rev))
#define ACPHY_ultra_low_pwr_disable_bphy_tx_top_clk_gate_SHIFT(rev)   1
#define ACPHY_ultra_low_pwr_disable_bphy_tx_top_clk_gate_MASK(rev)    (0x1 << ACPHY_ultra_low_pwr_disable_bphy_tx_top_clk_gate_SHIFT(rev))
#define ACPHY_ultra_low_pwr_disable_bphy_peak_det_clk_gate_SHIFT(rev) 2
#define ACPHY_ultra_low_pwr_disable_bphy_peak_det_clk_gate_MASK(rev)  (0x1 << ACPHY_ultra_low_pwr_disable_bphy_peak_det_clk_gate_SHIFT(rev))
#define ACPHY_ultra_low_pwr_enable_bphy80_rx_reset_on_pd_SHIFT(rev)   3
#define ACPHY_ultra_low_pwr_enable_bphy80_rx_reset_on_pd_MASK(rev)    (0x1 << ACPHY_ultra_low_pwr_enable_bphy80_rx_reset_on_pd_SHIFT(rev))

/* Register ACPHY_adc_clock_from_bbpll */
#define ACPHY_adc_clock_from_bbpll(rev)                                (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xdc1 : INVALID_ADDRESS))
#define ACPHY_adc_clock_from_bbpll_adc_clk_sync_stop_SHIFT(rev)        0
#define ACPHY_adc_clock_from_bbpll_adc_clk_sync_stop_MASK(rev)         (0x1 << ACPHY_adc_clock_from_bbpll_adc_clk_sync_stop_SHIFT(rev))
#define ACPHY_adc_clock_from_bbpll_adc_clk_async_stop_SHIFT(rev)       1
#define ACPHY_adc_clock_from_bbpll_adc_clk_async_stop_MASK(rev)        (0x1 << ACPHY_adc_clock_from_bbpll_adc_clk_async_stop_SHIFT(rev))
#define ACPHY_adc_clock_from_bbpll_force_adc_clk_from_bbpll_SHIFT(rev) 2
#define ACPHY_adc_clock_from_bbpll_force_adc_clk_from_bbpll_MASK(rev)  (0x1 << ACPHY_adc_clock_from_bbpll_force_adc_clk_from_bbpll_SHIFT(rev))

/* Register ACPHY_dac_clock_from_bbpll */
#define ACPHY_dac_clock_from_bbpll(rev)                                (ACREV_GE(rev,40) ? INVALID_ADDRESS : (ACREV_GE(rev,36) ? 0xdc2 : INVALID_ADDRESS))
#define ACPHY_dac_clock_from_bbpll_dac_clk_sync_stop_SHIFT(rev)        0
#define ACPHY_dac_clock_from_bbpll_dac_clk_sync_stop_MASK(rev)         (0x1 << ACPHY_dac_clock_from_bbpll_dac_clk_sync_stop_SHIFT(rev))
#define ACPHY_dac_clock_from_bbpll_dac_clk_async_stop_SHIFT(rev)       1
#define ACPHY_dac_clock_from_bbpll_dac_clk_async_stop_MASK(rev)        (0x1 << ACPHY_dac_clock_from_bbpll_dac_clk_async_stop_SHIFT(rev))
#define ACPHY_dac_clock_from_bbpll_force_dac_clk_from_bbpll_SHIFT(rev) 2
#define ACPHY_dac_clock_from_bbpll_force_dac_clk_from_bbpll_MASK(rev)  (0x1 << ACPHY_dac_clock_from_bbpll_force_dac_clk_from_bbpll_SHIFT(rev))

/* Register ACPHY_TxPwrCapping1_path2 */
#define ACPHY_TxPwrCapping1_path2(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xa3f : INVALID_ADDRESS))
#define ACPHY_TxPwrCapping1_path2_maxTxPwrCap_MIMO4_path2_SHIFT(rev) 8
#define ACPHY_TxPwrCapping1_path2_maxTxPwrCap_MIMO4_path2_MASK(rev)  (0xff << ACPHY_TxPwrCapping1_path2_maxTxPwrCap_MIMO4_path2_SHIFT(rev))
#define ACPHY_TxPwrCapping1_path2_maxTxPwrCap_MIMO3_path2_SHIFT(rev) 0
#define ACPHY_TxPwrCapping1_path2_maxTxPwrCap_MIMO3_path2_MASK(rev)  (0xff << ACPHY_TxPwrCapping1_path2_maxTxPwrCap_MIMO3_path2_SHIFT(rev))

/* Register ACPHY_TxError2 */
#define ACPHY_TxError2(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xa50 : (ACREV_GE(rev,32) ? 0x11c3 : INVALID_ADDRESS)))
#define ACPHY_TxError2_sigbl_error_SHIFT(rev)              15
#define ACPHY_TxError2_sigbl_error_MASK(rev)               (0x1 << ACPHY_TxError2_sigbl_error_SHIFT(rev))
#define ACPHY_TxError2_txctrlNplcp_Incon_mumimo_SHIFT(rev) 14
#define ACPHY_TxError2_txctrlNplcp_Incon_mumimo_MASK(rev)  (0x1 << ACPHY_TxError2_txctrlNplcp_Incon_mumimo_SHIFT(rev))
#define ACPHY_TxError2_invalidRate_SHIFT(rev)              13
#define ACPHY_TxError2_invalidRate_MASK(rev)               (0x1 << ACPHY_TxError2_invalidRate_SHIFT(rev))
#define ACPHY_TxError2_illegal_frame_type_SHIFT(rev)       12
#define ACPHY_TxError2_illegal_frame_type_MASK(rev)        (0x1 << ACPHY_TxError2_illegal_frame_type_SHIFT(rev))
#define ACPHY_TxError2_COMBUnsupport_SHIFT(rev)            11
#define ACPHY_TxError2_COMBUnsupport_MASK(rev)             (0x1 << ACPHY_TxError2_COMBUnsupport_SHIFT(rev))
#define ACPHY_TxError2_txInCal_SHIFT(rev)                  10
#define ACPHY_TxError2_txInCal_MASK(rev)                   (0x1 << ACPHY_TxError2_txInCal_SHIFT(rev))
#define ACPHY_TxError2_unsupportedmcs_SHIFT(rev)           9
#define ACPHY_TxError2_unsupportedmcs_MASK(rev)            (0x1 << ACPHY_TxError2_unsupportedmcs_SHIFT(rev))
#define ACPHY_TxError2_stbc_error_SHIFT(rev)               8
#define ACPHY_TxError2_stbc_error_MASK(rev)                (0x1 << ACPHY_TxError2_stbc_error_SHIFT(rev))
#define ACPHY_TxError2_NDPError_SHIFT(rev)                 7
#define ACPHY_TxError2_NDPError_MASK(rev)                  (0x1 << ACPHY_TxError2_NDPError_SHIFT(rev))
#define ACPHY_TxError2_RsvdBitError_SHIFT(rev)             6
#define ACPHY_TxError2_RsvdBitError_MASK(rev)              (0x1 << ACPHY_TxError2_RsvdBitError_SHIFT(rev))
#define ACPHY_TxError2_BWUnsupport_SHIFT(rev)              5
#define ACPHY_TxError2_BWUnsupport_MASK(rev)               (0x1 << ACPHY_TxError2_BWUnsupport_SHIFT(rev))
#define ACPHY_TxError2_txctrlNplcp_Incon_SHIFT(rev)        4
#define ACPHY_TxError2_txctrlNplcp_Incon_MASK(rev)         (0x1 << ACPHY_TxError2_txctrlNplcp_Incon_SHIFT(rev))
#define ACPHY_TxError2_bfm_error_SHIFT(rev)                3
#define ACPHY_TxError2_bfm_error_MASK(rev)                 (0x1 << ACPHY_TxError2_bfm_error_SHIFT(rev))
#define ACPHY_TxError2_lengthmismatch_long_SHIFT(rev)      2
#define ACPHY_TxError2_lengthmismatch_long_MASK(rev)       (0x1 << ACPHY_TxError2_lengthmismatch_long_SHIFT(rev))
#define ACPHY_TxError2_lengthmismatch_short_SHIFT(rev)     1
#define ACPHY_TxError2_lengthmismatch_short_MASK(rev)      (0x1 << ACPHY_TxError2_lengthmismatch_short_SHIFT(rev))
#define ACPHY_TxError2_send_frame_low_SHIFT(rev)           0
#define ACPHY_TxError2_send_frame_low_MASK(rev)            (0x1 << ACPHY_TxError2_send_frame_low_SHIFT(rev))

/* Register ACPHY_overrideFFT2 */
#define ACPHY_overrideFFT2(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa6a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa6a : INVALID_ADDRESS))))
#define ACPHY_overrideFFT2_overrideFFTtrans_SHIFT(rev)    0
#define ACPHY_overrideFFT2_overrideFFTtrans_MASK(rev)     (0x1 << ACPHY_overrideFFT2_overrideFFTtrans_SHIFT(rev))
#define ACPHY_overrideFFT2_overrideFFTtransVal_SHIFT(rev) 1
#define ACPHY_overrideFFT2_overrideFFTtransVal_MASK(rev)  (0x1 << ACPHY_overrideFFT2_overrideFFTtransVal_SHIFT(rev))

/* Register ACPHY_ifftout_read2 */
#define ACPHY_ifftout_read2(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa6b : INVALID_ADDRESS))
#define ACPHY_ifftout_read2_ifftout_read_SHIFT(rev) 0
#define ACPHY_ifftout_read2_ifftout_read_MASK(rev)  (0x1 << ACPHY_ifftout_read2_ifftout_read_SHIFT(rev))

/* Register ACPHY_dyn_radioa2 */
#define ACPHY_dyn_radioa2(rev)                                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa88 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa88 : INVALID_ADDRESS))))
#define ACPHY_dyn_radioa2_dyn_radio_ovr2_SHIFT(rev)                  0
#define ACPHY_dyn_radioa2_dyn_radio_ovr2_MASK(rev)                   (0x1 << ACPHY_dyn_radioa2_dyn_radio_ovr2_SHIFT(rev))
#define ACPHY_dyn_radioa2_dyn_radio_ovr_val_idac_main2_SHIFT(rev)    1
#define ACPHY_dyn_radioa2_dyn_radio_ovr_val_idac_main2_MASK(rev)     (0x3f << ACPHY_dyn_radioa2_dyn_radio_ovr_val_idac_main2_SHIFT(rev))
#define ACPHY_dyn_radioa2_dyn_radio_ovr_val_incap_compen2_SHIFT(rev) 7
#define ACPHY_dyn_radioa2_dyn_radio_ovr_val_incap_compen2_MASK(rev)  (0x3f << ACPHY_dyn_radioa2_dyn_radio_ovr_val_incap_compen2_SHIFT(rev))

/* Register ACPHY_dyn_radiob2 */
#define ACPHY_dyn_radiob2(rev)                                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa89 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa89 : INVALID_ADDRESS))))
#define ACPHY_dyn_radiob2_dyn_radio_ovr_val_idac_cas2_SHIFT(rev)     0
#define ACPHY_dyn_radiob2_dyn_radio_ovr_val_idac_cas2_MASK(rev)      (0x3f << ACPHY_dyn_radiob2_dyn_radio_ovr_val_idac_cas2_SHIFT(rev))
#define ACPHY_dyn_radiob2_dyn_radio_ovr_val_txgm_ab2_SHIFT(rev)      6
#define ACPHY_dyn_radiob2_dyn_radio_ovr_val_txgm_ab2_MASK(rev)       (0x1 << ACPHY_dyn_radiob2_dyn_radio_ovr_val_txgm_ab2_SHIFT(rev))
#define ACPHY_dyn_radiob2_dyn_radio_ovr_val_gmab_rctrl2_SHIFT(rev)   7
#define ACPHY_dyn_radiob2_dyn_radio_ovr_val_gmab_rctrl2_MASK(rev)    (0xf << ACPHY_dyn_radiob2_dyn_radio_ovr_val_gmab_rctrl2_SHIFT(rev))
#define ACPHY_dyn_radiob2_dyn_radio_ovr_val_pa2g_bias_bw2_SHIFT(rev) 11
#define ACPHY_dyn_radiob2_dyn_radio_ovr_val_pa2g_bias_bw2_MASK(rev)  (0x7 << ACPHY_dyn_radiob2_dyn_radio_ovr_val_pa2g_bias_bw2_SHIFT(rev))

/* Register ACPHY_dyn_radioc2 */
#define ACPHY_dyn_radioc2(rev)                                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xa8a : INVALID_ADDRESS))
#define ACPHY_dyn_radioc2_dyn_radio_ovr_val_gmab_iqctrl2_SHIFT(rev) 0
#define ACPHY_dyn_radioc2_dyn_radio_ovr_val_gmab_iqctrl2_MASK(rev)  (0xf << ACPHY_dyn_radioc2_dyn_radio_ovr_val_gmab_iqctrl2_SHIFT(rev))

/* Register ACPHY_DCestimateI2 */
#define ACPHY_DCestimateI2(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa98 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa98 : INVALID_ADDRESS))))
#define ACPHY_DCestimateI2_DCestimateI2_SHIFT(rev) 0
#define ACPHY_DCestimateI2_DCestimateI2_MASK(rev)  (0xffff << ACPHY_DCestimateI2_DCestimateI2_SHIFT(rev))

/* Register ACPHY_DCestimateQ2 */
#define ACPHY_DCestimateQ2(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa99 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa99 : INVALID_ADDRESS))))
#define ACPHY_DCestimateQ2_DCestimateQ2_SHIFT(rev) 0
#define ACPHY_DCestimateQ2_DCestimateQ2_MASK(rev)  (0xffff << ACPHY_DCestimateQ2_DCestimateQ2_SHIFT(rev))

/* Register ACPHY_GainDbChange2 */
#define ACPHY_GainDbChange2(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa9a : INVALID_ADDRESS))
#define ACPHY_GainDbChange2_gainDbChange_SHIFT(rev) 0
#define ACPHY_GainDbChange2_gainDbChange_MASK(rev)  (0x1ff << ACPHY_GainDbChange2_gainDbChange_SHIFT(rev))

/* Register ACPHY_txpwr_ctrl_hrpsave12 */
#define ACPHY_txpwr_ctrl_hrpsave12(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa9b : INVALID_ADDRESS))
#define ACPHY_txpwr_ctrl_hrpsave12_intg_cnt_SHIFT(rev)     0
#define ACPHY_txpwr_ctrl_hrpsave12_intg_cnt_MASK(rev)      (0xff << ACPHY_txpwr_ctrl_hrpsave12_intg_cnt_SHIFT(rev))
#define ACPHY_txpwr_ctrl_hrpsave12_intg_cnt_cck_SHIFT(rev) 8
#define ACPHY_txpwr_ctrl_hrpsave12_intg_cnt_cck_MASK(rev)  (0xff << ACPHY_txpwr_ctrl_hrpsave12_intg_cnt_cck_SHIFT(rev))

/* Register ACPHY_txpwr_ctrl_hrpsave22 */
#define ACPHY_txpwr_ctrl_hrpsave22(rev)                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa9c : INVALID_ADDRESS))
#define ACPHY_txpwr_ctrl_hrpsave22_estPwrSum_SHIFT(rev) 0
#define ACPHY_txpwr_ctrl_hrpsave22_estPwrSum_MASK(rev)  (0xffff << ACPHY_txpwr_ctrl_hrpsave22_estPwrSum_SHIFT(rev))

/* Register ACPHY_txpwr_ctrl_hrpsave32 */
#define ACPHY_txpwr_ctrl_hrpsave32(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa9d : INVALID_ADDRESS))
#define ACPHY_txpwr_ctrl_hrpsave32_estPwrSum_cck_SHIFT(rev) 0
#define ACPHY_txpwr_ctrl_hrpsave32_estPwrSum_cck_MASK(rev)  (0xffff << ACPHY_txpwr_ctrl_hrpsave32_estPwrSum_cck_SHIFT(rev))

/* Register ACPHY_txpwr_ctrl_hrpsave42 */
#define ACPHY_txpwr_ctrl_hrpsave42(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa9e : INVALID_ADDRESS))
#define ACPHY_txpwr_ctrl_hrpsave42_pwrIndex_norm_SHIFT(rev)  0
#define ACPHY_txpwr_ctrl_hrpsave42_pwrIndex_norm_MASK(rev)   (0xff << ACPHY_txpwr_ctrl_hrpsave42_pwrIndex_norm_SHIFT(rev))
#define ACPHY_txpwr_ctrl_hrpsave42_estPwrSum1_SHIFT(rev)     8
#define ACPHY_txpwr_ctrl_hrpsave42_estPwrSum1_MASK(rev)      (0x1 << ACPHY_txpwr_ctrl_hrpsave42_estPwrSum1_SHIFT(rev))
#define ACPHY_txpwr_ctrl_hrpsave42_estPwrSum_cck1_SHIFT(rev) 9
#define ACPHY_txpwr_ctrl_hrpsave42_estPwrSum_cck1_MASK(rev)  (0x1 << ACPHY_txpwr_ctrl_hrpsave42_estPwrSum_cck1_SHIFT(rev))

/* Register ACPHY_txpwrctrl_hrprestore12 */
#define ACPHY_txpwrctrl_hrprestore12(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa9f : INVALID_ADDRESS))
#define ACPHY_txpwrctrl_hrprestore12_intg_cnt_SHIFT(rev)     0
#define ACPHY_txpwrctrl_hrprestore12_intg_cnt_MASK(rev)      (0xff << ACPHY_txpwrctrl_hrprestore12_intg_cnt_SHIFT(rev))
#define ACPHY_txpwrctrl_hrprestore12_intg_cnt_cck_SHIFT(rev) 8
#define ACPHY_txpwrctrl_hrprestore12_intg_cnt_cck_MASK(rev)  (0xff << ACPHY_txpwrctrl_hrprestore12_intg_cnt_cck_SHIFT(rev))

/* Register ACPHY_RxSdFeConfig72 */
#define ACPHY_RxSdFeConfig72(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xaaf : INVALID_ADDRESS))
#define ACPHY_RxSdFeConfig72_farrow_i_dc_offset_SHIFT(rev) 0
#define ACPHY_RxSdFeConfig72_farrow_i_dc_offset_MASK(rev)  (0x3f << ACPHY_RxSdFeConfig72_farrow_i_dc_offset_SHIFT(rev))
#define ACPHY_RxSdFeConfig72_farrow_q_dc_offset_SHIFT(rev) 6
#define ACPHY_RxSdFeConfig72_farrow_q_dc_offset_MASK(rev)  (0x3f << ACPHY_RxSdFeConfig72_farrow_q_dc_offset_SHIFT(rev))

/* Register ACPHY_pwr_offset_adj_in_fbpath2 */
#define ACPHY_pwr_offset_adj_in_fbpath2(rev)                                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xab0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xab0 : INVALID_ADDRESS))))
#define ACPHY_pwr_offset_adj_in_fbpath2_pwr_offset_adj_in_fbpath_80p80_fullband_SHIFT(rev) 8
#define ACPHY_pwr_offset_adj_in_fbpath2_pwr_offset_adj_in_fbpath_80p80_fullband_MASK(rev) (0xff << ACPHY_pwr_offset_adj_in_fbpath2_pwr_offset_adj_in_fbpath_80p80_fullband_SHIFT(rev))
#define ACPHY_pwr_offset_adj_in_fbpath2_pwr_offset_adj_in_fbpath_80p80_subband_SHIFT(rev) 0
#define ACPHY_pwr_offset_adj_in_fbpath2_pwr_offset_adj_in_fbpath_80p80_subband_MASK(rev) (0xff << ACPHY_pwr_offset_adj_in_fbpath2_pwr_offset_adj_in_fbpath_80p80_subband_SHIFT(rev))

/* Register ACPHY_TxPwrCtrl_Multi_Mode2 */
#define ACPHY_TxPwrCtrl_Multi_Mode2(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xab1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xab1 : INVALID_ADDRESS))))
#define ACPHY_TxPwrCtrl_Multi_Mode2_txPwrIndexLimit_SHIFT(rev) 0
#define ACPHY_TxPwrCtrl_Multi_Mode2_txPwrIndexLimit_MASK(rev)  (0xff << ACPHY_TxPwrCtrl_Multi_Mode2_txPwrIndexLimit_SHIFT(rev))
#define ACPHY_TxPwrCtrl_Multi_Mode2_multi_mode_SHIFT(rev)      8
#define ACPHY_TxPwrCtrl_Multi_Mode2_multi_mode_MASK(rev)       (0x7 << ACPHY_TxPwrCtrl_Multi_Mode2_multi_mode_SHIFT(rev))
#define ACPHY_TxPwrCtrl_Multi_Mode2_seg_sub_band_SHIFT(rev)    11
#define ACPHY_TxPwrCtrl_Multi_Mode2_seg_sub_band_MASK(rev)     (0x1 << ACPHY_TxPwrCtrl_Multi_Mode2_seg_sub_band_SHIFT(rev))
#define ACPHY_TxPwrCtrl_Multi_Mode2_enable_damp_acc_SHIFT(rev) 12
#define ACPHY_TxPwrCtrl_Multi_Mode2_enable_damp_acc_MASK(rev)  (0x1 << ACPHY_TxPwrCtrl_Multi_Mode2_enable_damp_acc_SHIFT(rev))
#define ACPHY_TxPwrCtrl_Multi_Mode2_fifo_lock_mode_SHIFT(rev)  13
#define ACPHY_TxPwrCtrl_Multi_Mode2_fifo_lock_mode_MASK(rev)   (0x1 << ACPHY_TxPwrCtrl_Multi_Mode2_fifo_lock_mode_SHIFT(rev))

/* Register ACPHY_TxPwrCtrl_80P80_full_sub_band2 */
#define ACPHY_TxPwrCtrl_80P80_full_sub_band2(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xab2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xab2 : INVALID_ADDRESS))))
#define ACPHY_TxPwrCtrl_80P80_full_sub_band2_per_core_pwr_offset_80p80_fullband_SHIFT(rev) 8
#define ACPHY_TxPwrCtrl_80P80_full_sub_band2_per_core_pwr_offset_80p80_fullband_MASK(rev) (0xff << ACPHY_TxPwrCtrl_80P80_full_sub_band2_per_core_pwr_offset_80p80_fullband_SHIFT(rev))
#define ACPHY_TxPwrCtrl_80P80_full_sub_band2_per_core_pwr_offset_80p80_subband_SHIFT(rev) 0
#define ACPHY_TxPwrCtrl_80P80_full_sub_band2_per_core_pwr_offset_80p80_subband_MASK(rev) (0xff << ACPHY_TxPwrCtrl_80P80_full_sub_band2_per_core_pwr_offset_80p80_subband_SHIFT(rev))

/* Register ACPHY_TxPwrCtrl_siso_mimo_path2 */
#define ACPHY_TxPwrCtrl_siso_mimo_path2(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xab3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xab3 : INVALID_ADDRESS))))
#define ACPHY_TxPwrCtrl_siso_mimo_path2_siso_est_pwr_offset_adj_SHIFT(rev) 8
#define ACPHY_TxPwrCtrl_siso_mimo_path2_siso_est_pwr_offset_adj_MASK(rev)  (0xff << ACPHY_TxPwrCtrl_siso_mimo_path2_siso_est_pwr_offset_adj_SHIFT(rev))
#define ACPHY_TxPwrCtrl_siso_mimo_path2_mimo_est_pwr_offset_adj_SHIFT(rev) 0
#define ACPHY_TxPwrCtrl_siso_mimo_path2_mimo_est_pwr_offset_adj_MASK(rev)  (0xff << ACPHY_TxPwrCtrl_siso_mimo_path2_mimo_est_pwr_offset_adj_SHIFT(rev))

/* Register ACPHY_TxPwrCtrl_enable2 */
#define ACPHY_TxPwrCtrl_enable2(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xab4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xab4 : INVALID_ADDRESS))))
#define ACPHY_TxPwrCtrl_enable2_force_tssi_en_SHIFT(rev) 0
#define ACPHY_TxPwrCtrl_enable2_force_tssi_en_MASK(rev)  (0x1 << ACPHY_TxPwrCtrl_enable2_force_tssi_en_SHIFT(rev))

/* Register ACPHY_tssimem_wrap2 */
#define ACPHY_tssimem_wrap2(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xab5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xab5 : INVALID_ADDRESS))))
#define ACPHY_tssimem_wrap2_tssimem_addr_SHIFT(rev)        0
#define ACPHY_tssimem_wrap2_tssimem_addr_MASK(rev)         (0x1f << ACPHY_tssimem_wrap2_tssimem_addr_SHIFT(rev))
#define ACPHY_tssimem_wrap2_tssimemaddr_wrapped_SHIFT(rev) 5
#define ACPHY_tssimem_wrap2_tssimemaddr_wrapped_MASK(rev)  (0x1 << ACPHY_tssimem_wrap2_tssimemaddr_wrapped_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlIdleTssi_third_path2 */
#define ACPHY_TxPwrCtrlIdleTssi_third_path2(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xab6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xab6 : INVALID_ADDRESS))))
#define ACPHY_TxPwrCtrlIdleTssi_third_path2_idleTssi_third2_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlIdleTssi_third_path2_idleTssi_third2_MASK(rev)  (0x3ff << ACPHY_TxPwrCtrlIdleTssi_third_path2_idleTssi_third2_SHIFT(rev))

/* Register ACPHY_phy2mac_dbg_data_mux_sel2 */
#define ACPHY_phy2mac_dbg_data_mux_sel2(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xab7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xab7 : INVALID_ADDRESS))))
#define ACPHY_phy2mac_dbg_data_mux_sel2_phy2mac_dbg_or_gpio_sel_SHIFT(rev) 0
#define ACPHY_phy2mac_dbg_data_mux_sel2_phy2mac_dbg_or_gpio_sel_MASK(rev)  (0x1 << ACPHY_phy2mac_dbg_data_mux_sel2_phy2mac_dbg_or_gpio_sel_SHIFT(rev))
#define ACPHY_phy2mac_dbg_data_mux_sel2_phy2mac_dbg_data_sel_SHIFT(rev)    1
#define ACPHY_phy2mac_dbg_data_mux_sel2_phy2mac_dbg_data_sel_MASK(rev)     (0x3 << ACPHY_phy2mac_dbg_data_mux_sel2_phy2mac_dbg_data_sel_SHIFT(rev))

/* Register ACPHY_tx_upconv_13bit_data_out_en2 */
#define ACPHY_tx_upconv_13bit_data_out_en2(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xab8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xab8 : INVALID_ADDRESS))))
#define ACPHY_tx_upconv_13bit_data_out_en2_upconv_out_13bit_en_SHIFT(rev) 0
#define ACPHY_tx_upconv_13bit_data_out_en2_upconv_out_13bit_en_MASK(rev)  (0x1 << ACPHY_tx_upconv_13bit_data_out_en2_upconv_out_13bit_en_SHIFT(rev))

/* Register ACPHY_rx_tia_dc_loop_2 */
#define ACPHY_rx_tia_dc_loop_2(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xaba : INVALID_ADDRESS))
#define ACPHY_rx_tia_dc_loop_2_dac_sign_SHIFT(rev)      0
#define ACPHY_rx_tia_dc_loop_2_dac_sign_MASK(rev)       (0x1 << ACPHY_rx_tia_dc_loop_2_dac_sign_SHIFT(rev))
#define ACPHY_rx_tia_dc_loop_2_en_lock_SHIFT(rev)       1
#define ACPHY_rx_tia_dc_loop_2_en_lock_MASK(rev)        (0x1 << ACPHY_rx_tia_dc_loop_2_en_lock_SHIFT(rev))
#define ACPHY_rx_tia_dc_loop_2_restart_gear_SHIFT(rev)  2
#define ACPHY_rx_tia_dc_loop_2_restart_gear_MASK(rev)   (0x7 << ACPHY_rx_tia_dc_loop_2_restart_gear_SHIFT(rev))
#define ACPHY_rx_tia_dc_loop_2_dc_loop_reset_SHIFT(rev) 5
#define ACPHY_rx_tia_dc_loop_2_dc_loop_reset_MASK(rev)  (0x1 << ACPHY_rx_tia_dc_loop_2_dc_loop_reset_SHIFT(rev))
#define ACPHY_rx_tia_dc_loop_2_dc_loop_hold_SHIFT(rev)  6
#define ACPHY_rx_tia_dc_loop_2_dc_loop_hold_MASK(rev)   (0x1 << ACPHY_rx_tia_dc_loop_2_dc_loop_hold_SHIFT(rev))

/* Register ACPHY_TIA_offset_DAC_I_2 */
#define ACPHY_TIA_offset_DAC_I_2(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xabb : INVALID_ADDRESS))
#define ACPHY_TIA_offset_DAC_I_2_TIA_offset_DAC_I_SHIFT(rev) 0
#define ACPHY_TIA_offset_DAC_I_2_TIA_offset_DAC_I_MASK(rev)  (0x1ff << ACPHY_TIA_offset_DAC_I_2_TIA_offset_DAC_I_SHIFT(rev))

/* Register ACPHY_TIA_offset_DAC_Q_2 */
#define ACPHY_TIA_offset_DAC_Q_2(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xabc : INVALID_ADDRESS))
#define ACPHY_TIA_offset_DAC_Q_2_TIA_offset_DAC_Q_SHIFT(rev) 0
#define ACPHY_TIA_offset_DAC_Q_2_TIA_offset_DAC_Q_MASK(rev)  (0x1ff << ACPHY_TIA_offset_DAC_Q_2_TIA_offset_DAC_Q_SHIFT(rev))

/* Register ACPHY_RssiLtfRssi2 */
#define ACPHY_RssiLtfRssi2(rev)               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xac6 : INVALID_ADDRESS))
#define ACPHY_RssiLtfRssi2_ltfRssi_SHIFT(rev) 0
#define ACPHY_RssiLtfRssi2_ltfRssi_MASK(rev)  (0xffff << ACPHY_RssiLtfRssi2_ltfRssi_SHIFT(rev))

/* Register ACPHY_RssiHtfRssi2 */
#define ACPHY_RssiHtfRssi2(rev)               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xac7 : INVALID_ADDRESS))
#define ACPHY_RssiHtfRssi2_HtfRssi_SHIFT(rev) 0
#define ACPHY_RssiHtfRssi2_HtfRssi_MASK(rev)  (0xffff << ACPHY_RssiHtfRssi2_HtfRssi_SHIFT(rev))

/* Register ACPHY_txpwr_ctrl_hrprestore22 */
#define ACPHY_txpwr_ctrl_hrprestore22(rev)                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xac8 : INVALID_ADDRESS))
#define ACPHY_txpwr_ctrl_hrprestore22_estPwrSum_SHIFT(rev) 0
#define ACPHY_txpwr_ctrl_hrprestore22_estPwrSum_MASK(rev)  (0xffff << ACPHY_txpwr_ctrl_hrprestore22_estPwrSum_SHIFT(rev))

/* Register ACPHY_txpwr_ctrl_hrprestore32 */
#define ACPHY_txpwr_ctrl_hrprestore32(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xac9 : INVALID_ADDRESS))
#define ACPHY_txpwr_ctrl_hrprestore32_estPwrSum_cck_SHIFT(rev) 0
#define ACPHY_txpwr_ctrl_hrprestore32_estPwrSum_cck_MASK(rev)  (0xffff << ACPHY_txpwr_ctrl_hrprestore32_estPwrSum_cck_SHIFT(rev))

/* Register ACPHY_txpwrctrl_hrprestore42 */
#define ACPHY_txpwrctrl_hrprestore42(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xaca : INVALID_ADDRESS))
#define ACPHY_txpwrctrl_hrprestore42_pwrIndex_norm_SHIFT(rev)  0
#define ACPHY_txpwrctrl_hrprestore42_pwrIndex_norm_MASK(rev)   (0xff << ACPHY_txpwrctrl_hrprestore42_pwrIndex_norm_SHIFT(rev))
#define ACPHY_txpwrctrl_hrprestore42_estPwrSum1_SHIFT(rev)     8
#define ACPHY_txpwrctrl_hrprestore42_estPwrSum1_MASK(rev)      (0x1 << ACPHY_txpwrctrl_hrprestore42_estPwrSum1_SHIFT(rev))
#define ACPHY_txpwrctrl_hrprestore42_estPwrSum_cck1_SHIFT(rev) 9
#define ACPHY_txpwrctrl_hrprestore42_estPwrSum_cck1_MASK(rev)  (0x1 << ACPHY_txpwrctrl_hrprestore42_estPwrSum_cck1_SHIFT(rev))

/* Register ACPHY_txpwrctrl_hrprestore52 */
#define ACPHY_txpwrctrl_hrprestore52(rev)               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xacb : INVALID_ADDRESS))
#define ACPHY_txpwrctrl_hrprestore52_restore_SHIFT(rev) 0
#define ACPHY_txpwrctrl_hrprestore52_restore_MASK(rev)  (0x1 << ACPHY_txpwrctrl_hrprestore52_restore_SHIFT(rev))

/* Register ACPHY_Core2mClpAgcW1ClipCntTh */
#define ACPHY_Core2mClpAgcW1ClipCntTh(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xad0 : INVALID_ADDRESS))
#define ACPHY_Core2mClpAgcW1ClipCntTh_mClpAgcW1ClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core2mClpAgcW1ClipCntTh_mClpAgcW1ClipCntThLo_MASK(rev)  (0xff << ACPHY_Core2mClpAgcW1ClipCntTh_mClpAgcW1ClipCntThLo_SHIFT(rev))
#define ACPHY_Core2mClpAgcW1ClipCntTh_mClpAgcW1ClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core2mClpAgcW1ClipCntTh_mClpAgcW1ClipCntThHi_MASK(rev)  (0xff << ACPHY_Core2mClpAgcW1ClipCntTh_mClpAgcW1ClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core2mClpAgcW3ClipCntTh */
#define ACPHY_Core2mClpAgcW3ClipCntTh(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xad1 : INVALID_ADDRESS))
#define ACPHY_Core2mClpAgcW3ClipCntTh_mClpAgcW3ClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core2mClpAgcW3ClipCntTh_mClpAgcW3ClipCntThLo_MASK(rev)  (0xff << ACPHY_Core2mClpAgcW3ClipCntTh_mClpAgcW3ClipCntThLo_SHIFT(rev))
#define ACPHY_Core2mClpAgcW3ClipCntTh_mClpAgcW3ClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core2mClpAgcW3ClipCntTh_mClpAgcW3ClipCntThHi_MASK(rev)  (0xff << ACPHY_Core2mClpAgcW3ClipCntTh_mClpAgcW3ClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core2mClpAgcNbClipCntTh */
#define ACPHY_Core2mClpAgcNbClipCntTh(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xad3 : INVALID_ADDRESS))
#define ACPHY_Core2mClpAgcNbClipCntTh_mClpAgcNbClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core2mClpAgcNbClipCntTh_mClpAgcNbClipCntThLo_MASK(rev)  (0xff << ACPHY_Core2mClpAgcNbClipCntTh_mClpAgcNbClipCntThLo_SHIFT(rev))
#define ACPHY_Core2mClpAgcNbClipCntTh_mClpAgcNbClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core2mClpAgcNbClipCntTh_mClpAgcNbClipCntThHi_MASK(rev)  (0xff << ACPHY_Core2mClpAgcNbClipCntTh_mClpAgcNbClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core2mClpAgcMDClipCntTh1 */
#define ACPHY_Core2mClpAgcMDClipCntTh1(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xad7 : INVALID_ADDRESS))
#define ACPHY_Core2mClpAgcMDClipCntTh1_mClpAgcNbClipCntThMd_SHIFT(rev) 0
#define ACPHY_Core2mClpAgcMDClipCntTh1_mClpAgcNbClipCntThMd_MASK(rev)  (0xff << ACPHY_Core2mClpAgcMDClipCntTh1_mClpAgcNbClipCntThMd_SHIFT(rev))
#define ACPHY_Core2mClpAgcMDClipCntTh1_mClpAgcW3ClipCntThMd_SHIFT(rev) 8
#define ACPHY_Core2mClpAgcMDClipCntTh1_mClpAgcW3ClipCntThMd_MASK(rev)  (0xff << ACPHY_Core2mClpAgcMDClipCntTh1_mClpAgcW3ClipCntThMd_SHIFT(rev))

/* Register ACPHY_Core2mClpAgcMDClipCntTh2 */
#define ACPHY_Core2mClpAgcMDClipCntTh2(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xaea : INVALID_ADDRESS))
#define ACPHY_Core2mClpAgcMDClipCntTh2_mClpAgcW1ClipCntThMd_SHIFT(rev)   0
#define ACPHY_Core2mClpAgcMDClipCntTh2_mClpAgcW1ClipCntThMd_MASK(rev)    (0xff << ACPHY_Core2mClpAgcMDClipCntTh2_mClpAgcW1ClipCntThMd_SHIFT(rev))
#define ACPHY_Core2mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th1_SHIFT(rev) 8
#define ACPHY_Core2mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th1_MASK(rev)  (0xf << ACPHY_Core2mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th1_SHIFT(rev))
#define ACPHY_Core2mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th2_SHIFT(rev) 12
#define ACPHY_Core2mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th2_MASK(rev)  (0xf << ACPHY_Core2mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th2_SHIFT(rev))
#define ACPHY_Core2mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th_SHIFT(rev)  8
#define ACPHY_Core2mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th_MASK(rev)   (0xf << ACPHY_Core2mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th_SHIFT(rev))

/* Register ACPHY_Core2mClpAgcClp1Mask */
#define ACPHY_Core2mClpAgcClp1Mask(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xaf3 : INVALID_ADDRESS))
#define ACPHY_Core2mClpAgcClp1Mask_mClpAgcClip1Mask_SHIFT(rev) 0
#define ACPHY_Core2mClpAgcClp1Mask_mClpAgcClip1Mask_MASK(rev)  (0x3ff << ACPHY_Core2mClpAgcClp1Mask_mClpAgcClip1Mask_SHIFT(rev))

/* Register ACPHY_Core2FreqGainBypassVal */
#define ACPHY_Core2FreqGainBypassVal(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xaf5 : INVALID_ADDRESS))
#define ACPHY_Core2FreqGainBypassVal_bypassValue_SHIFT(rev) 8
#define ACPHY_Core2FreqGainBypassVal_bypassValue_MASK(rev)  (0xff << ACPHY_Core2FreqGainBypassVal_bypassValue_SHIFT(rev))

/* Register ACPHY_Core2mClpAgcClp2Mask */
#define ACPHY_Core2mClpAgcClp2Mask(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xaff : INVALID_ADDRESS))
#define ACPHY_Core2mClpAgcClp2Mask_mClpAgcClip2Mask_SHIFT(rev) 0
#define ACPHY_Core2mClpAgcClp2Mask_mClpAgcClip2Mask_MASK(rev)  (0x7f << ACPHY_Core2mClpAgcClp2Mask_mClpAgcClip2Mask_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s4_en */
#define ACPHY_spur_can_p2_s4_en(rev)                                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb0a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb0a : INVALID_ADDRESS))))
#define ACPHY_spur_can_p2_s4_en_spur_can_stage_enable_SHIFT(rev)           0
#define ACPHY_spur_can_p2_s4_en_spur_can_stage_enable_MASK(rev)            (0x1 << ACPHY_spur_can_p2_s4_en_spur_can_stage_enable_SHIFT(rev))
#define ACPHY_spur_can_p2_s4_en_spur_can_omega_set_SHIFT(rev)              1
#define ACPHY_spur_can_p2_s4_en_spur_can_omega_set_MASK(rev)               (0x1 << ACPHY_spur_can_p2_s4_en_spur_can_omega_set_SHIFT(rev))
#define ACPHY_spur_can_p2_s4_en_spur_can_intercore_coast_enable_SHIFT(rev) 3
#define ACPHY_spur_can_p2_s4_en_spur_can_intercore_coast_enable_MASK(rev)  (0x1 << ACPHY_spur_can_p2_s4_en_spur_can_intercore_coast_enable_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s4_omega_high */
#define ACPHY_spur_can_p2_s4_omega_high(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb0b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb0b : INVALID_ADDRESS))))
#define ACPHY_spur_can_p2_s4_omega_high_spur_can_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s4_omega_high_spur_can_omega_high_MASK(rev)  (0xffff << ACPHY_spur_can_p2_s4_omega_high_spur_can_omega_high_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s4_omega_low */
#define ACPHY_spur_can_p2_s4_omega_low(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb0c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb0c : INVALID_ADDRESS))))
#define ACPHY_spur_can_p2_s4_omega_low_spur_can_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s4_omega_low_spur_can_omega_low_MASK(rev)  (0xffff << ACPHY_spur_can_p2_s4_omega_low_spur_can_omega_low_SHIFT(rev))

/* Register ACPHY_spur_can_fll_enable_p2 */
#define ACPHY_spur_can_fll_enable_p2(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb0d : INVALID_ADDRESS))
#define ACPHY_spur_can_fll_enable_p2_fll_enable_SHIFT(rev)    0
#define ACPHY_spur_can_fll_enable_p2_fll_enable_MASK(rev)     (0x1 << ACPHY_spur_can_fll_enable_p2_fll_enable_SHIFT(rev))
#define ACPHY_spur_can_fll_enable_p2_fast_acq_mode_SHIFT(rev) 1
#define ACPHY_spur_can_fll_enable_p2_fast_acq_mode_MASK(rev)  (0x1 << ACPHY_spur_can_fll_enable_p2_fast_acq_mode_SHIFT(rev))
#define ACPHY_spur_can_fll_enable_p2_denoising_en_SHIFT(rev)  2
#define ACPHY_spur_can_fll_enable_p2_denoising_en_MASK(rev)   (0x1 << ACPHY_spur_can_fll_enable_p2_denoising_en_SHIFT(rev))
#define ACPHY_spur_can_fll_enable_p2_pi_en_SHIFT(rev)         3
#define ACPHY_spur_can_fll_enable_p2_pi_en_MASK(rev)          (0x1 << ACPHY_spur_can_fll_enable_p2_pi_en_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config132 */
#define ACPHY_Tiny_ACI_config132(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xb14 : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config132_aci_A_shift1_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config132_aci_A_shift1_nor_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config132_aci_A_shift1_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config132_aci_A_shift1_nor_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config132_aci_A_shift1_nor_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config132_aci_A_shift1_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config132_aci_A_shift1_nor_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config132_aci_A_shift1_nor_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config132_aci_A_shift1_nor_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config142 */
#define ACPHY_Tiny_ACI_config142(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xb15 : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config142_aci_A_shift1_aci_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config142_aci_A_shift1_aci_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config142_aci_A_shift1_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config142_aci_A_shift1_aci_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config142_aci_A_shift1_aci_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config142_aci_A_shift1_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config142_aci_A_shift1_aci_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config142_aci_A_shift1_aci_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config142_aci_A_shift1_aci_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config152 */
#define ACPHY_Tiny_ACI_config152(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xb16 : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config152_aci_B_shift1_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config152_aci_B_shift1_nor_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config152_aci_B_shift1_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config152_aci_B_shift1_nor_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config152_aci_B_shift1_nor_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config152_aci_B_shift1_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config152_aci_B_shift1_nor_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config152_aci_B_shift1_nor_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config152_aci_B_shift1_nor_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config162 */
#define ACPHY_Tiny_ACI_config162(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xb17 : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config162_aci_B_shift1_aci_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config162_aci_B_shift1_aci_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config162_aci_B_shift1_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config162_aci_B_shift1_aci_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config162_aci_B_shift1_aci_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config162_aci_B_shift1_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config162_aci_B_shift1_aci_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config162_aci_B_shift1_aci_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config162_aci_B_shift1_aci_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config172 */
#define ACPHY_Tiny_ACI_config172(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xb18 : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config172_aci_A_sign1_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config172_aci_A_sign1_nor_0_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config172_aci_A_sign1_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config172_aci_A_sign1_nor_1_SHIFT(rev) 2
#define ACPHY_Tiny_ACI_config172_aci_A_sign1_nor_1_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config172_aci_A_sign1_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config172_aci_A_sign1_nor_2_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config172_aci_A_sign1_nor_2_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config172_aci_A_sign1_nor_2_SHIFT(rev))
#define ACPHY_Tiny_ACI_config172_aci_A_sign1_aci_0_SHIFT(rev) 6
#define ACPHY_Tiny_ACI_config172_aci_A_sign1_aci_0_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config172_aci_A_sign1_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config172_aci_A_sign1_aci_1_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config172_aci_A_sign1_aci_1_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config172_aci_A_sign1_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config172_aci_A_sign1_aci_2_SHIFT(rev) 10
#define ACPHY_Tiny_ACI_config172_aci_A_sign1_aci_2_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config172_aci_A_sign1_aci_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config182 */
#define ACPHY_Tiny_ACI_config182(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xb19 : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config182_aci_B_sign1_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config182_aci_B_sign1_nor_0_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config182_aci_B_sign1_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config182_aci_B_sign1_nor_1_SHIFT(rev) 2
#define ACPHY_Tiny_ACI_config182_aci_B_sign1_nor_1_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config182_aci_B_sign1_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config182_aci_B_sign1_nor_2_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config182_aci_B_sign1_nor_2_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config182_aci_B_sign1_nor_2_SHIFT(rev))
#define ACPHY_Tiny_ACI_config182_aci_B_sign1_aci_0_SHIFT(rev) 6
#define ACPHY_Tiny_ACI_config182_aci_B_sign1_aci_0_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config182_aci_B_sign1_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config182_aci_B_sign1_aci_1_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config182_aci_B_sign1_aci_1_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config182_aci_B_sign1_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config182_aci_B_sign1_aci_2_SHIFT(rev) 10
#define ACPHY_Tiny_ACI_config182_aci_B_sign1_aci_2_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config182_aci_B_sign1_aci_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config192 */
#define ACPHY_Tiny_ACI_config192(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xb1a : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config192_aci_A_shift2_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config192_aci_A_shift2_nor_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config192_aci_A_shift2_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config192_aci_A_shift2_nor_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config192_aci_A_shift2_nor_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config192_aci_A_shift2_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config192_aci_A_shift2_nor_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config192_aci_A_shift2_nor_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config192_aci_A_shift2_nor_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config202 */
#define ACPHY_Tiny_ACI_config202(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xb1b : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config202_aci_A_shift2_aci_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config202_aci_A_shift2_aci_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config202_aci_A_shift2_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config202_aci_A_shift2_aci_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config202_aci_A_shift2_aci_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config202_aci_A_shift2_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config202_aci_A_shift2_aci_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config202_aci_A_shift2_aci_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config202_aci_A_shift2_aci_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config212 */
#define ACPHY_Tiny_ACI_config212(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xb1c : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config212_aci_B_shift2_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config212_aci_B_shift2_nor_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config212_aci_B_shift2_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config212_aci_B_shift2_nor_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config212_aci_B_shift2_nor_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config212_aci_B_shift2_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config212_aci_B_shift2_nor_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config212_aci_B_shift2_nor_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config212_aci_B_shift2_nor_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config222 */
#define ACPHY_Tiny_ACI_config222(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xb1d : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config222_aci_B_shift2_aci_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config222_aci_B_shift2_aci_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config222_aci_B_shift2_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config222_aci_B_shift2_aci_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config222_aci_B_shift2_aci_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config222_aci_B_shift2_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config222_aci_B_shift2_aci_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config222_aci_B_shift2_aci_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config222_aci_B_shift2_aci_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config232 */
#define ACPHY_Tiny_ACI_config232(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xb1e : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config232_aci_A_sign2_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config232_aci_A_sign2_nor_0_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config232_aci_A_sign2_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config232_aci_A_sign2_nor_1_SHIFT(rev) 2
#define ACPHY_Tiny_ACI_config232_aci_A_sign2_nor_1_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config232_aci_A_sign2_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config232_aci_A_sign2_nor_2_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config232_aci_A_sign2_nor_2_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config232_aci_A_sign2_nor_2_SHIFT(rev))
#define ACPHY_Tiny_ACI_config232_aci_A_sign2_aci_0_SHIFT(rev) 6
#define ACPHY_Tiny_ACI_config232_aci_A_sign2_aci_0_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config232_aci_A_sign2_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config232_aci_A_sign2_aci_1_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config232_aci_A_sign2_aci_1_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config232_aci_A_sign2_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config232_aci_A_sign2_aci_2_SHIFT(rev) 10
#define ACPHY_Tiny_ACI_config232_aci_A_sign2_aci_2_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config232_aci_A_sign2_aci_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config242 */
#define ACPHY_Tiny_ACI_config242(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xb1f : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config242_aci_B_sign2_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config242_aci_B_sign2_nor_0_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config242_aci_B_sign2_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config242_aci_B_sign2_nor_1_SHIFT(rev) 2
#define ACPHY_Tiny_ACI_config242_aci_B_sign2_nor_1_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config242_aci_B_sign2_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config242_aci_B_sign2_nor_2_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config242_aci_B_sign2_nor_2_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config242_aci_B_sign2_nor_2_SHIFT(rev))
#define ACPHY_Tiny_ACI_config242_aci_B_sign2_aci_0_SHIFT(rev) 6
#define ACPHY_Tiny_ACI_config242_aci_B_sign2_aci_0_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config242_aci_B_sign2_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config242_aci_B_sign2_aci_1_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config242_aci_B_sign2_aci_1_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config242_aci_B_sign2_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config242_aci_B_sign2_aci_2_SHIFT(rev) 10
#define ACPHY_Tiny_ACI_config242_aci_B_sign2_aci_2_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config242_aci_B_sign2_aci_2_SHIFT(rev))

/* Register ACPHY_pllLogenMaskCtrl2 */
#define ACPHY_pllLogenMaskCtrl2(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb4a : INVALID_ADDRESS))
#define ACPHY_pllLogenMaskCtrl2_pll_pwrup_mask_SHIFT(rev)   0
#define ACPHY_pllLogenMaskCtrl2_pll_pwrup_mask_MASK(rev)    (0x1 << ACPHY_pllLogenMaskCtrl2_pll_pwrup_mask_SHIFT(rev))
#define ACPHY_pllLogenMaskCtrl2_pll_reset_mask_SHIFT(rev)   1
#define ACPHY_pllLogenMaskCtrl2_pll_reset_mask_MASK(rev)    (0x1 << ACPHY_pllLogenMaskCtrl2_pll_reset_mask_SHIFT(rev))
#define ACPHY_pllLogenMaskCtrl2_logen_pwrup_mask_SHIFT(rev) 2
#define ACPHY_pllLogenMaskCtrl2_logen_pwrup_mask_MASK(rev)  (0x1 << ACPHY_pllLogenMaskCtrl2_logen_pwrup_mask_SHIFT(rev))
#define ACPHY_pllLogenMaskCtrl2_logen_reset_mask_SHIFT(rev) 3
#define ACPHY_pllLogenMaskCtrl2_logen_reset_mask_MASK(rev)  (0x1 << ACPHY_pllLogenMaskCtrl2_logen_reset_mask_SHIFT(rev))
#define ACPHY_pllLogenMaskCtrl2_pll_rstn_mask_SHIFT(rev)    4
#define ACPHY_pllLogenMaskCtrl2_pll_rstn_mask_MASK(rev)     (0x1 << ACPHY_pllLogenMaskCtrl2_pll_rstn_mask_SHIFT(rev))
#define ACPHY_pllLogenMaskCtrl2_logen_2g_pwrup_SHIFT(rev)   5
#define ACPHY_pllLogenMaskCtrl2_logen_2g_pwrup_MASK(rev)    (0x1 << ACPHY_pllLogenMaskCtrl2_logen_2g_pwrup_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideAfeDivCfg2 */
#define ACPHY_RfctrlOverrideAfeDivCfg2(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xb4c : INVALID_ADDRESS))
#define ACPHY_RfctrlOverrideAfeDivCfg2_afediv_dac_ovr_SHIFT(rev)         0
#define ACPHY_RfctrlOverrideAfeDivCfg2_afediv_dac_ovr_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideAfeDivCfg2_afediv_dac_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg2_afediv_adc_ovr_SHIFT(rev)         1
#define ACPHY_RfctrlOverrideAfeDivCfg2_afediv_adc_ovr_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideAfeDivCfg2_afediv_adc_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg2_afediv_lo_sel_ovr_SHIFT(rev)      2
#define ACPHY_RfctrlOverrideAfeDivCfg2_afediv_lo_sel_ovr_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideAfeDivCfg2_afediv_lo_sel_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg2_afediv_mimoclken_ovr_SHIFT(rev)   3
#define ACPHY_RfctrlOverrideAfeDivCfg2_afediv_mimoclken_ovr_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideAfeDivCfg2_afediv_mimoclken_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg2_afediv_progdiv_enl_ovr_SHIFT(rev) 4
#define ACPHY_RfctrlOverrideAfeDivCfg2_afediv_progdiv_enl_ovr_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideAfeDivCfg2_afediv_progdiv_enl_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg2_afediv_arst_SHIFT(rev)            5
#define ACPHY_RfctrlOverrideAfeDivCfg2_afediv_arst_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideAfeDivCfg2_afediv_arst_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg2_afediv_rst_en_SHIFT(rev)          6
#define ACPHY_RfctrlOverrideAfeDivCfg2_afediv_rst_en_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideAfeDivCfg2_afediv_rst_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg2_div5g_reset_SHIFT(rev)            7
#define ACPHY_RfctrlOverrideAfeDivCfg2_div5g_reset_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideAfeDivCfg2_div5g_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg2_div5g_pwrup_SHIFT(rev)            8
#define ACPHY_RfctrlOverrideAfeDivCfg2_div5g_pwrup_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideAfeDivCfg2_div5g_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg2_logen_mimo_pwrup_SHIFT(rev)       9
#define ACPHY_RfctrlOverrideAfeDivCfg2_logen_mimo_pwrup_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideAfeDivCfg2_logen_mimo_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg2_logen2g_detx2_en_SHIFT(rev)       10
#define ACPHY_RfctrlOverrideAfeDivCfg2_logen2g_detx2_en_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideAfeDivCfg2_logen2g_detx2_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg2_logen2g_detbuf_en_SHIFT(rev)      11
#define ACPHY_RfctrlOverrideAfeDivCfg2_logen2g_detbuf_en_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideAfeDivCfg2_logen2g_detbuf_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg2_afediv_arst_val_SHIFT(rev)        12
#define ACPHY_RfctrlOverrideAfeDivCfg2_afediv_arst_val_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideAfeDivCfg2_afediv_arst_val_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg2_afediv_rst_en_val_SHIFT(rev)      13
#define ACPHY_RfctrlOverrideAfeDivCfg2_afediv_rst_en_val_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideAfeDivCfg2_afediv_rst_en_val_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg2_afediv_bias_rst_val_SHIFT(rev)    14
#define ACPHY_RfctrlOverrideAfeDivCfg2_afediv_bias_rst_val_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideAfeDivCfg2_afediv_bias_rst_val_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg2_afediv_bias_rst_SHIFT(rev)        15
#define ACPHY_RfctrlOverrideAfeDivCfg2_afediv_bias_rst_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideAfeDivCfg2_afediv_bias_rst_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideETCfg2 */
#define ACPHY_RfctrlOverrideETCfg2(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xb4d : INVALID_ADDRESS))
#define ACPHY_RfctrlOverrideETCfg2_et_pwrup_SHIFT(rev)          0
#define ACPHY_RfctrlOverrideETCfg2_et_pwrup_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideETCfg2_et_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg2_et_dac_pwrup_SHIFT(rev)      1
#define ACPHY_RfctrlOverrideETCfg2_et_dac_pwrup_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideETCfg2_et_dac_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg2_etdac_diode_pwrup_SHIFT(rev) 2
#define ACPHY_RfctrlOverrideETCfg2_etdac_diode_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideETCfg2_etdac_diode_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg2_lpf_et_pu_SHIFT(rev)         3
#define ACPHY_RfctrlOverrideETCfg2_lpf_et_pu_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideETCfg2_lpf_et_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg2_lpf_et_bq_pu_SHIFT(rev)      4
#define ACPHY_RfctrlOverrideETCfg2_lpf_et_bq_pu_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideETCfg2_lpf_et_bq_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg2_et_ldo_pwrup_SHIFT(rev)      5
#define ACPHY_RfctrlOverrideETCfg2_et_ldo_pwrup_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideETCfg2_et_ldo_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg2_et_mod_ctrl_SHIFT(rev)       6
#define ACPHY_RfctrlOverrideETCfg2_et_mod_ctrl_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideETCfg2_et_mod_ctrl_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg2_et_casc_predrv_SHIFT(rev)    7
#define ACPHY_RfctrlOverrideETCfg2_et_casc_predrv_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideETCfg2_et_casc_predrv_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg2_et_linreg_predrv_SHIFT(rev)  8
#define ACPHY_RfctrlOverrideETCfg2_et_linreg_predrv_MASK(rev)   (0x1 << ACPHY_RfctrlOverrideETCfg2_et_linreg_predrv_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg2_txgm_ab_SHIFT(rev)           9
#define ACPHY_RfctrlOverrideETCfg2_txgm_ab_MASK(rev)            (0x1 << ACPHY_RfctrlOverrideETCfg2_txgm_ab_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg2_gmab_rctrl_SHIFT(rev)        10
#define ACPHY_RfctrlOverrideETCfg2_gmab_rctrl_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideETCfg2_gmab_rctrl_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg2_pa2g_bias_bw_SHIFT(rev)      11
#define ACPHY_RfctrlOverrideETCfg2_pa2g_bias_bw_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideETCfg2_pa2g_bias_bw_SHIFT(rev))

/* Register ACPHY_AfeClkDivOverrideCtrl28nm2 */
#define ACPHY_AfeClkDivOverrideCtrl28nm2(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xb4e : INVALID_ADDRESS))
#define ACPHY_AfeClkDivOverrideCtrl28nm2_afediv_dac_val_SHIFT(rev)     0
#define ACPHY_AfeClkDivOverrideCtrl28nm2_afediv_dac_val_MASK(rev)      (0x3f << ACPHY_AfeClkDivOverrideCtrl28nm2_afediv_dac_val_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrl28nm2_afediv_adc_val_SHIFT(rev)     6
#define ACPHY_AfeClkDivOverrideCtrl28nm2_afediv_adc_val_MASK(rev)      (0x3f << ACPHY_AfeClkDivOverrideCtrl28nm2_afediv_adc_val_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrl28nm2_afediv_mimoclk_en_SHIFT(rev)  12
#define ACPHY_AfeClkDivOverrideCtrl28nm2_afediv_mimoclk_en_MASK(rev)   (0x1 << ACPHY_AfeClkDivOverrideCtrl28nm2_afediv_mimoclk_en_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrl28nm2_afediv_lo_sel_SHIFT(rev)      13
#define ACPHY_AfeClkDivOverrideCtrl28nm2_afediv_lo_sel_MASK(rev)       (0x1 << ACPHY_AfeClkDivOverrideCtrl28nm2_afediv_lo_sel_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrl28nm2_afediv_progdiv_enl_SHIFT(rev) 14
#define ACPHY_AfeClkDivOverrideCtrl28nm2_afediv_progdiv_enl_MASK(rev)  (0x1 << ACPHY_AfeClkDivOverrideCtrl28nm2_afediv_progdiv_enl_SHIFT(rev))

/* Register ACPHY_LogenOverrideCtrl28nm2 */
#define ACPHY_LogenOverrideCtrl28nm2(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xb4f : INVALID_ADDRESS))
#define ACPHY_LogenOverrideCtrl28nm2_div5g_reset_SHIFT(rev)       0
#define ACPHY_LogenOverrideCtrl28nm2_div5g_reset_MASK(rev)        (0x1 << ACPHY_LogenOverrideCtrl28nm2_div5g_reset_SHIFT(rev))
#define ACPHY_LogenOverrideCtrl28nm2_div5g_pwrup_SHIFT(rev)       1
#define ACPHY_LogenOverrideCtrl28nm2_div5g_pwrup_MASK(rev)        (0x1 << ACPHY_LogenOverrideCtrl28nm2_div5g_pwrup_SHIFT(rev))
#define ACPHY_LogenOverrideCtrl28nm2_logen_mimo_pwrup_SHIFT(rev)  2
#define ACPHY_LogenOverrideCtrl28nm2_logen_mimo_pwrup_MASK(rev)   (0x1 << ACPHY_LogenOverrideCtrl28nm2_logen_mimo_pwrup_SHIFT(rev))
#define ACPHY_LogenOverrideCtrl28nm2_logen2g_detx2_en_SHIFT(rev)  3
#define ACPHY_LogenOverrideCtrl28nm2_logen2g_detx2_en_MASK(rev)   (0x1 << ACPHY_LogenOverrideCtrl28nm2_logen2g_detx2_en_SHIFT(rev))
#define ACPHY_LogenOverrideCtrl28nm2_logen2g_detbuf_en_SHIFT(rev) 4
#define ACPHY_LogenOverrideCtrl28nm2_logen2g_detbuf_en_MASK(rev)  (0x1 << ACPHY_LogenOverrideCtrl28nm2_logen2g_detbuf_en_SHIFT(rev))
#define ACPHY_LogenOverrideCtrl28nm2_txgm_ab_SHIFT(rev)           5
#define ACPHY_LogenOverrideCtrl28nm2_txgm_ab_MASK(rev)            (0x1 << ACPHY_LogenOverrideCtrl28nm2_txgm_ab_SHIFT(rev))
#define ACPHY_LogenOverrideCtrl28nm2_gmab_rctrl_SHIFT(rev)        6
#define ACPHY_LogenOverrideCtrl28nm2_gmab_rctrl_MASK(rev)         (0xf << ACPHY_LogenOverrideCtrl28nm2_gmab_rctrl_SHIFT(rev))
#define ACPHY_LogenOverrideCtrl28nm2_pa2g_bias_bw_SHIFT(rev)      10
#define ACPHY_LogenOverrideCtrl28nm2_pa2g_bias_bw_MASK(rev)       (0x7 << ACPHY_LogenOverrideCtrl28nm2_pa2g_bias_bw_SHIFT(rev))

/* Register ACPHY_dccal_control_162 */
#define ACPHY_dccal_control_162(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb54 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb54 : INVALID_ADDRESS))))
#define ACPHY_dccal_control_162_override_idac_cal_done_SHIFT(rev) 0
#define ACPHY_dccal_control_162_override_idac_cal_done_MASK(rev)  (0x1 << ACPHY_dccal_control_162_override_idac_cal_done_SHIFT(rev))
#define ACPHY_dccal_control_162_dcoe_zero_idac_SHIFT(rev)         1
#define ACPHY_dccal_control_162_dcoe_zero_idac_MASK(rev)          (0x1 << ACPHY_dccal_control_162_dcoe_zero_idac_SHIFT(rev))
#define ACPHY_dccal_control_162_idact_enable_SHIFT(rev)           2
#define ACPHY_dccal_control_162_idact_enable_MASK(rev)            (0x1 << ACPHY_dccal_control_162_idact_enable_SHIFT(rev))
#define ACPHY_dccal_control_162_idact_bypass_SHIFT(rev)           3
#define ACPHY_dccal_control_162_idact_bypass_MASK(rev)            (0x1 << ACPHY_dccal_control_162_idact_bypass_SHIFT(rev))
#define ACPHY_dccal_control_162_dcoe_bypass_SHIFT(rev)            4
#define ACPHY_dccal_control_162_dcoe_bypass_MASK(rev)             (0x1 << ACPHY_dccal_control_162_dcoe_bypass_SHIFT(rev))
#define ACPHY_dccal_control_162_idacc_ppkt_reinit_SHIFT(rev)      13
#define ACPHY_dccal_control_162_idacc_ppkt_reinit_MASK(rev)       (0x1 << ACPHY_dccal_control_162_idacc_ppkt_reinit_SHIFT(rev))

/* Register ACPHY_dccal_control_172 */
#define ACPHY_dccal_control_172(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb55 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb55 : INVALID_ADDRESS))))
#define ACPHY_dccal_control_172_dcctrigger_wait_cinit_SHIFT(rev) 0
#define ACPHY_dccal_control_172_dcctrigger_wait_cinit_MASK(rev)  (0xfff << ACPHY_dccal_control_172_dcctrigger_wait_cinit_SHIFT(rev))

/* Register ACPHY_dccal_control_182 */
#define ACPHY_dccal_control_182(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb56 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb56 : INVALID_ADDRESS))))
#define ACPHY_dccal_control_182_farrow_blankctr_init_SHIFT(rev) 0
#define ACPHY_dccal_control_182_farrow_blankctr_init_MASK(rev)  (0xff << ACPHY_dccal_control_182_farrow_blankctr_init_SHIFT(rev))
#define ACPHY_dccal_control_182_idacc_tx2rx_only_SHIFT(rev)     8
#define ACPHY_dccal_control_182_idacc_tx2rx_only_MASK(rev)      (0x1 << ACPHY_dccal_control_182_idacc_tx2rx_only_SHIFT(rev))

/* Register ACPHY_dccal_control_192 */
#define ACPHY_dccal_control_192(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb57 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb57 : INVALID_ADDRESS))))
#define ACPHY_dccal_control_192_dcoe_start_done_clear_SHIFT(rev)    0
#define ACPHY_dccal_control_192_dcoe_start_done_clear_MASK(rev)     (0x1 << ACPHY_dccal_control_192_dcoe_start_done_clear_SHIFT(rev))
#define ACPHY_dccal_control_192_idacc_start_done_clear_SHIFT(rev)   1
#define ACPHY_dccal_control_192_idacc_start_done_clear_MASK(rev)    (0x1 << ACPHY_dccal_control_192_idacc_start_done_clear_SHIFT(rev))
#define ACPHY_dccal_control_192_dcoe_done_SHIFT(rev)                2
#define ACPHY_dccal_control_192_dcoe_done_MASK(rev)                 (0xfff << ACPHY_dccal_control_192_dcoe_done_SHIFT(rev))
#define ACPHY_dccal_control_192_clear_override_dcoe_done_SHIFT(rev) 14
#define ACPHY_dccal_control_192_clear_override_dcoe_done_MASK(rev)  (0x1 << ACPHY_dccal_control_192_clear_override_dcoe_done_SHIFT(rev))

/* Register ACPHY_dccal_control_202 */
#define ACPHY_dccal_control_202(rev)                                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb58 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb58 : INVALID_ADDRESS))))
#define ACPHY_dccal_control_202_clear_override_idac_cal_done_SHIFT(rev) 0
#define ACPHY_dccal_control_202_clear_override_idac_cal_done_MASK(rev)  (0x1 << ACPHY_dccal_control_202_clear_override_idac_cal_done_SHIFT(rev))
#define ACPHY_dccal_control_202_dcoe_on_SHIFT(rev)                      1
#define ACPHY_dccal_control_202_dcoe_on_MASK(rev)                       (0x1 << ACPHY_dccal_control_202_dcoe_on_SHIFT(rev))
#define ACPHY_dccal_control_202_idacc_on_SHIFT(rev)                     2
#define ACPHY_dccal_control_202_idacc_on_MASK(rev)                      (0x1 << ACPHY_dccal_control_202_idacc_on_SHIFT(rev))
#define ACPHY_dccal_control_202_idact_on_SHIFT(rev)                     3
#define ACPHY_dccal_control_202_idact_on_MASK(rev)                      (0x1 << ACPHY_dccal_control_202_idact_on_SHIFT(rev))

/* Register ACPHY_dccal_control_212 */
#define ACPHY_dccal_control_212(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb59 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb59 : INVALID_ADDRESS))))
#define ACPHY_dccal_control_212_idac_cal_done_0_SHIFT(rev) 0
#define ACPHY_dccal_control_212_idac_cal_done_0_MASK(rev)  (0xffff << ACPHY_dccal_control_212_idac_cal_done_0_SHIFT(rev))

/* Register ACPHY_dccal_control_222 */
#define ACPHY_dccal_control_222(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb5a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb5a : INVALID_ADDRESS))))
#define ACPHY_dccal_control_222_idac_cal_done_1_SHIFT(rev)    0
#define ACPHY_dccal_control_222_idac_cal_done_1_MASK(rev)     (0xff << ACPHY_dccal_control_222_idac_cal_done_1_SHIFT(rev))
#define ACPHY_dccal_control_222_ld_idac_cal_done_1_SHIFT(rev) 8
#define ACPHY_dccal_control_222_ld_idac_cal_done_1_MASK(rev)  (0xff << ACPHY_dccal_control_222_ld_idac_cal_done_1_SHIFT(rev))

/* Register ACPHY_dccal_control_232 */
#define ACPHY_dccal_control_232(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb5b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xb5b : INVALID_ADDRESS))))
#define ACPHY_dccal_control_232_ld_idac_cal_done_0_SHIFT(rev) 0
#define ACPHY_dccal_control_232_ld_idac_cal_done_0_MASK(rev)  (0xffff << ACPHY_dccal_control_232_ld_idac_cal_done_0_SHIFT(rev))

/* Register ACPHY_dccal_control_292 */
#define ACPHY_dccal_control_292(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xb5c : INVALID_ADDRESS))
#define ACPHY_dccal_control_292_dcc_forced_mode_SHIFT(rev)       0
#define ACPHY_dccal_control_292_dcc_forced_mode_MASK(rev)        (0x1 << ACPHY_dccal_control_292_dcc_forced_mode_SHIFT(rev))
#define ACPHY_dccal_control_292_dcc_forced_dcoe_val_i_SHIFT(rev) 1
#define ACPHY_dccal_control_292_dcc_forced_dcoe_val_i_MASK(rev)  (0x3ff << ACPHY_dccal_control_292_dcc_forced_dcoe_val_i_SHIFT(rev))

/* Register ACPHY_dccal_control_302 */
#define ACPHY_dccal_control_302(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xb5d : INVALID_ADDRESS))
#define ACPHY_dccal_control_302_dcc_forced_dcoe_val_q_SHIFT(rev) 0
#define ACPHY_dccal_control_302_dcc_forced_dcoe_val_q_MASK(rev)  (0x3ff << ACPHY_dccal_control_302_dcc_forced_dcoe_val_q_SHIFT(rev))

/* Register ACPHY_dccal_control_312 */
#define ACPHY_dccal_control_312(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xb5e : INVALID_ADDRESS))
#define ACPHY_dccal_control_312_dcc_forced_idacc_val_i_SHIFT(rev) 0
#define ACPHY_dccal_control_312_dcc_forced_idacc_val_i_MASK(rev)  (0x1ff << ACPHY_dccal_control_312_dcc_forced_idacc_val_i_SHIFT(rev))

/* Register ACPHY_dccal_control_322 */
#define ACPHY_dccal_control_322(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xb5f : INVALID_ADDRESS))
#define ACPHY_dccal_control_322_dcc_forced_idacc_val_q_SHIFT(rev) 0
#define ACPHY_dccal_control_322_dcc_forced_idacc_val_q_MASK(rev)  (0x1ff << ACPHY_dccal_control_322_dcc_forced_idacc_val_q_SHIFT(rev))

/* Register ACPHY_lte_canceler_common2 */
#define ACPHY_lte_canceler_common2(rev)                                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xb6a : INVALID_ADDRESS))
#define ACPHY_lte_canceler_common2_lte_canceler_insert_point_sel2_SHIFT(rev)   15
#define ACPHY_lte_canceler_common2_lte_canceler_insert_point_sel2_MASK(rev)    (0x1 << ACPHY_lte_canceler_common2_lte_canceler_insert_point_sel2_SHIFT(rev))
#define ACPHY_lte_canceler_common2_lte_canceler_num_non_causal_taps2_SHIFT(rev) 10
#define ACPHY_lte_canceler_common2_lte_canceler_num_non_causal_taps2_MASK(rev) (0x1f << ACPHY_lte_canceler_common2_lte_canceler_num_non_causal_taps2_SHIFT(rev))
#define ACPHY_lte_canceler_common2_lte_canceler_final_output_shift2_SHIFT(rev) 6
#define ACPHY_lte_canceler_common2_lte_canceler_final_output_shift2_MASK(rev)  (0xf << ACPHY_lte_canceler_common2_lte_canceler_final_output_shift2_SHIFT(rev))
#define ACPHY_lte_canceler_common2_lte_canceler_zero_out_AGC2_SHIFT(rev)       5
#define ACPHY_lte_canceler_common2_lte_canceler_zero_out_AGC2_MASK(rev)        (0x1 << ACPHY_lte_canceler_common2_lte_canceler_zero_out_AGC2_SHIFT(rev))
#define ACPHY_lte_canceler_common2_lte_canceler_zero_out_frontend2_SHIFT(rev)  4
#define ACPHY_lte_canceler_common2_lte_canceler_zero_out_frontend2_MASK(rev)   (0x1 << ACPHY_lte_canceler_common2_lte_canceler_zero_out_frontend2_SHIFT(rev))
#define ACPHY_lte_canceler_common2_lte_canceler_operation_mode2_SHIFT(rev)     2
#define ACPHY_lte_canceler_common2_lte_canceler_operation_mode2_MASK(rev)      (0x3 << ACPHY_lte_canceler_common2_lte_canceler_operation_mode2_SHIFT(rev))
#define ACPHY_lte_canceler_common2_use_filter_coef_from_phyreg2_SHIFT(rev)     1
#define ACPHY_lte_canceler_common2_use_filter_coef_from_phyreg2_MASK(rev)      (0x1 << ACPHY_lte_canceler_common2_use_filter_coef_from_phyreg2_SHIFT(rev))
#define ACPHY_lte_canceler_common2_lte_canceler_en2_SHIFT(rev)                 0
#define ACPHY_lte_canceler_common2_lte_canceler_en2_MASK(rev)                  (0x1 << ACPHY_lte_canceler_common2_lte_canceler_en2_SHIFT(rev))

/* Register ACPHY_lte_canceler_commonB2 */
#define ACPHY_lte_canceler_commonB2(rev)                                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xb6b : INVALID_ADDRESS))
#define ACPHY_lte_canceler_commonB2_lte_canceler_use_coef_mem_data_at_reset2_SHIFT(rev) 1
#define ACPHY_lte_canceler_commonB2_lte_canceler_use_coef_mem_data_at_reset2_MASK(rev) (0x1 << ACPHY_lte_canceler_commonB2_lte_canceler_use_coef_mem_data_at_reset2_SHIFT(rev))
#define ACPHY_lte_canceler_commonB2_lte_canceler_sample_capture_en2_SHIFT(rev) 0
#define ACPHY_lte_canceler_commonB2_lte_canceler_sample_capture_en2_MASK(rev)  (0x1 << ACPHY_lte_canceler_commonB2_lte_canceler_sample_capture_en2_SHIFT(rev))

/* Register ACPHY_lte_estimator_controlA2 */
#define ACPHY_lte_estimator_controlA2(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xb6c : INVALID_ADDRESS))
#define ACPHY_lte_estimator_controlA2_use_forced_tbl_index2_SHIFT(rev) 9
#define ACPHY_lte_estimator_controlA2_use_forced_tbl_index2_MASK(rev)  (0x1 << ACPHY_lte_estimator_controlA2_use_forced_tbl_index2_SHIFT(rev))
#define ACPHY_lte_estimator_controlA2_forced_tbl_index_val2_SHIFT(rev) 2
#define ACPHY_lte_estimator_controlA2_forced_tbl_index_val2_MASK(rev)  (0x7f << ACPHY_lte_estimator_controlA2_forced_tbl_index_val2_SHIFT(rev))
#define ACPHY_lte_estimator_controlA2_lte_estimator_rst2_SHIFT(rev)    1
#define ACPHY_lte_estimator_controlA2_lte_estimator_rst2_MASK(rev)     (0x1 << ACPHY_lte_estimator_controlA2_lte_estimator_rst2_SHIFT(rev))
#define ACPHY_lte_estimator_controlA2_lte_estimator_start2_SHIFT(rev)  0
#define ACPHY_lte_estimator_controlA2_lte_estimator_start2_MASK(rev)   (0x1 << ACPHY_lte_estimator_controlA2_lte_estimator_start2_SHIFT(rev))

/* Register ACPHY_lte_estimator_controlB2 */
#define ACPHY_lte_estimator_controlB2(rev)                                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xb6d : INVALID_ADDRESS))
#define ACPHY_lte_estimator_controlB2_lte_canceler_filter_output_shift2_SHIFT(rev) 9
#define ACPHY_lte_estimator_controlB2_lte_canceler_filter_output_shift2_MASK(rev) (0x3f << ACPHY_lte_estimator_controlB2_lte_canceler_filter_output_shift2_SHIFT(rev))
#define ACPHY_lte_estimator_controlB2_use_forced_filter_output_shift2_SHIFT(rev) 8
#define ACPHY_lte_estimator_controlB2_use_forced_filter_output_shift2_MASK(rev) (0x1 << ACPHY_lte_estimator_controlB2_use_forced_filter_output_shift2_SHIFT(rev))
#define ACPHY_lte_estimator_controlB2_pkt_gain_num_limits2_SHIFT(rev)          4
#define ACPHY_lte_estimator_controlB2_pkt_gain_num_limits2_MASK(rev)           (0xf << ACPHY_lte_estimator_controlB2_pkt_gain_num_limits2_SHIFT(rev))
#define ACPHY_lte_estimator_controlB2_clip_gain_num_limits2_SHIFT(rev)         1
#define ACPHY_lte_estimator_controlB2_clip_gain_num_limits2_MASK(rev)          (0x7 << ACPHY_lte_estimator_controlB2_clip_gain_num_limits2_SHIFT(rev))
#define ACPHY_lte_estimator_controlB2_lte_estimator_done2_SHIFT(rev)           0
#define ACPHY_lte_estimator_controlB2_lte_estimator_done2_MASK(rev)            (0x1 << ACPHY_lte_estimator_controlB2_lte_estimator_done2_SHIFT(rev))

/* Register ACPHY_lte_table_index_calc_control2 */
#define ACPHY_lte_table_index_calc_control2(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xb6e : INVALID_ADDRESS))
#define ACPHY_lte_table_index_calc_control2_ref_core_multiplier2_SHIFT(rev) 11
#define ACPHY_lte_table_index_calc_control2_ref_core_multiplier2_MASK(rev)  (0x1f << ACPHY_lte_table_index_calc_control2_ref_core_multiplier2_SHIFT(rev))
#define ACPHY_lte_table_index_calc_control2_pri_aci_mode_offset2_SHIFT(rev) 6
#define ACPHY_lte_table_index_calc_control2_pri_aci_mode_offset2_MASK(rev)  (0x1f << ACPHY_lte_table_index_calc_control2_pri_aci_mode_offset2_SHIFT(rev))
#define ACPHY_lte_table_index_calc_control2_ref_aci_mode_offset2_SHIFT(rev) 1
#define ACPHY_lte_table_index_calc_control2_ref_aci_mode_offset2_MASK(rev)  (0x1f << ACPHY_lte_table_index_calc_control2_ref_aci_mode_offset2_SHIFT(rev))
#define ACPHY_lte_table_index_calc_control2_table_index_mode2_SHIFT(rev)    0
#define ACPHY_lte_table_index_calc_control2_table_index_mode2_MASK(rev)     (0x1 << ACPHY_lte_table_index_calc_control2_table_index_mode2_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s1_pop_fll_b2_m_r */
#define ACPHY_spur_can_p2_s1_pop_fll_b2_m_r(rev)                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb72 : INVALID_ADDRESS))
#define ACPHY_spur_can_p2_s1_pop_fll_b2_m_r_fll_b2_m_r_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_fll_b2_m_r_fll_b2_m_r_MASK(rev)  (0xffff << ACPHY_spur_can_p2_s1_pop_fll_b2_m_r_fll_b2_m_r_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s1_pop_fll_b2_e_and_b2_m_i */
#define ACPHY_spur_can_p2_s1_pop_fll_b2_e_and_b2_m_i(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb77 : INVALID_ADDRESS))
#define ACPHY_spur_can_p2_s1_pop_fll_b2_e_and_b2_m_i_fll_b2_e_and_b2_m_i_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_fll_b2_e_and_b2_m_i_fll_b2_e_and_b2_m_i_MASK(rev) (0xffff << ACPHY_spur_can_p2_s1_pop_fll_b2_e_and_b2_m_i_fll_b2_e_and_b2_m_i_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s1_pop_fll_lock */
#define ACPHY_spur_can_p2_s1_pop_fll_lock(rev)                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb78 : INVALID_ADDRESS))
#define ACPHY_spur_can_p2_s1_pop_fll_lock_fll_lock_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_fll_lock_fll_lock_MASK(rev)  (0x1 << ACPHY_spur_can_p2_s1_pop_fll_lock_fll_lock_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s1_pop_fll_omega_high */
#define ACPHY_spur_can_p2_s1_pop_fll_omega_high(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb7a : INVALID_ADDRESS))
#define ACPHY_spur_can_p2_s1_pop_fll_omega_high_fll_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_fll_omega_high_fll_omega_high_MASK(rev)  (0xffff << ACPHY_spur_can_p2_s1_pop_fll_omega_high_fll_omega_high_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s1_pop_fll_omega_low */
#define ACPHY_spur_can_p2_s1_pop_fll_omega_low(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb7b : INVALID_ADDRESS))
#define ACPHY_spur_can_p2_s1_pop_fll_omega_low_fll_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_fll_omega_low_fll_omega_low_MASK(rev)  (0xffff << ACPHY_spur_can_p2_s1_pop_fll_omega_low_fll_omega_low_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s1_pop_fll_omega_updated_lpf_low */
#define ACPHY_spur_can_p2_s1_pop_fll_omega_updated_lpf_low(rev)                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb7c : INVALID_ADDRESS))
#define ACPHY_spur_can_p2_s1_pop_fll_omega_updated_lpf_low_fll_omega_updated_lpf_low_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_fll_omega_updated_lpf_low_fll_omega_updated_lpf_low_MASK(rev) (0xffff << ACPHY_spur_can_p2_s1_pop_fll_omega_updated_lpf_low_fll_omega_updated_lpf_low_SHIFT(rev))

/* Register ACPHY_spur_can_p2_s1_pop_fll_omega_updated_lpf_high */
#define ACPHY_spur_can_p2_s1_pop_fll_omega_updated_lpf_high(rev)               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb7d : INVALID_ADDRESS))
#define ACPHY_spur_can_p2_s1_pop_fll_omega_updated_lpf_high_fll_omega_updated_lpf_high_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_fll_omega_updated_lpf_high_fll_omega_updated_lpf_high_MASK(rev) (0xffff << ACPHY_spur_can_p2_s1_pop_fll_omega_updated_lpf_high_fll_omega_updated_lpf_high_SHIFT(rev))

/* Register ACPHY_Core2clipGainCodeA_ilnaP */
#define ACPHY_Core2clipGainCodeA_ilnaP(rev)                                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb9a : INVALID_ADDRESS))
#define ACPHY_Core2clipGainCodeA_ilnaP_clip1mixergainIndex_ilnap_SHIFT(rev) 7
#define ACPHY_Core2clipGainCodeA_ilnaP_clip1mixergainIndex_ilnap_MASK(rev)  (0xf << ACPHY_Core2clipGainCodeA_ilnaP_clip1mixergainIndex_ilnap_SHIFT(rev))
#define ACPHY_Core2clipGainCodeA_ilnaP_clip1lna2Index_ilnap_SHIFT(rev)      4
#define ACPHY_Core2clipGainCodeA_ilnaP_clip1lna2Index_ilnap_MASK(rev)       (0x7 << ACPHY_Core2clipGainCodeA_ilnaP_clip1lna2Index_ilnap_SHIFT(rev))
#define ACPHY_Core2clipGainCodeA_ilnaP_clip1LnaIndex_ilnap_SHIFT(rev)       1
#define ACPHY_Core2clipGainCodeA_ilnaP_clip1LnaIndex_ilnap_MASK(rev)        (0x7 << ACPHY_Core2clipGainCodeA_ilnaP_clip1LnaIndex_ilnap_SHIFT(rev))
#define ACPHY_Core2clipGainCodeA_ilnaP_clip1extLnaIndex_ilnap_SHIFT(rev)    0
#define ACPHY_Core2clipGainCodeA_ilnaP_clip1extLnaIndex_ilnap_MASK(rev)     (0x1 << ACPHY_Core2clipGainCodeA_ilnaP_clip1extLnaIndex_ilnap_SHIFT(rev))

/* Register ACPHY_Core2clipGainCodeB_ilnaP */
#define ACPHY_Core2clipGainCodeB_ilnaP(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb9b : INVALID_ADDRESS))
#define ACPHY_Core2clipGainCodeB_ilnaP_clip1vgagainIndex_ilnap_SHIFT(rev) 12
#define ACPHY_Core2clipGainCodeB_ilnaP_clip1vgagainIndex_ilnap_MASK(rev)  (0xf << ACPHY_Core2clipGainCodeB_ilnaP_clip1vgagainIndex_ilnap_SHIFT(rev))
#define ACPHY_Core2clipGainCodeB_ilnaP_clip1BiQ1Index_ilnap_SHIFT(rev)    8
#define ACPHY_Core2clipGainCodeB_ilnaP_clip1BiQ1Index_ilnap_MASK(rev)     (0x7 << ACPHY_Core2clipGainCodeB_ilnaP_clip1BiQ1Index_ilnap_SHIFT(rev))
#define ACPHY_Core2clipGainCodeB_ilnaP_clip1BiQ0Index_ilnap_SHIFT(rev)    4
#define ACPHY_Core2clipGainCodeB_ilnaP_clip1BiQ0Index_ilnap_MASK(rev)     (0x7 << ACPHY_Core2clipGainCodeB_ilnaP_clip1BiQ0Index_ilnap_SHIFT(rev))
#define ACPHY_Core2clipGainCodeB_ilnaP_clip1TrTxIndex_ilnap_SHIFT(rev)    3
#define ACPHY_Core2clipGainCodeB_ilnaP_clip1TrTxIndex_ilnap_MASK(rev)     (0x1 << ACPHY_Core2clipGainCodeB_ilnaP_clip1TrTxIndex_ilnap_SHIFT(rev))
#define ACPHY_Core2clipGainCodeB_ilnaP_clip1TrRxIndex_ilnap_SHIFT(rev)    2
#define ACPHY_Core2clipGainCodeB_ilnaP_clip1TrRxIndex_ilnap_MASK(rev)     (0x1 << ACPHY_Core2clipGainCodeB_ilnaP_clip1TrRxIndex_ilnap_SHIFT(rev))
#define ACPHY_Core2clipGainCodeB_ilnaP_clip1Lna1Byp_ilnap_SHIFT(rev)      1
#define ACPHY_Core2clipGainCodeB_ilnaP_clip1Lna1Byp_ilnap_MASK(rev)       (0x1 << ACPHY_Core2clipGainCodeB_ilnaP_clip1Lna1Byp_ilnap_SHIFT(rev))

/* Register ACPHY_Core2clipGainilnaProtect */
#define ACPHY_Core2clipGainilnaProtect(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xb9c : INVALID_ADDRESS))
#define ACPHY_Core2clipGainilnaProtect_ilnaProtectionMode_SHIFT(rev)      0
#define ACPHY_Core2clipGainilnaProtect_ilnaProtectionMode_MASK(rev)       (0x3 << ACPHY_Core2clipGainilnaProtect_ilnaProtectionMode_SHIFT(rev))
#define ACPHY_Core2clipGainilnaProtect_ilnaProtectionOffDlyVal_SHIFT(rev) 2
#define ACPHY_Core2clipGainilnaProtect_ilnaProtectionOffDlyVal_MASK(rev)  (0x3f << ACPHY_Core2clipGainilnaProtect_ilnaProtectionOffDlyVal_SHIFT(rev))

/* Register ACPHY_Core2ACIJammerDeltaDb */
#define ACPHY_Core2ACIJammerDeltaDb(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xb9d : INVALID_ADDRESS))
#define ACPHY_Core2ACIJammerDeltaDb_aci_jammer_delta_db_SHIFT(rev) 0
#define ACPHY_Core2ACIJammerDeltaDb_aci_jammer_delta_db_MASK(rev)  (0xff << ACPHY_Core2ACIJammerDeltaDb_aci_jammer_delta_db_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_detected1_ctr2 */
#define ACPHY_ACI_Detect_aci_detected1_ctr2(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xbaa : INVALID_ADDRESS))
#define ACPHY_ACI_Detect_aci_detected1_ctr2_aci_detected1_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_detected1_ctr2_aci_detected1_ctr_MASK(rev)  (0xffff << ACPHY_ACI_Detect_aci_detected1_ctr2_aci_detected1_ctr_SHIFT(rev))

/* Register ACPHY_ACI_Detect_sw_aci_detected1_ctr2 */
#define ACPHY_ACI_Detect_sw_aci_detected1_ctr2(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xbac : INVALID_ADDRESS))
#define ACPHY_ACI_Detect_sw_aci_detected1_ctr2_sw_aci_detected1_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_sw_aci_detected1_ctr2_sw_aci_detected1_ctr_MASK(rev)  (0xffff << ACPHY_ACI_Detect_sw_aci_detected1_ctr2_sw_aci_detected1_ctr_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_detected2_ctr2 */
#define ACPHY_ACI_Detect_aci_detected2_ctr2(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xbae : INVALID_ADDRESS))
#define ACPHY_ACI_Detect_aci_detected2_ctr2_aci_detected2_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_detected2_ctr2_aci_detected2_ctr_MASK(rev)  (0xffff << ACPHY_ACI_Detect_aci_detected2_ctr2_aci_detected2_ctr_SHIFT(rev))

/* Register ACPHY_ACI_Detect_sw_aci_detected2_ctr2 */
#define ACPHY_ACI_Detect_sw_aci_detected2_ctr2(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xbaf : INVALID_ADDRESS))
#define ACPHY_ACI_Detect_sw_aci_detected2_ctr2_sw_aci_detected2_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_sw_aci_detected2_ctr2_sw_aci_detected2_ctr_MASK(rev)  (0xffff << ACPHY_ACI_Detect_sw_aci_detected2_ctr2_sw_aci_detected2_ctr_SHIFT(rev))

/* Register ACPHY_a_coef12 */
#define ACPHY_a_coef12(rev)               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xbb3 : INVALID_ADDRESS))
#define ACPHY_a_coef12_a_coef1_SHIFT(rev) 0
#define ACPHY_a_coef12_a_coef1_MASK(rev)  (0x3ff << ACPHY_a_coef12_a_coef1_SHIFT(rev))

/* Register ACPHY_a_coef22 */
#define ACPHY_a_coef22(rev)               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xbb4 : INVALID_ADDRESS))
#define ACPHY_a_coef22_a_coef2_SHIFT(rev) 0
#define ACPHY_a_coef22_a_coef2_MASK(rev)  (0x3ff << ACPHY_a_coef22_a_coef2_SHIFT(rev))

/* Register ACPHY_a_coef32 */
#define ACPHY_a_coef32(rev)               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xbb7 : INVALID_ADDRESS))
#define ACPHY_a_coef32_a_coef3_SHIFT(rev) 0
#define ACPHY_a_coef32_a_coef3_MASK(rev)  (0x3ff << ACPHY_a_coef32_a_coef3_SHIFT(rev))

/* Register ACPHY_b_coef12 */
#define ACPHY_b_coef12(rev)               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xbb8 : INVALID_ADDRESS))
#define ACPHY_b_coef12_b_coef1_SHIFT(rev) 0
#define ACPHY_b_coef12_b_coef1_MASK(rev)  (0x3ff << ACPHY_b_coef12_b_coef1_SHIFT(rev))

/* Register ACPHY_b_coef22 */
#define ACPHY_b_coef22(rev)               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xbbf : INVALID_ADDRESS))
#define ACPHY_b_coef22_b_coef2_SHIFT(rev) 0
#define ACPHY_b_coef22_b_coef2_MASK(rev)  (0x3ff << ACPHY_b_coef22_b_coef2_SHIFT(rev))

/* Register ACPHY_dccal_control2 */
#define ACPHY_dccal_control2(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbc0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xbc0 : INVALID_ADDRESS))))
#define ACPHY_dccal_control2_dcoe_start_done_SHIFT(rev)    1
#define ACPHY_dccal_control2_dcoe_start_done_MASK(rev)     (0x1 << ACPHY_dccal_control2_dcoe_start_done_SHIFT(rev))
#define ACPHY_dccal_control2_idacc_start_done_SHIFT(rev)   2
#define ACPHY_dccal_control2_idacc_start_done_MASK(rev)    (0x1 << ACPHY_dccal_control2_idacc_start_done_SHIFT(rev))
#define ACPHY_dccal_control2_dcoe_lna1_inpshort_SHIFT(rev) 3
#define ACPHY_dccal_control2_dcoe_lna1_inpshort_MASK(rev)  (0x1 << ACPHY_dccal_control2_dcoe_lna1_inpshort_SHIFT(rev))
#define ACPHY_dccal_control2_dcoe_lna1_outshort_SHIFT(rev) 4
#define ACPHY_dccal_control2_dcoe_lna1_outshort_MASK(rev)  (0x1 << ACPHY_dccal_control2_dcoe_lna1_outshort_SHIFT(rev))
#define ACPHY_dccal_control2_dcoe_lna1_init_SHIFT(rev)     5
#define ACPHY_dccal_control2_dcoe_lna1_init_MASK(rev)      (0x1f << ACPHY_dccal_control2_dcoe_lna1_init_SHIFT(rev))
#define ACPHY_dccal_control2_dcoe_wait_cinit_SHIFT(rev)    10
#define ACPHY_dccal_control2_dcoe_wait_cinit_MASK(rev)     (0x3f << ACPHY_dccal_control2_dcoe_wait_cinit_SHIFT(rev))

/* Register ACPHY_dccal_control_12 */
#define ACPHY_dccal_control_12(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbc1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xbc1 : INVALID_ADDRESS))))
#define ACPHY_dccal_control_12_dcoe_abort_threshold_SHIFT(rev) 0
#define ACPHY_dccal_control_12_dcoe_abort_threshold_MASK(rev)  (0xff << ACPHY_dccal_control_12_dcoe_abort_threshold_SHIFT(rev))
#define ACPHY_dccal_control_12_idacc_tia_init_00_SHIFT(rev)    8
#define ACPHY_dccal_control_12_idacc_tia_init_00_MASK(rev)     (0xf << ACPHY_dccal_control_12_idacc_tia_init_00_SHIFT(rev))
#define ACPHY_dccal_control_12_idacc_tia_init_01_SHIFT(rev)    12
#define ACPHY_dccal_control_12_idacc_tia_init_01_MASK(rev)     (0xf << ACPHY_dccal_control_12_idacc_tia_init_01_SHIFT(rev))

/* Register ACPHY_dccal_control_22 */
#define ACPHY_dccal_control_22(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbc2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xbc2 : INVALID_ADDRESS))))
#define ACPHY_dccal_control_22_idacc_tia_init_02_SHIFT(rev) 0
#define ACPHY_dccal_control_22_idacc_tia_init_02_MASK(rev)  (0xf << ACPHY_dccal_control_22_idacc_tia_init_02_SHIFT(rev))
#define ACPHY_dccal_control_22_idacc_tia_init_03_SHIFT(rev) 4
#define ACPHY_dccal_control_22_idacc_tia_init_03_MASK(rev)  (0xf << ACPHY_dccal_control_22_idacc_tia_init_03_SHIFT(rev))
#define ACPHY_dccal_control_22_idacc_tia_init_04_SHIFT(rev) 8
#define ACPHY_dccal_control_22_idacc_tia_init_04_MASK(rev)  (0xf << ACPHY_dccal_control_22_idacc_tia_init_04_SHIFT(rev))
#define ACPHY_dccal_control_22_idacc_tia_init_05_SHIFT(rev) 12
#define ACPHY_dccal_control_22_idacc_tia_init_05_MASK(rev)  (0xf << ACPHY_dccal_control_22_idacc_tia_init_05_SHIFT(rev))

/* Register ACPHY_dccal_control_32 */
#define ACPHY_dccal_control_32(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbc3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xbc3 : INVALID_ADDRESS))))
#define ACPHY_dccal_control_32_idacc_tia_init_06_SHIFT(rev) 0
#define ACPHY_dccal_control_32_idacc_tia_init_06_MASK(rev)  (0xf << ACPHY_dccal_control_32_idacc_tia_init_06_SHIFT(rev))
#define ACPHY_dccal_control_32_idacc_tia_init_07_SHIFT(rev) 4
#define ACPHY_dccal_control_32_idacc_tia_init_07_MASK(rev)  (0xf << ACPHY_dccal_control_32_idacc_tia_init_07_SHIFT(rev))
#define ACPHY_dccal_control_32_idacc_tia_init_08_SHIFT(rev) 8
#define ACPHY_dccal_control_32_idacc_tia_init_08_MASK(rev)  (0xf << ACPHY_dccal_control_32_idacc_tia_init_08_SHIFT(rev))
#define ACPHY_dccal_control_32_idacc_tia_init_09_SHIFT(rev) 12
#define ACPHY_dccal_control_32_idacc_tia_init_09_MASK(rev)  (0xf << ACPHY_dccal_control_32_idacc_tia_init_09_SHIFT(rev))

/* Register ACPHY_dccal_control_42 */
#define ACPHY_dccal_control_42(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbc4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xbc4 : INVALID_ADDRESS))))
#define ACPHY_dccal_control_42_idacc_tia_init_10_SHIFT(rev) 0
#define ACPHY_dccal_control_42_idacc_tia_init_10_MASK(rev)  (0xf << ACPHY_dccal_control_42_idacc_tia_init_10_SHIFT(rev))
#define ACPHY_dccal_control_42_idacc_tia_init_11_SHIFT(rev) 4
#define ACPHY_dccal_control_42_idacc_tia_init_11_MASK(rev)  (0xf << ACPHY_dccal_control_42_idacc_tia_init_11_SHIFT(rev))
#define ACPHY_dccal_control_42_idacc_tia_init_12_SHIFT(rev) 8
#define ACPHY_dccal_control_42_idacc_tia_init_12_MASK(rev)  (0xf << ACPHY_dccal_control_42_idacc_tia_init_12_SHIFT(rev))
#define ACPHY_dccal_control_42_idacc_tia_init_13_SHIFT(rev) 12
#define ACPHY_dccal_control_42_idacc_tia_init_13_MASK(rev)  (0xf << ACPHY_dccal_control_42_idacc_tia_init_13_SHIFT(rev))

/* Register ACPHY_dccal_control_52 */
#define ACPHY_dccal_control_52(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbc5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xbc5 : INVALID_ADDRESS))))
#define ACPHY_dccal_control_52_idacc_tia_init_14_SHIFT(rev) 0
#define ACPHY_dccal_control_52_idacc_tia_init_14_MASK(rev)  (0xf << ACPHY_dccal_control_52_idacc_tia_init_14_SHIFT(rev))
#define ACPHY_dccal_control_52_idacc_tia_init_15_SHIFT(rev) 4
#define ACPHY_dccal_control_52_idacc_tia_init_15_MASK(rev)  (0xf << ACPHY_dccal_control_52_idacc_tia_init_15_SHIFT(rev))
#define ACPHY_dccal_control_52_idacc_tia_init_16_SHIFT(rev) 8
#define ACPHY_dccal_control_52_idacc_tia_init_16_MASK(rev)  (0xf << ACPHY_dccal_control_52_idacc_tia_init_16_SHIFT(rev))
#define ACPHY_dccal_control_52_idacc_tia_init_17_SHIFT(rev) 12
#define ACPHY_dccal_control_52_idacc_tia_init_17_MASK(rev)  (0xf << ACPHY_dccal_control_52_idacc_tia_init_17_SHIFT(rev))

/* Register ACPHY_dccal_control_62 */
#define ACPHY_dccal_control_62(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbc6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xbc6 : INVALID_ADDRESS))))
#define ACPHY_dccal_control_62_idacc_tia_init_18_SHIFT(rev) 0
#define ACPHY_dccal_control_62_idacc_tia_init_18_MASK(rev)  (0xf << ACPHY_dccal_control_62_idacc_tia_init_18_SHIFT(rev))
#define ACPHY_dccal_control_62_idacc_tia_init_19_SHIFT(rev) 4
#define ACPHY_dccal_control_62_idacc_tia_init_19_MASK(rev)  (0xf << ACPHY_dccal_control_62_idacc_tia_init_19_SHIFT(rev))
#define ACPHY_dccal_control_62_idacc_tia_init_20_SHIFT(rev) 8
#define ACPHY_dccal_control_62_idacc_tia_init_20_MASK(rev)  (0xf << ACPHY_dccal_control_62_idacc_tia_init_20_SHIFT(rev))
#define ACPHY_dccal_control_62_idacc_tia_init_21_SHIFT(rev) 12
#define ACPHY_dccal_control_62_idacc_tia_init_21_MASK(rev)  (0xf << ACPHY_dccal_control_62_idacc_tia_init_21_SHIFT(rev))

/* Register ACPHY_dccal_control_72 */
#define ACPHY_dccal_control_72(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbc7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xbc7 : INVALID_ADDRESS))))
#define ACPHY_dccal_control_72_idacc_tia_init_22_SHIFT(rev) 0
#define ACPHY_dccal_control_72_idacc_tia_init_22_MASK(rev)  (0xf << ACPHY_dccal_control_72_idacc_tia_init_22_SHIFT(rev))
#define ACPHY_dccal_control_72_idacc_tia_init_23_SHIFT(rev) 4
#define ACPHY_dccal_control_72_idacc_tia_init_23_MASK(rev)  (0xf << ACPHY_dccal_control_72_idacc_tia_init_23_SHIFT(rev))
#define ACPHY_dccal_control_72_idacc_wait_cinit_SHIFT(rev)  8
#define ACPHY_dccal_control_72_idacc_wait_cinit_MASK(rev)   (0x3f << ACPHY_dccal_control_72_idacc_wait_cinit_SHIFT(rev))
#define ACPHY_dccal_control_72_dccal_en_SHIFT(rev)          14
#define ACPHY_dccal_control_72_dccal_en_MASK(rev)           (0x1 << ACPHY_dccal_control_72_dccal_en_SHIFT(rev))
#define ACPHY_dccal_control_72_dccal_clkgate_en_SHIFT(rev)  15
#define ACPHY_dccal_control_72_dccal_clkgate_en_MASK(rev)   (0x1 << ACPHY_dccal_control_72_dccal_clkgate_en_SHIFT(rev))

/* Register ACPHY_dccal_control_82 */
#define ACPHY_dccal_control_82(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbc8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xbc8 : INVALID_ADDRESS))))
#define ACPHY_dccal_control_82_idacc_acc_cexp_SHIFT(rev)        0
#define ACPHY_dccal_control_82_idacc_acc_cexp_MASK(rev)         (0x7 << ACPHY_dccal_control_82_idacc_acc_cexp_SHIFT(rev))
#define ACPHY_dccal_control_82_idacc_abort_threshold_SHIFT(rev) 3
#define ACPHY_dccal_control_82_idacc_abort_threshold_MASK(rev)  (0xff << ACPHY_dccal_control_82_idacc_abort_threshold_SHIFT(rev))
#define ACPHY_dccal_control_82_idacc_mag_select_SHIFT(rev)      11
#define ACPHY_dccal_control_82_idacc_mag_select_MASK(rev)       (0x3 << ACPHY_dccal_control_82_idacc_mag_select_SHIFT(rev))
#define ACPHY_dccal_control_82_dcoe_acc_cexp_SHIFT(rev)         13
#define ACPHY_dccal_control_82_dcoe_acc_cexp_MASK(rev)          (0x7 << ACPHY_dccal_control_82_dcoe_acc_cexp_SHIFT(rev))

/* Register ACPHY_dccal_control_92 */
#define ACPHY_dccal_control_92(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbc9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xbc9 : INVALID_ADDRESS))))
#define ACPHY_dccal_control_92_idac_lna1_refidx_SHIFT(rev)       0
#define ACPHY_dccal_control_92_idac_lna1_refidx_MASK(rev)        (0x1f << ACPHY_dccal_control_92_idac_lna1_refidx_SHIFT(rev))
#define ACPHY_dccal_control_92_idac_lna1_scaling_SHIFT(rev)      5
#define ACPHY_dccal_control_92_idac_lna1_scaling_MASK(rev)       (0x1 << ACPHY_dccal_control_92_idac_lna1_scaling_SHIFT(rev))
#define ACPHY_dccal_control_92_idaci_sign_flip_SHIFT(rev)        6
#define ACPHY_dccal_control_92_idaci_sign_flip_MASK(rev)         (0x1 << ACPHY_dccal_control_92_idaci_sign_flip_SHIFT(rev))
#define ACPHY_dccal_control_92_idacq_sign_flip_SHIFT(rev)        7
#define ACPHY_dccal_control_92_idacq_sign_flip_MASK(rev)         (0x1 << ACPHY_dccal_control_92_idacq_sign_flip_SHIFT(rev))
#define ACPHY_dccal_control_92_idac_iq_swap_SHIFT(rev)           8
#define ACPHY_dccal_control_92_idac_iq_swap_MASK(rev)            (0x1 << ACPHY_dccal_control_92_idac_iq_swap_SHIFT(rev))
#define ACPHY_dccal_control_92_idact_wait_cinit_SHIFT(rev)       9
#define ACPHY_dccal_control_92_idact_wait_cinit_MASK(rev)        (0x3f << ACPHY_dccal_control_92_idact_wait_cinit_SHIFT(rev))
#define ACPHY_dccal_control_92_dccal_enable_force_run_SHIFT(rev) 15
#define ACPHY_dccal_control_92_dccal_enable_force_run_MASK(rev)  (0x1 << ACPHY_dccal_control_92_dccal_enable_force_run_SHIFT(rev))

/* Register ACPHY_dccal_control_102 */
#define ACPHY_dccal_control_102(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbca : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xbca : INVALID_ADDRESS))))
#define ACPHY_dccal_control_102_idact_cntr_max_SHIFT(rev) 0
#define ACPHY_dccal_control_102_idact_cntr_max_MASK(rev)  (0xffff << ACPHY_dccal_control_102_idact_cntr_max_SHIFT(rev))

/* Register ACPHY_dccal_control_112 */
#define ACPHY_dccal_control_112(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbcb : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xbcb : INVALID_ADDRESS))))
#define ACPHY_dccal_control_112_idact_cntr_min_SHIFT(rev)        0
#define ACPHY_dccal_control_112_idact_cntr_min_MASK(rev)         (0xff << ACPHY_dccal_control_112_idact_cntr_min_SHIFT(rev))
#define ACPHY_dccal_control_112_idact_abort_threshold_SHIFT(rev) 8
#define ACPHY_dccal_control_112_idact_abort_threshold_MASK(rev)  (0xff << ACPHY_dccal_control_112_idact_abort_threshold_SHIFT(rev))

/* Register ACPHY_dccal_control_122 */
#define ACPHY_dccal_control_122(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbcc : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xbcc : INVALID_ADDRESS))))
#define ACPHY_dccal_control_122_idact_acc_threshold_SHIFT(rev) 0
#define ACPHY_dccal_control_122_idact_acc_threshold_MASK(rev)  (0xffff << ACPHY_dccal_control_122_idact_acc_threshold_SHIFT(rev))

/* Register ACPHY_dccal_control_132 */
#define ACPHY_dccal_control_132(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbcd : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xbcd : INVALID_ADDRESS))))
#define ACPHY_dccal_control_132_idact_rsh_offset_SHIFT(rev)   0
#define ACPHY_dccal_control_132_idact_rsh_offset_MASK(rev)    (0x3 << ACPHY_dccal_control_132_idact_rsh_offset_SHIFT(rev))
#define ACPHY_dccal_control_132_ld_dcoe_done_SHIFT(rev)       2
#define ACPHY_dccal_control_132_ld_dcoe_done_MASK(rev)        (0xfff << ACPHY_dccal_control_132_ld_dcoe_done_SHIFT(rev))
#define ACPHY_dccal_control_132_override_dcoe_done_SHIFT(rev) 14
#define ACPHY_dccal_control_132_override_dcoe_done_MASK(rev)  (0x1 << ACPHY_dccal_control_132_override_dcoe_done_SHIFT(rev))

/* Register ACPHY_dccal_control_142 */
#define ACPHY_dccal_control_142(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbce : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xbce : INVALID_ADDRESS))))
#define ACPHY_dccal_control_142_idacc_bypass_SHIFT(rev)            0
#define ACPHY_dccal_control_142_idacc_bypass_MASK(rev)             (0x1 << ACPHY_dccal_control_142_idacc_bypass_SHIFT(rev))
#define ACPHY_dccal_control_142_dccal_blank_bypass_SHIFT(rev)      1
#define ACPHY_dccal_control_142_dccal_blank_bypass_MASK(rev)       (0x1 << ACPHY_dccal_control_142_dccal_blank_bypass_SHIFT(rev))
#define ACPHY_dccal_control_142_multi_clip_dcc_war_en_SHIFT(rev)   2
#define ACPHY_dccal_control_142_multi_clip_dcc_war_en_MASK(rev)    (0x1 << ACPHY_dccal_control_142_multi_clip_dcc_war_en_SHIFT(rev))
#define ACPHY_dccal_control_142_multi_clip_dcc_tia_war_SHIFT(rev)  3
#define ACPHY_dccal_control_142_multi_clip_dcc_tia_war_MASK(rev)   (0xf << ACPHY_dccal_control_142_multi_clip_dcc_tia_war_SHIFT(rev))
#define ACPHY_dccal_control_142_dcoe_force_zero_ovrride_SHIFT(rev) 7
#define ACPHY_dccal_control_142_dcoe_force_zero_ovrride_MASK(rev)  (0x1 << ACPHY_dccal_control_142_dcoe_force_zero_ovrride_SHIFT(rev))

/* Register ACPHY_dccal_control_152 */
#define ACPHY_dccal_control_152(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbcf : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xbcf : INVALID_ADDRESS))))
#define ACPHY_dccal_control_152_disable_dccal_pktproc_SHIFT(rev) 8
#define ACPHY_dccal_control_152_disable_dccal_pktproc_MASK(rev)  (0x1 << ACPHY_dccal_control_152_disable_dccal_pktproc_SHIFT(rev))
#define ACPHY_dccal_control_152_idacc_tx2rx_reinit_SHIFT(rev)    9
#define ACPHY_dccal_control_152_idacc_tx2rx_reinit_MASK(rev)     (0x1 << ACPHY_dccal_control_152_idacc_tx2rx_reinit_SHIFT(rev))
#define ACPHY_dccal_control_152_dccal_sw_reset_h_SHIFT(rev)      10
#define ACPHY_dccal_control_152_dccal_sw_reset_h_MASK(rev)       (0x1 << ACPHY_dccal_control_152_dccal_sw_reset_h_SHIFT(rev))
#define ACPHY_dccal_control_152_txinprogress_SHIFT(rev)          11
#define ACPHY_dccal_control_152_txinprogress_MASK(rev)           (0x1 << ACPHY_dccal_control_152_txinprogress_SHIFT(rev))

/* Register ACPHY_PREMPT_with_obss_support2 */
#define ACPHY_PREMPT_with_obss_support2(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbde : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xbde : INVALID_ADDRESS))))
#define ACPHY_PREMPT_with_obss_support2_muxDvgaout_SHIFT(rev)     (ACREV_GE(rev,32) ? 0 : 1)
#define ACPHY_PREMPT_with_obss_support2_muxDvgaout_MASK(rev)      (0x1 << ACPHY_PREMPT_with_obss_support2_muxDvgaout_SHIFT(rev))
#define ACPHY_PREMPT_with_obss_support2_postRxFiltMult_SHIFT(rev) 0
#define ACPHY_PREMPT_with_obss_support2_postRxFiltMult_MASK(rev)  (0x1 << ACPHY_PREMPT_with_obss_support2_postRxFiltMult_SHIFT(rev))

/* Register ACPHY_b_coef32 */
#define ACPHY_b_coef32(rev)               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xbdf : INVALID_ADDRESS))
#define ACPHY_b_coef32_b_coef3_SHIFT(rev) 0
#define ACPHY_b_coef32_b_coef3_MASK(rev)  (0x3ff << ACPHY_b_coef32_b_coef3_SHIFT(rev))

/* Register ACPHY_dccal_control_262 */
#define ACPHY_dccal_control_262(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbfb : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xbfb : INVALID_ADDRESS))))
#define ACPHY_dccal_control_262_idacc_done_init_0_SHIFT(rev) 0
#define ACPHY_dccal_control_262_idacc_done_init_0_MASK(rev)  (0xffff << ACPHY_dccal_control_262_idacc_done_init_0_SHIFT(rev))

/* Register ACPHY_dccal_control_272 */
#define ACPHY_dccal_control_272(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbfc : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xbfc : INVALID_ADDRESS))))
#define ACPHY_dccal_control_272_idacc_done_init_1_SHIFT(rev) 0
#define ACPHY_dccal_control_272_idacc_done_init_1_MASK(rev)  (0xff << ACPHY_dccal_control_272_idacc_done_init_1_SHIFT(rev))

/* Register ACPHY_dccal_control_282 */
#define ACPHY_dccal_control_282(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbfd : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xbfd : INVALID_ADDRESS))))
#define ACPHY_dccal_control_282_idac_out_of_range_i_1_SHIFT(rev) 0
#define ACPHY_dccal_control_282_idac_out_of_range_i_1_MASK(rev)  (0xff << ACPHY_dccal_control_282_idac_out_of_range_i_1_SHIFT(rev))
#define ACPHY_dccal_control_282_idac_out_of_range_q_1_SHIFT(rev) 8
#define ACPHY_dccal_control_282_idac_out_of_range_q_1_MASK(rev)  (0xff << ACPHY_dccal_control_282_idac_out_of_range_q_1_SHIFT(rev))

/* Register ACPHY_dccal_control_242 */
#define ACPHY_dccal_control_242(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbfe : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xbfe : INVALID_ADDRESS))))
#define ACPHY_dccal_control_242_idac_out_of_range_i_0_SHIFT(rev) 0
#define ACPHY_dccal_control_242_idac_out_of_range_i_0_MASK(rev)  (0xffff << ACPHY_dccal_control_242_idac_out_of_range_i_0_SHIFT(rev))

/* Register ACPHY_dccal_control_252 */
#define ACPHY_dccal_control_252(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xbff : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xbff : INVALID_ADDRESS))))
#define ACPHY_dccal_control_252_idac_out_of_range_q_0_SHIFT(rev) 0
#define ACPHY_dccal_control_252_idac_out_of_range_q_0_MASK(rev)  (0xffff << ACPHY_dccal_control_252_idac_out_of_range_q_0_SHIFT(rev))

/* Register ACPHY_Core4TxControl */
#define ACPHY_Core4TxControl(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc00 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc00 : INVALID_ADDRESS))))
#define ACPHY_Core4TxControl_loft_comp_swap_ab_SHIFT(rev)    7
#define ACPHY_Core4TxControl_loft_comp_swap_ab_MASK(rev)     (0x1 << ACPHY_Core4TxControl_loft_comp_swap_ab_SHIFT(rev))
#define ACPHY_Core4TxControl_loft_comp_in_upshift_SHIFT(rev) 6
#define ACPHY_Core4TxControl_loft_comp_in_upshift_MASK(rev)  (0x1 << ACPHY_Core4TxControl_loft_comp_in_upshift_SHIFT(rev))
#define ACPHY_Core4TxControl_loft_comp_shift_SHIFT(rev)      5
#define ACPHY_Core4TxControl_loft_comp_shift_MASK(rev)       (0x1 << ACPHY_Core4TxControl_loft_comp_shift_SHIFT(rev))
#define ACPHY_Core4TxControl_loft_comp_en_SHIFT(rev)         4
#define ACPHY_Core4TxControl_loft_comp_en_MASK(rev)          (0x1 << ACPHY_Core4TxControl_loft_comp_en_SHIFT(rev))
#define ACPHY_Core4TxControl_iqSwapEnable_SHIFT(rev)         3
#define ACPHY_Core4TxControl_iqSwapEnable_MASK(rev)          (0x1 << ACPHY_Core4TxControl_iqSwapEnable_SHIFT(rev))
#define ACPHY_Core4TxControl_iqImbCompEnable_SHIFT(rev)      2
#define ACPHY_Core4TxControl_iqImbCompEnable_MASK(rev)       (0x1 << ACPHY_Core4TxControl_iqImbCompEnable_SHIFT(rev))
#define ACPHY_Core4TxControl_phaseRotate_SHIFT(rev)          1
#define ACPHY_Core4TxControl_phaseRotate_MASK(rev)           (0x1 << ACPHY_Core4TxControl_phaseRotate_SHIFT(rev))

/* Register ACPHY_TxResamplerEnable3 */
#define ACPHY_TxResamplerEnable3(rev)                                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc01 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc01 : INVALID_ADDRESS))))
#define ACPHY_TxResamplerEnable3_enable_tx_SHIFT(rev)                    0
#define ACPHY_TxResamplerEnable3_enable_tx_MASK(rev)                     (0x1 << ACPHY_TxResamplerEnable3_enable_tx_SHIFT(rev))
#define ACPHY_TxResamplerEnable3_almost_full_disable_SHIFT(rev)          1
#define ACPHY_TxResamplerEnable3_almost_full_disable_MASK(rev)           (0x1 << ACPHY_TxResamplerEnable3_almost_full_disable_SHIFT(rev))
#define ACPHY_TxResamplerEnable3_full_threshold_SHIFT(rev)               2
#define ACPHY_TxResamplerEnable3_full_threshold_MASK(rev)                (0x7 << ACPHY_TxResamplerEnable3_full_threshold_SHIFT(rev))
#define ACPHY_TxResamplerEnable3_tx_stall_disable_SHIFT(rev)             5
#define ACPHY_TxResamplerEnable3_tx_stall_disable_MASK(rev)              (0x1 << ACPHY_TxResamplerEnable3_tx_stall_disable_SHIFT(rev))
#define ACPHY_TxResamplerEnable3_tx_fifo_wrrst_onrdrst_enable_SHIFT(rev) 6
#define ACPHY_TxResamplerEnable3_tx_fifo_wrrst_onrdrst_enable_MASK(rev)  (0x1 << ACPHY_TxResamplerEnable3_tx_fifo_wrrst_onrdrst_enable_SHIFT(rev))
#define ACPHY_TxResamplerEnable3_tx_fifo_txresetEn_SHIFT(rev)            7
#define ACPHY_TxResamplerEnable3_tx_fifo_txresetEn_MASK(rev)             (0x1 << ACPHY_TxResamplerEnable3_tx_fifo_txresetEn_SHIFT(rev))
#define ACPHY_TxResamplerEnable3_txfe_baseband_enfree_SHIFT(rev)         8
#define ACPHY_TxResamplerEnable3_txfe_baseband_enfree_MASK(rev)          (0x1 << ACPHY_TxResamplerEnable3_txfe_baseband_enfree_SHIFT(rev))
#define ACPHY_TxResamplerEnable3_eninitfifowait_SHIFT(rev)               9
#define ACPHY_TxResamplerEnable3_eninitfifowait_MASK(rev)                (0x1 << ACPHY_TxResamplerEnable3_eninitfifowait_SHIFT(rev))
#define ACPHY_TxResamplerEnable3_txfetoptxfrreseten_SHIFT(rev)           10
#define ACPHY_TxResamplerEnable3_txfetoptxfrreseten_MASK(rev)            (0x1 << ACPHY_TxResamplerEnable3_txfetoptxfrreseten_SHIFT(rev))
#define ACPHY_TxResamplerEnable3_mufreeWren_SHIFT(rev)                   11
#define ACPHY_TxResamplerEnable3_mufreeWren_MASK(rev)                    (0x1 << ACPHY_TxResamplerEnable3_mufreeWren_SHIFT(rev))
#define ACPHY_TxResamplerEnable3_tx_fifo_resetccaEn_SHIFT(rev)           12
#define ACPHY_TxResamplerEnable3_tx_fifo_resetccaEn_MASK(rev)            (0x1 << ACPHY_TxResamplerEnable3_tx_fifo_resetccaEn_SHIFT(rev))

/* Register ACPHY_TxResamplerMuDelta3u */
#define ACPHY_TxResamplerMuDelta3u(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc02 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc02 : INVALID_ADDRESS))))
#define ACPHY_TxResamplerMuDelta3u_mu_tx_u_SHIFT(rev)           0
#define ACPHY_TxResamplerMuDelta3u_mu_tx_u_MASK(rev)            (0xff << ACPHY_TxResamplerMuDelta3u_mu_tx_u_SHIFT(rev))
#define ACPHY_TxResamplerMuDelta3u_mu_tx_l_lsb_3bits_SHIFT(rev) 8
#define ACPHY_TxResamplerMuDelta3u_mu_tx_l_lsb_3bits_MASK(rev)  (0x7 << ACPHY_TxResamplerMuDelta3u_mu_tx_l_lsb_3bits_SHIFT(rev))

/* Register ACPHY_TxResamplerMuDelta3l */
#define ACPHY_TxResamplerMuDelta3l(rev)               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc03 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc03 : INVALID_ADDRESS))))
#define ACPHY_TxResamplerMuDelta3l_mu_tx_l_SHIFT(rev) 0
#define ACPHY_TxResamplerMuDelta3l_mu_tx_l_MASK(rev)  (0xffff << ACPHY_TxResamplerMuDelta3l_mu_tx_l_SHIFT(rev))

/* Register ACPHY_TxFIFOReset3 */
#define ACPHY_TxFIFOReset3(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc04 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc04 : INVALID_ADDRESS))))
#define ACPHY_TxFIFOReset3_tx_fifo_reset_SHIFT(rev) 0
#define ACPHY_TxFIFOReset3_tx_fifo_reset_MASK(rev)  (0x1 << ACPHY_TxFIFOReset3_tx_fifo_reset_SHIFT(rev))

/* Register ACPHY_TxFePrimeCnt3 */
#define ACPHY_TxFePrimeCnt3(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc05 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc05 : INVALID_ADDRESS))))
#define ACPHY_TxFePrimeCnt3_txfe_prime_cnt_SHIFT(rev) 0
#define ACPHY_TxFePrimeCnt3_txfe_prime_cnt_MASK(rev)  (0xf << ACPHY_TxFePrimeCnt3_txfe_prime_cnt_SHIFT(rev))

/* Register ACPHY_TxResamplerMuDeltaInit3u */
#define ACPHY_TxResamplerMuDeltaInit3u(rev)                                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc06 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc06 : INVALID_ADDRESS))))
#define ACPHY_TxResamplerMuDeltaInit3u_txresamp_mu_tx_reset_u_SHIFT(rev)       0
#define ACPHY_TxResamplerMuDeltaInit3u_txresamp_mu_tx_reset_u_MASK(rev)        (0xff << ACPHY_TxResamplerMuDeltaInit3u_txresamp_mu_tx_reset_u_SHIFT(rev))
#define ACPHY_TxResamplerMuDeltaInit3u_txresamp_mu_tx_reset_l_lsb_3bits_SHIFT(rev) 8
#define ACPHY_TxResamplerMuDeltaInit3u_txresamp_mu_tx_reset_l_lsb_3bits_MASK(rev) (0x7 << ACPHY_TxResamplerMuDeltaInit3u_txresamp_mu_tx_reset_l_lsb_3bits_SHIFT(rev))

/* Register ACPHY_TxResamplerMuDeltaInit3l */
#define ACPHY_TxResamplerMuDeltaInit3l(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc07 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc07 : INVALID_ADDRESS))))
#define ACPHY_TxResamplerMuDeltaInit3l_txresamp_mu_tx_reset_l_SHIFT(rev) 0
#define ACPHY_TxResamplerMuDeltaInit3l_txresamp_mu_tx_reset_l_MASK(rev)  (0xffff << ACPHY_TxResamplerMuDeltaInit3l_txresamp_mu_tx_reset_l_SHIFT(rev))

/* Register ACPHY_TxResamplerSampSyncVal3 */
#define ACPHY_TxResamplerSampSyncVal3(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc08 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc08 : INVALID_ADDRESS))))
#define ACPHY_TxResamplerSampSyncVal3_txresamp_samp_sync_val_SHIFT(rev) 0
#define ACPHY_TxResamplerSampSyncVal3_txresamp_samp_sync_val_MASK(rev)  (0xffff << ACPHY_TxResamplerSampSyncVal3_txresamp_samp_sync_val_SHIFT(rev))

/* Register ACPHY_MuInitialLOAD3 */
#define ACPHY_MuInitialLOAD3(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc09 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc09 : INVALID_ADDRESS))))
#define ACPHY_MuInitialLOAD3_muinitial_load_SHIFT(rev)        0
#define ACPHY_MuInitialLOAD3_muinitial_load_MASK(rev)         (0x1 << ACPHY_MuInitialLOAD3_muinitial_load_SHIFT(rev))
#define ACPHY_MuInitialLOAD3_txresamp_samp_sync_en_SHIFT(rev) 1
#define ACPHY_MuInitialLOAD3_txresamp_samp_sync_en_MASK(rev)  (0x1 << ACPHY_MuInitialLOAD3_txresamp_samp_sync_en_SHIFT(rev))

/* Register ACPHY_TxFIFORST3 */
#define ACPHY_TxFIFORST3(rev)                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc0a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc0a : INVALID_ADDRESS))))
#define ACPHY_TxFIFORST3_txfifo_rst_SHIFT(rev) 0
#define ACPHY_TxFIFORST3_txfifo_rst_MASK(rev)  (0x1 << ACPHY_TxFIFORST3_txfifo_rst_SHIFT(rev))

/* Register ACPHY_TxFIFOCLR3 */
#define ACPHY_TxFIFOCLR3(rev)                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc0b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc0b : INVALID_ADDRESS))))
#define ACPHY_TxFIFOCLR3_txfifo_clr_SHIFT(rev) 0
#define ACPHY_TxFIFOCLR3_txfifo_clr_MASK(rev)  (0x1 << ACPHY_TxFIFOCLR3_txfifo_clr_SHIFT(rev))

/* Register ACPHY_TxFIFORDSTART3 */
#define ACPHY_TxFIFORDSTART3(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc0c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc0c : INVALID_ADDRESS))))
#define ACPHY_TxFIFORDSTART3_txfifo_rdstart_SHIFT(rev) 0
#define ACPHY_TxFIFORDSTART3_txfifo_rdstart_MASK(rev)  (0x1f << ACPHY_TxFIFORDSTART3_txfifo_rdstart_SHIFT(rev))

/* Register ACPHY_TxFIFOStatus3 */
#define ACPHY_TxFIFOStatus3(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc0d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc0d : INVALID_ADDRESS))))
#define ACPHY_TxFIFOStatus3_tx_fifo_overflow_SHIFT(rev)    0
#define ACPHY_TxFIFOStatus3_tx_fifo_overflow_MASK(rev)     (0x1 << ACPHY_TxFIFOStatus3_tx_fifo_overflow_SHIFT(rev))
#define ACPHY_TxFIFOStatus3_tx_fifo_underflow_SHIFT(rev)   1
#define ACPHY_TxFIFOStatus3_tx_fifo_underflow_MASK(rev)    (0x1 << ACPHY_TxFIFOStatus3_tx_fifo_underflow_SHIFT(rev))
#define ACPHY_TxFIFOStatus3_tx_fifo_stall_tx_SHIFT(rev)    2
#define ACPHY_TxFIFOStatus3_tx_fifo_stall_tx_MASK(rev)     (0x1 << ACPHY_TxFIFOStatus3_tx_fifo_stall_tx_SHIFT(rev))
#define ACPHY_TxFIFOStatus3_tx_fifo_stall_SHIFT(rev)       3
#define ACPHY_TxFIFOStatus3_tx_fifo_stall_MASK(rev)        (0x1 << ACPHY_TxFIFOStatus3_tx_fifo_stall_SHIFT(rev))
#define ACPHY_TxFIFOStatus3_tx_fifo_full_SHIFT(rev)        4
#define ACPHY_TxFIFOStatus3_tx_fifo_full_MASK(rev)         (0x1 << ACPHY_TxFIFOStatus3_tx_fifo_full_SHIFT(rev))
#define ACPHY_TxFIFOStatus3_tx_fifo_almost_full_SHIFT(rev) 5
#define ACPHY_TxFIFOStatus3_tx_fifo_almost_full_MASK(rev)  (0x1 << ACPHY_TxFIFOStatus3_tx_fifo_almost_full_SHIFT(rev))
#define ACPHY_TxFIFOStatus3_tx_fifo_stall_en_SHIFT(rev)    6
#define ACPHY_TxFIFOStatus3_tx_fifo_stall_en_MASK(rev)     (0x1 << ACPHY_TxFIFOStatus3_tx_fifo_stall_en_SHIFT(rev))
#define ACPHY_TxFIFOStatus3_tx_fifo_primed_SHIFT(rev)      7
#define ACPHY_TxFIFOStatus3_tx_fifo_primed_MASK(rev)       (0x1 << ACPHY_TxFIFOStatus3_tx_fifo_primed_SHIFT(rev))
#define ACPHY_TxFIFOStatus3_tx_fifo_rinc_SHIFT(rev)        8
#define ACPHY_TxFIFOStatus3_tx_fifo_rinc_MASK(rev)         (0x1 << ACPHY_TxFIFOStatus3_tx_fifo_rinc_SHIFT(rev))
#define ACPHY_TxFIFOStatus3_tx_fifo_winc_SHIFT(rev)        9
#define ACPHY_TxFIFOStatus3_tx_fifo_winc_MASK(rev)         (0x1 << ACPHY_TxFIFOStatus3_tx_fifo_winc_SHIFT(rev))

/* Register ACPHY_TxFIFOOverflowCnt3 */
#define ACPHY_TxFIFOOverflowCnt3(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc0e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc0e : INVALID_ADDRESS))))
#define ACPHY_TxFIFOOverflowCnt3_tx_fifo_overflow_cnt_SHIFT(rev) 0
#define ACPHY_TxFIFOOverflowCnt3_tx_fifo_overflow_cnt_MASK(rev)  (0xffff << ACPHY_TxFIFOOverflowCnt3_tx_fifo_overflow_cnt_SHIFT(rev))

/* Register ACPHY_TxFIFOUnderflowCnt3 */
#define ACPHY_TxFIFOUnderflowCnt3(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc0f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc0f : INVALID_ADDRESS))))
#define ACPHY_TxFIFOUnderflowCnt3_tx_fifo_underflow_cnt_SHIFT(rev) 0
#define ACPHY_TxFIFOUnderflowCnt3_tx_fifo_underflow_cnt_MASK(rev)  (0xffff << ACPHY_TxFIFOUnderflowCnt3_tx_fifo_underflow_cnt_SHIFT(rev))

/* Register ACPHY_TxPwrCapping1_path3 */
#define ACPHY_TxPwrCapping1_path3(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xc3f : INVALID_ADDRESS))
#define ACPHY_TxPwrCapping1_path3_maxTxPwrCap_MIMO4_path3_SHIFT(rev) 8
#define ACPHY_TxPwrCapping1_path3_maxTxPwrCap_MIMO4_path3_MASK(rev)  (0xff << ACPHY_TxPwrCapping1_path3_maxTxPwrCap_MIMO4_path3_SHIFT(rev))
#define ACPHY_TxPwrCapping1_path3_maxTxPwrCap_MIMO3_path3_SHIFT(rev) 0
#define ACPHY_TxPwrCapping1_path3_maxTxPwrCap_MIMO3_path3_MASK(rev)  (0xff << ACPHY_TxPwrCapping1_path3_maxTxPwrCap_MIMO3_path3_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlStatus_path3 */
#define ACPHY_TxPwrCtrlStatus_path3(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc40 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc40 : INVALID_ADDRESS))))
#define ACPHY_TxPwrCtrlStatus_path3_estPwrAdjValid_SHIFT(rev) 15
#define ACPHY_TxPwrCtrlStatus_path3_estPwrAdjValid_MASK(rev)  (0x1 << ACPHY_TxPwrCtrlStatus_path3_estPwrAdjValid_SHIFT(rev))
#define ACPHY_TxPwrCtrlStatus_path3_baseIndex_SHIFT(rev)      8
#define ACPHY_TxPwrCtrlStatus_path3_baseIndex_MASK(rev)       (0x7f << ACPHY_TxPwrCtrlStatus_path3_baseIndex_SHIFT(rev))
#define ACPHY_TxPwrCtrlStatus_path3_estPwr_adj_SHIFT(rev)     0
#define ACPHY_TxPwrCtrlStatus_path3_estPwr_adj_MASK(rev)      (0xff << ACPHY_TxPwrCtrlStatus_path3_estPwr_adj_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlCore3TSSISensLmt */
#define ACPHY_TxPwrCtrlCore3TSSISensLmt(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc41 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc41 : INVALID_ADDRESS))))
#define ACPHY_TxPwrCtrlCore3TSSISensLmt_tssiSensMaxPwr_SHIFT(rev) 8
#define ACPHY_TxPwrCtrlCore3TSSISensLmt_tssiSensMaxPwr_MASK(rev)  (0xff << ACPHY_TxPwrCtrlCore3TSSISensLmt_tssiSensMaxPwr_SHIFT(rev))
#define ACPHY_TxPwrCtrlCore3TSSISensLmt_tssiSensMinPwr_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlCore3TSSISensLmt_tssiSensMinPwr_MASK(rev)  (0xff << ACPHY_TxPwrCtrlCore3TSSISensLmt_tssiSensMinPwr_SHIFT(rev))

/* Register ACPHY_EstPower_path3 */
#define ACPHY_EstPower_path3(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc42 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc42 : INVALID_ADDRESS))))
#define ACPHY_EstPower_path3_baseindex0_SHIFT(rev)    9
#define ACPHY_EstPower_path3_baseindex0_MASK(rev)     (0x1 << ACPHY_EstPower_path3_baseindex0_SHIFT(rev))
#define ACPHY_EstPower_path3_estPowerValid_SHIFT(rev) 8
#define ACPHY_EstPower_path3_estPowerValid_MASK(rev)  (0x1 << ACPHY_EstPower_path3_estPowerValid_SHIFT(rev))
#define ACPHY_EstPower_path3_estPower_SHIFT(rev)      0
#define ACPHY_EstPower_path3_estPower_MASK(rev)       (0xff << ACPHY_EstPower_path3_estPower_SHIFT(rev))

/* Register ACPHY_TxPwrCapping_path3 */
#define ACPHY_TxPwrCapping_path3(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc43 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc43 : INVALID_ADDRESS))))
#define ACPHY_TxPwrCapping_path3_maxTxPwrCap_MIMO2_path3_SHIFT(rev) 8
#define ACPHY_TxPwrCapping_path3_maxTxPwrCap_MIMO2_path3_MASK(rev)  (0xff << ACPHY_TxPwrCapping_path3_maxTxPwrCap_MIMO2_path3_SHIFT(rev))
#define ACPHY_TxPwrCapping_path3_maxTxPwrCap_path3_SHIFT(rev)       0
#define ACPHY_TxPwrCapping_path3_maxTxPwrCap_path3_MASK(rev)        (0xff << ACPHY_TxPwrCapping_path3_maxTxPwrCap_path3_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlInit_path3 */
#define ACPHY_TxPwrCtrlInit_path3(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc44 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc44 : INVALID_ADDRESS))))
#define ACPHY_TxPwrCtrlInit_path3_pwrIndex_init_path3_SHIFT(rev)      0
#define ACPHY_TxPwrCtrlInit_path3_pwrIndex_init_path3_MASK(rev)       (0x7f << ACPHY_TxPwrCtrlInit_path3_pwrIndex_init_path3_SHIFT(rev))
#define ACPHY_TxPwrCtrlInit_path3_pwr_index_init_cck_path3_SHIFT(rev) 7
#define ACPHY_TxPwrCtrlInit_path3_pwr_index_init_cck_path3_MASK(rev)  (0x7f << ACPHY_TxPwrCtrlInit_path3_pwr_index_init_cck_path3_SHIFT(rev))
#define ACPHY_TxPwrCtrlInit_path3_papd_lut_iscck3_SHIFT(rev)          14
#define ACPHY_TxPwrCtrlInit_path3_papd_lut_iscck3_MASK(rev)           (0x1 << ACPHY_TxPwrCtrlInit_path3_papd_lut_iscck3_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlIdleTssi_path3 */
#define ACPHY_TxPwrCtrlIdleTssi_path3(rev)                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc45 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc45 : INVALID_ADDRESS))))
#define ACPHY_TxPwrCtrlIdleTssi_path3_idleTssi3_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlIdleTssi_path3_idleTssi3_MASK(rev)  (0x3ff << ACPHY_TxPwrCtrlIdleTssi_path3_idleTssi3_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlTargetPwr_path3 */
#define ACPHY_TxPwrCtrlTargetPwr_path3(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc46 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc46 : INVALID_ADDRESS))))
#define ACPHY_TxPwrCtrlTargetPwr_path3_targetPwr3_SHIFT(rev)    0
#define ACPHY_TxPwrCtrlTargetPwr_path3_targetPwr3_MASK(rev)     (0xff << ACPHY_TxPwrCtrlTargetPwr_path3_targetPwr3_SHIFT(rev))
#define ACPHY_TxPwrCtrlTargetPwr_path3_cckPwrOffset3_SHIFT(rev) 8
#define ACPHY_TxPwrCtrlTargetPwr_path3_cckPwrOffset3_MASK(rev)  (0xff << ACPHY_TxPwrCtrlTargetPwr_path3_cckPwrOffset3_SHIFT(rev))

/* Register ACPHY_TxPwrCtrl_uCIndex_path3 */
#define ACPHY_TxPwrCtrl_uCIndex_path3(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc47 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc47 : INVALID_ADDRESS))))
#define ACPHY_TxPwrCtrl_uCIndex_path3_uC_baseIndex3_SHIFT(rev) 8
#define ACPHY_TxPwrCtrl_uCIndex_path3_uC_baseIndex3_MASK(rev)  (0x7f << ACPHY_TxPwrCtrl_uCIndex_path3_uC_baseIndex3_SHIFT(rev))
#define ACPHY_TxPwrCtrl_uCIndex_path3_uC_pwrIndex3_SHIFT(rev)  0
#define ACPHY_TxPwrCtrl_uCIndex_path3_uC_pwrIndex3_MASK(rev)   (0x7f << ACPHY_TxPwrCtrl_uCIndex_path3_uC_pwrIndex3_SHIFT(rev))

/* Register ACPHY_TssiVal_path3 */
#define ACPHY_TssiVal_path3(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc48 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc48 : INVALID_ADDRESS))))
#define ACPHY_TssiVal_path3_tssiVal_valid_SHIFT(rev) 15
#define ACPHY_TssiVal_path3_tssiVal_valid_MASK(rev)  (0x1 << ACPHY_TssiVal_path3_tssiVal_valid_SHIFT(rev))
#define ACPHY_TssiVal_path3_TSSIVal_SHIFT(rev)       0
#define ACPHY_TssiVal_path3_TSSIVal_MASK(rev)        (0x3ff << ACPHY_TssiVal_path3_TSSIVal_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlPwrIdx_path3 */
#define ACPHY_TxPwrCtrlPwrIdx_path3(rev)                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc49 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc49 : INVALID_ADDRESS))))
#define ACPHY_TxPwrCtrlPwrIdx_path3_pwrIndex_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlPwrIdx_path3_pwrIndex_MASK(rev)  (0xff << ACPHY_TxPwrCtrlPwrIdx_path3_pwrIndex_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlGainStatus_path3 */
#define ACPHY_TxPwrCtrlGainStatus_path3(rev)              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc4a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc4a : INVALID_ADDRESS))))
#define ACPHY_TxPwrCtrlGainStatus_path3_bbMult_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlGainStatus_path3_bbMult_MASK(rev)  (0xff << ACPHY_TxPwrCtrlGainStatus_path3_bbMult_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlPAPDtwoTable3 */
#define ACPHY_TxPwrCtrlPAPDtwoTable3(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc4b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc4b : INVALID_ADDRESS))))
#define ACPHY_TxPwrCtrlPAPDtwoTable3_LowPwr_threshold_SHIFT(rev) 8
#define ACPHY_TxPwrCtrlPAPDtwoTable3_LowPwr_threshold_MASK(rev)  (0xff << ACPHY_TxPwrCtrlPAPDtwoTable3_LowPwr_threshold_SHIFT(rev))
#define ACPHY_TxPwrCtrlPAPDtwoTable3_LowPwr_offset_SHIFT(rev)    0
#define ACPHY_TxPwrCtrlPAPDtwoTable3_LowPwr_offset_MASK(rev)     (0xff << ACPHY_TxPwrCtrlPAPDtwoTable3_LowPwr_offset_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlIdleTssi_second_path3 */
#define ACPHY_TxPwrCtrlIdleTssi_second_path3(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc4c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc4c : INVALID_ADDRESS))))
#define ACPHY_TxPwrCtrlIdleTssi_second_path3_idleTssi_second3_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlIdleTssi_second_path3_idleTssi_second3_MASK(rev)  (0x3ff << ACPHY_TxPwrCtrlIdleTssi_second_path3_idleTssi_second3_SHIFT(rev))

/* Register ACPHY_IdleTssiStatus_path3 */
#define ACPHY_IdleTssiStatus_path3(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc4d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc4d : INVALID_ADDRESS))))
#define ACPHY_IdleTssiStatus_path3_avg_idleTssi_valid_SHIFT(rev) 15
#define ACPHY_IdleTssiStatus_path3_avg_idleTssi_valid_MASK(rev)  (0x1 << ACPHY_IdleTssiStatus_path3_avg_idleTssi_valid_SHIFT(rev))
#define ACPHY_IdleTssiStatus_path3_avg_idleTssi_SHIFT(rev)       0
#define ACPHY_IdleTssiStatus_path3_avg_idleTssi_MASK(rev)        (0x3ff << ACPHY_IdleTssiStatus_path3_avg_idleTssi_SHIFT(rev))

/* Register ACPHY_IdleTssiStatus_second_path3 */
#define ACPHY_IdleTssiStatus_second_path3(rev)                                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc4e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc4e : INVALID_ADDRESS))))
#define ACPHY_IdleTssiStatus_second_path3_avg_idleTssi_second_valid_SHIFT(rev) 15
#define ACPHY_IdleTssiStatus_second_path3_avg_idleTssi_second_valid_MASK(rev)  (0x1 << ACPHY_IdleTssiStatus_second_path3_avg_idleTssi_second_valid_SHIFT(rev))
#define ACPHY_IdleTssiStatus_second_path3_avg_idleTssi_second_SHIFT(rev)       0
#define ACPHY_IdleTssiStatus_second_path3_avg_idleTssi_second_MASK(rev)        (0x3ff << ACPHY_IdleTssiStatus_second_path3_avg_idleTssi_second_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlStatus_cck_path3 */
#define ACPHY_TxPwrCtrlStatus_cck_path3(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc4f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc4f : INVALID_ADDRESS))))
#define ACPHY_TxPwrCtrlStatus_cck_path3_baseIndex_cck_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlStatus_cck_path3_baseIndex_cck_MASK(rev)  (0x7f << ACPHY_TxPwrCtrlStatus_cck_path3_baseIndex_cck_SHIFT(rev))

/* Register ACPHY_TxError3 */
#define ACPHY_TxError3(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xc50 : (ACREV_GE(rev,32) ? 0x006 : INVALID_ADDRESS)))
#define ACPHY_TxError3_sigbl_error_SHIFT(rev)              15
#define ACPHY_TxError3_sigbl_error_MASK(rev)               (0x1 << ACPHY_TxError3_sigbl_error_SHIFT(rev))
#define ACPHY_TxError3_txctrlNplcp_Incon_mumimo_SHIFT(rev) 14
#define ACPHY_TxError3_txctrlNplcp_Incon_mumimo_MASK(rev)  (0x1 << ACPHY_TxError3_txctrlNplcp_Incon_mumimo_SHIFT(rev))
#define ACPHY_TxError3_invalidRate_SHIFT(rev)              13
#define ACPHY_TxError3_invalidRate_MASK(rev)               (0x1 << ACPHY_TxError3_invalidRate_SHIFT(rev))
#define ACPHY_TxError3_illegal_frame_type_SHIFT(rev)       12
#define ACPHY_TxError3_illegal_frame_type_MASK(rev)        (0x1 << ACPHY_TxError3_illegal_frame_type_SHIFT(rev))
#define ACPHY_TxError3_COMBUnsupport_SHIFT(rev)            11
#define ACPHY_TxError3_COMBUnsupport_MASK(rev)             (0x1 << ACPHY_TxError3_COMBUnsupport_SHIFT(rev))
#define ACPHY_TxError3_txInCal_SHIFT(rev)                  10
#define ACPHY_TxError3_txInCal_MASK(rev)                   (0x1 << ACPHY_TxError3_txInCal_SHIFT(rev))
#define ACPHY_TxError3_unsupportedmcs_SHIFT(rev)           9
#define ACPHY_TxError3_unsupportedmcs_MASK(rev)            (0x1 << ACPHY_TxError3_unsupportedmcs_SHIFT(rev))
#define ACPHY_TxError3_stbc_error_SHIFT(rev)               8
#define ACPHY_TxError3_stbc_error_MASK(rev)                (0x1 << ACPHY_TxError3_stbc_error_SHIFT(rev))
#define ACPHY_TxError3_NDPError_SHIFT(rev)                 7
#define ACPHY_TxError3_NDPError_MASK(rev)                  (0x1 << ACPHY_TxError3_NDPError_SHIFT(rev))
#define ACPHY_TxError3_RsvdBitError_SHIFT(rev)             6
#define ACPHY_TxError3_RsvdBitError_MASK(rev)              (0x1 << ACPHY_TxError3_RsvdBitError_SHIFT(rev))
#define ACPHY_TxError3_BWUnsupport_SHIFT(rev)              5
#define ACPHY_TxError3_BWUnsupport_MASK(rev)               (0x1 << ACPHY_TxError3_BWUnsupport_SHIFT(rev))
#define ACPHY_TxError3_txctrlNplcp_Incon_SHIFT(rev)        4
#define ACPHY_TxError3_txctrlNplcp_Incon_MASK(rev)         (0x1 << ACPHY_TxError3_txctrlNplcp_Incon_SHIFT(rev))
#define ACPHY_TxError3_bfm_error_SHIFT(rev)                3
#define ACPHY_TxError3_bfm_error_MASK(rev)                 (0x1 << ACPHY_TxError3_bfm_error_SHIFT(rev))
#define ACPHY_TxError3_lengthmismatch_long_SHIFT(rev)      2
#define ACPHY_TxError3_lengthmismatch_long_MASK(rev)       (0x1 << ACPHY_TxError3_lengthmismatch_long_SHIFT(rev))
#define ACPHY_TxError3_lengthmismatch_short_SHIFT(rev)     1
#define ACPHY_TxError3_lengthmismatch_short_MASK(rev)      (0x1 << ACPHY_TxError3_lengthmismatch_short_SHIFT(rev))
#define ACPHY_TxError3_send_frame_low_SHIFT(rev)           0
#define ACPHY_TxError3_send_frame_low_MASK(rev)            (0x1 << ACPHY_TxError3_send_frame_low_SHIFT(rev))

/* Register ACPHY_papr_gain_index_p3 */
#define ACPHY_papr_gain_index_p3(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc60 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc60 : INVALID_ADDRESS))))
#define ACPHY_papr_gain_index_p3_papr_gain_index_SHIFT(rev) 0
#define ACPHY_papr_gain_index_p3_papr_gain_index_MASK(rev)  (0x7f << ACPHY_papr_gain_index_p3_papr_gain_index_SHIFT(rev))
#define ACPHY_papr_gain_index_p3_papr_enable_SHIFT(rev)     7
#define ACPHY_papr_gain_index_p3_papr_enable_MASK(rev)      (0x1 << ACPHY_papr_gain_index_p3_papr_enable_SHIFT(rev))
#define ACPHY_papr_gain_index_p3_shrink_scale_SHIFT(rev)    8
#define ACPHY_papr_gain_index_p3_shrink_scale_MASK(rev)     (0x1 << ACPHY_papr_gain_index_p3_shrink_scale_SHIFT(rev))

/* Register ACPHY_papr_gamma_p3 */
#define ACPHY_papr_gamma_p3(rev)                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc61 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc61 : INVALID_ADDRESS))))
#define ACPHY_papr_gamma_p3_papr_gamma_SHIFT(rev) 0
#define ACPHY_papr_gamma_p3_papr_gamma_MASK(rev)  (0x1fff << ACPHY_papr_gamma_p3_papr_gamma_SHIFT(rev))

/* Register ACPHY_papr_gamma1_p3 */
#define ACPHY_papr_gamma1_p3(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc62 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc62 : INVALID_ADDRESS))))
#define ACPHY_papr_gamma1_p3_papr_gamma1_SHIFT(rev) 0
#define ACPHY_papr_gamma1_p3_papr_gamma1_MASK(rev)  (0x1fff << ACPHY_papr_gamma1_p3_papr_gamma1_SHIFT(rev))

/* Register ACPHY_overrideFFT3 */
#define ACPHY_overrideFFT3(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc6a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc6a : INVALID_ADDRESS))))
#define ACPHY_overrideFFT3_overrideFFTtrans_SHIFT(rev)    0
#define ACPHY_overrideFFT3_overrideFFTtrans_MASK(rev)     (0x1 << ACPHY_overrideFFT3_overrideFFTtrans_SHIFT(rev))
#define ACPHY_overrideFFT3_overrideFFTtransVal_SHIFT(rev) 1
#define ACPHY_overrideFFT3_overrideFFTtransVal_MASK(rev)  (0x1 << ACPHY_overrideFFT3_overrideFFTtransVal_SHIFT(rev))

/* Register ACPHY_ifftout_read3 */
#define ACPHY_ifftout_read3(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc6b : INVALID_ADDRESS))
#define ACPHY_ifftout_read3_ifftout_read_SHIFT(rev) 0
#define ACPHY_ifftout_read3_ifftout_read_MASK(rev)  (0x1 << ACPHY_ifftout_read3_ifftout_read_SHIFT(rev))

/* Register ACPHY_papdCalFirstCorr_I3 */
#define ACPHY_papdCalFirstCorr_I3(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc70 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc70 : INVALID_ADDRESS))))
#define ACPHY_papdCalFirstCorr_I3_papdFirstCorr_I3_SHIFT(rev) 0
#define ACPHY_papdCalFirstCorr_I3_papdFirstCorr_I3_MASK(rev)  (0xffff << ACPHY_papdCalFirstCorr_I3_papdFirstCorr_I3_SHIFT(rev))

/* Register ACPHY_papdCalFirstCorr_Q3 */
#define ACPHY_papdCalFirstCorr_Q3(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc71 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc71 : INVALID_ADDRESS))))
#define ACPHY_papdCalFirstCorr_Q3_papdFirstCorr_Q3_SHIFT(rev) 0
#define ACPHY_papdCalFirstCorr_Q3_papdFirstCorr_Q3_MASK(rev)  (0xffff << ACPHY_papdCalFirstCorr_Q3_papdFirstCorr_Q3_SHIFT(rev))

/* Register ACPHY_papdCalLastCorr_I3 */
#define ACPHY_papdCalLastCorr_I3(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc72 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc72 : INVALID_ADDRESS))))
#define ACPHY_papdCalLastCorr_I3_papdLastCorr_I3_SHIFT(rev) 0
#define ACPHY_papdCalLastCorr_I3_papdLastCorr_I3_MASK(rev)  (0xffff << ACPHY_papdCalLastCorr_I3_papdLastCorr_I3_SHIFT(rev))

/* Register ACPHY_papdCalLastCorr_Q3 */
#define ACPHY_papdCalLastCorr_Q3(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc73 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc73 : INVALID_ADDRESS))))
#define ACPHY_papdCalLastCorr_Q3_papdLastCorr_Q3_SHIFT(rev) 0
#define ACPHY_papdCalLastCorr_Q3_papdLastCorr_Q3_MASK(rev)  (0xffff << ACPHY_papdCalLastCorr_Q3_papdLastCorr_Q3_SHIFT(rev))

/* Register ACPHY_PapdCalYref_I3 */
#define ACPHY_PapdCalYref_I3(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc74 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc74 : INVALID_ADDRESS))))
#define ACPHY_PapdCalYref_I3_papdYreference_I3_SHIFT(rev) 0
#define ACPHY_PapdCalYref_I3_papdYreference_I3_MASK(rev)  (0xffff << ACPHY_PapdCalYref_I3_papdYreference_I3_SHIFT(rev))

/* Register ACPHY_PapdCalYref_Q3 */
#define ACPHY_PapdCalYref_Q3(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc75 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc75 : INVALID_ADDRESS))))
#define ACPHY_PapdCalYref_Q3_papdYreference_Q3_SHIFT(rev) 0
#define ACPHY_PapdCalYref_Q3_papdYreference_Q3_MASK(rev)  (0xffff << ACPHY_PapdCalYref_Q3_papdYreference_Q3_SHIFT(rev))

/* Register ACPHY_PapdCalYrefOverride_I3 */
#define ACPHY_PapdCalYrefOverride_I3(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc76 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc76 : INVALID_ADDRESS))))
#define ACPHY_PapdCalYrefOverride_I3_papdYrefOverride_I3_SHIFT(rev) 0
#define ACPHY_PapdCalYrefOverride_I3_papdYrefOverride_I3_MASK(rev)  (0xffff << ACPHY_PapdCalYrefOverride_I3_papdYrefOverride_I3_SHIFT(rev))

/* Register ACPHY_PapdCalYrefOverride_Q3 */
#define ACPHY_PapdCalYrefOverride_Q3(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc77 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc77 : INVALID_ADDRESS))))
#define ACPHY_PapdCalYrefOverride_Q3_papdYrefOverride_Q3_SHIFT(rev) 0
#define ACPHY_PapdCalYrefOverride_Q3_papdYrefOverride_Q3_MASK(rev)  (0xffff << ACPHY_PapdCalYrefOverride_Q3_papdYrefOverride_Q3_SHIFT(rev))

/* Register ACPHY_PapdEnable3 */
#define ACPHY_PapdEnable3(rev)                                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc78 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc78 : INVALID_ADDRESS))))
#define ACPHY_PapdEnable3_papd_compEnb3_SHIFT(rev)                   0
#define ACPHY_PapdEnable3_papd_compEnb3_MASK(rev)                    (0x1 << ACPHY_PapdEnable3_papd_compEnb3_SHIFT(rev))
#define ACPHY_PapdEnable3_avgPapdPowerEnb3_SHIFT(rev)                1
#define ACPHY_PapdEnable3_avgPapdPowerEnb3_MASK(rev)                 (0x1 << ACPHY_PapdEnable3_avgPapdPowerEnb3_SHIFT(rev))
#define ACPHY_PapdEnable3_gain_dac_rf_override3_SHIFT(rev)           2
#define ACPHY_PapdEnable3_gain_dac_rf_override3_MASK(rev)            (0x1 << ACPHY_PapdEnable3_gain_dac_rf_override3_SHIFT(rev))
#define ACPHY_PapdEnable3_papd_compCckEnb3_SHIFT(rev)                3
#define ACPHY_PapdEnable3_papd_compCckEnb3_MASK(rev)                 (0x1 << ACPHY_PapdEnable3_papd_compCckEnb3_SHIFT(rev))
#define ACPHY_PapdEnable3_gain_dac_rf_reg3_SHIFT(rev)                4
#define ACPHY_PapdEnable3_gain_dac_rf_reg3_MASK(rev)                 (0x1ff << ACPHY_PapdEnable3_gain_dac_rf_reg3_SHIFT(rev))
#define ACPHY_PapdEnable3_papd_comp_interpolation3_SHIFT(rev)        13
#define ACPHY_PapdEnable3_papd_comp_interpolation3_MASK(rev)         (0x1 << ACPHY_PapdEnable3_papd_comp_interpolation3_SHIFT(rev))
#define ACPHY_PapdEnable3_papd_mcs_dependent_comp_enable3_SHIFT(rev) 14
#define ACPHY_PapdEnable3_papd_mcs_dependent_comp_enable3_MASK(rev)  (0x1 << ACPHY_PapdEnable3_papd_mcs_dependent_comp_enable3_SHIFT(rev))
#define ACPHY_PapdEnable3_ihrp_epstbl_sel3_SHIFT(rev)                15
#define ACPHY_PapdEnable3_ihrp_epstbl_sel3_MASK(rev)                 (0x1 << ACPHY_PapdEnable3_ihrp_epstbl_sel3_SHIFT(rev))

/* Register ACPHY_EpsilonTableAdjust3 */
#define ACPHY_EpsilonTableAdjust3(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc79 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc79 : INVALID_ADDRESS))))
#define ACPHY_EpsilonTableAdjust3_epsilonOffset3_SHIFT(rev) 7
#define ACPHY_EpsilonTableAdjust3_epsilonOffset3_MASK(rev)  (0x1ff << ACPHY_EpsilonTableAdjust3_epsilonOffset3_SHIFT(rev))
#define ACPHY_EpsilonTableAdjust3_epsilonScalar3_SHIFT(rev) 0
#define ACPHY_EpsilonTableAdjust3_epsilonScalar3_MASK(rev)  (0x7f << ACPHY_EpsilonTableAdjust3_epsilonScalar3_SHIFT(rev))

/* Register ACPHY_EpsilonOverrideI_3 */
#define ACPHY_EpsilonOverrideI_3(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc7a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc7a : INVALID_ADDRESS))))
#define ACPHY_EpsilonOverrideI_3_epsilonFixedPoint_SHIFT(rev)  14
#define ACPHY_EpsilonOverrideI_3_epsilonFixedPoint_MASK(rev)   (0x3 << ACPHY_EpsilonOverrideI_3_epsilonFixedPoint_SHIFT(rev))
#define ACPHY_EpsilonOverrideI_3_epsilonOverride3_SHIFT(rev)   13
#define ACPHY_EpsilonOverrideI_3_epsilonOverride3_MASK(rev)    (0x1 << ACPHY_EpsilonOverrideI_3_epsilonOverride3_SHIFT(rev))
#define ACPHY_EpsilonOverrideI_3_epsilonOverrideI_3_SHIFT(rev) 0
#define ACPHY_EpsilonOverrideI_3_epsilonOverrideI_3_MASK(rev)  (0x1fff << ACPHY_EpsilonOverrideI_3_epsilonOverrideI_3_SHIFT(rev))

/* Register ACPHY_EpsilonOverrideQ_3 */
#define ACPHY_EpsilonOverrideQ_3(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc7b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc7b : INVALID_ADDRESS))))
#define ACPHY_EpsilonOverrideQ_3_epsilonOverrideQ_3_SHIFT(rev) 0
#define ACPHY_EpsilonOverrideQ_3_epsilonOverrideQ_3_MASK(rev)  (0x1fff << ACPHY_EpsilonOverrideQ_3_epsilonOverrideQ_3_SHIFT(rev))

/* Register ACPHY_PapdCalShifts3 */
#define ACPHY_PapdCalShifts3(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc7c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc7c : INVALID_ADDRESS))))
#define ACPHY_PapdCalShifts3_papd_calEnb3_SHIFT(rev)      13
#define ACPHY_PapdCalShifts3_papd_calEnb3_MASK(rev)       (0x1 << ACPHY_PapdCalShifts3_papd_calEnb3_SHIFT(rev))
#define ACPHY_PapdCalShifts3_papdYrefOverride3_SHIFT(rev) 12
#define ACPHY_PapdCalShifts3_papdYrefOverride3_MASK(rev)  (0x1 << ACPHY_PapdCalShifts3_papdYrefOverride3_SHIFT(rev))
#define ACPHY_PapdCalShifts3_papdLambda_Q3_SHIFT(rev)     8
#define ACPHY_PapdCalShifts3_papdLambda_Q3_MASK(rev)      (0xf << ACPHY_PapdCalShifts3_papdLambda_Q3_SHIFT(rev))
#define ACPHY_PapdCalShifts3_papdLambda_I3_SHIFT(rev)     4
#define ACPHY_PapdCalShifts3_papdLambda_I3_MASK(rev)      (0xf << ACPHY_PapdCalShifts3_papdLambda_I3_SHIFT(rev))
#define ACPHY_PapdCalShifts3_papdCorrShift3_SHIFT(rev)    0
#define ACPHY_PapdCalShifts3_papdCorrShift3_MASK(rev)     (0xf << ACPHY_PapdCalShifts3_papdCorrShift3_SHIFT(rev))

/* Register ACPHY_PapdPolarSaturation03 */
#define ACPHY_PapdPolarSaturation03(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc7d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc7d : INVALID_ADDRESS))))
#define ACPHY_PapdPolarSaturation03_polar_saturate3_SHIFT(rev)    0
#define ACPHY_PapdPolarSaturation03_polar_saturate3_MASK(rev)     (0x1 << ACPHY_PapdPolarSaturation03_polar_saturate3_SHIFT(rev))
#define ACPHY_PapdPolarSaturation03_cckpolar_saturate3_SHIFT(rev) 1
#define ACPHY_PapdPolarSaturation03_cckpolar_saturate3_MASK(rev)  (0x1 << ACPHY_PapdPolarSaturation03_cckpolar_saturate3_SHIFT(rev))
#define ACPHY_PapdPolarSaturation03_stop_index3_SHIFT(rev)        8
#define ACPHY_PapdPolarSaturation03_stop_index3_MASK(rev)         (0x7f << ACPHY_PapdPolarSaturation03_stop_index3_SHIFT(rev))
#define ACPHY_PapdPolarSaturation03_testPipe_SHIFT(rev)           15
#define ACPHY_PapdPolarSaturation03_testPipe_MASK(rev)            (0x1 << ACPHY_PapdPolarSaturation03_testPipe_SHIFT(rev))

/* Register ACPHY_PapdPolarSaturation13 */
#define ACPHY_PapdPolarSaturation13(rev)                                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc7e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc7e : INVALID_ADDRESS))))
#define ACPHY_PapdPolarSaturation13_polar_saturate_amp_override3_SHIFT(rev)    0
#define ACPHY_PapdPolarSaturation13_polar_saturate_amp_override3_MASK(rev)     (0x1 << ACPHY_PapdPolarSaturation13_polar_saturate_amp_override3_SHIFT(rev))
#define ACPHY_PapdPolarSaturation13_polar_saturate_amp_override_value3_SHIFT(rev) 4
#define ACPHY_PapdPolarSaturation13_polar_saturate_amp_override_value3_MASK(rev) (0x1ff << ACPHY_PapdPolarSaturation13_polar_saturate_amp_override_value3_SHIFT(rev))

/* Register ACPHY_PapdPolarSaturation23 */
#define ACPHY_PapdPolarSaturation23(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc7f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc7f : INVALID_ADDRESS))))
#define ACPHY_PapdPolarSaturation23_inv_index_scalar3_SHIFT(rev) 0
#define ACPHY_PapdPolarSaturation23_inv_index_scalar3_MASK(rev)  (0x1fff << ACPHY_PapdPolarSaturation23_inv_index_scalar3_SHIFT(rev))

/* Register ACPHY_PapdLutSel03 */
#define ACPHY_PapdLutSel03(rev)                                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc80 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc80 : INVALID_ADDRESS))))
#define ACPHY_PapdLutSel03_papd_lut_select_ovr3_SHIFT(rev)         0
#define ACPHY_PapdLutSel03_papd_lut_select_ovr3_MASK(rev)          (0x1 << ACPHY_PapdLutSel03_papd_lut_select_ovr3_SHIFT(rev))
#define ACPHY_PapdLutSel03_papd_lut_select_ovr_val_cck3_SHIFT(rev) 2
#define ACPHY_PapdLutSel03_papd_lut_select_ovr_val_cck3_MASK(rev)  (0x7 << ACPHY_PapdLutSel03_papd_lut_select_ovr_val_cck3_SHIFT(rev))
#define ACPHY_PapdLutSel03_papd_lut_select_ovr_val3_SHIFT(rev)     5
#define ACPHY_PapdLutSel03_papd_lut_select_ovr_val3_MASK(rev)      (0x7 << ACPHY_PapdLutSel03_papd_lut_select_ovr_val3_SHIFT(rev))

/* Register ACPHY_PapdLutSel13 */
#define ACPHY_PapdLutSel13(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc81 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc81 : INVALID_ADDRESS))))
#define ACPHY_PapdLutSel13_papd_index_offset_lut03_SHIFT(rev) 0
#define ACPHY_PapdLutSel13_papd_index_offset_lut03_MASK(rev)  (0xff << ACPHY_PapdLutSel13_papd_index_offset_lut03_SHIFT(rev))
#define ACPHY_PapdLutSel13_papd_index_offset_lut13_SHIFT(rev) 8
#define ACPHY_PapdLutSel13_papd_index_offset_lut13_MASK(rev)  (0xff << ACPHY_PapdLutSel13_papd_index_offset_lut13_SHIFT(rev))

/* Register ACPHY_PapdLutSel23 */
#define ACPHY_PapdLutSel23(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc82 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc82 : INVALID_ADDRESS))))
#define ACPHY_PapdLutSel23_papd_index_offset_lut23_SHIFT(rev) 0
#define ACPHY_PapdLutSel23_papd_index_offset_lut23_MASK(rev)  (0xff << ACPHY_PapdLutSel23_papd_index_offset_lut23_SHIFT(rev))
#define ACPHY_PapdLutSel23_papd_index_offset_lut33_SHIFT(rev) 8
#define ACPHY_PapdLutSel23_papd_index_offset_lut33_MASK(rev)  (0xff << ACPHY_PapdLutSel23_papd_index_offset_lut33_SHIFT(rev))

/* Register ACPHY_PapdLutSel33 */
#define ACPHY_PapdLutSel33(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc83 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc83 : INVALID_ADDRESS))))
#define ACPHY_PapdLutSel33_papd_index_offset_lut43_SHIFT(rev) 0
#define ACPHY_PapdLutSel33_papd_index_offset_lut43_MASK(rev)  (0xff << ACPHY_PapdLutSel33_papd_index_offset_lut43_SHIFT(rev))
#define ACPHY_PapdLutSel33_papd_index_offset_lut53_SHIFT(rev) 8
#define ACPHY_PapdLutSel33_papd_index_offset_lut53_MASK(rev)  (0xff << ACPHY_PapdLutSel33_papd_index_offset_lut53_SHIFT(rev))

/* Register ACPHY_PapdLutSel43 */
#define ACPHY_PapdLutSel43(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc84 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc84 : INVALID_ADDRESS))))
#define ACPHY_PapdLutSel43_papd_index_offset_lut63_SHIFT(rev) 0
#define ACPHY_PapdLutSel43_papd_index_offset_lut63_MASK(rev)  (0xff << ACPHY_PapdLutSel43_papd_index_offset_lut63_SHIFT(rev))
#define ACPHY_PapdLutSel43_papd_index_offset_lut73_SHIFT(rev) 8
#define ACPHY_PapdLutSel43_papd_index_offset_lut73_MASK(rev)  (0xff << ACPHY_PapdLutSel43_papd_index_offset_lut73_SHIFT(rev))

/* Register ACPHY_dyn_radioa3 */
#define ACPHY_dyn_radioa3(rev)                                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc88 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc88 : INVALID_ADDRESS))))
#define ACPHY_dyn_radioa3_dyn_radio_ovr3_SHIFT(rev)                  0
#define ACPHY_dyn_radioa3_dyn_radio_ovr3_MASK(rev)                   (0x1 << ACPHY_dyn_radioa3_dyn_radio_ovr3_SHIFT(rev))
#define ACPHY_dyn_radioa3_dyn_radio_ovr_val_idac_main3_SHIFT(rev)    1
#define ACPHY_dyn_radioa3_dyn_radio_ovr_val_idac_main3_MASK(rev)     (0x3f << ACPHY_dyn_radioa3_dyn_radio_ovr_val_idac_main3_SHIFT(rev))
#define ACPHY_dyn_radioa3_dyn_radio_ovr_val_incap_compen3_SHIFT(rev) 7
#define ACPHY_dyn_radioa3_dyn_radio_ovr_val_incap_compen3_MASK(rev)  (0x3f << ACPHY_dyn_radioa3_dyn_radio_ovr_val_incap_compen3_SHIFT(rev))

/* Register ACPHY_dyn_radiob3 */
#define ACPHY_dyn_radiob3(rev)                                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc89 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc89 : INVALID_ADDRESS))))
#define ACPHY_dyn_radiob3_dyn_radio_ovr_val_idac_cas3_SHIFT(rev)     0
#define ACPHY_dyn_radiob3_dyn_radio_ovr_val_idac_cas3_MASK(rev)      (0x3f << ACPHY_dyn_radiob3_dyn_radio_ovr_val_idac_cas3_SHIFT(rev))
#define ACPHY_dyn_radiob3_dyn_radio_ovr_val_txgm_ab3_SHIFT(rev)      6
#define ACPHY_dyn_radiob3_dyn_radio_ovr_val_txgm_ab3_MASK(rev)       (0x1 << ACPHY_dyn_radiob3_dyn_radio_ovr_val_txgm_ab3_SHIFT(rev))
#define ACPHY_dyn_radiob3_dyn_radio_ovr_val_gmab_rctrl3_SHIFT(rev)   7
#define ACPHY_dyn_radiob3_dyn_radio_ovr_val_gmab_rctrl3_MASK(rev)    (0xf << ACPHY_dyn_radiob3_dyn_radio_ovr_val_gmab_rctrl3_SHIFT(rev))
#define ACPHY_dyn_radiob3_dyn_radio_ovr_val_pa2g_bias_bw3_SHIFT(rev) 11
#define ACPHY_dyn_radiob3_dyn_radio_ovr_val_pa2g_bias_bw3_MASK(rev)  (0x7 << ACPHY_dyn_radiob3_dyn_radio_ovr_val_pa2g_bias_bw3_SHIFT(rev))

/* Register ACPHY_dyn_radioc3 */
#define ACPHY_dyn_radioc3(rev)                                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xc8a : INVALID_ADDRESS))
#define ACPHY_dyn_radioc3_dyn_radio_ovr_val_gmab_iqctrl3_SHIFT(rev) 0
#define ACPHY_dyn_radioc3_dyn_radio_ovr_val_gmab_iqctrl3_MASK(rev)  (0xf << ACPHY_dyn_radioc3_dyn_radio_ovr_val_gmab_iqctrl3_SHIFT(rev))

/* Register ACPHY_forceFront3 */
#define ACPHY_forceFront3(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc90 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc90 : INVALID_ADDRESS))))
#define ACPHY_forceFront3_spurcan_clk_en_slms0_SHIFT(rev) 14
#define ACPHY_forceFront3_spurcan_clk_en_slms0_MASK(rev)  (0x1 << ACPHY_forceFront3_spurcan_clk_en_slms0_SHIFT(rev))
#define ACPHY_forceFront3_spurcan_clk_en_slms1_SHIFT(rev) 13
#define ACPHY_forceFront3_spurcan_clk_en_slms1_MASK(rev)  (0x1 << ACPHY_forceFront3_spurcan_clk_en_slms1_SHIFT(rev))
#define ACPHY_forceFront3_spurcan_clk_en_fll_SHIFT(rev)   12
#define ACPHY_forceFront3_spurcan_clk_en_fll_MASK(rev)    (0x1 << ACPHY_forceFront3_spurcan_clk_en_fll_SHIFT(rev))
#define ACPHY_forceFront3_freqEst_SHIFT(rev)              10
#define ACPHY_forceFront3_freqEst_MASK(rev)               (0x1 << ACPHY_forceFront3_freqEst_SHIFT(rev))
#define ACPHY_forceFront3_freqCor_SHIFT(rev)              9
#define ACPHY_forceFront3_freqCor_MASK(rev)               (0x1 << ACPHY_forceFront3_freqCor_SHIFT(rev))
#define ACPHY_forceFront3_mf20U_sub_SHIFT(rev)            8
#define ACPHY_forceFront3_mf20U_sub_MASK(rev)             (0x1 << ACPHY_forceFront3_mf20U_sub_SHIFT(rev))
#define ACPHY_forceFront3_mf20L_sub_SHIFT(rev)            7
#define ACPHY_forceFront3_mf20L_sub_MASK(rev)             (0x1 << ACPHY_forceFront3_mf20L_sub_SHIFT(rev))
#define ACPHY_forceFront3_mf20U_SHIFT(rev)                6
#define ACPHY_forceFront3_mf20U_MASK(rev)                 (0x1 << ACPHY_forceFront3_mf20U_SHIFT(rev))
#define ACPHY_forceFront3_mf20L_SHIFT(rev)                5
#define ACPHY_forceFront3_mf20L_MASK(rev)                 (0x1 << ACPHY_forceFront3_mf20L_SHIFT(rev))
#define ACPHY_forceFront3_auto20U_sub_SHIFT(rev)          4
#define ACPHY_forceFront3_auto20U_sub_MASK(rev)           (0x1 << ACPHY_forceFront3_auto20U_sub_SHIFT(rev))
#define ACPHY_forceFront3_auto20L_sub_SHIFT(rev)          3
#define ACPHY_forceFront3_auto20L_sub_MASK(rev)           (0x1 << ACPHY_forceFront3_auto20L_sub_SHIFT(rev))
#define ACPHY_forceFront3_auto20U_SHIFT(rev)              2
#define ACPHY_forceFront3_auto20U_MASK(rev)               (0x1 << ACPHY_forceFront3_auto20U_SHIFT(rev))
#define ACPHY_forceFront3_auto20L_SHIFT(rev)              1
#define ACPHY_forceFront3_auto20L_MASK(rev)               (0x1 << ACPHY_forceFront3_auto20L_SHIFT(rev))
#define ACPHY_forceFront3_front40_SHIFT(rev)              0
#define ACPHY_forceFront3_front40_MASK(rev)               (0x1 << ACPHY_forceFront3_front40_SHIFT(rev))

/* Register ACPHY_Auxphystats3 */
#define ACPHY_Auxphystats3(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc91 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc91 : INVALID_ADDRESS))))
#define ACPHY_Auxphystats3_auxgaininfo_SHIFT(rev) 0
#define ACPHY_Auxphystats3_auxgaininfo_MASK(rev)  (ACREV_GE(rev,33) ? (0xffff << ACPHY_Auxphystats3_auxgaininfo_SHIFT(rev)) : (0x3fff << ACPHY_Auxphystats3_auxgaininfo_SHIFT(rev)))

/* Register ACPHY_PhyStatsGainInfo3 */
#define ACPHY_PhyStatsGainInfo3(rev)                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc92 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc92 : INVALID_ADDRESS))))
#define ACPHY_PhyStatsGainInfo3_GainInfo_SHIFT(rev) 0
#define ACPHY_PhyStatsGainInfo3_GainInfo_MASK(rev)  (0xffff << ACPHY_PhyStatsGainInfo3_GainInfo_SHIFT(rev))

/* Register ACPHY_rxfe_fifo_uflow_cnt3 */
#define ACPHY_rxfe_fifo_uflow_cnt3(rev)                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc93 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc93 : INVALID_ADDRESS))))
#define ACPHY_rxfe_fifo_uflow_cnt3_uflow_cnt3_SHIFT(rev) 0
#define ACPHY_rxfe_fifo_uflow_cnt3_uflow_cnt3_MASK(rev)  (0xffff << ACPHY_rxfe_fifo_uflow_cnt3_uflow_cnt3_SHIFT(rev))

/* Register ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched3 */
#define ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched3(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc94 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc94 : INVALID_ADDRESS))))
#define ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched3_uflow_cnt_per_pkt_latched3_SHIFT(rev) 0
#define ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched3_uflow_cnt_per_pkt_latched3_MASK(rev) (0xf << ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched3_uflow_cnt_per_pkt_latched3_SHIFT(rev))

/* Register ACPHY_rxfe_fifo_oflow_cnt3 */
#define ACPHY_rxfe_fifo_oflow_cnt3(rev)                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc95 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc95 : INVALID_ADDRESS))))
#define ACPHY_rxfe_fifo_oflow_cnt3_oflow_cnt3_SHIFT(rev) 0
#define ACPHY_rxfe_fifo_oflow_cnt3_oflow_cnt3_MASK(rev)  (0xffff << ACPHY_rxfe_fifo_oflow_cnt3_oflow_cnt3_SHIFT(rev))

/* Register ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched3 */
#define ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched3(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc96 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc96 : INVALID_ADDRESS))))
#define ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched3_oflow_cnt_per_pkt_latched3_SHIFT(rev) 0
#define ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched3_oflow_cnt_per_pkt_latched3_MASK(rev) (0xf << ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched3_oflow_cnt_per_pkt_latched3_SHIFT(rev))

/* Register ACPHY_DCestimateI3 */
#define ACPHY_DCestimateI3(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc98 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc98 : INVALID_ADDRESS))))
#define ACPHY_DCestimateI3_DCestimateI3_SHIFT(rev) 0
#define ACPHY_DCestimateI3_DCestimateI3_MASK(rev)  (0xffff << ACPHY_DCestimateI3_DCestimateI3_SHIFT(rev))

/* Register ACPHY_DCestimateQ3 */
#define ACPHY_DCestimateQ3(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc99 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc99 : INVALID_ADDRESS))))
#define ACPHY_DCestimateQ3_DCestimateQ3_SHIFT(rev) 0
#define ACPHY_DCestimateQ3_DCestimateQ3_MASK(rev)  (0xffff << ACPHY_DCestimateQ3_DCestimateQ3_SHIFT(rev))

/* Register ACPHY_GainDbChange3 */
#define ACPHY_GainDbChange3(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc9a : INVALID_ADDRESS))
#define ACPHY_GainDbChange3_gainDbChange_SHIFT(rev) 0
#define ACPHY_GainDbChange3_gainDbChange_MASK(rev)  (0x1ff << ACPHY_GainDbChange3_gainDbChange_SHIFT(rev))

/* Register ACPHY_txpwr_ctrl_hrpsave13 */
#define ACPHY_txpwr_ctrl_hrpsave13(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc9b : INVALID_ADDRESS))
#define ACPHY_txpwr_ctrl_hrpsave13_intg_cnt_SHIFT(rev)     0
#define ACPHY_txpwr_ctrl_hrpsave13_intg_cnt_MASK(rev)      (0xff << ACPHY_txpwr_ctrl_hrpsave13_intg_cnt_SHIFT(rev))
#define ACPHY_txpwr_ctrl_hrpsave13_intg_cnt_cck_SHIFT(rev) 8
#define ACPHY_txpwr_ctrl_hrpsave13_intg_cnt_cck_MASK(rev)  (0xff << ACPHY_txpwr_ctrl_hrpsave13_intg_cnt_cck_SHIFT(rev))

/* Register ACPHY_txpwr_ctrl_hrpsave23 */
#define ACPHY_txpwr_ctrl_hrpsave23(rev)                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc9c : INVALID_ADDRESS))
#define ACPHY_txpwr_ctrl_hrpsave23_estPwrSum_SHIFT(rev) 0
#define ACPHY_txpwr_ctrl_hrpsave23_estPwrSum_MASK(rev)  (0xffff << ACPHY_txpwr_ctrl_hrpsave23_estPwrSum_SHIFT(rev))

/* Register ACPHY_txpwr_ctrl_hrpsave33 */
#define ACPHY_txpwr_ctrl_hrpsave33(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc9d : INVALID_ADDRESS))
#define ACPHY_txpwr_ctrl_hrpsave33_estPwrSum_cck_SHIFT(rev) 0
#define ACPHY_txpwr_ctrl_hrpsave33_estPwrSum_cck_MASK(rev)  (0xffff << ACPHY_txpwr_ctrl_hrpsave33_estPwrSum_cck_SHIFT(rev))

/* Register ACPHY_txpwr_ctrl_hrpsave43 */
#define ACPHY_txpwr_ctrl_hrpsave43(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc9e : INVALID_ADDRESS))
#define ACPHY_txpwr_ctrl_hrpsave43_pwrIndex_norm_SHIFT(rev)  0
#define ACPHY_txpwr_ctrl_hrpsave43_pwrIndex_norm_MASK(rev)   (0xff << ACPHY_txpwr_ctrl_hrpsave43_pwrIndex_norm_SHIFT(rev))
#define ACPHY_txpwr_ctrl_hrpsave43_estPwrSum1_SHIFT(rev)     8
#define ACPHY_txpwr_ctrl_hrpsave43_estPwrSum1_MASK(rev)      (0x1 << ACPHY_txpwr_ctrl_hrpsave43_estPwrSum1_SHIFT(rev))
#define ACPHY_txpwr_ctrl_hrpsave43_estPwrSum_cck1_SHIFT(rev) 9
#define ACPHY_txpwr_ctrl_hrpsave43_estPwrSum_cck1_MASK(rev)  (0x1 << ACPHY_txpwr_ctrl_hrpsave43_estPwrSum_cck1_SHIFT(rev))

/* Register ACPHY_txpwrctrl_hrprestore13 */
#define ACPHY_txpwrctrl_hrprestore13(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc9f : INVALID_ADDRESS))
#define ACPHY_txpwrctrl_hrprestore13_intg_cnt_SHIFT(rev)     0
#define ACPHY_txpwrctrl_hrprestore13_intg_cnt_MASK(rev)      (0xff << ACPHY_txpwrctrl_hrprestore13_intg_cnt_SHIFT(rev))
#define ACPHY_txpwrctrl_hrprestore13_intg_cnt_cck_SHIFT(rev) 8
#define ACPHY_txpwrctrl_hrprestore13_intg_cnt_cck_MASK(rev)  (0xff << ACPHY_txpwrctrl_hrprestore13_intg_cnt_cck_SHIFT(rev))

/* Register ACPHY_Core4RxIQCompA3 */
#define ACPHY_Core4RxIQCompA3(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xca0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xca0 : INVALID_ADDRESS))))
#define ACPHY_Core4RxIQCompA3_a3_SHIFT(rev) 0
#define ACPHY_Core4RxIQCompA3_a3_MASK(rev)  (0x3ff << ACPHY_Core4RxIQCompA3_a3_SHIFT(rev))

/* Register ACPHY_Core4RxIQCompB3 */
#define ACPHY_Core4RxIQCompB3(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xca1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xca1 : INVALID_ADDRESS))))
#define ACPHY_Core4RxIQCompB3_b3_SHIFT(rev) 0
#define ACPHY_Core4RxIQCompB3_b3_MASK(rev)  (0x3ff << ACPHY_Core4RxIQCompB3_b3_SHIFT(rev))

/* Register ACPHY_Core4BPhyRxIQCompA3 */
#define ACPHY_Core4BPhyRxIQCompA3(rev)         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xca2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xca2 : INVALID_ADDRESS))))
#define ACPHY_Core4BPhyRxIQCompA3_a_SHIFT(rev) 0
#define ACPHY_Core4BPhyRxIQCompA3_a_MASK(rev)  (0x3ff << ACPHY_Core4BPhyRxIQCompA3_a_SHIFT(rev))

/* Register ACPHY_Core4BPhyRxIQCompB3 */
#define ACPHY_Core4BPhyRxIQCompB3(rev)         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xca3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xca3 : INVALID_ADDRESS))))
#define ACPHY_Core4BPhyRxIQCompB3_b_SHIFT(rev) 0
#define ACPHY_Core4BPhyRxIQCompB3_b_MASK(rev)  (0x3ff << ACPHY_Core4BPhyRxIQCompB3_b_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str3_c0 */
#define ACPHY_rxfdiqcomp_str3_c0(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xca4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xca4 : INVALID_ADDRESS))))
#define ACPHY_rxfdiqcomp_str3_c0_c0_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str3_c0_c0_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str3_c0_c0_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str3_c1 */
#define ACPHY_rxfdiqcomp_str3_c1(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xca5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xca5 : INVALID_ADDRESS))))
#define ACPHY_rxfdiqcomp_str3_c1_c1_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str3_c1_c1_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str3_c1_c1_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str3_c2 */
#define ACPHY_rxfdiqcomp_str3_c2(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xca6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xca6 : INVALID_ADDRESS))))
#define ACPHY_rxfdiqcomp_str3_c2_c2_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str3_c2_c2_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str3_c2_c2_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str3_c3 */
#define ACPHY_rxfdiqcomp_str3_c3(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xca7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xca7 : INVALID_ADDRESS))))
#define ACPHY_rxfdiqcomp_str3_c3_c3_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str3_c3_c3_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str3_c3_c3_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str3_c4 */
#define ACPHY_rxfdiqcomp_str3_c4(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xca8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xca8 : INVALID_ADDRESS))))
#define ACPHY_rxfdiqcomp_str3_c4_c4_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str3_c4_c4_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str3_c4_c4_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str3_c5 */
#define ACPHY_rxfdiqcomp_str3_c5(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xca9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xca9 : INVALID_ADDRESS))))
#define ACPHY_rxfdiqcomp_str3_c5_c5_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str3_c5_c5_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str3_c5_c5_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str3_c6 */
#define ACPHY_rxfdiqcomp_str3_c6(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcaa : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcaa : INVALID_ADDRESS))))
#define ACPHY_rxfdiqcomp_str3_c6_c6_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str3_c6_c6_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str3_c6_c6_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str3_c7 */
#define ACPHY_rxfdiqcomp_str3_c7(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcab : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcab : INVALID_ADDRESS))))
#define ACPHY_rxfdiqcomp_str3_c7_c7_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str3_c7_c7_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str3_c7_c7_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str3_c8 */
#define ACPHY_rxfdiqcomp_str3_c8(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcac : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcac : INVALID_ADDRESS))))
#define ACPHY_rxfdiqcomp_str3_c8_c8_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str3_c8_c8_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str3_c8_c8_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str3_c9 */
#define ACPHY_rxfdiqcomp_str3_c9(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcad : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcad : INVALID_ADDRESS))))
#define ACPHY_rxfdiqcomp_str3_c9_c9_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str3_c9_c9_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str3_c9_c9_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str3_c10 */
#define ACPHY_rxfdiqcomp_str3_c10(rev)           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcae : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcae : INVALID_ADDRESS))))
#define ACPHY_rxfdiqcomp_str3_c10_c10_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str3_c10_c10_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str3_c10_c10_SHIFT(rev))

/* Register ACPHY_RxSdFeConfig73 */
#define ACPHY_RxSdFeConfig73(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcaf : INVALID_ADDRESS))
#define ACPHY_RxSdFeConfig73_farrow_i_dc_offset_SHIFT(rev) 0
#define ACPHY_RxSdFeConfig73_farrow_i_dc_offset_MASK(rev)  (0x3f << ACPHY_RxSdFeConfig73_farrow_i_dc_offset_SHIFT(rev))
#define ACPHY_RxSdFeConfig73_farrow_q_dc_offset_SHIFT(rev) 6
#define ACPHY_RxSdFeConfig73_farrow_q_dc_offset_MASK(rev)  (0x3f << ACPHY_RxSdFeConfig73_farrow_q_dc_offset_SHIFT(rev))

/* Register ACPHY_pwr_offset_adj_in_fbpath3 */
#define ACPHY_pwr_offset_adj_in_fbpath3(rev)                                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcb0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcb0 : INVALID_ADDRESS))))
#define ACPHY_pwr_offset_adj_in_fbpath3_pwr_offset_adj_in_fbpath_80p80_fullband_SHIFT(rev) 8
#define ACPHY_pwr_offset_adj_in_fbpath3_pwr_offset_adj_in_fbpath_80p80_fullband_MASK(rev) (0xff << ACPHY_pwr_offset_adj_in_fbpath3_pwr_offset_adj_in_fbpath_80p80_fullband_SHIFT(rev))
#define ACPHY_pwr_offset_adj_in_fbpath3_pwr_offset_adj_in_fbpath_80p80_subband_SHIFT(rev) 0
#define ACPHY_pwr_offset_adj_in_fbpath3_pwr_offset_adj_in_fbpath_80p80_subband_MASK(rev) (0xff << ACPHY_pwr_offset_adj_in_fbpath3_pwr_offset_adj_in_fbpath_80p80_subband_SHIFT(rev))

/* Register ACPHY_TxPwrCtrl_Multi_Mode3 */
#define ACPHY_TxPwrCtrl_Multi_Mode3(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcb1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcb1 : INVALID_ADDRESS))))
#define ACPHY_TxPwrCtrl_Multi_Mode3_txPwrIndexLimit_SHIFT(rev) 0
#define ACPHY_TxPwrCtrl_Multi_Mode3_txPwrIndexLimit_MASK(rev)  (0xff << ACPHY_TxPwrCtrl_Multi_Mode3_txPwrIndexLimit_SHIFT(rev))
#define ACPHY_TxPwrCtrl_Multi_Mode3_multi_mode_SHIFT(rev)      8
#define ACPHY_TxPwrCtrl_Multi_Mode3_multi_mode_MASK(rev)       (0x7 << ACPHY_TxPwrCtrl_Multi_Mode3_multi_mode_SHIFT(rev))
#define ACPHY_TxPwrCtrl_Multi_Mode3_seg_sub_band_SHIFT(rev)    11
#define ACPHY_TxPwrCtrl_Multi_Mode3_seg_sub_band_MASK(rev)     (0x1 << ACPHY_TxPwrCtrl_Multi_Mode3_seg_sub_band_SHIFT(rev))
#define ACPHY_TxPwrCtrl_Multi_Mode3_enable_damp_acc_SHIFT(rev) 12
#define ACPHY_TxPwrCtrl_Multi_Mode3_enable_damp_acc_MASK(rev)  (0x1 << ACPHY_TxPwrCtrl_Multi_Mode3_enable_damp_acc_SHIFT(rev))
#define ACPHY_TxPwrCtrl_Multi_Mode3_fifo_lock_mode_SHIFT(rev)  13
#define ACPHY_TxPwrCtrl_Multi_Mode3_fifo_lock_mode_MASK(rev)   (0x1 << ACPHY_TxPwrCtrl_Multi_Mode3_fifo_lock_mode_SHIFT(rev))

/* Register ACPHY_TxPwrCtrl_80P80_full_sub_band3 */
#define ACPHY_TxPwrCtrl_80P80_full_sub_band3(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcb2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcb2 : INVALID_ADDRESS))))
#define ACPHY_TxPwrCtrl_80P80_full_sub_band3_per_core_pwr_offset_80p80_fullband_SHIFT(rev) 8
#define ACPHY_TxPwrCtrl_80P80_full_sub_band3_per_core_pwr_offset_80p80_fullband_MASK(rev) (0xff << ACPHY_TxPwrCtrl_80P80_full_sub_band3_per_core_pwr_offset_80p80_fullband_SHIFT(rev))
#define ACPHY_TxPwrCtrl_80P80_full_sub_band3_per_core_pwr_offset_80p80_subband_SHIFT(rev) 0
#define ACPHY_TxPwrCtrl_80P80_full_sub_band3_per_core_pwr_offset_80p80_subband_MASK(rev) (0xff << ACPHY_TxPwrCtrl_80P80_full_sub_band3_per_core_pwr_offset_80p80_subband_SHIFT(rev))

/* Register ACPHY_TxPwrCtrl_siso_mimo_path3 */
#define ACPHY_TxPwrCtrl_siso_mimo_path3(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcb3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcb3 : INVALID_ADDRESS))))
#define ACPHY_TxPwrCtrl_siso_mimo_path3_siso_est_pwr_offset_adj_SHIFT(rev) 8
#define ACPHY_TxPwrCtrl_siso_mimo_path3_siso_est_pwr_offset_adj_MASK(rev)  (0xff << ACPHY_TxPwrCtrl_siso_mimo_path3_siso_est_pwr_offset_adj_SHIFT(rev))
#define ACPHY_TxPwrCtrl_siso_mimo_path3_mimo_est_pwr_offset_adj_SHIFT(rev) 0
#define ACPHY_TxPwrCtrl_siso_mimo_path3_mimo_est_pwr_offset_adj_MASK(rev)  (0xff << ACPHY_TxPwrCtrl_siso_mimo_path3_mimo_est_pwr_offset_adj_SHIFT(rev))

/* Register ACPHY_TxPwrCtrl_enable3 */
#define ACPHY_TxPwrCtrl_enable3(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcb4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcb4 : INVALID_ADDRESS))))
#define ACPHY_TxPwrCtrl_enable3_force_tssi_en_SHIFT(rev) 0
#define ACPHY_TxPwrCtrl_enable3_force_tssi_en_MASK(rev)  (0x1 << ACPHY_TxPwrCtrl_enable3_force_tssi_en_SHIFT(rev))

/* Register ACPHY_tssimem_wrap3 */
#define ACPHY_tssimem_wrap3(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcb5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcb5 : INVALID_ADDRESS))))
#define ACPHY_tssimem_wrap3_tssimem_addr_SHIFT(rev)        0
#define ACPHY_tssimem_wrap3_tssimem_addr_MASK(rev)         (0x1f << ACPHY_tssimem_wrap3_tssimem_addr_SHIFT(rev))
#define ACPHY_tssimem_wrap3_tssimemaddr_wrapped_SHIFT(rev) 5
#define ACPHY_tssimem_wrap3_tssimemaddr_wrapped_MASK(rev)  (0x1 << ACPHY_tssimem_wrap3_tssimemaddr_wrapped_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlIdleTssi_third_path3 */
#define ACPHY_TxPwrCtrlIdleTssi_third_path3(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcb6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcb6 : INVALID_ADDRESS))))
#define ACPHY_TxPwrCtrlIdleTssi_third_path3_idleTssi_third3_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlIdleTssi_third_path3_idleTssi_third3_MASK(rev)  (0x3ff << ACPHY_TxPwrCtrlIdleTssi_third_path3_idleTssi_third3_SHIFT(rev))

/* Register ACPHY_phy2mac_dbg_data_mux_sel3 */
#define ACPHY_phy2mac_dbg_data_mux_sel3(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcb7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcb7 : INVALID_ADDRESS))))
#define ACPHY_phy2mac_dbg_data_mux_sel3_phy2mac_dbg_or_gpio_sel_SHIFT(rev) 0
#define ACPHY_phy2mac_dbg_data_mux_sel3_phy2mac_dbg_or_gpio_sel_MASK(rev)  (0x1 << ACPHY_phy2mac_dbg_data_mux_sel3_phy2mac_dbg_or_gpio_sel_SHIFT(rev))
#define ACPHY_phy2mac_dbg_data_mux_sel3_phy2mac_dbg_data_sel_SHIFT(rev)    1
#define ACPHY_phy2mac_dbg_data_mux_sel3_phy2mac_dbg_data_sel_MASK(rev)     (0x3 << ACPHY_phy2mac_dbg_data_mux_sel3_phy2mac_dbg_data_sel_SHIFT(rev))

/* Register ACPHY_tx_upconv_13bit_data_out_en3 */
#define ACPHY_tx_upconv_13bit_data_out_en3(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcb8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcb8 : INVALID_ADDRESS))))
#define ACPHY_tx_upconv_13bit_data_out_en3_upconv_out_13bit_en_SHIFT(rev) 0
#define ACPHY_tx_upconv_13bit_data_out_en3_upconv_out_13bit_en_MASK(rev)  (0x1 << ACPHY_tx_upconv_13bit_data_out_en3_upconv_out_13bit_en_SHIFT(rev))

/* Register ACPHY_rx_tia_dc_loop_3 */
#define ACPHY_rx_tia_dc_loop_3(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcba : INVALID_ADDRESS))
#define ACPHY_rx_tia_dc_loop_3_dac_sign_SHIFT(rev)      0
#define ACPHY_rx_tia_dc_loop_3_dac_sign_MASK(rev)       (0x1 << ACPHY_rx_tia_dc_loop_3_dac_sign_SHIFT(rev))
#define ACPHY_rx_tia_dc_loop_3_en_lock_SHIFT(rev)       1
#define ACPHY_rx_tia_dc_loop_3_en_lock_MASK(rev)        (0x1 << ACPHY_rx_tia_dc_loop_3_en_lock_SHIFT(rev))
#define ACPHY_rx_tia_dc_loop_3_restart_gear_SHIFT(rev)  2
#define ACPHY_rx_tia_dc_loop_3_restart_gear_MASK(rev)   (0x7 << ACPHY_rx_tia_dc_loop_3_restart_gear_SHIFT(rev))
#define ACPHY_rx_tia_dc_loop_3_dc_loop_reset_SHIFT(rev) 5
#define ACPHY_rx_tia_dc_loop_3_dc_loop_reset_MASK(rev)  (0x1 << ACPHY_rx_tia_dc_loop_3_dc_loop_reset_SHIFT(rev))
#define ACPHY_rx_tia_dc_loop_3_dc_loop_hold_SHIFT(rev)  6
#define ACPHY_rx_tia_dc_loop_3_dc_loop_hold_MASK(rev)   (0x1 << ACPHY_rx_tia_dc_loop_3_dc_loop_hold_SHIFT(rev))

/* Register ACPHY_TIA_offset_DAC_I_3 */
#define ACPHY_TIA_offset_DAC_I_3(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcbb : INVALID_ADDRESS))
#define ACPHY_TIA_offset_DAC_I_3_TIA_offset_DAC_I_SHIFT(rev) 0
#define ACPHY_TIA_offset_DAC_I_3_TIA_offset_DAC_I_MASK(rev)  (0x1ff << ACPHY_TIA_offset_DAC_I_3_TIA_offset_DAC_I_SHIFT(rev))

/* Register ACPHY_TIA_offset_DAC_Q_3 */
#define ACPHY_TIA_offset_DAC_Q_3(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcbc : INVALID_ADDRESS))
#define ACPHY_TIA_offset_DAC_Q_3_TIA_offset_DAC_Q_SHIFT(rev) 0
#define ACPHY_TIA_offset_DAC_Q_3_TIA_offset_DAC_Q_MASK(rev)  (0x1ff << ACPHY_TIA_offset_DAC_Q_3_TIA_offset_DAC_Q_SHIFT(rev))

/* Register ACPHY_IqestIqAccLo3 */
#define ACPHY_IqestIqAccLo3(rev)               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcc0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcc0 : INVALID_ADDRESS))))
#define ACPHY_IqestIqAccLo3_iqAccLo_SHIFT(rev) 0
#define ACPHY_IqestIqAccLo3_iqAccLo_MASK(rev)  (0xffff << ACPHY_IqestIqAccLo3_iqAccLo_SHIFT(rev))

/* Register ACPHY_IqestIqAccHi3 */
#define ACPHY_IqestIqAccHi3(rev)               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcc1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcc1 : INVALID_ADDRESS))))
#define ACPHY_IqestIqAccHi3_iqAccHi_SHIFT(rev) 0
#define ACPHY_IqestIqAccHi3_iqAccHi_MASK(rev)  (0xffff << ACPHY_IqestIqAccHi3_iqAccHi_SHIFT(rev))

/* Register ACPHY_IqestipwrAccLo3 */
#define ACPHY_IqestipwrAccLo3(rev)                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcc2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcc2 : INVALID_ADDRESS))))
#define ACPHY_IqestipwrAccLo3_ipwrAccLo_SHIFT(rev) 0
#define ACPHY_IqestipwrAccLo3_ipwrAccLo_MASK(rev)  (0xffff << ACPHY_IqestipwrAccLo3_ipwrAccLo_SHIFT(rev))

/* Register ACPHY_IqestipwrAccHi3 */
#define ACPHY_IqestipwrAccHi3(rev)                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcc3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcc3 : INVALID_ADDRESS))))
#define ACPHY_IqestipwrAccHi3_ipwrAccHi_SHIFT(rev) 0
#define ACPHY_IqestipwrAccHi3_ipwrAccHi_MASK(rev)  (0xffff << ACPHY_IqestipwrAccHi3_ipwrAccHi_SHIFT(rev))

/* Register ACPHY_IqestqpwrAccLo3 */
#define ACPHY_IqestqpwrAccLo3(rev)                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcc4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcc4 : INVALID_ADDRESS))))
#define ACPHY_IqestqpwrAccLo3_qpwrAccLo_SHIFT(rev) 0
#define ACPHY_IqestqpwrAccLo3_qpwrAccLo_MASK(rev)  (0xffff << ACPHY_IqestqpwrAccLo3_qpwrAccLo_SHIFT(rev))

/* Register ACPHY_IqestqpwrAccHi3 */
#define ACPHY_IqestqpwrAccHi3(rev)                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcc5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcc5 : INVALID_ADDRESS))))
#define ACPHY_IqestqpwrAccHi3_qpwrAccHi_SHIFT(rev) 0
#define ACPHY_IqestqpwrAccHi3_qpwrAccHi_MASK(rev)  (0xffff << ACPHY_IqestqpwrAccHi3_qpwrAccHi_SHIFT(rev))

/* Register ACPHY_RssiLtfRssi3 */
#define ACPHY_RssiLtfRssi3(rev)               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcc6 : INVALID_ADDRESS))
#define ACPHY_RssiLtfRssi3_ltfRssi_SHIFT(rev) 0
#define ACPHY_RssiLtfRssi3_ltfRssi_MASK(rev)  (0xffff << ACPHY_RssiLtfRssi3_ltfRssi_SHIFT(rev))

/* Register ACPHY_RssiHtfRssi3 */
#define ACPHY_RssiHtfRssi3(rev)               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcc7 : INVALID_ADDRESS))
#define ACPHY_RssiHtfRssi3_HtfRssi_SHIFT(rev) 0
#define ACPHY_RssiHtfRssi3_HtfRssi_MASK(rev)  (0xffff << ACPHY_RssiHtfRssi3_HtfRssi_SHIFT(rev))

/* Register ACPHY_txpwr_ctrl_hrprestore23 */
#define ACPHY_txpwr_ctrl_hrprestore23(rev)                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcc8 : INVALID_ADDRESS))
#define ACPHY_txpwr_ctrl_hrprestore23_estPwrSum_SHIFT(rev) 0
#define ACPHY_txpwr_ctrl_hrprestore23_estPwrSum_MASK(rev)  (0xffff << ACPHY_txpwr_ctrl_hrprestore23_estPwrSum_SHIFT(rev))

/* Register ACPHY_txpwr_ctrl_hrprestore33 */
#define ACPHY_txpwr_ctrl_hrprestore33(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcc9 : INVALID_ADDRESS))
#define ACPHY_txpwr_ctrl_hrprestore33_estPwrSum_cck_SHIFT(rev) 0
#define ACPHY_txpwr_ctrl_hrprestore33_estPwrSum_cck_MASK(rev)  (0xffff << ACPHY_txpwr_ctrl_hrprestore33_estPwrSum_cck_SHIFT(rev))

/* Register ACPHY_txpwrctrl_hrprestore43 */
#define ACPHY_txpwrctrl_hrprestore43(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcca : INVALID_ADDRESS))
#define ACPHY_txpwrctrl_hrprestore43_pwrIndex_norm_SHIFT(rev)  0
#define ACPHY_txpwrctrl_hrprestore43_pwrIndex_norm_MASK(rev)   (0xff << ACPHY_txpwrctrl_hrprestore43_pwrIndex_norm_SHIFT(rev))
#define ACPHY_txpwrctrl_hrprestore43_estPwrSum1_SHIFT(rev)     8
#define ACPHY_txpwrctrl_hrprestore43_estPwrSum1_MASK(rev)      (0x1 << ACPHY_txpwrctrl_hrprestore43_estPwrSum1_SHIFT(rev))
#define ACPHY_txpwrctrl_hrprestore43_estPwrSum_cck1_SHIFT(rev) 9
#define ACPHY_txpwrctrl_hrprestore43_estPwrSum_cck1_MASK(rev)  (0x1 << ACPHY_txpwrctrl_hrprestore43_estPwrSum_cck1_SHIFT(rev))

/* Register ACPHY_txpwrctrl_hrprestore53 */
#define ACPHY_txpwrctrl_hrprestore53(rev)               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xccb : INVALID_ADDRESS))
#define ACPHY_txpwrctrl_hrprestore53_restore_SHIFT(rev) 0
#define ACPHY_txpwrctrl_hrprestore53_restore_MASK(rev)  (0x1 << ACPHY_txpwrctrl_hrprestore53_restore_SHIFT(rev))

/* Register ACPHY_Core3mClpAgcW1ClipCntTh */
#define ACPHY_Core3mClpAgcW1ClipCntTh(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcd0 : INVALID_ADDRESS))
#define ACPHY_Core3mClpAgcW1ClipCntTh_mClpAgcW1ClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core3mClpAgcW1ClipCntTh_mClpAgcW1ClipCntThLo_MASK(rev)  (0xff << ACPHY_Core3mClpAgcW1ClipCntTh_mClpAgcW1ClipCntThLo_SHIFT(rev))
#define ACPHY_Core3mClpAgcW1ClipCntTh_mClpAgcW1ClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core3mClpAgcW1ClipCntTh_mClpAgcW1ClipCntThHi_MASK(rev)  (0xff << ACPHY_Core3mClpAgcW1ClipCntTh_mClpAgcW1ClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core3mClpAgcW3ClipCntTh */
#define ACPHY_Core3mClpAgcW3ClipCntTh(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcd1 : INVALID_ADDRESS))
#define ACPHY_Core3mClpAgcW3ClipCntTh_mClpAgcW3ClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core3mClpAgcW3ClipCntTh_mClpAgcW3ClipCntThLo_MASK(rev)  (0xff << ACPHY_Core3mClpAgcW3ClipCntTh_mClpAgcW3ClipCntThLo_SHIFT(rev))
#define ACPHY_Core3mClpAgcW3ClipCntTh_mClpAgcW3ClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core3mClpAgcW3ClipCntTh_mClpAgcW3ClipCntThHi_MASK(rev)  (0xff << ACPHY_Core3mClpAgcW3ClipCntTh_mClpAgcW3ClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core3barelyClipBackoff */
#define ACPHY_Core3barelyClipBackoff(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcd2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcd2 : INVALID_ADDRESS))))
#define ACPHY_Core3barelyClipBackoff_barelyclipThreshold_SHIFT(rev) 0
#define ACPHY_Core3barelyClipBackoff_barelyclipThreshold_MASK(rev)  (0xffff << ACPHY_Core3barelyClipBackoff_barelyclipThreshold_SHIFT(rev))

/* Register ACPHY_Core3mClpAgcNbClipCntTh */
#define ACPHY_Core3mClpAgcNbClipCntTh(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcd3 : INVALID_ADDRESS))
#define ACPHY_Core3mClpAgcNbClipCntTh_mClpAgcNbClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core3mClpAgcNbClipCntTh_mClpAgcNbClipCntThLo_MASK(rev)  (0xff << ACPHY_Core3mClpAgcNbClipCntTh_mClpAgcNbClipCntThLo_SHIFT(rev))
#define ACPHY_Core3mClpAgcNbClipCntTh_mClpAgcNbClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core3mClpAgcNbClipCntTh_mClpAgcNbClipCntThHi_MASK(rev)  (0xff << ACPHY_Core3mClpAgcNbClipCntTh_mClpAgcNbClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core3computeGainInfo */
#define ACPHY_Core3computeGainInfo(rev)                                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcd4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcd4 : INVALID_ADDRESS))))
#define ACPHY_Core3computeGainInfo_disableClip1detect_SHIFT(rev)         14
#define ACPHY_Core3computeGainInfo_disableClip1detect_MASK(rev)          (0x1 << ACPHY_Core3computeGainInfo_disableClip1detect_SHIFT(rev))
#define ACPHY_Core3computeGainInfo_disableClip2detect_SHIFT(rev)         13
#define ACPHY_Core3computeGainInfo_disableClip2detect_MASK(rev)          (0x1 << ACPHY_Core3computeGainInfo_disableClip2detect_SHIFT(rev))
#define ACPHY_Core3computeGainInfo_barelyClipGainBackoffValue_SHIFT(rev) 5
#define ACPHY_Core3computeGainInfo_barelyClipGainBackoffValue_MASK(rev)  (0x1f << ACPHY_Core3computeGainInfo_barelyClipGainBackoffValue_SHIFT(rev))
#define ACPHY_Core3computeGainInfo_gainBackoffValue_SHIFT(rev)           0
#define ACPHY_Core3computeGainInfo_gainBackoffValue_MASK(rev)            (0x1f << ACPHY_Core3computeGainInfo_gainBackoffValue_SHIFT(rev))

/* Register ACPHY_Core3cckcomputeGainInfo */
#define ACPHY_Core3cckcomputeGainInfo(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcd5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcd5 : INVALID_ADDRESS))))
#define ACPHY_Core3cckcomputeGainInfo_cckgainBackoffValue_SHIFT(rev) 0
#define ACPHY_Core3cckcomputeGainInfo_cckgainBackoffValue_MASK(rev)  (0x1f << ACPHY_Core3cckcomputeGainInfo_cckgainBackoffValue_SHIFT(rev))
#define ACPHY_Core3cckcomputeGainInfo_cckmaxGainValue_SHIFT(rev)     8
#define ACPHY_Core3cckcomputeGainInfo_cckmaxGainValue_MASK(rev)      (0xff << ACPHY_Core3cckcomputeGainInfo_cckmaxGainValue_SHIFT(rev))

/* Register ACPHY_Core3MinMaxGain */
#define ACPHY_Core3MinMaxGain(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcd6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcd6 : INVALID_ADDRESS))))
#define ACPHY_Core3MinMaxGain_maxGainValue_SHIFT(rev) 8
#define ACPHY_Core3MinMaxGain_maxGainValue_MASK(rev)  (0xff << ACPHY_Core3MinMaxGain_maxGainValue_SHIFT(rev))
#define ACPHY_Core3MinMaxGain_minGainValue_SHIFT(rev) 0
#define ACPHY_Core3MinMaxGain_minGainValue_MASK(rev)  (0xff << ACPHY_Core3MinMaxGain_minGainValue_SHIFT(rev))

/* Register ACPHY_Core3mClpAgcMDClipCntTh1 */
#define ACPHY_Core3mClpAgcMDClipCntTh1(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcd7 : INVALID_ADDRESS))
#define ACPHY_Core3mClpAgcMDClipCntTh1_mClpAgcNbClipCntThMd_SHIFT(rev) 0
#define ACPHY_Core3mClpAgcMDClipCntTh1_mClpAgcNbClipCntThMd_MASK(rev)  (0xff << ACPHY_Core3mClpAgcMDClipCntTh1_mClpAgcNbClipCntThMd_SHIFT(rev))
#define ACPHY_Core3mClpAgcMDClipCntTh1_mClpAgcW3ClipCntThMd_SHIFT(rev) 8
#define ACPHY_Core3mClpAgcMDClipCntTh1_mClpAgcW3ClipCntThMd_MASK(rev)  (0xff << ACPHY_Core3mClpAgcMDClipCntTh1_mClpAgcW3ClipCntThMd_SHIFT(rev))

/* Register ACPHY_Core3edThreshold */
#define ACPHY_Core3edThreshold(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcd8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcd8 : INVALID_ADDRESS))))
#define ACPHY_Core3edThreshold_edThreshold_SHIFT(rev) 0
#define ACPHY_Core3edThreshold_edThreshold_MASK(rev)  (0xffff << ACPHY_Core3edThreshold_edThreshold_SHIFT(rev))

/* Register ACPHY_Core3smallsigThreshold */
#define ACPHY_Core3smallsigThreshold(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcd9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcd9 : INVALID_ADDRESS))))
#define ACPHY_Core3smallsigThreshold_smallsigThreshold_SHIFT(rev) 0
#define ACPHY_Core3smallsigThreshold_smallsigThreshold_MASK(rev)  (0xffff << ACPHY_Core3smallsigThreshold_smallsigThreshold_SHIFT(rev))

/* Register ACPHY_Core3Clip1Threshold */
#define ACPHY_Core3Clip1Threshold(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcda : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcda : INVALID_ADDRESS))))
#define ACPHY_Core3Clip1Threshold_Clip1Threshold_SHIFT(rev) 0
#define ACPHY_Core3Clip1Threshold_Clip1Threshold_MASK(rev)  (0xffff << ACPHY_Core3Clip1Threshold_Clip1Threshold_SHIFT(rev))

/* Register ACPHY_Core3Clip2Threshold */
#define ACPHY_Core3Clip2Threshold(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcdb : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcdb : INVALID_ADDRESS))))
#define ACPHY_Core3Clip2Threshold_Clip2Threshold_SHIFT(rev) 0
#define ACPHY_Core3Clip2Threshold_Clip2Threshold_MASK(rev)  (0xffff << ACPHY_Core3Clip2Threshold_Clip2Threshold_SHIFT(rev))

/* Register ACPHY_Core3InitGainCodeA */
#define ACPHY_Core3InitGainCodeA(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcdc : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcdc : INVALID_ADDRESS))))
#define ACPHY_Core3InitGainCodeA_initmixergainIndex_SHIFT(rev) 7
#define ACPHY_Core3InitGainCodeA_initmixergainIndex_MASK(rev)  (0xf << ACPHY_Core3InitGainCodeA_initmixergainIndex_SHIFT(rev))
#define ACPHY_Core3InitGainCodeA_initlna2Index_SHIFT(rev)      4
#define ACPHY_Core3InitGainCodeA_initlna2Index_MASK(rev)       (0x7 << ACPHY_Core3InitGainCodeA_initlna2Index_SHIFT(rev))
#define ACPHY_Core3InitGainCodeA_initLnaIndex_SHIFT(rev)       1
#define ACPHY_Core3InitGainCodeA_initLnaIndex_MASK(rev)        (0x7 << ACPHY_Core3InitGainCodeA_initLnaIndex_SHIFT(rev))
#define ACPHY_Core3InitGainCodeA_initExtLnaIndex_SHIFT(rev)    0
#define ACPHY_Core3InitGainCodeA_initExtLnaIndex_MASK(rev)     (0x1 << ACPHY_Core3InitGainCodeA_initExtLnaIndex_SHIFT(rev))

/* Register ACPHY_Core3InitGainCodeB */
#define ACPHY_Core3InitGainCodeB(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcdd : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcdd : INVALID_ADDRESS))))
#define ACPHY_Core3InitGainCodeB_initvgagainIndex_SHIFT(rev) 12
#define ACPHY_Core3InitGainCodeB_initvgagainIndex_MASK(rev)  (0xf << ACPHY_Core3InitGainCodeB_initvgagainIndex_SHIFT(rev))
#define ACPHY_Core3InitGainCodeB_InitBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core3InitGainCodeB_InitBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core3InitGainCodeB_InitBiQ1Index_SHIFT(rev))
#define ACPHY_Core3InitGainCodeB_InitBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core3InitGainCodeB_InitBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core3InitGainCodeB_InitBiQ0Index_SHIFT(rev))
#define ACPHY_Core3InitGainCodeB_InitHiTrTxIndex_SHIFT(rev)  3
#define ACPHY_Core3InitGainCodeB_InitHiTrTxIndex_MASK(rev)   (0x1 << ACPHY_Core3InitGainCodeB_InitHiTrTxIndex_SHIFT(rev))
#define ACPHY_Core3InitGainCodeB_InitHiTrRxIndex_SHIFT(rev)  2
#define ACPHY_Core3InitGainCodeB_InitHiTrRxIndex_MASK(rev)   (0x1 << ACPHY_Core3InitGainCodeB_InitHiTrRxIndex_SHIFT(rev))
#define ACPHY_Core3InitGainCodeB_InitHiLna1Byp_SHIFT(rev)    1
#define ACPHY_Core3InitGainCodeB_InitHiLna1Byp_MASK(rev)     (0x1 << ACPHY_Core3InitGainCodeB_InitHiLna1Byp_SHIFT(rev))

/* Register ACPHY_Core3clipHiGainCodeA */
#define ACPHY_Core3clipHiGainCodeA(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcde : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcde : INVALID_ADDRESS))))
#define ACPHY_Core3clipHiGainCodeA_clip1himixergainIndex_SHIFT(rev) 7
#define ACPHY_Core3clipHiGainCodeA_clip1himixergainIndex_MASK(rev)  (0xf << ACPHY_Core3clipHiGainCodeA_clip1himixergainIndex_SHIFT(rev))
#define ACPHY_Core3clipHiGainCodeA_clip1hilna2Index_SHIFT(rev)      4
#define ACPHY_Core3clipHiGainCodeA_clip1hilna2Index_MASK(rev)       (0x7 << ACPHY_Core3clipHiGainCodeA_clip1hilna2Index_SHIFT(rev))
#define ACPHY_Core3clipHiGainCodeA_clip1hiLnaIndex_SHIFT(rev)       1
#define ACPHY_Core3clipHiGainCodeA_clip1hiLnaIndex_MASK(rev)        (0x7 << ACPHY_Core3clipHiGainCodeA_clip1hiLnaIndex_SHIFT(rev))
#define ACPHY_Core3clipHiGainCodeA_clip1hiextLnaIndex_SHIFT(rev)    0
#define ACPHY_Core3clipHiGainCodeA_clip1hiextLnaIndex_MASK(rev)     (0x1 << ACPHY_Core3clipHiGainCodeA_clip1hiextLnaIndex_SHIFT(rev))

/* Register ACPHY_Core3clipHiGainCodeB */
#define ACPHY_Core3clipHiGainCodeB(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcdf : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcdf : INVALID_ADDRESS))))
#define ACPHY_Core3clipHiGainCodeB_clip1hivgagainIndex_SHIFT(rev) 12
#define ACPHY_Core3clipHiGainCodeB_clip1hivgagainIndex_MASK(rev)  (0xf << ACPHY_Core3clipHiGainCodeB_clip1hivgagainIndex_SHIFT(rev))
#define ACPHY_Core3clipHiGainCodeB_clip1hiBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core3clipHiGainCodeB_clip1hiBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core3clipHiGainCodeB_clip1hiBiQ1Index_SHIFT(rev))
#define ACPHY_Core3clipHiGainCodeB_clip1hiBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core3clipHiGainCodeB_clip1hiBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core3clipHiGainCodeB_clip1hiBiQ0Index_SHIFT(rev))
#define ACPHY_Core3clipHiGainCodeB_clip1HiTrTxIndex_SHIFT(rev)    3
#define ACPHY_Core3clipHiGainCodeB_clip1HiTrTxIndex_MASK(rev)     (0x1 << ACPHY_Core3clipHiGainCodeB_clip1HiTrTxIndex_SHIFT(rev))
#define ACPHY_Core3clipHiGainCodeB_clip1HiTrRxIndex_SHIFT(rev)    2
#define ACPHY_Core3clipHiGainCodeB_clip1HiTrRxIndex_MASK(rev)     (0x1 << ACPHY_Core3clipHiGainCodeB_clip1HiTrRxIndex_SHIFT(rev))
#define ACPHY_Core3clipHiGainCodeB_clip1HiLna1Byp_SHIFT(rev)      1
#define ACPHY_Core3clipHiGainCodeB_clip1HiLna1Byp_MASK(rev)       (0x1 << ACPHY_Core3clipHiGainCodeB_clip1HiLna1Byp_SHIFT(rev))

/* Register ACPHY_Core3clipmdGainCodeA */
#define ACPHY_Core3clipmdGainCodeA(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xce0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xce0 : INVALID_ADDRESS))))
#define ACPHY_Core3clipmdGainCodeA_clip1mdmixergainIndex_SHIFT(rev) 7
#define ACPHY_Core3clipmdGainCodeA_clip1mdmixergainIndex_MASK(rev)  (0xf << ACPHY_Core3clipmdGainCodeA_clip1mdmixergainIndex_SHIFT(rev))
#define ACPHY_Core3clipmdGainCodeA_clip1mdlna2Index_SHIFT(rev)      4
#define ACPHY_Core3clipmdGainCodeA_clip1mdlna2Index_MASK(rev)       (0x7 << ACPHY_Core3clipmdGainCodeA_clip1mdlna2Index_SHIFT(rev))
#define ACPHY_Core3clipmdGainCodeA_clip1mdLnaIndex_SHIFT(rev)       1
#define ACPHY_Core3clipmdGainCodeA_clip1mdLnaIndex_MASK(rev)        (0x7 << ACPHY_Core3clipmdGainCodeA_clip1mdLnaIndex_SHIFT(rev))
#define ACPHY_Core3clipmdGainCodeA_clip1mdextLnaIndex_SHIFT(rev)    0
#define ACPHY_Core3clipmdGainCodeA_clip1mdextLnaIndex_MASK(rev)     (0x1 << ACPHY_Core3clipmdGainCodeA_clip1mdextLnaIndex_SHIFT(rev))

/* Register ACPHY_Core3clipmdGainCodeB */
#define ACPHY_Core3clipmdGainCodeB(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xce1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xce1 : INVALID_ADDRESS))))
#define ACPHY_Core3clipmdGainCodeB_clip1mdvgagainIndex_SHIFT(rev) 12
#define ACPHY_Core3clipmdGainCodeB_clip1mdvgagainIndex_MASK(rev)  (0xf << ACPHY_Core3clipmdGainCodeB_clip1mdvgagainIndex_SHIFT(rev))
#define ACPHY_Core3clipmdGainCodeB_clip1mdBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core3clipmdGainCodeB_clip1mdBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core3clipmdGainCodeB_clip1mdBiQ1Index_SHIFT(rev))
#define ACPHY_Core3clipmdGainCodeB_clip1mdBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core3clipmdGainCodeB_clip1mdBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core3clipmdGainCodeB_clip1mdBiQ0Index_SHIFT(rev))
#define ACPHY_Core3clipmdGainCodeB_clip1mdTrTxIndex_SHIFT(rev)    3
#define ACPHY_Core3clipmdGainCodeB_clip1mdTrTxIndex_MASK(rev)     (0x1 << ACPHY_Core3clipmdGainCodeB_clip1mdTrTxIndex_SHIFT(rev))
#define ACPHY_Core3clipmdGainCodeB_clip1mdTrRxIndex_SHIFT(rev)    2
#define ACPHY_Core3clipmdGainCodeB_clip1mdTrRxIndex_MASK(rev)     (0x1 << ACPHY_Core3clipmdGainCodeB_clip1mdTrRxIndex_SHIFT(rev))
#define ACPHY_Core3clipmdGainCodeB_clip1mdLna1Byp_SHIFT(rev)      1
#define ACPHY_Core3clipmdGainCodeB_clip1mdLna1Byp_MASK(rev)       (0x1 << ACPHY_Core3clipmdGainCodeB_clip1mdLna1Byp_SHIFT(rev))

/* Register ACPHY_Core3cliploGainCodeA */
#define ACPHY_Core3cliploGainCodeA(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xce2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xce2 : INVALID_ADDRESS))))
#define ACPHY_Core3cliploGainCodeA_clip1lomixergainIndex_SHIFT(rev) 7
#define ACPHY_Core3cliploGainCodeA_clip1lomixergainIndex_MASK(rev)  (0xf << ACPHY_Core3cliploGainCodeA_clip1lomixergainIndex_SHIFT(rev))
#define ACPHY_Core3cliploGainCodeA_clip1lolna2Index_SHIFT(rev)      4
#define ACPHY_Core3cliploGainCodeA_clip1lolna2Index_MASK(rev)       (0x7 << ACPHY_Core3cliploGainCodeA_clip1lolna2Index_SHIFT(rev))
#define ACPHY_Core3cliploGainCodeA_clip1loLnaIndex_SHIFT(rev)       1
#define ACPHY_Core3cliploGainCodeA_clip1loLnaIndex_MASK(rev)        (0x7 << ACPHY_Core3cliploGainCodeA_clip1loLnaIndex_SHIFT(rev))
#define ACPHY_Core3cliploGainCodeA_clip1loextLnaIndex_SHIFT(rev)    0
#define ACPHY_Core3cliploGainCodeA_clip1loextLnaIndex_MASK(rev)     (0x1 << ACPHY_Core3cliploGainCodeA_clip1loextLnaIndex_SHIFT(rev))

/* Register ACPHY_Core3cliploGainCodeB */
#define ACPHY_Core3cliploGainCodeB(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xce3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xce3 : INVALID_ADDRESS))))
#define ACPHY_Core3cliploGainCodeB_clip1lovgagainIndex_SHIFT(rev) 12
#define ACPHY_Core3cliploGainCodeB_clip1lovgagainIndex_MASK(rev)  (0xf << ACPHY_Core3cliploGainCodeB_clip1lovgagainIndex_SHIFT(rev))
#define ACPHY_Core3cliploGainCodeB_clip1loBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core3cliploGainCodeB_clip1loBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core3cliploGainCodeB_clip1loBiQ1Index_SHIFT(rev))
#define ACPHY_Core3cliploGainCodeB_clip1loBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core3cliploGainCodeB_clip1loBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core3cliploGainCodeB_clip1loBiQ0Index_SHIFT(rev))
#define ACPHY_Core3cliploGainCodeB_clip1loTrTxIndex_SHIFT(rev)    3
#define ACPHY_Core3cliploGainCodeB_clip1loTrTxIndex_MASK(rev)     (0x1 << ACPHY_Core3cliploGainCodeB_clip1loTrTxIndex_SHIFT(rev))
#define ACPHY_Core3cliploGainCodeB_clip1loTrRxIndex_SHIFT(rev)    2
#define ACPHY_Core3cliploGainCodeB_clip1loTrRxIndex_MASK(rev)     (0x1 << ACPHY_Core3cliploGainCodeB_clip1loTrRxIndex_SHIFT(rev))
#define ACPHY_Core3cliploGainCodeB_clip1loLna1Byp_SHIFT(rev)      1
#define ACPHY_Core3cliploGainCodeB_clip1loLna1Byp_MASK(rev)       (0x1 << ACPHY_Core3cliploGainCodeB_clip1loLna1Byp_SHIFT(rev))

/* Register ACPHY_Core3clip2GainCodeA */
#define ACPHY_Core3clip2GainCodeA(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xce4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xce4 : INVALID_ADDRESS))))
#define ACPHY_Core3clip2GainCodeA_clip2mixergainIndex_SHIFT(rev) 7
#define ACPHY_Core3clip2GainCodeA_clip2mixergainIndex_MASK(rev)  (0xf << ACPHY_Core3clip2GainCodeA_clip2mixergainIndex_SHIFT(rev))
#define ACPHY_Core3clip2GainCodeA_clip2lna2Index_SHIFT(rev)      4
#define ACPHY_Core3clip2GainCodeA_clip2lna2Index_MASK(rev)       (0x7 << ACPHY_Core3clip2GainCodeA_clip2lna2Index_SHIFT(rev))
#define ACPHY_Core3clip2GainCodeA_clip2LnaIndex_SHIFT(rev)       1
#define ACPHY_Core3clip2GainCodeA_clip2LnaIndex_MASK(rev)        (0x7 << ACPHY_Core3clip2GainCodeA_clip2LnaIndex_SHIFT(rev))
#define ACPHY_Core3clip2GainCodeA_cllip2extLnaIndex_SHIFT(rev)   0
#define ACPHY_Core3clip2GainCodeA_cllip2extLnaIndex_MASK(rev)    (0x1 << ACPHY_Core3clip2GainCodeA_cllip2extLnaIndex_SHIFT(rev))

/* Register ACPHY_Core3clip2GainCodeB */
#define ACPHY_Core3clip2GainCodeB(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xce5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xce5 : INVALID_ADDRESS))))
#define ACPHY_Core3clip2GainCodeB_clip2vgagainIndex_SHIFT(rev) 12
#define ACPHY_Core3clip2GainCodeB_clip2vgagainIndex_MASK(rev)  (0xf << ACPHY_Core3clip2GainCodeB_clip2vgagainIndex_SHIFT(rev))
#define ACPHY_Core3clip2GainCodeB_clip2BiQ1Index_SHIFT(rev)    8
#define ACPHY_Core3clip2GainCodeB_clip2BiQ1Index_MASK(rev)     (0x7 << ACPHY_Core3clip2GainCodeB_clip2BiQ1Index_SHIFT(rev))
#define ACPHY_Core3clip2GainCodeB_clip2BiQ0Index_SHIFT(rev)    4
#define ACPHY_Core3clip2GainCodeB_clip2BiQ0Index_MASK(rev)     (0x7 << ACPHY_Core3clip2GainCodeB_clip2BiQ0Index_SHIFT(rev))
#define ACPHY_Core3clip2GainCodeB_clip2TRTxIndex_SHIFT(rev)    3
#define ACPHY_Core3clip2GainCodeB_clip2TRTxIndex_MASK(rev)     (0x1 << ACPHY_Core3clip2GainCodeB_clip2TRTxIndex_SHIFT(rev))
#define ACPHY_Core3clip2GainCodeB_clip2TRRxIndex_SHIFT(rev)    2
#define ACPHY_Core3clip2GainCodeB_clip2TRRxIndex_MASK(rev)     (0x1 << ACPHY_Core3clip2GainCodeB_clip2TRRxIndex_SHIFT(rev))
#define ACPHY_Core3clip2GainCodeB_clip2Lna1Byp_SHIFT(rev)      1
#define ACPHY_Core3clip2GainCodeB_clip2Lna1Byp_MASK(rev)       (0x1 << ACPHY_Core3clip2GainCodeB_clip2Lna1Byp_SHIFT(rev))

/* Register ACPHY_Core3_BiQuad_MaxGain */
#define ACPHY_Core3_BiQuad_MaxGain(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xce6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xce6 : INVALID_ADDRESS))))
#define ACPHY_Core3_BiQuad_MaxGain_adcExtraBackOffdb_SHIFT(rev) 8
#define ACPHY_Core3_BiQuad_MaxGain_adcExtraBackOffdb_MASK(rev)  (0xff << ACPHY_Core3_BiQuad_MaxGain_adcExtraBackOffdb_SHIFT(rev))
#define ACPHY_Core3_BiQuad_MaxGain_BiQuad_MaxGain_SHIFT(rev)    0
#define ACPHY_Core3_BiQuad_MaxGain_BiQuad_MaxGain_MASK(rev)     (0xff << ACPHY_Core3_BiQuad_MaxGain_BiQuad_MaxGain_SHIFT(rev))

/* Register ACPHY_Core3lpfQ */
#define ACPHY_Core3lpfQ(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xce7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xce7 : INVALID_ADDRESS))))
#define ACPHY_Core3lpfQ_lpfqOvr_SHIFT(rev)        0
#define ACPHY_Core3lpfQ_lpfqOvr_MASK(rev)         (0x1ff << ACPHY_Core3lpfQ_lpfqOvr_SHIFT(rev))
#define ACPHY_Core3lpfQ_maxtiagainindx_SHIFT(rev) 9
#define ACPHY_Core3lpfQ_maxtiagainindx_MASK(rev)  (0xf << ACPHY_Core3lpfQ_maxtiagainindx_SHIFT(rev))

/* Register ACPHY_Core3HpFBw */
#define ACPHY_Core3HpFBw(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xce8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xce8 : INVALID_ADDRESS))))
#define ACPHY_Core3HpFBw_maxAnalogGaindb_SHIFT(rev) 8
#define ACPHY_Core3HpFBw_maxAnalogGaindb_MASK(rev)  (0xff << ACPHY_Core3HpFBw_maxAnalogGaindb_SHIFT(rev))
#define ACPHY_Core3HpFBw_hpfbWval_SHIFT(rev)        0
#define ACPHY_Core3HpFBw_hpfbWval_MASK(rev)         (0xff << ACPHY_Core3HpFBw_hpfbWval_SHIFT(rev))

/* Register ACPHY_Core3_TargetVar_log2 */
#define ACPHY_Core3_TargetVar_log2(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xce9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xce9 : INVALID_ADDRESS))))
#define ACPHY_Core3_TargetVar_log2_targetVar_log2_SHIFT(rev) 0
#define ACPHY_Core3_TargetVar_log2_targetVar_log2_MASK(rev)  (0x3ff << ACPHY_Core3_TargetVar_log2_targetVar_log2_SHIFT(rev))

/* Register ACPHY_Core3mClpAgcMDClipCntTh2 */
#define ACPHY_Core3mClpAgcMDClipCntTh2(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcea : INVALID_ADDRESS))
#define ACPHY_Core3mClpAgcMDClipCntTh2_mClpAgcW1ClipCntThMd_SHIFT(rev)   0
#define ACPHY_Core3mClpAgcMDClipCntTh2_mClpAgcW1ClipCntThMd_MASK(rev)    (0xff << ACPHY_Core3mClpAgcMDClipCntTh2_mClpAgcW1ClipCntThMd_SHIFT(rev))
#define ACPHY_Core3mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th1_SHIFT(rev) 8
#define ACPHY_Core3mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th1_MASK(rev)  (0xf << ACPHY_Core3mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th1_SHIFT(rev))
#define ACPHY_Core3mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th2_SHIFT(rev) 12
#define ACPHY_Core3mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th2_MASK(rev)  (0xf << ACPHY_Core3mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th2_SHIFT(rev))
#define ACPHY_Core3mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th_SHIFT(rev)  8
#define ACPHY_Core3mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th_MASK(rev)   (0xf << ACPHY_Core3mClpAgcMDClipCntTh2_mClpagc_hpf_bw_idx_th_SHIFT(rev))

/* Register ACPHY_Core3PreClip1Threshold */
#define ACPHY_Core3PreClip1Threshold(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xceb : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xceb : INVALID_ADDRESS))))
#define ACPHY_Core3PreClip1Threshold_PreClip1Threshold_SHIFT(rev) 0
#define ACPHY_Core3PreClip1Threshold_PreClip1Threshold_MASK(rev)  (0xffff << ACPHY_Core3PreClip1Threshold_PreClip1Threshold_SHIFT(rev))

/* Register ACPHY_Core3PreClip2Threshold */
#define ACPHY_Core3PreClip2Threshold(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcec : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcec : INVALID_ADDRESS))))
#define ACPHY_Core3PreClip2Threshold_PreClip2Threshold_SHIFT(rev) 0
#define ACPHY_Core3PreClip2Threshold_PreClip2Threshold_MASK(rev)  (0xffff << ACPHY_Core3PreClip2Threshold_PreClip2Threshold_SHIFT(rev))

/* Register ACPHY_Core3Adcclip */
#define ACPHY_Core3Adcclip(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xced : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xced : INVALID_ADDRESS))))
#define ACPHY_Core3Adcclip_adc_clip_cnt_th_SHIFT(rev) 0
#define ACPHY_Core3Adcclip_adc_clip_cnt_th_MASK(rev)  (0xff << ACPHY_Core3Adcclip_adc_clip_cnt_th_SHIFT(rev))

/* Register ACPHY_Core3RssiClipMuxSel */
#define ACPHY_Core3RssiClipMuxSel(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcee : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcee : INVALID_ADDRESS))))
#define ACPHY_Core3RssiClipMuxSel_fastAgcNbClipMuxSel_SHIFT(rev)   0
#define ACPHY_Core3RssiClipMuxSel_fastAgcNbClipMuxSel_MASK(rev)    (0x3 << ACPHY_Core3RssiClipMuxSel_fastAgcNbClipMuxSel_SHIFT(rev))
#define ACPHY_Core3RssiClipMuxSel_fastAgcW1ClipMuxSel_SHIFT(rev)   2
#define ACPHY_Core3RssiClipMuxSel_fastAgcW1ClipMuxSel_MASK(rev)    (0x3 << ACPHY_Core3RssiClipMuxSel_fastAgcW1ClipMuxSel_SHIFT(rev))
#define ACPHY_Core3RssiClipMuxSel_fastAgcW3ClipMuxSel_SHIFT(rev)   4
#define ACPHY_Core3RssiClipMuxSel_fastAgcW3ClipMuxSel_MASK(rev)    (0x1 << ACPHY_Core3RssiClipMuxSel_fastAgcW3ClipMuxSel_SHIFT(rev))
#define ACPHY_Core3RssiClipMuxSel_fastAgcW1ClipMix1stEn_SHIFT(rev) 5
#define ACPHY_Core3RssiClipMuxSel_fastAgcW1ClipMix1stEn_MASK(rev)  (0x1 << ACPHY_Core3RssiClipMuxSel_fastAgcW1ClipMix1stEn_SHIFT(rev))
#define ACPHY_Core3RssiClipMuxSel_fastAgcW0ClipMuxSel_SHIFT(rev)   6
#define ACPHY_Core3RssiClipMuxSel_fastAgcW0ClipMuxSel_MASK(rev)    (0x3 << ACPHY_Core3RssiClipMuxSel_fastAgcW0ClipMuxSel_SHIFT(rev))
#define ACPHY_Core3RssiClipMuxSel_fastAgcW0ClipCntTh_SHIFT(rev)    8
#define ACPHY_Core3RssiClipMuxSel_fastAgcW0ClipCntTh_MASK(rev)     (0xff << ACPHY_Core3RssiClipMuxSel_fastAgcW0ClipCntTh_SHIFT(rev))

/* Register ACPHY_Core3FastAgcClipCntTh */
#define ACPHY_Core3FastAgcClipCntTh(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcef : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcef : INVALID_ADDRESS))))
#define ACPHY_Core3FastAgcClipCntTh_fastAgcNbClipCntTh_SHIFT(rev) 0
#define ACPHY_Core3FastAgcClipCntTh_fastAgcNbClipCntTh_MASK(rev)  (0xff << ACPHY_Core3FastAgcClipCntTh_fastAgcNbClipCntTh_SHIFT(rev))
#define ACPHY_Core3FastAgcClipCntTh_fastAgcW1ClipCntTh_SHIFT(rev) 8
#define ACPHY_Core3FastAgcClipCntTh_fastAgcW1ClipCntTh_MASK(rev)  (0xff << ACPHY_Core3FastAgcClipCntTh_fastAgcW1ClipCntTh_SHIFT(rev))

/* Register ACPHY_Core3SsAgcW1ClipCntTh */
#define ACPHY_Core3SsAgcW1ClipCntTh(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcf0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcf0 : INVALID_ADDRESS))))
#define ACPHY_Core3SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core3SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_MASK(rev)  (0xff << ACPHY_Core3SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_SHIFT(rev))
#define ACPHY_Core3SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core3SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_MASK(rev)  (0xff << ACPHY_Core3SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core3SsAgcW2ClipCntTh */
#define ACPHY_Core3SsAgcW2ClipCntTh(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcf1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcf1 : INVALID_ADDRESS))))
#define ACPHY_Core3SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core3SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_MASK(rev)  (0xff << ACPHY_Core3SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_SHIFT(rev))
#define ACPHY_Core3SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core3SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_MASK(rev)  (0xff << ACPHY_Core3SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core3SsAgcNbClipCntTh1 */
#define ACPHY_Core3SsAgcNbClipCntTh1(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcf2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcf2 : INVALID_ADDRESS))))
#define ACPHY_Core3SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core3SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_MASK(rev)  (0xff << ACPHY_Core3SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_SHIFT(rev))
#define ACPHY_Core3SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core3SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_MASK(rev)  (0xff << ACPHY_Core3SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core3mClpAgcClp1Mask */
#define ACPHY_Core3mClpAgcClp1Mask(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcf3 : INVALID_ADDRESS))
#define ACPHY_Core3mClpAgcClp1Mask_mClpAgcClip1Mask_SHIFT(rev) 0
#define ACPHY_Core3mClpAgcClp1Mask_mClpAgcClip1Mask_MASK(rev)  (0x3ff << ACPHY_Core3mClpAgcClp1Mask_mClpAgcClip1Mask_SHIFT(rev))

/* Register ACPHY_Core3ssClipGainTR */
#define ACPHY_Core3ssClipGainTR(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcf4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcf4 : INVALID_ADDRESS))))
#define ACPHY_Core3ssClipGainTR_ssClipGainTrTxIndex_SHIFT(rev) 0
#define ACPHY_Core3ssClipGainTR_ssClipGainTrTxIndex_MASK(rev)  (0x1 << ACPHY_Core3ssClipGainTR_ssClipGainTrTxIndex_SHIFT(rev))
#define ACPHY_Core3ssClipGainTR_ssClipGainTrRxIndex_SHIFT(rev) 1
#define ACPHY_Core3ssClipGainTR_ssClipGainTrRxIndex_MASK(rev)  (0x1 << ACPHY_Core3ssClipGainTR_ssClipGainTrRxIndex_SHIFT(rev))
#define ACPHY_Core3ssClipGainTR_ssagc_hpf_bw_idx_th_SHIFT(rev) 2
#define ACPHY_Core3ssClipGainTR_ssagc_hpf_bw_idx_th_MASK(rev)  (0x1f << ACPHY_Core3ssClipGainTR_ssagc_hpf_bw_idx_th_SHIFT(rev))

/* Register ACPHY_Core3FreqGainBypassVal */
#define ACPHY_Core3FreqGainBypassVal(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xcf5 : INVALID_ADDRESS))
#define ACPHY_Core3FreqGainBypassVal_bypassValue_SHIFT(rev) 8
#define ACPHY_Core3FreqGainBypassVal_bypassValue_MASK(rev)  (0xff << ACPHY_Core3FreqGainBypassVal_bypassValue_SHIFT(rev))

/* Register ACPHY_RxStatPwrOffset3 */
#define ACPHY_RxStatPwrOffset3(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcf7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcf7 : INVALID_ADDRESS))))
#define ACPHY_RxStatPwrOffset3_rx_status_pwr_offset3_SHIFT(rev) 0
#define ACPHY_RxStatPwrOffset3_rx_status_pwr_offset3_MASK(rev)  (0xff << ACPHY_RxStatPwrOffset3_rx_status_pwr_offset3_SHIFT(rev))
#define ACPHY_RxStatPwrOffset3_use_gainVar_for_rssi3_SHIFT(rev) 8
#define ACPHY_RxStatPwrOffset3_use_gainVar_for_rssi3_MASK(rev)  (0x1 << ACPHY_RxStatPwrOffset3_use_gainVar_for_rssi3_SHIFT(rev))

/* Register ACPHY_Core3_BPHY_TargetVar_log2_pt8us */
#define ACPHY_Core3_BPHY_TargetVar_log2_pt8us(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcf8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcf8 : INVALID_ADDRESS))))
#define ACPHY_Core3_BPHY_TargetVar_log2_pt8us_bphy_targetVar_log2_pt8us_SHIFT(rev) 0
#define ACPHY_Core3_BPHY_TargetVar_log2_pt8us_bphy_targetVar_log2_pt8us_MASK(rev) (0x3ff << ACPHY_Core3_BPHY_TargetVar_log2_pt8us_bphy_targetVar_log2_pt8us_SHIFT(rev))

/* Register ACPHY_Core3_TRLossValue */
#define ACPHY_Core3_TRLossValue(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcf9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcf9 : INVALID_ADDRESS))))
#define ACPHY_Core3_TRLossValue_freqGainRLoss3_SHIFT(rev) 0
#define ACPHY_Core3_TRLossValue_freqGainRLoss3_MASK(rev)  (0x7f << ACPHY_Core3_TRLossValue_freqGainRLoss3_SHIFT(rev))
#define ACPHY_Core3_TRLossValue_freqGainTLoss3_SHIFT(rev) 8
#define ACPHY_Core3_TRLossValue_freqGainTLoss3_MASK(rev)  (0x7f << ACPHY_Core3_TRLossValue_freqGainTLoss3_SHIFT(rev))

/* Register ACPHY_Core3_lna1BypVals */
#define ACPHY_Core3_lna1BypVals(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcfa : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcfa : INVALID_ADDRESS))))
#define ACPHY_Core3_lna1BypVals_lna1BypEn3_SHIFT(rev)     0
#define ACPHY_Core3_lna1BypVals_lna1BypEn3_MASK(rev)      (0x1 << ACPHY_Core3_lna1BypVals_lna1BypEn3_SHIFT(rev))
#define ACPHY_Core3_lna1BypVals_lna1BypIndex3_SHIFT(rev)  1
#define ACPHY_Core3_lna1BypVals_lna1BypIndex3_MASK(rev)   (0x7 << ACPHY_Core3_lna1BypVals_lna1BypIndex3_SHIFT(rev))
#define ACPHY_Core3_lna1BypVals_lna1BypGain3_SHIFT(rev)   4
#define ACPHY_Core3_lna1BypVals_lna1BypGain3_MASK(rev)    (0xff << ACPHY_Core3_lna1BypVals_lna1BypGain3_SHIFT(rev))
#define ACPHY_Core3_lna1BypVals_tiny_tia_mode3_SHIFT(rev) 12
#define ACPHY_Core3_lna1BypVals_tiny_tia_mode3_MASK(rev)  (0x1 << ACPHY_Core3_lna1BypVals_tiny_tia_mode3_SHIFT(rev))

/* Register ACPHY_Core3_RSSIMuxSel1 */
#define ACPHY_Core3_RSSIMuxSel1(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcfb : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcfb : INVALID_ADDRESS))))
#define ACPHY_Core3_RSSIMuxSel1_wrssi1_sel_low3_SHIFT(rev)  0
#define ACPHY_Core3_RSSIMuxSel1_wrssi1_sel_low3_MASK(rev)   (0x3 << ACPHY_Core3_RSSIMuxSel1_wrssi1_sel_low3_SHIFT(rev))
#define ACPHY_Core3_RSSIMuxSel1_wrssi1_sel_mid3_SHIFT(rev)  2
#define ACPHY_Core3_RSSIMuxSel1_wrssi1_sel_mid3_MASK(rev)   (0x3 << ACPHY_Core3_RSSIMuxSel1_wrssi1_sel_mid3_SHIFT(rev))
#define ACPHY_Core3_RSSIMuxSel1_wrssi1_sel_high3_SHIFT(rev) 4
#define ACPHY_Core3_RSSIMuxSel1_wrssi1_sel_high3_MASK(rev)  (0x3 << ACPHY_Core3_RSSIMuxSel1_wrssi1_sel_high3_SHIFT(rev))
#define ACPHY_Core3_RSSIMuxSel1_wrssi2_sel_low3_SHIFT(rev)  6
#define ACPHY_Core3_RSSIMuxSel1_wrssi2_sel_low3_MASK(rev)   (0x3 << ACPHY_Core3_RSSIMuxSel1_wrssi2_sel_low3_SHIFT(rev))
#define ACPHY_Core3_RSSIMuxSel1_wrssi2_sel_mid3_SHIFT(rev)  8
#define ACPHY_Core3_RSSIMuxSel1_wrssi2_sel_mid3_MASK(rev)   (0x3 << ACPHY_Core3_RSSIMuxSel1_wrssi2_sel_mid3_SHIFT(rev))
#define ACPHY_Core3_RSSIMuxSel1_wrssi2_sel_high3_SHIFT(rev) 10
#define ACPHY_Core3_RSSIMuxSel1_wrssi2_sel_high3_MASK(rev)  (0x3 << ACPHY_Core3_RSSIMuxSel1_wrssi2_sel_high3_SHIFT(rev))

/* Register ACPHY_Core3_RSSIMuxSel2 */
#define ACPHY_Core3_RSSIMuxSel2(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcfc : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcfc : INVALID_ADDRESS))))
#define ACPHY_Core3_RSSIMuxSel2_wrssi3_sel_03_SHIFT(rev) 0
#define ACPHY_Core3_RSSIMuxSel2_wrssi3_sel_03_MASK(rev)  (0x3 << ACPHY_Core3_RSSIMuxSel2_wrssi3_sel_03_SHIFT(rev))
#define ACPHY_Core3_RSSIMuxSel2_wrssi3_sel_13_SHIFT(rev) 2
#define ACPHY_Core3_RSSIMuxSel2_wrssi3_sel_13_MASK(rev)  (0x3 << ACPHY_Core3_RSSIMuxSel2_wrssi3_sel_13_SHIFT(rev))
#define ACPHY_Core3_RSSIMuxSel2_wrssi3_sel_23_SHIFT(rev) 4
#define ACPHY_Core3_RSSIMuxSel2_wrssi3_sel_23_MASK(rev)  (0x3 << ACPHY_Core3_RSSIMuxSel2_wrssi3_sel_23_SHIFT(rev))
#define ACPHY_Core3_RSSIMuxSel2_nrssi_sel_03_SHIFT(rev)  6
#define ACPHY_Core3_RSSIMuxSel2_nrssi_sel_03_MASK(rev)   (0x3 << ACPHY_Core3_RSSIMuxSel2_nrssi_sel_03_SHIFT(rev))
#define ACPHY_Core3_RSSIMuxSel2_nrssi_sel_13_SHIFT(rev)  8
#define ACPHY_Core3_RSSIMuxSel2_nrssi_sel_13_MASK(rev)   (0x3 << ACPHY_Core3_RSSIMuxSel2_nrssi_sel_13_SHIFT(rev))
#define ACPHY_Core3_RSSIMuxSel2_nrssi_sel_23_SHIFT(rev)  10
#define ACPHY_Core3_RSSIMuxSel2_nrssi_sel_23_MASK(rev)   (0x3 << ACPHY_Core3_RSSIMuxSel2_nrssi_sel_23_SHIFT(rev))

/* Register ACPHY_Core3_HTPktGainELNAIndex */
#define ACPHY_Core3_HTPktGainELNAIndex(rev)                                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcfd : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcfd : INVALID_ADDRESS))))
#define ACPHY_Core3_HTPktGainELNAIndex_htpktgain_freeze_ext_lna_gain3_SHIFT(rev) 0
#define ACPHY_Core3_HTPktGainELNAIndex_htpktgain_freeze_ext_lna_gain3_MASK(rev) (0x1 << ACPHY_Core3_HTPktGainELNAIndex_htpktgain_freeze_ext_lna_gain3_SHIFT(rev))
#define ACPHY_Core3_HTPktGainELNAIndex_min_gain_for_extlna_en3_SHIFT(rev)      1
#define ACPHY_Core3_HTPktGainELNAIndex_min_gain_for_extlna_en3_MASK(rev)       (0x1 << ACPHY_Core3_HTPktGainELNAIndex_min_gain_for_extlna_en3_SHIFT(rev))
#define ACPHY_Core3_HTPktGainELNAIndex_antWeightsOvrVal_SHIFT(rev)             2
#define ACPHY_Core3_HTPktGainELNAIndex_antWeightsOvrVal_MASK(rev)              (0xff << ACPHY_Core3_HTPktGainELNAIndex_antWeightsOvrVal_SHIFT(rev))

/* Register ACPHY_Core3DSSScckPktGain */
#define ACPHY_Core3DSSScckPktGain(rev)                                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcfe : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xcfe : INVALID_ADDRESS))))
#define ACPHY_Core3DSSScckPktGain_dsss_cck_maxAnalogGaindb_SHIFT(rev)   8
#define ACPHY_Core3DSSScckPktGain_dsss_cck_maxAnalogGaindb_MASK(rev)    (0xff << ACPHY_Core3DSSScckPktGain_dsss_cck_maxAnalogGaindb_SHIFT(rev))
#define ACPHY_Core3DSSScckPktGain_dsss_cck_adcExtraBackOffdb_SHIFT(rev) 0
#define ACPHY_Core3DSSScckPktGain_dsss_cck_adcExtraBackOffdb_MASK(rev)  (0xff << ACPHY_Core3DSSScckPktGain_dsss_cck_adcExtraBackOffdb_SHIFT(rev))

/* Register ACPHY_Core3mClpAgcClp2Mask */
#define ACPHY_Core3mClpAgcClp2Mask(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcff : INVALID_ADDRESS))
#define ACPHY_Core3mClpAgcClp2Mask_mClpAgcClip2Mask_SHIFT(rev) 0
#define ACPHY_Core3mClpAgcClp2Mask_mClpAgcClip2Mask_MASK(rev)  (0x7f << ACPHY_Core3mClpAgcClp2Mask_mClpAgcClip2Mask_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s1_en */
#define ACPHY_spur_can_p3_s1_en(rev)                                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd00 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd00 : INVALID_ADDRESS))))
#define ACPHY_spur_can_p3_s1_en_spur_can_stage_enable_SHIFT(rev)           0
#define ACPHY_spur_can_p3_s1_en_spur_can_stage_enable_MASK(rev)            (0x1 << ACPHY_spur_can_p3_s1_en_spur_can_stage_enable_SHIFT(rev))
#define ACPHY_spur_can_p3_s1_en_spur_can_omega_set_SHIFT(rev)              1
#define ACPHY_spur_can_p3_s1_en_spur_can_omega_set_MASK(rev)               (0x1 << ACPHY_spur_can_p3_s1_en_spur_can_omega_set_SHIFT(rev))
#define ACPHY_spur_can_p3_s1_en_spur_can_kf_enable_SHIFT(rev)              2
#define ACPHY_spur_can_p3_s1_en_spur_can_kf_enable_MASK(rev)               (0x1 << ACPHY_spur_can_p3_s1_en_spur_can_kf_enable_SHIFT(rev))
#define ACPHY_spur_can_p3_s1_en_spur_can_intercore_coast_enable_SHIFT(rev) 3
#define ACPHY_spur_can_p3_s1_en_spur_can_intercore_coast_enable_MASK(rev)  (0x1 << ACPHY_spur_can_p3_s1_en_spur_can_intercore_coast_enable_SHIFT(rev))
#define ACPHY_spur_can_p3_s1_en_spurcan_override_internal_reset_SHIFT(rev) 4
#define ACPHY_spur_can_p3_s1_en_spurcan_override_internal_reset_MASK(rev)  (0x1 << ACPHY_spur_can_p3_s1_en_spurcan_override_internal_reset_SHIFT(rev))
#define ACPHY_spur_can_p3_s1_en_spurcan_force_reset_SHIFT(rev)             5
#define ACPHY_spur_can_p3_s1_en_spurcan_force_reset_MASK(rev)              (0x1 << ACPHY_spur_can_p3_s1_en_spurcan_force_reset_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s1_omega_high */
#define ACPHY_spur_can_p3_s1_omega_high(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd01 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd01 : INVALID_ADDRESS))))
#define ACPHY_spur_can_p3_s1_omega_high_spur_can_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s1_omega_high_spur_can_omega_high_MASK(rev)  (0xffff << ACPHY_spur_can_p3_s1_omega_high_spur_can_omega_high_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s1_omega_low */
#define ACPHY_spur_can_p3_s1_omega_low(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd02 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd02 : INVALID_ADDRESS))))
#define ACPHY_spur_can_p3_s1_omega_low_spur_can_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s1_omega_low_spur_can_omega_low_MASK(rev)  (0xffff << ACPHY_spur_can_p3_s1_omega_low_spur_can_omega_low_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s1_fsweep_offset */
#define ACPHY_spur_can_p3_s1_fsweep_offset(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd03 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd03 : INVALID_ADDRESS))))
#define ACPHY_spur_can_p3_s1_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s1_fsweep_offset_spur_can_fsweep_offset_fxp_MASK(rev) (0xffff << ACPHY_spur_can_p3_s1_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s2_en */
#define ACPHY_spur_can_p3_s2_en(rev)                                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd04 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd04 : INVALID_ADDRESS))))
#define ACPHY_spur_can_p3_s2_en_spur_can_stage_enable_SHIFT(rev)           0
#define ACPHY_spur_can_p3_s2_en_spur_can_stage_enable_MASK(rev)            (0x1 << ACPHY_spur_can_p3_s2_en_spur_can_stage_enable_SHIFT(rev))
#define ACPHY_spur_can_p3_s2_en_spur_can_omega_set_SHIFT(rev)              1
#define ACPHY_spur_can_p3_s2_en_spur_can_omega_set_MASK(rev)               (0x1 << ACPHY_spur_can_p3_s2_en_spur_can_omega_set_SHIFT(rev))
#define ACPHY_spur_can_p3_s2_en_spur_can_intercore_coast_enable_SHIFT(rev) 3
#define ACPHY_spur_can_p3_s2_en_spur_can_intercore_coast_enable_MASK(rev)  (0x1 << ACPHY_spur_can_p3_s2_en_spur_can_intercore_coast_enable_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s2_omega_high */
#define ACPHY_spur_can_p3_s2_omega_high(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd05 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd05 : INVALID_ADDRESS))))
#define ACPHY_spur_can_p3_s2_omega_high_spur_can_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s2_omega_high_spur_can_omega_high_MASK(rev)  (0xffff << ACPHY_spur_can_p3_s2_omega_high_spur_can_omega_high_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s2_omega_low */
#define ACPHY_spur_can_p3_s2_omega_low(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd06 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd06 : INVALID_ADDRESS))))
#define ACPHY_spur_can_p3_s2_omega_low_spur_can_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s2_omega_low_spur_can_omega_low_MASK(rev)  (0xffff << ACPHY_spur_can_p3_s2_omega_low_spur_can_omega_low_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s3_en */
#define ACPHY_spur_can_p3_s3_en(rev)                                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd07 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd07 : INVALID_ADDRESS))))
#define ACPHY_spur_can_p3_s3_en_spur_can_stage_enable_SHIFT(rev)           0
#define ACPHY_spur_can_p3_s3_en_spur_can_stage_enable_MASK(rev)            (0x1 << ACPHY_spur_can_p3_s3_en_spur_can_stage_enable_SHIFT(rev))
#define ACPHY_spur_can_p3_s3_en_spur_can_omega_set_SHIFT(rev)              1
#define ACPHY_spur_can_p3_s3_en_spur_can_omega_set_MASK(rev)               (0x1 << ACPHY_spur_can_p3_s3_en_spur_can_omega_set_SHIFT(rev))
#define ACPHY_spur_can_p3_s3_en_spur_can_intercore_coast_enable_SHIFT(rev) 3
#define ACPHY_spur_can_p3_s3_en_spur_can_intercore_coast_enable_MASK(rev)  (0x1 << ACPHY_spur_can_p3_s3_en_spur_can_intercore_coast_enable_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s3_omega_high */
#define ACPHY_spur_can_p3_s3_omega_high(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd08 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd08 : INVALID_ADDRESS))))
#define ACPHY_spur_can_p3_s3_omega_high_spur_can_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s3_omega_high_spur_can_omega_high_MASK(rev)  (0xffff << ACPHY_spur_can_p3_s3_omega_high_spur_can_omega_high_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s3_omega_low */
#define ACPHY_spur_can_p3_s3_omega_low(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd09 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd09 : INVALID_ADDRESS))))
#define ACPHY_spur_can_p3_s3_omega_low_spur_can_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s3_omega_low_spur_can_omega_low_MASK(rev)  (0xffff << ACPHY_spur_can_p3_s3_omega_low_spur_can_omega_low_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s4_en */
#define ACPHY_spur_can_p3_s4_en(rev)                                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd0a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd0a : INVALID_ADDRESS))))
#define ACPHY_spur_can_p3_s4_en_spur_can_stage_enable_SHIFT(rev)           0
#define ACPHY_spur_can_p3_s4_en_spur_can_stage_enable_MASK(rev)            (0x1 << ACPHY_spur_can_p3_s4_en_spur_can_stage_enable_SHIFT(rev))
#define ACPHY_spur_can_p3_s4_en_spur_can_omega_set_SHIFT(rev)              1
#define ACPHY_spur_can_p3_s4_en_spur_can_omega_set_MASK(rev)               (0x1 << ACPHY_spur_can_p3_s4_en_spur_can_omega_set_SHIFT(rev))
#define ACPHY_spur_can_p3_s4_en_spur_can_intercore_coast_enable_SHIFT(rev) 3
#define ACPHY_spur_can_p3_s4_en_spur_can_intercore_coast_enable_MASK(rev)  (0x1 << ACPHY_spur_can_p3_s4_en_spur_can_intercore_coast_enable_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s4_omega_high */
#define ACPHY_spur_can_p3_s4_omega_high(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd0b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd0b : INVALID_ADDRESS))))
#define ACPHY_spur_can_p3_s4_omega_high_spur_can_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s4_omega_high_spur_can_omega_high_MASK(rev)  (0xffff << ACPHY_spur_can_p3_s4_omega_high_spur_can_omega_high_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s4_omega_low */
#define ACPHY_spur_can_p3_s4_omega_low(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd0c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd0c : INVALID_ADDRESS))))
#define ACPHY_spur_can_p3_s4_omega_low_spur_can_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s4_omega_low_spur_can_omega_low_MASK(rev)  (0xffff << ACPHY_spur_can_p3_s4_omega_low_spur_can_omega_low_SHIFT(rev))

/* Register ACPHY_spur_can_fll_enable_p3 */
#define ACPHY_spur_can_fll_enable_p3(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd0d : INVALID_ADDRESS))
#define ACPHY_spur_can_fll_enable_p3_fll_enable_SHIFT(rev)    0
#define ACPHY_spur_can_fll_enable_p3_fll_enable_MASK(rev)     (0x1 << ACPHY_spur_can_fll_enable_p3_fll_enable_SHIFT(rev))
#define ACPHY_spur_can_fll_enable_p3_fast_acq_mode_SHIFT(rev) 1
#define ACPHY_spur_can_fll_enable_p3_fast_acq_mode_MASK(rev)  (0x1 << ACPHY_spur_can_fll_enable_p3_fast_acq_mode_SHIFT(rev))
#define ACPHY_spur_can_fll_enable_p3_denoising_en_SHIFT(rev)  2
#define ACPHY_spur_can_fll_enable_p3_denoising_en_MASK(rev)   (0x1 << ACPHY_spur_can_fll_enable_p3_denoising_en_SHIFT(rev))
#define ACPHY_spur_can_fll_enable_p3_pi_en_SHIFT(rev)         3
#define ACPHY_spur_can_fll_enable_p3_pi_en_MASK(rev)          (0x1 << ACPHY_spur_can_fll_enable_p3_pi_en_SHIFT(rev))

/* Register ACPHY_crsminpoweroffset3 */
#define ACPHY_crsminpoweroffset3(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd10 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd10 : INVALID_ADDRESS))))
#define ACPHY_crsminpoweroffset3_crsminpowerOffsetu_SHIFT(rev) 8
#define ACPHY_crsminpoweroffset3_crsminpowerOffsetu_MASK(rev)  (0xff << ACPHY_crsminpoweroffset3_crsminpowerOffsetu_SHIFT(rev))
#define ACPHY_crsminpoweroffset3_crsminpowerOffsetl_SHIFT(rev) 0
#define ACPHY_crsminpoweroffset3_crsminpowerOffsetl_MASK(rev)  (0xff << ACPHY_crsminpoweroffset3_crsminpowerOffsetl_SHIFT(rev))

/* Register ACPHY_crsminpoweroffsetSub13 */
#define ACPHY_crsminpoweroffsetSub13(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd11 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd11 : INVALID_ADDRESS))))
#define ACPHY_crsminpoweroffsetSub13_crsminpowerOffsetuSub1_SHIFT(rev) 8
#define ACPHY_crsminpoweroffsetSub13_crsminpowerOffsetuSub1_MASK(rev)  (0xff << ACPHY_crsminpoweroffsetSub13_crsminpowerOffsetuSub1_SHIFT(rev))
#define ACPHY_crsminpoweroffsetSub13_crsminpowerOffsetlSub1_SHIFT(rev) 0
#define ACPHY_crsminpoweroffsetSub13_crsminpowerOffsetlSub1_MASK(rev)  (0xff << ACPHY_crsminpoweroffsetSub13_crsminpowerOffsetlSub1_SHIFT(rev))

/* Register ACPHY_crsmfminpoweroffset3 */
#define ACPHY_crsmfminpoweroffset3(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd12 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd12 : INVALID_ADDRESS))))
#define ACPHY_crsmfminpoweroffset3_crsmfminpowerOffsetu_SHIFT(rev) 8
#define ACPHY_crsmfminpoweroffset3_crsmfminpowerOffsetu_MASK(rev)  (0xff << ACPHY_crsmfminpoweroffset3_crsmfminpowerOffsetu_SHIFT(rev))
#define ACPHY_crsmfminpoweroffset3_crsmfminpowerOffsetl_SHIFT(rev) 0
#define ACPHY_crsmfminpoweroffset3_crsmfminpowerOffsetl_MASK(rev)  (0xff << ACPHY_crsmfminpoweroffset3_crsmfminpowerOffsetl_SHIFT(rev))

/* Register ACPHY_crsmfminpoweroffsetSub13 */
#define ACPHY_crsmfminpoweroffsetSub13(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd13 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd13 : INVALID_ADDRESS))))
#define ACPHY_crsmfminpoweroffsetSub13_crsmfminpowerOffsetuSub1_SHIFT(rev) 8
#define ACPHY_crsmfminpoweroffsetSub13_crsmfminpowerOffsetuSub1_MASK(rev)  (0xff << ACPHY_crsmfminpoweroffsetSub13_crsmfminpowerOffsetuSub1_SHIFT(rev))
#define ACPHY_crsmfminpoweroffsetSub13_crsmfminpowerOffsetlSub1_SHIFT(rev) 0
#define ACPHY_crsmfminpoweroffsetSub13_crsmfminpowerOffsetlSub1_MASK(rev)  (0xff << ACPHY_crsmfminpoweroffsetSub13_crsmfminpowerOffsetlSub1_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config133 */
#define ACPHY_Tiny_ACI_config133(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xd14 : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config133_aci_A_shift1_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config133_aci_A_shift1_nor_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config133_aci_A_shift1_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config133_aci_A_shift1_nor_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config133_aci_A_shift1_nor_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config133_aci_A_shift1_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config133_aci_A_shift1_nor_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config133_aci_A_shift1_nor_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config133_aci_A_shift1_nor_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config143 */
#define ACPHY_Tiny_ACI_config143(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xd15 : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config143_aci_A_shift1_aci_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config143_aci_A_shift1_aci_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config143_aci_A_shift1_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config143_aci_A_shift1_aci_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config143_aci_A_shift1_aci_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config143_aci_A_shift1_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config143_aci_A_shift1_aci_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config143_aci_A_shift1_aci_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config143_aci_A_shift1_aci_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config153 */
#define ACPHY_Tiny_ACI_config153(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xd16 : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config153_aci_B_shift1_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config153_aci_B_shift1_nor_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config153_aci_B_shift1_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config153_aci_B_shift1_nor_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config153_aci_B_shift1_nor_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config153_aci_B_shift1_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config153_aci_B_shift1_nor_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config153_aci_B_shift1_nor_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config153_aci_B_shift1_nor_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config163 */
#define ACPHY_Tiny_ACI_config163(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xd17 : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config163_aci_B_shift1_aci_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config163_aci_B_shift1_aci_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config163_aci_B_shift1_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config163_aci_B_shift1_aci_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config163_aci_B_shift1_aci_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config163_aci_B_shift1_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config163_aci_B_shift1_aci_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config163_aci_B_shift1_aci_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config163_aci_B_shift1_aci_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config173 */
#define ACPHY_Tiny_ACI_config173(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xd18 : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config173_aci_A_sign1_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config173_aci_A_sign1_nor_0_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config173_aci_A_sign1_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config173_aci_A_sign1_nor_1_SHIFT(rev) 2
#define ACPHY_Tiny_ACI_config173_aci_A_sign1_nor_1_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config173_aci_A_sign1_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config173_aci_A_sign1_nor_2_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config173_aci_A_sign1_nor_2_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config173_aci_A_sign1_nor_2_SHIFT(rev))
#define ACPHY_Tiny_ACI_config173_aci_A_sign1_aci_0_SHIFT(rev) 6
#define ACPHY_Tiny_ACI_config173_aci_A_sign1_aci_0_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config173_aci_A_sign1_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config173_aci_A_sign1_aci_1_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config173_aci_A_sign1_aci_1_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config173_aci_A_sign1_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config173_aci_A_sign1_aci_2_SHIFT(rev) 10
#define ACPHY_Tiny_ACI_config173_aci_A_sign1_aci_2_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config173_aci_A_sign1_aci_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config183 */
#define ACPHY_Tiny_ACI_config183(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xd19 : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config183_aci_B_sign1_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config183_aci_B_sign1_nor_0_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config183_aci_B_sign1_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config183_aci_B_sign1_nor_1_SHIFT(rev) 2
#define ACPHY_Tiny_ACI_config183_aci_B_sign1_nor_1_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config183_aci_B_sign1_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config183_aci_B_sign1_nor_2_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config183_aci_B_sign1_nor_2_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config183_aci_B_sign1_nor_2_SHIFT(rev))
#define ACPHY_Tiny_ACI_config183_aci_B_sign1_aci_0_SHIFT(rev) 6
#define ACPHY_Tiny_ACI_config183_aci_B_sign1_aci_0_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config183_aci_B_sign1_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config183_aci_B_sign1_aci_1_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config183_aci_B_sign1_aci_1_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config183_aci_B_sign1_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config183_aci_B_sign1_aci_2_SHIFT(rev) 10
#define ACPHY_Tiny_ACI_config183_aci_B_sign1_aci_2_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config183_aci_B_sign1_aci_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config193 */
#define ACPHY_Tiny_ACI_config193(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xd1a : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config193_aci_A_shift2_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config193_aci_A_shift2_nor_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config193_aci_A_shift2_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config193_aci_A_shift2_nor_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config193_aci_A_shift2_nor_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config193_aci_A_shift2_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config193_aci_A_shift2_nor_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config193_aci_A_shift2_nor_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config193_aci_A_shift2_nor_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config203 */
#define ACPHY_Tiny_ACI_config203(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xd1b : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config203_aci_A_shift2_aci_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config203_aci_A_shift2_aci_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config203_aci_A_shift2_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config203_aci_A_shift2_aci_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config203_aci_A_shift2_aci_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config203_aci_A_shift2_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config203_aci_A_shift2_aci_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config203_aci_A_shift2_aci_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config203_aci_A_shift2_aci_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config213 */
#define ACPHY_Tiny_ACI_config213(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xd1c : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config213_aci_B_shift2_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config213_aci_B_shift2_nor_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config213_aci_B_shift2_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config213_aci_B_shift2_nor_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config213_aci_B_shift2_nor_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config213_aci_B_shift2_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config213_aci_B_shift2_nor_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config213_aci_B_shift2_nor_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config213_aci_B_shift2_nor_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config223 */
#define ACPHY_Tiny_ACI_config223(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xd1d : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config223_aci_B_shift2_aci_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config223_aci_B_shift2_aci_0_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config223_aci_B_shift2_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config223_aci_B_shift2_aci_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config223_aci_B_shift2_aci_1_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config223_aci_B_shift2_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config223_aci_B_shift2_aci_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config223_aci_B_shift2_aci_2_MASK(rev)  (0xf << ACPHY_Tiny_ACI_config223_aci_B_shift2_aci_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config233 */
#define ACPHY_Tiny_ACI_config233(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xd1e : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config233_aci_A_sign2_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config233_aci_A_sign2_nor_0_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config233_aci_A_sign2_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config233_aci_A_sign2_nor_1_SHIFT(rev) 2
#define ACPHY_Tiny_ACI_config233_aci_A_sign2_nor_1_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config233_aci_A_sign2_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config233_aci_A_sign2_nor_2_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config233_aci_A_sign2_nor_2_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config233_aci_A_sign2_nor_2_SHIFT(rev))
#define ACPHY_Tiny_ACI_config233_aci_A_sign2_aci_0_SHIFT(rev) 6
#define ACPHY_Tiny_ACI_config233_aci_A_sign2_aci_0_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config233_aci_A_sign2_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config233_aci_A_sign2_aci_1_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config233_aci_A_sign2_aci_1_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config233_aci_A_sign2_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config233_aci_A_sign2_aci_2_SHIFT(rev) 10
#define ACPHY_Tiny_ACI_config233_aci_A_sign2_aci_2_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config233_aci_A_sign2_aci_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config243 */
#define ACPHY_Tiny_ACI_config243(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xd1f : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config243_aci_B_sign2_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config243_aci_B_sign2_nor_0_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config243_aci_B_sign2_nor_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config243_aci_B_sign2_nor_1_SHIFT(rev) 2
#define ACPHY_Tiny_ACI_config243_aci_B_sign2_nor_1_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config243_aci_B_sign2_nor_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config243_aci_B_sign2_nor_2_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config243_aci_B_sign2_nor_2_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config243_aci_B_sign2_nor_2_SHIFT(rev))
#define ACPHY_Tiny_ACI_config243_aci_B_sign2_aci_0_SHIFT(rev) 6
#define ACPHY_Tiny_ACI_config243_aci_B_sign2_aci_0_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config243_aci_B_sign2_aci_0_SHIFT(rev))
#define ACPHY_Tiny_ACI_config243_aci_B_sign2_aci_1_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config243_aci_B_sign2_aci_1_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config243_aci_B_sign2_aci_1_SHIFT(rev))
#define ACPHY_Tiny_ACI_config243_aci_B_sign2_aci_2_SHIFT(rev) 10
#define ACPHY_Tiny_ACI_config243_aci_B_sign2_aci_2_MASK(rev)  (0x3 << ACPHY_Tiny_ACI_config243_aci_B_sign2_aci_2_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideTxPus3 */
#define ACPHY_RfctrlOverrideTxPus3(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd20 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd20 : INVALID_ADDRESS))))
#define ACPHY_RfctrlOverrideTxPus3_txrf_pwrup_SHIFT(rev)          0
#define ACPHY_RfctrlOverrideTxPus3_txrf_pwrup_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideTxPus3_txrf_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus3_pa_pwrup_SHIFT(rev)            1
#define ACPHY_RfctrlOverrideTxPus3_pa_pwrup_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideTxPus3_pa_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus3_txrf_bias_reset_SHIFT(rev)     2
#define ACPHY_RfctrlOverrideTxPus3_txrf_bias_reset_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideTxPus3_txrf_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus3_pa_bias_reset_SHIFT(rev)       3
#define ACPHY_RfctrlOverrideTxPus3_pa_bias_reset_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideTxPus3_pa_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus3_lpf_pu_SHIFT(rev)              4
#define ACPHY_RfctrlOverrideTxPus3_lpf_pu_MASK(rev)               (0x1 << ACPHY_RfctrlOverrideTxPus3_lpf_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus3_lpf_bq1_pu_SHIFT(rev)          5
#define ACPHY_RfctrlOverrideTxPus3_lpf_bq1_pu_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideTxPus3_lpf_bq1_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus3_lpf_bq2_pu_SHIFT(rev)          6
#define ACPHY_RfctrlOverrideTxPus3_lpf_bq2_pu_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideTxPus3_lpf_bq2_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus3_logen_pwrup_SHIFT(rev)         7
#define ACPHY_RfctrlOverrideTxPus3_logen_pwrup_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideTxPus3_logen_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus3_logen_reset_SHIFT(rev)         8
#define ACPHY_RfctrlOverrideTxPus3_logen_reset_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideTxPus3_logen_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus3_bg_pulse_SHIFT(rev)            9
#define ACPHY_RfctrlOverrideTxPus3_bg_pulse_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideTxPus3_bg_pulse_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus3_logen_mimodes_pwrup_SHIFT(rev) 10
#define ACPHY_RfctrlOverrideTxPus3_logen_mimodes_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideTxPus3_logen_mimodes_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus3_logen_mimosrc_pwrup_SHIFT(rev) 11
#define ACPHY_RfctrlOverrideTxPus3_logen_mimosrc_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideTxPus3_logen_mimosrc_pwrup_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideRxPus3 */
#define ACPHY_RfctrlOverrideRxPus3(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd21 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd21 : INVALID_ADDRESS))))
#define ACPHY_RfctrlOverrideRxPus3_fast_nap_bias_pu_SHIFT(rev)       0
#define ACPHY_RfctrlOverrideRxPus3_fast_nap_bias_pu_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideRxPus3_fast_nap_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus3_logen_rx_bias_reset_SHIFT(rev)    1
#define ACPHY_RfctrlOverrideRxPus3_logen_rx_bias_reset_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideRxPus3_logen_rx_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus3_logen_rx_pwrup_SHIFT(rev)         2
#define ACPHY_RfctrlOverrideRxPus3_logen_rx_pwrup_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideRxPus3_logen_rx_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus3_rxrf_pwrup_SHIFT(rev)             3
#define ACPHY_RfctrlOverrideRxPus3_rxrf_pwrup_MASK(rev)              (0x1 << ACPHY_RfctrlOverrideRxPus3_rxrf_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus3_rxrf_5G_pwrup_SHIFT(rev)          4
#define ACPHY_RfctrlOverrideRxPus3_rxrf_5G_pwrup_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideRxPus3_rxrf_5G_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus3_rxrf_lna2_pwrup_SHIFT(rev)        5
#define ACPHY_RfctrlOverrideRxPus3_rxrf_lna2_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideRxPus3_rxrf_lna2_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus3_rxrf_lna1_pwrup_SHIFT(rev)        6
#define ACPHY_RfctrlOverrideRxPus3_rxrf_lna1_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideRxPus3_rxrf_lna1_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus3_rxrf_lna1_5G_pwrup_SHIFT(rev)     7
#define ACPHY_RfctrlOverrideRxPus3_rxrf_lna1_5G_pwrup_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideRxPus3_rxrf_lna1_5G_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus3_lpf_pu_dc_SHIFT(rev)              8
#define ACPHY_RfctrlOverrideRxPus3_lpf_pu_dc_MASK(rev)               (0x1 << ACPHY_RfctrlOverrideRxPus3_lpf_pu_dc_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus3_tia_DC_loop_PU_SHIFT(rev)         9
#define ACPHY_RfctrlOverrideRxPus3_tia_DC_loop_PU_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideRxPus3_tia_DC_loop_PU_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus3_rssi_wb1a_pu_SHIFT(rev)           10
#define ACPHY_RfctrlOverrideRxPus3_rssi_wb1a_pu_MASK(rev)            (0x1 << ACPHY_RfctrlOverrideRxPus3_rssi_wb1a_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus3_rssi_wb1g_pu_SHIFT(rev)           11
#define ACPHY_RfctrlOverrideRxPus3_rssi_wb1g_pu_MASK(rev)            (0x1 << ACPHY_RfctrlOverrideRxPus3_rssi_wb1g_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus3_rxrf_lna2_wrssi2_pwrup_SHIFT(rev) 12
#define ACPHY_RfctrlOverrideRxPus3_rxrf_lna2_wrssi2_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideRxPus3_rxrf_lna2_wrssi2_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus3_lpf_nrssi_pwrup_SHIFT(rev)        13
#define ACPHY_RfctrlOverrideRxPus3_lpf_nrssi_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideRxPus3_lpf_nrssi_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus3_lpf_wrssi3_pwrup_SHIFT(rev)       14
#define ACPHY_RfctrlOverrideRxPus3_lpf_wrssi3_pwrup_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideRxPus3_lpf_wrssi3_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus3_rxrf_bias_reset_SHIFT(rev)        15
#define ACPHY_RfctrlOverrideRxPus3_rxrf_bias_reset_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideRxPus3_rxrf_bias_reset_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideGains3 */
#define ACPHY_RfctrlOverrideGains3(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd22 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd22 : INVALID_ADDRESS))))
#define ACPHY_RfctrlOverrideGains3_txgain_SHIFT(rev)         0
#define ACPHY_RfctrlOverrideGains3_txgain_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideGains3_txgain_SHIFT(rev))
#define ACPHY_RfctrlOverrideGains3_rxgain_SHIFT(rev)         1
#define ACPHY_RfctrlOverrideGains3_rxgain_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideGains3_rxgain_SHIFT(rev))
#define ACPHY_RfctrlOverrideGains3_lpf_bq1_gain_SHIFT(rev)   2
#define ACPHY_RfctrlOverrideGains3_lpf_bq1_gain_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideGains3_lpf_bq1_gain_SHIFT(rev))
#define ACPHY_RfctrlOverrideGains3_lpf_bq2_gain_SHIFT(rev)   3
#define ACPHY_RfctrlOverrideGains3_lpf_bq2_gain_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideGains3_lpf_bq2_gain_SHIFT(rev))
#define ACPHY_RfctrlOverrideGains3_rf2g_mix1st_en_SHIFT(rev) 4
#define ACPHY_RfctrlOverrideGains3_rf2g_mix1st_en_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideGains3_rf2g_mix1st_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideGains3_tia_high_gain_SHIFT(rev)  5
#define ACPHY_RfctrlOverrideGains3_tia_high_gain_MASK(rev)   (0x1 << ACPHY_RfctrlOverrideGains3_tia_high_gain_SHIFT(rev))
#define ACPHY_RfctrlOverrideGains3_txmxctrl_SHIFT(rev)       6
#define ACPHY_RfctrlOverrideGains3_txmxctrl_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideGains3_txmxctrl_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideLpfCT3 */
#define ACPHY_RfctrlOverrideLpfCT3(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd23 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd23 : INVALID_ADDRESS))))
#define ACPHY_RfctrlOverrideLpfCT3_lpf_q_biq2_SHIFT(rev)           0
#define ACPHY_RfctrlOverrideLpfCT3_lpf_q_biq2_MASK(rev)            (0x1 << ACPHY_RfctrlOverrideLpfCT3_lpf_q_biq2_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT3_lpf_dc_bw_SHIFT(rev)            1
#define ACPHY_RfctrlOverrideLpfCT3_lpf_dc_bw_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideLpfCT3_lpf_dc_bw_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT3_tia_HPC_SHIFT(rev)              2
#define ACPHY_RfctrlOverrideLpfCT3_tia_HPC_MASK(rev)               (0x1 << ACPHY_RfctrlOverrideLpfCT3_tia_HPC_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT3_lpf_bq1_bw_SHIFT(rev)           3
#define ACPHY_RfctrlOverrideLpfCT3_lpf_bq1_bw_MASK(rev)            (0x1 << ACPHY_RfctrlOverrideLpfCT3_lpf_bq1_bw_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT3_lpf_bq2_bw_SHIFT(rev)           4
#define ACPHY_RfctrlOverrideLpfCT3_lpf_bq2_bw_MASK(rev)            (0x1 << ACPHY_RfctrlOverrideLpfCT3_lpf_bq2_bw_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT3_lpf_dc_bypass_SHIFT(rev)        5
#define ACPHY_RfctrlOverrideLpfCT3_lpf_dc_bypass_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideLpfCT3_lpf_dc_bypass_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT3_tia_DC_loop_bypass_SHIFT(rev)   6
#define ACPHY_RfctrlOverrideLpfCT3_tia_DC_loop_bypass_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfCT3_tia_DC_loop_bypass_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT3_afe_DACbuf_fixed_cap_SHIFT(rev) 7
#define ACPHY_RfctrlOverrideLpfCT3_afe_DACbuf_fixed_cap_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideLpfCT3_afe_DACbuf_fixed_cap_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT3_afe_DACbuf_Cap_SHIFT(rev)       8
#define ACPHY_RfctrlOverrideLpfCT3_afe_DACbuf_Cap_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideLpfCT3_afe_DACbuf_Cap_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT3_lpf_g_mult_SHIFT(rev)           9
#define ACPHY_RfctrlOverrideLpfCT3_lpf_g_mult_MASK(rev)            (0x1 << ACPHY_RfctrlOverrideLpfCT3_lpf_g_mult_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT3_lpf_g_mult_rc_SHIFT(rev)        10
#define ACPHY_RfctrlOverrideLpfCT3_lpf_g_mult_rc_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideLpfCT3_lpf_g_mult_rc_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT3_lpf_rc_bw_SHIFT(rev)            11
#define ACPHY_RfctrlOverrideLpfCT3_lpf_rc_bw_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideLpfCT3_lpf_rc_bw_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideLpfSwtch3 */
#define ACPHY_RfctrlOverrideLpfSwtch3(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd24 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd24 : INVALID_ADDRESS))))
#define ACPHY_RfctrlOverrideLpfSwtch3_lpf_sw_tia_bq1_SHIFT(rev)   0
#define ACPHY_RfctrlOverrideLpfSwtch3_lpf_sw_tia_bq1_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch3_lpf_sw_tia_bq1_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch3_lpf_sw_iqcal_bq1_SHIFT(rev) 1
#define ACPHY_RfctrlOverrideLpfSwtch3_lpf_sw_iqcal_bq1_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideLpfSwtch3_lpf_sw_iqcal_bq1_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch3_lpf_sw_aux_bq1_SHIFT(rev)   2
#define ACPHY_RfctrlOverrideLpfSwtch3_lpf_sw_aux_bq1_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch3_lpf_sw_aux_bq1_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch3_lpf_sw_bq1_bq2_SHIFT(rev)   3
#define ACPHY_RfctrlOverrideLpfSwtch3_lpf_sw_bq1_bq2_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch3_lpf_sw_bq1_bq2_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch3_lpf_sw_dac_bq2_SHIFT(rev)   4
#define ACPHY_RfctrlOverrideLpfSwtch3_lpf_sw_dac_bq2_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch3_lpf_sw_dac_bq2_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch3_lpf_sw_dac_rc_SHIFT(rev)    5
#define ACPHY_RfctrlOverrideLpfSwtch3_lpf_sw_dac_rc_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideLpfSwtch3_lpf_sw_dac_rc_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch3_lpf_sw_bq2_rc_SHIFT(rev)    6
#define ACPHY_RfctrlOverrideLpfSwtch3_lpf_sw_bq2_rc_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideLpfSwtch3_lpf_sw_bq2_rc_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch3_lpf_sw_dac_adc_SHIFT(rev)   7
#define ACPHY_RfctrlOverrideLpfSwtch3_lpf_sw_dac_adc_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch3_lpf_sw_dac_adc_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch3_lpf_sw_bq1_adc_SHIFT(rev)   8
#define ACPHY_RfctrlOverrideLpfSwtch3_lpf_sw_bq1_adc_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch3_lpf_sw_bq1_adc_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch3_lpf_sw_bq2_adc_SHIFT(rev)   9
#define ACPHY_RfctrlOverrideLpfSwtch3_lpf_sw_bq2_adc_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch3_lpf_sw_bq2_adc_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch3_lpf_dc_hold_SHIFT(rev)      10
#define ACPHY_RfctrlOverrideLpfSwtch3_lpf_dc_hold_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideLpfSwtch3_lpf_dc_hold_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideAfeCfg3 */
#define ACPHY_RfctrlOverrideAfeCfg3(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd25 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd25 : INVALID_ADDRESS))))
#define ACPHY_RfctrlOverrideAfeCfg3_afe_iqdac_pwrup_SHIFT(rev)        0
#define ACPHY_RfctrlOverrideAfeCfg3_afe_iqdac_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideAfeCfg3_afe_iqdac_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg3_afe_iqadc_pwrup_SHIFT(rev)        1
#define ACPHY_RfctrlOverrideAfeCfg3_afe_iqadc_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideAfeCfg3_afe_iqadc_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg3_afe_iqadc_reset_SHIFT(rev)        2
#define ACPHY_RfctrlOverrideAfeCfg3_afe_iqadc_reset_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideAfeCfg3_afe_iqadc_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg3_afe_iqadc_rx_div4_en_SHIFT(rev)   3
#define ACPHY_RfctrlOverrideAfeCfg3_afe_iqadc_rx_div4_en_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideAfeCfg3_afe_iqadc_rx_div4_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg3_afe_rst_clk_SHIFT(rev)            4
#define ACPHY_RfctrlOverrideAfeCfg3_afe_rst_clk_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideAfeCfg3_afe_rst_clk_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg3_afe_iqadc_mode_SHIFT(rev)         5
#define ACPHY_RfctrlOverrideAfeCfg3_afe_iqadc_mode_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideAfeCfg3_afe_iqadc_mode_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg3_afe_iqadc_flashhspd_SHIFT(rev)    6
#define ACPHY_RfctrlOverrideAfeCfg3_afe_iqadc_flashhspd_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideAfeCfg3_afe_iqadc_flashhspd_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg3_afe_ctrl_flash17lvl_SHIFT(rev)    7
#define ACPHY_RfctrlOverrideAfeCfg3_afe_ctrl_flash17lvl_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideAfeCfg3_afe_ctrl_flash17lvl_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg3_afe_iqadc_adc_bias_SHIFT(rev)     8
#define ACPHY_RfctrlOverrideAfeCfg3_afe_iqadc_adc_bias_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideAfeCfg3_afe_iqadc_adc_bias_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg3_afe_iqadc_clamp_en_SHIFT(rev)     9
#define ACPHY_RfctrlOverrideAfeCfg3_afe_iqadc_clamp_en_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideAfeCfg3_afe_iqadc_clamp_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg3_afe_iqadc_reset_ov_det_SHIFT(rev) 10
#define ACPHY_RfctrlOverrideAfeCfg3_afe_iqadc_reset_ov_det_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideAfeCfg3_afe_iqadc_reset_ov_det_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg3_afe_iqadc_flash_only_SHIFT(rev)   11
#define ACPHY_RfctrlOverrideAfeCfg3_afe_iqadc_flash_only_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideAfeCfg3_afe_iqadc_flash_only_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg3_afe_iqdac_pd_partial_SHIFT(rev)   12
#define ACPHY_RfctrlOverrideAfeCfg3_afe_iqdac_pd_partial_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideAfeCfg3_afe_iqdac_pd_partial_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg3_afe_hw_rst_override_SHIFT(rev)    13
#define ACPHY_RfctrlOverrideAfeCfg3_afe_hw_rst_override_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideAfeCfg3_afe_hw_rst_override_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideLowPwrCfg3 */
#define ACPHY_RfctrlOverrideLowPwrCfg3(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd26 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd26 : INVALID_ADDRESS))))
#define ACPHY_RfctrlOverrideLowPwrCfg3_rxrf_lna1_5G_low_ct_SHIFT(rev) 0
#define ACPHY_RfctrlOverrideLowPwrCfg3_rxrf_lna1_5G_low_ct_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideLowPwrCfg3_rxrf_lna1_5G_low_ct_SHIFT(rev))
#define ACPHY_RfctrlOverrideLowPwrCfg3_rxrf_lna1_low_ct_SHIFT(rev)    1
#define ACPHY_RfctrlOverrideLowPwrCfg3_rxrf_lna1_low_ct_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideLowPwrCfg3_rxrf_lna1_low_ct_SHIFT(rev))
#define ACPHY_RfctrlOverrideLowPwrCfg3_rxrf_lna2_gm_size_SHIFT(rev)   2
#define ACPHY_RfctrlOverrideLowPwrCfg3_rxrf_lna2_gm_size_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLowPwrCfg3_rxrf_lna2_gm_size_SHIFT(rev))
#define ACPHY_RfctrlOverrideLowPwrCfg3_rxrf_rxmix_gm_size_SHIFT(rev)  3
#define ACPHY_RfctrlOverrideLowPwrCfg3_rxrf_rxmix_gm_size_MASK(rev)   (0x1 << ACPHY_RfctrlOverrideLowPwrCfg3_rxrf_rxmix_gm_size_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideAuxTssi3 */
#define ACPHY_RfctrlOverrideAuxTssi3(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd27 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd27 : INVALID_ADDRESS))))
#define ACPHY_RfctrlOverrideAuxTssi3_afe_iqadc_aux_en_SHIFT(rev)    0
#define ACPHY_RfctrlOverrideAuxTssi3_afe_iqadc_aux_en_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideAuxTssi3_afe_iqadc_aux_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi3_amux_sel_port_SHIFT(rev)       1
#define ACPHY_RfctrlOverrideAuxTssi3_amux_sel_port_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideAuxTssi3_amux_sel_port_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi3_tssi_pu_SHIFT(rev)             2
#define ACPHY_RfctrlOverrideAuxTssi3_tssi_pu_MASK(rev)              (0x1 << ACPHY_RfctrlOverrideAuxTssi3_tssi_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi3_tssi_range_SHIFT(rev)          3
#define ACPHY_RfctrlOverrideAuxTssi3_tssi_range_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideAuxTssi3_tssi_range_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi3_tssi_sel_SHIFT(rev)            4
#define ACPHY_RfctrlOverrideAuxTssi3_tssi_sel_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideAuxTssi3_tssi_sel_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi3_afe_auxpga_sel_gain_SHIFT(rev) 5
#define ACPHY_RfctrlOverrideAuxTssi3_afe_auxpga_sel_gain_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideAuxTssi3_afe_auxpga_sel_gain_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi3_afe_auxpga_sel_vmid_SHIFT(rev) 6
#define ACPHY_RfctrlOverrideAuxTssi3_afe_auxpga_sel_vmid_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideAuxTssi3_afe_auxpga_sel_vmid_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi3_tempsense_comp_swap_SHIFT(rev) 7
#define ACPHY_RfctrlOverrideAuxTssi3_tempsense_comp_swap_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideAuxTssi3_tempsense_comp_swap_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi3_tempsense_swap_SHIFT(rev)      8
#define ACPHY_RfctrlOverrideAuxTssi3_tempsense_swap_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideAuxTssi3_tempsense_swap_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi3_tx_vlin_ovr_SHIFT(rev)         9
#define ACPHY_RfctrlOverrideAuxTssi3_tx_vlin_ovr_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideAuxTssi3_tx_vlin_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi3_afe_iqadc_auxpga_cc_SHIFT(rev) 10
#define ACPHY_RfctrlOverrideAuxTssi3_afe_iqadc_auxpga_cc_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideAuxTssi3_afe_iqadc_auxpga_cc_SHIFT(rev))

/* Register ACPHY_RfctrlCoreTxPus3 */
#define ACPHY_RfctrlCoreTxPus3(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd28 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd28 : INVALID_ADDRESS))))
#define ACPHY_RfctrlCoreTxPus3_txrf_pwrup_SHIFT(rev)          0
#define ACPHY_RfctrlCoreTxPus3_txrf_pwrup_MASK(rev)           (0x1 << ACPHY_RfctrlCoreTxPus3_txrf_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus3_pa_pwrup_SHIFT(rev)            1
#define ACPHY_RfctrlCoreTxPus3_pa_pwrup_MASK(rev)             (0x1 << ACPHY_RfctrlCoreTxPus3_pa_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus3_txrf_bias_reset_SHIFT(rev)     2
#define ACPHY_RfctrlCoreTxPus3_txrf_bias_reset_MASK(rev)      (0x1 << ACPHY_RfctrlCoreTxPus3_txrf_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus3_pa_bias_reset_SHIFT(rev)       3
#define ACPHY_RfctrlCoreTxPus3_pa_bias_reset_MASK(rev)        (0x1 << ACPHY_RfctrlCoreTxPus3_pa_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus3_lpf_pu_SHIFT(rev)              4
#define ACPHY_RfctrlCoreTxPus3_lpf_pu_MASK(rev)               (0x1 << ACPHY_RfctrlCoreTxPus3_lpf_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus3_lpf_bq1_pu_SHIFT(rev)          5
#define ACPHY_RfctrlCoreTxPus3_lpf_bq1_pu_MASK(rev)           (0x1 << ACPHY_RfctrlCoreTxPus3_lpf_bq1_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus3_lpf_bq2_pu_SHIFT(rev)          6
#define ACPHY_RfctrlCoreTxPus3_lpf_bq2_pu_MASK(rev)           (0x1 << ACPHY_RfctrlCoreTxPus3_lpf_bq2_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus3_logen_pwrup_SHIFT(rev)         7
#define ACPHY_RfctrlCoreTxPus3_logen_pwrup_MASK(rev)          (0x1 << ACPHY_RfctrlCoreTxPus3_logen_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus3_logen_reset_SHIFT(rev)         8
#define ACPHY_RfctrlCoreTxPus3_logen_reset_MASK(rev)          (0x1 << ACPHY_RfctrlCoreTxPus3_logen_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus3_logen_mimosrc_pwrup_SHIFT(rev) 9
#define ACPHY_RfctrlCoreTxPus3_logen_mimosrc_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlCoreTxPus3_logen_mimosrc_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus3_rxrf_bias_reset_SHIFT(rev)     10
#define ACPHY_RfctrlCoreTxPus3_rxrf_bias_reset_MASK(rev)      (0x1 << ACPHY_RfctrlCoreTxPus3_rxrf_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus3_lpf_wrssi3_pwrup_SHIFT(rev)    11
#define ACPHY_RfctrlCoreTxPus3_lpf_wrssi3_pwrup_MASK(rev)     (0x7 << ACPHY_RfctrlCoreTxPus3_lpf_wrssi3_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus3_bg_pulse_SHIFT(rev)            14
#define ACPHY_RfctrlCoreTxPus3_bg_pulse_MASK(rev)             (0x1 << ACPHY_RfctrlCoreTxPus3_bg_pulse_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus3_logen_mimodes_pwrup_SHIFT(rev) 15
#define ACPHY_RfctrlCoreTxPus3_logen_mimodes_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlCoreTxPus3_logen_mimodes_pwrup_SHIFT(rev))

/* Register ACPHY_RfctrlCoreRxPus3 */
#define ACPHY_RfctrlCoreRxPus3(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd29 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd29 : INVALID_ADDRESS))))
#define ACPHY_RfctrlCoreRxPus3_fast_nap_bias_pu_SHIFT(rev)       0
#define ACPHY_RfctrlCoreRxPus3_fast_nap_bias_pu_MASK(rev)        (0x1 << ACPHY_RfctrlCoreRxPus3_fast_nap_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus3_logen_rx_pwrup_SHIFT(rev)         1
#define ACPHY_RfctrlCoreRxPus3_logen_rx_pwrup_MASK(rev)          (0x1 << ACPHY_RfctrlCoreRxPus3_logen_rx_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus3_logen_rx_bias_reset_SHIFT(rev)    2
#define ACPHY_RfctrlCoreRxPus3_logen_rx_bias_reset_MASK(rev)     (0x1 << ACPHY_RfctrlCoreRxPus3_logen_rx_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus3_rxrf_pwrup_SHIFT(rev)             3
#define ACPHY_RfctrlCoreRxPus3_rxrf_pwrup_MASK(rev)              (0x1 << ACPHY_RfctrlCoreRxPus3_rxrf_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus3_rxrf_5G_pwrup_SHIFT(rev)          4
#define ACPHY_RfctrlCoreRxPus3_rxrf_5G_pwrup_MASK(rev)           (0x1 << ACPHY_RfctrlCoreRxPus3_rxrf_5G_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus3_rxrf_lna2_pwrup_SHIFT(rev)        5
#define ACPHY_RfctrlCoreRxPus3_rxrf_lna2_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlCoreRxPus3_rxrf_lna2_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus3_rxrf_lna1_pwrup_SHIFT(rev)        6
#define ACPHY_RfctrlCoreRxPus3_rxrf_lna1_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlCoreRxPus3_rxrf_lna1_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus3_rxrf_lna1_5G_pwrup_SHIFT(rev)     7
#define ACPHY_RfctrlCoreRxPus3_rxrf_lna1_5G_pwrup_MASK(rev)      (0x1 << ACPHY_RfctrlCoreRxPus3_rxrf_lna1_5G_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus3_lpf_pu_dc_SHIFT(rev)              8
#define ACPHY_RfctrlCoreRxPus3_lpf_pu_dc_MASK(rev)               (0x1 << ACPHY_RfctrlCoreRxPus3_lpf_pu_dc_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus3_tia_DC_loop_PU_SHIFT(rev)         9
#define ACPHY_RfctrlCoreRxPus3_tia_DC_loop_PU_MASK(rev)          (0x1 << ACPHY_RfctrlCoreRxPus3_tia_DC_loop_PU_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus3_rssi_wb1a_pu_SHIFT(rev)           10
#define ACPHY_RfctrlCoreRxPus3_rssi_wb1a_pu_MASK(rev)            (0x1 << ACPHY_RfctrlCoreRxPus3_rssi_wb1a_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus3_rssi_wb1g_pu_SHIFT(rev)           11
#define ACPHY_RfctrlCoreRxPus3_rssi_wb1g_pu_MASK(rev)            (0x1 << ACPHY_RfctrlCoreRxPus3_rssi_wb1g_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus3_rxrf_lna2_wrssi2_pwrup_SHIFT(rev) 12
#define ACPHY_RfctrlCoreRxPus3_rxrf_lna2_wrssi2_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlCoreRxPus3_rxrf_lna2_wrssi2_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus3_lpf_nrssi_pwrup_SHIFT(rev)        13
#define ACPHY_RfctrlCoreRxPus3_lpf_nrssi_pwrup_MASK(rev)         (0x7 << ACPHY_RfctrlCoreRxPus3_lpf_nrssi_pwrup_SHIFT(rev))

/* Register ACPHY_RfctrlCoreRXGAIN13 */
#define ACPHY_RfctrlCoreRXGAIN13(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd30 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd30 : INVALID_ADDRESS))))
#define ACPHY_RfctrlCoreRXGAIN13_rxrf_lna1_gain_SHIFT(rev) 0
#define ACPHY_RfctrlCoreRXGAIN13_rxrf_lna1_gain_MASK(rev)  (0x7 << ACPHY_RfctrlCoreRXGAIN13_rxrf_lna1_gain_SHIFT(rev))
#define ACPHY_RfctrlCoreRXGAIN13_rxrf_lna2_gain_SHIFT(rev) 3
#define ACPHY_RfctrlCoreRXGAIN13_rxrf_lna2_gain_MASK(rev)  (0x7 << ACPHY_RfctrlCoreRXGAIN13_rxrf_lna2_gain_SHIFT(rev))
#define ACPHY_RfctrlCoreRXGAIN13_rxrf_tia_gain_SHIFT(rev)  6
#define ACPHY_RfctrlCoreRXGAIN13_rxrf_tia_gain_MASK(rev)   (0xf << ACPHY_RfctrlCoreRXGAIN13_rxrf_tia_gain_SHIFT(rev))
#define ACPHY_RfctrlCoreRXGAIN13_rxgain_dvga_SHIFT(rev)    10
#define ACPHY_RfctrlCoreRXGAIN13_rxgain_dvga_MASK(rev)     (0xf << ACPHY_RfctrlCoreRXGAIN13_rxgain_dvga_SHIFT(rev))
#define ACPHY_RfctrlCoreRXGAIN13_lna1_bypass_SHIFT(rev)    14
#define ACPHY_RfctrlCoreRXGAIN13_lna1_bypass_MASK(rev)     (0x1 << ACPHY_RfctrlCoreRXGAIN13_lna1_bypass_SHIFT(rev))

/* Register ACPHY_RfctrlCoreRXGAIN23 */
#define ACPHY_RfctrlCoreRXGAIN23(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd31 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd31 : INVALID_ADDRESS))))
#define ACPHY_RfctrlCoreRXGAIN23_rxrf_lna1_Rout_SHIFT(rev)    0
#define ACPHY_RfctrlCoreRXGAIN23_rxrf_lna1_Rout_MASK(rev)     (0xf << ACPHY_RfctrlCoreRXGAIN23_rxrf_lna1_Rout_SHIFT(rev))
#define ACPHY_RfctrlCoreRXGAIN23_rxrf_lna2_Rout_SHIFT(rev)    4
#define ACPHY_RfctrlCoreRXGAIN23_rxrf_lna2_Rout_MASK(rev)     (0xf << ACPHY_RfctrlCoreRXGAIN23_rxrf_lna2_Rout_SHIFT(rev))
#define ACPHY_RfctrlCoreRXGAIN23_tr_rxrf_lna1_Rout_SHIFT(rev) 8
#define ACPHY_RfctrlCoreRXGAIN23_tr_rxrf_lna1_Rout_MASK(rev)  (0xf << ACPHY_RfctrlCoreRXGAIN23_tr_rxrf_lna1_Rout_SHIFT(rev))
#define ACPHY_RfctrlCoreRXGAIN23_tr_rxrf_lna2_Rout_SHIFT(rev) 12
#define ACPHY_RfctrlCoreRXGAIN23_tr_rxrf_lna2_Rout_MASK(rev)  (0xf << ACPHY_RfctrlCoreRXGAIN23_tr_rxrf_lna2_Rout_SHIFT(rev))

/* Register ACPHY_RfctrlCoreTXGAIN13 */
#define ACPHY_RfctrlCoreTXGAIN13(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd32 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd32 : INVALID_ADDRESS))))
#define ACPHY_RfctrlCoreTXGAIN13_pa_GAINCTRL_PA_SHIFT(rev) 0
#define ACPHY_RfctrlCoreTXGAIN13_pa_GAINCTRL_PA_MASK(rev)  (0xff << ACPHY_RfctrlCoreTXGAIN13_pa_GAINCTRL_PA_SHIFT(rev))
#define ACPHY_RfctrlCoreTXGAIN13_txrf_pad_gc_SHIFT(rev)    8
#define ACPHY_RfctrlCoreTXGAIN13_txrf_pad_gc_MASK(rev)     (0xff << ACPHY_RfctrlCoreTXGAIN13_txrf_pad_gc_SHIFT(rev))

/* Register ACPHY_RfctrlCoreTXGAIN23 */
#define ACPHY_RfctrlCoreTXGAIN23(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd33 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd33 : INVALID_ADDRESS))))
#define ACPHY_RfctrlCoreTXGAIN23_txrf_pga_gc_SHIFT(rev) 0
#define ACPHY_RfctrlCoreTXGAIN23_txrf_pga_gc_MASK(rev)  (0xff << ACPHY_RfctrlCoreTXGAIN23_txrf_pga_gc_SHIFT(rev))
#define ACPHY_RfctrlCoreTXGAIN23_txrf_gm_gc_SHIFT(rev)  8
#define ACPHY_RfctrlCoreTXGAIN23_txrf_gm_gc_MASK(rev)   (0xff << ACPHY_RfctrlCoreTXGAIN23_txrf_gm_gc_SHIFT(rev))

/* Register ACPHY_RfctrlCoreLpfGain3 */
#define ACPHY_RfctrlCoreLpfGain3(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd34 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd34 : INVALID_ADDRESS))))
#define ACPHY_RfctrlCoreLpfGain3_lpf_bq1_gain_SHIFT(rev)   0
#define ACPHY_RfctrlCoreLpfGain3_lpf_bq1_gain_MASK(rev)    (0x7 << ACPHY_RfctrlCoreLpfGain3_lpf_bq1_gain_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfGain3_lpf_bq2_gain_SHIFT(rev)   3
#define ACPHY_RfctrlCoreLpfGain3_lpf_bq2_gain_MASK(rev)    (0x7 << ACPHY_RfctrlCoreLpfGain3_lpf_bq2_gain_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfGain3_rf2g_mix1st_en_SHIFT(rev) 6
#define ACPHY_RfctrlCoreLpfGain3_rf2g_mix1st_en_MASK(rev)  (0x1 << ACPHY_RfctrlCoreLpfGain3_rf2g_mix1st_en_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfGain3_tia_high_gain_SHIFT(rev)  7
#define ACPHY_RfctrlCoreLpfGain3_tia_high_gain_MASK(rev)   (0x1 << ACPHY_RfctrlCoreLpfGain3_tia_high_gain_SHIFT(rev))

/* Register ACPHY_RfctrlCoreLpfCT3 */
#define ACPHY_RfctrlCoreLpfCT3(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd35 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd35 : INVALID_ADDRESS))))
#define ACPHY_RfctrlCoreLpfCT3_lpf_q_biq2_SHIFT(rev)         0
#define ACPHY_RfctrlCoreLpfCT3_lpf_q_biq2_MASK(rev)          (0x1 << ACPHY_RfctrlCoreLpfCT3_lpf_q_biq2_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfCT3_lpf_dc_bw_SHIFT(rev)          1
#define ACPHY_RfctrlCoreLpfCT3_lpf_dc_bw_MASK(rev)           (0xf << ACPHY_RfctrlCoreLpfCT3_lpf_dc_bw_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfCT3_tia_HPC_SHIFT(rev)            5
#define ACPHY_RfctrlCoreLpfCT3_tia_HPC_MASK(rev)             (0x7 << ACPHY_RfctrlCoreLpfCT3_tia_HPC_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfCT3_lpf_bq1_bw_SHIFT(rev)         8
#define ACPHY_RfctrlCoreLpfCT3_lpf_bq1_bw_MASK(rev)          (ACREV_GE(rev,33) ? (0x3 << ACPHY_RfctrlCoreLpfCT3_lpf_bq1_bw_SHIFT(rev)) : (0x7 << ACPHY_RfctrlCoreLpfCT3_lpf_bq1_bw_SHIFT(rev)))
#define ACPHY_RfctrlCoreLpfCT3_lpf_bq2_bw_SHIFT(rev)         (ACREV_GE(rev,33) ? 10 : (ACREV_GE(rev,32) ? 11 : 11))
#define ACPHY_RfctrlCoreLpfCT3_lpf_bq2_bw_MASK(rev)          (ACREV_GE(rev,33) ? (0xf << ACPHY_RfctrlCoreLpfCT3_lpf_bq2_bw_SHIFT(rev)) : (0x7 << ACPHY_RfctrlCoreLpfCT3_lpf_bq2_bw_SHIFT(rev)))
#define ACPHY_RfctrlCoreLpfCT3_lpf_dc_bypass_SHIFT(rev)      14
#define ACPHY_RfctrlCoreLpfCT3_lpf_dc_bypass_MASK(rev)       (0x1 << ACPHY_RfctrlCoreLpfCT3_lpf_dc_bypass_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfCT3_tia_DC_loop_bypass_SHIFT(rev) 15
#define ACPHY_RfctrlCoreLpfCT3_tia_DC_loop_bypass_MASK(rev)  (0x1 << ACPHY_RfctrlCoreLpfCT3_tia_DC_loop_bypass_SHIFT(rev))

/* Register ACPHY_RfctrlCoreLpfSwtch3 */
#define ACPHY_RfctrlCoreLpfSwtch3(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd36 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd36 : INVALID_ADDRESS))))
#define ACPHY_RfctrlCoreLpfSwtch3_lpf_sw_tia_bq1_SHIFT(rev)       0
#define ACPHY_RfctrlCoreLpfSwtch3_lpf_sw_tia_bq1_MASK(rev)        (0x1 << ACPHY_RfctrlCoreLpfSwtch3_lpf_sw_tia_bq1_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch3_lpf_sw_iqcal_bq1_SHIFT(rev)     1
#define ACPHY_RfctrlCoreLpfSwtch3_lpf_sw_iqcal_bq1_MASK(rev)      (0x1 << ACPHY_RfctrlCoreLpfSwtch3_lpf_sw_iqcal_bq1_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch3_lpf_sw_aux_bq1_SHIFT(rev)       2
#define ACPHY_RfctrlCoreLpfSwtch3_lpf_sw_aux_bq1_MASK(rev)        (0x1 << ACPHY_RfctrlCoreLpfSwtch3_lpf_sw_aux_bq1_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch3_lpf_sw_bq1_bq2_SHIFT(rev)       3
#define ACPHY_RfctrlCoreLpfSwtch3_lpf_sw_bq1_bq2_MASK(rev)        (0x1 << ACPHY_RfctrlCoreLpfSwtch3_lpf_sw_bq1_bq2_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch3_lpf_sw_dac_bq2_SHIFT(rev)       4
#define ACPHY_RfctrlCoreLpfSwtch3_lpf_sw_dac_bq2_MASK(rev)        (0x1 << ACPHY_RfctrlCoreLpfSwtch3_lpf_sw_dac_bq2_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch3_lpf_sw_dac_rc_SHIFT(rev)        5
#define ACPHY_RfctrlCoreLpfSwtch3_lpf_sw_dac_rc_MASK(rev)         (0x1 << ACPHY_RfctrlCoreLpfSwtch3_lpf_sw_dac_rc_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch3_lpf_sw_bq2_rc_SHIFT(rev)        6
#define ACPHY_RfctrlCoreLpfSwtch3_lpf_sw_bq2_rc_MASK(rev)         (0x1 << ACPHY_RfctrlCoreLpfSwtch3_lpf_sw_bq2_rc_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch3_lpf_sw_dac_adc_SHIFT(rev)       7
#define ACPHY_RfctrlCoreLpfSwtch3_lpf_sw_dac_adc_MASK(rev)        (0x1 << ACPHY_RfctrlCoreLpfSwtch3_lpf_sw_dac_adc_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch3_lpf_sw_bq1_adc_SHIFT(rev)       8
#define ACPHY_RfctrlCoreLpfSwtch3_lpf_sw_bq1_adc_MASK(rev)        (0x1 << ACPHY_RfctrlCoreLpfSwtch3_lpf_sw_bq1_adc_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch3_lpf_sw_bq2_adc_SHIFT(rev)       9
#define ACPHY_RfctrlCoreLpfSwtch3_lpf_sw_bq2_adc_MASK(rev)        (0x1 << ACPHY_RfctrlCoreLpfSwtch3_lpf_sw_bq2_adc_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch3_lpf_dc_hold_SHIFT(rev)          10
#define ACPHY_RfctrlCoreLpfSwtch3_lpf_dc_hold_MASK(rev)           (0x1 << ACPHY_RfctrlCoreLpfSwtch3_lpf_dc_hold_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch3_rxgain_lna1_indx_dcc_SHIFT(rev) 11
#define ACPHY_RfctrlCoreLpfSwtch3_rxgain_lna1_indx_dcc_MASK(rev)  (0x7 << ACPHY_RfctrlCoreLpfSwtch3_rxgain_lna1_indx_dcc_SHIFT(rev))

/* Register ACPHY_RfctrlCoreLpfGmult3 */
#define ACPHY_RfctrlCoreLpfGmult3(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd37 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd37 : INVALID_ADDRESS))))
#define ACPHY_RfctrlCoreLpfGmult3_lpf_g_mult_SHIFT(rev)    0
#define ACPHY_RfctrlCoreLpfGmult3_lpf_g_mult_MASK(rev)     (0xff << ACPHY_RfctrlCoreLpfGmult3_lpf_g_mult_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfGmult3_lpf_g_mult_rc_SHIFT(rev) 8
#define ACPHY_RfctrlCoreLpfGmult3_lpf_g_mult_rc_MASK(rev)  (0xff << ACPHY_RfctrlCoreLpfGmult3_lpf_g_mult_rc_SHIFT(rev))

/* Register ACPHY_RfctrlCoreRCDACBuf3 */
#define ACPHY_RfctrlCoreRCDACBuf3(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd38 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd38 : INVALID_ADDRESS))))
#define ACPHY_RfctrlCoreRCDACBuf3_lpf_rc_bw_SHIFT(rev)            0
#define ACPHY_RfctrlCoreRCDACBuf3_lpf_rc_bw_MASK(rev)             (0x7 << ACPHY_RfctrlCoreRCDACBuf3_lpf_rc_bw_SHIFT(rev))
#define ACPHY_RfctrlCoreRCDACBuf3_afe_DACbuf_fixed_cap_SHIFT(rev) 3
#define ACPHY_RfctrlCoreRCDACBuf3_afe_DACbuf_fixed_cap_MASK(rev)  (0x1 << ACPHY_RfctrlCoreRCDACBuf3_afe_DACbuf_fixed_cap_SHIFT(rev))
#define ACPHY_RfctrlCoreRCDACBuf3_afe_DACbuf_Cap_SHIFT(rev)       4
#define ACPHY_RfctrlCoreRCDACBuf3_afe_DACbuf_Cap_MASK(rev)        (0x1f << ACPHY_RfctrlCoreRCDACBuf3_afe_DACbuf_Cap_SHIFT(rev))

/* Register ACPHY_RfctrlCoreAfeCfg13 */
#define ACPHY_RfctrlCoreAfeCfg13(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd39 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd39 : INVALID_ADDRESS))))
#define ACPHY_RfctrlCoreAfeCfg13_afe_iqdac_pwrup_SHIFT(rev)      0
#define ACPHY_RfctrlCoreAfeCfg13_afe_iqdac_pwrup_MASK(rev)       (0x1 << ACPHY_RfctrlCoreAfeCfg13_afe_iqdac_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg13_afe_iqadc_pwrup_SHIFT(rev)      1
#define ACPHY_RfctrlCoreAfeCfg13_afe_iqadc_pwrup_MASK(rev)       (0x3f << ACPHY_RfctrlCoreAfeCfg13_afe_iqadc_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg13_afe_iqadc_reset_SHIFT(rev)      7
#define ACPHY_RfctrlCoreAfeCfg13_afe_iqadc_reset_MASK(rev)       (0x1 << ACPHY_RfctrlCoreAfeCfg13_afe_iqadc_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg13_afe_iqadc_rx_div4_en_SHIFT(rev) 8
#define ACPHY_RfctrlCoreAfeCfg13_afe_iqadc_rx_div4_en_MASK(rev)  (0x1 << ACPHY_RfctrlCoreAfeCfg13_afe_iqadc_rx_div4_en_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg13_afe_rst_clk_SHIFT(rev)          9
#define ACPHY_RfctrlCoreAfeCfg13_afe_rst_clk_MASK(rev)           (0x1 << ACPHY_RfctrlCoreAfeCfg13_afe_rst_clk_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg13_afe_iqdac_pd_partial_SHIFT(rev) 10
#define ACPHY_RfctrlCoreAfeCfg13_afe_iqdac_pd_partial_MASK(rev)  (0x1 << ACPHY_RfctrlCoreAfeCfg13_afe_iqdac_pd_partial_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg13_afe_hw_rst_override_SHIFT(rev)  11
#define ACPHY_RfctrlCoreAfeCfg13_afe_hw_rst_override_MASK(rev)   (0x1 << ACPHY_RfctrlCoreAfeCfg13_afe_hw_rst_override_SHIFT(rev))

/* Register ACPHY_RfctrlCoreAfeCfg23 */
#define ACPHY_RfctrlCoreAfeCfg23(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd3a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd3a : INVALID_ADDRESS))))
#define ACPHY_RfctrlCoreAfeCfg23_afe_iqadc_mode_SHIFT(rev)         0
#define ACPHY_RfctrlCoreAfeCfg23_afe_iqadc_mode_MASK(rev)          (0x7 << ACPHY_RfctrlCoreAfeCfg23_afe_iqadc_mode_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg23_afe_iqadc_flashhspd_SHIFT(rev)    3
#define ACPHY_RfctrlCoreAfeCfg23_afe_iqadc_flashhspd_MASK(rev)     (0x1 << ACPHY_RfctrlCoreAfeCfg23_afe_iqadc_flashhspd_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg23_afe_ctrl_flash17lvl_SHIFT(rev)    4
#define ACPHY_RfctrlCoreAfeCfg23_afe_ctrl_flash17lvl_MASK(rev)     (0x1 << ACPHY_RfctrlCoreAfeCfg23_afe_ctrl_flash17lvl_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg23_afe_iqadc_adc_bias_SHIFT(rev)     5
#define ACPHY_RfctrlCoreAfeCfg23_afe_iqadc_adc_bias_MASK(rev)      (0x3 << ACPHY_RfctrlCoreAfeCfg23_afe_iqadc_adc_bias_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg23_afe_iqadc_clamp_en_SHIFT(rev)     7
#define ACPHY_RfctrlCoreAfeCfg23_afe_iqadc_clamp_en_MASK(rev)      (0x1 << ACPHY_RfctrlCoreAfeCfg23_afe_iqadc_clamp_en_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg23_afe_iqadc_reset_ov_det_SHIFT(rev) 8
#define ACPHY_RfctrlCoreAfeCfg23_afe_iqadc_reset_ov_det_MASK(rev)  (0x1 << ACPHY_RfctrlCoreAfeCfg23_afe_iqadc_reset_ov_det_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg23_afe_iqadc_flash_only_SHIFT(rev)   9
#define ACPHY_RfctrlCoreAfeCfg23_afe_iqadc_flash_only_MASK(rev)    (0x1 << ACPHY_RfctrlCoreAfeCfg23_afe_iqadc_flash_only_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg23_afediv_div_dac_SHIFT(rev)         10
#define ACPHY_RfctrlCoreAfeCfg23_afediv_div_dac_MASK(rev)          (0x3f << ACPHY_RfctrlCoreAfeCfg23_afediv_div_dac_SHIFT(rev))

/* Register ACPHY_RfctrlCoreLowPwr3 */
#define ACPHY_RfctrlCoreLowPwr3(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd3b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd3b : INVALID_ADDRESS))))
#define ACPHY_RfctrlCoreLowPwr3_rxrf_lna1_5G_low_ct_SHIFT(rev) 0
#define ACPHY_RfctrlCoreLowPwr3_rxrf_lna1_5G_low_ct_MASK(rev)  (0x1 << ACPHY_RfctrlCoreLowPwr3_rxrf_lna1_5G_low_ct_SHIFT(rev))
#define ACPHY_RfctrlCoreLowPwr3_rxrf_lna1_low_ct_SHIFT(rev)    1
#define ACPHY_RfctrlCoreLowPwr3_rxrf_lna1_low_ct_MASK(rev)     (0x1 << ACPHY_RfctrlCoreLowPwr3_rxrf_lna1_low_ct_SHIFT(rev))
#define ACPHY_RfctrlCoreLowPwr3_rxrf_lna2_gm_size_SHIFT(rev)   2
#define ACPHY_RfctrlCoreLowPwr3_rxrf_lna2_gm_size_MASK(rev)    (0x3 << ACPHY_RfctrlCoreLowPwr3_rxrf_lna2_gm_size_SHIFT(rev))
#define ACPHY_RfctrlCoreLowPwr3_rxrf_rxmix_gm_size_SHIFT(rev)  4
#define ACPHY_RfctrlCoreLowPwr3_rxrf_rxmix_gm_size_MASK(rev)   (0x7 << ACPHY_RfctrlCoreLowPwr3_rxrf_rxmix_gm_size_SHIFT(rev))

/* Register ACPHY_RfctrlCoreAuxTssi13 */
#define ACPHY_RfctrlCoreAuxTssi13(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd3c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd3c : INVALID_ADDRESS))))
#define ACPHY_RfctrlCoreAuxTssi13_afe_iqadc_aux_en_SHIFT(rev)    0
#define ACPHY_RfctrlCoreAuxTssi13_afe_iqadc_aux_en_MASK(rev)     (0x1 << ACPHY_RfctrlCoreAuxTssi13_afe_iqadc_aux_en_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi13_amux_sel_port_SHIFT(rev)       1
#define ACPHY_RfctrlCoreAuxTssi13_amux_sel_port_MASK(rev)        (0x7 << ACPHY_RfctrlCoreAuxTssi13_amux_sel_port_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi13_tssi_pu_SHIFT(rev)             4
#define ACPHY_RfctrlCoreAuxTssi13_tssi_pu_MASK(rev)              (0x1 << ACPHY_RfctrlCoreAuxTssi13_tssi_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi13_tssi_range_SHIFT(rev)          5
#define ACPHY_RfctrlCoreAuxTssi13_tssi_range_MASK(rev)           (0x1 << ACPHY_RfctrlCoreAuxTssi13_tssi_range_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi13_tssi_sel_SHIFT(rev)            6
#define ACPHY_RfctrlCoreAuxTssi13_tssi_sel_MASK(rev)             (0x1 << ACPHY_RfctrlCoreAuxTssi13_tssi_sel_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi13_afe_auxpga_sel_gain_SHIFT(rev) 7
#define ACPHY_RfctrlCoreAuxTssi13_afe_auxpga_sel_gain_MASK(rev)  (0x7 << ACPHY_RfctrlCoreAuxTssi13_afe_auxpga_sel_gain_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi13_tempsense_comp_swap_SHIFT(rev) 10
#define ACPHY_RfctrlCoreAuxTssi13_tempsense_comp_swap_MASK(rev)  (0x1 << ACPHY_RfctrlCoreAuxTssi13_tempsense_comp_swap_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi13_tempsense_swap_SHIFT(rev)      11
#define ACPHY_RfctrlCoreAuxTssi13_tempsense_swap_MASK(rev)       (0x1 << ACPHY_RfctrlCoreAuxTssi13_tempsense_swap_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi13_tx_vlin_SHIFT(rev)             12
#define ACPHY_RfctrlCoreAuxTssi13_tx_vlin_MASK(rev)              (0x1 << ACPHY_RfctrlCoreAuxTssi13_tx_vlin_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi13_afe_iqadc_auxpga_cc_SHIFT(rev) 13
#define ACPHY_RfctrlCoreAuxTssi13_afe_iqadc_auxpga_cc_MASK(rev)  (0x1 << ACPHY_RfctrlCoreAuxTssi13_afe_iqadc_auxpga_cc_SHIFT(rev))

/* Register ACPHY_RfctrlCoreAuxTssi23 */
#define ACPHY_RfctrlCoreAuxTssi23(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd3d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd3d : INVALID_ADDRESS))))
#define ACPHY_RfctrlCoreAuxTssi23_afe_auxpga_sel_vmid_SHIFT(rev) 0
#define ACPHY_RfctrlCoreAuxTssi23_afe_auxpga_sel_vmid_MASK(rev)  (0x3ff << ACPHY_RfctrlCoreAuxTssi23_afe_auxpga_sel_vmid_SHIFT(rev))

/* Register ACPHY_RfctrlIntc3 */
#define ACPHY_RfctrlIntc3(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd3e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd3e : INVALID_ADDRESS))))
#define ACPHY_RfctrlIntc3_ext_lna_5g_pu_SHIFT(rev)    0
#define ACPHY_RfctrlIntc3_ext_lna_5g_pu_MASK(rev)     (0x1 << ACPHY_RfctrlIntc3_ext_lna_5g_pu_SHIFT(rev))
#define ACPHY_RfctrlIntc3_ext_lna_5g_gain_SHIFT(rev)  1
#define ACPHY_RfctrlIntc3_ext_lna_5g_gain_MASK(rev)   (0x1 << ACPHY_RfctrlIntc3_ext_lna_5g_gain_SHIFT(rev))
#define ACPHY_RfctrlIntc3_ext_lna_2g_pu_SHIFT(rev)    2
#define ACPHY_RfctrlIntc3_ext_lna_2g_pu_MASK(rev)     (0x1 << ACPHY_RfctrlIntc3_ext_lna_2g_pu_SHIFT(rev))
#define ACPHY_RfctrlIntc3_ext_lna_2g_gain_SHIFT(rev)  3
#define ACPHY_RfctrlIntc3_ext_lna_2g_gain_MASK(rev)   (0x1 << ACPHY_RfctrlIntc3_ext_lna_2g_gain_SHIFT(rev))
#define ACPHY_RfctrlIntc3_ext_2g_papu_SHIFT(rev)      4
#define ACPHY_RfctrlIntc3_ext_2g_papu_MASK(rev)       (0x1 << ACPHY_RfctrlIntc3_ext_2g_papu_SHIFT(rev))
#define ACPHY_RfctrlIntc3_ext_5g_papu_SHIFT(rev)      5
#define ACPHY_RfctrlIntc3_ext_5g_papu_MASK(rev)       (0x1 << ACPHY_RfctrlIntc3_ext_5g_papu_SHIFT(rev))
#define ACPHY_RfctrlIntc3_tr_sw_tx_pu_SHIFT(rev)      6
#define ACPHY_RfctrlIntc3_tr_sw_tx_pu_MASK(rev)       (0x1 << ACPHY_RfctrlIntc3_tr_sw_tx_pu_SHIFT(rev))
#define ACPHY_RfctrlIntc3_tr_sw_rx_pu_SHIFT(rev)      7
#define ACPHY_RfctrlIntc3_tr_sw_rx_pu_MASK(rev)       (0x1 << ACPHY_RfctrlIntc3_tr_sw_rx_pu_SHIFT(rev))
#define ACPHY_RfctrlIntc3_override_tr_sw_SHIFT(rev)   10
#define ACPHY_RfctrlIntc3_override_tr_sw_MASK(rev)    (0x1 << ACPHY_RfctrlIntc3_override_tr_sw_SHIFT(rev))
#define ACPHY_RfctrlIntc3_override_ext_lna_SHIFT(rev) 11
#define ACPHY_RfctrlIntc3_override_ext_lna_MASK(rev)  (0x1 << ACPHY_RfctrlIntc3_override_ext_lna_SHIFT(rev))
#define ACPHY_RfctrlIntc3_override_ext_pa_SHIFT(rev)  12
#define ACPHY_RfctrlIntc3_override_ext_pa_MASK(rev)   (0x1 << ACPHY_RfctrlIntc3_override_ext_pa_SHIFT(rev))

/* Register ACPHY_Rfctrlcore3gpio0 */
#define ACPHY_Rfctrlcore3gpio0(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd41 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd41 : INVALID_ADDRESS))))
#define ACPHY_Rfctrlcore3gpio0_Rfctrlcore3gpio0_SHIFT(rev) 0
#define ACPHY_Rfctrlcore3gpio0_Rfctrlcore3gpio0_MASK(rev)  (0xffff << ACPHY_Rfctrlcore3gpio0_Rfctrlcore3gpio0_SHIFT(rev))

/* Register ACPHY_Rfctrlcore3gpio1 */
#define ACPHY_Rfctrlcore3gpio1(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd42 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd42 : INVALID_ADDRESS))))
#define ACPHY_Rfctrlcore3gpio1_Rfctrlcore3gpio1_SHIFT(rev) 0
#define ACPHY_Rfctrlcore3gpio1_Rfctrlcore3gpio1_MASK(rev)  (0xffff << ACPHY_Rfctrlcore3gpio1_Rfctrlcore3gpio1_SHIFT(rev))

/* Register ACPHY_Rfctrlcore3gpio2 */
#define ACPHY_Rfctrlcore3gpio2(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd43 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd43 : INVALID_ADDRESS))))
#define ACPHY_Rfctrlcore3gpio2_Rfctrlcore3gpio2_SHIFT(rev) 0
#define ACPHY_Rfctrlcore3gpio2_Rfctrlcore3gpio2_MASK(rev)  (0xffff << ACPHY_Rfctrlcore3gpio2_Rfctrlcore3gpio2_SHIFT(rev))

/* Register ACPHY_Rfctrlcore3gpio3 */
#define ACPHY_Rfctrlcore3gpio3(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd44 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd44 : INVALID_ADDRESS))))
#define ACPHY_Rfctrlcore3gpio3_Rfctrlcore3gpio3_SHIFT(rev) 0
#define ACPHY_Rfctrlcore3gpio3_Rfctrlcore3gpio3_MASK(rev)  (0xffff << ACPHY_Rfctrlcore3gpio3_Rfctrlcore3gpio3_SHIFT(rev))

/* Register ACPHY_RfCtrlCoreITRCtrl3 */
#define ACPHY_RfCtrlCoreITRCtrl3(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd45 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd45 : INVALID_ADDRESS))))
#define ACPHY_RfCtrlCoreITRCtrl3_lnaKillSwOvr_SHIFT(rev)     0
#define ACPHY_RfCtrlCoreITRCtrl3_lnaKillSwOvr_MASK(rev)      (0x1 << ACPHY_RfCtrlCoreITRCtrl3_lnaKillSwOvr_SHIFT(rev))
#define ACPHY_RfCtrlCoreITRCtrl3_lnaKillSw2GVal_SHIFT(rev)   1
#define ACPHY_RfCtrlCoreITRCtrl3_lnaKillSw2GVal_MASK(rev)    (0x1 << ACPHY_RfCtrlCoreITRCtrl3_lnaKillSw2GVal_SHIFT(rev))
#define ACPHY_RfCtrlCoreITRCtrl3_lnaKillSw5GVal_SHIFT(rev)   2
#define ACPHY_RfCtrlCoreITRCtrl3_lnaKillSw5GVal_MASK(rev)    (0x1 << ACPHY_RfCtrlCoreITRCtrl3_lnaKillSw5GVal_SHIFT(rev))
#define ACPHY_RfCtrlCoreITRCtrl3_trsw2g_bt_en_ovr_SHIFT(rev) 3
#define ACPHY_RfCtrlCoreITRCtrl3_trsw2g_bt_en_ovr_MASK(rev)  (0x1 << ACPHY_RfCtrlCoreITRCtrl3_trsw2g_bt_en_ovr_SHIFT(rev))
#define ACPHY_RfCtrlCoreITRCtrl3_trsw2g_bt_en_val_SHIFT(rev) 4
#define ACPHY_RfCtrlCoreITRCtrl3_trsw2g_bt_en_val_MASK(rev)  (0x1 << ACPHY_RfCtrlCoreITRCtrl3_trsw2g_bt_en_val_SHIFT(rev))

/* Register ACPHY_RfCtrlCorePwrSw3 */
#define ACPHY_RfCtrlCorePwrSw3(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd46 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd46 : INVALID_ADDRESS))))
#define ACPHY_RfCtrlCorePwrSw3_bt_lna_bypass_SHIFT(rev)         0
#define ACPHY_RfCtrlCorePwrSw3_bt_lna_bypass_MASK(rev)          (0x1 << ACPHY_RfCtrlCorePwrSw3_bt_lna_bypass_SHIFT(rev))
#define ACPHY_RfCtrlCorePwrSw3_mix_pwrsw_en_SHIFT(rev)          1
#define ACPHY_RfCtrlCorePwrSw3_mix_pwrsw_en_MASK(rev)           (0x1 << ACPHY_RfCtrlCorePwrSw3_mix_pwrsw_en_SHIFT(rev))
#define ACPHY_RfCtrlCorePwrSw3_lna_pwrsw_en_SHIFT(rev)          2
#define ACPHY_RfCtrlCorePwrSw3_lna_pwrsw_en_MASK(rev)           (0x1 << ACPHY_RfCtrlCorePwrSw3_lna_pwrsw_en_SHIFT(rev))
#define ACPHY_RfCtrlCorePwrSw3_lna1_short_pu_SHIFT(rev)         3
#define ACPHY_RfCtrlCorePwrSw3_lna1_short_pu_MASK(rev)          (0x1 << ACPHY_RfCtrlCorePwrSw3_lna1_short_pu_SHIFT(rev))
#define ACPHY_RfCtrlCorePwrSw3_mix_pwrsw_ovr_SHIFT(rev)         4
#define ACPHY_RfCtrlCorePwrSw3_mix_pwrsw_ovr_MASK(rev)          (0x1 << ACPHY_RfCtrlCorePwrSw3_mix_pwrsw_ovr_SHIFT(rev))
#define ACPHY_RfCtrlCorePwrSw3_lna_pwrsw_ovr_SHIFT(rev)         5
#define ACPHY_RfCtrlCorePwrSw3_lna_pwrsw_ovr_MASK(rev)          (0x1 << ACPHY_RfCtrlCorePwrSw3_lna_pwrsw_ovr_SHIFT(rev))
#define ACPHY_RfCtrlCorePwrSw3_lna1_out_short_pu_ovr_SHIFT(rev) 6
#define ACPHY_RfCtrlCorePwrSw3_lna1_out_short_pu_ovr_MASK(rev)  (0x1 << ACPHY_RfCtrlCorePwrSw3_lna1_out_short_pu_ovr_SHIFT(rev))

/* Register ACPHY_Dac_gain3 */
#define ACPHY_Dac_gain3(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd47 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd47 : INVALID_ADDRESS))))
#define ACPHY_Dac_gain3_afe_iqdac_att_SHIFT(rev)         0
#define ACPHY_Dac_gain3_afe_iqdac_att_MASK(rev)          (0xf << ACPHY_Dac_gain3_afe_iqdac_att_SHIFT(rev))
#define ACPHY_Dac_gain3_pa_avail_SHIFT(rev)              4
#define ACPHY_Dac_gain3_pa_avail_MASK(rev)               (0x1 << ACPHY_Dac_gain3_pa_avail_SHIFT(rev))
#define ACPHY_Dac_gain3_lna_avail_SHIFT(rev)             5
#define ACPHY_Dac_gain3_lna_avail_MASK(rev)              (0x1 << ACPHY_Dac_gain3_lna_avail_SHIFT(rev))
#define ACPHY_Dac_gain3_tssi_avail_SHIFT(rev)            6
#define ACPHY_Dac_gain3_tssi_avail_MASK(rev)             (0x1 << ACPHY_Dac_gain3_tssi_avail_SHIFT(rev))
#define ACPHY_Dac_gain3_tx_pwrctrl_coresel_en_SHIFT(rev) 7
#define ACPHY_Dac_gain3_tx_pwrctrl_coresel_en_MASK(rev)  (0x1 << ACPHY_Dac_gain3_tx_pwrctrl_coresel_en_SHIFT(rev))
#define ACPHY_Dac_gain3_logen_mimo_pwrup_SHIFT(rev)      8
#define ACPHY_Dac_gain3_logen_mimo_pwrup_MASK(rev)       (0x1 << ACPHY_Dac_gain3_logen_mimo_pwrup_SHIFT(rev))
#define ACPHY_Dac_gain3_div5g_pwrup_SHIFT(rev)           9
#define ACPHY_Dac_gain3_div5g_pwrup_MASK(rev)            (0x1 << ACPHY_Dac_gain3_div5g_pwrup_SHIFT(rev))
#define ACPHY_Dac_gain3_div5g_reset_SHIFT(rev)           10
#define ACPHY_Dac_gain3_div5g_reset_MASK(rev)            (0x1 << ACPHY_Dac_gain3_div5g_reset_SHIFT(rev))
#define ACPHY_Dac_gain3_logen2g_detx2_en_SHIFT(rev)      11
#define ACPHY_Dac_gain3_logen2g_detx2_en_MASK(rev)       (0x1 << ACPHY_Dac_gain3_logen2g_detx2_en_SHIFT(rev))
#define ACPHY_Dac_gain3_logen2g_detbuf_en_SHIFT(rev)     12
#define ACPHY_Dac_gain3_logen2g_detbuf_en_MASK(rev)      (0x1 << ACPHY_Dac_gain3_logen2g_detbuf_en_SHIFT(rev))
#define ACPHY_Dac_gain3_mimo_adcclk_buf_en_SHIFT(rev)    13
#define ACPHY_Dac_gain3_mimo_adcclk_buf_en_MASK(rev)     (0x1 << ACPHY_Dac_gain3_mimo_adcclk_buf_en_SHIFT(rev))
#define ACPHY_Dac_gain3_mimo_dacclk_buf_en_SHIFT(rev)    14
#define ACPHY_Dac_gain3_mimo_dacclk_buf_en_MASK(rev)     (0x1 << ACPHY_Dac_gain3_mimo_dacclk_buf_en_SHIFT(rev))
#define ACPHY_Dac_gain3_pad5g_reset_SHIFT(rev)           15
#define ACPHY_Dac_gain3_pad5g_reset_MASK(rev)            (0x1 << ACPHY_Dac_gain3_pad5g_reset_SHIFT(rev))

/* Register ACPHY_RfctrlAntSwLUTIdxN3 */
#define ACPHY_RfctrlAntSwLUTIdxN3(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd48 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd48 : INVALID_ADDRESS))))
#define ACPHY_RfctrlAntSwLUTIdxN3_RX_sw_core_SHIFT(rev)           1
#define ACPHY_RfctrlAntSwLUTIdxN3_RX_sw_core_MASK(rev)            (0x1 << ACPHY_RfctrlAntSwLUTIdxN3_RX_sw_core_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN3_TX_sw_core_SHIFT(rev)           0
#define ACPHY_RfctrlAntSwLUTIdxN3_TX_sw_core_MASK(rev)            (0x1 << ACPHY_RfctrlAntSwLUTIdxN3_TX_sw_core_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN3_rx5g_80p80_gc_ovr_SHIFT(rev)    2
#define ACPHY_RfctrlAntSwLUTIdxN3_rx5g_80p80_gc_ovr_MASK(rev)     (0x1 << ACPHY_RfctrlAntSwLUTIdxN3_rx5g_80p80_gc_ovr_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN3_rx2g_20p20_gc_ovr_SHIFT(rev)    3
#define ACPHY_RfctrlAntSwLUTIdxN3_rx2g_20p20_gc_ovr_MASK(rev)     (0x1 << ACPHY_RfctrlAntSwLUTIdxN3_rx2g_20p20_gc_ovr_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN3_rx5g_80p80_gc_SHIFT(rev)        4
#define ACPHY_RfctrlAntSwLUTIdxN3_rx5g_80p80_gc_MASK(rev)         (0xf << ACPHY_RfctrlAntSwLUTIdxN3_rx5g_80p80_gc_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN3_rx2g_20p20_gc_SHIFT(rev)        8
#define ACPHY_RfctrlAntSwLUTIdxN3_rx2g_20p20_gc_MASK(rev)         (0xf << ACPHY_RfctrlAntSwLUTIdxN3_rx2g_20p20_gc_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN3_tx2g_20p20_cas_pwrup_SHIFT(rev) 12
#define ACPHY_RfctrlAntSwLUTIdxN3_tx2g_20p20_cas_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlAntSwLUTIdxN3_tx2g_20p20_cas_pwrup_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN3_tx2g_20p20_gm_pwrup_SHIFT(rev)  13
#define ACPHY_RfctrlAntSwLUTIdxN3_tx2g_20p20_gm_pwrup_MASK(rev)   (0x1 << ACPHY_RfctrlAntSwLUTIdxN3_tx2g_20p20_gm_pwrup_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN3_tx5g_80p80_cas_pwrup_SHIFT(rev) 14
#define ACPHY_RfctrlAntSwLUTIdxN3_tx5g_80p80_cas_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlAntSwLUTIdxN3_tx5g_80p80_cas_pwrup_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdxN3_tx5g_80p80_gm_pwrup_SHIFT(rev)  15
#define ACPHY_RfctrlAntSwLUTIdxN3_tx5g_80p80_gm_pwrup_MASK(rev)   (0x1 << ACPHY_RfctrlAntSwLUTIdxN3_tx5g_80p80_gm_pwrup_SHIFT(rev))

/* Register ACPHY_AfeClkDivOverrideCtrlN3 */
#define ACPHY_AfeClkDivOverrideCtrlN3(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd49 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd49 : INVALID_ADDRESS))))
#define ACPHY_AfeClkDivOverrideCtrlN3_afediv_en_ovr_SHIFT(rev)            0
#define ACPHY_AfeClkDivOverrideCtrlN3_afediv_en_ovr_MASK(rev)             (0x1 << ACPHY_AfeClkDivOverrideCtrlN3_afediv_en_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN3_afediv_en_SHIFT(rev)                1
#define ACPHY_AfeClkDivOverrideCtrlN3_afediv_en_MASK(rev)                 (0x1 << ACPHY_AfeClkDivOverrideCtrlN3_afediv_en_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN3_rx2g_20p20_des_pu_ovr_SHIFT(rev)    2
#define ACPHY_AfeClkDivOverrideCtrlN3_rx2g_20p20_des_pu_ovr_MASK(rev)     (0x1 << ACPHY_AfeClkDivOverrideCtrlN3_rx2g_20p20_des_pu_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN3_rx2g_20p20_src_pu_ovr_SHIFT(rev)    3
#define ACPHY_AfeClkDivOverrideCtrlN3_rx2g_20p20_src_pu_ovr_MASK(rev)     (0x1 << ACPHY_AfeClkDivOverrideCtrlN3_rx2g_20p20_src_pu_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN3_rx5g_80p80_des_pu_ovr_SHIFT(rev)    4
#define ACPHY_AfeClkDivOverrideCtrlN3_rx5g_80p80_des_pu_ovr_MASK(rev)     (0x1 << ACPHY_AfeClkDivOverrideCtrlN3_rx5g_80p80_des_pu_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN3_rx5g_80p80_src_pu_ovr_SHIFT(rev)    5
#define ACPHY_AfeClkDivOverrideCtrlN3_rx5g_80p80_src_pu_ovr_MASK(rev)     (0x1 << ACPHY_AfeClkDivOverrideCtrlN3_rx5g_80p80_src_pu_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN3_tx2g_20p20_cas_pwrup_ovr_SHIFT(rev) 6
#define ACPHY_AfeClkDivOverrideCtrlN3_tx2g_20p20_cas_pwrup_ovr_MASK(rev)  (0x1 << ACPHY_AfeClkDivOverrideCtrlN3_tx2g_20p20_cas_pwrup_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN3_tx2g_20p20_gm_pwrup_ovr_SHIFT(rev)  7
#define ACPHY_AfeClkDivOverrideCtrlN3_tx2g_20p20_gm_pwrup_ovr_MASK(rev)   (0x1 << ACPHY_AfeClkDivOverrideCtrlN3_tx2g_20p20_gm_pwrup_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN3_tx5g_80p80_cas_pwrup_ovr_SHIFT(rev) 8
#define ACPHY_AfeClkDivOverrideCtrlN3_tx5g_80p80_cas_pwrup_ovr_MASK(rev)  (0x1 << ACPHY_AfeClkDivOverrideCtrlN3_tx5g_80p80_cas_pwrup_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN3_tx5g_80p80_gm_pwrup_ovr_SHIFT(rev)  9
#define ACPHY_AfeClkDivOverrideCtrlN3_tx5g_80p80_gm_pwrup_ovr_MASK(rev)   (0x1 << ACPHY_AfeClkDivOverrideCtrlN3_tx5g_80p80_gm_pwrup_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN3_rx2g_20p20_des_pu_SHIFT(rev)        10
#define ACPHY_AfeClkDivOverrideCtrlN3_rx2g_20p20_des_pu_MASK(rev)         (0x1 << ACPHY_AfeClkDivOverrideCtrlN3_rx2g_20p20_des_pu_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN3_rx2g_20p20_src_pu_SHIFT(rev)        11
#define ACPHY_AfeClkDivOverrideCtrlN3_rx2g_20p20_src_pu_MASK(rev)         (0x1 << ACPHY_AfeClkDivOverrideCtrlN3_rx2g_20p20_src_pu_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN3_rx5g_80p80_des_pu_SHIFT(rev)        12
#define ACPHY_AfeClkDivOverrideCtrlN3_rx5g_80p80_des_pu_MASK(rev)         (0x1 << ACPHY_AfeClkDivOverrideCtrlN3_rx5g_80p80_des_pu_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrlN3_rx5g_80p80_src_pu_SHIFT(rev)        13
#define ACPHY_AfeClkDivOverrideCtrlN3_rx5g_80p80_src_pu_MASK(rev)         (0x1 << ACPHY_AfeClkDivOverrideCtrlN3_rx5g_80p80_src_pu_SHIFT(rev))

/* Register ACPHY_pllLogenMaskCtrl3 */
#define ACPHY_pllLogenMaskCtrl3(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd4a : INVALID_ADDRESS))
#define ACPHY_pllLogenMaskCtrl3_pll_pwrup_mask_SHIFT(rev)   0
#define ACPHY_pllLogenMaskCtrl3_pll_pwrup_mask_MASK(rev)    (0x1 << ACPHY_pllLogenMaskCtrl3_pll_pwrup_mask_SHIFT(rev))
#define ACPHY_pllLogenMaskCtrl3_pll_reset_mask_SHIFT(rev)   1
#define ACPHY_pllLogenMaskCtrl3_pll_reset_mask_MASK(rev)    (0x1 << ACPHY_pllLogenMaskCtrl3_pll_reset_mask_SHIFT(rev))
#define ACPHY_pllLogenMaskCtrl3_logen_pwrup_mask_SHIFT(rev) 2
#define ACPHY_pllLogenMaskCtrl3_logen_pwrup_mask_MASK(rev)  (0x1 << ACPHY_pllLogenMaskCtrl3_logen_pwrup_mask_SHIFT(rev))
#define ACPHY_pllLogenMaskCtrl3_logen_reset_mask_SHIFT(rev) 3
#define ACPHY_pllLogenMaskCtrl3_logen_reset_mask_MASK(rev)  (0x1 << ACPHY_pllLogenMaskCtrl3_logen_reset_mask_SHIFT(rev))
#define ACPHY_pllLogenMaskCtrl3_pll_rstn_mask_SHIFT(rev)    4
#define ACPHY_pllLogenMaskCtrl3_pll_rstn_mask_MASK(rev)     (0x1 << ACPHY_pllLogenMaskCtrl3_pll_rstn_mask_SHIFT(rev))
#define ACPHY_pllLogenMaskCtrl3_logen_2g_pwrup_SHIFT(rev)   5
#define ACPHY_pllLogenMaskCtrl3_logen_2g_pwrup_MASK(rev)    (0x1 << ACPHY_pllLogenMaskCtrl3_logen_2g_pwrup_SHIFT(rev))

/* Register ACPHY_FemOutputOvrCtrl3 */
#define ACPHY_FemOutputOvrCtrl3(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd4b : INVALID_ADDRESS))
#define ACPHY_FemOutputOvrCtrl3_femCtrlOutputOvr_SHIFT(rev) 0
#define ACPHY_FemOutputOvrCtrl3_femCtrlOutputOvr_MASK(rev)  (0x1 << ACPHY_FemOutputOvrCtrl3_femCtrlOutputOvr_SHIFT(rev))
#define ACPHY_FemOutputOvrCtrl3_femCtrlOutput_SHIFT(rev)    1
#define ACPHY_FemOutputOvrCtrl3_femCtrlOutput_MASK(rev)     (0x3ff << ACPHY_FemOutputOvrCtrl3_femCtrlOutput_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideAfeDivCfg3 */
#define ACPHY_RfctrlOverrideAfeDivCfg3(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xd4c : INVALID_ADDRESS))
#define ACPHY_RfctrlOverrideAfeDivCfg3_afediv_dac_ovr_SHIFT(rev)         0
#define ACPHY_RfctrlOverrideAfeDivCfg3_afediv_dac_ovr_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideAfeDivCfg3_afediv_dac_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg3_afediv_adc_ovr_SHIFT(rev)         1
#define ACPHY_RfctrlOverrideAfeDivCfg3_afediv_adc_ovr_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideAfeDivCfg3_afediv_adc_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg3_afediv_lo_sel_ovr_SHIFT(rev)      2
#define ACPHY_RfctrlOverrideAfeDivCfg3_afediv_lo_sel_ovr_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideAfeDivCfg3_afediv_lo_sel_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg3_afediv_mimoclken_ovr_SHIFT(rev)   3
#define ACPHY_RfctrlOverrideAfeDivCfg3_afediv_mimoclken_ovr_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideAfeDivCfg3_afediv_mimoclken_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg3_afediv_progdiv_enl_ovr_SHIFT(rev) 4
#define ACPHY_RfctrlOverrideAfeDivCfg3_afediv_progdiv_enl_ovr_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideAfeDivCfg3_afediv_progdiv_enl_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg3_afediv_arst_SHIFT(rev)            5
#define ACPHY_RfctrlOverrideAfeDivCfg3_afediv_arst_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideAfeDivCfg3_afediv_arst_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg3_afediv_rst_en_SHIFT(rev)          6
#define ACPHY_RfctrlOverrideAfeDivCfg3_afediv_rst_en_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideAfeDivCfg3_afediv_rst_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg3_div5g_reset_SHIFT(rev)            7
#define ACPHY_RfctrlOverrideAfeDivCfg3_div5g_reset_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideAfeDivCfg3_div5g_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg3_div5g_pwrup_SHIFT(rev)            8
#define ACPHY_RfctrlOverrideAfeDivCfg3_div5g_pwrup_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideAfeDivCfg3_div5g_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg3_logen_mimo_pwrup_SHIFT(rev)       9
#define ACPHY_RfctrlOverrideAfeDivCfg3_logen_mimo_pwrup_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideAfeDivCfg3_logen_mimo_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg3_logen2g_detx2_en_SHIFT(rev)       10
#define ACPHY_RfctrlOverrideAfeDivCfg3_logen2g_detx2_en_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideAfeDivCfg3_logen2g_detx2_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg3_logen2g_detbuf_en_SHIFT(rev)      11
#define ACPHY_RfctrlOverrideAfeDivCfg3_logen2g_detbuf_en_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideAfeDivCfg3_logen2g_detbuf_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg3_afediv_arst_val_SHIFT(rev)        12
#define ACPHY_RfctrlOverrideAfeDivCfg3_afediv_arst_val_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideAfeDivCfg3_afediv_arst_val_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg3_afediv_rst_en_val_SHIFT(rev)      13
#define ACPHY_RfctrlOverrideAfeDivCfg3_afediv_rst_en_val_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideAfeDivCfg3_afediv_rst_en_val_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg3_afediv_bias_rst_val_SHIFT(rev)    14
#define ACPHY_RfctrlOverrideAfeDivCfg3_afediv_bias_rst_val_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideAfeDivCfg3_afediv_bias_rst_val_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeDivCfg3_afediv_bias_rst_SHIFT(rev)        15
#define ACPHY_RfctrlOverrideAfeDivCfg3_afediv_bias_rst_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideAfeDivCfg3_afediv_bias_rst_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideETCfg3 */
#define ACPHY_RfctrlOverrideETCfg3(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xd4d : INVALID_ADDRESS))
#define ACPHY_RfctrlOverrideETCfg3_et_pwrup_SHIFT(rev)          0
#define ACPHY_RfctrlOverrideETCfg3_et_pwrup_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideETCfg3_et_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg3_et_dac_pwrup_SHIFT(rev)      1
#define ACPHY_RfctrlOverrideETCfg3_et_dac_pwrup_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideETCfg3_et_dac_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg3_etdac_diode_pwrup_SHIFT(rev) 2
#define ACPHY_RfctrlOverrideETCfg3_etdac_diode_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideETCfg3_etdac_diode_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg3_lpf_et_pu_SHIFT(rev)         3
#define ACPHY_RfctrlOverrideETCfg3_lpf_et_pu_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideETCfg3_lpf_et_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg3_lpf_et_bq_pu_SHIFT(rev)      4
#define ACPHY_RfctrlOverrideETCfg3_lpf_et_bq_pu_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideETCfg3_lpf_et_bq_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg3_et_ldo_pwrup_SHIFT(rev)      5
#define ACPHY_RfctrlOverrideETCfg3_et_ldo_pwrup_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideETCfg3_et_ldo_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg3_et_mod_ctrl_SHIFT(rev)       6
#define ACPHY_RfctrlOverrideETCfg3_et_mod_ctrl_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideETCfg3_et_mod_ctrl_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg3_et_casc_predrv_SHIFT(rev)    7
#define ACPHY_RfctrlOverrideETCfg3_et_casc_predrv_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideETCfg3_et_casc_predrv_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg3_et_linreg_predrv_SHIFT(rev)  8
#define ACPHY_RfctrlOverrideETCfg3_et_linreg_predrv_MASK(rev)   (0x1 << ACPHY_RfctrlOverrideETCfg3_et_linreg_predrv_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg3_txgm_ab_SHIFT(rev)           9
#define ACPHY_RfctrlOverrideETCfg3_txgm_ab_MASK(rev)            (0x1 << ACPHY_RfctrlOverrideETCfg3_txgm_ab_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg3_gmab_rctrl_SHIFT(rev)        10
#define ACPHY_RfctrlOverrideETCfg3_gmab_rctrl_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideETCfg3_gmab_rctrl_SHIFT(rev))
#define ACPHY_RfctrlOverrideETCfg3_pa2g_bias_bw_SHIFT(rev)      11
#define ACPHY_RfctrlOverrideETCfg3_pa2g_bias_bw_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideETCfg3_pa2g_bias_bw_SHIFT(rev))

/* Register ACPHY_AfeClkDivOverrideCtrl28nm3 */
#define ACPHY_AfeClkDivOverrideCtrl28nm3(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xd4e : INVALID_ADDRESS))
#define ACPHY_AfeClkDivOverrideCtrl28nm3_afediv_dac_val_SHIFT(rev)     0
#define ACPHY_AfeClkDivOverrideCtrl28nm3_afediv_dac_val_MASK(rev)      (0x3f << ACPHY_AfeClkDivOverrideCtrl28nm3_afediv_dac_val_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrl28nm3_afediv_adc_val_SHIFT(rev)     6
#define ACPHY_AfeClkDivOverrideCtrl28nm3_afediv_adc_val_MASK(rev)      (0x3f << ACPHY_AfeClkDivOverrideCtrl28nm3_afediv_adc_val_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrl28nm3_afediv_mimoclk_en_SHIFT(rev)  12
#define ACPHY_AfeClkDivOverrideCtrl28nm3_afediv_mimoclk_en_MASK(rev)   (0x1 << ACPHY_AfeClkDivOverrideCtrl28nm3_afediv_mimoclk_en_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrl28nm3_afediv_lo_sel_SHIFT(rev)      13
#define ACPHY_AfeClkDivOverrideCtrl28nm3_afediv_lo_sel_MASK(rev)       (0x1 << ACPHY_AfeClkDivOverrideCtrl28nm3_afediv_lo_sel_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrl28nm3_afediv_progdiv_enl_SHIFT(rev) 14
#define ACPHY_AfeClkDivOverrideCtrl28nm3_afediv_progdiv_enl_MASK(rev)  (0x1 << ACPHY_AfeClkDivOverrideCtrl28nm3_afediv_progdiv_enl_SHIFT(rev))

/* Register ACPHY_LogenOverrideCtrl28nm3 */
#define ACPHY_LogenOverrideCtrl28nm3(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xd4f : INVALID_ADDRESS))
#define ACPHY_LogenOverrideCtrl28nm3_div5g_reset_SHIFT(rev)       0
#define ACPHY_LogenOverrideCtrl28nm3_div5g_reset_MASK(rev)        (0x1 << ACPHY_LogenOverrideCtrl28nm3_div5g_reset_SHIFT(rev))
#define ACPHY_LogenOverrideCtrl28nm3_div5g_pwrup_SHIFT(rev)       1
#define ACPHY_LogenOverrideCtrl28nm3_div5g_pwrup_MASK(rev)        (0x1 << ACPHY_LogenOverrideCtrl28nm3_div5g_pwrup_SHIFT(rev))
#define ACPHY_LogenOverrideCtrl28nm3_logen_mimo_pwrup_SHIFT(rev)  2
#define ACPHY_LogenOverrideCtrl28nm3_logen_mimo_pwrup_MASK(rev)   (0x1 << ACPHY_LogenOverrideCtrl28nm3_logen_mimo_pwrup_SHIFT(rev))
#define ACPHY_LogenOverrideCtrl28nm3_logen2g_detx2_en_SHIFT(rev)  3
#define ACPHY_LogenOverrideCtrl28nm3_logen2g_detx2_en_MASK(rev)   (0x1 << ACPHY_LogenOverrideCtrl28nm3_logen2g_detx2_en_SHIFT(rev))
#define ACPHY_LogenOverrideCtrl28nm3_logen2g_detbuf_en_SHIFT(rev) 4
#define ACPHY_LogenOverrideCtrl28nm3_logen2g_detbuf_en_MASK(rev)  (0x1 << ACPHY_LogenOverrideCtrl28nm3_logen2g_detbuf_en_SHIFT(rev))
#define ACPHY_LogenOverrideCtrl28nm3_txgm_ab_SHIFT(rev)           5
#define ACPHY_LogenOverrideCtrl28nm3_txgm_ab_MASK(rev)            (0x1 << ACPHY_LogenOverrideCtrl28nm3_txgm_ab_SHIFT(rev))
#define ACPHY_LogenOverrideCtrl28nm3_gmab_rctrl_SHIFT(rev)        6
#define ACPHY_LogenOverrideCtrl28nm3_gmab_rctrl_MASK(rev)         (0xf << ACPHY_LogenOverrideCtrl28nm3_gmab_rctrl_SHIFT(rev))
#define ACPHY_LogenOverrideCtrl28nm3_pa2g_bias_bw_SHIFT(rev)      10
#define ACPHY_LogenOverrideCtrl28nm3_pa2g_bias_bw_MASK(rev)       (0x7 << ACPHY_LogenOverrideCtrl28nm3_pa2g_bias_bw_SHIFT(rev))

/* Register ACPHY_AfectrlOverride3 */
#define ACPHY_AfectrlOverride3(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd50 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd50 : INVALID_ADDRESS))))
#define ACPHY_AfectrlOverride3_adc_pd_SHIFT(rev)                  0
#define ACPHY_AfectrlOverride3_adc_pd_MASK(rev)                   (0x1 << ACPHY_AfectrlOverride3_adc_pd_SHIFT(rev))
#define ACPHY_AfectrlOverride3_dac_pd_SHIFT(rev)                  1
#define ACPHY_AfectrlOverride3_dac_pd_MASK(rev)                   (0x1 << ACPHY_AfectrlOverride3_dac_pd_SHIFT(rev))
#define ACPHY_AfectrlOverride3_tssi_pu_ovr_SHIFT(rev)             4
#define ACPHY_AfectrlOverride3_tssi_pu_ovr_MASK(rev)              (0x1 << ACPHY_AfectrlOverride3_tssi_pu_ovr_SHIFT(rev))
#define ACPHY_AfectrlOverride3_amux_sel_port_ovr_SHIFT(rev)       5
#define ACPHY_AfectrlOverride3_amux_sel_port_ovr_MASK(rev)        (0x1 << ACPHY_AfectrlOverride3_amux_sel_port_ovr_SHIFT(rev))
#define ACPHY_AfectrlOverride3_iqadc_clk_div_ratio_ovr_SHIFT(rev) 6
#define ACPHY_AfectrlOverride3_iqadc_clk_div_ratio_ovr_MASK(rev)  (0x1 << ACPHY_AfectrlOverride3_iqadc_clk_div_ratio_ovr_SHIFT(rev))
#define ACPHY_AfectrlOverride3_aux_en_ovr_SHIFT(rev)              7
#define ACPHY_AfectrlOverride3_aux_en_ovr_MASK(rev)               (0x1 << ACPHY_AfectrlOverride3_aux_en_ovr_SHIFT(rev))

/* Register ACPHY_AfectrlCore13 */
#define ACPHY_AfectrlCore13(rev)              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd51 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd51 : INVALID_ADDRESS))))
#define ACPHY_AfectrlCore13_adc_pd_SHIFT(rev) 0
#define ACPHY_AfectrlCore13_adc_pd_MASK(rev)  (0x3f << ACPHY_AfectrlCore13_adc_pd_SHIFT(rev))
#define ACPHY_AfectrlCore13_dac_pd_SHIFT(rev) 6
#define ACPHY_AfectrlCore13_dac_pd_MASK(rev)  (0x1 << ACPHY_AfectrlCore13_dac_pd_SHIFT(rev))

/* Register ACPHY_AfectrlCore23 */
#define ACPHY_AfectrlCore23(rev)                                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd52 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd52 : INVALID_ADDRESS))))
#define ACPHY_AfectrlCore23_tssi_pu_ovr_val_SHIFT(rev)             0
#define ACPHY_AfectrlCore23_tssi_pu_ovr_val_MASK(rev)              (0x1 << ACPHY_AfectrlCore23_tssi_pu_ovr_val_SHIFT(rev))
#define ACPHY_AfectrlCore23_amux_sel_port_ovr_val_SHIFT(rev)       1
#define ACPHY_AfectrlCore23_amux_sel_port_ovr_val_MASK(rev)        (0x7 << ACPHY_AfectrlCore23_amux_sel_port_ovr_val_SHIFT(rev))
#define ACPHY_AfectrlCore23_iqadc_clk_div_ratio_ovr_val_SHIFT(rev) 4
#define ACPHY_AfectrlCore23_iqadc_clk_div_ratio_ovr_val_MASK(rev)  (0x1 << ACPHY_AfectrlCore23_iqadc_clk_div_ratio_ovr_val_SHIFT(rev))
#define ACPHY_AfectrlCore23_aux_en_val_SHIFT(rev)                  5
#define ACPHY_AfectrlCore23_aux_en_val_MASK(rev)                   (0x1 << ACPHY_AfectrlCore23_aux_en_val_SHIFT(rev))

/* Register ACPHY_AfectrlCoreAux3 */
#define ACPHY_AfectrlCoreAux3(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd53 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd53 : INVALID_ADDRESS))))
#define ACPHY_AfectrlCoreAux3_tssi_pu_tx_SHIFT(rev)             0
#define ACPHY_AfectrlCoreAux3_tssi_pu_tx_MASK(rev)              (0x1 << ACPHY_AfectrlCoreAux3_tssi_pu_tx_SHIFT(rev))
#define ACPHY_AfectrlCoreAux3_amux_sel_port_tx_SHIFT(rev)       1
#define ACPHY_AfectrlCoreAux3_amux_sel_port_tx_MASK(rev)        (0x7 << ACPHY_AfectrlCoreAux3_amux_sel_port_tx_SHIFT(rev))
#define ACPHY_AfectrlCoreAux3_tssi_pu_rx_SHIFT(rev)             4
#define ACPHY_AfectrlCoreAux3_tssi_pu_rx_MASK(rev)              (0x1 << ACPHY_AfectrlCoreAux3_tssi_pu_rx_SHIFT(rev))
#define ACPHY_AfectrlCoreAux3_amux_sel_port_rx_SHIFT(rev)       5
#define ACPHY_AfectrlCoreAux3_amux_sel_port_rx_MASK(rev)        (0x7 << ACPHY_AfectrlCoreAux3_amux_sel_port_rx_SHIFT(rev))
#define ACPHY_AfectrlCoreAux3_iqadc_clk_div_ratio_tx_SHIFT(rev) 8
#define ACPHY_AfectrlCoreAux3_iqadc_clk_div_ratio_tx_MASK(rev)  (0x1 << ACPHY_AfectrlCoreAux3_iqadc_clk_div_ratio_tx_SHIFT(rev))
#define ACPHY_AfectrlCoreAux3_iqadc_clk_div_ratio_rx_SHIFT(rev) 9
#define ACPHY_AfectrlCoreAux3_iqadc_clk_div_ratio_rx_MASK(rev)  (0x1 << ACPHY_AfectrlCoreAux3_iqadc_clk_div_ratio_rx_SHIFT(rev))
#define ACPHY_AfectrlCoreAux3_aux_en_rx_val_SHIFT(rev)          10
#define ACPHY_AfectrlCoreAux3_aux_en_rx_val_MASK(rev)           (0x1 << ACPHY_AfectrlCoreAux3_aux_en_rx_val_SHIFT(rev))
#define ACPHY_AfectrlCoreAux3_aux_en_tx_val_SHIFT(rev)          11
#define ACPHY_AfectrlCoreAux3_aux_en_tx_val_MASK(rev)           (0x1 << ACPHY_AfectrlCoreAux3_aux_en_tx_val_SHIFT(rev))

/* Register ACPHY_dccal_control_163 */
#define ACPHY_dccal_control_163(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd54 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd54 : INVALID_ADDRESS))))
#define ACPHY_dccal_control_163_override_idac_cal_done_SHIFT(rev) 0
#define ACPHY_dccal_control_163_override_idac_cal_done_MASK(rev)  (0x1 << ACPHY_dccal_control_163_override_idac_cal_done_SHIFT(rev))
#define ACPHY_dccal_control_163_dcoe_zero_idac_SHIFT(rev)         1
#define ACPHY_dccal_control_163_dcoe_zero_idac_MASK(rev)          (0x1 << ACPHY_dccal_control_163_dcoe_zero_idac_SHIFT(rev))
#define ACPHY_dccal_control_163_idact_enable_SHIFT(rev)           2
#define ACPHY_dccal_control_163_idact_enable_MASK(rev)            (0x1 << ACPHY_dccal_control_163_idact_enable_SHIFT(rev))
#define ACPHY_dccal_control_163_idact_bypass_SHIFT(rev)           3
#define ACPHY_dccal_control_163_idact_bypass_MASK(rev)            (0x1 << ACPHY_dccal_control_163_idact_bypass_SHIFT(rev))
#define ACPHY_dccal_control_163_dcoe_bypass_SHIFT(rev)            4
#define ACPHY_dccal_control_163_dcoe_bypass_MASK(rev)             (0x1 << ACPHY_dccal_control_163_dcoe_bypass_SHIFT(rev))
#define ACPHY_dccal_control_163_idacc_ppkt_reinit_SHIFT(rev)      13
#define ACPHY_dccal_control_163_idacc_ppkt_reinit_MASK(rev)       (0x1 << ACPHY_dccal_control_163_idacc_ppkt_reinit_SHIFT(rev))

/* Register ACPHY_dccal_control_173 */
#define ACPHY_dccal_control_173(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd55 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd55 : INVALID_ADDRESS))))
#define ACPHY_dccal_control_173_dcctrigger_wait_cinit_SHIFT(rev) 0
#define ACPHY_dccal_control_173_dcctrigger_wait_cinit_MASK(rev)  (0xfff << ACPHY_dccal_control_173_dcctrigger_wait_cinit_SHIFT(rev))

/* Register ACPHY_dccal_control_183 */
#define ACPHY_dccal_control_183(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd56 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd56 : INVALID_ADDRESS))))
#define ACPHY_dccal_control_183_farrow_blankctr_init_SHIFT(rev) 0
#define ACPHY_dccal_control_183_farrow_blankctr_init_MASK(rev)  (0xff << ACPHY_dccal_control_183_farrow_blankctr_init_SHIFT(rev))
#define ACPHY_dccal_control_183_idacc_tx2rx_only_SHIFT(rev)     8
#define ACPHY_dccal_control_183_idacc_tx2rx_only_MASK(rev)      (0x1 << ACPHY_dccal_control_183_idacc_tx2rx_only_SHIFT(rev))

/* Register ACPHY_dccal_control_193 */
#define ACPHY_dccal_control_193(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd57 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd57 : INVALID_ADDRESS))))
#define ACPHY_dccal_control_193_dcoe_start_done_clear_SHIFT(rev)    0
#define ACPHY_dccal_control_193_dcoe_start_done_clear_MASK(rev)     (0x1 << ACPHY_dccal_control_193_dcoe_start_done_clear_SHIFT(rev))
#define ACPHY_dccal_control_193_idacc_start_done_clear_SHIFT(rev)   1
#define ACPHY_dccal_control_193_idacc_start_done_clear_MASK(rev)    (0x1 << ACPHY_dccal_control_193_idacc_start_done_clear_SHIFT(rev))
#define ACPHY_dccal_control_193_dcoe_done_SHIFT(rev)                2
#define ACPHY_dccal_control_193_dcoe_done_MASK(rev)                 (0xfff << ACPHY_dccal_control_193_dcoe_done_SHIFT(rev))
#define ACPHY_dccal_control_193_clear_override_dcoe_done_SHIFT(rev) 14
#define ACPHY_dccal_control_193_clear_override_dcoe_done_MASK(rev)  (0x1 << ACPHY_dccal_control_193_clear_override_dcoe_done_SHIFT(rev))

/* Register ACPHY_dccal_control_203 */
#define ACPHY_dccal_control_203(rev)                                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd58 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd58 : INVALID_ADDRESS))))
#define ACPHY_dccal_control_203_clear_override_idac_cal_done_SHIFT(rev) 0
#define ACPHY_dccal_control_203_clear_override_idac_cal_done_MASK(rev)  (0x1 << ACPHY_dccal_control_203_clear_override_idac_cal_done_SHIFT(rev))
#define ACPHY_dccal_control_203_dcoe_on_SHIFT(rev)                      1
#define ACPHY_dccal_control_203_dcoe_on_MASK(rev)                       (0x1 << ACPHY_dccal_control_203_dcoe_on_SHIFT(rev))
#define ACPHY_dccal_control_203_idacc_on_SHIFT(rev)                     2
#define ACPHY_dccal_control_203_idacc_on_MASK(rev)                      (0x1 << ACPHY_dccal_control_203_idacc_on_SHIFT(rev))
#define ACPHY_dccal_control_203_idact_on_SHIFT(rev)                     3
#define ACPHY_dccal_control_203_idact_on_MASK(rev)                      (0x1 << ACPHY_dccal_control_203_idact_on_SHIFT(rev))

/* Register ACPHY_dccal_control_213 */
#define ACPHY_dccal_control_213(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd59 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd59 : INVALID_ADDRESS))))
#define ACPHY_dccal_control_213_idac_cal_done_0_SHIFT(rev) 0
#define ACPHY_dccal_control_213_idac_cal_done_0_MASK(rev)  (0xffff << ACPHY_dccal_control_213_idac_cal_done_0_SHIFT(rev))

/* Register ACPHY_dccal_control_223 */
#define ACPHY_dccal_control_223(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd5a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd5a : INVALID_ADDRESS))))
#define ACPHY_dccal_control_223_idac_cal_done_1_SHIFT(rev)    0
#define ACPHY_dccal_control_223_idac_cal_done_1_MASK(rev)     (0xff << ACPHY_dccal_control_223_idac_cal_done_1_SHIFT(rev))
#define ACPHY_dccal_control_223_ld_idac_cal_done_1_SHIFT(rev) 8
#define ACPHY_dccal_control_223_ld_idac_cal_done_1_MASK(rev)  (0xff << ACPHY_dccal_control_223_ld_idac_cal_done_1_SHIFT(rev))

/* Register ACPHY_dccal_control_233 */
#define ACPHY_dccal_control_233(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd5b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd5b : INVALID_ADDRESS))))
#define ACPHY_dccal_control_233_ld_idac_cal_done_0_SHIFT(rev) 0
#define ACPHY_dccal_control_233_ld_idac_cal_done_0_MASK(rev)  (0xffff << ACPHY_dccal_control_233_ld_idac_cal_done_0_SHIFT(rev))

/* Register ACPHY_dccal_control_293 */
#define ACPHY_dccal_control_293(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xd5c : INVALID_ADDRESS))
#define ACPHY_dccal_control_293_dcc_forced_mode_SHIFT(rev)       0
#define ACPHY_dccal_control_293_dcc_forced_mode_MASK(rev)        (0x1 << ACPHY_dccal_control_293_dcc_forced_mode_SHIFT(rev))
#define ACPHY_dccal_control_293_dcc_forced_dcoe_val_i_SHIFT(rev) 1
#define ACPHY_dccal_control_293_dcc_forced_dcoe_val_i_MASK(rev)  (0x3ff << ACPHY_dccal_control_293_dcc_forced_dcoe_val_i_SHIFT(rev))

/* Register ACPHY_dccal_control_303 */
#define ACPHY_dccal_control_303(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xd5d : INVALID_ADDRESS))
#define ACPHY_dccal_control_303_dcc_forced_dcoe_val_q_SHIFT(rev) 0
#define ACPHY_dccal_control_303_dcc_forced_dcoe_val_q_MASK(rev)  (0x3ff << ACPHY_dccal_control_303_dcc_forced_dcoe_val_q_SHIFT(rev))

/* Register ACPHY_dccal_control_313 */
#define ACPHY_dccal_control_313(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xd5e : INVALID_ADDRESS))
#define ACPHY_dccal_control_313_dcc_forced_idacc_val_i_SHIFT(rev) 0
#define ACPHY_dccal_control_313_dcc_forced_idacc_val_i_MASK(rev)  (0x1ff << ACPHY_dccal_control_313_dcc_forced_idacc_val_i_SHIFT(rev))

/* Register ACPHY_dccal_control_323 */
#define ACPHY_dccal_control_323(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xd5f : INVALID_ADDRESS))
#define ACPHY_dccal_control_323_dcc_forced_idacc_val_q_SHIFT(rev) 0
#define ACPHY_dccal_control_323_dcc_forced_idacc_val_q_MASK(rev)  (0x1ff << ACPHY_dccal_control_323_dcc_forced_idacc_val_q_SHIFT(rev))

/* Register ACPHY_OCL_EnergyMinTh20_core3 */
#define ACPHY_OCL_EnergyMinTh20_core3(rev)                                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd60 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd60 : INVALID_ADDRESS))))
#define ACPHY_OCL_EnergyMinTh20_core3_ocl_energy_detect_min_th20_SHIFT(rev)    0
#define ACPHY_OCL_EnergyMinTh20_core3_ocl_energy_detect_min_th20_MASK(rev)     (0x3ff << ACPHY_OCL_EnergyMinTh20_core3_ocl_energy_detect_min_th20_SHIFT(rev))
#define ACPHY_OCL_EnergyMinTh20_core3_ocl_energy_detect_cck_aci_cond_en20_SHIFT(rev) 10
#define ACPHY_OCL_EnergyMinTh20_core3_ocl_energy_detect_cck_aci_cond_en20_MASK(rev) (0x1 << ACPHY_OCL_EnergyMinTh20_core3_ocl_energy_detect_cck_aci_cond_en20_SHIFT(rev))
#define ACPHY_OCL_EnergyMinTh20_core3_ocl_energy_detect_aci_cond_en20_SHIFT(rev) 11
#define ACPHY_OCL_EnergyMinTh20_core3_ocl_energy_detect_aci_cond_en20_MASK(rev) (0x1 << ACPHY_OCL_EnergyMinTh20_core3_ocl_energy_detect_aci_cond_en20_SHIFT(rev))

/* Register ACPHY_OCL_EnergyMinTh40_core3 */
#define ACPHY_OCL_EnergyMinTh40_core3(rev)                                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd61 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd61 : INVALID_ADDRESS))))
#define ACPHY_OCL_EnergyMinTh40_core3_ocl_energy_detect_min_th40_SHIFT(rev)    0
#define ACPHY_OCL_EnergyMinTh40_core3_ocl_energy_detect_min_th40_MASK(rev)     (0x3ff << ACPHY_OCL_EnergyMinTh40_core3_ocl_energy_detect_min_th40_SHIFT(rev))
#define ACPHY_OCL_EnergyMinTh40_core3_ocl_energy_detect_cck_aci_cond_en40_SHIFT(rev) 10
#define ACPHY_OCL_EnergyMinTh40_core3_ocl_energy_detect_cck_aci_cond_en40_MASK(rev) (0x1 << ACPHY_OCL_EnergyMinTh40_core3_ocl_energy_detect_cck_aci_cond_en40_SHIFT(rev))
#define ACPHY_OCL_EnergyMinTh40_core3_ocl_energy_detect_aci_cond_en40_SHIFT(rev) 11
#define ACPHY_OCL_EnergyMinTh40_core3_ocl_energy_detect_aci_cond_en40_MASK(rev) (0x1 << ACPHY_OCL_EnergyMinTh40_core3_ocl_energy_detect_aci_cond_en40_SHIFT(rev))

/* Register ACPHY_OCL_EnergyMinTh80_core3 */
#define ACPHY_OCL_EnergyMinTh80_core3(rev)                                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd62 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd62 : INVALID_ADDRESS))))
#define ACPHY_OCL_EnergyMinTh80_core3_ocl_energy_detect_min_th80_SHIFT(rev)    0
#define ACPHY_OCL_EnergyMinTh80_core3_ocl_energy_detect_min_th80_MASK(rev)     (0x3ff << ACPHY_OCL_EnergyMinTh80_core3_ocl_energy_detect_min_th80_SHIFT(rev))
#define ACPHY_OCL_EnergyMinTh80_core3_ocl_energy_detect_cck_aci_cond_en80_SHIFT(rev) 10
#define ACPHY_OCL_EnergyMinTh80_core3_ocl_energy_detect_cck_aci_cond_en80_MASK(rev) (0x1 << ACPHY_OCL_EnergyMinTh80_core3_ocl_energy_detect_cck_aci_cond_en80_SHIFT(rev))
#define ACPHY_OCL_EnergyMinTh80_core3_ocl_energy_detect_aci_cond_en80_SHIFT(rev) 11
#define ACPHY_OCL_EnergyMinTh80_core3_ocl_energy_detect_aci_cond_en80_MASK(rev) (0x1 << ACPHY_OCL_EnergyMinTh80_core3_ocl_energy_detect_aci_cond_en80_SHIFT(rev))

/* Register ACPHY_OCL_EnergyMaxTh20_core3 */
#define ACPHY_OCL_EnergyMaxTh20_core3(rev)                                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd63 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd63 : INVALID_ADDRESS))))
#define ACPHY_OCL_EnergyMaxTh20_core3_ocl_energy_detect_max_th20_SHIFT(rev) 0
#define ACPHY_OCL_EnergyMaxTh20_core3_ocl_energy_detect_max_th20_MASK(rev)  (0x3ff << ACPHY_OCL_EnergyMaxTh20_core3_ocl_energy_detect_max_th20_SHIFT(rev))

/* Register ACPHY_OCL_EnergyMaxTh40_core3 */
#define ACPHY_OCL_EnergyMaxTh40_core3(rev)                                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd64 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd64 : INVALID_ADDRESS))))
#define ACPHY_OCL_EnergyMaxTh40_core3_ocl_energy_detect_max_th40_SHIFT(rev) 0
#define ACPHY_OCL_EnergyMaxTh40_core3_ocl_energy_detect_max_th40_MASK(rev)  (0x3ff << ACPHY_OCL_EnergyMaxTh40_core3_ocl_energy_detect_max_th40_SHIFT(rev))

/* Register ACPHY_OCL_EnergyMaxTh80_core3 */
#define ACPHY_OCL_EnergyMaxTh80_core3(rev)                                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd65 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd65 : INVALID_ADDRESS))))
#define ACPHY_OCL_EnergyMaxTh80_core3_ocl_energy_detect_max_th80_SHIFT(rev) 0
#define ACPHY_OCL_EnergyMaxTh80_core3_ocl_energy_detect_max_th80_MASK(rev)  (0x3ff << ACPHY_OCL_EnergyMaxTh80_core3_ocl_energy_detect_max_th80_SHIFT(rev))

/* Register ACPHY_OCL_WakeOnDetect_Backoff3 */
#define ACPHY_OCL_WakeOnDetect_Backoff3(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd66 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd66 : INVALID_ADDRESS))))
#define ACPHY_OCL_WakeOnDetect_Backoff3_ocl_cck_gain_backoff_db_SHIFT(rev)  0
#define ACPHY_OCL_WakeOnDetect_Backoff3_ocl_cck_gain_backoff_db_MASK(rev)   (0xff << ACPHY_OCL_WakeOnDetect_Backoff3_ocl_cck_gain_backoff_db_SHIFT(rev))
#define ACPHY_OCL_WakeOnDetect_Backoff3_ocl_ofdm_gain_backoff_db_SHIFT(rev) 8
#define ACPHY_OCL_WakeOnDetect_Backoff3_ocl_ofdm_gain_backoff_db_MASK(rev)  (0xff << ACPHY_OCL_WakeOnDetect_Backoff3_ocl_ofdm_gain_backoff_db_SHIFT(rev))

/* Register ACPHY_OCL_Afe_pu_ctrl3 */
#define ACPHY_OCL_Afe_pu_ctrl3(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd67 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd67 : INVALID_ADDRESS))))
#define ACPHY_OCL_Afe_pu_ctrl3_adc_pu_basedOn_rf_rxpu_SHIFT(rev) 0
#define ACPHY_OCL_Afe_pu_ctrl3_adc_pu_basedOn_rf_rxpu_MASK(rev)  (0x1 << ACPHY_OCL_Afe_pu_ctrl3_adc_pu_basedOn_rf_rxpu_SHIFT(rev))

/* Register ACPHY_OCL_Ant_weights_Adj_offset3 */
#define ACPHY_OCL_Ant_weights_Adj_offset3(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd68 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd68 : INVALID_ADDRESS))))
#define ACPHY_OCL_Ant_weights_Adj_offset3_ant_weights_adj_offset_SHIFT(rev) 0
#define ACPHY_OCL_Ant_weights_Adj_offset3_ant_weights_adj_offset_MASK(rev)  (0x1ff << ACPHY_OCL_Ant_weights_Adj_offset3_ant_weights_adj_offset_SHIFT(rev))

/* Register ACPHY_ocl_rx_AntConfig3 */
#define ACPHY_ocl_rx_AntConfig3(rev)                                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd69 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd69 : INVALID_ADDRESS))))
#define ACPHY_ocl_rx_AntConfig3_rx_antConfig_core_active_SHIFT(rev)   0
#define ACPHY_ocl_rx_AntConfig3_rx_antConfig_core_active_MASK(rev)    (0x1 << ACPHY_ocl_rx_AntConfig3_rx_antConfig_core_active_SHIFT(rev))
#define ACPHY_ocl_rx_AntConfig3_rx_antConfig_core_inactive_SHIFT(rev) 1
#define ACPHY_ocl_rx_AntConfig3_rx_antConfig_core_inactive_MASK(rev)  (0x1 << ACPHY_ocl_rx_AntConfig3_rx_antConfig_core_inactive_SHIFT(rev))
#define ACPHY_ocl_rx_AntConfig3_ocl_rx_antConfig_sel_SHIFT(rev)       2
#define ACPHY_ocl_rx_AntConfig3_ocl_rx_antConfig_sel_MASK(rev)        (0x1 << ACPHY_ocl_rx_AntConfig3_ocl_rx_antConfig_sel_SHIFT(rev))

/* Register ACPHY_lte_canceler_common3 */
#define ACPHY_lte_canceler_common3(rev)                                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xd6a : INVALID_ADDRESS))
#define ACPHY_lte_canceler_common3_lte_canceler_insert_point_sel3_SHIFT(rev)   15
#define ACPHY_lte_canceler_common3_lte_canceler_insert_point_sel3_MASK(rev)    (0x1 << ACPHY_lte_canceler_common3_lte_canceler_insert_point_sel3_SHIFT(rev))
#define ACPHY_lte_canceler_common3_lte_canceler_num_non_causal_taps3_SHIFT(rev) 10
#define ACPHY_lte_canceler_common3_lte_canceler_num_non_causal_taps3_MASK(rev) (0x1f << ACPHY_lte_canceler_common3_lte_canceler_num_non_causal_taps3_SHIFT(rev))
#define ACPHY_lte_canceler_common3_lte_canceler_final_output_shift3_SHIFT(rev) 6
#define ACPHY_lte_canceler_common3_lte_canceler_final_output_shift3_MASK(rev)  (0xf << ACPHY_lte_canceler_common3_lte_canceler_final_output_shift3_SHIFT(rev))
#define ACPHY_lte_canceler_common3_lte_canceler_zero_out_AGC3_SHIFT(rev)       5
#define ACPHY_lte_canceler_common3_lte_canceler_zero_out_AGC3_MASK(rev)        (0x1 << ACPHY_lte_canceler_common3_lte_canceler_zero_out_AGC3_SHIFT(rev))
#define ACPHY_lte_canceler_common3_lte_canceler_zero_out_frontend3_SHIFT(rev)  4
#define ACPHY_lte_canceler_common3_lte_canceler_zero_out_frontend3_MASK(rev)   (0x1 << ACPHY_lte_canceler_common3_lte_canceler_zero_out_frontend3_SHIFT(rev))
#define ACPHY_lte_canceler_common3_lte_canceler_operation_mode3_SHIFT(rev)     2
#define ACPHY_lte_canceler_common3_lte_canceler_operation_mode3_MASK(rev)      (0x3 << ACPHY_lte_canceler_common3_lte_canceler_operation_mode3_SHIFT(rev))
#define ACPHY_lte_canceler_common3_use_filter_coef_from_phyreg3_SHIFT(rev)     1
#define ACPHY_lte_canceler_common3_use_filter_coef_from_phyreg3_MASK(rev)      (0x1 << ACPHY_lte_canceler_common3_use_filter_coef_from_phyreg3_SHIFT(rev))
#define ACPHY_lte_canceler_common3_lte_canceler_en3_SHIFT(rev)                 0
#define ACPHY_lte_canceler_common3_lte_canceler_en3_MASK(rev)                  (0x1 << ACPHY_lte_canceler_common3_lte_canceler_en3_SHIFT(rev))

/* Register ACPHY_lte_canceler_commonB3 */
#define ACPHY_lte_canceler_commonB3(rev)                                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xd6b : INVALID_ADDRESS))
#define ACPHY_lte_canceler_commonB3_lte_canceler_use_coef_mem_data_at_reset3_SHIFT(rev) 1
#define ACPHY_lte_canceler_commonB3_lte_canceler_use_coef_mem_data_at_reset3_MASK(rev) (0x1 << ACPHY_lte_canceler_commonB3_lte_canceler_use_coef_mem_data_at_reset3_SHIFT(rev))
#define ACPHY_lte_canceler_commonB3_lte_canceler_sample_capture_en3_SHIFT(rev) 0
#define ACPHY_lte_canceler_commonB3_lte_canceler_sample_capture_en3_MASK(rev)  (0x1 << ACPHY_lte_canceler_commonB3_lte_canceler_sample_capture_en3_SHIFT(rev))

/* Register ACPHY_lte_estimator_controlA3 */
#define ACPHY_lte_estimator_controlA3(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xd6c : INVALID_ADDRESS))
#define ACPHY_lte_estimator_controlA3_use_forced_tbl_index3_SHIFT(rev) 9
#define ACPHY_lte_estimator_controlA3_use_forced_tbl_index3_MASK(rev)  (0x1 << ACPHY_lte_estimator_controlA3_use_forced_tbl_index3_SHIFT(rev))
#define ACPHY_lte_estimator_controlA3_forced_tbl_index_val3_SHIFT(rev) 2
#define ACPHY_lte_estimator_controlA3_forced_tbl_index_val3_MASK(rev)  (0x7f << ACPHY_lte_estimator_controlA3_forced_tbl_index_val3_SHIFT(rev))
#define ACPHY_lte_estimator_controlA3_lte_estimator_rst3_SHIFT(rev)    1
#define ACPHY_lte_estimator_controlA3_lte_estimator_rst3_MASK(rev)     (0x1 << ACPHY_lte_estimator_controlA3_lte_estimator_rst3_SHIFT(rev))
#define ACPHY_lte_estimator_controlA3_lte_estimator_start3_SHIFT(rev)  0
#define ACPHY_lte_estimator_controlA3_lte_estimator_start3_MASK(rev)   (0x1 << ACPHY_lte_estimator_controlA3_lte_estimator_start3_SHIFT(rev))

/* Register ACPHY_lte_estimator_controlB3 */
#define ACPHY_lte_estimator_controlB3(rev)                                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xd6d : INVALID_ADDRESS))
#define ACPHY_lte_estimator_controlB3_lte_canceler_filter_output_shift3_SHIFT(rev) 9
#define ACPHY_lte_estimator_controlB3_lte_canceler_filter_output_shift3_MASK(rev) (0x3f << ACPHY_lte_estimator_controlB3_lte_canceler_filter_output_shift3_SHIFT(rev))
#define ACPHY_lte_estimator_controlB3_use_forced_filter_output_shift3_SHIFT(rev) 8
#define ACPHY_lte_estimator_controlB3_use_forced_filter_output_shift3_MASK(rev) (0x1 << ACPHY_lte_estimator_controlB3_use_forced_filter_output_shift3_SHIFT(rev))
#define ACPHY_lte_estimator_controlB3_pkt_gain_num_limits3_SHIFT(rev)          4
#define ACPHY_lte_estimator_controlB3_pkt_gain_num_limits3_MASK(rev)           (0xf << ACPHY_lte_estimator_controlB3_pkt_gain_num_limits3_SHIFT(rev))
#define ACPHY_lte_estimator_controlB3_clip_gain_num_limits3_SHIFT(rev)         1
#define ACPHY_lte_estimator_controlB3_clip_gain_num_limits3_MASK(rev)          (0x7 << ACPHY_lte_estimator_controlB3_clip_gain_num_limits3_SHIFT(rev))
#define ACPHY_lte_estimator_controlB3_lte_estimator_done3_SHIFT(rev)           0
#define ACPHY_lte_estimator_controlB3_lte_estimator_done3_MASK(rev)            (0x1 << ACPHY_lte_estimator_controlB3_lte_estimator_done3_SHIFT(rev))

/* Register ACPHY_lte_table_index_calc_control3 */
#define ACPHY_lte_table_index_calc_control3(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xd6e : INVALID_ADDRESS))
#define ACPHY_lte_table_index_calc_control3_ref_core_multiplier3_SHIFT(rev) 11
#define ACPHY_lte_table_index_calc_control3_ref_core_multiplier3_MASK(rev)  (0x1f << ACPHY_lte_table_index_calc_control3_ref_core_multiplier3_SHIFT(rev))
#define ACPHY_lte_table_index_calc_control3_pri_aci_mode_offset3_SHIFT(rev) 6
#define ACPHY_lte_table_index_calc_control3_pri_aci_mode_offset3_MASK(rev)  (0x1f << ACPHY_lte_table_index_calc_control3_pri_aci_mode_offset3_SHIFT(rev))
#define ACPHY_lte_table_index_calc_control3_ref_aci_mode_offset3_SHIFT(rev) 1
#define ACPHY_lte_table_index_calc_control3_ref_aci_mode_offset3_MASK(rev)  (0x1f << ACPHY_lte_table_index_calc_control3_ref_aci_mode_offset3_SHIFT(rev))
#define ACPHY_lte_table_index_calc_control3_table_index_mode3_SHIFT(rev)    0
#define ACPHY_lte_table_index_calc_control3_table_index_mode3_MASK(rev)     (0x1 << ACPHY_lte_table_index_calc_control3_table_index_mode3_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s1_pop_gain_db */
#define ACPHY_spur_can_p3_s1_pop_gain_db(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd70 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd70 : INVALID_ADDRESS))))
#define ACPHY_spur_can_p3_s1_pop_gain_db_adapt_enabled_SHIFT(rev) 15
#define ACPHY_spur_can_p3_s1_pop_gain_db_adapt_enabled_MASK(rev)  (0x1 << ACPHY_spur_can_p3_s1_pop_gain_db_adapt_enabled_SHIFT(rev))
#define ACPHY_spur_can_p3_s1_pop_gain_db_gain_db_SHIFT(rev)       0
#define ACPHY_spur_can_p3_s1_pop_gain_db_gain_db_MASK(rev)        (0xff << ACPHY_spur_can_p3_s1_pop_gain_db_gain_db_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s1_pop_l2_P_rx */
#define ACPHY_spur_can_p3_s1_pop_l2_P_rx(rev)               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd71 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd71 : INVALID_ADDRESS))))
#define ACPHY_spur_can_p3_s1_pop_l2_P_rx_l2_P_rx_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s1_pop_l2_P_rx_l2_P_rx_MASK(rev)  (0xffff << ACPHY_spur_can_p3_s1_pop_l2_P_rx_l2_P_rx_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s1_pop_fll_b2_m_r */
#define ACPHY_spur_can_p3_s1_pop_fll_b2_m_r(rev)                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd72 : INVALID_ADDRESS))
#define ACPHY_spur_can_p3_s1_pop_fll_b2_m_r_fll_b2_m_r_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s1_pop_fll_b2_m_r_fll_b2_m_r_MASK(rev)  (0xffff << ACPHY_spur_can_p3_s1_pop_fll_b2_m_r_fll_b2_m_r_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s1_pop_l2_P_ns */
#define ACPHY_spur_can_p3_s1_pop_l2_P_ns(rev)               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd73 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd73 : INVALID_ADDRESS))))
#define ACPHY_spur_can_p3_s1_pop_l2_P_ns_l2_P_ns_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s1_pop_l2_P_ns_l2_P_ns_MASK(rev)  (0xffff << ACPHY_spur_can_p3_s1_pop_l2_P_ns_l2_P_ns_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s1_pop_l2_P_out */
#define ACPHY_spur_can_p3_s1_pop_l2_P_out(rev)                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd74 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd74 : INVALID_ADDRESS))))
#define ACPHY_spur_can_p3_s1_pop_l2_P_out_l2_P_out_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s1_pop_l2_P_out_l2_P_out_MASK(rev)  (0xffff << ACPHY_spur_can_p3_s1_pop_l2_P_out_l2_P_out_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s1_pop_l2_P_sp_min */
#define ACPHY_spur_can_p3_s1_pop_l2_P_sp_min(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd75 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd75 : INVALID_ADDRESS))))
#define ACPHY_spur_can_p3_s1_pop_l2_P_sp_min_l2_P_sp_min_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s1_pop_l2_P_sp_min_l2_P_sp_min_MASK(rev)  (0xffff << ACPHY_spur_can_p3_s1_pop_l2_P_sp_min_l2_P_sp_min_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s1_pop_l2_P_ns_min */
#define ACPHY_spur_can_p3_s1_pop_l2_P_ns_min(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd76 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd76 : INVALID_ADDRESS))))
#define ACPHY_spur_can_p3_s1_pop_l2_P_ns_min_l2_P_ns_min_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s1_pop_l2_P_ns_min_l2_P_ns_min_MASK(rev)  (0xffff << ACPHY_spur_can_p3_s1_pop_l2_P_ns_min_l2_P_ns_min_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s1_pop_fll_b2_e_and_b2_m_i */
#define ACPHY_spur_can_p3_s1_pop_fll_b2_e_and_b2_m_i(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd77 : INVALID_ADDRESS))
#define ACPHY_spur_can_p3_s1_pop_fll_b2_e_and_b2_m_i_fll_b2_e_and_b2_m_i_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s1_pop_fll_b2_e_and_b2_m_i_fll_b2_e_and_b2_m_i_MASK(rev) (0xffff << ACPHY_spur_can_p3_s1_pop_fll_b2_e_and_b2_m_i_fll_b2_e_and_b2_m_i_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s1_pop_fll_lock */
#define ACPHY_spur_can_p3_s1_pop_fll_lock(rev)                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd78 : INVALID_ADDRESS))
#define ACPHY_spur_can_p3_s1_pop_fll_lock_fll_lock_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s1_pop_fll_lock_fll_lock_MASK(rev)  (0x1 << ACPHY_spur_can_p3_s1_pop_fll_lock_fll_lock_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s1_pop_l2_mu */
#define ACPHY_spur_can_p3_s1_pop_l2_mu(rev)             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd79 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd7b : INVALID_ADDRESS))))
#define ACPHY_spur_can_p3_s1_pop_l2_mu_l2_mu_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s1_pop_l2_mu_l2_mu_MASK(rev)  (0xffff << ACPHY_spur_can_p3_s1_pop_l2_mu_l2_mu_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s1_pop_fll_omega_high */
#define ACPHY_spur_can_p3_s1_pop_fll_omega_high(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd7a : INVALID_ADDRESS))
#define ACPHY_spur_can_p3_s1_pop_fll_omega_high_fll_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s1_pop_fll_omega_high_fll_omega_high_MASK(rev)  (0xffff << ACPHY_spur_can_p3_s1_pop_fll_omega_high_fll_omega_high_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s1_pop_fll_omega_low */
#define ACPHY_spur_can_p3_s1_pop_fll_omega_low(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd7b : INVALID_ADDRESS))
#define ACPHY_spur_can_p3_s1_pop_fll_omega_low_fll_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s1_pop_fll_omega_low_fll_omega_low_MASK(rev)  (0xffff << ACPHY_spur_can_p3_s1_pop_fll_omega_low_fll_omega_low_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s1_pop_fll_omega_updated_lpf_low */
#define ACPHY_spur_can_p3_s1_pop_fll_omega_updated_lpf_low(rev)                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd7c : INVALID_ADDRESS))
#define ACPHY_spur_can_p3_s1_pop_fll_omega_updated_lpf_low_fll_omega_updated_lpf_low_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s1_pop_fll_omega_updated_lpf_low_fll_omega_updated_lpf_low_MASK(rev) (0xffff << ACPHY_spur_can_p3_s1_pop_fll_omega_updated_lpf_low_fll_omega_updated_lpf_low_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s1_pop_fll_omega_updated_lpf_high */
#define ACPHY_spur_can_p3_s1_pop_fll_omega_updated_lpf_high(rev)               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd7d : INVALID_ADDRESS))
#define ACPHY_spur_can_p3_s1_pop_fll_omega_updated_lpf_high_fll_omega_updated_lpf_high_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s1_pop_fll_omega_updated_lpf_high_fll_omega_updated_lpf_high_MASK(rev) (0xffff << ACPHY_spur_can_p3_s1_pop_fll_omega_updated_lpf_high_fll_omega_updated_lpf_high_SHIFT(rev))

/* Register ACPHY_txgainLo3 */
#define ACPHY_txgainLo3(rev)              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd80 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd80 : INVALID_ADDRESS))))
#define ACPHY_txgainLo3_txgain_SHIFT(rev) 0
#define ACPHY_txgainLo3_txgain_MASK(rev)  (0xffff << ACPHY_txgainLo3_txgain_SHIFT(rev))

/* Register ACPHY_txgainHi3 */
#define ACPHY_txgainHi3(rev)              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd81 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd81 : INVALID_ADDRESS))))
#define ACPHY_txgainHi3_txgain_SHIFT(rev) 0
#define ACPHY_txgainHi3_txgain_MASK(rev)  (0xffff << ACPHY_txgainHi3_txgain_SHIFT(rev))

/* Register ACPHY_rxgainLo3 */
#define ACPHY_rxgainLo3(rev)              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd82 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd82 : INVALID_ADDRESS))))
#define ACPHY_rxgainLo3_rxgain_SHIFT(rev) 0
#define ACPHY_rxgainLo3_rxgain_MASK(rev)  (0xffff << ACPHY_rxgainLo3_rxgain_SHIFT(rev))

/* Register ACPHY_rxgainHi3 */
#define ACPHY_rxgainHi3(rev)              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd83 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd83 : INVALID_ADDRESS))))
#define ACPHY_rxgainHi3_rxgain_SHIFT(rev) 0
#define ACPHY_rxgainHi3_rxgain_MASK(rev)  (0xffff << ACPHY_rxgainHi3_rxgain_SHIFT(rev))

/* Register ACPHY_rxGainLpfCtrlLo3 */
#define ACPHY_rxGainLpfCtrlLo3(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd84 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd84 : INVALID_ADDRESS))))
#define ACPHY_rxGainLpfCtrlLo3_rxGainLpfCtrl_SHIFT(rev) 0
#define ACPHY_rxGainLpfCtrlLo3_rxGainLpfCtrl_MASK(rev)  (0xffff << ACPHY_rxGainLpfCtrlLo3_rxGainLpfCtrl_SHIFT(rev))

/* Register ACPHY_rxGainLpfCtrlHi3 */
#define ACPHY_rxGainLpfCtrlHi3(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd85 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd85 : INVALID_ADDRESS))))
#define ACPHY_rxGainLpfCtrlHi3_rxGainLpfCtrl_SHIFT(rev) 0
#define ACPHY_rxGainLpfCtrlHi3_rxGainLpfCtrl_MASK(rev)  (0xffff << ACPHY_rxGainLpfCtrlHi3_rxGainLpfCtrl_SHIFT(rev))

/* Register ACPHY_rxGainLpfTiaCtrlLo3 */
#define ACPHY_rxGainLpfTiaCtrlLo3(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd86 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd86 : INVALID_ADDRESS))))
#define ACPHY_rxGainLpfTiaCtrlLo3_rxGainLpfTiaCtrl_SHIFT(rev) 0
#define ACPHY_rxGainLpfTiaCtrlLo3_rxGainLpfTiaCtrl_MASK(rev)  (0xffff << ACPHY_rxGainLpfTiaCtrlLo3_rxGainLpfTiaCtrl_SHIFT(rev))

/* Register ACPHY_rxGainLpfTiaCtrlHi3 */
#define ACPHY_rxGainLpfTiaCtrlHi3(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd87 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd87 : INVALID_ADDRESS))))
#define ACPHY_rxGainLpfTiaCtrlHi3_rxGainLpfTiaCtrl_SHIFT(rev) 0
#define ACPHY_rxGainLpfTiaCtrlHi3_rxGainLpfTiaCtrl_MASK(rev)  (0xffff << ACPHY_rxGainLpfTiaCtrlHi3_rxGainLpfTiaCtrl_SHIFT(rev))

/* Register ACPHY_PuResetLpfCtrl_0Lo3 */
#define ACPHY_PuResetLpfCtrl_0Lo3(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd88 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd88 : INVALID_ADDRESS))))
#define ACPHY_PuResetLpfCtrl_0Lo3_PuResetLpfCtrl_0_SHIFT(rev) 0
#define ACPHY_PuResetLpfCtrl_0Lo3_PuResetLpfCtrl_0_MASK(rev)  (0xffff << ACPHY_PuResetLpfCtrl_0Lo3_PuResetLpfCtrl_0_SHIFT(rev))

/* Register ACPHY_PuResetLpfCtrl_0Hi3 */
#define ACPHY_PuResetLpfCtrl_0Hi3(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd89 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd89 : INVALID_ADDRESS))))
#define ACPHY_PuResetLpfCtrl_0Hi3_PuResetLpfCtrl_0_SHIFT(rev) 0
#define ACPHY_PuResetLpfCtrl_0Hi3_PuResetLpfCtrl_0_MASK(rev)  (0xffff << ACPHY_PuResetLpfCtrl_0Hi3_PuResetLpfCtrl_0_SHIFT(rev))

/* Register ACPHY_PuResetLpfCtrl_1Lo3 */
#define ACPHY_PuResetLpfCtrl_1Lo3(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd8a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd8a : INVALID_ADDRESS))))
#define ACPHY_PuResetLpfCtrl_1Lo3_PuResetLpfCtrl_1_SHIFT(rev) 0
#define ACPHY_PuResetLpfCtrl_1Lo3_PuResetLpfCtrl_1_MASK(rev)  (0xffff << ACPHY_PuResetLpfCtrl_1Lo3_PuResetLpfCtrl_1_SHIFT(rev))

/* Register ACPHY_PuResetLpfCtrl_1Hi3 */
#define ACPHY_PuResetLpfCtrl_1Hi3(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd8b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd8b : INVALID_ADDRESS))))
#define ACPHY_PuResetLpfCtrl_1Hi3_PuResetLpfCtrl_1_SHIFT(rev) 0
#define ACPHY_PuResetLpfCtrl_1Hi3_PuResetLpfCtrl_1_MASK(rev)  (0xffff << ACPHY_PuResetLpfCtrl_1Hi3_PuResetLpfCtrl_1_SHIFT(rev))

/* Register ACPHY_PuResetAfeCtrlLo3 */
#define ACPHY_PuResetAfeCtrlLo3(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd8c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd8c : INVALID_ADDRESS))))
#define ACPHY_PuResetAfeCtrlLo3_PuResetAfeCtrl_SHIFT(rev) 0
#define ACPHY_PuResetAfeCtrlLo3_PuResetAfeCtrl_MASK(rev)  (0xffff << ACPHY_PuResetAfeCtrlLo3_PuResetAfeCtrl_SHIFT(rev))

/* Register ACPHY_PuResetAfeCtrlHi3 */
#define ACPHY_PuResetAfeCtrlHi3(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd8d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd8d : INVALID_ADDRESS))))
#define ACPHY_PuResetAfeCtrlHi3_PuResetAfeCtrl_SHIFT(rev) 0
#define ACPHY_PuResetAfeCtrlHi3_PuResetAfeCtrl_MASK(rev)  (0xffff << ACPHY_PuResetAfeCtrlHi3_PuResetAfeCtrl_SHIFT(rev))

/* Register ACPHY_LpfBwAfeCapLo3 */
#define ACPHY_LpfBwAfeCapLo3(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd8e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd8e : INVALID_ADDRESS))))
#define ACPHY_LpfBwAfeCapLo3_LpfBwAfeCap_SHIFT(rev) 0
#define ACPHY_LpfBwAfeCapLo3_LpfBwAfeCap_MASK(rev)  (0xffff << ACPHY_LpfBwAfeCapLo3_LpfBwAfeCap_SHIFT(rev))

/* Register ACPHY_LpfBwAfeCapHi3 */
#define ACPHY_LpfBwAfeCapHi3(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd8f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd8f : INVALID_ADDRESS))))
#define ACPHY_LpfBwAfeCapHi3_LpfBwAfeCap_SHIFT(rev) 0
#define ACPHY_LpfBwAfeCapHi3_LpfBwAfeCap_MASK(rev)  (0xffff << ACPHY_LpfBwAfeCapHi3_LpfBwAfeCap_SHIFT(rev))

/* Register ACPHY_TxTssiLo3 */
#define ACPHY_TxTssiLo3(rev)              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd90 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd90 : INVALID_ADDRESS))))
#define ACPHY_TxTssiLo3_TxTssi_SHIFT(rev) 0
#define ACPHY_TxTssiLo3_TxTssi_MASK(rev)  (0xffff << ACPHY_TxTssiLo3_TxTssi_SHIFT(rev))

/* Register ACPHY_TxTssiHi3 */
#define ACPHY_TxTssiHi3(rev)              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd91 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd91 : INVALID_ADDRESS))))
#define ACPHY_TxTssiHi3_TxTssi_SHIFT(rev) 0
#define ACPHY_TxTssiHi3_TxTssi_MASK(rev)  (0xffff << ACPHY_TxTssiHi3_TxTssi_SHIFT(rev))

/* Register ACPHY_GainLpLo3 */
#define ACPHY_GainLpLo3(rev)              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd92 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd92 : INVALID_ADDRESS))))
#define ACPHY_GainLpLo3_GainLp_SHIFT(rev) 0
#define ACPHY_GainLpLo3_GainLp_MASK(rev)  (0xffff << ACPHY_GainLpLo3_GainLp_SHIFT(rev))

/* Register ACPHY_GainLpHi3 */
#define ACPHY_GainLpHi3(rev)              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd93 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd93 : INVALID_ADDRESS))))
#define ACPHY_GainLpHi3_GainLp_SHIFT(rev) 0
#define ACPHY_GainLpHi3_GainLp_MASK(rev)  (0xffff << ACPHY_GainLpHi3_GainLp_SHIFT(rev))

/* Register ACPHY_CalibLo3 */
#define ACPHY_CalibLo3(rev)             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd94 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd94 : INVALID_ADDRESS))))
#define ACPHY_CalibLo3_Calib_SHIFT(rev) 0
#define ACPHY_CalibLo3_Calib_MASK(rev)  (0xffff << ACPHY_CalibLo3_Calib_SHIFT(rev))

/* Register ACPHY_CalibHi3 */
#define ACPHY_CalibHi3(rev)             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd95 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd95 : INVALID_ADDRESS))))
#define ACPHY_CalibHi3_Calib_SHIFT(rev) 0
#define ACPHY_CalibHi3_Calib_MASK(rev)  (0xffff << ACPHY_CalibHi3_Calib_SHIFT(rev))

/* Register ACPHY_rxLpfLo3 */
#define ACPHY_rxLpfLo3(rev)             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd96 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd96 : INVALID_ADDRESS))))
#define ACPHY_rxLpfLo3_rxLpf_SHIFT(rev) 0
#define ACPHY_rxLpfLo3_rxLpf_MASK(rev)  (0xffff << ACPHY_rxLpfLo3_rxLpf_SHIFT(rev))

/* Register ACPHY_rxLpHif3 */
#define ACPHY_rxLpHif3(rev)             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd97 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd97 : INVALID_ADDRESS))))
#define ACPHY_rxLpHif3_rxLpf_SHIFT(rev) 0
#define ACPHY_rxLpHif3_rxLpf_MASK(rev)  (0xffff << ACPHY_rxLpHif3_rxLpf_SHIFT(rev))

/* Register ACPHY_pllAfeclkLo3 */
#define ACPHY_pllAfeclkLo3(rev)                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd98 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd98 : INVALID_ADDRESS))))
#define ACPHY_pllAfeclkLo3_pllAfeclk_SHIFT(rev) 0
#define ACPHY_pllAfeclkLo3_pllAfeclk_MASK(rev)  (0xffff << ACPHY_pllAfeclkLo3_pllAfeclk_SHIFT(rev))

/* Register ACPHY_pllAfeclkHi3 */
#define ACPHY_pllAfeclkHi3(rev)                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd99 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd99 : INVALID_ADDRESS))))
#define ACPHY_pllAfeclkHi3_pllAfeclk_SHIFT(rev) 0
#define ACPHY_pllAfeclkHi3_pllAfeclk_MASK(rev)  (0xffff << ACPHY_pllAfeclkHi3_pllAfeclk_SHIFT(rev))

/* Register ACPHY_Core3clipGainCodeA_ilnaP */
#define ACPHY_Core3clipGainCodeA_ilnaP(rev)                                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd9a : INVALID_ADDRESS))
#define ACPHY_Core3clipGainCodeA_ilnaP_clip1mixergainIndex_ilnap_SHIFT(rev) 7
#define ACPHY_Core3clipGainCodeA_ilnaP_clip1mixergainIndex_ilnap_MASK(rev)  (0xf << ACPHY_Core3clipGainCodeA_ilnaP_clip1mixergainIndex_ilnap_SHIFT(rev))
#define ACPHY_Core3clipGainCodeA_ilnaP_clip1lna2Index_ilnap_SHIFT(rev)      4
#define ACPHY_Core3clipGainCodeA_ilnaP_clip1lna2Index_ilnap_MASK(rev)       (0x7 << ACPHY_Core3clipGainCodeA_ilnaP_clip1lna2Index_ilnap_SHIFT(rev))
#define ACPHY_Core3clipGainCodeA_ilnaP_clip1LnaIndex_ilnap_SHIFT(rev)       1
#define ACPHY_Core3clipGainCodeA_ilnaP_clip1LnaIndex_ilnap_MASK(rev)        (0x7 << ACPHY_Core3clipGainCodeA_ilnaP_clip1LnaIndex_ilnap_SHIFT(rev))
#define ACPHY_Core3clipGainCodeA_ilnaP_clip1extLnaIndex_ilnap_SHIFT(rev)    0
#define ACPHY_Core3clipGainCodeA_ilnaP_clip1extLnaIndex_ilnap_MASK(rev)     (0x1 << ACPHY_Core3clipGainCodeA_ilnaP_clip1extLnaIndex_ilnap_SHIFT(rev))

/* Register ACPHY_Core3clipGainCodeB_ilnaP */
#define ACPHY_Core3clipGainCodeB_ilnaP(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd9b : INVALID_ADDRESS))
#define ACPHY_Core3clipGainCodeB_ilnaP_clip1vgagainIndex_ilnap_SHIFT(rev) 12
#define ACPHY_Core3clipGainCodeB_ilnaP_clip1vgagainIndex_ilnap_MASK(rev)  (0xf << ACPHY_Core3clipGainCodeB_ilnaP_clip1vgagainIndex_ilnap_SHIFT(rev))
#define ACPHY_Core3clipGainCodeB_ilnaP_clip1BiQ1Index_ilnap_SHIFT(rev)    8
#define ACPHY_Core3clipGainCodeB_ilnaP_clip1BiQ1Index_ilnap_MASK(rev)     (0x7 << ACPHY_Core3clipGainCodeB_ilnaP_clip1BiQ1Index_ilnap_SHIFT(rev))
#define ACPHY_Core3clipGainCodeB_ilnaP_clip1BiQ0Index_ilnap_SHIFT(rev)    4
#define ACPHY_Core3clipGainCodeB_ilnaP_clip1BiQ0Index_ilnap_MASK(rev)     (0x7 << ACPHY_Core3clipGainCodeB_ilnaP_clip1BiQ0Index_ilnap_SHIFT(rev))
#define ACPHY_Core3clipGainCodeB_ilnaP_clip1TrTxIndex_ilnap_SHIFT(rev)    3
#define ACPHY_Core3clipGainCodeB_ilnaP_clip1TrTxIndex_ilnap_MASK(rev)     (0x1 << ACPHY_Core3clipGainCodeB_ilnaP_clip1TrTxIndex_ilnap_SHIFT(rev))
#define ACPHY_Core3clipGainCodeB_ilnaP_clip1TrRxIndex_ilnap_SHIFT(rev)    2
#define ACPHY_Core3clipGainCodeB_ilnaP_clip1TrRxIndex_ilnap_MASK(rev)     (0x1 << ACPHY_Core3clipGainCodeB_ilnaP_clip1TrRxIndex_ilnap_SHIFT(rev))
#define ACPHY_Core3clipGainCodeB_ilnaP_clip1Lna1Byp_ilnap_SHIFT(rev)      1
#define ACPHY_Core3clipGainCodeB_ilnaP_clip1Lna1Byp_ilnap_MASK(rev)       (0x1 << ACPHY_Core3clipGainCodeB_ilnaP_clip1Lna1Byp_ilnap_SHIFT(rev))

/* Register ACPHY_Core3clipGainilnaProtect */
#define ACPHY_Core3clipGainilnaProtect(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xd9c : INVALID_ADDRESS))
#define ACPHY_Core3clipGainilnaProtect_ilnaProtectionMode_SHIFT(rev)      0
#define ACPHY_Core3clipGainilnaProtect_ilnaProtectionMode_MASK(rev)       (0x3 << ACPHY_Core3clipGainilnaProtect_ilnaProtectionMode_SHIFT(rev))
#define ACPHY_Core3clipGainilnaProtect_ilnaProtectionOffDlyVal_SHIFT(rev) 2
#define ACPHY_Core3clipGainilnaProtect_ilnaProtectionOffDlyVal_MASK(rev)  (0x3f << ACPHY_Core3clipGainilnaProtect_ilnaProtectionOffDlyVal_SHIFT(rev))

/* Register ACPHY_Core3ACIJammerDeltaDb */
#define ACPHY_Core3ACIJammerDeltaDb(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xd9d : INVALID_ADDRESS))
#define ACPHY_Core3ACIJammerDeltaDb_aci_jammer_delta_db_SHIFT(rev) 0
#define ACPHY_Core3ACIJammerDeltaDb_aci_jammer_delta_db_MASK(rev)  (0xff << ACPHY_Core3ACIJammerDeltaDb_aci_jammer_delta_db_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w3_value3 */
#define ACPHY_ACI_Detect_s_w3_value3(rev)                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xda0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xda0 : INVALID_ADDRESS))))
#define ACPHY_ACI_Detect_s_w3_value3_s_w3_value_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w3_value3_s_w3_value_MASK(rev)  (0x7ff << ACPHY_ACI_Detect_s_w3_value3_s_w3_value_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_nb_value3 */
#define ACPHY_ACI_Detect_s_nb_value3(rev)                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xda1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xda1 : INVALID_ADDRESS))))
#define ACPHY_ACI_Detect_s_nb_value3_s_nb_value_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_nb_value3_s_nb_value_MASK(rev)  (0x7ff << ACPHY_ACI_Detect_s_nb_value3_s_nb_value_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w3_block_acc3 */
#define ACPHY_ACI_Detect_s_w3_block_acc3(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xda2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xda2 : INVALID_ADDRESS))))
#define ACPHY_ACI_Detect_s_w3_block_acc3_s_w3_block_acc_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w3_block_acc3_s_w3_block_acc_MASK(rev)  (0x7fff << ACPHY_ACI_Detect_s_w3_block_acc3_s_w3_block_acc_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_nb_block_acc3 */
#define ACPHY_ACI_Detect_s_nb_block_acc3(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xda3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xda3 : INVALID_ADDRESS))))
#define ACPHY_ACI_Detect_s_nb_block_acc3_s_nb_block_acc_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_nb_block_acc3_s_nb_block_acc_MASK(rev)  (0x7fff << ACPHY_ACI_Detect_s_nb_block_acc3_s_nb_block_acc_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w3_window_acc3_lo */
#define ACPHY_ACI_Detect_s_w3_window_acc3_lo(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xda4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xda4 : INVALID_ADDRESS))))
#define ACPHY_ACI_Detect_s_w3_window_acc3_lo_s_w3_window_acc_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w3_window_acc3_lo_s_w3_window_acc_lo_MASK(rev)  (0xffff << ACPHY_ACI_Detect_s_w3_window_acc3_lo_s_w3_window_acc_lo_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w3_window_acc3_hi */
#define ACPHY_ACI_Detect_s_w3_window_acc3_hi(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xda5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xda5 : INVALID_ADDRESS))))
#define ACPHY_ACI_Detect_s_w3_window_acc3_hi_s_w3_window_acc_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w3_window_acc3_hi_s_w3_window_acc_hi_MASK(rev)  (0x7 << ACPHY_ACI_Detect_s_w3_window_acc3_hi_s_w3_window_acc_hi_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_nb_window_acc3_lo */
#define ACPHY_ACI_Detect_s_nb_window_acc3_lo(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xda6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xda6 : INVALID_ADDRESS))))
#define ACPHY_ACI_Detect_s_nb_window_acc3_lo_s_nb_window_acc_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_nb_window_acc3_lo_s_nb_window_acc_lo_MASK(rev)  (0xffff << ACPHY_ACI_Detect_s_nb_window_acc3_lo_s_nb_window_acc_lo_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_nb_window_acc3_hi */
#define ACPHY_ACI_Detect_s_nb_window_acc3_hi(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xda7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xda7 : INVALID_ADDRESS))))
#define ACPHY_ACI_Detect_s_nb_window_acc3_hi_s_nb_window_acc_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_nb_window_acc3_hi_s_nb_window_acc_hi_MASK(rev)  (0x7 << ACPHY_ACI_Detect_s_nb_window_acc3_hi_s_nb_window_acc_hi_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_select3 */
#define ACPHY_ACI_Detect_aci_select3(rev)                                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xda8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xda8 : INVALID_ADDRESS))))
#define ACPHY_ACI_Detect_aci_select3_aci_select_SHIFT(rev)                0
#define ACPHY_ACI_Detect_aci_select3_aci_select_MASK(rev)                 (0x1 << ACPHY_ACI_Detect_aci_select3_aci_select_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select3_s_aci_mitigation_hw_state_SHIFT(rev) 1
#define ACPHY_ACI_Detect_aci_select3_s_aci_mitigation_hw_state_MASK(rev)  (0x1 << ACPHY_ACI_Detect_aci_select3_s_aci_mitigation_hw_state_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond1_0_SHIFT(rev)      2
#define ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond1_0_MASK(rev)       (0x1 << ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond1_0_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond1_1_SHIFT(rev)      3
#define ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond1_1_MASK(rev)       (0x1 << ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond1_1_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond1_2_SHIFT(rev)      4
#define ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond1_2_MASK(rev)       (0x1 << ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond1_2_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select3_aci_select_w12_SHIFT(rev)            5
#define ACPHY_ACI_Detect_aci_select3_aci_select_w12_MASK(rev)             (0x1 << ACPHY_ACI_Detect_aci_select3_aci_select_w12_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond_w12_0_SHIFT(rev)   6
#define ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond_w12_0_MASK(rev)    (0x1 << ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond_w12_0_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond_w12_1_SHIFT(rev)   7
#define ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond_w12_1_MASK(rev)    (0x1 << ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond_w12_1_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond_w12_2_SHIFT(rev)   8
#define ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond_w12_2_MASK(rev)    (0x1 << ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond_w12_2_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond2_0_SHIFT(rev)      9
#define ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond2_0_MASK(rev)       (0x1 << ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond2_0_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond2_1_SHIFT(rev)      10
#define ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond2_1_MASK(rev)       (0x1 << ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond2_1_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond2_2_SHIFT(rev)      11
#define ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond2_2_MASK(rev)       (0x1 << ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond2_2_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond_0_SHIFT(rev)       2
#define ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond_0_MASK(rev)        (0x1 << ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond_0_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond_1_SHIFT(rev)       3
#define ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond_1_MASK(rev)        (0x1 << ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond_1_SHIFT(rev))
#define ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond_2_SHIFT(rev)       4
#define ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond_2_MASK(rev)        (0x1 << ACPHY_ACI_Detect_aci_select3_s_aci_detect_cond_2_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_report_ctr3 */
#define ACPHY_ACI_Detect_aci_report_ctr3(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xda9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xda9 : INVALID_ADDRESS))))
#define ACPHY_ACI_Detect_aci_report_ctr3_aci_report_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_report_ctr3_aci_report_ctr_MASK(rev)  (0xffff << ACPHY_ACI_Detect_aci_report_ctr3_aci_report_ctr_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_detected1_ctr3 */
#define ACPHY_ACI_Detect_aci_detected1_ctr3(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xdaa : INVALID_ADDRESS))
#define ACPHY_ACI_Detect_aci_detected1_ctr3_aci_detected1_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_detected1_ctr3_aci_detected1_ctr_MASK(rev)  (0xffff << ACPHY_ACI_Detect_aci_detected1_ctr3_aci_detected1_ctr_SHIFT(rev))

/* Register ACPHY_ACI_Detect_sw_aci_report_ctr3 */
#define ACPHY_ACI_Detect_sw_aci_report_ctr3(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdab : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdab : INVALID_ADDRESS))))
#define ACPHY_ACI_Detect_sw_aci_report_ctr3_sw_aci_report_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_sw_aci_report_ctr3_sw_aci_report_ctr_MASK(rev)  (0xffff << ACPHY_ACI_Detect_sw_aci_report_ctr3_sw_aci_report_ctr_SHIFT(rev))

/* Register ACPHY_ACI_Detect_sw_aci_detected1_ctr3 */
#define ACPHY_ACI_Detect_sw_aci_detected1_ctr3(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xdac : INVALID_ADDRESS))
#define ACPHY_ACI_Detect_sw_aci_detected1_ctr3_sw_aci_detected1_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_sw_aci_detected1_ctr3_sw_aci_detected1_ctr_MASK(rev)  (0xffff << ACPHY_ACI_Detect_sw_aci_detected1_ctr3_sw_aci_detected1_ctr_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w1_block_acc3 */
#define ACPHY_ACI_Detect_s_w1_block_acc3(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdad : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdad : INVALID_ADDRESS))))
#define ACPHY_ACI_Detect_s_w1_block_acc3_s_w1_block_acc_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w1_block_acc3_s_w1_block_acc_MASK(rev)  (0xffff << ACPHY_ACI_Detect_s_w1_block_acc3_s_w1_block_acc_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_detected2_ctr3 */
#define ACPHY_ACI_Detect_aci_detected2_ctr3(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xdae : INVALID_ADDRESS))
#define ACPHY_ACI_Detect_aci_detected2_ctr3_aci_detected2_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_detected2_ctr3_aci_detected2_ctr_MASK(rev)  (0xffff << ACPHY_ACI_Detect_aci_detected2_ctr3_aci_detected2_ctr_SHIFT(rev))

/* Register ACPHY_ACI_Detect_sw_aci_detected2_ctr3 */
#define ACPHY_ACI_Detect_sw_aci_detected2_ctr3(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xdaf : INVALID_ADDRESS))
#define ACPHY_ACI_Detect_sw_aci_detected2_ctr3_sw_aci_detected2_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_sw_aci_detected2_ctr3_sw_aci_detected2_ctr_MASK(rev)  (0xffff << ACPHY_ACI_Detect_sw_aci_detected2_ctr3_sw_aci_detected2_ctr_SHIFT(rev))

/* Register ACPHY_DSSF_control_3 */
#define ACPHY_DSSF_control_3(rev)                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdb0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdb0 : INVALID_ADDRESS))))
#define ACPHY_DSSF_control_3_idepth_s1_SHIFT(rev)  3
#define ACPHY_DSSF_control_3_idepth_s1_MASK(rev)   (0x3 << ACPHY_DSSF_control_3_idepth_s1_SHIFT(rev))
#define ACPHY_DSSF_control_3_idepth_s2_SHIFT(rev)  5
#define ACPHY_DSSF_control_3_idepth_s2_MASK(rev)   (0x3 << ACPHY_DSSF_control_3_idepth_s2_SHIFT(rev))
#define ACPHY_DSSF_control_3_idepth_s3_SHIFT(rev)  7
#define ACPHY_DSSF_control_3_idepth_s3_MASK(rev)   (0x3 << ACPHY_DSSF_control_3_idepth_s3_SHIFT(rev))
#define ACPHY_DSSF_control_3_enabled_s1_SHIFT(rev) 11
#define ACPHY_DSSF_control_3_enabled_s1_MASK(rev)  (0x1 << ACPHY_DSSF_control_3_enabled_s1_SHIFT(rev))
#define ACPHY_DSSF_control_3_enabled_s2_SHIFT(rev) 12
#define ACPHY_DSSF_control_3_enabled_s2_MASK(rev)  (0x1 << ACPHY_DSSF_control_3_enabled_s2_SHIFT(rev))
#define ACPHY_DSSF_control_3_enabled_s3_SHIFT(rev) 13
#define ACPHY_DSSF_control_3_enabled_s3_MASK(rev)  (0x1 << ACPHY_DSSF_control_3_enabled_s3_SHIFT(rev))

/* Register ACPHY_DSSF_exp_j_theta_i_s13 */
#define ACPHY_DSSF_exp_j_theta_i_s13(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdb1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdb1 : INVALID_ADDRESS))))
#define ACPHY_DSSF_exp_j_theta_i_s13_exp_j_theta_i_s1_SHIFT(rev) 0
#define ACPHY_DSSF_exp_j_theta_i_s13_exp_j_theta_i_s1_MASK(rev)  (0x1fff << ACPHY_DSSF_exp_j_theta_i_s13_exp_j_theta_i_s1_SHIFT(rev))

/* Register ACPHY_DSSF_exp_j_theta_i_s23 */
#define ACPHY_DSSF_exp_j_theta_i_s23(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdb2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdb2 : INVALID_ADDRESS))))
#define ACPHY_DSSF_exp_j_theta_i_s23_exp_j_theta_i_s2_SHIFT(rev) 0
#define ACPHY_DSSF_exp_j_theta_i_s23_exp_j_theta_i_s2_MASK(rev)  (0x1fff << ACPHY_DSSF_exp_j_theta_i_s23_exp_j_theta_i_s2_SHIFT(rev))

/* Register ACPHY_a_coef13 */
#define ACPHY_a_coef13(rev)               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xdb3 : INVALID_ADDRESS))
#define ACPHY_a_coef13_a_coef1_SHIFT(rev) 0
#define ACPHY_a_coef13_a_coef1_MASK(rev)  (0x3ff << ACPHY_a_coef13_a_coef1_SHIFT(rev))

/* Register ACPHY_a_coef23 */
#define ACPHY_a_coef23(rev)               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xdb4 : INVALID_ADDRESS))
#define ACPHY_a_coef23_a_coef2_SHIFT(rev) 0
#define ACPHY_a_coef23_a_coef2_MASK(rev)  (0x3ff << ACPHY_a_coef23_a_coef2_SHIFT(rev))

/* Register ACPHY_DSSF_exp_i_theta_q_s13 */
#define ACPHY_DSSF_exp_i_theta_q_s13(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdb5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdb5 : INVALID_ADDRESS))))
#define ACPHY_DSSF_exp_i_theta_q_s13_exp_j_theta_q_s1_SHIFT(rev) 0
#define ACPHY_DSSF_exp_i_theta_q_s13_exp_j_theta_q_s1_MASK(rev)  (0x1fff << ACPHY_DSSF_exp_i_theta_q_s13_exp_j_theta_q_s1_SHIFT(rev))

/* Register ACPHY_DSSF_exp_i_theta_q_s23 */
#define ACPHY_DSSF_exp_i_theta_q_s23(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdb6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdb6 : INVALID_ADDRESS))))
#define ACPHY_DSSF_exp_i_theta_q_s23_exp_j_theta_q_s2_SHIFT(rev) 0
#define ACPHY_DSSF_exp_i_theta_q_s23_exp_j_theta_q_s2_MASK(rev)  (0x1fff << ACPHY_DSSF_exp_i_theta_q_s23_exp_j_theta_q_s2_SHIFT(rev))

/* Register ACPHY_a_coef33 */
#define ACPHY_a_coef33(rev)               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xdb7 : INVALID_ADDRESS))
#define ACPHY_a_coef33_a_coef3_SHIFT(rev) 0
#define ACPHY_a_coef33_a_coef3_MASK(rev)  (0x3ff << ACPHY_a_coef33_a_coef3_SHIFT(rev))

/* Register ACPHY_b_coef13 */
#define ACPHY_b_coef13(rev)               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xdb8 : INVALID_ADDRESS))
#define ACPHY_b_coef13_b_coef1_SHIFT(rev) 0
#define ACPHY_b_coef13_b_coef1_MASK(rev)  (0x3ff << ACPHY_b_coef13_b_coef1_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th0_s13 */
#define ACPHY_DSSF_gain_th0_s13(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdb9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdb9 : INVALID_ADDRESS))))
#define ACPHY_DSSF_gain_th0_s13_gain_th0_s1_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th0_s13_gain_th0_s1_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th0_s13_gain_th0_s1_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th1_s13 */
#define ACPHY_DSSF_gain_th1_s13(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdba : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdba : INVALID_ADDRESS))))
#define ACPHY_DSSF_gain_th1_s13_gain_th1_s1_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th1_s13_gain_th1_s1_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th1_s13_gain_th1_s1_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th2_s13 */
#define ACPHY_DSSF_gain_th2_s13(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdbb : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdbb : INVALID_ADDRESS))))
#define ACPHY_DSSF_gain_th2_s13_gain_th2_s1_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th2_s13_gain_th2_s1_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th2_s13_gain_th2_s1_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th0_s23 */
#define ACPHY_DSSF_gain_th0_s23(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdbc : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdbc : INVALID_ADDRESS))))
#define ACPHY_DSSF_gain_th0_s23_gain_th0_s2_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th0_s23_gain_th0_s2_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th0_s23_gain_th0_s2_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th1_s23 */
#define ACPHY_DSSF_gain_th1_s23(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdbd : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdbd : INVALID_ADDRESS))))
#define ACPHY_DSSF_gain_th1_s23_gain_th1_s2_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th1_s23_gain_th1_s2_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th1_s23_gain_th1_s2_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th2_s23 */
#define ACPHY_DSSF_gain_th2_s23(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdbe : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdbe : INVALID_ADDRESS))))
#define ACPHY_DSSF_gain_th2_s23_gain_th2_s2_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th2_s23_gain_th2_s2_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th2_s23_gain_th2_s2_SHIFT(rev))

/* Register ACPHY_b_coef23 */
#define ACPHY_b_coef23(rev)               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xdbf : INVALID_ADDRESS))
#define ACPHY_b_coef23_b_coef2_SHIFT(rev) 0
#define ACPHY_b_coef23_b_coef2_MASK(rev)  (0x3ff << ACPHY_b_coef23_b_coef2_SHIFT(rev))

/* Register ACPHY_dccal_control3 */
#define ACPHY_dccal_control3(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdc0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdc0 : INVALID_ADDRESS))))
#define ACPHY_dccal_control3_dcoe_start_done_SHIFT(rev)    1
#define ACPHY_dccal_control3_dcoe_start_done_MASK(rev)     (0x1 << ACPHY_dccal_control3_dcoe_start_done_SHIFT(rev))
#define ACPHY_dccal_control3_idacc_start_done_SHIFT(rev)   2
#define ACPHY_dccal_control3_idacc_start_done_MASK(rev)    (0x1 << ACPHY_dccal_control3_idacc_start_done_SHIFT(rev))
#define ACPHY_dccal_control3_dcoe_lna1_inpshort_SHIFT(rev) 3
#define ACPHY_dccal_control3_dcoe_lna1_inpshort_MASK(rev)  (0x1 << ACPHY_dccal_control3_dcoe_lna1_inpshort_SHIFT(rev))
#define ACPHY_dccal_control3_dcoe_lna1_outshort_SHIFT(rev) 4
#define ACPHY_dccal_control3_dcoe_lna1_outshort_MASK(rev)  (0x1 << ACPHY_dccal_control3_dcoe_lna1_outshort_SHIFT(rev))
#define ACPHY_dccal_control3_dcoe_lna1_init_SHIFT(rev)     5
#define ACPHY_dccal_control3_dcoe_lna1_init_MASK(rev)      (0x1f << ACPHY_dccal_control3_dcoe_lna1_init_SHIFT(rev))
#define ACPHY_dccal_control3_dcoe_wait_cinit_SHIFT(rev)    10
#define ACPHY_dccal_control3_dcoe_wait_cinit_MASK(rev)     (0x3f << ACPHY_dccal_control3_dcoe_wait_cinit_SHIFT(rev))

/* Register ACPHY_dccal_control_13 */
#define ACPHY_dccal_control_13(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdc1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdc1 : INVALID_ADDRESS))))
#define ACPHY_dccal_control_13_dcoe_abort_threshold_SHIFT(rev) 0
#define ACPHY_dccal_control_13_dcoe_abort_threshold_MASK(rev)  (0xff << ACPHY_dccal_control_13_dcoe_abort_threshold_SHIFT(rev))
#define ACPHY_dccal_control_13_idacc_tia_init_00_SHIFT(rev)    8
#define ACPHY_dccal_control_13_idacc_tia_init_00_MASK(rev)     (0xf << ACPHY_dccal_control_13_idacc_tia_init_00_SHIFT(rev))
#define ACPHY_dccal_control_13_idacc_tia_init_01_SHIFT(rev)    12
#define ACPHY_dccal_control_13_idacc_tia_init_01_MASK(rev)     (0xf << ACPHY_dccal_control_13_idacc_tia_init_01_SHIFT(rev))

/* Register ACPHY_dccal_control_23 */
#define ACPHY_dccal_control_23(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdc2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdc2 : INVALID_ADDRESS))))
#define ACPHY_dccal_control_23_idacc_tia_init_02_SHIFT(rev) 0
#define ACPHY_dccal_control_23_idacc_tia_init_02_MASK(rev)  (0xf << ACPHY_dccal_control_23_idacc_tia_init_02_SHIFT(rev))
#define ACPHY_dccal_control_23_idacc_tia_init_03_SHIFT(rev) 4
#define ACPHY_dccal_control_23_idacc_tia_init_03_MASK(rev)  (0xf << ACPHY_dccal_control_23_idacc_tia_init_03_SHIFT(rev))
#define ACPHY_dccal_control_23_idacc_tia_init_04_SHIFT(rev) 8
#define ACPHY_dccal_control_23_idacc_tia_init_04_MASK(rev)  (0xf << ACPHY_dccal_control_23_idacc_tia_init_04_SHIFT(rev))
#define ACPHY_dccal_control_23_idacc_tia_init_05_SHIFT(rev) 12
#define ACPHY_dccal_control_23_idacc_tia_init_05_MASK(rev)  (0xf << ACPHY_dccal_control_23_idacc_tia_init_05_SHIFT(rev))

/* Register ACPHY_dccal_control_33 */
#define ACPHY_dccal_control_33(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdc3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdc3 : INVALID_ADDRESS))))
#define ACPHY_dccal_control_33_idacc_tia_init_06_SHIFT(rev) 0
#define ACPHY_dccal_control_33_idacc_tia_init_06_MASK(rev)  (0xf << ACPHY_dccal_control_33_idacc_tia_init_06_SHIFT(rev))
#define ACPHY_dccal_control_33_idacc_tia_init_07_SHIFT(rev) 4
#define ACPHY_dccal_control_33_idacc_tia_init_07_MASK(rev)  (0xf << ACPHY_dccal_control_33_idacc_tia_init_07_SHIFT(rev))
#define ACPHY_dccal_control_33_idacc_tia_init_08_SHIFT(rev) 8
#define ACPHY_dccal_control_33_idacc_tia_init_08_MASK(rev)  (0xf << ACPHY_dccal_control_33_idacc_tia_init_08_SHIFT(rev))
#define ACPHY_dccal_control_33_idacc_tia_init_09_SHIFT(rev) 12
#define ACPHY_dccal_control_33_idacc_tia_init_09_MASK(rev)  (0xf << ACPHY_dccal_control_33_idacc_tia_init_09_SHIFT(rev))

/* Register ACPHY_dccal_control_43 */
#define ACPHY_dccal_control_43(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdc4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdc4 : INVALID_ADDRESS))))
#define ACPHY_dccal_control_43_idacc_tia_init_10_SHIFT(rev) 0
#define ACPHY_dccal_control_43_idacc_tia_init_10_MASK(rev)  (0xf << ACPHY_dccal_control_43_idacc_tia_init_10_SHIFT(rev))
#define ACPHY_dccal_control_43_idacc_tia_init_11_SHIFT(rev) 4
#define ACPHY_dccal_control_43_idacc_tia_init_11_MASK(rev)  (0xf << ACPHY_dccal_control_43_idacc_tia_init_11_SHIFT(rev))
#define ACPHY_dccal_control_43_idacc_tia_init_12_SHIFT(rev) 8
#define ACPHY_dccal_control_43_idacc_tia_init_12_MASK(rev)  (0xf << ACPHY_dccal_control_43_idacc_tia_init_12_SHIFT(rev))
#define ACPHY_dccal_control_43_idacc_tia_init_13_SHIFT(rev) 12
#define ACPHY_dccal_control_43_idacc_tia_init_13_MASK(rev)  (0xf << ACPHY_dccal_control_43_idacc_tia_init_13_SHIFT(rev))

/* Register ACPHY_dccal_control_53 */
#define ACPHY_dccal_control_53(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdc5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdc5 : INVALID_ADDRESS))))
#define ACPHY_dccal_control_53_idacc_tia_init_14_SHIFT(rev) 0
#define ACPHY_dccal_control_53_idacc_tia_init_14_MASK(rev)  (0xf << ACPHY_dccal_control_53_idacc_tia_init_14_SHIFT(rev))
#define ACPHY_dccal_control_53_idacc_tia_init_15_SHIFT(rev) 4
#define ACPHY_dccal_control_53_idacc_tia_init_15_MASK(rev)  (0xf << ACPHY_dccal_control_53_idacc_tia_init_15_SHIFT(rev))
#define ACPHY_dccal_control_53_idacc_tia_init_16_SHIFT(rev) 8
#define ACPHY_dccal_control_53_idacc_tia_init_16_MASK(rev)  (0xf << ACPHY_dccal_control_53_idacc_tia_init_16_SHIFT(rev))
#define ACPHY_dccal_control_53_idacc_tia_init_17_SHIFT(rev) 12
#define ACPHY_dccal_control_53_idacc_tia_init_17_MASK(rev)  (0xf << ACPHY_dccal_control_53_idacc_tia_init_17_SHIFT(rev))

/* Register ACPHY_dccal_control_63 */
#define ACPHY_dccal_control_63(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdc6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdc6 : INVALID_ADDRESS))))
#define ACPHY_dccal_control_63_idacc_tia_init_18_SHIFT(rev) 0
#define ACPHY_dccal_control_63_idacc_tia_init_18_MASK(rev)  (0xf << ACPHY_dccal_control_63_idacc_tia_init_18_SHIFT(rev))
#define ACPHY_dccal_control_63_idacc_tia_init_19_SHIFT(rev) 4
#define ACPHY_dccal_control_63_idacc_tia_init_19_MASK(rev)  (0xf << ACPHY_dccal_control_63_idacc_tia_init_19_SHIFT(rev))
#define ACPHY_dccal_control_63_idacc_tia_init_20_SHIFT(rev) 8
#define ACPHY_dccal_control_63_idacc_tia_init_20_MASK(rev)  (0xf << ACPHY_dccal_control_63_idacc_tia_init_20_SHIFT(rev))
#define ACPHY_dccal_control_63_idacc_tia_init_21_SHIFT(rev) 12
#define ACPHY_dccal_control_63_idacc_tia_init_21_MASK(rev)  (0xf << ACPHY_dccal_control_63_idacc_tia_init_21_SHIFT(rev))

/* Register ACPHY_dccal_control_73 */
#define ACPHY_dccal_control_73(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdc7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdc7 : INVALID_ADDRESS))))
#define ACPHY_dccal_control_73_idacc_tia_init_22_SHIFT(rev) 0
#define ACPHY_dccal_control_73_idacc_tia_init_22_MASK(rev)  (0xf << ACPHY_dccal_control_73_idacc_tia_init_22_SHIFT(rev))
#define ACPHY_dccal_control_73_idacc_tia_init_23_SHIFT(rev) 4
#define ACPHY_dccal_control_73_idacc_tia_init_23_MASK(rev)  (0xf << ACPHY_dccal_control_73_idacc_tia_init_23_SHIFT(rev))
#define ACPHY_dccal_control_73_idacc_wait_cinit_SHIFT(rev)  8
#define ACPHY_dccal_control_73_idacc_wait_cinit_MASK(rev)   (0x3f << ACPHY_dccal_control_73_idacc_wait_cinit_SHIFT(rev))
#define ACPHY_dccal_control_73_dccal_en_SHIFT(rev)          14
#define ACPHY_dccal_control_73_dccal_en_MASK(rev)           (0x1 << ACPHY_dccal_control_73_dccal_en_SHIFT(rev))
#define ACPHY_dccal_control_73_dccal_clkgate_en_SHIFT(rev)  15
#define ACPHY_dccal_control_73_dccal_clkgate_en_MASK(rev)   (0x1 << ACPHY_dccal_control_73_dccal_clkgate_en_SHIFT(rev))

/* Register ACPHY_dccal_control_83 */
#define ACPHY_dccal_control_83(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdc8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdc8 : INVALID_ADDRESS))))
#define ACPHY_dccal_control_83_idacc_acc_cexp_SHIFT(rev)        0
#define ACPHY_dccal_control_83_idacc_acc_cexp_MASK(rev)         (0x7 << ACPHY_dccal_control_83_idacc_acc_cexp_SHIFT(rev))
#define ACPHY_dccal_control_83_idacc_abort_threshold_SHIFT(rev) 3
#define ACPHY_dccal_control_83_idacc_abort_threshold_MASK(rev)  (0xff << ACPHY_dccal_control_83_idacc_abort_threshold_SHIFT(rev))
#define ACPHY_dccal_control_83_idacc_mag_select_SHIFT(rev)      11
#define ACPHY_dccal_control_83_idacc_mag_select_MASK(rev)       (0x3 << ACPHY_dccal_control_83_idacc_mag_select_SHIFT(rev))
#define ACPHY_dccal_control_83_dcoe_acc_cexp_SHIFT(rev)         13
#define ACPHY_dccal_control_83_dcoe_acc_cexp_MASK(rev)          (0x7 << ACPHY_dccal_control_83_dcoe_acc_cexp_SHIFT(rev))

/* Register ACPHY_dccal_control_93 */
#define ACPHY_dccal_control_93(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdc9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdc9 : INVALID_ADDRESS))))
#define ACPHY_dccal_control_93_idac_lna1_refidx_SHIFT(rev)       0
#define ACPHY_dccal_control_93_idac_lna1_refidx_MASK(rev)        (0x1f << ACPHY_dccal_control_93_idac_lna1_refidx_SHIFT(rev))
#define ACPHY_dccal_control_93_idac_lna1_scaling_SHIFT(rev)      5
#define ACPHY_dccal_control_93_idac_lna1_scaling_MASK(rev)       (0x1 << ACPHY_dccal_control_93_idac_lna1_scaling_SHIFT(rev))
#define ACPHY_dccal_control_93_idaci_sign_flip_SHIFT(rev)        6
#define ACPHY_dccal_control_93_idaci_sign_flip_MASK(rev)         (0x1 << ACPHY_dccal_control_93_idaci_sign_flip_SHIFT(rev))
#define ACPHY_dccal_control_93_idacq_sign_flip_SHIFT(rev)        7
#define ACPHY_dccal_control_93_idacq_sign_flip_MASK(rev)         (0x1 << ACPHY_dccal_control_93_idacq_sign_flip_SHIFT(rev))
#define ACPHY_dccal_control_93_idac_iq_swap_SHIFT(rev)           8
#define ACPHY_dccal_control_93_idac_iq_swap_MASK(rev)            (0x1 << ACPHY_dccal_control_93_idac_iq_swap_SHIFT(rev))
#define ACPHY_dccal_control_93_idact_wait_cinit_SHIFT(rev)       9
#define ACPHY_dccal_control_93_idact_wait_cinit_MASK(rev)        (0x3f << ACPHY_dccal_control_93_idact_wait_cinit_SHIFT(rev))
#define ACPHY_dccal_control_93_dccal_enable_force_run_SHIFT(rev) 15
#define ACPHY_dccal_control_93_dccal_enable_force_run_MASK(rev)  (0x1 << ACPHY_dccal_control_93_dccal_enable_force_run_SHIFT(rev))

/* Register ACPHY_dccal_control_103 */
#define ACPHY_dccal_control_103(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdca : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdca : INVALID_ADDRESS))))
#define ACPHY_dccal_control_103_idact_cntr_max_SHIFT(rev) 0
#define ACPHY_dccal_control_103_idact_cntr_max_MASK(rev)  (0xffff << ACPHY_dccal_control_103_idact_cntr_max_SHIFT(rev))

/* Register ACPHY_dccal_control_113 */
#define ACPHY_dccal_control_113(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdcb : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdcb : INVALID_ADDRESS))))
#define ACPHY_dccal_control_113_idact_cntr_min_SHIFT(rev)        0
#define ACPHY_dccal_control_113_idact_cntr_min_MASK(rev)         (0xff << ACPHY_dccal_control_113_idact_cntr_min_SHIFT(rev))
#define ACPHY_dccal_control_113_idact_abort_threshold_SHIFT(rev) 8
#define ACPHY_dccal_control_113_idact_abort_threshold_MASK(rev)  (0xff << ACPHY_dccal_control_113_idact_abort_threshold_SHIFT(rev))

/* Register ACPHY_dccal_control_123 */
#define ACPHY_dccal_control_123(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdcc : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdcc : INVALID_ADDRESS))))
#define ACPHY_dccal_control_123_idact_acc_threshold_SHIFT(rev) 0
#define ACPHY_dccal_control_123_idact_acc_threshold_MASK(rev)  (0xffff << ACPHY_dccal_control_123_idact_acc_threshold_SHIFT(rev))

/* Register ACPHY_dccal_control_133 */
#define ACPHY_dccal_control_133(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdcd : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdcd : INVALID_ADDRESS))))
#define ACPHY_dccal_control_133_idact_rsh_offset_SHIFT(rev)   0
#define ACPHY_dccal_control_133_idact_rsh_offset_MASK(rev)    (0x3 << ACPHY_dccal_control_133_idact_rsh_offset_SHIFT(rev))
#define ACPHY_dccal_control_133_ld_dcoe_done_SHIFT(rev)       2
#define ACPHY_dccal_control_133_ld_dcoe_done_MASK(rev)        (0xfff << ACPHY_dccal_control_133_ld_dcoe_done_SHIFT(rev))
#define ACPHY_dccal_control_133_override_dcoe_done_SHIFT(rev) 14
#define ACPHY_dccal_control_133_override_dcoe_done_MASK(rev)  (0x1 << ACPHY_dccal_control_133_override_dcoe_done_SHIFT(rev))

/* Register ACPHY_dccal_control_143 */
#define ACPHY_dccal_control_143(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdce : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdce : INVALID_ADDRESS))))
#define ACPHY_dccal_control_143_idacc_bypass_SHIFT(rev)            0
#define ACPHY_dccal_control_143_idacc_bypass_MASK(rev)             (0x1 << ACPHY_dccal_control_143_idacc_bypass_SHIFT(rev))
#define ACPHY_dccal_control_143_dccal_blank_bypass_SHIFT(rev)      1
#define ACPHY_dccal_control_143_dccal_blank_bypass_MASK(rev)       (0x1 << ACPHY_dccal_control_143_dccal_blank_bypass_SHIFT(rev))
#define ACPHY_dccal_control_143_multi_clip_dcc_war_en_SHIFT(rev)   2
#define ACPHY_dccal_control_143_multi_clip_dcc_war_en_MASK(rev)    (0x1 << ACPHY_dccal_control_143_multi_clip_dcc_war_en_SHIFT(rev))
#define ACPHY_dccal_control_143_multi_clip_dcc_tia_war_SHIFT(rev)  3
#define ACPHY_dccal_control_143_multi_clip_dcc_tia_war_MASK(rev)   (0xf << ACPHY_dccal_control_143_multi_clip_dcc_tia_war_SHIFT(rev))
#define ACPHY_dccal_control_143_dcoe_force_zero_ovrride_SHIFT(rev) 7
#define ACPHY_dccal_control_143_dcoe_force_zero_ovrride_MASK(rev)  (0x1 << ACPHY_dccal_control_143_dcoe_force_zero_ovrride_SHIFT(rev))

/* Register ACPHY_dccal_control_153 */
#define ACPHY_dccal_control_153(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdcf : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdcf : INVALID_ADDRESS))))
#define ACPHY_dccal_control_153_disable_dccal_pktproc_SHIFT(rev) 8
#define ACPHY_dccal_control_153_disable_dccal_pktproc_MASK(rev)  (0x1 << ACPHY_dccal_control_153_disable_dccal_pktproc_SHIFT(rev))
#define ACPHY_dccal_control_153_idacc_tx2rx_reinit_SHIFT(rev)    9
#define ACPHY_dccal_control_153_idacc_tx2rx_reinit_MASK(rev)     (0x1 << ACPHY_dccal_control_153_idacc_tx2rx_reinit_SHIFT(rev))
#define ACPHY_dccal_control_153_dccal_sw_reset_h_SHIFT(rev)      10
#define ACPHY_dccal_control_153_dccal_sw_reset_h_MASK(rev)       (0x1 << ACPHY_dccal_control_153_dccal_sw_reset_h_SHIFT(rev))
#define ACPHY_dccal_control_153_txinprogress_SHIFT(rev)          11
#define ACPHY_dccal_control_153_txinprogress_MASK(rev)           (0x1 << ACPHY_dccal_control_153_txinprogress_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_nominal_clip_th3 */
#define ACPHY_PREMPT_ofdm_nominal_clip_th3(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdd0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdd0 : INVALID_ADDRESS))))
#define ACPHY_PREMPT_ofdm_nominal_clip_th3_ofdm_nominal_clip_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_nominal_clip_th3_ofdm_nominal_clip_th_MASK(rev)  (0xffff << ACPHY_PREMPT_ofdm_nominal_clip_th3_ofdm_nominal_clip_th_SHIFT(rev))

/* Register ACPHY_PREMPT_cck_nominal_clip_th3 */
#define ACPHY_PREMPT_cck_nominal_clip_th3(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdd1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdd1 : INVALID_ADDRESS))))
#define ACPHY_PREMPT_cck_nominal_clip_th3_cck_nominal_clip_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_nominal_clip_th3_cck_nominal_clip_th_MASK(rev)  (0xffff << ACPHY_PREMPT_cck_nominal_clip_th3_cck_nominal_clip_th_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_large_gain_mismatch_th3 */
#define ACPHY_PREMPT_ofdm_large_gain_mismatch_th3(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdd2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdd2 : INVALID_ADDRESS))))
#define ACPHY_PREMPT_ofdm_large_gain_mismatch_th3_ofdm_large_gain_mismatch_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_large_gain_mismatch_th3_ofdm_large_gain_mismatch_th_MASK(rev) (0x1f << ACPHY_PREMPT_ofdm_large_gain_mismatch_th3_ofdm_large_gain_mismatch_th_SHIFT(rev))

/* Register ACPHY_PREMPT_cck_large_gain_mismatch_th3 */
#define ACPHY_PREMPT_cck_large_gain_mismatch_th3(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdd3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdd3 : INVALID_ADDRESS))))
#define ACPHY_PREMPT_cck_large_gain_mismatch_th3_cck_large_gain_mismatch_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_large_gain_mismatch_th3_cck_large_gain_mismatch_th_MASK(rev) (0x1f << ACPHY_PREMPT_cck_large_gain_mismatch_th3_cck_large_gain_mismatch_th_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_nominal_clip_cnt_th3 */
#define ACPHY_PREMPT_ofdm_nominal_clip_cnt_th3(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdd4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdd4 : INVALID_ADDRESS))))
#define ACPHY_PREMPT_ofdm_nominal_clip_cnt_th3_ofdm_nominal_clip_cnt_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_nominal_clip_cnt_th3_ofdm_nominal_clip_cnt_th_MASK(rev) (0xff << ACPHY_PREMPT_ofdm_nominal_clip_cnt_th3_ofdm_nominal_clip_cnt_th_SHIFT(rev))

/* Register ACPHY_PREMPT_cck_nominal_clip_cnt_th3 */
#define ACPHY_PREMPT_cck_nominal_clip_cnt_th3(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdd5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdd5 : INVALID_ADDRESS))))
#define ACPHY_PREMPT_cck_nominal_clip_cnt_th3_cck_nominal_clip_cnt_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_nominal_clip_cnt_th3_cck_nominal_clip_cnt_th_MASK(rev) (0xff << ACPHY_PREMPT_cck_nominal_clip_cnt_th3_cck_nominal_clip_cnt_th_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_low_power_mismatch_th3 */
#define ACPHY_PREMPT_ofdm_low_power_mismatch_th3(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdd6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdd6 : INVALID_ADDRESS))))
#define ACPHY_PREMPT_ofdm_low_power_mismatch_th3_ofdm_low_power_mismatch_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_low_power_mismatch_th3_ofdm_low_power_mismatch_th_MASK(rev) (0x1f << ACPHY_PREMPT_ofdm_low_power_mismatch_th3_ofdm_low_power_mismatch_th_SHIFT(rev))

/* Register ACPHY_PREMPT_cck_low_power_mismatch_th3 */
#define ACPHY_PREMPT_cck_low_power_mismatch_th3(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdd7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdd7 : INVALID_ADDRESS))))
#define ACPHY_PREMPT_cck_low_power_mismatch_th3_cck_low_power_mismatch_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_low_power_mismatch_th3_cck_low_power_mismatch_th_MASK(rev) (0x1f << ACPHY_PREMPT_cck_low_power_mismatch_th3_cck_low_power_mismatch_th_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th3 */
#define ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th3(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdd8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdd8 : INVALID_ADDRESS))))
#define ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th3_ofdm_max_gain_mismatch_pkt_rcv_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th3_ofdm_max_gain_mismatch_pkt_rcv_th_MASK(rev) (0x1f << ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th3_ofdm_max_gain_mismatch_pkt_rcv_th_SHIFT(rev))

/* Register ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th3 */
#define ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th3(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdd9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdd9 : INVALID_ADDRESS))))
#define ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th3_cck_max_gain_mismatch_pkt_rcv_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th3_cck_max_gain_mismatch_pkt_rcv_th_MASK(rev) (0x1f << ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th3_cck_max_gain_mismatch_pkt_rcv_th_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th3 */
#define ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th3(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdda : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdda : INVALID_ADDRESS))))
#define ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th3_ofdm_min_gain_mismatch_pkt_rcv_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th3_ofdm_min_gain_mismatch_pkt_rcv_th_MASK(rev) (0x1f << ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th3_ofdm_min_gain_mismatch_pkt_rcv_th_SHIFT(rev))

/* Register ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th3 */
#define ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th3(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xddb : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xddb : INVALID_ADDRESS))))
#define ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th3_cck_min_gain_mismatch_pkt_rcv_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th3_cck_min_gain_mismatch_pkt_rcv_th_MASK(rev) (0x1f << ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th3_cck_min_gain_mismatch_pkt_rcv_th_SHIFT(rev))

/* Register ACPHY_PREMPT_per_pkt_en3 */
#define ACPHY_PREMPT_per_pkt_en3(rev)                                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xddc : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xddc : INVALID_ADDRESS))))
#define ACPHY_PREMPT_per_pkt_en3_clip_detect_enable_SHIFT(rev)        0
#define ACPHY_PREMPT_per_pkt_en3_clip_detect_enable_MASK(rev)         (0x1 << ACPHY_PREMPT_per_pkt_en3_clip_detect_enable_SHIFT(rev))
#define ACPHY_PREMPT_per_pkt_en3_low_power_enable_SHIFT(rev)          1
#define ACPHY_PREMPT_per_pkt_en3_low_power_enable_MASK(rev)           (0x1 << ACPHY_PREMPT_per_pkt_en3_low_power_enable_SHIFT(rev))
#define ACPHY_PREMPT_per_pkt_en3_pwr_variation_enable_SHIFT(rev)      2
#define ACPHY_PREMPT_per_pkt_en3_pwr_variation_enable_MASK(rev)       (0x1 << ACPHY_PREMPT_per_pkt_en3_pwr_variation_enable_SHIFT(rev))
#define ACPHY_PREMPT_per_pkt_en3_clip_detect_cond1_enable_SHIFT(rev)  3
#define ACPHY_PREMPT_per_pkt_en3_clip_detect_cond1_enable_MASK(rev)   (0x1 << ACPHY_PREMPT_per_pkt_en3_clip_detect_cond1_enable_SHIFT(rev))
#define ACPHY_PREMPT_per_pkt_en3_clip_detect_cond2_enable_SHIFT(rev)  4
#define ACPHY_PREMPT_per_pkt_en3_clip_detect_cond2_enable_MASK(rev)   (0x1 << ACPHY_PREMPT_per_pkt_en3_clip_detect_cond2_enable_SHIFT(rev))
#define ACPHY_PREMPT_per_pkt_en3_clip_detect_cond3_enable_SHIFT(rev)  5
#define ACPHY_PREMPT_per_pkt_en3_clip_detect_cond3_enable_MASK(rev)   (0x1 << ACPHY_PREMPT_per_pkt_en3_clip_detect_cond3_enable_SHIFT(rev))
#define ACPHY_PREMPT_per_pkt_en3_enable_abrts_during_htagc_SHIFT(rev) 6
#define ACPHY_PREMPT_per_pkt_en3_enable_abrts_during_htagc_MASK(rev)  (0x1 << ACPHY_PREMPT_per_pkt_en3_enable_abrts_during_htagc_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits3 */
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits3(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xddd : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xddd : INVALID_ADDRESS))))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits3_ofdm_nominal_clip_th_msb_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits3_ofdm_nominal_clip_th_msb_MASK(rev) (0x1 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits3_ofdm_nominal_clip_th_msb_SHIFT(rev))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits3_cck_nominal_clip_th_msb_SHIFT(rev) 1
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits3_cck_nominal_clip_th_msb_MASK(rev) (0x1 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits3_cck_nominal_clip_th_msb_SHIFT(rev))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits3_ofdm_nominal_clip_th_lsb_bits_SHIFT(rev) 2
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits3_ofdm_nominal_clip_th_lsb_bits_MASK(rev) (0x7 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits3_ofdm_nominal_clip_th_lsb_bits_SHIFT(rev))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits3_cck_nominal_clip_th_lsb_bits_SHIFT(rev) 5
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits3_cck_nominal_clip_th_lsb_bits_MASK(rev) (0x7 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits3_cck_nominal_clip_th_lsb_bits_SHIFT(rev))

/* Register ACPHY_PREMPT_with_obss_support3 */
#define ACPHY_PREMPT_with_obss_support3(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdde : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdde : INVALID_ADDRESS))))
#define ACPHY_PREMPT_with_obss_support3_muxDvgaout_SHIFT(rev)     (ACREV_GE(rev,32) ? 0 : 1)
#define ACPHY_PREMPT_with_obss_support3_muxDvgaout_MASK(rev)      (0x1 << ACPHY_PREMPT_with_obss_support3_muxDvgaout_SHIFT(rev))
#define ACPHY_PREMPT_with_obss_support3_postRxFiltMult_SHIFT(rev) 0
#define ACPHY_PREMPT_with_obss_support3_postRxFiltMult_MASK(rev)  (0x1 << ACPHY_PREMPT_with_obss_support3_postRxFiltMult_SHIFT(rev))

/* Register ACPHY_b_coef33 */
#define ACPHY_b_coef33(rev)               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0xddf : INVALID_ADDRESS))
#define ACPHY_b_coef33_b_coef3_SHIFT(rev) 0
#define ACPHY_b_coef33_b_coef3_MASK(rev)  (0x3ff << ACPHY_b_coef33_b_coef3_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_ctrl3 */
#define ACPHY_txbbpdcomp_ctrl3(rev)                                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xde0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xde0 : INVALID_ADDRESS))))
#define ACPHY_txbbpdcomp_ctrl3_txbbpdcomp_en3_SHIFT(rev)                0
#define ACPHY_txbbpdcomp_ctrl3_txbbpdcomp_en3_MASK(rev)                 (0x1 << ACPHY_txbbpdcomp_ctrl3_txbbpdcomp_en3_SHIFT(rev))
#define ACPHY_txbbpdcomp_ctrl3_txbbpdcomp_dc_comp_en3_SHIFT(rev)        1
#define ACPHY_txbbpdcomp_ctrl3_txbbpdcomp_dc_comp_en3_MASK(rev)         (0x1 << ACPHY_txbbpdcomp_ctrl3_txbbpdcomp_dc_comp_en3_SHIFT(rev))
#define ACPHY_txbbpdcomp_ctrl3_txbbpdcomp_cckcomp_en3_SHIFT(rev)        2
#define ACPHY_txbbpdcomp_ctrl3_txbbpdcomp_cckcomp_en3_MASK(rev)         (0x1 << ACPHY_txbbpdcomp_ctrl3_txbbpdcomp_cckcomp_en3_SHIFT(rev))
#define ACPHY_txbbpdcomp_ctrl3_txbbpdcomp_rfpwr_override_en3_SHIFT(rev) 3
#define ACPHY_txbbpdcomp_ctrl3_txbbpdcomp_rfpwr_override_en3_MASK(rev)  (0x1 << ACPHY_txbbpdcomp_ctrl3_txbbpdcomp_rfpwr_override_en3_SHIFT(rev))
#define ACPHY_txbbpdcomp_ctrl3_txbbpdcomp_signed_lut_en3_SHIFT(rev)     4
#define ACPHY_txbbpdcomp_ctrl3_txbbpdcomp_signed_lut_en3_MASK(rev)      (0x1 << ACPHY_txbbpdcomp_ctrl3_txbbpdcomp_signed_lut_en3_SHIFT(rev))
#define ACPHY_txbbpdcomp_ctrl3_txbbpdcomp_tbl_sz3_SHIFT(rev)            5
#define ACPHY_txbbpdcomp_ctrl3_txbbpdcomp_tbl_sz3_MASK(rev)             (0xff << ACPHY_txbbpdcomp_ctrl3_txbbpdcomp_tbl_sz3_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_tbl_idx3 */
#define ACPHY_txbbpdcomp_tbl_idx3(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xde1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xde1 : INVALID_ADDRESS))))
#define ACPHY_txbbpdcomp_tbl_idx3_txbbpdcomp_start_idx3_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_tbl_idx3_txbbpdcomp_start_idx3_MASK(rev)  (0x7f << ACPHY_txbbpdcomp_tbl_idx3_txbbpdcomp_start_idx3_SHIFT(rev))
#define ACPHY_txbbpdcomp_tbl_idx3_txbbpdcomp_stop_idx3_SHIFT(rev)  7
#define ACPHY_txbbpdcomp_tbl_idx3_txbbpdcomp_stop_idx3_MASK(rev)   (0x7f << ACPHY_txbbpdcomp_tbl_idx3_txbbpdcomp_stop_idx3_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_dc_offseti3 */
#define ACPHY_txbbpdcomp_dc_offseti3(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xde2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xde2 : INVALID_ADDRESS))))
#define ACPHY_txbbpdcomp_dc_offseti3_txbbpdcomp_dc_offseti3_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_dc_offseti3_txbbpdcomp_dc_offseti3_MASK(rev)  (0x3ff << ACPHY_txbbpdcomp_dc_offseti3_txbbpdcomp_dc_offseti3_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_dc_offsetq3 */
#define ACPHY_txbbpdcomp_dc_offsetq3(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xde3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xde3 : INVALID_ADDRESS))))
#define ACPHY_txbbpdcomp_dc_offsetq3_txbbpdcomp_dc_offsetq3_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_dc_offsetq3_txbbpdcomp_dc_offsetq3_MASK(rev)  (0x3ff << ACPHY_txbbpdcomp_dc_offsetq3_txbbpdcomp_dc_offsetq3_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_cckdc_offseti3 */
#define ACPHY_txbbpdcomp_cckdc_offseti3(rev)                                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xde4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xde4 : INVALID_ADDRESS))))
#define ACPHY_txbbpdcomp_cckdc_offseti3_txbbpdcomp_cckdc_offseti3_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_cckdc_offseti3_txbbpdcomp_cckdc_offseti3_MASK(rev)  (0x3ff << ACPHY_txbbpdcomp_cckdc_offseti3_txbbpdcomp_cckdc_offseti3_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_cckdc_offsetq3 */
#define ACPHY_txbbpdcomp_cckdc_offsetq3(rev)                                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xde5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xde5 : INVALID_ADDRESS))))
#define ACPHY_txbbpdcomp_cckdc_offsetq3_txbbpdcomp_cckdc_offsetq3_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_cckdc_offsetq3_txbbpdcomp_cckdc_offsetq3_MASK(rev)  (0x3ff << ACPHY_txbbpdcomp_cckdc_offsetq3_txbbpdcomp_cckdc_offsetq3_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_rfpwr_ctrl3 */
#define ACPHY_txbbpdcomp_rfpwr_ctrl3(rev)                                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xde6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xde6 : INVALID_ADDRESS))))
#define ACPHY_txbbpdcomp_rfpwr_ctrl3_txbbpdcomp_rfpwr_override_val3_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_rfpwr_ctrl3_txbbpdcomp_rfpwr_override_val3_MASK(rev)  (0x1ff << ACPHY_txbbpdcomp_rfpwr_ctrl3_txbbpdcomp_rfpwr_override_val3_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_scaling3 */
#define ACPHY_txbbpdcomp_scaling3(rev)                                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xde7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xde7 : INVALID_ADDRESS))))
#define ACPHY_txbbpdcomp_scaling3_txbbpdcomp_idx_scalar3_SHIFT(rev)    0
#define ACPHY_txbbpdcomp_scaling3_txbbpdcomp_idx_scalar3_MASK(rev)     (0xff << ACPHY_txbbpdcomp_scaling3_txbbpdcomp_idx_scalar3_SHIFT(rev))
#define ACPHY_txbbpdcomp_scaling3_txbbpdcomp_nfracbits_idx3_SHIFT(rev) 8
#define ACPHY_txbbpdcomp_scaling3_txbbpdcomp_nfracbits_idx3_MASK(rev)  (0x7 << ACPHY_txbbpdcomp_scaling3_txbbpdcomp_nfracbits_idx3_SHIFT(rev))
#define ACPHY_txbbpdcomp_scaling3_txbbpdcomp_nfracbits_eps3_SHIFT(rev) 11
#define ACPHY_txbbpdcomp_scaling3_txbbpdcomp_nfracbits_eps3_MASK(rev)  (0xf << ACPHY_txbbpdcomp_scaling3_txbbpdcomp_nfracbits_eps3_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_idx_offseti3 */
#define ACPHY_txbbpdcomp_idx_offseti3(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xde8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xde8 : INVALID_ADDRESS))))
#define ACPHY_txbbpdcomp_idx_offseti3_txbbpdcomp_idx_offseti3_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_idx_offseti3_txbbpdcomp_idx_offseti3_MASK(rev)  (0xff << ACPHY_txbbpdcomp_idx_offseti3_txbbpdcomp_idx_offseti3_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_idx_offsetq3 */
#define ACPHY_txbbpdcomp_idx_offsetq3(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xde9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xde9 : INVALID_ADDRESS))))
#define ACPHY_txbbpdcomp_idx_offsetq3_txbbpdcomp_idx_offsetq3_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_idx_offsetq3_txbbpdcomp_idx_offsetq3_MASK(rev)  (0xff << ACPHY_txbbpdcomp_idx_offsetq3_txbbpdcomp_idx_offsetq3_SHIFT(rev))

/* Register ACPHY_txbbpdcomp_idx_offset23 */
#define ACPHY_txbbpdcomp_idx_offset23(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdea : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdea : INVALID_ADDRESS))))
#define ACPHY_txbbpdcomp_idx_offset23_txbbpdcomp_idx_offset23_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_idx_offset23_txbbpdcomp_idx_offset23_MASK(rev)  (0xff << ACPHY_txbbpdcomp_idx_offset23_txbbpdcomp_idx_offset23_SHIFT(rev))

/* Register ACPHY_txfdss_ctrl3 */
#define ACPHY_txfdss_ctrl3(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdf0 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdf0 : INVALID_ADDRESS))))
#define ACPHY_txfdss_ctrl3_txfdss_enable3_SHIFT(rev)        0
#define ACPHY_txfdss_ctrl3_txfdss_enable3_MASK(rev)         (0x1 << ACPHY_txfdss_ctrl3_txfdss_enable3_SHIFT(rev))
#define ACPHY_txfdss_ctrl3_txfdss_interp_enable3_SHIFT(rev) 1
#define ACPHY_txfdss_ctrl3_txfdss_interp_enable3_MASK(rev)  (0x1 << ACPHY_txfdss_ctrl3_txfdss_interp_enable3_SHIFT(rev))

/* Register ACPHY_txfdss_cfgtbl3 */
#define ACPHY_txfdss_cfgtbl3(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdf1 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdf1 : INVALID_ADDRESS))))
#define ACPHY_txfdss_cfgtbl3_txfdss_num_20M_tbl3_SHIFT(rev) 0
#define ACPHY_txfdss_cfgtbl3_txfdss_num_20M_tbl3_MASK(rev)  (0x1f << ACPHY_txfdss_cfgtbl3_txfdss_num_20M_tbl3_SHIFT(rev))
#define ACPHY_txfdss_cfgtbl3_txfdss_num_40M_tbl3_SHIFT(rev) 5
#define ACPHY_txfdss_cfgtbl3_txfdss_num_40M_tbl3_MASK(rev)  (0x1f << ACPHY_txfdss_cfgtbl3_txfdss_num_40M_tbl3_SHIFT(rev))

/* Register ACPHY_txfdss_cfgbrkpt0_3 */
#define ACPHY_txfdss_cfgbrkpt0_3(rev)                                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdf2 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdf2 : INVALID_ADDRESS))))
#define ACPHY_txfdss_cfgbrkpt0_3_txfdss_num_20M_breakpoints3_SHIFT(rev) 0
#define ACPHY_txfdss_cfgbrkpt0_3_txfdss_num_20M_breakpoints3_MASK(rev)  (0x7f << ACPHY_txfdss_cfgbrkpt0_3_txfdss_num_20M_breakpoints3_SHIFT(rev))
#define ACPHY_txfdss_cfgbrkpt0_3_txfdss_num_40M_breakpoints3_SHIFT(rev) 7
#define ACPHY_txfdss_cfgbrkpt0_3_txfdss_num_40M_breakpoints3_MASK(rev)  (0x7f << ACPHY_txfdss_cfgbrkpt0_3_txfdss_num_40M_breakpoints3_SHIFT(rev))

/* Register ACPHY_txfdss_cfgbrkpt1_3 */
#define ACPHY_txfdss_cfgbrkpt1_3(rev)                                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdf3 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdf3 : INVALID_ADDRESS))))
#define ACPHY_txfdss_cfgbrkpt1_3_txfdss_num_80M_breakpoints3_SHIFT(rev) 0
#define ACPHY_txfdss_cfgbrkpt1_3_txfdss_num_80M_breakpoints3_MASK(rev)  (0x7f << ACPHY_txfdss_cfgbrkpt1_3_txfdss_num_80M_breakpoints3_SHIFT(rev))

/* Register ACPHY_txfdss_scaleadj_en_3 */
#define ACPHY_txfdss_scaleadj_en_3(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdf4 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdf4 : INVALID_ADDRESS))))
#define ACPHY_txfdss_scaleadj_en_3_txfdss_scale_adj_enable3_SHIFT(rev) 0
#define ACPHY_txfdss_scaleadj_en_3_txfdss_scale_adj_enable3_MASK(rev)  (0x7 << ACPHY_txfdss_scaleadj_en_3_txfdss_scale_adj_enable3_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w12_value3 */
#define ACPHY_ACI_Detect_s_w12_value3(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdf5 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdf5 : INVALID_ADDRESS))))
#define ACPHY_ACI_Detect_s_w12_value3_s_w12_value_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w12_value3_s_w12_value_MASK(rev)  (0x7ff << ACPHY_ACI_Detect_s_w12_value3_s_w12_value_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w12_block_acc3 */
#define ACPHY_ACI_Detect_s_w12_block_acc3(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdf6 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdf6 : INVALID_ADDRESS))))
#define ACPHY_ACI_Detect_s_w12_block_acc3_s_w12_block_acc_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w12_block_acc3_s_w12_block_acc_MASK(rev)  (0x7fff << ACPHY_ACI_Detect_s_w12_block_acc3_s_w12_block_acc_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w12_window_acc3_lo */
#define ACPHY_ACI_Detect_s_w12_window_acc3_lo(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdf7 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdf7 : INVALID_ADDRESS))))
#define ACPHY_ACI_Detect_s_w12_window_acc3_lo_s_w12_window_acc_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w12_window_acc3_lo_s_w12_window_acc_lo_MASK(rev)  (0xffff << ACPHY_ACI_Detect_s_w12_window_acc3_lo_s_w12_window_acc_lo_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w12_window_acc3_hi */
#define ACPHY_ACI_Detect_s_w12_window_acc3_hi(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdf8 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdf8 : INVALID_ADDRESS))))
#define ACPHY_ACI_Detect_s_w12_window_acc3_hi_s_w12_window_acc_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w12_window_acc3_hi_s_w12_window_acc_hi_MASK(rev)  (0x7 << ACPHY_ACI_Detect_s_w12_window_acc3_hi_s_w12_window_acc_hi_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_detected_ctr_w123 */
#define ACPHY_ACI_Detect_aci_detected_ctr_w123(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdf9 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdf9 : INVALID_ADDRESS))))
#define ACPHY_ACI_Detect_aci_detected_ctr_w123_aci_detected_ctr_w12_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_detected_ctr_w123_aci_detected_ctr_w12_MASK(rev)  (0xffff << ACPHY_ACI_Detect_aci_detected_ctr_w123_aci_detected_ctr_w12_SHIFT(rev))

/* Register ACPHY_ACI_Detect_sw_aci_detected_ctr_w123 */
#define ACPHY_ACI_Detect_sw_aci_detected_ctr_w123(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdfa : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdfa : INVALID_ADDRESS))))
#define ACPHY_ACI_Detect_sw_aci_detected_ctr_w123_sw_aci_detected_ctr_w12_SHIFT(rev) 0
#define ACPHY_ACI_Detect_sw_aci_detected_ctr_w123_sw_aci_detected_ctr_w12_MASK(rev) (0xffff << ACPHY_ACI_Detect_sw_aci_detected_ctr_w123_sw_aci_detected_ctr_w12_SHIFT(rev))

/* Register ACPHY_dccal_control_263 */
#define ACPHY_dccal_control_263(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdfb : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdfb : INVALID_ADDRESS))))
#define ACPHY_dccal_control_263_idacc_done_init_0_SHIFT(rev) 0
#define ACPHY_dccal_control_263_idacc_done_init_0_MASK(rev)  (0xffff << ACPHY_dccal_control_263_idacc_done_init_0_SHIFT(rev))

/* Register ACPHY_dccal_control_273 */
#define ACPHY_dccal_control_273(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdfc : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdfc : INVALID_ADDRESS))))
#define ACPHY_dccal_control_273_idacc_done_init_1_SHIFT(rev) 0
#define ACPHY_dccal_control_273_idacc_done_init_1_MASK(rev)  (0xff << ACPHY_dccal_control_273_idacc_done_init_1_SHIFT(rev))

/* Register ACPHY_dccal_control_283 */
#define ACPHY_dccal_control_283(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdfd : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdfd : INVALID_ADDRESS))))
#define ACPHY_dccal_control_283_idac_out_of_range_i_1_SHIFT(rev) 0
#define ACPHY_dccal_control_283_idac_out_of_range_i_1_MASK(rev)  (0xff << ACPHY_dccal_control_283_idac_out_of_range_i_1_SHIFT(rev))
#define ACPHY_dccal_control_283_idac_out_of_range_q_1_SHIFT(rev) 8
#define ACPHY_dccal_control_283_idac_out_of_range_q_1_MASK(rev)  (0xff << ACPHY_dccal_control_283_idac_out_of_range_q_1_SHIFT(rev))

/* Register ACPHY_dccal_control_243 */
#define ACPHY_dccal_control_243(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdfe : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdfe : INVALID_ADDRESS))))
#define ACPHY_dccal_control_243_idac_out_of_range_i_0_SHIFT(rev) 0
#define ACPHY_dccal_control_243_idac_out_of_range_i_0_MASK(rev)  (0xffff << ACPHY_dccal_control_243_idac_out_of_range_i_0_SHIFT(rev))

/* Register ACPHY_dccal_control_253 */
#define ACPHY_dccal_control_253(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdff : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdff : INVALID_ADDRESS))))
#define ACPHY_dccal_control_253_idac_out_of_range_q_0_SHIFT(rev) 0
#define ACPHY_dccal_control_253_idac_out_of_range_q_0_MASK(rev)  (0xffff << ACPHY_dccal_control_253_idac_out_of_range_q_0_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_91 */
#define ACPHY_wbcal_ctl_91(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18d9 : (ACREV_GE(rev,32) ? 0x819 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x819 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_91_wbcal_IIR_A1_1_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_91_wbcal_IIR_A1_1_MASK(rev)   (0x7ff << ACPHY_wbcal_ctl_91_wbcal_IIR_A1_1_SHIFT(rev))
#define ACPHY_wbcal_ctl_91_wbcal_IIR_A1_11_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_91_wbcal_IIR_A1_11_MASK(rev)  (0x7ff << ACPHY_wbcal_ctl_91_wbcal_IIR_A1_11_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_A1 */
#define ACPHY_wbcal_ctl_A1(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18da : (ACREV_GE(rev,32) ? 0x81a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x81a : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_A1_wbcal_IIR_A1_2_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_A1_wbcal_IIR_A1_2_MASK(rev)   (0x7ff << ACPHY_wbcal_ctl_A1_wbcal_IIR_A1_2_SHIFT(rev))
#define ACPHY_wbcal_ctl_A1_wbcal_IIR_A1_21_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_A1_wbcal_IIR_A1_21_MASK(rev)  (0x7ff << ACPHY_wbcal_ctl_A1_wbcal_IIR_A1_21_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_B1 */
#define ACPHY_wbcal_ctl_B1(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18db : (ACREV_GE(rev,32) ? 0x81b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x81b : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_B1_wbcal_IIR_A2_1_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_B1_wbcal_IIR_A2_1_MASK(rev)   (0x7ff << ACPHY_wbcal_ctl_B1_wbcal_IIR_A2_1_SHIFT(rev))
#define ACPHY_wbcal_ctl_B1_wbcal_IIR_A2_11_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_B1_wbcal_IIR_A2_11_MASK(rev)  (0x7ff << ACPHY_wbcal_ctl_B1_wbcal_IIR_A2_11_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_C1 */
#define ACPHY_wbcal_ctl_C1(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18dc : (ACREV_GE(rev,32) ? 0x81c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x81c : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_C1_wbcal_IIR_A2_2_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_C1_wbcal_IIR_A2_2_MASK(rev)   (0x7ff << ACPHY_wbcal_ctl_C1_wbcal_IIR_A2_2_SHIFT(rev))
#define ACPHY_wbcal_ctl_C1_wbcal_IIR_A2_21_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_C1_wbcal_IIR_A2_21_MASK(rev)  (0x7ff << ACPHY_wbcal_ctl_C1_wbcal_IIR_A2_21_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_D1 */
#define ACPHY_wbcal_ctl_D1(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x18dd : (ACREV_GE(rev,32) ? 0x81d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x81d : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_D1_wbcal_IIR_SCALE_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_D1_wbcal_IIR_SCALE_MASK(rev)   (0x3fff << ACPHY_wbcal_ctl_D1_wbcal_IIR_SCALE_SHIFT(rev))
#define ACPHY_wbcal_ctl_D1_wbcal_IIR_SCALE1_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_D1_wbcal_IIR_SCALE1_MASK(rev)  (0x3fff << ACPHY_wbcal_ctl_D1_wbcal_IIR_SCALE1_SHIFT(rev))

/* Register ACPHY_ScramSigCtrlinitvalue2 */
#define ACPHY_ScramSigCtrlinitvalue2(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1a2c : (ACREV_GE(rev,32) ? 0xa28 : INVALID_ADDRESS)))
#define ACPHY_ScramSigCtrlinitvalue2_initStateValue_SHIFT(rev) 0
#define ACPHY_ScramSigCtrlinitvalue2_initStateValue_MASK(rev)  (0x7f << ACPHY_ScramSigCtrlinitvalue2_initStateValue_SHIFT(rev))

/* Register ACPHY_papdEpsilonTable2 */
#define ACPHY_papdEpsilonTable2(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1a30 : INVALID_ADDRESS))
#define ACPHY_papdEpsilonTable2_mem_access_sel_SHIFT(rev)       0
#define ACPHY_papdEpsilonTable2_mem_access_sel_MASK(rev)        (0x1 << ACPHY_papdEpsilonTable2_mem_access_sel_SHIFT(rev))
#define ACPHY_papdEpsilonTable2_auto_switch2_ihrpClk_SHIFT(rev) 1
#define ACPHY_papdEpsilonTable2_auto_switch2_ihrpClk_MASK(rev)  (0x1 << ACPHY_papdEpsilonTable2_auto_switch2_ihrpClk_SHIFT(rev))
#define ACPHY_papdEpsilonTable2_two_tables_read_sel_SHIFT(rev)  2
#define ACPHY_papdEpsilonTable2_two_tables_read_sel_MASK(rev)   (0x1 << ACPHY_papdEpsilonTable2_two_tables_read_sel_SHIFT(rev))
#define ACPHY_papdEpsilonTable2_force_tblclk_on_SHIFT(rev)      3
#define ACPHY_papdEpsilonTable2_force_tblclk_on_MASK(rev)       (0x1 << ACPHY_papdEpsilonTable2_force_tblclk_on_SHIFT(rev))
#define ACPHY_papdEpsilonTable2_force_tblclk_off_SHIFT(rev)     4
#define ACPHY_papdEpsilonTable2_force_tblclk_off_MASK(rev)      (0x1 << ACPHY_papdEpsilonTable2_force_tblclk_off_SHIFT(rev))
#define ACPHY_papdEpsilonTable2_no_dynamic_gated_SHIFT(rev)     5
#define ACPHY_papdEpsilonTable2_no_dynamic_gated_MASK(rev)      (0x1 << ACPHY_papdEpsilonTable2_no_dynamic_gated_SHIFT(rev))

/* Register ACPHY_RxSdFeConfig2_path2 */
#define ACPHY_RxSdFeConfig2_path2(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a36 : INVALID_ADDRESS))
#define ACPHY_RxSdFeConfig2_path2_fcw_value_lo_SHIFT(rev) 0
#define ACPHY_RxSdFeConfig2_path2_fcw_value_lo_MASK(rev)  (0xffff << ACPHY_RxSdFeConfig2_path2_fcw_value_lo_SHIFT(rev))

/* Register ACPHY_RxSdFeConfig3_path2 */
#define ACPHY_RxSdFeConfig3_path2(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a37 : INVALID_ADDRESS))
#define ACPHY_RxSdFeConfig3_path2_fcw_value_hi_SHIFT(rev)            0
#define ACPHY_RxSdFeConfig3_path2_fcw_value_hi_MASK(rev)             (0x3ff << ACPHY_RxSdFeConfig3_path2_fcw_value_hi_SHIFT(rev))
#define ACPHY_RxSdFeConfig3_path2_rx_farow_scale_80_value_SHIFT(rev) 10
#define ACPHY_RxSdFeConfig3_path2_rx_farow_scale_80_value_MASK(rev)  (0xf << ACPHY_RxSdFeConfig3_path2_rx_farow_scale_80_value_SHIFT(rev))
#define ACPHY_RxSdFeConfig3_path2_fast_ADC_en_SHIFT(rev)             14
#define ACPHY_RxSdFeConfig3_path2_fast_ADC_en_MASK(rev)              (0x1 << ACPHY_RxSdFeConfig3_path2_fast_ADC_en_SHIFT(rev))

/* Register ACPHY_lesiInputScaling0_2 */
#define ACPHY_lesiInputScaling0_2(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1a40 : INVALID_ADDRESS))
#define ACPHY_lesiInputScaling0_2_inpScalingFactor_0_SHIFT(rev) 0
#define ACPHY_lesiInputScaling0_2_inpScalingFactor_0_MASK(rev)  (0xff << ACPHY_lesiInputScaling0_2_inpScalingFactor_0_SHIFT(rev))
#define ACPHY_lesiInputScaling0_2_inpScalingExp_0_SHIFT(rev)    8
#define ACPHY_lesiInputScaling0_2_inpScalingExp_0_MASK(rev)     (0xf << ACPHY_lesiInputScaling0_2_inpScalingExp_0_SHIFT(rev))

/* Register ACPHY_LowPowerRegimeControlUpperThreshold2 */
#define ACPHY_LowPowerRegimeControlUpperThreshold2(rev)              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a41 : INVALID_ADDRESS))
#define ACPHY_LowPowerRegimeControlUpperThreshold2_UpThre_SHIFT(rev) 0
#define ACPHY_LowPowerRegimeControlUpperThreshold2_UpThre_MASK(rev)  (0x1ff << ACPHY_LowPowerRegimeControlUpperThreshold2_UpThre_SHIFT(rev))

/* Register ACPHY_LowPowerRegimeControlLowerThreshold2 */
#define ACPHY_LowPowerRegimeControlLowerThreshold2(rev)               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a42 : INVALID_ADDRESS))
#define ACPHY_LowPowerRegimeControlLowerThreshold2_LowThre_SHIFT(rev) 0
#define ACPHY_LowPowerRegimeControlLowerThreshold2_LowThre_MASK(rev)  (0x1ff << ACPHY_LowPowerRegimeControlLowerThreshold2_LowThre_SHIFT(rev))

/* Register ACPHY_lesiFstrClassifierEqualizationFactor0_2 */
#define ACPHY_lesiFstrClassifierEqualizationFactor0_2(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a43 : INVALID_ADDRESS))
#define ACPHY_lesiFstrClassifierEqualizationFactor0_2_subBand0Factor_SHIFT(rev) 0
#define ACPHY_lesiFstrClassifierEqualizationFactor0_2_subBand0Factor_MASK(rev) (0xff << ACPHY_lesiFstrClassifierEqualizationFactor0_2_subBand0Factor_SHIFT(rev))
#define ACPHY_lesiFstrClassifierEqualizationFactor0_2_subBand1Factor_SHIFT(rev) 8
#define ACPHY_lesiFstrClassifierEqualizationFactor0_2_subBand1Factor_MASK(rev) (0xff << ACPHY_lesiFstrClassifierEqualizationFactor0_2_subBand1Factor_SHIFT(rev))

/* Register ACPHY_lesiFstrClassifierEqualizationFactor1_2 */
#define ACPHY_lesiFstrClassifierEqualizationFactor1_2(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a44 : INVALID_ADDRESS))
#define ACPHY_lesiFstrClassifierEqualizationFactor1_2_subBand2Factor_SHIFT(rev) 0
#define ACPHY_lesiFstrClassifierEqualizationFactor1_2_subBand2Factor_MASK(rev) (0xff << ACPHY_lesiFstrClassifierEqualizationFactor1_2_subBand2Factor_SHIFT(rev))
#define ACPHY_lesiFstrClassifierEqualizationFactor1_2_subBand3Factor_SHIFT(rev) 8
#define ACPHY_lesiFstrClassifierEqualizationFactor1_2_subBand3Factor_MASK(rev) (0xff << ACPHY_lesiFstrClassifierEqualizationFactor1_2_subBand3Factor_SHIFT(rev))

/* Register ACPHY_LesiFstrFdNoisePower2 */
#define ACPHY_LesiFstrFdNoisePower2(rev)               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a45 : INVALID_ADDRESS))
#define ACPHY_LesiFstrFdNoisePower2_noi_pow_SHIFT(rev) 0
#define ACPHY_LesiFstrFdNoisePower2_noi_pow_MASK(rev)  (0x1fff << ACPHY_LesiFstrFdNoisePower2_noi_pow_SHIFT(rev))

/* Register ACPHY_lesiInputScaling1_2 */
#define ACPHY_lesiInputScaling1_2(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1a46 : INVALID_ADDRESS))
#define ACPHY_lesiInputScaling1_2_inpScalingFactor_1_SHIFT(rev) 0
#define ACPHY_lesiInputScaling1_2_inpScalingFactor_1_MASK(rev)  (0xff << ACPHY_lesiInputScaling1_2_inpScalingFactor_1_SHIFT(rev))
#define ACPHY_lesiInputScaling1_2_inpScalingExp_1_SHIFT(rev)    8
#define ACPHY_lesiInputScaling1_2_inpScalingExp_1_MASK(rev)     (0xf << ACPHY_lesiInputScaling1_2_inpScalingExp_1_SHIFT(rev))

/* Register ACPHY_lesiInputScaling2_2 */
#define ACPHY_lesiInputScaling2_2(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1a47 : INVALID_ADDRESS))
#define ACPHY_lesiInputScaling2_2_inpScalingFactor_2_SHIFT(rev) 0
#define ACPHY_lesiInputScaling2_2_inpScalingFactor_2_MASK(rev)  (0xff << ACPHY_lesiInputScaling2_2_inpScalingFactor_2_SHIFT(rev))
#define ACPHY_lesiInputScaling2_2_inpScalingExp_2_SHIFT(rev)    8
#define ACPHY_lesiInputScaling2_2_inpScalingExp_2_MASK(rev)     (0xf << ACPHY_lesiInputScaling2_2_inpScalingExp_2_SHIFT(rev))

/* Register ACPHY_lesiInputScaling3_2 */
#define ACPHY_lesiInputScaling3_2(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1a48 : INVALID_ADDRESS))
#define ACPHY_lesiInputScaling3_2_inpScalingFactor_3_SHIFT(rev) 0
#define ACPHY_lesiInputScaling3_2_inpScalingFactor_3_MASK(rev)  (0xff << ACPHY_lesiInputScaling3_2_inpScalingFactor_3_SHIFT(rev))
#define ACPHY_lesiInputScaling3_2_inpScalingExp_3_SHIFT(rev)    8
#define ACPHY_lesiInputScaling3_2_inpScalingExp_3_MASK(rev)     (0xf << ACPHY_lesiInputScaling3_2_inpScalingExp_3_SHIFT(rev))

/* Register ACPHY_obss_st_backoff_dBm_reg12 */
#define ACPHY_obss_st_backoff_dBm_reg12(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1a50 : INVALID_ADDRESS))
#define ACPHY_obss_st_backoff_dBm_reg12_obss_st_backoff_dBm_SHIFT(rev) 0
#define ACPHY_obss_st_backoff_dBm_reg12_obss_st_backoff_dBm_MASK(rev)  (0xff << ACPHY_obss_st_backoff_dBm_reg12_obss_st_backoff_dBm_SHIFT(rev))

/* Register ACPHY_obss_st_backoff_dBm_reg22 */
#define ACPHY_obss_st_backoff_dBm_reg22(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1a51 : INVALID_ADDRESS))
#define ACPHY_obss_st_backoff_dBm_reg22_obss_st_backoff_dBm_aci_SHIFT(rev) 0
#define ACPHY_obss_st_backoff_dBm_reg22_obss_st_backoff_dBm_aci_MASK(rev)  (0xff << ACPHY_obss_st_backoff_dBm_reg22_obss_st_backoff_dBm_aci_SHIFT(rev))

/* Register ACPHY_crsacidetectThreshl2 */
#define ACPHY_crsacidetectThreshl2(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a60 : INVALID_ADDRESS))
#define ACPHY_crsacidetectThreshl2_acidetectThresh_SHIFT(rev) 0
#define ACPHY_crsacidetectThreshl2_acidetectThresh_MASK(rev)  (0xffff << ACPHY_crsacidetectThreshl2_acidetectThresh_SHIFT(rev))

/* Register ACPHY_crsacidetectThreshu2 */
#define ACPHY_crsacidetectThreshu2(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a61 : INVALID_ADDRESS))
#define ACPHY_crsacidetectThreshu2_acidetectThresh_SHIFT(rev) 0
#define ACPHY_crsacidetectThreshu2_acidetectThresh_MASK(rev)  (0xffff << ACPHY_crsacidetectThreshu2_acidetectThresh_SHIFT(rev))

/* Register ACPHY_crsacidetectThreshlSub12 */
#define ACPHY_crsacidetectThreshlSub12(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a62 : INVALID_ADDRESS))
#define ACPHY_crsacidetectThreshlSub12_acidetectThresh_SHIFT(rev) 0
#define ACPHY_crsacidetectThreshlSub12_acidetectThresh_MASK(rev)  (0xffff << ACPHY_crsacidetectThreshlSub12_acidetectThresh_SHIFT(rev))

/* Register ACPHY_crsacidetectThreshuSub12 */
#define ACPHY_crsacidetectThreshuSub12(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a63 : INVALID_ADDRESS))
#define ACPHY_crsacidetectThreshuSub12_acidetectThresh_SHIFT(rev) 0
#define ACPHY_crsacidetectThreshuSub12_acidetectThresh_MASK(rev)  (0xffff << ACPHY_crsacidetectThreshuSub12_acidetectThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold1l2 */
#define ACPHY_crsThreshold1l2(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a64 : INVALID_ADDRESS))
#define ACPHY_crsThreshold1l2_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1l2_autoThresh_MASK(rev)   (0xff << ACPHY_crsThreshold1l2_autoThresh_SHIFT(rev))
#define ACPHY_crsThreshold1l2_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1l2_autoThresh2_MASK(rev)  (0xff << ACPHY_crsThreshold1l2_autoThresh2_SHIFT(rev))

/* Register ACPHY_crsThreshold1u2 */
#define ACPHY_crsThreshold1u2(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a65 : INVALID_ADDRESS))
#define ACPHY_crsThreshold1u2_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1u2_autoThresh_MASK(rev)   (0xff << ACPHY_crsThreshold1u2_autoThresh_SHIFT(rev))
#define ACPHY_crsThreshold1u2_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1u2_autoThresh2_MASK(rev)  (0xff << ACPHY_crsThreshold1u2_autoThresh2_SHIFT(rev))

/* Register ACPHY_crsThreshold1lsub12 */
#define ACPHY_crsThreshold1lsub12(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a66 : INVALID_ADDRESS))
#define ACPHY_crsThreshold1lsub12_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1lsub12_autoThresh_MASK(rev)   (0xff << ACPHY_crsThreshold1lsub12_autoThresh_SHIFT(rev))
#define ACPHY_crsThreshold1lsub12_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1lsub12_autoThresh2_MASK(rev)  (0xff << ACPHY_crsThreshold1lsub12_autoThresh2_SHIFT(rev))

/* Register ACPHY_crsThreshold1usub12 */
#define ACPHY_crsThreshold1usub12(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a67 : INVALID_ADDRESS))
#define ACPHY_crsThreshold1usub12_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1usub12_autoThresh_MASK(rev)   (0xff << ACPHY_crsThreshold1usub12_autoThresh_SHIFT(rev))
#define ACPHY_crsThreshold1usub12_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1usub12_autoThresh2_MASK(rev)  (0xff << ACPHY_crsThreshold1usub12_autoThresh2_SHIFT(rev))

/* Register ACPHY_crsThreshold2l2 */
#define ACPHY_crsThreshold2l2(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a68 : INVALID_ADDRESS))
#define ACPHY_crsThreshold2l2_peakThresh_SHIFT(rev)     0
#define ACPHY_crsThreshold2l2_peakThresh_MASK(rev)      (0xff << ACPHY_crsThreshold2l2_peakThresh_SHIFT(rev))
#define ACPHY_crsThreshold2l2_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold2l2_peakDiffThresh_MASK(rev)  (0xff << ACPHY_crsThreshold2l2_peakDiffThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold2u2 */
#define ACPHY_crsThreshold2u2(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a69 : INVALID_ADDRESS))
#define ACPHY_crsThreshold2u2_peakThresh_SHIFT(rev)     0
#define ACPHY_crsThreshold2u2_peakThresh_MASK(rev)      (0xff << ACPHY_crsThreshold2u2_peakThresh_SHIFT(rev))
#define ACPHY_crsThreshold2u2_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold2u2_peakDiffThresh_MASK(rev)  (0xff << ACPHY_crsThreshold2u2_peakDiffThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold2lSub12 */
#define ACPHY_crsThreshold2lSub12(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a6a : INVALID_ADDRESS))
#define ACPHY_crsThreshold2lSub12_peakThresh_SHIFT(rev)     0
#define ACPHY_crsThreshold2lSub12_peakThresh_MASK(rev)      (0xff << ACPHY_crsThreshold2lSub12_peakThresh_SHIFT(rev))
#define ACPHY_crsThreshold2lSub12_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold2lSub12_peakDiffThresh_MASK(rev)  (0xff << ACPHY_crsThreshold2lSub12_peakDiffThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold2uSub12 */
#define ACPHY_crsThreshold2uSub12(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a6b : INVALID_ADDRESS))
#define ACPHY_crsThreshold2uSub12_peakThresh_SHIFT(rev)     0
#define ACPHY_crsThreshold2uSub12_peakThresh_MASK(rev)      (0xff << ACPHY_crsThreshold2uSub12_peakThresh_SHIFT(rev))
#define ACPHY_crsThreshold2uSub12_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold2uSub12_peakDiffThresh_MASK(rev)  (0xff << ACPHY_crsThreshold2uSub12_peakDiffThresh_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold2l2 */
#define ACPHY_crshighpowThreshold2l2(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a6c : INVALID_ADDRESS))
#define ACPHY_crshighpowThreshold2l2_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_crshighpowThreshold2l2_highpowpeakThresh_MASK(rev)      (0xff << ACPHY_crshighpowThreshold2l2_highpowpeakThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold2l2_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_crshighpowThreshold2l2_highpowpeakDiffThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold2l2_highpowpeakDiffThresh_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold2u2 */
#define ACPHY_crshighpowThreshold2u2(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a6d : INVALID_ADDRESS))
#define ACPHY_crshighpowThreshold2u2_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_crshighpowThreshold2u2_highpowpeakThresh_MASK(rev)      (0xff << ACPHY_crshighpowThreshold2u2_highpowpeakThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold2u2_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_crshighpowThreshold2u2_highpowpeakDiffThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold2u2_highpowpeakDiffThresh_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold2lSub12 */
#define ACPHY_crshighpowThreshold2lSub12(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a6e : INVALID_ADDRESS))
#define ACPHY_crshighpowThreshold2lSub12_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_crshighpowThreshold2lSub12_highpowpeakThresh_MASK(rev)      (0xff << ACPHY_crshighpowThreshold2lSub12_highpowpeakThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold2lSub12_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_crshighpowThreshold2lSub12_highpowpeakDiffThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold2lSub12_highpowpeakDiffThresh_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold2uSub12 */
#define ACPHY_crshighpowThreshold2uSub12(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a6f : INVALID_ADDRESS))
#define ACPHY_crshighpowThreshold2uSub12_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_crshighpowThreshold2uSub12_highpowpeakThresh_MASK(rev)      (0xff << ACPHY_crshighpowThreshold2uSub12_highpowpeakThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold2uSub12_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_crshighpowThreshold2uSub12_highpowpeakDiffThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold2uSub12_highpowpeakDiffThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold3l2 */
#define ACPHY_crsThreshold3l2(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a70 : INVALID_ADDRESS))
#define ACPHY_crsThreshold3l2_peakValThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold3l2_peakValThresh_MASK(rev)  (0xff << ACPHY_crsThreshold3l2_peakValThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold3u2 */
#define ACPHY_crsThreshold3u2(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a71 : INVALID_ADDRESS))
#define ACPHY_crsThreshold3u2_peakValThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold3u2_peakValThresh_MASK(rev)  (0xff << ACPHY_crsThreshold3u2_peakValThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold3lSub12 */
#define ACPHY_crsThreshold3lSub12(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a72 : INVALID_ADDRESS))
#define ACPHY_crsThreshold3lSub12_peakValThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold3lSub12_peakValThresh_MASK(rev)  (0xff << ACPHY_crsThreshold3lSub12_peakValThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold3uSub12 */
#define ACPHY_crsThreshold3uSub12(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a73 : INVALID_ADDRESS))
#define ACPHY_crsThreshold3uSub12_peakValThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold3uSub12_peakValThresh_MASK(rev)  (0xff << ACPHY_crsThreshold3uSub12_peakValThresh_SHIFT(rev))

/* Register ACPHY_crshighlowpowThresholdl2 */
#define ACPHY_crshighlowpowThresholdl2(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a74 : INVALID_ADDRESS))
#define ACPHY_crshighlowpowThresholdl2_high2lowpowThresh_SHIFT(rev) 0
#define ACPHY_crshighlowpowThresholdl2_high2lowpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdl2_high2lowpowThresh_SHIFT(rev))
#define ACPHY_crshighlowpowThresholdl2_low2highpowThresh_SHIFT(rev) 8
#define ACPHY_crshighlowpowThresholdl2_low2highpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdl2_low2highpowThresh_SHIFT(rev))

/* Register ACPHY_crshighlowpowThresholdu2 */
#define ACPHY_crshighlowpowThresholdu2(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a75 : INVALID_ADDRESS))
#define ACPHY_crshighlowpowThresholdu2_high2lowpowThresh_SHIFT(rev) 0
#define ACPHY_crshighlowpowThresholdu2_high2lowpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdu2_high2lowpowThresh_SHIFT(rev))
#define ACPHY_crshighlowpowThresholdu2_low2highpowThresh_SHIFT(rev) 8
#define ACPHY_crshighlowpowThresholdu2_low2highpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdu2_low2highpowThresh_SHIFT(rev))

/* Register ACPHY_crshighlowpowThresholdlSub12 */
#define ACPHY_crshighlowpowThresholdlSub12(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a76 : INVALID_ADDRESS))
#define ACPHY_crshighlowpowThresholdlSub12_high2lowpowThresh_SHIFT(rev) 0
#define ACPHY_crshighlowpowThresholdlSub12_high2lowpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdlSub12_high2lowpowThresh_SHIFT(rev))
#define ACPHY_crshighlowpowThresholdlSub12_low2highpowThresh_SHIFT(rev) 8
#define ACPHY_crshighlowpowThresholdlSub12_low2highpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdlSub12_low2highpowThresh_SHIFT(rev))

/* Register ACPHY_crshighlowpowThresholduSub12 */
#define ACPHY_crshighlowpowThresholduSub12(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a77 : INVALID_ADDRESS))
#define ACPHY_crshighlowpowThresholduSub12_high2lowpowThresh_SHIFT(rev) 0
#define ACPHY_crshighlowpowThresholduSub12_high2lowpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholduSub12_high2lowpowThresh_SHIFT(rev))
#define ACPHY_crshighlowpowThresholduSub12_low2highpowThresh_SHIFT(rev) 8
#define ACPHY_crshighlowpowThresholduSub12_low2highpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholduSub12_low2highpowThresh_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold1l2 */
#define ACPHY_crshighpowThreshold1l2(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a78 : INVALID_ADDRESS))
#define ACPHY_crshighpowThreshold1l2_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_crshighpowThreshold1l2_highpowpeakValThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold1l2_highpowpeakValThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold1l2_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_crshighpowThreshold1l2_highpowautoThresh2_MASK(rev)    (0xff << ACPHY_crshighpowThreshold1l2_highpowautoThresh2_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold1u2 */
#define ACPHY_crshighpowThreshold1u2(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a79 : INVALID_ADDRESS))
#define ACPHY_crshighpowThreshold1u2_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_crshighpowThreshold1u2_highpowpeakValThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold1u2_highpowpeakValThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold1u2_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_crshighpowThreshold1u2_highpowautoThresh2_MASK(rev)    (0xff << ACPHY_crshighpowThreshold1u2_highpowautoThresh2_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold1lSub12 */
#define ACPHY_crshighpowThreshold1lSub12(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a7a : INVALID_ADDRESS))
#define ACPHY_crshighpowThreshold1lSub12_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_crshighpowThreshold1lSub12_highpowpeakValThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold1lSub12_highpowpeakValThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold1lSub12_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_crshighpowThreshold1lSub12_highpowautoThresh2_MASK(rev)    (0xff << ACPHY_crshighpowThreshold1lSub12_highpowautoThresh2_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold1uSub12 */
#define ACPHY_crshighpowThreshold1uSub12(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a7b : INVALID_ADDRESS))
#define ACPHY_crshighpowThreshold1uSub12_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_crshighpowThreshold1uSub12_highpowpeakValThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold1uSub12_highpowpeakValThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold1uSub12_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_crshighpowThreshold1uSub12_highpowautoThresh2_MASK(rev)    (0xff << ACPHY_crshighpowThreshold1uSub12_highpowautoThresh2_SHIFT(rev))

/* Register ACPHY_crsControll2 */
#define ACPHY_crsControll2(rev)                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a7c : INVALID_ADDRESS))
#define ACPHY_crsControll2_muxSelect_SHIFT(rev)  0
#define ACPHY_crsControll2_muxSelect_MASK(rev)   (0x3 << ACPHY_crsControll2_muxSelect_SHIFT(rev))
#define ACPHY_crsControll2_autoEnable_SHIFT(rev) 2
#define ACPHY_crsControll2_autoEnable_MASK(rev)  (0x1 << ACPHY_crsControll2_autoEnable_SHIFT(rev))
#define ACPHY_crsControll2_mfEnable_SHIFT(rev)   3
#define ACPHY_crsControll2_mfEnable_MASK(rev)    (0x1 << ACPHY_crsControll2_mfEnable_SHIFT(rev))
#define ACPHY_crsControll2_totEnable_SHIFT(rev)  4
#define ACPHY_crsControll2_totEnable_MASK(rev)   (0x1 << ACPHY_crsControll2_totEnable_SHIFT(rev))
#define ACPHY_crsControll2_mfLessAve_SHIFT(rev)  5
#define ACPHY_crsControll2_mfLessAve_MASK(rev)   (0x1 << ACPHY_crsControll2_mfLessAve_SHIFT(rev))

/* Register ACPHY_crsControlu2 */
#define ACPHY_crsControlu2(rev)                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a7d : INVALID_ADDRESS))
#define ACPHY_crsControlu2_muxSelect_SHIFT(rev)  0
#define ACPHY_crsControlu2_muxSelect_MASK(rev)   (0x3 << ACPHY_crsControlu2_muxSelect_SHIFT(rev))
#define ACPHY_crsControlu2_autoEnable_SHIFT(rev) 2
#define ACPHY_crsControlu2_autoEnable_MASK(rev)  (0x1 << ACPHY_crsControlu2_autoEnable_SHIFT(rev))
#define ACPHY_crsControlu2_mfEnable_SHIFT(rev)   3
#define ACPHY_crsControlu2_mfEnable_MASK(rev)    (0x1 << ACPHY_crsControlu2_mfEnable_SHIFT(rev))
#define ACPHY_crsControlu2_totEnable_SHIFT(rev)  4
#define ACPHY_crsControlu2_totEnable_MASK(rev)   (0x1 << ACPHY_crsControlu2_totEnable_SHIFT(rev))
#define ACPHY_crsControlu2_mfLessAve_SHIFT(rev)  5
#define ACPHY_crsControlu2_mfLessAve_MASK(rev)   (0x1 << ACPHY_crsControlu2_mfLessAve_SHIFT(rev))

/* Register ACPHY_crsControllSub12 */
#define ACPHY_crsControllSub12(rev)                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a7e : INVALID_ADDRESS))
#define ACPHY_crsControllSub12_muxSelect_SHIFT(rev)  0
#define ACPHY_crsControllSub12_muxSelect_MASK(rev)   (0x3 << ACPHY_crsControllSub12_muxSelect_SHIFT(rev))
#define ACPHY_crsControllSub12_autoEnable_SHIFT(rev) 2
#define ACPHY_crsControllSub12_autoEnable_MASK(rev)  (0x1 << ACPHY_crsControllSub12_autoEnable_SHIFT(rev))
#define ACPHY_crsControllSub12_mfEnable_SHIFT(rev)   3
#define ACPHY_crsControllSub12_mfEnable_MASK(rev)    (0x1 << ACPHY_crsControllSub12_mfEnable_SHIFT(rev))
#define ACPHY_crsControllSub12_totEnable_SHIFT(rev)  4
#define ACPHY_crsControllSub12_totEnable_MASK(rev)   (0x1 << ACPHY_crsControllSub12_totEnable_SHIFT(rev))
#define ACPHY_crsControllSub12_mfLessAve_SHIFT(rev)  5
#define ACPHY_crsControllSub12_mfLessAve_MASK(rev)   (0x1 << ACPHY_crsControllSub12_mfLessAve_SHIFT(rev))

/* Register ACPHY_crsControluSub12 */
#define ACPHY_crsControluSub12(rev)                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a7f : INVALID_ADDRESS))
#define ACPHY_crsControluSub12_muxSelect_SHIFT(rev)  0
#define ACPHY_crsControluSub12_muxSelect_MASK(rev)   (0x3 << ACPHY_crsControluSub12_muxSelect_SHIFT(rev))
#define ACPHY_crsControluSub12_autoEnable_SHIFT(rev) 2
#define ACPHY_crsControluSub12_autoEnable_MASK(rev)  (0x1 << ACPHY_crsControluSub12_autoEnable_SHIFT(rev))
#define ACPHY_crsControluSub12_mfEnable_SHIFT(rev)   3
#define ACPHY_crsControluSub12_mfEnable_MASK(rev)    (0x1 << ACPHY_crsControluSub12_mfEnable_SHIFT(rev))
#define ACPHY_crsControluSub12_totEnable_SHIFT(rev)  4
#define ACPHY_crsControluSub12_totEnable_MASK(rev)   (0x1 << ACPHY_crsControluSub12_totEnable_SHIFT(rev))
#define ACPHY_crsControluSub12_mfLessAve_SHIFT(rev)  5
#define ACPHY_crsControluSub12_mfLessAve_MASK(rev)   (0x1 << ACPHY_crsControluSub12_mfLessAve_SHIFT(rev))

/* Register ACPHY_STRPwrThreshL2 */
#define ACPHY_STRPwrThreshL2(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a80 : INVALID_ADDRESS))
#define ACPHY_STRPwrThreshL2_strPwrThresh_SHIFT(rev) 0
#define ACPHY_STRPwrThreshL2_strPwrThresh_MASK(rev)  (0xff << ACPHY_STRPwrThreshL2_strPwrThresh_SHIFT(rev))

/* Register ACPHY_STRPwrThreshU2 */
#define ACPHY_STRPwrThreshU2(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a81 : INVALID_ADDRESS))
#define ACPHY_STRPwrThreshU2_strPwrThresh_SHIFT(rev) 0
#define ACPHY_STRPwrThreshU2_strPwrThresh_MASK(rev)  (0xff << ACPHY_STRPwrThreshU2_strPwrThresh_SHIFT(rev))

/* Register ACPHY_STRPwrThreshLSub12 */
#define ACPHY_STRPwrThreshLSub12(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a82 : INVALID_ADDRESS))
#define ACPHY_STRPwrThreshLSub12_strPwrThresh_SHIFT(rev) 0
#define ACPHY_STRPwrThreshLSub12_strPwrThresh_MASK(rev)  (0xff << ACPHY_STRPwrThreshLSub12_strPwrThresh_SHIFT(rev))

/* Register ACPHY_STRPwrThreshUSub12 */
#define ACPHY_STRPwrThreshUSub12(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a83 : INVALID_ADDRESS))
#define ACPHY_STRPwrThreshUSub12_strPwrThresh_SHIFT(rev) 0
#define ACPHY_STRPwrThreshUSub12_strPwrThresh_MASK(rev)  (0xff << ACPHY_STRPwrThreshUSub12_strPwrThresh_SHIFT(rev))

/* Register ACPHY_STRCtrl20L2 */
#define ACPHY_STRCtrl20L2(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a84 : INVALID_ADDRESS))
#define ACPHY_STRCtrl20L2_stren_SHIFT(rev)          15
#define ACPHY_STRCtrl20L2_stren_MASK(rev)           (0x1 << ACPHY_STRCtrl20L2_stren_SHIFT(rev))
#define ACPHY_STRCtrl20L2_strminmaxCount_SHIFT(rev) 8
#define ACPHY_STRCtrl20L2_strminmaxCount_MASK(rev)  (0x3f << ACPHY_STRCtrl20L2_strminmaxCount_SHIFT(rev))
#define ACPHY_STRCtrl20L2_strMaxThresh_SHIFT(rev)   4
#define ACPHY_STRCtrl20L2_strMaxThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20L2_strMaxThresh_SHIFT(rev))
#define ACPHY_STRCtrl20L2_strMinThresh_SHIFT(rev)   0
#define ACPHY_STRCtrl20L2_strMinThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20L2_strMinThresh_SHIFT(rev))

/* Register ACPHY_STRCtrl20U2 */
#define ACPHY_STRCtrl20U2(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a85 : INVALID_ADDRESS))
#define ACPHY_STRCtrl20U2_stren_SHIFT(rev)          15
#define ACPHY_STRCtrl20U2_stren_MASK(rev)           (0x1 << ACPHY_STRCtrl20U2_stren_SHIFT(rev))
#define ACPHY_STRCtrl20U2_strminmaxCount_SHIFT(rev) 8
#define ACPHY_STRCtrl20U2_strminmaxCount_MASK(rev)  (0x3f << ACPHY_STRCtrl20U2_strminmaxCount_SHIFT(rev))
#define ACPHY_STRCtrl20U2_strMaxThresh_SHIFT(rev)   4
#define ACPHY_STRCtrl20U2_strMaxThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20U2_strMaxThresh_SHIFT(rev))
#define ACPHY_STRCtrl20U2_strMinThresh_SHIFT(rev)   0
#define ACPHY_STRCtrl20U2_strMinThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20U2_strMinThresh_SHIFT(rev))

/* Register ACPHY_STRCtrl20LSub12 */
#define ACPHY_STRCtrl20LSub12(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a86 : INVALID_ADDRESS))
#define ACPHY_STRCtrl20LSub12_stren_SHIFT(rev)          15
#define ACPHY_STRCtrl20LSub12_stren_MASK(rev)           (0x1 << ACPHY_STRCtrl20LSub12_stren_SHIFT(rev))
#define ACPHY_STRCtrl20LSub12_strminmaxCount_SHIFT(rev) 8
#define ACPHY_STRCtrl20LSub12_strminmaxCount_MASK(rev)  (0x3f << ACPHY_STRCtrl20LSub12_strminmaxCount_SHIFT(rev))
#define ACPHY_STRCtrl20LSub12_strMaxThresh_SHIFT(rev)   4
#define ACPHY_STRCtrl20LSub12_strMaxThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20LSub12_strMaxThresh_SHIFT(rev))
#define ACPHY_STRCtrl20LSub12_strMinThresh_SHIFT(rev)   0
#define ACPHY_STRCtrl20LSub12_strMinThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20LSub12_strMinThresh_SHIFT(rev))

/* Register ACPHY_STRCtrl20USub12 */
#define ACPHY_STRCtrl20USub12(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a87 : INVALID_ADDRESS))
#define ACPHY_STRCtrl20USub12_stren_SHIFT(rev)          15
#define ACPHY_STRCtrl20USub12_stren_MASK(rev)           (0x1 << ACPHY_STRCtrl20USub12_stren_SHIFT(rev))
#define ACPHY_STRCtrl20USub12_strminmaxCount_SHIFT(rev) 8
#define ACPHY_STRCtrl20USub12_strminmaxCount_MASK(rev)  (0x3f << ACPHY_STRCtrl20USub12_strminmaxCount_SHIFT(rev))
#define ACPHY_STRCtrl20USub12_strMaxThresh_SHIFT(rev)   4
#define ACPHY_STRCtrl20USub12_strMaxThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20USub12_strMaxThresh_SHIFT(rev))
#define ACPHY_STRCtrl20USub12_strMinThresh_SHIFT(rev)   0
#define ACPHY_STRCtrl20USub12_strMinThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20USub12_strMinThresh_SHIFT(rev))

/* Register ACPHY_ed_crs20LAssertThresh02 */
#define ACPHY_ed_crs20LAssertThresh02(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a88 : INVALID_ADDRESS))
#define ACPHY_ed_crs20LAssertThresh02_ed_crs20LAssertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20LAssertThresh02_ed_crs20LAssertThresh0_MASK(rev)  (0xffff << ACPHY_ed_crs20LAssertThresh02_ed_crs20LAssertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20LAssertThresh12 */
#define ACPHY_ed_crs20LAssertThresh12(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a89 : INVALID_ADDRESS))
#define ACPHY_ed_crs20LAssertThresh12_ed_crs20LAssertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20LAssertThresh12_ed_crs20LAssertThresh1_MASK(rev)  (0xffff << ACPHY_ed_crs20LAssertThresh12_ed_crs20LAssertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20UAssertThresh02 */
#define ACPHY_ed_crs20UAssertThresh02(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a8a : INVALID_ADDRESS))
#define ACPHY_ed_crs20UAssertThresh02_ed_crs20UAssertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20UAssertThresh02_ed_crs20UAssertThresh0_MASK(rev)  (0xffff << ACPHY_ed_crs20UAssertThresh02_ed_crs20UAssertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20UAssertThresh12 */
#define ACPHY_ed_crs20UAssertThresh12(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a8b : INVALID_ADDRESS))
#define ACPHY_ed_crs20UAssertThresh12_ed_crs20UAssertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20UAssertThresh12_ed_crs20UAssertThresh1_MASK(rev)  (0xffff << ACPHY_ed_crs20UAssertThresh12_ed_crs20UAssertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20Lsub1AssertThresh02 */
#define ACPHY_ed_crs20Lsub1AssertThresh02(rev)                                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a8c : INVALID_ADDRESS))
#define ACPHY_ed_crs20Lsub1AssertThresh02_ed_crs20Lsub1AssertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20Lsub1AssertThresh02_ed_crs20Lsub1AssertThresh0_MASK(rev) (0xffff << ACPHY_ed_crs20Lsub1AssertThresh02_ed_crs20Lsub1AssertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20Lsub1AssertThresh12 */
#define ACPHY_ed_crs20Lsub1AssertThresh12(rev)                                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a8d : INVALID_ADDRESS))
#define ACPHY_ed_crs20Lsub1AssertThresh12_ed_crs20Lsub1AssertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20Lsub1AssertThresh12_ed_crs20Lsub1AssertThresh1_MASK(rev) (0xffff << ACPHY_ed_crs20Lsub1AssertThresh12_ed_crs20Lsub1AssertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20Usub1AssertThresh02 */
#define ACPHY_ed_crs20Usub1AssertThresh02(rev)                                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a8e : INVALID_ADDRESS))
#define ACPHY_ed_crs20Usub1AssertThresh02_ed_crs20Usub1AssertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20Usub1AssertThresh02_ed_crs20Usub1AssertThresh0_MASK(rev) (0xffff << ACPHY_ed_crs20Usub1AssertThresh02_ed_crs20Usub1AssertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20Usub1AssertThresh12 */
#define ACPHY_ed_crs20Usub1AssertThresh12(rev)                                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a8f : INVALID_ADDRESS))
#define ACPHY_ed_crs20Usub1AssertThresh12_ed_crs20Usub1AssertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20Usub1AssertThresh12_ed_crs20Usub1AssertThresh1_MASK(rev) (0xffff << ACPHY_ed_crs20Usub1AssertThresh12_ed_crs20Usub1AssertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20LDeassertThresh02 */
#define ACPHY_ed_crs20LDeassertThresh02(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a90 : INVALID_ADDRESS))
#define ACPHY_ed_crs20LDeassertThresh02_ed_crs20LDeassertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20LDeassertThresh02_ed_crs20LDeassertThresh0_MASK(rev)  (0xffff << ACPHY_ed_crs20LDeassertThresh02_ed_crs20LDeassertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20LDeassertThresh12 */
#define ACPHY_ed_crs20LDeassertThresh12(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a91 : INVALID_ADDRESS))
#define ACPHY_ed_crs20LDeassertThresh12_ed_crs20LDeassertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20LDeassertThresh12_ed_crs20LDeassertThresh1_MASK(rev)  (0xffff << ACPHY_ed_crs20LDeassertThresh12_ed_crs20LDeassertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20UDeassertThresh02 */
#define ACPHY_ed_crs20UDeassertThresh02(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a92 : INVALID_ADDRESS))
#define ACPHY_ed_crs20UDeassertThresh02_ed_crs20UDeassertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20UDeassertThresh02_ed_crs20UDeassertThresh0_MASK(rev)  (0xffff << ACPHY_ed_crs20UDeassertThresh02_ed_crs20UDeassertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20UDeassertThresh12 */
#define ACPHY_ed_crs20UDeassertThresh12(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a93 : INVALID_ADDRESS))
#define ACPHY_ed_crs20UDeassertThresh12_ed_crs20UDeassertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20UDeassertThresh12_ed_crs20UDeassertThresh1_MASK(rev)  (0xffff << ACPHY_ed_crs20UDeassertThresh12_ed_crs20UDeassertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20Lsub1DeassertThresh02 */
#define ACPHY_ed_crs20Lsub1DeassertThresh02(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a94 : INVALID_ADDRESS))
#define ACPHY_ed_crs20Lsub1DeassertThresh02_ed_crs20Lsub1DeassertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20Lsub1DeassertThresh02_ed_crs20Lsub1DeassertThresh0_MASK(rev) (0xffff << ACPHY_ed_crs20Lsub1DeassertThresh02_ed_crs20Lsub1DeassertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20Lsub1DeassertThresh12 */
#define ACPHY_ed_crs20Lsub1DeassertThresh12(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a95 : INVALID_ADDRESS))
#define ACPHY_ed_crs20Lsub1DeassertThresh12_ed_crs20Lsub1DeassertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20Lsub1DeassertThresh12_ed_crs20Lsub1DeassertThresh1_MASK(rev) (0xffff << ACPHY_ed_crs20Lsub1DeassertThresh12_ed_crs20Lsub1DeassertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20Usub1DeassertThresh02 */
#define ACPHY_ed_crs20Usub1DeassertThresh02(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a96 : INVALID_ADDRESS))
#define ACPHY_ed_crs20Usub1DeassertThresh02_ed_crs20Usub1DeassertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20Usub1DeassertThresh02_ed_crs20Usub1DeassertThresh0_MASK(rev) (0xffff << ACPHY_ed_crs20Usub1DeassertThresh02_ed_crs20Usub1DeassertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20Usub1DeassertThresh12 */
#define ACPHY_ed_crs20Usub1DeassertThresh12(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a97 : INVALID_ADDRESS))
#define ACPHY_ed_crs20Usub1DeassertThresh12_ed_crs20Usub1DeassertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20Usub1DeassertThresh12_ed_crs20Usub1DeassertThresh1_MASK(rev) (0xffff << ACPHY_ed_crs20Usub1DeassertThresh12_ed_crs20Usub1DeassertThresh1_SHIFT(rev))

/* Register ACPHY_StrWaitTime20L2 */
#define ACPHY_StrWaitTime20L2(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a98 : INVALID_ADDRESS))
#define ACPHY_StrWaitTime20L2_strWaitTime20L_SHIFT(rev) 0
#define ACPHY_StrWaitTime20L2_strWaitTime20L_MASK(rev)  (0x3ff << ACPHY_StrWaitTime20L2_strWaitTime20L_SHIFT(rev))

/* Register ACPHY_StrWaitTime20U2 */
#define ACPHY_StrWaitTime20U2(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a99 : INVALID_ADDRESS))
#define ACPHY_StrWaitTime20U2_strWaitTime20U_SHIFT(rev) 0
#define ACPHY_StrWaitTime20U2_strWaitTime20U_MASK(rev)  (0x3ff << ACPHY_StrWaitTime20U2_strWaitTime20U_SHIFT(rev))

/* Register ACPHY_StrWaitTime20LSub12 */
#define ACPHY_StrWaitTime20LSub12(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a9a : INVALID_ADDRESS))
#define ACPHY_StrWaitTime20LSub12_strWaitTime20LSub1_SHIFT(rev) 0
#define ACPHY_StrWaitTime20LSub12_strWaitTime20LSub1_MASK(rev)  (0x3ff << ACPHY_StrWaitTime20LSub12_strWaitTime20LSub1_SHIFT(rev))

/* Register ACPHY_StrWaitTime20USub12 */
#define ACPHY_StrWaitTime20USub12(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a9b : INVALID_ADDRESS))
#define ACPHY_StrWaitTime20USub12_strWaitTime20USub1_SHIFT(rev) 0
#define ACPHY_StrWaitTime20USub12_strWaitTime20USub1_MASK(rev)  (0x3ff << ACPHY_StrWaitTime20USub12_strWaitTime20USub1_SHIFT(rev))

/* Register ACPHY_sarAfeCompCtrl2 */
#define ACPHY_sarAfeCompCtrl2(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1aa0 : INVALID_ADDRESS))
#define ACPHY_sarAfeCompCtrl2_sarAfeCompMode_SHIFT(rev)     0
#define ACPHY_sarAfeCompCtrl2_sarAfeCompMode_MASK(rev)      (0x1 << ACPHY_sarAfeCompCtrl2_sarAfeCompMode_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl2_sarAfePathSel_SHIFT(rev)      1
#define ACPHY_sarAfeCompCtrl2_sarAfePathSel_MASK(rev)       (0x1 << ACPHY_sarAfeCompCtrl2_sarAfePathSel_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl2_sarAfeAddDelay_i_SHIFT(rev)   2
#define ACPHY_sarAfeCompCtrl2_sarAfeAddDelay_i_MASK(rev)    (0x1 << ACPHY_sarAfeCompCtrl2_sarAfeAddDelay_i_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl2_sarAfeAddDelay_q_SHIFT(rev)   3
#define ACPHY_sarAfeCompCtrl2_sarAfeAddDelay_q_MASK(rev)    (0x1 << ACPHY_sarAfeCompCtrl2_sarAfeAddDelay_q_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl2_sarAfeCompSel_i_SHIFT(rev)    4
#define ACPHY_sarAfeCompCtrl2_sarAfeCompSel_i_MASK(rev)     (0x1 << ACPHY_sarAfeCompCtrl2_sarAfeCompSel_i_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl2_sarAfeCompSel_q_SHIFT(rev)    5
#define ACPHY_sarAfeCompCtrl2_sarAfeCompSel_q_MASK(rev)     (0x1 << ACPHY_sarAfeCompCtrl2_sarAfeCompSel_q_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl2_sarAfeCompSel_ovr_SHIFT(rev)  6
#define ACPHY_sarAfeCompCtrl2_sarAfeCompSel_ovr_MASK(rev)   (0x1 << ACPHY_sarAfeCompCtrl2_sarAfeCompSel_ovr_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl2_sarAfeCompDc0_ovr_SHIFT(rev)  7
#define ACPHY_sarAfeCompCtrl2_sarAfeCompDc0_ovr_MASK(rev)   (0x1 << ACPHY_sarAfeCompCtrl2_sarAfeCompDc0_ovr_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl2_sarAfeCompDc1_ovr_SHIFT(rev)  8
#define ACPHY_sarAfeCompCtrl2_sarAfeCompDc1_ovr_MASK(rev)   (0x1 << ACPHY_sarAfeCompCtrl2_sarAfeCompDc1_ovr_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl2_sarAfeCompGain_ovr_SHIFT(rev) 9
#define ACPHY_sarAfeCompCtrl2_sarAfeCompGain_ovr_MASK(rev)  (0x1 << ACPHY_sarAfeCompCtrl2_sarAfeCompGain_ovr_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl2_sarAfePhaseSel_SHIFT(rev)     10
#define ACPHY_sarAfeCompCtrl2_sarAfePhaseSel_MASK(rev)      (0x1 << ACPHY_sarAfeCompCtrl2_sarAfePhaseSel_SHIFT(rev))

/* Register ACPHY_sarAfeCompGainIOvrVal2 */
#define ACPHY_sarAfeCompGainIOvrVal2(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1aa1 : INVALID_ADDRESS))
#define ACPHY_sarAfeCompGainIOvrVal2_sarAfeCompGainIVal_SHIFT(rev) 0
#define ACPHY_sarAfeCompGainIOvrVal2_sarAfeCompGainIVal_MASK(rev)  (0xffff << ACPHY_sarAfeCompGainIOvrVal2_sarAfeCompGainIVal_SHIFT(rev))

/* Register ACPHY_sarAfeCompGainQOvrVal2 */
#define ACPHY_sarAfeCompGainQOvrVal2(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1aa2 : INVALID_ADDRESS))
#define ACPHY_sarAfeCompGainQOvrVal2_sarAfeCompGainQVal_SHIFT(rev) 0
#define ACPHY_sarAfeCompGainQOvrVal2_sarAfeCompGainQVal_MASK(rev)  (0xffff << ACPHY_sarAfeCompGainQOvrVal2_sarAfeCompGainQVal_SHIFT(rev))

/* Register ACPHY_sarAfeCompDC0IOvrVal2 */
#define ACPHY_sarAfeCompDC0IOvrVal2(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1aa3 : INVALID_ADDRESS))
#define ACPHY_sarAfeCompDC0IOvrVal2_sarAfeCompDC0IVal_SHIFT(rev) 0
#define ACPHY_sarAfeCompDC0IOvrVal2_sarAfeCompDC0IVal_MASK(rev)  (0x1fff << ACPHY_sarAfeCompDC0IOvrVal2_sarAfeCompDC0IVal_SHIFT(rev))

/* Register ACPHY_sarAfeCompDC0QOvrVal2 */
#define ACPHY_sarAfeCompDC0QOvrVal2(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1aa4 : INVALID_ADDRESS))
#define ACPHY_sarAfeCompDC0QOvrVal2_sarAfeCompDC0QVal_SHIFT(rev) 0
#define ACPHY_sarAfeCompDC0QOvrVal2_sarAfeCompDC0QVal_MASK(rev)  (0x1fff << ACPHY_sarAfeCompDC0QOvrVal2_sarAfeCompDC0QVal_SHIFT(rev))

/* Register ACPHY_sarAfeCompDC1IOvrVal2 */
#define ACPHY_sarAfeCompDC1IOvrVal2(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1aa5 : INVALID_ADDRESS))
#define ACPHY_sarAfeCompDC1IOvrVal2_sarAfeCompDC1IVal_SHIFT(rev) 0
#define ACPHY_sarAfeCompDC1IOvrVal2_sarAfeCompDC1IVal_MASK(rev)  (0x1fff << ACPHY_sarAfeCompDC1IOvrVal2_sarAfeCompDC1IVal_SHIFT(rev))

/* Register ACPHY_sarAfeCompDC1QOvrVal2 */
#define ACPHY_sarAfeCompDC1QOvrVal2(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1aa6 : INVALID_ADDRESS))
#define ACPHY_sarAfeCompDC1QOvrVal2_sarAfeCompDC1QVal_SHIFT(rev) 0
#define ACPHY_sarAfeCompDC1QOvrVal2_sarAfeCompDC1QVal_MASK(rev)  (0x1fff << ACPHY_sarAfeCompDC1QOvrVal2_sarAfeCompDC1QVal_SHIFT(rev))

/* Register ACPHY_AfeCalConfig22 */
#define ACPHY_AfeCalConfig22(rev)              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1aa8 : INVALID_ADDRESS))
#define ACPHY_AfeCalConfig22_a_gain_SHIFT(rev) 0
#define ACPHY_AfeCalConfig22_a_gain_MASK(rev)  (0xffff << ACPHY_AfeCalConfig22_a_gain_SHIFT(rev))

/* Register ACPHY_AfeCalConfig32 */
#define ACPHY_AfeCalConfig32(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1aa9 : INVALID_ADDRESS))
#define ACPHY_AfeCalConfig32_adc_cal_mu0_SHIFT(rev) 0
#define ACPHY_AfeCalConfig32_adc_cal_mu0_MASK(rev)  (0x1fff << ACPHY_AfeCalConfig32_adc_cal_mu0_SHIFT(rev))

/* Register ACPHY_AfeCalConfig42 */
#define ACPHY_AfeCalConfig42(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ab0 : INVALID_ADDRESS))
#define ACPHY_AfeCalConfig42_adc_cal_mu1_SHIFT(rev) 0
#define ACPHY_AfeCalConfig42_adc_cal_mu1_MASK(rev)  (0x1fff << ACPHY_AfeCalConfig42_adc_cal_mu1_SHIFT(rev))

/* Register ACPHY_AfeCalConfig52 */
#define ACPHY_AfeCalConfig52(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ab4 : INVALID_ADDRESS))
#define ACPHY_AfeCalConfig52_adc_cal_p0_l_SHIFT(rev) 0
#define ACPHY_AfeCalConfig52_adc_cal_p0_l_MASK(rev)  (0xffff << ACPHY_AfeCalConfig52_adc_cal_p0_l_SHIFT(rev))

/* Register ACPHY_AfeCalConfig62 */
#define ACPHY_AfeCalConfig62(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ab5 : INVALID_ADDRESS))
#define ACPHY_AfeCalConfig62_adc_cal_p0_h_SHIFT(rev) 0
#define ACPHY_AfeCalConfig62_adc_cal_p0_h_MASK(rev)  (0xfff << ACPHY_AfeCalConfig62_adc_cal_p0_h_SHIFT(rev))

/* Register ACPHY_AfeCalConfig72 */
#define ACPHY_AfeCalConfig72(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ab6 : INVALID_ADDRESS))
#define ACPHY_AfeCalConfig72_adc_cal_p1_l_SHIFT(rev) 0
#define ACPHY_AfeCalConfig72_adc_cal_p1_l_MASK(rev)  (0xffff << ACPHY_AfeCalConfig72_adc_cal_p1_l_SHIFT(rev))

/* Register ACPHY_AfeCalConfig82 */
#define ACPHY_AfeCalConfig82(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ab7 : INVALID_ADDRESS))
#define ACPHY_AfeCalConfig82_adc_cal_p1_h_SHIFT(rev) 0
#define ACPHY_AfeCalConfig82_adc_cal_p1_h_MASK(rev)  (0xfff << ACPHY_AfeCalConfig82_adc_cal_p1_h_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th1_s32 */
#define ACPHY_DSSF_gain_th1_s32(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ab9 : INVALID_ADDRESS))
#define ACPHY_DSSF_gain_th1_s32_gain_th1_s3_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th1_s32_gain_th1_s3_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th1_s32_gain_th1_s3_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th2_s32 */
#define ACPHY_DSSF_gain_th2_s32(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1aba : INVALID_ADDRESS))
#define ACPHY_DSSF_gain_th2_s32_gain_th2_s3_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th2_s32_gain_th2_s3_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th2_s32_gain_th2_s3_SHIFT(rev))

/* Register ACPHY_DSSF_exp_j_theta_i_s32 */
#define ACPHY_DSSF_exp_j_theta_i_s32(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1abb : INVALID_ADDRESS))
#define ACPHY_DSSF_exp_j_theta_i_s32_exp_j_theta_i_s3_SHIFT(rev) 0
#define ACPHY_DSSF_exp_j_theta_i_s32_exp_j_theta_i_s3_MASK(rev)  (0x1fff << ACPHY_DSSF_exp_j_theta_i_s32_exp_j_theta_i_s3_SHIFT(rev))

/* Register ACPHY_DSSF_exp_i_theta_q_s32 */
#define ACPHY_DSSF_exp_i_theta_q_s32(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1abc : INVALID_ADDRESS))
#define ACPHY_DSSF_exp_i_theta_q_s32_exp_j_theta_q_s3_SHIFT(rev) 0
#define ACPHY_DSSF_exp_i_theta_q_s32_exp_j_theta_q_s3_MASK(rev)  (0x1fff << ACPHY_DSSF_exp_i_theta_q_s32_exp_j_theta_q_s3_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_102 */
#define ACPHY_wbcal_ctl_102(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ac0 : (ACREV_GE(rev,32) ? 0xa30 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa30 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_102_wbcal_stop_lo_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_102_wbcal_stop_lo_MASK(rev)   (0xffff << ACPHY_wbcal_ctl_102_wbcal_stop_lo_SHIFT(rev))
#define ACPHY_wbcal_ctl_102_wbcal_stop_lo2_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_102_wbcal_stop_lo2_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_102_wbcal_stop_lo2_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_112 */
#define ACPHY_wbcal_ctl_112(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ac1 : (ACREV_GE(rev,32) ? 0xa31 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa31 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_112_wbcal_stop_hi_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_112_wbcal_stop_hi_MASK(rev)   (0xf << ACPHY_wbcal_ctl_112_wbcal_stop_hi_SHIFT(rev))
#define ACPHY_wbcal_ctl_112_wbcal_stop_hi2_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_112_wbcal_stop_hi2_MASK(rev)  (0xf << ACPHY_wbcal_ctl_112_wbcal_stop_hi2_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_122 */
#define ACPHY_wbcal_ctl_122(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ac2 : (ACREV_GE(rev,32) ? 0xa32 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa32 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_122_wbcal_iq_coeff_a_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_122_wbcal_iq_coeff_a_MASK(rev)   (0x3ff << ACPHY_wbcal_ctl_122_wbcal_iq_coeff_a_SHIFT(rev))
#define ACPHY_wbcal_ctl_122_wbcal_iq_coeff_a2_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_122_wbcal_iq_coeff_a2_MASK(rev)  (0x3ff << ACPHY_wbcal_ctl_122_wbcal_iq_coeff_a2_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_132 */
#define ACPHY_wbcal_ctl_132(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ac3 : (ACREV_GE(rev,32) ? 0xa33 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa33 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_132_wbcal_iq_coeff_b_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_132_wbcal_iq_coeff_b_MASK(rev)   (0x3ff << ACPHY_wbcal_ctl_132_wbcal_iq_coeff_b_SHIFT(rev))
#define ACPHY_wbcal_ctl_132_wbcal_iq_coeff_b2_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_132_wbcal_iq_coeff_b2_MASK(rev)  (0x3ff << ACPHY_wbcal_ctl_132_wbcal_iq_coeff_b2_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_142 */
#define ACPHY_wbcal_ctl_142(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ac4 : (ACREV_GE(rev,32) ? 0xa34 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa34 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_142_wbcal_alpha_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_142_wbcal_alpha_MASK(rev)   (0xffff << ACPHY_wbcal_ctl_142_wbcal_alpha_SHIFT(rev))
#define ACPHY_wbcal_ctl_142_wbcal_alpha2_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_142_wbcal_alpha2_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_142_wbcal_alpha2_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_152 */
#define ACPHY_wbcal_ctl_152(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ac5 : (ACREV_GE(rev,32) ? 0xa35 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa35 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_152_wbcal_beta_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_152_wbcal_beta_MASK(rev)   (0xffff << ACPHY_wbcal_ctl_152_wbcal_beta_SHIFT(rev))
#define ACPHY_wbcal_ctl_152_wbcal_beta2_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_152_wbcal_beta2_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_152_wbcal_beta2_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_162 */
#define ACPHY_wbcal_ctl_162(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ac6 : (ACREV_GE(rev,32) ? 0xa36 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa36 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_162_wbcal_syncbuf_waddr_SHIFT(rev)     0
#define ACPHY_wbcal_ctl_162_wbcal_syncbuf_waddr_MASK(rev)      (0x1ff << ACPHY_wbcal_ctl_162_wbcal_syncbuf_waddr_SHIFT(rev))
#define ACPHY_wbcal_ctl_162_wbcal_rxsyncfifo_ruflow_SHIFT(rev) 9
#define ACPHY_wbcal_ctl_162_wbcal_rxsyncfifo_ruflow_MASK(rev)  (0x1 << ACPHY_wbcal_ctl_162_wbcal_rxsyncfifo_ruflow_SHIFT(rev))
#define ACPHY_wbcal_ctl_162_wbcal_rxsyncfifo_woflow_SHIFT(rev) 10
#define ACPHY_wbcal_ctl_162_wbcal_rxsyncfifo_woflow_MASK(rev)  (0x1 << ACPHY_wbcal_ctl_162_wbcal_rxsyncfifo_woflow_SHIFT(rev))
#define ACPHY_wbcal_ctl_162_wbcal_dc_est_i_reg_msb5_SHIFT(rev) 11
#define ACPHY_wbcal_ctl_162_wbcal_dc_est_i_reg_msb5_MASK(rev)  (0x1f << ACPHY_wbcal_ctl_162_wbcal_dc_est_i_reg_msb5_SHIFT(rev))
#define ACPHY_wbcal_ctl_162_wbcal_corr_I2_SHIFT(rev)           0
#define ACPHY_wbcal_ctl_162_wbcal_corr_I2_MASK(rev)            (0xffff << ACPHY_wbcal_ctl_162_wbcal_corr_I2_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_172 */
#define ACPHY_wbcal_ctl_172(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ac7 : (ACREV_GE(rev,32) ? 0xa37 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa37 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_172_wbcal_delaybuf_waddr_SHIFT(rev)    0
#define ACPHY_wbcal_ctl_172_wbcal_delaybuf_waddr_MASK(rev)     (0x1ff << ACPHY_wbcal_ctl_172_wbcal_delaybuf_waddr_SHIFT(rev))
#define ACPHY_wbcal_ctl_172_wbcal_dc_est_q_reg_msb5_SHIFT(rev) 9
#define ACPHY_wbcal_ctl_172_wbcal_dc_est_q_reg_msb5_MASK(rev)  (0x1f << ACPHY_wbcal_ctl_172_wbcal_dc_est_q_reg_msb5_SHIFT(rev))
#define ACPHY_wbcal_ctl_172_wbcal_corr_Q2_SHIFT(rev)           0
#define ACPHY_wbcal_ctl_172_wbcal_corr_Q2_MASK(rev)            (0xffff << ACPHY_wbcal_ctl_172_wbcal_corr_Q2_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_182 */
#define ACPHY_wbcal_ctl_182(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ac8 : (ACREV_GE(rev,32) ? 0xa38 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa38 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_182_wbpapd_cal_scale_in_lo_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_182_wbpapd_cal_scale_in_lo_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_182_wbpapd_cal_scale_in_lo_SHIFT(rev))
#define ACPHY_wbcal_ctl_182_wbcal_corr_start_lo2_SHIFT(rev)   0
#define ACPHY_wbcal_ctl_182_wbcal_corr_start_lo2_MASK(rev)    (0xffff << ACPHY_wbcal_ctl_182_wbcal_corr_start_lo2_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_192 */
#define ACPHY_wbcal_ctl_192(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ac9 : (ACREV_GE(rev,32) ? 0xa39 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa39 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_192_wbpapd_cal_scale_out_lo_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_192_wbpapd_cal_scale_out_lo_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_192_wbpapd_cal_scale_out_lo_SHIFT(rev))
#define ACPHY_wbcal_ctl_192_wbcal_corr_start_hi2_SHIFT(rev)    0
#define ACPHY_wbcal_ctl_192_wbcal_corr_start_hi2_MASK(rev)     (0xf << ACPHY_wbcal_ctl_192_wbcal_corr_start_hi2_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_1A2 */
#define ACPHY_wbcal_ctl_1A2(rev)                                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1aca : (ACREV_GE(rev,32) ? 0xa3a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa3a : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_1A2_wbpapd_cal_scale_in_hi_SHIFT(rev)      0
#define ACPHY_wbcal_ctl_1A2_wbpapd_cal_scale_in_hi_MASK(rev)       (0x3 << ACPHY_wbcal_ctl_1A2_wbpapd_cal_scale_in_hi_SHIFT(rev))
#define ACPHY_wbcal_ctl_1A2_wbpapd_cal_scale_out_hi_SHIFT(rev)     2
#define ACPHY_wbcal_ctl_1A2_wbpapd_cal_scale_out_hi_MASK(rev)      (0x3 << ACPHY_wbcal_ctl_1A2_wbpapd_cal_scale_out_hi_SHIFT(rev))
#define ACPHY_wbcal_ctl_1A2_wbpapd_scale_window_len_pow_SHIFT(rev) 4
#define ACPHY_wbcal_ctl_1A2_wbpapd_scale_window_len_pow_MASK(rev)  (0x1f << ACPHY_wbcal_ctl_1A2_wbpapd_scale_window_len_pow_SHIFT(rev))
#define ACPHY_wbcal_ctl_1A2_wbcal_corr_stop_lo2_SHIFT(rev)         0
#define ACPHY_wbcal_ctl_1A2_wbcal_corr_stop_lo2_MASK(rev)          (0xffff << ACPHY_wbcal_ctl_1A2_wbcal_corr_stop_lo2_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_1B2 */
#define ACPHY_wbcal_ctl_1B2(rev)                                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1acb : (ACREV_GE(rev,32) ? 0xa3b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa3b : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_1B2_wbpapd_cal_const_pow_scale_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_1B2_wbpapd_cal_const_pow_scale_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_1B2_wbpapd_cal_const_pow_scale_SHIFT(rev))
#define ACPHY_wbcal_ctl_1B2_wbcal_corr_stop_hi2_SHIFT(rev)        0
#define ACPHY_wbcal_ctl_1B2_wbcal_corr_stop_hi2_MASK(rev)         (0xf << ACPHY_wbcal_ctl_1B2_wbcal_corr_stop_hi2_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_1C2 */
#define ACPHY_wbcal_ctl_1C2(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1acc : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_1C2_wbcomp_ref_dB_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_1C2_wbcomp_ref_dB_MASK(rev)  (0x7fff << ACPHY_wbcal_ctl_1C2_wbcomp_ref_dB_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_1D2 */
#define ACPHY_wbcal_ctl_1D2(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1acd : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_1D2_wbcomp_lutstep_dB_lo_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_1D2_wbcomp_lutstep_dB_lo_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_1D2_wbcomp_lutstep_dB_lo_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_1E2 */
#define ACPHY_wbcal_ctl_1E2(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ace : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_1E2_wbcomp_lutstep_dB_hi_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_1E2_wbcomp_lutstep_dB_hi_MASK(rev)  (0x3 << ACPHY_wbcal_ctl_1E2_wbcomp_lutstep_dB_hi_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_1F2 */
#define ACPHY_wbcal_ctl_1F2(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1acf : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_1F2_wbcomp_LUT_LEN_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_1F2_wbcomp_LUT_LEN_MASK(rev)  (0xff << ACPHY_wbcal_ctl_1F2_wbcomp_LUT_LEN_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_02 */
#define ACPHY_wbcal_ctl_02(rev)                                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ad0 : (ACREV_GE(rev,32) ? 0xa10 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa10 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_02_wbcal_en_SHIFT(rev)                  0
#define ACPHY_wbcal_ctl_02_wbcal_en_MASK(rev)                   (0x1 << ACPHY_wbcal_ctl_02_wbcal_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_02_wbcal_papdcomp_en_SHIFT(rev)         1
#define ACPHY_wbcal_ctl_02_wbcal_papdcomp_en_MASK(rev)          (0x1 << ACPHY_wbcal_ctl_02_wbcal_papdcomp_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_02_wbcal_iqcomp_en_SHIFT(rev)           2
#define ACPHY_wbcal_ctl_02_wbcal_iqcomp_en_MASK(rev)            (0x1 << ACPHY_wbcal_ctl_02_wbcal_iqcomp_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_02_wbcal_iir_en_SHIFT(rev)              3
#define ACPHY_wbcal_ctl_02_wbcal_iir_en_MASK(rev)               (0x1 << ACPHY_wbcal_ctl_02_wbcal_iir_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_02_wbcal_corr_en_SHIFT(rev)             4
#define ACPHY_wbcal_ctl_02_wbcal_corr_en_MASK(rev)              (0x1 << ACPHY_wbcal_ctl_02_wbcal_corr_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_02_wbcal_iq_swap_SHIFT(rev)             5
#define ACPHY_wbcal_ctl_02_wbcal_iq_swap_MASK(rev)              (0x1 << ACPHY_wbcal_ctl_02_wbcal_iq_swap_SHIFT(rev))
#define ACPHY_wbcal_ctl_02_wbcal_trig_SHIFT(rev)                6
#define ACPHY_wbcal_ctl_02_wbcal_trig_MASK(rev)                 (0x1 << ACPHY_wbcal_ctl_02_wbcal_trig_SHIFT(rev))
#define ACPHY_wbcal_ctl_02_wbcal_on_SHIFT(rev)                  7
#define ACPHY_wbcal_ctl_02_wbcal_on_MASK(rev)                   (0x1 << ACPHY_wbcal_ctl_02_wbcal_on_SHIFT(rev))
#define ACPHY_wbcal_ctl_02_wbpapd_cal_scale_inout_en_SHIFT(rev) 8
#define ACPHY_wbcal_ctl_02_wbpapd_cal_scale_inout_en_MASK(rev)  (0x1 << ACPHY_wbcal_ctl_02_wbpapd_cal_scale_inout_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_02_wbcal_dbg_sel_SHIFT(rev)             9
#define ACPHY_wbcal_ctl_02_wbcal_dbg_sel_MASK(rev)              (0x1 << ACPHY_wbcal_ctl_02_wbcal_dbg_sel_SHIFT(rev))
#define ACPHY_wbcal_ctl_02_wbcal_phase_det_reset_SHIFT(rev)     10
#define ACPHY_wbcal_ctl_02_wbcal_phase_det_reset_MASK(rev)      (0x1 << ACPHY_wbcal_ctl_02_wbcal_phase_det_reset_SHIFT(rev))
#define ACPHY_wbcal_ctl_02_wbpapd_core_en_SHIFT(rev)            11
#define ACPHY_wbcal_ctl_02_wbpapd_core_en_MASK(rev)             (0x1 << ACPHY_wbcal_ctl_02_wbpapd_core_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_02_wbcal_loopback_en_SHIFT(rev)         12
#define ACPHY_wbcal_ctl_02_wbcal_loopback_en_MASK(rev)          (0x1 << ACPHY_wbcal_ctl_02_wbcal_loopback_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_02_wbcal_sync_txrx_phase_en_SHIFT(rev)  13
#define ACPHY_wbcal_ctl_02_wbcal_sync_txrx_phase_en_MASK(rev)   (0x1 << ACPHY_wbcal_ctl_02_wbcal_sync_txrx_phase_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_02_wbcal_reset_fifo_SHIFT(rev)          14
#define ACPHY_wbcal_ctl_02_wbcal_reset_fifo_MASK(rev)           (0x1 << ACPHY_wbcal_ctl_02_wbcal_reset_fifo_SHIFT(rev))
#define ACPHY_wbcal_ctl_02_wbcal_delay_corr_en_SHIFT(rev)       15
#define ACPHY_wbcal_ctl_02_wbcal_delay_corr_en_MASK(rev)        (0x1 << ACPHY_wbcal_ctl_02_wbcal_delay_corr_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_02_wbcal_en2_SHIFT(rev)                 0
#define ACPHY_wbcal_ctl_02_wbcal_en2_MASK(rev)                  (0x1 << ACPHY_wbcal_ctl_02_wbcal_en2_SHIFT(rev))
#define ACPHY_wbcal_ctl_02_wbcal_papdcomp_en2_SHIFT(rev)        1
#define ACPHY_wbcal_ctl_02_wbcal_papdcomp_en2_MASK(rev)         (0x1 << ACPHY_wbcal_ctl_02_wbcal_papdcomp_en2_SHIFT(rev))
#define ACPHY_wbcal_ctl_02_wbcal_iqcomp_en2_SHIFT(rev)          2
#define ACPHY_wbcal_ctl_02_wbcal_iqcomp_en2_MASK(rev)           (0x1 << ACPHY_wbcal_ctl_02_wbcal_iqcomp_en2_SHIFT(rev))
#define ACPHY_wbcal_ctl_02_wbcal_iir_en2_SHIFT(rev)             3
#define ACPHY_wbcal_ctl_02_wbcal_iir_en2_MASK(rev)              (0x1 << ACPHY_wbcal_ctl_02_wbcal_iir_en2_SHIFT(rev))
#define ACPHY_wbcal_ctl_02_wbcal_corr_en2_SHIFT(rev)            4
#define ACPHY_wbcal_ctl_02_wbcal_corr_en2_MASK(rev)             (0x1 << ACPHY_wbcal_ctl_02_wbcal_corr_en2_SHIFT(rev))
#define ACPHY_wbcal_ctl_02_wbcal_iq_swap2_SHIFT(rev)            5
#define ACPHY_wbcal_ctl_02_wbcal_iq_swap2_MASK(rev)             (0x1 << ACPHY_wbcal_ctl_02_wbcal_iq_swap2_SHIFT(rev))
#define ACPHY_wbcal_ctl_02_wbcal_trig2_SHIFT(rev)               6
#define ACPHY_wbcal_ctl_02_wbcal_trig2_MASK(rev)                (0x1 << ACPHY_wbcal_ctl_02_wbcal_trig2_SHIFT(rev))
#define ACPHY_wbcal_ctl_02_wbcal_on2_SHIFT(rev)                 7
#define ACPHY_wbcal_ctl_02_wbcal_on2_MASK(rev)                  (0x1 << ACPHY_wbcal_ctl_02_wbcal_on2_SHIFT(rev))
#define ACPHY_wbcal_ctl_02_wbcal_tx_sel2_SHIFT(rev)             8
#define ACPHY_wbcal_ctl_02_wbcal_tx_sel2_MASK(rev)              (0x1 << ACPHY_wbcal_ctl_02_wbcal_tx_sel2_SHIFT(rev))
#define ACPHY_wbcal_ctl_02_wbcal_dbg_sel2_SHIFT(rev)            9
#define ACPHY_wbcal_ctl_02_wbcal_dbg_sel2_MASK(rev)             (0x1 << ACPHY_wbcal_ctl_02_wbcal_dbg_sel2_SHIFT(rev))
#define ACPHY_wbcal_ctl_02_wbcal_phase_det_reset2_SHIFT(rev)    10
#define ACPHY_wbcal_ctl_02_wbcal_phase_det_reset2_MASK(rev)     (0x1 << ACPHY_wbcal_ctl_02_wbcal_phase_det_reset2_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_12 */
#define ACPHY_wbcal_ctl_12(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ad1 : (ACREV_GE(rev,32) ? 0xa11 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa11 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_12_wbcal_mem_sel_SHIFT(rev)       0
#define ACPHY_wbcal_ctl_12_wbcal_mem_sel_MASK(rev)        (0x7 << ACPHY_wbcal_ctl_12_wbcal_mem_sel_SHIFT(rev))
#define ACPHY_wbcal_ctl_12_wbcomp_mem_sel_SHIFT(rev)      4
#define ACPHY_wbcal_ctl_12_wbcomp_mem_sel_MASK(rev)       (0x7 << ACPHY_wbcal_ctl_12_wbcomp_mem_sel_SHIFT(rev))
#define ACPHY_wbcal_ctl_12_wbcal_txbuf_offset_SHIFT(rev)  7
#define ACPHY_wbcal_ctl_12_wbcal_txbuf_offset_MASK(rev)   (0x1ff << ACPHY_wbcal_ctl_12_wbcal_txbuf_offset_SHIFT(rev))
#define ACPHY_wbcal_ctl_12_wbcal_mem_sel2_SHIFT(rev)      0
#define ACPHY_wbcal_ctl_12_wbcal_mem_sel2_MASK(rev)       (0x7 << ACPHY_wbcal_ctl_12_wbcal_mem_sel2_SHIFT(rev))
#define ACPHY_wbcal_ctl_12_wbcomp_mem_sel2_SHIFT(rev)     4
#define ACPHY_wbcal_ctl_12_wbcomp_mem_sel2_MASK(rev)      (0x7 << ACPHY_wbcal_ctl_12_wbcomp_mem_sel2_SHIFT(rev))
#define ACPHY_wbcal_ctl_12_wbcal_txbuf_offset2_SHIFT(rev) 8
#define ACPHY_wbcal_ctl_12_wbcal_txbuf_offset2_MASK(rev)  (0xff << ACPHY_wbcal_ctl_12_wbcal_txbuf_offset2_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_22 */
#define ACPHY_wbcal_ctl_22(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ad2 : (ACREV_GE(rev,32) ? 0xa12 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa12 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_22_wbcal_lambda_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_22_wbcal_lambda_MASK(rev)   (0xffff << ACPHY_wbcal_ctl_22_wbcal_lambda_SHIFT(rev))
#define ACPHY_wbcal_ctl_22_wbcal_lambda2_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_22_wbcal_lambda2_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_22_wbcal_lambda2_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_32 */
#define ACPHY_wbcal_ctl_32(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ad3 : (ACREV_GE(rev,32) ? 0xa13 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa13 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_32_wbcal_lambda2_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_32_wbcal_lambda2_MASK(rev)   (0xffff << ACPHY_wbcal_ctl_32_wbcal_lambda2_SHIFT(rev))
#define ACPHY_wbcal_ctl_32_wbcal_lambda22_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_32_wbcal_lambda22_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_32_wbcal_lambda22_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_42 */
#define ACPHY_wbcal_ctl_42(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ad4 : (ACREV_GE(rev,32) ? 0xa14 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa14 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_42_wbcal_sigma2_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_42_wbcal_sigma2_MASK(rev)   (0x3ff << ACPHY_wbcal_ctl_42_wbcal_sigma2_SHIFT(rev))
#define ACPHY_wbcal_ctl_42_wbcal_sigma22_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_42_wbcal_sigma22_MASK(rev)  (0x3ff << ACPHY_wbcal_ctl_42_wbcal_sigma22_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_52 */
#define ACPHY_wbcal_ctl_52(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ad5 : (ACREV_GE(rev,32) ? 0xa15 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa15 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_52_wbcal_ref_dB_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_52_wbcal_ref_dB_MASK(rev)   (0x7fff << ACPHY_wbcal_ctl_52_wbcal_ref_dB_SHIFT(rev))
#define ACPHY_wbcal_ctl_52_wbcal_ref_dB2_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_52_wbcal_ref_dB2_MASK(rev)  (0x7fff << ACPHY_wbcal_ctl_52_wbcal_ref_dB2_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_62 */
#define ACPHY_wbcal_ctl_62(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ad6 : (ACREV_GE(rev,32) ? 0xa16 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa16 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_62_wbcal_lutstep_dB_lo_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_62_wbcal_lutstep_dB_lo_MASK(rev)   (0xffff << ACPHY_wbcal_ctl_62_wbcal_lutstep_dB_lo_SHIFT(rev))
#define ACPHY_wbcal_ctl_62_wbcal_lutstep_dB_lo2_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_62_wbcal_lutstep_dB_lo2_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_62_wbcal_lutstep_dB_lo2_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_72 */
#define ACPHY_wbcal_ctl_72(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ad7 : (ACREV_GE(rev,32) ? 0xa17 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa17 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_72_wbcal_lutstep_dB_hi_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_72_wbcal_lutstep_dB_hi_MASK(rev)   (0x3 << ACPHY_wbcal_ctl_72_wbcal_lutstep_dB_hi_SHIFT(rev))
#define ACPHY_wbcal_ctl_72_wbcal_lutstep_dB_hi2_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_72_wbcal_lutstep_dB_hi2_MASK(rev)  (0x3 << ACPHY_wbcal_ctl_72_wbcal_lutstep_dB_hi2_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_82 */
#define ACPHY_wbcal_ctl_82(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ad8 : (ACREV_GE(rev,32) ? 0xa18 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa18 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_82_wbcal_LUT_LEN_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_82_wbcal_LUT_LEN_MASK(rev)   (0xff << ACPHY_wbcal_ctl_82_wbcal_LUT_LEN_SHIFT(rev))
#define ACPHY_wbcal_ctl_82_wbcal_LUT_LEN2_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_82_wbcal_LUT_LEN2_MASK(rev)  (0xff << ACPHY_wbcal_ctl_82_wbcal_LUT_LEN2_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_92 */
#define ACPHY_wbcal_ctl_92(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ad9 : (ACREV_GE(rev,32) ? 0xa19 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa19 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_92_wbcal_IIR_A1_1_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_92_wbcal_IIR_A1_1_MASK(rev)   (0x7ff << ACPHY_wbcal_ctl_92_wbcal_IIR_A1_1_SHIFT(rev))
#define ACPHY_wbcal_ctl_92_wbcal_IIR_A1_12_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_92_wbcal_IIR_A1_12_MASK(rev)  (0x7ff << ACPHY_wbcal_ctl_92_wbcal_IIR_A1_12_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_A2 */
#define ACPHY_wbcal_ctl_A2(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ada : (ACREV_GE(rev,32) ? 0xa1a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa1a : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_A2_wbcal_IIR_A1_2_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_A2_wbcal_IIR_A1_2_MASK(rev)   (0x7ff << ACPHY_wbcal_ctl_A2_wbcal_IIR_A1_2_SHIFT(rev))
#define ACPHY_wbcal_ctl_A2_wbcal_IIR_A1_22_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_A2_wbcal_IIR_A1_22_MASK(rev)  (0x7ff << ACPHY_wbcal_ctl_A2_wbcal_IIR_A1_22_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_B2 */
#define ACPHY_wbcal_ctl_B2(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1adb : (ACREV_GE(rev,32) ? 0xa1b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa1b : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_B2_wbcal_IIR_A2_1_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_B2_wbcal_IIR_A2_1_MASK(rev)   (0x7ff << ACPHY_wbcal_ctl_B2_wbcal_IIR_A2_1_SHIFT(rev))
#define ACPHY_wbcal_ctl_B2_wbcal_IIR_A2_12_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_B2_wbcal_IIR_A2_12_MASK(rev)  (0x7ff << ACPHY_wbcal_ctl_B2_wbcal_IIR_A2_12_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_C2 */
#define ACPHY_wbcal_ctl_C2(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1adc : (ACREV_GE(rev,32) ? 0xa1c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa1c : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_C2_wbcal_IIR_A2_2_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_C2_wbcal_IIR_A2_2_MASK(rev)   (0x7ff << ACPHY_wbcal_ctl_C2_wbcal_IIR_A2_2_SHIFT(rev))
#define ACPHY_wbcal_ctl_C2_wbcal_IIR_A2_22_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_C2_wbcal_IIR_A2_22_MASK(rev)  (0x7ff << ACPHY_wbcal_ctl_C2_wbcal_IIR_A2_22_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_D2 */
#define ACPHY_wbcal_ctl_D2(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1add : (ACREV_GE(rev,32) ? 0xa1d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa1d : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_D2_wbcal_IIR_SCALE_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_D2_wbcal_IIR_SCALE_MASK(rev)   (0x3fff << ACPHY_wbcal_ctl_D2_wbcal_IIR_SCALE_SHIFT(rev))
#define ACPHY_wbcal_ctl_D2_wbcal_IIR_SCALE2_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_D2_wbcal_IIR_SCALE2_MASK(rev)  (0x3fff << ACPHY_wbcal_ctl_D2_wbcal_IIR_SCALE2_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_E2 */
#define ACPHY_wbcal_ctl_E2(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ade : (ACREV_GE(rev,32) ? 0xa1e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa1e : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_E2_wbcal_start_lo_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_E2_wbcal_start_lo_MASK(rev)   (0xffff << ACPHY_wbcal_ctl_E2_wbcal_start_lo_SHIFT(rev))
#define ACPHY_wbcal_ctl_E2_wbcal_start_lo2_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_E2_wbcal_start_lo2_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_E2_wbcal_start_lo2_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_F2 */
#define ACPHY_wbcal_ctl_F2(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1adf : (ACREV_GE(rev,32) ? 0xa1f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa1f : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_F2_wbcal_start_hi_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_F2_wbcal_start_hi_MASK(rev)   (0xf << ACPHY_wbcal_ctl_F2_wbcal_start_hi_SHIFT(rev))
#define ACPHY_wbcal_ctl_F2_wbcal_start_hi2_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_F2_wbcal_start_hi2_MASK(rev)  (0xf << ACPHY_wbcal_ctl_F2_wbcal_start_hi2_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_202 */
#define ACPHY_wbcal_ctl_202(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1af0 : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_202_wbcomp_scale_real_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_202_wbcomp_scale_real_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_202_wbcomp_scale_real_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_212 */
#define ACPHY_wbcal_ctl_212(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1af1 : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_212_wb_mem_access_sel_SHIFT(rev)       0
#define ACPHY_wbcal_ctl_212_wb_mem_access_sel_MASK(rev)        (0x1 << ACPHY_wbcal_ctl_212_wb_mem_access_sel_SHIFT(rev))
#define ACPHY_wbcal_ctl_212_disable_rxstalls_SHIFT(rev)        1
#define ACPHY_wbcal_ctl_212_disable_rxstalls_MASK(rev)         (0x1 << ACPHY_wbcal_ctl_212_disable_rxstalls_SHIFT(rev))
#define ACPHY_wbcal_ctl_212_wbpapd_cal_g_frac_bits_SHIFT(rev)  2
#define ACPHY_wbcal_ctl_212_wbpapd_cal_g_frac_bits_MASK(rev)   (0xf << ACPHY_wbcal_ctl_212_wbpapd_cal_g_frac_bits_SHIFT(rev))
#define ACPHY_wbcal_ctl_212_wbpapd_comp_g_frac_bits_SHIFT(rev) 6
#define ACPHY_wbcal_ctl_212_wbpapd_comp_g_frac_bits_MASK(rev)  (0xf << ACPHY_wbcal_ctl_212_wbpapd_comp_g_frac_bits_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_222 */
#define ACPHY_wbcal_ctl_222(rev)                                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1af2 : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_222_wbpapd_delay_filter_en_SHIFT(rev)    0
#define ACPHY_wbcal_ctl_222_wbpapd_delay_filter_en_MASK(rev)     (0x1 << ACPHY_wbcal_ctl_222_wbpapd_delay_filter_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_222_wbpapd_filter_delay_gamma_SHIFT(rev) 1
#define ACPHY_wbcal_ctl_222_wbpapd_filter_delay_gamma_MASK(rev)  (0xff << ACPHY_wbcal_ctl_222_wbpapd_filter_delay_gamma_SHIFT(rev))
#define ACPHY_wbcal_ctl_222_wbpapd_cal_dcc_en_SHIFT(rev)         9
#define ACPHY_wbcal_ctl_222_wbpapd_cal_dcc_en_MASK(rev)          (0x1 << ACPHY_wbcal_ctl_222_wbpapd_cal_dcc_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_222_wbcal_dc_accum_wait_SHIFT(rev)       10
#define ACPHY_wbcal_ctl_222_wbcal_dc_accum_wait_MASK(rev)        (0xf << ACPHY_wbcal_ctl_222_wbcal_dc_accum_wait_SHIFT(rev))
#define ACPHY_wbcal_ctl_222_wbpapd_cal_dc_clkmode_SHIFT(rev)     14
#define ACPHY_wbcal_ctl_222_wbpapd_cal_dc_clkmode_MASK(rev)      (0x3 << ACPHY_wbcal_ctl_222_wbpapd_cal_dc_clkmode_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_232 */
#define ACPHY_wbcal_ctl_232(rev)                                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1af3 : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_232_wbpapd_cal_dc_corr_override_en_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_232_wbpapd_cal_dc_corr_override_en_MASK(rev)  (0x1 << ACPHY_wbcal_ctl_232_wbpapd_cal_dc_corr_override_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_232_wbpapd_cal_dc_comp_in_upshift_SHIFT(rev)  1
#define ACPHY_wbcal_ctl_232_wbpapd_cal_dc_comp_in_upshift_MASK(rev)   (0x1 << ACPHY_wbcal_ctl_232_wbpapd_cal_dc_comp_in_upshift_SHIFT(rev))
#define ACPHY_wbcal_ctl_232_wbpapd_cal_dc_comp_shift_SHIFT(rev)       2
#define ACPHY_wbcal_ctl_232_wbpapd_cal_dc_comp_shift_MASK(rev)        (0x1 << ACPHY_wbcal_ctl_232_wbpapd_cal_dc_comp_shift_SHIFT(rev))
#define ACPHY_wbcal_ctl_232_wbcal_dc_accum_wait_mm_SHIFT(rev)         3
#define ACPHY_wbcal_ctl_232_wbcal_dc_accum_wait_mm_MASK(rev)          (0x7f << ACPHY_wbcal_ctl_232_wbcal_dc_accum_wait_mm_SHIFT(rev))
#define ACPHY_wbcal_ctl_232_wbcal_tx_rshift1bit_SHIFT(rev)            10
#define ACPHY_wbcal_ctl_232_wbcal_tx_rshift1bit_MASK(rev)             (0x1 << ACPHY_wbcal_ctl_232_wbcal_tx_rshift1bit_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_242 */
#define ACPHY_wbcal_ctl_242(rev)                                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1af4 : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_242_wbpapd_cal_dc_offset_value_real_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_242_wbpapd_cal_dc_offset_value_real_MASK(rev)  (0xff << ACPHY_wbcal_ctl_242_wbpapd_cal_dc_offset_value_real_SHIFT(rev))
#define ACPHY_wbcal_ctl_242_wbpapd_cal_dc_offset_value_imag_SHIFT(rev) 8
#define ACPHY_wbcal_ctl_242_wbpapd_cal_dc_offset_value_imag_MASK(rev)  (0xff << ACPHY_wbcal_ctl_242_wbpapd_cal_dc_offset_value_imag_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_252 */
#define ACPHY_wbcal_ctl_252(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1af5 : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_252_wbcal_cck_ref_dB_SHIFT(rev)        0
#define ACPHY_wbcal_ctl_252_wbcal_cck_ref_dB_MASK(rev)         (0x7fff << ACPHY_wbcal_ctl_252_wbcal_cck_ref_dB_SHIFT(rev))
#define ACPHY_wbcal_ctl_252_wbpapd_two_table_enable_SHIFT(rev) 15
#define ACPHY_wbcal_ctl_252_wbpapd_two_table_enable_MASK(rev)  (0x1 << ACPHY_wbcal_ctl_252_wbpapd_two_table_enable_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_262 */
#define ACPHY_wbcal_ctl_262(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1af6 : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_262_wbcomp_cck_ref_dB_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_262_wbcomp_cck_ref_dB_MASK(rev)  (0x7fff << ACPHY_wbcal_ctl_262_wbcomp_cck_ref_dB_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_272 */
#define ACPHY_wbcal_ctl_272(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1af7 : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_272_wbcal_dc_start_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_272_wbcal_dc_start_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_272_wbcal_dc_start_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_282 */
#define ACPHY_wbcal_ctl_282(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1af8 : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_282_wbcal_dc_est_i_reg_lsb16_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_282_wbcal_dc_est_i_reg_lsb16_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_282_wbcal_dc_est_i_reg_lsb16_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_292 */
#define ACPHY_wbcal_ctl_292(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1af9 : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_292_wbcal_dc_est_q_reg_lsb16_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_292_wbcal_dc_est_q_reg_lsb16_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_292_wbcal_dc_est_q_reg_lsb16_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_2a2 */
#define ACPHY_wbcal_ctl_2a2(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1afa : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_2a2_wbcal_sum_TX_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_2a2_wbcal_sum_TX_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_2a2_wbcal_sum_TX_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_2b2 */
#define ACPHY_wbcal_ctl_2b2(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1afb : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_2b2_wbcal_sum_RX_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_2b2_wbcal_sum_RX_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_2b2_wbcal_sum_RX_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_2c2 */
#define ACPHY_wbcal_ctl_2c2(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1afc : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_2c2_wbcal_rxin_phase_sel_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_2c2_wbcal_rxin_phase_sel_MASK(rev)  (0x1 << ACPHY_wbcal_ctl_2c2_wbcal_rxin_phase_sel_SHIFT(rev))
#define ACPHY_wbcal_ctl_2c2_wbcal_rxin_clk_sel_SHIFT(rev)   1
#define ACPHY_wbcal_ctl_2c2_wbcal_rxin_clk_sel_MASK(rev)    (0x1 << ACPHY_wbcal_ctl_2c2_wbcal_rxin_clk_sel_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_2d2 */
#define ACPHY_wbcal_ctl_2d2(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1afd : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_2d2_wbpapd_scale_start_lo_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_2d2_wbpapd_scale_start_lo_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_2d2_wbpapd_scale_start_lo_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_2e2 */
#define ACPHY_wbcal_ctl_2e2(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1afe : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_2e2_wbpapd_scale_stop_lo_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_2e2_wbpapd_scale_stop_lo_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_2e2_wbpapd_scale_stop_lo_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_2f2 */
#define ACPHY_wbcal_ctl_2f2(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1aff : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_2f2_wbcal_scale_start_hi_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_2f2_wbcal_scale_start_hi_MASK(rev)  (0xf << ACPHY_wbcal_ctl_2f2_wbcal_scale_start_hi_SHIFT(rev))
#define ACPHY_wbcal_ctl_2f2_wbcal_scale_stop_hi_SHIFT(rev)  4
#define ACPHY_wbcal_ctl_2f2_wbcal_scale_stop_hi_MASK(rev)   (0xf << ACPHY_wbcal_ctl_2f2_wbcal_scale_stop_hi_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideNapPus2 */
#define ACPHY_RfctrlOverrideNapPus2(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b00 : INVALID_ADDRESS))
#define ACPHY_RfctrlOverrideNapPus2_lna_gm_pu_SHIFT(rev)          0
#define ACPHY_RfctrlOverrideNapPus2_lna_gm_pu_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideNapPus2_lna_gm_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus2_rx_mix_pu_SHIFT(rev)          1
#define ACPHY_RfctrlOverrideNapPus2_rx_mix_pu_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideNapPus2_rx_mix_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus2_tia_bq_pu_SHIFT(rev)          2
#define ACPHY_RfctrlOverrideNapPus2_tia_bq_pu_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideNapPus2_tia_bq_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus2_tia_dcdac_pu_SHIFT(rev)       3
#define ACPHY_RfctrlOverrideNapPus2_tia_dcdac_pu_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideNapPus2_tia_dcdac_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus2_tia_nbrssi_pu_SHIFT(rev)      4
#define ACPHY_RfctrlOverrideNapPus2_tia_nbrssi_pu_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideNapPus2_tia_nbrssi_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus2_logen2g_rx_div2_pu_SHIFT(rev) 5
#define ACPHY_RfctrlOverrideNapPus2_logen2g_rx_div2_pu_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideNapPus2_logen2g_rx_div2_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus2_logen2g_tx_div2_pu_SHIFT(rev) 6
#define ACPHY_RfctrlOverrideNapPus2_logen2g_tx_div2_pu_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideNapPus2_logen2g_tx_div2_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus2_div2g_pwrup_SHIFT(rev)        7
#define ACPHY_RfctrlOverrideNapPus2_div2g_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideNapPus2_div2g_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus2_div5g_mimo_bf_en_SHIFT(rev)   8
#define ACPHY_RfctrlOverrideNapPus2_div5g_mimo_bf_en_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideNapPus2_div5g_mimo_bf_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus2_lpf_bias_pu_SHIFT(rev)        9
#define ACPHY_RfctrlOverrideNapPus2_lpf_bias_pu_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideNapPus2_lpf_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus2_adc_bias_pu_SHIFT(rev)        10
#define ACPHY_RfctrlOverrideNapPus2_adc_bias_pu_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideNapPus2_adc_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus2_afediv_bias_pu_SHIFT(rev)     11
#define ACPHY_RfctrlOverrideNapPus2_afediv_bias_pu_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideNapPus2_afediv_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus2_lna1_bias_pu_SHIFT(rev)       12
#define ACPHY_RfctrlOverrideNapPus2_lna1_bias_pu_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideNapPus2_lna1_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus2_lna_gm_bias_pu_SHIFT(rev)     13
#define ACPHY_RfctrlOverrideNapPus2_lna_gm_bias_pu_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideNapPus2_lna_gm_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus2_logen_bias_pu_SHIFT(rev)      14
#define ACPHY_RfctrlOverrideNapPus2_logen_bias_pu_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideNapPus2_logen_bias_pu_SHIFT(rev))

/* Register ACPHY_RfctrlCoreNapPus2 */
#define ACPHY_RfctrlCoreNapPus2(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b01 : INVALID_ADDRESS))
#define ACPHY_RfctrlCoreNapPus2_lna_gm_pu_SHIFT(rev)          0
#define ACPHY_RfctrlCoreNapPus2_lna_gm_pu_MASK(rev)           (0x1 << ACPHY_RfctrlCoreNapPus2_lna_gm_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus2_rx_mix_pu_SHIFT(rev)          1
#define ACPHY_RfctrlCoreNapPus2_rx_mix_pu_MASK(rev)           (0x1 << ACPHY_RfctrlCoreNapPus2_rx_mix_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus2_tia_bq_pu_SHIFT(rev)          2
#define ACPHY_RfctrlCoreNapPus2_tia_bq_pu_MASK(rev)           (0x1 << ACPHY_RfctrlCoreNapPus2_tia_bq_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus2_tia_dcdac_pu_SHIFT(rev)       3
#define ACPHY_RfctrlCoreNapPus2_tia_dcdac_pu_MASK(rev)        (0x1 << ACPHY_RfctrlCoreNapPus2_tia_dcdac_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus2_tia_nbrssi_pu_SHIFT(rev)      4
#define ACPHY_RfctrlCoreNapPus2_tia_nbrssi_pu_MASK(rev)       (0x1 << ACPHY_RfctrlCoreNapPus2_tia_nbrssi_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus2_logen2g_rx_div2_pu_SHIFT(rev) 5
#define ACPHY_RfctrlCoreNapPus2_logen2g_rx_div2_pu_MASK(rev)  (0x1 << ACPHY_RfctrlCoreNapPus2_logen2g_rx_div2_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus2_logen2g_tx_div2_pu_SHIFT(rev) 6
#define ACPHY_RfctrlCoreNapPus2_logen2g_tx_div2_pu_MASK(rev)  (0x1 << ACPHY_RfctrlCoreNapPus2_logen2g_tx_div2_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus2_div2g_pwrup_SHIFT(rev)        7
#define ACPHY_RfctrlCoreNapPus2_div2g_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlCoreNapPus2_div2g_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus2_div5g_mimo_bf_en_SHIFT(rev)   8
#define ACPHY_RfctrlCoreNapPus2_div5g_mimo_bf_en_MASK(rev)    (0x1 << ACPHY_RfctrlCoreNapPus2_div5g_mimo_bf_en_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus2_lpf_bias_pu_SHIFT(rev)        9
#define ACPHY_RfctrlCoreNapPus2_lpf_bias_pu_MASK(rev)         (0x1 << ACPHY_RfctrlCoreNapPus2_lpf_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus2_adc_bias_pu_SHIFT(rev)        10
#define ACPHY_RfctrlCoreNapPus2_adc_bias_pu_MASK(rev)         (0x3 << ACPHY_RfctrlCoreNapPus2_adc_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus2_afediv_bias_pu_SHIFT(rev)     12
#define ACPHY_RfctrlCoreNapPus2_afediv_bias_pu_MASK(rev)      (0x1 << ACPHY_RfctrlCoreNapPus2_afediv_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus2_lna1_bias_pu_SHIFT(rev)       13
#define ACPHY_RfctrlCoreNapPus2_lna1_bias_pu_MASK(rev)        (0x1 << ACPHY_RfctrlCoreNapPus2_lna1_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus2_lna_gm_bias_pu_SHIFT(rev)     14
#define ACPHY_RfctrlCoreNapPus2_lna_gm_bias_pu_MASK(rev)      (0x1 << ACPHY_RfctrlCoreNapPus2_lna_gm_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus2_logen_bias_pu_SHIFT(rev)      15
#define ACPHY_RfctrlCoreNapPus2_logen_bias_pu_MASK(rev)       (0x1 << ACPHY_RfctrlCoreNapPus2_logen_bias_pu_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideLogenBias2 */
#define ACPHY_RfctrlOverrideLogenBias2(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b02 : INVALID_ADDRESS))
#define ACPHY_RfctrlOverrideLogenBias2_logen_bias_x2_pu_SHIFT(rev)   0
#define ACPHY_RfctrlOverrideLogenBias2_logen_bias_x2_pu_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLogenBias2_logen_bias_x2_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideLogenBias2_logen_bias_buf_pu_SHIFT(rev)  1
#define ACPHY_RfctrlOverrideLogenBias2_logen_bias_buf_pu_MASK(rev)   (0x1 << ACPHY_RfctrlOverrideLogenBias2_logen_bias_buf_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideLogenBias2_logen_bias_mimo_pu_SHIFT(rev) 2
#define ACPHY_RfctrlOverrideLogenBias2_logen_bias_mimo_pu_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideLogenBias2_logen_bias_mimo_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideLogenBias2_gm_bias_reset_SHIFT(rev)      3
#define ACPHY_RfctrlOverrideLogenBias2_gm_bias_reset_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideLogenBias2_gm_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideLogenBias2_tia_bias_pu_SHIFT(rev)        4
#define ACPHY_RfctrlOverrideLogenBias2_tia_bias_pu_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideLogenBias2_tia_bias_pu_SHIFT(rev))

/* Register ACPHY_RfctrlCoreLogenBias2 */
#define ACPHY_RfctrlCoreLogenBias2(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b03 : INVALID_ADDRESS))
#define ACPHY_RfctrlCoreLogenBias2_logen_bias_x2_pu_SHIFT(rev)   0
#define ACPHY_RfctrlCoreLogenBias2_logen_bias_x2_pu_MASK(rev)    (0x1 << ACPHY_RfctrlCoreLogenBias2_logen_bias_x2_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreLogenBias2_logen_bias_buf_pu_SHIFT(rev)  1
#define ACPHY_RfctrlCoreLogenBias2_logen_bias_buf_pu_MASK(rev)   (0x1 << ACPHY_RfctrlCoreLogenBias2_logen_bias_buf_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreLogenBias2_logen_bias_mimo_pu_SHIFT(rev) 2
#define ACPHY_RfctrlCoreLogenBias2_logen_bias_mimo_pu_MASK(rev)  (0x1 << ACPHY_RfctrlCoreLogenBias2_logen_bias_mimo_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreLogenBias2_gm_bias_reset_SHIFT(rev)      3
#define ACPHY_RfctrlCoreLogenBias2_gm_bias_reset_MASK(rev)       (0x1 << ACPHY_RfctrlCoreLogenBias2_gm_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreLogenBias2_tia_bias_pu_SHIFT(rev)        4
#define ACPHY_RfctrlCoreLogenBias2_tia_bias_pu_MASK(rev)         (0x1 << ACPHY_RfctrlCoreLogenBias2_tia_bias_pu_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideExtraAfeDivCfg2 */
#define ACPHY_RfctrlOverrideExtraAfeDivCfg2(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b04 : INVALID_ADDRESS))
#define ACPHY_RfctrlOverrideExtraAfeDivCfg2_afediv_dac_rsb_ovr_SHIFT(rev)      0
#define ACPHY_RfctrlOverrideExtraAfeDivCfg2_afediv_dac_rsb_ovr_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideExtraAfeDivCfg2_afediv_dac_rsb_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideExtraAfeDivCfg2_afediv_adc_rsb_ovr_SHIFT(rev)      1
#define ACPHY_RfctrlOverrideExtraAfeDivCfg2_afediv_adc_rsb_ovr_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideExtraAfeDivCfg2_afediv_adc_rsb_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideExtraAfeDivCfg2_afediv_adc_div2_ovr_SHIFT(rev)     2
#define ACPHY_RfctrlOverrideExtraAfeDivCfg2_afediv_adc_div2_ovr_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideExtraAfeDivCfg2_afediv_adc_div2_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideExtraAfeDivCfg2_afediv_dac_div2_ovr_SHIFT(rev)     3
#define ACPHY_RfctrlOverrideExtraAfeDivCfg2_afediv_dac_div2_ovr_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideExtraAfeDivCfg2_afediv_dac_div2_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideExtraAfeDivCfg2_afediv_adc_inv_phase_ovr_SHIFT(rev) 4
#define ACPHY_RfctrlOverrideExtraAfeDivCfg2_afediv_adc_inv_phase_ovr_MASK(rev) (0x1 << ACPHY_RfctrlOverrideExtraAfeDivCfg2_afediv_adc_inv_phase_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideExtraAfeDivCfg2_afediv_dac_inv_phase_ovr_SHIFT(rev) 5
#define ACPHY_RfctrlOverrideExtraAfeDivCfg2_afediv_dac_inv_phase_ovr_MASK(rev) (0x1 << ACPHY_RfctrlOverrideExtraAfeDivCfg2_afediv_dac_inv_phase_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideExtraAfeDivCfg2_afediv_mm_route_ovr_SHIFT(rev)     6
#define ACPHY_RfctrlOverrideExtraAfeDivCfg2_afediv_mm_route_ovr_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideExtraAfeDivCfg2_afediv_mm_route_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideExtraAfeDivCfg2_afediv_en_div2_ovr_SHIFT(rev)      7
#define ACPHY_RfctrlOverrideExtraAfeDivCfg2_afediv_en_div2_ovr_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideExtraAfeDivCfg2_afediv_en_div2_ovr_SHIFT(rev))

/* Register ACPHY_dccal_control_332 */
#define ACPHY_dccal_control_332(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b05 : INVALID_ADDRESS))
#define ACPHY_dccal_control_332_dcc_tia_num_entries_SHIFT(rev) 0
#define ACPHY_dccal_control_332_dcc_tia_num_entries_MASK(rev)  (0xf << ACPHY_dccal_control_332_dcc_tia_num_entries_SHIFT(rev))
#define ACPHY_dccal_control_332_dcc_lpf_num_entries_SHIFT(rev) 4
#define ACPHY_dccal_control_332_dcc_lpf_num_entries_MASK(rev)  (0x7 << ACPHY_dccal_control_332_dcc_lpf_num_entries_SHIFT(rev))
#define ACPHY_dccal_control_332_dcoe_lpf_map_0_SHIFT(rev)      7
#define ACPHY_dccal_control_332_dcoe_lpf_map_0_MASK(rev)       (0x7 << ACPHY_dccal_control_332_dcoe_lpf_map_0_SHIFT(rev))
#define ACPHY_dccal_control_332_dcoe_lpf_map_1_SHIFT(rev)      10
#define ACPHY_dccal_control_332_dcoe_lpf_map_1_MASK(rev)       (0x7 << ACPHY_dccal_control_332_dcoe_lpf_map_1_SHIFT(rev))
#define ACPHY_dccal_control_332_dcoe_lpf_map_2_SHIFT(rev)      13
#define ACPHY_dccal_control_332_dcoe_lpf_map_2_MASK(rev)       (0x7 << ACPHY_dccal_control_332_dcoe_lpf_map_2_SHIFT(rev))

/* Register ACPHY_dccal_control_342 */
#define ACPHY_dccal_control_342(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b06 : INVALID_ADDRESS))
#define ACPHY_dccal_control_342_dcoe_lpf_map_3_SHIFT(rev) 0
#define ACPHY_dccal_control_342_dcoe_lpf_map_3_MASK(rev)  (0x7 << ACPHY_dccal_control_342_dcoe_lpf_map_3_SHIFT(rev))
#define ACPHY_dccal_control_342_dcoe_lpf_map_4_SHIFT(rev) 3
#define ACPHY_dccal_control_342_dcoe_lpf_map_4_MASK(rev)  (0x7 << ACPHY_dccal_control_342_dcoe_lpf_map_4_SHIFT(rev))
#define ACPHY_dccal_control_342_dcoe_lpf_map_5_SHIFT(rev) 6
#define ACPHY_dccal_control_342_dcoe_lpf_map_5_MASK(rev)  (0x7 << ACPHY_dccal_control_342_dcoe_lpf_map_5_SHIFT(rev))

/* Register ACPHY_dccal_control_352 */
#define ACPHY_dccal_control_352(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b07 : INVALID_ADDRESS))
#define ACPHY_dccal_control_352_dcoe_tia_map_0_SHIFT(rev) 0
#define ACPHY_dccal_control_352_dcoe_tia_map_0_MASK(rev)  (0xf << ACPHY_dccal_control_352_dcoe_tia_map_0_SHIFT(rev))
#define ACPHY_dccal_control_352_dcoe_tia_map_1_SHIFT(rev) 4
#define ACPHY_dccal_control_352_dcoe_tia_map_1_MASK(rev)  (0xf << ACPHY_dccal_control_352_dcoe_tia_map_1_SHIFT(rev))
#define ACPHY_dccal_control_352_dcoe_tia_map_2_SHIFT(rev) 8
#define ACPHY_dccal_control_352_dcoe_tia_map_2_MASK(rev)  (0xf << ACPHY_dccal_control_352_dcoe_tia_map_2_SHIFT(rev))
#define ACPHY_dccal_control_352_dcoe_tia_map_3_SHIFT(rev) 12
#define ACPHY_dccal_control_352_dcoe_tia_map_3_MASK(rev)  (0xf << ACPHY_dccal_control_352_dcoe_tia_map_3_SHIFT(rev))

/* Register ACPHY_dccal_control_362 */
#define ACPHY_dccal_control_362(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b08 : INVALID_ADDRESS))
#define ACPHY_dccal_control_362_dcoe_tia_map_4_SHIFT(rev) 0
#define ACPHY_dccal_control_362_dcoe_tia_map_4_MASK(rev)  (0xf << ACPHY_dccal_control_362_dcoe_tia_map_4_SHIFT(rev))
#define ACPHY_dccal_control_362_dcoe_tia_map_5_SHIFT(rev) 4
#define ACPHY_dccal_control_362_dcoe_tia_map_5_MASK(rev)  (0xf << ACPHY_dccal_control_362_dcoe_tia_map_5_SHIFT(rev))
#define ACPHY_dccal_control_362_dcoe_tia_map_6_SHIFT(rev) 8
#define ACPHY_dccal_control_362_dcoe_tia_map_6_MASK(rev)  (0xf << ACPHY_dccal_control_362_dcoe_tia_map_6_SHIFT(rev))
#define ACPHY_dccal_control_362_dcoe_tia_map_7_SHIFT(rev) 12
#define ACPHY_dccal_control_362_dcoe_tia_map_7_MASK(rev)  (0xf << ACPHY_dccal_control_362_dcoe_tia_map_7_SHIFT(rev))

/* Register ACPHY_dccal_control_372 */
#define ACPHY_dccal_control_372(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b09 : INVALID_ADDRESS))
#define ACPHY_dccal_control_372_dcoe_tia_map_8_SHIFT(rev)  0
#define ACPHY_dccal_control_372_dcoe_tia_map_8_MASK(rev)   (0xf << ACPHY_dccal_control_372_dcoe_tia_map_8_SHIFT(rev))
#define ACPHY_dccal_control_372_dcoe_tia_map_9_SHIFT(rev)  4
#define ACPHY_dccal_control_372_dcoe_tia_map_9_MASK(rev)   (0xf << ACPHY_dccal_control_372_dcoe_tia_map_9_SHIFT(rev))
#define ACPHY_dccal_control_372_dcoe_tia_map_10_SHIFT(rev) 8
#define ACPHY_dccal_control_372_dcoe_tia_map_10_MASK(rev)  (0xf << ACPHY_dccal_control_372_dcoe_tia_map_10_SHIFT(rev))
#define ACPHY_dccal_control_372_dcoe_tia_map_11_SHIFT(rev) 12
#define ACPHY_dccal_control_372_dcoe_tia_map_11_MASK(rev)  (0xf << ACPHY_dccal_control_372_dcoe_tia_map_11_SHIFT(rev))

/* Register ACPHY_Extra1AfeClkDivOverrideCtrl28nm2 */
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm2(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b0a : INVALID_ADDRESS))
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm2_afediv_dac_rsb_val_SHIFT(rev)   0
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm2_afediv_dac_rsb_val_MASK(rev)    (0x3f << ACPHY_Extra1AfeClkDivOverrideCtrl28nm2_afediv_dac_rsb_val_SHIFT(rev))
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm2_afediv_adc_rsb_val_SHIFT(rev)   6
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm2_afediv_adc_rsb_val_MASK(rev)    (0x3f << ACPHY_Extra1AfeClkDivOverrideCtrl28nm2_afediv_adc_rsb_val_SHIFT(rev))
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm2_afediv_mm_route_en_SHIFT(rev)   12
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm2_afediv_mm_route_en_MASK(rev)    (0x1 << ACPHY_Extra1AfeClkDivOverrideCtrl28nm2_afediv_mm_route_en_SHIFT(rev))
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm2_afediv_en_div2_SHIFT(rev)       13
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm2_afediv_en_div2_MASK(rev)        (0x1 << ACPHY_Extra1AfeClkDivOverrideCtrl28nm2_afediv_en_div2_SHIFT(rev))
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm2_afediv_adc_inv_phase_val_SHIFT(rev) 14
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm2_afediv_adc_inv_phase_val_MASK(rev) (0x1 << ACPHY_Extra1AfeClkDivOverrideCtrl28nm2_afediv_adc_inv_phase_val_SHIFT(rev))
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm2_afediv_dac_inv_phase_val_SHIFT(rev) 15
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm2_afediv_dac_inv_phase_val_MASK(rev) (0x1 << ACPHY_Extra1AfeClkDivOverrideCtrl28nm2_afediv_dac_inv_phase_val_SHIFT(rev))

/* Register ACPHY_Extra2AfeClkDivOverrideCtrl28nm2 */
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm2(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b0b : INVALID_ADDRESS))
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm2_afediv_dac_div2_val_SHIFT(rev) 0
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm2_afediv_dac_div2_val_MASK(rev)  (0x3 << ACPHY_Extra2AfeClkDivOverrideCtrl28nm2_afediv_dac_div2_val_SHIFT(rev))
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm2_afediv_adc_div2_val_SHIFT(rev) 2
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm2_afediv_adc_div2_val_MASK(rev)  (0x3 << ACPHY_Extra2AfeClkDivOverrideCtrl28nm2_afediv_adc_div2_val_SHIFT(rev))
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm2_div2g_pwrup_SHIFT(rev)         4
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm2_div2g_pwrup_MASK(rev)          (0x1 << ACPHY_Extra2AfeClkDivOverrideCtrl28nm2_div2g_pwrup_SHIFT(rev))
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm2_div5g_mimo_bf_en_SHIFT(rev)    5
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm2_div5g_mimo_bf_en_MASK(rev)     (0x1 << ACPHY_Extra2AfeClkDivOverrideCtrl28nm2_div5g_mimo_bf_en_SHIFT(rev))

/* Register ACPHY_RfctrlCoreTXMXCTRL2 */
#define ACPHY_RfctrlCoreTXMXCTRL2(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b0c : INVALID_ADDRESS))
#define ACPHY_RfctrlCoreTXMXCTRL2_mx2g_booster_gc_SHIFT(rev) 0
#define ACPHY_RfctrlCoreTXMXCTRL2_mx2g_booster_gc_MASK(rev)  (0xf << ACPHY_RfctrlCoreTXMXCTRL2_mx2g_booster_gc_SHIFT(rev))
#define ACPHY_RfctrlCoreTXMXCTRL2_mx5g_booster_gc_SHIFT(rev) 4
#define ACPHY_RfctrlCoreTXMXCTRL2_mx5g_booster_gc_MASK(rev)  (0xf << ACPHY_RfctrlCoreTXMXCTRL2_mx5g_booster_gc_SHIFT(rev))
#define ACPHY_RfctrlCoreTXMXCTRL2_mx5g_de_q_SHIFT(rev)       8
#define ACPHY_RfctrlCoreTXMXCTRL2_mx5g_de_q_MASK(rev)        (0x3 << ACPHY_RfctrlCoreTXMXCTRL2_mx5g_de_q_SHIFT(rev))
#define ACPHY_RfctrlCoreTXMXCTRL2_pad5g_de_q_SHIFT(rev)      10
#define ACPHY_RfctrlCoreTXMXCTRL2_pad5g_de_q_MASK(rev)       (0x3 << ACPHY_RfctrlCoreTXMXCTRL2_pad5g_de_q_SHIFT(rev))

/* Register ACPHY_dccal_control_382 */
#define ACPHY_dccal_control_382(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b0d : INVALID_ADDRESS))
#define ACPHY_dccal_control_382_dcoe_tia_inv_map_0_SHIFT(rev) 0
#define ACPHY_dccal_control_382_dcoe_tia_inv_map_0_MASK(rev)  (0xf << ACPHY_dccal_control_382_dcoe_tia_inv_map_0_SHIFT(rev))
#define ACPHY_dccal_control_382_dcoe_tia_inv_map_1_SHIFT(rev) 4
#define ACPHY_dccal_control_382_dcoe_tia_inv_map_1_MASK(rev)  (0xf << ACPHY_dccal_control_382_dcoe_tia_inv_map_1_SHIFT(rev))
#define ACPHY_dccal_control_382_dcoe_tia_inv_map_2_SHIFT(rev) 8
#define ACPHY_dccal_control_382_dcoe_tia_inv_map_2_MASK(rev)  (0xf << ACPHY_dccal_control_382_dcoe_tia_inv_map_2_SHIFT(rev))
#define ACPHY_dccal_control_382_dcoe_tia_inv_map_3_SHIFT(rev) 12
#define ACPHY_dccal_control_382_dcoe_tia_inv_map_3_MASK(rev)  (0xf << ACPHY_dccal_control_382_dcoe_tia_inv_map_3_SHIFT(rev))

/* Register ACPHY_dccal_control_392 */
#define ACPHY_dccal_control_392(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b0e : INVALID_ADDRESS))
#define ACPHY_dccal_control_392_dcoe_tia_inv_map_4_SHIFT(rev) 0
#define ACPHY_dccal_control_392_dcoe_tia_inv_map_4_MASK(rev)  (0xf << ACPHY_dccal_control_392_dcoe_tia_inv_map_4_SHIFT(rev))
#define ACPHY_dccal_control_392_dcoe_tia_inv_map_5_SHIFT(rev) 4
#define ACPHY_dccal_control_392_dcoe_tia_inv_map_5_MASK(rev)  (0xf << ACPHY_dccal_control_392_dcoe_tia_inv_map_5_SHIFT(rev))
#define ACPHY_dccal_control_392_dcoe_tia_inv_map_6_SHIFT(rev) 8
#define ACPHY_dccal_control_392_dcoe_tia_inv_map_6_MASK(rev)  (0xf << ACPHY_dccal_control_392_dcoe_tia_inv_map_6_SHIFT(rev))
#define ACPHY_dccal_control_392_dcoe_tia_inv_map_7_SHIFT(rev) 12
#define ACPHY_dccal_control_392_dcoe_tia_inv_map_7_MASK(rev)  (0xf << ACPHY_dccal_control_392_dcoe_tia_inv_map_7_SHIFT(rev))

/* Register ACPHY_dccal_control_402 */
#define ACPHY_dccal_control_402(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b0f : INVALID_ADDRESS))
#define ACPHY_dccal_control_402_dcoe_tia_inv_map_8_SHIFT(rev)  0
#define ACPHY_dccal_control_402_dcoe_tia_inv_map_8_MASK(rev)   (0xf << ACPHY_dccal_control_402_dcoe_tia_inv_map_8_SHIFT(rev))
#define ACPHY_dccal_control_402_dcoe_tia_inv_map_9_SHIFT(rev)  4
#define ACPHY_dccal_control_402_dcoe_tia_inv_map_9_MASK(rev)   (0xf << ACPHY_dccal_control_402_dcoe_tia_inv_map_9_SHIFT(rev))
#define ACPHY_dccal_control_402_dcoe_tia_inv_map_10_SHIFT(rev) 8
#define ACPHY_dccal_control_402_dcoe_tia_inv_map_10_MASK(rev)  (0xf << ACPHY_dccal_control_402_dcoe_tia_inv_map_10_SHIFT(rev))
#define ACPHY_dccal_control_402_dcoe_tia_inv_map_11_SHIFT(rev) 12
#define ACPHY_dccal_control_402_dcoe_tia_inv_map_11_MASK(rev)  (0xf << ACPHY_dccal_control_402_dcoe_tia_inv_map_11_SHIFT(rev))

/* Register ACPHY_dccal_control_412 */
#define ACPHY_dccal_control_412(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b10 : INVALID_ADDRESS))
#define ACPHY_dccal_control_412_dcoe_tia_inv_map_12_SHIFT(rev) 0
#define ACPHY_dccal_control_412_dcoe_tia_inv_map_12_MASK(rev)  (0xf << ACPHY_dccal_control_412_dcoe_tia_inv_map_12_SHIFT(rev))
#define ACPHY_dccal_control_412_dcoe_tia_inv_map_13_SHIFT(rev) 4
#define ACPHY_dccal_control_412_dcoe_tia_inv_map_13_MASK(rev)  (0xf << ACPHY_dccal_control_412_dcoe_tia_inv_map_13_SHIFT(rev))
#define ACPHY_dccal_control_412_dcoe_tia_inv_map_14_SHIFT(rev) 8
#define ACPHY_dccal_control_412_dcoe_tia_inv_map_14_MASK(rev)  (0xf << ACPHY_dccal_control_412_dcoe_tia_inv_map_14_SHIFT(rev))
#define ACPHY_dccal_control_412_dcoe_tia_inv_map_15_SHIFT(rev) 12
#define ACPHY_dccal_control_412_dcoe_tia_inv_map_15_MASK(rev)  (0xf << ACPHY_dccal_control_412_dcoe_tia_inv_map_15_SHIFT(rev))

/* Register ACPHY_dccal_control_422 */
#define ACPHY_dccal_control_422(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b11 : INVALID_ADDRESS))
#define ACPHY_dccal_control_422_dcoe_lpf_inv_map_0_SHIFT(rev) 0
#define ACPHY_dccal_control_422_dcoe_lpf_inv_map_0_MASK(rev)  (0x7 << ACPHY_dccal_control_422_dcoe_lpf_inv_map_0_SHIFT(rev))
#define ACPHY_dccal_control_422_dcoe_lpf_inv_map_1_SHIFT(rev) 3
#define ACPHY_dccal_control_422_dcoe_lpf_inv_map_1_MASK(rev)  (0x7 << ACPHY_dccal_control_422_dcoe_lpf_inv_map_1_SHIFT(rev))
#define ACPHY_dccal_control_422_dcoe_lpf_inv_map_2_SHIFT(rev) 6
#define ACPHY_dccal_control_422_dcoe_lpf_inv_map_2_MASK(rev)  (0x7 << ACPHY_dccal_control_422_dcoe_lpf_inv_map_2_SHIFT(rev))
#define ACPHY_dccal_control_422_dcoe_lpf_inv_map_3_SHIFT(rev) 9
#define ACPHY_dccal_control_422_dcoe_lpf_inv_map_3_MASK(rev)  (0x7 << ACPHY_dccal_control_422_dcoe_lpf_inv_map_3_SHIFT(rev))

/* Register ACPHY_dccal_control_432 */
#define ACPHY_dccal_control_432(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b12 : INVALID_ADDRESS))
#define ACPHY_dccal_control_432_dcoe_lpf_inv_map_4_SHIFT(rev) 0
#define ACPHY_dccal_control_432_dcoe_lpf_inv_map_4_MASK(rev)  (0x7 << ACPHY_dccal_control_432_dcoe_lpf_inv_map_4_SHIFT(rev))
#define ACPHY_dccal_control_432_dcoe_lpf_inv_map_5_SHIFT(rev) 3
#define ACPHY_dccal_control_432_dcoe_lpf_inv_map_5_MASK(rev)  (0x7 << ACPHY_dccal_control_432_dcoe_lpf_inv_map_5_SHIFT(rev))
#define ACPHY_dccal_control_432_dcoe_num_entries_SHIFT(rev)   6
#define ACPHY_dccal_control_432_dcoe_num_entries_MASK(rev)    (0x3f << ACPHY_dccal_control_432_dcoe_num_entries_SHIFT(rev))

/* Register ACPHY_Core2Adcclip_aci */
#define ACPHY_Core2Adcclip_aci(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b20 : INVALID_ADDRESS))
#define ACPHY_Core2Adcclip_aci_adc_clip_cnt_th_SHIFT(rev) 0
#define ACPHY_Core2Adcclip_aci_adc_clip_cnt_th_MASK(rev)  (0xff << ACPHY_Core2Adcclip_aci_adc_clip_cnt_th_SHIFT(rev))

/* Register ACPHY_Core2FastAgcClipCntTh_aci */
#define ACPHY_Core2FastAgcClipCntTh_aci(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b21 : INVALID_ADDRESS))
#define ACPHY_Core2FastAgcClipCntTh_aci_fastAgcNbClipCntTh_SHIFT(rev) 0
#define ACPHY_Core2FastAgcClipCntTh_aci_fastAgcNbClipCntTh_MASK(rev)  (0xff << ACPHY_Core2FastAgcClipCntTh_aci_fastAgcNbClipCntTh_SHIFT(rev))
#define ACPHY_Core2FastAgcClipCntTh_aci_fastAgcW1ClipCntTh_SHIFT(rev) 8
#define ACPHY_Core2FastAgcClipCntTh_aci_fastAgcW1ClipCntTh_MASK(rev)  (0xff << ACPHY_Core2FastAgcClipCntTh_aci_fastAgcW1ClipCntTh_SHIFT(rev))

/* Register ACPHY_Core2RssiClipMuxSel_aci */
#define ACPHY_Core2RssiClipMuxSel_aci(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b22 : INVALID_ADDRESS))
#define ACPHY_Core2RssiClipMuxSel_aci_fastAgcNbClipMuxSel_SHIFT(rev) 0
#define ACPHY_Core2RssiClipMuxSel_aci_fastAgcNbClipMuxSel_MASK(rev)  (0x3 << ACPHY_Core2RssiClipMuxSel_aci_fastAgcNbClipMuxSel_SHIFT(rev))
#define ACPHY_Core2RssiClipMuxSel_aci_fastAgcW1ClipMuxSel_SHIFT(rev) 2
#define ACPHY_Core2RssiClipMuxSel_aci_fastAgcW1ClipMuxSel_MASK(rev)  (0x3 << ACPHY_Core2RssiClipMuxSel_aci_fastAgcW1ClipMuxSel_SHIFT(rev))
#define ACPHY_Core2RssiClipMuxSel_aci_fastAgcW3ClipMuxSel_SHIFT(rev) 4
#define ACPHY_Core2RssiClipMuxSel_aci_fastAgcW3ClipMuxSel_MASK(rev)  (0x1 << ACPHY_Core2RssiClipMuxSel_aci_fastAgcW3ClipMuxSel_SHIFT(rev))

/* Register ACPHY_Core2InitGainCodeA_aci */
#define ACPHY_Core2InitGainCodeA_aci(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b23 : INVALID_ADDRESS))
#define ACPHY_Core2InitGainCodeA_aci_initmixergainIndex_SHIFT(rev) 7
#define ACPHY_Core2InitGainCodeA_aci_initmixergainIndex_MASK(rev)  (0xf << ACPHY_Core2InitGainCodeA_aci_initmixergainIndex_SHIFT(rev))
#define ACPHY_Core2InitGainCodeA_aci_initlna2Index_SHIFT(rev)      4
#define ACPHY_Core2InitGainCodeA_aci_initlna2Index_MASK(rev)       (0x7 << ACPHY_Core2InitGainCodeA_aci_initlna2Index_SHIFT(rev))
#define ACPHY_Core2InitGainCodeA_aci_initLnaIndex_SHIFT(rev)       1
#define ACPHY_Core2InitGainCodeA_aci_initLnaIndex_MASK(rev)        (0x7 << ACPHY_Core2InitGainCodeA_aci_initLnaIndex_SHIFT(rev))
#define ACPHY_Core2InitGainCodeA_aci_initExtLnaIndex_SHIFT(rev)    0
#define ACPHY_Core2InitGainCodeA_aci_initExtLnaIndex_MASK(rev)     (0x1 << ACPHY_Core2InitGainCodeA_aci_initExtLnaIndex_SHIFT(rev))

/* Register ACPHY_Core2InitGainCodeB_aci */
#define ACPHY_Core2InitGainCodeB_aci(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b24 : INVALID_ADDRESS))
#define ACPHY_Core2InitGainCodeB_aci_initvgagainIndex_SHIFT(rev) 12
#define ACPHY_Core2InitGainCodeB_aci_initvgagainIndex_MASK(rev)  (0xf << ACPHY_Core2InitGainCodeB_aci_initvgagainIndex_SHIFT(rev))
#define ACPHY_Core2InitGainCodeB_aci_InitBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core2InitGainCodeB_aci_InitBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core2InitGainCodeB_aci_InitBiQ1Index_SHIFT(rev))
#define ACPHY_Core2InitGainCodeB_aci_InitBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core2InitGainCodeB_aci_InitBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core2InitGainCodeB_aci_InitBiQ0Index_SHIFT(rev))
#define ACPHY_Core2InitGainCodeB_aci_InitHiLna1Byp_SHIFT(rev)    1
#define ACPHY_Core2InitGainCodeB_aci_InitHiLna1Byp_MASK(rev)     (0x1 << ACPHY_Core2InitGainCodeB_aci_InitHiLna1Byp_SHIFT(rev))

/* Register ACPHY_Core2clipHiGainCodeA_aci */
#define ACPHY_Core2clipHiGainCodeA_aci(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b25 : INVALID_ADDRESS))
#define ACPHY_Core2clipHiGainCodeA_aci_clip1himixergainIndex_SHIFT(rev) 7
#define ACPHY_Core2clipHiGainCodeA_aci_clip1himixergainIndex_MASK(rev)  (0xf << ACPHY_Core2clipHiGainCodeA_aci_clip1himixergainIndex_SHIFT(rev))
#define ACPHY_Core2clipHiGainCodeA_aci_clip1hilna2Index_SHIFT(rev)      4
#define ACPHY_Core2clipHiGainCodeA_aci_clip1hilna2Index_MASK(rev)       (0x7 << ACPHY_Core2clipHiGainCodeA_aci_clip1hilna2Index_SHIFT(rev))
#define ACPHY_Core2clipHiGainCodeA_aci_clip1hiLnaIndex_SHIFT(rev)       1
#define ACPHY_Core2clipHiGainCodeA_aci_clip1hiLnaIndex_MASK(rev)        (0x7 << ACPHY_Core2clipHiGainCodeA_aci_clip1hiLnaIndex_SHIFT(rev))
#define ACPHY_Core2clipHiGainCodeA_aci_clip1hiextLnaIndex_SHIFT(rev)    0
#define ACPHY_Core2clipHiGainCodeA_aci_clip1hiextLnaIndex_MASK(rev)     (0x1 << ACPHY_Core2clipHiGainCodeA_aci_clip1hiextLnaIndex_SHIFT(rev))

/* Register ACPHY_Core2clipHiGainCodeB_aci */
#define ACPHY_Core2clipHiGainCodeB_aci(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b26 : INVALID_ADDRESS))
#define ACPHY_Core2clipHiGainCodeB_aci_clip1hivgagainIndex_SHIFT(rev) 12
#define ACPHY_Core2clipHiGainCodeB_aci_clip1hivgagainIndex_MASK(rev)  (0xf << ACPHY_Core2clipHiGainCodeB_aci_clip1hivgagainIndex_SHIFT(rev))
#define ACPHY_Core2clipHiGainCodeB_aci_clip1hiBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core2clipHiGainCodeB_aci_clip1hiBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core2clipHiGainCodeB_aci_clip1hiBiQ1Index_SHIFT(rev))
#define ACPHY_Core2clipHiGainCodeB_aci_clip1hiBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core2clipHiGainCodeB_aci_clip1hiBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core2clipHiGainCodeB_aci_clip1hiBiQ0Index_SHIFT(rev))
#define ACPHY_Core2clipHiGainCodeB_aci_clip1HiLna1Byp_SHIFT(rev)      1
#define ACPHY_Core2clipHiGainCodeB_aci_clip1HiLna1Byp_MASK(rev)       (0x1 << ACPHY_Core2clipHiGainCodeB_aci_clip1HiLna1Byp_SHIFT(rev))

/* Register ACPHY_Core2clipmdGainCodeA_aci */
#define ACPHY_Core2clipmdGainCodeA_aci(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b27 : INVALID_ADDRESS))
#define ACPHY_Core2clipmdGainCodeA_aci_clip1mdmixergainIndex_SHIFT(rev) 7
#define ACPHY_Core2clipmdGainCodeA_aci_clip1mdmixergainIndex_MASK(rev)  (0xf << ACPHY_Core2clipmdGainCodeA_aci_clip1mdmixergainIndex_SHIFT(rev))
#define ACPHY_Core2clipmdGainCodeA_aci_clip1mdlna2Index_SHIFT(rev)      4
#define ACPHY_Core2clipmdGainCodeA_aci_clip1mdlna2Index_MASK(rev)       (0x7 << ACPHY_Core2clipmdGainCodeA_aci_clip1mdlna2Index_SHIFT(rev))
#define ACPHY_Core2clipmdGainCodeA_aci_clip1mdLnaIndex_SHIFT(rev)       1
#define ACPHY_Core2clipmdGainCodeA_aci_clip1mdLnaIndex_MASK(rev)        (0x7 << ACPHY_Core2clipmdGainCodeA_aci_clip1mdLnaIndex_SHIFT(rev))
#define ACPHY_Core2clipmdGainCodeA_aci_clip1mdextLnaIndex_SHIFT(rev)    0
#define ACPHY_Core2clipmdGainCodeA_aci_clip1mdextLnaIndex_MASK(rev)     (0x1 << ACPHY_Core2clipmdGainCodeA_aci_clip1mdextLnaIndex_SHIFT(rev))

/* Register ACPHY_Core2clipmdGainCodeB_aci */
#define ACPHY_Core2clipmdGainCodeB_aci(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b28 : INVALID_ADDRESS))
#define ACPHY_Core2clipmdGainCodeB_aci_clip1mdvgagainIndex_SHIFT(rev) 12
#define ACPHY_Core2clipmdGainCodeB_aci_clip1mdvgagainIndex_MASK(rev)  (0xf << ACPHY_Core2clipmdGainCodeB_aci_clip1mdvgagainIndex_SHIFT(rev))
#define ACPHY_Core2clipmdGainCodeB_aci_clip1mdBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core2clipmdGainCodeB_aci_clip1mdBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core2clipmdGainCodeB_aci_clip1mdBiQ1Index_SHIFT(rev))
#define ACPHY_Core2clipmdGainCodeB_aci_clip1mdBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core2clipmdGainCodeB_aci_clip1mdBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core2clipmdGainCodeB_aci_clip1mdBiQ0Index_SHIFT(rev))
#define ACPHY_Core2clipmdGainCodeB_aci_clip1mdLna1Byp_SHIFT(rev)      1
#define ACPHY_Core2clipmdGainCodeB_aci_clip1mdLna1Byp_MASK(rev)       (0x1 << ACPHY_Core2clipmdGainCodeB_aci_clip1mdLna1Byp_SHIFT(rev))

/* Register ACPHY_Core2cliploGainCodeA_aci */
#define ACPHY_Core2cliploGainCodeA_aci(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b29 : INVALID_ADDRESS))
#define ACPHY_Core2cliploGainCodeA_aci_clip1lomixergainIndex_SHIFT(rev) 7
#define ACPHY_Core2cliploGainCodeA_aci_clip1lomixergainIndex_MASK(rev)  (0xf << ACPHY_Core2cliploGainCodeA_aci_clip1lomixergainIndex_SHIFT(rev))
#define ACPHY_Core2cliploGainCodeA_aci_clip1lolna2Index_SHIFT(rev)      4
#define ACPHY_Core2cliploGainCodeA_aci_clip1lolna2Index_MASK(rev)       (0x7 << ACPHY_Core2cliploGainCodeA_aci_clip1lolna2Index_SHIFT(rev))
#define ACPHY_Core2cliploGainCodeA_aci_clip1loLnaIndex_SHIFT(rev)       1
#define ACPHY_Core2cliploGainCodeA_aci_clip1loLnaIndex_MASK(rev)        (0x7 << ACPHY_Core2cliploGainCodeA_aci_clip1loLnaIndex_SHIFT(rev))
#define ACPHY_Core2cliploGainCodeA_aci_clip1loextLnaIndex_SHIFT(rev)    0
#define ACPHY_Core2cliploGainCodeA_aci_clip1loextLnaIndex_MASK(rev)     (0x1 << ACPHY_Core2cliploGainCodeA_aci_clip1loextLnaIndex_SHIFT(rev))

/* Register ACPHY_Core2cliploGainCodeB_aci */
#define ACPHY_Core2cliploGainCodeB_aci(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b2a : INVALID_ADDRESS))
#define ACPHY_Core2cliploGainCodeB_aci_clip1lovgagainIndex_SHIFT(rev) 12
#define ACPHY_Core2cliploGainCodeB_aci_clip1lovgagainIndex_MASK(rev)  (0xf << ACPHY_Core2cliploGainCodeB_aci_clip1lovgagainIndex_SHIFT(rev))
#define ACPHY_Core2cliploGainCodeB_aci_clip1loBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core2cliploGainCodeB_aci_clip1loBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core2cliploGainCodeB_aci_clip1loBiQ1Index_SHIFT(rev))
#define ACPHY_Core2cliploGainCodeB_aci_clip1loBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core2cliploGainCodeB_aci_clip1loBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core2cliploGainCodeB_aci_clip1loBiQ0Index_SHIFT(rev))
#define ACPHY_Core2cliploGainCodeB_aci_clip1loLna1Byp_SHIFT(rev)      1
#define ACPHY_Core2cliploGainCodeB_aci_clip1loLna1Byp_MASK(rev)       (0x1 << ACPHY_Core2cliploGainCodeB_aci_clip1loLna1Byp_SHIFT(rev))

/* Register ACPHY_Core2clip2GainCodeA_aci */
#define ACPHY_Core2clip2GainCodeA_aci(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b2b : INVALID_ADDRESS))
#define ACPHY_Core2clip2GainCodeA_aci_clip2mixergainIndex_SHIFT(rev) 7
#define ACPHY_Core2clip2GainCodeA_aci_clip2mixergainIndex_MASK(rev)  (0xf << ACPHY_Core2clip2GainCodeA_aci_clip2mixergainIndex_SHIFT(rev))
#define ACPHY_Core2clip2GainCodeA_aci_clip2lna2Index_SHIFT(rev)      4
#define ACPHY_Core2clip2GainCodeA_aci_clip2lna2Index_MASK(rev)       (0x7 << ACPHY_Core2clip2GainCodeA_aci_clip2lna2Index_SHIFT(rev))
#define ACPHY_Core2clip2GainCodeA_aci_clip2LnaIndex_SHIFT(rev)       1
#define ACPHY_Core2clip2GainCodeA_aci_clip2LnaIndex_MASK(rev)        (0x7 << ACPHY_Core2clip2GainCodeA_aci_clip2LnaIndex_SHIFT(rev))
#define ACPHY_Core2clip2GainCodeA_aci_cllip2extLnaIndex_SHIFT(rev)   0
#define ACPHY_Core2clip2GainCodeA_aci_cllip2extLnaIndex_MASK(rev)    (0x1 << ACPHY_Core2clip2GainCodeA_aci_cllip2extLnaIndex_SHIFT(rev))

/* Register ACPHY_Core2clip2GainCodeB_aci */
#define ACPHY_Core2clip2GainCodeB_aci(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b2c : INVALID_ADDRESS))
#define ACPHY_Core2clip2GainCodeB_aci_clip2vgagainIndex_SHIFT(rev) 12
#define ACPHY_Core2clip2GainCodeB_aci_clip2vgagainIndex_MASK(rev)  (0xf << ACPHY_Core2clip2GainCodeB_aci_clip2vgagainIndex_SHIFT(rev))
#define ACPHY_Core2clip2GainCodeB_aci_clip2BiQ1Index_SHIFT(rev)    8
#define ACPHY_Core2clip2GainCodeB_aci_clip2BiQ1Index_MASK(rev)     (0x7 << ACPHY_Core2clip2GainCodeB_aci_clip2BiQ1Index_SHIFT(rev))
#define ACPHY_Core2clip2GainCodeB_aci_clip2BiQ0Index_SHIFT(rev)    4
#define ACPHY_Core2clip2GainCodeB_aci_clip2BiQ0Index_MASK(rev)     (0x7 << ACPHY_Core2clip2GainCodeB_aci_clip2BiQ0Index_SHIFT(rev))
#define ACPHY_Core2clip2GainCodeB_aci_clip2Lna1Byp_SHIFT(rev)      1
#define ACPHY_Core2clip2GainCodeB_aci_clip2Lna1Byp_MASK(rev)       (0x1 << ACPHY_Core2clip2GainCodeB_aci_clip2Lna1Byp_SHIFT(rev))

/* Register ACPHY_Core2clipGainCodeB_ilnaP_aci */
#define ACPHY_Core2clipGainCodeB_ilnaP_aci(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b2d : INVALID_ADDRESS))
#define ACPHY_Core2clipGainCodeB_ilnaP_aci_clip1Lna1Byp_ilnap_SHIFT(rev) 1
#define ACPHY_Core2clipGainCodeB_ilnaP_aci_clip1Lna1Byp_ilnap_MASK(rev)  (0x1 << ACPHY_Core2clipGainCodeB_ilnaP_aci_clip1Lna1Byp_ilnap_SHIFT(rev))

/* Register ACPHY_Core2DSSScckPktGain_aci */
#define ACPHY_Core2DSSScckPktGain_aci(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b2e : INVALID_ADDRESS))
#define ACPHY_Core2DSSScckPktGain_aci_dsss_cck_maxAnalogGaindb_SHIFT(rev) 8
#define ACPHY_Core2DSSScckPktGain_aci_dsss_cck_maxAnalogGaindb_MASK(rev)  (0xff << ACPHY_Core2DSSScckPktGain_aci_dsss_cck_maxAnalogGaindb_SHIFT(rev))

/* Register ACPHY_Core2HpFBw_aci */
#define ACPHY_Core2HpFBw_aci(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b2f : INVALID_ADDRESS))
#define ACPHY_Core2HpFBw_aci_maxAnalogGaindb_SHIFT(rev) 8
#define ACPHY_Core2HpFBw_aci_maxAnalogGaindb_MASK(rev)  (0xff << ACPHY_Core2HpFBw_aci_maxAnalogGaindb_SHIFT(rev))

/* Register ACPHY_Core2mClpAgcW1ClipCntTh_aci */
#define ACPHY_Core2mClpAgcW1ClipCntTh_aci(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b30 : INVALID_ADDRESS))
#define ACPHY_Core2mClpAgcW1ClipCntTh_aci_mClpAgcW1ClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core2mClpAgcW1ClipCntTh_aci_mClpAgcW1ClipCntThLo_MASK(rev)  (0xff << ACPHY_Core2mClpAgcW1ClipCntTh_aci_mClpAgcW1ClipCntThLo_SHIFT(rev))
#define ACPHY_Core2mClpAgcW1ClipCntTh_aci_mClpAgcW1ClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core2mClpAgcW1ClipCntTh_aci_mClpAgcW1ClipCntThHi_MASK(rev)  (0xff << ACPHY_Core2mClpAgcW1ClipCntTh_aci_mClpAgcW1ClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core2mClpAgcW3ClipCntTh_aci */
#define ACPHY_Core2mClpAgcW3ClipCntTh_aci(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b31 : INVALID_ADDRESS))
#define ACPHY_Core2mClpAgcW3ClipCntTh_aci_mClpAgcW3ClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core2mClpAgcW3ClipCntTh_aci_mClpAgcW3ClipCntThLo_MASK(rev)  (0xff << ACPHY_Core2mClpAgcW3ClipCntTh_aci_mClpAgcW3ClipCntThLo_SHIFT(rev))
#define ACPHY_Core2mClpAgcW3ClipCntTh_aci_mClpAgcW3ClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core2mClpAgcW3ClipCntTh_aci_mClpAgcW3ClipCntThHi_MASK(rev)  (0xff << ACPHY_Core2mClpAgcW3ClipCntTh_aci_mClpAgcW3ClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core2mClpAgcNbClipCntTh_aci */
#define ACPHY_Core2mClpAgcNbClipCntTh_aci(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b32 : INVALID_ADDRESS))
#define ACPHY_Core2mClpAgcNbClipCntTh_aci_mClpAgcNbClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core2mClpAgcNbClipCntTh_aci_mClpAgcNbClipCntThLo_MASK(rev)  (0xff << ACPHY_Core2mClpAgcNbClipCntTh_aci_mClpAgcNbClipCntThLo_SHIFT(rev))
#define ACPHY_Core2mClpAgcNbClipCntTh_aci_mClpAgcNbClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core2mClpAgcNbClipCntTh_aci_mClpAgcNbClipCntThHi_MASK(rev)  (0xff << ACPHY_Core2mClpAgcNbClipCntTh_aci_mClpAgcNbClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core2mClpAgcMDClipCntTh1_aci */
#define ACPHY_Core2mClpAgcMDClipCntTh1_aci(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b33 : INVALID_ADDRESS))
#define ACPHY_Core2mClpAgcMDClipCntTh1_aci_mClpAgcNbClipCntThMd_SHIFT(rev) 0
#define ACPHY_Core2mClpAgcMDClipCntTh1_aci_mClpAgcNbClipCntThMd_MASK(rev)  (0xff << ACPHY_Core2mClpAgcMDClipCntTh1_aci_mClpAgcNbClipCntThMd_SHIFT(rev))
#define ACPHY_Core2mClpAgcMDClipCntTh1_aci_mClpAgcW3ClipCntThMd_SHIFT(rev) 8
#define ACPHY_Core2mClpAgcMDClipCntTh1_aci_mClpAgcW3ClipCntThMd_MASK(rev)  (0xff << ACPHY_Core2mClpAgcMDClipCntTh1_aci_mClpAgcW3ClipCntThMd_SHIFT(rev))

/* Register ACPHY_Core2mClpAgcMDClipCntTh2_aci */
#define ACPHY_Core2mClpAgcMDClipCntTh2_aci(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b34 : INVALID_ADDRESS))
#define ACPHY_Core2mClpAgcMDClipCntTh2_aci_mClpAgcW1ClipCntThMd_SHIFT(rev) 0
#define ACPHY_Core2mClpAgcMDClipCntTh2_aci_mClpAgcW1ClipCntThMd_MASK(rev)  (0xff << ACPHY_Core2mClpAgcMDClipCntTh2_aci_mClpAgcW1ClipCntThMd_SHIFT(rev))

/* Register ACPHY_Core2SsAgcNbClipCntTh1_aci */
#define ACPHY_Core2SsAgcNbClipCntTh1_aci(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b35 : INVALID_ADDRESS))
#define ACPHY_Core2SsAgcNbClipCntTh1_aci_ssAgcNbClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core2SsAgcNbClipCntTh1_aci_ssAgcNbClipCntThLo_MASK(rev)  (0xff << ACPHY_Core2SsAgcNbClipCntTh1_aci_ssAgcNbClipCntThLo_SHIFT(rev))
#define ACPHY_Core2SsAgcNbClipCntTh1_aci_ssAgcNbClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core2SsAgcNbClipCntTh1_aci_ssAgcNbClipCntThHi_MASK(rev)  (0xff << ACPHY_Core2SsAgcNbClipCntTh1_aci_ssAgcNbClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core2SsAgcW1ClipCntTh_aci */
#define ACPHY_Core2SsAgcW1ClipCntTh_aci(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b36 : INVALID_ADDRESS))
#define ACPHY_Core2SsAgcW1ClipCntTh_aci_ssAgcW1ClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core2SsAgcW1ClipCntTh_aci_ssAgcW1ClipCntThLo_MASK(rev)  (0xff << ACPHY_Core2SsAgcW1ClipCntTh_aci_ssAgcW1ClipCntThLo_SHIFT(rev))
#define ACPHY_Core2SsAgcW1ClipCntTh_aci_ssAgcW1ClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core2SsAgcW1ClipCntTh_aci_ssAgcW1ClipCntThHi_MASK(rev)  (0xff << ACPHY_Core2SsAgcW1ClipCntTh_aci_ssAgcW1ClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core2_BiQuad_MaxGain_aci */
#define ACPHY_Core2_BiQuad_MaxGain_aci(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b37 : INVALID_ADDRESS))
#define ACPHY_Core2_BiQuad_MaxGain_aci_BiQuad_MaxGain_SHIFT(rev) 0
#define ACPHY_Core2_BiQuad_MaxGain_aci_BiQuad_MaxGain_MASK(rev)  (0xff << ACPHY_Core2_BiQuad_MaxGain_aci_BiQuad_MaxGain_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr2 */
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr2(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b38 : INVALID_ADDRESS))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr2_ofdm_nominal_clip_th_hipwr_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr2_ofdm_nominal_clip_th_hipwr_MASK(rev) (0xffff << ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr2_ofdm_nominal_clip_th_hipwr_SHIFT(rev))

/* Register ACPHY_PREMPT_cck_nominal_clip_th_hipwr2 */
#define ACPHY_PREMPT_cck_nominal_clip_th_hipwr2(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b39 : INVALID_ADDRESS))
#define ACPHY_PREMPT_cck_nominal_clip_th_hipwr2_cck_nominal_clip_th_hipwr_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_nominal_clip_th_hipwr2_cck_nominal_clip_th_hipwr_MASK(rev) (0xffff << ACPHY_PREMPT_cck_nominal_clip_th_hipwr2_cck_nominal_clip_th_hipwr_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits2 */
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits2(rev)                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b3a : INVALID_ADDRESS))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits2_ofdm_nominal_clip_th_hipwr_msb_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits2_ofdm_nominal_clip_th_hipwr_msb_MASK(rev) (0x1 << ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits2_ofdm_nominal_clip_th_hipwr_msb_SHIFT(rev))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits2_cck_nominal_clip_th_hipwr_msb_SHIFT(rev) 1
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits2_cck_nominal_clip_th_hipwr_msb_MASK(rev) (0x1 << ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits2_cck_nominal_clip_th_hipwr_msb_SHIFT(rev))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits2_ofdm_nominal_clip_th_hipwr_lsb_bits_SHIFT(rev) 2
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits2_ofdm_nominal_clip_th_hipwr_lsb_bits_MASK(rev) (0x7 << ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits2_ofdm_nominal_clip_th_hipwr_lsb_bits_SHIFT(rev))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits2_cck_nominal_clip_th_hipwr_lsb_bits_SHIFT(rev) 5
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits2_cck_nominal_clip_th_hipwr_lsb_bits_MASK(rev) (0x7 << ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits2_cck_nominal_clip_th_hipwr_lsb_bits_SHIFT(rev))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits2_hipwr_abort_region_gain_th_SHIFT(rev) 8
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits2_hipwr_abort_region_gain_th_MASK(rev) (0xff << ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits2_hipwr_abort_region_gain_th_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config22 */
#define ACPHY_Tiny_ACI_config22(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b41 : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config22_aci_det_threshold1_nor_1_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config22_aci_det_threshold1_nor_1_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config22_aci_det_threshold1_nor_1_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config32 */
#define ACPHY_Tiny_ACI_config32(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b42 : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config32_aci_det_threshold1_nor_2_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config32_aci_det_threshold1_nor_2_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config32_aci_det_threshold1_nor_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config42 */
#define ACPHY_Tiny_ACI_config42(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b43 : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config42_aci_det_threshold1_aci_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config42_aci_det_threshold1_aci_0_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config42_aci_det_threshold1_aci_0_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config52 */
#define ACPHY_Tiny_ACI_config52(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b44 : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config52_aci_det_threshold1_aci_1_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config52_aci_det_threshold1_aci_1_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config52_aci_det_threshold1_aci_1_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config62 */
#define ACPHY_Tiny_ACI_config62(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b45 : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config62_aci_det_threshold1_aci_2_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config62_aci_det_threshold1_aci_2_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config62_aci_det_threshold1_aci_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config72 */
#define ACPHY_Tiny_ACI_config72(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b46 : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config72_aci_det_threshold2_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config72_aci_det_threshold2_nor_0_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config72_aci_det_threshold2_nor_0_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config82 */
#define ACPHY_Tiny_ACI_config82(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b47 : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config82_aci_det_threshold2_nor_1_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config82_aci_det_threshold2_nor_1_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config82_aci_det_threshold2_nor_1_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config92 */
#define ACPHY_Tiny_ACI_config92(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b48 : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config92_aci_det_threshold2_nor_2_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config92_aci_det_threshold2_nor_2_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config92_aci_det_threshold2_nor_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config102 */
#define ACPHY_Tiny_ACI_config102(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b49 : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config102_aci_det_threshold2_aci_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config102_aci_det_threshold2_aci_0_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config102_aci_det_threshold2_aci_0_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config112 */
#define ACPHY_Tiny_ACI_config112(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b4a : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config112_aci_det_threshold2_aci_1_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config112_aci_det_threshold2_aci_1_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config112_aci_det_threshold2_aci_1_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config122 */
#define ACPHY_Tiny_ACI_config122(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b4b : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config122_aci_det_threshold2_aci_2_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config122_aci_det_threshold2_aci_2_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config122_aci_det_threshold2_aci_2_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_pwr_value2 */
#define ACPHY_ACI_Detect_s_pwr_value2(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b4c : INVALID_ADDRESS))
#define ACPHY_ACI_Detect_s_pwr_value2_s_pwr_value_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_pwr_value2_s_pwr_value_MASK(rev)  (0xffff << ACPHY_ACI_Detect_s_pwr_value2_s_pwr_value_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_pwr_block_acc2_hi */
#define ACPHY_ACI_Detect_s_pwr_block_acc2_hi(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b4d : INVALID_ADDRESS))
#define ACPHY_ACI_Detect_s_pwr_block_acc2_hi_s_pwr_block_acc_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_pwr_block_acc2_hi_s_pwr_block_acc_hi_MASK(rev)  (0xf << ACPHY_ACI_Detect_s_pwr_block_acc2_hi_s_pwr_block_acc_hi_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_pwr_block_acc2_lo */
#define ACPHY_ACI_Detect_s_pwr_block_acc2_lo(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b4e : INVALID_ADDRESS))
#define ACPHY_ACI_Detect_s_pwr_block_acc2_lo_s_pwr_block_acc_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_pwr_block_acc2_lo_s_pwr_block_acc_lo_MASK(rev)  (0xffff << ACPHY_ACI_Detect_s_pwr_block_acc2_lo_s_pwr_block_acc_lo_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_pwr_window_acc2 */
#define ACPHY_ACI_Detect_s_pwr_window_acc2(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b4f : INVALID_ADDRESS))
#define ACPHY_ACI_Detect_s_pwr_window_acc2_s_pwr_window_acc_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_pwr_window_acc2_s_pwr_window_acc_MASK(rev)  (0xffff << ACPHY_ACI_Detect_s_pwr_window_acc2_s_pwr_window_acc_SHIFT(rev))

/* Register ACPHY_BW1a2 */
#define ACPHY_BW1a2(rev)              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b50 : INVALID_ADDRESS))
#define ACPHY_BW1a2_highBW_SHIFT(rev) 0
#define ACPHY_BW1a2_highBW_MASK(rev)  (0x1fff << ACPHY_BW1a2_highBW_SHIFT(rev))

/* Register ACPHY_BW22 */
#define ACPHY_BW22(rev)             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b51 : INVALID_ADDRESS))
#define ACPHY_BW22_midBW_SHIFT(rev) 0
#define ACPHY_BW22_midBW_MASK(rev)  (0x1fff << ACPHY_BW22_midBW_SHIFT(rev))

/* Register ACPHY_BW32 */
#define ACPHY_BW32(rev)             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b52 : INVALID_ADDRESS))
#define ACPHY_BW32_lowBW_SHIFT(rev) 0
#define ACPHY_BW32_lowBW_MASK(rev)  (0x1fff << ACPHY_BW32_lowBW_SHIFT(rev))

/* Register ACPHY_BW42 */
#define ACPHY_BW42(rev)                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b53 : INVALID_ADDRESS))
#define ACPHY_BW42_highScale_SHIFT(rev) 0
#define ACPHY_BW42_highScale_MASK(rev)  (0x1fff << ACPHY_BW42_highScale_SHIFT(rev))

/* Register ACPHY_BW52 */
#define ACPHY_BW52(rev)                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b54 : INVALID_ADDRESS))
#define ACPHY_BW52_midScale_SHIFT(rev) 0
#define ACPHY_BW52_midScale_MASK(rev)  (0xfff << ACPHY_BW52_midScale_SHIFT(rev))

/* Register ACPHY_BW62 */
#define ACPHY_BW62(rev)                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b55 : INVALID_ADDRESS))
#define ACPHY_BW62_lowScale_SHIFT(rev) 0
#define ACPHY_BW62_lowScale_MASK(rev)  (0x1fff << ACPHY_BW62_lowScale_SHIFT(rev))

/* Register ACPHY_BW82 */
#define ACPHY_BW82(rev)             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b56 : INVALID_ADDRESS))
#define ACPHY_BW82_ulbBW_SHIFT(rev) 0
#define ACPHY_BW82_ulbBW_MASK(rev)  (0x7fff << ACPHY_BW82_ulbBW_SHIFT(rev))

/* Register ACPHY_BW92 */
#define ACPHY_BW92(rev)                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b57 : INVALID_ADDRESS))
#define ACPHY_BW92_ulbScale_SHIFT(rev) 0
#define ACPHY_BW92_ulbScale_MASK(rev)  (0xfff << ACPHY_BW92_ulbScale_SHIFT(rev))

/* Register ACPHY_dccal_control_442 */
#define ACPHY_dccal_control_442(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b60 : INVALID_ADDRESS))
#define ACPHY_dccal_control_442_dcoe_done_0_SHIFT(rev) 0
#define ACPHY_dccal_control_442_dcoe_done_0_MASK(rev)  (0xffff << ACPHY_dccal_control_442_dcoe_done_0_SHIFT(rev))

/* Register ACPHY_dccal_control_452 */
#define ACPHY_dccal_control_452(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b61 : INVALID_ADDRESS))
#define ACPHY_dccal_control_452_dcoe_done_1_SHIFT(rev) 0
#define ACPHY_dccal_control_452_dcoe_done_1_MASK(rev)  (0xffff << ACPHY_dccal_control_452_dcoe_done_1_SHIFT(rev))

/* Register ACPHY_dccal_control_462 */
#define ACPHY_dccal_control_462(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b62 : INVALID_ADDRESS))
#define ACPHY_dccal_control_462_dcoe_done_2_SHIFT(rev) 0
#define ACPHY_dccal_control_462_dcoe_done_2_MASK(rev)  (0xf << ACPHY_dccal_control_462_dcoe_done_2_SHIFT(rev))

/* Register ACPHY_dccal_control_472 */
#define ACPHY_dccal_control_472(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b63 : INVALID_ADDRESS))
#define ACPHY_dccal_control_472_ld_dcoe_done_0_SHIFT(rev) 0
#define ACPHY_dccal_control_472_ld_dcoe_done_0_MASK(rev)  (0xffff << ACPHY_dccal_control_472_ld_dcoe_done_0_SHIFT(rev))

/* Register ACPHY_dccal_control_482 */
#define ACPHY_dccal_control_482(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b64 : INVALID_ADDRESS))
#define ACPHY_dccal_control_482_ld_dcoe_done_1_SHIFT(rev) 0
#define ACPHY_dccal_control_482_ld_dcoe_done_1_MASK(rev)  (0xffff << ACPHY_dccal_control_482_ld_dcoe_done_1_SHIFT(rev))

/* Register ACPHY_dccal_control_492 */
#define ACPHY_dccal_control_492(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b65 : INVALID_ADDRESS))
#define ACPHY_dccal_control_492_ld_dcoe_done_0_SHIFT(rev) 0
#define ACPHY_dccal_control_492_ld_dcoe_done_0_MASK(rev)  (0xf << ACPHY_dccal_control_492_ld_dcoe_done_0_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_totgainpower_PKT2 */
#define ACPHY_TableBasedAGCstatus_totgainpower_PKT2(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b70 : INVALID_ADDRESS))
#define ACPHY_TableBasedAGCstatus_totgainpower_PKT2_totalgainpwr_pkt_SHIFT(rev) 0
#define ACPHY_TableBasedAGCstatus_totgainpower_PKT2_totalgainpwr_pkt_MASK(rev) (0xfff << ACPHY_TableBasedAGCstatus_totgainpower_PKT2_totalgainpwr_pkt_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_totgainpower_PKT2_subchan_idx_pkt_SHIFT(rev) 12
#define ACPHY_TableBasedAGCstatus_totgainpower_PKT2_subchan_idx_pkt_MASK(rev)  (0x3 << ACPHY_TableBasedAGCstatus_totgainpower_PKT2_subchan_idx_pkt_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_totgainpower_HTPKT2 */
#define ACPHY_TableBasedAGCstatus_totgainpower_HTPKT2(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b71 : INVALID_ADDRESS))
#define ACPHY_TableBasedAGCstatus_totgainpower_HTPKT2_totalgainpwr_htpkt_SHIFT(rev) 0
#define ACPHY_TableBasedAGCstatus_totgainpower_HTPKT2_totalgainpwr_htpkt_MASK(rev) (0xfff << ACPHY_TableBasedAGCstatus_totgainpower_HTPKT2_totalgainpwr_htpkt_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_totgainpower_HTPKT2_subchan_idx_htpkt_SHIFT(rev) 12
#define ACPHY_TableBasedAGCstatus_totgainpower_HTPKT2_subchan_idx_htpkt_MASK(rev) (0x3 << ACPHY_TableBasedAGCstatus_totgainpower_HTPKT2_subchan_idx_htpkt_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_anagainpower2 */
#define ACPHY_TableBasedAGCstatus_anagainpower2(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b72 : INVALID_ADDRESS))
#define ACPHY_TableBasedAGCstatus_anagainpower2_anagainpwr_pkt_SHIFT(rev)   0
#define ACPHY_TableBasedAGCstatus_anagainpower2_anagainpwr_pkt_MASK(rev)    (0xff << ACPHY_TableBasedAGCstatus_anagainpower2_anagainpwr_pkt_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_anagainpower2_anagainpwr_htpkt_SHIFT(rev) 8
#define ACPHY_TableBasedAGCstatus_anagainpower2_anagainpwr_htpkt_MASK(rev)  (0xff << ACPHY_TableBasedAGCstatus_anagainpower2_anagainpwr_htpkt_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_totgainA2 */
#define ACPHY_TableBasedAGCstatus_totgainA2(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b73 : INVALID_ADDRESS))
#define ACPHY_TableBasedAGCstatus_totgainA2_totalgain_pkt_SHIFT(rev)   0
#define ACPHY_TableBasedAGCstatus_totgainA2_totalgain_pkt_MASK(rev)    (0x1ff << ACPHY_TableBasedAGCstatus_totgainA2_totalgain_pkt_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_totgainA2_dig_tbl_idx_pkt_SHIFT(rev) 9
#define ACPHY_TableBasedAGCstatus_totgainA2_dig_tbl_idx_pkt_MASK(rev)  (0x1f << ACPHY_TableBasedAGCstatus_totgainA2_dig_tbl_idx_pkt_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_totgainB2 */
#define ACPHY_TableBasedAGCstatus_totgainB2(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b74 : INVALID_ADDRESS))
#define ACPHY_TableBasedAGCstatus_totgainB2_totalgain_htpkt_SHIFT(rev)   0
#define ACPHY_TableBasedAGCstatus_totgainB2_totalgain_htpkt_MASK(rev)    (0x1ff << ACPHY_TableBasedAGCstatus_totgainB2_totalgain_htpkt_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_totgainB2_dig_tbl_idx_htpkt_SHIFT(rev) 9
#define ACPHY_TableBasedAGCstatus_totgainB2_dig_tbl_idx_htpkt_MASK(rev)  (0x1f << ACPHY_TableBasedAGCstatus_totgainB2_dig_tbl_idx_htpkt_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_tbl_idxA2 */
#define ACPHY_TableBasedAGCstatus_tbl_idxA2(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b75 : INVALID_ADDRESS))
#define ACPHY_TableBasedAGCstatus_tbl_idxA2_ana_tbl_idx_pkt_SHIFT(rev)   0
#define ACPHY_TableBasedAGCstatus_tbl_idxA2_ana_tbl_idx_pkt_MASK(rev)    (0x7f << ACPHY_TableBasedAGCstatus_tbl_idxA2_ana_tbl_idx_pkt_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_tbl_idxA2_ana_tbl_idx_htpkt_SHIFT(rev) 7
#define ACPHY_TableBasedAGCstatus_tbl_idxA2_ana_tbl_idx_htpkt_MASK(rev)  (0x7f << ACPHY_TableBasedAGCstatus_tbl_idxA2_ana_tbl_idx_htpkt_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_tbl_idxB2 */
#define ACPHY_TableBasedAGCstatus_tbl_idxB2(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b76 : INVALID_ADDRESS))
#define ACPHY_TableBasedAGCstatus_tbl_idxB2_limit_tbl_idx_SHIFT(rev) 0
#define ACPHY_TableBasedAGCstatus_tbl_idxB2_limit_tbl_idx_MASK(rev)  (0x7f << ACPHY_TableBasedAGCstatus_tbl_idxB2_limit_tbl_idx_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_tbl_idxB2_RSSI_idxR_SHIFT(rev)     7
#define ACPHY_TableBasedAGCstatus_tbl_idxB2_RSSI_idxR_MASK(rev)      (0xff << ACPHY_TableBasedAGCstatus_tbl_idxB2_RSSI_idxR_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_pktgaincode2 */
#define ACPHY_TableBasedAGCstatus_pktgaincode2(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b77 : INVALID_ADDRESS))
#define ACPHY_TableBasedAGCstatus_pktgaincode2_gaincode_pkt_SHIFT(rev) 0
#define ACPHY_TableBasedAGCstatus_pktgaincode2_gaincode_pkt_MASK(rev)  (0xffff << ACPHY_TableBasedAGCstatus_pktgaincode2_gaincode_pkt_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_ClipBasedLimit2 */
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit2(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1b78 : INVALID_ADDRESS))
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit2_mclip_clip1_idx_SHIFT(rev)   0
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit2_mclip_clip1_idx_MASK(rev)    (0x1f << ACPHY_TableBasedAGCstatus_ClipBasedLimit2_mclip_clip1_idx_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit2_mclip_clip2_idx_SHIFT(rev)   5
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit2_mclip_clip2_idx_MASK(rev)    (0x1f << ACPHY_TableBasedAGCstatus_ClipBasedLimit2_mclip_clip2_idx_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit2_overflow_SHIFT(rev)          10
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit2_overflow_MASK(rev)           (0x1 << ACPHY_TableBasedAGCstatus_ClipBasedLimit2_overflow_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit2_underflow_SHIFT(rev)         11
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit2_underflow_MASK(rev)          (0x1 << ACPHY_TableBasedAGCstatus_ClipBasedLimit2_underflow_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit2_pkt_clipped_SHIFT(rev)       12
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit2_pkt_clipped_MASK(rev)        (0x3 << ACPHY_TableBasedAGCstatus_ClipBasedLimit2_pkt_clipped_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit2_aci_mit_hw_status_SHIFT(rev) 14
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit2_aci_mit_hw_status_MASK(rev)  (0x1 << ACPHY_TableBasedAGCstatus_ClipBasedLimit2_aci_mit_hw_status_SHIFT(rev))

/* Register ACPHY_TxClipThreshCCK3 */
#define ACPHY_TxClipThreshCCK3(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c20 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1c20 : INVALID_ADDRESS))))
#define ACPHY_TxClipThreshCCK3_clipThreshCCK3_SHIFT(rev) 0
#define ACPHY_TxClipThreshCCK3_clipThreshCCK3_MASK(rev)  (0x1ff << ACPHY_TxClipThreshCCK3_clipThreshCCK3_SHIFT(rev))

/* Register ACPHY_TxClipThreshBPSK3 */
#define ACPHY_TxClipThreshBPSK3(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c21 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1c21 : INVALID_ADDRESS))))
#define ACPHY_TxClipThreshBPSK3_clipThreshBPSK3_SHIFT(rev) 0
#define ACPHY_TxClipThreshBPSK3_clipThreshBPSK3_MASK(rev)  (0x7fff << ACPHY_TxClipThreshBPSK3_clipThreshBPSK3_SHIFT(rev))

/* Register ACPHY_TxClipThreshQPSK3 */
#define ACPHY_TxClipThreshQPSK3(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c22 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1c22 : INVALID_ADDRESS))))
#define ACPHY_TxClipThreshQPSK3_clipThreshQPSK3_SHIFT(rev) 0
#define ACPHY_TxClipThreshQPSK3_clipThreshQPSK3_MASK(rev)  (0x7fff << ACPHY_TxClipThreshQPSK3_clipThreshQPSK3_SHIFT(rev))

/* Register ACPHY_TxClipThresh16QAM3 */
#define ACPHY_TxClipThresh16QAM3(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c23 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1c23 : INVALID_ADDRESS))))
#define ACPHY_TxClipThresh16QAM3_clipThresh16QAM3_SHIFT(rev) 0
#define ACPHY_TxClipThresh16QAM3_clipThresh16QAM3_MASK(rev)  (0x7fff << ACPHY_TxClipThresh16QAM3_clipThresh16QAM3_SHIFT(rev))

/* Register ACPHY_TxClipThresh64QAM3 */
#define ACPHY_TxClipThresh64QAM3(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c24 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1c24 : INVALID_ADDRESS))))
#define ACPHY_TxClipThresh64QAM3_clipThresh64QAM3_SHIFT(rev) 0
#define ACPHY_TxClipThresh64QAM3_clipThresh64QAM3_MASK(rev)  (0x7fff << ACPHY_TxClipThresh64QAM3_clipThresh64QAM3_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str3_c0 */
#define ACPHY_txfdiqcomp_str3_c0(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c25 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1c25 : INVALID_ADDRESS))))
#define ACPHY_txfdiqcomp_str3_c0_c0_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str3_c0_c0_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str3_c0_c0_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str3_c1 */
#define ACPHY_txfdiqcomp_str3_c1(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c26 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1c26 : INVALID_ADDRESS))))
#define ACPHY_txfdiqcomp_str3_c1_c1_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str3_c1_c1_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str3_c1_c1_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str3_c2 */
#define ACPHY_txfdiqcomp_str3_c2(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c27 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1c27 : INVALID_ADDRESS))))
#define ACPHY_txfdiqcomp_str3_c2_c2_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str3_c2_c2_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str3_c2_c2_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str3_c3 */
#define ACPHY_txfdiqcomp_str3_c3(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c28 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1c28 : INVALID_ADDRESS))))
#define ACPHY_txfdiqcomp_str3_c3_c3_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str3_c3_c3_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str3_c3_c3_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str3_c4 */
#define ACPHY_txfdiqcomp_str3_c4(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c29 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1c29 : INVALID_ADDRESS))))
#define ACPHY_txfdiqcomp_str3_c4_c4_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str3_c4_c4_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str3_c4_c4_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str3_c5 */
#define ACPHY_txfdiqcomp_str3_c5(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c2a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1c2a : INVALID_ADDRESS))))
#define ACPHY_txfdiqcomp_str3_c5_c5_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str3_c5_c5_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str3_c5_c5_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str3_c6 */
#define ACPHY_txfdiqcomp_str3_c6(rev)          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c2b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1c2b : INVALID_ADDRESS))))
#define ACPHY_txfdiqcomp_str3_c6_c6_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str3_c6_c6_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str3_c6_c6_SHIFT(rev))

/* Register ACPHY_ScramSigCtrlinitvalue3 */
#define ACPHY_ScramSigCtrlinitvalue3(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1c2c : (ACREV_GE(rev,32) ? 0xc28 : INVALID_ADDRESS)))
#define ACPHY_ScramSigCtrlinitvalue3_initStateValue_SHIFT(rev) 0
#define ACPHY_ScramSigCtrlinitvalue3_initStateValue_MASK(rev)  (0x7f << ACPHY_ScramSigCtrlinitvalue3_initStateValue_SHIFT(rev))

/* Register ACPHY_papdEpsilonTable3 */
#define ACPHY_papdEpsilonTable3(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1c30 : INVALID_ADDRESS))
#define ACPHY_papdEpsilonTable3_mem_access_sel_SHIFT(rev)       0
#define ACPHY_papdEpsilonTable3_mem_access_sel_MASK(rev)        (0x1 << ACPHY_papdEpsilonTable3_mem_access_sel_SHIFT(rev))
#define ACPHY_papdEpsilonTable3_auto_switch2_ihrpClk_SHIFT(rev) 1
#define ACPHY_papdEpsilonTable3_auto_switch2_ihrpClk_MASK(rev)  (0x1 << ACPHY_papdEpsilonTable3_auto_switch2_ihrpClk_SHIFT(rev))
#define ACPHY_papdEpsilonTable3_two_tables_read_sel_SHIFT(rev)  2
#define ACPHY_papdEpsilonTable3_two_tables_read_sel_MASK(rev)   (0x1 << ACPHY_papdEpsilonTable3_two_tables_read_sel_SHIFT(rev))
#define ACPHY_papdEpsilonTable3_force_tblclk_on_SHIFT(rev)      3
#define ACPHY_papdEpsilonTable3_force_tblclk_on_MASK(rev)       (0x1 << ACPHY_papdEpsilonTable3_force_tblclk_on_SHIFT(rev))
#define ACPHY_papdEpsilonTable3_force_tblclk_off_SHIFT(rev)     4
#define ACPHY_papdEpsilonTable3_force_tblclk_off_MASK(rev)      (0x1 << ACPHY_papdEpsilonTable3_force_tblclk_off_SHIFT(rev))
#define ACPHY_papdEpsilonTable3_no_dynamic_gated_SHIFT(rev)     5
#define ACPHY_papdEpsilonTable3_no_dynamic_gated_MASK(rev)      (0x1 << ACPHY_papdEpsilonTable3_no_dynamic_gated_SHIFT(rev))

/* Register ACPHY_RxSdFeConfig2_path3 */
#define ACPHY_RxSdFeConfig2_path3(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c36 : INVALID_ADDRESS))
#define ACPHY_RxSdFeConfig2_path3_fcw_value_lo_SHIFT(rev) 0
#define ACPHY_RxSdFeConfig2_path3_fcw_value_lo_MASK(rev)  (0xffff << ACPHY_RxSdFeConfig2_path3_fcw_value_lo_SHIFT(rev))

/* Register ACPHY_RxSdFeConfig3_path3 */
#define ACPHY_RxSdFeConfig3_path3(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c37 : INVALID_ADDRESS))
#define ACPHY_RxSdFeConfig3_path3_fcw_value_hi_SHIFT(rev)            0
#define ACPHY_RxSdFeConfig3_path3_fcw_value_hi_MASK(rev)             (0x3ff << ACPHY_RxSdFeConfig3_path3_fcw_value_hi_SHIFT(rev))
#define ACPHY_RxSdFeConfig3_path3_rx_farow_scale_80_value_SHIFT(rev) 10
#define ACPHY_RxSdFeConfig3_path3_rx_farow_scale_80_value_MASK(rev)  (0xf << ACPHY_RxSdFeConfig3_path3_rx_farow_scale_80_value_SHIFT(rev))
#define ACPHY_RxSdFeConfig3_path3_fast_ADC_en_SHIFT(rev)             14
#define ACPHY_RxSdFeConfig3_path3_fast_ADC_en_MASK(rev)              (0x1 << ACPHY_RxSdFeConfig3_path3_fast_ADC_en_SHIFT(rev))

/* Register ACPHY_lesiInputScaling0_3 */
#define ACPHY_lesiInputScaling0_3(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1c40 : INVALID_ADDRESS))
#define ACPHY_lesiInputScaling0_3_inpScalingFactor_0_SHIFT(rev) 0
#define ACPHY_lesiInputScaling0_3_inpScalingFactor_0_MASK(rev)  (0xff << ACPHY_lesiInputScaling0_3_inpScalingFactor_0_SHIFT(rev))
#define ACPHY_lesiInputScaling0_3_inpScalingExp_0_SHIFT(rev)    8
#define ACPHY_lesiInputScaling0_3_inpScalingExp_0_MASK(rev)     (0xf << ACPHY_lesiInputScaling0_3_inpScalingExp_0_SHIFT(rev))

/* Register ACPHY_LowPowerRegimeControlUpperThreshold3 */
#define ACPHY_LowPowerRegimeControlUpperThreshold3(rev)              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c41 : INVALID_ADDRESS))
#define ACPHY_LowPowerRegimeControlUpperThreshold3_UpThre_SHIFT(rev) 0
#define ACPHY_LowPowerRegimeControlUpperThreshold3_UpThre_MASK(rev)  (0x1ff << ACPHY_LowPowerRegimeControlUpperThreshold3_UpThre_SHIFT(rev))

/* Register ACPHY_LowPowerRegimeControlLowerThreshold3 */
#define ACPHY_LowPowerRegimeControlLowerThreshold3(rev)               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c42 : INVALID_ADDRESS))
#define ACPHY_LowPowerRegimeControlLowerThreshold3_LowThre_SHIFT(rev) 0
#define ACPHY_LowPowerRegimeControlLowerThreshold3_LowThre_MASK(rev)  (0x1ff << ACPHY_LowPowerRegimeControlLowerThreshold3_LowThre_SHIFT(rev))

/* Register ACPHY_lesiFstrClassifierEqualizationFactor0_3 */
#define ACPHY_lesiFstrClassifierEqualizationFactor0_3(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c43 : INVALID_ADDRESS))
#define ACPHY_lesiFstrClassifierEqualizationFactor0_3_subBand0Factor_SHIFT(rev) 0
#define ACPHY_lesiFstrClassifierEqualizationFactor0_3_subBand0Factor_MASK(rev) (0xff << ACPHY_lesiFstrClassifierEqualizationFactor0_3_subBand0Factor_SHIFT(rev))
#define ACPHY_lesiFstrClassifierEqualizationFactor0_3_subBand1Factor_SHIFT(rev) 8
#define ACPHY_lesiFstrClassifierEqualizationFactor0_3_subBand1Factor_MASK(rev) (0xff << ACPHY_lesiFstrClassifierEqualizationFactor0_3_subBand1Factor_SHIFT(rev))

/* Register ACPHY_lesiFstrClassifierEqualizationFactor1_3 */
#define ACPHY_lesiFstrClassifierEqualizationFactor1_3(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c44 : INVALID_ADDRESS))
#define ACPHY_lesiFstrClassifierEqualizationFactor1_3_subBand2Factor_SHIFT(rev) 0
#define ACPHY_lesiFstrClassifierEqualizationFactor1_3_subBand2Factor_MASK(rev) (0xff << ACPHY_lesiFstrClassifierEqualizationFactor1_3_subBand2Factor_SHIFT(rev))
#define ACPHY_lesiFstrClassifierEqualizationFactor1_3_subBand3Factor_SHIFT(rev) 8
#define ACPHY_lesiFstrClassifierEqualizationFactor1_3_subBand3Factor_MASK(rev) (0xff << ACPHY_lesiFstrClassifierEqualizationFactor1_3_subBand3Factor_SHIFT(rev))

/* Register ACPHY_LesiFstrFdNoisePower3 */
#define ACPHY_LesiFstrFdNoisePower3(rev)               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c45 : INVALID_ADDRESS))
#define ACPHY_LesiFstrFdNoisePower3_noi_pow_SHIFT(rev) 0
#define ACPHY_LesiFstrFdNoisePower3_noi_pow_MASK(rev)  (0x1fff << ACPHY_LesiFstrFdNoisePower3_noi_pow_SHIFT(rev))

/* Register ACPHY_lesiInputScaling1_3 */
#define ACPHY_lesiInputScaling1_3(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1c46 : INVALID_ADDRESS))
#define ACPHY_lesiInputScaling1_3_inpScalingFactor_1_SHIFT(rev) 0
#define ACPHY_lesiInputScaling1_3_inpScalingFactor_1_MASK(rev)  (0xff << ACPHY_lesiInputScaling1_3_inpScalingFactor_1_SHIFT(rev))
#define ACPHY_lesiInputScaling1_3_inpScalingExp_1_SHIFT(rev)    8
#define ACPHY_lesiInputScaling1_3_inpScalingExp_1_MASK(rev)     (0xf << ACPHY_lesiInputScaling1_3_inpScalingExp_1_SHIFT(rev))

/* Register ACPHY_lesiInputScaling2_3 */
#define ACPHY_lesiInputScaling2_3(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1c47 : INVALID_ADDRESS))
#define ACPHY_lesiInputScaling2_3_inpScalingFactor_2_SHIFT(rev) 0
#define ACPHY_lesiInputScaling2_3_inpScalingFactor_2_MASK(rev)  (0xff << ACPHY_lesiInputScaling2_3_inpScalingFactor_2_SHIFT(rev))
#define ACPHY_lesiInputScaling2_3_inpScalingExp_2_SHIFT(rev)    8
#define ACPHY_lesiInputScaling2_3_inpScalingExp_2_MASK(rev)     (0xf << ACPHY_lesiInputScaling2_3_inpScalingExp_2_SHIFT(rev))

/* Register ACPHY_lesiInputScaling3_3 */
#define ACPHY_lesiInputScaling3_3(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1c48 : INVALID_ADDRESS))
#define ACPHY_lesiInputScaling3_3_inpScalingFactor_3_SHIFT(rev) 0
#define ACPHY_lesiInputScaling3_3_inpScalingFactor_3_MASK(rev)  (0xff << ACPHY_lesiInputScaling3_3_inpScalingFactor_3_SHIFT(rev))
#define ACPHY_lesiInputScaling3_3_inpScalingExp_3_SHIFT(rev)    8
#define ACPHY_lesiInputScaling3_3_inpScalingExp_3_MASK(rev)     (0xf << ACPHY_lesiInputScaling3_3_inpScalingExp_3_SHIFT(rev))

/* Register ACPHY_obss_st_backoff_dBm_reg13 */
#define ACPHY_obss_st_backoff_dBm_reg13(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1c50 : INVALID_ADDRESS))
#define ACPHY_obss_st_backoff_dBm_reg13_obss_st_backoff_dBm_SHIFT(rev) 0
#define ACPHY_obss_st_backoff_dBm_reg13_obss_st_backoff_dBm_MASK(rev)  (0xff << ACPHY_obss_st_backoff_dBm_reg13_obss_st_backoff_dBm_SHIFT(rev))

/* Register ACPHY_obss_st_backoff_dBm_reg23 */
#define ACPHY_obss_st_backoff_dBm_reg23(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1c51 : INVALID_ADDRESS))
#define ACPHY_obss_st_backoff_dBm_reg23_obss_st_backoff_dBm_aci_SHIFT(rev) 0
#define ACPHY_obss_st_backoff_dBm_reg23_obss_st_backoff_dBm_aci_MASK(rev)  (0xff << ACPHY_obss_st_backoff_dBm_reg23_obss_st_backoff_dBm_aci_SHIFT(rev))

/* Register ACPHY_crsacidetectThreshl3 */
#define ACPHY_crsacidetectThreshl3(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c60 : INVALID_ADDRESS))
#define ACPHY_crsacidetectThreshl3_acidetectThresh_SHIFT(rev) 0
#define ACPHY_crsacidetectThreshl3_acidetectThresh_MASK(rev)  (0xffff << ACPHY_crsacidetectThreshl3_acidetectThresh_SHIFT(rev))

/* Register ACPHY_crsacidetectThreshu3 */
#define ACPHY_crsacidetectThreshu3(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c61 : INVALID_ADDRESS))
#define ACPHY_crsacidetectThreshu3_acidetectThresh_SHIFT(rev) 0
#define ACPHY_crsacidetectThreshu3_acidetectThresh_MASK(rev)  (0xffff << ACPHY_crsacidetectThreshu3_acidetectThresh_SHIFT(rev))

/* Register ACPHY_crsacidetectThreshlSub13 */
#define ACPHY_crsacidetectThreshlSub13(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c62 : INVALID_ADDRESS))
#define ACPHY_crsacidetectThreshlSub13_acidetectThresh_SHIFT(rev) 0
#define ACPHY_crsacidetectThreshlSub13_acidetectThresh_MASK(rev)  (0xffff << ACPHY_crsacidetectThreshlSub13_acidetectThresh_SHIFT(rev))

/* Register ACPHY_crsacidetectThreshuSub13 */
#define ACPHY_crsacidetectThreshuSub13(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c63 : INVALID_ADDRESS))
#define ACPHY_crsacidetectThreshuSub13_acidetectThresh_SHIFT(rev) 0
#define ACPHY_crsacidetectThreshuSub13_acidetectThresh_MASK(rev)  (0xffff << ACPHY_crsacidetectThreshuSub13_acidetectThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold1l3 */
#define ACPHY_crsThreshold1l3(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c64 : INVALID_ADDRESS))
#define ACPHY_crsThreshold1l3_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1l3_autoThresh_MASK(rev)   (0xff << ACPHY_crsThreshold1l3_autoThresh_SHIFT(rev))
#define ACPHY_crsThreshold1l3_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1l3_autoThresh2_MASK(rev)  (0xff << ACPHY_crsThreshold1l3_autoThresh2_SHIFT(rev))

/* Register ACPHY_crsThreshold1u3 */
#define ACPHY_crsThreshold1u3(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c65 : INVALID_ADDRESS))
#define ACPHY_crsThreshold1u3_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1u3_autoThresh_MASK(rev)   (0xff << ACPHY_crsThreshold1u3_autoThresh_SHIFT(rev))
#define ACPHY_crsThreshold1u3_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1u3_autoThresh2_MASK(rev)  (0xff << ACPHY_crsThreshold1u3_autoThresh2_SHIFT(rev))

/* Register ACPHY_crsThreshold1lsub13 */
#define ACPHY_crsThreshold1lsub13(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c66 : INVALID_ADDRESS))
#define ACPHY_crsThreshold1lsub13_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1lsub13_autoThresh_MASK(rev)   (0xff << ACPHY_crsThreshold1lsub13_autoThresh_SHIFT(rev))
#define ACPHY_crsThreshold1lsub13_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1lsub13_autoThresh2_MASK(rev)  (0xff << ACPHY_crsThreshold1lsub13_autoThresh2_SHIFT(rev))

/* Register ACPHY_crsThreshold1usub13 */
#define ACPHY_crsThreshold1usub13(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c67 : INVALID_ADDRESS))
#define ACPHY_crsThreshold1usub13_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1usub13_autoThresh_MASK(rev)   (0xff << ACPHY_crsThreshold1usub13_autoThresh_SHIFT(rev))
#define ACPHY_crsThreshold1usub13_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1usub13_autoThresh2_MASK(rev)  (0xff << ACPHY_crsThreshold1usub13_autoThresh2_SHIFT(rev))

/* Register ACPHY_crsThreshold2l3 */
#define ACPHY_crsThreshold2l3(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c68 : INVALID_ADDRESS))
#define ACPHY_crsThreshold2l3_peakThresh_SHIFT(rev)     0
#define ACPHY_crsThreshold2l3_peakThresh_MASK(rev)      (0xff << ACPHY_crsThreshold2l3_peakThresh_SHIFT(rev))
#define ACPHY_crsThreshold2l3_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold2l3_peakDiffThresh_MASK(rev)  (0xff << ACPHY_crsThreshold2l3_peakDiffThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold2u3 */
#define ACPHY_crsThreshold2u3(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c69 : INVALID_ADDRESS))
#define ACPHY_crsThreshold2u3_peakThresh_SHIFT(rev)     0
#define ACPHY_crsThreshold2u3_peakThresh_MASK(rev)      (0xff << ACPHY_crsThreshold2u3_peakThresh_SHIFT(rev))
#define ACPHY_crsThreshold2u3_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold2u3_peakDiffThresh_MASK(rev)  (0xff << ACPHY_crsThreshold2u3_peakDiffThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold2lSub13 */
#define ACPHY_crsThreshold2lSub13(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c6a : INVALID_ADDRESS))
#define ACPHY_crsThreshold2lSub13_peakThresh_SHIFT(rev)     0
#define ACPHY_crsThreshold2lSub13_peakThresh_MASK(rev)      (0xff << ACPHY_crsThreshold2lSub13_peakThresh_SHIFT(rev))
#define ACPHY_crsThreshold2lSub13_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold2lSub13_peakDiffThresh_MASK(rev)  (0xff << ACPHY_crsThreshold2lSub13_peakDiffThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold2uSub13 */
#define ACPHY_crsThreshold2uSub13(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c6b : INVALID_ADDRESS))
#define ACPHY_crsThreshold2uSub13_peakThresh_SHIFT(rev)     0
#define ACPHY_crsThreshold2uSub13_peakThresh_MASK(rev)      (0xff << ACPHY_crsThreshold2uSub13_peakThresh_SHIFT(rev))
#define ACPHY_crsThreshold2uSub13_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold2uSub13_peakDiffThresh_MASK(rev)  (0xff << ACPHY_crsThreshold2uSub13_peakDiffThresh_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold2l3 */
#define ACPHY_crshighpowThreshold2l3(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c6c : INVALID_ADDRESS))
#define ACPHY_crshighpowThreshold2l3_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_crshighpowThreshold2l3_highpowpeakThresh_MASK(rev)      (0xff << ACPHY_crshighpowThreshold2l3_highpowpeakThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold2l3_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_crshighpowThreshold2l3_highpowpeakDiffThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold2l3_highpowpeakDiffThresh_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold2u3 */
#define ACPHY_crshighpowThreshold2u3(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c6d : INVALID_ADDRESS))
#define ACPHY_crshighpowThreshold2u3_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_crshighpowThreshold2u3_highpowpeakThresh_MASK(rev)      (0xff << ACPHY_crshighpowThreshold2u3_highpowpeakThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold2u3_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_crshighpowThreshold2u3_highpowpeakDiffThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold2u3_highpowpeakDiffThresh_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold2lSub13 */
#define ACPHY_crshighpowThreshold2lSub13(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c6e : INVALID_ADDRESS))
#define ACPHY_crshighpowThreshold2lSub13_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_crshighpowThreshold2lSub13_highpowpeakThresh_MASK(rev)      (0xff << ACPHY_crshighpowThreshold2lSub13_highpowpeakThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold2lSub13_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_crshighpowThreshold2lSub13_highpowpeakDiffThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold2lSub13_highpowpeakDiffThresh_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold2uSub13 */
#define ACPHY_crshighpowThreshold2uSub13(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c6f : INVALID_ADDRESS))
#define ACPHY_crshighpowThreshold2uSub13_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_crshighpowThreshold2uSub13_highpowpeakThresh_MASK(rev)      (0xff << ACPHY_crshighpowThreshold2uSub13_highpowpeakThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold2uSub13_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_crshighpowThreshold2uSub13_highpowpeakDiffThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold2uSub13_highpowpeakDiffThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold3l3 */
#define ACPHY_crsThreshold3l3(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c70 : INVALID_ADDRESS))
#define ACPHY_crsThreshold3l3_peakValThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold3l3_peakValThresh_MASK(rev)  (0xff << ACPHY_crsThreshold3l3_peakValThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold3u3 */
#define ACPHY_crsThreshold3u3(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c71 : INVALID_ADDRESS))
#define ACPHY_crsThreshold3u3_peakValThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold3u3_peakValThresh_MASK(rev)  (0xff << ACPHY_crsThreshold3u3_peakValThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold3lSub13 */
#define ACPHY_crsThreshold3lSub13(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c72 : INVALID_ADDRESS))
#define ACPHY_crsThreshold3lSub13_peakValThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold3lSub13_peakValThresh_MASK(rev)  (0xff << ACPHY_crsThreshold3lSub13_peakValThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold3uSub13 */
#define ACPHY_crsThreshold3uSub13(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c73 : INVALID_ADDRESS))
#define ACPHY_crsThreshold3uSub13_peakValThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold3uSub13_peakValThresh_MASK(rev)  (0xff << ACPHY_crsThreshold3uSub13_peakValThresh_SHIFT(rev))

/* Register ACPHY_crshighlowpowThresholdl3 */
#define ACPHY_crshighlowpowThresholdl3(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c74 : INVALID_ADDRESS))
#define ACPHY_crshighlowpowThresholdl3_high2lowpowThresh_SHIFT(rev) 0
#define ACPHY_crshighlowpowThresholdl3_high2lowpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdl3_high2lowpowThresh_SHIFT(rev))
#define ACPHY_crshighlowpowThresholdl3_low2highpowThresh_SHIFT(rev) 8
#define ACPHY_crshighlowpowThresholdl3_low2highpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdl3_low2highpowThresh_SHIFT(rev))

/* Register ACPHY_crshighlowpowThresholdu3 */
#define ACPHY_crshighlowpowThresholdu3(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c75 : INVALID_ADDRESS))
#define ACPHY_crshighlowpowThresholdu3_high2lowpowThresh_SHIFT(rev) 0
#define ACPHY_crshighlowpowThresholdu3_high2lowpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdu3_high2lowpowThresh_SHIFT(rev))
#define ACPHY_crshighlowpowThresholdu3_low2highpowThresh_SHIFT(rev) 8
#define ACPHY_crshighlowpowThresholdu3_low2highpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdu3_low2highpowThresh_SHIFT(rev))

/* Register ACPHY_crshighlowpowThresholdlSub13 */
#define ACPHY_crshighlowpowThresholdlSub13(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c76 : INVALID_ADDRESS))
#define ACPHY_crshighlowpowThresholdlSub13_high2lowpowThresh_SHIFT(rev) 0
#define ACPHY_crshighlowpowThresholdlSub13_high2lowpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdlSub13_high2lowpowThresh_SHIFT(rev))
#define ACPHY_crshighlowpowThresholdlSub13_low2highpowThresh_SHIFT(rev) 8
#define ACPHY_crshighlowpowThresholdlSub13_low2highpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdlSub13_low2highpowThresh_SHIFT(rev))

/* Register ACPHY_crshighlowpowThresholduSub13 */
#define ACPHY_crshighlowpowThresholduSub13(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c77 : INVALID_ADDRESS))
#define ACPHY_crshighlowpowThresholduSub13_high2lowpowThresh_SHIFT(rev) 0
#define ACPHY_crshighlowpowThresholduSub13_high2lowpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholduSub13_high2lowpowThresh_SHIFT(rev))
#define ACPHY_crshighlowpowThresholduSub13_low2highpowThresh_SHIFT(rev) 8
#define ACPHY_crshighlowpowThresholduSub13_low2highpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholduSub13_low2highpowThresh_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold1l3 */
#define ACPHY_crshighpowThreshold1l3(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c78 : INVALID_ADDRESS))
#define ACPHY_crshighpowThreshold1l3_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_crshighpowThreshold1l3_highpowpeakValThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold1l3_highpowpeakValThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold1l3_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_crshighpowThreshold1l3_highpowautoThresh2_MASK(rev)    (0xff << ACPHY_crshighpowThreshold1l3_highpowautoThresh2_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold1u3 */
#define ACPHY_crshighpowThreshold1u3(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c79 : INVALID_ADDRESS))
#define ACPHY_crshighpowThreshold1u3_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_crshighpowThreshold1u3_highpowpeakValThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold1u3_highpowpeakValThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold1u3_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_crshighpowThreshold1u3_highpowautoThresh2_MASK(rev)    (0xff << ACPHY_crshighpowThreshold1u3_highpowautoThresh2_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold1lSub13 */
#define ACPHY_crshighpowThreshold1lSub13(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c7a : INVALID_ADDRESS))
#define ACPHY_crshighpowThreshold1lSub13_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_crshighpowThreshold1lSub13_highpowpeakValThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold1lSub13_highpowpeakValThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold1lSub13_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_crshighpowThreshold1lSub13_highpowautoThresh2_MASK(rev)    (0xff << ACPHY_crshighpowThreshold1lSub13_highpowautoThresh2_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold1uSub13 */
#define ACPHY_crshighpowThreshold1uSub13(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c7b : INVALID_ADDRESS))
#define ACPHY_crshighpowThreshold1uSub13_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_crshighpowThreshold1uSub13_highpowpeakValThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold1uSub13_highpowpeakValThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold1uSub13_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_crshighpowThreshold1uSub13_highpowautoThresh2_MASK(rev)    (0xff << ACPHY_crshighpowThreshold1uSub13_highpowautoThresh2_SHIFT(rev))

/* Register ACPHY_crsControll3 */
#define ACPHY_crsControll3(rev)                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c7c : INVALID_ADDRESS))
#define ACPHY_crsControll3_muxSelect_SHIFT(rev)  0
#define ACPHY_crsControll3_muxSelect_MASK(rev)   (0x3 << ACPHY_crsControll3_muxSelect_SHIFT(rev))
#define ACPHY_crsControll3_autoEnable_SHIFT(rev) 2
#define ACPHY_crsControll3_autoEnable_MASK(rev)  (0x1 << ACPHY_crsControll3_autoEnable_SHIFT(rev))
#define ACPHY_crsControll3_mfEnable_SHIFT(rev)   3
#define ACPHY_crsControll3_mfEnable_MASK(rev)    (0x1 << ACPHY_crsControll3_mfEnable_SHIFT(rev))
#define ACPHY_crsControll3_totEnable_SHIFT(rev)  4
#define ACPHY_crsControll3_totEnable_MASK(rev)   (0x1 << ACPHY_crsControll3_totEnable_SHIFT(rev))
#define ACPHY_crsControll3_mfLessAve_SHIFT(rev)  5
#define ACPHY_crsControll3_mfLessAve_MASK(rev)   (0x1 << ACPHY_crsControll3_mfLessAve_SHIFT(rev))

/* Register ACPHY_crsControlu3 */
#define ACPHY_crsControlu3(rev)                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c7d : INVALID_ADDRESS))
#define ACPHY_crsControlu3_muxSelect_SHIFT(rev)  0
#define ACPHY_crsControlu3_muxSelect_MASK(rev)   (0x3 << ACPHY_crsControlu3_muxSelect_SHIFT(rev))
#define ACPHY_crsControlu3_autoEnable_SHIFT(rev) 2
#define ACPHY_crsControlu3_autoEnable_MASK(rev)  (0x1 << ACPHY_crsControlu3_autoEnable_SHIFT(rev))
#define ACPHY_crsControlu3_mfEnable_SHIFT(rev)   3
#define ACPHY_crsControlu3_mfEnable_MASK(rev)    (0x1 << ACPHY_crsControlu3_mfEnable_SHIFT(rev))
#define ACPHY_crsControlu3_totEnable_SHIFT(rev)  4
#define ACPHY_crsControlu3_totEnable_MASK(rev)   (0x1 << ACPHY_crsControlu3_totEnable_SHIFT(rev))
#define ACPHY_crsControlu3_mfLessAve_SHIFT(rev)  5
#define ACPHY_crsControlu3_mfLessAve_MASK(rev)   (0x1 << ACPHY_crsControlu3_mfLessAve_SHIFT(rev))

/* Register ACPHY_crsControllSub13 */
#define ACPHY_crsControllSub13(rev)                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c7e : INVALID_ADDRESS))
#define ACPHY_crsControllSub13_muxSelect_SHIFT(rev)  0
#define ACPHY_crsControllSub13_muxSelect_MASK(rev)   (0x3 << ACPHY_crsControllSub13_muxSelect_SHIFT(rev))
#define ACPHY_crsControllSub13_autoEnable_SHIFT(rev) 2
#define ACPHY_crsControllSub13_autoEnable_MASK(rev)  (0x1 << ACPHY_crsControllSub13_autoEnable_SHIFT(rev))
#define ACPHY_crsControllSub13_mfEnable_SHIFT(rev)   3
#define ACPHY_crsControllSub13_mfEnable_MASK(rev)    (0x1 << ACPHY_crsControllSub13_mfEnable_SHIFT(rev))
#define ACPHY_crsControllSub13_totEnable_SHIFT(rev)  4
#define ACPHY_crsControllSub13_totEnable_MASK(rev)   (0x1 << ACPHY_crsControllSub13_totEnable_SHIFT(rev))
#define ACPHY_crsControllSub13_mfLessAve_SHIFT(rev)  5
#define ACPHY_crsControllSub13_mfLessAve_MASK(rev)   (0x1 << ACPHY_crsControllSub13_mfLessAve_SHIFT(rev))

/* Register ACPHY_crsControluSub13 */
#define ACPHY_crsControluSub13(rev)                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c7f : INVALID_ADDRESS))
#define ACPHY_crsControluSub13_muxSelect_SHIFT(rev)  0
#define ACPHY_crsControluSub13_muxSelect_MASK(rev)   (0x3 << ACPHY_crsControluSub13_muxSelect_SHIFT(rev))
#define ACPHY_crsControluSub13_autoEnable_SHIFT(rev) 2
#define ACPHY_crsControluSub13_autoEnable_MASK(rev)  (0x1 << ACPHY_crsControluSub13_autoEnable_SHIFT(rev))
#define ACPHY_crsControluSub13_mfEnable_SHIFT(rev)   3
#define ACPHY_crsControluSub13_mfEnable_MASK(rev)    (0x1 << ACPHY_crsControluSub13_mfEnable_SHIFT(rev))
#define ACPHY_crsControluSub13_totEnable_SHIFT(rev)  4
#define ACPHY_crsControluSub13_totEnable_MASK(rev)   (0x1 << ACPHY_crsControluSub13_totEnable_SHIFT(rev))
#define ACPHY_crsControluSub13_mfLessAve_SHIFT(rev)  5
#define ACPHY_crsControluSub13_mfLessAve_MASK(rev)   (0x1 << ACPHY_crsControluSub13_mfLessAve_SHIFT(rev))

/* Register ACPHY_STRPwrThreshL3 */
#define ACPHY_STRPwrThreshL3(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c80 : INVALID_ADDRESS))
#define ACPHY_STRPwrThreshL3_strPwrThresh_SHIFT(rev) 0
#define ACPHY_STRPwrThreshL3_strPwrThresh_MASK(rev)  (0xff << ACPHY_STRPwrThreshL3_strPwrThresh_SHIFT(rev))

/* Register ACPHY_STRPwrThreshU3 */
#define ACPHY_STRPwrThreshU3(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c81 : INVALID_ADDRESS))
#define ACPHY_STRPwrThreshU3_strPwrThresh_SHIFT(rev) 0
#define ACPHY_STRPwrThreshU3_strPwrThresh_MASK(rev)  (0xff << ACPHY_STRPwrThreshU3_strPwrThresh_SHIFT(rev))

/* Register ACPHY_STRPwrThreshLSub13 */
#define ACPHY_STRPwrThreshLSub13(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c82 : INVALID_ADDRESS))
#define ACPHY_STRPwrThreshLSub13_strPwrThresh_SHIFT(rev) 0
#define ACPHY_STRPwrThreshLSub13_strPwrThresh_MASK(rev)  (0xff << ACPHY_STRPwrThreshLSub13_strPwrThresh_SHIFT(rev))

/* Register ACPHY_STRPwrThreshUSub13 */
#define ACPHY_STRPwrThreshUSub13(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c83 : INVALID_ADDRESS))
#define ACPHY_STRPwrThreshUSub13_strPwrThresh_SHIFT(rev) 0
#define ACPHY_STRPwrThreshUSub13_strPwrThresh_MASK(rev)  (0xff << ACPHY_STRPwrThreshUSub13_strPwrThresh_SHIFT(rev))

/* Register ACPHY_STRCtrl20L3 */
#define ACPHY_STRCtrl20L3(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c84 : INVALID_ADDRESS))
#define ACPHY_STRCtrl20L3_stren_SHIFT(rev)          15
#define ACPHY_STRCtrl20L3_stren_MASK(rev)           (0x1 << ACPHY_STRCtrl20L3_stren_SHIFT(rev))
#define ACPHY_STRCtrl20L3_strminmaxCount_SHIFT(rev) 8
#define ACPHY_STRCtrl20L3_strminmaxCount_MASK(rev)  (0x3f << ACPHY_STRCtrl20L3_strminmaxCount_SHIFT(rev))
#define ACPHY_STRCtrl20L3_strMaxThresh_SHIFT(rev)   4
#define ACPHY_STRCtrl20L3_strMaxThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20L3_strMaxThresh_SHIFT(rev))
#define ACPHY_STRCtrl20L3_strMinThresh_SHIFT(rev)   0
#define ACPHY_STRCtrl20L3_strMinThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20L3_strMinThresh_SHIFT(rev))

/* Register ACPHY_STRCtrl20U3 */
#define ACPHY_STRCtrl20U3(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c85 : INVALID_ADDRESS))
#define ACPHY_STRCtrl20U3_stren_SHIFT(rev)          15
#define ACPHY_STRCtrl20U3_stren_MASK(rev)           (0x1 << ACPHY_STRCtrl20U3_stren_SHIFT(rev))
#define ACPHY_STRCtrl20U3_strminmaxCount_SHIFT(rev) 8
#define ACPHY_STRCtrl20U3_strminmaxCount_MASK(rev)  (0x3f << ACPHY_STRCtrl20U3_strminmaxCount_SHIFT(rev))
#define ACPHY_STRCtrl20U3_strMaxThresh_SHIFT(rev)   4
#define ACPHY_STRCtrl20U3_strMaxThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20U3_strMaxThresh_SHIFT(rev))
#define ACPHY_STRCtrl20U3_strMinThresh_SHIFT(rev)   0
#define ACPHY_STRCtrl20U3_strMinThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20U3_strMinThresh_SHIFT(rev))

/* Register ACPHY_STRCtrl20LSub13 */
#define ACPHY_STRCtrl20LSub13(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c86 : INVALID_ADDRESS))
#define ACPHY_STRCtrl20LSub13_stren_SHIFT(rev)          15
#define ACPHY_STRCtrl20LSub13_stren_MASK(rev)           (0x1 << ACPHY_STRCtrl20LSub13_stren_SHIFT(rev))
#define ACPHY_STRCtrl20LSub13_strminmaxCount_SHIFT(rev) 8
#define ACPHY_STRCtrl20LSub13_strminmaxCount_MASK(rev)  (0x3f << ACPHY_STRCtrl20LSub13_strminmaxCount_SHIFT(rev))
#define ACPHY_STRCtrl20LSub13_strMaxThresh_SHIFT(rev)   4
#define ACPHY_STRCtrl20LSub13_strMaxThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20LSub13_strMaxThresh_SHIFT(rev))
#define ACPHY_STRCtrl20LSub13_strMinThresh_SHIFT(rev)   0
#define ACPHY_STRCtrl20LSub13_strMinThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20LSub13_strMinThresh_SHIFT(rev))

/* Register ACPHY_STRCtrl20USub13 */
#define ACPHY_STRCtrl20USub13(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c87 : INVALID_ADDRESS))
#define ACPHY_STRCtrl20USub13_stren_SHIFT(rev)          15
#define ACPHY_STRCtrl20USub13_stren_MASK(rev)           (0x1 << ACPHY_STRCtrl20USub13_stren_SHIFT(rev))
#define ACPHY_STRCtrl20USub13_strminmaxCount_SHIFT(rev) 8
#define ACPHY_STRCtrl20USub13_strminmaxCount_MASK(rev)  (0x3f << ACPHY_STRCtrl20USub13_strminmaxCount_SHIFT(rev))
#define ACPHY_STRCtrl20USub13_strMaxThresh_SHIFT(rev)   4
#define ACPHY_STRCtrl20USub13_strMaxThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20USub13_strMaxThresh_SHIFT(rev))
#define ACPHY_STRCtrl20USub13_strMinThresh_SHIFT(rev)   0
#define ACPHY_STRCtrl20USub13_strMinThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20USub13_strMinThresh_SHIFT(rev))

/* Register ACPHY_ed_crs20LAssertThresh03 */
#define ACPHY_ed_crs20LAssertThresh03(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c88 : INVALID_ADDRESS))
#define ACPHY_ed_crs20LAssertThresh03_ed_crs20LAssertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20LAssertThresh03_ed_crs20LAssertThresh0_MASK(rev)  (0xffff << ACPHY_ed_crs20LAssertThresh03_ed_crs20LAssertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20LAssertThresh13 */
#define ACPHY_ed_crs20LAssertThresh13(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c89 : INVALID_ADDRESS))
#define ACPHY_ed_crs20LAssertThresh13_ed_crs20LAssertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20LAssertThresh13_ed_crs20LAssertThresh1_MASK(rev)  (0xffff << ACPHY_ed_crs20LAssertThresh13_ed_crs20LAssertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20UAssertThresh03 */
#define ACPHY_ed_crs20UAssertThresh03(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c8a : INVALID_ADDRESS))
#define ACPHY_ed_crs20UAssertThresh03_ed_crs20UAssertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20UAssertThresh03_ed_crs20UAssertThresh0_MASK(rev)  (0xffff << ACPHY_ed_crs20UAssertThresh03_ed_crs20UAssertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20UAssertThresh13 */
#define ACPHY_ed_crs20UAssertThresh13(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c8b : INVALID_ADDRESS))
#define ACPHY_ed_crs20UAssertThresh13_ed_crs20UAssertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20UAssertThresh13_ed_crs20UAssertThresh1_MASK(rev)  (0xffff << ACPHY_ed_crs20UAssertThresh13_ed_crs20UAssertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20Lsub1AssertThresh03 */
#define ACPHY_ed_crs20Lsub1AssertThresh03(rev)                                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c8c : INVALID_ADDRESS))
#define ACPHY_ed_crs20Lsub1AssertThresh03_ed_crs20Lsub1AssertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20Lsub1AssertThresh03_ed_crs20Lsub1AssertThresh0_MASK(rev) (0xffff << ACPHY_ed_crs20Lsub1AssertThresh03_ed_crs20Lsub1AssertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20Lsub1AssertThresh13 */
#define ACPHY_ed_crs20Lsub1AssertThresh13(rev)                                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c8d : INVALID_ADDRESS))
#define ACPHY_ed_crs20Lsub1AssertThresh13_ed_crs20Lsub1AssertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20Lsub1AssertThresh13_ed_crs20Lsub1AssertThresh1_MASK(rev) (0xffff << ACPHY_ed_crs20Lsub1AssertThresh13_ed_crs20Lsub1AssertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20Usub1AssertThresh03 */
#define ACPHY_ed_crs20Usub1AssertThresh03(rev)                                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c8e : INVALID_ADDRESS))
#define ACPHY_ed_crs20Usub1AssertThresh03_ed_crs20Usub1AssertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20Usub1AssertThresh03_ed_crs20Usub1AssertThresh0_MASK(rev) (0xffff << ACPHY_ed_crs20Usub1AssertThresh03_ed_crs20Usub1AssertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20Usub1AssertThresh13 */
#define ACPHY_ed_crs20Usub1AssertThresh13(rev)                                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c8f : INVALID_ADDRESS))
#define ACPHY_ed_crs20Usub1AssertThresh13_ed_crs20Usub1AssertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20Usub1AssertThresh13_ed_crs20Usub1AssertThresh1_MASK(rev) (0xffff << ACPHY_ed_crs20Usub1AssertThresh13_ed_crs20Usub1AssertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20LDeassertThresh03 */
#define ACPHY_ed_crs20LDeassertThresh03(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c90 : INVALID_ADDRESS))
#define ACPHY_ed_crs20LDeassertThresh03_ed_crs20LDeassertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20LDeassertThresh03_ed_crs20LDeassertThresh0_MASK(rev)  (0xffff << ACPHY_ed_crs20LDeassertThresh03_ed_crs20LDeassertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20LDeassertThresh13 */
#define ACPHY_ed_crs20LDeassertThresh13(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c91 : INVALID_ADDRESS))
#define ACPHY_ed_crs20LDeassertThresh13_ed_crs20LDeassertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20LDeassertThresh13_ed_crs20LDeassertThresh1_MASK(rev)  (0xffff << ACPHY_ed_crs20LDeassertThresh13_ed_crs20LDeassertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20UDeassertThresh03 */
#define ACPHY_ed_crs20UDeassertThresh03(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c92 : INVALID_ADDRESS))
#define ACPHY_ed_crs20UDeassertThresh03_ed_crs20UDeassertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20UDeassertThresh03_ed_crs20UDeassertThresh0_MASK(rev)  (0xffff << ACPHY_ed_crs20UDeassertThresh03_ed_crs20UDeassertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20UDeassertThresh13 */
#define ACPHY_ed_crs20UDeassertThresh13(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c93 : INVALID_ADDRESS))
#define ACPHY_ed_crs20UDeassertThresh13_ed_crs20UDeassertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20UDeassertThresh13_ed_crs20UDeassertThresh1_MASK(rev)  (0xffff << ACPHY_ed_crs20UDeassertThresh13_ed_crs20UDeassertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20Lsub1DeassertThresh03 */
#define ACPHY_ed_crs20Lsub1DeassertThresh03(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c94 : INVALID_ADDRESS))
#define ACPHY_ed_crs20Lsub1DeassertThresh03_ed_crs20Lsub1DeassertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20Lsub1DeassertThresh03_ed_crs20Lsub1DeassertThresh0_MASK(rev) (0xffff << ACPHY_ed_crs20Lsub1DeassertThresh03_ed_crs20Lsub1DeassertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20Lsub1DeassertThresh13 */
#define ACPHY_ed_crs20Lsub1DeassertThresh13(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c95 : INVALID_ADDRESS))
#define ACPHY_ed_crs20Lsub1DeassertThresh13_ed_crs20Lsub1DeassertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20Lsub1DeassertThresh13_ed_crs20Lsub1DeassertThresh1_MASK(rev) (0xffff << ACPHY_ed_crs20Lsub1DeassertThresh13_ed_crs20Lsub1DeassertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20Usub1DeassertThresh03 */
#define ACPHY_ed_crs20Usub1DeassertThresh03(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c96 : INVALID_ADDRESS))
#define ACPHY_ed_crs20Usub1DeassertThresh03_ed_crs20Usub1DeassertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20Usub1DeassertThresh03_ed_crs20Usub1DeassertThresh0_MASK(rev) (0xffff << ACPHY_ed_crs20Usub1DeassertThresh03_ed_crs20Usub1DeassertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20Usub1DeassertThresh13 */
#define ACPHY_ed_crs20Usub1DeassertThresh13(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c97 : INVALID_ADDRESS))
#define ACPHY_ed_crs20Usub1DeassertThresh13_ed_crs20Usub1DeassertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20Usub1DeassertThresh13_ed_crs20Usub1DeassertThresh1_MASK(rev) (0xffff << ACPHY_ed_crs20Usub1DeassertThresh13_ed_crs20Usub1DeassertThresh1_SHIFT(rev))

/* Register ACPHY_StrWaitTime20L3 */
#define ACPHY_StrWaitTime20L3(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c98 : INVALID_ADDRESS))
#define ACPHY_StrWaitTime20L3_strWaitTime20L_SHIFT(rev) 0
#define ACPHY_StrWaitTime20L3_strWaitTime20L_MASK(rev)  (0x3ff << ACPHY_StrWaitTime20L3_strWaitTime20L_SHIFT(rev))

/* Register ACPHY_StrWaitTime20U3 */
#define ACPHY_StrWaitTime20U3(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c99 : INVALID_ADDRESS))
#define ACPHY_StrWaitTime20U3_strWaitTime20U_SHIFT(rev) 0
#define ACPHY_StrWaitTime20U3_strWaitTime20U_MASK(rev)  (0x3ff << ACPHY_StrWaitTime20U3_strWaitTime20U_SHIFT(rev))

/* Register ACPHY_StrWaitTime20LSub13 */
#define ACPHY_StrWaitTime20LSub13(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c9a : INVALID_ADDRESS))
#define ACPHY_StrWaitTime20LSub13_strWaitTime20LSub1_SHIFT(rev) 0
#define ACPHY_StrWaitTime20LSub13_strWaitTime20LSub1_MASK(rev)  (0x3ff << ACPHY_StrWaitTime20LSub13_strWaitTime20LSub1_SHIFT(rev))

/* Register ACPHY_StrWaitTime20USub13 */
#define ACPHY_StrWaitTime20USub13(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c9b : INVALID_ADDRESS))
#define ACPHY_StrWaitTime20USub13_strWaitTime20USub1_SHIFT(rev) 0
#define ACPHY_StrWaitTime20USub13_strWaitTime20USub1_MASK(rev)  (0x3ff << ACPHY_StrWaitTime20USub13_strWaitTime20USub1_SHIFT(rev))

/* Register ACPHY_sarAfeCompCtrl3 */
#define ACPHY_sarAfeCompCtrl3(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ca0 : INVALID_ADDRESS))
#define ACPHY_sarAfeCompCtrl3_sarAfeCompMode_SHIFT(rev)     0
#define ACPHY_sarAfeCompCtrl3_sarAfeCompMode_MASK(rev)      (0x1 << ACPHY_sarAfeCompCtrl3_sarAfeCompMode_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl3_sarAfePathSel_SHIFT(rev)      1
#define ACPHY_sarAfeCompCtrl3_sarAfePathSel_MASK(rev)       (0x1 << ACPHY_sarAfeCompCtrl3_sarAfePathSel_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl3_sarAfeAddDelay_i_SHIFT(rev)   2
#define ACPHY_sarAfeCompCtrl3_sarAfeAddDelay_i_MASK(rev)    (0x1 << ACPHY_sarAfeCompCtrl3_sarAfeAddDelay_i_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl3_sarAfeAddDelay_q_SHIFT(rev)   3
#define ACPHY_sarAfeCompCtrl3_sarAfeAddDelay_q_MASK(rev)    (0x1 << ACPHY_sarAfeCompCtrl3_sarAfeAddDelay_q_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl3_sarAfeCompSel_i_SHIFT(rev)    4
#define ACPHY_sarAfeCompCtrl3_sarAfeCompSel_i_MASK(rev)     (0x1 << ACPHY_sarAfeCompCtrl3_sarAfeCompSel_i_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl3_sarAfeCompSel_q_SHIFT(rev)    5
#define ACPHY_sarAfeCompCtrl3_sarAfeCompSel_q_MASK(rev)     (0x1 << ACPHY_sarAfeCompCtrl3_sarAfeCompSel_q_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl3_sarAfeCompSel_ovr_SHIFT(rev)  6
#define ACPHY_sarAfeCompCtrl3_sarAfeCompSel_ovr_MASK(rev)   (0x1 << ACPHY_sarAfeCompCtrl3_sarAfeCompSel_ovr_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl3_sarAfeCompDc0_ovr_SHIFT(rev)  7
#define ACPHY_sarAfeCompCtrl3_sarAfeCompDc0_ovr_MASK(rev)   (0x1 << ACPHY_sarAfeCompCtrl3_sarAfeCompDc0_ovr_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl3_sarAfeCompDc1_ovr_SHIFT(rev)  8
#define ACPHY_sarAfeCompCtrl3_sarAfeCompDc1_ovr_MASK(rev)   (0x1 << ACPHY_sarAfeCompCtrl3_sarAfeCompDc1_ovr_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl3_sarAfeCompGain_ovr_SHIFT(rev) 9
#define ACPHY_sarAfeCompCtrl3_sarAfeCompGain_ovr_MASK(rev)  (0x1 << ACPHY_sarAfeCompCtrl3_sarAfeCompGain_ovr_SHIFT(rev))
#define ACPHY_sarAfeCompCtrl3_sarAfePhaseSel_SHIFT(rev)     10
#define ACPHY_sarAfeCompCtrl3_sarAfePhaseSel_MASK(rev)      (0x1 << ACPHY_sarAfeCompCtrl3_sarAfePhaseSel_SHIFT(rev))

/* Register ACPHY_sarAfeCompGainIOvrVal3 */
#define ACPHY_sarAfeCompGainIOvrVal3(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ca1 : INVALID_ADDRESS))
#define ACPHY_sarAfeCompGainIOvrVal3_sarAfeCompGainIVal_SHIFT(rev) 0
#define ACPHY_sarAfeCompGainIOvrVal3_sarAfeCompGainIVal_MASK(rev)  (0xffff << ACPHY_sarAfeCompGainIOvrVal3_sarAfeCompGainIVal_SHIFT(rev))

/* Register ACPHY_sarAfeCompGainQOvrVal3 */
#define ACPHY_sarAfeCompGainQOvrVal3(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ca2 : INVALID_ADDRESS))
#define ACPHY_sarAfeCompGainQOvrVal3_sarAfeCompGainQVal_SHIFT(rev) 0
#define ACPHY_sarAfeCompGainQOvrVal3_sarAfeCompGainQVal_MASK(rev)  (0xffff << ACPHY_sarAfeCompGainQOvrVal3_sarAfeCompGainQVal_SHIFT(rev))

/* Register ACPHY_sarAfeCompDC0IOvrVal3 */
#define ACPHY_sarAfeCompDC0IOvrVal3(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ca3 : INVALID_ADDRESS))
#define ACPHY_sarAfeCompDC0IOvrVal3_sarAfeCompDC0IVal_SHIFT(rev) 0
#define ACPHY_sarAfeCompDC0IOvrVal3_sarAfeCompDC0IVal_MASK(rev)  (0x1fff << ACPHY_sarAfeCompDC0IOvrVal3_sarAfeCompDC0IVal_SHIFT(rev))

/* Register ACPHY_sarAfeCompDC0QOvrVal3 */
#define ACPHY_sarAfeCompDC0QOvrVal3(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ca4 : INVALID_ADDRESS))
#define ACPHY_sarAfeCompDC0QOvrVal3_sarAfeCompDC0QVal_SHIFT(rev) 0
#define ACPHY_sarAfeCompDC0QOvrVal3_sarAfeCompDC0QVal_MASK(rev)  (0x1fff << ACPHY_sarAfeCompDC0QOvrVal3_sarAfeCompDC0QVal_SHIFT(rev))

/* Register ACPHY_sarAfeCompDC1IOvrVal3 */
#define ACPHY_sarAfeCompDC1IOvrVal3(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ca5 : INVALID_ADDRESS))
#define ACPHY_sarAfeCompDC1IOvrVal3_sarAfeCompDC1IVal_SHIFT(rev) 0
#define ACPHY_sarAfeCompDC1IOvrVal3_sarAfeCompDC1IVal_MASK(rev)  (0x1fff << ACPHY_sarAfeCompDC1IOvrVal3_sarAfeCompDC1IVal_SHIFT(rev))

/* Register ACPHY_sarAfeCompDC1QOvrVal3 */
#define ACPHY_sarAfeCompDC1QOvrVal3(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ca6 : INVALID_ADDRESS))
#define ACPHY_sarAfeCompDC1QOvrVal3_sarAfeCompDC1QVal_SHIFT(rev) 0
#define ACPHY_sarAfeCompDC1QOvrVal3_sarAfeCompDC1QVal_MASK(rev)  (0x1fff << ACPHY_sarAfeCompDC1QOvrVal3_sarAfeCompDC1QVal_SHIFT(rev))

/* Register ACPHY_AfeCalConfig23 */
#define ACPHY_AfeCalConfig23(rev)              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ca8 : INVALID_ADDRESS))
#define ACPHY_AfeCalConfig23_a_gain_SHIFT(rev) 0
#define ACPHY_AfeCalConfig23_a_gain_MASK(rev)  (0xffff << ACPHY_AfeCalConfig23_a_gain_SHIFT(rev))

/* Register ACPHY_AfeCalConfig33 */
#define ACPHY_AfeCalConfig33(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ca9 : INVALID_ADDRESS))
#define ACPHY_AfeCalConfig33_adc_cal_mu0_SHIFT(rev) 0
#define ACPHY_AfeCalConfig33_adc_cal_mu0_MASK(rev)  (0x1fff << ACPHY_AfeCalConfig33_adc_cal_mu0_SHIFT(rev))

/* Register ACPHY_AfeCalConfig43 */
#define ACPHY_AfeCalConfig43(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cb0 : INVALID_ADDRESS))
#define ACPHY_AfeCalConfig43_adc_cal_mu1_SHIFT(rev) 0
#define ACPHY_AfeCalConfig43_adc_cal_mu1_MASK(rev)  (0x1fff << ACPHY_AfeCalConfig43_adc_cal_mu1_SHIFT(rev))

/* Register ACPHY_AfeCalConfig53 */
#define ACPHY_AfeCalConfig53(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cb4 : INVALID_ADDRESS))
#define ACPHY_AfeCalConfig53_adc_cal_p0_l_SHIFT(rev) 0
#define ACPHY_AfeCalConfig53_adc_cal_p0_l_MASK(rev)  (0xffff << ACPHY_AfeCalConfig53_adc_cal_p0_l_SHIFT(rev))

/* Register ACPHY_AfeCalConfig63 */
#define ACPHY_AfeCalConfig63(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cb5 : INVALID_ADDRESS))
#define ACPHY_AfeCalConfig63_adc_cal_p0_h_SHIFT(rev) 0
#define ACPHY_AfeCalConfig63_adc_cal_p0_h_MASK(rev)  (0xfff << ACPHY_AfeCalConfig63_adc_cal_p0_h_SHIFT(rev))

/* Register ACPHY_AfeCalConfig73 */
#define ACPHY_AfeCalConfig73(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cb6 : INVALID_ADDRESS))
#define ACPHY_AfeCalConfig73_adc_cal_p1_l_SHIFT(rev) 0
#define ACPHY_AfeCalConfig73_adc_cal_p1_l_MASK(rev)  (0xffff << ACPHY_AfeCalConfig73_adc_cal_p1_l_SHIFT(rev))

/* Register ACPHY_AfeCalConfig83 */
#define ACPHY_AfeCalConfig83(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cb7 : INVALID_ADDRESS))
#define ACPHY_AfeCalConfig83_adc_cal_p1_h_SHIFT(rev) 0
#define ACPHY_AfeCalConfig83_adc_cal_p1_h_MASK(rev)  (0xfff << ACPHY_AfeCalConfig83_adc_cal_p1_h_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th0_s33 */
#define ACPHY_DSSF_gain_th0_s33(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cb8 : (ACREV_GE(rev,32) ? 0xdbf : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdbf : INVALID_ADDRESS)))))
#define ACPHY_DSSF_gain_th0_s33_gain_th0_s3_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th0_s33_gain_th0_s3_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th0_s33_gain_th0_s3_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th1_s33 */
#define ACPHY_DSSF_gain_th1_s33(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cb9 : INVALID_ADDRESS))
#define ACPHY_DSSF_gain_th1_s33_gain_th1_s3_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th1_s33_gain_th1_s3_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th1_s33_gain_th1_s3_SHIFT(rev))

/* Register ACPHY_DSSF_gain_th2_s33 */
#define ACPHY_DSSF_gain_th2_s33(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cba : INVALID_ADDRESS))
#define ACPHY_DSSF_gain_th2_s33_gain_th2_s3_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th2_s33_gain_th2_s3_MASK(rev)  (0x1ff << ACPHY_DSSF_gain_th2_s33_gain_th2_s3_SHIFT(rev))

/* Register ACPHY_DSSF_exp_j_theta_i_s33 */
#define ACPHY_DSSF_exp_j_theta_i_s33(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cbb : INVALID_ADDRESS))
#define ACPHY_DSSF_exp_j_theta_i_s33_exp_j_theta_i_s3_SHIFT(rev) 0
#define ACPHY_DSSF_exp_j_theta_i_s33_exp_j_theta_i_s3_MASK(rev)  (0x1fff << ACPHY_DSSF_exp_j_theta_i_s33_exp_j_theta_i_s3_SHIFT(rev))

/* Register ACPHY_DSSF_exp_i_theta_q_s33 */
#define ACPHY_DSSF_exp_i_theta_q_s33(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cbc : INVALID_ADDRESS))
#define ACPHY_DSSF_exp_i_theta_q_s33_exp_j_theta_q_s3_SHIFT(rev) 0
#define ACPHY_DSSF_exp_i_theta_q_s33_exp_j_theta_q_s3_MASK(rev)  (0x1fff << ACPHY_DSSF_exp_i_theta_q_s33_exp_j_theta_q_s3_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_103 */
#define ACPHY_wbcal_ctl_103(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cc0 : (ACREV_GE(rev,32) ? 0xc30 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc30 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_103_wbcal_stop_lo_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_103_wbcal_stop_lo_MASK(rev)   (0xffff << ACPHY_wbcal_ctl_103_wbcal_stop_lo_SHIFT(rev))
#define ACPHY_wbcal_ctl_103_wbcal_stop_lo3_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_103_wbcal_stop_lo3_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_103_wbcal_stop_lo3_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_113 */
#define ACPHY_wbcal_ctl_113(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cc1 : (ACREV_GE(rev,32) ? 0xc31 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc31 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_113_wbcal_stop_hi_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_113_wbcal_stop_hi_MASK(rev)   (0xf << ACPHY_wbcal_ctl_113_wbcal_stop_hi_SHIFT(rev))
#define ACPHY_wbcal_ctl_113_wbcal_stop_hi3_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_113_wbcal_stop_hi3_MASK(rev)  (0xf << ACPHY_wbcal_ctl_113_wbcal_stop_hi3_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_123 */
#define ACPHY_wbcal_ctl_123(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cc2 : (ACREV_GE(rev,32) ? 0xc32 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc32 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_123_wbcal_iq_coeff_a_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_123_wbcal_iq_coeff_a_MASK(rev)   (0x3ff << ACPHY_wbcal_ctl_123_wbcal_iq_coeff_a_SHIFT(rev))
#define ACPHY_wbcal_ctl_123_wbcal_iq_coeff_a3_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_123_wbcal_iq_coeff_a3_MASK(rev)  (0x3ff << ACPHY_wbcal_ctl_123_wbcal_iq_coeff_a3_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_133 */
#define ACPHY_wbcal_ctl_133(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cc3 : (ACREV_GE(rev,32) ? 0xc33 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc33 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_133_wbcal_iq_coeff_b_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_133_wbcal_iq_coeff_b_MASK(rev)   (0x3ff << ACPHY_wbcal_ctl_133_wbcal_iq_coeff_b_SHIFT(rev))
#define ACPHY_wbcal_ctl_133_wbcal_iq_coeff_b3_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_133_wbcal_iq_coeff_b3_MASK(rev)  (0x3ff << ACPHY_wbcal_ctl_133_wbcal_iq_coeff_b3_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_143 */
#define ACPHY_wbcal_ctl_143(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cc4 : (ACREV_GE(rev,32) ? 0xc34 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc34 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_143_wbcal_alpha_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_143_wbcal_alpha_MASK(rev)   (0xffff << ACPHY_wbcal_ctl_143_wbcal_alpha_SHIFT(rev))
#define ACPHY_wbcal_ctl_143_wbcal_alpha3_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_143_wbcal_alpha3_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_143_wbcal_alpha3_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_153 */
#define ACPHY_wbcal_ctl_153(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cc5 : (ACREV_GE(rev,32) ? 0xc35 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc35 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_153_wbcal_beta_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_153_wbcal_beta_MASK(rev)   (0xffff << ACPHY_wbcal_ctl_153_wbcal_beta_SHIFT(rev))
#define ACPHY_wbcal_ctl_153_wbcal_beta3_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_153_wbcal_beta3_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_153_wbcal_beta3_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_163 */
#define ACPHY_wbcal_ctl_163(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cc6 : (ACREV_GE(rev,32) ? 0xc36 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc36 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_163_wbcal_syncbuf_waddr_SHIFT(rev)     0
#define ACPHY_wbcal_ctl_163_wbcal_syncbuf_waddr_MASK(rev)      (0x1ff << ACPHY_wbcal_ctl_163_wbcal_syncbuf_waddr_SHIFT(rev))
#define ACPHY_wbcal_ctl_163_wbcal_rxsyncfifo_ruflow_SHIFT(rev) 9
#define ACPHY_wbcal_ctl_163_wbcal_rxsyncfifo_ruflow_MASK(rev)  (0x1 << ACPHY_wbcal_ctl_163_wbcal_rxsyncfifo_ruflow_SHIFT(rev))
#define ACPHY_wbcal_ctl_163_wbcal_rxsyncfifo_woflow_SHIFT(rev) 10
#define ACPHY_wbcal_ctl_163_wbcal_rxsyncfifo_woflow_MASK(rev)  (0x1 << ACPHY_wbcal_ctl_163_wbcal_rxsyncfifo_woflow_SHIFT(rev))
#define ACPHY_wbcal_ctl_163_wbcal_dc_est_i_reg_msb5_SHIFT(rev) 11
#define ACPHY_wbcal_ctl_163_wbcal_dc_est_i_reg_msb5_MASK(rev)  (0x1f << ACPHY_wbcal_ctl_163_wbcal_dc_est_i_reg_msb5_SHIFT(rev))
#define ACPHY_wbcal_ctl_163_wbcal_corr_I3_SHIFT(rev)           0
#define ACPHY_wbcal_ctl_163_wbcal_corr_I3_MASK(rev)            (0xffff << ACPHY_wbcal_ctl_163_wbcal_corr_I3_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_173 */
#define ACPHY_wbcal_ctl_173(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cc7 : (ACREV_GE(rev,32) ? 0xc37 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc37 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_173_wbcal_delaybuf_waddr_SHIFT(rev)    0
#define ACPHY_wbcal_ctl_173_wbcal_delaybuf_waddr_MASK(rev)     (0x1ff << ACPHY_wbcal_ctl_173_wbcal_delaybuf_waddr_SHIFT(rev))
#define ACPHY_wbcal_ctl_173_wbcal_dc_est_q_reg_msb5_SHIFT(rev) 9
#define ACPHY_wbcal_ctl_173_wbcal_dc_est_q_reg_msb5_MASK(rev)  (0x1f << ACPHY_wbcal_ctl_173_wbcal_dc_est_q_reg_msb5_SHIFT(rev))
#define ACPHY_wbcal_ctl_173_wbcal_corr_Q3_SHIFT(rev)           0
#define ACPHY_wbcal_ctl_173_wbcal_corr_Q3_MASK(rev)            (0xffff << ACPHY_wbcal_ctl_173_wbcal_corr_Q3_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_183 */
#define ACPHY_wbcal_ctl_183(rev)                              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cc8 : (ACREV_GE(rev,32) ? 0xc38 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc38 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_183_wbpapd_cal_scale_in_lo_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_183_wbpapd_cal_scale_in_lo_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_183_wbpapd_cal_scale_in_lo_SHIFT(rev))
#define ACPHY_wbcal_ctl_183_wbcal_corr_start_lo3_SHIFT(rev)   0
#define ACPHY_wbcal_ctl_183_wbcal_corr_start_lo3_MASK(rev)    (0xffff << ACPHY_wbcal_ctl_183_wbcal_corr_start_lo3_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_193 */
#define ACPHY_wbcal_ctl_193(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cc9 : (ACREV_GE(rev,32) ? 0xc39 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc39 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_193_wbpapd_cal_scale_out_lo_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_193_wbpapd_cal_scale_out_lo_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_193_wbpapd_cal_scale_out_lo_SHIFT(rev))
#define ACPHY_wbcal_ctl_193_wbcal_corr_start_hi3_SHIFT(rev)    0
#define ACPHY_wbcal_ctl_193_wbcal_corr_start_hi3_MASK(rev)     (0xf << ACPHY_wbcal_ctl_193_wbcal_corr_start_hi3_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_1A3 */
#define ACPHY_wbcal_ctl_1A3(rev)                                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cca : (ACREV_GE(rev,32) ? 0xc3a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc3a : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_1A3_wbpapd_cal_scale_in_hi_SHIFT(rev)      0
#define ACPHY_wbcal_ctl_1A3_wbpapd_cal_scale_in_hi_MASK(rev)       (0x3 << ACPHY_wbcal_ctl_1A3_wbpapd_cal_scale_in_hi_SHIFT(rev))
#define ACPHY_wbcal_ctl_1A3_wbpapd_cal_scale_out_hi_SHIFT(rev)     2
#define ACPHY_wbcal_ctl_1A3_wbpapd_cal_scale_out_hi_MASK(rev)      (0x3 << ACPHY_wbcal_ctl_1A3_wbpapd_cal_scale_out_hi_SHIFT(rev))
#define ACPHY_wbcal_ctl_1A3_wbpapd_scale_window_len_pow_SHIFT(rev) 4
#define ACPHY_wbcal_ctl_1A3_wbpapd_scale_window_len_pow_MASK(rev)  (0x1f << ACPHY_wbcal_ctl_1A3_wbpapd_scale_window_len_pow_SHIFT(rev))
#define ACPHY_wbcal_ctl_1A3_wbcal_corr_stop_lo3_SHIFT(rev)         0
#define ACPHY_wbcal_ctl_1A3_wbcal_corr_stop_lo3_MASK(rev)          (0xffff << ACPHY_wbcal_ctl_1A3_wbcal_corr_stop_lo3_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_1B3 */
#define ACPHY_wbcal_ctl_1B3(rev)                                  (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ccb : (ACREV_GE(rev,32) ? 0xc3b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc3b : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_1B3_wbpapd_cal_const_pow_scale_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_1B3_wbpapd_cal_const_pow_scale_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_1B3_wbpapd_cal_const_pow_scale_SHIFT(rev))
#define ACPHY_wbcal_ctl_1B3_wbcal_corr_stop_hi3_SHIFT(rev)        0
#define ACPHY_wbcal_ctl_1B3_wbcal_corr_stop_hi3_MASK(rev)         (0xf << ACPHY_wbcal_ctl_1B3_wbcal_corr_stop_hi3_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_1C3 */
#define ACPHY_wbcal_ctl_1C3(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ccc : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_1C3_wbcomp_ref_dB_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_1C3_wbcomp_ref_dB_MASK(rev)  (0x7fff << ACPHY_wbcal_ctl_1C3_wbcomp_ref_dB_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_1D3 */
#define ACPHY_wbcal_ctl_1D3(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ccd : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_1D3_wbcomp_lutstep_dB_lo_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_1D3_wbcomp_lutstep_dB_lo_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_1D3_wbcomp_lutstep_dB_lo_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_1E3 */
#define ACPHY_wbcal_ctl_1E3(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cce : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_1E3_wbcomp_lutstep_dB_hi_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_1E3_wbcomp_lutstep_dB_hi_MASK(rev)  (0x3 << ACPHY_wbcal_ctl_1E3_wbcomp_lutstep_dB_hi_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_1F3 */
#define ACPHY_wbcal_ctl_1F3(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1ccf : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_1F3_wbcomp_LUT_LEN_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_1F3_wbcomp_LUT_LEN_MASK(rev)  (0xff << ACPHY_wbcal_ctl_1F3_wbcomp_LUT_LEN_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_03 */
#define ACPHY_wbcal_ctl_03(rev)                                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cd0 : (ACREV_GE(rev,32) ? 0xc10 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc10 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_03_wbcal_en_SHIFT(rev)                  0
#define ACPHY_wbcal_ctl_03_wbcal_en_MASK(rev)                   (0x1 << ACPHY_wbcal_ctl_03_wbcal_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_03_wbcal_papdcomp_en_SHIFT(rev)         1
#define ACPHY_wbcal_ctl_03_wbcal_papdcomp_en_MASK(rev)          (0x1 << ACPHY_wbcal_ctl_03_wbcal_papdcomp_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_03_wbcal_iqcomp_en_SHIFT(rev)           2
#define ACPHY_wbcal_ctl_03_wbcal_iqcomp_en_MASK(rev)            (0x1 << ACPHY_wbcal_ctl_03_wbcal_iqcomp_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_03_wbcal_iir_en_SHIFT(rev)              3
#define ACPHY_wbcal_ctl_03_wbcal_iir_en_MASK(rev)               (0x1 << ACPHY_wbcal_ctl_03_wbcal_iir_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_03_wbcal_corr_en_SHIFT(rev)             4
#define ACPHY_wbcal_ctl_03_wbcal_corr_en_MASK(rev)              (0x1 << ACPHY_wbcal_ctl_03_wbcal_corr_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_03_wbcal_iq_swap_SHIFT(rev)             5
#define ACPHY_wbcal_ctl_03_wbcal_iq_swap_MASK(rev)              (0x1 << ACPHY_wbcal_ctl_03_wbcal_iq_swap_SHIFT(rev))
#define ACPHY_wbcal_ctl_03_wbcal_trig_SHIFT(rev)                6
#define ACPHY_wbcal_ctl_03_wbcal_trig_MASK(rev)                 (0x1 << ACPHY_wbcal_ctl_03_wbcal_trig_SHIFT(rev))
#define ACPHY_wbcal_ctl_03_wbcal_on_SHIFT(rev)                  7
#define ACPHY_wbcal_ctl_03_wbcal_on_MASK(rev)                   (0x1 << ACPHY_wbcal_ctl_03_wbcal_on_SHIFT(rev))
#define ACPHY_wbcal_ctl_03_wbpapd_cal_scale_inout_en_SHIFT(rev) 8
#define ACPHY_wbcal_ctl_03_wbpapd_cal_scale_inout_en_MASK(rev)  (0x1 << ACPHY_wbcal_ctl_03_wbpapd_cal_scale_inout_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_03_wbcal_dbg_sel_SHIFT(rev)             9
#define ACPHY_wbcal_ctl_03_wbcal_dbg_sel_MASK(rev)              (0x1 << ACPHY_wbcal_ctl_03_wbcal_dbg_sel_SHIFT(rev))
#define ACPHY_wbcal_ctl_03_wbcal_phase_det_reset_SHIFT(rev)     10
#define ACPHY_wbcal_ctl_03_wbcal_phase_det_reset_MASK(rev)      (0x1 << ACPHY_wbcal_ctl_03_wbcal_phase_det_reset_SHIFT(rev))
#define ACPHY_wbcal_ctl_03_wbpapd_core_en_SHIFT(rev)            11
#define ACPHY_wbcal_ctl_03_wbpapd_core_en_MASK(rev)             (0x1 << ACPHY_wbcal_ctl_03_wbpapd_core_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_03_wbcal_loopback_en_SHIFT(rev)         12
#define ACPHY_wbcal_ctl_03_wbcal_loopback_en_MASK(rev)          (0x1 << ACPHY_wbcal_ctl_03_wbcal_loopback_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_03_wbcal_sync_txrx_phase_en_SHIFT(rev)  13
#define ACPHY_wbcal_ctl_03_wbcal_sync_txrx_phase_en_MASK(rev)   (0x1 << ACPHY_wbcal_ctl_03_wbcal_sync_txrx_phase_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_03_wbcal_reset_fifo_SHIFT(rev)          14
#define ACPHY_wbcal_ctl_03_wbcal_reset_fifo_MASK(rev)           (0x1 << ACPHY_wbcal_ctl_03_wbcal_reset_fifo_SHIFT(rev))
#define ACPHY_wbcal_ctl_03_wbcal_delay_corr_en_SHIFT(rev)       15
#define ACPHY_wbcal_ctl_03_wbcal_delay_corr_en_MASK(rev)        (0x1 << ACPHY_wbcal_ctl_03_wbcal_delay_corr_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_03_wbcal_en3_SHIFT(rev)                 0
#define ACPHY_wbcal_ctl_03_wbcal_en3_MASK(rev)                  (0x1 << ACPHY_wbcal_ctl_03_wbcal_en3_SHIFT(rev))
#define ACPHY_wbcal_ctl_03_wbcal_papdcomp_en3_SHIFT(rev)        1
#define ACPHY_wbcal_ctl_03_wbcal_papdcomp_en3_MASK(rev)         (0x1 << ACPHY_wbcal_ctl_03_wbcal_papdcomp_en3_SHIFT(rev))
#define ACPHY_wbcal_ctl_03_wbcal_iqcomp_en3_SHIFT(rev)          2
#define ACPHY_wbcal_ctl_03_wbcal_iqcomp_en3_MASK(rev)           (0x1 << ACPHY_wbcal_ctl_03_wbcal_iqcomp_en3_SHIFT(rev))
#define ACPHY_wbcal_ctl_03_wbcal_iir_en3_SHIFT(rev)             3
#define ACPHY_wbcal_ctl_03_wbcal_iir_en3_MASK(rev)              (0x1 << ACPHY_wbcal_ctl_03_wbcal_iir_en3_SHIFT(rev))
#define ACPHY_wbcal_ctl_03_wbcal_corr_en3_SHIFT(rev)            4
#define ACPHY_wbcal_ctl_03_wbcal_corr_en3_MASK(rev)             (0x1 << ACPHY_wbcal_ctl_03_wbcal_corr_en3_SHIFT(rev))
#define ACPHY_wbcal_ctl_03_wbcal_iq_swap3_SHIFT(rev)            5
#define ACPHY_wbcal_ctl_03_wbcal_iq_swap3_MASK(rev)             (0x1 << ACPHY_wbcal_ctl_03_wbcal_iq_swap3_SHIFT(rev))
#define ACPHY_wbcal_ctl_03_wbcal_trig3_SHIFT(rev)               6
#define ACPHY_wbcal_ctl_03_wbcal_trig3_MASK(rev)                (0x1 << ACPHY_wbcal_ctl_03_wbcal_trig3_SHIFT(rev))
#define ACPHY_wbcal_ctl_03_wbcal_on3_SHIFT(rev)                 7
#define ACPHY_wbcal_ctl_03_wbcal_on3_MASK(rev)                  (0x1 << ACPHY_wbcal_ctl_03_wbcal_on3_SHIFT(rev))
#define ACPHY_wbcal_ctl_03_wbcal_tx_sel3_SHIFT(rev)             8
#define ACPHY_wbcal_ctl_03_wbcal_tx_sel3_MASK(rev)              (0x1 << ACPHY_wbcal_ctl_03_wbcal_tx_sel3_SHIFT(rev))
#define ACPHY_wbcal_ctl_03_wbcal_dbg_sel3_SHIFT(rev)            9
#define ACPHY_wbcal_ctl_03_wbcal_dbg_sel3_MASK(rev)             (0x1 << ACPHY_wbcal_ctl_03_wbcal_dbg_sel3_SHIFT(rev))
#define ACPHY_wbcal_ctl_03_wbcal_phase_det_reset3_SHIFT(rev)    10
#define ACPHY_wbcal_ctl_03_wbcal_phase_det_reset3_MASK(rev)     (0x1 << ACPHY_wbcal_ctl_03_wbcal_phase_det_reset3_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_13 */
#define ACPHY_wbcal_ctl_13(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cd1 : (ACREV_GE(rev,32) ? 0xc11 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc11 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_13_wbcal_mem_sel_SHIFT(rev)       0
#define ACPHY_wbcal_ctl_13_wbcal_mem_sel_MASK(rev)        (0x7 << ACPHY_wbcal_ctl_13_wbcal_mem_sel_SHIFT(rev))
#define ACPHY_wbcal_ctl_13_wbcomp_mem_sel_SHIFT(rev)      4
#define ACPHY_wbcal_ctl_13_wbcomp_mem_sel_MASK(rev)       (0x7 << ACPHY_wbcal_ctl_13_wbcomp_mem_sel_SHIFT(rev))
#define ACPHY_wbcal_ctl_13_wbcal_txbuf_offset_SHIFT(rev)  7
#define ACPHY_wbcal_ctl_13_wbcal_txbuf_offset_MASK(rev)   (0x1ff << ACPHY_wbcal_ctl_13_wbcal_txbuf_offset_SHIFT(rev))
#define ACPHY_wbcal_ctl_13_wbcal_mem_sel3_SHIFT(rev)      0
#define ACPHY_wbcal_ctl_13_wbcal_mem_sel3_MASK(rev)       (0x7 << ACPHY_wbcal_ctl_13_wbcal_mem_sel3_SHIFT(rev))
#define ACPHY_wbcal_ctl_13_wbcomp_mem_sel3_SHIFT(rev)     4
#define ACPHY_wbcal_ctl_13_wbcomp_mem_sel3_MASK(rev)      (0x7 << ACPHY_wbcal_ctl_13_wbcomp_mem_sel3_SHIFT(rev))
#define ACPHY_wbcal_ctl_13_wbcal_txbuf_offset3_SHIFT(rev) 8
#define ACPHY_wbcal_ctl_13_wbcal_txbuf_offset3_MASK(rev)  (0xff << ACPHY_wbcal_ctl_13_wbcal_txbuf_offset3_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_23 */
#define ACPHY_wbcal_ctl_23(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cd2 : (ACREV_GE(rev,32) ? 0xc12 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc12 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_23_wbcal_lambda_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_23_wbcal_lambda_MASK(rev)   (0xffff << ACPHY_wbcal_ctl_23_wbcal_lambda_SHIFT(rev))
#define ACPHY_wbcal_ctl_23_wbcal_lambda3_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_23_wbcal_lambda3_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_23_wbcal_lambda3_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_33 */
#define ACPHY_wbcal_ctl_33(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cd3 : (ACREV_GE(rev,32) ? 0xc13 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc13 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_33_wbcal_lambda2_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_33_wbcal_lambda2_MASK(rev)   (0xffff << ACPHY_wbcal_ctl_33_wbcal_lambda2_SHIFT(rev))
#define ACPHY_wbcal_ctl_33_wbcal_lambda23_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_33_wbcal_lambda23_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_33_wbcal_lambda23_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_43 */
#define ACPHY_wbcal_ctl_43(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cd4 : (ACREV_GE(rev,32) ? 0xc14 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc14 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_43_wbcal_sigma2_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_43_wbcal_sigma2_MASK(rev)   (0x3ff << ACPHY_wbcal_ctl_43_wbcal_sigma2_SHIFT(rev))
#define ACPHY_wbcal_ctl_43_wbcal_sigma23_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_43_wbcal_sigma23_MASK(rev)  (0x3ff << ACPHY_wbcal_ctl_43_wbcal_sigma23_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_53 */
#define ACPHY_wbcal_ctl_53(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cd5 : (ACREV_GE(rev,32) ? 0xc15 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc15 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_53_wbcal_ref_dB_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_53_wbcal_ref_dB_MASK(rev)   (0x7fff << ACPHY_wbcal_ctl_53_wbcal_ref_dB_SHIFT(rev))
#define ACPHY_wbcal_ctl_53_wbcal_ref_dB3_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_53_wbcal_ref_dB3_MASK(rev)  (0x7fff << ACPHY_wbcal_ctl_53_wbcal_ref_dB3_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_63 */
#define ACPHY_wbcal_ctl_63(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cd6 : (ACREV_GE(rev,32) ? 0xc16 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc16 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_63_wbcal_lutstep_dB_lo_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_63_wbcal_lutstep_dB_lo_MASK(rev)   (0xffff << ACPHY_wbcal_ctl_63_wbcal_lutstep_dB_lo_SHIFT(rev))
#define ACPHY_wbcal_ctl_63_wbcal_lutstep_dB_lo3_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_63_wbcal_lutstep_dB_lo3_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_63_wbcal_lutstep_dB_lo3_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_73 */
#define ACPHY_wbcal_ctl_73(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cd7 : (ACREV_GE(rev,32) ? 0xc17 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc17 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_73_wbcal_lutstep_dB_hi_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_73_wbcal_lutstep_dB_hi_MASK(rev)   (0x3 << ACPHY_wbcal_ctl_73_wbcal_lutstep_dB_hi_SHIFT(rev))
#define ACPHY_wbcal_ctl_73_wbcal_lutstep_dB_hi3_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_73_wbcal_lutstep_dB_hi3_MASK(rev)  (0x3 << ACPHY_wbcal_ctl_73_wbcal_lutstep_dB_hi3_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_83 */
#define ACPHY_wbcal_ctl_83(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cd8 : (ACREV_GE(rev,32) ? 0xc18 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc18 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_83_wbcal_LUT_LEN_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_83_wbcal_LUT_LEN_MASK(rev)   (0xff << ACPHY_wbcal_ctl_83_wbcal_LUT_LEN_SHIFT(rev))
#define ACPHY_wbcal_ctl_83_wbcal_LUT_LEN3_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_83_wbcal_LUT_LEN3_MASK(rev)  (0xff << ACPHY_wbcal_ctl_83_wbcal_LUT_LEN3_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_93 */
#define ACPHY_wbcal_ctl_93(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cd9 : (ACREV_GE(rev,32) ? 0xc19 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc19 : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_93_wbcal_IIR_A1_1_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_93_wbcal_IIR_A1_1_MASK(rev)   (0x7ff << ACPHY_wbcal_ctl_93_wbcal_IIR_A1_1_SHIFT(rev))
#define ACPHY_wbcal_ctl_93_wbcal_IIR_A1_13_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_93_wbcal_IIR_A1_13_MASK(rev)  (0x7ff << ACPHY_wbcal_ctl_93_wbcal_IIR_A1_13_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_A3 */
#define ACPHY_wbcal_ctl_A3(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cda : (ACREV_GE(rev,32) ? 0xc1a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc1a : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_A3_wbcal_IIR_A1_2_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_A3_wbcal_IIR_A1_2_MASK(rev)   (0x7ff << ACPHY_wbcal_ctl_A3_wbcal_IIR_A1_2_SHIFT(rev))
#define ACPHY_wbcal_ctl_A3_wbcal_IIR_A1_23_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_A3_wbcal_IIR_A1_23_MASK(rev)  (0x7ff << ACPHY_wbcal_ctl_A3_wbcal_IIR_A1_23_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_B3 */
#define ACPHY_wbcal_ctl_B3(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cdb : (ACREV_GE(rev,32) ? 0xc1b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc1b : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_B3_wbcal_IIR_A2_1_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_B3_wbcal_IIR_A2_1_MASK(rev)   (0x7ff << ACPHY_wbcal_ctl_B3_wbcal_IIR_A2_1_SHIFT(rev))
#define ACPHY_wbcal_ctl_B3_wbcal_IIR_A2_13_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_B3_wbcal_IIR_A2_13_MASK(rev)  (0x7ff << ACPHY_wbcal_ctl_B3_wbcal_IIR_A2_13_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_C3 */
#define ACPHY_wbcal_ctl_C3(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cdc : (ACREV_GE(rev,32) ? 0xc1c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc1c : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_C3_wbcal_IIR_A2_2_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_C3_wbcal_IIR_A2_2_MASK(rev)   (0x7ff << ACPHY_wbcal_ctl_C3_wbcal_IIR_A2_2_SHIFT(rev))
#define ACPHY_wbcal_ctl_C3_wbcal_IIR_A2_23_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_C3_wbcal_IIR_A2_23_MASK(rev)  (0x7ff << ACPHY_wbcal_ctl_C3_wbcal_IIR_A2_23_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_D3 */
#define ACPHY_wbcal_ctl_D3(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cdd : (ACREV_GE(rev,32) ? 0xc1d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc1d : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_D3_wbcal_IIR_SCALE_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_D3_wbcal_IIR_SCALE_MASK(rev)   (0x3fff << ACPHY_wbcal_ctl_D3_wbcal_IIR_SCALE_SHIFT(rev))
#define ACPHY_wbcal_ctl_D3_wbcal_IIR_SCALE3_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_D3_wbcal_IIR_SCALE3_MASK(rev)  (0x3fff << ACPHY_wbcal_ctl_D3_wbcal_IIR_SCALE3_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_E3 */
#define ACPHY_wbcal_ctl_E3(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cde : (ACREV_GE(rev,32) ? 0xc1e : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc1e : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_E3_wbcal_start_lo_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_E3_wbcal_start_lo_MASK(rev)   (0xffff << ACPHY_wbcal_ctl_E3_wbcal_start_lo_SHIFT(rev))
#define ACPHY_wbcal_ctl_E3_wbcal_start_lo3_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_E3_wbcal_start_lo3_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_E3_wbcal_start_lo3_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_F3 */
#define ACPHY_wbcal_ctl_F3(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cdf : (ACREV_GE(rev,32) ? 0xc1f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc1f : INVALID_ADDRESS)))))
#define ACPHY_wbcal_ctl_F3_wbcal_start_hi_SHIFT(rev)  0
#define ACPHY_wbcal_ctl_F3_wbcal_start_hi_MASK(rev)   (0xf << ACPHY_wbcal_ctl_F3_wbcal_start_hi_SHIFT(rev))
#define ACPHY_wbcal_ctl_F3_wbcal_start_hi3_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_F3_wbcal_start_hi3_MASK(rev)  (0xf << ACPHY_wbcal_ctl_F3_wbcal_start_hi3_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_203 */
#define ACPHY_wbcal_ctl_203(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cf0 : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_203_wbcomp_scale_real_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_203_wbcomp_scale_real_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_203_wbcomp_scale_real_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_213 */
#define ACPHY_wbcal_ctl_213(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cf1 : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_213_wb_mem_access_sel_SHIFT(rev)       0
#define ACPHY_wbcal_ctl_213_wb_mem_access_sel_MASK(rev)        (0x1 << ACPHY_wbcal_ctl_213_wb_mem_access_sel_SHIFT(rev))
#define ACPHY_wbcal_ctl_213_disable_rxstalls_SHIFT(rev)        1
#define ACPHY_wbcal_ctl_213_disable_rxstalls_MASK(rev)         (0x1 << ACPHY_wbcal_ctl_213_disable_rxstalls_SHIFT(rev))
#define ACPHY_wbcal_ctl_213_wbpapd_cal_g_frac_bits_SHIFT(rev)  2
#define ACPHY_wbcal_ctl_213_wbpapd_cal_g_frac_bits_MASK(rev)   (0xf << ACPHY_wbcal_ctl_213_wbpapd_cal_g_frac_bits_SHIFT(rev))
#define ACPHY_wbcal_ctl_213_wbpapd_comp_g_frac_bits_SHIFT(rev) 6
#define ACPHY_wbcal_ctl_213_wbpapd_comp_g_frac_bits_MASK(rev)  (0xf << ACPHY_wbcal_ctl_213_wbpapd_comp_g_frac_bits_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_223 */
#define ACPHY_wbcal_ctl_223(rev)                                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cf2 : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_223_wbpapd_delay_filter_en_SHIFT(rev)    0
#define ACPHY_wbcal_ctl_223_wbpapd_delay_filter_en_MASK(rev)     (0x1 << ACPHY_wbcal_ctl_223_wbpapd_delay_filter_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_223_wbpapd_filter_delay_gamma_SHIFT(rev) 1
#define ACPHY_wbcal_ctl_223_wbpapd_filter_delay_gamma_MASK(rev)  (0xff << ACPHY_wbcal_ctl_223_wbpapd_filter_delay_gamma_SHIFT(rev))
#define ACPHY_wbcal_ctl_223_wbpapd_cal_dcc_en_SHIFT(rev)         9
#define ACPHY_wbcal_ctl_223_wbpapd_cal_dcc_en_MASK(rev)          (0x1 << ACPHY_wbcal_ctl_223_wbpapd_cal_dcc_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_223_wbcal_dc_accum_wait_SHIFT(rev)       10
#define ACPHY_wbcal_ctl_223_wbcal_dc_accum_wait_MASK(rev)        (0xf << ACPHY_wbcal_ctl_223_wbcal_dc_accum_wait_SHIFT(rev))
#define ACPHY_wbcal_ctl_223_wbpapd_cal_dc_clkmode_SHIFT(rev)     14
#define ACPHY_wbcal_ctl_223_wbpapd_cal_dc_clkmode_MASK(rev)      (0x3 << ACPHY_wbcal_ctl_223_wbpapd_cal_dc_clkmode_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_233 */
#define ACPHY_wbcal_ctl_233(rev)                                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cf3 : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_233_wbpapd_cal_dc_corr_override_en_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_233_wbpapd_cal_dc_corr_override_en_MASK(rev)  (0x1 << ACPHY_wbcal_ctl_233_wbpapd_cal_dc_corr_override_en_SHIFT(rev))
#define ACPHY_wbcal_ctl_233_wbpapd_cal_dc_comp_in_upshift_SHIFT(rev)  1
#define ACPHY_wbcal_ctl_233_wbpapd_cal_dc_comp_in_upshift_MASK(rev)   (0x1 << ACPHY_wbcal_ctl_233_wbpapd_cal_dc_comp_in_upshift_SHIFT(rev))
#define ACPHY_wbcal_ctl_233_wbpapd_cal_dc_comp_shift_SHIFT(rev)       2
#define ACPHY_wbcal_ctl_233_wbpapd_cal_dc_comp_shift_MASK(rev)        (0x1 << ACPHY_wbcal_ctl_233_wbpapd_cal_dc_comp_shift_SHIFT(rev))
#define ACPHY_wbcal_ctl_233_wbcal_dc_accum_wait_mm_SHIFT(rev)         3
#define ACPHY_wbcal_ctl_233_wbcal_dc_accum_wait_mm_MASK(rev)          (0x7f << ACPHY_wbcal_ctl_233_wbcal_dc_accum_wait_mm_SHIFT(rev))
#define ACPHY_wbcal_ctl_233_wbcal_tx_rshift1bit_SHIFT(rev)            10
#define ACPHY_wbcal_ctl_233_wbcal_tx_rshift1bit_MASK(rev)             (0x1 << ACPHY_wbcal_ctl_233_wbcal_tx_rshift1bit_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_243 */
#define ACPHY_wbcal_ctl_243(rev)                                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cf4 : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_243_wbpapd_cal_dc_offset_value_real_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_243_wbpapd_cal_dc_offset_value_real_MASK(rev)  (0xff << ACPHY_wbcal_ctl_243_wbpapd_cal_dc_offset_value_real_SHIFT(rev))
#define ACPHY_wbcal_ctl_243_wbpapd_cal_dc_offset_value_imag_SHIFT(rev) 8
#define ACPHY_wbcal_ctl_243_wbpapd_cal_dc_offset_value_imag_MASK(rev)  (0xff << ACPHY_wbcal_ctl_243_wbpapd_cal_dc_offset_value_imag_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_253 */
#define ACPHY_wbcal_ctl_253(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cf5 : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_253_wbcal_cck_ref_dB_SHIFT(rev)        0
#define ACPHY_wbcal_ctl_253_wbcal_cck_ref_dB_MASK(rev)         (0x7fff << ACPHY_wbcal_ctl_253_wbcal_cck_ref_dB_SHIFT(rev))
#define ACPHY_wbcal_ctl_253_wbpapd_two_table_enable_SHIFT(rev) 15
#define ACPHY_wbcal_ctl_253_wbpapd_two_table_enable_MASK(rev)  (0x1 << ACPHY_wbcal_ctl_253_wbpapd_two_table_enable_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_263 */
#define ACPHY_wbcal_ctl_263(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cf6 : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_263_wbcomp_cck_ref_dB_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_263_wbcomp_cck_ref_dB_MASK(rev)  (0x7fff << ACPHY_wbcal_ctl_263_wbcomp_cck_ref_dB_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_273 */
#define ACPHY_wbcal_ctl_273(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cf7 : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_273_wbcal_dc_start_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_273_wbcal_dc_start_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_273_wbcal_dc_start_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_283 */
#define ACPHY_wbcal_ctl_283(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cf8 : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_283_wbcal_dc_est_i_reg_lsb16_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_283_wbcal_dc_est_i_reg_lsb16_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_283_wbcal_dc_est_i_reg_lsb16_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_293 */
#define ACPHY_wbcal_ctl_293(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cf9 : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_293_wbcal_dc_est_q_reg_lsb16_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_293_wbcal_dc_est_q_reg_lsb16_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_293_wbcal_dc_est_q_reg_lsb16_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_2a3 */
#define ACPHY_wbcal_ctl_2a3(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cfa : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_2a3_wbcal_sum_TX_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_2a3_wbcal_sum_TX_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_2a3_wbcal_sum_TX_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_2b3 */
#define ACPHY_wbcal_ctl_2b3(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cfb : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_2b3_wbcal_sum_RX_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_2b3_wbcal_sum_RX_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_2b3_wbcal_sum_RX_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_2c3 */
#define ACPHY_wbcal_ctl_2c3(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cfc : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_2c3_wbcal_rxin_phase_sel_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_2c3_wbcal_rxin_phase_sel_MASK(rev)  (0x1 << ACPHY_wbcal_ctl_2c3_wbcal_rxin_phase_sel_SHIFT(rev))
#define ACPHY_wbcal_ctl_2c3_wbcal_rxin_clk_sel_SHIFT(rev)   1
#define ACPHY_wbcal_ctl_2c3_wbcal_rxin_clk_sel_MASK(rev)    (0x1 << ACPHY_wbcal_ctl_2c3_wbcal_rxin_clk_sel_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_2d3 */
#define ACPHY_wbcal_ctl_2d3(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cfd : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_2d3_wbpapd_scale_start_lo_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_2d3_wbpapd_scale_start_lo_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_2d3_wbpapd_scale_start_lo_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_2e3 */
#define ACPHY_wbcal_ctl_2e3(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cfe : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_2e3_wbpapd_scale_stop_lo_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_2e3_wbpapd_scale_stop_lo_MASK(rev)  (0xffff << ACPHY_wbcal_ctl_2e3_wbpapd_scale_stop_lo_SHIFT(rev))

/* Register ACPHY_wbcal_ctl_2f3 */
#define ACPHY_wbcal_ctl_2f3(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1cff : INVALID_ADDRESS))
#define ACPHY_wbcal_ctl_2f3_wbcal_scale_start_hi_SHIFT(rev) 0
#define ACPHY_wbcal_ctl_2f3_wbcal_scale_start_hi_MASK(rev)  (0xf << ACPHY_wbcal_ctl_2f3_wbcal_scale_start_hi_SHIFT(rev))
#define ACPHY_wbcal_ctl_2f3_wbcal_scale_stop_hi_SHIFT(rev)  4
#define ACPHY_wbcal_ctl_2f3_wbcal_scale_stop_hi_MASK(rev)   (0xf << ACPHY_wbcal_ctl_2f3_wbcal_scale_stop_hi_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideNapPus3 */
#define ACPHY_RfctrlOverrideNapPus3(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d00 : INVALID_ADDRESS))
#define ACPHY_RfctrlOverrideNapPus3_lna_gm_pu_SHIFT(rev)          0
#define ACPHY_RfctrlOverrideNapPus3_lna_gm_pu_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideNapPus3_lna_gm_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus3_rx_mix_pu_SHIFT(rev)          1
#define ACPHY_RfctrlOverrideNapPus3_rx_mix_pu_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideNapPus3_rx_mix_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus3_tia_bq_pu_SHIFT(rev)          2
#define ACPHY_RfctrlOverrideNapPus3_tia_bq_pu_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideNapPus3_tia_bq_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus3_tia_dcdac_pu_SHIFT(rev)       3
#define ACPHY_RfctrlOverrideNapPus3_tia_dcdac_pu_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideNapPus3_tia_dcdac_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus3_tia_nbrssi_pu_SHIFT(rev)      4
#define ACPHY_RfctrlOverrideNapPus3_tia_nbrssi_pu_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideNapPus3_tia_nbrssi_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus3_logen2g_rx_div2_pu_SHIFT(rev) 5
#define ACPHY_RfctrlOverrideNapPus3_logen2g_rx_div2_pu_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideNapPus3_logen2g_rx_div2_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus3_logen2g_tx_div2_pu_SHIFT(rev) 6
#define ACPHY_RfctrlOverrideNapPus3_logen2g_tx_div2_pu_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideNapPus3_logen2g_tx_div2_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus3_div2g_pwrup_SHIFT(rev)        7
#define ACPHY_RfctrlOverrideNapPus3_div2g_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideNapPus3_div2g_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus3_div5g_mimo_bf_en_SHIFT(rev)   8
#define ACPHY_RfctrlOverrideNapPus3_div5g_mimo_bf_en_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideNapPus3_div5g_mimo_bf_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus3_lpf_bias_pu_SHIFT(rev)        9
#define ACPHY_RfctrlOverrideNapPus3_lpf_bias_pu_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideNapPus3_lpf_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus3_adc_bias_pu_SHIFT(rev)        10
#define ACPHY_RfctrlOverrideNapPus3_adc_bias_pu_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideNapPus3_adc_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus3_afediv_bias_pu_SHIFT(rev)     11
#define ACPHY_RfctrlOverrideNapPus3_afediv_bias_pu_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideNapPus3_afediv_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus3_lna1_bias_pu_SHIFT(rev)       12
#define ACPHY_RfctrlOverrideNapPus3_lna1_bias_pu_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideNapPus3_lna1_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus3_lna_gm_bias_pu_SHIFT(rev)     13
#define ACPHY_RfctrlOverrideNapPus3_lna_gm_bias_pu_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideNapPus3_lna_gm_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideNapPus3_logen_bias_pu_SHIFT(rev)      14
#define ACPHY_RfctrlOverrideNapPus3_logen_bias_pu_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideNapPus3_logen_bias_pu_SHIFT(rev))

/* Register ACPHY_RfctrlCoreNapPus3 */
#define ACPHY_RfctrlCoreNapPus3(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d01 : INVALID_ADDRESS))
#define ACPHY_RfctrlCoreNapPus3_lna_gm_pu_SHIFT(rev)          0
#define ACPHY_RfctrlCoreNapPus3_lna_gm_pu_MASK(rev)           (0x1 << ACPHY_RfctrlCoreNapPus3_lna_gm_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus3_rx_mix_pu_SHIFT(rev)          1
#define ACPHY_RfctrlCoreNapPus3_rx_mix_pu_MASK(rev)           (0x1 << ACPHY_RfctrlCoreNapPus3_rx_mix_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus3_tia_bq_pu_SHIFT(rev)          2
#define ACPHY_RfctrlCoreNapPus3_tia_bq_pu_MASK(rev)           (0x1 << ACPHY_RfctrlCoreNapPus3_tia_bq_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus3_tia_dcdac_pu_SHIFT(rev)       3
#define ACPHY_RfctrlCoreNapPus3_tia_dcdac_pu_MASK(rev)        (0x1 << ACPHY_RfctrlCoreNapPus3_tia_dcdac_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus3_tia_nbrssi_pu_SHIFT(rev)      4
#define ACPHY_RfctrlCoreNapPus3_tia_nbrssi_pu_MASK(rev)       (0x1 << ACPHY_RfctrlCoreNapPus3_tia_nbrssi_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus3_logen2g_rx_div2_pu_SHIFT(rev) 5
#define ACPHY_RfctrlCoreNapPus3_logen2g_rx_div2_pu_MASK(rev)  (0x1 << ACPHY_RfctrlCoreNapPus3_logen2g_rx_div2_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus3_logen2g_tx_div2_pu_SHIFT(rev) 6
#define ACPHY_RfctrlCoreNapPus3_logen2g_tx_div2_pu_MASK(rev)  (0x1 << ACPHY_RfctrlCoreNapPus3_logen2g_tx_div2_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus3_div2g_pwrup_SHIFT(rev)        7
#define ACPHY_RfctrlCoreNapPus3_div2g_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlCoreNapPus3_div2g_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus3_div5g_mimo_bf_en_SHIFT(rev)   8
#define ACPHY_RfctrlCoreNapPus3_div5g_mimo_bf_en_MASK(rev)    (0x1 << ACPHY_RfctrlCoreNapPus3_div5g_mimo_bf_en_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus3_lpf_bias_pu_SHIFT(rev)        9
#define ACPHY_RfctrlCoreNapPus3_lpf_bias_pu_MASK(rev)         (0x1 << ACPHY_RfctrlCoreNapPus3_lpf_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus3_adc_bias_pu_SHIFT(rev)        10
#define ACPHY_RfctrlCoreNapPus3_adc_bias_pu_MASK(rev)         (0x3 << ACPHY_RfctrlCoreNapPus3_adc_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus3_afediv_bias_pu_SHIFT(rev)     12
#define ACPHY_RfctrlCoreNapPus3_afediv_bias_pu_MASK(rev)      (0x1 << ACPHY_RfctrlCoreNapPus3_afediv_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus3_lna1_bias_pu_SHIFT(rev)       13
#define ACPHY_RfctrlCoreNapPus3_lna1_bias_pu_MASK(rev)        (0x1 << ACPHY_RfctrlCoreNapPus3_lna1_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus3_lna_gm_bias_pu_SHIFT(rev)     14
#define ACPHY_RfctrlCoreNapPus3_lna_gm_bias_pu_MASK(rev)      (0x1 << ACPHY_RfctrlCoreNapPus3_lna_gm_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreNapPus3_logen_bias_pu_SHIFT(rev)      15
#define ACPHY_RfctrlCoreNapPus3_logen_bias_pu_MASK(rev)       (0x1 << ACPHY_RfctrlCoreNapPus3_logen_bias_pu_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideLogenBias3 */
#define ACPHY_RfctrlOverrideLogenBias3(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d02 : INVALID_ADDRESS))
#define ACPHY_RfctrlOverrideLogenBias3_logen_bias_x2_pu_SHIFT(rev)   0
#define ACPHY_RfctrlOverrideLogenBias3_logen_bias_x2_pu_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLogenBias3_logen_bias_x2_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideLogenBias3_logen_bias_buf_pu_SHIFT(rev)  1
#define ACPHY_RfctrlOverrideLogenBias3_logen_bias_buf_pu_MASK(rev)   (0x1 << ACPHY_RfctrlOverrideLogenBias3_logen_bias_buf_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideLogenBias3_logen_bias_mimo_pu_SHIFT(rev) 2
#define ACPHY_RfctrlOverrideLogenBias3_logen_bias_mimo_pu_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideLogenBias3_logen_bias_mimo_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideLogenBias3_gm_bias_reset_SHIFT(rev)      3
#define ACPHY_RfctrlOverrideLogenBias3_gm_bias_reset_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideLogenBias3_gm_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideLogenBias3_tia_bias_pu_SHIFT(rev)        4
#define ACPHY_RfctrlOverrideLogenBias3_tia_bias_pu_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideLogenBias3_tia_bias_pu_SHIFT(rev))

/* Register ACPHY_RfctrlCoreLogenBias3 */
#define ACPHY_RfctrlCoreLogenBias3(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d03 : INVALID_ADDRESS))
#define ACPHY_RfctrlCoreLogenBias3_logen_bias_x2_pu_SHIFT(rev)   0
#define ACPHY_RfctrlCoreLogenBias3_logen_bias_x2_pu_MASK(rev)    (0x1 << ACPHY_RfctrlCoreLogenBias3_logen_bias_x2_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreLogenBias3_logen_bias_buf_pu_SHIFT(rev)  1
#define ACPHY_RfctrlCoreLogenBias3_logen_bias_buf_pu_MASK(rev)   (0x1 << ACPHY_RfctrlCoreLogenBias3_logen_bias_buf_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreLogenBias3_logen_bias_mimo_pu_SHIFT(rev) 2
#define ACPHY_RfctrlCoreLogenBias3_logen_bias_mimo_pu_MASK(rev)  (0x1 << ACPHY_RfctrlCoreLogenBias3_logen_bias_mimo_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreLogenBias3_gm_bias_reset_SHIFT(rev)      3
#define ACPHY_RfctrlCoreLogenBias3_gm_bias_reset_MASK(rev)       (0x1 << ACPHY_RfctrlCoreLogenBias3_gm_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreLogenBias3_tia_bias_pu_SHIFT(rev)        4
#define ACPHY_RfctrlCoreLogenBias3_tia_bias_pu_MASK(rev)         (0x1 << ACPHY_RfctrlCoreLogenBias3_tia_bias_pu_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideExtraAfeDivCfg3 */
#define ACPHY_RfctrlOverrideExtraAfeDivCfg3(rev)                               (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d04 : INVALID_ADDRESS))
#define ACPHY_RfctrlOverrideExtraAfeDivCfg3_afediv_dac_rsb_ovr_SHIFT(rev)      0
#define ACPHY_RfctrlOverrideExtraAfeDivCfg3_afediv_dac_rsb_ovr_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideExtraAfeDivCfg3_afediv_dac_rsb_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideExtraAfeDivCfg3_afediv_adc_rsb_ovr_SHIFT(rev)      1
#define ACPHY_RfctrlOverrideExtraAfeDivCfg3_afediv_adc_rsb_ovr_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideExtraAfeDivCfg3_afediv_adc_rsb_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideExtraAfeDivCfg3_afediv_adc_div2_ovr_SHIFT(rev)     2
#define ACPHY_RfctrlOverrideExtraAfeDivCfg3_afediv_adc_div2_ovr_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideExtraAfeDivCfg3_afediv_adc_div2_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideExtraAfeDivCfg3_afediv_dac_div2_ovr_SHIFT(rev)     3
#define ACPHY_RfctrlOverrideExtraAfeDivCfg3_afediv_dac_div2_ovr_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideExtraAfeDivCfg3_afediv_dac_div2_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideExtraAfeDivCfg3_afediv_adc_inv_phase_ovr_SHIFT(rev) 4
#define ACPHY_RfctrlOverrideExtraAfeDivCfg3_afediv_adc_inv_phase_ovr_MASK(rev) (0x1 << ACPHY_RfctrlOverrideExtraAfeDivCfg3_afediv_adc_inv_phase_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideExtraAfeDivCfg3_afediv_dac_inv_phase_ovr_SHIFT(rev) 5
#define ACPHY_RfctrlOverrideExtraAfeDivCfg3_afediv_dac_inv_phase_ovr_MASK(rev) (0x1 << ACPHY_RfctrlOverrideExtraAfeDivCfg3_afediv_dac_inv_phase_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideExtraAfeDivCfg3_afediv_mm_route_ovr_SHIFT(rev)     6
#define ACPHY_RfctrlOverrideExtraAfeDivCfg3_afediv_mm_route_ovr_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideExtraAfeDivCfg3_afediv_mm_route_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideExtraAfeDivCfg3_afediv_en_div2_ovr_SHIFT(rev)      7
#define ACPHY_RfctrlOverrideExtraAfeDivCfg3_afediv_en_div2_ovr_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideExtraAfeDivCfg3_afediv_en_div2_ovr_SHIFT(rev))

/* Register ACPHY_dccal_control_333 */
#define ACPHY_dccal_control_333(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d05 : INVALID_ADDRESS))
#define ACPHY_dccal_control_333_dcc_tia_num_entries_SHIFT(rev) 0
#define ACPHY_dccal_control_333_dcc_tia_num_entries_MASK(rev)  (0xf << ACPHY_dccal_control_333_dcc_tia_num_entries_SHIFT(rev))
#define ACPHY_dccal_control_333_dcc_lpf_num_entries_SHIFT(rev) 4
#define ACPHY_dccal_control_333_dcc_lpf_num_entries_MASK(rev)  (0x7 << ACPHY_dccal_control_333_dcc_lpf_num_entries_SHIFT(rev))
#define ACPHY_dccal_control_333_dcoe_lpf_map_0_SHIFT(rev)      7
#define ACPHY_dccal_control_333_dcoe_lpf_map_0_MASK(rev)       (0x7 << ACPHY_dccal_control_333_dcoe_lpf_map_0_SHIFT(rev))
#define ACPHY_dccal_control_333_dcoe_lpf_map_1_SHIFT(rev)      10
#define ACPHY_dccal_control_333_dcoe_lpf_map_1_MASK(rev)       (0x7 << ACPHY_dccal_control_333_dcoe_lpf_map_1_SHIFT(rev))
#define ACPHY_dccal_control_333_dcoe_lpf_map_2_SHIFT(rev)      13
#define ACPHY_dccal_control_333_dcoe_lpf_map_2_MASK(rev)       (0x7 << ACPHY_dccal_control_333_dcoe_lpf_map_2_SHIFT(rev))

/* Register ACPHY_dccal_control_343 */
#define ACPHY_dccal_control_343(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d06 : INVALID_ADDRESS))
#define ACPHY_dccal_control_343_dcoe_lpf_map_3_SHIFT(rev) 0
#define ACPHY_dccal_control_343_dcoe_lpf_map_3_MASK(rev)  (0x7 << ACPHY_dccal_control_343_dcoe_lpf_map_3_SHIFT(rev))
#define ACPHY_dccal_control_343_dcoe_lpf_map_4_SHIFT(rev) 3
#define ACPHY_dccal_control_343_dcoe_lpf_map_4_MASK(rev)  (0x7 << ACPHY_dccal_control_343_dcoe_lpf_map_4_SHIFT(rev))
#define ACPHY_dccal_control_343_dcoe_lpf_map_5_SHIFT(rev) 6
#define ACPHY_dccal_control_343_dcoe_lpf_map_5_MASK(rev)  (0x7 << ACPHY_dccal_control_343_dcoe_lpf_map_5_SHIFT(rev))

/* Register ACPHY_dccal_control_353 */
#define ACPHY_dccal_control_353(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d07 : INVALID_ADDRESS))
#define ACPHY_dccal_control_353_dcoe_tia_map_0_SHIFT(rev) 0
#define ACPHY_dccal_control_353_dcoe_tia_map_0_MASK(rev)  (0xf << ACPHY_dccal_control_353_dcoe_tia_map_0_SHIFT(rev))
#define ACPHY_dccal_control_353_dcoe_tia_map_1_SHIFT(rev) 4
#define ACPHY_dccal_control_353_dcoe_tia_map_1_MASK(rev)  (0xf << ACPHY_dccal_control_353_dcoe_tia_map_1_SHIFT(rev))
#define ACPHY_dccal_control_353_dcoe_tia_map_2_SHIFT(rev) 8
#define ACPHY_dccal_control_353_dcoe_tia_map_2_MASK(rev)  (0xf << ACPHY_dccal_control_353_dcoe_tia_map_2_SHIFT(rev))
#define ACPHY_dccal_control_353_dcoe_tia_map_3_SHIFT(rev) 12
#define ACPHY_dccal_control_353_dcoe_tia_map_3_MASK(rev)  (0xf << ACPHY_dccal_control_353_dcoe_tia_map_3_SHIFT(rev))

/* Register ACPHY_dccal_control_363 */
#define ACPHY_dccal_control_363(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d08 : INVALID_ADDRESS))
#define ACPHY_dccal_control_363_dcoe_tia_map_4_SHIFT(rev) 0
#define ACPHY_dccal_control_363_dcoe_tia_map_4_MASK(rev)  (0xf << ACPHY_dccal_control_363_dcoe_tia_map_4_SHIFT(rev))
#define ACPHY_dccal_control_363_dcoe_tia_map_5_SHIFT(rev) 4
#define ACPHY_dccal_control_363_dcoe_tia_map_5_MASK(rev)  (0xf << ACPHY_dccal_control_363_dcoe_tia_map_5_SHIFT(rev))
#define ACPHY_dccal_control_363_dcoe_tia_map_6_SHIFT(rev) 8
#define ACPHY_dccal_control_363_dcoe_tia_map_6_MASK(rev)  (0xf << ACPHY_dccal_control_363_dcoe_tia_map_6_SHIFT(rev))
#define ACPHY_dccal_control_363_dcoe_tia_map_7_SHIFT(rev) 12
#define ACPHY_dccal_control_363_dcoe_tia_map_7_MASK(rev)  (0xf << ACPHY_dccal_control_363_dcoe_tia_map_7_SHIFT(rev))

/* Register ACPHY_dccal_control_373 */
#define ACPHY_dccal_control_373(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d09 : INVALID_ADDRESS))
#define ACPHY_dccal_control_373_dcoe_tia_map_8_SHIFT(rev)  0
#define ACPHY_dccal_control_373_dcoe_tia_map_8_MASK(rev)   (0xf << ACPHY_dccal_control_373_dcoe_tia_map_8_SHIFT(rev))
#define ACPHY_dccal_control_373_dcoe_tia_map_9_SHIFT(rev)  4
#define ACPHY_dccal_control_373_dcoe_tia_map_9_MASK(rev)   (0xf << ACPHY_dccal_control_373_dcoe_tia_map_9_SHIFT(rev))
#define ACPHY_dccal_control_373_dcoe_tia_map_10_SHIFT(rev) 8
#define ACPHY_dccal_control_373_dcoe_tia_map_10_MASK(rev)  (0xf << ACPHY_dccal_control_373_dcoe_tia_map_10_SHIFT(rev))
#define ACPHY_dccal_control_373_dcoe_tia_map_11_SHIFT(rev) 12
#define ACPHY_dccal_control_373_dcoe_tia_map_11_MASK(rev)  (0xf << ACPHY_dccal_control_373_dcoe_tia_map_11_SHIFT(rev))

/* Register ACPHY_Extra1AfeClkDivOverrideCtrl28nm3 */
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm3(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d0a : INVALID_ADDRESS))
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm3_afediv_dac_rsb_val_SHIFT(rev)   0
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm3_afediv_dac_rsb_val_MASK(rev)    (0x3f << ACPHY_Extra1AfeClkDivOverrideCtrl28nm3_afediv_dac_rsb_val_SHIFT(rev))
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm3_afediv_adc_rsb_val_SHIFT(rev)   6
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm3_afediv_adc_rsb_val_MASK(rev)    (0x3f << ACPHY_Extra1AfeClkDivOverrideCtrl28nm3_afediv_adc_rsb_val_SHIFT(rev))
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm3_afediv_mm_route_en_SHIFT(rev)   12
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm3_afediv_mm_route_en_MASK(rev)    (0x1 << ACPHY_Extra1AfeClkDivOverrideCtrl28nm3_afediv_mm_route_en_SHIFT(rev))
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm3_afediv_en_div2_SHIFT(rev)       13
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm3_afediv_en_div2_MASK(rev)        (0x1 << ACPHY_Extra1AfeClkDivOverrideCtrl28nm3_afediv_en_div2_SHIFT(rev))
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm3_afediv_adc_inv_phase_val_SHIFT(rev) 14
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm3_afediv_adc_inv_phase_val_MASK(rev) (0x1 << ACPHY_Extra1AfeClkDivOverrideCtrl28nm3_afediv_adc_inv_phase_val_SHIFT(rev))
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm3_afediv_dac_inv_phase_val_SHIFT(rev) 15
#define ACPHY_Extra1AfeClkDivOverrideCtrl28nm3_afediv_dac_inv_phase_val_MASK(rev) (0x1 << ACPHY_Extra1AfeClkDivOverrideCtrl28nm3_afediv_dac_inv_phase_val_SHIFT(rev))

/* Register ACPHY_Extra2AfeClkDivOverrideCtrl28nm3 */
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm3(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d0b : INVALID_ADDRESS))
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm3_afediv_dac_div2_val_SHIFT(rev) 0
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm3_afediv_dac_div2_val_MASK(rev)  (0x3 << ACPHY_Extra2AfeClkDivOverrideCtrl28nm3_afediv_dac_div2_val_SHIFT(rev))
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm3_afediv_adc_div2_val_SHIFT(rev) 2
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm3_afediv_adc_div2_val_MASK(rev)  (0x3 << ACPHY_Extra2AfeClkDivOverrideCtrl28nm3_afediv_adc_div2_val_SHIFT(rev))
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm3_div2g_pwrup_SHIFT(rev)         4
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm3_div2g_pwrup_MASK(rev)          (0x1 << ACPHY_Extra2AfeClkDivOverrideCtrl28nm3_div2g_pwrup_SHIFT(rev))
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm3_div5g_mimo_bf_en_SHIFT(rev)    5
#define ACPHY_Extra2AfeClkDivOverrideCtrl28nm3_div5g_mimo_bf_en_MASK(rev)     (0x1 << ACPHY_Extra2AfeClkDivOverrideCtrl28nm3_div5g_mimo_bf_en_SHIFT(rev))

/* Register ACPHY_RfctrlCoreTXMXCTRL3 */
#define ACPHY_RfctrlCoreTXMXCTRL3(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d0c : INVALID_ADDRESS))
#define ACPHY_RfctrlCoreTXMXCTRL3_mx2g_booster_gc_SHIFT(rev) 0
#define ACPHY_RfctrlCoreTXMXCTRL3_mx2g_booster_gc_MASK(rev)  (0xf << ACPHY_RfctrlCoreTXMXCTRL3_mx2g_booster_gc_SHIFT(rev))
#define ACPHY_RfctrlCoreTXMXCTRL3_mx5g_booster_gc_SHIFT(rev) 4
#define ACPHY_RfctrlCoreTXMXCTRL3_mx5g_booster_gc_MASK(rev)  (0xf << ACPHY_RfctrlCoreTXMXCTRL3_mx5g_booster_gc_SHIFT(rev))
#define ACPHY_RfctrlCoreTXMXCTRL3_mx5g_de_q_SHIFT(rev)       8
#define ACPHY_RfctrlCoreTXMXCTRL3_mx5g_de_q_MASK(rev)        (0x3 << ACPHY_RfctrlCoreTXMXCTRL3_mx5g_de_q_SHIFT(rev))
#define ACPHY_RfctrlCoreTXMXCTRL3_pad5g_de_q_SHIFT(rev)      10
#define ACPHY_RfctrlCoreTXMXCTRL3_pad5g_de_q_MASK(rev)       (0x3 << ACPHY_RfctrlCoreTXMXCTRL3_pad5g_de_q_SHIFT(rev))

/* Register ACPHY_dccal_control_383 */
#define ACPHY_dccal_control_383(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d0d : INVALID_ADDRESS))
#define ACPHY_dccal_control_383_dcoe_tia_inv_map_0_SHIFT(rev) 0
#define ACPHY_dccal_control_383_dcoe_tia_inv_map_0_MASK(rev)  (0xf << ACPHY_dccal_control_383_dcoe_tia_inv_map_0_SHIFT(rev))
#define ACPHY_dccal_control_383_dcoe_tia_inv_map_1_SHIFT(rev) 4
#define ACPHY_dccal_control_383_dcoe_tia_inv_map_1_MASK(rev)  (0xf << ACPHY_dccal_control_383_dcoe_tia_inv_map_1_SHIFT(rev))
#define ACPHY_dccal_control_383_dcoe_tia_inv_map_2_SHIFT(rev) 8
#define ACPHY_dccal_control_383_dcoe_tia_inv_map_2_MASK(rev)  (0xf << ACPHY_dccal_control_383_dcoe_tia_inv_map_2_SHIFT(rev))
#define ACPHY_dccal_control_383_dcoe_tia_inv_map_3_SHIFT(rev) 12
#define ACPHY_dccal_control_383_dcoe_tia_inv_map_3_MASK(rev)  (0xf << ACPHY_dccal_control_383_dcoe_tia_inv_map_3_SHIFT(rev))

/* Register ACPHY_dccal_control_393 */
#define ACPHY_dccal_control_393(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d0e : INVALID_ADDRESS))
#define ACPHY_dccal_control_393_dcoe_tia_inv_map_4_SHIFT(rev) 0
#define ACPHY_dccal_control_393_dcoe_tia_inv_map_4_MASK(rev)  (0xf << ACPHY_dccal_control_393_dcoe_tia_inv_map_4_SHIFT(rev))
#define ACPHY_dccal_control_393_dcoe_tia_inv_map_5_SHIFT(rev) 4
#define ACPHY_dccal_control_393_dcoe_tia_inv_map_5_MASK(rev)  (0xf << ACPHY_dccal_control_393_dcoe_tia_inv_map_5_SHIFT(rev))
#define ACPHY_dccal_control_393_dcoe_tia_inv_map_6_SHIFT(rev) 8
#define ACPHY_dccal_control_393_dcoe_tia_inv_map_6_MASK(rev)  (0xf << ACPHY_dccal_control_393_dcoe_tia_inv_map_6_SHIFT(rev))
#define ACPHY_dccal_control_393_dcoe_tia_inv_map_7_SHIFT(rev) 12
#define ACPHY_dccal_control_393_dcoe_tia_inv_map_7_MASK(rev)  (0xf << ACPHY_dccal_control_393_dcoe_tia_inv_map_7_SHIFT(rev))

/* Register ACPHY_dccal_control_403 */
#define ACPHY_dccal_control_403(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d0f : INVALID_ADDRESS))
#define ACPHY_dccal_control_403_dcoe_tia_inv_map_8_SHIFT(rev)  0
#define ACPHY_dccal_control_403_dcoe_tia_inv_map_8_MASK(rev)   (0xf << ACPHY_dccal_control_403_dcoe_tia_inv_map_8_SHIFT(rev))
#define ACPHY_dccal_control_403_dcoe_tia_inv_map_9_SHIFT(rev)  4
#define ACPHY_dccal_control_403_dcoe_tia_inv_map_9_MASK(rev)   (0xf << ACPHY_dccal_control_403_dcoe_tia_inv_map_9_SHIFT(rev))
#define ACPHY_dccal_control_403_dcoe_tia_inv_map_10_SHIFT(rev) 8
#define ACPHY_dccal_control_403_dcoe_tia_inv_map_10_MASK(rev)  (0xf << ACPHY_dccal_control_403_dcoe_tia_inv_map_10_SHIFT(rev))
#define ACPHY_dccal_control_403_dcoe_tia_inv_map_11_SHIFT(rev) 12
#define ACPHY_dccal_control_403_dcoe_tia_inv_map_11_MASK(rev)  (0xf << ACPHY_dccal_control_403_dcoe_tia_inv_map_11_SHIFT(rev))

/* Register ACPHY_dccal_control_413 */
#define ACPHY_dccal_control_413(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d10 : INVALID_ADDRESS))
#define ACPHY_dccal_control_413_dcoe_tia_inv_map_12_SHIFT(rev) 0
#define ACPHY_dccal_control_413_dcoe_tia_inv_map_12_MASK(rev)  (0xf << ACPHY_dccal_control_413_dcoe_tia_inv_map_12_SHIFT(rev))
#define ACPHY_dccal_control_413_dcoe_tia_inv_map_13_SHIFT(rev) 4
#define ACPHY_dccal_control_413_dcoe_tia_inv_map_13_MASK(rev)  (0xf << ACPHY_dccal_control_413_dcoe_tia_inv_map_13_SHIFT(rev))
#define ACPHY_dccal_control_413_dcoe_tia_inv_map_14_SHIFT(rev) 8
#define ACPHY_dccal_control_413_dcoe_tia_inv_map_14_MASK(rev)  (0xf << ACPHY_dccal_control_413_dcoe_tia_inv_map_14_SHIFT(rev))
#define ACPHY_dccal_control_413_dcoe_tia_inv_map_15_SHIFT(rev) 12
#define ACPHY_dccal_control_413_dcoe_tia_inv_map_15_MASK(rev)  (0xf << ACPHY_dccal_control_413_dcoe_tia_inv_map_15_SHIFT(rev))

/* Register ACPHY_dccal_control_423 */
#define ACPHY_dccal_control_423(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d11 : INVALID_ADDRESS))
#define ACPHY_dccal_control_423_dcoe_lpf_inv_map_0_SHIFT(rev) 0
#define ACPHY_dccal_control_423_dcoe_lpf_inv_map_0_MASK(rev)  (0x7 << ACPHY_dccal_control_423_dcoe_lpf_inv_map_0_SHIFT(rev))
#define ACPHY_dccal_control_423_dcoe_lpf_inv_map_1_SHIFT(rev) 3
#define ACPHY_dccal_control_423_dcoe_lpf_inv_map_1_MASK(rev)  (0x7 << ACPHY_dccal_control_423_dcoe_lpf_inv_map_1_SHIFT(rev))
#define ACPHY_dccal_control_423_dcoe_lpf_inv_map_2_SHIFT(rev) 6
#define ACPHY_dccal_control_423_dcoe_lpf_inv_map_2_MASK(rev)  (0x7 << ACPHY_dccal_control_423_dcoe_lpf_inv_map_2_SHIFT(rev))
#define ACPHY_dccal_control_423_dcoe_lpf_inv_map_3_SHIFT(rev) 9
#define ACPHY_dccal_control_423_dcoe_lpf_inv_map_3_MASK(rev)  (0x7 << ACPHY_dccal_control_423_dcoe_lpf_inv_map_3_SHIFT(rev))

/* Register ACPHY_dccal_control_433 */
#define ACPHY_dccal_control_433(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d12 : INVALID_ADDRESS))
#define ACPHY_dccal_control_433_dcoe_lpf_inv_map_4_SHIFT(rev) 0
#define ACPHY_dccal_control_433_dcoe_lpf_inv_map_4_MASK(rev)  (0x7 << ACPHY_dccal_control_433_dcoe_lpf_inv_map_4_SHIFT(rev))
#define ACPHY_dccal_control_433_dcoe_lpf_inv_map_5_SHIFT(rev) 3
#define ACPHY_dccal_control_433_dcoe_lpf_inv_map_5_MASK(rev)  (0x7 << ACPHY_dccal_control_433_dcoe_lpf_inv_map_5_SHIFT(rev))
#define ACPHY_dccal_control_433_dcoe_num_entries_SHIFT(rev)   6
#define ACPHY_dccal_control_433_dcoe_num_entries_MASK(rev)    (0x3f << ACPHY_dccal_control_433_dcoe_num_entries_SHIFT(rev))

/* Register ACPHY_Core3Adcclip_aci */
#define ACPHY_Core3Adcclip_aci(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d20 : INVALID_ADDRESS))
#define ACPHY_Core3Adcclip_aci_adc_clip_cnt_th_SHIFT(rev) 0
#define ACPHY_Core3Adcclip_aci_adc_clip_cnt_th_MASK(rev)  (0xff << ACPHY_Core3Adcclip_aci_adc_clip_cnt_th_SHIFT(rev))

/* Register ACPHY_Core3FastAgcClipCntTh_aci */
#define ACPHY_Core3FastAgcClipCntTh_aci(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d21 : INVALID_ADDRESS))
#define ACPHY_Core3FastAgcClipCntTh_aci_fastAgcNbClipCntTh_SHIFT(rev) 0
#define ACPHY_Core3FastAgcClipCntTh_aci_fastAgcNbClipCntTh_MASK(rev)  (0xff << ACPHY_Core3FastAgcClipCntTh_aci_fastAgcNbClipCntTh_SHIFT(rev))
#define ACPHY_Core3FastAgcClipCntTh_aci_fastAgcW1ClipCntTh_SHIFT(rev) 8
#define ACPHY_Core3FastAgcClipCntTh_aci_fastAgcW1ClipCntTh_MASK(rev)  (0xff << ACPHY_Core3FastAgcClipCntTh_aci_fastAgcW1ClipCntTh_SHIFT(rev))

/* Register ACPHY_Core3RssiClipMuxSel_aci */
#define ACPHY_Core3RssiClipMuxSel_aci(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d22 : INVALID_ADDRESS))
#define ACPHY_Core3RssiClipMuxSel_aci_fastAgcNbClipMuxSel_SHIFT(rev) 0
#define ACPHY_Core3RssiClipMuxSel_aci_fastAgcNbClipMuxSel_MASK(rev)  (0x3 << ACPHY_Core3RssiClipMuxSel_aci_fastAgcNbClipMuxSel_SHIFT(rev))
#define ACPHY_Core3RssiClipMuxSel_aci_fastAgcW1ClipMuxSel_SHIFT(rev) 2
#define ACPHY_Core3RssiClipMuxSel_aci_fastAgcW1ClipMuxSel_MASK(rev)  (0x3 << ACPHY_Core3RssiClipMuxSel_aci_fastAgcW1ClipMuxSel_SHIFT(rev))
#define ACPHY_Core3RssiClipMuxSel_aci_fastAgcW3ClipMuxSel_SHIFT(rev) 4
#define ACPHY_Core3RssiClipMuxSel_aci_fastAgcW3ClipMuxSel_MASK(rev)  (0x1 << ACPHY_Core3RssiClipMuxSel_aci_fastAgcW3ClipMuxSel_SHIFT(rev))

/* Register ACPHY_Core3InitGainCodeA_aci */
#define ACPHY_Core3InitGainCodeA_aci(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d23 : INVALID_ADDRESS))
#define ACPHY_Core3InitGainCodeA_aci_initmixergainIndex_SHIFT(rev) 7
#define ACPHY_Core3InitGainCodeA_aci_initmixergainIndex_MASK(rev)  (0xf << ACPHY_Core3InitGainCodeA_aci_initmixergainIndex_SHIFT(rev))
#define ACPHY_Core3InitGainCodeA_aci_initlna2Index_SHIFT(rev)      4
#define ACPHY_Core3InitGainCodeA_aci_initlna2Index_MASK(rev)       (0x7 << ACPHY_Core3InitGainCodeA_aci_initlna2Index_SHIFT(rev))
#define ACPHY_Core3InitGainCodeA_aci_initLnaIndex_SHIFT(rev)       1
#define ACPHY_Core3InitGainCodeA_aci_initLnaIndex_MASK(rev)        (0x7 << ACPHY_Core3InitGainCodeA_aci_initLnaIndex_SHIFT(rev))
#define ACPHY_Core3InitGainCodeA_aci_initExtLnaIndex_SHIFT(rev)    0
#define ACPHY_Core3InitGainCodeA_aci_initExtLnaIndex_MASK(rev)     (0x1 << ACPHY_Core3InitGainCodeA_aci_initExtLnaIndex_SHIFT(rev))

/* Register ACPHY_Core3InitGainCodeB_aci */
#define ACPHY_Core3InitGainCodeB_aci(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d24 : INVALID_ADDRESS))
#define ACPHY_Core3InitGainCodeB_aci_initvgagainIndex_SHIFT(rev) 12
#define ACPHY_Core3InitGainCodeB_aci_initvgagainIndex_MASK(rev)  (0xf << ACPHY_Core3InitGainCodeB_aci_initvgagainIndex_SHIFT(rev))
#define ACPHY_Core3InitGainCodeB_aci_InitBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core3InitGainCodeB_aci_InitBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core3InitGainCodeB_aci_InitBiQ1Index_SHIFT(rev))
#define ACPHY_Core3InitGainCodeB_aci_InitBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core3InitGainCodeB_aci_InitBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core3InitGainCodeB_aci_InitBiQ0Index_SHIFT(rev))
#define ACPHY_Core3InitGainCodeB_aci_InitHiLna1Byp_SHIFT(rev)    1
#define ACPHY_Core3InitGainCodeB_aci_InitHiLna1Byp_MASK(rev)     (0x1 << ACPHY_Core3InitGainCodeB_aci_InitHiLna1Byp_SHIFT(rev))

/* Register ACPHY_Core3clipHiGainCodeA_aci */
#define ACPHY_Core3clipHiGainCodeA_aci(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d25 : INVALID_ADDRESS))
#define ACPHY_Core3clipHiGainCodeA_aci_clip1himixergainIndex_SHIFT(rev) 7
#define ACPHY_Core3clipHiGainCodeA_aci_clip1himixergainIndex_MASK(rev)  (0xf << ACPHY_Core3clipHiGainCodeA_aci_clip1himixergainIndex_SHIFT(rev))
#define ACPHY_Core3clipHiGainCodeA_aci_clip1hilna2Index_SHIFT(rev)      4
#define ACPHY_Core3clipHiGainCodeA_aci_clip1hilna2Index_MASK(rev)       (0x7 << ACPHY_Core3clipHiGainCodeA_aci_clip1hilna2Index_SHIFT(rev))
#define ACPHY_Core3clipHiGainCodeA_aci_clip1hiLnaIndex_SHIFT(rev)       1
#define ACPHY_Core3clipHiGainCodeA_aci_clip1hiLnaIndex_MASK(rev)        (0x7 << ACPHY_Core3clipHiGainCodeA_aci_clip1hiLnaIndex_SHIFT(rev))
#define ACPHY_Core3clipHiGainCodeA_aci_clip1hiextLnaIndex_SHIFT(rev)    0
#define ACPHY_Core3clipHiGainCodeA_aci_clip1hiextLnaIndex_MASK(rev)     (0x1 << ACPHY_Core3clipHiGainCodeA_aci_clip1hiextLnaIndex_SHIFT(rev))

/* Register ACPHY_Core3clipHiGainCodeB_aci */
#define ACPHY_Core3clipHiGainCodeB_aci(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d26 : INVALID_ADDRESS))
#define ACPHY_Core3clipHiGainCodeB_aci_clip1hivgagainIndex_SHIFT(rev) 12
#define ACPHY_Core3clipHiGainCodeB_aci_clip1hivgagainIndex_MASK(rev)  (0xf << ACPHY_Core3clipHiGainCodeB_aci_clip1hivgagainIndex_SHIFT(rev))
#define ACPHY_Core3clipHiGainCodeB_aci_clip1hiBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core3clipHiGainCodeB_aci_clip1hiBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core3clipHiGainCodeB_aci_clip1hiBiQ1Index_SHIFT(rev))
#define ACPHY_Core3clipHiGainCodeB_aci_clip1hiBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core3clipHiGainCodeB_aci_clip1hiBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core3clipHiGainCodeB_aci_clip1hiBiQ0Index_SHIFT(rev))
#define ACPHY_Core3clipHiGainCodeB_aci_clip1HiLna1Byp_SHIFT(rev)      1
#define ACPHY_Core3clipHiGainCodeB_aci_clip1HiLna1Byp_MASK(rev)       (0x1 << ACPHY_Core3clipHiGainCodeB_aci_clip1HiLna1Byp_SHIFT(rev))

/* Register ACPHY_Core3clipmdGainCodeA_aci */
#define ACPHY_Core3clipmdGainCodeA_aci(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d27 : INVALID_ADDRESS))
#define ACPHY_Core3clipmdGainCodeA_aci_clip1mdmixergainIndex_SHIFT(rev) 7
#define ACPHY_Core3clipmdGainCodeA_aci_clip1mdmixergainIndex_MASK(rev)  (0xf << ACPHY_Core3clipmdGainCodeA_aci_clip1mdmixergainIndex_SHIFT(rev))
#define ACPHY_Core3clipmdGainCodeA_aci_clip1mdlna2Index_SHIFT(rev)      4
#define ACPHY_Core3clipmdGainCodeA_aci_clip1mdlna2Index_MASK(rev)       (0x7 << ACPHY_Core3clipmdGainCodeA_aci_clip1mdlna2Index_SHIFT(rev))
#define ACPHY_Core3clipmdGainCodeA_aci_clip1mdLnaIndex_SHIFT(rev)       1
#define ACPHY_Core3clipmdGainCodeA_aci_clip1mdLnaIndex_MASK(rev)        (0x7 << ACPHY_Core3clipmdGainCodeA_aci_clip1mdLnaIndex_SHIFT(rev))
#define ACPHY_Core3clipmdGainCodeA_aci_clip1mdextLnaIndex_SHIFT(rev)    0
#define ACPHY_Core3clipmdGainCodeA_aci_clip1mdextLnaIndex_MASK(rev)     (0x1 << ACPHY_Core3clipmdGainCodeA_aci_clip1mdextLnaIndex_SHIFT(rev))

/* Register ACPHY_Core3clipmdGainCodeB_aci */
#define ACPHY_Core3clipmdGainCodeB_aci(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d28 : INVALID_ADDRESS))
#define ACPHY_Core3clipmdGainCodeB_aci_clip1mdvgagainIndex_SHIFT(rev) 12
#define ACPHY_Core3clipmdGainCodeB_aci_clip1mdvgagainIndex_MASK(rev)  (0xf << ACPHY_Core3clipmdGainCodeB_aci_clip1mdvgagainIndex_SHIFT(rev))
#define ACPHY_Core3clipmdGainCodeB_aci_clip1mdBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core3clipmdGainCodeB_aci_clip1mdBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core3clipmdGainCodeB_aci_clip1mdBiQ1Index_SHIFT(rev))
#define ACPHY_Core3clipmdGainCodeB_aci_clip1mdBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core3clipmdGainCodeB_aci_clip1mdBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core3clipmdGainCodeB_aci_clip1mdBiQ0Index_SHIFT(rev))
#define ACPHY_Core3clipmdGainCodeB_aci_clip1mdLna1Byp_SHIFT(rev)      1
#define ACPHY_Core3clipmdGainCodeB_aci_clip1mdLna1Byp_MASK(rev)       (0x1 << ACPHY_Core3clipmdGainCodeB_aci_clip1mdLna1Byp_SHIFT(rev))

/* Register ACPHY_Core3cliploGainCodeA_aci */
#define ACPHY_Core3cliploGainCodeA_aci(rev)                             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d29 : INVALID_ADDRESS))
#define ACPHY_Core3cliploGainCodeA_aci_clip1lomixergainIndex_SHIFT(rev) 7
#define ACPHY_Core3cliploGainCodeA_aci_clip1lomixergainIndex_MASK(rev)  (0xf << ACPHY_Core3cliploGainCodeA_aci_clip1lomixergainIndex_SHIFT(rev))
#define ACPHY_Core3cliploGainCodeA_aci_clip1lolna2Index_SHIFT(rev)      4
#define ACPHY_Core3cliploGainCodeA_aci_clip1lolna2Index_MASK(rev)       (0x7 << ACPHY_Core3cliploGainCodeA_aci_clip1lolna2Index_SHIFT(rev))
#define ACPHY_Core3cliploGainCodeA_aci_clip1loLnaIndex_SHIFT(rev)       1
#define ACPHY_Core3cliploGainCodeA_aci_clip1loLnaIndex_MASK(rev)        (0x7 << ACPHY_Core3cliploGainCodeA_aci_clip1loLnaIndex_SHIFT(rev))
#define ACPHY_Core3cliploGainCodeA_aci_clip1loextLnaIndex_SHIFT(rev)    0
#define ACPHY_Core3cliploGainCodeA_aci_clip1loextLnaIndex_MASK(rev)     (0x1 << ACPHY_Core3cliploGainCodeA_aci_clip1loextLnaIndex_SHIFT(rev))

/* Register ACPHY_Core3cliploGainCodeB_aci */
#define ACPHY_Core3cliploGainCodeB_aci(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d2a : INVALID_ADDRESS))
#define ACPHY_Core3cliploGainCodeB_aci_clip1lovgagainIndex_SHIFT(rev) 12
#define ACPHY_Core3cliploGainCodeB_aci_clip1lovgagainIndex_MASK(rev)  (0xf << ACPHY_Core3cliploGainCodeB_aci_clip1lovgagainIndex_SHIFT(rev))
#define ACPHY_Core3cliploGainCodeB_aci_clip1loBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core3cliploGainCodeB_aci_clip1loBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core3cliploGainCodeB_aci_clip1loBiQ1Index_SHIFT(rev))
#define ACPHY_Core3cliploGainCodeB_aci_clip1loBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core3cliploGainCodeB_aci_clip1loBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core3cliploGainCodeB_aci_clip1loBiQ0Index_SHIFT(rev))
#define ACPHY_Core3cliploGainCodeB_aci_clip1loLna1Byp_SHIFT(rev)      1
#define ACPHY_Core3cliploGainCodeB_aci_clip1loLna1Byp_MASK(rev)       (0x1 << ACPHY_Core3cliploGainCodeB_aci_clip1loLna1Byp_SHIFT(rev))

/* Register ACPHY_Core3clip2GainCodeA_aci */
#define ACPHY_Core3clip2GainCodeA_aci(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d2b : INVALID_ADDRESS))
#define ACPHY_Core3clip2GainCodeA_aci_clip2mixergainIndex_SHIFT(rev) 7
#define ACPHY_Core3clip2GainCodeA_aci_clip2mixergainIndex_MASK(rev)  (0xf << ACPHY_Core3clip2GainCodeA_aci_clip2mixergainIndex_SHIFT(rev))
#define ACPHY_Core3clip2GainCodeA_aci_clip2lna2Index_SHIFT(rev)      4
#define ACPHY_Core3clip2GainCodeA_aci_clip2lna2Index_MASK(rev)       (0x7 << ACPHY_Core3clip2GainCodeA_aci_clip2lna2Index_SHIFT(rev))
#define ACPHY_Core3clip2GainCodeA_aci_clip2LnaIndex_SHIFT(rev)       1
#define ACPHY_Core3clip2GainCodeA_aci_clip2LnaIndex_MASK(rev)        (0x7 << ACPHY_Core3clip2GainCodeA_aci_clip2LnaIndex_SHIFT(rev))
#define ACPHY_Core3clip2GainCodeA_aci_cllip2extLnaIndex_SHIFT(rev)   0
#define ACPHY_Core3clip2GainCodeA_aci_cllip2extLnaIndex_MASK(rev)    (0x1 << ACPHY_Core3clip2GainCodeA_aci_cllip2extLnaIndex_SHIFT(rev))

/* Register ACPHY_Core3clip2GainCodeB_aci */
#define ACPHY_Core3clip2GainCodeB_aci(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d2c : INVALID_ADDRESS))
#define ACPHY_Core3clip2GainCodeB_aci_clip2vgagainIndex_SHIFT(rev) 12
#define ACPHY_Core3clip2GainCodeB_aci_clip2vgagainIndex_MASK(rev)  (0xf << ACPHY_Core3clip2GainCodeB_aci_clip2vgagainIndex_SHIFT(rev))
#define ACPHY_Core3clip2GainCodeB_aci_clip2BiQ1Index_SHIFT(rev)    8
#define ACPHY_Core3clip2GainCodeB_aci_clip2BiQ1Index_MASK(rev)     (0x7 << ACPHY_Core3clip2GainCodeB_aci_clip2BiQ1Index_SHIFT(rev))
#define ACPHY_Core3clip2GainCodeB_aci_clip2BiQ0Index_SHIFT(rev)    4
#define ACPHY_Core3clip2GainCodeB_aci_clip2BiQ0Index_MASK(rev)     (0x7 << ACPHY_Core3clip2GainCodeB_aci_clip2BiQ0Index_SHIFT(rev))
#define ACPHY_Core3clip2GainCodeB_aci_clip2Lna1Byp_SHIFT(rev)      1
#define ACPHY_Core3clip2GainCodeB_aci_clip2Lna1Byp_MASK(rev)       (0x1 << ACPHY_Core3clip2GainCodeB_aci_clip2Lna1Byp_SHIFT(rev))

/* Register ACPHY_Core3clipGainCodeB_ilnaP_aci */
#define ACPHY_Core3clipGainCodeB_ilnaP_aci(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d2d : INVALID_ADDRESS))
#define ACPHY_Core3clipGainCodeB_ilnaP_aci_clip1Lna1Byp_ilnap_SHIFT(rev) 1
#define ACPHY_Core3clipGainCodeB_ilnaP_aci_clip1Lna1Byp_ilnap_MASK(rev)  (0x1 << ACPHY_Core3clipGainCodeB_ilnaP_aci_clip1Lna1Byp_ilnap_SHIFT(rev))

/* Register ACPHY_Core3DSSScckPktGain_aci */
#define ACPHY_Core3DSSScckPktGain_aci(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d2e : INVALID_ADDRESS))
#define ACPHY_Core3DSSScckPktGain_aci_dsss_cck_maxAnalogGaindb_SHIFT(rev) 8
#define ACPHY_Core3DSSScckPktGain_aci_dsss_cck_maxAnalogGaindb_MASK(rev)  (0xff << ACPHY_Core3DSSScckPktGain_aci_dsss_cck_maxAnalogGaindb_SHIFT(rev))

/* Register ACPHY_Core3HpFBw_aci */
#define ACPHY_Core3HpFBw_aci(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d2f : INVALID_ADDRESS))
#define ACPHY_Core3HpFBw_aci_maxAnalogGaindb_SHIFT(rev) 8
#define ACPHY_Core3HpFBw_aci_maxAnalogGaindb_MASK(rev)  (0xff << ACPHY_Core3HpFBw_aci_maxAnalogGaindb_SHIFT(rev))

/* Register ACPHY_Core3mClpAgcW1ClipCntTh_aci */
#define ACPHY_Core3mClpAgcW1ClipCntTh_aci(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d30 : INVALID_ADDRESS))
#define ACPHY_Core3mClpAgcW1ClipCntTh_aci_mClpAgcW1ClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core3mClpAgcW1ClipCntTh_aci_mClpAgcW1ClipCntThLo_MASK(rev)  (0xff << ACPHY_Core3mClpAgcW1ClipCntTh_aci_mClpAgcW1ClipCntThLo_SHIFT(rev))
#define ACPHY_Core3mClpAgcW1ClipCntTh_aci_mClpAgcW1ClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core3mClpAgcW1ClipCntTh_aci_mClpAgcW1ClipCntThHi_MASK(rev)  (0xff << ACPHY_Core3mClpAgcW1ClipCntTh_aci_mClpAgcW1ClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core3mClpAgcW3ClipCntTh_aci */
#define ACPHY_Core3mClpAgcW3ClipCntTh_aci(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d31 : INVALID_ADDRESS))
#define ACPHY_Core3mClpAgcW3ClipCntTh_aci_mClpAgcW3ClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core3mClpAgcW3ClipCntTh_aci_mClpAgcW3ClipCntThLo_MASK(rev)  (0xff << ACPHY_Core3mClpAgcW3ClipCntTh_aci_mClpAgcW3ClipCntThLo_SHIFT(rev))
#define ACPHY_Core3mClpAgcW3ClipCntTh_aci_mClpAgcW3ClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core3mClpAgcW3ClipCntTh_aci_mClpAgcW3ClipCntThHi_MASK(rev)  (0xff << ACPHY_Core3mClpAgcW3ClipCntTh_aci_mClpAgcW3ClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core3mClpAgcNbClipCntTh_aci */
#define ACPHY_Core3mClpAgcNbClipCntTh_aci(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d32 : INVALID_ADDRESS))
#define ACPHY_Core3mClpAgcNbClipCntTh_aci_mClpAgcNbClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core3mClpAgcNbClipCntTh_aci_mClpAgcNbClipCntThLo_MASK(rev)  (0xff << ACPHY_Core3mClpAgcNbClipCntTh_aci_mClpAgcNbClipCntThLo_SHIFT(rev))
#define ACPHY_Core3mClpAgcNbClipCntTh_aci_mClpAgcNbClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core3mClpAgcNbClipCntTh_aci_mClpAgcNbClipCntThHi_MASK(rev)  (0xff << ACPHY_Core3mClpAgcNbClipCntTh_aci_mClpAgcNbClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core3mClpAgcMDClipCntTh1_aci */
#define ACPHY_Core3mClpAgcMDClipCntTh1_aci(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d33 : INVALID_ADDRESS))
#define ACPHY_Core3mClpAgcMDClipCntTh1_aci_mClpAgcNbClipCntThMd_SHIFT(rev) 0
#define ACPHY_Core3mClpAgcMDClipCntTh1_aci_mClpAgcNbClipCntThMd_MASK(rev)  (0xff << ACPHY_Core3mClpAgcMDClipCntTh1_aci_mClpAgcNbClipCntThMd_SHIFT(rev))
#define ACPHY_Core3mClpAgcMDClipCntTh1_aci_mClpAgcW3ClipCntThMd_SHIFT(rev) 8
#define ACPHY_Core3mClpAgcMDClipCntTh1_aci_mClpAgcW3ClipCntThMd_MASK(rev)  (0xff << ACPHY_Core3mClpAgcMDClipCntTh1_aci_mClpAgcW3ClipCntThMd_SHIFT(rev))

/* Register ACPHY_Core3mClpAgcMDClipCntTh2_aci */
#define ACPHY_Core3mClpAgcMDClipCntTh2_aci(rev)                            (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d34 : INVALID_ADDRESS))
#define ACPHY_Core3mClpAgcMDClipCntTh2_aci_mClpAgcW1ClipCntThMd_SHIFT(rev) 0
#define ACPHY_Core3mClpAgcMDClipCntTh2_aci_mClpAgcW1ClipCntThMd_MASK(rev)  (0xff << ACPHY_Core3mClpAgcMDClipCntTh2_aci_mClpAgcW1ClipCntThMd_SHIFT(rev))

/* Register ACPHY_Core3SsAgcNbClipCntTh1_aci */
#define ACPHY_Core3SsAgcNbClipCntTh1_aci(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d35 : INVALID_ADDRESS))
#define ACPHY_Core3SsAgcNbClipCntTh1_aci_ssAgcNbClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core3SsAgcNbClipCntTh1_aci_ssAgcNbClipCntThLo_MASK(rev)  (0xff << ACPHY_Core3SsAgcNbClipCntTh1_aci_ssAgcNbClipCntThLo_SHIFT(rev))
#define ACPHY_Core3SsAgcNbClipCntTh1_aci_ssAgcNbClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core3SsAgcNbClipCntTh1_aci_ssAgcNbClipCntThHi_MASK(rev)  (0xff << ACPHY_Core3SsAgcNbClipCntTh1_aci_ssAgcNbClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core3SsAgcW1ClipCntTh_aci */
#define ACPHY_Core3SsAgcW1ClipCntTh_aci(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d36 : INVALID_ADDRESS))
#define ACPHY_Core3SsAgcW1ClipCntTh_aci_ssAgcW1ClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core3SsAgcW1ClipCntTh_aci_ssAgcW1ClipCntThLo_MASK(rev)  (0xff << ACPHY_Core3SsAgcW1ClipCntTh_aci_ssAgcW1ClipCntThLo_SHIFT(rev))
#define ACPHY_Core3SsAgcW1ClipCntTh_aci_ssAgcW1ClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core3SsAgcW1ClipCntTh_aci_ssAgcW1ClipCntThHi_MASK(rev)  (0xff << ACPHY_Core3SsAgcW1ClipCntTh_aci_ssAgcW1ClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core3_BiQuad_MaxGain_aci */
#define ACPHY_Core3_BiQuad_MaxGain_aci(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d37 : INVALID_ADDRESS))
#define ACPHY_Core3_BiQuad_MaxGain_aci_BiQuad_MaxGain_SHIFT(rev) 0
#define ACPHY_Core3_BiQuad_MaxGain_aci_BiQuad_MaxGain_MASK(rev)  (0xff << ACPHY_Core3_BiQuad_MaxGain_aci_BiQuad_MaxGain_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr3 */
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr3(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d38 : INVALID_ADDRESS))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr3_ofdm_nominal_clip_th_hipwr_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr3_ofdm_nominal_clip_th_hipwr_MASK(rev) (0xffff << ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr3_ofdm_nominal_clip_th_hipwr_SHIFT(rev))

/* Register ACPHY_PREMPT_cck_nominal_clip_th_hipwr3 */
#define ACPHY_PREMPT_cck_nominal_clip_th_hipwr3(rev)                           (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d39 : INVALID_ADDRESS))
#define ACPHY_PREMPT_cck_nominal_clip_th_hipwr3_cck_nominal_clip_th_hipwr_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_nominal_clip_th_hipwr3_cck_nominal_clip_th_hipwr_MASK(rev) (0xffff << ACPHY_PREMPT_cck_nominal_clip_th_hipwr3_cck_nominal_clip_th_hipwr_SHIFT(rev))

/* Register ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits3 */
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits3(rev)                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d3a : INVALID_ADDRESS))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits3_ofdm_nominal_clip_th_hipwr_msb_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits3_ofdm_nominal_clip_th_hipwr_msb_MASK(rev) (0x1 << ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits3_ofdm_nominal_clip_th_hipwr_msb_SHIFT(rev))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits3_cck_nominal_clip_th_hipwr_msb_SHIFT(rev) 1
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits3_cck_nominal_clip_th_hipwr_msb_MASK(rev) (0x1 << ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits3_cck_nominal_clip_th_hipwr_msb_SHIFT(rev))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits3_ofdm_nominal_clip_th_hipwr_lsb_bits_SHIFT(rev) 2
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits3_ofdm_nominal_clip_th_hipwr_lsb_bits_MASK(rev) (0x7 << ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits3_ofdm_nominal_clip_th_hipwr_lsb_bits_SHIFT(rev))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits3_cck_nominal_clip_th_hipwr_lsb_bits_SHIFT(rev) 5
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits3_cck_nominal_clip_th_hipwr_lsb_bits_MASK(rev) (0x7 << ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits3_cck_nominal_clip_th_hipwr_lsb_bits_SHIFT(rev))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits3_hipwr_abort_region_gain_th_SHIFT(rev) 8
#define ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits3_hipwr_abort_region_gain_th_MASK(rev) (0xff << ACPHY_PREMPT_ofdm_nominal_clip_th_hipwr_xtra_bits3_hipwr_abort_region_gain_th_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config13 */
#define ACPHY_Tiny_ACI_config13(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d40 : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config13_aci_det_threshold1_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config13_aci_det_threshold1_nor_0_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config13_aci_det_threshold1_nor_0_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config23 */
#define ACPHY_Tiny_ACI_config23(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d41 : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config23_aci_det_threshold1_nor_1_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config23_aci_det_threshold1_nor_1_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config23_aci_det_threshold1_nor_1_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config33 */
#define ACPHY_Tiny_ACI_config33(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d42 : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config33_aci_det_threshold1_nor_2_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config33_aci_det_threshold1_nor_2_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config33_aci_det_threshold1_nor_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config43 */
#define ACPHY_Tiny_ACI_config43(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d43 : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config43_aci_det_threshold1_aci_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config43_aci_det_threshold1_aci_0_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config43_aci_det_threshold1_aci_0_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config53 */
#define ACPHY_Tiny_ACI_config53(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d44 : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config53_aci_det_threshold1_aci_1_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config53_aci_det_threshold1_aci_1_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config53_aci_det_threshold1_aci_1_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config63 */
#define ACPHY_Tiny_ACI_config63(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d45 : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config63_aci_det_threshold1_aci_2_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config63_aci_det_threshold1_aci_2_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config63_aci_det_threshold1_aci_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config73 */
#define ACPHY_Tiny_ACI_config73(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d46 : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config73_aci_det_threshold2_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config73_aci_det_threshold2_nor_0_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config73_aci_det_threshold2_nor_0_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config83 */
#define ACPHY_Tiny_ACI_config83(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d47 : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config83_aci_det_threshold2_nor_1_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config83_aci_det_threshold2_nor_1_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config83_aci_det_threshold2_nor_1_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config93 */
#define ACPHY_Tiny_ACI_config93(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d48 : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config93_aci_det_threshold2_nor_2_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config93_aci_det_threshold2_nor_2_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config93_aci_det_threshold2_nor_2_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config103 */
#define ACPHY_Tiny_ACI_config103(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d49 : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config103_aci_det_threshold2_aci_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config103_aci_det_threshold2_aci_0_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config103_aci_det_threshold2_aci_0_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config113 */
#define ACPHY_Tiny_ACI_config113(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d4a : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config113_aci_det_threshold2_aci_1_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config113_aci_det_threshold2_aci_1_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config113_aci_det_threshold2_aci_1_SHIFT(rev))

/* Register ACPHY_Tiny_ACI_config123 */
#define ACPHY_Tiny_ACI_config123(rev)                                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d4b : INVALID_ADDRESS))
#define ACPHY_Tiny_ACI_config123_aci_det_threshold2_aci_2_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config123_aci_det_threshold2_aci_2_MASK(rev)  (0xffff << ACPHY_Tiny_ACI_config123_aci_det_threshold2_aci_2_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_pwr_value3 */
#define ACPHY_ACI_Detect_s_pwr_value3(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d4c : INVALID_ADDRESS))
#define ACPHY_ACI_Detect_s_pwr_value3_s_pwr_value_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_pwr_value3_s_pwr_value_MASK(rev)  (0xffff << ACPHY_ACI_Detect_s_pwr_value3_s_pwr_value_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_pwr_block_acc3_hi */
#define ACPHY_ACI_Detect_s_pwr_block_acc3_hi(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d4d : INVALID_ADDRESS))
#define ACPHY_ACI_Detect_s_pwr_block_acc3_hi_s_pwr_block_acc_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_pwr_block_acc3_hi_s_pwr_block_acc_hi_MASK(rev)  (0xf << ACPHY_ACI_Detect_s_pwr_block_acc3_hi_s_pwr_block_acc_hi_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_pwr_block_acc3_lo */
#define ACPHY_ACI_Detect_s_pwr_block_acc3_lo(rev)                          (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d4e : INVALID_ADDRESS))
#define ACPHY_ACI_Detect_s_pwr_block_acc3_lo_s_pwr_block_acc_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_pwr_block_acc3_lo_s_pwr_block_acc_lo_MASK(rev)  (0xffff << ACPHY_ACI_Detect_s_pwr_block_acc3_lo_s_pwr_block_acc_lo_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_pwr_window_acc3 */
#define ACPHY_ACI_Detect_s_pwr_window_acc3(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d4f : INVALID_ADDRESS))
#define ACPHY_ACI_Detect_s_pwr_window_acc3_s_pwr_window_acc_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_pwr_window_acc3_s_pwr_window_acc_MASK(rev)  (0xffff << ACPHY_ACI_Detect_s_pwr_window_acc3_s_pwr_window_acc_SHIFT(rev))

/* Register ACPHY_BW1a3 */
#define ACPHY_BW1a3(rev)              (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d50 : INVALID_ADDRESS))
#define ACPHY_BW1a3_highBW_SHIFT(rev) 0
#define ACPHY_BW1a3_highBW_MASK(rev)  (0x1fff << ACPHY_BW1a3_highBW_SHIFT(rev))

/* Register ACPHY_BW23 */
#define ACPHY_BW23(rev)             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d51 : INVALID_ADDRESS))
#define ACPHY_BW23_midBW_SHIFT(rev) 0
#define ACPHY_BW23_midBW_MASK(rev)  (0x1fff << ACPHY_BW23_midBW_SHIFT(rev))

/* Register ACPHY_BW33 */
#define ACPHY_BW33(rev)             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d52 : INVALID_ADDRESS))
#define ACPHY_BW33_lowBW_SHIFT(rev) 0
#define ACPHY_BW33_lowBW_MASK(rev)  (0x1fff << ACPHY_BW33_lowBW_SHIFT(rev))

/* Register ACPHY_BW43 */
#define ACPHY_BW43(rev)                 (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d53 : INVALID_ADDRESS))
#define ACPHY_BW43_highScale_SHIFT(rev) 0
#define ACPHY_BW43_highScale_MASK(rev)  (0x1fff << ACPHY_BW43_highScale_SHIFT(rev))

/* Register ACPHY_BW53 */
#define ACPHY_BW53(rev)                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d54 : INVALID_ADDRESS))
#define ACPHY_BW53_midScale_SHIFT(rev) 0
#define ACPHY_BW53_midScale_MASK(rev)  (0xfff << ACPHY_BW53_midScale_SHIFT(rev))

/* Register ACPHY_BW63 */
#define ACPHY_BW63(rev)                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d55 : INVALID_ADDRESS))
#define ACPHY_BW63_lowScale_SHIFT(rev) 0
#define ACPHY_BW63_lowScale_MASK(rev)  (0x1fff << ACPHY_BW63_lowScale_SHIFT(rev))

/* Register ACPHY_BW83 */
#define ACPHY_BW83(rev)             (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d56 : INVALID_ADDRESS))
#define ACPHY_BW83_ulbBW_SHIFT(rev) 0
#define ACPHY_BW83_ulbBW_MASK(rev)  (0x7fff << ACPHY_BW83_ulbBW_SHIFT(rev))

/* Register ACPHY_BW93 */
#define ACPHY_BW93(rev)                (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d57 : INVALID_ADDRESS))
#define ACPHY_BW93_ulbScale_SHIFT(rev) 0
#define ACPHY_BW93_ulbScale_MASK(rev)  (0xfff << ACPHY_BW93_ulbScale_SHIFT(rev))

/* Register ACPHY_dccal_control_443 */
#define ACPHY_dccal_control_443(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d60 : INVALID_ADDRESS))
#define ACPHY_dccal_control_443_dcoe_done_0_SHIFT(rev) 0
#define ACPHY_dccal_control_443_dcoe_done_0_MASK(rev)  (0xffff << ACPHY_dccal_control_443_dcoe_done_0_SHIFT(rev))

/* Register ACPHY_dccal_control_453 */
#define ACPHY_dccal_control_453(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d61 : INVALID_ADDRESS))
#define ACPHY_dccal_control_453_dcoe_done_1_SHIFT(rev) 0
#define ACPHY_dccal_control_453_dcoe_done_1_MASK(rev)  (0xffff << ACPHY_dccal_control_453_dcoe_done_1_SHIFT(rev))

/* Register ACPHY_dccal_control_463 */
#define ACPHY_dccal_control_463(rev)                   (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d62 : INVALID_ADDRESS))
#define ACPHY_dccal_control_463_dcoe_done_2_SHIFT(rev) 0
#define ACPHY_dccal_control_463_dcoe_done_2_MASK(rev)  (0xf << ACPHY_dccal_control_463_dcoe_done_2_SHIFT(rev))

/* Register ACPHY_dccal_control_473 */
#define ACPHY_dccal_control_473(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d63 : INVALID_ADDRESS))
#define ACPHY_dccal_control_473_ld_dcoe_done_0_SHIFT(rev) 0
#define ACPHY_dccal_control_473_ld_dcoe_done_0_MASK(rev)  (0xffff << ACPHY_dccal_control_473_ld_dcoe_done_0_SHIFT(rev))

/* Register ACPHY_dccal_control_483 */
#define ACPHY_dccal_control_483(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d64 : INVALID_ADDRESS))
#define ACPHY_dccal_control_483_ld_dcoe_done_1_SHIFT(rev) 0
#define ACPHY_dccal_control_483_ld_dcoe_done_1_MASK(rev)  (0xffff << ACPHY_dccal_control_483_ld_dcoe_done_1_SHIFT(rev))

/* Register ACPHY_dccal_control_493 */
#define ACPHY_dccal_control_493(rev)                      (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d65 : INVALID_ADDRESS))
#define ACPHY_dccal_control_493_ld_dcoe_done_0_SHIFT(rev) 0
#define ACPHY_dccal_control_493_ld_dcoe_done_0_MASK(rev)  (0xf << ACPHY_dccal_control_493_ld_dcoe_done_0_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_totgainpower_PKT3 */
#define ACPHY_TableBasedAGCstatus_totgainpower_PKT3(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d70 : INVALID_ADDRESS))
#define ACPHY_TableBasedAGCstatus_totgainpower_PKT3_totalgainpwr_pkt_SHIFT(rev) 0
#define ACPHY_TableBasedAGCstatus_totgainpower_PKT3_totalgainpwr_pkt_MASK(rev) (0xfff << ACPHY_TableBasedAGCstatus_totgainpower_PKT3_totalgainpwr_pkt_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_totgainpower_PKT3_subchan_idx_pkt_SHIFT(rev) 12
#define ACPHY_TableBasedAGCstatus_totgainpower_PKT3_subchan_idx_pkt_MASK(rev)  (0x3 << ACPHY_TableBasedAGCstatus_totgainpower_PKT3_subchan_idx_pkt_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_totgainpower_HTPKT3 */
#define ACPHY_TableBasedAGCstatus_totgainpower_HTPKT3(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d71 : INVALID_ADDRESS))
#define ACPHY_TableBasedAGCstatus_totgainpower_HTPKT3_totalgainpwr_htpkt_SHIFT(rev) 0
#define ACPHY_TableBasedAGCstatus_totgainpower_HTPKT3_totalgainpwr_htpkt_MASK(rev) (0xfff << ACPHY_TableBasedAGCstatus_totgainpower_HTPKT3_totalgainpwr_htpkt_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_totgainpower_HTPKT3_subchan_idx_htpkt_SHIFT(rev) 12
#define ACPHY_TableBasedAGCstatus_totgainpower_HTPKT3_subchan_idx_htpkt_MASK(rev) (0x3 << ACPHY_TableBasedAGCstatus_totgainpower_HTPKT3_subchan_idx_htpkt_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_anagainpower3 */
#define ACPHY_TableBasedAGCstatus_anagainpower3(rev)                        (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d72 : INVALID_ADDRESS))
#define ACPHY_TableBasedAGCstatus_anagainpower3_anagainpwr_pkt_SHIFT(rev)   0
#define ACPHY_TableBasedAGCstatus_anagainpower3_anagainpwr_pkt_MASK(rev)    (0xff << ACPHY_TableBasedAGCstatus_anagainpower3_anagainpwr_pkt_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_anagainpower3_anagainpwr_htpkt_SHIFT(rev) 8
#define ACPHY_TableBasedAGCstatus_anagainpower3_anagainpwr_htpkt_MASK(rev)  (0xff << ACPHY_TableBasedAGCstatus_anagainpower3_anagainpwr_htpkt_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_totgainA3 */
#define ACPHY_TableBasedAGCstatus_totgainA3(rev)                       (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d73 : INVALID_ADDRESS))
#define ACPHY_TableBasedAGCstatus_totgainA3_totalgain_pkt_SHIFT(rev)   0
#define ACPHY_TableBasedAGCstatus_totgainA3_totalgain_pkt_MASK(rev)    (0x1ff << ACPHY_TableBasedAGCstatus_totgainA3_totalgain_pkt_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_totgainA3_dig_tbl_idx_pkt_SHIFT(rev) 9
#define ACPHY_TableBasedAGCstatus_totgainA3_dig_tbl_idx_pkt_MASK(rev)  (0x1f << ACPHY_TableBasedAGCstatus_totgainA3_dig_tbl_idx_pkt_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_totgainB3 */
#define ACPHY_TableBasedAGCstatus_totgainB3(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d74 : INVALID_ADDRESS))
#define ACPHY_TableBasedAGCstatus_totgainB3_totalgain_htpkt_SHIFT(rev)   0
#define ACPHY_TableBasedAGCstatus_totgainB3_totalgain_htpkt_MASK(rev)    (0x1ff << ACPHY_TableBasedAGCstatus_totgainB3_totalgain_htpkt_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_totgainB3_dig_tbl_idx_htpkt_SHIFT(rev) 9
#define ACPHY_TableBasedAGCstatus_totgainB3_dig_tbl_idx_htpkt_MASK(rev)  (0x1f << ACPHY_TableBasedAGCstatus_totgainB3_dig_tbl_idx_htpkt_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_tbl_idxA3 */
#define ACPHY_TableBasedAGCstatus_tbl_idxA3(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d75 : INVALID_ADDRESS))
#define ACPHY_TableBasedAGCstatus_tbl_idxA3_ana_tbl_idx_pkt_SHIFT(rev)   0
#define ACPHY_TableBasedAGCstatus_tbl_idxA3_ana_tbl_idx_pkt_MASK(rev)    (0x7f << ACPHY_TableBasedAGCstatus_tbl_idxA3_ana_tbl_idx_pkt_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_tbl_idxA3_ana_tbl_idx_htpkt_SHIFT(rev) 7
#define ACPHY_TableBasedAGCstatus_tbl_idxA3_ana_tbl_idx_htpkt_MASK(rev)  (0x7f << ACPHY_TableBasedAGCstatus_tbl_idxA3_ana_tbl_idx_htpkt_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_tbl_idxB3 */
#define ACPHY_TableBasedAGCstatus_tbl_idxB3(rev)                     (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d76 : INVALID_ADDRESS))
#define ACPHY_TableBasedAGCstatus_tbl_idxB3_limit_tbl_idx_SHIFT(rev) 0
#define ACPHY_TableBasedAGCstatus_tbl_idxB3_limit_tbl_idx_MASK(rev)  (0x7f << ACPHY_TableBasedAGCstatus_tbl_idxB3_limit_tbl_idx_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_tbl_idxB3_RSSI_idxR_SHIFT(rev)     7
#define ACPHY_TableBasedAGCstatus_tbl_idxB3_RSSI_idxR_MASK(rev)      (0xff << ACPHY_TableBasedAGCstatus_tbl_idxB3_RSSI_idxR_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_pktgaincode3 */
#define ACPHY_TableBasedAGCstatus_pktgaincode3(rev)                    (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d77 : INVALID_ADDRESS))
#define ACPHY_TableBasedAGCstatus_pktgaincode3_gaincode_pkt_SHIFT(rev) 0
#define ACPHY_TableBasedAGCstatus_pktgaincode3_gaincode_pkt_MASK(rev)  (0xffff << ACPHY_TableBasedAGCstatus_pktgaincode3_gaincode_pkt_SHIFT(rev))

/* Register ACPHY_TableBasedAGCstatus_ClipBasedLimit3 */
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit3(rev)                         (ACREV_GE(rev,36) ? INVALID_ADDRESS : (ACREV_GE(rev,33) ? 0x1d78 : INVALID_ADDRESS))
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit3_mclip_clip1_idx_SHIFT(rev)   0
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit3_mclip_clip1_idx_MASK(rev)    (0x1f << ACPHY_TableBasedAGCstatus_ClipBasedLimit3_mclip_clip1_idx_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit3_mclip_clip2_idx_SHIFT(rev)   5
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit3_mclip_clip2_idx_MASK(rev)    (0x1f << ACPHY_TableBasedAGCstatus_ClipBasedLimit3_mclip_clip2_idx_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit3_overflow_SHIFT(rev)          10
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit3_overflow_MASK(rev)           (0x1 << ACPHY_TableBasedAGCstatus_ClipBasedLimit3_overflow_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit3_underflow_SHIFT(rev)         11
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit3_underflow_MASK(rev)          (0x1 << ACPHY_TableBasedAGCstatus_ClipBasedLimit3_underflow_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit3_pkt_clipped_SHIFT(rev)       12
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit3_pkt_clipped_MASK(rev)        (0x3 << ACPHY_TableBasedAGCstatus_ClipBasedLimit3_pkt_clipped_SHIFT(rev))
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit3_aci_mit_hw_status_SHIFT(rev) 14
#define ACPHY_TableBasedAGCstatus_ClipBasedLimit3_aci_mit_hw_status_MASK(rev)  (0x1 << ACPHY_TableBasedAGCstatus_ClipBasedLimit3_aci_mit_hw_status_SHIFT(rev))

/* Register ACPHY_RxSdFeConfig7 */
#define ACPHY_RxSdFeConfig7(rev)                          (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1ac : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x1ac : INVALID_ADDRESS))))
#define ACPHY_RxSdFeConfig7_farrow_i_dc_offset_SHIFT(rev) 0
#define ACPHY_RxSdFeConfig7_farrow_i_dc_offset_MASK(rev)  (0x3f << ACPHY_RxSdFeConfig7_farrow_i_dc_offset_SHIFT(rev))
#define ACPHY_RxSdFeConfig7_farrow_q_dc_offset_SHIFT(rev) 6
#define ACPHY_RxSdFeConfig7_farrow_q_dc_offset_MASK(rev)  (0x3f << ACPHY_RxSdFeConfig7_farrow_q_dc_offset_SHIFT(rev))

/* Register ACPHY_sorted_block_2_stream_ML */
#define ACPHY_sorted_block_2_stream_ML(rev)                                (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x2dd : INVALID_ADDRESS))
#define ACPHY_sorted_block_2_stream_ML_om_ml_metric_override_SHIFT(rev)    0
#define ACPHY_sorted_block_2_stream_ML_om_ml_metric_override_MASK(rev)     (0x1 << ACPHY_sorted_block_2_stream_ML_om_ml_metric_override_SHIFT(rev))
#define ACPHY_sorted_block_2_stream_ML_om_ml_metric_overrideval_SHIFT(rev) 1
#define ACPHY_sorted_block_2_stream_ML_om_ml_metric_overrideval_MASK(rev)  (0x3 << ACPHY_sorted_block_2_stream_ML_om_ml_metric_overrideval_SHIFT(rev))

/* Register ACPHY_location_control2 */
#define ACPHY_location_control2(rev)                                  (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa50 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa50 : INVALID_ADDRESS))))
#define ACPHY_location_control2_location_ctrl_en_SHIFT(rev)           0
#define ACPHY_location_control2_location_ctrl_en_MASK(rev)            (0x1 << ACPHY_location_control2_location_ctrl_en_SHIFT(rev))
#define ACPHY_location_control2_swapiq_SHIFT(rev)                     1
#define ACPHY_location_control2_swapiq_MASK(rev)                      (0x1 << ACPHY_location_control2_swapiq_SHIFT(rev))
#define ACPHY_location_control2_dccomp_en_SHIFT(rev)                  2
#define ACPHY_location_control2_dccomp_en_MASK(rev)                   (0x1 << ACPHY_location_control2_dccomp_en_SHIFT(rev))
#define ACPHY_location_control2_rxiqcomp_en_SHIFT(rev)                3
#define ACPHY_location_control2_rxiqcomp_en_MASK(rev)                 (0x1 << ACPHY_location_control2_rxiqcomp_en_SHIFT(rev))
#define ACPHY_location_control2_progshift_ctrl_SHIFT(rev)             4
#define ACPHY_location_control2_progshift_ctrl_MASK(rev)              (0x1 << ACPHY_location_control2_progshift_ctrl_SHIFT(rev))
#define ACPHY_location_control2_progshift_val_SHIFT(rev)              5
#define ACPHY_location_control2_progshift_val_MASK(rev)               (0x7 << ACPHY_location_control2_progshift_val_SHIFT(rev))
#define ACPHY_location_control2_postfft_progshftval_SHIFT(rev)        8
#define ACPHY_location_control2_postfft_progshftval_MASK(rev)         (0x7 << ACPHY_location_control2_postfft_progshftval_SHIFT(rev))
#define ACPHY_location_control2_enTDOAtimer_SHIFT(rev)                11
#define ACPHY_location_control2_enTDOAtimer_MASK(rev)                 (0x1 << ACPHY_location_control2_enTDOAtimer_SHIFT(rev))
#define ACPHY_location_control2_prepareTDOAtimer_SHIFT(rev)           12
#define ACPHY_location_control2_prepareTDOAtimer_MASK(rev)            (0x1 << ACPHY_location_control2_prepareTDOAtimer_SHIFT(rev))
#define ACPHY_location_control2_override_Rx2TxReset_SHIFT(rev)        13
#define ACPHY_location_control2_override_Rx2TxReset_MASK(rev)         (0x1 << ACPHY_location_control2_override_Rx2TxReset_SHIFT(rev))
#define ACPHY_location_control2_macphy_bitwidth_assignment_SHIFT(rev) 14
#define ACPHY_location_control2_macphy_bitwidth_assignment_MASK(rev)  (0x1 << ACPHY_location_control2_macphy_bitwidth_assignment_SHIFT(rev))

/* Register ACPHY_location_iqcompA2 */
#define ACPHY_location_iqcompA2(rev)                  (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa51 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa51 : INVALID_ADDRESS))))
#define ACPHY_location_iqcompA2_rxiqcomp_a_SHIFT(rev) 0
#define ACPHY_location_iqcompA2_rxiqcomp_a_MASK(rev)  (0x3ff << ACPHY_location_iqcompA2_rxiqcomp_a_SHIFT(rev))

/* Register ACPHY_location_iqcompB2 */
#define ACPHY_location_iqcompB2(rev)                  (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa52 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa52 : INVALID_ADDRESS))))
#define ACPHY_location_iqcompB2_rxiqcomp_b_SHIFT(rev) 0
#define ACPHY_location_iqcompB2_rxiqcomp_b_MASK(rev)  (0x3ff << ACPHY_location_iqcompB2_rxiqcomp_b_SHIFT(rev))

/* Register ACPHY_location_dccompI02 */
#define ACPHY_location_dccompI02(rev)                    (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa53 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa53 : INVALID_ADDRESS))))
#define ACPHY_location_dccompI02_dccomp_real0_SHIFT(rev) 0
#define ACPHY_location_dccompI02_dccomp_real0_MASK(rev)  (0xffff << ACPHY_location_dccompI02_dccomp_real0_SHIFT(rev))

/* Register ACPHY_location_dccompI12 */
#define ACPHY_location_dccompI12(rev)                    (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa54 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa54 : INVALID_ADDRESS))))
#define ACPHY_location_dccompI12_dccomp_real1_SHIFT(rev) 0
#define ACPHY_location_dccompI12_dccomp_real1_MASK(rev)  (0xffff << ACPHY_location_dccompI12_dccomp_real1_SHIFT(rev))

/* Register ACPHY_location_dccompQ02 */
#define ACPHY_location_dccompQ02(rev)                    (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa55 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa55 : INVALID_ADDRESS))))
#define ACPHY_location_dccompQ02_dccomp_imag0_SHIFT(rev) 0
#define ACPHY_location_dccompQ02_dccomp_imag0_MASK(rev)  (0xffff << ACPHY_location_dccompQ02_dccomp_imag0_SHIFT(rev))

/* Register ACPHY_location_dccompQ12 */
#define ACPHY_location_dccompQ12(rev)                    (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa56 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa56 : INVALID_ADDRESS))))
#define ACPHY_location_dccompQ12_dccomp_imag1_SHIFT(rev) 0
#define ACPHY_location_dccompQ12_dccomp_imag1_MASK(rev)  (0xffff << ACPHY_location_dccompQ12_dccomp_imag1_SHIFT(rev))

/* Register ACPHY_tdoaAdcCounterH2 */
#define ACPHY_tdoaAdcCounterH2(rev)                       (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa57 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa57 : INVALID_ADDRESS))))
#define ACPHY_tdoaAdcCounterH2_tdoaAdcCounterH_SHIFT(rev) 0
#define ACPHY_tdoaAdcCounterH2_tdoaAdcCounterH_MASK(rev)  (0xffff << ACPHY_tdoaAdcCounterH2_tdoaAdcCounterH_SHIFT(rev))

/* Register ACPHY_tdoaAdcCounterL2 */
#define ACPHY_tdoaAdcCounterL2(rev)                       (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa58 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa58 : INVALID_ADDRESS))))
#define ACPHY_tdoaAdcCounterL2_tdoaAdcCounterL_SHIFT(rev) 0
#define ACPHY_tdoaAdcCounterL2_tdoaAdcCounterL_MASK(rev)  (0xffff << ACPHY_tdoaAdcCounterL2_tdoaAdcCounterL_SHIFT(rev))

/* Register ACPHY_cfo_init02 */
#define ACPHY_cfo_init02(rev)                 (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa59 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa59 : INVALID_ADDRESS))))
#define ACPHY_cfo_init02_cfo_init0_SHIFT(rev) 0
#define ACPHY_cfo_init02_cfo_init0_MASK(rev)  (0xffff << ACPHY_cfo_init02_cfo_init0_SHIFT(rev))

/* Register ACPHY_cfo_init12 */
#define ACPHY_cfo_init12(rev)                 (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa5a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa5a : INVALID_ADDRESS))))
#define ACPHY_cfo_init12_cfo_init1_SHIFT(rev) 0
#define ACPHY_cfo_init12_cfo_init1_MASK(rev)  (0xf << ACPHY_cfo_init12_cfo_init1_SHIFT(rev))

/* Register ACPHY_cfo_delta02 */
#define ACPHY_cfo_delta02(rev)                  (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa5b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa5b : INVALID_ADDRESS))))
#define ACPHY_cfo_delta02_cfo_delta0_SHIFT(rev) 0
#define ACPHY_cfo_delta02_cfo_delta0_MASK(rev)  (0xffff << ACPHY_cfo_delta02_cfo_delta0_SHIFT(rev))

/* Register ACPHY_cfo_delta12 */
#define ACPHY_cfo_delta12(rev)                  (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa5c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa5c : INVALID_ADDRESS))))
#define ACPHY_cfo_delta12_cfo_delta1_SHIFT(rev) 0
#define ACPHY_cfo_delta12_cfo_delta1_MASK(rev)  (0xf << ACPHY_cfo_delta12_cfo_delta1_SHIFT(rev))

/* Register ACPHY_locProc_init_dlay_Cnt2 */
#define ACPHY_locProc_init_dlay_Cnt2(rev)                             (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa5d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa5d : INVALID_ADDRESS))))
#define ACPHY_locProc_init_dlay_Cnt2_locProc_init_dlay_Cnt_SHIFT(rev) 0
#define ACPHY_locProc_init_dlay_Cnt2_locProc_init_dlay_Cnt_MASK(rev)  (0xffff << ACPHY_locProc_init_dlay_Cnt2_locProc_init_dlay_Cnt_SHIFT(rev))

/* Register ACPHY_fft_ifftdone2 */
#define ACPHY_fft_ifftdone2(rev)                    (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa5f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xa5f : INVALID_ADDRESS))))
#define ACPHY_fft_ifftdone2_fft_ifftdone_SHIFT(rev) 0
#define ACPHY_fft_ifftdone2_fft_ifftdone_MASK(rev)  (0x1 << ACPHY_fft_ifftdone2_fft_ifftdone_SHIFT(rev))

/* Register ACPHY_location_control3 */
#define ACPHY_location_control3(rev)                                  (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc50 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc50 : INVALID_ADDRESS))))
#define ACPHY_location_control3_location_ctrl_en_SHIFT(rev)           0
#define ACPHY_location_control3_location_ctrl_en_MASK(rev)            (0x1 << ACPHY_location_control3_location_ctrl_en_SHIFT(rev))
#define ACPHY_location_control3_swapiq_SHIFT(rev)                     1
#define ACPHY_location_control3_swapiq_MASK(rev)                      (0x1 << ACPHY_location_control3_swapiq_SHIFT(rev))
#define ACPHY_location_control3_dccomp_en_SHIFT(rev)                  2
#define ACPHY_location_control3_dccomp_en_MASK(rev)                   (0x1 << ACPHY_location_control3_dccomp_en_SHIFT(rev))
#define ACPHY_location_control3_rxiqcomp_en_SHIFT(rev)                3
#define ACPHY_location_control3_rxiqcomp_en_MASK(rev)                 (0x1 << ACPHY_location_control3_rxiqcomp_en_SHIFT(rev))
#define ACPHY_location_control3_progshift_ctrl_SHIFT(rev)             4
#define ACPHY_location_control3_progshift_ctrl_MASK(rev)              (0x1 << ACPHY_location_control3_progshift_ctrl_SHIFT(rev))
#define ACPHY_location_control3_progshift_val_SHIFT(rev)              5
#define ACPHY_location_control3_progshift_val_MASK(rev)               (0x7 << ACPHY_location_control3_progshift_val_SHIFT(rev))
#define ACPHY_location_control3_postfft_progshftval_SHIFT(rev)        8
#define ACPHY_location_control3_postfft_progshftval_MASK(rev)         (0x7 << ACPHY_location_control3_postfft_progshftval_SHIFT(rev))
#define ACPHY_location_control3_enTDOAtimer_SHIFT(rev)                11
#define ACPHY_location_control3_enTDOAtimer_MASK(rev)                 (0x1 << ACPHY_location_control3_enTDOAtimer_SHIFT(rev))
#define ACPHY_location_control3_prepareTDOAtimer_SHIFT(rev)           12
#define ACPHY_location_control3_prepareTDOAtimer_MASK(rev)            (0x1 << ACPHY_location_control3_prepareTDOAtimer_SHIFT(rev))
#define ACPHY_location_control3_override_Rx2TxReset_SHIFT(rev)        13
#define ACPHY_location_control3_override_Rx2TxReset_MASK(rev)         (0x1 << ACPHY_location_control3_override_Rx2TxReset_SHIFT(rev))
#define ACPHY_location_control3_macphy_bitwidth_assignment_SHIFT(rev) 14
#define ACPHY_location_control3_macphy_bitwidth_assignment_MASK(rev)  (0x1 << ACPHY_location_control3_macphy_bitwidth_assignment_SHIFT(rev))

/* Register ACPHY_location_iqcompA3 */
#define ACPHY_location_iqcompA3(rev)                  (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc51 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc51 : INVALID_ADDRESS))))
#define ACPHY_location_iqcompA3_rxiqcomp_a_SHIFT(rev) 0
#define ACPHY_location_iqcompA3_rxiqcomp_a_MASK(rev)  (0x3ff << ACPHY_location_iqcompA3_rxiqcomp_a_SHIFT(rev))

/* Register ACPHY_location_iqcompB3 */
#define ACPHY_location_iqcompB3(rev)                  (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc52 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc52 : INVALID_ADDRESS))))
#define ACPHY_location_iqcompB3_rxiqcomp_b_SHIFT(rev) 0
#define ACPHY_location_iqcompB3_rxiqcomp_b_MASK(rev)  (0x3ff << ACPHY_location_iqcompB3_rxiqcomp_b_SHIFT(rev))

/* Register ACPHY_location_dccompI03 */
#define ACPHY_location_dccompI03(rev)                    (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc53 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc53 : INVALID_ADDRESS))))
#define ACPHY_location_dccompI03_dccomp_real0_SHIFT(rev) 0
#define ACPHY_location_dccompI03_dccomp_real0_MASK(rev)  (0xffff << ACPHY_location_dccompI03_dccomp_real0_SHIFT(rev))

/* Register ACPHY_location_dccompI13 */
#define ACPHY_location_dccompI13(rev)                    (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc54 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc54 : INVALID_ADDRESS))))
#define ACPHY_location_dccompI13_dccomp_real1_SHIFT(rev) 0
#define ACPHY_location_dccompI13_dccomp_real1_MASK(rev)  (0xffff << ACPHY_location_dccompI13_dccomp_real1_SHIFT(rev))

/* Register ACPHY_location_dccompQ03 */
#define ACPHY_location_dccompQ03(rev)                    (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc55 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc55 : INVALID_ADDRESS))))
#define ACPHY_location_dccompQ03_dccomp_imag0_SHIFT(rev) 0
#define ACPHY_location_dccompQ03_dccomp_imag0_MASK(rev)  (0xffff << ACPHY_location_dccompQ03_dccomp_imag0_SHIFT(rev))

/* Register ACPHY_location_dccompQ13 */
#define ACPHY_location_dccompQ13(rev)                    (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc56 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc56 : INVALID_ADDRESS))))
#define ACPHY_location_dccompQ13_dccomp_imag1_SHIFT(rev) 0
#define ACPHY_location_dccompQ13_dccomp_imag1_MASK(rev)  (0xffff << ACPHY_location_dccompQ13_dccomp_imag1_SHIFT(rev))

/* Register ACPHY_tdoaAdcCounterH3 */
#define ACPHY_tdoaAdcCounterH3(rev)                       (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc57 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc57 : INVALID_ADDRESS))))
#define ACPHY_tdoaAdcCounterH3_tdoaAdcCounterH_SHIFT(rev) 0
#define ACPHY_tdoaAdcCounterH3_tdoaAdcCounterH_MASK(rev)  (0xffff << ACPHY_tdoaAdcCounterH3_tdoaAdcCounterH_SHIFT(rev))

/* Register ACPHY_tdoaAdcCounterL3 */
#define ACPHY_tdoaAdcCounterL3(rev)                       (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc58 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc58 : INVALID_ADDRESS))))
#define ACPHY_tdoaAdcCounterL3_tdoaAdcCounterL_SHIFT(rev) 0
#define ACPHY_tdoaAdcCounterL3_tdoaAdcCounterL_MASK(rev)  (0xffff << ACPHY_tdoaAdcCounterL3_tdoaAdcCounterL_SHIFT(rev))

/* Register ACPHY_cfo_init03 */
#define ACPHY_cfo_init03(rev)                 (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc59 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc59 : INVALID_ADDRESS))))
#define ACPHY_cfo_init03_cfo_init0_SHIFT(rev) 0
#define ACPHY_cfo_init03_cfo_init0_MASK(rev)  (0xffff << ACPHY_cfo_init03_cfo_init0_SHIFT(rev))

/* Register ACPHY_cfo_init13 */
#define ACPHY_cfo_init13(rev)                 (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc5a : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc5a : INVALID_ADDRESS))))
#define ACPHY_cfo_init13_cfo_init1_SHIFT(rev) 0
#define ACPHY_cfo_init13_cfo_init1_MASK(rev)  (0xf << ACPHY_cfo_init13_cfo_init1_SHIFT(rev))

/* Register ACPHY_cfo_delta03 */
#define ACPHY_cfo_delta03(rev)                  (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc5b : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc5b : INVALID_ADDRESS))))
#define ACPHY_cfo_delta03_cfo_delta0_SHIFT(rev) 0
#define ACPHY_cfo_delta03_cfo_delta0_MASK(rev)  (0xffff << ACPHY_cfo_delta03_cfo_delta0_SHIFT(rev))

/* Register ACPHY_cfo_delta13 */
#define ACPHY_cfo_delta13(rev)                  (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc5c : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc5c : INVALID_ADDRESS))))
#define ACPHY_cfo_delta13_cfo_delta1_SHIFT(rev) 0
#define ACPHY_cfo_delta13_cfo_delta1_MASK(rev)  (0xf << ACPHY_cfo_delta13_cfo_delta1_SHIFT(rev))

/* Register ACPHY_locProc_init_dlay_Cnt3 */
#define ACPHY_locProc_init_dlay_Cnt3(rev)                             (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc5d : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc5d : INVALID_ADDRESS))))
#define ACPHY_locProc_init_dlay_Cnt3_locProc_init_dlay_Cnt_SHIFT(rev) 0
#define ACPHY_locProc_init_dlay_Cnt3_locProc_init_dlay_Cnt_MASK(rev)  (0xffff << ACPHY_locProc_init_dlay_Cnt3_locProc_init_dlay_Cnt_SHIFT(rev))

/* Register ACPHY_fft_ifftdone3 */
#define ACPHY_fft_ifftdone3(rev)                    (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc5f : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xc5f : INVALID_ADDRESS))))
#define ACPHY_fft_ifftdone3_fft_ifftdone_SHIFT(rev) 0
#define ACPHY_fft_ifftdone3_fft_ifftdone_MASK(rev)  (0x1 << ACPHY_fft_ifftdone3_fft_ifftdone_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s1_pop_l2_K0 */
#define ACPHY_spur_can_p3_s1_pop_l2_K0(rev)             (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd6a : INVALID_ADDRESS))
#define ACPHY_spur_can_p3_s1_pop_l2_K0_l2_K0_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s1_pop_l2_K0_l2_K0_MASK(rev)  (0xffff << ACPHY_spur_can_p3_s1_pop_l2_K0_l2_K0_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s1_pop_l2_K1 */
#define ACPHY_spur_can_p3_s1_pop_l2_K1(rev)             (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd6b : INVALID_ADDRESS))
#define ACPHY_spur_can_p3_s1_pop_l2_K1_l2_K1_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s1_pop_l2_K1_l2_K1_MASK(rev)  (0xffff << ACPHY_spur_can_p3_s1_pop_l2_K1_l2_K1_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s1_pop_l2_sig2_w */
#define ACPHY_spur_can_p3_s1_pop_l2_sig2_w(rev)                 (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd6c : INVALID_ADDRESS))
#define ACPHY_spur_can_p3_s1_pop_l2_sig2_w_l2_sig2_w_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s1_pop_l2_sig2_w_l2_sig2_w_MASK(rev)  (0xffff << ACPHY_spur_can_p3_s1_pop_l2_sig2_w_l2_sig2_w_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s1_pop_l2_sig2_v */
#define ACPHY_spur_can_p3_s1_pop_l2_sig2_v(rev)                 (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd6d : INVALID_ADDRESS))
#define ACPHY_spur_can_p3_s1_pop_l2_sig2_v_l2_sig2_v_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s1_pop_l2_sig2_v_l2_sig2_v_MASK(rev)  (0xffff << ACPHY_spur_can_p3_s1_pop_l2_sig2_v_l2_sig2_v_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s1_pop_l2_P00 */
#define ACPHY_spur_can_p3_s1_pop_l2_P00(rev)              (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd6e : INVALID_ADDRESS))
#define ACPHY_spur_can_p3_s1_pop_l2_P00_l2_P00_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s1_pop_l2_P00_l2_P00_MASK(rev)  (0xffff << ACPHY_spur_can_p3_s1_pop_l2_P00_l2_P00_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s1_pop_l2_P10 */
#define ACPHY_spur_can_p3_s1_pop_l2_P10(rev)              (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd6f : INVALID_ADDRESS))
#define ACPHY_spur_can_p3_s1_pop_l2_P10_l2_P10_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s1_pop_l2_P10_l2_P10_MASK(rev)  (0xffff << ACPHY_spur_can_p3_s1_pop_l2_P10_l2_P10_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s1_pop_l2_P_sp */
#define ACPHY_spur_can_p3_s1_pop_l2_P_sp(rev)               (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd72 : INVALID_ADDRESS))
#define ACPHY_spur_can_p3_s1_pop_l2_P_sp_l2_P_sp_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s1_pop_l2_P_sp_l2_P_sp_MASK(rev)  (0xffff << ACPHY_spur_can_p3_s1_pop_l2_P_sp_l2_P_sp_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s1_pop_l2_Ebb */
#define ACPHY_spur_can_p3_s1_pop_l2_Ebb(rev)              (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd77 : INVALID_ADDRESS))
#define ACPHY_spur_can_p3_s1_pop_l2_Ebb_l2_Ebb_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s1_pop_l2_Ebb_l2_Ebb_MASK(rev)  (0xffff << ACPHY_spur_can_p3_s1_pop_l2_Ebb_l2_Ebb_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s1_pop_l2_snr1 */
#define ACPHY_spur_can_p3_s1_pop_l2_snr1(rev)               (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd78 : INVALID_ADDRESS))
#define ACPHY_spur_can_p3_s1_pop_l2_snr1_l2_snr1_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s1_pop_l2_snr1_l2_snr1_MASK(rev)  (0xffff << ACPHY_spur_can_p3_s1_pop_l2_snr1_l2_snr1_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s1_pop_l2_rho1 */
#define ACPHY_spur_can_p3_s1_pop_l2_rho1(rev)               (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd79 : INVALID_ADDRESS))
#define ACPHY_spur_can_p3_s1_pop_l2_rho1_l2_rho1_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s1_pop_l2_rho1_l2_rho1_MASK(rev)  (0xffff << ACPHY_spur_can_p3_s1_pop_l2_rho1_l2_rho1_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s1_pop_l2_Madj */
#define ACPHY_spur_can_p3_s1_pop_l2_Madj(rev)               (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd7a : INVALID_ADDRESS))
#define ACPHY_spur_can_p3_s1_pop_l2_Madj_l2_Madj_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s1_pop_l2_Madj_l2_Madj_MASK(rev)  (0xffff << ACPHY_spur_can_p3_s1_pop_l2_Madj_l2_Madj_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s1_pop_omega_high */
#define ACPHY_spur_can_p3_s1_pop_omega_high(rev)                  (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd7c : INVALID_ADDRESS))
#define ACPHY_spur_can_p3_s1_pop_omega_high_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s1_pop_omega_high_omega_high_MASK(rev)  (0xffff << ACPHY_spur_can_p3_s1_pop_omega_high_omega_high_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s1_pop_omega_low */
#define ACPHY_spur_can_p3_s1_pop_omega_low(rev)                 (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd7d : INVALID_ADDRESS))
#define ACPHY_spur_can_p3_s1_pop_omega_low_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s1_pop_omega_low_omega_low_MASK(rev)  (0xffff << ACPHY_spur_can_p3_s1_pop_omega_low_omega_low_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s1_pop_l2_p11t */
#define ACPHY_spur_can_p3_s1_pop_l2_p11t(rev)               (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd7e : INVALID_ADDRESS))
#define ACPHY_spur_can_p3_s1_pop_l2_p11t_l2_p11t_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s1_pop_l2_p11t_l2_p11t_MASK(rev)  (0xffff << ACPHY_spur_can_p3_s1_pop_l2_p11t_l2_p11t_SHIFT(rev))

/* Register ACPHY_spur_can_p3_s1_pop_l2_g */
#define ACPHY_spur_can_p3_s1_pop_l2_g(rev)            (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xd7f : INVALID_ADDRESS))
#define ACPHY_spur_can_p3_s1_pop_l2_g_l2_g_SHIFT(rev) 0
#define ACPHY_spur_can_p3_s1_pop_l2_g_l2_g_MASK(rev)  (0xffff << ACPHY_spur_can_p3_s1_pop_l2_g_l2_g_SHIFT(rev))

/* Register ACPHY_ACI_Detect_aci_detected_ctr3 */
#define ACPHY_ACI_Detect_aci_detected_ctr3(rev)                        (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdaa : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdaa : INVALID_ADDRESS))))
#define ACPHY_ACI_Detect_aci_detected_ctr3_aci_detected_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_detected_ctr3_aci_detected_ctr_MASK(rev)  (0xffff << ACPHY_ACI_Detect_aci_detected_ctr3_aci_detected_ctr_SHIFT(rev))

/* Register ACPHY_ACI_Detect_sw_aci_detected_ctr3 */
#define ACPHY_ACI_Detect_sw_aci_detected_ctr3(rev)                           (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xdac : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xdac : INVALID_ADDRESS))))
#define ACPHY_ACI_Detect_sw_aci_detected_ctr3_sw_aci_detected_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_sw_aci_detected_ctr3_sw_aci_detected_ctr_MASK(rev)  (0xffff << ACPHY_ACI_Detect_sw_aci_detected_ctr3_sw_aci_detected_ctr_SHIFT(rev))

/* Register ACPHY_SSvmpSampColpecAnaFFTBitsel */
#define ACPHY_SSvmpSampColpecAnaFFTBitsel(rev)                               (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xe51 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0xe51 : INVALID_ADDRESS))))
#define ACPHY_SSvmpSampColpecAnaFFTBitsel_SvmpsampcolCore0Ibitsel_SHIFT(rev) 0
#define ACPHY_SSvmpSampColpecAnaFFTBitsel_SvmpsampcolCore0Ibitsel_MASK(rev)  (0x3 << ACPHY_SSvmpSampColpecAnaFFTBitsel_SvmpsampcolCore0Ibitsel_SHIFT(rev))
#define ACPHY_SSvmpSampColpecAnaFFTBitsel_SvmpsampcolCore0Qbitsel_SHIFT(rev) 2
#define ACPHY_SSvmpSampColpecAnaFFTBitsel_SvmpsampcolCore0Qbitsel_MASK(rev)  (0x3 << ACPHY_SSvmpSampColpecAnaFFTBitsel_SvmpsampcolCore0Qbitsel_SHIFT(rev))
#define ACPHY_SSvmpSampColpecAnaFFTBitsel_SvmpsampcolCore1Ibitsel_SHIFT(rev) 4
#define ACPHY_SSvmpSampColpecAnaFFTBitsel_SvmpsampcolCore1Ibitsel_MASK(rev)  (0x3 << ACPHY_SSvmpSampColpecAnaFFTBitsel_SvmpsampcolCore1Ibitsel_SHIFT(rev))
#define ACPHY_SSvmpSampColpecAnaFFTBitsel_SvmpsampcolCore1Qbitsel_SHIFT(rev) 6
#define ACPHY_SSvmpSampColpecAnaFFTBitsel_SvmpsampcolCore1Qbitsel_MASK(rev)  (0x3 << ACPHY_SSvmpSampColpecAnaFFTBitsel_SvmpsampcolCore1Qbitsel_SHIFT(rev))
#define ACPHY_SSvmpSampColpecAnaFFTBitsel_SvmpsampcolCore2Ibitsel_SHIFT(rev) 8
#define ACPHY_SSvmpSampColpecAnaFFTBitsel_SvmpsampcolCore2Ibitsel_MASK(rev)  (0x3 << ACPHY_SSvmpSampColpecAnaFFTBitsel_SvmpsampcolCore2Ibitsel_SHIFT(rev))
#define ACPHY_SSvmpSampColpecAnaFFTBitsel_SvmpsampcolCore2Qbitsel_SHIFT(rev) 10
#define ACPHY_SSvmpSampColpecAnaFFTBitsel_SvmpsampcolCore2Qbitsel_MASK(rev)  (0x3 << ACPHY_SSvmpSampColpecAnaFFTBitsel_SvmpsampcolCore2Qbitsel_SHIFT(rev))

/* Register ACPHY_lesiCrsTypSigLevelPerCore */
#define ACPHY_lesiCrsTypSigLevelPerCore(rev)                       (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1141 : INVALID_ADDRESS))
#define ACPHY_lesiCrsTypSigLevelPerCore_sigLevelPerCore_SHIFT(rev) 0
#define ACPHY_lesiCrsTypSigLevelPerCore_sigLevelPerCore_MASK(rev)  (0xffff << ACPHY_lesiCrsTypSigLevelPerCore_sigLevelPerCore_SHIFT(rev))

/* Register ACPHY_lesiCrsHighSigLevelPerCore */
#define ACPHY_lesiCrsHighSigLevelPerCore(rev)                           (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1142 : INVALID_ADDRESS))
#define ACPHY_lesiCrsHighSigLevelPerCore_sigLevelPerCoreHigh_SHIFT(rev) 0
#define ACPHY_lesiCrsHighSigLevelPerCore_sigLevelPerCoreHigh_MASK(rev)  (0xffff << ACPHY_lesiCrsHighSigLevelPerCore_sigLevelPerCoreHigh_SHIFT(rev))

/* Register ACPHY_lesiCrsLowSigLevelPerCore */
#define ACPHY_lesiCrsLowSigLevelPerCore(rev)                          (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1143 : INVALID_ADDRESS))
#define ACPHY_lesiCrsLowSigLevelPerCore_sigLevelPerCoreLow_SHIFT(rev) 0
#define ACPHY_lesiCrsLowSigLevelPerCore_sigLevelPerCoreLow_MASK(rev)  (0xffff << ACPHY_lesiCrsLowSigLevelPerCore_sigLevelPerCoreLow_SHIFT(rev))

/* Register ACPHY_lesiCrsNoiseLevelPerCore */
#define ACPHY_lesiCrsNoiseLevelPerCore(rev)                         (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1144 : INVALID_ADDRESS))
#define ACPHY_lesiCrsNoiseLevelPerCore_noiseLevelPerCore_SHIFT(rev) 0
#define ACPHY_lesiCrsNoiseLevelPerCore_noiseLevelPerCore_MASK(rev)  (0xffff << ACPHY_lesiCrsNoiseLevelPerCore_noiseLevelPerCore_SHIFT(rev))

/* Register ACPHY_lesiCrs1stDetThreshold_C1 */
#define ACPHY_lesiCrs1stDetThreshold_C1(rev)                       (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1145 : INVALID_ADDRESS))
#define ACPHY_lesiCrs1stDetThreshold_C1_crsDetTh1_1Core_SHIFT(rev) 0
#define ACPHY_lesiCrs1stDetThreshold_C1_crsDetTh1_1Core_MASK(rev)  (0xffff << ACPHY_lesiCrs1stDetThreshold_C1_crsDetTh1_1Core_SHIFT(rev))

/* Register ACPHY_lesiCrs1stDetThreshold_C2 */
#define ACPHY_lesiCrs1stDetThreshold_C2(rev)                       (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1146 : INVALID_ADDRESS))
#define ACPHY_lesiCrs1stDetThreshold_C2_crsDetTh1_2Core_SHIFT(rev) 0
#define ACPHY_lesiCrs1stDetThreshold_C2_crsDetTh1_2Core_MASK(rev)  (0xffff << ACPHY_lesiCrs1stDetThreshold_C2_crsDetTh1_2Core_SHIFT(rev))

/* Register ACPHY_lesiCrs1stDetThreshold_C3 */
#define ACPHY_lesiCrs1stDetThreshold_C3(rev)                       (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1147 : INVALID_ADDRESS))
#define ACPHY_lesiCrs1stDetThreshold_C3_crsDetTh1_3Core_SHIFT(rev) 0
#define ACPHY_lesiCrs1stDetThreshold_C3_crsDetTh1_3Core_MASK(rev)  (0xffff << ACPHY_lesiCrs1stDetThreshold_C3_crsDetTh1_3Core_SHIFT(rev))

/* Register ACPHY_lesiCrs1stDetThreshold_C4 */
#define ACPHY_lesiCrs1stDetThreshold_C4(rev)                       (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1148 : INVALID_ADDRESS))
#define ACPHY_lesiCrs1stDetThreshold_C4_crsDetTh1_4Core_SHIFT(rev) 0
#define ACPHY_lesiCrs1stDetThreshold_C4_crsDetTh1_4Core_MASK(rev)  (0xffff << ACPHY_lesiCrs1stDetThreshold_C4_crsDetTh1_4Core_SHIFT(rev))

/* Register ACPHY_lesiCrs1stDetThresholdHighPrx */
#define ACPHY_lesiCrs1stDetThresholdHighPrx(rev)                         (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1149 : INVALID_ADDRESS))
#define ACPHY_lesiCrs1stDetThresholdHighPrx_crsDetTh1_HighPrx_SHIFT(rev) 0
#define ACPHY_lesiCrs1stDetThresholdHighPrx_crsDetTh1_HighPrx_MASK(rev)  (0xffff << ACPHY_lesiCrs1stDetThresholdHighPrx_crsDetTh1_HighPrx_SHIFT(rev))

/* Register ACPHY_lesiCrs2ndDetThreshold_C1 */
#define ACPHY_lesiCrs2ndDetThreshold_C1(rev)                       (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x114a : INVALID_ADDRESS))
#define ACPHY_lesiCrs2ndDetThreshold_C1_crsDetTh2_1Core_SHIFT(rev) 0
#define ACPHY_lesiCrs2ndDetThreshold_C1_crsDetTh2_1Core_MASK(rev)  (0xffff << ACPHY_lesiCrs2ndDetThreshold_C1_crsDetTh2_1Core_SHIFT(rev))

/* Register ACPHY_lesiCrs2ndDetThreshold_C2 */
#define ACPHY_lesiCrs2ndDetThreshold_C2(rev)                       (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x114b : INVALID_ADDRESS))
#define ACPHY_lesiCrs2ndDetThreshold_C2_crsDetTh2_2Core_SHIFT(rev) 0
#define ACPHY_lesiCrs2ndDetThreshold_C2_crsDetTh2_2Core_MASK(rev)  (0xffff << ACPHY_lesiCrs2ndDetThreshold_C2_crsDetTh2_2Core_SHIFT(rev))

/* Register ACPHY_lesiCrs2ndDetThreshold_C3 */
#define ACPHY_lesiCrs2ndDetThreshold_C3(rev)                       (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x114c : INVALID_ADDRESS))
#define ACPHY_lesiCrs2ndDetThreshold_C3_crsDetTh2_3Core_SHIFT(rev) 0
#define ACPHY_lesiCrs2ndDetThreshold_C3_crsDetTh2_3Core_MASK(rev)  (0xffff << ACPHY_lesiCrs2ndDetThreshold_C3_crsDetTh2_3Core_SHIFT(rev))

/* Register ACPHY_lesiCrs2ndDetThreshold_C4 */
#define ACPHY_lesiCrs2ndDetThreshold_C4(rev)                       (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x114d : INVALID_ADDRESS))
#define ACPHY_lesiCrs2ndDetThreshold_C4_crsDetTh2_4Core_SHIFT(rev) 0
#define ACPHY_lesiCrs2ndDetThreshold_C4_crsDetTh2_4Core_MASK(rev)  (0xffff << ACPHY_lesiCrs2ndDetThreshold_C4_crsDetTh2_4Core_SHIFT(rev))

/* Register ACPHY_lesiCrs2ndDetThresholdHighPrx */
#define ACPHY_lesiCrs2ndDetThresholdHighPrx(rev)                         (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x114e : INVALID_ADDRESS))
#define ACPHY_lesiCrs2ndDetThresholdHighPrx_crsDetTh2_HighPrx_SHIFT(rev) 0
#define ACPHY_lesiCrs2ndDetThresholdHighPrx_crsDetTh2_HighPrx_MASK(rev)  (0xffff << ACPHY_lesiCrs2ndDetThresholdHighPrx_crsDetTh2_HighPrx_SHIFT(rev))

/* Register ACPHY_lesiCrs2ndDetThresholdMidPrx */
#define ACPHY_lesiCrs2ndDetThresholdMidPrx(rev)                        (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x114f : INVALID_ADDRESS))
#define ACPHY_lesiCrs2ndDetThresholdMidPrx_crsDetTh2_MidPrx_SHIFT(rev) 0
#define ACPHY_lesiCrs2ndDetThresholdMidPrx_crsDetTh2_MidPrx_MASK(rev)  (0xffff << ACPHY_lesiCrs2ndDetThresholdMidPrx_crsDetTh2_MidPrx_SHIFT(rev))

/* Register ACPHY_lesiFstrPreserveCoreSel */
#define ACPHY_lesiFstrPreserveCoreSel(rev)                     (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1153 : INVALID_ADDRESS))
#define ACPHY_lesiFstrPreserveCoreSel_coreSel_SHIFT(rev)       0
#define ACPHY_lesiFstrPreserveCoreSel_coreSel_MASK(rev)        (0x3 << ACPHY_lesiFstrPreserveCoreSel_coreSel_SHIFT(rev))
#define ACPHY_lesiFstrPreserveCoreSel_SbSel_SHIFT(rev)         2
#define ACPHY_lesiFstrPreserveCoreSel_SbSel_MASK(rev)          (0x7 << ACPHY_lesiFstrPreserveCoreSel_SbSel_SHIFT(rev))
#define ACPHY_lesiFstrPreserveCoreSel_fstrMaxLoc_SHIFT(rev)    5
#define ACPHY_lesiFstrPreserveCoreSel_fstrMaxLoc_MASK(rev)     (0x1f << ACPHY_lesiFstrPreserveCoreSel_fstrMaxLoc_SHIFT(rev))
#define ACPHY_lesiFstrPreserveCoreSel_fstrMaxLocVld_SHIFT(rev) 10
#define ACPHY_lesiFstrPreserveCoreSel_fstrMaxLocVld_MASK(rev)  (0x1 << ACPHY_lesiFstrPreserveCoreSel_fstrMaxLocVld_SHIFT(rev))

/* Register ACPHY_lesiFstrPreseveData */
#define ACPHY_lesiFstrPreseveData(rev)             (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1154 : INVALID_ADDRESS))
#define ACPHY_lesiFstrPreseveData_pdata_SHIFT(rev) 0
#define ACPHY_lesiFstrPreseveData_pdata_MASK(rev)  (0xffff << ACPHY_lesiFstrPreseveData_pdata_SHIFT(rev))

/* Register ACPHY_lesiFstrPreseveData1 */
#define ACPHY_lesiFstrPreseveData1(rev)             (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1155 : INVALID_ADDRESS))
#define ACPHY_lesiFstrPreseveData1_pdata_SHIFT(rev) 0
#define ACPHY_lesiFstrPreseveData1_pdata_MASK(rev)  (0xffff << ACPHY_lesiFstrPreseveData1_pdata_SHIFT(rev))

/* Register ACPHY_RadarThresh0_core1_SC */
#define ACPHY_RadarThresh0_core1_SC(rev)                       (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1176 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1176 : INVALID_ADDRESS))))
#define ACPHY_RadarThresh0_core1_SC_radarThd0_core1_SHIFT(rev) 0
#define ACPHY_RadarThresh0_core1_SC_radarThd0_core1_MASK(rev)  (0x7ff << ACPHY_RadarThresh0_core1_SC_radarThd0_core1_SHIFT(rev))

/* Register ACPHY_RadarThresh1_core1_SC */
#define ACPHY_RadarThresh1_core1_SC(rev)                       (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1177 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1177 : INVALID_ADDRESS))))
#define ACPHY_RadarThresh1_core1_SC_radarThd1_core1_SHIFT(rev) 0
#define ACPHY_RadarThresh1_core1_SC_radarThd1_core1_MASK(rev)  (0x7ff << ACPHY_RadarThresh1_core1_SC_radarThd1_core1_SHIFT(rev))

/* Register ACPHY_lesiPathControl00 */
#define ACPHY_lesiPathControl00(rev)                        (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1640 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1640 : INVALID_ADDRESS))))
#define ACPHY_lesiPathControl00_inpScalingFactor_SHIFT(rev) 0
#define ACPHY_lesiPathControl00_inpScalingFactor_MASK(rev)  (0xff << ACPHY_lesiPathControl00_inpScalingFactor_SHIFT(rev))

/* Register ACPHY_lesiPathControl01 */
#define ACPHY_lesiPathControl01(rev)                        (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1840 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1840 : INVALID_ADDRESS))))
#define ACPHY_lesiPathControl01_inpScalingFactor_SHIFT(rev) 0
#define ACPHY_lesiPathControl01_inpScalingFactor_MASK(rev)  (0xff << ACPHY_lesiPathControl01_inpScalingFactor_SHIFT(rev))

/* Register ACPHY_lesiPathControl02 */
#define ACPHY_lesiPathControl02(rev)                        (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1a40 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1a40 : INVALID_ADDRESS))))
#define ACPHY_lesiPathControl02_inpScalingFactor_SHIFT(rev) 0
#define ACPHY_lesiPathControl02_inpScalingFactor_MASK(rev)  (0xff << ACPHY_lesiPathControl02_inpScalingFactor_SHIFT(rev))

/* Register ACPHY_lesiPathControl03 */
#define ACPHY_lesiPathControl03(rev)                        (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0x1c40 : (ACREV_GE(rev,20) ? INVALID_ADDRESS : (ACREV_GE(rev,19) ? 0x1c40 : INVALID_ADDRESS))))
#define ACPHY_lesiPathControl03_inpScalingFactor_SHIFT(rev) 0
#define ACPHY_lesiPathControl03_inpScalingFactor_MASK(rev)  (0xff << ACPHY_lesiPathControl03_inpScalingFactor_SHIFT(rev))

/* Register ACPHY_hrp_save_restore2 */
#define ACPHY_hrp_save_restore2(rev)                       (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa20 : INVALID_ADDRESS))
#define ACPHY_hrp_save_restore2_hrp_save_SHIFT(rev)        0
#define ACPHY_hrp_save_restore2_hrp_save_MASK(rev)         (0x1 << ACPHY_hrp_save_restore2_hrp_save_SHIFT(rev))
#define ACPHY_hrp_save_restore2_hrp_restore_SHIFT(rev)     1
#define ACPHY_hrp_save_restore2_hrp_restore_MASK(rev)      (0x1 << ACPHY_hrp_save_restore2_hrp_restore_SHIFT(rev))
#define ACPHY_hrp_save_restore2_restore_timeout_SHIFT(rev) 2
#define ACPHY_hrp_save_restore2_restore_timeout_MASK(rev)  (0x1 << ACPHY_hrp_save_restore2_restore_timeout_SHIFT(rev))
#define ACPHY_hrp_save_restore2_save_timeout_SHIFT(rev)    3
#define ACPHY_hrp_save_restore2_save_timeout_MASK(rev)     (0x1 << ACPHY_hrp_save_restore2_save_timeout_SHIFT(rev))
#define ACPHY_hrp_save_restore2_flush_fcbsmem_SHIFT(rev)   4
#define ACPHY_hrp_save_restore2_flush_fcbsmem_MASK(rev)    (0x1 << ACPHY_hrp_save_restore2_flush_fcbsmem_SHIFT(rev))

/* Register ACPHY_hrp_restore_timeout2 */
#define ACPHY_hrp_restore_timeout2(rev)                           (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa22 : INVALID_ADDRESS))
#define ACPHY_hrp_restore_timeout2_restore_timeout_cnt_SHIFT(rev) 0
#define ACPHY_hrp_restore_timeout2_restore_timeout_cnt_MASK(rev)  (0xffff << ACPHY_hrp_restore_timeout2_restore_timeout_cnt_SHIFT(rev))

/* Register ACPHY_hrp_save_timeout2 */
#define ACPHY_hrp_save_timeout2(rev)                        (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa23 : INVALID_ADDRESS))
#define ACPHY_hrp_save_timeout2_save_timeout_cnt_SHIFT(rev) 0
#define ACPHY_hrp_save_timeout2_save_timeout_cnt_MASK(rev)  (0x3f << ACPHY_hrp_save_timeout2_save_timeout_cnt_SHIFT(rev))

/* Register ACPHY_skip_save_reg02 */
#define ACPHY_skip_save_reg02(rev)                      (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa24 : INVALID_ADDRESS))
#define ACPHY_skip_save_reg02_skip_save_reg0_SHIFT(rev) 0
#define ACPHY_skip_save_reg02_skip_save_reg0_MASK(rev)  (0x1fff << ACPHY_skip_save_reg02_skip_save_reg0_SHIFT(rev))

/* Register ACPHY_skip_save_reg12 */
#define ACPHY_skip_save_reg12(rev)                      (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa25 : INVALID_ADDRESS))
#define ACPHY_skip_save_reg12_skip_save_reg1_SHIFT(rev) 0
#define ACPHY_skip_save_reg12_skip_save_reg1_MASK(rev)  (0x1fff << ACPHY_skip_save_reg12_skip_save_reg1_SHIFT(rev))

/* Register ACPHY_skip_save_reg22 */
#define ACPHY_skip_save_reg22(rev)                      (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa26 : INVALID_ADDRESS))
#define ACPHY_skip_save_reg22_skip_save_reg2_SHIFT(rev) 0
#define ACPHY_skip_save_reg22_skip_save_reg2_MASK(rev)  (0x1fff << ACPHY_skip_save_reg22_skip_save_reg2_SHIFT(rev))

/* Register ACPHY_skip_save_reg32 */
#define ACPHY_skip_save_reg32(rev)                      (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xa27 : INVALID_ADDRESS))
#define ACPHY_skip_save_reg32_skip_save_reg3_SHIFT(rev) 0
#define ACPHY_skip_save_reg32_skip_save_reg3_MASK(rev)  (0x1fff << ACPHY_skip_save_reg32_skip_save_reg3_SHIFT(rev))

/* Register ACPHY_txpwr_offset_sel2 */
#define ACPHY_txpwr_offset_sel2(rev)                        (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xab9 : INVALID_ADDRESS))
#define ACPHY_txpwr_offset_sel2_txpwr_offset_sel_SHIFT(rev) 0
#define ACPHY_txpwr_offset_sel2_txpwr_offset_sel_MASK(rev)  (0x1 << ACPHY_txpwr_offset_sel2_txpwr_offset_sel_SHIFT(rev))

/* Register ACPHY_hrp_save_restore3 */
#define ACPHY_hrp_save_restore3(rev)                       (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc20 : INVALID_ADDRESS))
#define ACPHY_hrp_save_restore3_hrp_save_SHIFT(rev)        0
#define ACPHY_hrp_save_restore3_hrp_save_MASK(rev)         (0x1 << ACPHY_hrp_save_restore3_hrp_save_SHIFT(rev))
#define ACPHY_hrp_save_restore3_hrp_restore_SHIFT(rev)     1
#define ACPHY_hrp_save_restore3_hrp_restore_MASK(rev)      (0x1 << ACPHY_hrp_save_restore3_hrp_restore_SHIFT(rev))
#define ACPHY_hrp_save_restore3_restore_timeout_SHIFT(rev) 2
#define ACPHY_hrp_save_restore3_restore_timeout_MASK(rev)  (0x1 << ACPHY_hrp_save_restore3_restore_timeout_SHIFT(rev))
#define ACPHY_hrp_save_restore3_save_timeout_SHIFT(rev)    3
#define ACPHY_hrp_save_restore3_save_timeout_MASK(rev)     (0x1 << ACPHY_hrp_save_restore3_save_timeout_SHIFT(rev))
#define ACPHY_hrp_save_restore3_flush_fcbsmem_SHIFT(rev)   4
#define ACPHY_hrp_save_restore3_flush_fcbsmem_MASK(rev)    (0x1 << ACPHY_hrp_save_restore3_flush_fcbsmem_SHIFT(rev))

/* Register ACPHY_hrp_restore_timeout3 */
#define ACPHY_hrp_restore_timeout3(rev)                           (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc22 : INVALID_ADDRESS))
#define ACPHY_hrp_restore_timeout3_restore_timeout_cnt_SHIFT(rev) 0
#define ACPHY_hrp_restore_timeout3_restore_timeout_cnt_MASK(rev)  (0xffff << ACPHY_hrp_restore_timeout3_restore_timeout_cnt_SHIFT(rev))

/* Register ACPHY_hrp_save_timeout3 */
#define ACPHY_hrp_save_timeout3(rev)                        (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc23 : INVALID_ADDRESS))
#define ACPHY_hrp_save_timeout3_save_timeout_cnt_SHIFT(rev) 0
#define ACPHY_hrp_save_timeout3_save_timeout_cnt_MASK(rev)  (0x3f << ACPHY_hrp_save_timeout3_save_timeout_cnt_SHIFT(rev))

/* Register ACPHY_skip_save_reg03 */
#define ACPHY_skip_save_reg03(rev)                      (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc24 : INVALID_ADDRESS))
#define ACPHY_skip_save_reg03_skip_save_reg0_SHIFT(rev) 0
#define ACPHY_skip_save_reg03_skip_save_reg0_MASK(rev)  (0x1fff << ACPHY_skip_save_reg03_skip_save_reg0_SHIFT(rev))

/* Register ACPHY_skip_save_reg13 */
#define ACPHY_skip_save_reg13(rev)                      (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc25 : INVALID_ADDRESS))
#define ACPHY_skip_save_reg13_skip_save_reg1_SHIFT(rev) 0
#define ACPHY_skip_save_reg13_skip_save_reg1_MASK(rev)  (0x1fff << ACPHY_skip_save_reg13_skip_save_reg1_SHIFT(rev))

/* Register ACPHY_skip_save_reg23 */
#define ACPHY_skip_save_reg23(rev)                      (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc26 : INVALID_ADDRESS))
#define ACPHY_skip_save_reg23_skip_save_reg2_SHIFT(rev) 0
#define ACPHY_skip_save_reg23_skip_save_reg2_MASK(rev)  (0x1fff << ACPHY_skip_save_reg23_skip_save_reg2_SHIFT(rev))

/* Register ACPHY_skip_save_reg33 */
#define ACPHY_skip_save_reg33(rev)                      (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xc27 : INVALID_ADDRESS))
#define ACPHY_skip_save_reg33_skip_save_reg3_SHIFT(rev) 0
#define ACPHY_skip_save_reg33_skip_save_reg3_MASK(rev)  (0x1fff << ACPHY_skip_save_reg33_skip_save_reg3_SHIFT(rev))

/* Register ACPHY_txpwr_offset_sel3 */
#define ACPHY_txpwr_offset_sel3(rev)                        (ACREV_GE(rev,33) ? INVALID_ADDRESS : (ACREV_GE(rev,32) ? 0xcb9 : INVALID_ADDRESS))
#define ACPHY_txpwr_offset_sel3_txpwr_offset_sel_SHIFT(rev) 0
#define ACPHY_txpwr_offset_sel3_txpwr_offset_sel_MASK(rev)  (0x1 << ACPHY_txpwr_offset_sel3_txpwr_offset_sel_SHIFT(rev))

/* Register ACPHY_fineclockgatecontrol1 */
#define ACPHY_fineclockgatecontrol1(rev)                     (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x173 : INVALID_ADDRESS))
#define ACPHY_fineclockgatecontrol1_enLbDuringTx_SHIFT(rev)  0
#define ACPHY_fineclockgatecontrol1_enLbDuringTx_MASK(rev)   (0x1 << ACPHY_fineclockgatecontrol1_enLbDuringTx_SHIFT(rev))
#define ACPHY_fineclockgatecontrol1_enHlsPapdComp_SHIFT(rev) 1
#define ACPHY_fineclockgatecontrol1_enHlsPapdComp_MASK(rev)  (0x1 << ACPHY_fineclockgatecontrol1_enHlsPapdComp_SHIFT(rev))
#define ACPHY_fineclockgatecontrol1_enModPapdComp_SHIFT(rev) 2
#define ACPHY_fineclockgatecontrol1_enModPapdComp_MASK(rev)  (0x1 << ACPHY_fineclockgatecontrol1_enModPapdComp_SHIFT(rev))

/* Register ACPHY_RadarThresh0_1 */
#define ACPHY_RadarThresh0_1(rev)                   (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x269 : INVALID_ADDRESS))
#define ACPHY_RadarThresh0_1_radarThd0_1_SHIFT(rev) 0
#define ACPHY_RadarThresh0_1_radarThd0_1_MASK(rev)  (0x7ff << ACPHY_RadarThresh0_1_radarThd0_1_SHIFT(rev))

/* Register ACPHY_RadarThresh1_1 */
#define ACPHY_RadarThresh1_1(rev)                   (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x26a : INVALID_ADDRESS))
#define ACPHY_RadarThresh1_1_radarThd1_1_SHIFT(rev) 0
#define ACPHY_RadarThresh1_1_radarThd1_1_MASK(rev)  (0x7ff << ACPHY_RadarThresh1_1_radarThd1_1_SHIFT(rev))

/* Register ACPHY_RadarThresh0_2 */
#define ACPHY_RadarThresh0_2(rev)                   (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x26b : INVALID_ADDRESS))
#define ACPHY_RadarThresh0_2_radarThd0_2_SHIFT(rev) 0
#define ACPHY_RadarThresh0_2_radarThd0_2_MASK(rev)  (0x7ff << ACPHY_RadarThresh0_2_radarThd0_2_SHIFT(rev))

/* Register ACPHY_RadarThresh1_2 */
#define ACPHY_RadarThresh1_2(rev)                   (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x26c : INVALID_ADDRESS))
#define ACPHY_RadarThresh1_2_radarThd1_2_SHIFT(rev) 0
#define ACPHY_RadarThresh1_2_radarThd1_2_MASK(rev)  (0x7ff << ACPHY_RadarThresh1_2_radarThd1_2_SHIFT(rev))

/* Register ACPHY_DFS_Aux_chain */
#define ACPHY_DFS_Aux_chain(rev)                                (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x26d : INVALID_ADDRESS))
#define ACPHY_DFS_Aux_chain_dfs_mode_enable_SHIFT(rev)          0
#define ACPHY_DFS_Aux_chain_dfs_mode_enable_MASK(rev)           (0x1 << ACPHY_DFS_Aux_chain_dfs_mode_enable_SHIFT(rev))
#define ACPHY_DFS_Aux_chain_dfs_blank_during_tx_mask_SHIFT(rev) 1
#define ACPHY_DFS_Aux_chain_dfs_blank_during_tx_mask_MASK(rev)  (0x7 << ACPHY_DFS_Aux_chain_dfs_blank_during_tx_mask_SHIFT(rev))
#define ACPHY_DFS_Aux_chain_radar_blank_tx_SHIFT(rev)           4
#define ACPHY_DFS_Aux_chain_radar_blank_tx_MASK(rev)            (0x1 << ACPHY_DFS_Aux_chain_radar_blank_tx_SHIFT(rev))

/* Register ACPHY_hrp_radio_save_restore0 */
#define ACPHY_hrp_radio_save_restore0(rev)                       (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x618 : INVALID_ADDRESS))
#define ACPHY_hrp_radio_save_restore0_hrp_save_SHIFT(rev)        0
#define ACPHY_hrp_radio_save_restore0_hrp_save_MASK(rev)         (0x1 << ACPHY_hrp_radio_save_restore0_hrp_save_SHIFT(rev))
#define ACPHY_hrp_radio_save_restore0_hrp_restore_SHIFT(rev)     1
#define ACPHY_hrp_radio_save_restore0_hrp_restore_MASK(rev)      (0x1 << ACPHY_hrp_radio_save_restore0_hrp_restore_SHIFT(rev))
#define ACPHY_hrp_radio_save_restore0_restore_timeout_SHIFT(rev) 2
#define ACPHY_hrp_radio_save_restore0_restore_timeout_MASK(rev)  (0x1 << ACPHY_hrp_radio_save_restore0_restore_timeout_SHIFT(rev))
#define ACPHY_hrp_radio_save_restore0_save_timeout_SHIFT(rev)    3
#define ACPHY_hrp_radio_save_restore0_save_timeout_MASK(rev)     (0x1 << ACPHY_hrp_radio_save_restore0_save_timeout_SHIFT(rev))
#define ACPHY_hrp_radio_save_restore0_flush_fcbsmem_SHIFT(rev)   4
#define ACPHY_hrp_radio_save_restore0_flush_fcbsmem_MASK(rev)    (0x1 << ACPHY_hrp_radio_save_restore0_flush_fcbsmem_SHIFT(rev))
#define ACPHY_hrp_radio_save_restore0_channel_index_SHIFT(rev)   5
#define ACPHY_hrp_radio_save_restore0_channel_index_MASK(rev)    (0x3 << ACPHY_hrp_radio_save_restore0_channel_index_SHIFT(rev))

/* Register ACPHY_hrp_radio_save_status0 */
#define ACPHY_hrp_radio_save_status0(rev)                      (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x619 : INVALID_ADDRESS))
#define ACPHY_hrp_radio_save_status0_wr_ovfl_SHIFT(rev)        0
#define ACPHY_hrp_radio_save_status0_wr_ovfl_MASK(rev)         (0x1 << ACPHY_hrp_radio_save_status0_wr_ovfl_SHIFT(rev))
#define ACPHY_hrp_radio_save_status0_mem_inuse_SHIFT(rev)      1
#define ACPHY_hrp_radio_save_status0_mem_inuse_MASK(rev)       (0x1 << ACPHY_hrp_radio_save_status0_mem_inuse_SHIFT(rev))
#define ACPHY_hrp_radio_save_status0_restore_hung_SHIFT(rev)   2
#define ACPHY_hrp_radio_save_status0_restore_hung_MASK(rev)    (0x1 << ACPHY_hrp_radio_save_status0_restore_hung_SHIFT(rev))
#define ACPHY_hrp_radio_save_status0_hrp_sr_broken_SHIFT(rev)  3
#define ACPHY_hrp_radio_save_status0_hrp_sr_broken_MASK(rev)   (0x1 << ACPHY_hrp_radio_save_status0_hrp_sr_broken_SHIFT(rev))
#define ACPHY_hrp_radio_save_status0_mem_depth_used_SHIFT(rev) 4
#define ACPHY_hrp_radio_save_status0_mem_depth_used_MASK(rev)  (0x3f << ACPHY_hrp_radio_save_status0_mem_depth_used_SHIFT(rev))
#define ACPHY_hrp_radio_save_status0_hrp_sr_state_SHIFT(rev)   10
#define ACPHY_hrp_radio_save_status0_hrp_sr_state_MASK(rev)    (0xf << ACPHY_hrp_radio_save_status0_hrp_sr_state_SHIFT(rev))
#define ACPHY_hrp_radio_save_status0_radio_ovrwrite_SHIFT(rev) 14
#define ACPHY_hrp_radio_save_status0_radio_ovrwrite_MASK(rev)  (0x1 << ACPHY_hrp_radio_save_status0_radio_ovrwrite_SHIFT(rev))

/* Register ACPHY_hrp_radio_restore_timeout0 */
#define ACPHY_hrp_radio_restore_timeout0(rev)                           (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x61a : INVALID_ADDRESS))
#define ACPHY_hrp_radio_restore_timeout0_restore_timeout_cnt_SHIFT(rev) 0
#define ACPHY_hrp_radio_restore_timeout0_restore_timeout_cnt_MASK(rev)  (0xffff << ACPHY_hrp_radio_restore_timeout0_restore_timeout_cnt_SHIFT(rev))

/* Register ACPHY_hrp_radio_save_timeout0 */
#define ACPHY_hrp_radio_save_timeout0(rev)                        (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x61b : INVALID_ADDRESS))
#define ACPHY_hrp_radio_save_timeout0_save_timeout_cnt_SHIFT(rev) 0
#define ACPHY_hrp_radio_save_timeout0_save_timeout_cnt_MASK(rev)  (0x3f << ACPHY_hrp_radio_save_timeout0_save_timeout_cnt_SHIFT(rev))

/* Register ACPHY_hrp_save_status_table0 */
#define ACPHY_hrp_save_status_table0(rev)                     (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x61c : INVALID_ADDRESS))
#define ACPHY_hrp_save_status_table0_wr_ovfl_SHIFT(rev)       0
#define ACPHY_hrp_save_status_table0_wr_ovfl_MASK(rev)        (0x1 << ACPHY_hrp_save_status_table0_wr_ovfl_SHIFT(rev))
#define ACPHY_hrp_save_status_table0_restore_hung_SHIFT(rev)  2
#define ACPHY_hrp_save_status_table0_restore_hung_MASK(rev)   (0x1 << ACPHY_hrp_save_status_table0_restore_hung_SHIFT(rev))
#define ACPHY_hrp_save_status_table0_hrp_sr_broken_SHIFT(rev) 3
#define ACPHY_hrp_save_status_table0_hrp_sr_broken_MASK(rev)  (0x1 << ACPHY_hrp_save_status_table0_hrp_sr_broken_SHIFT(rev))

/* Register ACPHY_Core0InitGainCodeA_1 */
#define ACPHY_Core0InitGainCodeA_1(rev)                            (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x6ff : INVALID_ADDRESS))
#define ACPHY_Core0InitGainCodeA_1_initmixergainIndex_1_SHIFT(rev) 7
#define ACPHY_Core0InitGainCodeA_1_initmixergainIndex_1_MASK(rev)  (0xf << ACPHY_Core0InitGainCodeA_1_initmixergainIndex_1_SHIFT(rev))
#define ACPHY_Core0InitGainCodeA_1_initlna2Index_1_SHIFT(rev)      4
#define ACPHY_Core0InitGainCodeA_1_initlna2Index_1_MASK(rev)       (0x7 << ACPHY_Core0InitGainCodeA_1_initlna2Index_1_SHIFT(rev))
#define ACPHY_Core0InitGainCodeA_1_initLnaIndex_1_SHIFT(rev)       1
#define ACPHY_Core0InitGainCodeA_1_initLnaIndex_1_MASK(rev)        (0x7 << ACPHY_Core0InitGainCodeA_1_initLnaIndex_1_SHIFT(rev))
#define ACPHY_Core0InitGainCodeA_1_initExtLnaIndex_1_SHIFT(rev)    0
#define ACPHY_Core0InitGainCodeA_1_initExtLnaIndex_1_MASK(rev)     (0x1 << ACPHY_Core0InitGainCodeA_1_initExtLnaIndex_1_SHIFT(rev))

/* Register ACPHY_Core0InitGainCodeA_2 */
#define ACPHY_Core0InitGainCodeA_2(rev)                            (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x700 : INVALID_ADDRESS))
#define ACPHY_Core0InitGainCodeA_2_initmixergainIndex_2_SHIFT(rev) 7
#define ACPHY_Core0InitGainCodeA_2_initmixergainIndex_2_MASK(rev)  (0xf << ACPHY_Core0InitGainCodeA_2_initmixergainIndex_2_SHIFT(rev))
#define ACPHY_Core0InitGainCodeA_2_initlna2Index_2_SHIFT(rev)      4
#define ACPHY_Core0InitGainCodeA_2_initlna2Index_2_MASK(rev)       (0x7 << ACPHY_Core0InitGainCodeA_2_initlna2Index_2_SHIFT(rev))
#define ACPHY_Core0InitGainCodeA_2_initLnaIndex_2_SHIFT(rev)       1
#define ACPHY_Core0InitGainCodeA_2_initLnaIndex_2_MASK(rev)        (0x7 << ACPHY_Core0InitGainCodeA_2_initLnaIndex_2_SHIFT(rev))
#define ACPHY_Core0InitGainCodeA_2_initExtLnaIndex_2_SHIFT(rev)    0
#define ACPHY_Core0InitGainCodeA_2_initExtLnaIndex_2_MASK(rev)     (0x1 << ACPHY_Core0InitGainCodeA_2_initExtLnaIndex_2_SHIFT(rev))

/* Register ACPHY_Core0InitGainCodeB_1 */
#define ACPHY_Core0InitGainCodeB_1(rev)                          (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x701 : INVALID_ADDRESS))
#define ACPHY_Core0InitGainCodeB_1_initvgagainIndex_1_SHIFT(rev) 12
#define ACPHY_Core0InitGainCodeB_1_initvgagainIndex_1_MASK(rev)  (0xf << ACPHY_Core0InitGainCodeB_1_initvgagainIndex_1_SHIFT(rev))
#define ACPHY_Core0InitGainCodeB_1_InitBiQ1Index_1_SHIFT(rev)    8
#define ACPHY_Core0InitGainCodeB_1_InitBiQ1Index_1_MASK(rev)     (0x7 << ACPHY_Core0InitGainCodeB_1_InitBiQ1Index_1_SHIFT(rev))
#define ACPHY_Core0InitGainCodeB_1_InitBiQ0Index_1_SHIFT(rev)    4
#define ACPHY_Core0InitGainCodeB_1_InitBiQ0Index_1_MASK(rev)     (0x7 << ACPHY_Core0InitGainCodeB_1_InitBiQ0Index_1_SHIFT(rev))
#define ACPHY_Core0InitGainCodeB_1_InitHiTrTxIndex_1_SHIFT(rev)  3
#define ACPHY_Core0InitGainCodeB_1_InitHiTrTxIndex_1_MASK(rev)   (0x1 << ACPHY_Core0InitGainCodeB_1_InitHiTrTxIndex_1_SHIFT(rev))
#define ACPHY_Core0InitGainCodeB_1_InitHiTrRxIndex_1_SHIFT(rev)  2
#define ACPHY_Core0InitGainCodeB_1_InitHiTrRxIndex_1_MASK(rev)   (0x1 << ACPHY_Core0InitGainCodeB_1_InitHiTrRxIndex_1_SHIFT(rev))
#define ACPHY_Core0InitGainCodeB_1_InitHiLna1Byp_1_SHIFT(rev)    1
#define ACPHY_Core0InitGainCodeB_1_InitHiLna1Byp_1_MASK(rev)     (0x1 << ACPHY_Core0InitGainCodeB_1_InitHiLna1Byp_1_SHIFT(rev))

/* Register ACPHY_Core0InitGainCodeB_2 */
#define ACPHY_Core0InitGainCodeB_2(rev)                          (ACREV_GE(rev,32) ? INVALID_ADDRESS : (ACREV_GE(rev,27) ? 0x702 : INVALID_ADDRESS))
#define ACPHY_Core0InitGainCodeB_2_initvgagainIndex_2_SHIFT(rev) 12
#define ACPHY_Core0InitGainCodeB_2_initvgagainIndex_2_MASK(rev)  (0xf << ACPHY_Core0InitGainCodeB_2_initvgagainIndex_2_SHIFT(rev))
#define ACPHY_Core0InitGainCodeB_2_InitBiQ1Index_2_SHIFT(rev)    8
#define ACPHY_Core0InitGainCodeB_2_InitBiQ1Index_2_MASK(rev)     (0x7 << ACPHY_Core0InitGainCodeB_2_InitBiQ1Index_2_SHIFT(rev))
#define ACPHY_Core0InitGainCodeB_2_InitBiQ0Index_2_SHIFT(rev)    4
#define ACPHY_Core0InitGainCodeB_2_InitBiQ0Index_2_MASK(rev)     (0x7 << ACPHY_Core0InitGainCodeB_2_InitBiQ0Index_2_SHIFT(rev))
#define ACPHY_Core0InitGainCodeB_2_InitHiTrTxIndex_2_SHIFT(rev)  3
#define ACPHY_Core0InitGainCodeB_2_InitHiTrTxIndex_2_MASK(rev)   (0x1 << ACPHY_Core0InitGainCodeB_2_InitHiTrTxIndex_2_SHIFT(rev))
#define ACPHY_Core0InitGainCodeB_2_InitHiTrRxIndex_2_SHIFT(rev)  2
#define ACPHY_Core0InitGainCodeB_2_InitHiTrRxIndex_2_MASK(rev)   (0x1 << ACPHY_Core0InitGainCodeB_2_InitHiTrRxIndex_2_SHIFT(rev))
#define ACPHY_Core0InitGainCodeB_2_InitHiLna1Byp_2_SHIFT(rev)    1
#define ACPHY_Core0InitGainCodeB_2_InitHiLna1Byp_2_MASK(rev)     (0x1 << ACPHY_Core0InitGainCodeB_2_InitHiLna1Byp_2_SHIFT(rev))

#endif /* WLC_PHYREG_AC_H_ */
