{"vcs1":{"timestamp_begin":1747303239.266477964, "rt":9.08, "ut":9.30, "st":0.66}}
{"vcselab":{"timestamp_begin":1747303248.428283692, "rt":0.38, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1747303248.867695406, "rt":0.44, "ut":0.19, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747303238.503854514}
{"VCS_COMP_START_TIME": 1747303238.503854514}
{"VCS_COMP_END_TIME": 1747303249.444917480}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 483928}}
{"vcselab": {"peak_mem": 183888}}
