$comment
	File created using the following command:
		vcd file Lab2.msim.vcd -direction
$end
$date
	Fri Oct 28 16:34:42 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module datapath_vlg_vec_tst $end
$var reg 1 ! g_clk $end
$var reg 1 " globalRes $end
$var reg 4 # operandA [3:0] $end
$var reg 4 $ operandB [3:0] $end
$var reg 1 % sel0 $end
$var reg 1 & sel1 $end
$var wire 1 ' carryOut $end
$var wire 1 ( MuxOut [7] $end
$var wire 1 ) MuxOut [6] $end
$var wire 1 * MuxOut [5] $end
$var wire 1 + MuxOut [4] $end
$var wire 1 , MuxOut [3] $end
$var wire 1 - MuxOut [2] $end
$var wire 1 . MuxOut [1] $end
$var wire 1 / MuxOut [0] $end
$var wire 1 0 overflowOut $end
$var wire 1 1 zeroOut $end
$var wire 1 2 sampler $end
$scope module i1 $end
$var wire 1 3 gnd $end
$var wire 1 4 vcc $end
$var wire 1 5 unknown $end
$var tri1 1 6 devclrn $end
$var tri1 1 7 devpor $end
$var tri1 1 8 devoe $end
$var wire 1 9 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 : g_clk~input_o $end
$var wire 1 ; g_clk~inputCLKENA0_outclk $end
$var wire 1 < operandA[0]~input_o $end
$var wire 1 = sel1~input_o $end
$var wire 1 > operandB[0]~input_o $end
$var wire 1 ? sel0~input_o $end
$var wire 1 @ operandB[1]~input_o $end
$var wire 1 A operandB[2]~input_o $end
$var wire 1 B operandB[3]~input_o $end
$var wire 1 C myDiv|input2|mux|y[2]~2_combout $end
$var wire 1 D myDiv|input2|mux|y[1]~1_combout $end
$var wire 1 E operandA[1]~input_o $end
$var wire 1 F operandA[2]~input_o $end
$var wire 1 G operandA[3]~input_o $end
$var wire 1 H myDiv|FS1|Bout~0_combout $end
$var wire 1 I myDiv|ORout[0]~0_combout $end
$var wire 1 J myDiv|input1|mux|y[2]~0_combout $end
$var wire 1 K myDiv|FS0|D~0_combout $end
$var wire 1 L myDiv|FS7|Bout~2_combout $end
$var wire 1 M myDiv|FS1|D~0_combout $end
$var wire 1 N myDiv|input2|mux|y~0_combout $end
$var wire 1 O myDiv|input1|mux|y[1]~1_combout $end
$var wire 1 P myDiv|FS3|Bout~0_combout $end
$var wire 1 Q myDiv|ORout[1]~1_combout $end
$var wire 1 R myDiv|FS7|Bout~3_combout $end
$var wire 1 S myDiv|FS7|Bout~4_combout $end
$var wire 1 T myDiv|FS7|Bout~5_combout $end
$var wire 1 U myDiv|FS2|Bout~0_combout $end
$var wire 1 V myDiv|FS7|Bout~6_combout $end
$var wire 1 W myDiv|FS7|Bout~7_combout $end
$var wire 1 X myDiv|ANDout[5]~0_combout $end
$var wire 1 Y myDiv|FS7|Bout~0_combout $end
$var wire 1 Z myDiv|FS7|Bout~1_combout $end
$var wire 1 [ myDiv|FS8|Bout~0_combout $end
$var wire 1 \ myDiv|ANDout[5]~1_combout $end
$var wire 1 ] outputMux|twoIN2|y[0]~0_combout $end
$var wire 1 ^ globalRes~input_o $end
$var wire 1 _ Display|bit0|int_q~q $end
$var wire 1 ` outputMux|twoIN2|y[1]~23_combout $end
$var wire 1 a outputMux|twoIN2|y[1]~19_combout $end
$var wire 1 b myMulti|convertBack~combout $end
$var wire 1 c myDiv|ANDout[4]~2_combout $end
$var wire 1 d outputMux|twoIN2|y[1]~1_combout $end
$var wire 1 e Display|bit1|int_q~q $end
$var wire 1 f outputMux|twoIN2|y[1]~2_combout $end
$var wire 1 g myMulti|HA3|sum~combout $end
$var wire 1 h outputMux|twoIN2|y[0]~3_combout $end
$var wire 1 i myMulti|eightAdder|bit1|int_CarryOut3~combout $end
$var wire 1 j outputMux|twoIN2|y[2]~4_combout $end
$var wire 1 k addSub|bit1|o_CarryOut~combout $end
$var wire 1 l outputMux|twoIN2|y[2]~15_combout $end
$var wire 1 m outputMux|twoIN2|y[2]~5_combout $end
$var wire 1 n Display|bit2|int_q~q $end
$var wire 1 o myMulti|eightAdder|bit2|int_CarryOut3~combout $end
$var wire 1 p addSub|bit2|o_CarryOut~combout $end
$var wire 1 q outputMux|twoIN2|y[3]~6_combout $end
$var wire 1 r myMulti|FA2|o_Sum~combout $end
$var wire 1 s myMulti|HA3|carryout~combout $end
$var wire 1 t myMulti|HA4|sum~combout $end
$var wire 1 u outputMux|twoIN2|y[3]~7_combout $end
$var wire 1 v outputMux|twoIN2|y[3]~8_combout $end
$var wire 1 w Display|bit3|int_q~q $end
$var wire 1 x myMulti|eightAdder|bit3|int_CarryOut3~combout $end
$var wire 1 y outputMux|twoIN2|y[4]~9_combout $end
$var wire 1 z myMulti|HA2|sum~0_combout $end
$var wire 1 { myMulti|FA6|int_CarryOut1~combout $end
$var wire 1 | outputMux|twoIN2|y[4]~10_combout $end
$var wire 1 } Display|bit4|int_q~q $end
$var wire 1 ~ myMulti|FA4|o_Sum~combout $end
$var wire 1 !! myMulti|HA4|carryout~combout $end
$var wire 1 "! myMulti|FA5|o_Sum~combout $end
$var wire 1 #! myMulti|FA7|o_Sum~combout $end
$var wire 1 $! myMulti|eightAdder|bit4|int_CarryOut3~combout $end
$var wire 1 %! outputMux|twoIN2|y[5]~11_combout $end
$var wire 1 &! Display|bit5|int_q~q $end
$var wire 1 '! myMulti|FA8|int_CarryOut1~combout $end
$var wire 1 (! myMulti|eightAdder|bit5|int_CarryOut3~combout $end
$var wire 1 )! outputMux|twoIN2|y[6]~12_combout $end
$var wire 1 *! Display|bit6|int_q~q $end
$var wire 1 +! outputMux|twoIN2|y[7]~13_combout $end
$var wire 1 ,! outputMux|twoIN2|y[7]~14_combout $end
$var wire 1 -! Display|bit7|int_q~q $end
$var wire 1 .! zeroOut~0_combout $end
$var wire 1 /! zeroOut~1_combout $end
$var wire 1 0! addSub|overflow~combout $end
$var wire 1 1! carryOut~0_combout $end
$var wire 1 2! myMulti|AB3 [3] $end
$var wire 1 3! myMulti|AB3 [2] $end
$var wire 1 4! myMulti|AB3 [1] $end
$var wire 1 5! myMulti|AB3 [0] $end
$var wire 1 6! myDiv|ANDout [5] $end
$var wire 1 7! myDiv|ANDout [4] $end
$var wire 1 8! myDiv|ANDout [3] $end
$var wire 1 9! myDiv|ANDout [2] $end
$var wire 1 :! myDiv|ANDout [1] $end
$var wire 1 ;! myDiv|ANDout [0] $end
$var wire 1 <! myMulti|AB2 [3] $end
$var wire 1 =! myMulti|AB2 [2] $end
$var wire 1 >! myMulti|AB2 [1] $end
$var wire 1 ?! myMulti|AB2 [0] $end
$var wire 1 @! addSub|XORout [3] $end
$var wire 1 A! addSub|XORout [2] $end
$var wire 1 B! addSub|XORout [1] $end
$var wire 1 C! addSub|XORout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
b111 #
b11 $
1%
1&
1'
0/
0.
0-
0,
0+
0*
0)
0(
00
11
x2
03
14
x5
16
17
18
09
0:
0;
1<
1=
1>
1?
1@
0A
0B
0C
1D
1E
1F
0G
0H
1I
1J
1K
0L
0M
0N
1O
0P
1Q
0R
1S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
1c
0d
0e
0f
1g
0h
1i
0j
1k
1l
1m
0n
0o
1p
0q
0r
0s
0t
1u
0v
0w
0x
0y
1z
1{
0|
0}
1~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
1.!
0/!
00!
11!
05!
04!
03!
02!
z;!
z:!
z9!
08!
z7!
z6!
z?!
0>!
0=!
0<!
zC!
zB!
1A!
1@!
$end
#1000
1!
1:
1;
02
1n
0.!
1-
1/!
01
#2000
b11 #
b1 #
b0 #
0!
0<
0E
0F
0:
0;
12
0J
0O
1R
1U
1Y
1]
0g
0k
0z
0l
0K
1P
1o
0S
1T
0i
1l
0p
0{
0~
0m
01!
1L
1V
1W
0Q
0c
1x
1\
1m
1q
1y
0'
1S
0\
1|
1$!
1(!
0u
1%!
1)!
1,!
1v
#3000
1!
1:
1;
02
1-!
1*!
1&!
1}
1w
1_
1(
1)
1*
1+
1,
1/
#4000
0%
0&
b111 $
0!
0?
0=
1A
0:
0;
12
0]
1h
0l
0q
0@!
0y
1C
0I
1u
0|
0%!
0)!
0m
0,!
0L
1Z
0v
#5000
1!
1:
1;
02
0-!
0*!
0&!
0}
0w
0n
0_
1.!
0(
0)
0*
0+
0,
0-
0/
0/!
11
#6000
0!
0:
0;
12
#7000
1!
1:
1;
02
#8000
b101 $
b100 $
b0 $
0!
0>
0@
0A
0:
0;
12
0C
0D
1I
0R
0S
0U
1X
0A!
0T
0V
0Z
0P
0W
1Q
#9000
1!
1:
1;
02
#10000
0!
0:
0;
12
#11000
1!
1:
1;
02
#12000
0!
0:
0;
12
#13000
1!
1:
1;
02
#14000
0!
0:
0;
12
#15000
1!
1:
1;
02
#16000
0!
0:
0;
12
#17000
1!
1:
1;
02
#18000
0!
0:
0;
12
#19000
1!
1:
1;
02
#20000
