import "primitives/core.futil";
import "primitives/memories/comb.futil";
import "primitives/binary_operators.futil";
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    m = std_mult_pipe(32);
    a0 = std_add(32);
    a1 = std_add(32);
    @external out = comb_mem_d1(32, 1, 1);
  }
  wires {
    group save_out {
      out.addr0 = 1'd0;
      out.write_data = m.out;
      out.write_en = 1'd1;
      save_out[done] = out.done;
    }
    group save_outUG {
      out.addr0 = 1'd0;
      out.write_data = m.out;
      out.write_en = 1'd1;
      save_outUG[done] = out.done;
    }
    comb group do_adds {
      a0.left = 32'd1;
      a0.right = 32'd2;
      a1.left = 32'd3;
      a1.right = 32'd4;
    }
    comb group invoke_m_do_adds0UG {
      a0.left = 32'd1;
      a0.right = 32'd2;
      a1.left = 32'd3;
      a1.right = 32'd4;
    }
  }
  control {
    seq {
      invoke m(
        left = a0.out,
        right = a1.out
      )() with invoke_m_do_adds0UG;
      save_outUG;
    }
  }
}
