Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Jul  2 08:29:37 2024
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.102        0.000                      0                   18        0.167        0.000                      0                   18        4.500        0.000                       0                    15  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.102        0.000                      0                   18        0.167        0.000                      0                   18        4.500        0.000                       0                    15  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.102ns  (required time - arrival time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/an_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.766ns (29.094%)  route 1.867ns (70.906%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.624     5.145    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  nolabel_line49/nolabel_line35/cnt_reg[3]/Q
                         net (fo=4, routed)           0.805     6.468    nolabel_line49/nolabel_line35/cnt_reg[3]
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.124     6.592 f  nolabel_line49/nolabel_line35/an[3]_i_2/O
                         net (fo=5, routed)           0.450     7.042    nolabel_line49/nolabel_line35/an[3]_i_2_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.166 r  nolabel_line49/nolabel_line35/an[3]_i_1/O
                         net (fo=4, routed)           0.612     7.778    nolabel_line49/en_shift
    SLICE_X65Y27         FDCE                                         r  nolabel_line49/an_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.505    14.846    nolabel_line49/CLK
    SLICE_X65Y27         FDCE                                         r  nolabel_line49/an_reg[0]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y27         FDCE (Setup_fdce_C_CE)      -0.205    14.880    nolabel_line49/an_reg[0]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -7.778    
  -------------------------------------------------------------------
                         slack                                  7.102    

Slack (MET) :             7.102ns  (required time - arrival time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/an_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.766ns (29.094%)  route 1.867ns (70.906%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.624     5.145    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  nolabel_line49/nolabel_line35/cnt_reg[3]/Q
                         net (fo=4, routed)           0.805     6.468    nolabel_line49/nolabel_line35/cnt_reg[3]
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.124     6.592 f  nolabel_line49/nolabel_line35/an[3]_i_2/O
                         net (fo=5, routed)           0.450     7.042    nolabel_line49/nolabel_line35/an[3]_i_2_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.166 r  nolabel_line49/nolabel_line35/an[3]_i_1/O
                         net (fo=4, routed)           0.612     7.778    nolabel_line49/en_shift
    SLICE_X65Y27         FDPE                                         r  nolabel_line49/an_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.505    14.846    nolabel_line49/CLK
    SLICE_X65Y27         FDPE                                         r  nolabel_line49/an_reg[1]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y27         FDPE (Setup_fdpe_C_CE)      -0.205    14.880    nolabel_line49/an_reg[1]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -7.778    
  -------------------------------------------------------------------
                         slack                                  7.102    

Slack (MET) :             7.102ns  (required time - arrival time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/an_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.766ns (29.094%)  route 1.867ns (70.906%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.624     5.145    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  nolabel_line49/nolabel_line35/cnt_reg[3]/Q
                         net (fo=4, routed)           0.805     6.468    nolabel_line49/nolabel_line35/cnt_reg[3]
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.124     6.592 f  nolabel_line49/nolabel_line35/an[3]_i_2/O
                         net (fo=5, routed)           0.450     7.042    nolabel_line49/nolabel_line35/an[3]_i_2_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.166 r  nolabel_line49/nolabel_line35/an[3]_i_1/O
                         net (fo=4, routed)           0.612     7.778    nolabel_line49/en_shift
    SLICE_X65Y27         FDPE                                         r  nolabel_line49/an_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.505    14.846    nolabel_line49/CLK
    SLICE_X65Y27         FDPE                                         r  nolabel_line49/an_reg[2]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y27         FDPE (Setup_fdpe_C_CE)      -0.205    14.880    nolabel_line49/an_reg[2]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -7.778    
  -------------------------------------------------------------------
                         slack                                  7.102    

Slack (MET) :             7.102ns  (required time - arrival time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/an_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.766ns (29.094%)  route 1.867ns (70.906%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.624     5.145    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  nolabel_line49/nolabel_line35/cnt_reg[3]/Q
                         net (fo=4, routed)           0.805     6.468    nolabel_line49/nolabel_line35/cnt_reg[3]
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.124     6.592 f  nolabel_line49/nolabel_line35/an[3]_i_2/O
                         net (fo=5, routed)           0.450     7.042    nolabel_line49/nolabel_line35/an[3]_i_2_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.166 r  nolabel_line49/nolabel_line35/an[3]_i_1/O
                         net (fo=4, routed)           0.612     7.778    nolabel_line49/en_shift
    SLICE_X65Y27         FDPE                                         r  nolabel_line49/an_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.505    14.846    nolabel_line49/CLK
    SLICE_X65Y27         FDPE                                         r  nolabel_line49/an_reg[3]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y27         FDPE (Setup_fdpe_C_CE)      -0.205    14.880    nolabel_line49/an_reg[3]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -7.778    
  -------------------------------------------------------------------
                         slack                                  7.102    

Slack (MET) :             7.598ns  (required time - arrival time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 0.766ns (31.665%)  route 1.653ns (68.335%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.624     5.145    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     5.663 f  nolabel_line49/nolabel_line35/cnt_reg[3]/Q
                         net (fo=4, routed)           0.805     6.468    nolabel_line49/nolabel_line35/cnt_reg[3]
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.124     6.592 r  nolabel_line49/nolabel_line35/an[3]_i_2/O
                         net (fo=5, routed)           0.848     7.440    nolabel_line49/nolabel_line35/an[3]_i_2_n_0
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.124     7.564 r  nolabel_line49/nolabel_line35/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     7.564    nolabel_line49/nolabel_line35/p_0_in[6]
    SLICE_X64Y27         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.505    14.846    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y27         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[6]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y27         FDCE (Setup_fdce_C_D)        0.077    15.162    nolabel_line49/nolabel_line35/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -7.564    
  -------------------------------------------------------------------
                         slack                                  7.598    

Slack (MET) :             7.612ns  (required time - arrival time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 0.766ns (31.797%)  route 1.643ns (68.203%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.624     5.145    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     5.663 f  nolabel_line49/nolabel_line35/cnt_reg[3]/Q
                         net (fo=4, routed)           0.805     6.468    nolabel_line49/nolabel_line35/cnt_reg[3]
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.124     6.592 r  nolabel_line49/nolabel_line35/an[3]_i_2/O
                         net (fo=5, routed)           0.838     7.430    nolabel_line49/nolabel_line35/an[3]_i_2_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I1_O)        0.124     7.554 r  nolabel_line49/nolabel_line35/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     7.554    nolabel_line49/nolabel_line35/p_0_in[8]
    SLICE_X64Y27         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.505    14.846    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y27         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[8]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y27         FDCE (Setup_fdce_C_D)        0.081    15.166    nolabel_line49/nolabel_line35/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -7.554    
  -------------------------------------------------------------------
                         slack                                  7.612    

Slack (MET) :             7.613ns  (required time - arrival time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.792ns (32.392%)  route 1.653ns (67.608%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.624     5.145    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     5.663 f  nolabel_line49/nolabel_line35/cnt_reg[3]/Q
                         net (fo=4, routed)           0.805     6.468    nolabel_line49/nolabel_line35/cnt_reg[3]
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.124     6.592 r  nolabel_line49/nolabel_line35/an[3]_i_2/O
                         net (fo=5, routed)           0.848     7.440    nolabel_line49/nolabel_line35/an[3]_i_2_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I1_O)        0.150     7.590 r  nolabel_line49/nolabel_line35/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     7.590    nolabel_line49/nolabel_line35/p_0_in[7]
    SLICE_X64Y27         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.505    14.846    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y27         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[7]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y27         FDCE (Setup_fdce_C_D)        0.118    15.203    nolabel_line49/nolabel_line35/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  7.613    

Slack (MET) :             7.621ns  (required time - arrival time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.794ns (32.580%)  route 1.643ns (67.420%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.624     5.145    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     5.663 f  nolabel_line49/nolabel_line35/cnt_reg[3]/Q
                         net (fo=4, routed)           0.805     6.468    nolabel_line49/nolabel_line35/cnt_reg[3]
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.124     6.592 r  nolabel_line49/nolabel_line35/an[3]_i_2/O
                         net (fo=5, routed)           0.838     7.430    nolabel_line49/nolabel_line35/an[3]_i_2_n_0
    SLICE_X64Y27         LUT5 (Prop_lut5_I2_O)        0.152     7.582 r  nolabel_line49/nolabel_line35/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     7.582    nolabel_line49/nolabel_line35/p_0_in[9]
    SLICE_X64Y27         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.505    14.846    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y27         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[9]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y27         FDCE (Setup_fdce_C_D)        0.118    15.203    nolabel_line49/nolabel_line35/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  7.621    

Slack (MET) :             8.253ns  (required time - arrival time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.773ns (43.133%)  route 1.019ns (56.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.624     5.145    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.478     5.623 r  nolabel_line49/nolabel_line35/cnt_reg[4]/Q
                         net (fo=3, routed)           1.019     6.642    nolabel_line49/nolabel_line35/cnt_reg[4]
    SLICE_X64Y28         LUT6 (Prop_lut6_I0_O)        0.295     6.937 r  nolabel_line49/nolabel_line35/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     6.937    nolabel_line49/nolabel_line35/p_0_in[5]
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.507    14.848    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[5]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X64Y28         FDCE (Setup_fdce_C_D)        0.081    15.191    nolabel_line49/nolabel_line35/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -6.937    
  -------------------------------------------------------------------
                         slack                                  8.253    

Slack (MET) :             8.264ns  (required time - arrival time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.797ns (43.836%)  route 1.021ns (56.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.624     5.145    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.478     5.623 r  nolabel_line49/nolabel_line35/cnt_reg[4]/Q
                         net (fo=3, routed)           1.021     6.644    nolabel_line49/nolabel_line35/cnt_reg[4]
    SLICE_X64Y28         LUT5 (Prop_lut5_I4_O)        0.319     6.963 r  nolabel_line49/nolabel_line35/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     6.963    nolabel_line49/nolabel_line35/p_0_in[4]
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.507    14.848    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[4]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X64Y28         FDCE (Setup_fdce_C_D)        0.118    15.228    nolabel_line49/nolabel_line35/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                  8.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.868%)  route 0.122ns (39.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.585     1.468    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  nolabel_line49/nolabel_line35/cnt_reg[1]/Q
                         net (fo=6, routed)           0.122     1.731    nolabel_line49/nolabel_line35/cnt_reg[1]
    SLICE_X64Y28         LUT5 (Prop_lut5_I1_O)        0.048     1.779 r  nolabel_line49/nolabel_line35/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.779    nolabel_line49/nolabel_line35/p_0_in[4]
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.854     1.981    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[4]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X64Y28         FDCE (Hold_fdce_C_D)         0.131     1.612    nolabel_line49/nolabel_line35/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.585     1.468    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  nolabel_line49/nolabel_line35/cnt_reg[1]/Q
                         net (fo=6, routed)           0.122     1.731    nolabel_line49/nolabel_line35/cnt_reg[1]
    SLICE_X64Y28         LUT4 (Prop_lut4_I2_O)        0.045     1.776 r  nolabel_line49/nolabel_line35/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.776    nolabel_line49/nolabel_line35/p_0_in[3]
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.854     1.981    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[3]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X64Y28         FDCE (Hold_fdce_C_D)         0.120     1.601    nolabel_line49/nolabel_line35/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.709%)  route 0.126ns (40.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.585     1.468    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  nolabel_line49/nolabel_line35/cnt_reg[1]/Q
                         net (fo=6, routed)           0.126     1.735    nolabel_line49/nolabel_line35/cnt_reg[1]
    SLICE_X64Y28         LUT6 (Prop_lut6_I3_O)        0.045     1.780 r  nolabel_line49/nolabel_line35/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.780    nolabel_line49/nolabel_line35/p_0_in[5]
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.854     1.981    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[5]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X64Y28         FDCE (Hold_fdce_C_D)         0.121     1.602    nolabel_line49/nolabel_line35/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.585     1.468    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y27         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  nolabel_line49/nolabel_line35/cnt_reg[6]/Q
                         net (fo=5, routed)           0.175     1.807    nolabel_line49/nolabel_line35/cnt_reg[6]
    SLICE_X64Y27         LUT5 (Prop_lut5_I1_O)        0.043     1.850 r  nolabel_line49/nolabel_line35/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.850    nolabel_line49/nolabel_line35/p_0_in[9]
    SLICE_X64Y27         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.853     1.980    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y27         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[9]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDCE (Hold_fdce_C_D)         0.131     1.599    nolabel_line49/nolabel_line35/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.585     1.468    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y27         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  nolabel_line49/nolabel_line35/cnt_reg[6]/Q
                         net (fo=5, routed)           0.175     1.807    nolabel_line49/nolabel_line35/cnt_reg[6]
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.045     1.852 r  nolabel_line49/nolabel_line35/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.852    nolabel_line49/nolabel_line35/p_0_in[8]
    SLICE_X64Y27         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.853     1.980    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y27         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[8]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDCE (Hold_fdce_C_D)         0.121     1.589    nolabel_line49/nolabel_line35/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 nolabel_line49/an_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/an_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.315%)  route 0.200ns (58.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.585     1.468    nolabel_line49/CLK
    SLICE_X65Y27         FDPE                                         r  nolabel_line49/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  nolabel_line49/an_reg[3]/Q
                         net (fo=4, routed)           0.200     1.809    nolabel_line49/Q[3]
    SLICE_X65Y27         FDCE                                         r  nolabel_line49/an_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.853     1.980    nolabel_line49/CLK
    SLICE_X65Y27         FDCE                                         r  nolabel_line49/an_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDCE (Hold_fdce_C_D)         0.070     1.538    nolabel_line49/an_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.230ns (59.010%)  route 0.160ns (40.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.585     1.468    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  nolabel_line49/nolabel_line35/cnt_reg[2]/Q
                         net (fo=5, routed)           0.160     1.756    nolabel_line49/nolabel_line35/cnt_reg[2]
    SLICE_X65Y28         LUT3 (Prop_lut3_I2_O)        0.102     1.858 r  nolabel_line49/nolabel_line35/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.858    nolabel_line49/nolabel_line35/p_0_in[2]
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.854     1.981    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[2]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y28         FDCE (Hold_fdce_C_D)         0.107     1.575    nolabel_line49/nolabel_line35/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.249ns (59.298%)  route 0.171ns (40.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.585     1.468    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y27         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.148     1.616 r  nolabel_line49/nolabel_line35/cnt_reg[7]/Q
                         net (fo=4, routed)           0.171     1.787    nolabel_line49/nolabel_line35/cnt_reg[7]
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.101     1.888 r  nolabel_line49/nolabel_line35/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.888    nolabel_line49/nolabel_line35/p_0_in[7]
    SLICE_X64Y27         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.853     1.980    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y27         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[7]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDCE (Hold_fdce_C_D)         0.131     1.599    nolabel_line49/nolabel_line35/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 nolabel_line49/an_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/an_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.467%)  route 0.235ns (62.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.585     1.468    nolabel_line49/CLK
    SLICE_X65Y27         FDCE                                         r  nolabel_line49/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  nolabel_line49/an_reg[0]/Q
                         net (fo=4, routed)           0.235     1.844    nolabel_line49/Q[0]
    SLICE_X65Y27         FDPE                                         r  nolabel_line49/an_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.853     1.980    nolabel_line49/CLK
    SLICE_X65Y27         FDPE                                         r  nolabel_line49/an_reg[1]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDPE (Hold_fdpe_C_D)         0.066     1.534    nolabel_line49/an_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 nolabel_line49/nolabel_line35/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.377%)  route 0.264ns (58.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.585     1.468    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  nolabel_line49/nolabel_line35/cnt_reg[0]/Q
                         net (fo=7, routed)           0.264     1.873    nolabel_line49/nolabel_line35/cnt_reg[0]
    SLICE_X65Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.918 r  nolabel_line49/nolabel_line35/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.918    nolabel_line49/nolabel_line35/p_0_in[0]
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.854     1.981    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y28         FDCE (Hold_fdce_C_D)         0.092     1.560    nolabel_line49/nolabel_line35/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.358    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   nolabel_line49/an_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   nolabel_line49/an_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   nolabel_line49/an_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   nolabel_line49/an_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y28   nolabel_line49/nolabel_line35/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y28   nolabel_line49/nolabel_line35/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y28   nolabel_line49/nolabel_line35/cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   nolabel_line49/nolabel_line35/cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   nolabel_line49/nolabel_line35/cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   nolabel_line49/an_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   nolabel_line49/an_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   nolabel_line49/an_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   nolabel_line49/an_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   nolabel_line49/an_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   nolabel_line49/an_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   nolabel_line49/an_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   nolabel_line49/an_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   nolabel_line49/nolabel_line35/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   nolabel_line49/nolabel_line35/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   nolabel_line49/an_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   nolabel_line49/an_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   nolabel_line49/an_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   nolabel_line49/an_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   nolabel_line49/an_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   nolabel_line49/an_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   nolabel_line49/an_reg[3]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   nolabel_line49/an_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   nolabel_line49/nolabel_line35/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   nolabel_line49/nolabel_line35/cnt_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.777ns  (logic 5.914ns (42.929%)  route 7.863ns (57.071%))
  Logic Levels:           6  (IBUF=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           3.654     5.107    nolabel_line49/sw_IBUF[0]
    SLICE_X64Y30         LUT5 (Prop_lut5_I3_O)        0.148     5.255 r  nolabel_line49/led_OBUF[4]_inst_i_2/O
                         net (fo=5, routed)           0.552     5.807    nolabel_line49/internal_carry_in_1
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.328     6.135 r  nolabel_line49/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.763     6.898    nolabel_line49/led_OBUF[1]
    SLICE_X65Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.022 r  nolabel_line49/g0_b0_i_1/O
                         net (fo=7, routed)           1.007     8.030    nolabel_line49/sel[0]
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.154     8.184 r  nolabel_line49/g0_b5/O
                         net (fo=1, routed)           1.886    10.069    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    13.777 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.777    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.753ns  (logic 5.708ns (41.507%)  route 8.044ns (58.493%))
  Logic Levels:           6  (IBUF=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           3.654     5.107    nolabel_line49/sw_IBUF[0]
    SLICE_X64Y30         LUT5 (Prop_lut5_I3_O)        0.148     5.255 r  nolabel_line49/led_OBUF[4]_inst_i_2/O
                         net (fo=5, routed)           0.552     5.807    nolabel_line49/internal_carry_in_1
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.328     6.135 r  nolabel_line49/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.763     6.898    nolabel_line49/led_OBUF[1]
    SLICE_X65Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.022 r  nolabel_line49/g0_b0_i_1/O
                         net (fo=7, routed)           1.012     8.035    nolabel_line49/sel[0]
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.159 r  nolabel_line49/g0_b6/O
                         net (fo=1, routed)           2.063    10.221    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.753 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.753    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.714ns  (logic 5.438ns (39.652%)  route 8.276ns (60.348%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           3.654     5.107    nolabel_line49/sw_IBUF[0]
    SLICE_X64Y30         LUT5 (Prop_lut5_I3_O)        0.148     5.255 r  nolabel_line49/led_OBUF[4]_inst_i_2/O
                         net (fo=5, routed)           0.838     6.093    add1/internal_carry_in_1
    SLICE_X62Y24         LUT5 (Prop_lut5_I2_O)        0.328     6.421 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.784    10.205    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    13.714 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.714    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.670ns  (logic 5.658ns (41.389%)  route 8.012ns (58.611%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           3.654     5.107    nolabel_line49/sw_IBUF[0]
    SLICE_X64Y30         LUT5 (Prop_lut5_I3_O)        0.148     5.255 r  nolabel_line49/led_OBUF[4]_inst_i_2/O
                         net (fo=5, routed)           0.838     6.093    add1/internal_carry_in_1
    SLICE_X62Y24         LUT3 (Prop_lut3_I2_O)        0.354     6.447 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.520     9.967    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.703    13.670 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.670    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.665ns  (logic 5.948ns (43.530%)  route 7.717ns (56.470%))
  Logic Levels:           6  (IBUF=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           3.654     5.107    nolabel_line49/sw_IBUF[0]
    SLICE_X64Y30         LUT5 (Prop_lut5_I3_O)        0.148     5.255 r  nolabel_line49/led_OBUF[4]_inst_i_2/O
                         net (fo=5, routed)           0.552     5.807    nolabel_line49/internal_carry_in_1
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.328     6.135 r  nolabel_line49/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.763     6.898    nolabel_line49/led_OBUF[1]
    SLICE_X65Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.022 r  nolabel_line49/g0_b0_i_1/O
                         net (fo=7, routed)           0.839     7.862    nolabel_line49/sel[0]
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.152     8.014 r  nolabel_line49/g0_b3/O
                         net (fo=1, routed)           1.908     9.922    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    13.665 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.665    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.539ns  (logic 5.697ns (42.077%)  route 7.842ns (57.923%))
  Logic Levels:           6  (IBUF=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           3.654     5.107    nolabel_line49/sw_IBUF[0]
    SLICE_X64Y30         LUT5 (Prop_lut5_I3_O)        0.148     5.255 r  nolabel_line49/led_OBUF[4]_inst_i_2/O
                         net (fo=5, routed)           0.552     5.807    nolabel_line49/internal_carry_in_1
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.328     6.135 r  nolabel_line49/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.763     6.898    nolabel_line49/led_OBUF[1]
    SLICE_X65Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.022 r  nolabel_line49/g0_b0_i_1/O
                         net (fo=7, routed)           1.007     8.030    nolabel_line49/sel[0]
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.154 r  nolabel_line49/g0_b4/O
                         net (fo=1, routed)           1.865    10.019    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.539 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.539    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.462ns  (logic 5.437ns (40.390%)  route 8.025ns (59.610%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           3.654     5.107    nolabel_line49/sw_IBUF[0]
    SLICE_X64Y30         LUT5 (Prop_lut5_I3_O)        0.148     5.255 r  nolabel_line49/led_OBUF[4]_inst_i_2/O
                         net (fo=5, routed)           0.552     5.807    nolabel_line49/internal_carry_in_1
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.328     6.135 r  nolabel_line49/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           3.819     9.954    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    13.462 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.462    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.333ns  (logic 5.082ns (38.112%)  route 8.252ns (61.888%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           3.654     5.107    nolabel_line49/sw_IBUF[0]
    SLICE_X64Y30         LUT3 (Prop_lut3_I1_O)        0.124     5.231 r  nolabel_line49/led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           4.598     9.829    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    13.333 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.333    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.191ns  (logic 5.712ns (43.303%)  route 7.479ns (56.697%))
  Logic Levels:           6  (IBUF=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           3.654     5.107    nolabel_line49/sw_IBUF[0]
    SLICE_X64Y30         LUT5 (Prop_lut5_I3_O)        0.148     5.255 f  nolabel_line49/led_OBUF[4]_inst_i_2/O
                         net (fo=5, routed)           0.552     5.807    nolabel_line49/internal_carry_in_1
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.328     6.135 f  nolabel_line49/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.763     6.898    nolabel_line49/led_OBUF[1]
    SLICE_X65Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.022 f  nolabel_line49/g0_b0_i_1/O
                         net (fo=7, routed)           0.839     7.862    nolabel_line49/sel[0]
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.986 r  nolabel_line49/g0_b2/O
                         net (fo=1, routed)           1.670     9.656    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.191 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.191    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.119ns  (logic 5.884ns (44.846%)  route 7.236ns (55.154%))
  Logic Levels:           6  (IBUF=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           3.654     5.107    nolabel_line49/sw_IBUF[0]
    SLICE_X64Y30         LUT5 (Prop_lut5_I3_O)        0.148     5.255 r  nolabel_line49/led_OBUF[4]_inst_i_2/O
                         net (fo=5, routed)           0.552     5.807    nolabel_line49/internal_carry_in_1
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.328     6.135 r  nolabel_line49/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.763     6.898    nolabel_line49/led_OBUF[1]
    SLICE_X65Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.022 r  nolabel_line49/g0_b0_i_1/O
                         net (fo=7, routed)           0.602     7.625    nolabel_line49/sel[0]
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.118     7.743 r  nolabel_line49/g0_b0/O
                         net (fo=1, routed)           1.664     9.407    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    13.119 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.119    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.622ns  (logic 1.504ns (57.370%)  route 1.118ns (42.630%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=18, routed)          0.777     1.000    nolabel_line49/sw_IBUF[8]
    SLICE_X65Y24         LUT5 (Prop_lut5_I4_O)        0.045     1.045 r  nolabel_line49/g0_b2/O
                         net (fo=1, routed)           0.341     1.386    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.622 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.622    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.654ns  (logic 1.498ns (56.446%)  route 1.156ns (43.554%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=18, routed)          0.829     1.052    nolabel_line49/sw_IBUF[8]
    SLICE_X65Y24         LUT5 (Prop_lut5_I4_O)        0.045     1.097 r  nolabel_line49/g0_b1/O
                         net (fo=1, routed)           0.327     1.424    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.654 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.654    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.707ns  (logic 1.543ns (57.004%)  route 1.164ns (42.996%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=18, routed)          0.829     1.052    nolabel_line49/sw_IBUF[8]
    SLICE_X65Y24         LUT5 (Prop_lut5_I4_O)        0.046     1.098 r  nolabel_line49/g0_b0/O
                         net (fo=1, routed)           0.335     1.433    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     2.707 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.707    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.773ns  (logic 1.576ns (56.832%)  route 1.197ns (43.168%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=18, routed)          0.777     1.000    nolabel_line49/sw_IBUF[8]
    SLICE_X65Y24         LUT5 (Prop_lut5_I4_O)        0.049     1.049 r  nolabel_line49/g0_b3/O
                         net (fo=1, routed)           0.420     1.469    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     2.773 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.773    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.809ns  (logic 1.489ns (53.008%)  route 1.320ns (46.992%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=18, routed)          0.902     1.125    nolabel_line49/sw_IBUF[8]
    SLICE_X65Y24         LUT5 (Prop_lut5_I4_O)        0.045     1.170 r  nolabel_line49/g0_b4/O
                         net (fo=1, routed)           0.418     1.588    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.809 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.809    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.859ns  (logic 1.539ns (53.833%)  route 1.320ns (46.167%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=18, routed)          0.902     1.125    nolabel_line49/sw_IBUF[8]
    SLICE_X65Y24         LUT5 (Prop_lut5_I4_O)        0.045     1.170 r  nolabel_line49/g0_b5/O
                         net (fo=1, routed)           0.418     1.588    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.271     2.859 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.859    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.909ns  (logic 1.501ns (51.584%)  route 1.408ns (48.416%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=18, routed)          0.903     1.126    nolabel_line49/sw_IBUF[8]
    SLICE_X65Y24         LUT5 (Prop_lut5_I4_O)        0.045     1.171 r  nolabel_line49/g0_b6/O
                         net (fo=1, routed)           0.506     1.677    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     2.909 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.909    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.509ns  (logic 1.498ns (42.696%)  route 2.011ns (57.304%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=4, routed)           0.508     0.731    sw_IBUF[8]
    SLICE_X64Y30         LUT5 (Prop_lut5_I4_O)        0.045     0.776 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.503     2.278    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.509 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.509    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.705ns  (logic 1.534ns (41.407%)  route 2.171ns (58.593%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=5, routed)           0.875     1.101    sw_IBUF[10]
    SLICE_X62Y24         LUT3 (Prop_lut3_I0_O)        0.044     1.145 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.296     2.441    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.264     3.705 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.705    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.739ns  (logic 1.481ns (39.610%)  route 2.258ns (60.390%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=5, routed)           0.875     1.101    sw_IBUF[10]
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.045     1.146 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.383     2.529    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.739 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.739    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line49/an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.814ns  (logic 4.565ns (46.520%)  route 5.248ns (53.480%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.621     5.142    nolabel_line49/CLK
    SLICE_X65Y27         FDPE                                         r  nolabel_line49/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDPE (Prop_fdpe_C_Q)         0.456     5.598 r  nolabel_line49/an_reg[2]/Q
                         net (fo=4, routed)           1.265     6.864    nolabel_line49/Q[2]
    SLICE_X65Y27         LUT4 (Prop_lut4_I3_O)        0.124     6.988 r  nolabel_line49/g0_b0_i_5/O
                         net (fo=3, routed)           0.949     7.937    nolabel_line49/g0_b0_i_5_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.061 r  nolabel_line49/g0_b0_i_2/O
                         net (fo=7, routed)           1.148     9.209    nolabel_line49/sel[1]
    SLICE_X65Y24         LUT5 (Prop_lut5_I1_O)        0.154     9.363 r  nolabel_line49/g0_b5/O
                         net (fo=1, routed)           1.886    11.249    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    14.956 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.956    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.794ns  (logic 4.569ns (46.649%)  route 5.225ns (53.351%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.621     5.142    nolabel_line49/CLK
    SLICE_X65Y27         FDPE                                         r  nolabel_line49/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDPE (Prop_fdpe_C_Q)         0.456     5.598 r  nolabel_line49/an_reg[2]/Q
                         net (fo=4, routed)           1.265     6.864    nolabel_line49/Q[2]
    SLICE_X65Y27         LUT4 (Prop_lut4_I3_O)        0.124     6.988 r  nolabel_line49/g0_b0_i_5/O
                         net (fo=3, routed)           0.949     7.937    nolabel_line49/g0_b0_i_5_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.061 r  nolabel_line49/g0_b0_i_2/O
                         net (fo=7, routed)           1.347     9.407    nolabel_line49/sel[1]
    SLICE_X65Y24         LUT5 (Prop_lut5_I1_O)        0.152     9.559 r  nolabel_line49/g0_b0/O
                         net (fo=1, routed)           1.664    11.223    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    14.936 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.936    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.643ns  (logic 4.598ns (47.677%)  route 5.046ns (52.323%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.621     5.142    nolabel_line49/CLK
    SLICE_X65Y27         FDPE                                         r  nolabel_line49/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDPE (Prop_fdpe_C_Q)         0.456     5.598 r  nolabel_line49/an_reg[2]/Q
                         net (fo=4, routed)           1.265     6.864    nolabel_line49/Q[2]
    SLICE_X65Y27         LUT4 (Prop_lut4_I3_O)        0.124     6.988 r  nolabel_line49/g0_b0_i_5/O
                         net (fo=3, routed)           0.949     7.937    nolabel_line49/g0_b0_i_5_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.061 r  nolabel_line49/g0_b0_i_2/O
                         net (fo=7, routed)           0.923     8.984    nolabel_line49/sel[1]
    SLICE_X65Y24         LUT5 (Prop_lut5_I1_O)        0.150     9.134 r  nolabel_line49/g0_b3/O
                         net (fo=1, routed)           1.908    11.042    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    14.785 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.785    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.595ns  (logic 4.357ns (45.413%)  route 5.237ns (54.587%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.621     5.142    nolabel_line49/CLK
    SLICE_X65Y27         FDPE                                         r  nolabel_line49/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDPE (Prop_fdpe_C_Q)         0.456     5.598 r  nolabel_line49/an_reg[2]/Q
                         net (fo=4, routed)           1.265     6.864    nolabel_line49/Q[2]
    SLICE_X65Y27         LUT4 (Prop_lut4_I3_O)        0.124     6.988 r  nolabel_line49/g0_b0_i_5/O
                         net (fo=3, routed)           0.949     7.937    nolabel_line49/g0_b0_i_5_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.061 r  nolabel_line49/g0_b0_i_2/O
                         net (fo=7, routed)           1.347     9.407    nolabel_line49/sel[1]
    SLICE_X65Y24         LUT5 (Prop_lut5_I1_O)        0.124     9.531 r  nolabel_line49/g0_b1/O
                         net (fo=1, routed)           1.676    11.208    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.737 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.737    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.576ns  (logic 4.348ns (45.405%)  route 5.228ns (54.595%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.621     5.142    nolabel_line49/CLK
    SLICE_X65Y27         FDPE                                         r  nolabel_line49/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDPE (Prop_fdpe_C_Q)         0.456     5.598 f  nolabel_line49/an_reg[2]/Q
                         net (fo=4, routed)           1.265     6.864    nolabel_line49/Q[2]
    SLICE_X65Y27         LUT4 (Prop_lut4_I3_O)        0.124     6.988 f  nolabel_line49/g0_b0_i_5/O
                         net (fo=3, routed)           0.949     7.937    nolabel_line49/g0_b0_i_5_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.061 f  nolabel_line49/g0_b0_i_2/O
                         net (fo=7, routed)           1.148     9.209    nolabel_line49/sel[1]
    SLICE_X65Y24         LUT5 (Prop_lut5_I1_O)        0.124     9.333 r  nolabel_line49/g0_b4/O
                         net (fo=1, routed)           1.865    11.198    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.718 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.718    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.423ns  (logic 4.359ns (46.263%)  route 5.064ns (53.737%))
  Logic Levels:           4  (LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.621     5.142    nolabel_line49/CLK
    SLICE_X65Y27         FDPE                                         r  nolabel_line49/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDPE (Prop_fdpe_C_Q)         0.456     5.598 r  nolabel_line49/an_reg[2]/Q
                         net (fo=4, routed)           1.265     6.864    nolabel_line49/Q[2]
    SLICE_X65Y27         LUT4 (Prop_lut4_I3_O)        0.124     6.988 r  nolabel_line49/g0_b0_i_5/O
                         net (fo=3, routed)           0.987     7.975    nolabel_line49/g0_b0_i_5_n_0
    SLICE_X64Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.099 r  nolabel_line49/g0_b0_i_3/O
                         net (fo=7, routed)           0.748     8.847    nolabel_line49/sel[2]
    SLICE_X65Y24         LUT5 (Prop_lut5_I2_O)        0.124     8.971 r  nolabel_line49/g0_b6/O
                         net (fo=1, routed)           2.063    11.034    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.565 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.565    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.171ns  (logic 4.363ns (47.577%)  route 4.808ns (52.423%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.621     5.142    nolabel_line49/CLK
    SLICE_X65Y27         FDPE                                         r  nolabel_line49/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDPE (Prop_fdpe_C_Q)         0.456     5.598 r  nolabel_line49/an_reg[2]/Q
                         net (fo=4, routed)           1.265     6.864    nolabel_line49/Q[2]
    SLICE_X65Y27         LUT4 (Prop_lut4_I3_O)        0.124     6.988 r  nolabel_line49/g0_b0_i_5/O
                         net (fo=3, routed)           0.949     7.937    nolabel_line49/g0_b0_i_5_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.061 r  nolabel_line49/g0_b0_i_2/O
                         net (fo=7, routed)           0.923     8.984    nolabel_line49/sel[1]
    SLICE_X65Y24         LUT5 (Prop_lut5_I1_O)        0.124     9.108 r  nolabel_line49/g0_b2/O
                         net (fo=1, routed)           1.670    10.778    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.313 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.313    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.958ns  (logic 3.966ns (66.576%)  route 1.991ns (33.424%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.621     5.142    nolabel_line49/CLK
    SLICE_X65Y27         FDPE                                         r  nolabel_line49/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDPE (Prop_fdpe_C_Q)         0.456     5.598 r  nolabel_line49/an_reg[3]/Q
                         net (fo=4, routed)           1.991     7.590    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    11.100 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.100    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.854ns  (logic 3.959ns (67.631%)  route 1.895ns (32.369%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.621     5.142    nolabel_line49/CLK
    SLICE_X65Y27         FDCE                                         r  nolabel_line49/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  nolabel_line49/an_reg[0]/Q
                         net (fo=4, routed)           1.895     7.493    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    10.996 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.996    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.798ns  (logic 3.955ns (68.220%)  route 1.842ns (31.780%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.621     5.142    nolabel_line49/CLK
    SLICE_X65Y27         FDPE                                         r  nolabel_line49/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDPE (Prop_fdpe_C_Q)         0.456     5.598 r  nolabel_line49/an_reg[1]/Q
                         net (fo=4, routed)           1.842     7.441    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    10.940 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.940    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line49/an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.717ns  (logic 1.365ns (79.493%)  route 0.352ns (20.507%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.585     1.468    nolabel_line49/CLK
    SLICE_X65Y27         FDPE                                         r  nolabel_line49/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  nolabel_line49/an_reg[2]/Q
                         net (fo=4, routed)           0.352     1.961    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.185 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.185    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.746ns  (logic 1.341ns (76.831%)  route 0.404ns (23.169%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.585     1.468    nolabel_line49/CLK
    SLICE_X65Y27         FDPE                                         r  nolabel_line49/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  nolabel_line49/an_reg[1]/Q
                         net (fo=4, routed)           0.404     2.014    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.214 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.214    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.793ns  (logic 1.345ns (75.023%)  route 0.448ns (24.977%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.585     1.468    nolabel_line49/CLK
    SLICE_X65Y27         FDCE                                         r  nolabel_line49/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  nolabel_line49/an_reg[0]/Q
                         net (fo=4, routed)           0.448     2.057    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.261 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.261    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.352ns (74.981%)  route 0.451ns (25.019%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.585     1.468    nolabel_line49/CLK
    SLICE_X65Y27         FDPE                                         r  nolabel_line49/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  nolabel_line49/an_reg[3]/Q
                         net (fo=4, routed)           0.451     2.060    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.272 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.272    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.207ns  (logic 1.461ns (66.211%)  route 0.746ns (33.789%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.585     1.468    nolabel_line49/CLK
    SLICE_X65Y27         FDPE                                         r  nolabel_line49/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  nolabel_line49/an_reg[3]/Q
                         net (fo=4, routed)           0.166     1.775    nolabel_line49/Q[3]
    SLICE_X65Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.820 r  nolabel_line49/g0_b0_i_1/O
                         net (fo=7, routed)           0.252     2.073    nolabel_line49/sel[0]
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.045     2.118 r  nolabel_line49/g0_b1/O
                         net (fo=1, routed)           0.327     2.445    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.675 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.675    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 1.508ns (66.682%)  route 0.753ns (33.318%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.585     1.468    nolabel_line49/CLK
    SLICE_X65Y27         FDPE                                         r  nolabel_line49/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  nolabel_line49/an_reg[3]/Q
                         net (fo=4, routed)           0.166     1.775    nolabel_line49/Q[3]
    SLICE_X65Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.820 r  nolabel_line49/g0_b0_i_1/O
                         net (fo=7, routed)           0.252     2.073    nolabel_line49/sel[0]
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.048     2.121 r  nolabel_line49/g0_b0/O
                         net (fo=1, routed)           0.335     2.455    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     3.729 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.729    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.467ns (63.720%)  route 0.835ns (36.280%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.585     1.468    nolabel_line49/CLK
    SLICE_X65Y27         FDPE                                         r  nolabel_line49/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.609 f  nolabel_line49/an_reg[3]/Q
                         net (fo=4, routed)           0.166     1.775    nolabel_line49/Q[3]
    SLICE_X65Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.820 f  nolabel_line49/g0_b0_i_1/O
                         net (fo=7, routed)           0.328     2.149    nolabel_line49/sel[0]
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.045     2.194 r  nolabel_line49/g0_b2/O
                         net (fo=1, routed)           0.341     2.534    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.770 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.770    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.429ns  (logic 1.452ns (59.783%)  route 0.977ns (40.217%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.585     1.468    nolabel_line49/CLK
    SLICE_X65Y27         FDPE                                         r  nolabel_line49/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  nolabel_line49/an_reg[3]/Q
                         net (fo=4, routed)           0.166     1.775    nolabel_line49/Q[3]
    SLICE_X65Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.820 r  nolabel_line49/g0_b0_i_1/O
                         net (fo=7, routed)           0.392     2.213    nolabel_line49/sel[0]
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.045     2.258 r  nolabel_line49/g0_b4/O
                         net (fo=1, routed)           0.418     2.676    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.897 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.897    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.532ns (62.630%)  route 0.914ns (37.370%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.585     1.468    nolabel_line49/CLK
    SLICE_X65Y27         FDPE                                         r  nolabel_line49/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  nolabel_line49/an_reg[3]/Q
                         net (fo=4, routed)           0.166     1.775    nolabel_line49/Q[3]
    SLICE_X65Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.820 r  nolabel_line49/g0_b0_i_1/O
                         net (fo=7, routed)           0.328     2.149    nolabel_line49/sel[0]
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.043     2.192 r  nolabel_line49/g0_b3/O
                         net (fo=1, routed)           0.420     2.611    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     3.915 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.915    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/an_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.477ns  (logic 1.501ns (60.586%)  route 0.976ns (39.414%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.585     1.468    nolabel_line49/CLK
    SLICE_X65Y27         FDPE                                         r  nolabel_line49/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  nolabel_line49/an_reg[3]/Q
                         net (fo=4, routed)           0.166     1.775    nolabel_line49/Q[3]
    SLICE_X65Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.820 r  nolabel_line49/g0_b0_i_1/O
                         net (fo=7, routed)           0.392     2.213    nolabel_line49/sel[0]
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.044     2.257 r  nolabel_line49/g0_b5/O
                         net (fo=1, routed)           0.418     2.674    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.271     3.945 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.945    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line49/an_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.185ns  (logic 1.441ns (27.795%)  route 3.744ns (72.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=14, routed)          3.744     5.185    nolabel_line49/btnC_IBUF
    SLICE_X65Y27         FDCE                                         f  nolabel_line49/an_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.505     4.846    nolabel_line49/CLK
    SLICE_X65Y27         FDCE                                         r  nolabel_line49/an_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line49/an_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.185ns  (logic 1.441ns (27.795%)  route 3.744ns (72.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=14, routed)          3.744     5.185    nolabel_line49/btnC_IBUF
    SLICE_X65Y27         FDPE                                         f  nolabel_line49/an_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.505     4.846    nolabel_line49/CLK
    SLICE_X65Y27         FDPE                                         r  nolabel_line49/an_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line49/an_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.185ns  (logic 1.441ns (27.795%)  route 3.744ns (72.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=14, routed)          3.744     5.185    nolabel_line49/btnC_IBUF
    SLICE_X65Y27         FDPE                                         f  nolabel_line49/an_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.505     4.846    nolabel_line49/CLK
    SLICE_X65Y27         FDPE                                         r  nolabel_line49/an_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line49/an_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.185ns  (logic 1.441ns (27.795%)  route 3.744ns (72.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=14, routed)          3.744     5.185    nolabel_line49/btnC_IBUF
    SLICE_X65Y27         FDPE                                         f  nolabel_line49/an_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.505     4.846    nolabel_line49/CLK
    SLICE_X65Y27         FDPE                                         r  nolabel_line49/an_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.185ns  (logic 1.441ns (27.795%)  route 3.744ns (72.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=14, routed)          3.744     5.185    nolabel_line49/nolabel_line35/btnC_IBUF
    SLICE_X64Y27         FDCE                                         f  nolabel_line49/nolabel_line35/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.505     4.846    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y27         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.185ns  (logic 1.441ns (27.795%)  route 3.744ns (72.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=14, routed)          3.744     5.185    nolabel_line49/nolabel_line35/btnC_IBUF
    SLICE_X64Y27         FDCE                                         f  nolabel_line49/nolabel_line35/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.505     4.846    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y27         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.185ns  (logic 1.441ns (27.795%)  route 3.744ns (72.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=14, routed)          3.744     5.185    nolabel_line49/nolabel_line35/btnC_IBUF
    SLICE_X64Y27         FDCE                                         f  nolabel_line49/nolabel_line35/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.505     4.846    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y27         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.185ns  (logic 1.441ns (27.795%)  route 3.744ns (72.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=14, routed)          3.744     5.185    nolabel_line49/nolabel_line35/btnC_IBUF
    SLICE_X64Y27         FDCE                                         f  nolabel_line49/nolabel_line35/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.505     4.846    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y27         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.915ns  (logic 1.441ns (29.324%)  route 3.474ns (70.676%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=14, routed)          3.474     4.915    nolabel_line49/nolabel_line35/btnC_IBUF
    SLICE_X65Y28         FDCE                                         f  nolabel_line49/nolabel_line35/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.507     4.848    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.915ns  (logic 1.441ns (29.324%)  route 3.474ns (70.676%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=14, routed)          3.474     4.915    nolabel_line49/nolabel_line35/btnC_IBUF
    SLICE_X65Y28         FDCE                                         f  nolabel_line49/nolabel_line35/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.507     4.848    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.223ns (27.827%)  route 0.579ns (72.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=18, routed)          0.579     0.802    nolabel_line49/nolabel_line35/sw_IBUF[0]
    SLICE_X64Y27         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.853     1.980    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y27         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[6]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.223ns (27.827%)  route 0.579ns (72.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=18, routed)          0.579     0.802    nolabel_line49/nolabel_line35/sw_IBUF[0]
    SLICE_X64Y27         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.853     1.980    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y27         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[7]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.223ns (27.827%)  route 0.579ns (72.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=18, routed)          0.579     0.802    nolabel_line49/nolabel_line35/sw_IBUF[0]
    SLICE_X64Y27         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.853     1.980    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y27         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[8]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.223ns (27.827%)  route 0.579ns (72.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=18, routed)          0.579     0.802    nolabel_line49/nolabel_line35/sw_IBUF[0]
    SLICE_X64Y27         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.853     1.980    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y27         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[9]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.223ns (25.943%)  route 0.637ns (74.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=18, routed)          0.637     0.861    nolabel_line49/nolabel_line35/sw_IBUF[0]
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.854     1.981    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[3]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.223ns (25.943%)  route 0.637ns (74.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=18, routed)          0.637     0.861    nolabel_line49/nolabel_line35/sw_IBUF[0]
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.854     1.981    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[4]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.223ns (25.943%)  route 0.637ns (74.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=18, routed)          0.637     0.861    nolabel_line49/nolabel_line35/sw_IBUF[0]
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.854     1.981    nolabel_line49/nolabel_line35/CLK
    SLICE_X64Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[5]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.921ns  (logic 0.223ns (24.245%)  route 0.698ns (75.755%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=18, routed)          0.698     0.921    nolabel_line49/nolabel_line35/sw_IBUF[0]
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.854     1.981    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[0]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.921ns  (logic 0.223ns (24.245%)  route 0.698ns (75.755%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=18, routed)          0.698     0.921    nolabel_line49/nolabel_line35/sw_IBUF[0]
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.854     1.981    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[1]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            nolabel_line49/nolabel_line35/cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.921ns  (logic 0.223ns (24.245%)  route 0.698ns (75.755%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=18, routed)          0.698     0.921    nolabel_line49/nolabel_line35/sw_IBUF[0]
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.854     1.981    nolabel_line49/nolabel_line35/CLK
    SLICE_X65Y28         FDCE                                         r  nolabel_line49/nolabel_line35/cnt_reg[2]/C





