Warning (10268): Verilog HDL information at imem_controller.v(20): always construct contains both blocking and non-blocking assignments File: D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/imem_controller.v Line: 20
Warning (10268): Verilog HDL information at dmem_controller.v(46): always construct contains both blocking and non-blocking assignments File: D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/dmem_controller.v Line: 46
Warning (10273): Verilog HDL warning at mux_3to1_8bit.v(17): extended using "x" or "z" File: D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/mux_3to1_8bit.v Line: 17
Info (10281): Verilog HDL Declaration information at core.v(25): object "busMUX" differs only in case from object "BUSMUX" in the same scope File: D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/core.v Line: 25
Warning (10268): Verilog HDL information at controlunit.v(72): always construct contains both blocking and non-blocking assignments File: D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/controlunit.v Line: 72
