#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Oct 27 16:50:35 2025
# Process ID: 18728
# Current directory: C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7708 C:\Users\se-dong Jang\종합설계\cau-capstone-systolic-array\capstone_design_final.xpr
# Log file: C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/vivado.log
# Journal file: C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array\vivado.jou
# Running On: DESKTOP-OJ3LTBR, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 16890 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/sa_engine_ip_1.0'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1229.402 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sa_engine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sa_engine_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim/matrix_A_B.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim/matrix_A_B.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L processing_system7_vip_v1_0_13 -L xilinx_vip -prj sa_engine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/axi_dma_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dma_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dma_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dpram_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_core_pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_engine_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_engine_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sa_engine_tb_behav xil_defaultlib.sa_engine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sa_engine_tb_behav xil_defaultlib.sa_engine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_sram_if.v" Line 12. Module axi_sram_if(D=32,M=4,MEM_ADDRW=23,MEM_DW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_slave_if_sync.v" Line 12. Module axi_slave_if_sync(L=8,D=32,M=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=41) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=39) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram_ctrl.v" Line 11. Module sram_ctrl(L=8,D=32,M=4,W_MEM=16,W_ADDR=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram.v" Line 10. Module sram(FILE_NAME="matrix_A_B.hex",SIZE=8388608,WL_ADDR=23,WL_DATA=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_sram_if.v" Line 12. Module axi_sram_if(D=32,M=4,MEM_ADDRW=23,MEM_DW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_slave_if_sync.v" Line 12. Module axi_slave_if_sync(L=8,D=32,M=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=41) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=39) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram_ctrl.v" Line 11. Module sram_ctrl(L=8,D=32,M=4,W_MEM=16,W_ADDR=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram.v" Line 10. Module sram(FILE_NAME="matrix_A_B.hex",SIZE=8388608,WL_ADDR=23,WL_DATA=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=16,W_SLOT=4...
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=256,W_SLOT=...
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=256,W_SLOT=...
Compiling module xil_defaultlib.axi_slave_if_sync(L=8,D=32,M=4)
Compiling module xil_defaultlib.sram_ctrl(L=8,D=32,M=4,W_MEM=16,...
Compiling module xil_defaultlib.axi_sram_if(D=32,M=4,MEM_ADDRW=2...
Compiling module xil_defaultlib.sram(FILE_NAME="matrix_A_B.hex",...
Compiling module xil_defaultlib.axi_dma_ctrl(BIT_TRANS=8)
Compiling module xil_defaultlib.dma_read(BITS_TRANS=8,OUT_BITS_T...
Compiling module xil_defaultlib.dma_write(BITS_TRANS=8,OUT_BITS_...
Compiling module xil_defaultlib.dpram_wrapper(DW=32,AW=11,DEPTH=...
Compiling module xil_defaultlib.sa_core_default
Compiling module xil_defaultlib.sa_core_pipeline(C_M_AXI_ID_WIDT...
Compiling module xil_defaultlib.sa_engine_top(AXI_WIDTH_DS=4,MEM...
Compiling module xil_defaultlib.sa_engine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sa_engine_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1229.402 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sa_engine_tb_behav -key {Behavioral:sim_1:Functional:sa_engine_tb} -tclbatch {sa_engine_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {{C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/waveform_data/sa_engine_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
open_wave_config {C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/waveform_data/sa_engine_tb_behav.wcfg}
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/LOAD_DELAY was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/OUT_DELAY was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/rst was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/clk was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/en was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/write was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/load was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/load_counter was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/MAX_LOAD_CYCLES was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/interrupt was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/int_to_ps was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/data_in was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/idx was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/reg_select was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/OUTPUT_EN was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/data_out was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/matmul_counter was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/MAX_MM_CYCLES was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/RST was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/CLK was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/EN was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/LOAD was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/WRITE was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/IDX was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/SA_EN was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/SA_WRITE was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/OUTPUT_EN was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/IDX_COUNTER was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/DATA_0 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/DATA_1 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/DATA_2 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/DATA_3 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/DATA_4 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/DATA_5 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/DATA_6 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/DATA_7 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/DATA_8 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/DATA_9 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/DATA_10 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/DATA_11 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/DATA_12 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/DATA_13 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/DATA_14 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/DATA_15 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/REG_SELECT was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/DATA_IN was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/MAT_A0 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/MAT_A1 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/MAT_A2 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/MAT_A3 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/MAT_A4 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/MAT_A5 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/MAT_A6 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/MAT_A7 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/MAT_B0 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/MAT_B1 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/MAT_B2 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/MAT_B3 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/MAT_B4 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/MAT_B5 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/MAT_B6 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/MAT_B7 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/IDX_IN_BUFFER was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/DATA_OUTPUT_EN was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/DATA_OUT was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/DATA_OUT_BUFFER was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/MAT_C0 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/MAT_C1 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/MAT_C2 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/MAT_C3 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/MAT_C4 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/MAT_C5 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/MAT_C6 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/MAT_C7 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/DATA_IN_BUFFER was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/RST was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/CLK was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/EN was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/WRITE was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/IDX was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/DIN_0 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/DIN_1 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/DIN_2 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/DIN_3 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/DIN_4 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/DIN_5 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/DIN_6 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/DIN_7 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/DIN_8 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/DIN_9 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/DIN_10 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/DIN_11 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/DIN_12 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/DIN_13 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/DIN_14 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/DIN_15 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/DATA_BUFFER was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/IDX_BUFFER was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/REG_SELECT_BUFFER was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/X_OUT was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/W_OUT was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_00 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_10 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_20 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_30 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_40 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_50 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_60 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_70 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_01 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_11 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_21 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_31 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_41 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_51 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_61 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_71 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_02 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_12 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_22 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_32 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_42 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_52 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_62 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_72 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_03 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_13 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_23 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_33 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_43 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_53 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_63 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_73 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_04 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_14 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_24 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_34 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_44 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_54 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_64 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_74 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_05 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_15 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_25 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_35 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_45 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_55 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_65 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_75 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_06 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_16 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_26 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_36 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_46 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_56 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_66 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_76 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_07 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_17 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_27 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_37 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_47 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_57 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_67 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/Y_77 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/N_C0Y was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/N_C1Y was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/N_C2Y was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/N_C3Y was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/N_C4Y was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/N_C5Y was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/N_C6Y was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/N_C7Y was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/N_R0Y was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/N_R1Y was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/N_R2Y was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/N_R3Y was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/N_R4Y was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/N_R5Y was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/N_R6Y was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/N_R7Y was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/RST was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/CLK was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/EN was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R0X was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R1X was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R2X was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R3X was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R4X was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R5X was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R6X was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R7X was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C0X was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C1X was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C2X was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C3X was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C4X was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C5X was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C6X was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C7X was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C0Y was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C1Y was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C2Y was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C3Y was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C4Y was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C5Y was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C6Y was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C7Y was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R0Y was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R1Y was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R2Y was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R3Y was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R4Y was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R5Y was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R6Y was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R7Y was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_00 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_10 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_20 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_30 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_40 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_50 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_60 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_70 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_01 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_11 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_21 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_31 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_41 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_51 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_61 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_71 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_02 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_12 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_22 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_32 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_42 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_52 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_62 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_72 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_03 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_13 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_23 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_33 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_43 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_53 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_63 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_73 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_04 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_14 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_24 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_34 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_44 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_54 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_64 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_74 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_05 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_15 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_25 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_35 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_45 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_55 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_65 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_75 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_06 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_16 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_26 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_36 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_46 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_56 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_66 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_76 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_07 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_17 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_27 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_37 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_47 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_57 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_67 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/Y_77 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R00 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R10 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R20 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R30 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R40 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R50 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R60 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R01 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R11 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R21 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R31 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R41 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R51 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R61 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R02 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R12 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R22 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R32 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R42 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R52 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R62 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R03 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R13 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R23 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R33 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R43 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R53 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R63 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R04 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R14 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R24 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R34 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R44 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R54 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R64 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R05 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R15 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R25 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R35 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R45 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R55 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R65 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R06 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R16 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R26 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R36 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R46 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R56 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R66 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R07 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R17 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R27 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R37 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R47 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R57 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_R67 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C00 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C10 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C20 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C30 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C40 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C50 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C60 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C70 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C01 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C11 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C21 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C31 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C41 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C51 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C61 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C71 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C02 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C12 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C22 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C32 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C42 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C52 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C62 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C72 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C03 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C13 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C23 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C33 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C43 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C53 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C63 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C73 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C04 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C14 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C24 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C34 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C44 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C54 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C64 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C74 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C05 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C15 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C25 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C35 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C45 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C55 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C65 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C75 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C06 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C16 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C26 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C36 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C46 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C56 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C66 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/N_C76 was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/C00/RST was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/C00/CLK was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/C00/EN was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/C00/A was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/C00/B was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/C00/A_out was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/C00/B_out was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/C00/C was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/C00/A_data was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/C00/B_data was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/C00/ACC was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/registerFile/X_REG_0/PIPE was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/registerFile/X_REG_1/PIPE was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/registerFile/X_REG_2/PIPE was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/registerFile/X_REG_3/PIPE was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/registerFile/X_REG_4/PIPE was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/registerFile/X_REG_5/PIPE was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/registerFile/X_REG_6/PIPE was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/registerFile/X_REG_7/PIPE was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/registerFile/X_REG_8/PIPE was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/registerFile/X_REG_9/PIPE was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/registerFile/X_REG_A/PIPE was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/registerFile/X_REG_B/PIPE was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/registerFile/X_REG_C/PIPE was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/registerFile/X_REG_D/PIPE was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/registerFile/X_REG_E/PIPE was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/registerFile/X_REG_F/PIPE was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/C10/RST was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/C10/CLK was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/C10/EN was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/C10/A was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/C10/B was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/C10/A_out was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/C10/B_out was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/C10/C was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/C10/A_data was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/C10/B_data was not found in the design.
WARNING: Simulation object /sa_engine_tb/u_sa_engine_top/u_core/u_sa_core/systolic_core/control_module/sa_module/systolicArray8x8/C10/ACC was not found in the design.
source sa_engine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
Initializing memory 'SimmemSync_rp0_wp0_cp1'..
Loading memory 'SimmemSync_rp0_wp0_cp1' from file: matrix_A_B.hex
ARADDR LSB[6:0]=0x0  ARLEN=15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sa_engine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1229.402 ; gain = 0.000
set_property ip.user_files_dir {C:/Users/se-dong Jang/cau-capstone-systolic-array/capstone_design_final.ip_user_files} [current_project]
set_property -name {xsim.elaborate.debug_level} -value {all} -objects [get_filesets sim_1]
set_property xsim.elaborate.debug_level typical [get_filesets sim_1]
# 0) 현재 계층 구조와 객체 훑어보기(경로 확인용)
get_scopes -hierarchical
ERROR: [Common 17-170] Unknown option '-hierarchical', please type 'get_scopes -help' for usage info.
# 전체 계층 훑기
get_scopes -hierarchical
ERROR: [Common 17-170] Unknown option '-hierarchical', please type 'get_scopes -help' for usage info.
# 루트부터 "pipeline"이 들어간 후보를 전역 검색
get_objects -r sim:/**/*pipeline*
WARNING: [Simtcl 6-168] No object found for the given pattern.
# 루트부터 "pipeline"이 들어간 후보를 전역 검색
get_objects -r sim_1:/**/*pipeline*
WARNING: [Simtcl 6-168] No object found for the given pattern.
current_wave_config {sa_engine_tb_behav.wcfg}
sa_engine_tb_behav.wcfg
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core}} 
current_wave_config {sa_engine_tb_behav.wcfg}
sa_engine_tb_behav.wcfg
log_wave {/sa_engine_tb/u_sa_engine_top/u_core} 
current_wave_config {sa_engine_tb_behav.wcfg}
sa_engine_tb_behav.wcfg
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/prefetch_req}} 
current_wave_config {sa_engine_tb_behav.wcfg}
sa_engine_tb_behav.wcfg
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/prefetch_done}} 
current_wave_config {sa_engine_tb_behav.wcfg}
sa_engine_tb_behav.wcfg
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/compute_req}} 
current_wave_config {sa_engine_tb_behav.wcfg}
sa_engine_tb_behav.wcfg
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/compute_done}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sa_engine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sa_engine_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim/matrix_A_B.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim/matrix_A_B.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L processing_system7_vip_v1_0_13 -L xilinx_vip -prj sa_engine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/axi_dma_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dma_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dma_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dpram_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_core_pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_engine_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_engine_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sa_engine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sa_engine_tb_behav xil_defaultlib.sa_engine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sa_engine_tb_behav xil_defaultlib.sa_engine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_sram_if.v" Line 12. Module axi_sram_if(D=32,M=4,MEM_ADDRW=23,MEM_DW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_slave_if_sync.v" Line 12. Module axi_slave_if_sync(L=8,D=32,M=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=41) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=39) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram_ctrl.v" Line 11. Module sram_ctrl(L=8,D=32,M=4,W_MEM=16,W_ADDR=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram.v" Line 10. Module sram(FILE_NAME="matrix_A_B.hex",SIZE=8388608,WL_ADDR=23,WL_DATA=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_sram_if.v" Line 12. Module axi_sram_if(D=32,M=4,MEM_ADDRW=23,MEM_DW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_slave_if_sync.v" Line 12. Module axi_slave_if_sync(L=8,D=32,M=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=41) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=39) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram_ctrl.v" Line 11. Module sram_ctrl(L=8,D=32,M=4,W_MEM=16,W_ADDR=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram.v" Line 10. Module sram(FILE_NAME="matrix_A_B.hex",SIZE=8388608,WL_ADDR=23,WL_DATA=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=16,W_SLOT=4...
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=256,W_SLOT=...
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=256,W_SLOT=...
Compiling module xil_defaultlib.axi_slave_if_sync(L=8,D=32,M=4)
Compiling module xil_defaultlib.sram_ctrl(L=8,D=32,M=4,W_MEM=16,...
Compiling module xil_defaultlib.axi_sram_if(D=32,M=4,MEM_ADDRW=2...
Compiling module xil_defaultlib.sram(FILE_NAME="matrix_A_B.hex",...
Compiling module xil_defaultlib.axi_dma_ctrl(BIT_TRANS=8)
Compiling module xil_defaultlib.dma_read(BITS_TRANS=8,OUT_BITS_T...
Compiling module xil_defaultlib.dma_write(BITS_TRANS=8,OUT_BITS_...
Compiling module xil_defaultlib.dpram_wrapper(DW=32,AW=11,DEPTH=...
Compiling module xil_defaultlib.sa_core_default
Compiling module xil_defaultlib.sa_core_pipeline(C_M_AXI_ID_WIDT...
Compiling module xil_defaultlib.sa_engine_top(AXI_WIDTH_DS=4,MEM...
Compiling module xil_defaultlib.sa_engine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sa_engine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1229.402 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Initializing memory 'SimmemSync_rp0_wp0_cp1'..
Loading memory 'SimmemSync_rp0_wp0_cp1' from file: matrix_A_B.hex
ARADDR LSB[6:0]=0x0  ARLEN=15
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1229.402 ; gain = 0.000
save_wave_config {C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/waveform_data/sa_engine_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 4279.148 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sa_engine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sa_engine_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim/matrix_A_B.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim/matrix_A_B.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L processing_system7_vip_v1_0_13 -L xilinx_vip -prj sa_engine_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sa_engine_tb_behav xil_defaultlib.sa_engine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sa_engine_tb_behav xil_defaultlib.sa_engine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sa_engine_tb_behav -key {Behavioral:sim_1:Functional:sa_engine_tb} -tclbatch {sa_engine_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {{C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/waveform_data/sa_engine_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
open_wave_config {C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/waveform_data/sa_engine_tb_behav.wcfg}
source sa_engine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
Initializing memory 'SimmemSync_rp0_wp0_cp1'..
Loading memory 'SimmemSync_rp0_wp0_cp1' from file: matrix_A_B.hex
ARADDR LSB[6:0]=0x0  ARLEN=15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sa_engine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 4279.148 ; gain = 0.000
current_wave_config {sa_engine_tb_behav.wcfg}
sa_engine_tb_behav.wcfg
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/ap_start}} 
current_wave_config {sa_engine_tb_behav.wcfg}
sa_engine_tb_behav.wcfg
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/done_core}} 
current_wave_config {sa_engine_tb_behav.wcfg}
sa_engine_tb_behav.wcfg
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/start_rd_wr}} 
current_wave_config {sa_engine_tb_behav.wcfg}
sa_engine_tb_behav.wcfg
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/u_dma_ctrl/i_prefetch_req}} 
current_wave_config {sa_engine_tb_behav.wcfg}
sa_engine_tb_behav.wcfg
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/u_dma_ctrl/o_prefetch_done}} 
current_wave_config {sa_engine_tb_behav.wcfg}
sa_engine_tb_behav.wcfg
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/u_dma_ctrl/i_read_done}} 
current_wave_config {sa_engine_tb_behav.wcfg}
sa_engine_tb_behav.wcfg
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/u_dma_ctrl/i_start}} 
current_wave_config {sa_engine_tb_behav.wcfg}
sa_engine_tb_behav.wcfg
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/u_dma_ctrl/o_ctrl_read}} 
current_wave_config {sa_engine_tb_behav.wcfg}
sa_engine_tb_behav.wcfg
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/u_dma_ctrl/o_read_addr}} 
current_wave_config {sa_engine_tb_behav.wcfg}
sa_engine_tb_behav.wcfg
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/u_dma_ctrl/cstate_rd}} 
current_wave_config {sa_engine_tb_behav.wcfg}
sa_engine_tb_behav.wcfg
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/u_dma_ctrl/req_blk_idx_rd}} 
current_wave_config {sa_engine_tb_behav.wcfg}
sa_engine_tb_behav.wcfg
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/u_dma_ctrl/max_req_blk_idx}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sa_engine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L processing_system7_vip_v1_0_13 -L xilinx_vip -prj sa_engine_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sa_engine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sa_engine_tb_behav xil_defaultlib.sa_engine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sa_engine_tb_behav xil_defaultlib.sa_engine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Initializing memory 'SimmemSync_rp0_wp0_cp1'..
Loading memory 'SimmemSync_rp0_wp0_cp1' from file: matrix_A_B.hex
ARADDR LSB[6:0]=0x0  ARLEN=15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4279.148 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sa_engine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L processing_system7_vip_v1_0_13 -L xilinx_vip -prj sa_engine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/axi_dma_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dma_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dma_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dpram_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_core_pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_engine_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_engine_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sa_engine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sa_engine_tb_behav xil_defaultlib.sa_engine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sa_engine_tb_behav xil_defaultlib.sa_engine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_sram_if.v" Line 12. Module axi_sram_if(D=32,M=4,MEM_ADDRW=23,MEM_DW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_slave_if_sync.v" Line 12. Module axi_slave_if_sync(L=8,D=32,M=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=41) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=39) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram_ctrl.v" Line 11. Module sram_ctrl(L=8,D=32,M=4,W_MEM=16,W_ADDR=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram.v" Line 10. Module sram(FILE_NAME="matrix_A_B.hex",SIZE=8388608,WL_ADDR=23,WL_DATA=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_sram_if.v" Line 12. Module axi_sram_if(D=32,M=4,MEM_ADDRW=23,MEM_DW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_slave_if_sync.v" Line 12. Module axi_slave_if_sync(L=8,D=32,M=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=41) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=39) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram_ctrl.v" Line 11. Module sram_ctrl(L=8,D=32,M=4,W_MEM=16,W_ADDR=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram.v" Line 10. Module sram(FILE_NAME="matrix_A_B.hex",SIZE=8388608,WL_ADDR=23,WL_DATA=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=16,W_SLOT=4...
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=256,W_SLOT=...
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=256,W_SLOT=...
Compiling module xil_defaultlib.axi_slave_if_sync(L=8,D=32,M=4)
Compiling module xil_defaultlib.sram_ctrl(L=8,D=32,M=4,W_MEM=16,...
Compiling module xil_defaultlib.axi_sram_if(D=32,M=4,MEM_ADDRW=2...
Compiling module xil_defaultlib.sram(FILE_NAME="matrix_A_B.hex",...
Compiling module xil_defaultlib.axi_dma_ctrl(BIT_TRANS=8)
Compiling module xil_defaultlib.dma_read(BITS_TRANS=8,OUT_BITS_T...
Compiling module xil_defaultlib.dma_write(BITS_TRANS=8,OUT_BITS_...
Compiling module xil_defaultlib.dpram_wrapper(DW=32,AW=11,DEPTH=...
Compiling module xil_defaultlib.sa_core_default
Compiling module xil_defaultlib.sa_core_pipeline(C_M_AXI_ID_WIDT...
Compiling module xil_defaultlib.sa_engine_top(AXI_WIDTH_DS=4,MEM...
Compiling module xil_defaultlib.sa_engine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sa_engine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4279.148 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Initializing memory 'SimmemSync_rp0_wp0_cp1'..
Loading memory 'SimmemSync_rp0_wp0_cp1' from file: matrix_A_B.hex
ARADDR LSB[6:0]=0x0  ARLEN=15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 4279.148 ; gain = 0.000
save_wave_config {C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/waveform_data/sa_engine_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 28 00:48:44 2025...
