<module name="CBASS0_QOS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="QOS_REGS_Isam64_a53_256kb_wrap_main_0_a53_dual_wrap_cba_axi_r_map0" acronym="QOS_REGS_Isam64_a53_256kb_wrap_main_0_a53_dual_wrap_cba_axi_r_map0" offset="0x500" width="32" description="The Map Register defines the fields for the master Isam64_a53_256kb_wrap_main_0.a53_dual_wrap_cba_axi_r per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Isam64_a53_256kb_wrap_main_0_a53_dual_wrap_cba_axi_w_map0" acronym="QOS_REGS_Isam64_a53_256kb_wrap_main_0_a53_dual_wrap_cba_axi_w_map0" offset="0x900" width="32" description="The Map Register defines the fields for the master Isam64_a53_256kb_wrap_main_0.a53_dual_wrap_cba_axi_w per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmc8ss_16ffc_main_0_emmcss_wr_map0" acronym="QOS_REGS_Iemmc8ss_16ffc_main_0_emmcss_wr_map0" offset="0x1100" width="32" description="The Map Register defines the fields for the master Iemmc8ss_16ffc_main_0.emmcss_wr per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmc8ss_16ffc_main_0_emmcss_rd_map0" acronym="QOS_REGS_Iemmc8ss_16ffc_main_0_emmcss_rd_map0" offset="0x1500" width="32" description="The Map Register defines the fields for the master Iemmc8ss_16ffc_main_0.emmcss_rd per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Igic500ss_1_2_main_0_mem_wr_vbusm_map0" acronym="QOS_REGS_Igic500ss_1_2_main_0_mem_wr_vbusm_map0" offset="0x2100" width="32" description="The Map Register defines the fields for the master Igic500ss_1_2_main_0.mem_wr_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Igic500ss_1_2_main_0_mem_rd_vbusm_map0" acronym="QOS_REGS_Igic500ss_1_2_main_0_mem_rd_vbusm_map0" offset="0x2500" width="32" description="The Map Register defines the fields for the master Igic500ss_1_2_main_0.mem_rd_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipulsar_lite_main_0_cpu0_rmst_map0" acronym="QOS_REGS_Ipulsar_lite_main_0_cpu0_rmst_map0" offset="0x2900" width="32" description="The Map Register defines the fields for the master Ipulsar_lite_main_0.cpu0_rmst per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipulsar_lite_main_0_cpu0_wmst_map0" acronym="QOS_REGS_Ipulsar_lite_main_0_cpu0_wmst_map0" offset="0x2D00" width="32" description="The Map Register defines the fields for the master Ipulsar_lite_main_0.cpu0_wmst per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipulsar_lite_main_0_cpu1_rmst_map0" acronym="QOS_REGS_Ipulsar_lite_main_0_cpu1_rmst_map0" offset="0x3D00" width="32" description="The Map Register defines the fields for the master Ipulsar_lite_main_0.cpu1_rmst per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipulsar_lite_main_0_cpu1_wmst_map0" acronym="QOS_REGS_Ipulsar_lite_main_0_cpu1_wmst_map0" offset="0x4100" width="32" description="The Map Register defines the fields for the master Ipulsar_lite_main_0.cpu1_wmst per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipulsar_lite_main_1_cpu0_rmst_map0" acronym="QOS_REGS_Ipulsar_lite_main_1_cpu0_rmst_map0" offset="0x5100" width="32" description="The Map Register defines the fields for the master Ipulsar_lite_main_1.cpu0_rmst per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipulsar_lite_main_1_cpu0_wmst_map0" acronym="QOS_REGS_Ipulsar_lite_main_1_cpu0_wmst_map0" offset="0x5500" width="32" description="The Map Register defines the fields for the master Ipulsar_lite_main_1.cpu0_wmst per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipulsar_lite_main_1_cpu1_rmst_map0" acronym="QOS_REGS_Ipulsar_lite_main_1_cpu1_rmst_map0" offset="0x6500" width="32" description="The Map Register defines the fields for the master Ipulsar_lite_main_1.cpu1_rmst per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipulsar_lite_main_1_cpu1_wmst_map0" acronym="QOS_REGS_Ipulsar_lite_main_1_cpu1_wmst_map0" offset="0x6900" width="32" description="The Map Register defines the fields for the master Ipulsar_lite_main_1.cpu1_wmst per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iicss_g_16ff_main_0_pr1_ext_vbusm_map0" acronym="QOS_REGS_Iicss_g_16ff_main_0_pr1_ext_vbusm_map0" offset="0x7900" width="32" description="The Map Register defines the fields for the master Iicss_g_16ff_main_0.pr1_ext_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iicss_g_16ff_main_0_pr1_ext_vbusm_map1" acronym="QOS_REGS_Iicss_g_16ff_main_0_pr1_ext_vbusm_map1" offset="0x7904" width="32" description="The Map Register defines the fields for the master Iicss_g_16ff_main_0.pr1_ext_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iicss_g_16ff_main_0_pr1_ext_vbusm_map2" acronym="QOS_REGS_Iicss_g_16ff_main_0_pr1_ext_vbusm_map2" offset="0x7908" width="32" description="The Map Register defines the fields for the master Iicss_g_16ff_main_0.pr1_ext_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iicss_g_16ff_main_0_pr1_ext_vbusm_map3" acronym="QOS_REGS_Iicss_g_16ff_main_0_pr1_ext_vbusm_map3" offset="0x790C" width="32" description="The Map Register defines the fields for the master Iicss_g_16ff_main_0.pr1_ext_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iicss_g_16ff_main_0_pr1_ext_vbusm_map4" acronym="QOS_REGS_Iicss_g_16ff_main_0_pr1_ext_vbusm_map4" offset="0x7910" width="32" description="The Map Register defines the fields for the master Iicss_g_16ff_main_0.pr1_ext_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iicss_g_16ff_main_0_pr1_ext_vbusm_map5" acronym="QOS_REGS_Iicss_g_16ff_main_0_pr1_ext_vbusm_map5" offset="0x7914" width="32" description="The Map Register defines the fields for the master Iicss_g_16ff_main_0.pr1_ext_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iicss_g_16ff_main_0_pr1_ext_vbusm_map6" acronym="QOS_REGS_Iicss_g_16ff_main_0_pr1_ext_vbusm_map6" offset="0x7918" width="32" description="The Map Register defines the fields for the master Iicss_g_16ff_main_0.pr1_ext_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iicss_g_16ff_main_0_pr1_ext_vbusm_map7" acronym="QOS_REGS_Iicss_g_16ff_main_0_pr1_ext_vbusm_map7" offset="0x791C" width="32" description="The Map Register defines the fields for the master Iicss_g_16ff_main_0.pr1_ext_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iicss_g_16ff_main_0_pr1_ext_vbusm_map8" acronym="QOS_REGS_Iicss_g_16ff_main_0_pr1_ext_vbusm_map8" offset="0x7920" width="32" description="The Map Register defines the fields for the master Iicss_g_16ff_main_0.pr1_ext_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iicss_g_16ff_main_0_pr1_ext_vbusm_map9" acronym="QOS_REGS_Iicss_g_16ff_main_0_pr1_ext_vbusm_map9" offset="0x7924" width="32" description="The Map Register defines the fields for the master Iicss_g_16ff_main_0.pr1_ext_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iicss_g_16ff_main_0_pr1_ext_vbusm_map10" acronym="QOS_REGS_Iicss_g_16ff_main_0_pr1_ext_vbusm_map10" offset="0x7928" width="32" description="The Map Register defines the fields for the master Iicss_g_16ff_main_0.pr1_ext_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iicss_g_16ff_main_0_pr1_ext_vbusm_map11" acronym="QOS_REGS_Iicss_g_16ff_main_0_pr1_ext_vbusm_map11" offset="0x792C" width="32" description="The Map Register defines the fields for the master Iicss_g_16ff_main_0.pr1_ext_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iicss_g_16ff_main_0_pr1_ext_vbusm_map12" acronym="QOS_REGS_Iicss_g_16ff_main_0_pr1_ext_vbusm_map12" offset="0x7930" width="32" description="The Map Register defines the fields for the master Iicss_g_16ff_main_0.pr1_ext_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iicss_g_16ff_main_0_pr1_ext_vbusm_map13" acronym="QOS_REGS_Iicss_g_16ff_main_0_pr1_ext_vbusm_map13" offset="0x7934" width="32" description="The Map Register defines the fields for the master Iicss_g_16ff_main_0.pr1_ext_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iicss_g_16ff_main_0_pr1_ext_vbusm_map14" acronym="QOS_REGS_Iicss_g_16ff_main_0_pr1_ext_vbusm_map14" offset="0x7938" width="32" description="The Map Register defines the fields for the master Iicss_g_16ff_main_0.pr1_ext_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iicss_g_16ff_main_0_pr1_ext_vbusm_map15" acronym="QOS_REGS_Iicss_g_16ff_main_0_pr1_ext_vbusm_map15" offset="0x793C" width="32" description="The Map Register defines the fields for the master Iicss_g_16ff_main_0.pr1_ext_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iicss_g_16ff_main_1_pr1_ext_vbusm_map0" acronym="QOS_REGS_Iicss_g_16ff_main_1_pr1_ext_vbusm_map0" offset="0x7D00" width="32" description="The Map Register defines the fields for the master Iicss_g_16ff_main_1.pr1_ext_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iicss_g_16ff_main_1_pr1_ext_vbusm_map1" acronym="QOS_REGS_Iicss_g_16ff_main_1_pr1_ext_vbusm_map1" offset="0x7D04" width="32" description="The Map Register defines the fields for the master Iicss_g_16ff_main_1.pr1_ext_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iicss_g_16ff_main_1_pr1_ext_vbusm_map2" acronym="QOS_REGS_Iicss_g_16ff_main_1_pr1_ext_vbusm_map2" offset="0x7D08" width="32" description="The Map Register defines the fields for the master Iicss_g_16ff_main_1.pr1_ext_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iicss_g_16ff_main_1_pr1_ext_vbusm_map3" acronym="QOS_REGS_Iicss_g_16ff_main_1_pr1_ext_vbusm_map3" offset="0x7D0C" width="32" description="The Map Register defines the fields for the master Iicss_g_16ff_main_1.pr1_ext_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iicss_g_16ff_main_1_pr1_ext_vbusm_map4" acronym="QOS_REGS_Iicss_g_16ff_main_1_pr1_ext_vbusm_map4" offset="0x7D10" width="32" description="The Map Register defines the fields for the master Iicss_g_16ff_main_1.pr1_ext_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iicss_g_16ff_main_1_pr1_ext_vbusm_map5" acronym="QOS_REGS_Iicss_g_16ff_main_1_pr1_ext_vbusm_map5" offset="0x7D14" width="32" description="The Map Register defines the fields for the master Iicss_g_16ff_main_1.pr1_ext_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iicss_g_16ff_main_1_pr1_ext_vbusm_map6" acronym="QOS_REGS_Iicss_g_16ff_main_1_pr1_ext_vbusm_map6" offset="0x7D18" width="32" description="The Map Register defines the fields for the master Iicss_g_16ff_main_1.pr1_ext_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iicss_g_16ff_main_1_pr1_ext_vbusm_map7" acronym="QOS_REGS_Iicss_g_16ff_main_1_pr1_ext_vbusm_map7" offset="0x7D1C" width="32" description="The Map Register defines the fields for the master Iicss_g_16ff_main_1.pr1_ext_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iicss_g_16ff_main_1_pr1_ext_vbusm_map8" acronym="QOS_REGS_Iicss_g_16ff_main_1_pr1_ext_vbusm_map8" offset="0x7D20" width="32" description="The Map Register defines the fields for the master Iicss_g_16ff_main_1.pr1_ext_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iicss_g_16ff_main_1_pr1_ext_vbusm_map9" acronym="QOS_REGS_Iicss_g_16ff_main_1_pr1_ext_vbusm_map9" offset="0x7D24" width="32" description="The Map Register defines the fields for the master Iicss_g_16ff_main_1.pr1_ext_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iicss_g_16ff_main_1_pr1_ext_vbusm_map10" acronym="QOS_REGS_Iicss_g_16ff_main_1_pr1_ext_vbusm_map10" offset="0x7D28" width="32" description="The Map Register defines the fields for the master Iicss_g_16ff_main_1.pr1_ext_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iicss_g_16ff_main_1_pr1_ext_vbusm_map11" acronym="QOS_REGS_Iicss_g_16ff_main_1_pr1_ext_vbusm_map11" offset="0x7D2C" width="32" description="The Map Register defines the fields for the master Iicss_g_16ff_main_1.pr1_ext_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iicss_g_16ff_main_1_pr1_ext_vbusm_map12" acronym="QOS_REGS_Iicss_g_16ff_main_1_pr1_ext_vbusm_map12" offset="0x7D30" width="32" description="The Map Register defines the fields for the master Iicss_g_16ff_main_1.pr1_ext_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iicss_g_16ff_main_1_pr1_ext_vbusm_map13" acronym="QOS_REGS_Iicss_g_16ff_main_1_pr1_ext_vbusm_map13" offset="0x7D34" width="32" description="The Map Register defines the fields for the master Iicss_g_16ff_main_1.pr1_ext_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iicss_g_16ff_main_1_pr1_ext_vbusm_map14" acronym="QOS_REGS_Iicss_g_16ff_main_1_pr1_ext_vbusm_map14" offset="0x7D38" width="32" description="The Map Register defines the fields for the master Iicss_g_16ff_main_1.pr1_ext_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iicss_g_16ff_main_1_pr1_ext_vbusm_map15" acronym="QOS_REGS_Iicss_g_16ff_main_1_pr1_ext_vbusm_map15" offset="0x7D3C" width="32" description="The Map Register defines the fields for the master Iicss_g_16ff_main_1.pr1_ext_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g2x1_64_main_0_pcie_mst_rd_map0" acronym="QOS_REGS_Ipcie_g2x1_64_main_0_pcie_mst_rd_map0" offset="0x8100" width="32" description="The Map Register defines the fields for the master Ipcie_g2x1_64_main_0.pcie_mst_rd per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g2x1_64_main_0_pcie_mst_rd_map1" acronym="QOS_REGS_Ipcie_g2x1_64_main_0_pcie_mst_rd_map1" offset="0x8104" width="32" description="The Map Register defines the fields for the master Ipcie_g2x1_64_main_0.pcie_mst_rd per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g2x1_64_main_0_pcie_mst_rd_map2" acronym="QOS_REGS_Ipcie_g2x1_64_main_0_pcie_mst_rd_map2" offset="0x8108" width="32" description="The Map Register defines the fields for the master Ipcie_g2x1_64_main_0.pcie_mst_rd per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g2x1_64_main_0_pcie_mst_rd_map3" acronym="QOS_REGS_Ipcie_g2x1_64_main_0_pcie_mst_rd_map3" offset="0x810C" width="32" description="The Map Register defines the fields for the master Ipcie_g2x1_64_main_0.pcie_mst_rd per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g2x1_64_main_0_pcie_mst_rd_map4" acronym="QOS_REGS_Ipcie_g2x1_64_main_0_pcie_mst_rd_map4" offset="0x8110" width="32" description="The Map Register defines the fields for the master Ipcie_g2x1_64_main_0.pcie_mst_rd per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g2x1_64_main_0_pcie_mst_rd_map5" acronym="QOS_REGS_Ipcie_g2x1_64_main_0_pcie_mst_rd_map5" offset="0x8114" width="32" description="The Map Register defines the fields for the master Ipcie_g2x1_64_main_0.pcie_mst_rd per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g2x1_64_main_0_pcie_mst_rd_map6" acronym="QOS_REGS_Ipcie_g2x1_64_main_0_pcie_mst_rd_map6" offset="0x8118" width="32" description="The Map Register defines the fields for the master Ipcie_g2x1_64_main_0.pcie_mst_rd per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g2x1_64_main_0_pcie_mst_rd_map7" acronym="QOS_REGS_Ipcie_g2x1_64_main_0_pcie_mst_rd_map7" offset="0x811C" width="32" description="The Map Register defines the fields for the master Ipcie_g2x1_64_main_0.pcie_mst_rd per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g2x1_64_main_0_pcie_mst_wr_map0" acronym="QOS_REGS_Ipcie_g2x1_64_main_0_pcie_mst_wr_map0" offset="0x8500" width="32" description="The Map Register defines the fields for the master Ipcie_g2x1_64_main_0.pcie_mst_wr per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g2x1_64_main_0_pcie_mst_wr_map1" acronym="QOS_REGS_Ipcie_g2x1_64_main_0_pcie_mst_wr_map1" offset="0x8504" width="32" description="The Map Register defines the fields for the master Ipcie_g2x1_64_main_0.pcie_mst_wr per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g2x1_64_main_0_pcie_mst_wr_map2" acronym="QOS_REGS_Ipcie_g2x1_64_main_0_pcie_mst_wr_map2" offset="0x8508" width="32" description="The Map Register defines the fields for the master Ipcie_g2x1_64_main_0.pcie_mst_wr per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g2x1_64_main_0_pcie_mst_wr_map3" acronym="QOS_REGS_Ipcie_g2x1_64_main_0_pcie_mst_wr_map3" offset="0x850C" width="32" description="The Map Register defines the fields for the master Ipcie_g2x1_64_main_0.pcie_mst_wr per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g2x1_64_main_0_pcie_mst_wr_map4" acronym="QOS_REGS_Ipcie_g2x1_64_main_0_pcie_mst_wr_map4" offset="0x8510" width="32" description="The Map Register defines the fields for the master Ipcie_g2x1_64_main_0.pcie_mst_wr per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g2x1_64_main_0_pcie_mst_wr_map5" acronym="QOS_REGS_Ipcie_g2x1_64_main_0_pcie_mst_wr_map5" offset="0x8514" width="32" description="The Map Register defines the fields for the master Ipcie_g2x1_64_main_0.pcie_mst_wr per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g2x1_64_main_0_pcie_mst_wr_map6" acronym="QOS_REGS_Ipcie_g2x1_64_main_0_pcie_mst_wr_map6" offset="0x8518" width="32" description="The Map Register defines the fields for the master Ipcie_g2x1_64_main_0.pcie_mst_wr per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ipcie_g2x1_64_main_0_pcie_mst_wr_map7" acronym="QOS_REGS_Ipcie_g2x1_64_main_0_pcie_mst_wr_map7" offset="0x851C" width="32" description="The Map Register defines the fields for the master Ipcie_g2x1_64_main_0.pcie_mst_wr per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_map0" acronym="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_map0" offset="0x8900" width="32" description="The Map Register defines the fields for the master Iemmcsd4ss_main_0.emmcsdss_wr per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_map0" acronym="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_map0" offset="0x8D00" width="32" description="The Map Register defines the fields for the master Iemmcsd4ss_main_0.emmcsdss_rd per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Isa2_ul_main_0_ctxcach_ext_dma_map0" acronym="QOS_REGS_Isa2_ul_main_0_ctxcach_ext_dma_map0" offset="0x9100" width="32" description="The Map Register defines the fields for the master Isa2_ul_main_0.ctxcach_ext_dma per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss64_16ffc_main_0_mstr0_map0" acronym="QOS_REGS_Iusb3p0ss64_16ffc_main_0_mstr0_map0" offset="0x9500" width="32" description="The Map Register defines the fields for the master Iusb3p0ss64_16ffc_main_0.mstr0 per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss64_16ffc_main_0_mstr0_map1" acronym="QOS_REGS_Iusb3p0ss64_16ffc_main_0_mstr0_map1" offset="0x9504" width="32" description="The Map Register defines the fields for the master Iusb3p0ss64_16ffc_main_0.mstr0 per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss64_16ffc_main_0_mstr0_map2" acronym="QOS_REGS_Iusb3p0ss64_16ffc_main_0_mstr0_map2" offset="0x9508" width="32" description="The Map Register defines the fields for the master Iusb3p0ss64_16ffc_main_0.mstr0 per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss64_16ffc_main_0_mstr0_map3" acronym="QOS_REGS_Iusb3p0ss64_16ffc_main_0_mstr0_map3" offset="0x950C" width="32" description="The Map Register defines the fields for the master Iusb3p0ss64_16ffc_main_0.mstr0 per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss64_16ffc_main_0_mstr0_map4" acronym="QOS_REGS_Iusb3p0ss64_16ffc_main_0_mstr0_map4" offset="0x9510" width="32" description="The Map Register defines the fields for the master Iusb3p0ss64_16ffc_main_0.mstr0 per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss64_16ffc_main_0_mstr0_map5" acronym="QOS_REGS_Iusb3p0ss64_16ffc_main_0_mstr0_map5" offset="0x9514" width="32" description="The Map Register defines the fields for the master Iusb3p0ss64_16ffc_main_0.mstr0 per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss64_16ffc_main_0_mstr0_map6" acronym="QOS_REGS_Iusb3p0ss64_16ffc_main_0_mstr0_map6" offset="0x9518" width="32" description="The Map Register defines the fields for the master Iusb3p0ss64_16ffc_main_0.mstr0 per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss64_16ffc_main_0_mstr0_map7" acronym="QOS_REGS_Iusb3p0ss64_16ffc_main_0_mstr0_map7" offset="0x951C" width="32" description="The Map Register defines the fields for the master Iusb3p0ss64_16ffc_main_0.mstr0 per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss64_16ffc_main_0_mstw0_map0" acronym="QOS_REGS_Iusb3p0ss64_16ffc_main_0_mstw0_map0" offset="0x9900" width="32" description="The Map Register defines the fields for the master Iusb3p0ss64_16ffc_main_0.mstw0 per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss64_16ffc_main_0_mstw0_map1" acronym="QOS_REGS_Iusb3p0ss64_16ffc_main_0_mstw0_map1" offset="0x9904" width="32" description="The Map Register defines the fields for the master Iusb3p0ss64_16ffc_main_0.mstw0 per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss64_16ffc_main_0_mstw0_map2" acronym="QOS_REGS_Iusb3p0ss64_16ffc_main_0_mstw0_map2" offset="0x9908" width="32" description="The Map Register defines the fields for the master Iusb3p0ss64_16ffc_main_0.mstw0 per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss64_16ffc_main_0_mstw0_map3" acronym="QOS_REGS_Iusb3p0ss64_16ffc_main_0_mstw0_map3" offset="0x990C" width="32" description="The Map Register defines the fields for the master Iusb3p0ss64_16ffc_main_0.mstw0 per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss64_16ffc_main_0_mstw0_map4" acronym="QOS_REGS_Iusb3p0ss64_16ffc_main_0_mstw0_map4" offset="0x9910" width="32" description="The Map Register defines the fields for the master Iusb3p0ss64_16ffc_main_0.mstw0 per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss64_16ffc_main_0_mstw0_map5" acronym="QOS_REGS_Iusb3p0ss64_16ffc_main_0_mstw0_map5" offset="0x9914" width="32" description="The Map Register defines the fields for the master Iusb3p0ss64_16ffc_main_0.mstw0 per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss64_16ffc_main_0_mstw0_map6" acronym="QOS_REGS_Iusb3p0ss64_16ffc_main_0_mstw0_map6" offset="0x9918" width="32" description="The Map Register defines the fields for the master Iusb3p0ss64_16ffc_main_0.mstw0 per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb3p0ss64_16ffc_main_0_mstw0_map7" acronym="QOS_REGS_Iusb3p0ss64_16ffc_main_0_mstw0_map7" offset="0x991C" width="32" description="The Map Register defines the fields for the master Iusb3p0ss64_16ffc_main_0.mstw0 per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmr_map0" acronym="QOS_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmr_map0" offset="0xA100" width="32" description="The Map Register defines the fields for the master Idebugss_k3_wrap_cv0_main_0.vbusmr per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmw_map0" acronym="QOS_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmw_map0" offset="0xA500" width="32" description="The Map Register defines the fields for the master Idebugss_k3_wrap_cv0_main_0.vbusmw per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
</module>