<stg><name>toplevel</name>


<trans_list>

<trans id="429" from="1" to="2">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="2" to="3">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="3" to="4">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="4" to="5">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="5" to="6">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="6" to="7">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="7" to="8">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="8" to="9">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="9" to="12">
<condition id="134">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="9" to="10">
<condition id="137">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="10" to="11">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="11" to="9">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="12" to="13">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="13" to="14">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="14" to="15">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="15" to="16">
<condition id="90">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="15" to="35">
<condition id="122">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="16" to="17">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="17" to="18">
<condition id="93">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="17" to="14">
<condition id="120">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="18" to="29">
<condition id="94">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="18" to="19">
<condition id="96">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="19" to="20">
<condition id="97">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="19" to="18">
<condition id="110">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="20" to="21">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="21" to="22">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="22" to="23">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="23" to="24">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="24" to="25">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="25" to="26">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="26" to="27">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="27" to="28">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="28" to="19">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="29" to="30">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="30" to="31">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="31" to="32">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="32" to="33">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="33" to="34">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="34" to="16">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="35" to="38">
<condition id="138">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="35" to="36">
<condition id="141">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="36" to="37">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="37" to="35">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="38" to="39">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="39" to="40">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="40" to="41">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="41" to="42">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="43" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ram_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ram)

]]></Node>
<StgValue><ssdm name="ram_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %ram1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %ram_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="ram1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="30">
<![CDATA[
:2  %tmp_7 = zext i30 %ram1 to i64

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:3  %MAXI_addr = getelementptr i32* %MAXI, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="MAXI_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 108000)

]]></Node>
<StgValue><ssdm name="MAXI_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="48" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 108000)

]]></Node>
<StgValue><ssdm name="MAXI_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 108000)

]]></Node>
<StgValue><ssdm name="MAXI_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="50" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 108000)

]]></Node>
<StgValue><ssdm name="MAXI_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="51" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 108000)

]]></Node>
<StgValue><ssdm name="MAXI_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="52" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 108000)

]]></Node>
<StgValue><ssdm name="MAXI_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="53" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %MAXI), !map !97

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %length_r) nounwind, !map !101

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %height) nounwind, !map !105

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %scaledLength) nounwind, !map !109

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !113

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @toplevel_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i32* %MAXI, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i32 %ram, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(i32* %length_r, [10 x i8]* @p_str4, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i32* %height, [10 x i8]* @p_str4, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i32* %scaledLength, [10 x i8]* @p_str4, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 108000)

]]></Node>
<StgValue><ssdm name="MAXI_addr_rd_req"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
burst.rd.header:0  %indvar = phi i17 [ 0, %0 ], [ %indvar_next, %burst.rd.body ]

]]></Node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
burst.rd.header:1  %exitcond1 = icmp eq i17 %indvar, -23072

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 108000, i64 108000, i64 108000)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
burst.rd.header:3  %indvar_next = add i17 %indvar, 1

]]></Node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header:4  br i1 %exitcond1, label %burst.rd.end, label %burst.rd.body

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="72" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.body:4  %MAXI_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %MAXI_addr)

]]></Node>
<StgValue><ssdm name="MAXI_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="73" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body:0  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin"/></StgValue>
</operation>

<operation id="74" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body:1  %empty = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="75" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.body:2  call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @memcpy_OC_sectionDat)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="17">
<![CDATA[
burst.rd.body:3  %indvar1 = zext i17 %indvar to i64

]]></Node>
<StgValue><ssdm name="indvar1"/></StgValue>
</operation>

<operation id="77" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body:5  %sectionDataCopy_addr = getelementptr [108000 x i32]* @sectionDataCopy, i64 0, i64 %indvar1

]]></Node>
<StgValue><ssdm name="sectionDataCopy_addr"/></StgValue>
</operation>

<operation id="78" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
burst.rd.body:6  store i32 %MAXI_addr_read, i32* %sectionDataCopy_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body:7  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend"/></StgValue>
</operation>

<operation id="80" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body:8  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="81" st_id="12" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end:0  %length_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %length_r)

]]></Node>
<StgValue><ssdm name="length_read"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end:1  %height_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %height)

]]></Node>
<StgValue><ssdm name="height_read"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="83" st_id="13" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end:0  %length_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %length_r)

]]></Node>
<StgValue><ssdm name="length_read"/></StgValue>
</operation>

<operation id="84" st_id="13" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end:1  %height_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %height)

]]></Node>
<StgValue><ssdm name="height_read"/></StgValue>
</operation>

<operation id="85" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="32">
<![CDATA[
burst.rd.end:2  %tmp = zext i32 %height_read to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="86" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
burst.rd.end:3  %tmp_1 = zext i32 %length_read to i64

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="87" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end:4  %tmp_15 = shl i32 %length_read, 2

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="88" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end:5  %tmp_22 = sub i32 %tmp_15, %length_read

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="89" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="32">
<![CDATA[
burst.rd.end:6  %tmp_25 = zext i32 %tmp_22 to i64

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="90" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end:7  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="91" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:1  %windowX = phi i64 [ %x, %9 ], [ 0, %burst.rd.end ]

]]></Node>
<StgValue><ssdm name="windowX"/></StgValue>
</operation>

<operation id="92" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:2  %indvars_iv3 = phi i64 [ %indvars_iv_next3, %9 ], [ 8, %burst.rd.end ]

]]></Node>
<StgValue><ssdm name="indvars_iv3"/></StgValue>
</operation>

<operation id="93" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_2 = icmp ugt i64 %indvars_iv3, %windowX

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="94" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_4 = icmp ugt i64 %indvars_iv3, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="95" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %indvars_iv1 = phi i64 [ %indvars_iv_next4, %9 ], [ 7, %burst.rd.end ]

]]></Node>
<StgValue><ssdm name="indvars_iv1"/></StgValue>
</operation>

<operation id="96" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:3  %indvars_iv4 = phi i64 [ %indvars_iv_next2, %9 ], [ -1, %burst.rd.end ]

]]></Node>
<StgValue><ssdm name="indvars_iv4"/></StgValue>
</operation>

<operation id="97" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:4  %p_s = phi i7 [ %scaledX_V, %9 ], [ 0, %burst.rd.end ]

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="98" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %umax1 = select i1 %tmp_2, i64 %indvars_iv3, i64 %windowX

]]></Node>
<StgValue><ssdm name="umax1"/></StgValue>
</operation>

<operation id="99" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_3 = sub i64 %indvars_iv4, %umax1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="100" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %umax2 = select i1 %tmp_4, i64 %indvars_iv3, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="umax2"/></StgValue>
</operation>

<operation id="101" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_5 = sub i64 %indvars_iv1, %umax2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="102" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_6 = icmp ugt i64 %tmp_3, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="103" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %umax3 = select i1 %tmp_6, i64 %tmp_3, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="umax3"/></StgValue>
</operation>

<operation id="104" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_9 = icmp ult i64 %windowX, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="105" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:14  %scaledX_V = add i7 %p_s, 1

]]></Node>
<StgValue><ssdm name="scaledX_V"/></StgValue>
</operation>

<operation id="106" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %tmp_9, label %2, label %burst.wr.header.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="109" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="7">
<![CDATA[
:3  %tmp_s = zext i7 %p_s to i32

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="111" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.header.preheader:0  %MAXI_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %MAXI_addr, i32 1688)

]]></Node>
<StgValue><ssdm name="MAXI_addr_wr_req"/></StgValue>
</operation>

<operation id="113" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.header.preheader:1  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="114" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:1  %windowY = phi i64 [ %y, %.critedge ], [ 0, %2 ]

]]></Node>
<StgValue><ssdm name="windowY"/></StgValue>
</operation>

<operation id="115" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:2  %indvars_iv7 = phi i64 [ %indvars_iv_next6, %.critedge ], [ 8, %2 ]

]]></Node>
<StgValue><ssdm name="indvars_iv7"/></StgValue>
</operation>

<operation id="116" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_10 = icmp ugt i64 %indvars_iv7, %windowY

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="117" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_12 = icmp ugt i64 %indvars_iv7, %tmp

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="118" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %indvars_iv5 = phi i64 [ %indvars_iv_next7, %.critedge ], [ 7, %2 ]

]]></Node>
<StgValue><ssdm name="indvars_iv5"/></StgValue>
</operation>

<operation id="119" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:3  %indvars_iv = phi i64 [ %indvars_iv_next, %.critedge ], [ -1, %2 ]

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="120" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:4  %p_0194_1 = phi i7 [ %scaledY_V, %.critedge ], [ 0, %2 ]

]]></Node>
<StgValue><ssdm name="p_0194_1"/></StgValue>
</operation>

<operation id="121" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %umax = select i1 %tmp_10, i64 %indvars_iv7, i64 %windowY

]]></Node>
<StgValue><ssdm name="umax"/></StgValue>
</operation>

<operation id="122" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_11 = sub i64 %indvars_iv, %umax

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="123" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %umax4 = select i1 %tmp_12, i64 %indvars_iv7, i64 %tmp

]]></Node>
<StgValue><ssdm name="umax4"/></StgValue>
</operation>

<operation id="124" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_13 = sub i64 %indvars_iv5, %umax4

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="125" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_14 = icmp ugt i64 %tmp_11, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="126" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %umax5 = select i1 %tmp_14, i64 %tmp_11, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="umax5"/></StgValue>
</operation>

<operation id="127" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_16 = icmp ult i64 %windowY, %tmp

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="128" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:14  %scaledY_V = add i7 %p_0194_1, 1

]]></Node>
<StgValue><ssdm name="scaledY_V"/></StgValue>
</operation>

<operation id="129" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %tmp_16, label %4, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="132" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str6, i32 %tmp_8) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="135" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %x = add i64 %windowX, 8

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="136" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %indvars_iv_next2 = add i64 %indvars_iv4, 8

]]></Node>
<StgValue><ssdm name="indvars_iv_next2"/></StgValue>
</operation>

<operation id="137" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %indvars_iv_next3 = add i64 %indvars_iv3, 8

]]></Node>
<StgValue><ssdm name="indvars_iv_next3"/></StgValue>
</operation>

<operation id="138" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %indvars_iv_next4 = add i64 %indvars_iv1, 8

]]></Node>
<StgValue><ssdm name="indvars_iv_next4"/></StgValue>
</operation>

<operation id="139" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="140" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
:0  %rollingAverage_V_2_2 = phi i14 [ 0, %4 ], [ %rollingAverage_V_2_3, %.critedge290 ]

]]></Node>
<StgValue><ssdm name="rollingAverage_V_2_2"/></StgValue>
</operation>

<operation id="141" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
:1  %rollingAverage_V_1_2 = phi i14 [ 0, %4 ], [ %rollingAverage_V_1_3, %.critedge290 ]

]]></Node>
<StgValue><ssdm name="rollingAverage_V_1_2"/></StgValue>
</operation>

<operation id="142" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
:2  %rollingAverage_V_0_2 = phi i14 [ 0, %4 ], [ %rollingAverage_V_0_3, %.critedge290 ]

]]></Node>
<StgValue><ssdm name="rollingAverage_V_0_2"/></StgValue>
</operation>

<operation id="143" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:3  %windowX1 = phi i64 [ %windowX, %4 ], [ %windowX_1, %.critedge290 ]

]]></Node>
<StgValue><ssdm name="windowX1"/></StgValue>
</operation>

<operation id="144" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_28 = sub i64 %indvars_iv4, %umax3

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="145" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %exitcond3 = icmp eq i64 %windowX1, %tmp_28

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="146" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond3, label %.critedge, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="149" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_100 = shl i64 %windowX1, 2

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="151" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_29 = sub i64 %tmp_100, %windowX1

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="152" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="18" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:0  %scaledLength_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %scaledLength)

]]></Node>
<StgValue><ssdm name="scaledLength_read"/></StgValue>
</operation>

<operation id="154" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge:123  %indvars_iv_next6 = add i64 8, %indvars_iv7

]]></Node>
<StgValue><ssdm name="indvars_iv_next6"/></StgValue>
</operation>

<operation id="155" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge:124  %indvars_iv_next7 = add i64 8, %indvars_iv5

]]></Node>
<StgValue><ssdm name="indvars_iv_next7"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="156" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
:0  %rollingAverage_V_2_3 = phi i14 [ %rollingAverage_V_2_2, %6 ], [ %rollingAverage_2_V, %8 ]

]]></Node>
<StgValue><ssdm name="rollingAverage_V_2_3"/></StgValue>
</operation>

<operation id="157" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
:1  %rollingAverage_V_1_3 = phi i14 [ %rollingAverage_V_1_2, %6 ], [ %rollingAverage_1_V, %8 ]

]]></Node>
<StgValue><ssdm name="rollingAverage_V_1_3"/></StgValue>
</operation>

<operation id="158" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
:2  %rollingAverage_V_0_3 = phi i14 [ %rollingAverage_V_0_2, %6 ], [ %rollingAverage_0_V, %8 ]

]]></Node>
<StgValue><ssdm name="rollingAverage_V_0_3"/></StgValue>
</operation>

<operation id="159" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:3  %windowY1 = phi i64 [ %windowY, %6 ], [ %windowY_1, %8 ]

]]></Node>
<StgValue><ssdm name="windowY1"/></StgValue>
</operation>

<operation id="160" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_101 = sub i64 %indvars_iv, %umax5

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="161" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %exitcond = icmp eq i64 %windowY1, %tmp_101

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="162" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond, label %.critedge290, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="19" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_32 = mul i64 %windowY1, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="164" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:108  %windowY_1 = add i64 1, %windowY1

]]></Node>
<StgValue><ssdm name="windowY_1"/></StgValue>
</operation>

<operation id="165" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge290:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="166" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge290:1  %windowX_1 = add i64 %windowX1, 1

]]></Node>
<StgValue><ssdm name="windowX_1"/></StgValue>
</operation>

<operation id="167" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
.critedge290:2  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="168" st_id="20" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_32 = mul i64 %windowY1, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="169" st_id="21" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_32 = mul i64 %windowY1, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="170" st_id="22" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_32 = mul i64 %windowY1, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="171" st_id="23" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_32 = mul i64 %windowY1, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="172" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_33 = add i64 %tmp_29, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="173" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="64">
<![CDATA[
:5  %current = trunc i64 %tmp_33 to i32

]]></Node>
<StgValue><ssdm name="current"/></StgValue>
</operation>

<operation id="174" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="64">
<![CDATA[
:6  %tmp_103 = trunc i64 %tmp_33 to i2

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="175" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="20" op_0_bw="20" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %adjSize3 = call i20 @_ssdm_op_PartSelect.i20.i64.i32.i32(i64 %tmp_33, i32 2, i32 21)

]]></Node>
<StgValue><ssdm name="adjSize3"/></StgValue>
</operation>

<operation id="176" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_37 = add i32 1, %current

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="177" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="2" op_0_bw="32">
<![CDATA[
:40  %tmp_121 = trunc i32 %tmp_37 to i2

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="178" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:41  %adjSize4 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %tmp_37, i32 2, i32 21)

]]></Node>
<StgValue><ssdm name="adjSize4"/></StgValue>
</operation>

<operation id="179" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %tmp_41 = add i32 2, %current

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="180" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="2" op_0_bw="32">
<![CDATA[
:74  %tmp_139 = trunc i32 %tmp_41 to i2

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="181" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:75  %adjSize5 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %tmp_41, i32 2, i32 21)

]]></Node>
<StgValue><ssdm name="adjSize5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="182" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:8  %mem_index_gep3 = add i20 6756, %adjSize3

]]></Node>
<StgValue><ssdm name="mem_index_gep3"/></StgValue>
</operation>

<operation id="183" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="21" op_0_bw="20">
<![CDATA[
:9  %adjSize104_cast = zext i20 %mem_index_gep3 to i21

]]></Node>
<StgValue><ssdm name="adjSize104_cast"/></StgValue>
</operation>

<operation id="184" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
:10  %addrCmp = icmp ult i20 %adjSize3, -6756

]]></Node>
<StgValue><ssdm name="addrCmp"/></StgValue>
</operation>

<operation id="185" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
:11  %addrCmp7 = icmp ult i20 %mem_index_gep3, 114756

]]></Node>
<StgValue><ssdm name="addrCmp7"/></StgValue>
</operation>

<operation id="186" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:12  %gepindex = add i21 -6756, %adjSize104_cast

]]></Node>
<StgValue><ssdm name="gepindex"/></StgValue>
</operation>

<operation id="187" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
:13  %gepindex11 = select i1 %addrCmp, i21 %gepindex, i21 107999

]]></Node>
<StgValue><ssdm name="gepindex11"/></StgValue>
</operation>

<operation id="188" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
:14  %gepindex2 = select i1 %addrCmp7, i21 %gepindex11, i21 107999

]]></Node>
<StgValue><ssdm name="gepindex2"/></StgValue>
</operation>

<operation id="189" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="21">
<![CDATA[
:15  %gepindex2_cast = sext i21 %gepindex2 to i64

]]></Node>
<StgValue><ssdm name="gepindex2_cast"/></StgValue>
</operation>

<operation id="190" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %sectionDataCopy_addr_1 = getelementptr [108000 x i32]* @sectionDataCopy, i64 0, i64 %gepindex2_cast

]]></Node>
<StgValue><ssdm name="sectionDataCopy_addr_1"/></StgValue>
</operation>

<operation id="191" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="17">
<![CDATA[
:17  %sectionDataCopy_load = load i32* %sectionDataCopy_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sectionDataCopy_load"/></StgValue>
</operation>

<operation id="192" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:42  %mem_index_gep4 = add i20 6756, %adjSize4

]]></Node>
<StgValue><ssdm name="mem_index_gep4"/></StgValue>
</operation>

<operation id="193" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="21" op_0_bw="20">
<![CDATA[
:43  %adjSize107_cast = zext i20 %mem_index_gep4 to i21

]]></Node>
<StgValue><ssdm name="adjSize107_cast"/></StgValue>
</operation>

<operation id="194" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
:44  %addrCmp8 = icmp ult i20 %adjSize4, -6756

]]></Node>
<StgValue><ssdm name="addrCmp8"/></StgValue>
</operation>

<operation id="195" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
:45  %addrCmp9 = icmp ult i20 %mem_index_gep4, 114756

]]></Node>
<StgValue><ssdm name="addrCmp9"/></StgValue>
</operation>

<operation id="196" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:46  %gepindex12 = add i21 -6756, %adjSize107_cast

]]></Node>
<StgValue><ssdm name="gepindex12"/></StgValue>
</operation>

<operation id="197" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
:47  %gepindex13 = select i1 %addrCmp8, i21 %gepindex12, i21 107999

]]></Node>
<StgValue><ssdm name="gepindex13"/></StgValue>
</operation>

<operation id="198" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
:48  %gepindex14 = select i1 %addrCmp9, i21 %gepindex13, i21 107999

]]></Node>
<StgValue><ssdm name="gepindex14"/></StgValue>
</operation>

<operation id="199" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="21">
<![CDATA[
:49  %gepindex2113_cast = sext i21 %gepindex14 to i64

]]></Node>
<StgValue><ssdm name="gepindex2113_cast"/></StgValue>
</operation>

<operation id="200" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %sectionDataCopy_addr_2 = getelementptr [108000 x i32]* @sectionDataCopy, i64 0, i64 %gepindex2113_cast

]]></Node>
<StgValue><ssdm name="sectionDataCopy_addr_2"/></StgValue>
</operation>

<operation id="201" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="17">
<![CDATA[
:51  %sectionDataCopy_load_1 = load i32* %sectionDataCopy_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sectionDataCopy_load_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="202" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="17">
<![CDATA[
:17  %sectionDataCopy_load = load i32* %sectionDataCopy_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sectionDataCopy_load"/></StgValue>
</operation>

<operation id="203" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:18  %start_pos = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_103, i3 0)

]]></Node>
<StgValue><ssdm name="start_pos"/></StgValue>
</operation>

<operation id="204" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:19  %end_pos3 = or i5 %start_pos, 7

]]></Node>
<StgValue><ssdm name="end_pos3"/></StgValue>
</operation>

<operation id="205" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:20  %tmp_104 = icmp ugt i5 %start_pos, %end_pos3

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="206" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="5">
<![CDATA[
:21  %tmp_105 = zext i5 %start_pos to i6

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="207" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="5">
<![CDATA[
:22  %tmp_106 = zext i5 %end_pos3 to i6

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="208" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:23  %tmp_107 = call i32 @llvm.part.select.i32(i32 %sectionDataCopy_load, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="209" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:24  %tmp_108 = sub i6 %tmp_105, %tmp_106

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="210" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:25  %tmp_109 = xor i6 %tmp_105, 31

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="211" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:26  %tmp_110 = sub i6 %tmp_106, %tmp_105

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="212" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:27  %tmp_111 = select i1 %tmp_104, i6 %tmp_108, i6 %tmp_110

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="213" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %tmp_112 = select i1 %tmp_104, i32 %tmp_107, i32 %sectionDataCopy_load

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="214" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:29  %tmp_113 = select i1 %tmp_104, i6 %tmp_109, i6 %tmp_105

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="215" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:30  %tmp_114 = sub i6 31, %tmp_111

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="216" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="6">
<![CDATA[
:31  %tmp_115 = zext i6 %tmp_113 to i32

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="217" st_id="26" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_117 = lshr i32 %tmp_112, %tmp_115

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="218" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="17">
<![CDATA[
:51  %sectionDataCopy_load_1 = load i32* %sectionDataCopy_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sectionDataCopy_load_1"/></StgValue>
</operation>

<operation id="219" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:52  %start_pos4 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_121, i3 0)

]]></Node>
<StgValue><ssdm name="start_pos4"/></StgValue>
</operation>

<operation id="220" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:53  %end_pos4 = or i5 %start_pos4, 7

]]></Node>
<StgValue><ssdm name="end_pos4"/></StgValue>
</operation>

<operation id="221" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:54  %tmp_122 = icmp ugt i5 %start_pos4, %end_pos4

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="222" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="5">
<![CDATA[
:55  %tmp_123 = zext i5 %start_pos4 to i6

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="223" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="5">
<![CDATA[
:56  %tmp_124 = zext i5 %end_pos4 to i6

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="224" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:57  %tmp_125 = call i32 @llvm.part.select.i32(i32 %sectionDataCopy_load_1, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="225" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:58  %tmp_126 = sub i6 %tmp_123, %tmp_124

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="226" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:59  %tmp_127 = xor i6 %tmp_123, 31

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="227" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:60  %tmp_128 = sub i6 %tmp_124, %tmp_123

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="228" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:61  %tmp_129 = select i1 %tmp_122, i6 %tmp_126, i6 %tmp_128

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="229" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:62  %tmp_130 = select i1 %tmp_122, i32 %tmp_125, i32 %sectionDataCopy_load_1

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="230" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:63  %tmp_131 = select i1 %tmp_122, i6 %tmp_127, i6 %tmp_123

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="231" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:64  %tmp_132 = sub i6 31, %tmp_129

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="232" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="6">
<![CDATA[
:65  %tmp_133 = zext i6 %tmp_131 to i32

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="233" st_id="26" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_135 = lshr i32 %tmp_130, %tmp_133

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="234" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:76  %mem_index_gep5 = add i20 6756, %adjSize5

]]></Node>
<StgValue><ssdm name="mem_index_gep5"/></StgValue>
</operation>

<operation id="235" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="21" op_0_bw="20">
<![CDATA[
:77  %adjSize119_cast = zext i20 %mem_index_gep5 to i21

]]></Node>
<StgValue><ssdm name="adjSize119_cast"/></StgValue>
</operation>

<operation id="236" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
:78  %addrCmp10 = icmp ult i20 %adjSize5, -6756

]]></Node>
<StgValue><ssdm name="addrCmp10"/></StgValue>
</operation>

<operation id="237" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
:79  %addrCmp11 = icmp ult i20 %mem_index_gep5, 114756

]]></Node>
<StgValue><ssdm name="addrCmp11"/></StgValue>
</operation>

<operation id="238" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:80  %gepindex15 = add i21 -6756, %adjSize119_cast

]]></Node>
<StgValue><ssdm name="gepindex15"/></StgValue>
</operation>

<operation id="239" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
:81  %gepindex16 = select i1 %addrCmp10, i21 %gepindex15, i21 107999

]]></Node>
<StgValue><ssdm name="gepindex16"/></StgValue>
</operation>

<operation id="240" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
:82  %gepindex17 = select i1 %addrCmp11, i21 %gepindex16, i21 107999

]]></Node>
<StgValue><ssdm name="gepindex17"/></StgValue>
</operation>

<operation id="241" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="21">
<![CDATA[
:83  %gepindex2125_cast = sext i21 %gepindex17 to i64

]]></Node>
<StgValue><ssdm name="gepindex2125_cast"/></StgValue>
</operation>

<operation id="242" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %sectionDataCopy_addr_3 = getelementptr [108000 x i32]* @sectionDataCopy, i64 0, i64 %gepindex2125_cast

]]></Node>
<StgValue><ssdm name="sectionDataCopy_addr_3"/></StgValue>
</operation>

<operation id="243" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="17">
<![CDATA[
:85  %sectionDataCopy_load_2 = load i32* %sectionDataCopy_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sectionDataCopy_load_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="244" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="6">
<![CDATA[
:32  %tmp_116 = zext i6 %tmp_114 to i32

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="245" st_id="27" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_118 = lshr i32 -1, %tmp_116

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="246" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_119 = and i32 %tmp_117, %tmp_118

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="247" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="32">
<![CDATA[
:36  %tmp_120 = trunc i32 %tmp_119 to i8

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="248" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="14" op_0_bw="8">
<![CDATA[
:37  %tmp_35 = zext i8 %tmp_120 to i14

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="249" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:38  %rollingAverage_0_V = add i14 %tmp_35, %rollingAverage_V_0_3

]]></Node>
<StgValue><ssdm name="rollingAverage_0_V"/></StgValue>
</operation>

<operation id="250" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="6">
<![CDATA[
:66  %tmp_134 = zext i6 %tmp_132 to i32

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="251" st_id="27" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %tmp_136 = lshr i32 -1, %tmp_134

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="252" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %tmp_137 = and i32 %tmp_135, %tmp_136

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="253" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="32">
<![CDATA[
:70  %tmp_138 = trunc i32 %tmp_137 to i8

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="254" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="14" op_0_bw="8">
<![CDATA[
:71  %tmp_39 = zext i8 %tmp_138 to i14

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="255" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:72  %rollingAverage_1_V = add i14 %tmp_39, %rollingAverage_V_1_3

]]></Node>
<StgValue><ssdm name="rollingAverage_1_V"/></StgValue>
</operation>

<operation id="256" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="17">
<![CDATA[
:85  %sectionDataCopy_load_2 = load i32* %sectionDataCopy_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sectionDataCopy_load_2"/></StgValue>
</operation>

<operation id="257" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:86  %start_pos5 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_139, i3 0)

]]></Node>
<StgValue><ssdm name="start_pos5"/></StgValue>
</operation>

<operation id="258" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:87  %end_pos5 = or i5 %start_pos5, 7

]]></Node>
<StgValue><ssdm name="end_pos5"/></StgValue>
</operation>

<operation id="259" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:88  %tmp_140 = icmp ugt i5 %start_pos5, %end_pos5

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="260" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="6" op_0_bw="5">
<![CDATA[
:89  %tmp_141 = zext i5 %start_pos5 to i6

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="261" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="5">
<![CDATA[
:90  %tmp_142 = zext i5 %end_pos5 to i6

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="262" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:91  %tmp_143 = call i32 @llvm.part.select.i32(i32 %sectionDataCopy_load_2, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="263" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:92  %tmp_144 = sub i6 %tmp_141, %tmp_142

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="264" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:93  %tmp_145 = xor i6 %tmp_141, 31

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="265" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:94  %tmp_146 = sub i6 %tmp_142, %tmp_141

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="266" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:95  %tmp_147 = select i1 %tmp_140, i6 %tmp_144, i6 %tmp_146

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="267" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:96  %tmp_148 = select i1 %tmp_140, i32 %tmp_143, i32 %sectionDataCopy_load_2

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="268" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:97  %tmp_149 = select i1 %tmp_140, i6 %tmp_145, i6 %tmp_141

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="269" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:98  %tmp_150 = sub i6 31, %tmp_147

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="270" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="6">
<![CDATA[
:99  %tmp_151 = zext i6 %tmp_149 to i32

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="271" st_id="27" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:101  %tmp_153 = lshr i32 %tmp_148, %tmp_151

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="272" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="274" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="6">
<![CDATA[
:100  %tmp_152 = zext i6 %tmp_150 to i32

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="276" st_id="28" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:102  %tmp_154 = lshr i32 -1, %tmp_152

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="277" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:103  %tmp_155 = and i32 %tmp_153, %tmp_154

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="278" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="32">
<![CDATA[
:104  %tmp_156 = trunc i32 %tmp_155 to i8

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="279" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="14" op_0_bw="8">
<![CDATA[
:105  %tmp_43 = zext i8 %tmp_156 to i14

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="280" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:106  %rollingAverage_2_V = add i14 %tmp_43, %rollingAverage_V_2_3

]]></Node>
<StgValue><ssdm name="rollingAverage_2_V"/></StgValue>
</operation>

<operation id="281" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:107  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_40) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="282" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
:109  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="283" st_id="29" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:0  %scaledLength_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %scaledLength)

]]></Node>
<StgValue><ssdm name="scaledLength_read"/></StgValue>
</operation>

<operation id="284" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:1  %i_op_assign = add i32 1, %scaledLength_read

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="285" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge:121  %y = add i64 8, %windowY

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="286" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge:122  %indvars_iv_next = add i64 8, %indvars_iv

]]></Node>
<StgValue><ssdm name="indvars_iv_next"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="287" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="7">
<![CDATA[
.critedge:2  %tmp_18 = zext i7 %p_0194_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="288" st_id="30" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:3  %tmp_19 = mul i32 %i_op_assign, %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="289" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:4  %tmp_20 = add i32 %tmp_19, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="290" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:5  %tmp_30 = shl i32 %tmp_20, 2

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="291" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:6  %index = sub i32 %tmp_30, %tmp_20

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="292" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="2" op_0_bw="32">
<![CDATA[
.critedge:8  %tmp_31 = trunc i32 %index to i2

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="293" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge:9  %adjSize = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %index, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="adjSize"/></StgValue>
</operation>

<operation id="294" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.critedge:19  %start_pos1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_31, i3 0)

]]></Node>
<StgValue><ssdm name="start_pos1"/></StgValue>
</operation>

<operation id="295" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge:20  %end_pos = or i5 %start_pos1, 7

]]></Node>
<StgValue><ssdm name="end_pos"/></StgValue>
</operation>

<operation id="296" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge:21  %tmp_34 = icmp ugt i5 %start_pos1, %end_pos

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="297" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge:7  %tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %rollingAverage_V_0_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="298" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.critedge:10  %mem_index_gep = add i14 4, %adjSize

]]></Node>
<StgValue><ssdm name="mem_index_gep"/></StgValue>
</operation>

<operation id="299" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="15" op_0_bw="14">
<![CDATA[
.critedge:11  %adjSize131_cast = zext i14 %mem_index_gep to i15

]]></Node>
<StgValue><ssdm name="adjSize131_cast"/></StgValue>
</operation>

<operation id="300" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.critedge:12  %addrCmp1 = icmp ult i14 %adjSize, -4

]]></Node>
<StgValue><ssdm name="addrCmp1"/></StgValue>
</operation>

<operation id="301" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.critedge:13  %addrCmp2 = icmp ult i14 %mem_index_gep, 1692

]]></Node>
<StgValue><ssdm name="addrCmp2"/></StgValue>
</operation>

<operation id="302" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.critedge:14  %gepindex1 = add i15 -4, %adjSize131_cast

]]></Node>
<StgValue><ssdm name="gepindex1"/></StgValue>
</operation>

<operation id="303" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.critedge:15  %gepindex3 = select i1 %addrCmp1, i15 %gepindex1, i15 1687

]]></Node>
<StgValue><ssdm name="gepindex3"/></StgValue>
</operation>

<operation id="304" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.critedge:16  %gepindex4 = select i1 %addrCmp2, i15 %gepindex3, i15 1687

]]></Node>
<StgValue><ssdm name="gepindex4"/></StgValue>
</operation>

<operation id="305" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="15">
<![CDATA[
.critedge:17  %gepindex2137_cast = sext i15 %gepindex4 to i64

]]></Node>
<StgValue><ssdm name="gepindex2137_cast"/></StgValue>
</operation>

<operation id="306" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:18  %newSectionData_addr_1 = getelementptr [1688 x i32]* @newSectionData, i64 0, i64 %gepindex2137_cast

]]></Node>
<StgValue><ssdm name="newSectionData_addr_1"/></StgValue>
</operation>

<operation id="307" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="6" op_0_bw="5">
<![CDATA[
.critedge:22  %tmp_38 = zext i5 %start_pos1 to i6

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="308" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="6" op_0_bw="5">
<![CDATA[
.critedge:23  %tmp_42 = zext i5 %end_pos to i6

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="309" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="8">
<![CDATA[
.critedge:24  %tmp_44 = zext i8 %tmp_21 to i32

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="310" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.critedge:25  %tmp_45 = xor i6 %tmp_38, 31

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="311" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.critedge:26  %tmp_46 = select i1 %tmp_34, i6 %tmp_38, i6 %tmp_42

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="312" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.critedge:27  %tmp_47 = select i1 %tmp_34, i6 %tmp_42, i6 %tmp_38

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="313" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.critedge:28  %tmp_48 = select i1 %tmp_34, i6 %tmp_45, i6 %tmp_38

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="314" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.critedge:29  %tmp_49 = xor i6 %tmp_46, 31

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="315" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="6">
<![CDATA[
.critedge:30  %tmp_50 = zext i6 %tmp_48 to i32

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="316" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="6">
<![CDATA[
.critedge:31  %tmp_51 = zext i6 %tmp_47 to i32

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="317" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="6">
<![CDATA[
.critedge:32  %tmp_52 = zext i6 %tmp_49 to i32

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="318" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:33  %tmp_53 = shl i32 %tmp_44, %tmp_50

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="319" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge:34  %tmp_54 = call i32 @llvm.part.select.i32(i32 %tmp_53, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="320" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge:35  %tmp_55 = select i1 %tmp_34, i32 %tmp_54, i32 %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="321" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:36  %tmp_56 = shl i32 -1, %tmp_51

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="322" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:37  %tmp_57 = lshr i32 -1, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="323" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:38  %p_demorgan = and i32 %tmp_56, %tmp_57

]]></Node>
<StgValue><ssdm name="p_demorgan"/></StgValue>
</operation>

<operation id="324" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:39  %tmp_58 = and i32 %tmp_55, %p_demorgan

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="325" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="4" op_0_bw="2">
<![CDATA[
.critedge:41  %tmp_59 = zext i2 %tmp_31 to i4

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="326" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge:42  %mask = shl i4 1, %tmp_59

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="327" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="4">
<![CDATA[
.critedge:43  call void @_ssdm_op_Write.bram.i32(i32* %newSectionData_addr_1, i32 %tmp_58, i4 %mask)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:45  %tmp_24 = add i32 1, %index

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="329" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="2" op_0_bw="32">
<![CDATA[
.critedge:46  %tmp_60 = trunc i32 %tmp_24 to i2

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="330" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge:47  %adjSize1 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %tmp_24, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="adjSize1"/></StgValue>
</operation>

<operation id="331" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.critedge:57  %start_pos2 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_60, i3 0)

]]></Node>
<StgValue><ssdm name="start_pos2"/></StgValue>
</operation>

<operation id="332" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge:58  %end_pos1 = or i5 %start_pos2, 7

]]></Node>
<StgValue><ssdm name="end_pos1"/></StgValue>
</operation>

<operation id="333" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge:59  %tmp_61 = icmp ugt i5 %start_pos2, %end_pos1

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="334" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:83  %tmp_27 = add i32 2, %index

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="335" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="2" op_0_bw="32">
<![CDATA[
.critedge:84  %tmp_80 = trunc i32 %tmp_27 to i2

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="336" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge:85  %adjSize2 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %tmp_27, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="adjSize2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="337" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge:44  %tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %rollingAverage_V_1_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="338" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.critedge:48  %mem_index_gep1 = add i14 4, %adjSize1

]]></Node>
<StgValue><ssdm name="mem_index_gep1"/></StgValue>
</operation>

<operation id="339" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="15" op_0_bw="14">
<![CDATA[
.critedge:49  %adjSize145_cast = zext i14 %mem_index_gep1 to i15

]]></Node>
<StgValue><ssdm name="adjSize145_cast"/></StgValue>
</operation>

<operation id="340" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.critedge:50  %addrCmp3 = icmp ult i14 %adjSize1, -4

]]></Node>
<StgValue><ssdm name="addrCmp3"/></StgValue>
</operation>

<operation id="341" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.critedge:51  %addrCmp4 = icmp ult i14 %mem_index_gep1, 1692

]]></Node>
<StgValue><ssdm name="addrCmp4"/></StgValue>
</operation>

<operation id="342" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.critedge:52  %gepindex5 = add i15 -4, %adjSize145_cast

]]></Node>
<StgValue><ssdm name="gepindex5"/></StgValue>
</operation>

<operation id="343" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.critedge:53  %gepindex6 = select i1 %addrCmp3, i15 %gepindex5, i15 1687

]]></Node>
<StgValue><ssdm name="gepindex6"/></StgValue>
</operation>

<operation id="344" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.critedge:54  %gepindex7 = select i1 %addrCmp4, i15 %gepindex6, i15 1687

]]></Node>
<StgValue><ssdm name="gepindex7"/></StgValue>
</operation>

<operation id="345" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="15">
<![CDATA[
.critedge:55  %gepindex2151_cast = sext i15 %gepindex7 to i64

]]></Node>
<StgValue><ssdm name="gepindex2151_cast"/></StgValue>
</operation>

<operation id="346" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:56  %newSectionData_addr_2 = getelementptr [1688 x i32]* @newSectionData, i64 0, i64 %gepindex2151_cast

]]></Node>
<StgValue><ssdm name="newSectionData_addr_2"/></StgValue>
</operation>

<operation id="347" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="6" op_0_bw="5">
<![CDATA[
.critedge:60  %tmp_62 = zext i5 %start_pos2 to i6

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="348" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="6" op_0_bw="5">
<![CDATA[
.critedge:61  %tmp_63 = zext i5 %end_pos1 to i6

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="349" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="8">
<![CDATA[
.critedge:62  %tmp_64 = zext i8 %tmp_23 to i32

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="350" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.critedge:63  %tmp_65 = xor i6 %tmp_62, 31

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="351" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.critedge:64  %tmp_66 = select i1 %tmp_61, i6 %tmp_62, i6 %tmp_63

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="352" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.critedge:65  %tmp_67 = select i1 %tmp_61, i6 %tmp_63, i6 %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="353" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.critedge:66  %tmp_68 = select i1 %tmp_61, i6 %tmp_65, i6 %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="354" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.critedge:67  %tmp_69 = xor i6 %tmp_66, 31

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="355" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="6">
<![CDATA[
.critedge:68  %tmp_70 = zext i6 %tmp_68 to i32

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="356" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="6">
<![CDATA[
.critedge:69  %tmp_71 = zext i6 %tmp_67 to i32

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="357" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="6">
<![CDATA[
.critedge:70  %tmp_72 = zext i6 %tmp_69 to i32

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="358" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:71  %tmp_73 = shl i32 %tmp_64, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="359" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge:72  %tmp_74 = call i32 @llvm.part.select.i32(i32 %tmp_73, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="360" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge:73  %tmp_75 = select i1 %tmp_61, i32 %tmp_74, i32 %tmp_73

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="361" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:74  %tmp_76 = shl i32 -1, %tmp_71

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="362" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:75  %tmp_77 = lshr i32 -1, %tmp_72

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="363" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:76  %p_demorgan1 = and i32 %tmp_76, %tmp_77

]]></Node>
<StgValue><ssdm name="p_demorgan1"/></StgValue>
</operation>

<operation id="364" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:77  %tmp_78 = and i32 %tmp_75, %p_demorgan1

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="365" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="4" op_0_bw="2">
<![CDATA[
.critedge:79  %tmp_79 = zext i2 %tmp_60 to i4

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="366" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge:80  %mask1 = shl i4 1, %tmp_79

]]></Node>
<StgValue><ssdm name="mask1"/></StgValue>
</operation>

<operation id="367" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="4">
<![CDATA[
.critedge:81  call void @_ssdm_op_Write.bram.i32(i32* %newSectionData_addr_2, i32 %tmp_78, i4 %mask1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.critedge:95  %start_pos3 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_80, i3 0)

]]></Node>
<StgValue><ssdm name="start_pos3"/></StgValue>
</operation>

<operation id="369" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge:96  %end_pos2 = or i5 %start_pos3, 7

]]></Node>
<StgValue><ssdm name="end_pos2"/></StgValue>
</operation>

<operation id="370" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge:97  %tmp_81 = icmp ugt i5 %start_pos3, %end_pos2

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="371" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.critedge:40  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([1688 x i32]* @newSectionData)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.critedge:78  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([1688 x i32]* @newSectionData)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge:82  %tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %rollingAverage_V_2_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="374" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.critedge:86  %mem_index_gep2 = add i14 4, %adjSize2

]]></Node>
<StgValue><ssdm name="mem_index_gep2"/></StgValue>
</operation>

<operation id="375" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="15" op_0_bw="14">
<![CDATA[
.critedge:87  %adjSize160_cast = zext i14 %mem_index_gep2 to i15

]]></Node>
<StgValue><ssdm name="adjSize160_cast"/></StgValue>
</operation>

<operation id="376" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.critedge:88  %addrCmp5 = icmp ult i14 %adjSize2, -4

]]></Node>
<StgValue><ssdm name="addrCmp5"/></StgValue>
</operation>

<operation id="377" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.critedge:89  %addrCmp6 = icmp ult i14 %mem_index_gep2, 1692

]]></Node>
<StgValue><ssdm name="addrCmp6"/></StgValue>
</operation>

<operation id="378" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.critedge:90  %gepindex8 = add i15 -4, %adjSize160_cast

]]></Node>
<StgValue><ssdm name="gepindex8"/></StgValue>
</operation>

<operation id="379" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.critedge:91  %gepindex9 = select i1 %addrCmp5, i15 %gepindex8, i15 1687

]]></Node>
<StgValue><ssdm name="gepindex9"/></StgValue>
</operation>

<operation id="380" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.critedge:92  %gepindex10 = select i1 %addrCmp6, i15 %gepindex9, i15 1687

]]></Node>
<StgValue><ssdm name="gepindex10"/></StgValue>
</operation>

<operation id="381" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="15">
<![CDATA[
.critedge:93  %gepindex2166_cast = sext i15 %gepindex10 to i64

]]></Node>
<StgValue><ssdm name="gepindex2166_cast"/></StgValue>
</operation>

<operation id="382" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:94  %newSectionData_addr_3 = getelementptr [1688 x i32]* @newSectionData, i64 0, i64 %gepindex2166_cast

]]></Node>
<StgValue><ssdm name="newSectionData_addr_3"/></StgValue>
</operation>

<operation id="383" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="6" op_0_bw="5">
<![CDATA[
.critedge:98  %tmp_82 = zext i5 %start_pos3 to i6

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="384" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="6" op_0_bw="5">
<![CDATA[
.critedge:99  %tmp_83 = zext i5 %end_pos2 to i6

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="385" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="8">
<![CDATA[
.critedge:100  %tmp_84 = zext i8 %tmp_26 to i32

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="386" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.critedge:101  %tmp_85 = xor i6 %tmp_82, 31

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="387" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.critedge:102  %tmp_86 = select i1 %tmp_81, i6 %tmp_82, i6 %tmp_83

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="388" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.critedge:103  %tmp_87 = select i1 %tmp_81, i6 %tmp_83, i6 %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="389" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.critedge:104  %tmp_88 = select i1 %tmp_81, i6 %tmp_85, i6 %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="390" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.critedge:105  %tmp_89 = xor i6 %tmp_86, 31

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="391" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="6">
<![CDATA[
.critedge:106  %tmp_90 = zext i6 %tmp_88 to i32

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="392" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="6">
<![CDATA[
.critedge:107  %tmp_91 = zext i6 %tmp_87 to i32

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="393" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="6">
<![CDATA[
.critedge:108  %tmp_92 = zext i6 %tmp_89 to i32

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="394" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:109  %tmp_93 = shl i32 %tmp_84, %tmp_90

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="395" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge:110  %tmp_94 = call i32 @llvm.part.select.i32(i32 %tmp_93, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="396" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge:111  %tmp_95 = select i1 %tmp_81, i32 %tmp_94, i32 %tmp_93

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="397" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:112  %tmp_96 = shl i32 -1, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="398" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:113  %tmp_97 = lshr i32 -1, %tmp_92

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="399" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:114  %p_demorgan2 = and i32 %tmp_96, %tmp_97

]]></Node>
<StgValue><ssdm name="p_demorgan2"/></StgValue>
</operation>

<operation id="400" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:115  %tmp_98 = and i32 %tmp_95, %p_demorgan2

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="401" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.critedge:116  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([1688 x i32]* @newSectionData)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="4" op_0_bw="2">
<![CDATA[
.critedge:117  %tmp_99 = zext i2 %tmp_80 to i4

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="403" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge:118  %mask2 = shl i4 1, %tmp_99

]]></Node>
<StgValue><ssdm name="mask2"/></StgValue>
</operation>

<operation id="404" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="4">
<![CDATA[
.critedge:119  call void @_ssdm_op_Write.bram.i32(i32* %newSectionData_addr_3, i32 %tmp_98, i4 %mask2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge:120  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str7, i32 %tmp_17) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="406" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
.critedge:125  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="407" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
burst.wr.header:0  %indvar2 = phi i11 [ %indvar_next1, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]

]]></Node>
<StgValue><ssdm name="indvar2"/></StgValue>
</operation>

<operation id="408" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.wr.header:1  %exitcond2 = icmp eq i11 %indvar2, -360

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="409" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1688, i64 1688, i64 1688)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.wr.header:3  %indvar_next1 = add i11 %indvar2, 1

]]></Node>
<StgValue><ssdm name="indvar_next1"/></StgValue>
</operation>

<operation id="411" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header:4  br i1 %exitcond2, label %memcpy.tail, label %burst.wr.body

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="11">
<![CDATA[
burst.wr.body:3  %indvar3 = zext i11 %indvar2 to i64

]]></Node>
<StgValue><ssdm name="indvar3"/></StgValue>
</operation>

<operation id="413" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:4  %newSectionData_addr = getelementptr [1688 x i32]* @newSectionData, i64 0, i64 %indvar3

]]></Node>
<StgValue><ssdm name="newSectionData_addr"/></StgValue>
</operation>

<operation id="414" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body:5  %newSectionData_load = load i32* %newSectionData_addr, align 4

]]></Node>
<StgValue><ssdm name="newSectionData_load"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="415" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="11">
<![CDATA[
burst.wr.body:5  %newSectionData_load = load i32* %newSectionData_addr, align 4

]]></Node>
<StgValue><ssdm name="newSectionData_load"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="416" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.wr.body:0  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin"/></StgValue>
</operation>

<operation id="417" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.wr.body:1  %empty_15 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="418" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.wr.body:2  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @memcpy_OC_ram_OC_new)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
burst.wr.body:6  call void @_ssdm_op_Write.m_axi.i32P(i32* %MAXI_addr, i32 %newSectionData_load, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.wr.body:7  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rend"/></StgValue>
</operation>

<operation id="421" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body:8  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="422" st_id="38" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail:0  %MAXI_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MAXI_addr)

]]></Node>
<StgValue><ssdm name="MAXI_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="423" st_id="39" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail:0  %MAXI_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MAXI_addr)

]]></Node>
<StgValue><ssdm name="MAXI_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="424" st_id="40" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail:0  %MAXI_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MAXI_addr)

]]></Node>
<StgValue><ssdm name="MAXI_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="425" st_id="41" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail:0  %MAXI_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MAXI_addr)

]]></Node>
<StgValue><ssdm name="MAXI_addr_wr_resp"/></StgValue>
</operation>

<operation id="426" st_id="41" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="32">
<![CDATA[
memcpy.tail:1  ret i32 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="427" st_id="42" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail:0  %MAXI_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MAXI_addr)

]]></Node>
<StgValue><ssdm name="MAXI_addr_wr_resp"/></StgValue>
</operation>

<operation id="428" st_id="42" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="32">
<![CDATA[
memcpy.tail:1  ret i32 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
