{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1708423216953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708423216953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 04:00:14 2024 " "Processing started: Tue Feb 20 04:00:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708423216953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1708423216953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Alu -c Alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off Alu -c Alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1708423216963 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1708423272859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alu-behavioral " "Found design unit 1: Alu-behavioral" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708423286800 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708423286800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708423286800 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Alu " "Elaborating entity \"Alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1708423288928 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cin Alu.vhd(18) " "Verilog HDL or VHDL warning at Alu.vhd(18): object \"cin\" assigned a value but never read" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1708423289148 "|Alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout Alu.vhd(36) " "VHDL Process Statement warning at Alu.vhd(36): signal \"cout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708423289158 "|Alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor1 Alu.vhd(37) " "VHDL Process Statement warning at Alu.vhd(37): signal \"valor1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708423289158 "|Alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor Alu.vhd(38) " "VHDL Process Statement warning at Alu.vhd(38): signal \"valor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708423289158 "|Alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Alu.vhd(41) " "VHDL Process Statement warning at Alu.vhd(41): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708423289158 "|Alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Alu.vhd(41) " "VHDL Process Statement warning at Alu.vhd(41): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708423289158 "|Alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout Alu.vhd(45) " "VHDL Process Statement warning at Alu.vhd(45): signal \"cout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708423289158 "|Alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor1 Alu.vhd(46) " "VHDL Process Statement warning at Alu.vhd(46): signal \"valor1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708423289158 "|Alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor Alu.vhd(47) " "VHDL Process Statement warning at Alu.vhd(47): signal \"valor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708423289158 "|Alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout Alu.vhd(52) " "VHDL Process Statement warning at Alu.vhd(52): signal \"cout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708423289158 "|Alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor1 Alu.vhd(53) " "VHDL Process Statement warning at Alu.vhd(53): signal \"valor1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708423289158 "|Alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor Alu.vhd(54) " "VHDL Process Statement warning at Alu.vhd(54): signal \"valor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708423289158 "|Alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multi Alu.vhd(59) " "VHDL Process Statement warning at Alu.vhd(59): signal \"multi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708423289168 "|Alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multi Alu.vhd(60) " "VHDL Process Statement warning at Alu.vhd(60): signal \"multi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708423289168 "|Alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor1 Alu.vhd(61) " "VHDL Process Statement warning at Alu.vhd(61): signal \"valor1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708423289168 "|Alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor Alu.vhd(62) " "VHDL Process Statement warning at Alu.vhd(62): signal \"valor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708423289168 "|Alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor1 Alu.vhd(67) " "VHDL Process Statement warning at Alu.vhd(67): signal \"valor1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708423289168 "|Alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor Alu.vhd(68) " "VHDL Process Statement warning at Alu.vhd(68): signal \"valor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708423289168 "|Alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Alu.vhd(69) " "VHDL Process Statement warning at Alu.vhd(69): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708423289168 "|Alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor1 Alu.vhd(77) " "VHDL Process Statement warning at Alu.vhd(77): signal \"valor1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708423289168 "|Alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor Alu.vhd(78) " "VHDL Process Statement warning at Alu.vhd(78): signal \"valor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708423289168 "|Alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Alu.vhd(79) " "VHDL Process Statement warning at Alu.vhd(79): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708423289168 "|Alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor1 Alu.vhd(82) " "VHDL Process Statement warning at Alu.vhd(82): signal \"valor1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708423289168 "|Alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor Alu.vhd(83) " "VHDL Process Statement warning at Alu.vhd(83): signal \"valor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708423289168 "|Alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor1 Alu.vhd(88) " "VHDL Process Statement warning at Alu.vhd(88): signal \"valor1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708423289168 "|Alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor Alu.vhd(89) " "VHDL Process Statement warning at Alu.vhd(89): signal \"valor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708423289168 "|Alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Alu.vhd(90) " "VHDL Process Statement warning at Alu.vhd(90): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708423289168 "|Alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cout Alu.vhd(30) " "VHDL Process Statement warning at Alu.vhd(30): inferring latch(es) for signal or variable \"cout\", which holds its previous value in one or more paths through the process" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1708423289178 "|Alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "valor1 Alu.vhd(30) " "VHDL Process Statement warning at Alu.vhd(30): inferring latch(es) for signal or variable \"valor1\", which holds its previous value in one or more paths through the process" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1708423289178 "|Alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "leds Alu.vhd(30) " "VHDL Process Statement warning at Alu.vhd(30): inferring latch(es) for signal or variable \"leds\", which holds its previous value in one or more paths through the process" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1708423289178 "|Alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "multi Alu.vhd(30) " "VHDL Process Statement warning at Alu.vhd(30): inferring latch(es) for signal or variable \"multi\", which holds its previous value in one or more paths through the process" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1708423289178 "|Alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor Alu.vhd(176) " "VHDL Process Statement warning at Alu.vhd(176): signal \"valor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708423289188 "|Alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor1 Alu.vhd(177) " "VHDL Process Statement warning at Alu.vhd(177): signal \"valor1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708423289188 "|Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multi\[0\] Alu.vhd(30) " "Inferred latch for \"multi\[0\]\" at Alu.vhd(30)" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708423289188 "|Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multi\[1\] Alu.vhd(30) " "Inferred latch for \"multi\[1\]\" at Alu.vhd(30)" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708423289188 "|Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multi\[2\] Alu.vhd(30) " "Inferred latch for \"multi\[2\]\" at Alu.vhd(30)" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708423289188 "|Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multi\[3\] Alu.vhd(30) " "Inferred latch for \"multi\[3\]\" at Alu.vhd(30)" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708423289188 "|Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multi\[4\] Alu.vhd(30) " "Inferred latch for \"multi\[4\]\" at Alu.vhd(30)" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708423289188 "|Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multi\[5\] Alu.vhd(30) " "Inferred latch for \"multi\[5\]\" at Alu.vhd(30)" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708423289188 "|Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multi\[6\] Alu.vhd(30) " "Inferred latch for \"multi\[6\]\" at Alu.vhd(30)" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708423289188 "|Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multi\[7\] Alu.vhd(30) " "Inferred latch for \"multi\[7\]\" at Alu.vhd(30)" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708423289188 "|Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[0\] Alu.vhd(30) " "Inferred latch for \"leds\[0\]\" at Alu.vhd(30)" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708423289188 "|Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[1\] Alu.vhd(30) " "Inferred latch for \"leds\[1\]\" at Alu.vhd(30)" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708423289188 "|Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[2\] Alu.vhd(30) " "Inferred latch for \"leds\[2\]\" at Alu.vhd(30)" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708423289188 "|Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[3\] Alu.vhd(30) " "Inferred latch for \"leds\[3\]\" at Alu.vhd(30)" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708423289188 "|Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[4\] Alu.vhd(30) " "Inferred latch for \"leds\[4\]\" at Alu.vhd(30)" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708423289188 "|Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[5\] Alu.vhd(30) " "Inferred latch for \"leds\[5\]\" at Alu.vhd(30)" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708423289188 "|Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[6\] Alu.vhd(30) " "Inferred latch for \"leds\[6\]\" at Alu.vhd(30)" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708423289188 "|Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[7\] Alu.vhd(30) " "Inferred latch for \"leds\[7\]\" at Alu.vhd(30)" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708423289188 "|Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor1\[0\] Alu.vhd(30) " "Inferred latch for \"valor1\[0\]\" at Alu.vhd(30)" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708423289188 "|Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor1\[1\] Alu.vhd(30) " "Inferred latch for \"valor1\[1\]\" at Alu.vhd(30)" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708423289188 "|Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor1\[2\] Alu.vhd(30) " "Inferred latch for \"valor1\[2\]\" at Alu.vhd(30)" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708423289188 "|Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor1\[3\] Alu.vhd(30) " "Inferred latch for \"valor1\[3\]\" at Alu.vhd(30)" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708423289188 "|Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[4\] Alu.vhd(30) " "Inferred latch for \"cout\[4\]\" at Alu.vhd(30)" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708423289188 "|Alu"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "Alu.vhd" "Div0" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 65 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708423297662 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "Alu.vhd" "Mult0" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708423297662 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1708423297662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 65 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708423299421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708423299481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708423299481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708423299481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708423299481 ""}  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 65 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1708423299481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tcm " "Found entity 1: lpm_divide_tcm" {  } { { "db/lpm_divide_tcm.tdf" "" { Text "C:/altera/13.0sp1/Curso/Alu/db/lpm_divide_tcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708423300710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708423300710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/altera/13.0sp1/Curso/Alu/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708423300870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708423300870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gve " "Found entity 1: alt_u_div_gve" {  } { { "db/alt_u_div_gve.tdf" "" { Text "C:/altera/13.0sp1/Curso/Alu/db/alt_u_div_gve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708423300990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708423300990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/altera/13.0sp1/Curso/Alu/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708423301423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708423301423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/altera/13.0sp1/Curso/Alu/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708423301592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708423301592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708423301942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708423301942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708423301942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708423301942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708423301942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708423301942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708423301942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708423301942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708423301942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708423301942 ""}  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1708423301942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_14t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_14t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_14t " "Found entity 1: mult_14t" {  } { { "db/mult_14t.tdf" "" { Text "C:/altera/13.0sp1/Curso/Alu/db/mult_14t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708423302190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708423302190 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_14t:auto_generated\|le5a\[4\] " "Synthesized away node \"lpm_mult:Mult0\|mult_14t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_14t.tdf" "" { Text "C:/altera/13.0sp1/Curso/Alu/db/mult_14t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 58 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708423303269 "|Alu|lpm_mult:Mult0|mult_14t:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1708423303269 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1708423303269 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "48 " "Ignored 48 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1708423308355 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "44 " "Ignored 44 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1708423308355 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1708423308355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "leds\[0\]\$latch " "Latch leds\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1708423308535 ""}  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1708423308535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "leds\[1\]\$latch " "Latch leds\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[0\] " "Ports D and ENA on the latch are fed by the same signal control\[0\]" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1708423308535 ""}  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1708423308535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "leds\[2\]\$latch " "Latch leds\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[0\] " "Ports D and ENA on the latch are fed by the same signal control\[0\]" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1708423308535 ""}  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1708423308535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "leds\[3\]\$latch " "Latch leds\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1708423308535 ""}  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1708423308535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "leds\[4\]\$latch " "Latch leds\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1708423308535 ""}  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1708423308535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "leds\[5\]\$latch " "Latch leds\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1708423308535 ""}  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1708423308535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "leds\[6\]\$latch " "Latch leds\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1708423308535 ""}  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1708423308535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "leds\[7\]\$latch " "Latch leds\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1708423308535 ""}  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1708423308535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valor1\[0\] " "Latch valor1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[4\] " "Ports D and ENA on the latch are fed by the same signal control\[4\]" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1708423308535 ""}  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1708423308535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valor1\[1\] " "Latch valor1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[0\] " "Ports D and ENA on the latch are fed by the same signal control\[0\]" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1708423308535 ""}  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1708423308535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valor1\[2\] " "Latch valor1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[1\] " "Ports D and ENA on the latch are fed by the same signal control\[1\]" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1708423308535 ""}  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1708423308535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valor1\[3\] " "Latch valor1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[1\] " "Ports D and ENA on the latch are fed by the same signal control\[1\]" {  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1708423308545 ""}  } { { "Alu.vhd" "" { Text "C:/altera/13.0sp1/Curso/Alu/Alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1708423308545 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_14t:auto_generated\|le3a\[5\] " "Logic cell \"lpm_mult:Mult0\|mult_14t:auto_generated\|le3a\[5\]\"" {  } { { "db/mult_14t.tdf" "le3a\[5\]" { Text "C:/altera/13.0sp1/Curso/Alu/db/mult_14t.tdf" 40 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708423314581 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1708423314581 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1708423318238 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708423318238 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "274 " "Implemented 274 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1708423322815 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1708423322815 ""} { "Info" "ICUT_CUT_TM_LCELLS" "243 " "Implemented 243 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1708423322815 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1708423322815 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708423323175 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 20 04:02:03 2024 " "Processing ended: Tue Feb 20 04:02:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708423323175 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:49 " "Elapsed time: 00:01:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708423323175 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708423323175 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708423323175 ""}
