

================================================================
== Vitis HLS Report for 'compute_neighbor_tables_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Mon Jul 28 11:58:37 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        compute_neighbor_tables
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.676 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|       52|  15.000 ns|  0.260 us|    3|   52|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_23_1  |        1|       50|         2|          1|          1|  1 ~ 50|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.31>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%csum_1 = alloca i32 1"   --->   Operation 6 'alloca' 'csum_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %neightbor_table_offsets_temp, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %neighbor_table_offsets, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_degree_table, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%num_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_nodes"   --->   Operation 10 'read' 'num_nodes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %csum_1"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 1, i31 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_2 = load i31 %i" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 14 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 15 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.85ns)   --->   "%icmp_ln23 = icmp_slt  i32 %i_cast, i32 %num_nodes_read" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:23]   --->   Operation 17 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc28.preheader.exitStub, void %for.inc.split" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:23]   --->   Operation 18 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i31 %i_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 19 'trunc' 'trunc_ln25' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln25, i2 0" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 20 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.71ns)   --->   "%add_ln25 = add i9 %shl_ln, i9 508" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 21 'add' 'add_ln25' <Predicate = (icmp_ln23)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln25, i32 2, i32 8" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 22 'partselect' 'lshr_ln' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i7 %lshr_ln" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 23 'zext' 'zext_ln25' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_degree_table_addr = getelementptr i32 %in_degree_table, i64 0, i64 %zext_ln25" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 24 'getelementptr' 'in_degree_table_addr' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.60ns)   --->   "%in_degree_table_load = load i7 %in_degree_table_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 25 'load' 'in_degree_table_load' <Predicate = (icmp_ln23)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 26 [1/1] (0.87ns)   --->   "%add_ln23 = add i31 %i_2, i31 1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:23]   --->   Operation 26 'add' 'add_ln23' <Predicate = (icmp_ln23)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln23 = store i31 %add_ln23, i31 %i" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:23]   --->   Operation 27 'store' 'store_ln23' <Predicate = (icmp_ln23)> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.67>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%csum_1_load = load i32 %csum_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 28 'load' 'csum_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_cast2 = zext i31 %i_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 29 'zext' 'i_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln24 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 50, i64 25" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:24]   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:23]   --->   Operation 31 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/2] (0.60ns)   --->   "%in_degree_table_load = load i7 %in_degree_table_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 32 'load' 'in_degree_table_load' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 33 [1/1] (0.88ns)   --->   "%csum = add i32 %in_degree_table_load, i32 %csum_1_load" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 33 'add' 'csum' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%neighbor_table_offsets_addr = getelementptr i32 %neighbor_table_offsets, i64 0, i64 %i_cast2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:26]   --->   Operation 34 'getelementptr' 'neighbor_table_offsets_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.60ns)   --->   "%store_ln26 = store i32 %csum, i7 %neighbor_table_offsets_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:26]   --->   Operation 35 'store' 'store_ln26' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%neightbor_table_offsets_temp_addr = getelementptr i32 %neightbor_table_offsets_temp, i64 0, i64 %i_cast2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:27]   --->   Operation 36 'getelementptr' 'neightbor_table_offsets_temp_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.19ns)   --->   "%store_ln27 = store i32 %csum, i7 %neightbor_table_offsets_temp_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:27]   --->   Operation 37 'store' 'store_ln27' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln23 = store i32 %csum, i32 %csum_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:23]   --->   Operation 38 'store' 'store_ln23' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:23]   --->   Operation 39 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.31ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25) on local variable 'i' [15]  (0 ns)
	'add' operation ('add_ln25', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25) [27]  (0.715 ns)
	'getelementptr' operation ('in_degree_table_addr', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25) [30]  (0 ns)
	'load' operation ('in_degree_table_load', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25) on array 'in_degree_table' [31]  (0.6 ns)

 <State 2>: 2.68ns
The critical path consists of the following:
	'load' operation ('in_degree_table_load', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25) on array 'in_degree_table' [31]  (0.6 ns)
	'add' operation ('csum', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25) [32]  (0.88 ns)
	'store' operation ('store_ln27', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:27) of variable 'csum', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25 on array 'neightbor_table_offsets_temp' [36]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
