
---------- Begin Simulation Statistics ----------
final_tick                                47895452500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 202870                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707016                       # Number of bytes of host memory used
host_op_rate                                   342671                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    76.35                       # Real time elapsed on the host
host_tick_rate                              627338523                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15488531                       # Number of instructions simulated
sim_ops                                      26161893                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.047895                       # Number of seconds simulated
sim_ticks                                 47895452500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                           1745644                       # Number of branches fetched
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                    15488531                       # Number of instructions committed
system.cpu.committedOps                      26161893                       # Number of ops (including micro ops) committed
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 88345.433262                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 88345.433262                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher  59908716858                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total  59908716858                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher       678119                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total       678119                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data      8301209                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8301209                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65504.808459                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65504.808459                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60786.628540                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60786.628540                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      8282388                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8282388                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1232866000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1232866000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002267                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002267                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        18821                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         18821                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4133                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4133                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    892834000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    892834000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001769                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001769                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        14688                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        14688                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        32640                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        32640                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 116057.479012                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 116057.479012                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            2                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             2                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.999939                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.999939                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.cpu.data        32638                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        32638                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   3787884000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   3787884000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.999939                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.999939                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        32638                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        32638                       # number of SoftPFReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      7774285                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7774285                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59313.389838                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59313.389838                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 97558.541667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 97558.541667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7636479                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7636479                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8173741000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8173741000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017726                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017726                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       137806                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       137806                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       128206                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       128206                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    936562000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    936562000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001235                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001235                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         9600                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9600                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    98.049724                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               362                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        35494                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     16075494                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     16075494                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60057.378357                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60057.378357                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75320.981555                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75320.981555                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     15918867                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15918867                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   9406607000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9406607000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009743                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009743                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       156627                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         156627                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data       132339                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       132339                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1829396000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1829396000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001511                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001511                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        24288                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24288                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     16108134                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     16108134                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49700.721211                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49700.721211                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 98676.878755                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 88345.433262                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89145.558242                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     15918869                       # number of overall hits
system.cpu.dcache.overall_hits::total        15918869                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   9406607000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9406607000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011750                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011750                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       189265                       # number of overall misses
system.cpu.dcache.overall_misses::total        189265                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data       132339                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       132339                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5617280000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher  59908716858                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  65525996858                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003534                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.045632                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        56926                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher       678119                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       735045                       # number of overall MSHR misses
system.cpu.dcache.prefetcher.num_hwpf_issued     29790586                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit     33111411                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified     63289886                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull          821                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage       1012090                       # number of prefetches not generated due to page crossing
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  47895452500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  47895452500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 734021                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             22.656999                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         32951313                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data    52.625838                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   969.657578                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.051392                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.946931                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998324                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          769                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.750977                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.249023                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  47895452500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            735045                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          32951313                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1022.283417                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            16653914                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.unused_prefetches            158299                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks       566621                       # number of writebacks
system.cpu.dcache.writebacks::total            566621                       # number of writebacks
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  47895452500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     8333849                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         36529                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  47895452500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     7774285                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          4155                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  47895452500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  47895452500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ReadReq_accesses::.cpu.inst     22379830                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     22379830                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81956.723338                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81956.723338                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80956.723338                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80956.723338                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     22377889                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        22377889                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    159078000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    159078000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         1941                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1941                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    157137000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    157137000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1941                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1941                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     22379830                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     22379830                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81956.723338                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81956.723338                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80956.723338                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80956.723338                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     22377889                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         22377889                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    159078000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    159078000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000087                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000087                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         1941                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1941                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    157137000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    157137000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1941                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1941                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     22379830                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     22379830                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81956.723338                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81956.723338                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80956.723338                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80956.723338                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     22377889                       # number of overall hits
system.cpu.icache.overall_hits::total        22377889                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    159078000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    159078000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000087                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000087                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         1941                       # number of overall misses
system.cpu.icache.overall_misses::total          1941                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    157137000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    157137000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1941                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1941                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  47895452500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   1430                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          225                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          238                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          11530.051520                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         44761601                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   502.840354                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.982110                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.982110                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  47895452500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              1941                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          44761601                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           502.840354                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22379830                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         1430                       # number of writebacks
system.cpu.icache.writebacks::total              1430                       # number of writebacks
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  47895452500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  47895452500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  47895452500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    22379830                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           265                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  47895452500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  47895452500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                         95790905                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               95790904.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads              6365001                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             4392254                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1115275                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               10505740                       # Number of float alu accesses
system.cpu.num_fp_insts                      10505740                       # number of float instructions
system.cpu.num_fp_register_reads              6354554                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             4219180                       # number of times the floating registers were written
system.cpu.num_func_calls                       87960                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              26081773                       # Number of integer alu accesses
system.cpu.num_int_insts                     26081773                       # number of integer instructions
system.cpu.num_int_register_reads            66840889                       # number of times the integer registers were read
system.cpu.num_int_register_writes           12453621                       # number of times the integer registers were written
system.cpu.num_load_insts                     8333816                       # Number of load instructions
system.cpu.num_mem_refs                      16108097                       # number of memory refs
system.cpu.num_store_insts                    7774281                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 18699      0.07%      0.07% # Class of executed instruction
system.cpu.op_class::IntAlu                   9963989     38.09%     38.16% # Class of executed instruction
system.cpu.op_class::IntMult                       54      0.00%     38.16% # Class of executed instruction
system.cpu.op_class::IntDiv                     37338      0.14%     38.30% # Class of executed instruction
system.cpu.op_class::FloatAdd                     897      0.00%     38.30% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     38.30% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1616      0.01%     38.31% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     38.31% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     38.31% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     38.31% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     38.31% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     38.31% # Class of executed instruction
system.cpu.op_class::SimdAdd                     5650      0.02%     38.33% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     38.33% # Class of executed instruction
system.cpu.op_class::SimdAlu                     6708      0.03%     38.36% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     38.36% # Class of executed instruction
system.cpu.op_class::SimdCvt                    11742      0.04%     38.40% # Class of executed instruction
system.cpu.op_class::SimdMisc                    6342      0.02%     38.43% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdShift                    757      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   3      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   1      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::MemRead                  4140853     15.83%     54.26% # Class of executed instruction
system.cpu.op_class::MemWrite                 1495400      5.72%     59.97% # Class of executed instruction
system.cpu.op_class::FloatMemRead             4192963     16.03%     76.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            6278881     24.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   26161893                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON     47895452500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    66                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst         1941                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1941                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 88778.818022                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88778.818022                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78778.818022                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78778.818022                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            232                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                232                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    151723000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    151723000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.880474                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.880474                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         1709                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1709                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    134633000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    134633000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.880474                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.880474                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1709                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1709                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data          9600                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9600                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 101746.497665                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101746.497665                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 91746.497665                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91746.497665                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               606                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   606                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data    915108000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     915108000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.936875                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.936875                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data            8994                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8994                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    825168000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    825168000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.936875                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.936875                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data         8994                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8994                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        47326                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher       678119                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        725445                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 113328.718424                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 91560.655354                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92827.179866                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 103328.718424                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 81560.655354                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82827.179866                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          7383                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher        31552                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             38935                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   4526689000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher  59200098250                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  63726787250                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.843997                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.953471                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.946329                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        39943                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher       646567                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          686510                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4127259000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher  52734428250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  56861687250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.843997                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.953471                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.946329                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        39943                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher       646567                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       686510                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks         1426                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1426                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1426                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1426                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       566621                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       566621                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       566621                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           566621                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             1941                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            56926                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher       678119                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               736986                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 88778.818022                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 111200.053130                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 91560.655354                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92932.315161                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78778.818022                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 101200.053130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 81560.655354                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82932.315161                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                  232                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 7989                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher        31552                       # number of demand (read+write) hits
system.l2.demand_hits::total                    39773                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    151723000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5441797000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher  59200098250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      64793618250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.880474                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.859660                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.953471                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.946033                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               1709                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              48937                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher       646567                       # number of demand (read+write) misses
system.l2.demand_misses::total                 697213                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst    134633000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4952427000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher  52734428250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  57821488250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.880474                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.859660                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.953471                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.946033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          1709                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         48937                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher       646567                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            697213                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst            1941                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           56926                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher       678119                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              736986                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 88778.818022                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 111200.053130                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 91560.655354                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92932.315161                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78778.818022                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 101200.053130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 81560.655354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82932.315161                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                 232                       # number of overall hits
system.l2.overall_hits::.cpu.data                7989                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher        31552                       # number of overall hits
system.l2.overall_hits::total                   39773                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    151723000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5441797000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher  59200098250                       # number of overall miss cycles
system.l2.overall_miss_latency::total     64793618250                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.880474                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.859660                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.953471                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.946033                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              1709                       # number of overall misses
system.l2.overall_misses::.cpu.data             48937                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher       646567                       # number of overall misses
system.l2.overall_misses::total                697213                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst    134633000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4952427000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher  52734428250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  57821488250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.880474                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.859660                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.953471                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.946033                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         1709                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        48937                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher       646567                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           697213                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED  47895452500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         664753                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          829                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         5097                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         9047                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         9802                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          783                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          419                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3240                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3372                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.110929                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 12476857                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks       4.003717                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        83.671074                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2520.364506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dcache.prefetcher 27997.430416                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.076915                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dcache.prefetcher     0.854414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.934005                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         24854                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7914                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.758484                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.241516                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  47895452500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    697521                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  12476857                       # Number of tag accesses
system.l2.tags.tagsinuse                 30605.469713                       # Cycle average of tags in use
system.l2.tags.total_refs                     1472417                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks              526653                       # number of writebacks
system.l2.writebacks::total                    526653                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      39134.58                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                41061.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    526652.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1709.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     48852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples    646567.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     22311.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       931.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    931.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.67                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       703.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    703.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      23.60                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                        12.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      2283641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2283641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           2283641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          65391761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher    863971125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             931646527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      703735454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2283641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         65391761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher    863971125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1635381981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      703735454                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            703735454                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       217312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    360.401708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   239.339864                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   304.247581                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        60042     27.63%     27.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        26518     12.20%     39.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        43893     20.20%     60.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        20831      9.59%     69.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        33951     15.62%     85.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2732      1.26%     86.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2554      1.18%     87.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          374      0.17%     87.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        26417     12.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       217312                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               44616192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                44621632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    5440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33703872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys             33705728                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       109376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        109376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         109376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3131968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher     41380288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           44621632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     33705728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33705728                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         1709                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        48937                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher       646567                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37891.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     59903.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     39638.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       109376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3126528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher     41380288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2283640.602414185647                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 65278180.637295372784                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 863971125.442441582680                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     64756124                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2931515746                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher  25629150348                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       526652                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks   2038171.05                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks     33703872                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 703696702.729763388634                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 1073406862088                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds        31565                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             1855822                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             495324                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds        31565                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            1709                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           48937                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher       646567                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              697213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       526652                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             526652                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    82.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             45022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             42343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             39715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             37114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             33511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             52932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             50306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             47592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             44925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             42478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            40083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            37412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            33631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            52582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            49996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            47486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             33107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             33751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            31743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            30953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            34771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33595                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000343918500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  47895452500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples        31565                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.085221                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.277745                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    142.357381                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        31560     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         31565                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  409723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  283580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    697213                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                697213                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      697213                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 81.33                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   566974                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     85                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 3485640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   47895437500                       # Total gap between requests
system.mem_ctrls.totMemAccLat             28625422218                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  15554272218                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples        31565                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.683764                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.656479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.967854                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            20822     65.97%     65.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              433      1.37%     67.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9781     30.99%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              528      1.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         31565                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  31381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  31604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  31625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  32011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  32464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  34141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  35512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  36717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  32207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  33292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   526652                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               526652                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     526652                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                83.44                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                  439461                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           6009798420                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                773440500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     11948928240                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            607.744082                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    154695002                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1433900000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   4882246500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2647085286                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   12574004519                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  26203521193                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            370646880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                411085785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1016460960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              2488539900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3389739600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1317378240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            29108177805                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          33732809229                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy             1374138900                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           6188232930                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                778195740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     11437327020                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            605.199323                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    170459201                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1418820000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   5323450250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2919577559                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   12981678734                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  25081466756                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            377160000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                413613255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1121109600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              2488954020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3354090480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1444790400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            28986295425                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          33324122815                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy             1374833160                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2058627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2058627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2058627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     78327360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     78327360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                78327360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  47895452500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          3574430508                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3664150324                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.7                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            697213                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  697213    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              697213                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       664208                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1361414                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp             688219                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       526652                       # Transaction distribution
system.membus.trans_dist::CleanEvict           137549                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8994                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8994                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        688219                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED  47895452500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2204111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2209423                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       215744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     83306624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               83522368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  47895452500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1621774642                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2912997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1102567500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.snoopTraffic                  33705792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1401739                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000409                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020214                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1401166     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    573      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1401739                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       735453                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          551                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1472437                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            551                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          664753                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            727386                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1093274                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1430                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          305500                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9600                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9600                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1941                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       725445                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
