INFO: [VRFC 10-2263] Analyzing Verilog file "G:/lab4_5/lab5_2_2/lab5_2_2.srcs/sources_1/new/lab5_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_latch_gate
INFO: [VRFC 10-311] analyzing module D_latch_behavior
INFO: [VRFC 10-311] analyzing module D_ff_behaviorup
INFO: [VRFC 10-311] analyzing module D_ff_behaviordown
INFO: [VRFC 10-311] analyzing module lab5_2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/lab4_5/lab5_2_2/lab5_2_2.srcs/sim_1/new/lab5_2_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_2_2_tb
