Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date              : Sat Sep 20 10:19:09 2025
| Host              : correlator4.fnal.gov running 64-bit AlmaLinux release 9.4 (Shamrock Pampas Cat)
| Command           : report_timing_summary -file /data/dhoang/test/KAN-FPGA/benchmarks/JSC_OpenML/prune/20250920_091905/firmware/KAN_FPGA_PROJECT/post_impl_timing.rpt
| Design            : top
| Device            : xcvu9p-flgb2104
| Speed File        : -2  PRODUCTION 1.28 03-30-2022
| Design State      : Physopt postRoute
| Temperature Grade : I
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (96)
6. checking no_output_delay (40)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (96)
-------------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (40)
--------------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.054        0.000                      0                  841        0.064        0.000                      0                  841        0.325        0.000                       0                  1248  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 0.600}        1.200           833.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.054        0.000                      0                  841        0.064        0.000                      0                  841        0.325        0.000                       0                  1248  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 kan_inst/gen_l0c4.s1_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.600ns period=1.200ns})
  Destination:            kan_inst/gen_l0c4.sum_0_4_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.600ns period=1.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.200ns  (clk rise@1.200ns - clk rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.565ns (50.168%)  route 0.561ns (49.832%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.221 - 1.200 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1247, unset)         0.030     0.030    kan_inst/clk
    SLICE_X38Y80         FDRE                                         r  kan_inst/gen_l0c4.s1_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 r  kan_inst/gen_l0c4.s1_1_reg[4]/Q
                         net (fo=3, routed)           0.158     0.266    kan_inst/gen_l0c4.s1_1[4]
    SLICE_X38Y77         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     0.411 r  kan_inst/gen_l0c4.sum_0_4[7]_i_19/O
                         net (fo=2, routed)           0.206     0.617    kan_inst/gen_l0c4.sum_0_4[7]_i_19_n_0
    SLICE_X38Y75         LUT5 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.070     0.687 r  kan_inst/gen_l0c4.sum_0_4[7]_i_4/O
                         net (fo=2, routed)           0.124     0.811    kan_inst/gen_l0c4.sum_0_4[7]_i_4_n_0
    SLICE_X38Y76         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     0.848 r  kan_inst/gen_l0c4.sum_0_4[7]_i_11/O
                         net (fo=1, routed)           0.022     0.870    kan_inst/gen_l0c4.sum_0_4[7]_i_11_n_0
    SLICE_X38Y76         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     1.029 r  kan_inst/gen_l0c4.sum_0_4_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.055    kan_inst/gen_l0c4.sum_0_4_reg[7]_i_1_n_0
    SLICE_X38Y77         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     1.131 r  kan_inst/gen_l0c4.sum_0_4_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.025     1.156    kan_inst/gen_l0c4.sum_0_4_reg[9]_i_1_n_14
    SLICE_X38Y77         FDRE                                         r  kan_inst/gen_l0c4.sum_0_4_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.200     1.200 r  
                                                      0.000     1.200 r  clk (IN)
                         net (fo=1247, unset)         0.021     1.221    kan_inst/clk
    SLICE_X38Y77         FDRE                                         r  kan_inst/gen_l0c4.sum_0_4_reg[9]/C
                         clock pessimism              0.000     1.221    
                         clock uncertainty           -0.035     1.186    
    SLICE_X38Y77         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     1.211    kan_inst/gen_l0c4.sum_0_4_reg[9]
  -------------------------------------------------------------------
                         required time                          1.211    
                         arrival time                          -1.156    
  -------------------------------------------------------------------
                         slack                                  0.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 kan_inst/gen_l0c1.sum_0_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.600ns period=1.200ns})
  Destination:            kan_inst/out0_1_reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@0.600ns period=1.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.053ns (45.690%)  route 0.063ns (54.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1247, unset)         0.012     0.012    kan_inst/clk
    SLICE_X37Y51         FDRE                                         r  kan_inst/gen_l0c1.sum_0_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  kan_inst/gen_l0c1.sum_0_1_reg[1]/Q
                         net (fo=1, routed)           0.047     0.098    kan_inst/gen_l0c1.sum_0_1[1]
    SLICE_X37Y50         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.112 r  kan_inst/out0_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.016     0.128    kan_inst/out0_1_reg[1]_i_1_n_0
    SLICE_X37Y50         FDSE                                         r  kan_inst/out0_1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1247, unset)         0.018     0.018    kan_inst/clk
    SLICE_X37Y50         FDSE                                         r  kan_inst/out0_1_reg_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X37Y50         FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    kan_inst/out0_1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 0.600 }
Period(ns):         1.200
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         1.200       0.650      SLICE_X46Y47  kan_inst/gen_l0c0.s1_0_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.600       0.325      SLICE_X46Y47  kan_inst/gen_l0c0.s1_0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.600       0.325      SLICE_X46Y47  kan_inst/gen_l0c0.s1_0_reg[0]/C



