#include <linux/module.h>
#include <linux/init.h>
#include <linux/fs.h> // alloc_chrdev_region
#include <linux/pci.h> // ioremap
#include <linux/platform_device.h>
#include <linux/slab.h>
#include <linux/device.h>
#include <linux/cdev.h>
#include <linux/clk.h>
#include <linux/delay.h>
#include <linux/workqueue.h>
#include <linux/atomic.h>
#include <linux/delay.h>
#include "usb1.h"
#include "main.h"

u8 Glob_Speed = USB_SPEED_HIGH;

/* ================ Const data packet =======================*/
const u8 GetDesc_pkt[8] = {
    0x80,       // bmRequestType: Device-to-host, Standard, Device
    0x06,       // bRequest: USB_REQ_GET_DESCRIPTOR
    0x00, 0x01, // wValue: Descriptor Index = 0 (LOW), Type = DEVICE (1) (HIGH)
    0x00, 0x00, // wIndex: 0
    0x12, 0x00  // wLength: 18 bytes (Device descriptor length)
};

const u8 GetDesc_pkt2[8] = {
    0x80,       // bmRequestType: Device-to-host, Standard, Device
    0x06,       // bRequest: USB_REQ_GET_DESCRIPTOR
    0x00, 0x02, // wValue: Descriptor Index = 0 (LOW), Type = DEVICE (1) (HIGH)
    0x00, 0x00, // wIndex: 0
    0x09, 0x00  // wLength: 18 bytes (Device descriptor length)
};

const u8 GetDescif0_pkt[8] = {
    0x80,       // bmRequestType: Device-to-host, Standard, 
    0x06,       // bRequest: USB_REQ_GET_DESCRIPTOR
    0x00, 0x02, // wValue: Index=0 (LOW), Type=INTERFACE (4) (HIGH) → 0x0400
    0x00, 0x00, // wIndex: Interface number 0
    0x20, 0x00  // wLength: 20 bytes (Interface descriptor length)
};

const u8 SetAddr_pkt[8] = {
    0x00,       // bmRequestType: Host-to-device, Standard, Device
    0x05,       // bRequest: USB_REQ_SET_ADDRESS
    Global_Address, 0x00, // wValue: Device address: Global_Address
    0x00, 0x00, // wIndex: 0
    0x00, 0x00  // wLength: 0
};

const u8 GetConf_pkt[8] = {
    0x80,       // bmRequestType: Device-to-host, Standard, Device
    0x08,       // bRequest: USB_REQ_GET_CONFIGURATION
    0x00, 0x00, // wValue: Descriptor Index = 0 (LOW), Type = DEVICE (1) (HIGH)
    0x00, 0x00, // wIndex: 0
    0x01, 0x00  // wLength: 1 bytes (Configuration descriptor length)
};

const u8 SetConf_pkt[8] = {
    0x00,       // bmRequestType: Host-to-Device, Standard, Device
    0x09,       // bRequest: USB_REQ_SET_CONFIGURATION
    0x01, 0x00, // wValue: Configuration value 1 (LOW), 0 (HIGH) → 0x0001
    0x00, 0x00, // wIndex: 0
    0x00, 0x00  // wLength: 0 (no data phase)
};

const u8 BulkReset_pkt[8] = {
    0x21,  // bmRequestType: Class, Interface, host to device
    0xFF,  // bRequest: Reset (MSC-specific)
    0x00, 0x00,  // wValue: 0
    0x00, 0x00,  // wIndex: Interface 0
    0x00, 0x00   // wLength: 0 byte
};

const u8 GetMaxLUN_pkt[8] = {
    0xA1,  // bmRequestType: IN, Class, Interface
    0xFE,  // bRequest: Get Max LUN (MSC-specific)
    0x00, 0x00,  // wValue: 0
    0x00, 0x00,  // wIndex: Interface 0
    0x01, 0x00   // wLength: 1 byte
};
/* ================== Tmp variables ================= */
u16 Tx1_flag = 0, Rx1_flag = 0;
u8 ret;
u16 count;

/* MAP: indexed register
USBCORE1 0x47401C00:
@1C00-1C0F: faddr(1 byte), power(1), ..., index(1), testmode(1).
@1C10-1C1F: EPx control + status register.
@1C20-....: EP0_FIFO_entry(4)-...
 */

/* ================== Utils for control transfer ===================== */
void setIndex(struct usb_device_data *data, u8 epnum){
    iowrite8(epnum, data->base_usb1core + MUSB_INDEX); // @1C0E
}

void setRxEP0(struct usb_device_data *data, u8 epnum, u8 speed, u8 transfer_type){
    u8 RxType = 0;

    RxType = (speed << 6)&MUSB_TYPE_SPEED;
    RxType |= (transfer_type << 4)&MUSB_TYPE_PROTO; // Control type
    RxType |= (epnum << 0)&MUSB_TYPE_REMOTE_END;

    iowrite8(RxType, data->base_usb1core + 0x10 + MUSB_TYPE0);
}

void setFifo(struct usb_device_data *data){
    u8 babblectl = 0;

    // TX
    iowrite8(3, data->base_usb1core + MUSB_TXFIFOSZ); // sz = 3 -> fifo size = 2^(sz+3) = 64 bytes for TX FIFO0
    iowrite16(0x00, data->base_usb1core + MUSB_TXFIFOADD); 

    // RX
    iowrite8(3, data->base_usb1core + MUSB_RXFIFOSZ); // sz = 3 -> fifo size = 2^(sz+3) = 64 bytes for RX FIFO0
    iowrite16(0x00, data->base_usb1core + MUSB_RXFIFOADD); 

    // fifo type0 (8-bit)
    setRxEP0(data, 0, data->speed_state, CONTROL_TYPE);

    babblectl = ioread8(data->base_usb1core + MUSB_BABBLE_CTL);
    if (babblectl&MUSB_BABBLE_RCV_DISABLE){
		babblectl |= MUSB_BABBLE_SW_SESSION_CTRL;
        iowrite8(babblectl, data->base_usb1core + MUSB_BABBLE_CTL);
	}
}

u32 fifo_offset(u8 epnum)
{
	return 0x20 + (epnum * 4); // @1C20
}

void CpyMem(u8* dst, u8* src, u32 len){
    u32 i = 0;
    for (i = 0; i < len; i++){
        dst[i] = src[i];
    }
}

int wait_register_update(struct usb_device_data *data, void __iomem *mem, u16 reg_offset, u16 bit_offset, u8 bit_val, u16 delay_ms, u8* name_register){
    unsigned long timeout;
    timeout = jiffies + msecs_to_jiffies(delay_ms);

    while ((ioread32(mem + reg_offset)&(1u << bit_offset)) != (bit_val << bit_offset))  // Wait register updated
    {
        if (time_after(jiffies, timeout)) {
            dev_err(data->dev, "Timeout %s\n", name_register);
            return -ETIMEDOUT;
        }
        cpu_relax();
    } 

    return 0;
}

int wait_val_update(struct usb_device_data *data, u16* var, u16 val, u16 delay_ms, u8* name_val){
    unsigned long timeout;
    timeout = jiffies + msecs_to_jiffies(delay_ms);

    while (*var != val)  // Wait val updated
    {
        if (time_after(jiffies, timeout)) {
            dev_err(data->dev, "Timeout %s\n", name_val);
            return -ETIMEDOUT;
        }
        cpu_relax();
    } 

    return 0;
}

void USB1_SetToken(struct usb_device_data *data, const u8* TokenSet){
    data->InsReq.bRequestType = TokenSet[0];
    data->InsReq.bRequest = TokenSet[1];
    data->InsReq.wValue = (TokenSet[3] << 8 | TokenSet[2]);
    data->InsReq.wIndex = (TokenSet[5] << 8 | TokenSet[4]);
    data->InsReq.wLength = (TokenSet[7] << 8 | TokenSet[6]);
}

void USB1_ClrToken(struct usb_device_data *data){
    u16 i = 0;

    u8* p = (u8*)(&data->InsReq);
    u16 s = sizeof(data->InsReq);

    for (i = 0; i < s; i++){
        p[i] = 0;
    }
}

void USB1_ApplyToken(struct usb_device_data *data, u8 epnum){
    u32 FIFO0_offset = fifo_offset(epnum);
    u32 val[2]; // entry to FIFO has size of 8 bytes

    val[0] = (data->InsReq.wValue << 16) | (data->InsReq.bRequest << 8) | (data->InsReq.bRequestType);
    val[1] = (data->InsReq.wLength << 16) | (data->InsReq.wIndex);

#if (PRINT_DEBUG)
    printk("val[0] = 0x%x, val[1] = 0x%x\n", val[0], val[1]);
#endif
    iowrite32(val[0], data->base_usb1core + FIFO0_offset);
    iowrite32(val[1], data->base_usb1core + FIFO0_offset);

}

u32 USB1_ReadFIFO(struct usb_device_data *data, u8 epnum){
    u32 FIFO0_offset = fifo_offset(epnum);
    return ioread32(data->base_usb1core + FIFO0_offset);
}

u8 USB1_ReadU8FIFO(struct usb_device_data *data, u8 epnum){
    u32 FIFO0_offset = fifo_offset(epnum);
    return ioread8(data->base_usb1core + FIFO0_offset);
}

void USB1_WriteDataFIFO(struct usb_device_data *data, u8 epnum, u32 dataX){
    u32 FIFO0_offset = fifo_offset(epnum);
    iowrite32(dataX, data->base_usb1core + FIFO0_offset);
}

void USB1_WriteU8DataFIFO(struct usb_device_data *data, u8 epnum, u8 dataX){
    u32 FIFO0_offset = fifo_offset(epnum);
    iowrite8(dataX, data->base_usb1core + FIFO0_offset);
}

/* ================== Handler =================*/
void stop_reset(struct usb_device_data *data){
    u32 power = 0;

    power = ioread32(data->base_usb1core + MUSB_POWER);
    // release reset
    power &=~ MUSB_POWER_RESET;
    iowrite8(power, data->base_usb1core + MUSB_POWER);
}
void reset(struct usb_device_data *data){
    u32 power = 0;

    power = ioread32(data->base_usb1core + MUSB_POWER);
    // release reset
    power |= MUSB_POWER_RESET;
    iowrite8(power, data->base_usb1core + MUSB_POWER);
}

irqreturn_t USB1_handler(int irq, void *d){
    struct usb_device_data *data = d;
    u32 irqst0, irqst1;
    u16 int_tx, int_rx;


    irqst0 = ioread32(data->base_usb1ctl + USB1CTL_IRQST0);
    irqst1 = ioread32(data->base_usb1ctl + USB1CTL_IRQST1);
    int_tx = irqst0&0xFF;
    int_rx = (irqst0 >> 16)&0xFE;

    if (irqst0)
        iowrite32(irqst0, data->base_usb1ctl + USB1CTL_IRQST0);
    if (irqst1)
        iowrite32(irqst1, data->base_usb1ctl + USB1CTL_IRQST1);


    if (irqst0){
        if (int_tx){
            Tx1_flag = 1;
            //printk("ISR -> TX[0x%x]\n", int_tx);
        }
        if (int_rx){
            Rx1_flag = 1;
            //printk("ISR -> RX[0x%x]\n", int_rx);
        }

        data->count_many = 0;
    }
    if (irqst1){
        if ((irqst1)&(1u << 7)){
            printk("< VBUS valid threshold>\n");
        } 
        if ((irqst1)&(1u << 2)){
            printk("Babble detected\n");
        } 
        if ((irqst1)&(1u << 4)){
            printk("Device connected\n");
            schedule_work(&data->descriptor_work);
        }   
        if ((irqst1)&(1u << 5)){
            printk("Device disconnected\n");
            schedule_work(&data->descriptor_clear_work);
        }     
        if ((irqst1)&(1u << 8)){
            printk("DRVVBUS level change\n");
        }   
        if ((irqst1)&(1u << 6)){
            printk("SRF ...\n");
        }    
    }

    data->count_many++;
    if (data->count_many > 100){
        printk("Too many interrupts\n");
        data->count_many = 0;

        USB1_reset(data);
    }

    return IRQ_HANDLED;
}

/* ================ Init funcs ============= */
void USB1_reset(struct usb_device_data *data){
    iowrite32((1u << 0) | (1u << 5), data->base_usb1ctl + USB1CTL_CTRL); // soft reset + isolation
    wait_register_update(data, data->base_usb1ctl, USB1CTL_CTRL, 0, 0, 2000, "RESET"); // wait reset
    wait_register_update(data, data->base_usb1ctl, USB1CTL_CTRL, 5, 0, 2000, "RESET ISOLATION"); // wait reset
}

int USB1_init(struct usb_device_data *data){
    u32 usbcore_pwr = 0, usbcore_testmode = 0;
    u8 power = 0;
    power &= 0xf0;

    // disable testmode
    usbcore_testmode = 0x00;
    iowrite32(usbcore_testmode, data->base_usb1core + MUSB_TESTMODE);

    // init full speed
    usbcore_pwr = MUSB_POWER_ISOUPDATE;
    if (Glob_Speed == USB_SPEED_HIGH) {
        usbcore_pwr |= (MUSB_POWER_HSENAB) | (MUSB_POWER_SOFTCONN) | (MUSB_POWER_HSMODE); /* high speed */
    }
    else if (Glob_Speed == USB_SPEED_FULL){
        usbcore_pwr &=~ (MUSB_POWER_HSENAB); /* full speed */
    }

    iowrite32(usbcore_pwr, data->base_usb1core + MUSB_POWER);

    // host mode by sw
    iowrite32(1u << 7, data->base_usb1ctl + USB1CTL_MODE); // host mode by sw

    // test mode
    //iowrite8(MUSB_TEST_FORCE_HOST, data->base_usb1core + MUSB_TESTMODE);

    // enable all interrupts after session
    iowrite32(0xFFFEFFFF, data->base_usb1ctl + USB1CTL_IRQEN0);
    iowrite32(0x1F7, data->base_usb1ctl + USB1CTL_IRQEN1);

    iowrite16(0xFFFF, data->base_usb1core + MUSB_INTRTXE); // enable TX ep0 and 15 eps
    iowrite16(0xFFFE, data->base_usb1core + MUSB_INTRRXE); // enable RX 15 eps
    iowrite8(0xF7, data->base_usb1core + MUSB_INTRUSBE); // 

    // session
    iowrite8(MUSB_DEVCTL_SESSION, data->base_usb1core + MUSB_DEVCTL); // When the USB controller go into session, it will assume the role of a host
    ret = wait_register_update(data, data->base_usb1core, MUSB_DEVCTL, 0, MUSB_DEVCTL_SESSION, 2000, "DEVCTL_SESSION"); // wait DEVCTL_SESSION is set to 1
    if (ret < 0) return -1;

    return 0;
}

void PHY1_init(struct usb_device_data *data){
    u32 usb1_ctrl = 0;

    // return 0 if not clocked
    usb1_ctrl = ioread32(data->base_usb1ctl + USB1CTL_REV);
    if (!usb1_ctrl){
        printk("REV = 0 -> error\n");
        return;
    }

    // usb1 ctrl
    usb1_ctrl = ioread32(data->base_con_usb1ctrl1 + USB_CTRL1);
    usb1_ctrl &= ~(USBPHY_CM_PWRDN | USBPHY_OTG_PWRDN | USBPHY_OTGVDET_EN); // power: normal mode, no Vbus detect as host mode
    usb1_ctrl |= USBPHY_OTGSESSEND_EN;

    iowrite32(usb1_ctrl, data->base_con_usb1ctrl1 + USB_CTRL1);

    msleep(1); // Give the PHY ~1ms to complete the power up operation.
}

void USB1_exit(struct usb_device_data *data){
    iowrite32(0x1ff, data->base_usb1ctl + USB1CTL_COREINT_CLR);
    iowrite32(0xfffeffff, data->base_usb1ctl + USB1CTL_EPINT_CLR);
	
    /* disable interrupts */
    iowrite8(0, data->base_usb1core + MUSB_INTRUSBE);
    iowrite16(0, data->base_usb1core + MUSB_INTRTXE);
    iowrite16(0, data->base_usb1core + MUSB_INTRRXE);

    /*  flush pending interrupts */
    iowrite8(0xff, data->base_usb1core + MUSB_INTRUSB);
    iowrite16(0xffff, data->base_usb1core + MUSB_INTRTX);
    iowrite16(0xffff, data->base_usb1core + MUSB_INTRRX);

    iowrite8(0, data->base_usb1core + MUSB_DEVCTL);
}

/* ================== API for Control Transfer ===================== */
/* First, reset */
void USB1_Reset_Speed(struct usb_device_data *data){
    u8 devctl = 0, usbcore_pwr = 0;

    /* Enable high speed nego */
    usbcore_pwr = ioread32(data->base_usb1core + MUSB_POWER);
    usbcore_pwr |= MUSB_POWER_HSENAB; /* enable high speed nego */
    iowrite32(usbcore_pwr, data->base_usb1core + MUSB_POWER);

    reset(data);
    msleep(5);
    stop_reset(data);

    /* Check high speed after high speed nego */
    usbcore_pwr = ioread32(data->base_usb1core + MUSB_POWER);
    if (usbcore_pwr&MUSB_POWER_HSMODE){
        printk("High speed\n");
        data->speed_state = USB_SPEED_HIGH;
        data->DeviceDescriptorPtr = (u8*)(&data->InsDeviceDescriptor);
        return;
    }

    /* Check full or low speed */
    devctl = ioread8(data->base_usb1core + MUSB_DEVCTL);
    if (devctl&MUSB_DEVCTL_FSDEV) {
        printk("Full speed\n");
        data->speed_state = USB_SPEED_FULL;
    }
    else if (devctl&MUSB_DEVCTL_LSDEV) {
        printk("Low speed\n");
        data->speed_state = USB_SPEED_LOW;
    }
    else {
        printk("Undefined speed\n");
        data->speed_state = USB_SPEED_UNKNOWN;
    }

    // set ptr
    data->DeviceDescriptorPtr = (u8*)(&data->InsDeviceDescriptor);
}

/* Second -> getting  */
int USB1_SETUP_Phase_GetDesc(struct usb_device_data *data, const u8* pkt, u16 addr, u8* string){
    u16 host_csr0 = 0;
    int ret = 0;

    setIndex(data, 0);
    setFifo(data);

    // flush FIFO if needed (maybe 5 times)
    iowrite16(MUSB_CSR0_FLUSHFIFO, data->base_usb1core + 0x10 + MUSB_TXCSR);

    USB1_ClrToken(data);
    USB1_SetToken(data, pkt);
    USB1_ApplyToken(data, 0); // Load the 8 bytes of the required Device request command into the Endpoint 0 FIFO

    iowrite16(addr, data->base_usb1core + MUSB_TXFUNCADDR);

    host_csr0 = ioread16(data->base_usb1core + 0x10 + MUSB_CSR0);
    host_csr0 |= MUSB_CSR0_H_SETUPPKT | MUSB_CSR0_TXPKTRDY; // Set SETUPPKT and TXPKTRDY 
    iowrite16(host_csr0, data->base_usb1core + 0x10 + MUSB_CSR0);

    ret = wait_val_update(data, &Tx1_flag, 1, 2000, "SETUP: Token + Data0/1");
    if (ret < 0) return -1;
    Tx1_flag = 0;

    host_csr0 = ioread16(data->base_usb1core + 0x10 + MUSB_CSR0)&0xFF;
    // Check error for sending SETUP stage
    if (host_csr0 == MUSB_CSR0_H_RXSTALL) {
        dev_info(data->dev, "RXSTALL for %s\n", string);
        return -1;
    }
    if (host_csr0 == MUSB_CSR0_H_ERROR) {
        dev_info(data->dev, "ERROR for %s\n", string); // send additional 2 times
        return -1;
    }
    if (host_csr0 == MUSB_CSR0_H_NAKTIMEOUT) {
        dev_info(data->dev, "NAK_TIMEOUT for %s\n", string); // .... consider later
        return -1;
    } 

    // set length for getting descriptor
    data->InsReq.leftLength = data->InsReq.wLength; // 

    // if USB_REQ_GET_DESCRIPTOR -> update ptr to fill device descriptor
    if (data->InsReq.bRequest == USB_REQ_GET_DESCRIPTOR) {
        // get the whole descriptor, update ptr at the start + 0x12
        if (data->InsReq.wLength == 0x3e) {
            // as it starts sends data from Device descriptor (bLength2 = 0x9)
            data->DeviceDescriptorPtr = (u8*)(&data->InsDeviceDescriptor) + 0x12; // reset ptr
        }
    }
    return 0;
}

int USB1_IN_Phase_GetDesc(struct usb_device_data *data){
    u16 host_csr0 = 0;
    int ret = 0, i = 0, j = 0;
    u32 tmp[16] = {0}; // up to 64 bytes

    iowrite16(MUSB_CSR0_H_REQPKT, data->base_usb1core + 0x10 + MUSB_CSR0);

    // wait for Endpoint 0 interrupt (Data packet)
    ret = wait_val_update(data, &Tx1_flag, 1, 2000, "IN: Data0/1");
    if (ret < 0) return -1;
    Tx1_flag = 0;
    
    count = ioread16(data->base_usb1core + 0x10 + MUSB_COUNT0)&0xFFFF;
#if (PRINT_DEBUG)
    printk("ret = 0x%x, count = 0x%x\n", ret, count);
#endif

    host_csr0 = ioread16(data->base_usb1core + 0x10 + MUSB_CSR0)&0xFF;
    // Check error
    if (host_csr0 == MUSB_CSR0_H_RXSTALL) {
        dev_info(data->dev, "RXSTALL - DATA\n");
        return -1;
    }
    else if (host_csr0 == MUSB_CSR0_H_ERROR) {
        dev_info(data->dev, "ERROR\n"); // the controller has tried to send the required IN token three times without getting any response
        return -1;
    }
    else if (host_csr0 == MUSB_CSR0_H_NAKTIMEOUT) {
        dev_info(data->dev, "NAK_TIMEOUT\n"); // .... consider later
        return -1;
    } 
    else if (host_csr0 == MUSB_CSR0_RXPKTRDY) {
        //printk("Reading IN with ACKed!\n");

        for (i = 0; i < count/4; i++){
            tmp[i] = USB1_ReadFIFO(data, 0);
        }
        if (count%4) tmp[i++] = USB1_ReadFIFO(data, 0); // in case count is odd

        if (data->oldAddr != ioread16(data->base_usb1core + MUSB_TXFUNCADDR)) data->isAddrChanged = 1;
        // if
        if (data->isAddrChanged)
        {
            //printk("CHANGEDDDDD ADDR, addr 3 = 0x%x\n", &data->InsDeviceDescriptor.bLength3);
            data->DeviceDescriptorPtr = (u8*)(&data->InsDeviceDescriptor);

            data->oldAddr = ioread16(data->base_usb1core + MUSB_TXFUNCADDR);
            data->isAddrChanged = 0;

        }

        if (data->InsReq.wLength == 0x20) {
            data->DeviceDescriptorPtr = (u8*)(&data->InsDeviceDescriptor) + 0x12;

            data->InsReq.wLength = 0;
        }

        // handle descriptor ptr
        for (j = 0; j < i-1; j++){
            CpyMem(data->DeviceDescriptorPtr, (u8*)&tmp[j], 4);
            data->DeviceDescriptorPtr+=4;    
        }
        if (count%4){ // in case count is odd
            //printk("tmp[%d] = %x\n", i-1, tmp[i-1]);
            CpyMem(data->DeviceDescriptorPtr, (u8*)&tmp[i-1], count%4);
            data->DeviceDescriptorPtr+=count%4;            
        }
        else { // in case count is even
            CpyMem(data->DeviceDescriptorPtr, (u8*)&tmp[i-1], 4);
            data->DeviceDescriptorPtr+=4;       
        }

        // clear RXPKTRDY
        host_csr0 = ioread32(data->base_usb1core + 0x10 + MUSB_CSR0);
        host_csr0 &=~ MUSB_CSR0_RXPKTRDY; 
        iowrite32(host_csr0, data->base_usb1core + 0x10 + MUSB_CSR0);
    } 
      
    // handle Length
    data->InsReq.maxLengthEntryFIFO = count; // usually 8 bytes for endpoint 0
    if (data->InsReq.leftLength < 8){
        data->InsReq.leftLength = 0;
    } 
    else {
        data->InsReq.leftLength = data->InsReq.leftLength - data->InsReq.maxLengthEntryFIFO;
    }
    return 0;
}

int USB1_STATUS_Phase_GetDesc(struct usb_device_data *data){
    u16 host_csr0 = 0;

    host_csr0 = ioread16(data->base_usb1core + 0x10 + MUSB_CSR0);
    host_csr0 |= MUSB_CSR0_H_STATUSPKT | MUSB_CSR0_TXPKTRDY; // Set STATUSPKT and TXPKTRDY 
    iowrite16(host_csr0, data->base_usb1core + 0x10 + MUSB_CSR0);

    ret = wait_val_update(data, &Tx1_flag, 1, 2000, "SETUP: Token + Data0/1");
    if (ret < 0) return -1;
    Tx1_flag = 0;

    host_csr0 = ioread16(data->base_usb1core + 0x10 + MUSB_CSR0)&0xFF;
    // Check error for sending SETUP stage
    if (host_csr0 == MUSB_CSR0_H_RXSTALL) {
        dev_info(data->dev, "RXSTALL\n");
        return -1;
    }
    if (host_csr0 == MUSB_CSR0_H_ERROR) {
        dev_info(data->dev, "ERROR\n"); // send additional 2 times
        return -1;
    }
    if (host_csr0 == MUSB_CSR0_H_NAKTIMEOUT) {
        dev_info(data->dev, "NAK_TIMEOUT\n"); // .... consider later
        return -1;
    } 
    return 0;
}

/* Third -> setting */
int USB1_SETUP_Phase_SetAddr(struct usb_device_data *data, const u8* pkt, u16 addr, u8* string){
    u16 host_csr0 = 0;
    int ret = 0;

    setIndex(data, 0);
    setFifo(data);

    // flush FIFO if needed (maybe 5 times)
    iowrite16(MUSB_CSR0_FLUSHFIFO, data->base_usb1core + 0x10 + MUSB_TXCSR);

    USB1_ClrToken(data);
    USB1_SetToken(data, pkt);
    USB1_ApplyToken(data, 0); // Load the 8 bytes of the required Device request command into the Endpoint 0 FIFO

    iowrite16(addr, data->base_usb1core + MUSB_TXFUNCADDR);
    iowrite16(addr, data->base_usb1core + MUSB_RXFUNCADDR);

    host_csr0 = ioread16(data->base_usb1core + 0x10 + MUSB_CSR0);
    host_csr0 |= MUSB_CSR0_H_SETUPPKT | MUSB_CSR0_TXPKTRDY; // Set SETUPPKT and TXPKTRDY 
    iowrite16(host_csr0, data->base_usb1core + 0x10 + MUSB_CSR0);

    ret = wait_val_update(data, &Tx1_flag, 1, 2000, "SETUP: Token + Data0/1 vvv");
    if (ret < 0) return -1;
    Tx1_flag = 0;

    host_csr0 = ioread16(data->base_usb1core + 0x10 + MUSB_CSR0)&0xFF;
    // Check error for sending SETUP stage
    if (host_csr0 == MUSB_CSR0_H_RXSTALL) {
        dev_info(data->dev, "RXSTALL for %s\n", string);
        return -1;
    }
    if (host_csr0 == MUSB_CSR0_H_ERROR) {
        dev_info(data->dev, "ERROR for %s\n", string); // send additional 2 times
        return -1;
    }
    if (host_csr0 == MUSB_CSR0_H_NAKTIMEOUT) {
        dev_info(data->dev, "NAK_TIMEOUT for %s\n", string); // .... consider later
        return -1;
    } 

    // set length for getting descriptor
    data->InsReq.leftLength = data->InsReq.wLength; // 0 bytes
    //data->DeviceDescriptorPtr = (u8*)(&data->InsDeviceDescriptor);

    return 0;
}

int USB1_OUT_Phase_GetDesc(struct usb_device_data *data, const u8* dataX, u32 len){
    u16 host_csr0 = 0;
    int ret = 0, i = 0;
    u32 tmp[2] = {0};

    for (i = 0; i < len; i++){
        if (i < 4) tmp[0] |= (dataX[i] << (i*8));
        else tmp[1] |= (dataX[i] << ((i - 4)*8));
    }
    USB1_WriteDataFIFO(data, 0, tmp[0]);
    USB1_WriteDataFIFO(data, 0, tmp[1]);

    printk("0x%x  0x%x\n", tmp[0], tmp[1]);

    iowrite16(MUSB_CSR0_TXPKTRDY, data->base_usb1core + 0x10 + MUSB_CSR0);

    // wait for Endpoint 0 interrupt (Data packet)
    ret = wait_val_update(data, &Tx1_flag, 1, 2000, "IN: Data0/1");
    if (ret < 0) return -1;
    Tx1_flag = 0;
    
    count = ioread16(data->base_usb1core + 0x10 + MUSB_COUNT0)&0xFFFF;
    // printk("ret = 0x%x, count = 0x%x\n", ret, count);

    host_csr0 = ioread16(data->base_usb1core + 0x10 + MUSB_CSR0)&0xFF;
    // Check error
    if (host_csr0 == MUSB_CSR0_H_RXSTALL) {
        dev_info(data->dev, "RXSTALL - DATA\n");
        return -1;
    }
    else if (host_csr0 == MUSB_CSR0_H_ERROR) {
        dev_info(data->dev, "ERROR\n"); // the controller has tried to send the required IN token three times without getting any response
        return -1;
    }
    else if (host_csr0 == MUSB_CSR0_H_NAKTIMEOUT) {
        dev_info(data->dev, "NAK_TIMEOUT\n"); // .... consider later
        return -1;
    } 
     
    return 0;
}

int USB1_STATUS_Phase_SetAddr(struct usb_device_data *data){
    u16 host_csr0 = 0;
    int ret = 0;

    host_csr0 = ioread16(data->base_usb1core + 0x10 + MUSB_CSR0);
    host_csr0 = MUSB_CSR0_H_STATUSPKT | MUSB_CSR0_H_REQPKT; // Set STATUSPKT and TXPKTRDY 
    iowrite16(host_csr0, data->base_usb1core + 0x10 + MUSB_CSR0);

    ret = wait_val_update(data, &Tx1_flag, 1, 2000, "SETUP: Token + Data0/1 yyy");
    Tx1_flag = 0;
    if (ret < 0) {
        return -1;
    }

    host_csr0 = ioread16(data->base_usb1core + 0x10 + MUSB_CSR0)&0xFF;
    //printk("ret = %x\n", host_csr0);
    // Check error for sending SETUP stage
    if (host_csr0 == MUSB_CSR0_H_RXSTALL) {
        dev_info(data->dev, "RXSTALL\n");
        return -1;
    }
    if (host_csr0 == MUSB_CSR0_H_ERROR) {
        dev_info(data->dev, "ERROR\n"); // send additional 2 times
        return -1;
    }
    if (host_csr0 == MUSB_CSR0_H_NAKTIMEOUT) {
        dev_info(data->dev, "NAK_TIMEOUT\n"); // .... consider later
        return -1;
    } 
    else if (host_csr0&MUSB_CSR0_RXPKTRDY) {
        //dev_info(data->dev, "RXPKTRDY - read FIFO\n"); 
#if (PRINT_DEBUG)
        printk("Sending STATUS with ACKed!\n");
#endif

        // clear RXPKTRDY
        host_csr0 = ioread32(data->base_usb1core + 0x10 + MUSB_CSR0);
        host_csr0 &=~ MUSB_CSR0_RXPKTRDY; 
        iowrite32(host_csr0, data->base_usb1core + 0x10 + MUSB_CSR0);
    } 
    return 0;
}

/* Read + Write */
int USB1_READ_Transaction(struct usb_device_data *data, const u8* pkt, u16 addr, u8* string){

    int ret = 0;
    ret = USB1_SETUP_Phase_GetDesc(data, pkt, addr, string);

    if (ret == 0){
        do {
            ret = USB1_IN_Phase_GetDesc(data);
        } while(data->InsReq.leftLength && (ret >= 0));
    }

    if (ret == 0){
        ret = USB1_STATUS_Phase_GetDesc(data);
    }

    return ret;
}

int USB1_WRITE_Transaction(struct usb_device_data *data, const u8* pkt, u16 addr, const u8* dataX, u32 len, u8* string){

    int ret = 0;
    ret = USB1_SETUP_Phase_SetAddr(data, pkt, addr, string);

    if (ret == 0){
        if (len) {
            ret = USB1_OUT_Phase_GetDesc(data, dataX, len);
        }
    }   

    if (ret == 0){
        ret = USB1_STATUS_Phase_SetAddr(data);
    }

    return ret;
}

/* Main */
int USB1_GetDesc_Transfer(struct usb_device_data *data){
    int ret;

    /* Getting descriptor with default address 0 */
    ret = USB1_READ_Transaction(data, GetDesc_pkt, 0x0, "GetDesc_pkt");

    /* Setting address 0x1 with default address 0 */
    if (ret == 0){
        ret = USB1_WRITE_Transaction(data, SetAddr_pkt, 0x0, NULL, 0, "SetAddr_pkt");
    }

    /* Getting descriptor with new address 0x1 */
    if (ret == 0){
        ret = USB1_READ_Transaction(data, GetDesc_pkt, Global_Address, "GetDesc_pkt");
    }

    /* Getting descriptor with new address 0x1 */
    if (ret == 0){
        ret = USB1_READ_Transaction(data, GetDesc_pkt2, Global_Address, "GetDesc_pkt2");
    }

    /* Getting descriptor (Interface 0: HMSC) with new address 0x1 */
    if (ret == 0){
        ret = USB1_READ_Transaction(data, GetDescif0_pkt, Global_Address, "GetDescif0_pkt");
    }

    /* Setting configuration with new address 0x1 */
    if (ret == 0){
        ret = USB1_WRITE_Transaction(data, SetConf_pkt, Global_Address, NULL, 0, "SetConf_pkt");
    }

    /* Getting configuration with new address 0x1, data recieved should be 0x1 */
    if (ret == 0){
        ret = USB1_READ_Transaction(data, GetConf_pkt, Global_Address, "GetConf_pkt");
    }

    /* Reset USB devie */
    if (ret == 0){
        ret = USB1_WRITE_Transaction(data, BulkReset_pkt, Global_Address, NULL, 0, "BulkReset_pkt");
    }

    /* Getting LUN with new address 0x1, data recieved should be 0x0 */
    if (ret == 0){
        ret = USB1_READ_Transaction(data, GetMaxLUN_pkt, Global_Address, "GetMaxLUN_pkt");
    }

    return ret;
}

/* Print result */
void USB1_Print_DeviceDescriptor(struct usb_device_data *data){
    printk("# ----------------------------------- #\n");
    printk("# bLength1 = 0x%x\n", data->InsDeviceDescriptor.bLength1);
    printk("# bDescriptorType1 = 0x%x\n", data->InsDeviceDescriptor.bDescriptorType1);
    printk("# bcdUSB = 0x%x\n", data->InsDeviceDescriptor.bcdUSB);
    printk("# bDeviceClass = 0x%x\n", data->InsDeviceDescriptor.bDeviceClass);
    printk("# bDeviceSubClass = 0x%x\n", data->InsDeviceDescriptor.bDeviceSubClass);
    printk("# bDeviceProtocol = 0x%x\n", data->InsDeviceDescriptor.bDeviceProtocol);
    printk("# bMaxPacketSize = 0x%x\n", data->InsDeviceDescriptor.bMaxPacketSize);
    printk("# idVendor = 0x%x\n", data->InsDeviceDescriptor.idVendor);
    printk("# idProduct = 0x%x\n", data->InsDeviceDescriptor.idProduct);
    printk("# bcdDevice = 0x%x\n", data->InsDeviceDescriptor.bcdDevice);
    printk("# iManufacturer = 0x%x\n", data->InsDeviceDescriptor.iManufacturer);
    printk("# iProduct = 0x%x\n", data->InsDeviceDescriptor.iProduct);
    printk("# iSerialNumber = 0x%x\n", data->InsDeviceDescriptor.iSerialNumber);
    printk("# bNumConfigurations = 0x%x\n", data->InsDeviceDescriptor.bNumConfigurations);
    printk("# ----------------------------------- #\n");
}

void USB1_Print_DeviceDescriptor2(struct usb_device_data *data){
    printk("# --------Device descriptor----------- #\n");
    printk("# bLength2 = 0x%x\n", data->InsDeviceDescriptor.bLength2);
    printk("# bDescriptorType2 = 0x%x\n", data->InsDeviceDescriptor.bDescriptorType2);
    printk("# wTotalLength = 0x%x\n", data->InsDeviceDescriptor.wTotalLength);
    printk("# bNumInterfaces = 0x%x\n", data->InsDeviceDescriptor.bNumInterfaces);
    printk("# bConfigurationValue = 0x%x\n", data->InsDeviceDescriptor.bConfigurationValue);
    printk("# iConfiguration = 0x%x\n", data->InsDeviceDescriptor.iConfiguration);
    printk("# bmAttributes = 0x%x\n", data->InsDeviceDescriptor.bmAttributes);
    printk("# bMaxPower = 0x%x\n", data->InsDeviceDescriptor.bMaxPower);
    printk("# ----------------------------------- #\n");
}

void USB1_Print_DeviceDescriptorIf0(struct usb_device_data *data){
    printk("# --------Device descriptor----------- #\n");
    printk("# if0_bLength = 0x%x\n", data->InsDeviceDescriptor.if0_bLength);
    printk("# if0_bDescriptorType = 0x%x\n", data->InsDeviceDescriptor.if0_bDescriptorType);
    printk("# if0_bInterfaceNumber = 0x%x\n", data->InsDeviceDescriptor.if0_bInterfaceNumber);
    printk("# if0_bAlternateSetting = 0x%x\n", data->InsDeviceDescriptor.if0_bAlternateSetting);
    printk("# if0_bNumEndpoints = 0x%x\n", data->InsDeviceDescriptor.if0_bNumEndpoints);
    printk("# if0_bInterfaceClass = 0x%x\n", data->InsDeviceDescriptor.if0_bInterfaceClass);
    printk("# if0_bInterfaceSubClass = 0x%x\n", data->InsDeviceDescriptor.if0_bInterfaceSubClass);
    printk("# if0_bInterfaceProtocol = 0x%x\n", data->InsDeviceDescriptor.if0_bInterfaceProtocol);
    printk("# if0_iInterface = 0x%x\n", data->InsDeviceDescriptor.if0_iInterface);

    printk("\n");
    printk("# ep_bulk_out_bLength = 0x%x\n", data->InsDeviceDescriptor.ep_bulk_out_bLength);
    printk("# ep_bulk_out_bDescriptorType = 0x%x\n", data->InsDeviceDescriptor.ep_bulk_out_bDescriptorType);
    printk("# ep_bulk_out_bEndpointAddress = 0x%x\n", data->InsDeviceDescriptor.ep_bulk_out_bEndpointAddress);
    printk("# ep_bulk_out_bmAttributes = 0x%x\n", data->InsDeviceDescriptor.ep_bulk_out_bmAttributes);
    printk("# ep_bulk_out_wMaxPacketSize = 0x%x\n", data->InsDeviceDescriptor.ep_bulk_out_wMaxPacketSize);
    printk("# ep_bulk_out_bInterval = 0x%x\n", data->InsDeviceDescriptor.ep_bulk_out_bInterval);

    printk("\n");
    printk("# ep_bulk_in_bLength = 0x%x\n", data->InsDeviceDescriptor.ep_bulk_in_bLength);
    printk("# ep_bulk_in_bDescriptorType = 0x%x\n", data->InsDeviceDescriptor.ep_bulk_in_bDescriptorType);
    printk("# ep_bulk_in_bEndpointAddress = 0x%x\n", data->InsDeviceDescriptor.ep_bulk_in_bEndpointAddress);
    printk("# ep_bulk_in_bmAttributes = 0x%x\n", data->InsDeviceDescriptor.ep_bulk_in_bmAttributes);
    printk("# ep_bulk_in_wMaxPacketSize = 0x%x\n", data->InsDeviceDescriptor.ep_bulk_in_wMaxPacketSize);
    printk("# ep_bulk_in_bInterval = 0x%x\n", data->InsDeviceDescriptor.ep_bulk_in_bInterval);

    printk("\n");
    printk("# LUN = 0x%x\n", data->InsDeviceDescriptor.LUN);
    printk("# ----------------------------------- #\n");
}

/* ================== Utils for bulk transfer ===================== */

int get_x(unsigned int sz)
{
    int log2_sz = 0;

    while (sz > 1) {
        sz >>= 1;
        log2_sz++;
    }

    return log2_sz - 3;
}

/* TX */
void USB1_Bulk_SetAddrTx(struct usb_device_data *data, u8 addr, u8 epnum){
    iowrite16(addr, data->base_usb1core + MUSB_TXFUNCADDR + (0x08 * epnum));
}
void USB1_Bulk_SetTypeTx(struct usb_device_data *data, u8 epnum, u8 speed, u8 transfer_type){
    u8 TxType = 0;

    TxType = (speed << 6)&MUSB_TYPE_SPEED;
    TxType |= (transfer_type << 4)&MUSB_TYPE_PROTO; // bulk type
    TxType |= (epnum << 0)&MUSB_TYPE_REMOTE_END;

    iowrite8(TxType, data->base_usb1core + 0x10 + MUSB_TXTYPE);
}
void USB1_Bulk_SetTxMaxp(struct usb_device_data *data, u16 maxp){
    iowrite16(maxp, data->base_usb1core + 0x10 + MUSB_TXMAXP);
}
void USB1_Bulk_SetTxInterval(struct usb_device_data *data, u8 txInterval){
    iowrite8(txInterval, data->base_usb1core + 0x10 + MUSB_TXINTERVAL);
}
void USB1_Bulk_SetTXCSR(struct usb_device_data *data){
    u16 txcsr = 0;

    txcsr = MUSB_TXCSR_MODE; // MODE bit (bit 13) to 1 to ensure the FIFO is enabled
    txcsr &=~ MUSB_TXCSR_FRCDATATOG; // 0 to allow normal data toggle operations
    txcsr &=~ MUSB_TXCSR_AUTOSET; // 
    iowrite16(txcsr, data->base_usb1core + 0x10 + MUSB_TXCSR);
}

/* RX */
void USB1_Bulk_SetAddrRx(struct usb_device_data *data, u8 addr, u8 epnum){
    iowrite16(addr, data->base_usb1core + MUSB_RXFUNCADDR + (0x08 * epnum));
}
void USB1_Bulk_SetTypeRx(struct usb_device_data *data, u8 epnum, u8 speed, u8 transfer_type){
    u8 RxType = 0;

    RxType = (speed << 6)&MUSB_TYPE_SPEED;
    RxType |= (transfer_type << 4)&MUSB_TYPE_PROTO; // bulk type
    RxType |= (epnum << 0)&MUSB_TYPE_REMOTE_END;

    iowrite8(RxType, data->base_usb1core + 0x10 + MUSB_RXTYPE);
}
void USB1_Bulk_SetRxMaxp(struct usb_device_data *data, u16 maxp){
    iowrite16(maxp, data->base_usb1core + 0x10 + MUSB_RXMAXP);
}
void USB1_Bulk_SetRxInterval(struct usb_device_data *data, u8 rxInterval){
    iowrite8(rxInterval, data->base_usb1core + 0x10 + MUSB_RXINTERVAL);
}
void USB1_Bulk_RxReinit(struct usb_device_data *data){
    u16 csr = 0;

    /* Clear TX */
    // csr = ioread16(data->base_usb1core + 0x10 + MUSB_TXCSR);
    // if (csr & MUSB_TXCSR_MODE){
    //     while (csr & MUSB_TXCSR_FIFONOTEMPTY){ // loop until fifo is empty
    //         csr |= MUSB_TXCSR_FLUSHFIFO | MUSB_TXCSR_TXPKTRDY;
    //         iowrite16(csr, data->base_usb1core + 0x10 + MUSB_TXCSR);
    //     }

    //     csr |= MUSB_TXCSR_FRCDATATOG;
    //     iowrite16(csr, data->base_usb1core + 0x10 + MUSB_TXCSR);
    // }
    //iowrite16(0x0, data->base_usb1core + 0x10 + MUSB_TXCSR);

    /* Enable RX */
    csr = ioread16(data->base_usb1core + 0x10 + MUSB_RXCSR);
    csr = MUSB_RXCSR_CLRDATATOG | MUSB_RXCSR_FLUSHFIFO | MUSB_RXCSR_RXPKTRDY;
	csr &= ~(MUSB_RXCSR_H_REQPKT
		| MUSB_RXCSR_H_AUTOREQ
		| MUSB_RXCSR_AUTOCLEAR);

    /* write 2x to allow double buffering */
    iowrite16(csr, data->base_usb1core + 0x10 + MUSB_RXCSR);
    iowrite16(csr, data->base_usb1core + 0x10 + MUSB_RXCSR);

    /* flush writebuffer */
    ioread16(data->base_usb1core + 0x10 + MUSB_RXCSR);

    csr = ioread16(data->base_usb1core + 0x10 + MUSB_RXCSR);
    csr |= MUSB_RXCSR_H_DATATOGGLE;
    iowrite16(csr, data->base_usb1core + 0x10 + MUSB_RXCSR);
}
u16 USB1_Bulk_Rxset_toggle(struct usb_device_data *data)
{
	u16 csr;
	u16 toggle;

    toggle = ioread16(data->base_usb1core + 0x10 + MUSB_RXCSR)&MUSB_RXCSR_H_WR_DATATOGGLE;

	csr = toggle ? (MUSB_RXCSR_H_WR_DATATOGGLE
				| MUSB_RXCSR_H_DATATOGGLE) : 0;

	return csr;
}

void USB1_SetupBulkFifos(struct usb_device_data *data, u8 ep_out, u8 ep_in)
{
    void __iomem *core = data->base_usb1core;
    u16 MaxPacketSzTX, TXInterval;
    u8 transfer_typeTX;
    u16 MaxPacketSzRX, RXInterval;
    u8 transfer_typeRX;

    // TX
    MaxPacketSzTX = data->InsDeviceDescriptor.ep_bulk_out_wMaxPacketSize;
    TXInterval = data->InsDeviceDescriptor.ep_bulk_out_bInterval;
    transfer_typeTX = data->InsDeviceDescriptor.ep_bulk_out_bmAttributes;

    // RX
    MaxPacketSzRX = data->InsDeviceDescriptor.ep_bulk_in_wMaxPacketSize;
    RXInterval = data->InsDeviceDescriptor.ep_bulk_in_bInterval;
    transfer_typeRX = data->InsDeviceDescriptor.ep_bulk_in_bmAttributes;
 
    // ====================================
    setIndex(data, ep_out);                              /* EP4 TX */
    iowrite8(get_x(MaxPacketSzTX), core + MUSB_TXFIFOSZ);  /* 2^(x+3) bytes */
    iowrite16(64 >> 3, core + MUSB_TXFIFOADD);           /* RAM starts at 64 after ep0 */
    //iowrite16(MUSB_TXCSR_MODE | MUSB_TXCSR_CLRDATATOG, core + 0x10 + MUSB_TXCSR);

    USB1_Bulk_SetAddrTx(data, Global_Address, ep_out);
    USB1_Bulk_SetTypeTx(data, ep_out, USB_SPEED_HIGH, transfer_typeTX); 
    USB1_Bulk_SetTxMaxp(data, MaxPacketSzTX); // max packet is 512 bytes
    USB1_Bulk_SetTxInterval(data, TXInterval); // as ep_bulk_out_bInterval = 0x0
    USB1_Bulk_SetTXCSR(data);

    // ======================================

    setIndex(data, ep_in);  
    iowrite8(get_x(MaxPacketSzRX), core + MUSB_RXFIFOSZ); /* 2^(x+3) bytes */
    iowrite16(64 + MaxPacketSzTX, core + MUSB_RXFIFOADD); /* RAM starts after ep0 and epTX */
    //iowrite16(MUSB_RXCSR_CLRDATATOG, core + 0x10 + MUSB_RXCSR);

    USB1_Bulk_SetAddrRx(data, Global_Address, ep_in);
    USB1_Bulk_SetTypeRx(data, ep_in, USB_SPEED_HIGH, transfer_typeRX); 
    USB1_Bulk_SetRxMaxp(data, MaxPacketSzRX); // max packet (usually 512 byres)
    USB1_Bulk_SetRxInterval(data, RXInterval); // as ep_bulk_in_bInterval = 0x0
}

/* ================== API for Bulk Transfer ===================== */
int USB1_OUT_Phase_Bulk(struct usb_device_data *data, u8 epnum, u8 addr, const u8* dataX, u32 len){
    u16 host_csr0 = 0, txcsr = 0;
    int ret = 0, i = 0;

    setIndex(data, epnum);

    // load FIFO
    for (i = 0; i < len; i++){
        USB1_WriteU8DataFIFO(data, epnum, dataX[i]);
    }

    txcsr = ioread16(data->base_usb1core + 0x10 + MUSB_TXCSR);
    txcsr |= MUSB_TXCSR_TXPKTRDY | MUSB_TXCSR_H_WZC_BITS;
    iowrite16(txcsr, data->base_usb1core + 0x10 + MUSB_TXCSR);

    // wait for Endpoint 0 interrupt (Data packet)
    ret = wait_val_update(data, &Tx1_flag, 1, 2000, "OUT Bulk: Data0/1");
    if (ret < 0) return -1;
    Tx1_flag = 0;
    
    //count = ioread16(data->base_usb1core + 0x10 + MUSB_COUNT0)&0xFFFF;
    // printk("ret = 0x%x, count = 0x%x\n", ret, count);

    host_csr0 = ioread16(data->base_usb1core + 0x10 + MUSB_CSR0)&0xFF;
    // Check error
    if (host_csr0 == MUSB_CSR0_H_RXSTALL) {
        dev_info(data->dev, "RXSTALL - DATA\n");
        return -1;
    }
    else if (host_csr0 == MUSB_CSR0_H_ERROR) {
        dev_info(data->dev, "ERROR\n"); // the controller has tried to send the required IN token three times without getting any response
        return -1;
    }
    else if (host_csr0 == MUSB_CSR0_H_NAKTIMEOUT) {
        dev_info(data->dev, "NAK_TIMEOUT\n"); // .... consider later
        return -1;
    } 
    else {
        //dev_info(data->dev, "ACKed!!\n"); // .... consider later
    } 
     
    return 0;
}

int USB1_IN_Phase_Bulk(struct usb_device_data *data, u8 epnum, u8 addr, u8* dataX, u16* len){
    u16 host_csr0 = 0, rxcsr = 0;
    int ret = 0, i = 0;

    setIndex(data, epnum);
 
    rxcsr = USB1_Bulk_Rxset_toggle(data);
    iowrite16(rxcsr, data->base_usb1core + 0x10 + MUSB_RXCSR);
    
                                                                     
    rxcsr |= MUSB_RXCSR_H_REQPKT;
    iowrite16(rxcsr, data->base_usb1core + 0x10 + MUSB_RXCSR);
    ioread16(data->base_usb1core + 0x10 + MUSB_RXCSR);

    // wait for Endpoint 0 interrupt (Data packet)
    ret = wait_val_update(data, &Rx1_flag, 1, 2000, "IN Bulk: Data0/1");
    if (ret < 0) return -1;
    Rx1_flag = 0;

    // wait MUSB_RXCSR_RXPKTRDY
    ret = wait_register_update(data, data->base_usb1core, 0x10 + MUSB_RXCSR, 0, 1, 2000, "MUSB_RXCSR_RXPKTRDY");
    if (ret < 0) return -1;

    count = ioread16(data->base_usb1core + 0x10 + MUSB_RXCOUNT)&0xFFFF;
    host_csr0 = ioread16(data->base_usb1core + 0x10 + MUSB_RXCSR)&0xFF;
    *len = count;

    //printk("host_csr0 = 0x%x, count = 0x%x\n", host_csr0, count);
    // Check error
    if (host_csr0&MUSB_RXCSR_H_RXSTALL) {
        dev_info(data->dev, "RXSTALL - DATA\n");
        return -1;
    }
    if (host_csr0&MUSB_RXCSR_H_ERROR) {
        dev_info(data->dev, "ERROR\n"); // the controller has tried to send the required IN token three times without getting any response
        return -1;
    }
    if (host_csr0&MUSB_CSR0_H_NAKTIMEOUT) {
        dev_info(data->dev, "NAK_TIMEOUT\n"); // .... consider later
        return -1;
    } 
    if (host_csr0&MUSB_RXCSR_FIFOFULL) {
        //dev_info(data->dev, "MUSB_RXCSR_FIFOFULL\n"); // .... consider later
        //return -1;
    } 
    if (host_csr0&MUSB_RXCSR_INCOMPRX) {
        dev_info(data->dev, "MUSB_RXCSR_INCOMPRX\n"); // .... consider later
        //return -1;
    } 
    if (host_csr0&MUSB_RXCSR_RXPKTRDY){
        //printk("Reading IN BULK with ACKed!\n");

        for (i = 0; i < count; i++){
            dataX[data->RX_index++] = USB1_ReadU8FIFO(data, epnum);
        }
        data->RX_index = 0;

        // clear RXPKTRDY
        host_csr0 = ioread32(data->base_usb1core + 0x10 + MUSB_RXCSR);
        host_csr0 &=~ MUSB_RXCSR_RXPKTRDY; 
        iowrite32(host_csr0, data->base_usb1core + 0x10 + MUSB_RXCSR);
    } 
     
    return 0;
}


