Analysis & Synthesis report for DE1_SoC
Sun Jun 05 16:39:32 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for sld_signaltap:auto_signaltap_0
 16. Parameter Settings for User Entity Instance: cpuCore:cpu
 17. Parameter Settings for User Entity Instance: cpuCore:cpu|IF_ID:if_id
 18. Parameter Settings for User Entity Instance: cpuCore:cpu|control:ctrl
 19. Parameter Settings for User Entity Instance: cpuCore:cpu|EX:execute_addrCal|ALU:alu
 20. Parameter Settings for User Entity Instance: cpuCore:cpu|ALU_Control:aluctrl
 21. Parameter Settings for User Entity Instance: cpuCore:cpu|MEM:memory_access|dataMemory:dm
 22. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 23. Port Connectivity Checks: "cpuCore:cpu|MEM:memory_access|dataMemory:dm|SRAM:sram"
 24. Port Connectivity Checks: "cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[0].cpt"
 25. Port Connectivity Checks: "cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[0].add0"
 26. Port Connectivity Checks: "cpuCore:cpu|ID_EX:id_ex"
 27. Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0"
 28. Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[15].level4"
 29. Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[14].level4"
 30. Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[13].level4"
 31. Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[12].level4"
 32. Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[11].level4"
 33. Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[10].level4"
 34. Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[9].level4"
 35. Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[8].level4"
 36. Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[7].level4"
 37. Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[6].level4"
 38. Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[5].level4"
 39. Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[4].level4"
 40. Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[3].level4"
 41. Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[2].level4"
 42. Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[1].level4"
 43. Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[0].level4"
 44. Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel3[7].level3"
 45. Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel3[6].level3"
 46. Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel3[5].level3"
 47. Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel3[4].level3"
 48. Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel3[3].level3"
 49. Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel3[2].level3"
 50. Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel3[1].level3"
 51. Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel3[0].level3"
 52. Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel2[3].level2"
 53. Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel2[2].level2"
 54. Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel2[1].level2"
 55. Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel2[0].level2"
 56. Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:d1_1"
 57. Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:d1_0"
 58. Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:d0_0"
 59. Port Connectivity Checks: "cpuCore:cpu|IF:instruction_fetch|mux2_1:jumpReg_mux"
 60. Port Connectivity Checks: "cpuCore:cpu"
 61. SignalTap II Logic Analyzer Settings
 62. Post-Synthesis Netlist Statistics for Top Partition
 63. Elapsed Time Per Partition
 64. Connections to In-System Debugging Instance "auto_signaltap_0"
 65. Analysis & Synthesis Messages
 66. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Jun 05 16:39:32 2016           ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                   ; DE1_SoC                                         ;
; Top-level Entity Name           ; DE1_SoC                                         ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 10736                                           ;
; Total pins                      ; 139                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 2,283,520                                       ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SoC            ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.41        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  13.9%      ;
;     Processor 3            ;  13.9%      ;
;     Processor 4            ;  13.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                       ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+
; xorOperation.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/xorOperation.sv                                                    ;             ;
; SLT.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/SLT.sv                                                             ;             ;
; SLL.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/SLL.sv                                                             ;             ;
; singleRegisterMod.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/yw28/Desktop/Lab5/Lab5/singleRegisterMod.v                                                ;             ;
; signExtended.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/signExtended.sv                                                    ;             ;
; rwDemux.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/rwDemux.sv                                                         ;             ;
; registerRow.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/registerRow.sv                                                     ;             ;
; registerFile.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/registerFile.sv                                                    ;             ;
; registerBlock.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/registerBlock.sv                                                   ;             ;
; pc.sv                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/pc.sv                                                              ;             ;
; partialFullAdder.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/partialFullAdder.sv                                                ;             ;
; orOperation.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/orOperation.sv                                                     ;             ;
; mux32_5.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/mux32_5.sv                                                         ;             ;
; mux2_1.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/mux2_1.sv                                                          ;             ;
; instruction_mem.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/instruction_mem.sv                                                 ;             ;
; Dflipflop.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/yw28/Desktop/Lab5/Lab5/Dflipflop.v                                                        ;             ;
; demux1_32_1bit.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/demux1_32_1bit.sv                                                  ;             ;
; demux1_32.sv                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/demux1_32.sv                                                       ;             ;
; demux1_2.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/demux1_2.sv                                                        ;             ;
; DE1_SoC.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v                                                          ;             ;
; dataMemory.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv                                                      ;             ;
; cpuCore.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv                                                         ;             ;
; Control.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/yw28/Desktop/Lab5/Lab5/Control.v                                                          ;             ;
; comparator.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/comparator.sv                                                      ;             ;
; arithmatic.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/arithmatic.sv                                                      ;             ;
; andOperation.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/andOperation.sv                                                    ;             ;
; ALU_Control.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/ALU_Control.sv                                                     ;             ;
; ALU.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/ALU.sv                                                             ;             ;
; IF.sv                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/IF.sv                                                              ;             ;
; ID.sv                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/ID.sv                                                              ;             ;
; EX.sv                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/EX.sv                                                              ;             ;
; MEM.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/MEM.sv                                                             ;             ;
; WB.sv                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/WB.sv                                                              ;             ;
; IF_ID.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/IF_ID.sv                                                           ;             ;
; ID_EX.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/ID_EX.sv                                                           ;             ;
; EX_MEM.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/EX_MEM.sv                                                          ;             ;
; MEM_WB.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv                                                          ;             ;
; ID_EX_CtPath.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/ID_EX_CtPath.sv                                                    ;             ;
; EX_MEM_CtPath.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/EX_MEM_CtPath.sv                                                   ;             ;
; MEM_WB_CtPath.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB_CtPath.sv                                                   ;             ;
; ForwardingUnit.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/ForwardingUnit.sv                                                  ;             ;
; Hazard_Detection_Unit.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/Hazard_Detection_Unit.sv                                           ;             ;
; SRAM.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/SRAM.sv                                                            ;             ;
; FlushForwardingUnit.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/yw28/Desktop/Lab5/Lab5/FlushForwardingUnit.sv                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                   ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                              ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                 ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                    ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_constant.inc                                    ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/dffeea.inc                                          ;             ;
; aglobal160.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc                                      ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                       ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                        ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                              ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                      ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                               ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                         ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                      ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                       ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/altrom.inc                                          ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/altram.inc                                          ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/altdpram.inc                                        ;             ;
; db/altsyncram_md84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yw28/Desktop/Lab5/Lab5/db/altsyncram_md84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/altdpram.tdf                                        ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/others/maxplus2/memmodes.inc                                      ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/a_hdffe.inc                                         ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                 ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.inc                                      ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.tdf                                         ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/muxlut.inc                                          ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/bypassff.inc                                        ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/altshift.inc                                        ;             ;
; db/mux_dlc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yw28/Desktop/Lab5/Lab5/db/mux_dlc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_decode.tdf                                      ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/declut.inc                                          ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_compare.inc                                     ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yw28/Desktop/Lab5/Lab5/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.tdf                                     ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                     ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/cmpconst.inc                                        ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.inc                                     ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                             ;             ;
; db/cntr_gdi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yw28/Desktop/Lab5/Lab5/db/cntr_gdi.tdf                                                    ;             ;
; db/cmpr_qac.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yw28/Desktop/Lab5/Lab5/db/cmpr_qac.tdf                                                    ;             ;
; db/cntr_22j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yw28/Desktop/Lab5/Lab5/db/cntr_22j.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yw28/Desktop/Lab5/Lab5/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yw28/Desktop/Lab5/Lab5/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yw28/Desktop/Lab5/Lab5/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/yw28/Desktop/Lab5/Lab5/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                   ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/sld_hub.vhd                                         ; altera_sld  ;
; db/ip/sld5d2bcf66/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/yw28/Desktop/Lab5/Lab5/db/ip/sld5d2bcf66/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/yw28/Desktop/Lab5/Lab5/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/yw28/Desktop/Lab5/Lab5/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/yw28/Desktop/Lab5/Lab5/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/yw28/Desktop/Lab5/Lab5/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/yw28/Desktop/Lab5/Lab5/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                 ;
+---------------------------------------------+-------------------------------+
; Resource                                    ; Usage                         ;
+---------------------------------------------+-------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 6698                          ;
;                                             ;                               ;
; Combinational ALUT usage for logic          ; 4456                          ;
;     -- 7 input functions                    ; 68                            ;
;     -- 6 input functions                    ; 2323                          ;
;     -- 5 input functions                    ; 638                           ;
;     -- 4 input functions                    ; 197                           ;
;     -- <=3 input functions                  ; 1230                          ;
;                                             ;                               ;
; Dedicated logic registers                   ; 10736                         ;
;                                             ;                               ;
; I/O pins                                    ; 139                           ;
; Total MLAB memory bits                      ; 0                             ;
; Total block memory bits                     ; 2283520                       ;
;                                             ;                               ;
; Total DSP Blocks                            ; 0                             ;
;                                             ;                               ;
; Maximum fan-out node                        ; cpuCore:cpu|divided_clocks[2] ;
; Maximum fan-out                             ; 6838                          ;
; Total fan-out                               ; 81827                         ;
; Average fan-out                             ; 4.93                          ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |DE1_SoC                                                                                                                                ; 4456 (2)          ; 10736 (0)    ; 2283520           ; 0          ; 139  ; 0            ; |DE1_SoC                                                                                                                                                                                                                                                                                                                                            ; DE1_SoC                           ; work         ;
;    |cpuCore:cpu|                                                                                                                        ; 4119 (519)        ; 3595 (4)     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu                                                                                                                                                                                                                                                                                                                                ; cpuCore                           ; work         ;
;       |ALU_Control:aluctrl|                                                                                                             ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ALU_Control:aluctrl                                                                                                                                                                                                                                                                                                            ; ALU_Control                       ; work         ;
;       |EX:execute_addrCal|                                                                                                              ; 540 (136)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal                                                                                                                                                                                                                                                                                                             ; EX                                ; work         ;
;          |ALU:alu|                                                                                                                      ; 372 (153)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu                                                                                                                                                                                                                                                                                                     ; ALU                               ; work         ;
;             |SLL:sll|                                                                                                                   ; 29 (29)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLL:sll                                                                                                                                                                                                                                                                                             ; SLL                               ; work         ;
;             |SLT:slt|                                                                                                                   ; 27 (21)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt                                                                                                                                                                                                                                                                                             ; SLT                               ; work         ;
;                |comparator:cp[17].cpt|                                                                                                  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[17].cpt                                                                                                                                                                                                                                                                       ; comparator                        ; work         ;
;                |comparator:cp[24].cpt|                                                                                                  ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[24].cpt                                                                                                                                                                                                                                                                       ; comparator                        ; work         ;
;                |comparator:cp[5].cpt|                                                                                                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[5].cpt                                                                                                                                                                                                                                                                        ; comparator                        ; work         ;
;             |arithmatic:arm|                                                                                                            ; 163 (105)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm                                                                                                                                                                                                                                                                                      ; arithmatic                        ; work         ;
;                |partialFullAdder:calculate0[0].add0|                                                                                    ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[0].add0                                                                                                                                                                                                                                                  ; partialFullAdder                  ; work         ;
;                |partialFullAdder:calculate0[10].add0|                                                                                   ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[10].add0                                                                                                                                                                                                                                                 ; partialFullAdder                  ; work         ;
;                |partialFullAdder:calculate0[11].add0|                                                                                   ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[11].add0                                                                                                                                                                                                                                                 ; partialFullAdder                  ; work         ;
;                |partialFullAdder:calculate0[12].add0|                                                                                   ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[12].add0                                                                                                                                                                                                                                                 ; partialFullAdder                  ; work         ;
;                |partialFullAdder:calculate0[13].add0|                                                                                   ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[13].add0                                                                                                                                                                                                                                                 ; partialFullAdder                  ; work         ;
;                |partialFullAdder:calculate0[14].add0|                                                                                   ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[14].add0                                                                                                                                                                                                                                                 ; partialFullAdder                  ; work         ;
;                |partialFullAdder:calculate0[15].add0|                                                                                   ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[15].add0                                                                                                                                                                                                                                                 ; partialFullAdder                  ; work         ;
;                |partialFullAdder:calculate0[16].add0|                                                                                   ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[16].add0                                                                                                                                                                                                                                                 ; partialFullAdder                  ; work         ;
;                |partialFullAdder:calculate0[17].add0|                                                                                   ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[17].add0                                                                                                                                                                                                                                                 ; partialFullAdder                  ; work         ;
;                |partialFullAdder:calculate0[18].add0|                                                                                   ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[18].add0                                                                                                                                                                                                                                                 ; partialFullAdder                  ; work         ;
;                |partialFullAdder:calculate0[19].add0|                                                                                   ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[19].add0                                                                                                                                                                                                                                                 ; partialFullAdder                  ; work         ;
;                |partialFullAdder:calculate0[20].add0|                                                                                   ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[20].add0                                                                                                                                                                                                                                                 ; partialFullAdder                  ; work         ;
;                |partialFullAdder:calculate0[21].add0|                                                                                   ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[21].add0                                                                                                                                                                                                                                                 ; partialFullAdder                  ; work         ;
;                |partialFullAdder:calculate0[22].add0|                                                                                   ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[22].add0                                                                                                                                                                                                                                                 ; partialFullAdder                  ; work         ;
;                |partialFullAdder:calculate0[23].add0|                                                                                   ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[23].add0                                                                                                                                                                                                                                                 ; partialFullAdder                  ; work         ;
;                |partialFullAdder:calculate0[24].add0|                                                                                   ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[24].add0                                                                                                                                                                                                                                                 ; partialFullAdder                  ; work         ;
;                |partialFullAdder:calculate0[25].add0|                                                                                   ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[25].add0                                                                                                                                                                                                                                                 ; partialFullAdder                  ; work         ;
;                |partialFullAdder:calculate0[26].add0|                                                                                   ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[26].add0                                                                                                                                                                                                                                                 ; partialFullAdder                  ; work         ;
;                |partialFullAdder:calculate0[27].add0|                                                                                   ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[27].add0                                                                                                                                                                                                                                                 ; partialFullAdder                  ; work         ;
;                |partialFullAdder:calculate0[28].add0|                                                                                   ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[28].add0                                                                                                                                                                                                                                                 ; partialFullAdder                  ; work         ;
;                |partialFullAdder:calculate0[29].add0|                                                                                   ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[29].add0                                                                                                                                                                                                                                                 ; partialFullAdder                  ; work         ;
;                |partialFullAdder:calculate0[2].add0|                                                                                    ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[2].add0                                                                                                                                                                                                                                                  ; partialFullAdder                  ; work         ;
;                |partialFullAdder:calculate0[30].add0|                                                                                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[30].add0                                                                                                                                                                                                                                                 ; partialFullAdder                  ; work         ;
;                |partialFullAdder:calculate0[3].add0|                                                                                    ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[3].add0                                                                                                                                                                                                                                                  ; partialFullAdder                  ; work         ;
;                |partialFullAdder:calculate0[4].add0|                                                                                    ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[4].add0                                                                                                                                                                                                                                                  ; partialFullAdder                  ; work         ;
;                |partialFullAdder:calculate0[5].add0|                                                                                    ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[5].add0                                                                                                                                                                                                                                                  ; partialFullAdder                  ; work         ;
;                |partialFullAdder:calculate0[6].add0|                                                                                    ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[6].add0                                                                                                                                                                                                                                                  ; partialFullAdder                  ; work         ;
;                |partialFullAdder:calculate0[7].add0|                                                                                    ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[7].add0                                                                                                                                                                                                                                                  ; partialFullAdder                  ; work         ;
;                |partialFullAdder:calculate0[8].add0|                                                                                    ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[8].add0                                                                                                                                                                                                                                                  ; partialFullAdder                  ; work         ;
;                |partialFullAdder:calculate0[9].add0|                                                                                    ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[9].add0                                                                                                                                                                                                                                                  ; partialFullAdder                  ; work         ;
;          |mux2_1:ALUSrc_mux|                                                                                                            ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux                                                                                                                                                                                                                                                                                           ; mux2_1                            ; work         ;
;       |EX_MEM:ex_mem|                                                                                                                   ; 0 (0)             ; 156 (156)    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX_MEM:ex_mem                                                                                                                                                                                                                                                                                                                  ; EX_MEM                            ; work         ;
;       |EX_MEM_CtPath:ex_mem_ctpath|                                                                                                     ; 0 (0)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|EX_MEM_CtPath:ex_mem_ctpath                                                                                                                                                                                                                                                                                                    ; EX_MEM_CtPath                     ; work         ;
;       |FlushForwardingUnit:ffu|                                                                                                         ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|FlushForwardingUnit:ffu                                                                                                                                                                                                                                                                                                        ; FlushForwardingUnit               ; work         ;
;       |ForwardingUnit:forward_unit|                                                                                                     ; 12 (12)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ForwardingUnit:forward_unit                                                                                                                                                                                                                                                                                                    ; ForwardingUnit                    ; work         ;
;       |Hazard_Detection_Unit:hazard_detection_unit|                                                                                     ; 45 (45)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|Hazard_Detection_Unit:hazard_detection_unit                                                                                                                                                                                                                                                                                    ; Hazard_Detection_Unit             ; work         ;
;       |ID:instruction_decoder|                                                                                                          ; 1936 (160)        ; 992 (0)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder                                                                                                                                                                                                                                                                                                         ; ID                                ; work         ;
;          |registerFile:regfile|                                                                                                         ; 1776 (0)          ; 992 (0)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile                                                                                                                                                                                                                                                                                    ; registerFile                      ; work         ;
;             |demux1_32:wdm|                                                                                                             ; 528 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm                                                                                                                                                                                                                                                                      ; demux1_32                         ; work         ;
;                |demux1_2:dmLevel4[0].level4|                                                                                            ; 30 (30)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel4[0].level4                                                                                                                                                                                                                                          ; demux1_2                          ; work         ;
;                |demux1_2:dmLevel4[10].level4|                                                                                           ; 30 (30)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel4[10].level4                                                                                                                                                                                                                                         ; demux1_2                          ; work         ;
;                |demux1_2:dmLevel4[11].level4|                                                                                           ; 31 (31)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel4[11].level4                                                                                                                                                                                                                                         ; demux1_2                          ; work         ;
;                |demux1_2:dmLevel4[12].level4|                                                                                           ; 30 (30)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel4[12].level4                                                                                                                                                                                                                                         ; demux1_2                          ; work         ;
;                |demux1_2:dmLevel4[13].level4|                                                                                           ; 31 (31)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel4[13].level4                                                                                                                                                                                                                                         ; demux1_2                          ; work         ;
;                |demux1_2:dmLevel4[14].level4|                                                                                           ; 45 (45)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel4[14].level4                                                                                                                                                                                                                                         ; demux1_2                          ; work         ;
;                |demux1_2:dmLevel4[15].level4|                                                                                           ; 61 (61)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel4[15].level4                                                                                                                                                                                                                                         ; demux1_2                          ; work         ;
;                |demux1_2:dmLevel4[1].level4|                                                                                            ; 30 (30)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel4[1].level4                                                                                                                                                                                                                                          ; demux1_2                          ; work         ;
;                |demux1_2:dmLevel4[2].level4|                                                                                            ; 30 (30)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel4[2].level4                                                                                                                                                                                                                                          ; demux1_2                          ; work         ;
;                |demux1_2:dmLevel4[3].level4|                                                                                            ; 30 (30)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel4[3].level4                                                                                                                                                                                                                                          ; demux1_2                          ; work         ;
;                |demux1_2:dmLevel4[4].level4|                                                                                            ; 30 (30)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel4[4].level4                                                                                                                                                                                                                                          ; demux1_2                          ; work         ;
;                |demux1_2:dmLevel4[5].level4|                                                                                            ; 30 (30)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel4[5].level4                                                                                                                                                                                                                                          ; demux1_2                          ; work         ;
;                |demux1_2:dmLevel4[6].level4|                                                                                            ; 30 (30)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel4[6].level4                                                                                                                                                                                                                                          ; demux1_2                          ; work         ;
;                |demux1_2:dmLevel4[7].level4|                                                                                            ; 30 (30)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel4[7].level4                                                                                                                                                                                                                                          ; demux1_2                          ; work         ;
;                |demux1_2:dmLevel4[8].level4|                                                                                            ; 30 (30)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel4[8].level4                                                                                                                                                                                                                                          ; demux1_2                          ; work         ;
;                |demux1_2:dmLevel4[9].level4|                                                                                            ; 30 (30)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel4[9].level4                                                                                                                                                                                                                                          ; demux1_2                          ; work         ;
;             |mux32_5:rmm0|                                                                                                              ; 322 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0                                                                                                                                                                                                                                                                       ; mux32_5                           ; work         ;
;                |mux2_1:mux4_0|                                                                                                          ; 322 (322)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0                                                                                                                                                                                                                                                         ; mux2_1                            ; work         ;
;             |mux32_5:rmm1|                                                                                                              ; 322 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1                                                                                                                                                                                                                                                                       ; mux32_5                           ; work         ;
;                |mux2_1:mux4_0|                                                                                                          ; 322 (322)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0                                                                                                                                                                                                                                                         ; mux2_1                            ; work         ;
;             |registerBlock:block|                                                                                                       ; 560 (0)           ; 992 (0)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block                                                                                                                                                                                                                                                                ; registerBlock                     ; work         ;
;                |singleRegisterMod:rB[10].m|                                                                                             ; 32 (0)            ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m                                                                                                                                                                                                                                     ; singleRegisterMod                 ; work         ;
;                   |mux2_1:wrctrl|                                                                                                       ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|mux2_1:wrctrl                                                                                                                                                                                                                       ; mux2_1                            ; work         ;
;                   |registerRow:rr|                                                                                                      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr                                                                                                                                                                                                                      ; registerRow                       ; work         ;
;                      |Dflipflop:df[0].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[0].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[10].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[10].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[11].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[11].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[12].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[12].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[13].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[13].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[14].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[14].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[15].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[15].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[16].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[16].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[17].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[17].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[18].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[18].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[19].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[19].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[1].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[1].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[20].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[20].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[21].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[21].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[22].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[22].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[23].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[23].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[24].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[24].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[25].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[25].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[26].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[26].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[27].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[27].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[28].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[28].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[29].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[29].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[2].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[2].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[30].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[30].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[31].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[31].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[3].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[3].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[4].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[4].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[5].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[5].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[6].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[6].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[7].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[7].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[8].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[8].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[9].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[9].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                |singleRegisterMod:rB[11].m|                                                                                             ; 3 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m                                                                                                                                                                                                                                     ; singleRegisterMod                 ; work         ;
;                   |mux2_1:wrctrl|                                                                                                       ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|mux2_1:wrctrl                                                                                                                                                                                                                       ; mux2_1                            ; work         ;
;                   |registerRow:rr|                                                                                                      ; 1 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr                                                                                                                                                                                                                      ; registerRow                       ; work         ;
;                      |Dflipflop:df[0].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[0].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[10].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[10].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[11].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[11].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[12].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[12].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[13].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[13].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[14].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[14].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[15].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[15].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[16].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[16].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[17].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[17].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[18].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[18].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[19].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[19].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[1].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[1].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[20].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[20].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[21].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[21].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[22].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[22].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[23].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[23].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[24].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[24].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[25].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[25].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[26].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[26].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[27].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[27].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[28].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[28].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[29].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[29].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[2].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[2].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[30].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[30].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[31].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[31].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[3].d|                                                                                                ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[3].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[4].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[4].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[5].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[5].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[6].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[6].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[7].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[7].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[8].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[8].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[9].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[9].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                |singleRegisterMod:rB[12].m|                                                                                             ; 32 (0)            ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m                                                                                                                                                                                                                                     ; singleRegisterMod                 ; work         ;
;                   |mux2_1:wrctrl|                                                                                                       ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|mux2_1:wrctrl                                                                                                                                                                                                                       ; mux2_1                            ; work         ;
;                   |registerRow:rr|                                                                                                      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr                                                                                                                                                                                                                      ; registerRow                       ; work         ;
;                      |Dflipflop:df[0].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[0].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[10].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[10].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[11].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[11].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[12].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[12].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[13].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[13].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[14].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[14].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[15].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[15].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[16].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[16].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[17].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[17].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[18].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[18].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[19].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[19].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[1].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[1].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[20].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[20].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[21].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[21].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[22].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[22].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[23].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[23].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[24].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[24].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[25].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[25].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[26].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[26].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[27].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[27].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[28].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[28].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[29].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[29].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[2].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[2].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[30].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[30].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[31].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[31].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[3].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[3].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[4].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[4].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[5].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[5].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[6].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[6].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[7].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[7].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[8].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[8].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[9].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[9].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                |singleRegisterMod:rB[13].m|                                                                                             ; 3 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m                                                                                                                                                                                                                                     ; singleRegisterMod                 ; work         ;
;                   |mux2_1:wrctrl|                                                                                                       ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|mux2_1:wrctrl                                                                                                                                                                                                                       ; mux2_1                            ; work         ;
;                   |registerRow:rr|                                                                                                      ; 1 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr                                                                                                                                                                                                                      ; registerRow                       ; work         ;
;                      |Dflipflop:df[0].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[0].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[10].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[10].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[11].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[11].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[12].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[12].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[13].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[13].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[14].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[14].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[15].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[15].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[16].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[16].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[17].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[17].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[18].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[18].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[19].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[19].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[1].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[1].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[20].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[20].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[21].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[21].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[22].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[22].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[23].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[23].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[24].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[24].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[25].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[25].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[26].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[26].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[27].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[27].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[28].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[28].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[29].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[29].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[2].d|                                                                                                ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[2].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[30].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[30].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[31].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[31].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[3].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[3].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[4].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[4].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[5].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[5].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[6].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[6].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[7].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[7].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[8].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[8].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[9].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[9].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                |singleRegisterMod:rB[14].m|                                                                                             ; 32 (0)            ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m                                                                                                                                                                                                                                     ; singleRegisterMod                 ; work         ;
;                   |mux2_1:wrctrl|                                                                                                       ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|mux2_1:wrctrl                                                                                                                                                                                                                       ; mux2_1                            ; work         ;
;                   |registerRow:rr|                                                                                                      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr                                                                                                                                                                                                                      ; registerRow                       ; work         ;
;                      |Dflipflop:df[0].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[0].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[10].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[10].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[11].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[11].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[12].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[12].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[13].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[13].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[14].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[14].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[15].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[15].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[16].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[16].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[17].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[17].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[18].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[18].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[19].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[19].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[1].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[1].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[20].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[20].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[21].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[21].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[22].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[22].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[23].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[23].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[24].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[24].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[25].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[25].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[26].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[26].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[27].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[27].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[28].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[28].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[29].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[29].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[2].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[2].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[30].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[30].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[31].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[31].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[3].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[3].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[4].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[4].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[5].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[5].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[6].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[6].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[7].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[7].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[8].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[8].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[9].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[9].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                |singleRegisterMod:rB[15].m|                                                                                             ; 3 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m                                                                                                                                                                                                                                     ; singleRegisterMod                 ; work         ;
;                   |mux2_1:wrctrl|                                                                                                       ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|mux2_1:wrctrl                                                                                                                                                                                                                       ; mux2_1                            ; work         ;
;                   |registerRow:rr|                                                                                                      ; 1 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr                                                                                                                                                                                                                      ; registerRow                       ; work         ;
;                      |Dflipflop:df[0].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[0].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[10].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[10].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[11].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[11].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[12].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[12].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[13].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[13].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[14].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[14].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[15].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[15].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[16].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[16].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[17].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[17].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[18].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[18].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[19].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[19].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[1].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[1].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[20].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[20].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[21].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[21].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[22].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[22].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[23].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[23].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[24].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[24].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[25].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[25].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[26].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[26].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[27].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[27].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[28].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[28].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[29].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[29].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[2].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[2].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[30].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[30].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[31].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[31].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[3].d|                                                                                                ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[3].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[4].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[4].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[5].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[5].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[6].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[6].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[7].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[7].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[8].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[8].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[9].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[9].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                |singleRegisterMod:rB[16].m|                                                                                             ; 32 (0)            ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m                                                                                                                                                                                                                                     ; singleRegisterMod                 ; work         ;
;                   |mux2_1:wrctrl|                                                                                                       ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|mux2_1:wrctrl                                                                                                                                                                                                                       ; mux2_1                            ; work         ;
;                   |registerRow:rr|                                                                                                      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr                                                                                                                                                                                                                      ; registerRow                       ; work         ;
;                      |Dflipflop:df[0].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[0].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[10].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[10].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[11].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[11].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[12].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[12].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[13].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[13].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[14].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[14].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[15].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[15].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[16].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[16].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[17].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[17].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[18].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[18].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[19].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[19].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[1].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[1].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[20].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[20].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[21].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[21].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[22].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[22].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[23].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[23].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[24].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[24].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[25].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[25].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[26].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[26].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[27].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[27].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[28].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[28].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[29].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[29].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[2].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[2].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[30].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[30].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[31].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[31].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[3].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[3].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[4].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[4].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[5].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[5].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[6].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[6].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[7].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[7].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[8].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[8].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[9].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[9].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                |singleRegisterMod:rB[17].m|                                                                                             ; 3 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m                                                                                                                                                                                                                                     ; singleRegisterMod                 ; work         ;
;                   |mux2_1:wrctrl|                                                                                                       ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|mux2_1:wrctrl                                                                                                                                                                                                                       ; mux2_1                            ; work         ;
;                   |registerRow:rr|                                                                                                      ; 1 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr                                                                                                                                                                                                                      ; registerRow                       ; work         ;
;                      |Dflipflop:df[0].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[0].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[10].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[10].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[11].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[11].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[12].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[12].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[13].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[13].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[14].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[14].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[15].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[15].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[16].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[16].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[17].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[17].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[18].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[18].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[19].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[19].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[1].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[1].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[20].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[20].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[21].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[21].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[22].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[22].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[23].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[23].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[24].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[24].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[25].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[25].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[26].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[26].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[27].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[27].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[28].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[28].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[29].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[29].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[2].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[2].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[30].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[30].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[31].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[31].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[3].d|                                                                                                ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[3].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[4].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[4].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[5].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[5].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[6].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[6].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[7].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[7].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[8].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[8].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[9].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[9].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                |singleRegisterMod:rB[18].m|                                                                                             ; 32 (0)            ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m                                                                                                                                                                                                                                     ; singleRegisterMod                 ; work         ;
;                   |mux2_1:wrctrl|                                                                                                       ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|mux2_1:wrctrl                                                                                                                                                                                                                       ; mux2_1                            ; work         ;
;                   |registerRow:rr|                                                                                                      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr                                                                                                                                                                                                                      ; registerRow                       ; work         ;
;                      |Dflipflop:df[0].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[0].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[10].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[10].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[11].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[11].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[12].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[12].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[13].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[13].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[14].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[14].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[15].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[15].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[16].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[16].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[17].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[17].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[18].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[18].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[19].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[19].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[1].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[1].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[20].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[20].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[21].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[21].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[22].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[22].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[23].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[23].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[24].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[24].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[25].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[25].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[26].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[26].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[27].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[27].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[28].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[28].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[29].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[29].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[2].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[2].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[30].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[30].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[31].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[31].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[3].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[3].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[4].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[4].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[5].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[5].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[6].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[6].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[7].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[7].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[8].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[8].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[9].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[9].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                |singleRegisterMod:rB[19].m|                                                                                             ; 3 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m                                                                                                                                                                                                                                     ; singleRegisterMod                 ; work         ;
;                   |mux2_1:wrctrl|                                                                                                       ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|mux2_1:wrctrl                                                                                                                                                                                                                       ; mux2_1                            ; work         ;
;                   |registerRow:rr|                                                                                                      ; 1 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr                                                                                                                                                                                                                      ; registerRow                       ; work         ;
;                      |Dflipflop:df[0].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[0].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[10].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[10].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[11].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[11].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[12].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[12].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[13].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[13].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[14].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[14].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[15].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[15].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[16].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[16].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[17].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[17].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[18].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[18].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[19].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[19].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[1].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[1].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[20].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[20].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[21].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[21].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[22].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[22].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[23].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[23].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[24].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[24].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[25].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[25].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[26].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[26].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[27].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[27].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[28].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[28].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[29].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[29].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[2].d|                                                                                                ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[2].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[30].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[30].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[31].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[31].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[3].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[3].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[4].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[4].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[5].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[5].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[6].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[6].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[7].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[7].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[8].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[8].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[9].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[9].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                |singleRegisterMod:rB[1].m|                                                                                              ; 3 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m                                                                                                                                                                                                                                      ; singleRegisterMod                 ; work         ;
;                   |mux2_1:wrctrl|                                                                                                       ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|mux2_1:wrctrl                                                                                                                                                                                                                        ; mux2_1                            ; work         ;
;                   |registerRow:rr|                                                                                                      ; 1 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr                                                                                                                                                                                                                       ; registerRow                       ; work         ;
;                      |Dflipflop:df[0].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[0].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[10].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[10].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[11].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[11].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[12].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[12].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[13].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[13].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[14].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[14].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[15].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[15].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[16].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[16].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[17].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[17].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[18].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[18].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[19].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[19].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[1].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[1].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[20].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[20].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[21].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[21].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[22].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[22].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[23].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[23].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[24].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[24].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[25].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[25].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[26].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[26].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[27].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[27].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[28].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[28].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[29].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[29].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[2].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[2].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[30].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[30].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[31].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[31].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[3].d|                                                                                                ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[3].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[4].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[4].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[5].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[5].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[6].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[6].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[7].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[7].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[8].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[8].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[9].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[9].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                |singleRegisterMod:rB[20].m|                                                                                             ; 32 (0)            ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m                                                                                                                                                                                                                                     ; singleRegisterMod                 ; work         ;
;                   |mux2_1:wrctrl|                                                                                                       ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|mux2_1:wrctrl                                                                                                                                                                                                                       ; mux2_1                            ; work         ;
;                   |registerRow:rr|                                                                                                      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr                                                                                                                                                                                                                      ; registerRow                       ; work         ;
;                      |Dflipflop:df[0].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[0].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[10].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[10].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[11].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[11].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[12].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[12].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[13].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[13].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[14].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[14].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[15].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[15].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[16].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[16].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[17].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[17].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[18].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[18].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[19].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[19].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[1].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[1].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[20].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[20].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[21].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[21].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[22].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[22].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[23].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[23].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[24].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[24].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[25].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[25].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[26].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[26].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[27].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[27].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[28].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[28].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[29].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[29].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[2].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[2].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[30].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[30].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[31].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[31].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[3].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[3].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[4].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[4].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[5].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[5].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[6].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[6].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[7].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[7].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[8].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[8].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[9].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[9].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                |singleRegisterMod:rB[21].m|                                                                                             ; 3 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m                                                                                                                                                                                                                                     ; singleRegisterMod                 ; work         ;
;                   |mux2_1:wrctrl|                                                                                                       ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|mux2_1:wrctrl                                                                                                                                                                                                                       ; mux2_1                            ; work         ;
;                   |registerRow:rr|                                                                                                      ; 1 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr                                                                                                                                                                                                                      ; registerRow                       ; work         ;
;                      |Dflipflop:df[0].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[0].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[10].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[10].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[11].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[11].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[12].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[12].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[13].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[13].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[14].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[14].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[15].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[15].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[16].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[16].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[17].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[17].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[18].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[18].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[19].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[19].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[1].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[1].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[20].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[20].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[21].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[21].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[22].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[22].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[23].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[23].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[24].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[24].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[25].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[25].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[26].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[26].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[27].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[27].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[28].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[28].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[29].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[29].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[2].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[2].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[30].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[30].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[31].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[31].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[3].d|                                                                                                ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[3].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[4].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[4].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[5].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[5].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[6].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[6].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[7].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[7].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[8].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[8].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[9].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[9].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                |singleRegisterMod:rB[22].m|                                                                                             ; 32 (0)            ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m                                                                                                                                                                                                                                     ; singleRegisterMod                 ; work         ;
;                   |mux2_1:wrctrl|                                                                                                       ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|mux2_1:wrctrl                                                                                                                                                                                                                       ; mux2_1                            ; work         ;
;                   |registerRow:rr|                                                                                                      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr                                                                                                                                                                                                                      ; registerRow                       ; work         ;
;                      |Dflipflop:df[0].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[0].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[10].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[10].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[11].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[11].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[12].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[12].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[13].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[13].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[14].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[14].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[15].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[15].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[16].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[16].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[17].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[17].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[18].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[18].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[19].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[19].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[1].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[1].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[20].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[20].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[21].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[21].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[22].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[22].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[23].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[23].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[24].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[24].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[25].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[25].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[26].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[26].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[27].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[27].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[28].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[28].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[29].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[29].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[2].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[2].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[30].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[30].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[31].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[31].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[3].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[3].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[4].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[4].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[5].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[5].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[6].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[6].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[7].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[7].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[8].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[8].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[9].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[9].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                |singleRegisterMod:rB[23].m|                                                                                             ; 3 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m                                                                                                                                                                                                                                     ; singleRegisterMod                 ; work         ;
;                   |mux2_1:wrctrl|                                                                                                       ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|mux2_1:wrctrl                                                                                                                                                                                                                       ; mux2_1                            ; work         ;
;                   |registerRow:rr|                                                                                                      ; 1 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr                                                                                                                                                                                                                      ; registerRow                       ; work         ;
;                      |Dflipflop:df[0].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[0].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[10].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[10].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[11].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[11].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[12].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[12].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[13].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[13].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[14].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[14].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[15].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[15].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[16].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[16].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[17].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[17].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[18].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[18].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[19].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[19].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[1].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[1].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[20].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[20].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[21].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[21].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[22].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[22].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[23].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[23].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[24].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[24].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[25].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[25].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[26].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[26].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[27].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[27].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[28].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[28].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[29].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[29].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[2].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[2].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[30].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[30].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[31].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[31].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[3].d|                                                                                                ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[3].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[4].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[4].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[5].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[5].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[6].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[6].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[7].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[7].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[8].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[8].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[9].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[9].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                |singleRegisterMod:rB[24].m|                                                                                             ; 32 (0)            ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m                                                                                                                                                                                                                                     ; singleRegisterMod                 ; work         ;
;                   |mux2_1:wrctrl|                                                                                                       ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|mux2_1:wrctrl                                                                                                                                                                                                                       ; mux2_1                            ; work         ;
;                   |registerRow:rr|                                                                                                      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr                                                                                                                                                                                                                      ; registerRow                       ; work         ;
;                      |Dflipflop:df[0].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[0].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[10].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[10].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[11].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[11].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[12].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[12].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[13].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[13].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[14].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[14].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[15].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[15].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[16].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[16].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[17].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[17].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[18].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[18].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[19].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[19].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[1].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[1].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[20].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[20].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[21].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[21].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[22].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[22].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[23].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[23].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[24].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[24].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[25].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[25].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[26].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[26].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[27].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[27].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[28].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[28].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[29].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[29].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[2].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[2].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[30].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[30].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[31].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[31].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[3].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[3].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[4].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[4].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[5].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[5].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[6].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[6].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[7].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[7].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[8].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[8].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[9].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[9].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                |singleRegisterMod:rB[25].m|                                                                                             ; 3 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m                                                                                                                                                                                                                                     ; singleRegisterMod                 ; work         ;
;                   |mux2_1:wrctrl|                                                                                                       ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|mux2_1:wrctrl                                                                                                                                                                                                                       ; mux2_1                            ; work         ;
;                   |registerRow:rr|                                                                                                      ; 1 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr                                                                                                                                                                                                                      ; registerRow                       ; work         ;
;                      |Dflipflop:df[0].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[0].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[10].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[10].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[11].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[11].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[12].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[12].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[13].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[13].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[14].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[14].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[15].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[15].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[16].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[16].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[17].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[17].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[18].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[18].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[19].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[19].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[1].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[1].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[20].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[20].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[21].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[21].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[22].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[22].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[23].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[23].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[24].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[24].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[25].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[25].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[26].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[26].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[27].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[27].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[28].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[28].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[29].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[29].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[2].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[2].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[30].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[30].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[31].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[31].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[3].d|                                                                                                ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[3].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[4].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[4].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[5].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[5].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[6].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[6].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[7].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[7].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[8].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[8].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[9].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[9].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                |singleRegisterMod:rB[26].m|                                                                                             ; 32 (0)            ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m                                                                                                                                                                                                                                     ; singleRegisterMod                 ; work         ;
;                   |mux2_1:wrctrl|                                                                                                       ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|mux2_1:wrctrl                                                                                                                                                                                                                       ; mux2_1                            ; work         ;
;                   |registerRow:rr|                                                                                                      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr                                                                                                                                                                                                                      ; registerRow                       ; work         ;
;                      |Dflipflop:df[0].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[0].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[10].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[10].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[11].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[11].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[12].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[12].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[13].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[13].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[14].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[14].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[15].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[15].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[16].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[16].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[17].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[17].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[18].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[18].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[19].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[19].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[1].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[1].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[20].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[20].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[21].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[21].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[22].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[22].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[23].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[23].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[24].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[24].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[25].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[25].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[26].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[26].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[27].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[27].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[28].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[28].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[29].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[29].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[2].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[2].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[30].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[30].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[31].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[31].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[3].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[3].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[4].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[4].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[5].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[5].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[6].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[6].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[7].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[7].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[8].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[8].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[9].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[9].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                |singleRegisterMod:rB[27].m|                                                                                             ; 5 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m                                                                                                                                                                                                                                     ; singleRegisterMod                 ; work         ;
;                   |mux2_1:wrctrl|                                                                                                       ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|mux2_1:wrctrl                                                                                                                                                                                                                       ; mux2_1                            ; work         ;
;                   |registerRow:rr|                                                                                                      ; 1 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr                                                                                                                                                                                                                      ; registerRow                       ; work         ;
;                      |Dflipflop:df[0].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[0].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[10].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[10].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[11].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[11].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[12].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[12].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[13].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[13].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[14].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[14].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[15].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[15].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[16].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[16].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[17].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[17].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[18].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[18].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[19].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[19].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[1].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[1].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[20].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[20].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[21].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[21].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[22].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[22].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[23].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[23].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[24].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[24].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[25].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[25].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[26].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[26].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[27].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[27].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[28].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[28].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[29].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[29].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[2].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[2].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[30].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[30].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[31].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[31].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[3].d|                                                                                                ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[3].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[4].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[4].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[5].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[5].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[6].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[6].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[7].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[7].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[8].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[8].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[9].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[9].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                |singleRegisterMod:rB[28].m|                                                                                             ; 32 (0)            ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m                                                                                                                                                                                                                                     ; singleRegisterMod                 ; work         ;
;                   |mux2_1:wrctrl|                                                                                                       ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|mux2_1:wrctrl                                                                                                                                                                                                                       ; mux2_1                            ; work         ;
;                   |registerRow:rr|                                                                                                      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr                                                                                                                                                                                                                      ; registerRow                       ; work         ;
;                      |Dflipflop:df[0].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[0].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[10].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[10].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[11].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[11].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[12].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[12].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[13].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[13].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[14].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[14].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[15].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[15].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[16].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[16].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[17].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[17].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[18].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[18].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[19].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[19].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[1].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[1].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[20].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[20].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[21].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[21].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[22].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[22].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[23].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[23].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[24].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[24].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[25].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[25].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[26].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[26].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[27].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[27].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[28].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[28].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[29].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[29].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[2].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[2].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[30].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[30].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[31].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[31].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[3].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[3].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[4].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[4].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[5].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[5].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[6].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[6].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[7].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[7].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[8].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[8].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[9].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[9].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                |singleRegisterMod:rB[29].m|                                                                                             ; 3 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m                                                                                                                                                                                                                                     ; singleRegisterMod                 ; work         ;
;                   |mux2_1:wrctrl|                                                                                                       ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|mux2_1:wrctrl                                                                                                                                                                                                                       ; mux2_1                            ; work         ;
;                   |registerRow:rr|                                                                                                      ; 1 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr                                                                                                                                                                                                                      ; registerRow                       ; work         ;
;                      |Dflipflop:df[0].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[0].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[10].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[10].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[11].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[11].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[12].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[12].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[13].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[13].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[14].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[14].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[15].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[15].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[16].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[16].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[17].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[17].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[18].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[18].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[19].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[19].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[1].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[1].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[20].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[20].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[21].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[21].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[22].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[22].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[23].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[23].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[24].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[24].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[25].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[25].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[26].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[26].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[27].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[27].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[28].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[28].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[29].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[29].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[2].d|                                                                                                ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[2].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[30].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[30].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[31].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[31].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[3].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[3].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[4].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[4].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[5].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[5].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[6].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[6].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[7].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[7].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[8].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[8].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[9].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[9].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                |singleRegisterMod:rB[2].m|                                                                                              ; 32 (0)            ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m                                                                                                                                                                                                                                      ; singleRegisterMod                 ; work         ;
;                   |mux2_1:wrctrl|                                                                                                       ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|mux2_1:wrctrl                                                                                                                                                                                                                        ; mux2_1                            ; work         ;
;                   |registerRow:rr|                                                                                                      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr                                                                                                                                                                                                                       ; registerRow                       ; work         ;
;                      |Dflipflop:df[0].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[0].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[10].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[10].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[11].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[11].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[12].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[12].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[13].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[13].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[14].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[14].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[15].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[15].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[16].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[16].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[17].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[17].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[18].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[18].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[19].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[19].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[1].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[1].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[20].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[20].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[21].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[21].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[22].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[22].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[23].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[23].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[24].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[24].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[25].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[25].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[26].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[26].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[27].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[27].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[28].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[28].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[29].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[29].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[2].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[2].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[30].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[30].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[31].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[31].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[3].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[3].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[4].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[4].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[5].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[5].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[6].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[6].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[7].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[7].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[8].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[8].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[9].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[9].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                |singleRegisterMod:rB[30].m|                                                                                             ; 62 (0)            ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m                                                                                                                                                                                                                                     ; singleRegisterMod                 ; work         ;
;                   |mux2_1:wrctrl|                                                                                                       ; 62 (62)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|mux2_1:wrctrl                                                                                                                                                                                                                       ; mux2_1                            ; work         ;
;                   |registerRow:rr|                                                                                                      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr                                                                                                                                                                                                                      ; registerRow                       ; work         ;
;                      |Dflipflop:df[0].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[0].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[10].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[10].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[11].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[11].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[12].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[12].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[13].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[13].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[14].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[14].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[15].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[15].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[16].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[16].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[17].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[17].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[18].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[18].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[19].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[19].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[1].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[1].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[20].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[20].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[21].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[21].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[22].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[22].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[23].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[23].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[24].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[24].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[25].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[25].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[26].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[26].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[27].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[27].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[28].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[28].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[29].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[29].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[2].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[2].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[30].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[30].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[31].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[31].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[3].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[3].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[4].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[4].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[5].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[5].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[6].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[6].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[7].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[7].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[8].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[8].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[9].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[9].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                |singleRegisterMod:rB[31].m|                                                                                             ; 3 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m                                                                                                                                                                                                                                     ; singleRegisterMod                 ; work         ;
;                   |mux2_1:wrctrl|                                                                                                       ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|mux2_1:wrctrl                                                                                                                                                                                                                       ; mux2_1                            ; work         ;
;                   |registerRow:rr|                                                                                                      ; 1 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr                                                                                                                                                                                                                      ; registerRow                       ; work         ;
;                      |Dflipflop:df[0].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[0].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[10].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[10].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[11].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[11].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[12].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[12].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[13].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[13].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[14].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[14].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[15].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[15].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[16].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[16].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[17].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[17].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[18].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[18].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[19].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[19].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[1].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[1].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[20].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[20].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[21].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[21].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[22].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[22].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[23].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[23].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[24].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[24].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[25].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[25].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[26].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[26].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[27].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[27].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[28].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[28].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[29].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[29].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[2].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[2].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[30].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[30].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[31].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[31].d                                                                                                                                                                                                   ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[3].d|                                                                                                ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[3].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[4].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[4].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[5].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[5].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[6].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[6].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[7].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[7].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[8].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[8].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[9].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[9].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                |singleRegisterMod:rB[3].m|                                                                                              ; 3 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m                                                                                                                                                                                                                                      ; singleRegisterMod                 ; work         ;
;                   |mux2_1:wrctrl|                                                                                                       ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|mux2_1:wrctrl                                                                                                                                                                                                                        ; mux2_1                            ; work         ;
;                   |registerRow:rr|                                                                                                      ; 1 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr                                                                                                                                                                                                                       ; registerRow                       ; work         ;
;                      |Dflipflop:df[0].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[0].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[10].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[10].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[11].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[11].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[12].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[12].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[13].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[13].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[14].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[14].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[15].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[15].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[16].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[16].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[17].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[17].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[18].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[18].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[19].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[19].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[1].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[1].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[20].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[20].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[21].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[21].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[22].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[22].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[23].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[23].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[24].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[24].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[25].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[25].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[26].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[26].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[27].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[27].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[28].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[28].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[29].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[29].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[2].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[2].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[30].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[30].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[31].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[31].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[3].d|                                                                                                ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[3].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[4].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[4].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[5].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[5].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[6].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[6].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[7].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[7].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[8].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[8].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[9].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[9].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                |singleRegisterMod:rB[4].m|                                                                                              ; 32 (0)            ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m                                                                                                                                                                                                                                      ; singleRegisterMod                 ; work         ;
;                   |mux2_1:wrctrl|                                                                                                       ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|mux2_1:wrctrl                                                                                                                                                                                                                        ; mux2_1                            ; work         ;
;                   |registerRow:rr|                                                                                                      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr                                                                                                                                                                                                                       ; registerRow                       ; work         ;
;                      |Dflipflop:df[0].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[0].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[10].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[10].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[11].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[11].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[12].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[12].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[13].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[13].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[14].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[14].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[15].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[15].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[16].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[16].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[17].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[17].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[18].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[18].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[19].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[19].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[1].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[1].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[20].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[20].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[21].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[21].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[22].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[22].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[23].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[23].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[24].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[24].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[25].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[25].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[26].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[26].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[27].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[27].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[28].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[28].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[29].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[29].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[2].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[2].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[30].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[30].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[31].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[31].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[3].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[3].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[4].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[4].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[5].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[5].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[6].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[6].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[7].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[7].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[8].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[8].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[9].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[9].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                |singleRegisterMod:rB[5].m|                                                                                              ; 3 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m                                                                                                                                                                                                                                      ; singleRegisterMod                 ; work         ;
;                   |mux2_1:wrctrl|                                                                                                       ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|mux2_1:wrctrl                                                                                                                                                                                                                        ; mux2_1                            ; work         ;
;                   |registerRow:rr|                                                                                                      ; 1 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr                                                                                                                                                                                                                       ; registerRow                       ; work         ;
;                      |Dflipflop:df[0].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[0].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[10].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[10].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[11].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[11].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[12].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[12].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[13].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[13].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[14].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[14].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[15].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[15].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[16].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[16].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[17].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[17].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[18].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[18].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[19].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[19].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[1].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[1].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[20].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[20].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[21].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[21].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[22].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[22].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[23].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[23].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[24].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[24].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[25].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[25].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[26].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[26].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[27].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[27].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[28].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[28].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[29].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[29].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[2].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[2].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[30].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[30].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[31].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[31].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[3].d|                                                                                                ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[3].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[4].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[4].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[5].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[5].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[6].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[6].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[7].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[7].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[8].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[8].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[9].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[9].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                |singleRegisterMod:rB[6].m|                                                                                              ; 32 (0)            ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m                                                                                                                                                                                                                                      ; singleRegisterMod                 ; work         ;
;                   |mux2_1:wrctrl|                                                                                                       ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|mux2_1:wrctrl                                                                                                                                                                                                                        ; mux2_1                            ; work         ;
;                   |registerRow:rr|                                                                                                      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr                                                                                                                                                                                                                       ; registerRow                       ; work         ;
;                      |Dflipflop:df[0].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[0].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[10].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[10].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[11].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[11].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[12].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[12].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[13].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[13].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[14].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[14].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[15].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[15].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[16].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[16].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[17].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[17].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[18].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[18].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[19].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[19].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[1].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[1].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[20].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[20].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[21].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[21].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[22].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[22].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[23].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[23].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[24].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[24].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[25].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[25].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[26].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[26].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[27].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[27].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[28].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[28].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[29].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[29].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[2].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[2].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[30].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[30].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[31].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[31].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[3].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[3].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[4].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[4].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[5].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[5].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[6].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[6].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[7].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[7].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[8].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[8].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[9].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[9].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                |singleRegisterMod:rB[7].m|                                                                                              ; 3 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m                                                                                                                                                                                                                                      ; singleRegisterMod                 ; work         ;
;                   |mux2_1:wrctrl|                                                                                                       ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|mux2_1:wrctrl                                                                                                                                                                                                                        ; mux2_1                            ; work         ;
;                   |registerRow:rr|                                                                                                      ; 1 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr                                                                                                                                                                                                                       ; registerRow                       ; work         ;
;                      |Dflipflop:df[0].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[0].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[10].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[10].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[11].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[11].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[12].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[12].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[13].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[13].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[14].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[14].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[15].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[15].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[16].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[16].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[17].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[17].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[18].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[18].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[19].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[19].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[1].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[1].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[20].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[20].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[21].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[21].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[22].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[22].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[23].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[23].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[24].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[24].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[25].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[25].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[26].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[26].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[27].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[27].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[28].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[28].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[29].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[29].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[2].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[2].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[30].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[30].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[31].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[31].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[3].d|                                                                                                ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[3].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[4].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[4].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[5].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[5].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[6].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[6].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[7].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[7].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[8].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[8].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[9].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[9].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                |singleRegisterMod:rB[8].m|                                                                                              ; 32 (0)            ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m                                                                                                                                                                                                                                      ; singleRegisterMod                 ; work         ;
;                   |mux2_1:wrctrl|                                                                                                       ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|mux2_1:wrctrl                                                                                                                                                                                                                        ; mux2_1                            ; work         ;
;                   |registerRow:rr|                                                                                                      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr                                                                                                                                                                                                                       ; registerRow                       ; work         ;
;                      |Dflipflop:df[0].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[0].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[10].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[10].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[11].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[11].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[12].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[12].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[13].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[13].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[14].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[14].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[15].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[15].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[16].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[16].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[17].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[17].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[18].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[18].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[19].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[19].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[1].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[1].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[20].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[20].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[21].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[21].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[22].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[22].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[23].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[23].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[24].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[24].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[25].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[25].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[26].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[26].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[27].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[27].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[28].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[28].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[29].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[29].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[2].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[2].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[30].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[30].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[31].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[31].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[3].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[3].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[4].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[4].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[5].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[5].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[6].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[6].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[7].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[7].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[8].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[8].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[9].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[9].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                |singleRegisterMod:rB[9].m|                                                                                              ; 3 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m                                                                                                                                                                                                                                      ; singleRegisterMod                 ; work         ;
;                   |mux2_1:wrctrl|                                                                                                       ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|mux2_1:wrctrl                                                                                                                                                                                                                        ; mux2_1                            ; work         ;
;                   |registerRow:rr|                                                                                                      ; 1 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr                                                                                                                                                                                                                       ; registerRow                       ; work         ;
;                      |Dflipflop:df[0].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[0].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[10].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[10].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[11].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[11].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[12].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[12].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[13].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[13].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[14].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[14].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[15].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[15].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[16].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[16].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[17].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[17].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[18].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[18].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[19].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[19].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[1].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[1].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[20].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[20].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[21].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[21].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[22].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[22].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[23].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[23].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[24].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[24].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[25].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[25].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[26].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[26].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[27].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[27].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[28].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[28].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[29].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[29].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[2].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[2].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[30].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[30].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[31].d|                                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[31].d                                                                                                                                                                                                    ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[3].d|                                                                                                ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[3].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[4].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[4].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[5].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[5].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[6].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[6].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[7].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[7].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[8].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[8].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;                      |Dflipflop:df[9].d|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[9].d                                                                                                                                                                                                     ; Dflipflop                         ; work         ;
;             |rwDemux:rwdm|                                                                                                              ; 44 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm                                                                                                                                                                                                                                                                       ; rwDemux                           ; work         ;
;                |demux1_32_1bit:d|                                                                                                       ; 44 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d                                                                                                                                                                                                                                                      ; demux1_32_1bit                    ; work         ;
;                   |demux1_2:dmLevel3[0].level3|                                                                                         ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel3[0].level3                                                                                                                                                                                                                          ; demux1_2                          ; work         ;
;                   |demux1_2:dmLevel3[1].level3|                                                                                         ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel3[1].level3                                                                                                                                                                                                                          ; demux1_2                          ; work         ;
;                   |demux1_2:dmLevel3[2].level3|                                                                                         ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel3[2].level3                                                                                                                                                                                                                          ; demux1_2                          ; work         ;
;                   |demux1_2:dmLevel3[3].level3|                                                                                         ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel3[3].level3                                                                                                                                                                                                                          ; demux1_2                          ; work         ;
;                   |demux1_2:dmLevel3[4].level3|                                                                                         ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel3[4].level3                                                                                                                                                                                                                          ; demux1_2                          ; work         ;
;                   |demux1_2:dmLevel3[5].level3|                                                                                         ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel3[5].level3                                                                                                                                                                                                                          ; demux1_2                          ; work         ;
;                   |demux1_2:dmLevel3[6].level3|                                                                                         ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel3[6].level3                                                                                                                                                                                                                          ; demux1_2                          ; work         ;
;                   |demux1_2:dmLevel3[7].level3|                                                                                         ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel3[7].level3                                                                                                                                                                                                                          ; demux1_2                          ; work         ;
;                   |demux1_2:dmLevel4[0].level4|                                                                                         ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[0].level4                                                                                                                                                                                                                          ; demux1_2                          ; work         ;
;                   |demux1_2:dmLevel4[10].level4|                                                                                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[10].level4                                                                                                                                                                                                                         ; demux1_2                          ; work         ;
;                   |demux1_2:dmLevel4[12].level4|                                                                                        ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[12].level4                                                                                                                                                                                                                         ; demux1_2                          ; work         ;
;                   |demux1_2:dmLevel4[14].level4|                                                                                        ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[14].level4                                                                                                                                                                                                                         ; demux1_2                          ; work         ;
;                   |demux1_2:dmLevel4[1].level4|                                                                                         ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[1].level4                                                                                                                                                                                                                          ; demux1_2                          ; work         ;
;                   |demux1_2:dmLevel4[2].level4|                                                                                         ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[2].level4                                                                                                                                                                                                                          ; demux1_2                          ; work         ;
;                   |demux1_2:dmLevel4[3].level4|                                                                                         ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[3].level4                                                                                                                                                                                                                          ; demux1_2                          ; work         ;
;                   |demux1_2:dmLevel4[4].level4|                                                                                         ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[4].level4                                                                                                                                                                                                                          ; demux1_2                          ; work         ;
;                   |demux1_2:dmLevel4[5].level4|                                                                                         ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[5].level4                                                                                                                                                                                                                          ; demux1_2                          ; work         ;
;                   |demux1_2:dmLevel4[6].level4|                                                                                         ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[6].level4                                                                                                                                                                                                                          ; demux1_2                          ; work         ;
;                   |demux1_2:dmLevel4[7].level4|                                                                                         ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[7].level4                                                                                                                                                                                                                          ; demux1_2                          ; work         ;
;                   |demux1_2:dmLevel4[8].level4|                                                                                         ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[8].level4                                                                                                                                                                                                                          ; demux1_2                          ; work         ;
;                   |demux1_2:dmLevel4[9].level4|                                                                                         ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[9].level4                                                                                                                                                                                                                          ; demux1_2                          ; work         ;
;       |ID_EX:id_ex|                                                                                                                     ; 6 (6)             ; 120 (120)    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID_EX:id_ex                                                                                                                                                                                                                                                                                                                    ; ID_EX                             ; work         ;
;       |ID_EX_CtPath:id_ex_ctpath|                                                                                                       ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|ID_EX_CtPath:id_ex_ctpath                                                                                                                                                                                                                                                                                                      ; ID_EX_CtPath                      ; work         ;
;       |IF:instruction_fetch|                                                                                                            ; 133 (30)          ; 31 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|IF:instruction_fetch                                                                                                                                                                                                                                                                                                           ; IF                                ; work         ;
;          |instruction_mem:im|                                                                                                           ; 71 (71)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|IF:instruction_fetch|instruction_mem:im                                                                                                                                                                                                                                                                                        ; instruction_mem                   ; work         ;
;          |mux2_1:jumpReg_mux|                                                                                                           ; 31 (31)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|IF:instruction_fetch|mux2_1:jumpReg_mux                                                                                                                                                                                                                                                                                        ; mux2_1                            ; work         ;
;          |pc:program_counter|                                                                                                           ; 1 (1)             ; 31 (31)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|IF:instruction_fetch|pc:program_counter                                                                                                                                                                                                                                                                                        ; pc                                ; work         ;
;       |IF_ID:if_id|                                                                                                                     ; 7 (7)             ; 63 (63)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|IF_ID:if_id                                                                                                                                                                                                                                                                                                                    ; IF_ID                             ; work         ;
;       |MEM:memory_access|                                                                                                               ; 858 (1)           ; 2048 (0)     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|MEM:memory_access                                                                                                                                                                                                                                                                                                              ; MEM                               ; work         ;
;          |dataMemory:dm|                                                                                                                ; 857 (692)         ; 2048 (0)     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|MEM:memory_access|dataMemory:dm                                                                                                                                                                                                                                                                                                ; dataMemory                        ; work         ;
;             |SRAM:sram|                                                                                                                 ; 165 (165)         ; 2048 (2048)  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|MEM:memory_access|dataMemory:dm|SRAM:sram                                                                                                                                                                                                                                                                                      ; SRAM                              ; work         ;
;       |MEM_WB:mem_wb|                                                                                                                   ; 5 (5)             ; 161 (161)    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|MEM_WB:mem_wb                                                                                                                                                                                                                                                                                                                  ; MEM_WB                            ; work         ;
;       |MEM_WB_CtPath:mem_wb_ctpath|                                                                                                     ; 1 (1)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|MEM_WB_CtPath:mem_wb_ctpath                                                                                                                                                                                                                                                                                                    ; MEM_WB_CtPath                     ; work         ;
;       |WB:write_back|                                                                                                                   ; 32 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|WB:write_back                                                                                                                                                                                                                                                                                                                  ; WB                                ; work         ;
;          |mux2_1:writeToReg_mux|                                                                                                        ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux                                                                                                                                                                                                                                                                                            ; mux2_1                            ; work         ;
;       |control:ctrl|                                                                                                                    ; 13 (13)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|cpuCore:cpu|control:ctrl                                                                                                                                                                                                                                                                                                                   ; control                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)            ; 90 (5)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)            ; 85 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)           ; 85 (57)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 244 (2)           ; 7051 (1116)  ; 2283520           ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 242 (0)           ; 5935 (0)     ; 2283520           ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 242 (67)          ; 5935 (4542)  ; 2283520           ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)             ; 70 (70)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 2283520           ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_md84:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 2283520           ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_md84:auto_generated                                                                                                                                                 ; altsyncram_md84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 80 (80)           ; 64 (64)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 3 (1)             ; 21 (1)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 1 (0)             ; 5 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 1 (0)             ; 2 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)             ; 11 (1)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 49 (13)           ; 1189 (0)     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 13 (0)            ; 11 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_gdi:auto_generated|                                                                                             ; 13 (13)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_gdi:auto_generated                                                             ; cntr_gdi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)            ; 11 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_22j:auto_generated|                                                                                             ; 11 (11)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated                                                                                      ; cntr_22j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)             ; 5 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 7 (7)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)             ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)             ; 1115 (1115)  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)             ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_md84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 1115         ; 2048         ; 1115         ; 2283520 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; Register name                                                                                                                        ; Reason for Removal                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[0,1]                                                                                          ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[0,1]                                                                                           ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[31].d|Q ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[30].d|Q ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[29].d|Q ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[28].d|Q ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[27].d|Q ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[26].d|Q ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[25].d|Q ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[24].d|Q ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[23].d|Q ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[22].d|Q ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[21].d|Q ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[20].d|Q ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[19].d|Q ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[18].d|Q ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[17].d|Q ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[16].d|Q ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[15].d|Q ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[14].d|Q ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[13].d|Q ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[12].d|Q ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[11].d|Q ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[10].d|Q ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[9].d|Q  ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[8].d|Q  ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[7].d|Q  ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[6].d|Q  ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[5].d|Q  ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[4].d|Q  ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[3].d|Q  ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[2].d|Q  ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[1].d|Q  ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[0].d|Q  ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|IF:instruction_fetch|pc:program_counter|out[1]                                                                           ; Merged with cpuCore:cpu|IF:instruction_fetch|pc:program_counter|out[0] ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[0]                                                                                       ; Merged with cpuCore:cpu|ID_EX:id_ex|instruction_ex[0]                  ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[2]                                                                                       ; Merged with cpuCore:cpu|ID_EX:id_ex|instruction_ex[2]                  ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[3]                                                                                       ; Merged with cpuCore:cpu|ID_EX:id_ex|instruction_ex[3]                  ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[4]                                                                                       ; Merged with cpuCore:cpu|ID_EX:id_ex|instruction_ex[4]                  ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[5]                                                                                       ; Merged with cpuCore:cpu|ID_EX:id_ex|instruction_ex[5]                  ;
; cpuCore:cpu|ID_EX:id_ex|instruction_ex[25]                                                                                           ; Merged with cpuCore:cpu|ID_EX:id_ex|Rs_ex[4]                           ;
; cpuCore:cpu|ID_EX:id_ex|instruction_ex[24]                                                                                           ; Merged with cpuCore:cpu|ID_EX:id_ex|Rs_ex[3]                           ;
; cpuCore:cpu|ID_EX:id_ex|instruction_ex[23]                                                                                           ; Merged with cpuCore:cpu|ID_EX:id_ex|Rs_ex[2]                           ;
; cpuCore:cpu|ID_EX:id_ex|instruction_ex[22]                                                                                           ; Merged with cpuCore:cpu|ID_EX:id_ex|Rs_ex[1]                           ;
; cpuCore:cpu|ID_EX:id_ex|instruction_ex[21]                                                                                           ; Merged with cpuCore:cpu|ID_EX:id_ex|Rs_ex[0]                           ;
; cpuCore:cpu|EX_MEM:ex_mem|negative_mem                                                                                               ; Merged with cpuCore:cpu|EX_MEM:ex_mem|aluResult_mem[31]                ;
; cpuCore:cpu|ID_EX:id_ex|instruction_ex[20]                                                                                           ; Merged with cpuCore:cpu|ID_EX:id_ex|Rt_ex[4]                           ;
; cpuCore:cpu|ID_EX:id_ex|readReg2_ex[4]                                                                                               ; Merged with cpuCore:cpu|ID_EX:id_ex|Rt_ex[4]                           ;
; cpuCore:cpu|ID_EX:id_ex|instruction_ex[19]                                                                                           ; Merged with cpuCore:cpu|ID_EX:id_ex|Rt_ex[3]                           ;
; cpuCore:cpu|ID_EX:id_ex|readReg2_ex[3]                                                                                               ; Merged with cpuCore:cpu|ID_EX:id_ex|Rt_ex[3]                           ;
; cpuCore:cpu|ID_EX:id_ex|instruction_ex[18]                                                                                           ; Merged with cpuCore:cpu|ID_EX:id_ex|Rt_ex[2]                           ;
; cpuCore:cpu|ID_EX:id_ex|readReg2_ex[2]                                                                                               ; Merged with cpuCore:cpu|ID_EX:id_ex|Rt_ex[2]                           ;
; cpuCore:cpu|ID_EX:id_ex|instruction_ex[16]                                                                                           ; Merged with cpuCore:cpu|ID_EX:id_ex|Rt_ex[0]                           ;
; cpuCore:cpu|ID_EX:id_ex|readReg2_ex[0]                                                                                               ; Merged with cpuCore:cpu|ID_EX:id_ex|Rt_ex[0]                           ;
; cpuCore:cpu|ID_EX:id_ex|instruction_ex[8]                                                                                            ; Merged with cpuCore:cpu|ID_EX:id_ex|instruction_ex[10]                 ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[8,10]                                                                                    ; Merged with cpuCore:cpu|ID_EX:id_ex|instruction_ex[10]                 ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[11]                                                                                      ; Merged with cpuCore:cpu|ID_EX:id_ex|instruction_ex[11]                 ;
; cpuCore:cpu|ID_EX:id_ex|writeReg_ex[0]                                                                                               ; Merged with cpuCore:cpu|ID_EX:id_ex|instruction_ex[11]                 ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[12]                                                                                      ; Merged with cpuCore:cpu|ID_EX:id_ex|instruction_ex[12]                 ;
; cpuCore:cpu|ID_EX:id_ex|writeReg_ex[1]                                                                                               ; Merged with cpuCore:cpu|ID_EX:id_ex|instruction_ex[12]                 ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[13]                                                                                      ; Merged with cpuCore:cpu|ID_EX:id_ex|instruction_ex[13]                 ;
; cpuCore:cpu|ID_EX:id_ex|writeReg_ex[2]                                                                                               ; Merged with cpuCore:cpu|ID_EX:id_ex|instruction_ex[13]                 ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[15..31]                                                                                  ; Merged with cpuCore:cpu|ID_EX:id_ex|instruction_ex[15]                 ;
; cpuCore:cpu|ID_EX:id_ex|writeReg_ex[4]                                                                                               ; Merged with cpuCore:cpu|ID_EX:id_ex|instruction_ex[15]                 ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[1]                                                                                                 ; Merged with cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[0]                       ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[1]                                                                                          ; Merged with cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[0]                ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[0,1]                                                                                            ; Merged with cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[0]                ;
; cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[28]                                                                                           ; Merged with cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[28]                   ;
; cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[29]                                                                                           ; Merged with cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[29]                   ;
; cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[30]                                                                                           ; Merged with cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[30]                   ;
; cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[31]                                                                                           ; Merged with cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[31]                   ;
; cpuCore:cpu|ID_EX_CtPath:id_ex_ctpath|MemtoReg_ex                                                                                    ; Merged with cpuCore:cpu|ID_EX_CtPath:id_ex_ctpath|MemRead_ex           ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[8]                                                                                             ; Merged with cpuCore:cpu|IF_ID:if_id|instruction_n[10]                  ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_n[1]                                                                                                  ; Merged with cpuCore:cpu|IF_ID:if_id|icm_pc_n[0]                        ;
; cpuCore:cpu|EX_MEM_CtPath:ex_mem_ctpath|MemtoReg_mem                                                                                 ; Merged with cpuCore:cpu|EX_MEM_CtPath:ex_mem_ctpath|MemRead_mem        ;
; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[1]                                                                                           ; Merged with cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[0]                 ;
; cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[12]                                                                                           ; Merged with cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[10]                 ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[12]                                                                                            ; Merged with cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[10]                  ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[1]                                                                                       ; Merged with cpuCore:cpu|ID_EX:id_ex|instruction_ex[1]                  ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[14]                                                                                      ; Merged with cpuCore:cpu|ID_EX:id_ex|instruction_ex[14]                 ;
; cpuCore:cpu|ID_EX:id_ex|writeReg_ex[3]                                                                                               ; Merged with cpuCore:cpu|ID_EX:id_ex|instruction_ex[14]                 ;
; cpuCore:cpu|ID_EX:id_ex|instruction_ex[17]                                                                                           ; Merged with cpuCore:cpu|ID_EX:id_ex|Rt_ex[1]                           ;
; cpuCore:cpu|ID_EX:id_ex|readReg2_ex[1]                                                                                               ; Merged with cpuCore:cpu|ID_EX:id_ex|Rt_ex[1]                           ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[6]                                                                                       ; Merged with cpuCore:cpu|ID_EX:id_ex|instruction_ex[6]                  ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[7]                                                                                       ; Merged with cpuCore:cpu|ID_EX:id_ex|instruction_ex[7]                  ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[9]                                                                                       ; Merged with cpuCore:cpu|ID_EX:id_ex|instruction_ex[9]                  ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[30]                                                                                            ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|IF_ID:if_id|flush_p[2]                                                                                                   ; Stuck at GND due to stuck port data_in                                 ;
; cpuCore:cpu|divided_clocks[4..31]                                                                                                    ; Lost fanout                                                            ;
; Total Number of Removed Registers = 136                                                                                              ;                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                      ;
+-------------------------------------------+---------------------------+------------------------------------------+
; Register name                             ; Reason for Removal        ; Registers Removed due to This Register   ;
+-------------------------------------------+---------------------------+------------------------------------------+
; cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[0] ; Stuck at GND              ; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[0] ;
;                                           ; due to stuck port data_in ;                                          ;
; cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[1] ; Stuck at GND              ; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[1] ;
;                                           ; due to stuck port data_in ;                                          ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[30] ; Stuck at GND              ; cpuCore:cpu|IF_ID:if_id|flush_p[2]       ;
;                                           ; due to stuck port data_in ;                                          ;
+-------------------------------------------+---------------------------+------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 10736 ;
; Number of registers using Synchronous Clear  ; 1649  ;
; Number of registers using Synchronous Load   ; 1254  ;
; Number of registers using Asynchronous Clear ; 1282  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2912  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 14                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |DE1_SoC|cpuCore:cpu|IF_ID:if_id|instruction_n[31]                                                                                                  ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |DE1_SoC|cpuCore:cpu|IF_ID:if_id|icm_pc_n[27]                                                                                                       ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |DE1_SoC|cpuCore:cpu|IF:instruction_fetch|pc:program_counter|out[19]                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|operand1[3]                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|operand2[13]                                                                                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |DE1_SoC|cpuCore:cpu|IF:instruction_fetch|mux2_1:jump_mux|mux21[11].out                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE1_SoC|cpuCore:cpu|IF_ID:if_id|flush_n[0]                                                                                                         ;
; 31:1               ; 32 bits   ; 640 LEs       ; 640 LEs              ; 0 LEs                  ; No         ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0|mux21[26].out                                           ;
; 31:1               ; 32 bits   ; 640 LEs       ; 640 LEs              ; 0 LEs                  ; No         ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0|mux21[19].out                                           ;
; 33:1               ; 16 bits   ; 352 LEs       ; 352 LEs              ; 0 LEs                  ; No         ; |DE1_SoC|cpuCore:cpu|GPIO_1[16]                                                                                                                     ;
; 129:1              ; 16 bits   ; 1376 LEs      ; 1376 LEs             ; 0 LEs                  ; No         ; |DE1_SoC|cpuCore:cpu|MEM:memory_access|dataMemory:dm|readData[14]                                                                                   ;
; 64:1               ; 16 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |DE1_SoC|cpuCore:cpu|GPIO_1[5]                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|operand1[3]                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|operand2_fwd[28]                                                                                            ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLL:sll|out[21]                                                                                     ;
; 7:1                ; 29 bits   ; 116 LEs       ; 116 LEs              ; 0 LEs                  ; No         ; |DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|out[13]                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[12].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[13].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[13].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[13].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[13].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[13].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[12].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[13].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[13].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[12].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[13].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[12].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[13].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[13].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[13].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[13].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[14].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[15].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[15].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[15].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[15].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[15].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[14].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[15].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[15].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[14].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[15].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[14].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[15].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[15].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[15].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[15].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[16].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[17].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[17].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[17].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[17].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[17].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[16].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[17].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[17].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[16].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[17].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[16].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[17].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[17].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[17].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[17].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[18].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[19].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[19].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[19].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[19].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[19].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[18].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[19].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[19].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[18].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[19].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[18].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[19].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[19].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[19].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[19].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[10].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[11].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[11].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[11].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[11].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[11].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[10].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[11].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[11].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[10].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[11].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[10].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[11].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[11].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[11].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[11].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[4].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[5].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[5].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[5].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[5].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[5].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[4].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[5].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[5].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[4].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[5].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[4].d|Q   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[5].d|Q   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[5].d|Q   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[5].d|Q   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[5].d|Q   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[6].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[7].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[7].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[7].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[7].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[7].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[6].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[7].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[7].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[6].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[7].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[6].d|Q   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[7].d|Q   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[7].d|Q   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[7].d|Q   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[7].d|Q   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[8].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[9].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[9].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[9].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[9].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[9].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[8].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[9].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[9].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[8].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[9].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[8].d|Q   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[9].d|Q   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[9].d|Q   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[9].d|Q   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[9].d|Q   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[24].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[25].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[25].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[25].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[25].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[25].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[24].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[25].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[25].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[24].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[25].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[24].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[25].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[25].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[25].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[25].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[20].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[21].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[21].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[21].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[21].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[21].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[20].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[21].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[21].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[20].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[21].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[20].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[21].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[21].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[21].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[21].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[22].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[23].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[23].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[23].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[23].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[23].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[22].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[23].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[23].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[22].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[23].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[22].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[23].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[23].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[23].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[23].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[3].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[2].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[3].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[3].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[3].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[3].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[2].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[3].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[3].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[2].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[3].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[3].d|Q   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[3].d|Q   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[3].d|Q   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[3].d|Q   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[3].d|Q   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[26].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[27].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[27].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[27].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[27].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[27].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[26].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[27].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[27].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[26].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[27].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[26].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[27].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[27].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[27].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[27].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[28].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[29].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[29].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[29].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[29].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[29].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[28].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[29].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[29].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[28].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[29].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[28].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[29].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[29].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[29].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[29].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[30].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[31].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[31].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[31].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[31].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[31].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[30].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[31].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[31].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[30].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[31].d|Q ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[30].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[31].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[31].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[31].d|Q  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[31].d|Q  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpuCore:cpu ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; SELECTED_CLOCK ; 2     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpuCore:cpu|IF_ID:if_id ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; END            ; 011   ; Unsigned Binary                             ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpuCore:cpu|control:ctrl ;
+----------------+--------+---------------------------------------------+
; Parameter Name ; Value  ; Type                                        ;
+----------------+--------+---------------------------------------------+
; R              ; 000000 ; Unsigned Binary                             ;
; ADDI           ; 001000 ; Unsigned Binary                             ;
; LW             ; 100011 ; Unsigned Binary                             ;
; SW             ; 101011 ; Unsigned Binary                             ;
; BGT            ; 000111 ; Unsigned Binary                             ;
; J              ; 000010 ; Unsigned Binary                             ;
+----------------+--------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpuCore:cpu|EX:execute_addrCal|ALU:alu ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; NOP            ; 000   ; Unsigned Binary                                            ;
; ADD            ; 001   ; Unsigned Binary                                            ;
; SUB            ; 010   ; Unsigned Binary                                            ;
; AND            ; 011   ; Unsigned Binary                                            ;
; OR             ; 100   ; Unsigned Binary                                            ;
; XOR            ; 101   ; Unsigned Binary                                            ;
; SLT            ; 110   ; Unsigned Binary                                            ;
; SLL            ; 111   ; Unsigned Binary                                            ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpuCore:cpu|ALU_Control:aluctrl ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DISABLE        ; 0     ; Unsigned Binary                                     ;
; ENABLE         ; 1     ; Unsigned Binary                                     ;
; R_TYPE         ; 10    ; Unsigned Binary                                     ;
; I_TYPE         ; 00    ; Unsigned Binary                                     ;
; BGT_TYPE       ; 01    ; Unsigned Binary                                     ;
; NOP            ; 000   ; Unsigned Binary                                     ;
; ADD            ; 001   ; Unsigned Binary                                     ;
; SUB            ; 010   ; Unsigned Binary                                     ;
; AND            ; 011   ; Unsigned Binary                                     ;
; OR             ; 100   ; Unsigned Binary                                     ;
; XOR            ; 101   ; Unsigned Binary                                     ;
; SLT            ; 110   ; Unsigned Binary                                     ;
; SLL            ; 111   ; Unsigned Binary                                     ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpuCore:cpu|MEM:memory_access|dataMemory:dm ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; READ           ; 1     ; Unsigned Binary                                                 ;
; WRITE          ; 0     ; Unsigned Binary                                                 ;
; ENABLE         ; 0     ; Unsigned Binary                                                 ;
; DISABLE        ; 1     ; Unsigned Binary                                                 ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                 ;
+-------------------------------------------------+------------------------------+----------------+
; Parameter Name                                  ; Value                        ; Type           ;
+-------------------------------------------------+------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                ; String         ;
; sld_node_info                                   ; 805334528                    ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0              ; String         ;
; SLD_IP_VERSION                                  ; 6                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                            ; Signed Integer ;
; sld_data_bits                                   ; 1115                         ; Untyped        ;
; sld_trigger_bits                                ; 1                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                           ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                        ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                        ; Signed Integer ;
; sld_incremental_routing                         ; 1                            ; Untyped        ;
; sld_sample_depth                                ; 2048                         ; Untyped        ;
; sld_segment_size                                ; 2048                         ; Untyped        ;
; sld_ram_block_type                              ; AUTO                         ; Untyped        ;
; sld_state_bits                                  ; 11                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                            ; Signed Integer ;
; sld_trigger_level                               ; 1                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                     ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                            ; Untyped        ;
; sld_trigger_pipeline                            ; 0                            ; Untyped        ;
; sld_ram_pipeline                                ; 0                            ; Untyped        ;
; sld_counter_pipeline                            ; 0                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                         ; String         ;
; sld_inversion_mask_length                       ; 28                           ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd    ; String         ;
; sld_state_flow_use_generated                    ; 0                            ; Untyped        ;
; sld_current_resource_width                      ; 1                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                          ; Untyped        ;
; sld_storage_qualifier_bits                      ; 1115                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                            ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                            ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                            ; Signed Integer ;
+-------------------------------------------------+------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|MEM:memory_access|dataMemory:dm|SRAM:sram"                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Bidir ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (32 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[0].cpt"                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; ifEqual ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[0].add0" ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; Cin  ; Input ; Info     ; Stuck at GND                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|ID_EX:id_ex"                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Rd_ex ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                                                                                       ;
+------+-------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[15].level4"                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "a[31..1]" have no fanouts                       ;
; b    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "b[31..1]" have no fanouts                       ;
; in   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in[31..1]" will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[14].level4"                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "a[31..1]" have no fanouts                       ;
; b    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "b[31..1]" have no fanouts                       ;
; in   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in[31..1]" will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[13].level4"                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "a[31..1]" have no fanouts                       ;
; b    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "b[31..1]" have no fanouts                       ;
; in   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in[31..1]" will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[12].level4"                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "a[31..1]" have no fanouts                       ;
; b    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "b[31..1]" have no fanouts                       ;
; in   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in[31..1]" will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[11].level4"                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "a[31..1]" have no fanouts                       ;
; b    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "b[31..1]" have no fanouts                       ;
; in   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in[31..1]" will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[10].level4"                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "a[31..1]" have no fanouts                       ;
; b    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "b[31..1]" have no fanouts                       ;
; in   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in[31..1]" will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[9].level4"                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "a[31..1]" have no fanouts                       ;
; b    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "b[31..1]" have no fanouts                       ;
; in   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in[31..1]" will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[8].level4"                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "a[31..1]" have no fanouts                       ;
; b    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "b[31..1]" have no fanouts                       ;
; in   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in[31..1]" will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[7].level4"                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "a[31..1]" have no fanouts                       ;
; b    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "b[31..1]" have no fanouts                       ;
; in   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in[31..1]" will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[6].level4"                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "a[31..1]" have no fanouts                       ;
; b    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "b[31..1]" have no fanouts                       ;
; in   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in[31..1]" will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[5].level4"                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "a[31..1]" have no fanouts                       ;
; b    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "b[31..1]" have no fanouts                       ;
; in   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in[31..1]" will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[4].level4"                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "a[31..1]" have no fanouts                       ;
; b    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "b[31..1]" have no fanouts                       ;
; in   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in[31..1]" will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[3].level4"                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "a[31..1]" have no fanouts                       ;
; b    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "b[31..1]" have no fanouts                       ;
; in   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in[31..1]" will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[2].level4"                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "a[31..1]" have no fanouts                       ;
; b    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "b[31..1]" have no fanouts                       ;
; in   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in[31..1]" will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[1].level4"                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "a[31..1]" have no fanouts                       ;
; b    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "b[31..1]" have no fanouts                       ;
; in   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in[31..1]" will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[0].level4"                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "a[31..1]" have no fanouts                       ;
; b    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "b[31..1]" have no fanouts                       ;
; in   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in[31..1]" will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel3[7].level3"                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "a[31..1]" have no fanouts                       ;
; b    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "b[31..1]" have no fanouts                       ;
; in   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in[31..1]" will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel3[6].level3"                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "a[31..1]" have no fanouts                       ;
; b    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "b[31..1]" have no fanouts                       ;
; in   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in[31..1]" will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel3[5].level3"                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "a[31..1]" have no fanouts                       ;
; b    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "b[31..1]" have no fanouts                       ;
; in   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in[31..1]" will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel3[4].level3"                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "a[31..1]" have no fanouts                       ;
; b    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "b[31..1]" have no fanouts                       ;
; in   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in[31..1]" will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel3[3].level3"                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "a[31..1]" have no fanouts                       ;
; b    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "b[31..1]" have no fanouts                       ;
; in   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in[31..1]" will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel3[2].level3"                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "a[31..1]" have no fanouts                       ;
; b    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "b[31..1]" have no fanouts                       ;
; in   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in[31..1]" will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel3[1].level3"                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "a[31..1]" have no fanouts                       ;
; b    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "b[31..1]" have no fanouts                       ;
; in   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in[31..1]" will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel3[0].level3"                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "a[31..1]" have no fanouts                       ;
; b    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "b[31..1]" have no fanouts                       ;
; in   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in[31..1]" will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel2[3].level2"                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "a[31..1]" have no fanouts                       ;
; b    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "b[31..1]" have no fanouts                       ;
; in   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in[31..1]" will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel2[2].level2"                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "a[31..1]" have no fanouts                       ;
; b    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "b[31..1]" have no fanouts                       ;
; in   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in[31..1]" will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel2[1].level2"                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "a[31..1]" have no fanouts                       ;
; b    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "b[31..1]" have no fanouts                       ;
; in   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in[31..1]" will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel2[0].level2"                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "a[31..1]" have no fanouts                       ;
; b    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "b[31..1]" have no fanouts                       ;
; in   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in[31..1]" will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:d1_1"                                         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "a[31..1]" have no fanouts                       ;
; b    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "b[31..1]" have no fanouts                       ;
; in   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in[31..1]" will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:d1_0"                                         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "a[31..1]" have no fanouts                       ;
; b    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "b[31..1]" have no fanouts                       ;
; in   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in[31..1]" will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:d0_0"                                         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "a[31..1]" have no fanouts                       ;
; b    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "b[31..1]" have no fanouts                       ;
; in   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in[31..1]" will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu|IF:instruction_fetch|mux2_1:jumpReg_mux" ;
+---------+-------+----------+----------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                            ;
+---------+-------+----------+----------------------------------------------------+
; b[1..0] ; Input ; Info     ; Stuck at GND                                       ;
+---------+-------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuCore:cpu"                                                                                                                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GPIO_0 ; Output ; Warning  ; Output or bidir port (32 bits) is smaller than the port expression (36 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND. ;
; GPIO_1 ; Output ; Warning  ; Output or bidir port (32 bits) is smaller than the port expression (36 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND. ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 1115             ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3595                        ;
;     ENA               ; 2049                        ;
;     ENA SCLR          ; 542                         ;
;     SCLR              ; 982                         ;
;     plain             ; 22                          ;
; arriav_lcell_comb     ; 4120                        ;
;     arith             ; 95                          ;
;         1 data inputs ; 32                          ;
;         2 data inputs ; 31                          ;
;         4 data inputs ; 32                          ;
;     extend            ; 67                          ;
;         7 data inputs ; 67                          ;
;     normal            ; 3958                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 166                         ;
;         3 data inputs ; 823                         ;
;         4 data inputs ; 130                         ;
;         5 data inputs ; 589                         ;
;         6 data inputs ; 2245                        ;
; boundary_port         ; 1209                        ;
;                       ;                             ;
; Max LUT depth         ; 21.00                       ;
; Average LUT depth     ; 6.12                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                   ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                   ; Details                                                                                                                                                        ;
+------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GPIO_0[0]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|pc:program_counter|out[0]                                          ; N/A                                                                                                                                                            ;
; GPIO_0[1]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|pc:program_counter|out[0]                                          ; N/A                                                                                                                                                            ;
; GPIO_0[2]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|pc:program_counter|out[2]                                          ; N/A                                                                                                                                                            ;
; GPIO_0[3]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|pc:program_counter|out[3]                                          ; N/A                                                                                                                                                            ;
; GPIO_0[4]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|pc:program_counter|out[4]                                          ; N/A                                                                                                                                                            ;
; GPIO_0[5]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|pc:program_counter|out[5]                                          ; N/A                                                                                                                                                            ;
; GPIO_0[6]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|pc:program_counter|out[6]                                          ; N/A                                                                                                                                                            ;
; GPIO_0[7]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|pc:program_counter|out[7]                                          ; N/A                                                                                                                                                            ;
; GPIO_0[8]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|pc:program_counter|out[8]                                          ; N/A                                                                                                                                                            ;
; GPIO_1[0]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|GPIO_1[0]~20                                                                            ; N/A                                                                                                                                                            ;
; GPIO_1[10]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|GPIO_1[10]~230                                                                          ; N/A                                                                                                                                                            ;
; GPIO_1[11]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|GPIO_1[11]~251                                                                          ; N/A                                                                                                                                                            ;
; GPIO_1[12]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|GPIO_1[12]~272                                                                          ; N/A                                                                                                                                                            ;
; GPIO_1[13]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|GPIO_1[13]~293                                                                          ; N/A                                                                                                                                                            ;
; GPIO_1[14]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|GPIO_1[14]~314                                                                          ; N/A                                                                                                                                                            ;
; GPIO_1[15]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|GPIO_1[15]~335                                                                          ; N/A                                                                                                                                                            ;
; GPIO_1[16]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|GPIO_1[16]~349                                                                          ; N/A                                                                                                                                                            ;
; GPIO_1[17]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|GPIO_1[17]~360                                                                          ; N/A                                                                                                                                                            ;
; GPIO_1[18]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|GPIO_1[18]~371                                                                          ; N/A                                                                                                                                                            ;
; GPIO_1[19]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|GPIO_1[19]~382                                                                          ; N/A                                                                                                                                                            ;
; GPIO_1[1]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|GPIO_1[1]~41                                                                            ; N/A                                                                                                                                                            ;
; GPIO_1[20]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|GPIO_1[20]~393                                                                          ; N/A                                                                                                                                                            ;
; GPIO_1[21]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|GPIO_1[21]~404                                                                          ; N/A                                                                                                                                                            ;
; GPIO_1[22]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|GPIO_1[22]~415                                                                          ; N/A                                                                                                                                                            ;
; GPIO_1[23]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|GPIO_1[23]~426                                                                          ; N/A                                                                                                                                                            ;
; GPIO_1[24]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|GPIO_1[24]~437                                                                          ; N/A                                                                                                                                                            ;
; GPIO_1[25]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|GPIO_1[25]~448                                                                          ; N/A                                                                                                                                                            ;
; GPIO_1[26]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|GPIO_1[26]~459                                                                          ; N/A                                                                                                                                                            ;
; GPIO_1[27]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|GPIO_1[27]~470                                                                          ; N/A                                                                                                                                                            ;
; GPIO_1[28]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|GPIO_1[28]~481                                                                          ; N/A                                                                                                                                                            ;
; GPIO_1[29]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|GPIO_1[29]~492                                                                          ; N/A                                                                                                                                                            ;
; GPIO_1[2]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|GPIO_1[2]~62                                                                            ; N/A                                                                                                                                                            ;
; GPIO_1[30]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|GPIO_1[30]~503                                                                          ; N/A                                                                                                                                                            ;
; GPIO_1[31]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|GPIO_1[31]~514                                                                          ; N/A                                                                                                                                                            ;
; GPIO_1[32]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                ; N/A                                                                                                                                                            ;
; GPIO_1[33]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                ; N/A                                                                                                                                                            ;
; GPIO_1[34]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                ; N/A                                                                                                                                                            ;
; GPIO_1[35]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                ; N/A                                                                                                                                                            ;
; GPIO_1[3]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|GPIO_1[3]~83                                                                            ; N/A                                                                                                                                                            ;
; GPIO_1[4]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|GPIO_1[4]~104                                                                           ; N/A                                                                                                                                                            ;
; GPIO_1[5]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|GPIO_1[5]~125                                                                           ; N/A                                                                                                                                                            ;
; GPIO_1[6]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|GPIO_1[6]~146                                                                           ; N/A                                                                                                                                                            ;
; GPIO_1[7]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|GPIO_1[7]~167                                                                           ; N/A                                                                                                                                                            ;
; GPIO_1[8]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|GPIO_1[8]~188                                                                           ; N/A                                                                                                                                                            ;
; GPIO_1[9]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|GPIO_1[9]~209                                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ALU_Control:aluctrl|ALUOp[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX_CtPath:id_ex_ctpath|ALUOp_ex[0]                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ALU_Control:aluctrl|ALUOp[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX_CtPath:id_ex_ctpath|ALUOp_ex[1]                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ALU_Control:aluctrl|functionField[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[0]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ALU_Control:aluctrl|functionField[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[1]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ALU_Control:aluctrl|functionField[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[2]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ALU_Control:aluctrl|functionField[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[3]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ALU_Control:aluctrl|functionField[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[4]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ALU_Control:aluctrl|functionField[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[5]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busA[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|operand1[0]~14                                                       ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busA[10]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|operand1[10]~19                                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busA[11]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|operand1[11]~16                                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busA[12]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|operand1[12]~18                                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busA[13]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|operand1[13]~17                                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busA[14]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|operand1[14]~20                                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busA[15]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|operand1[15]~22                                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busA[16]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|operand1[16]~21                                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busA[17]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|operand1[17]~29                                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busA[18]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|operand1[18]~23                                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busA[19]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|operand1[19]~25                                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busA[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|operand1[1]~15                                                       ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busA[20]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|operand1[20]~24                                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busA[21]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|operand1[21]~26                                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busA[22]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|operand1[22]~28                                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busA[23]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|operand1[23]~27                                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busA[24]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|operand1[24]~31                                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busA[25]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|operand1[25]~30                                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busA[26]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|operand1[26]~0                                                       ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busA[27]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|operand1[27]~1                                                       ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busA[28]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|operand1[28]~2                                                       ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busA[29]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|operand1[29]~3                                                       ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busA[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|operand1[2]~4                                                        ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busA[30]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|operand1[30]~5                                                       ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busA[31]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|operand1[31]~6                                                       ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busA[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|operand1[3]~7                                                        ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busA[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|operand1[4]~8                                                        ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busA[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|operand1[5]~9                                                        ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busA[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|operand1[6]~10                                                       ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busA[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|operand1[7]~11                                                       ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busA[8]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|operand1[8]~12                                                       ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busA[9]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|operand1[9]~13                                                       ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busB[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux|mux21[0].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busB[10]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux|mux21[10].out~0                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busB[11]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux|mux21[11].out~0                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busB[12]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux|mux21[12].out~0                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busB[13]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux|mux21[13].out~0                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busB[14]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux|mux21[14].out~0                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busB[15]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux|mux21[15].out~0                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busB[16]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux|mux21[16].out~0                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busB[17]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux|mux21[17].out~0                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busB[18]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux|mux21[18].out~0                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busB[19]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux|mux21[19].out~0                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busB[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux|mux21[1].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busB[20]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux|mux21[20].out~0                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busB[21]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux|mux21[21].out~0                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busB[22]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux|mux21[22].out~0                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busB[23]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux|mux21[23].out~0                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busB[24]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux|mux21[24].out~0                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busB[25]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux|mux21[25].out~0                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busB[26]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux|mux21[26].out~0                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busB[27]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux|mux21[27].out~0                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busB[28]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux|mux21[28].out~0                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busB[29]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux|mux21[29].out~0                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busB[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux|mux21[2].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busB[30]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux|mux21[30].out~0                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busB[31]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux|mux21[31].out~0                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busB[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux|mux21[3].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busB[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux|mux21[4].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busB[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux|mux21[5].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busB[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux|mux21[6].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busB[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux|mux21[7].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busB[8]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux|mux21[8].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALU:alu|busB[9]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux|mux21[9].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALUCtrl[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ALU_Control:aluctrl|ALUCtrl[0]~2                                                        ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALUCtrl[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ALU_Control:aluctrl|ALUCtrl[1]~1                                                        ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALUCtrl[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ALU_Control:aluctrl|ALUCtrl[2]~4                                                        ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ALUSrc                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX_CtPath:id_ex_ctpath|ALUSrc_ex                                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ForwardA[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|Equal1~0                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ForwardA[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ForwardingUnit:forward_unit|ForwardA[1]~4                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ForwardB[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|Equal3~0                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|ForwardB[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ForwardingUnit:forward_unit|ForwardB[1]~2                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|aluResult_ex[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|ALU:alu|out[0]~4                                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|aluResult_ex[10]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|ALU:alu|out[10]~9                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|aluResult_ex[11]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|ALU:alu|out[11]~12                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|aluResult_ex[12]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|ALU:alu|out[12]~15                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|aluResult_ex[13]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|ALU:alu|out[13]~18                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|aluResult_ex[14]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|ALU:alu|out[14]~21                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|aluResult_ex[15]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|ALU:alu|out[15]~24                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|aluResult_ex[16]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|ALU:alu|out[16]~27                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|aluResult_ex[17]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|ALU:alu|out[17]~30                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|aluResult_ex[18]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|ALU:alu|out[18]~33                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|aluResult_ex[19]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|ALU:alu|out[19]~36                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|aluResult_ex[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|ALU:alu|out[1]~39                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|aluResult_ex[20]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|ALU:alu|out[20]~42                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|aluResult_ex[21]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|ALU:alu|out[21]~45                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|aluResult_ex[22]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|ALU:alu|out[22]~48                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|aluResult_ex[23]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|ALU:alu|out[23]~51                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|aluResult_ex[24]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|ALU:alu|out[24]~54                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|aluResult_ex[25]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|ALU:alu|out[25]~57                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|aluResult_ex[26]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|ALU:alu|out[26]~60                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|aluResult_ex[27]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|ALU:alu|out[27]~63                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|aluResult_ex[28]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|ALU:alu|out[28]~66                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|aluResult_ex[29]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|ALU:alu|out[29]~68                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|aluResult_ex[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|ALU:alu|out[2]~72                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|aluResult_ex[30]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|ALU:alu|out[30]~74                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|aluResult_ex[31]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|ALU:alu|out[31]~80                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|aluResult_ex[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|ALU:alu|out[3]~83                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|aluResult_ex[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|ALU:alu|out[4]~86                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|aluResult_ex[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|ALU:alu|out[5]~90                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|aluResult_ex[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|ALU:alu|out[6]~93                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|aluResult_ex[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|ALU:alu|out[7]~96                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|aluResult_ex[8]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|ALU:alu|out[8]~99                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|aluResult_ex[9]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|ALU:alu|out[9]~102                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux|sel                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX_CtPath:id_ex_ctpath|ALUSrc_ex                                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_ex[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[0]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_ex[10]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|Add0~1                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_ex[11]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|Add0~5                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_ex[12]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|Add0~9                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_ex[13]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|Add0~13                                                              ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_ex[14]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|Add0~17                                                              ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_ex[15]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|Add0~21                                                              ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_ex[16]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|Add0~25                                                              ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_ex[17]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|Add0~29                                                              ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_ex[18]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|Add0~33                                                              ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_ex[19]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|Add0~37                                                              ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_ex[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[0]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_ex[20]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|Add0~41                                                              ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_ex[21]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|Add0~45                                                              ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_ex[22]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|Add0~49                                                              ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_ex[23]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|Add0~53                                                              ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_ex[24]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|Add0~57                                                              ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_ex[25]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|Add0~61                                                              ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_ex[26]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|Add0~65                                                              ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_ex[27]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|Add0~69                                                              ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_ex[28]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|Add0~73                                                              ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_ex[29]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|Add0~77                                                              ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_ex[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|Add0~81                                                              ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_ex[30]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|Add0~85                                                              ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_ex[31]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|Add0~89                                                              ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_ex[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|Add0~93                                                              ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_ex[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|Add0~97                                                              ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_ex[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|Add0~101                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_ex[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|Add0~105                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_ex[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|Add0~109                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_ex[8]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|Add0~113                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_ex[9]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX:execute_addrCal|Add0~117                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[0]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[0]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[10]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[10]                                                        ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[11]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[11]                                                        ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[12]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[12]                                                        ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[13]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[13]                                                        ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[14]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[14]                                                        ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[15]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[15]                                                        ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[16]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[16]                                                        ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[17]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[17]                                                        ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[18]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[18]                                                        ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[19]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[19]                                                        ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[1]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[0]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[20]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[20]                                                        ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[21]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[21]                                                        ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[22]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[22]                                                        ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[23]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[23]                                                        ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[24]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[24]                                                        ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[25]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[25]                                                        ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[26]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[26]                                                        ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[27]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[27]                                                        ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[28]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[28]                                                        ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[29]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[29]                                                        ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[2]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[2]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[30]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[30]                                                        ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[31]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[31]                                                        ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[3]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[3]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[4]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[4]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[5]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[5]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[6]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[6]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[7]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[7]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[8]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[8]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[9]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[9]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_ex[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[0]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_ex[10]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[10]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_ex[11]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[11]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_ex[12]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[12]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_ex[13]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[13]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_ex[14]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[14]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_ex[15]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[15]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_ex[16]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[16]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_ex[17]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[17]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_ex[18]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[18]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_ex[19]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[19]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_ex[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[0]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_ex[20]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[20]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_ex[21]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[21]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_ex[22]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[22]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_ex[23]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[23]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_ex[24]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[24]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_ex[25]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[25]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_ex[26]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[26]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_ex[27]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[27]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_ex[28]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[28]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_ex[29]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[29]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_ex[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[2]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_ex[30]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[30]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_ex[31]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[31]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_ex[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[3]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_ex[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[4]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_ex[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[5]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_ex[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[6]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_ex[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[7]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_ex[8]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[8]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_ex[9]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[9]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[0]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[0]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[10]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[10]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[11]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[11]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[12]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[12]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[13]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[13]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[14]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[14]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[15]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[15]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[16]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[16]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[17]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[17]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[18]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[18]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[19]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[19]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[1]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[0]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[20]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[20]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[21]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[21]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[22]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[22]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[23]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[23]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[24]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[24]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[25]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[25]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[26]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[26]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[27]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[27]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[28]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[28]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[29]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[29]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[2]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[2]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[30]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[30]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[31]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[31]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[3]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[3]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[4]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[4]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[5]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[5]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[6]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[6]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[7]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[7]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[8]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[8]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[9]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[9]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM_CtPath:ex_mem_ctpath|MemRead_ex                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX_CtPath:id_ex_ctpath|MemRead_ex                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|EX_MEM_CtPath:ex_mem_ctpath|MemWrite_ex                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX_CtPath:id_ex_ctpath|MemWrite_ex                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ForwardingUnit:forward_unit|RegWrite_mem                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM_CtPath:ex_mem_ctpath|RegWrite_mem                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ForwardingUnit:forward_unit|RegWrite_wb                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB_CtPath:mem_wb_ctpath|RegWrite_wb                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ForwardingUnit:forward_unit|Rs_ex[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|Rs_ex[0]                                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ForwardingUnit:forward_unit|Rs_ex[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|Rs_ex[1]                                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ForwardingUnit:forward_unit|Rs_ex[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|Rs_ex[2]                                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ForwardingUnit:forward_unit|Rs_ex[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|Rs_ex[3]                                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ForwardingUnit:forward_unit|Rs_ex[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|Rs_ex[4]                                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ForwardingUnit:forward_unit|Rt_ex[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|Rt_ex[0]                                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ForwardingUnit:forward_unit|Rt_ex[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|Rt_ex[1]                                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ForwardingUnit:forward_unit|Rt_ex[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|Rt_ex[2]                                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ForwardingUnit:forward_unit|Rt_ex[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|Rt_ex[3]                                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ForwardingUnit:forward_unit|Rt_ex[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|Rt_ex[4]                                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ForwardingUnit:forward_unit|writeRegOut_mem[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeRegOut_mem[0]                                                        ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ForwardingUnit:forward_unit|writeRegOut_mem[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeRegOut_mem[1]                                                        ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ForwardingUnit:forward_unit|writeRegOut_mem[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeRegOut_mem[2]                                                        ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ForwardingUnit:forward_unit|writeRegOut_mem[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeRegOut_mem[3]                                                        ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ForwardingUnit:forward_unit|writeRegOut_mem[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeRegOut_mem[4]                                                        ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ForwardingUnit:forward_unit|writeRegOut_wb[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|writeRegOut_wb[0]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ForwardingUnit:forward_unit|writeRegOut_wb[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|writeRegOut_wb[1]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ForwardingUnit:forward_unit|writeRegOut_wb[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|writeRegOut_wb[2]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ForwardingUnit:forward_unit|writeRegOut_wb[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|writeRegOut_wb[3]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ForwardingUnit:forward_unit|writeRegOut_wb[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|writeRegOut_wb[4]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|Hazard_Detection_Unit:hazard_detection_unit|IF_IDWrite     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|Hazard_Detection_Unit:hazard_detection_unit|PCWrite~6                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|Hazard_Detection_Unit:hazard_detection_unit|MemRead_ex     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX_CtPath:id_ex_ctpath|MemRead_ex                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|Hazard_Detection_Unit:hazard_detection_unit|MemWrite_mem   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cpuCore:cpu|Hazard_Detection_Unit:hazard_detection_unit|PCWrite        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|Hazard_Detection_Unit:hazard_detection_unit|PCWrite~6                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|Hazard_Detection_Unit:hazard_detection_unit|Rs_id[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[21]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|Hazard_Detection_Unit:hazard_detection_unit|Rs_id[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[22]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|Hazard_Detection_Unit:hazard_detection_unit|Rs_id[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[23]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|Hazard_Detection_Unit:hazard_detection_unit|Rs_id[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[24]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|Hazard_Detection_Unit:hazard_detection_unit|Rs_id[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[25]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|Hazard_Detection_Unit:hazard_detection_unit|Rt_id[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[16]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|Hazard_Detection_Unit:hazard_detection_unit|Rt_id[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[17]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|Hazard_Detection_Unit:hazard_detection_unit|Rt_id[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[18]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|Hazard_Detection_Unit:hazard_detection_unit|Rt_id[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[19]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|Hazard_Detection_Unit:hazard_detection_unit|Rt_id[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[20]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|Hazard_Detection_Unit:hazard_detection_unit|Stall          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|Hazard_Detection_Unit:hazard_detection_unit|PCWrite~6                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|Hazard_Detection_Unit:hazard_detection_unit|writeReg_ex[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[11]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|Hazard_Detection_Unit:hazard_detection_unit|writeReg_ex[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[12]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|Hazard_Detection_Unit:hazard_detection_unit|writeReg_ex[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[13]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|Hazard_Detection_Unit:hazard_detection_unit|writeReg_ex[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[14]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|Hazard_Detection_Unit:hazard_detection_unit|writeReg_ex[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[15]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|RegWrite                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB_CtPath:mem_wb_ctpath|RegWrite_wb                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|wr             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB_CtPath:mem_wb_ctpath|RegWrite_wb~_wirecell                                       ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtended:se|in[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[0]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtended:se|in[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[10]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtended:se|in[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[11]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtended:se|in[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[12]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtended:se|in[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[13]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtended:se|in[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[14]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtended:se|in[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[15]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtended:se|in[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[1]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtended:se|in[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[2]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtended:se|in[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[3]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtended:se|in[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[4]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtended:se|in[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[5]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtended:se|in[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[6]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtended:se|in[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[7]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtended:se|in[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[10]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtended:se|in[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[9]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtendedInst[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[0]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtendedInst[10]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[10]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtendedInst[11]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[11]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtendedInst[12]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[12]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtendedInst[13]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[13]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtendedInst[14]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[14]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtendedInst[15]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[15]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtendedInst[16]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[15]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtendedInst[17]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[15]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtendedInst[18]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[15]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtendedInst[19]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[15]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtendedInst[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[1]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtendedInst[20]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[15]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtendedInst[21]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[15]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtendedInst[22]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[15]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtendedInst[23]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[15]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtendedInst[24]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[15]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtendedInst[25]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[15]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtendedInst[26]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[15]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtendedInst[27]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[15]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtendedInst[28]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[15]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtendedInst[29]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[15]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtendedInst[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[2]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtendedInst[30]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[15]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtendedInst[31]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[15]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtendedInst[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[3]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtendedInst[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[4]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtendedInst[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[5]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtendedInst[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[6]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtendedInst[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[7]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtendedInst[8]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[10]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|signExtendedInst[9]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[9]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeDataToReg[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[0].out~0                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeDataToReg[10]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[10].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeDataToReg[11]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[11].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeDataToReg[12]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[12].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeDataToReg[13]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[13].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeDataToReg[14]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[14].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeDataToReg[15]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[15].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeDataToReg[16]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[16].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeDataToReg[17]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[17].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeDataToReg[18]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[18].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeDataToReg[19]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[19].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeDataToReg[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[1].out~0                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeDataToReg[20]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[20].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeDataToReg[21]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[21].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeDataToReg[22]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[22].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeDataToReg[23]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[23].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeDataToReg[24]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[24].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeDataToReg[25]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[25].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeDataToReg[26]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[26].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeDataToReg[27]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[27].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeDataToReg[28]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[28].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeDataToReg[29]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[29].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeDataToReg[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[2].out~0                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeDataToReg[30]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[30].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeDataToReg[31]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[31].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeDataToReg[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[3].out~0                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeDataToReg[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[4].out~0                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeDataToReg[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[5].out~0                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeDataToReg[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[6].out~0                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeDataToReg[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[7].out~0                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeDataToReg[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[8].out~0                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeDataToReg[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[9].out~0                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeRegOut_wb[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|writeRegOut_wb[0]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeRegOut_wb[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|writeRegOut_wb[1]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeRegOut_wb[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|writeRegOut_wb[2]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeRegOut_wb[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|writeRegOut_wb[3]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID:instruction_decoder|writeRegOut_wb[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|writeRegOut_wb[4]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[0]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[10]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[10]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[11]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[11]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[12]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[12]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[13]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[13]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[14]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[14]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[15]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[15]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[16]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[16]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[17]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[17]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[18]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[18]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[19]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[19]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[0]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[20]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[20]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[21]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[21]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[22]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[22]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[23]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[23]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[24]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[24]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[25]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[25]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[26]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[26]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[27]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[27]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[28]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[28]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[29]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[29]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[2]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[30]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[30]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[31]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[31]                                                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[3]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[4]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[5]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[6]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[6]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[7]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[7]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[8]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[8]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[9]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|icm_pc_ex[9]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_id[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[0]                                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_id[10]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[10]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_id[11]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[11]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_id[12]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[12]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_id[13]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[13]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_id[14]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[14]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_id[15]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[15]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_id[16]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[16]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_id[17]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[17]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_id[18]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[18]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_id[19]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[19]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_id[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[0]                                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_id[20]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[20]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_id[21]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[21]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_id[22]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[22]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_id[23]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[23]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_id[24]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[24]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_id[25]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[25]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_id[26]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[26]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_id[27]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[27]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_id[28]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[28]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_id[29]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[29]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_id[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[2]                                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_id[30]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[30]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_id[31]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[31]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_id[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[3]                                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_id[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[4]                                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_id[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[5]                                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_id[6]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[6]                                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_id[7]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[7]                                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_id[8]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[8]                                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|icm_pc_id[9]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[9]                                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_ex[0]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData1_ex[0]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_ex[10]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData1_ex[10]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_ex[11]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData1_ex[11]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_ex[12]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData1_ex[12]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_ex[13]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData1_ex[13]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_ex[14]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData1_ex[14]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_ex[15]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData1_ex[15]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_ex[16]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData1_ex[16]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_ex[17]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData1_ex[17]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_ex[18]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData1_ex[18]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_ex[19]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData1_ex[19]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_ex[1]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData1_ex[1]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_ex[20]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData1_ex[20]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_ex[21]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData1_ex[21]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_ex[22]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData1_ex[22]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_ex[23]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData1_ex[23]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_ex[24]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData1_ex[24]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_ex[25]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData1_ex[25]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_ex[26]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData1_ex[26]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_ex[27]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData1_ex[27]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_ex[28]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData1_ex[28]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_ex[29]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData1_ex[29]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_ex[2]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData1_ex[2]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_ex[30]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData1_ex[30]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_ex[31]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData1_ex[31]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_ex[3]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData1_ex[3]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_ex[4]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData1_ex[4]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_ex[5]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData1_ex[5]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_ex[6]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData1_ex[6]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_ex[7]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData1_ex[7]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_ex[8]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData1_ex[8]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_ex[9]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData1_ex[9]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_id[0]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0|mux21[0].out~8   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_id[10]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0|mux21[10].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_id[11]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0|mux21[11].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_id[12]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0|mux21[12].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_id[13]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0|mux21[13].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_id[14]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0|mux21[14].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_id[15]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0|mux21[15].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_id[16]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0|mux21[16].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_id[17]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0|mux21[17].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_id[18]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0|mux21[18].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_id[19]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0|mux21[19].out~10 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_id[1]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0|mux21[1].out~8   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_id[20]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0|mux21[20].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_id[21]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0|mux21[21].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_id[22]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0|mux21[22].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_id[23]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0|mux21[23].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_id[24]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0|mux21[24].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_id[25]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0|mux21[25].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_id[26]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0|mux21[26].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_id[27]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0|mux21[27].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_id[28]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0|mux21[28].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_id[29]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0|mux21[29].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_id[2]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0|mux21[2].out~8   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_id[30]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0|mux21[30].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_id[31]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0|mux21[31].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_id[3]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0|mux21[3].out~8   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_id[4]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0|mux21[4].out~8   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_id[5]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0|mux21[5].out~8   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_id[6]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0|mux21[6].out~8   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_id[7]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0|mux21[7].out~8   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_id[8]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0|mux21[8].out~8   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData1_id[9]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0|mux21[9].out~8   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_ex[0]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData2_ex[0]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_ex[10]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData2_ex[10]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_ex[11]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData2_ex[11]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_ex[12]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData2_ex[12]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_ex[13]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData2_ex[13]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_ex[14]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData2_ex[14]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_ex[15]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData2_ex[15]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_ex[16]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData2_ex[16]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_ex[17]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData2_ex[17]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_ex[18]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData2_ex[18]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_ex[19]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData2_ex[19]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_ex[1]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData2_ex[1]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_ex[20]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData2_ex[20]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_ex[21]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData2_ex[21]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_ex[22]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData2_ex[22]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_ex[23]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData2_ex[23]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_ex[24]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData2_ex[24]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_ex[25]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData2_ex[25]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_ex[26]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData2_ex[26]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_ex[27]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData2_ex[27]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_ex[28]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData2_ex[28]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_ex[29]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData2_ex[29]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_ex[2]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData2_ex[2]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_ex[30]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData2_ex[30]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_ex[31]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData2_ex[31]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_ex[3]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData2_ex[3]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_ex[4]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData2_ex[4]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_ex[5]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData2_ex[5]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_ex[6]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData2_ex[6]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_ex[7]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData2_ex[7]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_ex[8]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData2_ex[8]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_ex[9]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|readData2_ex[9]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_id[0]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0|mux21[0].out~8   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_id[10]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0|mux21[10].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_id[11]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0|mux21[11].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_id[12]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0|mux21[12].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_id[13]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0|mux21[13].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_id[14]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0|mux21[14].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_id[15]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0|mux21[15].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_id[16]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0|mux21[16].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_id[17]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0|mux21[17].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_id[18]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0|mux21[18].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_id[19]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0|mux21[19].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_id[1]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0|mux21[1].out~8   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_id[20]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0|mux21[20].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_id[21]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0|mux21[21].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_id[22]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0|mux21[22].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_id[23]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0|mux21[23].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_id[24]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0|mux21[24].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_id[25]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0|mux21[25].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_id[26]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0|mux21[26].out~10 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_id[27]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0|mux21[27].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_id[28]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0|mux21[28].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_id[29]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0|mux21[29].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_id[2]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0|mux21[2].out~8   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_id[30]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0|mux21[30].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_id[31]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0|mux21[31].out~8  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_id[3]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0|mux21[3].out~8   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_id[4]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0|mux21[4].out~8   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_id[5]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0|mux21[5].out~8   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_id[6]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0|mux21[6].out~8   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_id[7]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0|mux21[7].out~8   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_id[8]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0|mux21[8].out~8   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|readData2_id[9]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0|mux21[9].out~8   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[0]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[10]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[10]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[11]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[11]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[12]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[12]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[13]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[13]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[14]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[14]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[15]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[15]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[16]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[15]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[17]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[15]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[18]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[15]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[19]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[15]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[1]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[20]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[15]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[21]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[15]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[22]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[15]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[23]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[15]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[24]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[15]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[25]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[15]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[26]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[15]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[27]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[15]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[28]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[15]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[29]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[15]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[2]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[30]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[15]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[31]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[15]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[3]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[4]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[5]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[6]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[7]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[8]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[10]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX:id_ex|signExtendedInst_ex[9]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX:id_ex|instruction_ex[9]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX_CtPath:id_ex_ctpath|ALUSrc_ex                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX_CtPath:id_ex_ctpath|ALUSrc_ex                                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX_CtPath:id_ex_ctpath|ALUSrc_id                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|control:ctrl|WideOr2                                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|ID_EX_CtPath:id_ex_ctpath|RegWrite_ex                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|ID_EX_CtPath:id_ex_ctpath|RegWrite_ex                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|icm_pc[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|pc:program_counter|out[0]                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|icm_pc[10]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~1                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|icm_pc[11]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~5                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|icm_pc[12]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~9                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|icm_pc[13]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~13                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|icm_pc[14]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~17                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|icm_pc[15]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~21                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|icm_pc[16]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~25                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|icm_pc[17]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~29                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|icm_pc[18]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~33                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|icm_pc[19]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~37                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|icm_pc[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|pc:program_counter|out[0]                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|icm_pc[20]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~41                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|icm_pc[21]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~45                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|icm_pc[22]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~49                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|icm_pc[23]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~53                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|icm_pc[24]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~57                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|icm_pc[25]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~61                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|icm_pc[26]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~65                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|icm_pc[27]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~69                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|icm_pc[28]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~73                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|icm_pc[29]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~77                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|icm_pc[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~81                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|icm_pc[30]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~85                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|icm_pc[31]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~89                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|icm_pc[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~93                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|icm_pc[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~97                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|icm_pc[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~101                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|icm_pc[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~105                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|icm_pc[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~109                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|icm_pc[8]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~113                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|icm_pc[9]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~117                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|instruction[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|Mux30~2                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|instruction[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|Mux21~1                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|instruction[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|Mux20~3                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|instruction[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|Mux19~2                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|instruction[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|Mux18~3                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|instruction[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|Mux17~1                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|instruction[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|instruction[15]~0                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|instruction[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|Mux15~1                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|instruction[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|Mux14~2                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|instruction[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|Mux13~1                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|instruction[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|Mux12~2                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|instruction[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|Mux29~1                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|instruction[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|Mux11~0                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|instruction[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|Mux10~1                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|instruction[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|Mux9~1                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|instruction[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|Mux8~2                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|instruction[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|Mux7~1                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|instruction[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|Mux6~2                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|instruction[26]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|Mux5~1                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|instruction[27]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|Mux4~1                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|instruction[28]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|instruction[28]~3                               ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|instruction[29]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|Mux2~1                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|instruction[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|Mux28~1                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|instruction[30]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|instruction[31]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|Mux0~0                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|instruction[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|Mux27~2                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|instruction[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|Mux26~0                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|instruction[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|Mux25~1                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|instruction[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|Mux24~1                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|instruction[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|Mux23~1                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|instruction[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|Mux21~1                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|instruction[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|instruction_mem:im|Mux22~1                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|flush_n[0]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|flush_n[0]~1                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|flush_n[1]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|flush_n[1]~3                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|flush_n[2]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|flush_p[0]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|flush_p[0]                                                                  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|flush_p[1]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|flush_p[1]                                                                  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|flush_p[2]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_n[0]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[0]                                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_n[10]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[10]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_n[11]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[11]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_n[12]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[12]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_n[13]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[13]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_n[14]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[14]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_n[15]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[15]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_n[16]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[16]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_n[17]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[17]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_n[18]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[18]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_n[19]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[19]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_n[1]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[0]                                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_n[20]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[20]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_n[21]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[21]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_n[22]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[22]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_n[23]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[23]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_n[24]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[24]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_n[25]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[25]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_n[26]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[26]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_n[27]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[27]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_n[28]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[28]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_n[29]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[29]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_n[2]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[2]                                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_n[30]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[30]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_n[31]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[31]                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_n[3]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[3]                                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_n[4]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[4]                                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_n[5]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[5]                                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_n[6]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[6]                                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_n[7]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[7]                                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_n[8]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[8]                                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_n[9]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|icm_pc_n[9]                                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_p[0]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|pc:program_counter|out[0]                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_p[10]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~1                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_p[11]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~5                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_p[12]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~9                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_p[13]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~13                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_p[14]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~17                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_p[15]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~21                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_p[16]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~25                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_p[17]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~29                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_p[18]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~33                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_p[19]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~37                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_p[1]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|pc:program_counter|out[0]                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_p[20]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~41                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_p[21]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~45                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_p[22]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~49                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_p[23]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~53                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_p[24]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~57                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_p[25]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~61                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_p[26]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~65                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_p[27]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~69                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_p[28]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~73                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_p[29]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~77                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_p[2]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~81                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_p[30]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~85                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_p[31]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~89                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_p[3]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~93                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_p[4]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~97                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_p[5]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~101                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_p[6]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~105                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_p[7]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~109                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_p[8]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~113                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|icm_pc_p[9]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF:instruction_fetch|Add0~117                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[0]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[10]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[10]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[11]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[11]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[12]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[12]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[13]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[13]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[14]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[14]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[15]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[15]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[16]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[16]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[17]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[17]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[18]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[18]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[19]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[19]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[1]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[20]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[20]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[21]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[21]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[22]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[22]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[23]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[23]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[24]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[24]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[25]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[25]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[26]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[26]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[27]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[27]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[28]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[28]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[29]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[29]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[2]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[30]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[31]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[31]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[3]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[4]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[5]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[6]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[7]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[10]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|IF_ID:if_id|instruction_n[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|IF_ID:if_id|instruction_n[9]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|MemRead_mem                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM_CtPath:ex_mem_ctpath|MemRead_mem                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|MemWrite_mem                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM_CtPath:ex_mem_ctpath|MemWrite_mem                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|aluResult[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|aluResult_mem[0]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|aluResult[10]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|aluResult_mem[10]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|aluResult[11]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|aluResult_mem[11]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|aluResult[12]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|aluResult_mem[12]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|aluResult[13]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|aluResult_mem[13]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|aluResult[14]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|aluResult_mem[14]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|aluResult[15]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|aluResult_mem[15]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|aluResult[16]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|aluResult_mem[16]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|aluResult[17]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|aluResult_mem[17]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|aluResult[18]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|aluResult_mem[18]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|aluResult[19]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|aluResult_mem[19]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|aluResult[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|aluResult_mem[1]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|aluResult[20]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|aluResult_mem[20]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|aluResult[21]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|aluResult_mem[21]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|aluResult[22]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|aluResult_mem[22]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|aluResult[23]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|aluResult_mem[23]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|aluResult[24]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|aluResult_mem[24]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|aluResult[25]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|aluResult_mem[25]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|aluResult[26]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|aluResult_mem[26]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|aluResult[27]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|aluResult_mem[27]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|aluResult[28]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|aluResult_mem[28]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|aluResult[29]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|aluResult_mem[29]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|aluResult[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|aluResult_mem[2]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|aluResult[30]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|aluResult_mem[30]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|aluResult[31]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|aluResult_mem[31]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|aluResult[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|aluResult_mem[3]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|aluResult[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|aluResult_mem[4]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|aluResult[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|aluResult_mem[5]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|aluResult[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|aluResult_mem[6]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|aluResult[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|aluResult_mem[7]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|aluResult[8]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|aluResult_mem[8]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|aluResult[9]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|aluResult_mem[9]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|dataMemory:dm|SRAM:sram|enableOutput     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM:memory_access|dataMemory:dm|sram_eo~0_wirecell                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|dataMemory:dm|SRAM:sram|wr               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM:memory_access|dataMemory:dm|sram_wr~0_wirecell                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|writeDataToSRAM[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeDataToSRAM_mem[0]                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|writeDataToSRAM[10]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeDataToSRAM_mem[10]                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|writeDataToSRAM[11]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeDataToSRAM_mem[11]                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|writeDataToSRAM[12]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeDataToSRAM_mem[12]                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|writeDataToSRAM[13]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeDataToSRAM_mem[13]                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|writeDataToSRAM[14]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeDataToSRAM_mem[14]                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|writeDataToSRAM[15]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeDataToSRAM_mem[15]                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|writeDataToSRAM[16]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeDataToSRAM_mem[16]                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|writeDataToSRAM[17]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeDataToSRAM_mem[17]                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|writeDataToSRAM[18]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeDataToSRAM_mem[18]                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|writeDataToSRAM[19]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeDataToSRAM_mem[19]                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|writeDataToSRAM[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeDataToSRAM_mem[1]                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|writeDataToSRAM[20]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeDataToSRAM_mem[20]                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|writeDataToSRAM[21]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeDataToSRAM_mem[21]                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|writeDataToSRAM[22]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeDataToSRAM_mem[22]                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|writeDataToSRAM[23]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeDataToSRAM_mem[23]                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|writeDataToSRAM[24]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeDataToSRAM_mem[24]                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|writeDataToSRAM[25]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeDataToSRAM_mem[25]                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|writeDataToSRAM[26]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeDataToSRAM_mem[26]                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|writeDataToSRAM[27]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeDataToSRAM_mem[27]                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|writeDataToSRAM[28]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeDataToSRAM_mem[28]                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|writeDataToSRAM[29]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeDataToSRAM_mem[29]                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|writeDataToSRAM[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeDataToSRAM_mem[2]                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|writeDataToSRAM[30]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeDataToSRAM_mem[30]                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|writeDataToSRAM[31]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeDataToSRAM_mem[31]                                                   ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|writeDataToSRAM[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeDataToSRAM_mem[3]                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|writeDataToSRAM[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeDataToSRAM_mem[4]                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|writeDataToSRAM[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeDataToSRAM_mem[5]                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|writeDataToSRAM[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeDataToSRAM_mem[6]                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|writeDataToSRAM[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeDataToSRAM_mem[7]                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|writeDataToSRAM[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeDataToSRAM_mem[8]                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM:memory_access|writeDataToSRAM[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|writeDataToSRAM_mem[9]                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[0]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[10]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[10]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[11]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[11]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[12]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[12]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[13]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[13]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[14]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[14]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[15]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[15]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[16]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[16]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[17]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[17]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[18]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[18]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[19]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[19]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[0]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[20]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[20]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[21]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[21]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[22]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[22]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[23]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[23]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[24]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[24]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[25]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[25]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[26]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[26]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[27]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[27]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[28]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[28]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[29]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[29]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[2]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[30]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[30]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[31]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[31]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[3]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[4]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[5]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[6]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[7]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[8]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[8]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[9]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|branchTrue_wb[9]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_mem[0]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[0]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_mem[10]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[10]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_mem[11]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[11]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_mem[12]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[12]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_mem[13]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[13]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_mem[14]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[14]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_mem[15]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[15]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_mem[16]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[16]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_mem[17]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[17]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_mem[18]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[18]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_mem[19]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[19]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_mem[1]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|branchTrue_mem[0]                                                         ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_mem[20]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[20]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_mem[21]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[21]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_mem[22]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[22]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_mem[23]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[23]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_mem[24]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[24]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_mem[25]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[25]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_mem[26]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[26]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_mem[27]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[27]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_mem[28]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[28]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_mem[29]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[29]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_mem[2]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[2]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_mem[30]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[30]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_mem[31]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[31]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_mem[3]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[3]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_mem[4]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[4]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_mem[5]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[5]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_mem[6]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[6]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_mem[7]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[7]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_mem[8]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[8]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_mem[9]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[9]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[0]                                                              ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[10]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[10]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[11]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[11]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[12]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[12]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[13]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[13]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[14]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[14]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[15]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[15]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[16]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[16]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[17]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[17]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[18]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[18]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[19]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[19]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[1]                                                              ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[20]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[20]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[21]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[21]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[22]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[22]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[23]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[23]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[24]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[24]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[25]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[25]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[26]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[26]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[27]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[27]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[28]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[28]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[29]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[29]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[2]                                                              ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[30]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[30]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[31]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[31]                                                             ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[3]                                                              ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[4]                                                              ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[5]                                                              ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[6]                                                              ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[7]                                                              ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[8]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[8]                                                              ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[9]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|icm_pc_wb[9]                                                              ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_mem[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_mem[10]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[10]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_mem[11]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[11]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_mem[12]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[10]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_mem[13]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[13]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_mem[14]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[14]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_mem[15]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[15]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_mem[16]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[16]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_mem[17]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[17]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_mem[18]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[18]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_mem[19]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[19]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_mem[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_mem[20]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[20]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_mem[21]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[21]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_mem[22]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[22]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_mem[23]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[23]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_mem[24]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[24]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_mem[25]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[25]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_mem[26]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[26]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_mem[27]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[27]                                                          ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_mem[28]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[28]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_mem[29]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[29]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_mem[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[2]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_mem[30]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[30]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_mem[31]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|icm_pc_mem[31]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_mem[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[3]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_mem[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[4]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_mem[5]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[5]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_mem[6]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[6]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_mem[7]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[7]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_mem[8]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[8]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_mem[9]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM:ex_mem|jumpAddr_mem[9]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[10]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[10]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[11]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[11]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[12]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[10]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[13]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[13]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[14]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[14]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[15]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[15]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[16]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[16]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[17]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[17]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[18]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[18]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[19]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[19]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[20]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[20]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[21]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[21]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[22]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[22]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[23]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[23]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[24]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[24]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[25]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[25]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[26]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[26]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[27]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[27]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[28]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[28]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[29]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[29]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[2]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[30]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[30]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[31]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[31]                                                           ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[3]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[4]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[5]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[6]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[7]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[8]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|jumpAddr_wb[9]                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB_CtPath:mem_wb_ctpath|Jump_mem                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM_CtPath:ex_mem_ctpath|Jump_mem                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB_CtPath:mem_wb_ctpath|RegWrite_mem                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|EX_MEM_CtPath:ex_mem_ctpath|RegWrite_mem                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB_CtPath:mem_wb_ctpath|RegWrite_wb                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB_CtPath:mem_wb_ctpath|RegWrite_wb                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB_CtPath:mem_wb_ctpath|branchSel_mem                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM:memory_access|branchCtrl                                                            ; N/A                                                                                                                                                            ;
; cpuCore:cpu|MEM_WB_CtPath:mem_wb_ctpath|branchSel_wb                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB_CtPath:mem_wb_ctpath|branchSel_wb                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|MemtoReg                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB_CtPath:mem_wb_ctpath|MemtoReg_wb                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|readDataRegFile[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|readDataRegFile_wb[0]                                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|readDataRegFile[10]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|readDataRegFile_wb[10]                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|readDataRegFile[11]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|readDataRegFile_wb[11]                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|readDataRegFile[12]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|readDataRegFile_wb[12]                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|readDataRegFile[13]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|readDataRegFile_wb[13]                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|readDataRegFile[14]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|readDataRegFile_wb[14]                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|readDataRegFile[15]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|readDataRegFile_wb[15]                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|readDataRegFile[16]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|readDataRegFile_wb[16]                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|readDataRegFile[17]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|readDataRegFile_wb[17]                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|readDataRegFile[18]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|readDataRegFile_wb[18]                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|readDataRegFile[19]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|readDataRegFile_wb[19]                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|readDataRegFile[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|readDataRegFile_wb[1]                                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|readDataRegFile[20]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|readDataRegFile_wb[20]                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|readDataRegFile[21]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|readDataRegFile_wb[21]                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|readDataRegFile[22]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|readDataRegFile_wb[22]                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|readDataRegFile[23]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|readDataRegFile_wb[23]                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|readDataRegFile[24]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|readDataRegFile_wb[24]                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|readDataRegFile[25]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|readDataRegFile_wb[25]                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|readDataRegFile[26]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|readDataRegFile_wb[26]                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|readDataRegFile[27]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|readDataRegFile_wb[27]                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|readDataRegFile[28]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|readDataRegFile_wb[28]                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|readDataRegFile[29]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|readDataRegFile_wb[29]                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|readDataRegFile[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|readDataRegFile_wb[2]                                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|readDataRegFile[30]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|readDataRegFile_wb[30]                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|readDataRegFile[31]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|readDataRegFile_wb[31]                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|readDataRegFile[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|readDataRegFile_wb[3]                                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|readDataRegFile[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|readDataRegFile_wb[4]                                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|readDataRegFile[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|readDataRegFile_wb[5]                                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|readDataRegFile[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|readDataRegFile_wb[6]                                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|readDataRegFile[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|readDataRegFile_wb[7]                                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|readDataRegFile[8]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|readDataRegFile_wb[8]                                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|readDataRegFile[9]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|MEM_WB:mem_wb|readDataRegFile_wb[9]                                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|writeDataToReg[0]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[0].out~0                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|writeDataToReg[10]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[10].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|writeDataToReg[11]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[11].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|writeDataToReg[12]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[12].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|writeDataToReg[13]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[13].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|writeDataToReg[14]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[14].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|writeDataToReg[15]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[15].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|writeDataToReg[16]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[16].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|writeDataToReg[17]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[17].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|writeDataToReg[18]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[18].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|writeDataToReg[19]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[19].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|writeDataToReg[1]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[1].out~0                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|writeDataToReg[20]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[20].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|writeDataToReg[21]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[21].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|writeDataToReg[22]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[22].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|writeDataToReg[23]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[23].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|writeDataToReg[24]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[24].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|writeDataToReg[25]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[25].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|writeDataToReg[26]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[26].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|writeDataToReg[27]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[27].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|writeDataToReg[28]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[28].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|writeDataToReg[29]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[29].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|writeDataToReg[2]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[2].out~0                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|writeDataToReg[30]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[30].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|writeDataToReg[31]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[31].out~0                                     ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|writeDataToReg[3]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[3].out~0                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|writeDataToReg[4]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[4].out~0                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|writeDataToReg[5]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[5].out~0                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|writeDataToReg[6]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[6].out~0                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|writeDataToReg[7]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[7].out~0                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|writeDataToReg[8]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[8].out~0                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|WB:write_back|writeDataToReg[9]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux|mux21[9].out~0                                      ; N/A                                                                                                                                                            ;
; cpuCore:cpu|control:ctrl|ALUSrc                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|control:ctrl|WideOr2                                                                    ; N/A                                                                                                                                                            ;
; cpuCore:cpu|control:ctrl|IF_Flush                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|control:ctrl|Selector2~2                                                                ; N/A                                                                                                                                                            ;
; cpuCore:cpu|control:ctrl|MemRead                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|control:ctrl|Decoder0~1                                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|control:ctrl|MemWrite                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|control:ctrl|Decoder0~2                                                                 ; N/A                                                                                                                                                            ;
; cpuCore:cpu|control:ctrl|RegWrite                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|control:ctrl|WideOr5~0                                                                  ; N/A                                                                                                                                                            ;
; cpuCore:cpu|divided_clocks[2]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|divided_clocks[2]                                                                       ; N/A                                                                                                                                                            ;
; cpuCore:cpu|divided_clocks[3]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpuCore:cpu|divided_clocks[3]                                                                       ; N/A                                                                                                                                                            ;
; cpuCore:cpu|reset                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]                                                                                              ; N/A                                                                                                                                                            ;
; cpuCore:cpu|reset                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]                                                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A                                                                                                                                                            ;
+------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Sun Jun 05 16:38:40 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file xoroperation.sv
    Info (12023): Found entity 1: xorOperation File: C:/Users/yw28/Desktop/Lab5/Lab5/xorOperation.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file slt.sv
    Info (12023): Found entity 1: SLT File: C:/Users/yw28/Desktop/Lab5/Lab5/SLT.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sll.sv
    Info (12023): Found entity 1: SLL File: C:/Users/yw28/Desktop/Lab5/Lab5/SLL.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singleregistermod.v
    Info (12023): Found entity 1: singleRegisterMod File: C:/Users/yw28/Desktop/Lab5/Lab5/singleRegisterMod.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file signextended.sv
    Info (12023): Found entity 1: signExtended File: C:/Users/yw28/Desktop/Lab5/Lab5/signExtended.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rwdemux.sv
    Info (12023): Found entity 1: rwDemux File: C:/Users/yw28/Desktop/Lab5/Lab5/rwDemux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registerrow.sv
    Info (12023): Found entity 1: registerRow File: C:/Users/yw28/Desktop/Lab5/Lab5/registerRow.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.sv
    Info (12023): Found entity 1: registerFile File: C:/Users/yw28/Desktop/Lab5/Lab5/registerFile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registerblock.sv
    Info (12023): Found entity 1: registerBlock File: C:/Users/yw28/Desktop/Lab5/Lab5/registerBlock.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfilememory.sv
    Info (12023): Found entity 1: regFileMemory File: C:/Users/yw28/Desktop/Lab5/Lab5/regFileMemory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regdisplay.sv
    Info (12023): Found entity 1: regDisplay File: C:/Users/yw28/Desktop/Lab5/Lab5/regDisplay.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.sv
    Info (12023): Found entity 1: pc File: C:/Users/yw28/Desktop/Lab5/Lab5/pc.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file partialfulladder.sv
    Info (12023): Found entity 1: partialFullAdder File: C:/Users/yw28/Desktop/Lab5/Lab5/partialFullAdder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file oroperation.sv
    Info (12023): Found entity 1: orOperation File: C:/Users/yw28/Desktop/Lab5/Lab5/orOperation.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux32_5.sv
    Info (12023): Found entity 1: mux32_5 File: C:/Users/yw28/Desktop/Lab5/Lab5/mux32_5.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2_1_5bit.sv
    Info (12023): Found entity 1: mux2_1_5bit File: C:/Users/yw28/Desktop/Lab5/Lab5/mux2_1_5bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2_1.sv
    Info (12023): Found entity 1: mux2_1 File: C:/Users/yw28/Desktop/Lab5/Lab5/mux2_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memorydatareg.v
    Info (12023): Found entity 1: memoryDataReg File: C:/Users/yw28/Desktop/Lab5/Lab5/memoryDataReg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memoryaddrreg.v
    Info (12023): Found entity 1: memoryAddrReg File: C:/Users/yw28/Desktop/Lab5/Lab5/memoryAddrReg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instruction_mem.sv
    Info (12023): Found entity 1: instruction_mem File: C:/Users/yw28/Desktop/Lab5/Lab5/instruction_mem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hexdisplay.v
    Info (12023): Found entity 1: hexDisplay File: C:/Users/yw28/Desktop/Lab5/Lab5/hexDisplay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fulladder.v
    Info (12023): Found entity 1: fullAdder File: C:/Users/yw28/Desktop/Lab5/Lab5/fullAdder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dflipflop.v
    Info (12023): Found entity 1: Dflipflop File: C:/Users/yw28/Desktop/Lab5/Lab5/Dflipflop.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file demux1_32_1bit.sv
    Info (12023): Found entity 1: demux1_32_1bit File: C:/Users/yw28/Desktop/Lab5/Lab5/demux1_32_1bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file demux1_32.sv
    Info (12023): Found entity 1: demux1_32 File: C:/Users/yw28/Desktop/Lab5/Lab5/demux1_32.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file demux1_2_1bit.sv
    Info (12023): Found entity 1: demux1_2_1bit File: C:/Users/yw28/Desktop/Lab5/Lab5/demux1_2_1bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file demux1_2.sv
    Info (12023): Found entity 1: demux1_2 File: C:/Users/yw28/Desktop/Lab5/Lab5/demux1_2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc.v
    Info (12023): Found entity 1: DE1_SoC File: C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.sv
    Info (12023): Found entity 1: dataMemory File: C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpucore.sv
    Info (12023): Found entity 1: cpuCore File: C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: control File: C:/Users/yw28/Desktop/Lab5/Lab5/Control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file comparator.sv
    Info (12023): Found entity 1: comparator File: C:/Users/yw28/Desktop/Lab5/Lab5/comparator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file arithmatic.sv
    Info (12023): Found entity 1: arithmatic File: C:/Users/yw28/Desktop/Lab5/Lab5/arithmatic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file andoperation.sv
    Info (12023): Found entity 1: andOperation File: C:/Users/yw28/Desktop/Lab5/Lab5/andOperation.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_control.sv
    Info (12023): Found entity 1: ALU_Control File: C:/Users/yw28/Desktop/Lab5/Lab5/ALU_Control.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/yw28/Desktop/Lab5/Lab5/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file if.sv
    Info (12023): Found entity 1: IF File: C:/Users/yw28/Desktop/Lab5/Lab5/IF.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file id.sv
    Info (12023): Found entity 1: ID File: C:/Users/yw28/Desktop/Lab5/Lab5/ID.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ex.sv
    Info (12023): Found entity 1: EX File: C:/Users/yw28/Desktop/Lab5/Lab5/EX.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem.sv
    Info (12023): Found entity 1: MEM File: C:/Users/yw28/Desktop/Lab5/Lab5/MEM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file wb.sv
    Info (12023): Found entity 1: WB File: C:/Users/yw28/Desktop/Lab5/Lab5/WB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file if_id.sv
    Info (12023): Found entity 1: IF_ID File: C:/Users/yw28/Desktop/Lab5/Lab5/IF_ID.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file id_ex.sv
    Info (12023): Found entity 1: ID_EX File: C:/Users/yw28/Desktop/Lab5/Lab5/ID_EX.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ex_mem.sv
    Info (12023): Found entity 1: EX_MEM File: C:/Users/yw28/Desktop/Lab5/Lab5/EX_MEM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_wb.sv
    Info (12023): Found entity 1: MEM_WB File: C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file id_ex_ctpath.sv
    Info (12023): Found entity 1: ID_EX_CtPath File: C:/Users/yw28/Desktop/Lab5/Lab5/ID_EX_CtPath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ex_mem_ctpath.sv
    Info (12023): Found entity 1: EX_MEM_CtPath File: C:/Users/yw28/Desktop/Lab5/Lab5/EX_MEM_CtPath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_wb_ctpath.sv
    Info (12023): Found entity 1: MEM_WB_CtPath File: C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB_CtPath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file forwardingunit.sv
    Info (12023): Found entity 1: ForwardingUnit File: C:/Users/yw28/Desktop/Lab5/Lab5/ForwardingUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hazard_detection_unit.sv
    Info (12023): Found entity 1: Hazard_Detection_Unit File: C:/Users/yw28/Desktop/Lab5/Lab5/Hazard_Detection_Unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sram.sv
    Info (12023): Found entity 1: SRAM File: C:/Users/yw28/Desktop/Lab5/Lab5/SRAM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flushforwardingunit.sv
    Info (12023): Found entity 1: FlushForwardingUnit File: C:/Users/yw28/Desktop/Lab5/Lab5/FlushForwardingUnit.sv Line: 1
Info (12127): Elaborating entity "DE1_SoC" for the top level hierarchy
Info (12128): Elaborating entity "cpuCore" for hierarchy "cpuCore:cpu" File: C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v Line: 11
Info (12128): Elaborating entity "IF" for hierarchy "cpuCore:cpu|IF:instruction_fetch" File: C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv Line: 53
Info (12128): Elaborating entity "pc" for hierarchy "cpuCore:cpu|IF:instruction_fetch|pc:program_counter" File: C:/Users/yw28/Desktop/Lab5/Lab5/IF.sv Line: 33
Info (12128): Elaborating entity "mux2_1" for hierarchy "cpuCore:cpu|IF:instruction_fetch|mux2_1:branch_mux" File: C:/Users/yw28/Desktop/Lab5/Lab5/IF.sv Line: 40
Info (12128): Elaborating entity "instruction_mem" for hierarchy "cpuCore:cpu|IF:instruction_fetch|instruction_mem:im" File: C:/Users/yw28/Desktop/Lab5/Lab5/IF.sv Line: 55
Info (12128): Elaborating entity "IF_ID" for hierarchy "cpuCore:cpu|IF_ID:if_id" File: C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv Line: 67
Info (12128): Elaborating entity "control" for hierarchy "cpuCore:cpu|control:ctrl" File: C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv Line: 93
Info (12128): Elaborating entity "ID" for hierarchy "cpuCore:cpu|ID:instruction_decoder" File: C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv Line: 121
Info (12128): Elaborating entity "registerFile" for hierarchy "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile" File: C:/Users/yw28/Desktop/Lab5/Lab5/ID.sv Line: 74
Info (12128): Elaborating entity "demux1_32" for hierarchy "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm" File: C:/Users/yw28/Desktop/Lab5/Lab5/registerFile.sv Line: 19
Info (12128): Elaborating entity "demux1_2" for hierarchy "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:d0_0" File: C:/Users/yw28/Desktop/Lab5/Lab5/demux1_32.sv Line: 12
Info (12128): Elaborating entity "rwDemux" for hierarchy "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm" File: C:/Users/yw28/Desktop/Lab5/Lab5/registerFile.sv Line: 20
Info (12128): Elaborating entity "demux1_32_1bit" for hierarchy "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d" File: C:/Users/yw28/Desktop/Lab5/Lab5/rwDemux.sv Line: 11
Info (12128): Elaborating entity "registerBlock" for hierarchy "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block" File: C:/Users/yw28/Desktop/Lab5/Lab5/registerFile.sv Line: 21
Info (12128): Elaborating entity "singleRegisterMod" for hierarchy "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0" File: C:/Users/yw28/Desktop/Lab5/Lab5/registerBlock.sv Line: 7
Info (12128): Elaborating entity "registerRow" for hierarchy "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr" File: C:/Users/yw28/Desktop/Lab5/Lab5/singleRegisterMod.v Line: 8
Info (12128): Elaborating entity "Dflipflop" for hierarchy "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[0].d" File: C:/Users/yw28/Desktop/Lab5/Lab5/registerRow.sv Line: 9
Info (12128): Elaborating entity "mux32_5" for hierarchy "cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0" File: C:/Users/yw28/Desktop/Lab5/Lab5/registerFile.sv Line: 22
Info (12128): Elaborating entity "signExtended" for hierarchy "cpuCore:cpu|ID:instruction_decoder|signExtended:se" File: C:/Users/yw28/Desktop/Lab5/Lab5/ID.sv Line: 86
Info (12128): Elaborating entity "ID_EX" for hierarchy "cpuCore:cpu|ID_EX:id_ex" File: C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv Line: 151
Info (12128): Elaborating entity "ID_EX_CtPath" for hierarchy "cpuCore:cpu|ID_EX_CtPath:id_ex_ctpath" File: C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv Line: 184
Info (12128): Elaborating entity "EX" for hierarchy "cpuCore:cpu|EX:execute_addrCal" File: C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv Line: 218
Info (12128): Elaborating entity "ALU" for hierarchy "cpuCore:cpu|EX:execute_addrCal|ALU:alu" File: C:/Users/yw28/Desktop/Lab5/Lab5/EX.sv Line: 82
Info (12128): Elaborating entity "arithmatic" for hierarchy "cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm" File: C:/Users/yw28/Desktop/Lab5/Lab5/ALU.sv Line: 33
Info (12128): Elaborating entity "partialFullAdder" for hierarchy "cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[0].add0" File: C:/Users/yw28/Desktop/Lab5/Lab5/arithmatic.sv Line: 19
Info (12128): Elaborating entity "andOperation" for hierarchy "cpuCore:cpu|EX:execute_addrCal|ALU:alu|andOperation:andO" File: C:/Users/yw28/Desktop/Lab5/Lab5/ALU.sv Line: 35
Info (12128): Elaborating entity "orOperation" for hierarchy "cpuCore:cpu|EX:execute_addrCal|ALU:alu|orOperation:orO" File: C:/Users/yw28/Desktop/Lab5/Lab5/ALU.sv Line: 37
Info (12128): Elaborating entity "xorOperation" for hierarchy "cpuCore:cpu|EX:execute_addrCal|ALU:alu|xorOperation:xorO" File: C:/Users/yw28/Desktop/Lab5/Lab5/ALU.sv Line: 39
Info (12128): Elaborating entity "SLT" for hierarchy "cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt" File: C:/Users/yw28/Desktop/Lab5/Lab5/ALU.sv Line: 41
Info (12128): Elaborating entity "comparator" for hierarchy "cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[31].cpt" File: C:/Users/yw28/Desktop/Lab5/Lab5/SLT.sv Line: 14
Info (12128): Elaborating entity "SLL" for hierarchy "cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLL:sll" File: C:/Users/yw28/Desktop/Lab5/Lab5/ALU.sv Line: 43
Info (12128): Elaborating entity "ALU_Control" for hierarchy "cpuCore:cpu|ALU_Control:aluctrl" File: C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv Line: 226
Info (12128): Elaborating entity "EX_MEM" for hierarchy "cpuCore:cpu|EX_MEM:ex_mem" File: C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv Line: 258
Info (12128): Elaborating entity "EX_MEM_CtPath" for hierarchy "cpuCore:cpu|EX_MEM_CtPath:ex_mem_ctpath" File: C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv Line: 296
Info (12128): Elaborating entity "MEM" for hierarchy "cpuCore:cpu|MEM:memory_access" File: C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv Line: 320
Info (12128): Elaborating entity "dataMemory" for hierarchy "cpuCore:cpu|MEM:memory_access|dataMemory:dm" File: C:/Users/yw28/Desktop/Lab5/Lab5/MEM.sv Line: 45
Info (12128): Elaborating entity "SRAM" for hierarchy "cpuCore:cpu|MEM:memory_access|dataMemory:dm|SRAM:sram" File: C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv Line: 28
Warning (10027): Verilog HDL or VHDL warning at the SRAM.sv(14): index expression is not wide enough to address all of the elements in the array File: C:/Users/yw28/Desktop/Lab5/Lab5/SRAM.sv Line: 14
Info (12128): Elaborating entity "MEM_WB" for hierarchy "cpuCore:cpu|MEM_WB:mem_wb" File: C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv Line: 342
Info (12128): Elaborating entity "MEM_WB_CtPath" for hierarchy "cpuCore:cpu|MEM_WB_CtPath:mem_wb_ctpath" File: C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv Line: 362
Info (12128): Elaborating entity "WB" for hierarchy "cpuCore:cpu|WB:write_back" File: C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv Line: 372
Info (12128): Elaborating entity "ForwardingUnit" for hierarchy "cpuCore:cpu|ForwardingUnit:forward_unit" File: C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv Line: 383
Info (12128): Elaborating entity "FlushForwardingUnit" for hierarchy "cpuCore:cpu|FlushForwardingUnit:ffu" File: C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv Line: 392
Info (12128): Elaborating entity "Hazard_Detection_Unit" for hierarchy "cpuCore:cpu|Hazard_Detection_Unit:hazard_detection_unit" File: C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv Line: 406
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_md84.tdf
    Info (12023): Found entity 1: altsyncram_md84 File: C:/Users/yw28/Desktop/Lab5/Lab5/db/altsyncram_md84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf
    Info (12023): Found entity 1: mux_dlc File: C:/Users/yw28/Desktop/Lab5/Lab5/db/mux_dlc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/yw28/Desktop/Lab5/Lab5/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gdi.tdf
    Info (12023): Found entity 1: cntr_gdi File: C:/Users/yw28/Desktop/Lab5/Lab5/db/cntr_gdi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qac.tdf
    Info (12023): Found entity 1: cmpr_qac File: C:/Users/yw28/Desktop/Lab5/Lab5/db/cmpr_qac.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf
    Info (12023): Found entity 1: cntr_22j File: C:/Users/yw28/Desktop/Lab5/Lab5/db/cntr_22j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/yw28/Desktop/Lab5/Lab5/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/yw28/Desktop/Lab5/Lab5/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/yw28/Desktop/Lab5/Lab5/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/yw28/Desktop/Lab5/Lab5/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.06.05.16:39:05 Progress: Loading sld5d2bcf66/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/yw28/Desktop/Lab5/Lab5/db/ip/sld5d2bcf66/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/yw28/Desktop/Lab5/Lab5/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/yw28/Desktop/Lab5/Lab5/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/yw28/Desktop/Lab5/Lab5/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/yw28/Desktop/Lab5/Lab5/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 93
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/yw28/Desktop/Lab5/Lab5/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/yw28/Desktop/Lab5/Lab5/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (13014): Ignored 159 buffer(s)
    Info (13019): Ignored 159 SOFT buffer(s)
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "cpuCore:cpu|MEM:memory_access|dataMemory:dm|readData[16]" feeding internal logic into a wire File: C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv Line: 10
    Warning (13049): Converted tri-state buffer "cpuCore:cpu|MEM:memory_access|dataMemory:dm|readData[17]" feeding internal logic into a wire File: C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv Line: 10
    Warning (13049): Converted tri-state buffer "cpuCore:cpu|MEM:memory_access|dataMemory:dm|readData[18]" feeding internal logic into a wire File: C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv Line: 10
    Warning (13049): Converted tri-state buffer "cpuCore:cpu|MEM:memory_access|dataMemory:dm|readData[19]" feeding internal logic into a wire File: C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv Line: 10
    Warning (13049): Converted tri-state buffer "cpuCore:cpu|MEM:memory_access|dataMemory:dm|readData[20]" feeding internal logic into a wire File: C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv Line: 10
    Warning (13049): Converted tri-state buffer "cpuCore:cpu|MEM:memory_access|dataMemory:dm|readData[21]" feeding internal logic into a wire File: C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv Line: 10
    Warning (13049): Converted tri-state buffer "cpuCore:cpu|MEM:memory_access|dataMemory:dm|readData[22]" feeding internal logic into a wire File: C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv Line: 10
    Warning (13049): Converted tri-state buffer "cpuCore:cpu|MEM:memory_access|dataMemory:dm|readData[23]" feeding internal logic into a wire File: C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv Line: 10
    Warning (13049): Converted tri-state buffer "cpuCore:cpu|MEM:memory_access|dataMemory:dm|readData[24]" feeding internal logic into a wire File: C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv Line: 10
    Warning (13049): Converted tri-state buffer "cpuCore:cpu|MEM:memory_access|dataMemory:dm|readData[25]" feeding internal logic into a wire File: C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv Line: 10
    Warning (13049): Converted tri-state buffer "cpuCore:cpu|MEM:memory_access|dataMemory:dm|readData[26]" feeding internal logic into a wire File: C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv Line: 10
    Warning (13049): Converted tri-state buffer "cpuCore:cpu|MEM:memory_access|dataMemory:dm|readData[27]" feeding internal logic into a wire File: C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv Line: 10
    Warning (13049): Converted tri-state buffer "cpuCore:cpu|MEM:memory_access|dataMemory:dm|readData[28]" feeding internal logic into a wire File: C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv Line: 10
    Warning (13049): Converted tri-state buffer "cpuCore:cpu|MEM:memory_access|dataMemory:dm|readData[29]" feeding internal logic into a wire File: C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv Line: 10
    Warning (13049): Converted tri-state buffer "cpuCore:cpu|MEM:memory_access|dataMemory:dm|readData[30]" feeding internal logic into a wire File: C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv Line: 10
    Warning (13049): Converted tri-state buffer "cpuCore:cpu|MEM:memory_access|dataMemory:dm|readData[31]" feeding internal logic into a wire File: C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv Line: 10
    Warning (13048): Converted tri-state node "cpuCore:cpu|MEM:memory_access|dataMemory:dm|readData[15]" into a selector File: C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv Line: 18
    Warning (13048): Converted tri-state node "cpuCore:cpu|MEM:memory_access|dataMemory:dm|readData[14]" into a selector File: C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv Line: 18
    Warning (13048): Converted tri-state node "cpuCore:cpu|MEM:memory_access|dataMemory:dm|readData[13]" into a selector File: C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv Line: 18
    Warning (13048): Converted tri-state node "cpuCore:cpu|MEM:memory_access|dataMemory:dm|readData[12]" into a selector File: C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv Line: 18
    Warning (13048): Converted tri-state node "cpuCore:cpu|MEM:memory_access|dataMemory:dm|readData[11]" into a selector File: C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv Line: 18
    Warning (13048): Converted tri-state node "cpuCore:cpu|MEM:memory_access|dataMemory:dm|readData[10]" into a selector File: C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv Line: 18
    Warning (13048): Converted tri-state node "cpuCore:cpu|MEM:memory_access|dataMemory:dm|readData[9]" into a selector File: C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv Line: 18
    Warning (13048): Converted tri-state node "cpuCore:cpu|MEM:memory_access|dataMemory:dm|readData[8]" into a selector File: C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv Line: 18
    Warning (13048): Converted tri-state node "cpuCore:cpu|MEM:memory_access|dataMemory:dm|readData[7]" into a selector File: C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv Line: 18
    Warning (13048): Converted tri-state node "cpuCore:cpu|MEM:memory_access|dataMemory:dm|readData[6]" into a selector File: C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv Line: 18
    Warning (13048): Converted tri-state node "cpuCore:cpu|MEM:memory_access|dataMemory:dm|readData[5]" into a selector File: C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv Line: 18
    Warning (13048): Converted tri-state node "cpuCore:cpu|MEM:memory_access|dataMemory:dm|readData[4]" into a selector File: C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv Line: 18
    Warning (13048): Converted tri-state node "cpuCore:cpu|MEM:memory_access|dataMemory:dm|readData[3]" into a selector File: C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv Line: 18
    Warning (13048): Converted tri-state node "cpuCore:cpu|MEM:memory_access|dataMemory:dm|readData[2]" into a selector File: C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv Line: 18
    Warning (13048): Converted tri-state node "cpuCore:cpu|MEM:memory_access|dataMemory:dm|readData[1]" into a selector File: C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv Line: 18
    Warning (13048): Converted tri-state node "cpuCore:cpu|MEM:memory_access|dataMemory:dm|readData[0]" into a selector File: C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv Line: 18
Warning (12241): 33 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 28 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/yw28/Desktop/Lab5/Lab5/output_files/DE1_SoC.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 1148 of its 1149 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 1 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 15225 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 125 output pins
    Info (21061): Implemented 13966 logic cells
    Info (21064): Implemented 1115 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 1172 megabytes
    Info: Processing ended: Sun Jun 05 16:39:32 2016
    Info: Elapsed time: 00:00:52
    Info: Total CPU time (on all processors): 00:01:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/yw28/Desktop/Lab5/Lab5/output_files/DE1_SoC.map.smsg.


