# --------------------------------------------------------------------------------
# FAULTSIM (v0.1 alpha) - A Fast, Configurable Memory Resilience Simulator
# (c) 2013-2015 Advanced Micro Devices Inc.
# --------------------------------------------------------------------------------

The selected config file is: configs/DRAM_2D.ini
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM0)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM1)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM2)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM3)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM4)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM5)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM6)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM7)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM8)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM9)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM10)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM11)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM12)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM13)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM14)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM15)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM16)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM17)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM0)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM1)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM2)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM3)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM4)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM5)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM6)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM7)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM8)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM9)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM10)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM11)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM12)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM13)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM14)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM15)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM16)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# -------------------------------------------------------------------
# DRAMDomain(MODULE0.DRAM17)
# ranks 2
# banks 8
# rows 16384
# cols 2048
# bitwidth 4
# gbits 2.000
# -------------------------------------------------------------------
# ===================================================================
# SIMULATION STARTS
# ===================================================================

...................F...................FF.F.................FF.......F...F.F.......................F.F..F....................F.............F....................F................F.....F..F....F.F.................F......................................F........F...................F....F...........F.................F..............F......F...................F....F.F........F.....................................................................................................F..........F.......................F........................................F.......FF.........F....F......................F.....................................F.......F................F....F.......................F.FF.......F...F.......FF.................F......F...F...F.FF............................F.........F....F..F.......F.........................F...F.F...............F...........................F.............F..........F..............F.........................F.......F..F...............F................F.................................F................................................................................F..F.........F.....F....F....F......F.................FF.........FF.................................................F................FF.........................................F.............F..............F..................................F............F..F..................FF....................FF...........................F....................................................F..................................F.F.........FF....F.....F...F......F...............F....F....F.FF....F...............F.F....................................................F...F...........................................F...............F.......F.....F............................................F....F.F..FF.........................................F.................F.....F.........F.F.............F.............F....................F.................F.FF............F.F....F..................................F....................F...........................FF....F.........F...F.......................F..............F..........................F......................F......F...........F........F.........F....F.....F...F...................FF...F......................................F.......F..............F...............F........................F......F....F..F...F......F...F.....F.....F..........FF.F..............F.....................F.F.F...F..............FF..F...............F..................................F......................F.FF...............F.........F............F.........F.....F......F...........................F.......F..................................FF..............................F..F.......F.............F...F...................F...............F............F............................F...............................F...........F.F............................F........F..................................................F...F...........F...............F..F...........F............F..................................F..........F....F......F................F...F........F..F................F......................F..F....F......F.F........F........F.........F.....F.....F.F..............................FF..F.....F.....F...........F..................F.....F...F......FF........F.....F.......F............F..F.F...................F................F.....F..F..........................................FF........F..................F............F.....F..F.......F...F..............F........................................................F......F......................FF...............F..........F...............................F..........F..F...........................................FF..F.............F...F.F.F..............................FF.....F.......................F..................................F.F......F.........F......................................................F..............F.............F.........FFF.F.....F.....................F...........F...........F............F..................................F........F............................F..........F...F......F.F..F.................................F.............F.F.................................................F............................FF..............................F.F.F....F............F..........F............F....F...................F...............................................F..F........F.....F.........F.........F...F.F.....F..............FF................F............F...F................F............F............................................F............................F............................F.......................................F.......................................F............F................F.........................................F.............F..................F..............F......F....F.......F.........F.......FF......................F......F.................FF.........F....F.........F............F...........F.....FFF....F...................F......FF......F.F.......F..........................F.....................................F...F................................................F............F..............F............................F................F................................................F...F..F......................F...................F..................................F...........F.....FF.........................F...............................FF....F..F.F.....F..............................F..............F.F.....F......F.........F.F..F............F..............................F...................................................................F..FF.....F....F..................................................F...........F.F......F..F.................................F...FF.....F..........................F........................F....F................FF......................F................F.....F..................F.......F.........F.F..................F........F.......F.........F.....F...............F......F..................F...............................F.......F......F................................F..........F..........F....F.....................F..........F........F.......................F.......F....F...............................FF..........................F.F......F...................................................................................F....F...............F.............................................................F...........F........F....FFFF..............F.................F...........F...F.....F.FF..............F..............F.....................F...........................F.......................F..........F..................F...................F......F...............F.....................F..F.F...........FF......F.........F.........F.......F..F..............F..FF..............F.......F..........F.................F.............F........................F....F................F.........................F.......F......F.......F......................................F................F..........F...........................................F.........................FFF....................................F....................F.......F..........F...................................FF......................................F..........FF...................................................................................................FF..................................F.......................F.........F..........F.................................F...........F...................F..F.FF.............F......................F..F........................................F....F..................F.F.......F.........F..................F..................FF...................................F....F..........................................F.............F..........................F........F..............FF..F...................................F..............F...............F.....F..........F...............................................F.F............................F.....F.....F..F...........................F.......FF...................F...........F....F.....F....F...........F...............F...........F.......F......F..................F........................................FF.F..F...........F.................................................F.......F...............................F........F........F................................F............F...F.F.F............F..F...F.........F..F.......F.......................................F..........F............F........F.FF...........................F....................................F..........F...................F.F...................FF...F.............F..F.................F..................F..F..F......F.......F............FF............F...............................F.............................................................F..................FF......F.....F...........................................................F........................................F...........F........F..........F.......F.............F...........................F.......F.........................F...F......FF......F.................................F.........................F...............F............F.....F..........FF..F................F.F...............................F...................F.......................F..F......F..F......F.........................................F....F.................F.........F............................................F.F....F.................................F.F.....F...................F..................F............F.............F......F......................F.....F.......F.......F...........................................................F...........F......F...F............F.F........F.................F............F........F...........F....F.........FF.........F.F...F.F........................................................F.......F.........................................F....F.....................F.F.................................F...F................F....F.......

# ===================================================================
# SIMULATION ENDS
# ===================================================================

[MODULE0.DRAM0] sims 10000 failed_sims 44 rate_raw 0.0044 FIT_raw 71.7547 rate_uncorr 0.0044 FIT_uncorr 71.7547 rate_undet 0.0044 FIT_undet 71.7547
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0.DRAM1] sims 10000 failed_sims 37 rate_raw 0.0037 FIT_raw 60.3392 rate_uncorr 0.0037 FIT_uncorr 60.3392 rate_undet 0.0037 FIT_undet 60.3392
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0.DRAM2] sims 10000 failed_sims 33 rate_raw 0.0033 FIT_raw 53.816 rate_uncorr 0.0033 FIT_uncorr 53.816 rate_undet 0.0033 FIT_undet 53.816
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0.DRAM3] sims 10000 failed_sims 32 rate_raw 0.0032 FIT_raw 52.1853 rate_uncorr 0.0032 FIT_uncorr 52.1853 rate_undet 0.0032 FIT_undet 52.1853
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0.DRAM4] sims 10000 failed_sims 37 rate_raw 0.0037 FIT_raw 60.3392 rate_uncorr 0.0037 FIT_uncorr 60.3392 rate_undet 0.0037 FIT_undet 60.3392
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0.DRAM5] sims 10000 failed_sims 52 rate_raw 0.0052 FIT_raw 84.801 rate_uncorr 0.0052 FIT_uncorr 84.801 rate_undet 0.0052 FIT_undet 84.801
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0.DRAM6] sims 10000 failed_sims 43 rate_raw 0.0043 FIT_raw 70.1239 rate_uncorr 0.0043 FIT_uncorr 70.1239 rate_undet 0.0043 FIT_undet 70.1239
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0.DRAM7] sims 10000 failed_sims 46 rate_raw 0.0046 FIT_raw 75.0163 rate_uncorr 0.0046 FIT_uncorr 75.0163 rate_undet 0.0046 FIT_undet 75.0163
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0.DRAM8] sims 10000 failed_sims 52 rate_raw 0.0052 FIT_raw 84.801 rate_uncorr 0.0052 FIT_uncorr 84.801 rate_undet 0.0052 FIT_undet 84.801
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0.DRAM9] sims 10000 failed_sims 49 rate_raw 0.0049 FIT_raw 79.9087 rate_uncorr 0.0049 FIT_uncorr 79.9087 rate_undet 0.0049 FIT_undet 79.9087
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0.DRAM10] sims 10000 failed_sims 37 rate_raw 0.0037 FIT_raw 60.3392 rate_uncorr 0.0037 FIT_uncorr 60.3392 rate_undet 0.0037 FIT_undet 60.3392
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0.DRAM11] sims 10000 failed_sims 43 rate_raw 0.0043 FIT_raw 70.1239 rate_uncorr 0.0043 FIT_uncorr 70.1239 rate_undet 0.0043 FIT_undet 70.1239
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0.DRAM12] sims 10000 failed_sims 46 rate_raw 0.0046 FIT_raw 75.0163 rate_uncorr 0.0046 FIT_uncorr 75.0163 rate_undet 0.0046 FIT_undet 75.0163
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0.DRAM13] sims 10000 failed_sims 42 rate_raw 0.0042 FIT_raw 68.4932 rate_uncorr 0.0042 FIT_uncorr 68.4932 rate_undet 0.0042 FIT_undet 68.4932
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0.DRAM14] sims 10000 failed_sims 42 rate_raw 0.0042 FIT_raw 68.4932 rate_uncorr 0.0042 FIT_uncorr 68.4932 rate_undet 0.0042 FIT_undet 68.4932
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0.DRAM15] sims 10000 failed_sims 36 rate_raw 0.0036 FIT_raw 58.7084 rate_uncorr 0.0036 FIT_uncorr 58.7084 rate_undet 0.0036 FIT_undet 58.7084
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0.DRAM16] sims 10000 failed_sims 29 rate_raw 0.0029 FIT_raw 47.2929 rate_uncorr 0.0029 FIT_uncorr 47.2929 rate_undet 0.0029 FIT_undet 47.2929
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0.DRAM17] sims 10000 failed_sims 48 rate_raw 0.0048 FIT_raw 78.2779 rate_uncorr 0.0048 FIT_uncorr 78.2779 rate_undet 0.0048 FIT_undet 78.2779
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0] sims 10000 failed_sims 730 rate_raw 0.073 FIT_raw 1190.48 rate_uncorr 0.073 FIT_uncorr 1190.48 rate_undet 0.073 FIT_undet 1190.48
[MODULE0.DRAM0] sims 10000 failed_sims 0 rate_raw 0 FIT_raw 0 rate_uncorr 0 FIT_uncorr 0 rate_undet 0 FIT_undet 0
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0.DRAM1] sims 10000 failed_sims 0 rate_raw 0 FIT_raw 0 rate_uncorr 0 FIT_uncorr 0 rate_undet 0 FIT_undet 0
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0.DRAM2] sims 10000 failed_sims 0 rate_raw 0 FIT_raw 0 rate_uncorr 0 FIT_uncorr 0 rate_undet 0 FIT_undet 0
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0.DRAM3] sims 10000 failed_sims 0 rate_raw 0 FIT_raw 0 rate_uncorr 0 FIT_uncorr 0 rate_undet 0 FIT_undet 0
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0.DRAM4] sims 10000 failed_sims 0 rate_raw 0 FIT_raw 0 rate_uncorr 0 FIT_uncorr 0 rate_undet 0 FIT_undet 0
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0.DRAM5] sims 10000 failed_sims 0 rate_raw 0 FIT_raw 0 rate_uncorr 0 FIT_uncorr 0 rate_undet 0 FIT_undet 0
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0.DRAM6] sims 10000 failed_sims 0 rate_raw 0 FIT_raw 0 rate_uncorr 0 FIT_uncorr 0 rate_undet 0 FIT_undet 0
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0.DRAM7] sims 10000 failed_sims 0 rate_raw 0 FIT_raw 0 rate_uncorr 0 FIT_uncorr 0 rate_undet 0 FIT_undet 0
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0.DRAM8] sims 10000 failed_sims 0 rate_raw 0 FIT_raw 0 rate_uncorr 0 FIT_uncorr 0 rate_undet 0 FIT_undet 0
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0.DRAM9] sims 10000 failed_sims 0 rate_raw 0 FIT_raw 0 rate_uncorr 0 FIT_uncorr 0 rate_undet 0 FIT_undet 0
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0.DRAM10] sims 10000 failed_sims 0 rate_raw 0 FIT_raw 0 rate_uncorr 0 FIT_uncorr 0 rate_undet 0 FIT_undet 0
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0.DRAM11] sims 10000 failed_sims 0 rate_raw 0 FIT_raw 0 rate_uncorr 0 FIT_uncorr 0 rate_undet 0 FIT_undet 0
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0.DRAM12] sims 10000 failed_sims 0 rate_raw 0 FIT_raw 0 rate_uncorr 0 FIT_uncorr 0 rate_undet 0 FIT_undet 0
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0.DRAM13] sims 10000 failed_sims 0 rate_raw 0 FIT_raw 0 rate_uncorr 0 FIT_uncorr 0 rate_undet 0 FIT_undet 0
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0.DRAM14] sims 10000 failed_sims 0 rate_raw 0 FIT_raw 0 rate_uncorr 0 FIT_uncorr 0 rate_undet 0 FIT_undet 0
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0.DRAM15] sims 10000 failed_sims 0 rate_raw 0 FIT_raw 0 rate_uncorr 0 FIT_uncorr 0 rate_undet 0 FIT_undet 0
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0.DRAM16] sims 10000 failed_sims 0 rate_raw 0 FIT_raw 0 rate_uncorr 0 FIT_uncorr 0 rate_undet 0 FIT_undet 0
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0.DRAM17] sims 10000 failed_sims 0 rate_raw 0 FIT_raw 0 rate_uncorr 0 FIT_uncorr 0 rate_undet 0 FIT_undet 0
 Transient: 0 0 0 0 0 0 0 TSV 0 Permanent: 0 0 0 0 0 0 0 TSV 0
[MODULE0] sims 10000 failed_sims 0 rate_raw 0 FIT_raw 0 rate_uncorr 0 FIT_uncorr 0 rate_undet 0 FIT_undet 0

