	LVDS_echo_FPGA1_qsys u0 (
		.clk_clk                                                     (<connected-to-clk_clk>),                                                     //                                     clk.clk
		.lvds_echo_fpga1_component_0_conduit_end_rst_n_out           (<connected-to-lvds_echo_fpga1_component_0_conduit_end_rst_n_out>),           // lvds_echo_fpga1_component_0_conduit_end.rst_n_out
		.lvds_echo_fpga1_component_0_conduit_end_led                 (<connected-to-lvds_echo_fpga1_component_0_conduit_end_led>),                 //                                        .led
		.lvds_echo_fpga1_component_0_conduit_end_rx_align_done_fpga1 (<connected-to-lvds_echo_fpga1_component_0_conduit_end_rx_align_done_fpga1>), //                                        .rx_align_done_fpga1
		.lvds_echo_fpga1_component_0_conduit_end_rx_inclock_fpga1    (<connected-to-lvds_echo_fpga1_component_0_conduit_end_rx_inclock_fpga1>),    //                                        .rx_inclock_fpga1
		.lvds_echo_fpga1_component_0_conduit_end_tx_align_done_fpga1 (<connected-to-lvds_echo_fpga1_component_0_conduit_end_tx_align_done_fpga1>), //                                        .tx_align_done_fpga1
		.lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1        (<connected-to-lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1>),        //                                        .tx_out_fpga1
		.lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1         (<connected-to-lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1>),         //                                        .rx_in_fpga1
		.lvds_echo_fpga1_component_0_conduit_end_tx_outclock_fpga1   (<connected-to-lvds_echo_fpga1_component_0_conduit_end_tx_outclock_fpga1>),   //                                        .tx_outclock_fpga1
		.reset_reset_n                                               (<connected-to-reset_reset_n>)                                                //                                   reset.reset_n
	);

