=====
SETUP
7.525
33.585
41.111
clk_ibuf
0.000
4.230
CIR/data_10_s0
4.474
4.932
ALU/C_ALU_s3
6.879
7.978
CU/regA_in_Z_s4
9.267
10.299
CU/regA_in_Z_s3
10.305
11.337
CU/regA_in_Z_s0
12.961
13.993
RAM/BUS_7_s4
15.791
16.823
RAM/BUS_1_s3
19.592
20.691
RAM/BUS_1_s1
21.495
22.317
RAM/BUS_1_s
22.323
22.949
ALU/n33_s
25.571
26.529
ALU/n32_s
26.529
26.586
ALU/n31_s
26.586
26.643
ALU/n30_s
26.643
26.700
ALU/n29_s
26.700
26.757
ALU/n28_s
26.757
26.814
ALU/n71_s
26.814
27.377
regC/n5_s10
28.361
29.460
regC/n5_s7
29.466
30.492
regC/n5_s3
30.911
31.733
regC/n5_s0
32.553
33.585
regC/data_7_s0
33.585
=====
SETUP
7.600
33.510
41.111
clk_ibuf
0.000
4.230
CIR/data_10_s0
4.474
4.932
ALU/C_ALU_s3
6.879
7.978
CU/regA_in_Z_s4
9.267
10.299
CU/regA_in_Z_s3
10.305
11.337
CU/regA_in_Z_s0
12.961
13.993
RAM/BUS_7_s4
15.791
16.823
RAM/BUS_1_s3
19.592
20.691
RAM/BUS_1_s1
21.495
22.317
RAM/BUS_1_s
22.323
22.949
ALU/n33_s
25.571
26.529
ALU/n32_s
26.529
26.586
ALU/n31_s
26.586
26.643
ALU/n30_s
26.643
27.171
regC/n8_s10
27.590
28.412
regC/n8_s7
29.233
30.332
regC/n8_s3
31.307
32.406
regC/n8_s0
32.411
33.510
regC/data_4_s0
33.510
=====
SETUP
8.360
32.751
41.111
clk_ibuf
0.000
4.230
CIR/data_10_s0
4.474
4.932
ALU/C_ALU_s3
6.879
7.978
CU/regA_in_Z_s4
9.267
10.299
CU/regA_in_Z_s3
10.305
11.337
CU/regA_in_Z_s0
12.961
13.993
RAM/BUS_7_s4
15.791
16.823
RAM/BUS_1_s3
19.592
20.691
RAM/BUS_1_s1
21.495
22.317
RAM/BUS_1_s
22.323
22.949
ALU/n33_s
25.571
26.529
ALU/n32_s
26.529
26.586
ALU/n31_s
26.586
27.114
regC/n9_s9
27.533
28.565
regC/n9_s6
29.854
30.886
regC/n9_s3
30.892
31.714
regC/n9_s0
31.719
32.751
regC/data_3_s0
32.751
=====
SETUP
8.533
32.578
41.111
clk_ibuf
0.000
4.230
CIR/data_10_s0
4.474
4.932
ALU/C_ALU_s3
6.879
7.978
CU/regA_in_Z_s4
9.267
10.299
CU/regA_in_Z_s3
10.305
11.337
CU/regA_in_Z_s0
12.961
13.993
RAM/BUS_7_s4
15.791
16.823
RAM/BUS_1_s3
19.592
20.691
RAM/BUS_1_s1
21.495
22.317
RAM/BUS_1_s
22.323
22.949
ALU/n33_s
25.571
26.529
ALU/n32_s
26.529
26.586
ALU/n31_s
26.586
26.643
ALU/n30_s
26.643
26.700
ALU/n29_s
26.700
26.757
ALU/n28_s
26.757
26.814
ALU/n71_s
26.814
27.377
regC/n12_s10
28.850
29.672
regC/n12_s7
29.678
30.500
regC/n12_s3
31.321
31.947
regC/n12_s0
31.952
32.578
regC/data_0_s0
32.578
=====
SETUP
8.802
32.309
41.111
clk_ibuf
0.000
4.230
CIR/data_10_s0
4.474
4.932
ALU/C_ALU_s3
6.879
7.978
CU/regA_in_Z_s4
9.267
10.299
CU/regA_in_Z_s3
10.305
11.337
CU/regA_in_Z_s0
12.961
13.993
RAM/BUS_7_s4
15.791
16.823
RAM/BUS_1_s3
19.592
20.691
RAM/BUS_1_s1
21.495
22.317
RAM/BUS_1_s
22.323
22.949
ALU/n33_s
25.571
26.529
ALU/n32_s
26.529
26.586
ALU/n31_s
26.586
26.643
ALU/n30_s
26.643
26.700
ALU/n29_s
26.700
26.757
ALU/n28_s
26.757
27.320
regC/n6_s6
28.626
29.687
regC/n6_s2
30.106
31.205
regC/n6_s0
31.210
32.309
regC/data_6_s0
32.309
=====
SETUP
8.952
32.159
41.111
clk_ibuf
0.000
4.230
CIR/data_10_s0
4.474
4.932
ALU/C_ALU_s3
6.879
7.978
CU/regA_in_Z_s4
9.267
10.299
CU/regA_in_Z_s3
10.305
11.337
CU/regA_in_Z_s0
12.961
13.993
RAM/BUS_7_s4
15.791
16.823
RAM/BUS_1_s3
19.592
20.691
RAM/BUS_1_s1
21.495
22.317
RAM/BUS_1_s
22.323
22.949
ALU/n33_s
25.571
26.529
ALU/n32_s
26.529
27.092
regC/n10_s6
28.067
28.693
regC/n10_s4
29.183
30.005
regC/n10_s2
30.495
31.527
regC/n10_s0
31.533
32.159
regC/data_2_s0
32.159
=====
SETUP
9.058
32.052
41.111
clk_ibuf
0.000
4.230
CIR/data_10_s0
4.474
4.932
ALU/C_ALU_s3
6.879
7.978
CU/regA_in_Z_s4
9.267
10.299
CU/regA_in_Z_s3
10.305
11.337
CU/regA_in_Z_s0
12.961
13.993
RAM/BUS_7_s4
15.791
16.823
RAM/BUS_1_s3
19.592
20.691
RAM/BUS_1_s1
21.495
22.317
RAM/BUS_1_s
22.323
22.949
ALU/n33_s
25.571
26.554
regC/n11_s5
27.843
28.875
regC/n11_s3
28.881
29.703
regC/n11_s2
30.193
31.225
regC/n11_s0
31.230
32.052
regC/data_1_s0
32.052
=====
SETUP
9.092
32.018
41.111
clk_ibuf
0.000
4.230
CIR/data_10_s0
4.474
4.932
ALU/C_ALU_s3
6.879
7.978
CU/regA_in_Z_s4
9.267
10.299
CU/regA_in_Z_s3
10.305
11.337
CU/regA_in_Z_s0
12.961
13.993
RAM/BUS_7_s4
15.791
16.823
RAM/BUS_1_s3
19.592
20.691
RAM/BUS_1_s1
21.495
22.317
RAM/BUS_1_s
22.323
22.949
ALU/n33_s
25.571
26.529
ALU/n32_s
26.529
26.586
ALU/n31_s
26.586
26.643
ALU/n30_s
26.643
26.700
ALU/n29_s
26.700
26.757
ALU/n28_s
26.757
26.814
ALU/n71_s
26.814
27.377
ALU/V_ALU_s1
28.361
29.460
ALU/V_ALU_s
30.919
32.018
flag_check/V_s0
32.018
=====
SETUP
9.718
31.393
41.111
clk_ibuf
0.000
4.230
CIR/data_10_s0
4.474
4.932
ALU/C_ALU_s3
6.879
7.978
CU/regA_in_Z_s4
9.267
10.299
CU/regA_in_Z_s3
10.305
11.337
CU/regA_in_Z_s0
12.961
13.993
RAM/BUS_7_s4
15.791
16.823
RAM/BUS_1_s3
19.592
20.691
RAM/BUS_1_s1
21.495
22.317
RAM/BUS_1_s
22.323
22.949
ALU/n33_s
25.571
26.529
ALU/n32_s
26.529
26.586
ALU/n31_s
26.586
26.643
ALU/n30_s
26.643
26.700
ALU/n29_s
26.700
27.263
regC/n7_s9
28.068
28.890
regC/n7_s6
28.895
29.520
regC/n7_s3
29.939
30.761
regC/n7_s0
30.767
31.393
regC/data_5_s0
31.393
=====
SETUP
9.921
31.190
41.111
clk_ibuf
0.000
4.230
CIR/data_10_s0
4.474
4.932
ALU/C_ALU_s3
6.879
7.978
CU/regA_in_Z_s4
9.267
10.299
CU/regA_in_Z_s3
10.305
11.337
CU/regA_in_Z_s0
12.961
13.993
RAM/BUS_7_s4
15.791
16.823
RAM/BUS_1_s3
19.592
20.691
RAM/BUS_1_s1
21.495
22.317
RAM/BUS_1_s
22.323
22.949
ALU/n33_s
25.571
26.529
ALU/n32_s
26.529
26.586
ALU/n31_s
26.586
26.643
ALU/n30_s
26.643
26.700
ALU/n29_s
26.700
26.757
ALU/n28_s
26.757
26.814
ALU/n71_s
26.814
26.871
ALU/C_ALU_s1
28.888
29.949
ALU/C_ALU_s
30.368
31.190
flag_check/C_s0
31.190
=====
SETUP
13.755
27.356
41.111
clk_ibuf
0.000
4.230
CIR/data_10_s0
4.474
4.932
ALU/C_ALU_s3
6.879
7.978
CU/regA_in_Z_s4
9.267
10.299
CU/regA_in_Z_s3
10.305
11.337
CU/regA_in_Z_s0
12.961
13.993
RAM/BUS_7_s4
15.791
16.823
RAM/BUS_1_s3
19.592
20.691
RAM/BUS_1_s1
21.495
22.317
RAM/BUS_1_s
22.323
22.949
PC/n20_s0
26.534
27.356
PC/data_1_s1
27.356
=====
SETUP
14.745
26.366
41.111
clk_ibuf
0.000
4.230
CIR/data_10_s0
4.474
4.932
ALU/C_ALU_s3
6.879
7.978
CU/regA_in_Z_s4
9.267
10.299
CU/regA_in_Z_s3
10.305
11.337
CU/regA_in_Z_s0
12.961
13.993
RAM/BUS_7_s4
15.791
16.823
RAM/BUS_1_s3
19.592
20.691
RAM/BUS_1_s1
21.495
22.317
RAM/BUS_1_s
22.323
22.949
MAR/ROM_data_1_s0
26.366
=====
SETUP
15.004
26.107
41.111
clk_ibuf
0.000
4.230
CIR/data_10_s0
4.474
4.932
ALU/C_ALU_s3
6.879
7.978
CU/regA_in_Z_s4
9.267
10.299
CU/regA_in_Z_s3
10.305
11.337
CU/regA_in_Z_s0
12.961
13.993
RAM/BUS_7_s4
15.791
16.823
RAM/BUS_0_s2
19.587
20.409
RAM/BUS_0_s
20.415
21.237
MAR/ROM_data_0_s0
26.107
=====
SETUP
15.256
25.855
41.111
clk_ibuf
0.000
4.230
CIR/data_10_s0
4.474
4.932
ALU/C_ALU_s3
6.879
7.978
CU/regA_in_Z_s4
9.267
10.299
CU/regA_in_Z_s3
10.305
11.337
CU/regA_in_Z_s0
12.961
13.993
RAM/BUS_7_s4
15.791
16.823
RAM/BUS_1_s3
19.592
20.691
RAM/BUS_1_s1
21.495
22.317
RAM/BUS_1_s
22.323
22.949
AR/data_1_s0
25.855
=====
SETUP
15.380
25.731
41.111
clk_ibuf
0.000
4.230
CIR/data_10_s0
4.474
4.932
ALU/C_ALU_s3
6.879
7.978
CU/regA_in_Z_s4
9.267
10.299
CU/regA_in_Z_s3
10.305
11.337
CU/regA_in_Z_s0
12.961
13.993
RAM/BUS_7_s4
15.791
16.823
RAM/BUS_7_s1
18.129
19.228
RAM/BUS_7_s
19.239
20.338
MAR/ROM_data_7_s0
25.731
=====
SETUP
15.714
25.397
41.111
clk_ibuf
0.000
4.230
CIR/data_10_s0
4.474
4.932
ALU/C_ALU_s3
6.879
7.978
CU/regA_in_Z_s4
9.267
10.299
CU/regA_in_Z_s3
10.305
11.337
CU/regA_in_Z_s0
12.961
13.993
RAM/BUS_7_s4
15.791
16.823
RAM/BUS_1_s3
19.592
20.691
RAM/BUS_1_s1
21.495
22.317
RAM/BUS_1_s
22.323
22.949
uart_tx/dataOut_1_s0
25.397
=====
SETUP
15.905
25.206
41.111
clk_ibuf
0.000
4.230
CIR/data_10_s0
4.474
4.932
ALU/C_ALU_s3
6.879
7.978
CU/regA_in_Z_s4
9.267
10.299
CU/regA_in_Z_s3
10.305
11.337
CU/regA_in_Z_s0
12.961
13.993
RAM/BUS_7_s4
15.791
16.823
RAM/BUS_6_s2
18.614
19.713
RAM/BUS_6_s
20.049
21.148
uart_tx/dataOut_6_s0
25.206
=====
SETUP
16.074
25.393
41.467
clk_ibuf
0.000
4.230
CIR/data_10_s0
4.474
4.932
ALU/C_ALU_s3
6.879
7.978
CU/regA_in_Z_s4
9.267
10.299
CU/regA_in_Z_s3
10.305
11.337
CU/regA_in_Z_s0
12.961
13.993
RAM/BUS_7_s4
15.791
16.823
RAM/BUS_1_s3
19.592
20.691
RAM/BUS_1_s1
21.495
22.317
RAM/BUS_1_s
22.323
22.949
RAM/mem_mem_0_0_s
25.393
=====
SETUP
16.229
24.882
41.111
clk_ibuf
0.000
4.230
CIR/data_10_s0
4.474
4.932
ALU/C_ALU_s3
6.879
7.978
CU/regA_in_Z_s4
9.267
10.299
CU/regA_in_Z_s3
10.305
11.337
CU/regA_in_Z_s0
12.961
13.993
RAM/BUS_7_s4
15.791
16.823
RAM/BUS_2_s2
18.618
19.717
RAM/BUS_2_s
19.723
20.822
MAR/ROM_data_2_s0
24.882
=====
SETUP
16.270
24.840
41.111
clk_ibuf
0.000
4.230
CIR/data_10_s0
4.474
4.932
ALU/C_ALU_s3
6.879
7.978
CU/regA_in_Z_s4
9.267
10.299
CU/regA_in_Z_s3
10.305
11.337
CU/regA_in_Z_s0
12.961
13.993
RAM/BUS_7_s4
15.791
16.823
RAM/BUS_0_s2
19.587
20.409
RAM/BUS_0_s
20.415
21.237
PC/n21_s2
24.018
24.840
PC/data_0_s3
24.840
=====
SETUP
16.304
24.807
41.111
clk_ibuf
0.000
4.230
CIR/data_10_s0
4.474
4.932
ALU/C_ALU_s3
6.879
7.978
CU/regA_in_Z_s4
9.267
10.299
CU/regA_in_Z_s3
10.305
11.337
CU/regA_in_Z_s0
12.961
13.993
RAM/BUS_7_s4
15.791
16.823
RAM/BUS_0_s2
19.587
20.409
RAM/BUS_0_s
20.415
21.237
uart_tx/dataOut_0_s0
24.807
=====
SETUP
16.331
24.780
41.111
clk_ibuf
0.000
4.230
CIR/data_8_s0
4.474
4.932
regC/n6_s8
7.563
8.385
PC/n14_s11
10.186
11.218
PC/n14_s7
12.671
13.697
PC/n14_s3
14.116
14.741
RAM/BUS_6_s0
15.162
16.194
RAM/BUS_5_s0
17.673
18.734
RAM/BUS_5_s
19.153
20.252
PC/n16_s0
24.154
24.780
PC/data_5_s1
24.780
=====
SETUP
16.349
24.762
41.111
clk_ibuf
0.000
4.230
CIR/data_10_s0
4.474
4.932
ALU/C_ALU_s3
6.879
7.978
CU/regA_in_Z_s4
9.267
10.299
CU/regA_in_Z_s3
10.305
11.337
CU/regA_in_Z_s0
12.961
13.993
RAM/BUS_7_s4
15.791
16.823
RAM/BUS_7_s1
18.129
19.228
RAM/BUS_7_s
19.239
20.338
uart_tx/dataOut_7_s0
24.762
=====
SETUP
16.380
24.731
41.111
clk_ibuf
0.000
4.230
CIR/data_10_s0
4.474
4.932
ALU/C_ALU_s3
6.879
7.978
CU/regA_in_Z_s4
9.267
10.299
CU/regA_in_Z_s3
10.305
11.337
CU/regA_in_Z_s0
12.961
13.993
RAM/BUS_7_s4
15.791
16.823
RAM/BUS_1_s3
19.592
20.691
RAM/BUS_1_s1
21.495
22.317
RAM/BUS_1_s
22.323
22.949
regD/data_1_s0
24.731
=====
SETUP
16.380
24.731
41.111
clk_ibuf
0.000
4.230
CIR/data_10_s0
4.474
4.932
ALU/C_ALU_s3
6.879
7.978
CU/regA_in_Z_s4
9.267
10.299
CU/regA_in_Z_s3
10.305
11.337
CU/regA_in_Z_s0
12.961
13.993
RAM/BUS_7_s4
15.791
16.823
RAM/BUS_1_s3
19.592
20.691
RAM/BUS_1_s1
21.495
22.317
RAM/BUS_1_s
22.323
22.949
regA/data_1_s0
24.731
=====
HOLD
0.681
4.146
3.465
clk_ibuf
0.000
3.126
AR/data_3_s0
3.311
3.644
RAM/mem_mem_0_0_s
4.146
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
uart_tx/counter_0_s3
3.311
3.644
uart_tx/n166_s12
3.647
4.019
uart_tx/counter_0_s3
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
uart_tx/txPinRegister_s2
3.311
3.644
uart_tx/n167_s10
3.647
4.019
uart_tx/txPinRegister_s2
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
uart_tx/txBitNumber_2_s2
3.311
3.644
uart_tx/n169_s9
3.647
4.019
uart_tx/txBitNumber_2_s2
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
uart_tx/txState_0_s0
3.311
3.644
uart_tx/n158_s10
3.647
4.019
uart_tx/txState_0_s0
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
uart_ram/dataCount_2_s0
3.311
3.644
uart_ram/n162_s0
3.647
4.019
uart_ram/dataCount_2_s0
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
uart_ram/counter_6_s0
3.311
3.644
uart_ram/n123_s2
3.647
4.019
uart_ram/counter_6_s0
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
uart_ram/counter_7_s0
3.311
3.644
uart_ram/n122_s2
3.647
4.019
uart_ram/counter_7_s0
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
PC/data_6_s1
3.311
3.644
PC/n15_s0
3.647
4.019
PC/data_6_s1
4.019
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
uart_tx/counter_4_s2
3.311
3.644
uart_tx/n162_s17
3.648
4.020
uart_tx/counter_4_s2
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
uart_ram/ramAdrr_7_s8
3.311
3.644
uart_ram/n352_s4
3.648
4.020
uart_ram/ramAdrr_7_s8
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
uart_ram/dataCount_0_s1
3.311
3.644
uart_ram/n164_s3
3.648
4.020
uart_ram/dataCount_0_s1
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
uart_ram/ramAdrr_3_s0
3.311
3.644
uart_ram/n356_s2
3.648
4.020
uart_ram/ramAdrr_3_s0
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
uart_ram/counter_1_s0
3.311
3.644
uart_ram/n128_s2
3.648
4.020
uart_ram/counter_1_s0
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
PC/data_0_s3
3.311
3.644
PC/n21_s2
3.648
4.020
PC/data_0_s3
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
PC/data_3_s1
3.311
3.644
PC/n18_s0
3.648
4.020
PC/data_3_s1
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
PC/data_4_s1
3.311
3.644
PC/n17_s0
3.648
4.020
PC/data_4_s1
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
SC/data_1_s0
3.311
3.644
SC/n9_s0
3.648
4.020
SC/data_1_s0
4.020
=====
HOLD
0.709
4.174
3.465
clk_ibuf
0.000
3.126
AR/data_6_s0
3.311
3.644
RAM/mem_mem_0_0_s
4.174
=====
HOLD
0.709
4.174
3.465
clk_ibuf
0.000
3.126
AR/data_1_s0
3.311
3.644
RAM/mem_mem_0_0_s
4.174
=====
HOLD
0.710
4.021
3.311
clk_ibuf
0.000
3.126
uart_tx/counter_1_s2
3.311
3.644
uart_tx/n165_s17
3.649
4.021
uart_tx/counter_1_s2
4.021
=====
HOLD
0.710
4.021
3.311
clk_ibuf
0.000
3.126
uart_tx/txState_1_s0
3.311
3.644
uart_tx/n157_s10
3.649
4.021
uart_tx/txState_1_s0
4.021
=====
HOLD
0.710
4.021
3.311
clk_ibuf
0.000
3.126
uart_ram/modeState_s2
3.311
3.644
uart_ram/n334_s3
3.649
4.021
uart_ram/modeState_s2
4.021
=====
HOLD
0.710
4.021
3.311
clk_ibuf
0.000
3.126
uart_ram/ramAdrr_0_s0
3.311
3.644
uart_ram/n359_s4
3.649
4.021
uart_ram/ramAdrr_0_s0
4.021
=====
HOLD
0.710
4.021
3.311
clk_ibuf
0.000
3.126
uart_ram/ramAdrr_4_s0
3.311
3.644
uart_ram/n355_s2
3.649
4.021
uart_ram/ramAdrr_4_s0
4.021
