Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Wed Mar 14 15:45:36 2018
| Host         : DESKTOP-RQADDVB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SevenSegmentDriver_0/inst/Mux/sel_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SevenSegmentDriver_0/inst/Mux/sel_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 27 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.651        0.000                      0                   49        0.164        0.000                      0                   49        3.000        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
sys_clk_pin                        {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         
sys_clock                          {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       14.653        0.000                      0                   49        0.248        0.000                      0                   49        9.500        0.000                       0                    29  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                    7.845        0.000                       0                     3  
sys_clock                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         14.651        0.000                      0                   49        0.248        0.000                      0                   49        9.500        0.000                       0                    29  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       14.651        0.000                      0                   49        0.164        0.000                      0                   49  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         14.651        0.000                      0                   49        0.164        0.000                      0                   49  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.653ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.952ns (19.832%)  route 3.848ns (80.168%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.242     3.907    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/C
                         clock pessimism              0.564    19.070    
                         clock uncertainty           -0.082    18.989    
    SLICE_X62Y24         FDRE (Setup_fdre_C_R)       -0.429    18.560    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]
  -------------------------------------------------------------------
                         required time                         18.560    
                         arrival time                          -3.907    
  -------------------------------------------------------------------
                         slack                                 14.653    

Slack (MET) :             14.653ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.952ns (19.832%)  route 3.848ns (80.168%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.242     3.907    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]/C
                         clock pessimism              0.564    19.070    
                         clock uncertainty           -0.082    18.989    
    SLICE_X62Y24         FDRE (Setup_fdre_C_R)       -0.429    18.560    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]
  -------------------------------------------------------------------
                         required time                         18.560    
                         arrival time                          -3.907    
  -------------------------------------------------------------------
                         slack                                 14.653    

Slack (MET) :             14.653ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.952ns (19.832%)  route 3.848ns (80.168%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.242     3.907    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/C
                         clock pessimism              0.564    19.070    
                         clock uncertainty           -0.082    18.989    
    SLICE_X62Y24         FDRE (Setup_fdre_C_R)       -0.429    18.560    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]
  -------------------------------------------------------------------
                         required time                         18.560    
                         arrival time                          -3.907    
  -------------------------------------------------------------------
                         slack                                 14.653    

Slack (MET) :             14.653ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.952ns (19.832%)  route 3.848ns (80.168%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.242     3.907    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/C
                         clock pessimism              0.564    19.070    
                         clock uncertainty           -0.082    18.989    
    SLICE_X62Y24         FDRE (Setup_fdre_C_R)       -0.429    18.560    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]
  -------------------------------------------------------------------
                         required time                         18.560    
                         arrival time                          -3.907    
  -------------------------------------------------------------------
                         slack                                 14.653    

Slack (MET) :             14.886ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.952ns (20.681%)  route 3.651ns (79.319%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.045     3.710    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]/C
                         clock pessimism              0.600    19.106    
                         clock uncertainty           -0.082    19.025    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    18.596    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]
  -------------------------------------------------------------------
                         required time                         18.596    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                 14.886    

Slack (MET) :             14.886ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.952ns (20.681%)  route 3.651ns (79.319%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.045     3.710    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/C
                         clock pessimism              0.600    19.106    
                         clock uncertainty           -0.082    19.025    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    18.596    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]
  -------------------------------------------------------------------
                         required time                         18.596    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                 14.886    

Slack (MET) :             14.886ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.952ns (20.681%)  route 3.651ns (79.319%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.045     3.710    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                         clock pessimism              0.600    19.106    
                         clock uncertainty           -0.082    19.025    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    18.596    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]
  -------------------------------------------------------------------
                         required time                         18.596    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                 14.886    

Slack (MET) :             14.886ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.952ns (20.681%)  route 3.651ns (79.319%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.045     3.710    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                         clock pessimism              0.600    19.106    
                         clock uncertainty           -0.082    19.025    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    18.596    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]
  -------------------------------------------------------------------
                         required time                         18.596    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                 14.886    

Slack (MET) :             14.967ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 1.076ns (21.762%)  route 3.868ns (78.238%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.262     3.927    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.051 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_i_1/O
                         net (fo=1, routed)           0.000     4.051    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_i_1_n_0
    SLICE_X63Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X63Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C
                         clock pessimism              0.564    19.070    
                         clock uncertainty           -0.082    18.989    
    SLICE_X63Y24         FDRE (Setup_fdre_C_D)        0.029    19.018    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg
  -------------------------------------------------------------------
                         required time                         19.018    
                         arrival time                          -4.051    
  -------------------------------------------------------------------
                         slack                                 14.967    

Slack (MET) :             15.003ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.952ns (21.380%)  route 3.501ns (78.620%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          0.894     3.559    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y23         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.504    18.509    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/C
                         clock pessimism              0.564    19.072    
                         clock uncertainty           -0.082    18.991    
    SLICE_X62Y23         FDRE (Setup_fdre_C_R)       -0.429    18.562    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         18.562    
                         arrival time                          -3.559    
  -------------------------------------------------------------------
                         slack                                 15.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.265ns (75.169%)  route 0.088ns (24.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.586    -0.595    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/Q
                         net (fo=3, routed)           0.088    -0.367    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.243 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[1]
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.855    -0.835    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X62Y20         FDRE (Hold_fdre_C_D)         0.105    -0.490    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X63Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/Q
                         net (fo=3, routed)           0.168    -0.290    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.045    -0.245 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_i_1/O
                         net (fo=1, routed)           0.000    -0.245    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_i_1_n_0
    SLICE_X63Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.850    -0.840    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X63Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C
                         clock pessimism              0.240    -0.599    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.091    -0.508    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.583    -0.598    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.325    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[14]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.214 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.214    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[14]
    SLICE_X62Y23         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.851    -0.839    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.105    -0.493    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/Q
                         net (fo=2, routed)           0.133    -0.326    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[18]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.215 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.215    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[18]
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.850    -0.840    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.105    -0.494    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.133    -0.326    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.215 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.215    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[22]
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.850    -0.840    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.105    -0.494    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.586    -0.595    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]/Q
                         net (fo=2, routed)           0.133    -0.322    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[2]
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.211 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.211    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[2]
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.855    -0.835    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X62Y20         FDRE (Hold_fdre_C_D)         0.105    -0.490    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585    -0.596    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y21         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]/Q
                         net (fo=2, routed)           0.133    -0.323    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[6]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.212 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.212    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[6]
    SLICE_X62Y21         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.854    -0.836    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y21         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.105    -0.491    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585    -0.596    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y22         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.322    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[10]
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.211 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.211    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[10]
    SLICE_X62Y22         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.853    -0.837    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y22         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.105    -0.491    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.318ns (78.414%)  route 0.088ns (21.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.586    -0.595    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/Q
                         net (fo=3, routed)           0.088    -0.367    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.177    -0.190 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.190    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[3]
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.855    -0.835    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X62Y20         FDRE (Hold_fdre_C_D)         0.105    -0.490    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.583    -0.598    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.325    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[14]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.181 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.181    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[15]
    SLICE_X62Y23         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.851    -0.839    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.105    -0.493    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y20     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y22     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y22     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y23     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y23     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y23     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y23     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y24     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y23     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y23     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y23     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y23     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y24     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y24     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y24     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y24     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y25     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y25     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y22     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y22     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y23     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y23     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y23     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y23     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y24     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y24     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y24     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y24     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.651ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.952ns (19.832%)  route 3.848ns (80.168%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.242     3.907    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/C
                         clock pessimism              0.564    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X62Y24         FDRE (Setup_fdre_C_R)       -0.429    18.558    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]
  -------------------------------------------------------------------
                         required time                         18.558    
                         arrival time                          -3.907    
  -------------------------------------------------------------------
                         slack                                 14.651    

Slack (MET) :             14.651ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.952ns (19.832%)  route 3.848ns (80.168%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.242     3.907    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]/C
                         clock pessimism              0.564    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X62Y24         FDRE (Setup_fdre_C_R)       -0.429    18.558    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]
  -------------------------------------------------------------------
                         required time                         18.558    
                         arrival time                          -3.907    
  -------------------------------------------------------------------
                         slack                                 14.651    

Slack (MET) :             14.651ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.952ns (19.832%)  route 3.848ns (80.168%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.242     3.907    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/C
                         clock pessimism              0.564    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X62Y24         FDRE (Setup_fdre_C_R)       -0.429    18.558    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]
  -------------------------------------------------------------------
                         required time                         18.558    
                         arrival time                          -3.907    
  -------------------------------------------------------------------
                         slack                                 14.651    

Slack (MET) :             14.651ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.952ns (19.832%)  route 3.848ns (80.168%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.242     3.907    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/C
                         clock pessimism              0.564    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X62Y24         FDRE (Setup_fdre_C_R)       -0.429    18.558    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]
  -------------------------------------------------------------------
                         required time                         18.558    
                         arrival time                          -3.907    
  -------------------------------------------------------------------
                         slack                                 14.651    

Slack (MET) :             14.884ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.952ns (20.681%)  route 3.651ns (79.319%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.045     3.710    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]/C
                         clock pessimism              0.600    19.106    
                         clock uncertainty           -0.084    19.023    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    18.594    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                 14.884    

Slack (MET) :             14.884ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.952ns (20.681%)  route 3.651ns (79.319%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.045     3.710    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/C
                         clock pessimism              0.600    19.106    
                         clock uncertainty           -0.084    19.023    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    18.594    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                 14.884    

Slack (MET) :             14.884ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.952ns (20.681%)  route 3.651ns (79.319%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.045     3.710    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                         clock pessimism              0.600    19.106    
                         clock uncertainty           -0.084    19.023    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    18.594    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                 14.884    

Slack (MET) :             14.884ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.952ns (20.681%)  route 3.651ns (79.319%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.045     3.710    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                         clock pessimism              0.600    19.106    
                         clock uncertainty           -0.084    19.023    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    18.594    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                 14.884    

Slack (MET) :             14.965ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 1.076ns (21.762%)  route 3.868ns (78.238%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.262     3.927    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.051 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_i_1/O
                         net (fo=1, routed)           0.000     4.051    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_i_1_n_0
    SLICE_X63Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X63Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C
                         clock pessimism              0.564    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X63Y24         FDRE (Setup_fdre_C_D)        0.029    19.016    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg
  -------------------------------------------------------------------
                         required time                         19.016    
                         arrival time                          -4.051    
  -------------------------------------------------------------------
                         slack                                 14.965    

Slack (MET) :             15.001ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.952ns (21.380%)  route 3.501ns (78.620%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          0.894     3.559    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y23         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.504    18.509    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/C
                         clock pessimism              0.564    19.072    
                         clock uncertainty           -0.084    18.989    
    SLICE_X62Y23         FDRE (Setup_fdre_C_R)       -0.429    18.560    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         18.560    
                         arrival time                          -3.559    
  -------------------------------------------------------------------
                         slack                                 15.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.265ns (75.169%)  route 0.088ns (24.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.586    -0.595    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/Q
                         net (fo=3, routed)           0.088    -0.367    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.243 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[1]
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.855    -0.835    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X62Y20         FDRE (Hold_fdre_C_D)         0.105    -0.490    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X63Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/Q
                         net (fo=3, routed)           0.168    -0.290    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.045    -0.245 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_i_1/O
                         net (fo=1, routed)           0.000    -0.245    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_i_1_n_0
    SLICE_X63Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.850    -0.840    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X63Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C
                         clock pessimism              0.240    -0.599    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.091    -0.508    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.583    -0.598    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.325    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[14]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.214 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.214    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[14]
    SLICE_X62Y23         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.851    -0.839    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.105    -0.493    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/Q
                         net (fo=2, routed)           0.133    -0.326    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[18]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.215 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.215    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[18]
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.850    -0.840    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.105    -0.494    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.133    -0.326    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.215 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.215    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[22]
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.850    -0.840    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.105    -0.494    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.586    -0.595    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]/Q
                         net (fo=2, routed)           0.133    -0.322    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[2]
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.211 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.211    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[2]
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.855    -0.835    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X62Y20         FDRE (Hold_fdre_C_D)         0.105    -0.490    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585    -0.596    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y21         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]/Q
                         net (fo=2, routed)           0.133    -0.323    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[6]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.212 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.212    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[6]
    SLICE_X62Y21         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.854    -0.836    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y21         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.105    -0.491    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585    -0.596    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y22         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.322    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[10]
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.211 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.211    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[10]
    SLICE_X62Y22         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.853    -0.837    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y22         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.105    -0.491    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.318ns (78.414%)  route 0.088ns (21.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.586    -0.595    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/Q
                         net (fo=3, routed)           0.088    -0.367    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.177    -0.190 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.190    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[3]
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.855    -0.835    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X62Y20         FDRE (Hold_fdre_C_D)         0.105    -0.490    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.583    -0.598    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.325    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[14]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.181 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.181    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[15]
    SLICE_X62Y23         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.851    -0.839    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.105    -0.493    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y20     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y22     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y22     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y23     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y23     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y23     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y23     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y24     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y23     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y23     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y23     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y23     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y24     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y24     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y24     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y24     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y25     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y25     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y22     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y22     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y23     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y23     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y23     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y23     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y24     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y24     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y24     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y24     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.651ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.952ns (19.832%)  route 3.848ns (80.168%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.242     3.907    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/C
                         clock pessimism              0.564    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X62Y24         FDRE (Setup_fdre_C_R)       -0.429    18.558    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]
  -------------------------------------------------------------------
                         required time                         18.558    
                         arrival time                          -3.907    
  -------------------------------------------------------------------
                         slack                                 14.651    

Slack (MET) :             14.651ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.952ns (19.832%)  route 3.848ns (80.168%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.242     3.907    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]/C
                         clock pessimism              0.564    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X62Y24         FDRE (Setup_fdre_C_R)       -0.429    18.558    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]
  -------------------------------------------------------------------
                         required time                         18.558    
                         arrival time                          -3.907    
  -------------------------------------------------------------------
                         slack                                 14.651    

Slack (MET) :             14.651ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.952ns (19.832%)  route 3.848ns (80.168%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.242     3.907    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/C
                         clock pessimism              0.564    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X62Y24         FDRE (Setup_fdre_C_R)       -0.429    18.558    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]
  -------------------------------------------------------------------
                         required time                         18.558    
                         arrival time                          -3.907    
  -------------------------------------------------------------------
                         slack                                 14.651    

Slack (MET) :             14.651ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.952ns (19.832%)  route 3.848ns (80.168%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.242     3.907    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/C
                         clock pessimism              0.564    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X62Y24         FDRE (Setup_fdre_C_R)       -0.429    18.558    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]
  -------------------------------------------------------------------
                         required time                         18.558    
                         arrival time                          -3.907    
  -------------------------------------------------------------------
                         slack                                 14.651    

Slack (MET) :             14.884ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.952ns (20.681%)  route 3.651ns (79.319%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.045     3.710    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]/C
                         clock pessimism              0.600    19.106    
                         clock uncertainty           -0.084    19.023    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    18.594    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                 14.884    

Slack (MET) :             14.884ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.952ns (20.681%)  route 3.651ns (79.319%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.045     3.710    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/C
                         clock pessimism              0.600    19.106    
                         clock uncertainty           -0.084    19.023    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    18.594    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                 14.884    

Slack (MET) :             14.884ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.952ns (20.681%)  route 3.651ns (79.319%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.045     3.710    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                         clock pessimism              0.600    19.106    
                         clock uncertainty           -0.084    19.023    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    18.594    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                 14.884    

Slack (MET) :             14.884ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.952ns (20.681%)  route 3.651ns (79.319%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.045     3.710    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                         clock pessimism              0.600    19.106    
                         clock uncertainty           -0.084    19.023    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    18.594    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                 14.884    

Slack (MET) :             14.965ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 1.076ns (21.762%)  route 3.868ns (78.238%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.262     3.927    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.051 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_i_1/O
                         net (fo=1, routed)           0.000     4.051    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_i_1_n_0
    SLICE_X63Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X63Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C
                         clock pessimism              0.564    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X63Y24         FDRE (Setup_fdre_C_D)        0.029    19.016    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg
  -------------------------------------------------------------------
                         required time                         19.016    
                         arrival time                          -4.051    
  -------------------------------------------------------------------
                         slack                                 14.965    

Slack (MET) :             15.001ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.952ns (21.380%)  route 3.501ns (78.620%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          0.894     3.559    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y23         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.504    18.509    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/C
                         clock pessimism              0.564    19.072    
                         clock uncertainty           -0.084    18.989    
    SLICE_X62Y23         FDRE (Setup_fdre_C_R)       -0.429    18.560    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         18.560    
                         arrival time                          -3.559    
  -------------------------------------------------------------------
                         slack                                 15.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.265ns (75.169%)  route 0.088ns (24.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.586    -0.595    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/Q
                         net (fo=3, routed)           0.088    -0.367    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.243 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[1]
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.855    -0.835    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X62Y20         FDRE (Hold_fdre_C_D)         0.105    -0.407    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X63Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/Q
                         net (fo=3, routed)           0.168    -0.290    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.045    -0.245 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_i_1/O
                         net (fo=1, routed)           0.000    -0.245    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_i_1_n_0
    SLICE_X63Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.850    -0.840    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X63Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.084    -0.516    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.091    -0.425    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.583    -0.598    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.325    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[14]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.214 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.214    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[14]
    SLICE_X62Y23         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.851    -0.839    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.084    -0.515    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.105    -0.410    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/Q
                         net (fo=2, routed)           0.133    -0.326    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[18]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.215 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.215    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[18]
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.850    -0.840    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.084    -0.516    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.105    -0.411    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.133    -0.326    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.215 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.215    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[22]
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.850    -0.840    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.084    -0.516    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.105    -0.411    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.586    -0.595    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]/Q
                         net (fo=2, routed)           0.133    -0.322    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[2]
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.211 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.211    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[2]
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.855    -0.835    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X62Y20         FDRE (Hold_fdre_C_D)         0.105    -0.407    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585    -0.596    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y21         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]/Q
                         net (fo=2, routed)           0.133    -0.323    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[6]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.212 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.212    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[6]
    SLICE_X62Y21         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.854    -0.836    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y21         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.084    -0.513    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.105    -0.408    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585    -0.596    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y22         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.322    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[10]
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.211 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.211    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[10]
    SLICE_X62Y22         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.853    -0.837    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y22         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.084    -0.513    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.105    -0.408    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.318ns (78.414%)  route 0.088ns (21.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.586    -0.595    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/Q
                         net (fo=3, routed)           0.088    -0.367    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.177    -0.190 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.190    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[3]
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.855    -0.835    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X62Y20         FDRE (Hold_fdre_C_D)         0.105    -0.407    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.583    -0.598    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.325    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[14]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.181 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.181    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[15]
    SLICE_X62Y23         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.851    -0.839    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.084    -0.515    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.105    -0.410    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.229    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.651ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.952ns (19.832%)  route 3.848ns (80.168%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.242     3.907    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/C
                         clock pessimism              0.564    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X62Y24         FDRE (Setup_fdre_C_R)       -0.429    18.558    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]
  -------------------------------------------------------------------
                         required time                         18.558    
                         arrival time                          -3.907    
  -------------------------------------------------------------------
                         slack                                 14.651    

Slack (MET) :             14.651ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.952ns (19.832%)  route 3.848ns (80.168%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.242     3.907    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]/C
                         clock pessimism              0.564    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X62Y24         FDRE (Setup_fdre_C_R)       -0.429    18.558    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]
  -------------------------------------------------------------------
                         required time                         18.558    
                         arrival time                          -3.907    
  -------------------------------------------------------------------
                         slack                                 14.651    

Slack (MET) :             14.651ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.952ns (19.832%)  route 3.848ns (80.168%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.242     3.907    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/C
                         clock pessimism              0.564    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X62Y24         FDRE (Setup_fdre_C_R)       -0.429    18.558    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]
  -------------------------------------------------------------------
                         required time                         18.558    
                         arrival time                          -3.907    
  -------------------------------------------------------------------
                         slack                                 14.651    

Slack (MET) :             14.651ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.952ns (19.832%)  route 3.848ns (80.168%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.242     3.907    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/C
                         clock pessimism              0.564    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X62Y24         FDRE (Setup_fdre_C_R)       -0.429    18.558    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]
  -------------------------------------------------------------------
                         required time                         18.558    
                         arrival time                          -3.907    
  -------------------------------------------------------------------
                         slack                                 14.651    

Slack (MET) :             14.884ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.952ns (20.681%)  route 3.651ns (79.319%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.045     3.710    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]/C
                         clock pessimism              0.600    19.106    
                         clock uncertainty           -0.084    19.023    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    18.594    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                 14.884    

Slack (MET) :             14.884ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.952ns (20.681%)  route 3.651ns (79.319%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.045     3.710    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/C
                         clock pessimism              0.600    19.106    
                         clock uncertainty           -0.084    19.023    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    18.594    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                 14.884    

Slack (MET) :             14.884ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.952ns (20.681%)  route 3.651ns (79.319%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.045     3.710    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                         clock pessimism              0.600    19.106    
                         clock uncertainty           -0.084    19.023    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    18.594    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                 14.884    

Slack (MET) :             14.884ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.952ns (20.681%)  route 3.651ns (79.319%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.045     3.710    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                         clock pessimism              0.600    19.106    
                         clock uncertainty           -0.084    19.023    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    18.594    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                 14.884    

Slack (MET) :             14.965ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 1.076ns (21.762%)  route 3.868ns (78.238%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.262     3.927    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.051 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_i_1/O
                         net (fo=1, routed)           0.000     4.051    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_i_1_n_0
    SLICE_X63Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    18.507    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X63Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C
                         clock pessimism              0.564    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X63Y24         FDRE (Setup_fdre_C_D)        0.029    19.016    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg
  -------------------------------------------------------------------
                         required time                         19.016    
                         arrival time                          -4.051    
  -------------------------------------------------------------------
                         slack                                 14.965    

Slack (MET) :             15.001ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.952ns (21.380%)  route 3.501ns (78.620%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.618    -0.894    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.680     0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.367 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.834     1.200    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.324 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.293     1.617    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.741 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.800     2.541    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.665 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          0.894     3.559    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X62Y23         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.504    18.509    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/C
                         clock pessimism              0.564    19.072    
                         clock uncertainty           -0.084    18.989    
    SLICE_X62Y23         FDRE (Setup_fdre_C_R)       -0.429    18.560    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         18.560    
                         arrival time                          -3.559    
  -------------------------------------------------------------------
                         slack                                 15.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.265ns (75.169%)  route 0.088ns (24.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.586    -0.595    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/Q
                         net (fo=3, routed)           0.088    -0.367    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.243 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.243    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[1]
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.855    -0.835    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X62Y20         FDRE (Hold_fdre_C_D)         0.105    -0.407    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X63Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/Q
                         net (fo=3, routed)           0.168    -0.290    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.045    -0.245 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_i_1/O
                         net (fo=1, routed)           0.000    -0.245    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_i_1_n_0
    SLICE_X63Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.850    -0.840    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X63Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.084    -0.516    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.091    -0.425    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.583    -0.598    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.325    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[14]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.214 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.214    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[14]
    SLICE_X62Y23         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.851    -0.839    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.084    -0.515    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.105    -0.410    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/Q
                         net (fo=2, routed)           0.133    -0.326    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[18]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.215 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.215    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[18]
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.850    -0.840    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y24         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.084    -0.516    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.105    -0.411    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.133    -0.326    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.215 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.215    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[22]
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.850    -0.840    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y25         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.084    -0.516    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.105    -0.411    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.586    -0.595    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]/Q
                         net (fo=2, routed)           0.133    -0.322    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[2]
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.211 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.211    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[2]
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.855    -0.835    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X62Y20         FDRE (Hold_fdre_C_D)         0.105    -0.407    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585    -0.596    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y21         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]/Q
                         net (fo=2, routed)           0.133    -0.323    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[6]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.212 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.212    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[6]
    SLICE_X62Y21         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.854    -0.836    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y21         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.084    -0.513    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.105    -0.408    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585    -0.596    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y22         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.322    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[10]
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.211 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.211    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[10]
    SLICE_X62Y22         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.853    -0.837    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y22         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.084    -0.513    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.105    -0.408    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.318ns (78.414%)  route 0.088ns (21.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.586    -0.595    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/Q
                         net (fo=3, routed)           0.088    -0.367    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.177    -0.190 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.190    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[3]
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.855    -0.835    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y20         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X62Y20         FDRE (Hold_fdre_C_D)         0.105    -0.407    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.583    -0.598    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.325    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[14]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.181 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.181    design_1_i/SevenSegmentDriver_0/inst/clkInst/data0[15]
    SLICE_X62Y23         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.851    -0.839    design_1_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.084    -0.515    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.105    -0.410    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.229    





