

================================================================
== Synthesis Summary Report of 'fmm_reduce_kernel'
================================================================
+ General Information: 
    * Date:           Mon Oct 13 17:12:36 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        fmm_reduce_kernel
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-3
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------------------------------------+---------+-------+---------+-----------+----------+---------+--------+----------+-----------+----------+-------------+-------------+-----+
    |                                         Modules                                         |  Issue  |       |       Latency       | Iteration|         |  Trip  |          |           |          |             |             |     |
    |                                         & Loops                                         |   Type  | Slack | (cycles)|    (ns)   |  Latency | Interval|  Count | Pipelined|   BRAM    |    DSP   |      FF     |     LUT     | URAM|
    +-----------------------------------------------------------------------------------------+---------+-------+---------+-----------+----------+---------+--------+----------+-----------+----------+-------------+-------------+-----+
    |+ fmm_reduce_kernel*                                                                     |   Timing|  -2.23|        -|          -|         -|        -|       -|  dataflow|  258 (92%)|  39 (17%)|  12850 (12%)|  21502 (40%)|    -|
    | + entry_proc                                                                            |        -|   4.07|        0|      0.000|         -|        0|       -|        no|          -|         -|      2 (~0%)|     56 (~0%)|    -|
    | + Block_entry_proc_1                                                                    |        -|   1.09|        1|     10.000|         -|        1|       -|        no|          -|    4 (1%)|     68 (~0%)|    259 (~0%)|    -|
    | + Block_entry_proc                                                                      |   Timing|  -2.23|        -|          -|         -|        -|       -|        no|  256 (91%)|  35 (15%)|    9933 (9%)|  18260 (34%)|    -|
    |  + load_matrix_from_dram_safe                                                           |        -|   0.00|        -|          -|         -|        -|       -|        no|          -|    8 (3%)|    1304 (1%)|    1204 (2%)|    -|
    |   + load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2                 |        -|   2.08|   102402|  1.024e+06|         -|   102401|       -|    rewind|          -|         -|     56 (~0%)|    204 (~0%)|    -|
    |    o VITIS_LOOP_49_1_VITIS_LOOP_51_2                                                    |        -|   7.30|   102400|  1.024e+06|         2|        1|  102400|       yes|          -|         -|            -|            -|    -|
    |   + load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4                 |        -|   0.00|        -|          -|         -|        0|       -|    rewind|          -|    4 (1%)|    1118 (1%)|     763 (1%)|    -|
    |    o VITIS_LOOP_58_3_VITIS_LOOP_59_4                                                    |        -|   7.30|        -|          -|        13|        1|       -|       yes|          -|         -|            -|            -|    -|
    |  + greedy_potential_reduce_with_debug                                                   |   Timing|  -2.23|        -|          -|         -|        -|       -|        no|          -|   19 (8%)|    7462 (7%)|  15625 (29%)|    -|
    |   + greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1        |        -|   0.71|        -|          -|         -|        0|       -|    rewind|          -|         -|    210 (~0%)|     776 (1%)|    -|
    |    o VITIS_LOOP_103_1_VITIS_LOOP_92_1                                                   |        -|   7.30|        -|          -|         3|        1|       -|       yes|          -|         -|            -|            -|    -|
    |   o VITIS_LOOP_259_1                                                                    |        -|   7.30|        -|          -|         -|        -|       -|        no|          -|         -|            -|            -|    -|
    |    + greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110                     |        -|   1.01|        -|          -|         -|        0|       -|    rewind|          -|         -|    194 (~0%)|    420 (~0%)|    -|
    |     o VITIS_LOOP_135_1                                                                  |       II|   7.30|        -|          -|         6|        3|       -|       yes|          -|         -|            -|            -|    -|
    |    + greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_111     |        -|   0.71|        -|          -|         -|        0|       -|    rewind|          -|         -|    210 (~0%)|     776 (1%)|    -|
    |     o VITIS_LOOP_103_1_VITIS_LOOP_92_1                                                  |        -|   7.30|        -|          -|         3|        1|       -|       yes|          -|         -|            -|            -|    -|
    |    o VITIS_LOOP_223_1                                                                   |        -|   7.30|        -|          -|         -|        -|       -|        no|          -|         -|            -|            -|    -|
    |     o VITIS_LOOP_224_2                                                                  |        -|   7.30|        -|          -|         -|        -|       0|        no|          -|         -|            -|            -|    -|
    |      + greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_1                     |        -|   0.40|        -|          -|         -|        0|       -|    rewind|          -|         -|    150 (~0%)|     570 (1%)|    -|
    |       o VITIS_LOOP_115_1                                                                |        -|   7.30|        -|          -|         3|        1|       -|       yes|          -|         -|            -|            -|    -|
    |      + greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_13                    |        -|   0.87|        -|          -|         -|        0|       -|    rewind|          -|         -|     66 (~0%)|    404 (~0%)|    -|
    |       o VITIS_LOOP_115_1                                                                |        -|   7.30|        -|          -|         2|        1|       -|       yes|          -|         -|            -|            -|    -|
    |      + greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1                     |        -|   0.55|        -|          -|         -|        0|       -|    rewind|          -|         -|    158 (~0%)|    382 (~0%)|    -|
    |       o VITIS_LOOP_135_1                                                                |       II|   7.30|        -|          -|         4|        3|       -|       yes|          -|         -|            -|            -|    -|
    |      + greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1                     |        -|   0.06|        -|          -|         -|        0|       -|    rewind|          -|         -|    129 (~0%)|    231 (~0%)|    -|
    |       o VITIS_LOOP_157_1                                                                |       II|   7.30|        -|          -|         2|        2|       -|       yes|          -|         -|            -|            -|    -|
    |      + greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_2                     |        -|   0.06|        3|     30.000|         -|        1|       -|    rewind|          -|         -|    168 (~0%)|    313 (~0%)|    -|
    |       o VITIS_LOOP_163_2                                                                |        -|   7.30|        1|     10.000|         2|        1|       0|       yes|          -|         -|            -|            -|    -|
    |      + greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3                     |        -|   0.55|        -|          -|         -|        0|       -|    rewind|          -|         -|    154 (~0%)|    368 (~0%)|    -|
    |       o VITIS_LOOP_174_3                                                                |       II|   7.30|        -|          -|         4|        2|       -|       yes|          -|         -|            -|            -|    -|
    |      + greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_14                    |        -|   0.46|        -|          -|         -|        0|       -|    rewind|          -|         -|    118 (~0%)|    486 (~0%)|    -|
    |       o VITIS_LOOP_115_1                                                                |        -|   7.30|        -|          -|         3|        1|       -|       yes|          -|         -|            -|            -|    -|
    |      + greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_15                    |        -|   1.01|        -|          -|         -|        0|       -|    rewind|          -|         -|    191 (~0%)|    375 (~0%)|    -|
    |       o VITIS_LOOP_135_1                                                                |       II|   7.30|        -|          -|         6|        3|       -|       yes|          -|         -|            -|            -|    -|
    |      + greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_17                    |        -|   0.06|        -|          -|         -|        0|       -|    rewind|          -|         -|    129 (~0%)|    231 (~0%)|    -|
    |       o VITIS_LOOP_157_1                                                                |       II|   7.30|        -|          -|         2|        2|       -|       yes|          -|         -|            -|            -|    -|
    |      + greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_28                    |        -|   0.06|        3|     30.000|         -|        1|       -|    rewind|          -|         -|    168 (~0%)|    313 (~0%)|    -|
    |       o VITIS_LOOP_163_2                                                                |        -|   7.30|        1|     10.000|         2|        1|       0|       yes|          -|         -|            -|            -|    -|
    |      + greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39                    |        -|   0.55|        -|          -|         -|        0|       -|    rewind|          -|         -|    154 (~0%)|    368 (~0%)|    -|
    |       o VITIS_LOOP_174_3                                                                |       II|   7.30|        -|          -|         4|        2|       -|       yes|          -|         -|            -|            -|    -|
    |      o VITIS_LOOP_191_1                                                                 |        -|   7.30|        -|          -|         -|        -|       -|        no|          -|         -|            -|            -|    -|
    |       + greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_1   |   Timing|  -2.23|        -|          -|         -|        0|       -|    rewind|          -|         -|    334 (~0%)|    1331 (2%)|    -|
    |        o VITIS_LOOP_192_2_VITIS_LOOP_115_1                                              |        -|   7.30|        -|          -|         3|        1|       -|       yes|          -|         -|            -|            -|    -|
    |      o VITIS_LOOP_191_1                                                                 |        -|   7.30|        -|          -|         -|        -|       -|        no|          -|         -|            -|            -|    -|
    |       + greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_16  |   Timing|  -2.23|        -|          -|         -|        0|       -|    rewind|          -|         -|    334 (~0%)|    1331 (2%)|    -|
    |        o VITIS_LOOP_192_2_VITIS_LOOP_115_1                                              |        -|   7.30|        -|          -|         3|        1|       -|       yes|          -|         -|            -|            -|    -|
    |  + store_matrix_to_dram_safe                                                            |        -|   0.00|        -|          -|         -|        -|       -|        no|          -|    8 (3%)|    696 (~0%)|     877 (1%)|    -|
    |   + store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2                  |        -|   0.00|        -|          -|         -|        0|       -|    rewind|          -|    4 (1%)|    567 (~0%)|     692 (1%)|    -|
    |    o VITIS_LOOP_76_1_VITIS_LOOP_77_2                                                    |        -|   7.30|        -|          -|        10|        1|       -|       yes|          -|         -|            -|            -|    -|
    +-----------------------------------------------------------------------------------------+---------+-------+---------+-----------+----------+---------+--------+----------+-----------+----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface   | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|             |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem  | READ_WRITE | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem2 | WRITE_ONLY | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |                   |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+-----------------+------------+---------------+--------+----------+
| Interface       | Data Width | Address Width | Offset | Register |
+-----------------+------------+---------------+--------+----------+
| s_axi_control   | 32         | 7             | 16     | 0        |
| s_axi_control_r | 32         | 6             | 16     | 0        |
+-----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-----------------+----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface       | Register       | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-----------------+----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control   | CTRL           | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control   | GIER           | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control   | IP_IER         | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control   | IP_ISR         | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control   | rows           | 0x10   | 32    | W      | Data signal of rows              |                                                                      |
| s_axi_control   | cols           | 0x18   | 32    | W      | Data signal of cols              |                                                                      |
| s_axi_control   | t_capacity     | 0x20   | 32    | W      | Data signal of t_capacity        |                                                                      |
| s_axi_control   | k1             | 0x28   | 32    | W      | Data signal of k1                |                                                                      |
| s_axi_control   | k2             | 0x30   | 32    | W      | Data signal of k2                |                                                                      |
| s_axi_control   | verbose        | 0x38   | 32    | W      | Data signal of verbose           |                                                                      |
| s_axi_control   | debug_capacity | 0x40   | 32    | W      | Data signal of debug_capacity    |                                                                      |
| s_axi_control_r | A_dram_1       | 0x10   | 32    | W      | Data signal of A_dram            |                                                                      |
| s_axi_control_r | A_dram_2       | 0x14   | 32    | W      | Data signal of A_dram            |                                                                      |
| s_axi_control_r | debug_dram_1   | 0x1c   | 32    | W      | Data signal of debug_dram        |                                                                      |
| s_axi_control_r | debug_dram_2   | 0x20   | 32    | W      | Data signal of debug_dram        |                                                                      |
+-----------------+----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------+-----------+----------+
| Argument       | Direction | Datatype |
+----------------+-----------+----------+
| A_dram         | inout     | pointer  |
| rows           | in        | int      |
| cols           | in        | int      |
| t_capacity     | in        | int      |
| k1             | in        | int      |
| k2             | in        | int      |
| verbose        | in        | int      |
| debug_dram     | out       | pointer  |
| debug_capacity | in        | int      |
+----------------+-----------+----------+

* SW-to-HW Mapping
+----------------+-----------------+-----------+----------+------------------------------------------+
| Argument       | HW Interface    | HW Type   | HW Usage | HW Info                                  |
+----------------+-----------------+-----------+----------+------------------------------------------+
| A_dram         | m_axi_gmem      | interface |          | channel=0                                |
| A_dram         | s_axi_control_r | register  | offset   | name=A_dram_1 offset=0x10 range=32       |
| A_dram         | s_axi_control_r | register  | offset   | name=A_dram_2 offset=0x14 range=32       |
| rows           | s_axi_control   | register  |          | name=rows offset=0x10 range=32           |
| cols           | s_axi_control   | register  |          | name=cols offset=0x18 range=32           |
| t_capacity     | s_axi_control   | register  |          | name=t_capacity offset=0x20 range=32     |
| k1             | s_axi_control   | register  |          | name=k1 offset=0x28 range=32             |
| k2             | s_axi_control   | register  |          | name=k2 offset=0x30 range=32             |
| verbose        | s_axi_control   | register  |          | name=verbose offset=0x38 range=32        |
| debug_dram     | m_axi_gmem2     | interface |          | channel=0                                |
| debug_dram     | s_axi_control_r | register  | offset   | name=debug_dram_1 offset=0x1c range=32   |
| debug_dram     | s_axi_control_r | register  | offset   | name=debug_dram_2 offset=0x20 range=32   |
| debug_capacity | s_axi_control   | register  |          | name=debug_capacity offset=0x40 range=32 |
+----------------+-----------------+-----------+----------+------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* All M_AXI Variable Accesses
+--------------+------------+-------------------------------------+-----------+--------------+-----------------+------------------------------------+------------+-------------------------------------------------+
| HW Interface | Variable   | Access Location                     | Direction | Burst Status | Loop            | Loop Location                      | Resolution | Problem                                         |
+--------------+------------+-------------------------------------+-----------+--------------+-----------------+------------------------------------+------------+-------------------------------------------------+
| m_axi_gmem   | A_dram     | fmm_hls_greedy_potential.cpp:63:38  | read      | Fail         | VITIS_LOOP_59_4 | fmm_hls_greedy_potential.cpp:59:26 | 214-232    | Access load is in the conditional branch        |
| m_axi_gmem   | A_dram     | fmm_hls_greedy_potential.cpp:81:29  | write     | Fail         | VITIS_LOOP_77_2 | fmm_hls_greedy_potential.cpp:77:26 | 214-232    | Access store is in the conditional branch       |
| m_axi_gmem2  | debug_dram | fmm_hls_greedy_potential.cpp:250:23 | write     | Fail         |                 |                                    | 214-227    | Volatile or Atomic access cannot be transformed |
| m_axi_gmem2  | debug_dram | fmm_hls_greedy_potential.cpp:251:23 | write     | Fail         |                 |                                    | 214-227    | Volatile or Atomic access cannot be transformed |
| m_axi_gmem2  | debug_dram | fmm_hls_greedy_potential.cpp:252:23 | write     | Fail         |                 |                                    | 214-227    | Volatile or Atomic access cannot be transformed |
| m_axi_gmem2  | debug_dram | fmm_hls_greedy_potential.cpp:253:23 | write     | Fail         |                 |                                    | 214-227    | Volatile or Atomic access cannot be transformed |
| m_axi_gmem2  | debug_dram | fmm_hls_greedy_potential.cpp:254:23 | write     | Fail         |                 |                                    | 214-227    | Volatile or Atomic access cannot be transformed |
| m_axi_gmem2  | debug_dram | fmm_hls_greedy_potential.cpp:267:34 | write     | Fail         |                 |                                    | 214-227    | Volatile or Atomic access cannot be transformed |
| m_axi_gmem2  | debug_dram | fmm_hls_greedy_potential.cpp:268:34 | write     | Fail         |                 |                                    | 214-227    | Volatile or Atomic access cannot be transformed |
| m_axi_gmem2  | debug_dram | fmm_hls_greedy_potential.cpp:269:34 | write     | Fail         |                 |                                    | 214-227    | Volatile or Atomic access cannot be transformed |
| m_axi_gmem2  | debug_dram | fmm_hls_greedy_potential.cpp:270:34 | write     | Fail         |                 |                                    | 214-227    | Volatile or Atomic access cannot be transformed |
| m_axi_gmem2  | debug_dram | fmm_hls_greedy_potential.cpp:271:34 | write     | Fail         |                 |                                    | 214-227    | Volatile or Atomic access cannot be transformed |
| m_axi_gmem2  | debug_dram | fmm_hls_greedy_potential.cpp:309:27 | write     | Fail         |                 |                                    | 214-227    | Volatile or Atomic access cannot be transformed |
+--------------+------------+-------------------------------------+-----------+--------------+-----------------+------------------------------------+------------+-------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------------------------------------------------------------------+-----+--------+------------------+--------+----------+---------+
| Name                                                                                | DSP | Pragma | Variable         | Op     | Impl     | Latency |
+-------------------------------------------------------------------------------------+-----+--------+------------------+--------+----------+---------+
| + fmm_reduce_kernel                                                                 | 39  |        |                  |        |          |         |
|  + Block_entry_proc_1                                                               | 4   |        |                  |        |          |         |
|    mul_32s_32s_64_1_1_U11                                                           | 4   |        | mul_ln304        | mul    | auto     | 0       |
|    icmp_ln305_fu_128_p2                                                             |     |        | icmp_ln305       | setgt  | auto     | 0       |
|    icmp_ln305_1_fu_133_p2                                                           |     |        | icmp_ln305_1     | setlt  | auto     | 0       |
|    and_ln305_fu_138_p2                                                              |     |        | and_ln305        | and    | auto     | 0       |
|    xor_ln306_fu_110_p2                                                              |     |        | xor_ln306        | xor    | auto     | 0       |
|    icmp_ln306_fu_116_p2                                                             |     |        | icmp_ln306       | setlt  | auto     | 0       |
|    and_ln306_fu_122_p2                                                              |     |        | and_ln306        | and    | auto     | 0       |
|  + Block_entry_proc                                                                 | 35  |        |                  |        |          |         |
|    and_ln307_fu_231_p2                                                              |     |        | and_ln307        | and    | auto     | 0       |
|    icmp_ln308_fu_237_p2                                                             |     |        | icmp_ln308       | setgt  | auto     | 0       |
|    select_ln309_fu_243_p3                                                           |     |        | select_ln309     | select | auto_sel | 0       |
|   + load_matrix_from_dram_safe                                                      | 8   |        |                  |        |          |         |
|     empty_41_fu_115_p2                                                              |     |        | empty_41         | setgt  | auto     | 0       |
|     smax_fu_121_p3                                                                  |     |        | smax             | select | auto_sel | 0       |
|     empty_42_fu_129_p2                                                              |     |        | empty_42         | setgt  | auto     | 0       |
|     smax2_fu_135_p3                                                                 |     |        | smax2            | select | auto_sel | 0       |
|     mul_31ns_31ns_62_1_1_U28                                                        | 4   |        | mul_ln58         | mul    | auto     | 0       |
|    + load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2            | 0   |        |                  |        |          |         |
|      icmp_ln49_fu_84_p2                                                             |     |        | icmp_ln49        | seteq  | auto     | 0       |
|      add_ln49_1_fu_90_p2                                                            |     |        | add_ln49_1       | add    | fabric   | 0       |
|      add_ln49_fu_102_p2                                                             |     |        | add_ln49         | add    | fabric   | 0       |
|      icmp_ln51_fu_108_p2                                                            |     |        | icmp_ln51        | seteq  | auto     | 0       |
|      select_ln49_fu_114_p3                                                          |     |        | select_ln49      | select | auto_sel | 0       |
|      select_ln49_1_fu_122_p3                                                        |     |        | select_ln49_1    | select | auto_sel | 0       |
|      add_ln51_fu_166_p2                                                             |     |        | add_ln51         | add    | fabric   | 0       |
|    + load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4            | 4   |        |                  |        |          |         |
|      icmp_ln59_fu_189_p2                                                            |     |        | icmp_ln59        | setlt  | auto     | 0       |
|      icmp_ln58_fu_194_p2                                                            |     |        | icmp_ln58        | seteq  | auto     | 0       |
|      add_ln58_1_fu_199_p2                                                           |     |        | add_ln58_1       | add    | fabric   | 0       |
|      add_ln58_fu_208_p2                                                             |     |        | add_ln58         | add    | fabric   | 0       |
|      select_ln58_fu_214_p3                                                          |     |        | select_ln58      | select | auto_sel | 0       |
|      select_ln58_1_fu_222_p3                                                        |     |        | select_ln58_1    | select | auto_sel | 0       |
|      add_ln65_1_fu_254_p2                                                           |     |        | add_ln65_1       | add    | fabric   | 0       |
|      mul_32s_31ns_62_1_1_U20                                                        | 4   |        | empty            | mul    | auto     | 0       |
|      add_ln65_fu_293_p2                                                             |     |        | add_ln65         | add    | fabric   | 0       |
|      add_ln61_fu_305_p2                                                             |     |        | add_ln61         | add    | fabric   | 0       |
|      icmp_ln62_fu_320_p2                                                            |     |        | icmp_ln62        | seteq  | auto     | 0       |
|      add_ln63_fu_334_p2                                                             |     |        | add_ln63         | add    | fabric   | 0       |
|      add_ln59_fu_268_p2                                                             |     |        | add_ln59         | add    | fabric   | 0       |
|   + greedy_potential_reduce_with_debug                                              | 19  |        |                  |        |          |         |
|     icmp_ln244_fu_1105_p2                                                           |     |        | icmp_ln244       | setgt  | auto     | 0       |
|     mul_32ns_34ns_64_1_1_U128                                                       | 4   |        | mul              | mul    | auto     | 0       |
|     rec_capacity_fu_1125_p3                                                         |     |        | rec_capacity     | select | auto_sel | 0       |
|     icmp_ln248_fu_1132_p2                                                           |     |        | icmp_ln248       | seteq  | auto     | 0       |
|     add_ln251_fu_1177_p2                                                            |     |        | add_ln251        | add    | fabric   | 0       |
|     add_ln252_fu_1251_p2                                                            |     |        | add_ln252        | add    | fabric   | 0       |
|     add_ln253_fu_1284_p2                                                            |     |        | add_ln253        | add    | fabric   | 0       |
|     total_cols_fu_1203_p2                                                           |     |        | total_cols       | add    | fabric   | 0       |
|     total_rows_fu_1213_p2                                                           |     |        | total_rows       | add    | fabric   | 0       |
|     empty_43_fu_1223_p2                                                             |     |        | empty_43         | setgt  | auto     | 0       |
|     smax_fu_1229_p3                                                                 |     |        | smax             | select | auto_sel | 0       |
|     empty_44_fu_1237_p2                                                             |     |        | empty_44         | setgt  | auto     | 0       |
|     smax1_fu_1243_p3                                                                |     |        | smax1            | select | auto_sel | 0       |
|     mul_31ns_31ns_62_1_1_U127                                                       | 4   |        | mul_ln250        | mul    | auto     | 0       |
|     add_ln254_fu_1309_p2                                                            |     |        | add_ln254        | add    | fabric   | 0       |
|     cmp2_i140_i_i_fu_1342_p2                                                        |     |        | cmp2_i140_i_i    | setne  | auto     | 0       |
|     empty_45_fu_1351_p2                                                             |     |        | empty_45         | setgt  | auto     | 0       |
|     smax3_fu_1356_p3                                                                |     |        | smax3            | select | auto_sel | 0       |
|     R_fu_1377_p2                                                                    |     |        | R                | add    | fabric   | 0       |
|     icmp_ln224_fu_1390_p2                                                           |     |        | icmp_ln224       | setlt  | auto     | 0       |
|     add_ln224_fu_1395_p2                                                            |     |        | add_ln224        | add    | fabric   | 0       |
|     add_ln117_fu_1429_p2                                                            |     |        | add_ln117        | add    | fabric   | 0       |
|     icmp_ln224_1_fu_1518_p2                                                         |     |        | icmp_ln224_1     | seteq  | auto     | 0       |
|     icmp_ln228_fu_1550_p2                                                           |     |        | icmp_ln228       | setgt  | auto     | 0       |
|     icmp_ln208_fu_1570_p2                                                           |     |        | icmp_ln208       | setlt  | auto     | 0       |
|     mul_32s_32s_32_1_1_U129                                                         | 3   |        | score            | mul    | auto     | 0       |
|     icmp_ln129_1_fu_1580_p2                                                         |     |        | icmp_ln129_1     | setlt  | auto     | 0       |
|     new_col_fu_1585_p2                                                              |     |        | new_col          | add    | fabric   | 0       |
|     new_row_1_fu_1590_p2                                                            |     |        | new_row_1        | add    | fabric   | 0       |
|     add_ln132_1_fu_1599_p2                                                          |     |        | add_ln132_1      | add    | fabric   | 0       |
|     add_ln119_fu_1633_p2                                                            |     |        | add_ln119        | add    | fabric   | 0       |
|     add_ln133_1_fu_1639_p2                                                          |     |        | add_ln133_1      | add    | fabric   | 0       |
|     add_ln135_1_fu_1668_p2                                                          |     |        | add_ln135_1      | add    | fabric   | 0       |
|     add_ln147_1_fu_1675_p2                                                          |     |        | add_ln147_1      | add    | fabric   | 0       |
|     R_1_fu_1688_p2                                                                  |     |        | R_1              | add    | fabric   | 0       |
|     add_ln191_2_fu_1697_p2                                                          |     |        | add_ln191_2      | add    | fabric   | 0       |
|     icmp_ln192_fu_1707_p2                                                           |     |        | icmp_ln192       | setlt  | auto     | 0       |
|     add_ln192_fu_1712_p2                                                            |     |        | add_ln192        | add    | fabric   | 0       |
|     add_ln117_1_fu_1746_p2                                                          |     |        | add_ln117_1      | add    | fabric   | 0       |
|     mul_64ns_31ns_95_3_1_U130                                                       | 8   |        | mul_ln191        | mul    | auto     | 2       |
|     add_ln191_fu_1756_p2                                                            |     |        | add_ln191        | add    | fabric   | 0       |
|     icmp_ln152_fu_1762_p2                                                           |     |        | icmp_ln152       | setlt  | auto     | 0       |
|     t_old_fu_1768_p2                                                                |     |        | t_old            | add    | fabric   | 0       |
|     rowt_fu_1785_p2                                                                 |     |        | rowt             | add    | fabric   | 0       |
|     colt_fu_1790_p2                                                                 |     |        | colt             | add    | fabric   | 0       |
|     add_ln176_fu_1823_p2                                                            |     |        | add_ln176        | add    | fabric   | 0       |
|     r_fu_1836_p2                                                                    |     |        | r                | add    | fabric   | 0       |
|     icmp_ln163_fu_1841_p2                                                           |     |        | icmp_ln163       | setgt  | auto     | 0       |
|     xor_ln171_fu_1866_p2                                                            |     |        | xor_ln171        | xor    | auto     | 0       |
|     icmp_ln171_fu_1872_p2                                                           |     |        | icmp_ln171       | setgt  | auto     | 0       |
|     and_ln171_fu_1877_p2                                                            |     |        | and_ln171        | and    | auto     | 0       |
|     empty_47_fu_1883_p2                                                             |     |        | empty_47         | seteq  | auto     | 0       |
|     empty_48_fu_1889_p2                                                             |     |        | empty_48         | seteq  | auto     | 0       |
|     empty_49_fu_1895_p2                                                             |     |        | empty_49         | or     | auto     | 0       |
|     add_ln172_2_fu_1923_p2                                                          |     |        | add_ln172_2      | add    | fabric   | 0       |
|     add_ln172_fu_1933_p2                                                            |     |        | add_ln172        | add    | fabric   | 0       |
|     add_ln173_2_fu_1967_p2                                                          |     |        | add_ln173_2      | add    | fabric   | 0       |
|     add_ln173_fu_1982_p2                                                            |     |        | add_ln173        | add    | fabric   | 0       |
|     mul_32s_32s_32_1_1_U129                                                         | 3   |        | mul_ln214        | mul    | auto     | 0       |
|     score_1_fu_1991_p2                                                              |     |        | score_1          | add    | fabric   | 0       |
|     icmp_ln230_fu_1995_p2                                                           |     |        | icmp_ln230       | setgt  | auto     | 0       |
|     r1_2_fu_2001_p3                                                                 |     |        | r1_2             | select | auto_sel | 0       |
|     r2_2_fu_2013_p3                                                                 |     |        | r2_2             | select | auto_sel | 0       |
|     sign_2_fu_2022_p3                                                               |     |        | sign_2           | select | auto_sel | 0       |
|     best_score_2_fu_2031_p3                                                         |     |        | best_score_2     | select | auto_sel | 0       |
|     icmp_ln232_fu_2049_p2                                                           |     |        | icmp_ln232       | setgt  | auto     | 0       |
|     icmp_ln208_1_fu_2069_p2                                                         |     |        | icmp_ln208_1     | setlt  | auto     | 0       |
|     mul_32s_32s_32_1_1_U129                                                         | 3   |        | score_2          | mul    | auto     | 0       |
|     icmp_ln129_2_fu_2079_p2                                                         |     |        | icmp_ln129_2     | setlt  | auto     | 0       |
|     new_col_2_fu_2084_p2                                                            |     |        | new_col_2        | add    | fabric   | 0       |
|     new_row_2_fu_2089_p2                                                            |     |        | new_row_2        | add    | fabric   | 0       |
|     add_ln132_2_fu_2098_p2                                                          |     |        | add_ln132_2      | add    | fabric   | 0       |
|     add_ln119_5_fu_2132_p2                                                          |     |        | add_ln119_5      | add    | fabric   | 0       |
|     add_ln133_2_fu_2138_p2                                                          |     |        | add_ln133_2      | add    | fabric   | 0       |
|     add_ln135_2_fu_2167_p2                                                          |     |        | add_ln135_2      | add    | fabric   | 0       |
|     add_ln147_2_fu_2174_p2                                                          |     |        | add_ln147_2      | add    | fabric   | 0       |
|     R_2_fu_2187_p2                                                                  |     |        | R_2              | add    | fabric   | 0       |
|     add_ln191_3_fu_2196_p2                                                          |     |        | add_ln191_3      | add    | fabric   | 0       |
|     icmp_ln192_1_fu_2206_p2                                                         |     |        | icmp_ln192_1     | setlt  | auto     | 0       |
|     add_ln192_2_fu_2211_p2                                                          |     |        | add_ln192_2      | add    | fabric   | 0       |
|     add_ln117_2_fu_2245_p2                                                          |     |        | add_ln117_2      | add    | fabric   | 0       |
|     mul_64ns_31ns_95_3_1_U130                                                       | 8   |        | mul_ln191_1      | mul    | auto     | 2       |
|     add_ln191_1_fu_2255_p2                                                          |     |        | add_ln191_1      | add    | fabric   | 0       |
|     icmp_ln152_1_fu_2261_p2                                                         |     |        | icmp_ln152_1     | setlt  | auto     | 0       |
|     t_old_1_fu_2267_p2                                                              |     |        | t_old_1          | add    | fabric   | 0       |
|     rowt_1_fu_2284_p2                                                               |     |        | rowt_1           | add    | fabric   | 0       |
|     colt_1_fu_2289_p2                                                               |     |        | colt_1           | add    | fabric   | 0       |
|     add_ln176_1_fu_2322_p2                                                          |     |        | add_ln176_1      | add    | fabric   | 0       |
|     r_4_fu_2332_p2                                                                  |     |        | r_4              | add    | fabric   | 0       |
|     icmp_ln163_1_fu_2341_p2                                                         |     |        | icmp_ln163_1     | setgt  | auto     | 0       |
|     xor_ln171_1_fu_2365_p2                                                          |     |        | xor_ln171_1      | xor    | auto     | 0       |
|     icmp_ln171_1_fu_2371_p2                                                         |     |        | icmp_ln171_1     | setgt  | auto     | 0       |
|     and_ln171_1_fu_2376_p2                                                          |     |        | and_ln171_1      | and    | auto     | 0       |
|     empty_51_fu_2382_p2                                                             |     |        | empty_51         | seteq  | auto     | 0       |
|     empty_52_fu_2388_p2                                                             |     |        | empty_52         | seteq  | auto     | 0       |
|     empty_53_fu_2394_p2                                                             |     |        | empty_53         | or     | auto     | 0       |
|     add_ln172_3_fu_2422_p2                                                          |     |        | add_ln172_3      | add    | fabric   | 0       |
|     add_ln172_1_fu_2432_p2                                                          |     |        | add_ln172_1      | add    | fabric   | 0       |
|     add_ln173_3_fu_2466_p2                                                          |     |        | add_ln173_3      | add    | fabric   | 0       |
|     add_ln173_1_fu_2481_p2                                                          |     |        | add_ln173_1      | add    | fabric   | 0       |
|     mul_32s_32s_32_1_1_U129                                                         | 3   |        | mul_ln214_1      | mul    | auto     | 0       |
|     score_3_fu_2490_p2                                                              |     |        | score_3          | add    | fabric   | 0       |
|     icmp_ln234_fu_2495_p2                                                           |     |        | icmp_ln234       | setgt  | auto     | 0       |
|     r1_4_fu_2501_p3                                                                 |     |        | r1_4             | select | auto_sel | 0       |
|     r2_4_fu_2513_p3                                                                 |     |        | r2_4             | select | auto_sel | 0       |
|     sign_4_fu_2522_p3                                                               |     |        | sign_4           | select | auto_sel | 0       |
|     best_score_4_fu_2531_p3                                                         |     |        | best_score_4     | select | auto_sel | 0       |
|     add_ln224_1_fu_2540_p2                                                          |     |        | add_ln224_1      | add    | fabric   | 0       |
|     add_ln223_fu_1528_p2                                                            |     |        | add_ln223        | add    | fabric   | 0       |
|     icmp_ln262_fu_1449_p2                                                           |     |        | icmp_ln262       | setlt  | auto     | 0       |
|     icmp_ln129_fu_1459_p2                                                           |     |        | icmp_ln129       | setlt  | auto     | 0       |
|     new_col_3_fu_1464_p2                                                            |     |        | new_col_3        | add    | fabric   | 0       |
|     new_row_fu_2546_p2                                                              |     |        | new_row          | add    | fabric   | 0       |
|     add_ln132_3_fu_1493_p2                                                          |     |        | add_ln132_3      | add    | fabric   | 0       |
|     add_ln132_fu_1507_p2                                                            |     |        | add_ln132        | add    | fabric   | 0       |
|     icmp_ln133_fu_2550_p2                                                           |     |        | icmp_ln133       | seteq  | auto     | 0       |
|     select_ln133_fu_2556_p3                                                         |     |        | select_ln133     | select | auto_sel | 0       |
|     add_ln133_3_fu_2589_p2                                                          |     |        | add_ln133_3      | add    | fabric   | 0       |
|     add_ln133_fu_2599_p2                                                            |     |        | add_ln133        | add    | fabric   | 0       |
|     cmp34_i_i_fu_2609_p2                                                            |     |        | cmp34_i_i        | setne  | auto     | 0       |
|     add_ln135_fu_2634_p2                                                            |     |        | add_ln135        | add    | fabric   | 0       |
|     add_ln147_fu_2641_p2                                                            |     |        | add_ln147        | add    | fabric   | 0       |
|     icmp_ln265_fu_2656_p2                                                           |     |        | icmp_ln265       | setlt  | auto     | 0       |
|     base_fu_2667_p2                                                                 |     |        | base             | add    | fabric   | 0       |
|     add_ln267_fu_2685_p2                                                            |     |        | add_ln267        | add    | fabric   | 0       |
|     add_ln268_fu_2767_p2                                                            |     |        | add_ln268        | add    | fabric   | 0       |
|     add_ln268_1_fu_2784_p2                                                          |     |        | add_ln268_1      | add    | fabric   | 0       |
|     add_ln269_fu_2809_p2                                                            |     |        | add_ln269        | add    | fabric   | 0       |
|     add_ln269_1_fu_2826_p2                                                          |     |        | add_ln269_1      | add    | fabric   | 0       |
|     add_ln270_fu_2851_p2                                                            |     |        | add_ln270        | add    | fabric   | 0       |
|     add_ln270_1_fu_2868_p2                                                          |     |        | add_ln270_1      | add    | fabric   | 0       |
|     total_cols_1_fu_2710_p2                                                         |     |        | total_cols_1     | add    | fabric   | 0       |
|     total_rows_1_fu_2719_p2                                                         |     |        | total_rows_1     | add    | fabric   | 0       |
|     empty_55_fu_2728_p2                                                             |     |        | empty_55         | setgt  | auto     | 0       |
|     smax21_fu_2734_p3                                                               |     |        | smax21           | select | auto_sel | 0       |
|     empty_56_fu_2742_p2                                                             |     |        | empty_56         | setgt  | auto     | 0       |
|     smax22_fu_2748_p3                                                               |     |        | smax22           | select | auto_sel | 0       |
|     mul_31ns_31ns_62_1_1_U127                                                       | 4   |        | mul_ln266        | mul    | auto     | 0       |
|     add_ln271_fu_2901_p2                                                            |     |        | add_ln271        | add    | fabric   | 0       |
|     add_ln271_1_fu_2918_p2                                                          |     |        | add_ln271_1      | add    | fabric   | 0       |
|     rec_idx_2_fu_2756_p2                                                            |     |        | rec_idx_2        | add    | fabric   | 0       |
|     add_ln274_fu_2947_p2                                                            |     |        | add_ln274        | add    | fabric   | 0       |
|     icmp_ln274_fu_2976_p2                                                           |     |        | icmp_ln274       | setgt  | auto     | 0       |
|     add_ln259_fu_2982_p2                                                            |     |        | add_ln259        | add    | fabric   | 0       |
|    + greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1   | 0   |        |                  |        |          |         |
|      icmp_ln92_fu_133_p2                                                            |     |        | icmp_ln92        | setlt  | auto     | 0       |
|      icmp_ln106_fu_252_p2                                                           |     |        | icmp_ln106       | setgt  | auto     | 0       |
|      add_ln106_fu_258_p2                                                            |     |        | add_ln106        | add    | fabric   | 0       |
|      select_ln106_fu_264_p3                                                         |     |        | select_ln106     | select | auto_sel | 0       |
|      s_12_fu_276_p2                                                                 |     |        | s_12             | add    | fabric   | 0       |
|      icmp_ln103_fu_138_p2                                                           |     |        | icmp_ln103       | seteq  | auto     | 0       |
|      add_ln103_2_fu_143_p2                                                          |     |        | add_ln103_2      | add    | fabric   | 0       |
|      add_ln103_fu_210_p2                                                            |     |        | add_ln103        | add    | fabric   | 0       |
|      select_ln103_fu_149_p3                                                         |     |        | select_ln103     | select | auto_sel | 0       |
|      select_ln103_1_fu_283_p3                                                       |     |        | select_ln103_1   | select | auto_sel | 0       |
|      select_ln103_2_fu_216_p3                                                       |     |        | select_ln103_2   | select | auto_sel | 0       |
|      select_ln103_3_fu_290_p3                                                       |     |        | select_ln103_3   | select | auto_sel | 0       |
|      add_ln94_3_fu_181_p2                                                           |     |        | add_ln94_3       | add    | fabric   | 0       |
|      add_ln94_2_fu_227_p2                                                           |     |        | add_ln94_2       | add    | fabric   | 0       |
|      icmp_ln94_fu_297_p2                                                            |     |        | icmp_ln94        | setne  | auto     | 0       |
|      add_ln94_fu_303_p2                                                             |     |        | add_ln94         | add    | fabric   | 0       |
|      cnt_4_fu_309_p3                                                                |     |        | cnt_4            | select | auto_sel | 0       |
|      add_ln92_fu_191_p2                                                             |     |        | add_ln92         | add    | fabric   | 0       |
|    + greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_1                   | 0   |        |                  |        |          |         |
|      icmp_ln115_fu_135_p2                                                           |     |        | icmp_ln115       | setlt  | auto     | 0       |
|      add_ln115_fu_141_p2                                                            |     |        | add_ln115        | add    | fabric   | 0       |
|      add_ln117_fu_151_p2                                                            |     |        | add_ln117        | add    | fabric   | 0       |
|      icmp_ln118_fu_201_p2                                                           |     |        | icmp_ln118       | seteq  | auto     | 0       |
|      icmp_ln120_fu_207_p2                                                           |     |        | icmp_ln120       | seteq  | auto     | 0       |
|      icmp_ln121_fu_212_p2                                                           |     |        | icmp_ln121       | seteq  | auto     | 0       |
|      p_7_fu_217_p2                                                                  |     |        | p_7              | add    | fabric   | 0       |
|      sub_ln122_fu_226_p2                                                            |     |        | sub_ln122        | sub    | fabric   | 0       |
|      icmp_ln122_fu_236_p2                                                           |     |        | icmp_ln122       | seteq  | auto     | 0       |
|      add_ln122_fu_242_p2                                                            |     |        | add_ln122        | add    | fabric   | 0       |
|      n_8_fu_248_p3                                                                  |     |        | n_8              | select | auto_sel | 0       |
|      or_ln120_fu_256_p2                                                             |     |        | or_ln120         | or     | auto     | 0       |
|      xor_ln121_fu_262_p2                                                            |     |        | xor_ln121        | xor    | auto     | 0       |
|      or_ln121_fu_268_p2                                                             |     |        | or_ln121         | or     | auto     | 0       |
|      p_3_fu_274_p3                                                                  |     |        | p_3              | select | auto_sel | 0       |
|      or_ln121_1_fu_282_p2                                                           |     |        | or_ln121_1       | or     | auto     | 0       |
|      n_2_fu_288_p3                                                                  |     |        | n_2              | select | auto_sel | 0       |
|    + greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_13                  | 0   |        |                  |        |          |         |
|      icmp_ln115_fu_113_p2                                                           |     |        | icmp_ln115       | setlt  | auto     | 0       |
|      add_ln115_fu_119_p2                                                            |     |        | add_ln115        | add    | fabric   | 0       |
|      add_ln117_fu_129_p2                                                            |     |        | add_ln117        | add    | fabric   | 0       |
|      icmp_ln118_fu_177_p2                                                           |     |        | icmp_ln118       | seteq  | auto     | 0       |
|      icmp_ln120_fu_183_p2                                                           |     |        | icmp_ln120       | setne  | auto     | 0       |
|      icmp_ln121_fu_189_p2                                                           |     |        | icmp_ln121       | seteq  | auto     | 0       |
|      and_ln120_fu_195_p2                                                            |     |        | and_ln120        | and    | auto     | 0       |
|      add_ln121_fu_201_p2                                                            |     |        | add_ln121        | add    | fabric   | 0       |
|      select_ln120_fu_207_p3                                                         |     |        | select_ln120     | select | auto_sel | 0       |
|      p_4_fu_215_p3                                                                  |     |        | p_4              | select | auto_sel | 0       |
|    + greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1                   | 0   |        |                  |        |          |         |
|      icmp_ln135_fu_106_p2                                                           |     |        | icmp_ln135       | setlt  | auto     | 0       |
|      add_ln135_fu_112_p2                                                            |     |        | add_ln135        | add    | fabric   | 0       |
|      add_ln137_fu_122_p2                                                            |     |        | add_ln137        | add    | fabric   | 0       |
|      add_ln139_fu_133_p2                                                            |     |        | add_ln139        | add    | fabric   | 0       |
|      add_ln144_fu_139_p2                                                            |     |        | add_ln144        | add    | fabric   | 0       |
|      icmp_ln138_fu_158_p2                                                           |     |        | icmp_ln138       | seteq  | auto     | 0       |
|      icmp_ln140_fu_164_p2                                                           |     |        | icmp_ln140       | seteq  | auto     | 0       |
|      icmp_ln141_fu_170_p2                                                           |     |        | icmp_ln141       | seteq  | auto     | 0       |
|    + greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_1  | 0   |        |                  |        |          |         |
|      icmp_ln115_fu_196_p2                                                           |     |        | icmp_ln115       | setlt  | auto     | 0       |
|      icmp_ln196_fu_328_p2                                                           |     |        | icmp_ln196       | setgt  | auto     | 0       |
|      s_7_fu_346_p3                                                                  |     |        | s_7              | select | auto_sel | 0       |
|      icmp_ln197_fu_364_p2                                                           |     |        | icmp_ln197       | setgt  | auto     | 0       |
|      s_9_fu_382_p3                                                                  |     |        | s_9              | select | auto_sel | 0       |
|      icmp_ln192_fu_201_p2                                                           |     |        | icmp_ln192       | seteq  | auto     | 0       |
|      add_ln192_fu_206_p2                                                            |     |        | add_ln192        | add    | fabric   | 0       |
|      add_ln192_1_fu_215_p2                                                          |     |        | add_ln192_1      | add    | fabric   | 0       |
|      select_ln193_fu_221_p3                                                         |     |        | select_ln193     | select | auto_sel | 0       |
|      select_ln193_1_fu_391_p3                                                       |     |        | select_ln193_1   | select | auto_sel | 0       |
|      select_ln193_2_fu_398_p3                                                       |     |        | select_ln193_2   | select | auto_sel | 0       |
|      select_ln192_fu_229_p3                                                         |     |        | select_ln192     | select | auto_sel | 0       |
|      select_ln192_1_fu_405_p3                                                       |     |        | select_ln192_1   | select | auto_sel | 0       |
|      add_ln117_fu_290_p2                                                            |     |        | add_ln117        | add    | fabric   | 0       |
|      icmp_ln118_fu_412_p2                                                           |     |        | icmp_ln118       | seteq  | auto     | 0       |
|      icmp_ln120_fu_418_p2                                                           |     |        | icmp_ln120       | seteq  | auto     | 0       |
|      icmp_ln121_fu_424_p2                                                           |     |        | icmp_ln121       | seteq  | auto     | 0       |
|      p_5_fu_430_p2                                                                  |     |        | p_5              | add    | fabric   | 0       |
|      sub_ln122_fu_440_p2                                                            |     |        | sub_ln122        | sub    | fabric   | 0       |
|      icmp_ln122_fu_450_p2                                                           |     |        | icmp_ln122       | seteq  | auto     | 0       |
|      add_ln122_fu_456_p2                                                            |     |        | add_ln122        | add    | fabric   | 0       |
|      n_4_fu_462_p3                                                                  |     |        | n_4              | select | auto_sel | 0       |
|      or_ln120_fu_470_p2                                                             |     |        | or_ln120         | or     | auto     | 0       |
|      or_ln121_fu_476_p2                                                             |     |        | or_ln121         | or     | auto     | 0       |
|      n_5_fu_482_p3                                                                  |     |        | n_5              | select | auto_sel | 0       |
|      xor_ln121_fu_490_p2                                                            |     |        | xor_ln121        | xor    | auto     | 0       |
|      or_ln121_2_fu_496_p2                                                           |     |        | or_ln121_2       | or     | auto     | 0       |
|      p_6_fu_502_p3                                                                  |     |        | p_6              | select | auto_sel | 0       |
|      add_ln115_fu_249_p2                                                            |     |        | add_ln115        | add    | fabric   | 0       |
|    + greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1                   | 0   |        |                  |        |          |         |
|      icmp_ln157_fu_102_p2                                                           |     |        | icmp_ln157       | setlt  | auto     | 0       |
|      add_ln157_fu_108_p2                                                            |     |        | add_ln157        | add    | fabric   | 0       |
|      add_ln159_2_fu_138_p2                                                          |     |        | add_ln159_2      | add    | fabric   | 0       |
|      add_ln159_fu_148_p2                                                            |     |        | add_ln159        | add    | fabric   | 0       |
|      icmp_ln160_fu_159_p2                                                           |     |        | icmp_ln160       | seteq  | auto     | 0       |
|    + greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_2                   | 0   |        |                  |        |          |         |
|      add_ln165_2_fu_153_p2                                                          |     |        | add_ln165_2      | add    | fabric   | 0       |
|      add_ln165_fu_163_p2                                                            |     |        | add_ln165        | add    | fabric   | 0       |
|      icmp_ln166_fu_196_p2                                                           |     |        | icmp_ln166       | seteq  | auto     | 0       |
|      move_type_4_fu_202_p3                                                          |     |        | move_type_4      | select | auto_sel | 0       |
|      row2_4_fu_211_p3                                                               |     |        | row2_4           | select | auto_sel | 0       |
|      add_ln163_fu_178_p2                                                            |     |        | add_ln163        | add    | fabric   | 0       |
|      icmp_ln163_fu_184_p2                                                           |     |        | icmp_ln163       | setgt  | auto     | 0       |
|      or_cond284_i_fu_219_p2                                                         |     |        | or_cond284_i     | and    | auto     | 0       |
|    + greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3                   | 0   |        |                  |        |          |         |
|      cmp80_i_i431_i_i_fu_105_p2                                                     |     |        | cmp80_i_i431_i_i | seteq  | auto     | 0       |
|      icmp_ln174_fu_123_p2                                                           |     |        | icmp_ln174       | setlt  | auto     | 0       |
|      add_ln174_fu_129_p2                                                            |     |        | add_ln174        | add    | fabric   | 0       |
|      add_ln176_fu_139_p2                                                            |     |        | add_ln176        | add    | fabric   | 0       |
|      add_ln179_fu_161_p2                                                            |     |        | add_ln179        | add    | fabric   | 0       |
|      add_ln181_fu_170_p2                                                            |     |        | add_ln181        | add    | fabric   | 0       |
|      icmp_ln177_fu_155_p2                                                           |     |        | icmp_ln177       | seteq  | auto     | 0       |
|      v2_fu_179_p2                                                                   |     |        | v2               | sub    | fabric   | 0       |
|      v2_2_fu_184_p3                                                                 |     |        | v2_2             | select | auto_sel | 0       |
|    + greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_14                  | 0   |        |                  |        |          |         |
|      icmp_ln115_fu_115_p2                                                           |     |        | icmp_ln115       | setlt  | auto     | 0       |
|      add_ln115_fu_121_p2                                                            |     |        | add_ln115        | add    | fabric   | 0       |
|      add_ln117_fu_131_p2                                                            |     |        | add_ln117        | add    | fabric   | 0       |
|      icmp_ln118_fu_178_p2                                                           |     |        | icmp_ln118       | seteq  | auto     | 0       |
|      icmp_ln120_fu_184_p2                                                           |     |        | icmp_ln120       | seteq  | auto     | 0       |
|      icmp_ln121_fu_189_p2                                                           |     |        | icmp_ln121       | seteq  | auto     | 0       |
|      sub_ln122_fu_197_p2                                                            |     |        | sub_ln122        | sub    | fabric   | 0       |
|      icmp_ln122_fu_207_p2                                                           |     |        | icmp_ln122       | seteq  | auto     | 0       |
|      add_ln122_fu_213_p2                                                            |     |        | add_ln122        | add    | fabric   | 0       |
|      n_6_fu_219_p3                                                                  |     |        | n_6              | select | auto_sel | 0       |
|      or_ln120_fu_227_p2                                                             |     |        | or_ln120         | or     | auto     | 0       |
|      or_ln120_1_fu_233_p2                                                           |     |        | or_ln120_1       | or     | auto     | 0       |
|      n_7_fu_239_p3                                                                  |     |        | n_7              | select | auto_sel | 0       |
|    + greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_15                  | 0   |        |                  |        |          |         |
|      icmp_ln135_fu_113_p2                                                           |     |        | icmp_ln135       | setlt  | auto     | 0       |
|      add_ln135_fu_119_p2                                                            |     |        | add_ln135        | add    | fabric   | 0       |
|      add_ln137_fu_129_p2                                                            |     |        | add_ln137        | add    | fabric   | 0       |
|      add_ln139_fu_145_p2                                                            |     |        | add_ln139        | add    | fabric   | 0       |
|      add_ln144_fu_154_p2                                                            |     |        | add_ln144        | add    | fabric   | 0       |
|      grp_fu_95_p2                                                                   |     |        | icmp_ln138       | seteq  | auto     | 0       |
|      grp_fu_95_p2                                                                   |     |        | icmp_ln140       | seteq  | auto     | 0       |
|      sub_ln141_fu_167_p2                                                            |     |        | sub_ln141        | sub    | fabric   | 0       |
|      icmp_ln141_fu_176_p2                                                           |     |        | icmp_ln141       | seteq  | auto     | 0       |
|    + greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_16 | 0   |        |                  |        |          |         |
|      icmp_ln115_fu_196_p2                                                           |     |        | icmp_ln115       | setlt  | auto     | 0       |
|      icmp_ln196_fu_328_p2                                                           |     |        | icmp_ln196       | setgt  | auto     | 0       |
|      s_3_fu_346_p3                                                                  |     |        | s_3              | select | auto_sel | 0       |
|      icmp_ln197_fu_364_p2                                                           |     |        | icmp_ln197       | setgt  | auto     | 0       |
|      s_5_fu_382_p3                                                                  |     |        | s_5              | select | auto_sel | 0       |
|      icmp_ln192_fu_201_p2                                                           |     |        | icmp_ln192       | seteq  | auto     | 0       |
|      add_ln192_fu_206_p2                                                            |     |        | add_ln192        | add    | fabric   | 0       |
|      add_ln192_1_fu_215_p2                                                          |     |        | add_ln192_1      | add    | fabric   | 0       |
|      select_ln193_fu_221_p3                                                         |     |        | select_ln193     | select | auto_sel | 0       |
|      select_ln193_1_fu_391_p3                                                       |     |        | select_ln193_1   | select | auto_sel | 0       |
|      select_ln193_2_fu_398_p3                                                       |     |        | select_ln193_2   | select | auto_sel | 0       |
|      select_ln192_fu_229_p3                                                         |     |        | select_ln192     | select | auto_sel | 0       |
|      select_ln192_1_fu_405_p3                                                       |     |        | select_ln192_1   | select | auto_sel | 0       |
|      add_ln117_fu_290_p2                                                            |     |        | add_ln117        | add    | fabric   | 0       |
|      icmp_ln118_fu_412_p2                                                           |     |        | icmp_ln118       | seteq  | auto     | 0       |
|      icmp_ln120_fu_418_p2                                                           |     |        | icmp_ln120       | seteq  | auto     | 0       |
|      icmp_ln121_fu_424_p2                                                           |     |        | icmp_ln121       | seteq  | auto     | 0       |
|      p_2_fu_430_p2                                                                  |     |        | p_2              | add    | fabric   | 0       |
|      sub_ln122_fu_440_p2                                                            |     |        | sub_ln122        | sub    | fabric   | 0       |
|      icmp_ln122_fu_450_p2                                                           |     |        | icmp_ln122       | seteq  | auto     | 0       |
|      add_ln122_fu_456_p2                                                            |     |        | add_ln122        | add    | fabric   | 0       |
|      n_2_fu_462_p3                                                                  |     |        | n_2              | select | auto_sel | 0       |
|      or_ln120_fu_470_p2                                                             |     |        | or_ln120         | or     | auto     | 0       |
|      or_ln121_fu_476_p2                                                             |     |        | or_ln121         | or     | auto     | 0       |
|      n_3_fu_482_p3                                                                  |     |        | n_3              | select | auto_sel | 0       |
|      xor_ln121_fu_490_p2                                                            |     |        | xor_ln121        | xor    | auto     | 0       |
|      or_ln121_1_fu_496_p2                                                           |     |        | or_ln121_1       | or     | auto     | 0       |
|      p_3_fu_502_p3                                                                  |     |        | p_3              | select | auto_sel | 0       |
|      add_ln115_fu_249_p2                                                            |     |        | add_ln115        | add    | fabric   | 0       |
|    + greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_17                  | 0   |        |                  |        |          |         |
|      icmp_ln157_fu_102_p2                                                           |     |        | icmp_ln157       | setlt  | auto     | 0       |
|      add_ln157_fu_108_p2                                                            |     |        | add_ln157        | add    | fabric   | 0       |
|      add_ln159_fu_138_p2                                                            |     |        | add_ln159        | add    | fabric   | 0       |
|      add_ln159_1_fu_148_p2                                                          |     |        | add_ln159_1      | add    | fabric   | 0       |
|      icmp_ln160_fu_159_p2                                                           |     |        | icmp_ln160       | seteq  | auto     | 0       |
|    + greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_28                  | 0   |        |                  |        |          |         |
|      add_ln165_fu_153_p2                                                            |     |        | add_ln165        | add    | fabric   | 0       |
|      add_ln165_1_fu_163_p2                                                          |     |        | add_ln165_1      | add    | fabric   | 0       |
|      icmp_ln166_fu_196_p2                                                           |     |        | icmp_ln166       | seteq  | auto     | 0       |
|      move_type_4_out                                                                |     |        | move_type_2      | select | auto_sel | 0       |
|      row2_4_out                                                                     |     |        | row2_2           | select | auto_sel | 0       |
|      add_ln163_fu_178_p2                                                            |     |        | add_ln163        | add    | fabric   | 0       |
|      icmp_ln163_fu_184_p2                                                           |     |        | icmp_ln163       | setgt  | auto     | 0       |
|      or_cond285_i_fu_219_p2                                                         |     |        | or_cond285_i     | and    | auto     | 0       |
|    + greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39                  | 0   |        |                  |        |          |         |
|      cmp80_i_i_i_i_fu_105_p2                                                        |     |        | cmp80_i_i_i_i    | seteq  | auto     | 0       |
|      icmp_ln174_fu_123_p2                                                           |     |        | icmp_ln174       | setlt  | auto     | 0       |
|      add_ln174_fu_129_p2                                                            |     |        | add_ln174        | add    | fabric   | 0       |
|      add_ln176_fu_139_p2                                                            |     |        | add_ln176        | add    | fabric   | 0       |
|      add_ln179_fu_161_p2                                                            |     |        | add_ln179        | add    | fabric   | 0       |
|      add_ln181_fu_170_p2                                                            |     |        | add_ln181        | add    | fabric   | 0       |
|      icmp_ln177_fu_155_p2                                                           |     |        | icmp_ln177       | seteq  | auto     | 0       |
|      v2_fu_179_p2                                                                   |     |        | v2               | sub    | fabric   | 0       |
|      v2_1_fu_184_p3                                                                 |     |        | v2_1             | select | auto_sel | 0       |
|    + greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110                 | 0   |        |                  |        |          |         |
|      icmp_ln135_fu_131_p2                                                           |     |        | icmp_ln135       | setlt  | auto     | 0       |
|      add_ln135_fu_137_p2                                                            |     |        | add_ln135        | add    | fabric   | 0       |
|      add_ln137_fu_147_p2                                                            |     |        | add_ln137        | add    | fabric   | 0       |
|      add_ln139_fu_163_p2                                                            |     |        | add_ln139        | add    | fabric   | 0       |
|      add_ln144_fu_172_p2                                                            |     |        | add_ln144        | add    | fabric   | 0       |
|      grp_fu_113_p2                                                                  |     |        | icmp_ln138       | seteq  | auto     | 0       |
|      grp_fu_113_p2                                                                  |     |        | icmp_ln140       | seteq  | auto     | 0       |
|      icmp_ln141_fu_181_p2                                                           |     |        | icmp_ln141       | seteq  | auto     | 0       |
|      and_ln141_fu_186_p2                                                            |     |        | and_ln141        | and    | auto     | 0       |
|      or_ln141_fu_191_p2                                                             |     |        | or_ln141         | or     | auto     | 0       |
|      sub_ln141_fu_200_p2                                                            |     |        | sub_ln141        | sub    | fabric   | 0       |
|      icmp_ln141_1_fu_209_p2                                                         |     |        | icmp_ln141_1     | seteq  | auto     | 0       |
|    + greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_111 | 0   |        |                  |        |          |         |
|      icmp_ln92_fu_133_p2                                                            |     |        | icmp_ln92        | setlt  | auto     | 0       |
|      icmp_ln106_fu_252_p2                                                           |     |        | icmp_ln106       | setgt  | auto     | 0       |
|      add_ln106_fu_258_p2                                                            |     |        | add_ln106        | add    | fabric   | 0       |
|      select_ln106_fu_264_p3                                                         |     |        | select_ln106     | select | auto_sel | 0       |
|      s_10_fu_276_p2                                                                 |     |        | s_10             | add    | fabric   | 0       |
|      icmp_ln103_fu_138_p2                                                           |     |        | icmp_ln103       | seteq  | auto     | 0       |
|      add_ln103_fu_143_p2                                                            |     |        | add_ln103        | add    | fabric   | 0       |
|      add_ln103_1_fu_210_p2                                                          |     |        | add_ln103_1      | add    | fabric   | 0       |
|      select_ln103_fu_149_p3                                                         |     |        | select_ln103     | select | auto_sel | 0       |
|      select_ln103_1_fu_283_p3                                                       |     |        | select_ln103_1   | select | auto_sel | 0       |
|      select_ln103_2_fu_216_p3                                                       |     |        | select_ln103_2   | select | auto_sel | 0       |
|      select_ln103_3_fu_290_p3                                                       |     |        | select_ln103_3   | select | auto_sel | 0       |
|      add_ln94_fu_181_p2                                                             |     |        | add_ln94         | add    | fabric   | 0       |
|      add_ln94_2_fu_227_p2                                                           |     |        | add_ln94_2       | add    | fabric   | 0       |
|      icmp_ln94_fu_297_p2                                                            |     |        | icmp_ln94        | setne  | auto     | 0       |
|      add_ln94_1_fu_303_p2                                                           |     |        | add_ln94_1       | add    | fabric   | 0       |
|      cnt_2_fu_309_p3                                                                |     |        | cnt_2            | select | auto_sel | 0       |
|      add_ln92_fu_191_p2                                                             |     |        | add_ln92         | add    | fabric   | 0       |
|   + store_matrix_to_dram_safe                                                       | 8   |        |                  |        |          |         |
|     empty_fu_73_p2                                                                  |     |        | empty            | setgt  | auto     | 0       |
|     smax_fu_79_p3                                                                   |     |        | smax             | select | auto_sel | 0       |
|     empty_39_fu_87_p2                                                               |     |        | empty_39         | setgt  | auto     | 0       |
|     smax1_fu_93_p3                                                                  |     |        | smax1            | select | auto_sel | 0       |
|     mul_31ns_31ns_62_1_1_U151                                                       | 4   |        | bound            | mul    | auto     | 0       |
|    + store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2             | 4   |        |                  |        |          |         |
|      icmp_ln77_fu_190_p2                                                            |     |        | icmp_ln77        | setlt  | auto     | 0       |
|      icmp_ln76_fu_195_p2                                                            |     |        | icmp_ln76        | seteq  | auto     | 0       |
|      add_ln76_1_fu_200_p2                                                           |     |        | add_ln76_1       | add    | fabric   | 0       |
|      add_ln76_fu_209_p2                                                             |     |        | add_ln76         | add    | fabric   | 0       |
|      select_ln76_fu_215_p3                                                          |     |        | select_ln76      | select | auto_sel | 0       |
|      select_ln76_1_fu_223_p3                                                        |     |        | select_ln76_1    | select | auto_sel | 0       |
|      add_ln81_2_fu_255_p2                                                           |     |        | add_ln81_2       | add    | fabric   | 0       |
|      mul_32s_31ns_62_1_1_U144                                                       | 4   |        | empty            | mul    | auto     | 0       |
|      add_ln81_1_fu_294_p2                                                           |     |        | add_ln81_1       | add    | fabric   | 0       |
|      add_ln79_fu_305_p2                                                             |     |        | add_ln79         | add    | fabric   | 0       |
|      icmp_ln80_fu_320_p2                                                            |     |        | icmp_ln80        | seteq  | auto     | 0       |
|      add_ln81_fu_334_p2                                                             |     |        | add_ln81         | add    | fabric   | 0       |
|      add_ln77_fu_269_p2                                                             |     |        | add_ln77         | add    | fabric   | 0       |
+-------------------------------------------------------------------------------------+-----+--------+------------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+-----------------------------+--------------+-------------+------+------+--------+-------------------------+------+---------+------------------+
| Name                        | Usage        | Type        | BRAM | URAM | Pragma | Variable                | Impl | Latency | Bitwidth, Depth, |
|                             |              |             |      |      |        |                         |      |         | Banks            |
+-----------------------------+--------------+-------------+------+------+--------+-------------------------+------+---------+------------------+
| + fmm_reduce_kernel         |              |             | 258  | 0    |        |                         |      |         |                  |
|   control_s_axi_U           | interface    | s_axilite   |      |      |        |                         |      |         |                  |
|   control_r_s_axi_U         | interface    | s_axilite   |      |      |        |                         |      |         |                  |
|   gmem_m_axi_U              | interface    | m_axi       | 2    |      |        |                         |      |         |                  |
|   gmem2_m_axi_U             | interface    | m_axi       |      |      |        |                         |      |         |                  |
|   A_dram_c_U                | fifo channel | scalar prop |      |      |        | A_dram_c                | srl  | 0       | 64, 3, 1         |
|   t_capacity_c_U            | fifo channel | scalar prop |      |      |        | t_capacity_c            | srl  | 0       | 32, 3, 1         |
|   k1_c_U                    | fifo channel | scalar prop |      |      |        | k1_c                    | srl  | 0       | 32, 3, 1         |
|   k2_c_U                    | fifo channel | scalar prop |      |      |        | k2_c                    | srl  | 0       | 32, 3, 1         |
|   debug_dram_c_U            | fifo channel | scalar prop |      |      |        | debug_dram_c            | srl  | 0       | 64, 3, 1         |
|   rows_c_U                  | fifo channel | scalar prop |      |      |        | rows_c                  | srl  | 0       | 32, 2, 1         |
|   cols_c_U                  | fifo channel | scalar prop |      |      |        | cols_c                  | srl  | 0       | 32, 2, 1         |
|   debug_capacity_c_U        | fifo channel | scalar prop |      |      |        | debug_capacity_c        | srl  | 0       | 32, 2, 1         |
|   spec_select_loc_channel_U | fifo channel | task level  |      |      |        | spec_select_loc_channel | srl  | 0       | 1, 2, 1          |
|   p_loc_channel_U           | fifo channel | task level  |      |      |        | p_loc_channel           | srl  | 0       | 1, 2, 1          |
|  + Block_entry_proc         |              |             | 256  | 0    |        |                         |      |         |                  |
|    M_e_U                    | ram_t2p      |             | 256  |      |        | M_e                     | auto | 1       | 32, 102400, 1    |
+-----------------------------+--------------+-------------+------+------+--------+-------------------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+---------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options | Location                                              | Messages                                                                                                                                                                           |
+----------+---------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| DATAFLOW |         | fmm_hls_greedy_potential.cpp:302 in fmm_reduce_kernel | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
+----------+---------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+----------------+-----------------------------------------------------------------------+------------------------------------------------------------------------+
| Type           | Options                                                               | Location                                                               |
+----------------+-----------------------------------------------------------------------+------------------------------------------------------------------------+
| INLINE         |                                                                       | fmm_hls_greedy_potential.cpp:33 in mat_entry                           |
| INLINE         |                                                                       | fmm_hls_greedy_potential.cpp:37 in mat_set_entry                       |
| INLINE         | off                                                                   | fmm_hls_greedy_potential.cpp:43 in load_matrix_from_dram_safe          |
| LOOP_TRIPCOUNT | min=1 max=320                                                         | fmm_hls_greedy_potential.cpp:50 in load_matrix_from_dram_safe          |
| PIPELINE       | ii=1                                                                  | fmm_hls_greedy_potential.cpp:52 in load_matrix_from_dram_safe          |
| PIPELINE       | ii=1                                                                  | fmm_hls_greedy_potential.cpp:60 in load_matrix_from_dram_safe          |
| INLINE         | off                                                                   | fmm_hls_greedy_potential.cpp:72 in store_matrix_to_dram_safe           |
| PIPELINE       | ii=1                                                                  | fmm_hls_greedy_potential.cpp:78 in store_matrix_to_dram_safe           |
| INLINE         |                                                                       | fmm_hls_greedy_potential.cpp:89 in column_weight                       |
| PIPELINE       | ii=1                                                                  | fmm_hls_greedy_potential.cpp:93 in column_weight                       |
| INLINE         |                                                                       | fmm_hls_greedy_potential.cpp:100 in num_additions                      |
| PIPELINE       | ii=1                                                                  | fmm_hls_greedy_potential.cpp:104 in num_additions                      |
| INLINE         |                                                                       | fmm_hls_greedy_potential.cpp:112 in compute_pp_nn                      |
| PIPELINE       | ii=1                                                                  | fmm_hls_greedy_potential.cpp:116 in compute_pp_nn                      |
| INLINE         |                                                                       | fmm_hls_greedy_potential.cpp:128 in reduction_move                     |
| PIPELINE       | ii=1                                                                  | fmm_hls_greedy_potential.cpp:136 in reduction_move                     |
| INLINE         |                                                                       | fmm_hls_greedy_potential.cpp:151 in reduction_move_undo                |
| PIPELINE       | ii=1                                                                  | fmm_hls_greedy_potential.cpp:158 in reduction_move_undo                |
| PIPELINE       | ii=1                                                                  | fmm_hls_greedy_potential.cpp:164 in reduction_move_undo                |
| PIPELINE       | ii=1                                                                  | fmm_hls_greedy_potential.cpp:175 in reduction_move_undo                |
| INLINE         |                                                                       | fmm_hls_greedy_potential.cpp:188 in total_potential                    |
| PIPELINE       | ii=1                                                                  | fmm_hls_greedy_potential.cpp:193 in total_potential                    |
| INLINE         |                                                                       | fmm_hls_greedy_potential.cpp:204 in compute_greedy_potential_score     |
| INLINE         |                                                                       | fmm_hls_greedy_potential.cpp:220 in find_best_move                     |
| PIPELINE       | ii=1                                                                  | fmm_hls_greedy_potential.cpp:225 in find_best_move                     |
| INLINE         | off                                                                   | fmm_hls_greedy_potential.cpp:242 in greedy_potential_reduce_with_debug |
| INTERFACE      | m_axi port=A_dram offset=slave bundle=gmem depth=MAX_A_DEPTH          | fmm_hls_greedy_potential.cpp:288 in fmm_reduce_kernel, A_dram          |
| INTERFACE      | m_axi port=debug_dram offset=slave bundle=gmem2 depth=MAX_DEBUG_DEPTH | fmm_hls_greedy_potential.cpp:289 in fmm_reduce_kernel, debug_dram      |
| INTERFACE      | s_axilite port=rows bundle=control                                    | fmm_hls_greedy_potential.cpp:291 in fmm_reduce_kernel, rows            |
| INTERFACE      | s_axilite port=cols bundle=control                                    | fmm_hls_greedy_potential.cpp:292 in fmm_reduce_kernel, cols            |
| INTERFACE      | s_axilite port=t_capacity bundle=control                              | fmm_hls_greedy_potential.cpp:293 in fmm_reduce_kernel, t_capacity      |
| INTERFACE      | s_axilite port=k1 bundle=control                                      | fmm_hls_greedy_potential.cpp:294 in fmm_reduce_kernel, k1              |
| INTERFACE      | s_axilite port=k2 bundle=control                                      | fmm_hls_greedy_potential.cpp:295 in fmm_reduce_kernel, k2              |
| INTERFACE      | s_axilite port=verbose bundle=control                                 | fmm_hls_greedy_potential.cpp:296 in fmm_reduce_kernel, verbose         |
| INTERFACE      | s_axilite port=debug_capacity bundle=control                          | fmm_hls_greedy_potential.cpp:297 in fmm_reduce_kernel, debug_capacity  |
| INTERFACE      | s_axilite port=return bundle=control                                  | fmm_hls_greedy_potential.cpp:298 in fmm_reduce_kernel, return          |
+----------------+-----------------------------------------------------------------------+------------------------------------------------------------------------+


