Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Sat Apr  9 18:02:18 2016
| Host              : graham-Latitude-E5500 running 64-bit unknown
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file PS_PL_wrapper_timing_summary_routed.rpt -rpx PS_PL_wrapper_timing_summary_routed.rpx
| Design            : PS_PL_wrapper
| Device            : 7z010-clg225
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.825        0.000                      0                 8574        0.029        0.000                      0                 8574        8.920        0.000                       0                  3238  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                           ------------       ----------      --------------
PS_PL_i/clk_wiz_0/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_PS_PL_clk_wiz_0_1    {0.000 10.170}     20.341          49.162          
  clkfbout_PS_PL_clk_wiz_0_1    {0.000 10.000}     20.000          50.000          
clk_fpga_0                      {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
PS_PL_i/clk_wiz_0/inst/clk_in1                                                                                                                                                   18.751        0.000                       0                     1  
  clk_out1_PS_PL_clk_wiz_0_1          8.825        0.000                      0                 8574        0.029        0.000                      0                 8574        8.920        0.000                       0                  3233  
  clkfbout_PS_PL_clk_wiz_0_1                                                                                                                                                     17.845        0.000                       0                     3  
clk_fpga_0                                                                                                                                                                       17.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PS_PL_i/clk_wiz_0/inst/clk_in1
  To Clock:  PS_PL_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PS_PL_i/clk_wiz_0/inst/clk_in1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PS_PL_i/clk_wiz_0/inst/clk_in1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                          
Min Period  n/a     MMCME2_ADV/CLKIN1  n/a            1.249     20.000  18.751  MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  
Max Period  n/a     MMCME2_ADV/CLKIN1  n/a            100.000   20.000  80.000  MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PS_PL_clk_wiz_0_1
  To Clock:  clk_out1_PS_PL_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.920ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.825ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer0_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.341ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.341ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.073ns  (logic 4.447ns (40.162%)  route 6.626ns (59.838%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 21.832 - 20.341 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.705     1.705    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.159 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=14, routed)          1.446     5.605    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/lower_reg_banks/ADDRC0
    SLICE_X4Y22          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     5.758 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.822     6.580    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.359     6.939 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=50, routed)          1.155     8.094    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/port_id[2]
    SLICE_X7Y18          LUT2 (Prop_lut2_I1_O)        0.327     8.421 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_3/O
                         net (fo=1, routed)           0.267     8.688    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_3
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.332     9.020 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__7/O
                         net (fo=2, routed)           0.563     9.583    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__7
    SLICE_X8Y18          LUT3 (Prop_lut3_I0_O)        0.116     9.699 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__0/O
                         net (fo=22, routed)          1.165    10.864    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/data_present_lut/I2
    SLICE_X7Y22          LUT5 (Prop_lut5_I2_O)        0.354    11.218 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.826    12.044    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer01_lut/I2
    SLICE_X7Y23          LUT5 (Prop_lut5_I2_O)        0.352    12.396 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer01_lut/LUT5/O
                         net (fo=1, routed)           0.382    12.778    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/O5
    SLICE_X7Y23          FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer0_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.341    20.341 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.341 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.828    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.651 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.250    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.341 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.491    21.832    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/clk
    SLICE_X7Y23                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer0_flop/C
                         clock pessimism              0.150    21.982    
                         clock uncertainty           -0.095    21.886    
    SLICE_X7Y23          FDRE (Setup_fdre_C_D)       -0.283    21.603    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer0_flop
  -------------------------------------------------------------------
                         required time                         21.603    
                         arrival time                         -12.778    
  -------------------------------------------------------------------
                         slack                                  8.825    

Slack (MET) :             9.546ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer1_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.341ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.341ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.664ns  (logic 4.421ns (41.456%)  route 6.243ns (58.544%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 21.832 - 20.341 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.705     1.705    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.159 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=14, routed)          1.446     5.605    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/lower_reg_banks/ADDRC0
    SLICE_X4Y22          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     5.758 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.822     6.580    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.359     6.939 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=50, routed)          1.155     8.094    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/port_id[2]
    SLICE_X7Y18          LUT2 (Prop_lut2_I1_O)        0.327     8.421 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_3/O
                         net (fo=1, routed)           0.267     8.688    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_3
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.332     9.020 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__7/O
                         net (fo=2, routed)           0.563     9.583    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__7
    SLICE_X8Y18          LUT3 (Prop_lut3_I0_O)        0.116     9.699 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__0/O
                         net (fo=22, routed)          1.165    10.864    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/data_present_lut/I2
    SLICE_X7Y22          LUT5 (Prop_lut5_I2_O)        0.354    11.218 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.826    12.044    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer01_lut/I2
    SLICE_X7Y23          LUT6 (Prop_lut6_I2_O)        0.326    12.370 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer01_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.370    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/O6
    SLICE_X7Y23          FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer1_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.341    20.341 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.341 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.828    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.651 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.250    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.341 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.491    21.832    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/clk
    SLICE_X7Y23                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer1_flop/C
                         clock pessimism              0.150    21.982    
                         clock uncertainty           -0.095    21.886    
    SLICE_X7Y23          FDRE (Setup_fdre_C_D)        0.029    21.915    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer1_flop
  -------------------------------------------------------------------
                         required time                         21.915    
                         arrival time                         -12.370    
  -------------------------------------------------------------------
                         slack                                  9.546    

Slack (MET) :             9.717ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_1.fdse_comp/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.341ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.341ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.049ns  (logic 3.801ns (37.825%)  route 6.248ns (62.175%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 21.831 - 20.341 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.712     1.712    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.166 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=14, routed)          1.564     5.731    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/lower_reg_banks/ADDRC1
    SLICE_X28Y30         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.884 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.104     6.988    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X29Y30         LUT5 (Prop_lut5_I0_O)        0.361     7.349 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=59, routed)          1.118     8.466    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/port_id[2]
    SLICE_X27Y26         LUT2 (Prop_lut2_I1_O)        0.353     8.819 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_3__0/O
                         net (fo=1, routed)           0.154     8.974    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_3__0
    SLICE_X27Y26         LUT6 (Prop_lut6_I5_O)        0.326     9.300 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__3/O
                         net (fo=3, routed)           1.580    10.879    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__3
    SLICE_X27Y16         LUT3 (Prop_lut3_I0_O)        0.154    11.033 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__28/O
                         net (fo=8, routed)           0.728    11.761    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_1
    SLICE_X24Y14         FDSE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_1.fdse_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.341    20.341 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.341 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.828    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.651 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.250    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.341 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.490    21.831    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X24Y14                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_1.fdse_comp/C
                         clock pessimism              0.115    21.946    
                         clock uncertainty           -0.095    21.850    
    SLICE_X24Y14         FDSE (Setup_fdse_C_CE)      -0.372    21.478    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_1.fdse_comp
  -------------------------------------------------------------------
                         required time                         21.478    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                  9.717    

Slack (MET) :             9.717ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.341ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.341ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.049ns  (logic 3.801ns (37.825%)  route 6.248ns (62.175%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 21.831 - 20.341 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.712     1.712    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.166 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=14, routed)          1.564     5.731    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/lower_reg_banks/ADDRC1
    SLICE_X28Y30         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.884 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.104     6.988    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X29Y30         LUT5 (Prop_lut5_I0_O)        0.361     7.349 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=59, routed)          1.118     8.466    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/port_id[2]
    SLICE_X27Y26         LUT2 (Prop_lut2_I1_O)        0.353     8.819 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_3__0/O
                         net (fo=1, routed)           0.154     8.974    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_3__0
    SLICE_X27Y26         LUT6 (Prop_lut6_I5_O)        0.326     9.300 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__3/O
                         net (fo=3, routed)           1.580    10.879    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__3
    SLICE_X27Y16         LUT3 (Prop_lut3_I0_O)        0.154    11.033 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__28/O
                         net (fo=8, routed)           0.728    11.761    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_1
    SLICE_X24Y14         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.341    20.341 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.341 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.828    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.651 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.250    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.341 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.490    21.831    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X24Y14                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/C
                         clock pessimism              0.115    21.946    
                         clock uncertainty           -0.095    21.850    
    SLICE_X24Y14         FDRE (Setup_fdre_C_CE)      -0.372    21.478    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         21.478    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                  9.717    

Slack (MET) :             9.885ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.341ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.341ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.813ns  (logic 3.417ns (34.823%)  route 6.396ns (65.177%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 21.912 - 20.341 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.720     1.720    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.174 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=14, routed)          1.742     5.917    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/lower_reg_banks/ADDRC1
    SLICE_X6Y29          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     6.070 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.962     7.032    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y30          LUT5 (Prop_lut5_I0_O)        0.359     7.391 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=64, routed)          1.342     8.733    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/port_id[2]
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.332     9.065 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[7].bit_is_0.fdre_comp_i_2/O
                         net (fo=1, routed)           0.473     9.539    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/n_0_fd_prim_array[7].bit_is_0.fdre_comp_i_2
    SLICE_X19Y27         LUT5 (Prop_lut5_I0_O)        0.119     9.658 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[7].bit_is_0.fdre_comp_i_1__0/O
                         net (fo=5, routed)           1.875    11.533    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_17
    SLICE_X37Y12         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.341    20.341 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.341 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.828    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.651 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.250    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.341 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.571    21.912    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X37Y12                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism              0.014    21.926    
                         clock uncertainty           -0.095    21.831    
    SLICE_X37Y12         FDRE (Setup_fdre_C_CE)      -0.413    21.418    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         21.418    
                         arrival time                         -11.533    
  -------------------------------------------------------------------
                         slack                                  9.885    

Slack (MET) :             9.885ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_1.fdse_comp/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.341ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.341ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.813ns  (logic 3.417ns (34.823%)  route 6.396ns (65.177%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 21.912 - 20.341 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.720     1.720    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.174 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=14, routed)          1.742     5.917    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/lower_reg_banks/ADDRC1
    SLICE_X6Y29          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     6.070 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.962     7.032    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y30          LUT5 (Prop_lut5_I0_O)        0.359     7.391 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=64, routed)          1.342     8.733    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/port_id[2]
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.332     9.065 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[7].bit_is_0.fdre_comp_i_2/O
                         net (fo=1, routed)           0.473     9.539    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/n_0_fd_prim_array[7].bit_is_0.fdre_comp_i_2
    SLICE_X19Y27         LUT5 (Prop_lut5_I0_O)        0.119     9.658 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[7].bit_is_0.fdre_comp_i_1__0/O
                         net (fo=5, routed)           1.875    11.533    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_17
    SLICE_X37Y12         FDSE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_1.fdse_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.341    20.341 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.341 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.828    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.651 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.250    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.341 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.571    21.912    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X37Y12                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_1.fdse_comp/C
                         clock pessimism              0.014    21.926    
                         clock uncertainty           -0.095    21.831    
    SLICE_X37Y12         FDSE (Setup_fdse_C_CE)      -0.413    21.418    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_1.fdse_comp
  -------------------------------------------------------------------
                         required time                         21.418    
                         arrival time                         -11.533    
  -------------------------------------------------------------------
                         slack                                  9.885    

Slack (MET) :             9.918ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.341ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.341ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.816ns  (logic 3.801ns (38.722%)  route 6.015ns (61.278%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 21.835 - 20.341 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.712     1.712    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.166 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=14, routed)          1.564     5.731    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/lower_reg_banks/ADDRC1
    SLICE_X28Y30         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.884 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.104     6.988    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X29Y30         LUT5 (Prop_lut5_I0_O)        0.361     7.349 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=59, routed)          1.118     8.466    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/port_id[2]
    SLICE_X27Y26         LUT2 (Prop_lut2_I1_O)        0.353     8.819 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_3__0/O
                         net (fo=1, routed)           0.154     8.974    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_3__0
    SLICE_X27Y26         LUT6 (Prop_lut6_I5_O)        0.326     9.300 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__3/O
                         net (fo=3, routed)           1.580    10.879    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__3
    SLICE_X27Y16         LUT3 (Prop_lut3_I0_O)        0.154    11.033 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__28/O
                         net (fo=8, routed)           0.495    11.529    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_1
    SLICE_X27Y13         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.341    20.341 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.341 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.828    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.651 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.250    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.341 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.494    21.835    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X27Y13                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism              0.115    21.950    
                         clock uncertainty           -0.095    21.854    
    SLICE_X27Y13         FDRE (Setup_fdre_C_CE)      -0.408    21.446    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         21.446    
                         arrival time                         -11.529    
  -------------------------------------------------------------------
                         slack                                  9.918    

Slack (MET) :             9.918ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.341ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.341ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.816ns  (logic 3.801ns (38.722%)  route 6.015ns (61.278%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 21.835 - 20.341 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.712     1.712    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.166 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=14, routed)          1.564     5.731    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/lower_reg_banks/ADDRC1
    SLICE_X28Y30         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.884 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.104     6.988    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X29Y30         LUT5 (Prop_lut5_I0_O)        0.361     7.349 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=59, routed)          1.118     8.466    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/port_id[2]
    SLICE_X27Y26         LUT2 (Prop_lut2_I1_O)        0.353     8.819 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_3__0/O
                         net (fo=1, routed)           0.154     8.974    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_3__0
    SLICE_X27Y26         LUT6 (Prop_lut6_I5_O)        0.326     9.300 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__3/O
                         net (fo=3, routed)           1.580    10.879    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__3
    SLICE_X27Y16         LUT3 (Prop_lut3_I0_O)        0.154    11.033 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__28/O
                         net (fo=8, routed)           0.495    11.529    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_1
    SLICE_X27Y13         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.341    20.341 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.341 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.828    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.651 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.250    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.341 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.494    21.835    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X27Y13                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
                         clock pessimism              0.115    21.950    
                         clock uncertainty           -0.095    21.854    
    SLICE_X27Y13         FDRE (Setup_fdre_C_CE)      -0.408    21.446    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         21.446    
                         arrival time                         -11.529    
  -------------------------------------------------------------------
                         slack                                  9.918    

Slack (MET) :             9.918ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.341ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.341ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.816ns  (logic 3.801ns (38.722%)  route 6.015ns (61.278%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 21.835 - 20.341 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.712     1.712    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.166 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=14, routed)          1.564     5.731    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/lower_reg_banks/ADDRC1
    SLICE_X28Y30         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.884 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.104     6.988    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X29Y30         LUT5 (Prop_lut5_I0_O)        0.361     7.349 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=59, routed)          1.118     8.466    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/port_id[2]
    SLICE_X27Y26         LUT2 (Prop_lut2_I1_O)        0.353     8.819 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_3__0/O
                         net (fo=1, routed)           0.154     8.974    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_3__0
    SLICE_X27Y26         LUT6 (Prop_lut6_I5_O)        0.326     9.300 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__3/O
                         net (fo=3, routed)           1.580    10.879    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__3
    SLICE_X27Y16         LUT3 (Prop_lut3_I0_O)        0.154    11.033 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__28/O
                         net (fo=8, routed)           0.495    11.529    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_1
    SLICE_X27Y13         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.341    20.341 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.341 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.828    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.651 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.250    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.341 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.494    21.835    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X27Y13                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/C
                         clock pessimism              0.115    21.950    
                         clock uncertainty           -0.095    21.854    
    SLICE_X27Y13         FDRE (Setup_fdre_C_CE)      -0.408    21.446    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         21.446    
                         arrival time                         -11.529    
  -------------------------------------------------------------------
                         slack                                  9.918    

Slack (MET) :             9.918ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_1.fdse_comp/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.341ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.341ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.816ns  (logic 3.801ns (38.722%)  route 6.015ns (61.278%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 21.835 - 20.341 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.712     1.712    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.166 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/comp6.core_instance6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=14, routed)          1.564     5.731    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/lower_reg_banks/ADDRC1
    SLICE_X28Y30         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.884 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.104     6.988    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X29Y30         LUT5 (Prop_lut5_I0_O)        0.361     7.349 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=59, routed)          1.118     8.466    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/port_id[2]
    SLICE_X27Y26         LUT2 (Prop_lut2_I1_O)        0.353     8.819 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_3__0/O
                         net (fo=1, routed)           0.154     8.974    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_3__0
    SLICE_X27Y26         LUT6 (Prop_lut6_I5_O)        0.326     9.300 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__3/O
                         net (fo=3, routed)           1.580    10.879    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__3
    SLICE_X27Y16         LUT3 (Prop_lut3_I0_O)        0.154    11.033 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__28/O
                         net (fo=8, routed)           0.495    11.529    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_1
    SLICE_X27Y13         FDSE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_1.fdse_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.341    20.341 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.341 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.828    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.651 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.250    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.341 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        1.494    21.835    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X27Y13                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_1.fdse_comp/C
                         clock pessimism              0.115    21.950    
                         clock uncertainty           -0.095    21.854    
    SLICE_X27Y13         FDSE (Setup_fdse_C_CE)      -0.408    21.446    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_1.fdse_comp
  -------------------------------------------------------------------
                         required time                         21.446    
                         arrival time                         -11.529    
  -------------------------------------------------------------------
                         slack                                  9.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.067%)  route 0.227ns (63.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.554     0.554    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X22Y17                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y17         FDRE (Prop_fdre_C_Q)         0.128     0.682 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.227     0.908    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X16Y17         RAMD32                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.823     0.823    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X16Y17                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.005     0.818    
    SLICE_X16Y17         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.061     0.879    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/pipe_20_22_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.110%)  route 0.249ns (63.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.561     0.561    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/clk
    SLICE_X26Y11                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/pipe_20_22_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y11         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/pipe_20_22_reg[0][6]/Q
                         net (fo=1, routed)           0.249     0.951    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y1          RAMB36E1                                     r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.872     0.872    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252     0.620    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.916    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem20_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.559     0.559    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem20_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X11Y18                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem20_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem20_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.056     0.755    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/DIA0
    SLICE_X10Y18         RAMD32                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.825     0.825    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X10Y18                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.253     0.572    
    SLICE_X10Y18         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.719    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem20_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.560     0.560    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem20_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X11Y17                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem20_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem20_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.056     0.756    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X10Y17         RAMD32                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.826     0.826    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X10Y17                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.253     0.573    
    SLICE_X10Y17         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.720    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem21_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.554     0.554    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem21_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X35Y20                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem21_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem21_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.056     0.750    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X34Y20         RAMD32                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.821     0.821    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y20                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.254     0.567    
    SLICE_X34Y20         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.714    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/pipe_20_22_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.320%)  route 0.247ns (63.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.559     0.559    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/clk
    SLICE_X26Y13                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/pipe_20_22_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y13         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/pipe_20_22_reg[0][12]/Q
                         net (fo=1, routed)           0.247     0.947    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y3          RAMB36E1                                     r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.864     0.864    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y3                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252     0.612    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.908    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram1/comp2.core_instance2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.844%)  route 0.148ns (51.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.561     0.561    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X7Y16                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     0.702 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.148     0.849    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram1/comp2.core_instance2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y6          RAMB18E1                                     r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram1/comp2.core_instance2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.867     0.867    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram1/comp2.core_instance2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram1/comp2.core_instance2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.252     0.615    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.798    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram1/comp2.core_instance2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/m3/pipe_16_22_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/filter1/dual_port_ram/comp5.core_instance5/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.148ns (39.496%)  route 0.227ns (60.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.563     0.563    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/m3/clk
    SLICE_X32Y3                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/m3/pipe_16_22_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.148     0.711 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/m3/pipe_16_22_reg[0][8]/Q
                         net (fo=1, routed)           0.227     0.937    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/filter1/dual_port_ram/comp5.core_instance5/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[8]
    RAMB18_X2Y0          RAMB18E1                                     r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/filter1/dual_port_ram/comp5.core_instance5/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.874     0.874    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/filter1/dual_port_ram/comp5.core_instance5/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y0                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/filter1/dual_port_ram/comp5.core_instance5/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.233     0.641    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.243     0.884    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/agcandfilter1/filter1/dual_port_ram/comp5.core_instance5/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram1/comp2.core_instance2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.374%)  route 0.150ns (51.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.561     0.561    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X7Y16                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     0.702 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.150     0.852    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram1/comp2.core_instance2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y6          RAMB18E1                                     r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram1/comp2.core_instance2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.867     0.867    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram1/comp2.core_instance2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram1/comp2.core_instance2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.252     0.615    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.798    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram1/comp2.core_instance2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/stack_ram_high/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.072%)  route 0.239ns (62.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.550     0.550    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/clk
    SLICE_X29Y24                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.239     0.930    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/stack_ram_high/ADDRD0
    SLICE_X28Y24         RAMD32                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/stack_ram_high/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3231, routed)        0.815     0.815    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/stack_ram_high/WCLK
    SLICE_X28Y24                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/stack_ram_high/RAMA/CLK
                         clock pessimism             -0.252     0.563    
    SLICE_X28Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.873    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PS_PL_clk_wiz_0_1
Waveform:           { 0 10.1705 }
Period:             20.341
Sources:            { PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                                                                                                                 
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     20.341  17.765   RAMB36_X1Y1      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK                  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     20.341  17.765   RAMB36_X1Y1      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK                  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     20.341  17.765   RAMB36_X1Y3      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK                  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     20.341  17.765   RAMB36_X1Y3      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK                  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     20.341  17.765   RAMB36_X0Y4      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     20.341  17.765   RAMB36_X0Y4      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK   
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     20.341  17.765   RAMB36_X0Y5      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     20.341  17.765   RAMB36_X0Y5      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK   
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     20.341  17.765   RAMB18_X0Y6      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram1/comp2.core_instance2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     20.341  17.765   RAMB18_X0Y6      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram1/comp2.core_instance2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK  
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   20.341  193.019  MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0                                                                                                                                                                                                        
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     10.170  8.920    SLICE_X6Y27      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[1].large_spm.spm_ram/RAMS64E_A/CLK                                                                                                                                 
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     10.170  8.920    SLICE_X6Y27      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[1].large_spm.spm_ram/RAMS64E_B/CLK                                                                                                                                 
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     10.170  8.920    SLICE_X6Y27      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[1].large_spm.spm_ram/RAMS64E_C/CLK                                                                                                                                 
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     10.170  8.920    SLICE_X6Y27      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[1].large_spm.spm_ram/RAMS64E_D/CLK                                                                                                                                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X10Y17     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK                                                                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X10Y17     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK                                                              
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X10Y17     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK                                                                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X10Y17     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK                                                              
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X10Y17     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK                                                                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X10Y17     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK                                                              
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X10Y17     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK                                                                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X10Y17     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK                                                              
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X10Y17     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK                                                                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X10Y17     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK                                                              
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X10Y17     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK                                                                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X10Y17     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK                                                              
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     10.170  8.920    SLICE_X10Y17     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK                                                                 
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     10.170  8.920    SLICE_X10Y17     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK                                                              
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250     10.170  8.920    SLICE_X24Y23     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[3].large_spm.spm_ram/RAMS64E_A/CLK                                                                                                                                   
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250     10.170  8.920    SLICE_X24Y23     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[3].large_spm.spm_ram/RAMS64E_B/CLK                                                                                                                                   



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PS_PL_clk_wiz_0_1
  To Clock:  clkfbout_PS_PL_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PS_PL_clk_wiz_0_1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                            
Min Period  n/a     BUFG/I               n/a            2.155     20.000  17.845   BUFGCTRL_X0Y1    PS_PL_i/clk_wiz_0/inst/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     20.000  18.751   MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     20.000  18.751   MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   20.000  80.000   MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   20.000  193.360  MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PS_PL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location       Pin                                                                    
Min Period  n/a     BUFG/I   n/a            2.155     20.000  17.845  BUFGCTRL_X0Y2  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I  



