Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr 17 19:59:07 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk_in1 (HIGH)

 There are 291 register/latch pins with no clock driven by root clock pin: pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3822 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.229        0.000                      0                  544        0.166        0.000                      0                  544        2.865        0.000                       0                   226  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_reg_design_1_clk_wiz_0_0     {0.000 20.000}       40.000          25.000          
  clk_vga_design_1_clk_wiz_0_0     {0.000 3.365}        6.731           148.571         
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_reg_design_1_clk_wiz_0_0          31.825        0.000                      0                  246        0.166        0.000                      0                  246       19.500        0.000                       0                    96  
  clk_vga_design_1_clk_wiz_0_0           1.229        0.000                      0                  298        0.185        0.000                      0                  298        2.865        0.000                       0                   126  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_reg_design_1_clk_wiz_0_0
  To Clock:  clk_reg_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       31.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.825ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 2.826ns (36.287%)  route 4.962ns (63.713%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 37.152 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.279ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.742    -2.279    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y52         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     0.175 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[13]
                         net (fo=2, routed)           1.246     1.421    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[13]
    SLICE_X83Y130        LUT4 (Prop_lut4_I0_O)        0.124     1.545 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_3/O
                         net (fo=3, routed)           0.826     2.371    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_3_n_0
    SLICE_X83Y129        LUT5 (Prop_lut5_I1_O)        0.124     2.495 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.207     3.702    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X83Y132        LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.682     5.508    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X82Y131        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.584    37.152    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X82Y131        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[12]/C
                         clock pessimism              0.489    37.641    
                         clock uncertainty           -0.103    37.538    
    SLICE_X82Y131        FDRE (Setup_fdre_C_CE)      -0.205    37.333    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                         37.333    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                 31.825    

Slack (MET) :             31.825ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 2.826ns (36.287%)  route 4.962ns (63.713%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 37.152 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.279ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.742    -2.279    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y52         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     0.175 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[13]
                         net (fo=2, routed)           1.246     1.421    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[13]
    SLICE_X83Y130        LUT4 (Prop_lut4_I0_O)        0.124     1.545 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_3/O
                         net (fo=3, routed)           0.826     2.371    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_3_n_0
    SLICE_X83Y129        LUT5 (Prop_lut5_I1_O)        0.124     2.495 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.207     3.702    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X83Y132        LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.682     5.508    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X82Y131        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.584    37.152    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X82Y131        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[19]/C
                         clock pessimism              0.489    37.641    
                         clock uncertainty           -0.103    37.538    
    SLICE_X82Y131        FDRE (Setup_fdre_C_CE)      -0.205    37.333    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[19]
  -------------------------------------------------------------------
                         required time                         37.333    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                 31.825    

Slack (MET) :             31.825ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 2.826ns (36.287%)  route 4.962ns (63.713%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 37.152 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.279ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.742    -2.279    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y52         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     0.175 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[13]
                         net (fo=2, routed)           1.246     1.421    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[13]
    SLICE_X83Y130        LUT4 (Prop_lut4_I0_O)        0.124     1.545 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_3/O
                         net (fo=3, routed)           0.826     2.371    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_3_n_0
    SLICE_X83Y129        LUT5 (Prop_lut5_I1_O)        0.124     2.495 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.207     3.702    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X83Y132        LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.682     5.508    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X82Y131        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.584    37.152    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X82Y131        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[1]/C
                         clock pessimism              0.489    37.641    
                         clock uncertainty           -0.103    37.538    
    SLICE_X82Y131        FDRE (Setup_fdre_C_CE)      -0.205    37.333    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[1]
  -------------------------------------------------------------------
                         required time                         37.333    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                 31.825    

Slack (MET) :             31.825ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 2.826ns (36.287%)  route 4.962ns (63.713%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 37.152 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.279ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.742    -2.279    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y52         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     0.175 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[13]
                         net (fo=2, routed)           1.246     1.421    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[13]
    SLICE_X83Y130        LUT4 (Prop_lut4_I0_O)        0.124     1.545 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_3/O
                         net (fo=3, routed)           0.826     2.371    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_3_n_0
    SLICE_X83Y129        LUT5 (Prop_lut5_I1_O)        0.124     2.495 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.207     3.702    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X83Y132        LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.682     5.508    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X82Y131        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.584    37.152    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X82Y131        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[22]/C
                         clock pessimism              0.489    37.641    
                         clock uncertainty           -0.103    37.538    
    SLICE_X82Y131        FDRE (Setup_fdre_C_CE)      -0.205    37.333    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[22]
  -------------------------------------------------------------------
                         required time                         37.333    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                 31.825    

Slack (MET) :             31.825ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 2.826ns (36.287%)  route 4.962ns (63.713%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 37.152 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.279ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.742    -2.279    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y52         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     0.175 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[13]
                         net (fo=2, routed)           1.246     1.421    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[13]
    SLICE_X83Y130        LUT4 (Prop_lut4_I0_O)        0.124     1.545 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_3/O
                         net (fo=3, routed)           0.826     2.371    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_3_n_0
    SLICE_X83Y129        LUT5 (Prop_lut5_I1_O)        0.124     2.495 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.207     3.702    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X83Y132        LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.682     5.508    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X82Y131        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.584    37.152    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X82Y131        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[3]/C
                         clock pessimism              0.489    37.641    
                         clock uncertainty           -0.103    37.538    
    SLICE_X82Y131        FDRE (Setup_fdre_C_CE)      -0.205    37.333    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[3]
  -------------------------------------------------------------------
                         required time                         37.333    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                 31.825    

Slack (MET) :             31.825ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 2.826ns (36.287%)  route 4.962ns (63.713%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 37.152 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.279ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.742    -2.279    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y52         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     0.175 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[13]
                         net (fo=2, routed)           1.246     1.421    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[13]
    SLICE_X83Y130        LUT4 (Prop_lut4_I0_O)        0.124     1.545 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_3/O
                         net (fo=3, routed)           0.826     2.371    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_3_n_0
    SLICE_X83Y129        LUT5 (Prop_lut5_I1_O)        0.124     2.495 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.207     3.702    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X83Y132        LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.682     5.508    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X82Y131        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.584    37.152    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X82Y131        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[4]/C
                         clock pessimism              0.489    37.641    
                         clock uncertainty           -0.103    37.538    
    SLICE_X82Y131        FDRE (Setup_fdre_C_CE)      -0.205    37.333    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[4]
  -------------------------------------------------------------------
                         required time                         37.333    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                 31.825    

Slack (MET) :             31.825ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 2.826ns (36.287%)  route 4.962ns (63.713%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 37.152 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.279ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.742    -2.279    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y52         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     0.175 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[13]
                         net (fo=2, routed)           1.246     1.421    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[13]
    SLICE_X83Y130        LUT4 (Prop_lut4_I0_O)        0.124     1.545 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_3/O
                         net (fo=3, routed)           0.826     2.371    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_3_n_0
    SLICE_X83Y129        LUT5 (Prop_lut5_I1_O)        0.124     2.495 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.207     3.702    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X83Y132        LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.682     5.508    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X82Y131        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.584    37.152    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X82Y131        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[5]/C
                         clock pessimism              0.489    37.641    
                         clock uncertainty           -0.103    37.538    
    SLICE_X82Y131        FDRE (Setup_fdre_C_CE)      -0.205    37.333    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[5]
  -------------------------------------------------------------------
                         required time                         37.333    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                 31.825    

Slack (MET) :             31.825ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 2.826ns (36.287%)  route 4.962ns (63.713%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 37.152 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.279ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.742    -2.279    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y52         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     0.175 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[13]
                         net (fo=2, routed)           1.246     1.421    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[13]
    SLICE_X83Y130        LUT4 (Prop_lut4_I0_O)        0.124     1.545 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_3/O
                         net (fo=3, routed)           0.826     2.371    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_3_n_0
    SLICE_X83Y129        LUT5 (Prop_lut5_I1_O)        0.124     2.495 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.207     3.702    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X83Y132        LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.682     5.508    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X82Y131        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.584    37.152    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X82Y131        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[6]/C
                         clock pessimism              0.489    37.641    
                         clock uncertainty           -0.103    37.538    
    SLICE_X82Y131        FDRE (Setup_fdre_C_CE)      -0.205    37.333    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[6]
  -------------------------------------------------------------------
                         required time                         37.333    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                 31.825    

Slack (MET) :             31.886ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[31]/CE
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 2.826ns (36.349%)  route 4.949ns (63.651%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.853ns = ( 37.147 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.279ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.742    -2.279    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y52         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     0.175 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[13]
                         net (fo=2, routed)           1.246     1.421    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[13]
    SLICE_X83Y130        LUT4 (Prop_lut4_I0_O)        0.124     1.545 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_3/O
                         net (fo=3, routed)           0.826     2.371    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_3_n_0
    SLICE_X83Y129        LUT5 (Prop_lut5_I1_O)        0.124     2.495 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.207     3.702    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X83Y132        LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.669     5.495    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X80Y132        FDSE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.579    37.147    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X80Y132        FDSE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[31]/C
                         clock pessimism              0.506    37.653    
                         clock uncertainty           -0.103    37.550    
    SLICE_X80Y132        FDSE (Setup_fdse_C_CE)      -0.169    37.381    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[31]
  -------------------------------------------------------------------
                         required time                         37.381    
                         arrival time                          -5.495    
  -------------------------------------------------------------------
                         slack                                 31.886    

Slack (MET) :             32.014ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.599ns  (logic 2.826ns (37.191%)  route 4.773ns (62.809%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 37.152 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.279ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.742    -2.279    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y52         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     0.175 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[13]
                         net (fo=2, routed)           1.246     1.421    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[13]
    SLICE_X83Y130        LUT4 (Prop_lut4_I0_O)        0.124     1.545 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_3/O
                         net (fo=3, routed)           0.826     2.371    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_3_n_0
    SLICE_X83Y129        LUT5 (Prop_lut5_I1_O)        0.124     2.495 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.207     3.702    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X83Y132        LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.493     5.319    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X83Y131        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.584    37.152    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y131        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[10]/C
                         clock pessimism              0.489    37.641    
                         clock uncertainty           -0.103    37.538    
    SLICE_X83Y131        FDRE (Setup_fdre_C_CE)      -0.205    37.333    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[10]
  -------------------------------------------------------------------
                         required time                         37.333    
                         arrival time                          -5.319    
  -------------------------------------------------------------------
                         slack                                 32.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.595    -0.819    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X82Y133        FDSE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y133        FDSE (Prop_fdse_C_Q)         0.141    -0.678 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[22]/Q
                         net (fo=1, routed)           0.085    -0.593    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg_n_0_[22]
    SLICE_X83Y133        LUT2 (Prop_lut2_I0_O)        0.045    -0.548 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.548    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr[23]_i_1_n_0
    SLICE_X83Y133        FDSE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.865    -1.246    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y133        FDSE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[23]/C
                         clock pessimism              0.440    -0.806    
    SLICE_X83Y133        FDSE (Hold_fdse_C_D)         0.092    -0.714    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.593    -0.821    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y131        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.680 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.112    -0.568    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X83Y132        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.863    -1.247    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y132        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.441    -0.806    
    SLICE_X83Y132        FDRE (Hold_fdre_C_D)         0.070    -0.736    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.736    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.850%)  route 0.302ns (68.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.207ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.592    -0.822    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    SLICE_X82Y130        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.681 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[5]/Q
                         net (fo=1, routed)           0.302    -0.379    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address[5]
    RAMB18_X3Y52         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.903    -1.207    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y52         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.463    -0.744    
    RAMB18_X3Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.561    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.419%)  route 0.308ns (68.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.207ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.592    -0.822    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    SLICE_X82Y130        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.681 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[4]/Q
                         net (fo=1, routed)           0.308    -0.373    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address[4]
    RAMB18_X3Y52         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.903    -1.207    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y52         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.463    -0.744    
    RAMB18_X3Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.561    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.851%)  route 0.141ns (43.149%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.594    -0.820    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X85Y132        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.679 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[26]/Q
                         net (fo=1, routed)           0.141    -0.538    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[26]
    SLICE_X84Y131        LUT2 (Prop_lut2_I0_O)        0.045    -0.493 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.493    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[27]_i_1_n_0
    SLICE_X84Y131        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.863    -1.248    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X84Y131        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[27]/C
                         clock pessimism              0.441    -0.807    
    SLICE_X84Y131        FDRE (Hold_fdre_C_D)         0.120    -0.687    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[27]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.592    -0.822    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X84Y130        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y130        FDRE (Prop_fdre_C_Q)         0.164    -0.658 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[24]/Q
                         net (fo=1, routed)           0.116    -0.542    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[24]
    SLICE_X84Y132        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.863    -1.247    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X84Y132        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[25]/C
                         clock pessimism              0.441    -0.806    
    SLICE_X84Y132        FDRE (Hold_fdre_C_D)         0.059    -0.747    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.738%)  route 0.086ns (27.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.593    -0.821    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y131        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y131        FDRE (Prop_fdre_C_Q)         0.128    -0.693 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[15]/Q
                         net (fo=1, routed)           0.086    -0.607    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[15]
    SLICE_X83Y131        LUT3 (Prop_lut3_I0_O)        0.102    -0.505 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.505    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[16]_i_1_n_0
    SLICE_X83Y131        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.863    -1.248    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y131        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[16]/C
                         clock pessimism              0.427    -0.821    
    SLICE_X83Y131        FDRE (Hold_fdre_C_D)         0.107    -0.714    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/scl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.588    -0.826    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X78Y132        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y132        FDRE (Prop_fdre_C_Q)         0.164    -0.662 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[0]/Q
                         net (fo=3, routed)           0.105    -0.556    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg_n_0_[0]
    SLICE_X79Y132        LUT6 (Prop_lut6_I3_O)        0.045    -0.511 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/scl_i_1/O
                         net (fo=1, routed)           0.000    -0.511    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/scl_i_1_n_0
    SLICE_X79Y132        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/scl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.858    -1.253    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X79Y132        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/scl_reg/C
                         clock pessimism              0.440    -0.813    
    SLICE_X79Y132        FDRE (Hold_fdre_C_D)         0.091    -0.722    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/scl_reg
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.595    -0.819    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X84Y133        FDSE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y133        FDSE (Prop_fdse_C_Q)         0.148    -0.671 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[18]/Q
                         net (fo=1, routed)           0.093    -0.578    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg_n_0_[18]
    SLICE_X84Y133        LUT2 (Prop_lut2_I0_O)        0.099    -0.479 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.479    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr[19]_i_1_n_0
    SLICE_X84Y133        FDSE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.865    -1.246    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X84Y133        FDSE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[19]/C
                         clock pessimism              0.427    -0.819    
    SLICE_X84Y133        FDSE (Hold_fdse_C_D)         0.121    -0.698    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[19]
  -------------------------------------------------------------------
                         required time                          0.698    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.128ns (29.996%)  route 0.299ns (70.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.207ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.592    -0.822    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    SLICE_X83Y130        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.128    -0.694 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[6]/Q
                         net (fo=1, routed)           0.299    -0.395    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address[6]
    RAMB18_X3Y52         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.903    -1.207    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y52         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.463    -0.744    
    RAMB18_X3Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130    -0.614    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_reg_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X3Y52     design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X78Y132    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X82Y133    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X82Y133    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X82Y133    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X82Y133    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X82Y133    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X84Y133    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y133    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y133    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X78Y132    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X78Y132    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X82Y133    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X82Y133    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X82Y133    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X82Y133    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X82Y133    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[12]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X82Y133    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X78Y132    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X82Y133    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X82Y133    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X82Y133    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X82Y133    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[13]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X82Y133    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[14]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X84Y133    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[15]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X84Y133    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[16]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X84Y133    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[17]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X84Y133    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_design_1_clk_wiz_0_0
  To Clock:  clk_vga_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.865ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_green_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 1.970ns (37.786%)  route 3.244ns (62.214%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 3.808 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.631    -2.390    design_1_i/vga_0/U0/pix_clk
    SLICE_X63Y91         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.934 f  design_1_i/vga_0/U0/h_cnt_reg[1]/Q
                         net (fo=19, routed)          0.824    -1.110    design_1_i/vga_0/U0/h_cnt_reg[1]
    SLICE_X66Y92         LUT2 (Prop_lut2_I0_O)        0.124    -0.986 r  design_1_i/vga_0/U0/bg_red[3]_i_95/O
                         net (fo=1, routed)           0.000    -0.986    design_1_i/vga_0/U0/bg_red[3]_i_95_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.473 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    -0.473    design_1_i/vga_0/U0/bg_red_reg[3]_i_38_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.316 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           1.154     0.838    design_1_i/vga_0/U0/bg_red_reg[3]_i_11_n_2
    SLICE_X66Y89         LUT4 (Prop_lut4_I0_O)        0.365     1.203 r  design_1_i/vga_0/U0/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.662     1.865    design_1_i/vga_0/U0/bg_red[3]_i_5_n_0
    SLICE_X67Y88         LUT4 (Prop_lut4_I1_O)        0.355     2.220 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.603     2.823    design_1_i/vga_0/U0/bg_red0
    SLICE_X66Y88         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.509     3.808    design_1_i/vga_0/U0/pix_clk
    SLICE_X66Y88         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[3]/C
                         clock pessimism              0.489     4.297    
                         clock uncertainty           -0.076     4.221    
    SLICE_X66Y88         FDRE (Setup_fdre_C_CE)      -0.169     4.052    design_1_i/vga_0/U0/bg_green_reg[3]
  -------------------------------------------------------------------
                         required time                          4.052    
                         arrival time                          -2.823    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_red_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 1.970ns (37.786%)  route 3.244ns (62.214%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 3.808 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.631    -2.390    design_1_i/vga_0/U0/pix_clk
    SLICE_X63Y91         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.934 f  design_1_i/vga_0/U0/h_cnt_reg[1]/Q
                         net (fo=19, routed)          0.824    -1.110    design_1_i/vga_0/U0/h_cnt_reg[1]
    SLICE_X66Y92         LUT2 (Prop_lut2_I0_O)        0.124    -0.986 r  design_1_i/vga_0/U0/bg_red[3]_i_95/O
                         net (fo=1, routed)           0.000    -0.986    design_1_i/vga_0/U0/bg_red[3]_i_95_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.473 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    -0.473    design_1_i/vga_0/U0/bg_red_reg[3]_i_38_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.316 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           1.154     0.838    design_1_i/vga_0/U0/bg_red_reg[3]_i_11_n_2
    SLICE_X66Y89         LUT4 (Prop_lut4_I0_O)        0.365     1.203 r  design_1_i/vga_0/U0/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.662     1.865    design_1_i/vga_0/U0/bg_red[3]_i_5_n_0
    SLICE_X67Y88         LUT4 (Prop_lut4_I1_O)        0.355     2.220 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.603     2.823    design_1_i/vga_0/U0/bg_red0
    SLICE_X66Y88         FDRE                                         r  design_1_i/vga_0/U0/bg_red_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.509     3.808    design_1_i/vga_0/U0/pix_clk
    SLICE_X66Y88         FDRE                                         r  design_1_i/vga_0/U0/bg_red_reg[0]/C
                         clock pessimism              0.489     4.297    
                         clock uncertainty           -0.076     4.221    
    SLICE_X66Y88         FDRE (Setup_fdre_C_CE)      -0.169     4.052    design_1_i/vga_0/U0/bg_red_reg[0]
  -------------------------------------------------------------------
                         required time                          4.052    
                         arrival time                          -2.823    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.290ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_red_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.970ns (38.493%)  route 3.148ns (61.507%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns = ( 3.809 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.631    -2.390    design_1_i/vga_0/U0/pix_clk
    SLICE_X63Y91         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.934 f  design_1_i/vga_0/U0/h_cnt_reg[1]/Q
                         net (fo=19, routed)          0.824    -1.110    design_1_i/vga_0/U0/h_cnt_reg[1]
    SLICE_X66Y92         LUT2 (Prop_lut2_I0_O)        0.124    -0.986 r  design_1_i/vga_0/U0/bg_red[3]_i_95/O
                         net (fo=1, routed)           0.000    -0.986    design_1_i/vga_0/U0/bg_red[3]_i_95_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.473 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    -0.473    design_1_i/vga_0/U0/bg_red_reg[3]_i_38_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.316 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           1.154     0.838    design_1_i/vga_0/U0/bg_red_reg[3]_i_11_n_2
    SLICE_X66Y89         LUT4 (Prop_lut4_I0_O)        0.365     1.203 r  design_1_i/vga_0/U0/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.662     1.865    design_1_i/vga_0/U0/bg_red[3]_i_5_n_0
    SLICE_X67Y88         LUT4 (Prop_lut4_I1_O)        0.355     2.220 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.508     2.727    design_1_i/vga_0/U0/bg_red0
    SLICE_X68Y89         FDRE                                         r  design_1_i/vga_0/U0/bg_red_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.510     3.809    design_1_i/vga_0/U0/pix_clk
    SLICE_X68Y89         FDRE                                         r  design_1_i/vga_0/U0/bg_red_reg[2]/C
                         clock pessimism              0.489     4.298    
                         clock uncertainty           -0.076     4.222    
    SLICE_X68Y89         FDRE (Setup_fdre_C_CE)      -0.205     4.017    design_1_i/vga_0/U0/bg_red_reg[2]
  -------------------------------------------------------------------
                         required time                          4.017    
                         arrival time                          -2.727    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.382ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_blue_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 1.970ns (39.209%)  route 3.054ns (60.791%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 3.808 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.631    -2.390    design_1_i/vga_0/U0/pix_clk
    SLICE_X63Y91         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.934 f  design_1_i/vga_0/U0/h_cnt_reg[1]/Q
                         net (fo=19, routed)          0.824    -1.110    design_1_i/vga_0/U0/h_cnt_reg[1]
    SLICE_X66Y92         LUT2 (Prop_lut2_I0_O)        0.124    -0.986 r  design_1_i/vga_0/U0/bg_red[3]_i_95/O
                         net (fo=1, routed)           0.000    -0.986    design_1_i/vga_0/U0/bg_red[3]_i_95_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.473 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    -0.473    design_1_i/vga_0/U0/bg_red_reg[3]_i_38_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.316 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           1.154     0.838    design_1_i/vga_0/U0/bg_red_reg[3]_i_11_n_2
    SLICE_X66Y89         LUT4 (Prop_lut4_I0_O)        0.365     1.203 r  design_1_i/vga_0/U0/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.662     1.865    design_1_i/vga_0/U0/bg_red[3]_i_5_n_0
    SLICE_X67Y88         LUT4 (Prop_lut4_I1_O)        0.355     2.220 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.414     2.634    design_1_i/vga_0/U0/bg_red0
    SLICE_X67Y88         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.509     3.808    design_1_i/vga_0/U0/pix_clk
    SLICE_X67Y88         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[0]/C
                         clock pessimism              0.489     4.297    
                         clock uncertainty           -0.076     4.221    
    SLICE_X67Y88         FDRE (Setup_fdre_C_CE)      -0.205     4.016    design_1_i/vga_0/U0/bg_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          4.016    
                         arrival time                          -2.634    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.382ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_blue_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 1.970ns (39.209%)  route 3.054ns (60.791%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 3.808 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.631    -2.390    design_1_i/vga_0/U0/pix_clk
    SLICE_X63Y91         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.934 f  design_1_i/vga_0/U0/h_cnt_reg[1]/Q
                         net (fo=19, routed)          0.824    -1.110    design_1_i/vga_0/U0/h_cnt_reg[1]
    SLICE_X66Y92         LUT2 (Prop_lut2_I0_O)        0.124    -0.986 r  design_1_i/vga_0/U0/bg_red[3]_i_95/O
                         net (fo=1, routed)           0.000    -0.986    design_1_i/vga_0/U0/bg_red[3]_i_95_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.473 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    -0.473    design_1_i/vga_0/U0/bg_red_reg[3]_i_38_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.316 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           1.154     0.838    design_1_i/vga_0/U0/bg_red_reg[3]_i_11_n_2
    SLICE_X66Y89         LUT4 (Prop_lut4_I0_O)        0.365     1.203 r  design_1_i/vga_0/U0/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.662     1.865    design_1_i/vga_0/U0/bg_red[3]_i_5_n_0
    SLICE_X67Y88         LUT4 (Prop_lut4_I1_O)        0.355     2.220 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.414     2.634    design_1_i/vga_0/U0/bg_red0
    SLICE_X67Y88         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.509     3.808    design_1_i/vga_0/U0/pix_clk
    SLICE_X67Y88         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[1]/C
                         clock pessimism              0.489     4.297    
                         clock uncertainty           -0.076     4.221    
    SLICE_X67Y88         FDRE (Setup_fdre_C_CE)      -0.205     4.016    design_1_i/vga_0/U0/bg_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          4.016    
                         arrival time                          -2.634    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.429ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_green_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.970ns (39.574%)  route 3.008ns (60.426%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 3.808 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.631    -2.390    design_1_i/vga_0/U0/pix_clk
    SLICE_X63Y91         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.934 f  design_1_i/vga_0/U0/h_cnt_reg[1]/Q
                         net (fo=19, routed)          0.824    -1.110    design_1_i/vga_0/U0/h_cnt_reg[1]
    SLICE_X66Y92         LUT2 (Prop_lut2_I0_O)        0.124    -0.986 r  design_1_i/vga_0/U0/bg_red[3]_i_95/O
                         net (fo=1, routed)           0.000    -0.986    design_1_i/vga_0/U0/bg_red[3]_i_95_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.473 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    -0.473    design_1_i/vga_0/U0/bg_red_reg[3]_i_38_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.316 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           1.154     0.838    design_1_i/vga_0/U0/bg_red_reg[3]_i_11_n_2
    SLICE_X66Y89         LUT4 (Prop_lut4_I0_O)        0.365     1.203 r  design_1_i/vga_0/U0/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.662     1.865    design_1_i/vga_0/U0/bg_red[3]_i_5_n_0
    SLICE_X67Y88         LUT4 (Prop_lut4_I1_O)        0.355     2.220 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.368     2.587    design_1_i/vga_0/U0/bg_red0
    SLICE_X68Y88         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.509     3.808    design_1_i/vga_0/U0/pix_clk
    SLICE_X68Y88         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[0]/C
                         clock pessimism              0.489     4.297    
                         clock uncertainty           -0.076     4.221    
    SLICE_X68Y88         FDRE (Setup_fdre_C_CE)      -0.205     4.016    design_1_i/vga_0/U0/bg_green_reg[0]
  -------------------------------------------------------------------
                         required time                          4.016    
                         arrival time                          -2.587    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.429ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_red_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.970ns (39.574%)  route 3.008ns (60.426%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 3.808 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.631    -2.390    design_1_i/vga_0/U0/pix_clk
    SLICE_X63Y91         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.934 f  design_1_i/vga_0/U0/h_cnt_reg[1]/Q
                         net (fo=19, routed)          0.824    -1.110    design_1_i/vga_0/U0/h_cnt_reg[1]
    SLICE_X66Y92         LUT2 (Prop_lut2_I0_O)        0.124    -0.986 r  design_1_i/vga_0/U0/bg_red[3]_i_95/O
                         net (fo=1, routed)           0.000    -0.986    design_1_i/vga_0/U0/bg_red[3]_i_95_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.473 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    -0.473    design_1_i/vga_0/U0/bg_red_reg[3]_i_38_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.316 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           1.154     0.838    design_1_i/vga_0/U0/bg_red_reg[3]_i_11_n_2
    SLICE_X66Y89         LUT4 (Prop_lut4_I0_O)        0.365     1.203 r  design_1_i/vga_0/U0/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.662     1.865    design_1_i/vga_0/U0/bg_red[3]_i_5_n_0
    SLICE_X67Y88         LUT4 (Prop_lut4_I1_O)        0.355     2.220 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.368     2.587    design_1_i/vga_0/U0/bg_red0
    SLICE_X68Y88         FDRE                                         r  design_1_i/vga_0/U0/bg_red_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.509     3.808    design_1_i/vga_0/U0/pix_clk
    SLICE_X68Y88         FDRE                                         r  design_1_i/vga_0/U0/bg_red_reg[3]/C
                         clock pessimism              0.489     4.297    
                         clock uncertainty           -0.076     4.221    
    SLICE_X68Y88         FDRE (Setup_fdre_C_CE)      -0.205     4.016    design_1_i/vga_0/U0/bg_red_reg[3]
  -------------------------------------------------------------------
                         required time                          4.016    
                         arrival time                          -2.587    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_blue_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.973ns  (logic 1.970ns (39.618%)  route 3.003ns (60.382%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns = ( 3.809 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.631    -2.390    design_1_i/vga_0/U0/pix_clk
    SLICE_X63Y91         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.934 f  design_1_i/vga_0/U0/h_cnt_reg[1]/Q
                         net (fo=19, routed)          0.824    -1.110    design_1_i/vga_0/U0/h_cnt_reg[1]
    SLICE_X66Y92         LUT2 (Prop_lut2_I0_O)        0.124    -0.986 r  design_1_i/vga_0/U0/bg_red[3]_i_95/O
                         net (fo=1, routed)           0.000    -0.986    design_1_i/vga_0/U0/bg_red[3]_i_95_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.473 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    -0.473    design_1_i/vga_0/U0/bg_red_reg[3]_i_38_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.316 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           1.154     0.838    design_1_i/vga_0/U0/bg_red_reg[3]_i_11_n_2
    SLICE_X66Y89         LUT4 (Prop_lut4_I0_O)        0.365     1.203 r  design_1_i/vga_0/U0/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.662     1.865    design_1_i/vga_0/U0/bg_red[3]_i_5_n_0
    SLICE_X67Y88         LUT4 (Prop_lut4_I1_O)        0.355     2.220 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.362     2.582    design_1_i/vga_0/U0/bg_red0
    SLICE_X67Y89         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.510     3.809    design_1_i/vga_0/U0/pix_clk
    SLICE_X67Y89         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[2]/C
                         clock pessimism              0.489     4.298    
                         clock uncertainty           -0.076     4.222    
    SLICE_X67Y89         FDRE (Setup_fdre_C_CE)      -0.205     4.017    design_1_i/vga_0/U0/bg_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          4.017    
                         arrival time                          -2.582    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_blue_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.973ns  (logic 1.970ns (39.618%)  route 3.003ns (60.382%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns = ( 3.809 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.631    -2.390    design_1_i/vga_0/U0/pix_clk
    SLICE_X63Y91         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.934 f  design_1_i/vga_0/U0/h_cnt_reg[1]/Q
                         net (fo=19, routed)          0.824    -1.110    design_1_i/vga_0/U0/h_cnt_reg[1]
    SLICE_X66Y92         LUT2 (Prop_lut2_I0_O)        0.124    -0.986 r  design_1_i/vga_0/U0/bg_red[3]_i_95/O
                         net (fo=1, routed)           0.000    -0.986    design_1_i/vga_0/U0/bg_red[3]_i_95_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.473 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    -0.473    design_1_i/vga_0/U0/bg_red_reg[3]_i_38_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.316 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           1.154     0.838    design_1_i/vga_0/U0/bg_red_reg[3]_i_11_n_2
    SLICE_X66Y89         LUT4 (Prop_lut4_I0_O)        0.365     1.203 r  design_1_i/vga_0/U0/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.662     1.865    design_1_i/vga_0/U0/bg_red[3]_i_5_n_0
    SLICE_X67Y88         LUT4 (Prop_lut4_I1_O)        0.355     2.220 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.362     2.582    design_1_i/vga_0/U0/bg_red0
    SLICE_X67Y89         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.510     3.809    design_1_i/vga_0/U0/pix_clk
    SLICE_X67Y89         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[3]/C
                         clock pessimism              0.489     4.298    
                         clock uncertainty           -0.076     4.222    
    SLICE_X67Y89         FDRE (Setup_fdre_C_CE)      -0.205     4.017    design_1_i/vga_0/U0/bg_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          4.017    
                         arrival time                          -2.582    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_green_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.973ns  (logic 1.970ns (39.618%)  route 3.003ns (60.382%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns = ( 3.809 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.631    -2.390    design_1_i/vga_0/U0/pix_clk
    SLICE_X63Y91         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.934 f  design_1_i/vga_0/U0/h_cnt_reg[1]/Q
                         net (fo=19, routed)          0.824    -1.110    design_1_i/vga_0/U0/h_cnt_reg[1]
    SLICE_X66Y92         LUT2 (Prop_lut2_I0_O)        0.124    -0.986 r  design_1_i/vga_0/U0/bg_red[3]_i_95/O
                         net (fo=1, routed)           0.000    -0.986    design_1_i/vga_0/U0/bg_red[3]_i_95_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.473 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    -0.473    design_1_i/vga_0/U0/bg_red_reg[3]_i_38_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.316 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_11/CO[1]
                         net (fo=2, routed)           1.154     0.838    design_1_i/vga_0/U0/bg_red_reg[3]_i_11_n_2
    SLICE_X66Y89         LUT4 (Prop_lut4_I0_O)        0.365     1.203 r  design_1_i/vga_0/U0/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.662     1.865    design_1_i/vga_0/U0/bg_red[3]_i_5_n_0
    SLICE_X67Y88         LUT4 (Prop_lut4_I1_O)        0.355     2.220 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.362     2.582    design_1_i/vga_0/U0/bg_red0
    SLICE_X66Y89         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.510     3.809    design_1_i/vga_0/U0/pix_clk
    SLICE_X66Y89         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[1]/C
                         clock pessimism              0.489     4.298    
                         clock uncertainty           -0.076     4.222    
    SLICE_X66Y89         FDRE (Setup_fdre_C_CE)      -0.169     4.053    design_1_i/vga_0/U0/bg_green_reg[1]
  -------------------------------------------------------------------
                         required time                          4.053    
                         arrival time                          -2.582    
  -------------------------------------------------------------------
                         slack                                  1.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/bg_green_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.568    -0.846    design_1_i/vga_0/U0/pix_clk
    SLICE_X71Y94         FDRE                                         r  design_1_i/vga_0/U0/bg_green_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  design_1_i/vga_0/U0/bg_green_d_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.589    design_1_i/vga_0/U0/bg_green_d[1]
    SLICE_X70Y94         FDRE                                         r  design_1_i/vga_0/U0/vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.840    -1.271    design_1_i/vga_0/U0/pix_clk
    SLICE_X70Y94         FDRE                                         r  design_1_i/vga_0/U0/vga_green_reg[1]/C
                         clock pessimism              0.438    -0.833    
    SLICE_X70Y94         FDRE (Hold_fdre_C_D)         0.059    -0.774    design_1_i/vga_0/U0/vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.774    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/v_sync_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/vga_v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.567    -0.847    design_1_i/vga_0/U0/pix_clk
    SLICE_X58Y98         FDRE                                         r  design_1_i/vga_0/U0/v_sync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.683 r  design_1_i/vga_0/U0/v_sync_d_reg/Q
                         net (fo=1, routed)           0.112    -0.571    design_1_i/vga_0/U0/v_sync_d
    SLICE_X58Y99         FDRE                                         r  design_1_i/vga_0/U0/vga_v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.838    -1.273    design_1_i/vga_0/U0/pix_clk
    SLICE_X58Y99         FDRE                                         r  design_1_i/vga_0/U0/vga_v_sync_reg/C
                         clock pessimism              0.442    -0.831    
    SLICE_X58Y99         FDRE (Hold_fdre_C_D)         0.059    -0.772    design_1_i/vga_0/U0/vga_v_sync_reg
  -------------------------------------------------------------------
                         required time                          0.772    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/bg_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_blue_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.816%)  route 0.174ns (55.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.566    -0.848    design_1_i/vga_0/U0/pix_clk
    SLICE_X67Y88         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  design_1_i/vga_0/U0/bg_blue_reg[0]/Q
                         net (fo=1, routed)           0.174    -0.533    design_1_i/vga_0/U0/bg_blue[0]
    SLICE_X69Y88         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.838    -1.273    design_1_i/vga_0/U0/pix_clk
    SLICE_X69Y88         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_d_reg[0]/C
                         clock pessimism              0.463    -0.810    
    SLICE_X69Y88         FDRE (Hold_fdre_C_D)         0.070    -0.740    design_1_i/vga_0/U0/bg_blue_d_reg[0]
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/bg_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_blue_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.637%)  route 0.190ns (57.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.566    -0.848    design_1_i/vga_0/U0/pix_clk
    SLICE_X67Y89         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  design_1_i/vga_0/U0/bg_blue_reg[2]/Q
                         net (fo=1, routed)           0.190    -0.517    design_1_i/vga_0/U0/bg_blue[2]
    SLICE_X71Y94         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.840    -1.271    design_1_i/vga_0/U0/pix_clk
    SLICE_X71Y94         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_d_reg[2]/C
                         clock pessimism              0.463    -0.808    
    SLICE_X71Y94         FDRE (Hold_fdre_C_D)         0.070    -0.738    design_1_i/vga_0/U0/bg_blue_d_reg[2]
  -------------------------------------------------------------------
                         required time                          0.738    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/bg_green_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/vga_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.569    -0.845    design_1_i/vga_0/U0/pix_clk
    SLICE_X71Y97         FDRE                                         r  design_1_i/vga_0/U0/bg_green_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  design_1_i/vga_0/U0/bg_green_d_reg[0]/Q
                         net (fo=1, routed)           0.170    -0.534    design_1_i/vga_0/U0/bg_green_d[0]
    SLICE_X70Y97         FDRE                                         r  design_1_i/vga_0/U0/vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.841    -1.270    design_1_i/vga_0/U0/pix_clk
    SLICE_X70Y97         FDRE                                         r  design_1_i/vga_0/U0/vga_green_reg[0]/C
                         clock pessimism              0.438    -0.832    
    SLICE_X70Y97         FDRE (Hold_fdre_C_D)         0.063    -0.769    design_1_i/vga_0/U0/vga_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/bg_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_red_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.606%)  route 0.175ns (55.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.566    -0.848    design_1_i/vga_0/U0/pix_clk
    SLICE_X68Y88         FDRE                                         r  design_1_i/vga_0/U0/bg_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  design_1_i/vga_0/U0/bg_red_reg[3]/Q
                         net (fo=1, routed)           0.175    -0.532    design_1_i/vga_0/U0/bg_red[3]
    SLICE_X69Y88         FDRE                                         r  design_1_i/vga_0/U0/bg_red_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.838    -1.273    design_1_i/vga_0/U0/pix_clk
    SLICE_X69Y88         FDRE                                         r  design_1_i/vga_0/U0/bg_red_d_reg[3]/C
                         clock pessimism              0.438    -0.835    
    SLICE_X69Y88         FDRE (Hold_fdre_C_D)         0.066    -0.769    design_1_i/vga_0/U0/bg_red_d_reg[3]
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/val_tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/val_tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.567    -0.847    design_1_i/vga_0/U0/pix_clk
    SLICE_X65Y92         FDRE                                         r  design_1_i/vga_0/U0/val_tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  design_1_i/vga_0/U0/val_tmp_reg[8]/Q
                         net (fo=4, routed)           0.078    -0.628    design_1_i/vga_0/U0/val_tmp_reg[8]
    SLICE_X65Y92         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.504 r  design_1_i/vga_0/U0/val_tmp_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.504    design_1_i/vga_0/U0/val_tmp_reg[8]_i_1_n_6
    SLICE_X65Y92         FDRE                                         r  design_1_i/vga_0/U0/val_tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.839    -1.272    design_1_i/vga_0/U0/pix_clk
    SLICE_X65Y92         FDRE                                         r  design_1_i/vga_0/U0/val_tmp_reg[9]/C
                         clock pessimism              0.425    -0.847    
    SLICE_X65Y92         FDRE (Hold_fdre_C_D)         0.105    -0.742    design_1_i/vga_0/U0/val_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.742    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/val_tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/fr_address_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (69.913%)  route 0.107ns (30.087%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.567    -0.847    design_1_i/vga_0/U0/pix_clk
    SLICE_X65Y92         FDRE                                         r  design_1_i/vga_0/U0/val_tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  design_1_i/vga_0/U0/val_tmp_reg[11]/Q
                         net (fo=3, routed)           0.107    -0.599    design_1_i/vga_0/U0/val_tmp_reg[11]
    SLICE_X64Y92         LUT4 (Prop_lut4_I0_O)        0.045    -0.554 r  design_1_i/vga_0/U0/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    -0.554    design_1_i/vga_0/U0/i__carry__1_i_5_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.491 r  design_1_i/vga_0/U0/_inferred__4/i__carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.491    design_1_i/vga_0/U0/fr_address[11]
    SLICE_X64Y92         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.839    -1.272    design_1_i/vga_0/U0/pix_clk
    SLICE_X64Y92         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[11]/C
                         clock pessimism              0.438    -0.834    
    SLICE_X64Y92         FDRE (Hold_fdre_C_D)         0.105    -0.729    design_1_i/vga_0/U0/fr_address_reg[11]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/val_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/fr_address_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (69.913%)  route 0.107ns (30.087%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.568    -0.846    design_1_i/vga_0/U0/pix_clk
    SLICE_X65Y93         FDRE                                         r  design_1_i/vga_0/U0/val_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  design_1_i/vga_0/U0/val_tmp_reg[15]/Q
                         net (fo=3, routed)           0.107    -0.598    design_1_i/vga_0/U0/val_tmp_reg[15]
    SLICE_X64Y93         LUT4 (Prop_lut4_I0_O)        0.045    -0.553 r  design_1_i/vga_0/U0/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    -0.553    design_1_i/vga_0/U0/i__carry__2_i_5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.490 r  design_1_i/vga_0/U0/_inferred__4/i__carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.490    design_1_i/vga_0/U0/fr_address[15]
    SLICE_X64Y93         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.840    -1.271    design_1_i/vga_0/U0/pix_clk
    SLICE_X64Y93         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[15]/C
                         clock pessimism              0.438    -0.833    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.105    -0.728    design_1_i/vga_0/U0/fr_address_reg[15]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/val_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/fr_address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (69.913%)  route 0.107ns (30.087%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.567    -0.847    design_1_i/vga_0/U0/pix_clk
    SLICE_X65Y90         FDRE                                         r  design_1_i/vga_0/U0/val_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  design_1_i/vga_0/U0/val_tmp_reg[3]/Q
                         net (fo=3, routed)           0.107    -0.599    design_1_i/vga_0/U0/val_tmp_reg[3]
    SLICE_X64Y90         LUT4 (Prop_lut4_I0_O)        0.045    -0.554 r  design_1_i/vga_0/U0/i__carry_i_5__3/O
                         net (fo=1, routed)           0.000    -0.554    design_1_i/vga_0/U0/i__carry_i_5__3_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.491 r  design_1_i/vga_0/U0/_inferred__4/i__carry/O[3]
                         net (fo=1, routed)           0.000    -0.491    design_1_i/vga_0/U0/fr_address[3]
    SLICE_X64Y90         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.839    -1.272    design_1_i/vga_0/U0/pix_clk
    SLICE_X64Y90         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[3]/C
                         clock pessimism              0.438    -0.834    
    SLICE_X64Y90         FDRE (Hold_fdre_C_D)         0.105    -0.729    design_1_i/vga_0/U0/fr_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.731
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.731       4.576      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.731       5.482      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.731       5.731      SLICE_X63Y91     design_1_i/vga_0/U0/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.731       5.731      SLICE_X63Y93     design_1_i/vga_0/U0/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.731       5.731      SLICE_X63Y93     design_1_i/vga_0/U0/h_cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.731       5.731      SLICE_X63Y91     design_1_i/vga_0/U0/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.731       5.731      SLICE_X63Y91     design_1_i/vga_0/U0/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.731       5.731      SLICE_X63Y91     design_1_i/vga_0/U0/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.731       5.731      SLICE_X63Y92     design_1_i/vga_0/U0/h_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.731       5.731      SLICE_X63Y92     design_1_i/vga_0/U0/h_cnt_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.731       206.629    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X63Y91     design_1_i/vga_0/U0/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X63Y91     design_1_i/vga_0/U0/h_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X63Y91     design_1_i/vga_0/U0/h_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X63Y91     design_1_i/vga_0/U0/h_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X63Y92     design_1_i/vga_0/U0/h_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X63Y92     design_1_i/vga_0/U0/h_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X63Y92     design_1_i/vga_0/U0/h_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X63Y92     design_1_i/vga_0/U0/h_cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X58Y98     design_1_i/vga_0/U0/v_sync_d_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X62Y92     design_1_i/vga_0/U0/val_zoom_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X60Y91     design_1_i/vga_0/U0/h_sync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X65Y92     design_1_i/vga_0/U0/val_tmp_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X65Y92     design_1_i/vga_0/U0/val_tmp_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X65Y93     design_1_i/vga_0/U0/val_tmp_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X65Y93     design_1_i/vga_0/U0/val_tmp_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X65Y93     design_1_i/vga_0/U0/val_tmp_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X65Y93     design_1_i/vga_0/U0/val_tmp_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X65Y94     design_1_i/vga_0/U0/val_tmp_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X65Y94     design_1_i/vga_0/U0/val_tmp_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X65Y94     design_1_i/vga_0/U0/val_tmp_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



