// Seed: 3620509424
module module_0 (
    input tri0 id_0,
    input wire id_1
);
  wire id_3, id_4;
  assign id_4 = id_3;
  assign module_1.id_5 = 0;
  assign id_3 = -1 == -1'd0;
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_5 = 32'd9
) (
    output wor   id_0,
    input  wand  id_1,
    output logic id_2,
    input  tri0  id_3,
    output wire  id_4,
    input  tri   _id_5
);
  and primCall (id_2, id_10, id_7, id_8, id_3);
  bit [(  id_5  ) : -1] id_7, id_8;
  logic id_9;
  ;
  tri id_10;
  assign id_8 = id_7;
  always id_8 = -1 == id_3;
  module_0 modCall_1 (
      id_3,
      id_1
  );
  always @(id_8) id_2 = id_8;
  generate
    assign id_10 = -1;
    logic [7:0] id_11;
  endgenerate
  assign id_11[id_5] = -1;
endmodule : SymbolIdentifier
