// Seed: 3399852025
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    input supply0 id_2,
    output logic id_3,
    input supply0 id_4,
    output tri1 id_5,
    input supply1 id_6,
    input tri0 id_7,
    input wor id_8,
    input wor id_9,
    input wire void id_10,
    input tri0 id_11,
    input wand id_12,
    input wor void id_13,
    input tri0 id_14,
    output tri0 id_15
);
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_17
  );
  always id_3 <= -1;
endmodule
