

================================================================
== Vitis HLS Report for 'sink_from_aie_Pipeline_VITIS_LOOP_78_3'
================================================================
* Date:           Sun Jun 30 17:18:58 2024

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        sink_from_aie
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: versal
* Target device:  xcvc1902-vsvd1760-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.533 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_78_3  |        ?|        ?|         4|          4|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|     180|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|        -|       -|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|      74|    -|
|Register         |        -|     -|      239|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|      239|     254|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln89_1_fu_156_p2              |         +|   0|  0|  16|          16|          16|
    |h1_d0                             |         +|   0|  0|  32|          32|          32|
    |h2_d0                             |         +|   0|  0|  32|          32|          32|
    |joint_d0                          |         +|   0|  0|  32|          32|          32|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_condition_105                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_168                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_269                  |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_predicate_op24_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_str_blocking_cur_n             |       and|   0|  0|   2|           1|           0|
    |ap_str_blocking_n                 |       and|   0|  0|   2|           1|           2|
    |icmp_ln82_fu_110_p2               |      icmp|   0|  0|  16|          32|          12|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0  |        or|   0|  0|   2|           1|           1|
    |i_2_fu_129_p2                     |       xor|   0|  0|  28|          32|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 180|         190|         140|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |   6|          5|    1|          5|
    |ap_done_int               |   2|          2|    1|          2|
    |h1_address0               |   8|          3|    8|         24|
    |h2_address0               |   8|          3|    8|         24|
    |i_fu_48                   |  32|          3|   32|         96|
    |input_stream_TDATA_blk_n  |   2|          2|    1|          2|
    |joint_address0            |  16|          3|   16|         48|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  74|         21|   67|        201|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   4|   0|    4|          0|
    |ap_done_reg         |   1|   0|    1|          0|
    |h1_addr_reg_228     |   8|   0|    8|          0|
    |h1_load_reg_243     |  32|   0|   32|          0|
    |h2_addr_reg_223     |   8|   0|    8|          0|
    |h2_load_reg_238     |  32|   0|   32|          0|
    |i_1_reg_201         |  32|   0|   32|          0|
    |i_fu_48             |  32|   0|   32|          0|
    |icmp_ln82_reg_210   |   1|   0|    1|          0|
    |joint_addr_reg_218  |  16|   0|   16|          0|
    |joint_load_reg_233  |  32|   0|   32|          0|
    |reg_97              |  32|   0|   32|          0|
    |tmp_reg_214         |   1|   0|    1|          0|
    |trunc_ln82_reg_205  |   8|   0|    8|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 239|   0|  239|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_78_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_78_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_78_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_78_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_78_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_78_3|  return value|
|ap_ext_blocking_n    |  out|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_78_3|  return value|
|ap_str_blocking_n    |  out|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_78_3|  return value|
|ap_int_blocking_n    |  out|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_78_3|  return value|
|input_stream_TVALID  |   in|    1|        axis|                            input_stream|       pointer|
|input_stream_TDATA   |   in|   32|        axis|                            input_stream|       pointer|
|input_stream_TREADY  |  out|    1|        axis|                            input_stream|       pointer|
|joint_address0       |  out|   16|   ap_memory|                                   joint|         array|
|joint_ce0            |  out|    1|   ap_memory|                                   joint|         array|
|joint_we0            |  out|    1|   ap_memory|                                   joint|         array|
|joint_d0             |  out|   32|   ap_memory|                                   joint|         array|
|joint_q0             |   in|   32|   ap_memory|                                   joint|         array|
|h2_address0          |  out|    8|   ap_memory|                                      h2|         array|
|h2_ce0               |  out|    1|   ap_memory|                                      h2|         array|
|h2_we0               |  out|    1|   ap_memory|                                      h2|         array|
|h2_d0                |  out|   32|   ap_memory|                                      h2|         array|
|h2_q0                |   in|   32|   ap_memory|                                      h2|         array|
|h1_address0          |  out|    8|   ap_memory|                                      h1|         array|
|h1_ce0               |  out|    1|   ap_memory|                                      h1|         array|
|h1_we0               |  out|    1|   ap_memory|                                      h1|         array|
|h1_d0                |  out|   32|   ap_memory|                                      h1|         array|
|h1_q0                |   in|   32|   ap_memory|                                      h1|         array|
+---------------------+-----+-----+------------+----------------------------------------+--------------+

