# FPGA-projects
FPGA projects written in Verliog HDL during university course
