{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638588289226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638588289232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 03 21:24:49 2021 " "Processing started: Fri Dec 03 21:24:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638588289232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588289232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tetris -c tetris " "Command: quartus_map --read_settings_files=on --write_settings_files=off tetris -c tetris" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588289232 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638588290538 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638588290538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/tetris_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/tetris_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc " "Found entity 1: tetris_soc" {  } { { "tetris_soc/synthesis/tetris_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "tetris_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "tetris_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_irq_mapper " "Found entity 1: tetris_soc_irq_mapper" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0 " "Found entity 1: tetris_soc_mm_interconnect_0" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: tetris_soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: tetris_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: tetris_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "tetris_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "tetris_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "tetris_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "tetris_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: tetris_soc_mm_interconnect_0_rsp_mux_001" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297795 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_rsp_mux " "Found entity 1: tetris_soc_mm_interconnect_0_rsp_mux" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_rsp_demux_011 " "Found entity 1: tetris_soc_mm_interconnect_0_rsp_demux_011" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux_011.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux_011.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_rsp_demux " "Found entity 1: tetris_soc_mm_interconnect_0_rsp_demux" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_cmd_mux_011 " "Found entity 1: tetris_soc_mm_interconnect_0_cmd_mux_011" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux_011.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux_011.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_cmd_mux " "Found entity 1: tetris_soc_mm_interconnect_0_cmd_mux" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: tetris_soc_mm_interconnect_0_cmd_demux_001" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_cmd_demux " "Found entity 1: tetris_soc_mm_interconnect_0_cmd_demux" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297839 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297839 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297839 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297839 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638588297844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "tetris_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297850 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638588297853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "tetris_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "tetris_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "tetris_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297862 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel tetris_soc_mm_interconnect_0_router_013.sv(48) " "Verilog HDL Declaration information at tetris_soc_mm_interconnect_0_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638588297865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel tetris_soc_mm_interconnect_0_router_013.sv(49) " "Verilog HDL Declaration information at tetris_soc_mm_interconnect_0_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638588297866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_router_013_default_decode " "Found entity 1: tetris_soc_mm_interconnect_0_router_013_default_decode" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297868 ""} { "Info" "ISGN_ENTITY_NAME" "2 tetris_soc_mm_interconnect_0_router_013 " "Found entity 2: tetris_soc_mm_interconnect_0_router_013" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel tetris_soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at tetris_soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638588297870 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel tetris_soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at tetris_soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638588297871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: tetris_soc_mm_interconnect_0_router_007_default_decode" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297873 ""} { "Info" "ISGN_ENTITY_NAME" "2 tetris_soc_mm_interconnect_0_router_007 " "Found entity 2: tetris_soc_mm_interconnect_0_router_007" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297873 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel tetris_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at tetris_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638588297876 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel tetris_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at tetris_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638588297876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: tetris_soc_mm_interconnect_0_router_002_default_decode" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297878 ""} { "Info" "ISGN_ENTITY_NAME" "2 tetris_soc_mm_interconnect_0_router_002 " "Found entity 2: tetris_soc_mm_interconnect_0_router_002" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297878 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel tetris_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at tetris_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638588297881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel tetris_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at tetris_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638588297881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: tetris_soc_mm_interconnect_0_router_001_default_decode" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297884 ""} { "Info" "ISGN_ENTITY_NAME" "2 tetris_soc_mm_interconnect_0_router_001 " "Found entity 2: tetris_soc_mm_interconnect_0_router_001" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel tetris_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at tetris_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638588297886 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel tetris_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at tetris_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638588297887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_router_default_decode " "Found entity 1: tetris_soc_mm_interconnect_0_router_default_decode" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297889 ""} { "Info" "ISGN_ENTITY_NAME" "2 tetris_soc_mm_interconnect_0_router " "Found entity 2: tetris_soc_mm_interconnect_0_router" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "tetris_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_usb_rst " "Found entity 1: tetris_soc_usb_rst" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_usb_rst.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_usb_gpx " "Found entity 1: tetris_soc_usb_gpx" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_usb_gpx.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_timer_0 " "Found entity 1: tetris_soc_timer_0" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_timer_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_sysid_qsys_0 " "Found entity 1: tetris_soc_sysid_qsys_0" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sysid_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_spi_0 " "Found entity 1: tetris_soc_spi_0" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_sdram_pll_dffpipe_l2c " "Found entity 1: tetris_soc_sdram_pll_dffpipe_l2c" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297948 ""} { "Info" "ISGN_ENTITY_NAME" "2 tetris_soc_sdram_pll_stdsync_sv6 " "Found entity 2: tetris_soc_sdram_pll_stdsync_sv6" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297948 ""} { "Info" "ISGN_ENTITY_NAME" "3 tetris_soc_sdram_pll_altpll_vg92 " "Found entity 3: tetris_soc_sdram_pll_altpll_vg92" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297948 ""} { "Info" "ISGN_ENTITY_NAME" "4 tetris_soc_sdram_pll " "Found entity 4: tetris_soc_sdram_pll" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_sdram_input_efifo_module " "Found entity 1: tetris_soc_sdram_input_efifo_module" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297956 ""} { "Info" "ISGN_ENTITY_NAME" "2 tetris_soc_sdram " "Found entity 2: tetris_soc_sdram" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_onchip_memory2_0 " "Found entity 1: tetris_soc_onchip_memory2_0" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_nios2_gen2_0 " "Found entity 1: tetris_soc_nios2_gen2_0" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588297966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588297966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: tetris_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298006 ""} { "Info" "ISGN_ENTITY_NAME" "2 tetris_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: tetris_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298006 ""} { "Info" "ISGN_ENTITY_NAME" "3 tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298006 ""} { "Info" "ISGN_ENTITY_NAME" "4 tetris_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: tetris_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298006 ""} { "Info" "ISGN_ENTITY_NAME" "5 tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298006 ""} { "Info" "ISGN_ENTITY_NAME" "6 tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298006 ""} { "Info" "ISGN_ENTITY_NAME" "7 tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298006 ""} { "Info" "ISGN_ENTITY_NAME" "8 tetris_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: tetris_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298006 ""} { "Info" "ISGN_ENTITY_NAME" "9 tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298006 ""} { "Info" "ISGN_ENTITY_NAME" "10 tetris_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: tetris_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298006 ""} { "Info" "ISGN_ENTITY_NAME" "11 tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298006 ""} { "Info" "ISGN_ENTITY_NAME" "12 tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298006 ""} { "Info" "ISGN_ENTITY_NAME" "13 tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298006 ""} { "Info" "ISGN_ENTITY_NAME" "14 tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298006 ""} { "Info" "ISGN_ENTITY_NAME" "15 tetris_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: tetris_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298006 ""} { "Info" "ISGN_ENTITY_NAME" "16 tetris_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: tetris_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298006 ""} { "Info" "ISGN_ENTITY_NAME" "17 tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298006 ""} { "Info" "ISGN_ENTITY_NAME" "18 tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298006 ""} { "Info" "ISGN_ENTITY_NAME" "19 tetris_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: tetris_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298006 ""} { "Info" "ISGN_ENTITY_NAME" "20 tetris_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: tetris_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298006 ""} { "Info" "ISGN_ENTITY_NAME" "21 tetris_soc_nios2_gen2_0_cpu " "Found entity 21: tetris_soc_nios2_gen2_0_cpu" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588298006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588298013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: tetris_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588298018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588298024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: tetris_soc_nios2_gen2_0_cpu_test_bench" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588298030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_leds_pio " "Found entity 1: tetris_soc_leds_pio" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_leds_pio.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588298036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_keycode " "Found entity 1: tetris_soc_keycode" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_keycode.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588298041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_key " "Found entity 1: tetris_soc_key" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_key.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588298047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: tetris_soc_jtag_uart_0_sim_scfifo_w" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298059 ""} { "Info" "ISGN_ENTITY_NAME" "2 tetris_soc_jtag_uart_0_scfifo_w " "Found entity 2: tetris_soc_jtag_uart_0_scfifo_w" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298059 ""} { "Info" "ISGN_ENTITY_NAME" "3 tetris_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: tetris_soc_jtag_uart_0_sim_scfifo_r" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298059 ""} { "Info" "ISGN_ENTITY_NAME" "4 tetris_soc_jtag_uart_0_scfifo_r " "Found entity 4: tetris_soc_jtag_uart_0_scfifo_r" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298059 ""} { "Info" "ISGN_ENTITY_NAME" "5 tetris_soc_jtag_uart_0 " "Found entity 5: tetris_soc_jtag_uart_0" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588298059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_hex_digits_pio " "Found entity 1: tetris_soc_hex_digits_pio" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_hex_digits_pio.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588298065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588298072 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638588298075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588298079 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "tetris.sv(140) " "Verilog HDL Module Instantiation warning at tetris.sv(140): ignored dangling comma in List of Port Connections" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 140 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1638588298082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris " "Found entity 1: tetris" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588298086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/game_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/game_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_logic " "Found entity 1: game_logic" {  } { { "output_files/game_logic.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/game_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588298093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/pixel_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/pixel_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_driver " "Found entity 1: pixel_driver" {  } { { "output_files/pixel_driver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/pixel_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588298100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/shape_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/shape_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shape_rom " "Found entity 1: shape_rom" {  } { { "output_files/shape_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/shape_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588298108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_delay.sv 1 1 " "Found 1 design units, including 1 entities, in source file input_delay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_delay " "Found entity 1: input_delay" {  } { { "input_delay.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/input_delay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588298115 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "board_memory.sv(14) " "Verilog HDL information at board_memory.sv(14): always construct contains both blocking and non-blocking assignments" {  } { { "board_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/board_memory.sv" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638588298118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file board_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 board_memory " "Found entity 1: board_memory" {  } { { "board_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/board_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588298122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsfr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsfr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LSFR " "Found entity 1: LSFR" {  } { { "LSFR.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/LSFR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588298129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "falling_piece.sv 1 1 " "Found 1 design units, including 1 entities, in source file falling_piece.sv" { { "Info" "ISGN_ENTITY_NAME" "1 falling_piece " "Found entity 1: falling_piece" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588298137 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset_h tetris.sv(98) " "Verilog HDL Implicit Net warning at tetris.sv(98): created implicit net for \"Reset_h\"" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588298137 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fedback LSFR.sv(4) " "Verilog HDL Implicit Net warning at LSFR.sv(4): created implicit net for \"fedback\"" {  } { { "LSFR.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/LSFR.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588298137 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tetris_soc_sdram.v(318) " "Verilog HDL or VHDL warning at tetris_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1638588298152 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tetris_soc_sdram.v(328) " "Verilog HDL or VHDL warning at tetris_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1638588298152 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tetris_soc_sdram.v(338) " "Verilog HDL or VHDL warning at tetris_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1638588298152 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tetris_soc_sdram.v(682) " "Verilog HDL or VHDL warning at tetris_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1638588298153 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tetris_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at tetris_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1638588298155 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tetris " "Elaborating entity \"tetris\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638588298456 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "board tetris.sv(60) " "Verilog HDL warning at tetris.sv(60): object board used but never assigned" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 60 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1638588298457 "|tetris"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "board 0 tetris.sv(60) " "Net \"board\" at tetris.sv(60) has no driver or initial value, using a default initial value '0'" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638588298459 "|tetris"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "tetris.sv" "hex_driver4" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588298490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc tetris_soc:u0 " "Elaborating entity \"tetris_soc\" for hierarchy \"tetris_soc:u0\"" {  } { { "tetris.sv" "u0" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588298515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_hex_digits_pio tetris_soc:u0\|tetris_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"tetris_soc_hex_digits_pio\" for hierarchy \"tetris_soc:u0\|tetris_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "hex_digits_pio" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588298525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_jtag_uart_0 tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"tetris_soc_jtag_uart_0\" for hierarchy \"tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "jtag_uart_0" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588298533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_jtag_uart_0_scfifo_w tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"tetris_soc_jtag_uart_0_scfifo_w\" for hierarchy \"tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" "the_tetris_soc_jtag_uart_0_scfifo_w" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588298541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" "wfifo" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588298750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588298751 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588298751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588298751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588298751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588298751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588298751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588298751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588298751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588298751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588298751 ""}  } { { "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638588298751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588298809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588298814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588298836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588298842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588298863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588298871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588298921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588298931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588298983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588298983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588298994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588299044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588299044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588299052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_jtag_uart_0_scfifo_r tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"tetris_soc_jtag_uart_0_scfifo_r\" for hierarchy \"tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" "the_tetris_soc_jtag_uart_0_scfifo_r" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588299085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" "tetris_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588299429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588299431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588299431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588299431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588299431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588299431 ""}  } { { "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638588299431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_key tetris_soc:u0\|tetris_soc_key:key " "Elaborating entity \"tetris_soc_key\" for hierarchy \"tetris_soc:u0\|tetris_soc_key:key\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "key" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_keycode tetris_soc:u0\|tetris_soc_keycode:keycode " "Elaborating entity \"tetris_soc_keycode\" for hierarchy \"tetris_soc:u0\|tetris_soc_keycode:keycode\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "keycode" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_leds_pio tetris_soc:u0\|tetris_soc_leds_pio:leds_pio " "Elaborating entity \"tetris_soc_leds_pio\" for hierarchy \"tetris_soc:u0\|tetris_soc_leds_pio:leds_pio\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "leds_pio" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0 tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"tetris_soc_nios2_gen2_0\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "nios2_gen2_0" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0.v" "cpu" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_test_bench tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_test_bench:the_tetris_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_test_bench:the_tetris_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_tetris_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_register_bank_a_module tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "tetris_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300381 ""}  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638588300381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588300450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588300450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_register_bank_b_module tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_register_bank_b_module:tetris_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_register_bank_b_module:tetris_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "tetris_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_nios2_oci tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_tetris_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300581 ""}  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638588300581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_nios2_oci_break tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_break:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_break:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_nios2_oci_td_mode tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:tetris_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:tetris_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "tetris_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_nios2_oci_im tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_im:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_im:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_nios2_ocimem tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem\|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem\|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem\|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem\|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem\|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem\|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem\|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem\|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300717 ""}  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638588300717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588300785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588300785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem\|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem\|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_debug_slave_tck tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "tetris_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300920 ""}  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638588300920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300930 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_onchip_memory2_0 tetris_soc:u0\|tetris_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"tetris_soc_onchip_memory2_0\" for hierarchy \"tetris_soc:u0\|tetris_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "onchip_memory2_0" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tetris_soc:u0\|tetris_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"tetris_soc:u0\|tetris_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tetris_soc:u0\|tetris_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"tetris_soc:u0\|tetris_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588300995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tetris_soc:u0\|tetris_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"tetris_soc:u0\|tetris_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tetris_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"tetris_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588300995 ""}  } { { "tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638588300995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6fg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6fg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6fg1 " "Found entity 1: altsyncram_6fg1" {  } { { "db/altsyncram_6fg1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/altsyncram_6fg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588301066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588301066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6fg1 tetris_soc:u0\|tetris_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_6fg1:auto_generated " "Elaborating entity \"altsyncram_6fg1\" for hierarchy \"tetris_soc:u0\|tetris_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_6fg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_sdram tetris_soc:u0\|tetris_soc_sdram:sdram " "Elaborating entity \"tetris_soc_sdram\" for hierarchy \"tetris_soc:u0\|tetris_soc_sdram:sdram\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "sdram" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_sdram_input_efifo_module tetris_soc:u0\|tetris_soc_sdram:sdram\|tetris_soc_sdram_input_efifo_module:the_tetris_soc_sdram_input_efifo_module " "Elaborating entity \"tetris_soc_sdram_input_efifo_module\" for hierarchy \"tetris_soc:u0\|tetris_soc_sdram:sdram\|tetris_soc_sdram_input_efifo_module:the_tetris_soc_sdram_input_efifo_module\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram.v" "the_tetris_soc_sdram_input_efifo_module" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_sdram_pll tetris_soc:u0\|tetris_soc_sdram_pll:sdram_pll " "Elaborating entity \"tetris_soc_sdram_pll\" for hierarchy \"tetris_soc:u0\|tetris_soc_sdram_pll:sdram_pll\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "sdram_pll" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_sdram_pll_stdsync_sv6 tetris_soc:u0\|tetris_soc_sdram_pll:sdram_pll\|tetris_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"tetris_soc_sdram_pll_stdsync_sv6\" for hierarchy \"tetris_soc:u0\|tetris_soc_sdram_pll:sdram_pll\|tetris_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" "stdsync2" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_sdram_pll_dffpipe_l2c tetris_soc:u0\|tetris_soc_sdram_pll:sdram_pll\|tetris_soc_sdram_pll_stdsync_sv6:stdsync2\|tetris_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"tetris_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"tetris_soc:u0\|tetris_soc_sdram_pll:sdram_pll\|tetris_soc_sdram_pll_stdsync_sv6:stdsync2\|tetris_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" "dffpipe3" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_sdram_pll_altpll_vg92 tetris_soc:u0\|tetris_soc_sdram_pll:sdram_pll\|tetris_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"tetris_soc_sdram_pll_altpll_vg92\" for hierarchy \"tetris_soc:u0\|tetris_soc_sdram_pll:sdram_pll\|tetris_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" "sd1" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_spi_0 tetris_soc:u0\|tetris_soc_spi_0:spi_0 " "Elaborating entity \"tetris_soc_spi_0\" for hierarchy \"tetris_soc:u0\|tetris_soc_spi_0:spi_0\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "spi_0" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_sysid_qsys_0 tetris_soc:u0\|tetris_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"tetris_soc_sysid_qsys_0\" for hierarchy \"tetris_soc:u0\|tetris_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "sysid_qsys_0" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_timer_0 tetris_soc:u0\|tetris_soc_timer_0:timer_0 " "Elaborating entity \"tetris_soc_timer_0\" for hierarchy \"tetris_soc:u0\|tetris_soc_timer_0:timer_0\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "timer_0" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_usb_gpx tetris_soc:u0\|tetris_soc_usb_gpx:usb_gpx " "Elaborating entity \"tetris_soc_usb_gpx\" for hierarchy \"tetris_soc:u0\|tetris_soc_usb_gpx:usb_gpx\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "usb_gpx" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_usb_rst tetris_soc:u0\|tetris_soc_usb_rst:usb_rst " "Elaborating entity \"tetris_soc_usb_rst\" for hierarchy \"tetris_soc:u0\|tetris_soc_usb_rst:usb_rst\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "usb_rst" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0 tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"tetris_soc_mm_interconnect_0\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 1263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 1323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 1387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 1515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 1579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 1643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 1707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 1771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 2219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 2283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 2364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 2445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 2529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 2570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 3154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 3195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 3236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_router tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router:router " "Elaborating entity \"tetris_soc_mm_interconnect_0_router\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router:router\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 4377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_router_default_decode tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router:router\|tetris_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"tetris_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router:router\|tetris_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_router_001 tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"tetris_soc_mm_interconnect_0_router_001\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 4393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_router_001_default_decode tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router_001:router_001\|tetris_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"tetris_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router_001:router_001\|tetris_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_router_002 tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"tetris_soc_mm_interconnect_0_router_002\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 4409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_router_002_default_decode tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router_002:router_002\|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"tetris_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router_002:router_002\|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_router_007 tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"tetris_soc_mm_interconnect_0_router_007\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router_007:router_007\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "router_007" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 4489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_router_007_default_decode tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router_007:router_007\|tetris_soc_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"tetris_soc_mm_interconnect_0_router_007_default_decode\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router_007:router_007\|tetris_soc_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_router_013 tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router_013:router_013 " "Elaborating entity \"tetris_soc_mm_interconnect_0_router_013\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router_013:router_013\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "router_013" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 4585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_router_013_default_decode tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router_013:router_013\|tetris_soc_mm_interconnect_0_router_013_default_decode:the_default_decode " "Elaborating entity \"tetris_soc_mm_interconnect_0_router_013_default_decode\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router_013:router_013\|tetris_soc_mm_interconnect_0_router_013_default_decode:the_default_decode\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 4683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_cmd_demux tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"tetris_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 4784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588301992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_cmd_demux_001 tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"tetris_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 4867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_cmd_mux tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"tetris_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 4890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_cmd_mux_011 tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_cmd_mux_011:cmd_mux_011 " "Elaborating entity \"tetris_soc_mm_interconnect_0_cmd_mux_011\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_cmd_mux_011:cmd_mux_011\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "cmd_mux_011" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 5137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_rsp_demux tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"tetris_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 5217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_rsp_demux_011 tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_rsp_demux_011:rsp_demux_011 " "Elaborating entity \"tetris_soc_mm_interconnect_0_rsp_demux_011\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_rsp_demux_011:rsp_demux_011\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "rsp_demux_011" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 5464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_rsp_mux tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"tetris_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 5622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_rsp_mux_001 tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"tetris_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 5705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux_001.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 5771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302312 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638588302314 "|tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638588302314 "|tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638588302314 "|tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 5837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "crosser" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 5871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "tetris_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "tetris_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_avalon_st_adapter tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"tetris_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 6002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_avalon_st_adapter_005 tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"tetris_soc_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 6147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|tetris_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"tetris_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|tetris_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_irq_mapper tetris_soc:u0\|tetris_soc_irq_mapper:irq_mapper " "Elaborating entity \"tetris_soc_irq_mapper\" for hierarchy \"tetris_soc:u0\|tetris_soc_irq_mapper:irq_mapper\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "irq_mapper" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller tetris_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"tetris_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "rst_controller" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer tetris_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"tetris_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "tetris_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer tetris_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"tetris_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "tetris_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller tetris_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"tetris_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "rst_controller_001" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller tetris_soc:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"tetris_soc:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "rst_controller_002" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga0 " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga0\"" {  } { { "tetris.sv" "vga0" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302577 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302578 "|tetris|vga_controller:vga0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302578 "|tetris|vga_controller:vga0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_driver pixel_driver:p0 " "Elaborating entity \"pixel_driver\" for hierarchy \"pixel_driver:p0\"" {  } { { "tetris.sv" "p0" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302586 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_driver.sv(15) " "Verilog HDL assignment warning at pixel_driver.sv(15): truncated value with size 32 to match size of target (10)" {  } { { "output_files/pixel_driver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/pixel_driver.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302588 "|tetris|pixel_driver:p0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_driver.sv(16) " "Verilog HDL assignment warning at pixel_driver.sv(16): truncated value with size 32 to match size of target (10)" {  } { { "output_files/pixel_driver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/pixel_driver.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302588 "|tetris|pixel_driver:p0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_driver.sv(17) " "Verilog HDL assignment warning at pixel_driver.sv(17): truncated value with size 32 to match size of target (10)" {  } { { "output_files/pixel_driver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/pixel_driver.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302588 "|tetris|pixel_driver:p0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_driver.sv(18) " "Verilog HDL assignment warning at pixel_driver.sv(18): truncated value with size 32 to match size of target (10)" {  } { { "output_files/pixel_driver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/pixel_driver.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302588 "|tetris|pixel_driver:p0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_driver.sv(19) " "Verilog HDL assignment warning at pixel_driver.sv(19): truncated value with size 32 to match size of target (10)" {  } { { "output_files/pixel_driver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/pixel_driver.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302588 "|tetris|pixel_driver:p0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_driver.sv(20) " "Verilog HDL assignment warning at pixel_driver.sv(20): truncated value with size 32 to match size of target (10)" {  } { { "output_files/pixel_driver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/pixel_driver.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302588 "|tetris|pixel_driver:p0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_driver.sv(21) " "Verilog HDL assignment warning at pixel_driver.sv(21): truncated value with size 32 to match size of target (10)" {  } { { "output_files/pixel_driver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/pixel_driver.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302588 "|tetris|pixel_driver:p0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_driver.sv(22) " "Verilog HDL assignment warning at pixel_driver.sv(22): truncated value with size 32 to match size of target (10)" {  } { { "output_files/pixel_driver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/pixel_driver.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302588 "|tetris|pixel_driver:p0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_driver.sv(24) " "Verilog HDL assignment warning at pixel_driver.sv(24): truncated value with size 32 to match size of target (10)" {  } { { "output_files/pixel_driver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/pixel_driver.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302588 "|tetris|pixel_driver:p0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_driver.sv(25) " "Verilog HDL assignment warning at pixel_driver.sv(25): truncated value with size 32 to match size of target (10)" {  } { { "output_files/pixel_driver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/pixel_driver.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302588 "|tetris|pixel_driver:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_logic game_logic:g0 " "Elaborating entity \"game_logic\" for hierarchy \"game_logic:g0\"" {  } { { "tetris.sv" "g0" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302596 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shape game_logic.sv(9) " "Verilog HDL or VHDL warning at game_logic.sv(9): object \"shape\" assigned a value but never read" {  } { { "output_files/game_logic.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/game_logic.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638588302598 "|tetris|game_logic:g0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "game_logic.sv(93) " "Verilog HDL Case Statement information at game_logic.sv(93): all case item expressions in this case statement are onehot" {  } { { "output_files/game_logic.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/game_logic.sv" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1638588302598 "|tetris|game_logic:g0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lineFill game_logic.sv(7) " "Output port \"lineFill\" at game_logic.sv(7) has no driver" {  } { { "output_files/game_logic.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/game_logic.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638588302598 "|tetris|game_logic:g0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_delay game_logic:g0\|input_delay:i0 " "Elaborating entity \"input_delay\" for hierarchy \"game_logic:g0\|input_delay:i0\"" {  } { { "output_files/game_logic.sv" "i0" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/game_logic.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "falling_piece falling_piece:fp0 " "Elaborating entity \"falling_piece\" for hierarchy \"falling_piece:fp0\"" {  } { { "tetris.sv" "fp0" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302614 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "falling_piece.sv(32) " "SystemVerilog warning at falling_piece.sv(32): unique or priority keyword makes case statement complete" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 falling_piece.sv(121) " "Verilog HDL assignment warning at falling_piece.sv(121): truncated value with size 32 to match size of target (6)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 falling_piece.sv(122) " "Verilog HDL assignment warning at falling_piece.sv(122): truncated value with size 32 to match size of target (6)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 falling_piece.sv(123) " "Verilog HDL assignment warning at falling_piece.sv(123): truncated value with size 32 to match size of target (6)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 falling_piece.sv(124) " "Verilog HDL assignment warning at falling_piece.sv(124): truncated value with size 32 to match size of target (6)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 falling_piece.sv(130) " "Verilog HDL assignment warning at falling_piece.sv(130): truncated value with size 32 to match size of target (5)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 falling_piece.sv(131) " "Verilog HDL assignment warning at falling_piece.sv(131): truncated value with size 32 to match size of target (5)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 falling_piece.sv(132) " "Verilog HDL assignment warning at falling_piece.sv(132): truncated value with size 32 to match size of target (5)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 falling_piece.sv(133) " "Verilog HDL assignment warning at falling_piece.sv(133): truncated value with size 32 to match size of target (5)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 falling_piece.sv(134) " "Verilog HDL assignment warning at falling_piece.sv(134): truncated value with size 32 to match size of target (6)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 falling_piece.sv(135) " "Verilog HDL assignment warning at falling_piece.sv(135): truncated value with size 32 to match size of target (6)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 falling_piece.sv(136) " "Verilog HDL assignment warning at falling_piece.sv(136): truncated value with size 32 to match size of target (6)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 falling_piece.sv(137) " "Verilog HDL assignment warning at falling_piece.sv(137): truncated value with size 32 to match size of target (6)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 falling_piece.sv(151) " "Verilog HDL assignment warning at falling_piece.sv(151): truncated value with size 32 to match size of target (5)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 falling_piece.sv(152) " "Verilog HDL assignment warning at falling_piece.sv(152): truncated value with size 32 to match size of target (5)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 falling_piece.sv(153) " "Verilog HDL assignment warning at falling_piece.sv(153): truncated value with size 32 to match size of target (5)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 falling_piece.sv(154) " "Verilog HDL assignment warning at falling_piece.sv(154): truncated value with size 32 to match size of target (5)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 falling_piece.sv(155) " "Verilog HDL assignment warning at falling_piece.sv(155): truncated value with size 32 to match size of target (6)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 falling_piece.sv(156) " "Verilog HDL assignment warning at falling_piece.sv(156): truncated value with size 32 to match size of target (6)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 falling_piece.sv(157) " "Verilog HDL assignment warning at falling_piece.sv(157): truncated value with size 32 to match size of target (6)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 falling_piece.sv(158) " "Verilog HDL assignment warning at falling_piece.sv(158): truncated value with size 32 to match size of target (6)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 falling_piece.sv(168) " "Verilog HDL assignment warning at falling_piece.sv(168): truncated value with size 32 to match size of target (5)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 falling_piece.sv(169) " "Verilog HDL assignment warning at falling_piece.sv(169): truncated value with size 32 to match size of target (5)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 falling_piece.sv(170) " "Verilog HDL assignment warning at falling_piece.sv(170): truncated value with size 32 to match size of target (5)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 falling_piece.sv(171) " "Verilog HDL assignment warning at falling_piece.sv(171): truncated value with size 32 to match size of target (5)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 falling_piece.sv(172) " "Verilog HDL assignment warning at falling_piece.sv(172): truncated value with size 32 to match size of target (6)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 falling_piece.sv(173) " "Verilog HDL assignment warning at falling_piece.sv(173): truncated value with size 32 to match size of target (6)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 falling_piece.sv(174) " "Verilog HDL assignment warning at falling_piece.sv(174): truncated value with size 32 to match size of target (6)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 falling_piece.sv(175) " "Verilog HDL assignment warning at falling_piece.sv(175): truncated value with size 32 to match size of target (6)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shapeReg falling_piece.sv(26) " "Verilog HDL Always Construct warning at falling_piece.sv(26): inferring latch(es) for variable \"shapeReg\", which holds its previous value in one or more paths through the always construct" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "falling_piece.sv(232) " "Verilog HDL Case Statement warning at falling_piece.sv(232): can't check case statement for completeness because the case expression has too many possible states" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 232 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "falling_piece.sv(232) " "SystemVerilog warning at falling_piece.sv(232): unique or priority keyword makes case statement complete" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 232 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "falling_piece.sv(274) " "Verilog HDL Case Statement warning at falling_piece.sv(274): can't check case statement for completeness because the case expression has too many possible states" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 274 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "falling_piece.sv(274) " "SystemVerilog warning at falling_piece.sv(274): unique or priority keyword makes case statement complete" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 274 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "falling_piece.sv(315) " "Verilog HDL Case Statement warning at falling_piece.sv(315): can't check case statement for completeness because the case expression has too many possible states" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 315 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1638588302620 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "falling_piece.sv(315) " "SystemVerilog warning at falling_piece.sv(315): unique or priority keyword makes case statement complete" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 315 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1638588302621 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "falling_piece.sv(352) " "Verilog HDL Case Statement warning at falling_piece.sv(352): can't check case statement for completeness because the case expression has too many possible states" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 352 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1638588302621 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "falling_piece.sv(352) " "SystemVerilog warning at falling_piece.sv(352): unique or priority keyword makes case statement complete" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 352 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1638588302621 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "falling_piece.sv(389) " "Verilog HDL Case Statement warning at falling_piece.sv(389): can't check case statement for completeness because the case expression has too many possible states" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 389 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1638588302621 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "falling_piece.sv(389) " "SystemVerilog warning at falling_piece.sv(389): unique or priority keyword makes case statement complete" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 389 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1638588302621 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "falling_piece.sv(426) " "Verilog HDL Case Statement warning at falling_piece.sv(426): can't check case statement for completeness because the case expression has too many possible states" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 426 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1638588302621 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "falling_piece.sv(426) " "SystemVerilog warning at falling_piece.sv(426): unique or priority keyword makes case statement complete" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 426 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1638588302621 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "falling_piece.sv(229) " "SystemVerilog warning at falling_piece.sv(229): unique or priority keyword makes case statement complete" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 229 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1638588302621 "|tetris|falling_piece:fp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shapeReg\[0\] falling_piece.sv(26) " "Inferred latch for \"shapeReg\[0\]\" at falling_piece.sv(26)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588302621 "|tetris|falling_piece:fp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shapeReg\[1\] falling_piece.sv(26) " "Inferred latch for \"shapeReg\[1\]\" at falling_piece.sv(26)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588302621 "|tetris|falling_piece:fp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shapeReg\[2\] falling_piece.sv(26) " "Inferred latch for \"shapeReg\[2\]\" at falling_piece.sv(26)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588302621 "|tetris|falling_piece:fp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shapeReg\[3\] falling_piece.sv(26) " "Inferred latch for \"shapeReg\[3\]\" at falling_piece.sv(26)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588302621 "|tetris|falling_piece:fp0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSFR falling_piece:fp0\|LSFR:l0 " "Elaborating entity \"LSFR\" for hierarchy \"falling_piece:fp0\|LSFR:l0\"" {  } { { "falling_piece.sv" "l0" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302632 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fedback LSFR.sv(4) " "Verilog HDL or VHDL warning at LSFR.sv(4): object \"fedback\" assigned a value but never read" {  } { { "LSFR.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/LSFR.sv" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638588302633 "|tetris|falling_piece:fp0|LSFR:l0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "feedback LSFR.sv(3) " "Verilog HDL warning at LSFR.sv(3): object feedback used but never assigned" {  } { { "LSFR.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/LSFR.sv" 3 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1638588302633 "|tetris|falling_piece:fp0|LSFR:l0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "feedback 0 LSFR.sv(3) " "Net \"feedback\" at LSFR.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "LSFR.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/LSFR.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638588302633 "|tetris|falling_piece:fp0|LSFR:l0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "board_memory board_memory:bm0 " "Elaborating entity \"board_memory\" for hierarchy \"board_memory:bm0\"" {  } { { "tetris.sv" "bm0" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588302653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_7lo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_7lo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_7lo " "Found entity 1: sld_ela_trigger_7lo" {  } { { "db/sld_ela_trigger_7lo.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/sld_ela_trigger_7lo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588305489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588305489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_tetris_auto_signaltap_0_1_ec00.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_tetris_auto_signaltap_0_1_ec00.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_tetris_auto_signaltap_0_1_ec00 " "Found entity 1: sld_reserved_tetris_auto_signaltap_0_1_ec00" {  } { { "db/sld_reserved_tetris_auto_signaltap_0_1_ec00.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/sld_reserved_tetris_auto_signaltap_0_1_ec00.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588305639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588305639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_of14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_of14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_of14 " "Found entity 1: altsyncram_of14" {  } { { "db/altsyncram_of14.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/altsyncram_of14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588309076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588309076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i7c " "Found entity 1: mux_i7c" {  } { { "db/mux_i7c.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/mux_i7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588309477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588309477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/decode_3af.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588309687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588309687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6rh " "Found entity 1: cntr_6rh" {  } { { "db/cntr_6rh.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/cntr_6rh.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588309997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588309997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/cmpr_hrb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588310075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588310075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8hi " "Found entity 1: cntr_8hi" {  } { { "db/cntr_8hi.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/cntr_8hi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588310238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588310238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4rh " "Found entity 1: cntr_4rh" {  } { { "db/cntr_4rh.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/cntr_4rh.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588310470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588310470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_grb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_grb " "Found entity 1: cmpr_grb" {  } { { "db/cmpr_grb.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/cmpr_grb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588310545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588310545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/cntr_odi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588310706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588310706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/cmpr_drb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588310779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588310779 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588311165 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1638588311469 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.12.03.21:25:14 Progress: Loading sldb49e47d8/alt_sld_fab_wrapper_hw.tcl " "2021.12.03.21:25:14 Progress: Loading sldb49e47d8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588314325 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588316405 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588316529 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588318768 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588318876 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588318989 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588319120 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588319131 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588319131 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Picked up _JAVA_OPTIONS: -Xmx8192M " "Picked up _JAVA_OPTIONS: -Xmx8192M" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588319187 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1638588319840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb49e47d8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb49e47d8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb49e47d8/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/ip/sldb49e47d8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588320082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588320082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588320196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588320196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588320220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588320220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588320302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588320302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588320408 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588320408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588320408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638588320496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588320496 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "tetris_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638588324461 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1638588324461 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1638588327204 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1638588327367 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1638588327367 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1638588327367 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1638588327367 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1638588327367 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1638588327367 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1638588327367 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1638588327367 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1638588327367 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1638588327367 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1638588327367 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1638588327367 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1638588327367 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1638588327367 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1638588327367 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1638588327367 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "falling_piece:fp0\|shapeReg\[0\] falling_piece:fp0\|shapeReg\[1\] " "Duplicate LATCH primitive \"falling_piece:fp0\|shapeReg\[0\]\" merged with LATCH primitive \"falling_piece:fp0\|shapeReg\[1\]\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588327378 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "falling_piece:fp0\|shapeReg\[2\] falling_piece:fp0\|shapeReg\[1\] " "Duplicate LATCH primitive \"falling_piece:fp0\|shapeReg\[2\]\" merged with LATCH primitive \"falling_piece:fp0\|shapeReg\[1\]\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1638588327378 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1638588327378 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram.v" 442 -1 0 } } { "tetris_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "tetris_soc/synthesis/submodules/tetris_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram.v" 356 -1 0 } } { "tetris_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "tetris_soc/synthesis/submodules/tetris_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram.v" 306 -1 0 } } { "LSFR.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/LSFR.sv" 14 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "tetris_soc/synthesis/submodules/tetris_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_spi_0.v" 243 -1 0 } } { "tetris_soc/synthesis/submodules/tetris_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_spi_0.v" 132 -1 0 } } { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" 398 -1 0 } } { "tetris_soc/synthesis/submodules/tetris_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_spi_0.v" 253 -1 0 } } { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" 272 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "tetris_soc/synthesis/submodules/tetris_soc_timer_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_timer_0.v" 181 -1 0 } } { "tetris_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1638588327401 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1638588327401 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|x0\[4\] falling_piece:fp0\|x0\[4\]~_emulated falling_piece:fp0\|x0\[4\]~1 " "Register \"falling_piece:fp0\|x0\[4\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|x0\[4\]~_emulated\" and latch \"falling_piece:fp0\|x0\[4\]~1\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|x0[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|x0\[3\] falling_piece:fp0\|x0\[3\]~_emulated falling_piece:fp0\|x0\[3\]~5 " "Register \"falling_piece:fp0\|x0\[3\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|x0\[3\]~_emulated\" and latch \"falling_piece:fp0\|x0\[3\]~5\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|x0[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|x0\[2\] falling_piece:fp0\|x0\[2\]~_emulated falling_piece:fp0\|x0\[2\]~9 " "Register \"falling_piece:fp0\|x0\[2\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|x0\[2\]~_emulated\" and latch \"falling_piece:fp0\|x0\[2\]~9\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|x0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|x0\[1\] falling_piece:fp0\|x0\[1\]~_emulated falling_piece:fp0\|x0\[1\]~13 " "Register \"falling_piece:fp0\|x0\[1\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|x0\[1\]~_emulated\" and latch \"falling_piece:fp0\|x0\[1\]~13\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|x0[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|x0\[0\] falling_piece:fp0\|x0\[0\]~_emulated falling_piece:fp0\|x0\[0\]~17 " "Register \"falling_piece:fp0\|x0\[0\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|x0\[0\]~_emulated\" and latch \"falling_piece:fp0\|x0\[0\]~17\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|x0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|y0\[5\] falling_piece:fp0\|y0\[5\]~_emulated falling_piece:fp0\|y0\[5\]~1 " "Register \"falling_piece:fp0\|y0\[5\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|y0\[5\]~_emulated\" and latch \"falling_piece:fp0\|y0\[5\]~1\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|y0[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|y0\[4\] falling_piece:fp0\|y0\[4\]~_emulated falling_piece:fp0\|y0\[4\]~5 " "Register \"falling_piece:fp0\|y0\[4\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|y0\[4\]~_emulated\" and latch \"falling_piece:fp0\|y0\[4\]~5\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|y0[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|y0\[3\] falling_piece:fp0\|y0\[3\]~_emulated falling_piece:fp0\|y0\[3\]~9 " "Register \"falling_piece:fp0\|y0\[3\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|y0\[3\]~_emulated\" and latch \"falling_piece:fp0\|y0\[3\]~9\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|y0[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|y0\[2\] falling_piece:fp0\|y0\[2\]~_emulated falling_piece:fp0\|y0\[2\]~13 " "Register \"falling_piece:fp0\|y0\[2\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|y0\[2\]~_emulated\" and latch \"falling_piece:fp0\|y0\[2\]~13\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|y0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|y0\[1\] falling_piece:fp0\|y0\[1\]~_emulated falling_piece:fp0\|y0\[1\]~17 " "Register \"falling_piece:fp0\|y0\[1\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|y0\[1\]~_emulated\" and latch \"falling_piece:fp0\|y0\[1\]~17\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|y0[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|y0\[0\] falling_piece:fp0\|y0\[0\]~_emulated falling_piece:fp0\|y0\[0\]~21 " "Register \"falling_piece:fp0\|y0\[0\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|y0\[0\]~_emulated\" and latch \"falling_piece:fp0\|y0\[0\]~21\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|y0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|x1\[4\] falling_piece:fp0\|x1\[4\]~_emulated falling_piece:fp0\|x1\[4\]~1 " "Register \"falling_piece:fp0\|x1\[4\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|x1\[4\]~_emulated\" and latch \"falling_piece:fp0\|x1\[4\]~1\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|x1[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|x1\[3\] falling_piece:fp0\|x1\[3\]~_emulated falling_piece:fp0\|x1\[3\]~5 " "Register \"falling_piece:fp0\|x1\[3\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|x1\[3\]~_emulated\" and latch \"falling_piece:fp0\|x1\[3\]~5\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|x1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|x1\[2\] falling_piece:fp0\|x1\[2\]~_emulated falling_piece:fp0\|x1\[2\]~9 " "Register \"falling_piece:fp0\|x1\[2\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|x1\[2\]~_emulated\" and latch \"falling_piece:fp0\|x1\[2\]~9\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|x1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|x1\[1\] falling_piece:fp0\|x1\[1\]~_emulated falling_piece:fp0\|x1\[1\]~13 " "Register \"falling_piece:fp0\|x1\[1\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|x1\[1\]~_emulated\" and latch \"falling_piece:fp0\|x1\[1\]~13\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|x1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|x1\[0\] falling_piece:fp0\|x1\[0\]~_emulated falling_piece:fp0\|x1\[0\]~17 " "Register \"falling_piece:fp0\|x1\[0\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|x1\[0\]~_emulated\" and latch \"falling_piece:fp0\|x1\[0\]~17\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|x1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|y1\[5\] falling_piece:fp0\|y1\[5\]~_emulated falling_piece:fp0\|y1\[5\]~1 " "Register \"falling_piece:fp0\|y1\[5\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|y1\[5\]~_emulated\" and latch \"falling_piece:fp0\|y1\[5\]~1\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|y1[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|y1\[4\] falling_piece:fp0\|y1\[4\]~_emulated falling_piece:fp0\|y1\[4\]~5 " "Register \"falling_piece:fp0\|y1\[4\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|y1\[4\]~_emulated\" and latch \"falling_piece:fp0\|y1\[4\]~5\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|y1[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|y1\[3\] falling_piece:fp0\|y1\[3\]~_emulated falling_piece:fp0\|y1\[3\]~9 " "Register \"falling_piece:fp0\|y1\[3\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|y1\[3\]~_emulated\" and latch \"falling_piece:fp0\|y1\[3\]~9\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|y1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|y1\[2\] falling_piece:fp0\|y1\[2\]~_emulated falling_piece:fp0\|y1\[2\]~13 " "Register \"falling_piece:fp0\|y1\[2\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|y1\[2\]~_emulated\" and latch \"falling_piece:fp0\|y1\[2\]~13\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|y1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|y1\[1\] falling_piece:fp0\|y1\[1\]~_emulated falling_piece:fp0\|y1\[1\]~17 " "Register \"falling_piece:fp0\|y1\[1\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|y1\[1\]~_emulated\" and latch \"falling_piece:fp0\|y1\[1\]~17\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|y1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|y1\[0\] falling_piece:fp0\|y1\[0\]~_emulated falling_piece:fp0\|y1\[0\]~21 " "Register \"falling_piece:fp0\|y1\[0\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|y1\[0\]~_emulated\" and latch \"falling_piece:fp0\|y1\[0\]~21\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|y1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|x2\[4\] falling_piece:fp0\|x2\[4\]~_emulated falling_piece:fp0\|x2\[4\]~1 " "Register \"falling_piece:fp0\|x2\[4\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|x2\[4\]~_emulated\" and latch \"falling_piece:fp0\|x2\[4\]~1\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|x2[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|x2\[3\] falling_piece:fp0\|x2\[3\]~_emulated falling_piece:fp0\|x2\[3\]~5 " "Register \"falling_piece:fp0\|x2\[3\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|x2\[3\]~_emulated\" and latch \"falling_piece:fp0\|x2\[3\]~5\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|x2[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|x2\[2\] falling_piece:fp0\|x2\[2\]~_emulated falling_piece:fp0\|x2\[2\]~9 " "Register \"falling_piece:fp0\|x2\[2\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|x2\[2\]~_emulated\" and latch \"falling_piece:fp0\|x2\[2\]~9\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|x2[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|x2\[1\] falling_piece:fp0\|x2\[1\]~_emulated falling_piece:fp0\|x2\[1\]~13 " "Register \"falling_piece:fp0\|x2\[1\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|x2\[1\]~_emulated\" and latch \"falling_piece:fp0\|x2\[1\]~13\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|x2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|x2\[0\] falling_piece:fp0\|x2\[0\]~_emulated falling_piece:fp0\|x2\[0\]~17 " "Register \"falling_piece:fp0\|x2\[0\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|x2\[0\]~_emulated\" and latch \"falling_piece:fp0\|x2\[0\]~17\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|x2[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|y2\[5\] falling_piece:fp0\|y2\[5\]~_emulated falling_piece:fp0\|y2\[5\]~1 " "Register \"falling_piece:fp0\|y2\[5\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|y2\[5\]~_emulated\" and latch \"falling_piece:fp0\|y2\[5\]~1\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|y2[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|y2\[4\] falling_piece:fp0\|y2\[4\]~_emulated falling_piece:fp0\|y2\[4\]~5 " "Register \"falling_piece:fp0\|y2\[4\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|y2\[4\]~_emulated\" and latch \"falling_piece:fp0\|y2\[4\]~5\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|y2[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|y2\[3\] falling_piece:fp0\|y2\[3\]~_emulated falling_piece:fp0\|y2\[3\]~9 " "Register \"falling_piece:fp0\|y2\[3\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|y2\[3\]~_emulated\" and latch \"falling_piece:fp0\|y2\[3\]~9\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|y2[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|y2\[2\] falling_piece:fp0\|y2\[2\]~_emulated falling_piece:fp0\|y2\[2\]~13 " "Register \"falling_piece:fp0\|y2\[2\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|y2\[2\]~_emulated\" and latch \"falling_piece:fp0\|y2\[2\]~13\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|y2[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|y2\[1\] falling_piece:fp0\|y2\[1\]~_emulated falling_piece:fp0\|y2\[1\]~17 " "Register \"falling_piece:fp0\|y2\[1\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|y2\[1\]~_emulated\" and latch \"falling_piece:fp0\|y2\[1\]~17\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|y2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|y2\[0\] falling_piece:fp0\|y2\[0\]~_emulated falling_piece:fp0\|y2\[0\]~21 " "Register \"falling_piece:fp0\|y2\[0\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|y2\[0\]~_emulated\" and latch \"falling_piece:fp0\|y2\[0\]~21\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|y2[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|x3\[4\] falling_piece:fp0\|x3\[4\]~_emulated falling_piece:fp0\|x3\[4\]~1 " "Register \"falling_piece:fp0\|x3\[4\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|x3\[4\]~_emulated\" and latch \"falling_piece:fp0\|x3\[4\]~1\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|x3[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|x3\[3\] falling_piece:fp0\|x3\[3\]~_emulated falling_piece:fp0\|x3\[3\]~5 " "Register \"falling_piece:fp0\|x3\[3\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|x3\[3\]~_emulated\" and latch \"falling_piece:fp0\|x3\[3\]~5\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|x3[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|x3\[2\] falling_piece:fp0\|x3\[2\]~_emulated falling_piece:fp0\|x3\[2\]~9 " "Register \"falling_piece:fp0\|x3\[2\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|x3\[2\]~_emulated\" and latch \"falling_piece:fp0\|x3\[2\]~9\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|x3[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|x3\[1\] falling_piece:fp0\|x3\[1\]~_emulated falling_piece:fp0\|x3\[1\]~13 " "Register \"falling_piece:fp0\|x3\[1\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|x3\[1\]~_emulated\" and latch \"falling_piece:fp0\|x3\[1\]~13\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|x3[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|x3\[0\] falling_piece:fp0\|x3\[0\]~_emulated falling_piece:fp0\|x3\[0\]~17 " "Register \"falling_piece:fp0\|x3\[0\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|x3\[0\]~_emulated\" and latch \"falling_piece:fp0\|x3\[0\]~17\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|x3[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|y3\[5\] falling_piece:fp0\|y3\[5\]~_emulated falling_piece:fp0\|y3\[5\]~1 " "Register \"falling_piece:fp0\|y3\[5\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|y3\[5\]~_emulated\" and latch \"falling_piece:fp0\|y3\[5\]~1\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|y3[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|y3\[4\] falling_piece:fp0\|y3\[4\]~_emulated falling_piece:fp0\|y3\[4\]~5 " "Register \"falling_piece:fp0\|y3\[4\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|y3\[4\]~_emulated\" and latch \"falling_piece:fp0\|y3\[4\]~5\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|y3[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|y3\[3\] falling_piece:fp0\|y3\[3\]~_emulated falling_piece:fp0\|y3\[3\]~9 " "Register \"falling_piece:fp0\|y3\[3\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|y3\[3\]~_emulated\" and latch \"falling_piece:fp0\|y3\[3\]~9\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|y3[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|y3\[2\] falling_piece:fp0\|y3\[2\]~_emulated falling_piece:fp0\|y3\[2\]~13 " "Register \"falling_piece:fp0\|y3\[2\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|y3\[2\]~_emulated\" and latch \"falling_piece:fp0\|y3\[2\]~13\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|y3[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|y3\[1\] falling_piece:fp0\|y3\[1\]~_emulated falling_piece:fp0\|y3\[1\]~17 " "Register \"falling_piece:fp0\|y3\[1\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|y3\[1\]~_emulated\" and latch \"falling_piece:fp0\|y3\[1\]~17\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|y3[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "falling_piece:fp0\|y3\[0\] falling_piece:fp0\|y3\[0\]~_emulated falling_piece:fp0\|y3\[0\]~21 " "Register \"falling_piece:fp0\|y3\[0\]\" is converted into an equivalent circuit using register \"falling_piece:fp0\|y3\[0\]~_emulated\" and latch \"falling_piece:fp0\|y3\[0\]~21\"" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638588327405 "|tetris|falling_piece:fp0|y3[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1638588327405 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588329010 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588329010 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588329010 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588329010 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638588329010 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638588329010 "|tetris|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638588329010 "|tetris|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638588329010 "|tetris|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638588329010 "|tetris|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638588329010 "|tetris|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638588329010 "|tetris|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638588329010 "|tetris|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638588329010 "|tetris|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638588329010 "|tetris|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638588329010 "|tetris|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638588329010 "|tetris|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638588329010 "|tetris|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638588329010 "|tetris|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638588329010 "|tetris|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638588329010 "|tetris|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638588329010 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588329307 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "346 " "346 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638588333474 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "falling_piece:fp0\|Add6~0 " "Logic cell \"falling_piece:fp0\|Add6~0\"" {  } { { "falling_piece.sv" "Add6~0" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 149 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588333532 ""} { "Info" "ISCL_SCL_CELL_NAME" "falling_piece:fp0\|Add6~2 " "Logic cell \"falling_piece:fp0\|Add6~2\"" {  } { { "falling_piece.sv" "Add6~2" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 149 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588333532 ""} { "Info" "ISCL_SCL_CELL_NAME" "falling_piece:fp0\|Add6~4 " "Logic cell \"falling_piece:fp0\|Add6~4\"" {  } { { "falling_piece.sv" "Add6~4" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 149 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588333532 ""} { "Info" "ISCL_SCL_CELL_NAME" "falling_piece:fp0\|Add6~6 " "Logic cell \"falling_piece:fp0\|Add6~6\"" {  } { { "falling_piece.sv" "Add6~6" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 149 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588333532 ""} { "Info" "ISCL_SCL_CELL_NAME" "falling_piece:fp0\|Add6~8 " "Logic cell \"falling_piece:fp0\|Add6~8\"" {  } { { "falling_piece.sv" "Add6~8" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 149 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588333532 ""} { "Info" "ISCL_SCL_CELL_NAME" "falling_piece:fp0\|Add6~10 " "Logic cell \"falling_piece:fp0\|Add6~10\"" {  } { { "falling_piece.sv" "Add6~10" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 149 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588333532 ""} { "Info" "ISCL_SCL_CELL_NAME" "falling_piece:fp0\|Add10~10 " "Logic cell \"falling_piece:fp0\|Add10~10\"" {  } { { "falling_piece.sv" "Add10~10" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 149 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588333532 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1638588333532 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333679 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333679 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333679 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333679 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333679 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333679 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333679 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333679 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333679 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333679 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333679 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333679 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333679 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333679 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333679 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333679 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333679 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333679 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333679 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333679 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333679 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333679 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333679 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333679 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1638588333679 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab62 24 " "Ignored 24 assignments for entity \"lab62\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab62 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333681 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1638588333681 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab7 24 " "Ignored 24 assignments for entity \"lab7\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab7 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1638588333682 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1638588333682 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/tetris.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/ece385/tetris/output_files/tetris.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588334726 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 53 81 0 0 28 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 53 of its 81 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 28 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1638588338863 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638588338945 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638588338945 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588339590 "|tetris|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588339590 "|tetris|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588339590 "|tetris|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588339590 "|tetris|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588339590 "|tetris|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588339590 "|tetris|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588339590 "|tetris|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588339590 "|tetris|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588339590 "|tetris|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588339590 "|tetris|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1638588339590 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7024 " "Implemented 7024 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638588339591 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638588339591 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1638588339591 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6709 " "Implemented 6709 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638588339591 ""} { "Info" "ICUT_CUT_TM_RAMS" "168 " "Implemented 168 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1638588339591 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1638588339591 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638588339591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 244 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 244 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5026 " "Peak virtual memory: 5026 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638588339680 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 03 21:25:39 2021 " "Processing ended: Fri Dec 03 21:25:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638588339680 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638588339680 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638588339680 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638588339680 ""}
