# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab06.srcs/sources_1/ip/floating_MAC/sim/floating_MAC.vhd" \

# Do not sort compile order
nosort
