Analysis & Synthesis report for nes
Mon Dec 05 03:40:41 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |nes|PPU:Ricoh_2C02|State
 10. State Machine - |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|State
 11. State Machine - |nes|IO_register_file:IOreg|State
 12. Logic Cells Representing Combinational Loops
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Packed Into Inferred Megafunctions
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for SystemPalette:Systempalette|altsyncram:mem_rtl_0|altsyncram_6671:auto_generated
 20. Source assignments for prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated
 21. Source assignments for cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated
 22. Source assignments for PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated
 23. Source assignments for PPU:Ricoh_2C02|VRAM:PPUVRAM|altsyncram:mem_rtl_0|altsyncram_s8c1:auto_generated
 24. Source assignments for PPU:Ricoh_2C02|SecondaryOAM:OAMBuffer|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated
 25. Source assignments for PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0|altsyncram_hn61:auto_generated
 26. Parameter Settings for Inferred Entity Instance: SystemPalette:Systempalette|altsyncram:mem_rtl_0
 27. Parameter Settings for Inferred Entity Instance: prg_rom:PRGROM|altsyncram:mem_rtl_0
 28. Parameter Settings for Inferred Entity Instance: cpu_ram:CPURAM|altsyncram:mem_rtl_0
 29. Parameter Settings for Inferred Entity Instance: PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0
 30. Parameter Settings for Inferred Entity Instance: PPU:Ricoh_2C02|VRAM:PPUVRAM|altsyncram:mem_rtl_0
 31. Parameter Settings for Inferred Entity Instance: PPU:Ricoh_2C02|SecondaryOAM:OAMBuffer|altsyncram:mem_rtl_0
 32. Parameter Settings for Inferred Entity Instance: PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0
 33. altsyncram Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "SystemPalette:Systempalette"
 35. Port Connectivity Checks: "PPU:Ricoh_2C02|mux3_13:CHRROMMUX"
 36. Port Connectivity Checks: "PPU:Ricoh_2C02|mux3_8:SOAMInMux"
 37. Port Connectivity Checks: "PPU:Ricoh_2C02|mux2_5:PaletteRamMux"
 38. Port Connectivity Checks: "PPU:Ricoh_2C02|PPU_addr_decoder:PPUAddrDecoder"
 39. Port Connectivity Checks: "PPU:Ricoh_2C02|chr_rom:CHRROM"
 40. Port Connectivity Checks: "PPU:Ricoh_2C02|PPURender:RenderingUnit|mux2_5:PriorityMux"
 41. Port Connectivity Checks: "PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|mux8_5:PixelMux"
 42. Port Connectivity Checks: "PPU:Ricoh_2C02"
 43. Port Connectivity Checks: "CPU:Ricoh_2A03|mux2_16:MUXUB"
 44. Port Connectivity Checks: "CPU:Ricoh_2A03|Computation_Unit:ALU|compute_mux:function_gen"
 45. Port Connectivity Checks: "CPU:Ricoh_2A03|Computation_Unit:ALU|mux6:carry_mux"
 46. Port Connectivity Checks: "CPU:Ricoh_2A03|Computation_Unit:ALU|mux4_1:v_mux"
 47. Port Connectivity Checks: "CPU:Ricoh_2A03|Computation_Unit:ALU"
 48. Port Connectivity Checks: "CPU:Ricoh_2A03|mux5_16:MUX_IND"
 49. Port Connectivity Checks: "CPU:Ricoh_2A03|mux11_16:MUX_ADDR"
 50. Port Connectivity Checks: "CPU:Ricoh_2A03|mux4_16:MUX_PC"
 51. Port Connectivity Checks: "CPU:Ricoh_2A03|mux3_8:MUX_X"
 52. Port Connectivity Checks: "CPU:Ricoh_2A03|PCoffset8:pc_offset|mux2:m7"
 53. Port Connectivity Checks: "CPU:Ricoh_2A03|PCoffset8:pc_offset|mux2:m6"
 54. Port Connectivity Checks: "CPU:Ricoh_2A03|PCoffset8:pc_offset|mux2:m5"
 55. Port Connectivity Checks: "CPU:Ricoh_2A03|PCoffset8:pc_offset|mux2:m4"
 56. Port Connectivity Checks: "CPU:Ricoh_2A03|PCoffset8:pc_offset|mux2:m3"
 57. Port Connectivity Checks: "CPU:Ricoh_2A03|PCoffset8:pc_offset|mux2:m2"
 58. Port Connectivity Checks: "CPU:Ricoh_2A03|PCoffset8:pc_offset|mux2:m1"
 59. Port Connectivity Checks: "CPU:Ricoh_2A03|PCoffset8:pc_offset|mux2:m0"
 60. Port Connectivity Checks: "CPU:Ricoh_2A03|ADDR_REG:reg_addr"
 61. Port Connectivity Checks: "prg_rom:PRGROM"
 62. Post-Synthesis Netlist Statistics for Top Partition
 63. Elapsed Time Per Partition
 64. Analysis & Synthesis Messages
 65. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 05 03:40:41 2016      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; nes                                        ;
; Top-level Entity Name              ; nes                                        ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 3,442                                      ;
;     Total combinational functions  ; 3,252                                      ;
;     Dedicated logic registers      ; 639                                        ;
; Total registers                    ; 639                                        ;
; Total pins                         ; 34                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 362,496                                    ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; nes                ; nes                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                    ;
+---------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                              ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                          ; Library ;
+---------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------+---------+
; SystemPalette.sv                                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/SystemPalette.sv                           ;         ;
; flip_flop.sv                                                  ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/flip_flop.sv                               ;         ;
; mux8.sv                                                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/mux8.sv                                    ;         ;
; decoder8.sv                                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/decoder8.sv                                ;         ;
; register_file.sv                                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/register_file.sv                           ;         ;
; ../memory/program.txt                                         ; yes             ; User File                                             ; C:/Users/Daniel/Documents/finalproject/memory/program.txt                             ;         ;
; ../memory/cpuram.txt                                          ; yes             ; User File                                             ; C:/Users/Daniel/Documents/finalproject/memory/cpuram.txt                              ;         ;
; CPU.sv                                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/CPU.sv                                     ;         ;
; nes.sv                                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/nes.sv                                     ;         ;
; prg_rom.sv                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/prg_rom.sv                                 ;         ;
; cpu_ram.sv                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/cpu_ram.sv                                 ;         ;
; addr_decoder.sv                                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/addr_decoder.sv                            ;         ;
; reg8.sv                                                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/reg8.sv                                    ;         ;
; mux2.sv                                                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/mux2.sv                                    ;         ;
; mux6.sv                                                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/mux6.sv                                    ;         ;
; p_reg.sv                                                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/p_reg.sv                                   ;         ;
; mux2_8.sv                                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/mux2_8.sv                                  ;         ;
; mux3_8.sv                                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/mux3_8.sv                                  ;         ;
; PCoffset8.sv                                                  ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/PCoffset8.sv                               ;         ;
; Computation_Unit.sv                                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/Computation_Unit.sv                        ;         ;
; compute_mux.sv                                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/compute_mux.sv                             ;         ;
; mux5_16.sv                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/mux5_16.sv                                 ;         ;
; nmi_flipflop.sv                                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/nmi_flipflop.sv                            ;         ;
; ADDR_REG.sv                                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/ADDR_REG.sv                                ;         ;
; mux4_8.sv                                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/mux4_8.sv                                  ;         ;
; mux2_16.sv                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/mux2_16.sv                                 ;         ;
; mux4_16.sv                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/mux4_16.sv                                 ;         ;
; pc_reg.sv                                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/pc_reg.sv                                  ;         ;
; mux4_1.sv                                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/mux4_1.sv                                  ;         ;
; sp_reg.sv                                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/sp_reg.sv                                  ;         ;
; clockdiv.sv                                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/clockdiv.sv                                ;         ;
; chr_rom.sv                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/chr_rom.sv                                 ;         ;
; OAM.sv                                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/OAM.sv                                     ;         ;
; SecondaryOAM.sv                                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/SecondaryOAM.sv                            ;         ;
; VRAM.sv                                                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/VRAM.sv                                    ;         ;
; PaletteRAM.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/PaletteRAM.sv                              ;         ;
; PPU_addr_decoder.sv                                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/PPU_addr_decoder.sv                        ;         ;
; mux7_8.sv                                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/mux7_8.sv                                  ;         ;
; mux11_16.sv                                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/mux11_16.sv                                ;         ;
; mux2_5.sv                                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/mux2_5.sv                                  ;         ;
; attribute_reg_file.sv                                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/attribute_reg_file.sv                      ;         ;
; x_counter_file.sv                                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/x_counter_file.sv                          ;         ;
; decrementor8.sv                                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/decrementor8.sv                            ;         ;
; shift_reg8.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/shift_reg8.sv                              ;         ;
; mux8_5.sv                                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/mux8_5.sv                                  ;         ;
; shiftin_reg8.sv                                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/shiftin_reg8.sv                            ;         ;
; fine_x.sv                                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/fine_x.sv                                  ;         ;
; PaletteSelect.sv                                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/PaletteSelect.sv                           ;         ;
; reg2003.sv                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/reg2003.sv                                 ;         ;
; prioritymux.sv                                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/prioritymux.sv                             ;         ;
; tile_prioritizer.sv                                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/tile_prioritizer.sv                        ;         ;
; PPURender.sv                                                  ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/PPURender.sv                               ;         ;
; PPU.sv                                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/PPU.sv                                     ;         ;
; t_reg.sv                                                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/t_reg.sv                                   ;         ;
; v_reg.sv                                                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/v_reg.sv                                   ;         ;
; counter4.sv                                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/counter4.sv                                ;         ;
; SOAMPTR.sv                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/SOAMPTR.sv                                 ;         ;
; mux3_13.sv                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/mux3_13.sv                                 ;         ;
; counter3.sv                                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/counter3.sv                                ;         ;
; VINCMux.sv                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/VINCMux.sv                                 ;         ;
; ppuclk.sv                                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/ppuclk.sv                                  ;         ;
; cpuclk.sv                                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/cpuclk.sv                                  ;         ;
; dotreg9.sv                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/dotreg9.sv                                 ;         ;
; reg2.sv                                                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/reg2.sv                                    ;         ;
; reg2002.sv                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/reg2002.sv                                 ;         ;
; edge_detector.sv                                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/edge_detector.sv                           ;         ;
; reg1.sv                                                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/reg1.sv                                    ;         ;
; controller_reg.sv                                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/controller_reg.sv                          ;         ;
; reg4016.sv                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/reg4016.sv                                 ;         ;
; scanline_reg.sv                                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Daniel/Documents/finalproject/nes/scanline_reg.sv                            ;         ;
; /users/daniel/documents/finalproject/memory/systempalette.txt ; yes             ; Auto-Found File                                       ; /users/daniel/documents/finalproject/memory/systempalette.txt                         ;         ;
; /users/daniel/documents/finalproject/memory/chrrom.txt        ; yes             ; Auto-Found File                                       ; /users/daniel/documents/finalproject/memory/chrrom.txt                                ;         ;
; altsyncram.tdf                                                ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                         ;         ;
; stratix_ram_block.inc                                         ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                  ;         ;
; lpm_mux.inc                                                   ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                            ;         ;
; lpm_decode.inc                                                ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                         ;         ;
; aglobal150.inc                                                ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                         ;         ;
; a_rdenreg.inc                                                 ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                          ;         ;
; altrom.inc                                                    ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                             ;         ;
; altram.inc                                                    ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc                             ;         ;
; altdpram.inc                                                  ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                           ;         ;
; db/altsyncram_6671.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Daniel/Documents/finalproject/nes/db/altsyncram_6671.tdf                     ;         ;
; db/nes.ram0_systempalette_2a8cc462.hdl.mif                    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Daniel/Documents/finalproject/nes/db/nes.ram0_systempalette_2a8cc462.hdl.mif ;         ;
; db/altsyncram_dj61.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Daniel/Documents/finalproject/nes/db/altsyncram_dj61.tdf                     ;         ;
; db/nes.ram0_prg_rom_197ab57.hdl.mif                           ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Daniel/Documents/finalproject/nes/db/nes.ram0_prg_rom_197ab57.hdl.mif        ;         ;
; db/decode_f8a.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Daniel/Documents/finalproject/nes/db/decode_f8a.tdf                          ;         ;
; db/mux_6nb.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Daniel/Documents/finalproject/nes/db/mux_6nb.tdf                             ;         ;
; db/altsyncram_1mc1.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Daniel/Documents/finalproject/nes/db/altsyncram_1mc1.tdf                     ;         ;
; db/nes.ram0_cpu_ram_5864ccb7.hdl.mif                          ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Daniel/Documents/finalproject/nes/db/nes.ram0_cpu_ram_5864ccb7.hdl.mif       ;         ;
; db/altsyncram_ja81.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Daniel/Documents/finalproject/nes/db/altsyncram_ja81.tdf                     ;         ;
; db/altsyncram_s8c1.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Daniel/Documents/finalproject/nes/db/altsyncram_s8c1.tdf                     ;         ;
; db/nes.ram0_vram_2ed22c.hdl.mif                               ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Daniel/Documents/finalproject/nes/db/nes.ram0_vram_2ed22c.hdl.mif            ;         ;
; db/altsyncram_hn61.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Daniel/Documents/finalproject/nes/db/altsyncram_hn61.tdf                     ;         ;
; db/nes.ram0_chr_rom_f3ef6d8b.hdl.mif                          ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Daniel/Documents/finalproject/nes/db/nes.ram0_chr_rom_f3ef6d8b.hdl.mif       ;         ;
+---------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                           ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Estimated Total logic elements              ; 3,442                   ;
;                                             ;                         ;
; Total combinational functions               ; 3252                    ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 2118                    ;
;     -- 3 input functions                    ; 673                     ;
;     -- <=2 input functions                  ; 461                     ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 2926                    ;
;     -- arithmetic mode                      ; 326                     ;
;                                             ;                         ;
; Total registers                             ; 639                     ;
;     -- Dedicated logic registers            ; 639                     ;
;     -- I/O registers                        ; 0                       ;
;                                             ;                         ;
; I/O pins                                    ; 34                      ;
; Total memory bits                           ; 362496                  ;
;                                             ;                         ;
; Embedded Multiplier 9-bit elements          ; 0                       ;
;                                             ;                         ;
; Maximum fan-out node                        ; CPU:Ricoh_2A03|State[1] ;
; Maximum fan-out                             ; 539                     ;
; Total fan-out                               ; 15163                   ;
; Average fan-out                             ; 3.74                    ;
+---------------------------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                              ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                  ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+--------------+
; |nes                                           ; 3252 (0)          ; 639 (0)      ; 362496      ; 0            ; 0       ; 0         ; 34   ; 0            ; |nes                                                                                                 ; work         ;
;    |CPU:Ricoh_2A03|                            ; 2422 (1787)       ; 141 (9)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|CPU:Ricoh_2A03                                                                                  ; work         ;
;       |ADDR_REG:reg_addr|                      ; 29 (29)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|CPU:Ricoh_2A03|ADDR_REG:reg_addr                                                                ; work         ;
;       |Computation_Unit:ALU|                   ; 239 (92)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|CPU:Ricoh_2A03|Computation_Unit:ALU                                                             ; work         ;
;          |compute_mux:function_gen|            ; 138 (138)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|CPU:Ricoh_2A03|Computation_Unit:ALU|compute_mux:function_gen                                    ; work         ;
;          |mux6:carry_mux|                      ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|CPU:Ricoh_2A03|Computation_Unit:ALU|mux6:carry_mux                                              ; work         ;
;       |addr_decoder:ADDRESS_DECODE|            ; 39 (39)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|CPU:Ricoh_2A03|addr_decoder:ADDRESS_DECODE                                                      ; work         ;
;       |controller_reg:ControllerReg|           ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|CPU:Ricoh_2A03|controller_reg:ControllerReg                                                     ; work         ;
;       |edge_detector:NMI_detector|             ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|CPU:Ricoh_2A03|edge_detector:NMI_detector                                                       ; work         ;
;          |nmi_flipflop:FF1|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|CPU:Ricoh_2A03|edge_detector:NMI_detector|nmi_flipflop:FF1                                      ; work         ;
;          |nmi_flipflop:FF2|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|CPU:Ricoh_2A03|edge_detector:NMI_detector|nmi_flipflop:FF2                                      ; work         ;
;       |flip_flop:Strobe|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|CPU:Ricoh_2A03|flip_flop:Strobe                                                                 ; work         ;
;       |mux11_16:MUX_ADDR|                      ; 101 (101)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|CPU:Ricoh_2A03|mux11_16:MUX_ADDR                                                                ; work         ;
;       |mux2_8:MUX_A|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|CPU:Ricoh_2A03|mux2_8:MUX_A                                                                     ; work         ;
;       |mux2_8:MUX_Y|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|CPU:Ricoh_2A03|mux2_8:MUX_Y                                                                     ; work         ;
;       |mux3_8:MUX_SP|                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|CPU:Ricoh_2A03|mux3_8:MUX_SP                                                                    ; work         ;
;       |mux3_8:MUX_X|                           ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|CPU:Ricoh_2A03|mux3_8:MUX_X                                                                     ; work         ;
;       |mux4_16:MUX_PC|                         ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|CPU:Ricoh_2A03|mux4_16:MUX_PC                                                                   ; work         ;
;       |mux5_16:MUX_IND|                        ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|CPU:Ricoh_2A03|mux5_16:MUX_IND                                                                  ; work         ;
;       |mux7_8:databus_mux|                     ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|CPU:Ricoh_2A03|mux7_8:databus_mux                                                               ; work         ;
;       |p_reg:P|                                ; 32 (32)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|CPU:Ricoh_2A03|p_reg:P                                                                          ; work         ;
;       |pc_reg:INDIRECT|                        ; 20 (20)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|CPU:Ricoh_2A03|pc_reg:INDIRECT                                                                  ; work         ;
;       |pc_reg:PC|                              ; 28 (28)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|CPU:Ricoh_2A03|pc_reg:PC                                                                        ; work         ;
;       |reg1:NMI_reg|                           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|CPU:Ricoh_2A03|reg1:NMI_reg                                                                     ; work         ;
;       |reg4016:Reg4016|                        ; 2 (2)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|CPU:Ricoh_2A03|reg4016:Reg4016                                                                  ; work         ;
;       |reg8:A|                                 ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|CPU:Ricoh_2A03|reg8:A                                                                           ; work         ;
;       |reg8:DATA_BUFFER|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|CPU:Ricoh_2A03|reg8:DATA_BUFFER                                                                 ; work         ;
;       |reg8:DMA_BUFFER|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|CPU:Ricoh_2A03|reg8:DMA_BUFFER                                                                  ; work         ;
;       |reg8:DMA_COUNTER|                       ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|CPU:Ricoh_2A03|reg8:DMA_COUNTER                                                                 ; work         ;
;       |reg8:X|                                 ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|CPU:Ricoh_2A03|reg8:X                                                                           ; work         ;
;       |reg8:Y|                                 ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|CPU:Ricoh_2A03|reg8:Y                                                                           ; work         ;
;       |sp_reg:StackPointer|                    ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|CPU:Ricoh_2A03|sp_reg:StackPointer                                                              ; work         ;
;    |IO_register_file:IOreg|                    ; 62 (25)           ; 87 (7)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|IO_register_file:IOreg                                                                          ; work         ;
;       |decoder8:PPUDecoder|                    ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|IO_register_file:IOreg|decoder8:PPUDecoder                                                      ; work         ;
;       |reg2002:PPUSTATUS|                      ; 2 (2)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|IO_register_file:IOreg|reg2002:PPUSTATUS                                                        ; work         ;
;       |reg2003:OAMADDR|                        ; 24 (24)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|IO_register_file:IOreg|reg2003:OAMADDR                                                          ; work         ;
;       |reg8:OAMDATA|                           ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|IO_register_file:IOreg|reg8:OAMDATA                                                             ; work         ;
;       |reg8:OAMDMA|                            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|IO_register_file:IOreg|reg8:OAMDMA                                                              ; work         ;
;       |reg8:PPUADDR|                           ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|IO_register_file:IOreg|reg8:PPUADDR                                                             ; work         ;
;       |reg8:PPUCTRL|                           ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|IO_register_file:IOreg|reg8:PPUCTRL                                                             ; work         ;
;       |reg8:PPUDATA|                           ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|IO_register_file:IOreg|reg8:PPUDATA                                                             ; work         ;
;       |reg8:PPUDataBuffer|                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|IO_register_file:IOreg|reg8:PPUDataBuffer                                                       ; work         ;
;       |reg8:PPUMASK|                           ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|IO_register_file:IOreg|reg8:PPUMASK                                                             ; work         ;
;       |reg8:PPUSCROLL|                         ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|IO_register_file:IOreg|reg8:PPUSCROLL                                                           ; work         ;
;    |PPU:Ricoh_2C02|                            ; 665 (113)         ; 393 (31)     ; 82432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02                                                                                  ; work         ;
;       |PPURender:RenderingUnit|                ; 360 (29)          ; 293 (15)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit                                                          ; work         ;
;          |PaletteSelect:PaletteSelector|       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|PaletteSelect:PaletteSelector                            ; work         ;
;          |SOAMPTR:SOAMpointer|                 ; 13 (13)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|SOAMPTR:SOAMpointer                                      ; work         ;
;          |attribute_reg_file:SpriteAttributes| ; 8 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|attribute_reg_file:SpriteAttributes                      ; work         ;
;             |decoder8:AttrDecoder|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|attribute_reg_file:SpriteAttributes|decoder8:AttrDecoder ; work         ;
;             |reg8:Sprite0|                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|attribute_reg_file:SpriteAttributes|reg8:Sprite0         ; work         ;
;             |reg8:Sprite1|                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|attribute_reg_file:SpriteAttributes|reg8:Sprite1         ; work         ;
;             |reg8:Sprite2|                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|attribute_reg_file:SpriteAttributes|reg8:Sprite2         ; work         ;
;             |reg8:Sprite3|                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|attribute_reg_file:SpriteAttributes|reg8:Sprite3         ; work         ;
;             |reg8:Sprite4|                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|attribute_reg_file:SpriteAttributes|reg8:Sprite4         ; work         ;
;             |reg8:Sprite5|                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|attribute_reg_file:SpriteAttributes|reg8:Sprite5         ; work         ;
;             |reg8:Sprite6|                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|attribute_reg_file:SpriteAttributes|reg8:Sprite6         ; work         ;
;             |reg8:Sprite7|                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|attribute_reg_file:SpriteAttributes|reg8:Sprite7         ; work         ;
;          |counter3:SpriteIncrementor|          ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|counter3:SpriteIncrementor                               ; work         ;
;          |counter4:SpriteCounter|              ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|counter4:SpriteCounter                                   ; work         ;
;          |reg2:PaletteLatch|                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|reg2:PaletteLatch                                        ; work         ;
;          |reg8:PatternDataC0|                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|reg8:PatternDataC0                                       ; work         ;
;          |reg8:PatternDataC1|                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|reg8:PatternDataC1                                       ; work         ;
;          |shift_reg8:PatternDataB0|            ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|shift_reg8:PatternDataB0                                 ; work         ;
;          |shift_reg8:PatternDataB1|            ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|shift_reg8:PatternDataB1                                 ; work         ;
;          |shiftin_reg8:PatternDataA0|          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|shiftin_reg8:PatternDataA0                               ; work         ;
;          |shiftin_reg8:PatternDataA1|          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|shiftin_reg8:PatternDataA1                               ; work         ;
;          |tile_prioritizer:TilePrioritizer|    ; 183 (19)          ; 128 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer                         ; work         ;
;             |decoder8:TileDecoderLB|           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|decoder8:TileDecoderLB  ; work         ;
;             |decoder8:TileDecoderUB|           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|decoder8:TileDecoderUB  ; work         ;
;             |prioritymux:PriorityMux|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|prioritymux:PriorityMux ; work         ;
;             |shift_reg8:TileReg0LB|            ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg0LB   ; work         ;
;             |shift_reg8:TileReg0UB|            ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg0UB   ; work         ;
;             |shift_reg8:TileReg1LB|            ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg1LB   ; work         ;
;             |shift_reg8:TileReg1UB|            ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg1UB   ; work         ;
;             |shift_reg8:TileReg2LB|            ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg2LB   ; work         ;
;             |shift_reg8:TileReg2UB|            ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg2UB   ; work         ;
;             |shift_reg8:TileReg3LB|            ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg3LB   ; work         ;
;             |shift_reg8:TileReg3UB|            ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg3UB   ; work         ;
;             |shift_reg8:TileReg4LB|            ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg4LB   ; work         ;
;             |shift_reg8:TileReg4UB|            ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg4UB   ; work         ;
;             |shift_reg8:TileReg5LB|            ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg5LB   ; work         ;
;             |shift_reg8:TileReg5UB|            ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg5UB   ; work         ;
;             |shift_reg8:TileReg6LB|            ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg6LB   ; work         ;
;             |shift_reg8:TileReg6UB|            ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg6UB   ; work         ;
;             |shift_reg8:TileReg7LB|            ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg7LB   ; work         ;
;             |shift_reg8:TileReg7UB|            ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg7UB   ; work         ;
;          |x_counter_file:CounterFile|          ; 96 (0)            ; 64 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|x_counter_file:CounterFile                               ; work         ;
;             |decoder8:CounterDecoder|          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|x_counter_file:CounterFile|decoder8:CounterDecoder       ; work         ;
;             |decrementor8:Counter0|            ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|x_counter_file:CounterFile|decrementor8:Counter0         ; work         ;
;             |decrementor8:Counter1|            ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|x_counter_file:CounterFile|decrementor8:Counter1         ; work         ;
;             |decrementor8:Counter2|            ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|x_counter_file:CounterFile|decrementor8:Counter2         ; work         ;
;             |decrementor8:Counter3|            ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|x_counter_file:CounterFile|decrementor8:Counter3         ; work         ;
;             |decrementor8:Counter4|            ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|x_counter_file:CounterFile|decrementor8:Counter4         ; work         ;
;             |decrementor8:Counter5|            ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|x_counter_file:CounterFile|decrementor8:Counter5         ; work         ;
;             |decrementor8:Counter6|            ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|x_counter_file:CounterFile|decrementor8:Counter6         ; work         ;
;             |decrementor8:Counter7|            ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|x_counter_file:CounterFile|decrementor8:Counter7         ; work         ;
;       |PPU_addr_decoder:PPUAddrDecoder|        ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PPU_addr_decoder:PPUAddrDecoder                                                  ; work         ;
;       |PaletteRAM:Palette_RAM|                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PaletteRAM:Palette_RAM                                                           ; work         ;
;          |altsyncram:mem_rtl_0|                ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0                                      ; work         ;
;             |altsyncram_ja81:auto_generated|   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated       ; work         ;
;       |SecondaryOAM:OAMBuffer|                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|SecondaryOAM:OAMBuffer                                                           ; work         ;
;          |altsyncram:mem_rtl_0|                ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|SecondaryOAM:OAMBuffer|altsyncram:mem_rtl_0                                      ; work         ;
;             |altsyncram_ja81:auto_generated|   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|SecondaryOAM:OAMBuffer|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated       ; work         ;
;       |VRAM:PPUVRAM|                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|VRAM:PPUVRAM                                                                     ; work         ;
;          |altsyncram:mem_rtl_0|                ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|VRAM:PPUVRAM|altsyncram:mem_rtl_0                                                ; work         ;
;             |altsyncram_s8c1:auto_generated|   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|VRAM:PPUVRAM|altsyncram:mem_rtl_0|altsyncram_s8c1:auto_generated                 ; work         ;
;       |chr_rom:CHRROM|                         ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|chr_rom:CHRROM                                                                   ; work         ;
;          |altsyncram:mem_rtl_0|                ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0                                              ; work         ;
;             |altsyncram_hn61:auto_generated|   ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0|altsyncram_hn61:auto_generated               ; work         ;
;       |dotreg9:DotCounter|                     ; 18 (18)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|dotreg9:DotCounter                                                               ; work         ;
;       |fine_x:FineXReg|                        ; 5 (5)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|fine_x:FineXReg                                                                  ; work         ;
;       |flip_flop:WE_CPU|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|flip_flop:WE_CPU                                                                 ; work         ;
;       |flip_flop:WriteToggle|                  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|flip_flop:WriteToggle                                                            ; work         ;
;       |mux2_5:PaletteRamMux|                   ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|mux2_5:PaletteRamMux                                                             ; work         ;
;       |mux3_13:CHRROMMUX|                      ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|mux3_13:CHRROMMUX                                                                ; work         ;
;       |mux3_8:SOAMInMux|                       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|mux3_8:SOAMInMux                                                                 ; work         ;
;       |reg8:AttrBuffer|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|reg8:AttrBuffer                                                                  ; work         ;
;       |reg8:NametableBuffer|                   ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|reg8:NametableBuffer                                                             ; work         ;
;       |scanline_reg:ScanlineCounter|           ; 12 (12)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|scanline_reg:ScanlineCounter                                                     ; work         ;
;       |t_reg:Treg|                             ; 22 (22)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|t_reg:Treg                                                                       ; work         ;
;       |v_reg:Vreg|                             ; 63 (63)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|PPU:Ricoh_2C02|v_reg:Vreg                                                                       ; work         ;
;    |SystemPalette:Systempalette|               ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|SystemPalette:Systempalette                                                                     ; work         ;
;       |altsyncram:mem_rtl_0|                   ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|SystemPalette:Systempalette|altsyncram:mem_rtl_0                                                ; work         ;
;          |altsyncram_6671:auto_generated|      ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|SystemPalette:Systempalette|altsyncram:mem_rtl_0|altsyncram_6671:auto_generated                 ; work         ;
;    |clockdiv:ClockDivider|                     ; 14 (2)            ; 16 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|clockdiv:ClockDivider                                                                           ; work         ;
;       |cpuclk:CPUClock|                        ; 3 (3)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|clockdiv:ClockDivider|cpuclk:CPUClock                                                           ; work         ;
;       |ppuclk:PPUClock|                        ; 9 (9)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|clockdiv:ClockDivider|ppuclk:PPUClock                                                           ; work         ;
;    |cpu_ram:CPURAM|                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|cpu_ram:CPURAM                                                                                  ; work         ;
;       |altsyncram:mem_rtl_0|                   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|cpu_ram:CPURAM|altsyncram:mem_rtl_0                                                             ; work         ;
;          |altsyncram_1mc1:auto_generated|      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated                              ; work         ;
;    |mux4_8:BUSMUX|                             ; 71 (71)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|mux4_8:BUSMUX                                                                                   ; work         ;
;    |prg_rom:PRGROM|                            ; 18 (0)            ; 2 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|prg_rom:PRGROM                                                                                  ; work         ;
;       |altsyncram:mem_rtl_0|                   ; 18 (0)            ; 2 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|prg_rom:PRGROM|altsyncram:mem_rtl_0                                                             ; work         ;
;          |altsyncram_dj61:auto_generated|      ; 18 (0)            ; 2 (2)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated                              ; work         ;
;             |decode_f8a:rden_decode|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|decode_f8a:rden_decode       ; work         ;
;             |mux_6nb:mux2|                     ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes|prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|mux_6nb:mux2                 ; work         ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------+
; Name                                                                                                 ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                        ;
+------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------+
; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 32           ; 8            ; --           ; --           ; 256    ; None                                       ;
; PPU:Ricoh_2C02|SecondaryOAM:OAMBuffer|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 32           ; 8            ; --           ; --           ; 256    ; None                                       ;
; PPU:Ricoh_2C02|VRAM:PPUVRAM|altsyncram:mem_rtl_0|altsyncram_s8c1:auto_generated|ALTSYNCRAM           ; AUTO ; Single Port ; 2048         ; 8            ; --           ; --           ; 16384  ; db/nes.ram0_VRAM_2ed22c.hdl.mif            ;
; PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0|altsyncram_hn61:auto_generated|ALTSYNCRAM         ; AUTO ; ROM         ; 8192         ; 8            ; --           ; --           ; 65536  ; db/nes.ram0_chr_rom_f3ef6d8b.hdl.mif       ;
; SystemPalette:Systempalette|altsyncram:mem_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM           ; AUTO ; ROM         ; 64           ; 24           ; --           ; --           ; 1536   ; db/nes.ram0_SystemPalette_2a8cc462.hdl.mif ;
; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ALTSYNCRAM                        ; AUTO ; Single Port ; 2048         ; 8            ; --           ; --           ; 16384  ; db/nes.ram0_cpu_ram_5864ccb7.hdl.mif       ;
; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ALTSYNCRAM                        ; AUTO ; ROM         ; 32768        ; 8            ; --           ; --           ; 262144 ; db/nes.ram0_prg_rom_197ab57.hdl.mif        ;
+------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |nes|PPU:Ricoh_2C02|State                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+----------------------+---------------------+--------------------+--------------------+--------------+------------------+------------------+-------------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+---------------+------------+------------+------------+------------+------------+------------+------------+---------------------+-------------+
; Name                 ; State.Pre_R_NoRender ; State.Vertical_Copy ; State.Pre_R_HBLANK ; State.Clear_VBLANK ; State.VBLANK ; State.Set_VBLANK ; State.Pre_VBLANK ; State.Post_Render ; State.BNL10 ; State.BNL9 ; State.BNL8 ; State.BNL7 ; State.BNL6 ; State.BNL5 ; State.BNL4 ; State.BNL3 ; State.BNL2 ; State.BNL1 ; State.BNL0 ; State.H_Blank ; State.BGR7 ; State.BGR6 ; State.BGR5 ; State.BGR4 ; State.BGR3 ; State.BGR2 ; State.BGR1 ; State.Scanline_Read ; State.Clear ;
+----------------------+----------------------+---------------------+--------------------+--------------------+--------------+------------------+------------------+-------------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+---------------+------------+------------+------------+------------+------------+------------+------------+---------------------+-------------+
; State.Clear          ; 0                    ; 0                   ; 0                  ; 0                  ; 0            ; 0                ; 0                ; 0                 ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                   ; 0           ;
; State.Scanline_Read  ; 0                    ; 0                   ; 0                  ; 0                  ; 0            ; 0                ; 0                ; 0                 ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1                   ; 1           ;
; State.BGR1           ; 0                    ; 0                   ; 0                  ; 0                  ; 0            ; 0                ; 0                ; 0                 ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0                   ; 1           ;
; State.BGR2           ; 0                    ; 0                   ; 0                  ; 0                  ; 0            ; 0                ; 0                ; 0                 ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0                   ; 1           ;
; State.BGR3           ; 0                    ; 0                   ; 0                  ; 0                  ; 0            ; 0                ; 0                ; 0                 ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0                   ; 1           ;
; State.BGR4           ; 0                    ; 0                   ; 0                  ; 0                  ; 0            ; 0                ; 0                ; 0                 ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0                   ; 1           ;
; State.BGR5           ; 0                    ; 0                   ; 0                  ; 0                  ; 0            ; 0                ; 0                ; 0                 ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0                   ; 1           ;
; State.BGR6           ; 0                    ; 0                   ; 0                  ; 0                  ; 0            ; 0                ; 0                ; 0                 ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                   ; 1           ;
; State.BGR7           ; 0                    ; 0                   ; 0                  ; 0                  ; 0            ; 0                ; 0                ; 0                 ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                   ; 1           ;
; State.H_Blank        ; 0                    ; 0                   ; 0                  ; 0                  ; 0            ; 0                ; 0                ; 0                 ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1             ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                   ; 1           ;
; State.BNL0           ; 0                    ; 0                   ; 0                  ; 0                  ; 0            ; 0                ; 0                ; 0                 ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0             ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                   ; 1           ;
; State.BNL1           ; 0                    ; 0                   ; 0                  ; 0                  ; 0            ; 0                ; 0                ; 0                 ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0             ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                   ; 1           ;
; State.BNL2           ; 0                    ; 0                   ; 0                  ; 0                  ; 0            ; 0                ; 0                ; 0                 ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0             ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                   ; 1           ;
; State.BNL3           ; 0                    ; 0                   ; 0                  ; 0                  ; 0            ; 0                ; 0                ; 0                 ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0             ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                   ; 1           ;
; State.BNL4           ; 0                    ; 0                   ; 0                  ; 0                  ; 0            ; 0                ; 0                ; 0                 ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                   ; 1           ;
; State.BNL5           ; 0                    ; 0                   ; 0                  ; 0                  ; 0            ; 0                ; 0                ; 0                 ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                   ; 1           ;
; State.BNL6           ; 0                    ; 0                   ; 0                  ; 0                  ; 0            ; 0                ; 0                ; 0                 ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                   ; 1           ;
; State.BNL7           ; 0                    ; 0                   ; 0                  ; 0                  ; 0            ; 0                ; 0                ; 0                 ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                   ; 1           ;
; State.BNL8           ; 0                    ; 0                   ; 0                  ; 0                  ; 0            ; 0                ; 0                ; 0                 ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                   ; 1           ;
; State.BNL9           ; 0                    ; 0                   ; 0                  ; 0                  ; 0            ; 0                ; 0                ; 0                 ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                   ; 1           ;
; State.BNL10          ; 0                    ; 0                   ; 0                  ; 0                  ; 0            ; 0                ; 0                ; 0                 ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                   ; 1           ;
; State.Post_Render    ; 0                    ; 0                   ; 0                  ; 0                  ; 0            ; 0                ; 0                ; 1                 ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                   ; 1           ;
; State.Pre_VBLANK     ; 0                    ; 0                   ; 0                  ; 0                  ; 0            ; 0                ; 1                ; 0                 ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                   ; 1           ;
; State.Set_VBLANK     ; 0                    ; 0                   ; 0                  ; 0                  ; 0            ; 1                ; 0                ; 0                 ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                   ; 1           ;
; State.VBLANK         ; 0                    ; 0                   ; 0                  ; 0                  ; 1            ; 0                ; 0                ; 0                 ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                   ; 1           ;
; State.Clear_VBLANK   ; 0                    ; 0                   ; 0                  ; 1                  ; 0            ; 0                ; 0                ; 0                 ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                   ; 1           ;
; State.Pre_R_HBLANK   ; 0                    ; 0                   ; 1                  ; 0                  ; 0            ; 0                ; 0                ; 0                 ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                   ; 1           ;
; State.Vertical_Copy  ; 0                    ; 1                   ; 0                  ; 0                  ; 0            ; 0                ; 0                ; 0                 ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                   ; 1           ;
; State.Pre_R_NoRender ; 1                    ; 0                   ; 0                  ; 0                  ; 0            ; 0                ; 0                ; 0                 ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                   ; 1           ;
+----------------------+----------------------+---------------------+--------------------+--------------------+--------------+------------------+------------------+-------------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+---------------+------------+------------+------------+------------+------------+------------+------------+---------------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|State                                                                                                                                                                                            ;
+------------------+-----------------+--------------+-----------------+------------------+------------------+-----------------+-------------+--------------+--------------+--------------+------------+---------------+-------------+-------------+------------+
; Name             ; State.SOAMClear ; State.XFetch ; State.AttrFetch ; State.TileFetch2 ; State.TileFetch1 ; State.FetchWait ; State.Check ; State.Write3 ; State.Write2 ; State.Write1 ; State.Eval ; State.InitPtr ; State.Init1 ; State.Init0 ; State.Wait ;
+------------------+-----------------+--------------+-----------------+------------------+------------------+-----------------+-------------+--------------+--------------+--------------+------------+---------------+-------------+-------------+------------+
; State.Wait       ; 0               ; 0            ; 0               ; 0                ; 0                ; 0               ; 0           ; 0            ; 0            ; 0            ; 0          ; 0             ; 0           ; 0           ; 0          ;
; State.Init0      ; 0               ; 0            ; 0               ; 0                ; 0                ; 0               ; 0           ; 0            ; 0            ; 0            ; 0          ; 0             ; 0           ; 1           ; 1          ;
; State.Init1      ; 0               ; 0            ; 0               ; 0                ; 0                ; 0               ; 0           ; 0            ; 0            ; 0            ; 0          ; 0             ; 1           ; 0           ; 1          ;
; State.InitPtr    ; 0               ; 0            ; 0               ; 0                ; 0                ; 0               ; 0           ; 0            ; 0            ; 0            ; 0          ; 1             ; 0           ; 0           ; 1          ;
; State.Eval       ; 0               ; 0            ; 0               ; 0                ; 0                ; 0               ; 0           ; 0            ; 0            ; 0            ; 1          ; 0             ; 0           ; 0           ; 1          ;
; State.Write1     ; 0               ; 0            ; 0               ; 0                ; 0                ; 0               ; 0           ; 0            ; 0            ; 1            ; 0          ; 0             ; 0           ; 0           ; 1          ;
; State.Write2     ; 0               ; 0            ; 0               ; 0                ; 0                ; 0               ; 0           ; 0            ; 1            ; 0            ; 0          ; 0             ; 0           ; 0           ; 1          ;
; State.Write3     ; 0               ; 0            ; 0               ; 0                ; 0                ; 0               ; 0           ; 1            ; 0            ; 0            ; 0          ; 0             ; 0           ; 0           ; 1          ;
; State.Check      ; 0               ; 0            ; 0               ; 0                ; 0                ; 0               ; 1           ; 0            ; 0            ; 0            ; 0          ; 0             ; 0           ; 0           ; 1          ;
; State.FetchWait  ; 0               ; 0            ; 0               ; 0                ; 0                ; 1               ; 0           ; 0            ; 0            ; 0            ; 0          ; 0             ; 0           ; 0           ; 1          ;
; State.TileFetch1 ; 0               ; 0            ; 0               ; 0                ; 1                ; 0               ; 0           ; 0            ; 0            ; 0            ; 0          ; 0             ; 0           ; 0           ; 1          ;
; State.TileFetch2 ; 0               ; 0            ; 0               ; 1                ; 0                ; 0               ; 0           ; 0            ; 0            ; 0            ; 0          ; 0             ; 0           ; 0           ; 1          ;
; State.AttrFetch  ; 0               ; 0            ; 1               ; 0                ; 0                ; 0               ; 0           ; 0            ; 0            ; 0            ; 0          ; 0             ; 0           ; 0           ; 1          ;
; State.XFetch     ; 0               ; 1            ; 0               ; 0                ; 0                ; 0               ; 0           ; 0            ; 0            ; 0            ; 0          ; 0             ; 0           ; 0           ; 1          ;
; State.SOAMClear  ; 1               ; 0            ; 0               ; 0                ; 0                ; 0               ; 0           ; 0            ; 0            ; 0            ; 0          ; 0             ; 0           ; 0           ; 1          ;
+------------------+-----------------+--------------+-----------------+------------------+------------------+-----------------+-------------+--------------+--------------+--------------+------------+---------------+-------------+-------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------+
; State Machine - |nes|IO_register_file:IOreg|State                                                                   ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+------------+
; Name         ; State.Count6 ; State.Count5 ; State.Count4 ; State.Count3 ; State.Count2 ; State.Count1 ; State.Wait ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+------------+
; State.Wait   ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ;
; State.Count1 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1          ;
; State.Count2 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1          ;
; State.Count3 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1          ;
; State.Count4 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1          ;
; State.Count5 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1          ;
; State.Count6 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+------------+


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; rtl~5                                                  ;    ;
; rtl~4                                                  ;    ;
; rtl~7                                                  ;    ;
; rtl~6                                                  ;    ;
; rtl~3                                                  ;    ;
; rtl~2                                                  ;    ;
; rtl~14                                                 ;    ;
; rtl~13                                                 ;    ;
; rtl~12                                                 ;    ;
; rtl~11                                                 ;    ;
; CPU:Ricoh_2A03|mux11_16:MUX_ADDR|Mux8~0                ;    ;
; CPU:Ricoh_2A03|mux11_16:MUX_ADDR|Mux9~0                ;    ;
; rtl~10                                                 ;    ;
; rtl~9                                                  ;    ;
; Number of logic cells representing combinational loops ; 14 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                      ;
+------------------------------------------------+----------------------------------------+
; Register name                                  ; Reason for Removal                     ;
+------------------------------------------------+----------------------------------------+
; PPU:Ricoh_2C02|OAM:PrimaryOAM|d_out[0..7]      ; Stuck at GND due to stuck port data_in ;
; PPU:Ricoh_2C02|reg8:Yregister|Data_Out[0..7]   ; Stuck at GND due to stuck port data_in ;
; PPU:Ricoh_2C02|State~4                         ; Lost fanout                            ;
; PPU:Ricoh_2C02|State~5                         ; Lost fanout                            ;
; PPU:Ricoh_2C02|State~6                         ; Lost fanout                            ;
; PPU:Ricoh_2C02|State~7                         ; Lost fanout                            ;
; PPU:Ricoh_2C02|State~8                         ; Lost fanout                            ;
; PPU:Ricoh_2C02|PPURender:RenderingUnit|State~4 ; Lost fanout                            ;
; PPU:Ricoh_2C02|PPURender:RenderingUnit|State~5 ; Lost fanout                            ;
; PPU:Ricoh_2C02|PPURender:RenderingUnit|State~6 ; Lost fanout                            ;
; PPU:Ricoh_2C02|PPURender:RenderingUnit|State~7 ; Lost fanout                            ;
; IO_register_file:IOreg|State~4                 ; Lost fanout                            ;
; IO_register_file:IOreg|State~5                 ; Lost fanout                            ;
; IO_register_file:IOreg|State~6                 ; Lost fanout                            ;
; Total Number of Removed Registers = 28         ;                                        ;
+------------------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                    ;
+----------------------------------------+---------------------------+-------------------------------------------+
; Register name                          ; Reason for Removal        ; Registers Removed due to This Register    ;
+----------------------------------------+---------------------------+-------------------------------------------+
; PPU:Ricoh_2C02|OAM:PrimaryOAM|d_out[0] ; Stuck at GND              ; PPU:Ricoh_2C02|reg8:Yregister|Data_Out[0] ;
;                                        ; due to stuck port data_in ;                                           ;
; PPU:Ricoh_2C02|OAM:PrimaryOAM|d_out[1] ; Stuck at GND              ; PPU:Ricoh_2C02|reg8:Yregister|Data_Out[1] ;
;                                        ; due to stuck port data_in ;                                           ;
; PPU:Ricoh_2C02|OAM:PrimaryOAM|d_out[2] ; Stuck at GND              ; PPU:Ricoh_2C02|reg8:Yregister|Data_Out[2] ;
;                                        ; due to stuck port data_in ;                                           ;
; PPU:Ricoh_2C02|OAM:PrimaryOAM|d_out[3] ; Stuck at GND              ; PPU:Ricoh_2C02|reg8:Yregister|Data_Out[3] ;
;                                        ; due to stuck port data_in ;                                           ;
+----------------------------------------+---------------------------+-------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 639   ;
; Number of registers using Synchronous Clear  ; 4     ;
; Number of registers using Synchronous Load   ; 102   ;
; Number of registers using Asynchronous Clear ; 637   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 505   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------+
; Inverted Register Statistics                                           ;
+--------------------------------------------------------------+---------+
; Inverted Register                                            ; Fan out ;
+--------------------------------------------------------------+---------+
; CPU:Ricoh_2A03|sp_reg:StackPointer|Data_Out[0]               ; 3       ;
; CPU:Ricoh_2A03|sp_reg:StackPointer|Data_Out[5]               ; 3       ;
; CPU:Ricoh_2A03|sp_reg:StackPointer|Data_Out[3]               ; 3       ;
; CPU:Ricoh_2A03|sp_reg:StackPointer|Data_Out[1]               ; 3       ;
; CPU:Ricoh_2A03|sp_reg:StackPointer|Data_Out[2]               ; 3       ;
; CPU:Ricoh_2A03|sp_reg:StackPointer|Data_Out[4]               ; 3       ;
; CPU:Ricoh_2A03|sp_reg:StackPointer|Data_Out[7]               ; 3       ;
; CPU:Ricoh_2A03|sp_reg:StackPointer|Data_Out[6]               ; 3       ;
; PPU:Ricoh_2C02|dotreg9:DotCounter|Data_Out[8]                ; 18      ;
; PPU:Ricoh_2C02|dotreg9:DotCounter|Data_Out[6]                ; 13      ;
; PPU:Ricoh_2C02|dotreg9:DotCounter|Data_Out[4]                ; 5       ;
; PPU:Ricoh_2C02|dotreg9:DotCounter|Data_Out[2]                ; 5       ;
; PPU:Ricoh_2C02|dotreg9:DotCounter|Data_Out[0]                ; 10      ;
; PPU:Ricoh_2C02|dotreg9:DotCounter|Data_Out[1]                ; 5       ;
; PPU:Ricoh_2C02|dotreg9:DotCounter|Data_Out[7]                ; 3       ;
; PPU:Ricoh_2C02|dotreg9:DotCounter|Data_Out[5]                ; 3       ;
; PPU:Ricoh_2C02|dotreg9:DotCounter|Data_Out[3]                ; 3       ;
; CPU:Ricoh_2A03|State[0]                                      ; 331     ;
; CPU:Ricoh_2A03|ADDR_REG:reg_addr|Data_Out[8]                 ; 36      ;
; CPU:Ricoh_2A03|ADDR_REG:reg_addr|Data_Out[7]                 ; 7       ;
; CPU:Ricoh_2A03|ADDR_REG:reg_addr|Data_Out[6]                 ; 7       ;
; CPU:Ricoh_2A03|ADDR_REG:reg_addr|Data_Out[5]                 ; 7       ;
; CPU:Ricoh_2A03|ADDR_REG:reg_addr|Data_Out[4]                 ; 7       ;
; CPU:Ricoh_2A03|ADDR_REG:reg_addr|Data_Out[3]                 ; 7       ;
; CPU:Ricoh_2A03|ADDR_REG:reg_addr|Data_Out[2]                 ; 7       ;
; CPU:Ricoh_2A03|ADDR_REG:reg_addr|Data_Out[11]                ; 4       ;
; CPU:Ricoh_2A03|ADDR_REG:reg_addr|Data_Out[10]                ; 4       ;
; CPU:Ricoh_2A03|ADDR_REG:reg_addr|Data_Out[9]                 ; 4       ;
; CPU:Ricoh_2A03|ADDR_REG:reg_addr|Data_Out[12]                ; 4       ;
; CPU:Ricoh_2A03|ADDR_REG:reg_addr|Data_Out[13]                ; 4       ;
; CPU:Ricoh_2A03|ADDR_REG:reg_addr|Data_Out[14]                ; 4       ;
; CPU:Ricoh_2A03|ADDR_REG:reg_addr|Data_Out[15]                ; 4       ;
; CPU:Ricoh_2A03|edge_detector:NMI_detector|nmi_flipflop:FF1|q ; 2       ;
; CPU:Ricoh_2A03|edge_detector:NMI_detector|nmi_flipflop:FF2|q ; 1       ;
; CPU:Ricoh_2A03|controller_reg:ControllerReg|data[7]          ; 1       ;
; CPU:Ricoh_2A03|controller_reg:ControllerReg|data[6]          ; 1       ;
; CPU:Ricoh_2A03|controller_reg:ControllerReg|data[5]          ; 1       ;
; CPU:Ricoh_2A03|controller_reg:ControllerReg|data[4]          ; 1       ;
; clockdiv:ClockDivider|cpuclk:CPUClock|data[3]                ; 1       ;
; CPU:Ricoh_2A03|controller_reg:ControllerReg|data[3]          ; 1       ;
; CPU:Ricoh_2A03|controller_reg:ControllerReg|data[2]          ; 1       ;
; CPU:Ricoh_2A03|controller_reg:ControllerReg|data[1]          ; 1       ;
; clockdiv:ClockDivider|ppuclk:PPUClock|data[9]                ; 1       ;
; CPU:Ricoh_2A03|controller_reg:ControllerReg|data[0]          ; 2       ;
; Total number of inverted registers = 44                      ;         ;
+--------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                               ;
+---------------------------------------------------+-------------------------------------------------+------+
; Register Name                                     ; Megafunction                                    ; Type ;
+---------------------------------------------------+-------------------------------------------------+------+
; SystemPalette:Systempalette|d_out[0..23]          ; SystemPalette:Systempalette|mem_rtl_0           ; RAM  ;
; prg_rom:PRGROM|d_out[0..7]                        ; prg_rom:PRGROM|mem_rtl_0                        ; RAM  ;
; cpu_ram:CPURAM|d_out[0..7]                        ; cpu_ram:CPURAM|mem_rtl_0                        ; RAM  ;
; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|d_out[0..7] ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|mem_rtl_0 ; RAM  ;
; PPU:Ricoh_2C02|VRAM:PPUVRAM|d_out[0..7]           ; PPU:Ricoh_2C02|VRAM:PPUVRAM|mem_rtl_0           ; RAM  ;
; PPU:Ricoh_2C02|SecondaryOAM:OAMBuffer|d_out[0..7] ; PPU:Ricoh_2C02|SecondaryOAM:OAMBuffer|mem_rtl_0 ; RAM  ;
; PPU:Ricoh_2C02|chr_rom:CHRROM|d_out[0..7]         ; PPU:Ricoh_2C02|chr_rom:CHRROM|mem_rtl_0         ; RAM  ;
+---------------------------------------------------+-------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|counter4:SpriteCounter|count[0]                                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |nes|PPU:Ricoh_2C02|scanline_reg:ScanlineCounter|Data_Out[2]                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |nes|PPU:Ricoh_2C02|fine_x:FineXReg|count[1]                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |nes|IO_register_file:IOreg|reg2003:OAMADDR|data[0]                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|reg2:PaletteLatch|Data_Out[0]                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |nes|CPU:Ricoh_2A03|pc_reg:PC|Data_Out[3]                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg7LB|data[4] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg7UB|data[6] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg6LB|data[2] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg6UB|data[5] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg5LB|data[2] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg5UB|data[7] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg4LB|data[4] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg4UB|data[1] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg3LB|data[2] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg3UB|data[1] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg2LB|data[4] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg2UB|data[3] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg1LB|data[5] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg1UB|data[6] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg0LB|data[1] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg0UB|data[4] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |nes|PPU:Ricoh_2C02|t_reg:Treg|data_out[8]                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|x_counter_file:CounterFile|decrementor8:Counter7|count[7]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|x_counter_file:CounterFile|decrementor8:Counter6|count[3]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|x_counter_file:CounterFile|decrementor8:Counter5|count[1]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|x_counter_file:CounterFile|decrementor8:Counter4|count[0]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|x_counter_file:CounterFile|decrementor8:Counter3|count[2]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|x_counter_file:CounterFile|decrementor8:Counter2|count[0]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|x_counter_file:CounterFile|decrementor8:Counter1|count[2]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|x_counter_file:CounterFile|decrementor8:Counter0|count[5]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|shift_reg8:PatternDataB0|data[0]                               ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|shift_reg8:PatternDataB1|data[7]                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |nes|CPU:Ricoh_2A03|pc_reg:INDIRECT|Data_Out[1]                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |nes|CPU:Ricoh_2A03|p_reg:P|Data_Out[7]                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|SOAMPTR:SOAMpointer|data[3]                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |nes|IO_register_file:IOreg|reg2003:OAMADDR|data[3]                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |nes|PPU:Ricoh_2C02|t_reg:Treg|data_out[1]                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |nes|PPU:Ricoh_2C02|t_reg:Treg|data_out[5]                                                                 ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |nes|CPU:Ricoh_2A03|pc_reg:PC|Data_Out[12]                                                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |nes|CPU:Ricoh_2A03|ADDR_REG:reg_addr|Data_Out[0]                                                          ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |nes|CPU:Ricoh_2A03|pc_reg:INDIRECT|Data_Out[11]                                                           ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |nes|PPU:Ricoh_2C02|v_reg:Vreg|data_out[4]                                                                 ;
; 11:1               ; 6 bits    ; 42 LEs        ; 12 LEs               ; 30 LEs                 ; Yes        ; |nes|PPU:Ricoh_2C02|v_reg:Vreg|data_out[6]                                                                 ;
; 11:1               ; 3 bits    ; 21 LEs        ; 6 LEs                ; 15 LEs                 ; Yes        ; |nes|PPU:Ricoh_2C02|v_reg:Vreg|data_out[12]                                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |nes|CPU:Ricoh_2A03|controller_reg:ControllerReg|data[7]                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |nes|CPU:Ricoh_2A03|ADDR_REG:reg_addr|Data_Out[9]                                                          ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |nes|CPU:Ricoh_2A03|ADDR_REG:reg_addr|Data_Out[4]                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |nes|CPU:Ricoh_2A03|mux4_16:MUX_PC|Mux15                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |nes|CPU:Ricoh_2A03|addr_decoder:ADDRESS_DECODE|Read4016                                                   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |nes|CPU:Ricoh_2A03|mux5_16:MUX_IND|Mux11                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |nes|CPU:Ricoh_2A03|addr_decoder:ADDRESS_DECODE|address_out[11]                                            ;
; 9:1                ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; No         ; |nes|CPU:Ricoh_2A03|mux7_8:databus_mux|Mux3                                                                ;
; 16:1               ; 8 bits    ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; No         ; |nes|CPU:Ricoh_2A03|mux11_16:MUX_ADDR|Mux7                                                                 ;
; 16:1               ; 8 bits    ; 80 LEs        ; 56 LEs               ; 24 LEs                 ; No         ; |nes|CPU:Ricoh_2A03|mux11_16:MUX_ADDR|Mux14                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |nes|PPU:Ricoh_2C02|PPU_addr_decoder:PPUAddrDecoder|address_out[9]                                         ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |nes|PPU:Ricoh_2C02|mux2_5:PaletteRamMux|Dout[0]                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|mux_select[2]                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|select_none                   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|Selector1                                                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|Selector14                                                     ;
; 15:1               ; 8 bits    ; 80 LEs        ; 72 LEs               ; 8 LEs                  ; No         ; |nes|mux4_8:BUSMUX|Mux2                                                                                    ;
; 29:1               ; 6 bits    ; 114 LEs       ; 90 LEs               ; 24 LEs                 ; No         ; |nes|CPU:Ricoh_2A03|Computation_Unit:ALU|compute_mux:function_gen|Mux6                                     ;
; 19:1               ; 9 bits    ; 108 LEs       ; 72 LEs               ; 36 LEs                 ; No         ; |nes|PPU:Ricoh_2C02|Selector27                                                                             ;
; 21:1               ; 2 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; No         ; |nes|PPU:Ricoh_2C02|Selector20                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for SystemPalette:Systempalette|altsyncram:mem_rtl_0|altsyncram_6671:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------+
; Assignment                      ; Value              ; From ; To                          ;
+---------------------------------+--------------------+------+-----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                           ;
+---------------------------------+--------------------+------+-----------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------+
; Assignment                      ; Value              ; From ; To                          ;
+---------------------------------+--------------------+------+-----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                           ;
+---------------------------------+--------------------+------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for PPU:Ricoh_2C02|VRAM:PPUVRAM|altsyncram:mem_rtl_0|altsyncram_s8c1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for PPU:Ricoh_2C02|SecondaryOAM:OAMBuffer|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0|altsyncram_hn61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SystemPalette:Systempalette|altsyncram:mem_rtl_0 ;
+------------------------------------+--------------------------------------------+-----------------+
; Parameter Name                     ; Value                                      ; Type            ;
+------------------------------------+--------------------------------------------+-----------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped         ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY    ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE  ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped         ;
; OPERATION_MODE                     ; ROM                                        ; Untyped         ;
; WIDTH_A                            ; 24                                         ; Untyped         ;
; WIDTHAD_A                          ; 6                                          ; Untyped         ;
; NUMWORDS_A                         ; 64                                         ; Untyped         ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped         ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped         ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped         ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped         ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped         ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped         ;
; WIDTH_B                            ; 1                                          ; Untyped         ;
; WIDTHAD_B                          ; 1                                          ; Untyped         ;
; NUMWORDS_B                         ; 1                                          ; Untyped         ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped         ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped         ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped         ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped         ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped         ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped         ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped         ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped         ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped         ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped         ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped         ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped         ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped         ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped         ;
; BYTE_SIZE                          ; 8                                          ; Untyped         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped         ;
; INIT_FILE                          ; db/nes.ram0_SystemPalette_2a8cc462.hdl.mif ; Untyped         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped         ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped         ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped         ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped         ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped         ;
; CBXI_PARAMETER                     ; altsyncram_6671                            ; Untyped         ;
+------------------------------------+--------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: prg_rom:PRGROM|altsyncram:mem_rtl_0      ;
+------------------------------------+-------------------------------------+----------------+
; Parameter Name                     ; Value                               ; Type           ;
+------------------------------------+-------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped        ;
; OPERATION_MODE                     ; ROM                                 ; Untyped        ;
; WIDTH_A                            ; 8                                   ; Untyped        ;
; WIDTHAD_A                          ; 15                                  ; Untyped        ;
; NUMWORDS_A                         ; 32768                               ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped        ;
; WIDTH_B                            ; 1                                   ; Untyped        ;
; WIDTHAD_B                          ; 1                                   ; Untyped        ;
; NUMWORDS_B                         ; 1                                   ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped        ;
; INIT_FILE                          ; db/nes.ram0_prg_rom_197ab57.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_dj61                     ; Untyped        ;
+------------------------------------+-------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu_ram:CPURAM|altsyncram:mem_rtl_0       ;
+------------------------------------+--------------------------------------+----------------+
; Parameter Name                     ; Value                                ; Type           ;
+------------------------------------+--------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                          ; Untyped        ;
; WIDTH_A                            ; 8                                    ; Untyped        ;
; WIDTHAD_A                          ; 11                                   ; Untyped        ;
; NUMWORDS_A                         ; 2048                                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped        ;
; WIDTH_B                            ; 1                                    ; Untyped        ;
; WIDTHAD_B                          ; 1                                    ; Untyped        ;
; NUMWORDS_B                         ; 1                                    ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped        ;
; BYTE_SIZE                          ; 8                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA                             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped        ;
; INIT_FILE                          ; db/nes.ram0_cpu_ram_5864ccb7.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_1mc1                      ; Untyped        ;
+------------------------------------+--------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                         ;
; WIDTH_A                            ; 8                    ; Untyped                                         ;
; WIDTHAD_A                          ; 5                    ; Untyped                                         ;
; NUMWORDS_A                         ; 32                   ; Untyped                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_ja81      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PPU:Ricoh_2C02|VRAM:PPUVRAM|altsyncram:mem_rtl_0 ;
+------------------------------------+---------------------------------+----------------------------+
; Parameter Name                     ; Value                           ; Type                       ;
+------------------------------------+---------------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                    ;
; OPERATION_MODE                     ; SINGLE_PORT                     ; Untyped                    ;
; WIDTH_A                            ; 8                               ; Untyped                    ;
; WIDTHAD_A                          ; 11                              ; Untyped                    ;
; NUMWORDS_A                         ; 2048                            ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                    ;
; WIDTH_B                            ; 1                               ; Untyped                    ;
; WIDTHAD_B                          ; 1                               ; Untyped                    ;
; NUMWORDS_B                         ; 1                               ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                               ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                    ;
; BYTE_SIZE                          ; 8                               ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA                        ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                    ;
; INIT_FILE                          ; db/nes.ram0_VRAM_2ed22c.hdl.mif ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                    ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_s8c1                 ; Untyped                    ;
+------------------------------------+---------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PPU:Ricoh_2C02|SecondaryOAM:OAMBuffer|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                         ;
; WIDTH_A                            ; 8                    ; Untyped                                         ;
; WIDTHAD_A                          ; 5                    ; Untyped                                         ;
; NUMWORDS_A                         ; 32                   ; Untyped                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_ja81      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0 ;
+------------------------------------+--------------------------------------+-------------------------+
; Parameter Name                     ; Value                                ; Type                    ;
+------------------------------------+--------------------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                 ;
; OPERATION_MODE                     ; ROM                                  ; Untyped                 ;
; WIDTH_A                            ; 8                                    ; Untyped                 ;
; WIDTHAD_A                          ; 13                                   ; Untyped                 ;
; NUMWORDS_A                         ; 8192                                 ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                 ;
; WIDTH_B                            ; 1                                    ; Untyped                 ;
; WIDTHAD_B                          ; 1                                    ; Untyped                 ;
; NUMWORDS_B                         ; 1                                    ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                 ;
; INIT_FILE                          ; db/nes.ram0_chr_rom_f3ef6d8b.hdl.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_hn61                      ; Untyped                 ;
+------------------------------------+--------------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                       ;
+-------------------------------------------+------------------------------------------------------------+
; Name                                      ; Value                                                      ;
+-------------------------------------------+------------------------------------------------------------+
; Number of entity instances                ; 7                                                          ;
; Entity Instance                           ; SystemPalette:Systempalette|altsyncram:mem_rtl_0           ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 24                                                         ;
;     -- NUMWORDS_A                         ; 64                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; prg_rom:PRGROM|altsyncram:mem_rtl_0                        ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 8                                                          ;
;     -- NUMWORDS_A                         ; 32768                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; cpu_ram:CPURAM|altsyncram:mem_rtl_0                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 8                                                          ;
;     -- NUMWORDS_A                         ; 2048                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 8                                                          ;
;     -- NUMWORDS_A                         ; 32                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; PPU:Ricoh_2C02|VRAM:PPUVRAM|altsyncram:mem_rtl_0           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 8                                                          ;
;     -- NUMWORDS_A                         ; 2048                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; PPU:Ricoh_2C02|SecondaryOAM:OAMBuffer|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 8                                                          ;
;     -- NUMWORDS_A                         ; 32                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0         ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 8                                                          ;
;     -- NUMWORDS_A                         ; 8192                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
+-------------------------------------------+------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "SystemPalette:Systempalette" ;
+---------+-------+----------+----------------------------+
; Port    ; Type  ; Severity ; Details                    ;
+---------+-------+----------+----------------------------+
; WE      ; Input ; Info     ; Stuck at GND               ;
; data_in ; Input ; Info     ; Stuck at GND               ;
+---------+-------+----------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PPU:Ricoh_2C02|mux3_13:CHRROMMUX"                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Din0       ; Input ; Warning  ; Input port expression (14 bits) is wider than the input port (13 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Din0[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Din1       ; Input ; Warning  ; Input port expression (14 bits) is wider than the input port (13 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Din2       ; Input ; Warning  ; Input port expression (14 bits) is wider than the input port (13 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Din2[3]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PPU:Ricoh_2C02|mux3_8:SOAMInMux"                                                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Din1 ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; Din2 ; Input ; Warning  ; Input port expression (9 bits) is wider than the input port (8 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PPU:Ricoh_2C02|mux2_5:PaletteRamMux"                                                                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Din1 ; Input ; Warning  ; Input port expression (14 bits) is wider than the input port (5 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PPU:Ricoh_2C02|PPU_addr_decoder:PPUAddrDecoder"                                                                                                                                               ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address         ; Input  ; Warning  ; Input port expression (15 bits) is wider than the input port (14 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; address_out[13] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "PPU:Ricoh_2C02|chr_rom:CHRROM" ;
+---------+-------+----------+------------------------------+
; Port    ; Type  ; Severity ; Details                      ;
+---------+-------+----------+------------------------------+
; WE      ; Input ; Info     ; Stuck at GND                 ;
; data_in ; Input ; Info     ; Stuck at GND                 ;
+---------+-------+----------+------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PPU:Ricoh_2C02|PPURender:RenderingUnit|mux2_5:PriorityMux" ;
+---------+-------+----------+----------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                  ;
+---------+-------+----------+----------------------------------------------------------+
; Din1[4] ; Input ; Info     ; Stuck at GND                                             ;
+---------+-------+----------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|mux8_5:PixelMux" ;
+---------+-------+----------+----------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                ;
+---------+-------+----------+----------------------------------------------------------------------------------------+
; Din0[4] ; Input ; Info     ; Stuck at VCC                                                                           ;
; Din1[4] ; Input ; Info     ; Stuck at VCC                                                                           ;
; Din2[4] ; Input ; Info     ; Stuck at VCC                                                                           ;
; Din3[4] ; Input ; Info     ; Stuck at VCC                                                                           ;
; Din4[4] ; Input ; Info     ; Stuck at VCC                                                                           ;
; Din5[4] ; Input ; Info     ; Stuck at VCC                                                                           ;
; Din6[4] ; Input ; Info     ; Stuck at VCC                                                                           ;
; Din7[4] ; Input ; Info     ; Stuck at VCC                                                                           ;
+---------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PPU:Ricoh_2C02"                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Zero_hit ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:Ricoh_2A03|mux2_16:MUXUB"                                                              ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Dout[15..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Dout[7..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:Ricoh_2A03|Computation_Unit:ALU|compute_mux:function_gen"                                                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LSR_A[7] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; LSR_M[7] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; ASL_A[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; ASL_M[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; CMP      ; Input ; Warning  ; Input port expression (9 bits) is wider than the input port (8 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; CPX      ; Input ; Warning  ; Input port expression (9 bits) is wider than the input port (8 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; CPY      ; Input ; Warning  ; Input port expression (9 bits) is wider than the input port (8 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:Ricoh_2A03|Computation_Unit:ALU|mux6:carry_mux" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; Din7 ; Input ; Info     ; Stuck at VCC                                         ;
; Din8 ; Input ; Info     ; Stuck at GND                                         ;
+------+-------+----------+------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:Ricoh_2A03|Computation_Unit:ALU|mux4_1:v_mux" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; Din2 ; Input ; Info     ; Stuck at GND                                       ;
+------+-------+----------+----------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "CPU:Ricoh_2A03|Computation_Unit:ALU" ;
+-------------+-------+----------+--------------------------------+
; Port        ; Type  ; Severity ; Details                        ;
+-------------+-------+----------+--------------------------------+
; c_select[3] ; Input ; Info     ; Stuck at GND                   ;
+-------------+-------+----------+--------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "CPU:Ricoh_2A03|mux5_16:MUX_IND" ;
+-------------+-------+----------+---------------------------+
; Port        ; Type  ; Severity ; Details                   ;
+-------------+-------+----------+---------------------------+
; Din0[15..8] ; Input ; Info     ; Stuck at GND              ;
; Din1[15..8] ; Input ; Info     ; Stuck at GND              ;
; Din3[15..8] ; Input ; Info     ; Stuck at GND              ;
+-------------+-------+----------+---------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "CPU:Ricoh_2A03|mux11_16:MUX_ADDR" ;
+-------------+-------+----------+-----------------------------+
; Port        ; Type  ; Severity ; Details                     ;
+-------------+-------+----------+-----------------------------+
; Din0[15..9] ; Input ; Info     ; Stuck at GND                ;
; Din0[8]     ; Input ; Info     ; Stuck at VCC                ;
; Din7[15..8] ; Input ; Info     ; Stuck at GND                ;
; Din8[15..8] ; Input ; Info     ; Stuck at GND                ;
+-------------+-------+----------+-----------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "CPU:Ricoh_2A03|mux4_16:MUX_PC" ;
+-------------+-------+----------+--------------------------+
; Port        ; Type  ; Severity ; Details                  ;
+-------------+-------+----------+--------------------------+
; Din0[15..8] ; Input ; Info     ; Stuck at GND             ;
+-------------+-------+----------+--------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "CPU:Ricoh_2A03|mux3_8:MUX_X" ;
+-----------+-------+----------+--------------------------+
; Port      ; Type  ; Severity ; Details                  ;
+-----------+-------+----------+--------------------------+
; select[1] ; Input ; Info     ; Stuck at GND             ;
+-----------+-------+----------+--------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:Ricoh_2A03|PCoffset8:pc_offset|mux2:m7" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; Din0 ; Input ; Info     ; Stuck at GND                                 ;
; Din1 ; Input ; Info     ; Stuck at VCC                                 ;
+------+-------+----------+----------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:Ricoh_2A03|PCoffset8:pc_offset|mux2:m6" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; Din0 ; Input ; Info     ; Stuck at GND                                 ;
; Din1 ; Input ; Info     ; Stuck at VCC                                 ;
+------+-------+----------+----------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:Ricoh_2A03|PCoffset8:pc_offset|mux2:m5" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; Din0 ; Input ; Info     ; Stuck at GND                                 ;
; Din1 ; Input ; Info     ; Stuck at VCC                                 ;
+------+-------+----------+----------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:Ricoh_2A03|PCoffset8:pc_offset|mux2:m4" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; Din0 ; Input ; Info     ; Stuck at GND                                 ;
; Din1 ; Input ; Info     ; Stuck at VCC                                 ;
+------+-------+----------+----------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:Ricoh_2A03|PCoffset8:pc_offset|mux2:m3" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; Din0 ; Input ; Info     ; Stuck at GND                                 ;
; Din1 ; Input ; Info     ; Stuck at VCC                                 ;
+------+-------+----------+----------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:Ricoh_2A03|PCoffset8:pc_offset|mux2:m2" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; Din0 ; Input ; Info     ; Stuck at GND                                 ;
; Din1 ; Input ; Info     ; Stuck at VCC                                 ;
+------+-------+----------+----------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:Ricoh_2A03|PCoffset8:pc_offset|mux2:m1" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; Din0 ; Input ; Info     ; Stuck at GND                                 ;
; Din1 ; Input ; Info     ; Stuck at VCC                                 ;
+------+-------+----------+----------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:Ricoh_2A03|PCoffset8:pc_offset|mux2:m0" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; Din0 ; Input ; Info     ; Stuck at GND                                 ;
; Din1 ; Input ; Info     ; Stuck at VCC                                 ;
+------+-------+----------+----------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "CPU:Ricoh_2A03|ADDR_REG:reg_addr" ;
+----------------+-------+----------+--------------------------+
; Port           ; Type  ; Severity ; Details                  ;
+----------------+-------+----------+--------------------------+
; Data_In[15..8] ; Input ; Info     ; Stuck at GND             ;
+----------------+-------+----------+--------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "prg_rom:PRGROM" ;
+---------+-------+----------+---------------+
; Port    ; Type  ; Severity ; Details       ;
+---------+-------+----------+---------------+
; WE      ; Input ; Info     ; Stuck at GND  ;
; data_in ; Input ; Info     ; Stuck at GND  ;
+---------+-------+----------+---------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 34                          ;
; cycloneiii_ff         ; 639                         ;
;     CLR               ; 130                         ;
;     CLR SLD           ; 2                           ;
;     ENA CLR           ; 401                         ;
;     ENA CLR SCLR      ; 4                           ;
;     ENA CLR SLD       ; 100                         ;
;     plain             ; 2                           ;
; cycloneiii_lcell_comb ; 3254                        ;
;     arith             ; 326                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 227                         ;
;         3 data inputs ; 98                          ;
;     normal            ; 2928                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 47                          ;
;         2 data inputs ; 185                         ;
;         3 data inputs ; 575                         ;
;         4 data inputs ; 2118                        ;
; cycloneiii_ram_block  ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 39.00                       ;
; Average LUT depth     ; 14.63                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:04:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Mon Dec 05 03:36:15 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off nes -c nes
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file systempalette.sv
    Info (12023): Found entity 1: SystemPalette
Info (12021): Found 1 design units, including 1 entities, in source file flip_flop.sv
    Info (12023): Found entity 1: flip_flop
Info (12021): Found 1 design units, including 1 entities, in source file mux8.sv
    Info (12023): Found entity 1: mux8
Info (12021): Found 1 design units, including 1 entities, in source file decoder8.sv
    Info (12023): Found entity 1: decoder8
Info (12021): Found 1 design units, including 1 entities, in source file register_file.sv
    Info (12023): Found entity 1: IO_register_file
Info (12021): Found 1 design units, including 1 entities, in source file cpu.sv
    Info (12023): Found entity 1: CPU
Info (12021): Found 1 design units, including 1 entities, in source file nes.sv
    Info (12023): Found entity 1: nes
Info (12021): Found 1 design units, including 1 entities, in source file mux4.sv
    Info (12023): Found entity 1: mux4
Info (12021): Found 1 design units, including 1 entities, in source file prg_rom.sv
    Info (12023): Found entity 1: prg_rom
Info (12021): Found 1 design units, including 1 entities, in source file cpu_ram.sv
    Info (12023): Found entity 1: cpu_ram
Info (12021): Found 1 design units, including 1 entities, in source file addr_decoder.sv
    Info (12023): Found entity 1: addr_decoder
Info (12021): Found 1 design units, including 1 entities, in source file reg8.sv
    Info (12023): Found entity 1: reg8
Info (12021): Found 1 design units, including 1 entities, in source file reg16.sv
    Info (12023): Found entity 1: reg16
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2
Info (12021): Found 1 design units, including 1 entities, in source file mux3.sv
    Info (12023): Found entity 1: mux3
Info (12021): Found 1 design units, including 1 entities, in source file mux6.sv
    Info (12023): Found entity 1: mux6
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench
Info (12021): Found 1 design units, including 1 entities, in source file p_reg.sv
    Info (12023): Found entity 1: p_reg
Info (12021): Found 1 design units, including 1 entities, in source file mux2_8.sv
    Info (12023): Found entity 1: mux2_8
Info (12021): Found 1 design units, including 1 entities, in source file mux3_8.sv
    Info (12023): Found entity 1: mux3_8
Info (12021): Found 1 design units, including 1 entities, in source file pcoffset8.sv
    Info (12023): Found entity 1: PCoffset8
Info (12021): Found 1 design units, including 1 entities, in source file computation_unit.sv
    Info (12023): Found entity 1: Computation_Unit
Info (12021): Found 1 design units, including 1 entities, in source file compute_mux.sv
    Info (12023): Found entity 1: compute_mux
Info (12021): Found 1 design units, including 1 entities, in source file mux5_16.sv
    Info (12023): Found entity 1: mux5_16
Info (12021): Found 1 design units, including 1 entities, in source file nmi_flipflop.sv
    Info (12023): Found entity 1: nmi_flipflop
Info (12021): Found 1 design units, including 1 entities, in source file addr_reg.sv
    Info (12023): Found entity 1: ADDR_REG
Info (12021): Found 1 design units, including 1 entities, in source file mux4_8.sv
    Info (12023): Found entity 1: mux4_8
Info (12021): Found 1 design units, including 1 entities, in source file mux6_16.sv
    Info (12023): Found entity 1: mux6_16
Info (12021): Found 1 design units, including 1 entities, in source file mux2_16.sv
    Info (12023): Found entity 1: mux2_16
Info (12021): Found 1 design units, including 1 entities, in source file mux3_16.sv
    Info (12023): Found entity 1: mux3_16
Info (12021): Found 1 design units, including 1 entities, in source file mux4_16.sv
    Info (12023): Found entity 1: mux4_16
Info (12021): Found 1 design units, including 1 entities, in source file pc_reg.sv
    Info (12023): Found entity 1: pc_reg
Info (12021): Found 1 design units, including 1 entities, in source file mux5_8.sv
    Info (12023): Found entity 1: mux5_8
Info (12021): Found 1 design units, including 1 entities, in source file mux4_1.sv
    Info (12023): Found entity 1: mux4_1
Info (12021): Found 1 design units, including 1 entities, in source file sp_reg.sv
    Info (12023): Found entity 1: sp_reg
Info (12021): Found 1 design units, including 1 entities, in source file mux6_8.sv
    Info (12023): Found entity 1: mux6_8
Info (12021): Found 1 design units, including 1 entities, in source file clockdiv.sv
    Info (12023): Found entity 1: clockdiv
Info (12021): Found 1 design units, including 1 entities, in source file chr_rom.sv
    Info (12023): Found entity 1: chr_rom
Info (12021): Found 1 design units, including 1 entities, in source file oam.sv
    Info (12023): Found entity 1: OAM
Info (12021): Found 1 design units, including 1 entities, in source file secondaryoam.sv
    Info (12023): Found entity 1: SecondaryOAM
Info (12021): Found 1 design units, including 1 entities, in source file vram.sv
    Info (12023): Found entity 1: VRAM
Info (12021): Found 1 design units, including 1 entities, in source file paletteram.sv
    Info (12023): Found entity 1: PaletteRAM
Info (12021): Found 1 design units, including 1 entities, in source file ppu_addr_decoder.sv
    Info (12023): Found entity 1: PPU_addr_decoder
Info (12021): Found 1 design units, including 1 entities, in source file mux7_8.sv
    Info (12023): Found entity 1: mux7_8
Info (12021): Found 1 design units, including 1 entities, in source file mux11_16.sv
    Info (12023): Found entity 1: mux11_16
Info (12021): Found 1 design units, including 1 entities, in source file mux2_5.sv
    Info (12023): Found entity 1: mux2_5
Info (12021): Found 1 design units, including 1 entities, in source file attribute_reg_file.sv
    Info (12023): Found entity 1: attribute_reg_file
Info (12021): Found 1 design units, including 1 entities, in source file x_counter_file.sv
    Info (12023): Found entity 1: x_counter_file
Info (12021): Found 1 design units, including 1 entities, in source file decrementor8.sv
    Info (12023): Found entity 1: decrementor8
Info (12021): Found 1 design units, including 1 entities, in source file shift_reg8.sv
    Info (12023): Found entity 1: shift_reg8
Info (12021): Found 1 design units, including 1 entities, in source file mux8_5.sv
    Info (12023): Found entity 1: mux8_5
Info (12021): Found 1 design units, including 1 entities, in source file mux8_1.sv
    Info (12023): Found entity 1: mux8_1
Info (12021): Found 1 design units, including 1 entities, in source file shiftin_reg8.sv
    Info (12023): Found entity 1: shiftin_reg8
Info (12021): Found 1 design units, including 1 entities, in source file fine_x.sv
    Info (12023): Found entity 1: fine_x
Info (12021): Found 1 design units, including 1 entities, in source file paletteselect.sv
    Info (12023): Found entity 1: PaletteSelect
Info (12021): Found 1 design units, including 1 entities, in source file reg2003.sv
    Info (12023): Found entity 1: reg2003
Info (12021): Found 1 design units, including 1 entities, in source file prioritymux.sv
    Info (12023): Found entity 1: prioritymux
Info (12021): Found 1 design units, including 1 entities, in source file tile_prioritizer.sv
    Info (12023): Found entity 1: tile_prioritizer
Info (12021): Found 1 design units, including 1 entities, in source file ppurender.sv
    Info (12023): Found entity 1: PPURender
Info (12021): Found 1 design units, including 1 entities, in source file reg5.sv
    Info (12023): Found entity 1: reg5
Info (12021): Found 1 design units, including 1 entities, in source file ppu.sv
    Info (12023): Found entity 1: PPU
Info (12021): Found 1 design units, including 1 entities, in source file t_reg.sv
    Info (12023): Found entity 1: t_reg
Info (12021): Found 1 design units, including 1 entities, in source file v_reg.sv
    Info (12023): Found entity 1: v_reg
Info (12021): Found 1 design units, including 1 entities, in source file counter4.sv
    Info (12023): Found entity 1: counter4
Info (12021): Found 1 design units, including 1 entities, in source file soamptr.sv
    Info (12023): Found entity 1: SOAMPTR
Info (12021): Found 1 design units, including 1 entities, in source file mux3_13.sv
    Info (12023): Found entity 1: mux3_13
Info (12021): Found 1 design units, including 1 entities, in source file counter3.sv
    Info (12023): Found entity 1: counter3
Info (12021): Found 1 design units, including 1 entities, in source file mux3_15.sv
    Info (12023): Found entity 1: mux3_15
Info (12021): Found 1 design units, including 1 entities, in source file vincmux.sv
    Info (12023): Found entity 1: VINCMux
Info (12021): Found 1 design units, including 1 entities, in source file ppuclk.sv
    Info (12023): Found entity 1: ppuclk
Info (12021): Found 1 design units, including 1 entities, in source file cpuclk.sv
    Info (12023): Found entity 1: cpuclk
Info (12021): Found 1 design units, including 1 entities, in source file reg9.sv
    Info (12023): Found entity 1: reg9
Info (12021): Found 1 design units, including 1 entities, in source file dotreg9.sv
    Info (12023): Found entity 1: dotreg9
Info (12021): Found 1 design units, including 1 entities, in source file reg2.sv
    Info (12023): Found entity 1: reg2
Info (12021): Found 1 design units, including 1 entities, in source file reg2002.sv
    Info (12023): Found entity 1: reg2002
Info (12021): Found 1 design units, including 1 entities, in source file priority_mux.sv
    Info (12023): Found entity 1: Priority_Mux
Info (12021): Found 1 design units, including 1 entities, in source file edge_detector.sv
    Info (12023): Found entity 1: edge_detector
Info (12021): Found 1 design units, including 1 entities, in source file reg1.sv
    Info (12023): Found entity 1: reg1
Info (12021): Found 1 design units, including 1 entities, in source file controller_reg.sv
    Info (12023): Found entity 1: controller_reg
Info (12021): Found 1 design units, including 1 entities, in source file reg4016.sv
    Info (12023): Found entity 1: reg4016
Info (12021): Found 1 design units, including 1 entities, in source file scanline_reg.sv
    Info (12023): Found entity 1: scanline_reg
Info (12127): Elaborating entity "nes" for the top level hierarchy
Info (12128): Elaborating entity "mux4_8" for hierarchy "mux4_8:BUSMUX"
Info (12128): Elaborating entity "prg_rom" for hierarchy "prg_rom:PRGROM"
Warning (10850): Verilog HDL warning at prg_rom.sv(14): number of words (16384) in memory file does not match the number of elements in the address range [0:32767]
Info (12128): Elaborating entity "IO_register_file" for hierarchy "IO_register_file:IOreg"
Info (12128): Elaborating entity "decoder8" for hierarchy "IO_register_file:IOreg|decoder8:PPUDecoder"
Info (12128): Elaborating entity "mux8" for hierarchy "IO_register_file:IOreg|mux8:PPUMux"
Info (12128): Elaborating entity "mux2_8" for hierarchy "IO_register_file:IOreg|mux2_8:PPUDATAMux"
Info (12128): Elaborating entity "reg8" for hierarchy "IO_register_file:IOreg|reg8:PPUCTRL"
Info (12128): Elaborating entity "reg2002" for hierarchy "IO_register_file:IOreg|reg2002:PPUSTATUS"
Info (12128): Elaborating entity "reg2003" for hierarchy "IO_register_file:IOreg|reg2003:OAMADDR"
Info (12128): Elaborating entity "cpu_ram" for hierarchy "cpu_ram:CPURAM"
Warning (10850): Verilog HDL warning at cpu_ram.sv(12): number of words (0) in memory file does not match the number of elements in the address range [0:2047]
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:Ricoh_2A03"
Warning (10230): Verilog HDL assignment warning at CPU.sv(299): truncated value with size 8 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at CPU.sv(301): truncated value with size 8 to match size of target (1)
Warning (10270): Verilog HDL Case Statement warning at CPU.sv(1815): incomplete case statement has no default case item
Info (12128): Elaborating entity "pc_reg" for hierarchy "CPU:Ricoh_2A03|pc_reg:PC"
Info (12128): Elaborating entity "sp_reg" for hierarchy "CPU:Ricoh_2A03|sp_reg:StackPointer"
Info (12128): Elaborating entity "p_reg" for hierarchy "CPU:Ricoh_2A03|p_reg:P"
Info (12128): Elaborating entity "ADDR_REG" for hierarchy "CPU:Ricoh_2A03|ADDR_REG:reg_addr"
Info (12128): Elaborating entity "controller_reg" for hierarchy "CPU:Ricoh_2A03|controller_reg:ControllerReg"
Info (12128): Elaborating entity "reg4016" for hierarchy "CPU:Ricoh_2A03|reg4016:Reg4016"
Info (12128): Elaborating entity "flip_flop" for hierarchy "CPU:Ricoh_2A03|flip_flop:Strobe"
Info (12128): Elaborating entity "PCoffset8" for hierarchy "CPU:Ricoh_2A03|PCoffset8:pc_offset"
Info (12128): Elaborating entity "mux2" for hierarchy "CPU:Ricoh_2A03|PCoffset8:pc_offset|mux2:m0"
Info (12128): Elaborating entity "edge_detector" for hierarchy "CPU:Ricoh_2A03|edge_detector:NMI_detector"
Info (12128): Elaborating entity "nmi_flipflop" for hierarchy "CPU:Ricoh_2A03|edge_detector:NMI_detector|nmi_flipflop:FF1"
Info (12128): Elaborating entity "reg1" for hierarchy "CPU:Ricoh_2A03|reg1:NMI_reg"
Info (12128): Elaborating entity "mux7_8" for hierarchy "CPU:Ricoh_2A03|mux7_8:databus_mux"
Info (12128): Elaborating entity "mux3_8" for hierarchy "CPU:Ricoh_2A03|mux3_8:MUX_X"
Info (12128): Elaborating entity "mux4_16" for hierarchy "CPU:Ricoh_2A03|mux4_16:MUX_PC"
Info (12128): Elaborating entity "mux11_16" for hierarchy "CPU:Ricoh_2A03|mux11_16:MUX_ADDR"
Info (12128): Elaborating entity "mux5_16" for hierarchy "CPU:Ricoh_2A03|mux5_16:MUX_IND"
Info (12128): Elaborating entity "Computation_Unit" for hierarchy "CPU:Ricoh_2A03|Computation_Unit:ALU"
Info (12128): Elaborating entity "mux4_1" for hierarchy "CPU:Ricoh_2A03|Computation_Unit:ALU|mux4_1:v_mux"
Info (12128): Elaborating entity "mux6" for hierarchy "CPU:Ricoh_2A03|Computation_Unit:ALU|mux6:carry_mux"
Info (12128): Elaborating entity "compute_mux" for hierarchy "CPU:Ricoh_2A03|Computation_Unit:ALU|compute_mux:function_gen"
Info (12128): Elaborating entity "addr_decoder" for hierarchy "CPU:Ricoh_2A03|addr_decoder:ADDRESS_DECODE"
Info (12128): Elaborating entity "mux2_16" for hierarchy "CPU:Ricoh_2A03|mux2_16:MUXUB"
Info (12128): Elaborating entity "PPU" for hierarchy "PPU:Ricoh_2C02"
Info (12128): Elaborating entity "OAM" for hierarchy "PPU:Ricoh_2C02|OAM:PrimaryOAM"
Info (12128): Elaborating entity "SecondaryOAM" for hierarchy "PPU:Ricoh_2C02|SecondaryOAM:OAMBuffer"
Info (12128): Elaborating entity "PPURender" for hierarchy "PPU:Ricoh_2C02|PPURender:RenderingUnit"
Info (12128): Elaborating entity "tile_prioritizer" for hierarchy "PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer"
Info (12128): Elaborating entity "shift_reg8" for hierarchy "PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg0UB"
Info (12128): Elaborating entity "mux8_5" for hierarchy "PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|mux8_5:PixelMux"
Info (12128): Elaborating entity "prioritymux" for hierarchy "PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|prioritymux:PriorityMux"
Info (12128): Elaborating entity "x_counter_file" for hierarchy "PPU:Ricoh_2C02|PPURender:RenderingUnit|x_counter_file:CounterFile"
Info (12128): Elaborating entity "decrementor8" for hierarchy "PPU:Ricoh_2C02|PPURender:RenderingUnit|x_counter_file:CounterFile|decrementor8:Counter0"
Info (12128): Elaborating entity "attribute_reg_file" for hierarchy "PPU:Ricoh_2C02|PPURender:RenderingUnit|attribute_reg_file:SpriteAttributes"
Info (12128): Elaborating entity "mux2_5" for hierarchy "PPU:Ricoh_2C02|PPURender:RenderingUnit|mux2_5:PriorityMux"
Info (12128): Elaborating entity "shiftin_reg8" for hierarchy "PPU:Ricoh_2C02|PPURender:RenderingUnit|shiftin_reg8:PatternDataA0"
Info (12128): Elaborating entity "PaletteSelect" for hierarchy "PPU:Ricoh_2C02|PPURender:RenderingUnit|PaletteSelect:PaletteSelector"
Info (12128): Elaborating entity "reg2" for hierarchy "PPU:Ricoh_2C02|PPURender:RenderingUnit|reg2:PaletteLatch"
Info (12128): Elaborating entity "counter4" for hierarchy "PPU:Ricoh_2C02|PPURender:RenderingUnit|counter4:SpriteCounter"
Info (12128): Elaborating entity "counter3" for hierarchy "PPU:Ricoh_2C02|PPURender:RenderingUnit|counter3:SpriteIncrementor"
Info (12128): Elaborating entity "SOAMPTR" for hierarchy "PPU:Ricoh_2C02|PPURender:RenderingUnit|SOAMPTR:SOAMpointer"
Info (12128): Elaborating entity "chr_rom" for hierarchy "PPU:Ricoh_2C02|chr_rom:CHRROM"
Info (12128): Elaborating entity "PPU_addr_decoder" for hierarchy "PPU:Ricoh_2C02|PPU_addr_decoder:PPUAddrDecoder"
Info (12128): Elaborating entity "PaletteRAM" for hierarchy "PPU:Ricoh_2C02|PaletteRAM:Palette_RAM"
Info (12128): Elaborating entity "fine_x" for hierarchy "PPU:Ricoh_2C02|fine_x:FineXReg"
Info (12128): Elaborating entity "t_reg" for hierarchy "PPU:Ricoh_2C02|t_reg:Treg"
Info (12128): Elaborating entity "v_reg" for hierarchy "PPU:Ricoh_2C02|v_reg:Vreg"
Info (12128): Elaborating entity "VINCMux" for hierarchy "PPU:Ricoh_2C02|VINCMux:VregMux"
Info (12128): Elaborating entity "VRAM" for hierarchy "PPU:Ricoh_2C02|VRAM:PPUVRAM"
Warning (10850): Verilog HDL warning at VRAM.sv(14): number of words (8192) in memory file does not match the number of elements in the address range [0:2047]
Info (12128): Elaborating entity "mux3_13" for hierarchy "PPU:Ricoh_2C02|mux3_13:CHRROMMUX"
Info (12128): Elaborating entity "dotreg9" for hierarchy "PPU:Ricoh_2C02|dotreg9:DotCounter"
Info (12128): Elaborating entity "scanline_reg" for hierarchy "PPU:Ricoh_2C02|scanline_reg:ScanlineCounter"
Info (12128): Elaborating entity "clockdiv" for hierarchy "clockdiv:ClockDivider"
Info (12128): Elaborating entity "ppuclk" for hierarchy "clockdiv:ClockDivider|ppuclk:PPUClock"
Info (12128): Elaborating entity "cpuclk" for hierarchy "clockdiv:ClockDivider|cpuclk:CPUClock"
Info (12128): Elaborating entity "SystemPalette" for hierarchy "SystemPalette:Systempalette"
Info (19000): Inferred 7 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "SystemPalette:Systempalette|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/nes.ram0_SystemPalette_2a8cc462.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "prg_rom:PRGROM|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/nes.ram0_prg_rom_197ab57.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu_ram:CPURAM|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/nes.ram0_cpu_ram_5864ccb7.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "PPU:Ricoh_2C02|VRAM:PPUVRAM|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/nes.ram0_VRAM_2ed22c.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "PPU:Ricoh_2C02|SecondaryOAM:OAMBuffer|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "PPU:Ricoh_2C02|chr_rom:CHRROM|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/nes.ram0_chr_rom_f3ef6d8b.hdl.mif
Info (12130): Elaborated megafunction instantiation "SystemPalette:Systempalette|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "SystemPalette:Systempalette|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/nes.ram0_SystemPalette_2a8cc462.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6671.tdf
    Info (12023): Found entity 1: altsyncram_6671
Info (12130): Elaborated megafunction instantiation "prg_rom:PRGROM|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "prg_rom:PRGROM|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "32768"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/nes.ram0_prg_rom_197ab57.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dj61.tdf
    Info (12023): Found entity 1: altsyncram_dj61
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf
    Info (12023): Found entity 1: decode_f8a
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf
    Info (12023): Found entity 1: mux_6nb
Info (12130): Elaborated megafunction instantiation "cpu_ram:CPURAM|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "cpu_ram:CPURAM|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/nes.ram0_cpu_ram_5864ccb7.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1mc1.tdf
    Info (12023): Found entity 1: altsyncram_1mc1
Info (12130): Elaborated megafunction instantiation "PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ja81.tdf
    Info (12023): Found entity 1: altsyncram_ja81
Info (12130): Elaborated megafunction instantiation "PPU:Ricoh_2C02|VRAM:PPUVRAM|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "PPU:Ricoh_2C02|VRAM:PPUVRAM|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/nes.ram0_VRAM_2ed22c.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s8c1.tdf
    Info (12023): Found entity 1: altsyncram_s8c1
Info (12130): Elaborated megafunction instantiation "PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/nes.ram0_chr_rom_f3ef6d8b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hn61.tdf
    Info (12023): Found entity 1: altsyncram_hn61
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Daniel/Documents/finalproject/nes/output_files/nes.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
Info (21057): Implemented 3617 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 3487 logic cells
    Info (21064): Implemented 96 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 688 megabytes
    Info: Processing ended: Mon Dec 05 03:40:41 2016
    Info: Elapsed time: 00:04:26
    Info: Total CPU time (on all processors): 00:04:47


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Daniel/Documents/finalproject/nes/output_files/nes.map.smsg.


