INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic and Telecomunication/RTL_design/CMOS ALU/CMOS_NOT2/CMOS_NOT2.srcs/sources_1/new/NOT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic and Telecomunication/RTL_design/CMOS ALU/CMOS_XOR2/CMOS_XOR2.srcs/sources_1/new/XOR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic and Telecomunication/RTL_design/CMOS ALU/CMOS_Half_Adder/CMOS_Half_Adder.srcs/sources_1/new/Half_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Half_Adder
