
Space_Invaders.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001d620  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000050d0  0801d7f0  0801d7f0  0002d7f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080228c0  080228c0  000400dc  2**0
                  CONTENTS
  4 .ARM          00000008  080228c0  080228c0  000328c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080228c8  080228c8  000400dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080228c8  080228c8  000328c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080228cc  080228cc  000328cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000dc  20000000  080228d0  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000f760  200000dc  080229ac  000400dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000f83c  080229ac  0004f83c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000400dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00055b5c  00000000  00000000  0004010c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00009e35  00000000  00000000  00095c68  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00003580  00000000  00000000  0009faa0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00003288  00000000  00000000  000a3020  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0003df8f  00000000  00000000  000a62a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0003e26f  00000000  00000000  000e4237  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00133298  00000000  00000000  001224a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0025573e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000e6d0  00000000  00000000  002557bc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000dc 	.word	0x200000dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0801d7d8 	.word	0x0801d7d8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000e0 	.word	0x200000e0
 800020c:	0801d7d8 	.word	0x0801d7d8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b972 	b.w	80005ac <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9e08      	ldr	r6, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	4688      	mov	r8, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14b      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4615      	mov	r5, r2
 80002f2:	d967      	bls.n	80003c4 <__udivmoddi4+0xe4>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0720 	rsb	r7, r2, #32
 80002fe:	fa01 f302 	lsl.w	r3, r1, r2
 8000302:	fa20 f707 	lsr.w	r7, r0, r7
 8000306:	4095      	lsls	r5, r2
 8000308:	ea47 0803 	orr.w	r8, r7, r3
 800030c:	4094      	lsls	r4, r2
 800030e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fbb8 f7fe 	udiv	r7, r8, lr
 8000318:	fa1f fc85 	uxth.w	ip, r5
 800031c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000320:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000324:	fb07 f10c 	mul.w	r1, r7, ip
 8000328:	4299      	cmp	r1, r3
 800032a:	d909      	bls.n	8000340 <__udivmoddi4+0x60>
 800032c:	18eb      	adds	r3, r5, r3
 800032e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000332:	f080 811b 	bcs.w	800056c <__udivmoddi4+0x28c>
 8000336:	4299      	cmp	r1, r3
 8000338:	f240 8118 	bls.w	800056c <__udivmoddi4+0x28c>
 800033c:	3f02      	subs	r7, #2
 800033e:	442b      	add	r3, r5
 8000340:	1a5b      	subs	r3, r3, r1
 8000342:	b2a4      	uxth	r4, r4
 8000344:	fbb3 f0fe 	udiv	r0, r3, lr
 8000348:	fb0e 3310 	mls	r3, lr, r0, r3
 800034c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000350:	fb00 fc0c 	mul.w	ip, r0, ip
 8000354:	45a4      	cmp	ip, r4
 8000356:	d909      	bls.n	800036c <__udivmoddi4+0x8c>
 8000358:	192c      	adds	r4, r5, r4
 800035a:	f100 33ff 	add.w	r3, r0, #4294967295
 800035e:	f080 8107 	bcs.w	8000570 <__udivmoddi4+0x290>
 8000362:	45a4      	cmp	ip, r4
 8000364:	f240 8104 	bls.w	8000570 <__udivmoddi4+0x290>
 8000368:	3802      	subs	r0, #2
 800036a:	442c      	add	r4, r5
 800036c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000370:	eba4 040c 	sub.w	r4, r4, ip
 8000374:	2700      	movs	r7, #0
 8000376:	b11e      	cbz	r6, 8000380 <__udivmoddi4+0xa0>
 8000378:	40d4      	lsrs	r4, r2
 800037a:	2300      	movs	r3, #0
 800037c:	e9c6 4300 	strd	r4, r3, [r6]
 8000380:	4639      	mov	r1, r7
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0xbe>
 800038a:	2e00      	cmp	r6, #0
 800038c:	f000 80eb 	beq.w	8000566 <__udivmoddi4+0x286>
 8000390:	2700      	movs	r7, #0
 8000392:	e9c6 0100 	strd	r0, r1, [r6]
 8000396:	4638      	mov	r0, r7
 8000398:	4639      	mov	r1, r7
 800039a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039e:	fab3 f783 	clz	r7, r3
 80003a2:	2f00      	cmp	r7, #0
 80003a4:	d147      	bne.n	8000436 <__udivmoddi4+0x156>
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d302      	bcc.n	80003b0 <__udivmoddi4+0xd0>
 80003aa:	4282      	cmp	r2, r0
 80003ac:	f200 80fa 	bhi.w	80005a4 <__udivmoddi4+0x2c4>
 80003b0:	1a84      	subs	r4, r0, r2
 80003b2:	eb61 0303 	sbc.w	r3, r1, r3
 80003b6:	2001      	movs	r0, #1
 80003b8:	4698      	mov	r8, r3
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	d0e0      	beq.n	8000380 <__udivmoddi4+0xa0>
 80003be:	e9c6 4800 	strd	r4, r8, [r6]
 80003c2:	e7dd      	b.n	8000380 <__udivmoddi4+0xa0>
 80003c4:	b902      	cbnz	r2, 80003c8 <__udivmoddi4+0xe8>
 80003c6:	deff      	udf	#255	; 0xff
 80003c8:	fab2 f282 	clz	r2, r2
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f040 808f 	bne.w	80004f0 <__udivmoddi4+0x210>
 80003d2:	1b49      	subs	r1, r1, r5
 80003d4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003d8:	fa1f f885 	uxth.w	r8, r5
 80003dc:	2701      	movs	r7, #1
 80003de:	fbb1 fcfe 	udiv	ip, r1, lr
 80003e2:	0c23      	lsrs	r3, r4, #16
 80003e4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003e8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ec:	fb08 f10c 	mul.w	r1, r8, ip
 80003f0:	4299      	cmp	r1, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x124>
 80003f4:	18eb      	adds	r3, r5, r3
 80003f6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x122>
 80003fc:	4299      	cmp	r1, r3
 80003fe:	f200 80cd 	bhi.w	800059c <__udivmoddi4+0x2bc>
 8000402:	4684      	mov	ip, r0
 8000404:	1a59      	subs	r1, r3, r1
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb1 f0fe 	udiv	r0, r1, lr
 800040c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000410:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000414:	fb08 f800 	mul.w	r8, r8, r0
 8000418:	45a0      	cmp	r8, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x14c>
 800041c:	192c      	adds	r4, r5, r4
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x14a>
 8000424:	45a0      	cmp	r8, r4
 8000426:	f200 80b6 	bhi.w	8000596 <__udivmoddi4+0x2b6>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 0408 	sub.w	r4, r4, r8
 8000430:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000434:	e79f      	b.n	8000376 <__udivmoddi4+0x96>
 8000436:	f1c7 0c20 	rsb	ip, r7, #32
 800043a:	40bb      	lsls	r3, r7
 800043c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000440:	ea4e 0e03 	orr.w	lr, lr, r3
 8000444:	fa01 f407 	lsl.w	r4, r1, r7
 8000448:	fa20 f50c 	lsr.w	r5, r0, ip
 800044c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000450:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000454:	4325      	orrs	r5, r4
 8000456:	fbb3 f9f8 	udiv	r9, r3, r8
 800045a:	0c2c      	lsrs	r4, r5, #16
 800045c:	fb08 3319 	mls	r3, r8, r9, r3
 8000460:	fa1f fa8e 	uxth.w	sl, lr
 8000464:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000468:	fb09 f40a 	mul.w	r4, r9, sl
 800046c:	429c      	cmp	r4, r3
 800046e:	fa02 f207 	lsl.w	r2, r2, r7
 8000472:	fa00 f107 	lsl.w	r1, r0, r7
 8000476:	d90b      	bls.n	8000490 <__udivmoddi4+0x1b0>
 8000478:	eb1e 0303 	adds.w	r3, lr, r3
 800047c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000480:	f080 8087 	bcs.w	8000592 <__udivmoddi4+0x2b2>
 8000484:	429c      	cmp	r4, r3
 8000486:	f240 8084 	bls.w	8000592 <__udivmoddi4+0x2b2>
 800048a:	f1a9 0902 	sub.w	r9, r9, #2
 800048e:	4473      	add	r3, lr
 8000490:	1b1b      	subs	r3, r3, r4
 8000492:	b2ad      	uxth	r5, r5
 8000494:	fbb3 f0f8 	udiv	r0, r3, r8
 8000498:	fb08 3310 	mls	r3, r8, r0, r3
 800049c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004a0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004a4:	45a2      	cmp	sl, r4
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x1da>
 80004a8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80004b0:	d26b      	bcs.n	800058a <__udivmoddi4+0x2aa>
 80004b2:	45a2      	cmp	sl, r4
 80004b4:	d969      	bls.n	800058a <__udivmoddi4+0x2aa>
 80004b6:	3802      	subs	r0, #2
 80004b8:	4474      	add	r4, lr
 80004ba:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004be:	fba0 8902 	umull	r8, r9, r0, r2
 80004c2:	eba4 040a 	sub.w	r4, r4, sl
 80004c6:	454c      	cmp	r4, r9
 80004c8:	46c2      	mov	sl, r8
 80004ca:	464b      	mov	r3, r9
 80004cc:	d354      	bcc.n	8000578 <__udivmoddi4+0x298>
 80004ce:	d051      	beq.n	8000574 <__udivmoddi4+0x294>
 80004d0:	2e00      	cmp	r6, #0
 80004d2:	d069      	beq.n	80005a8 <__udivmoddi4+0x2c8>
 80004d4:	ebb1 050a 	subs.w	r5, r1, sl
 80004d8:	eb64 0403 	sbc.w	r4, r4, r3
 80004dc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004e0:	40fd      	lsrs	r5, r7
 80004e2:	40fc      	lsrs	r4, r7
 80004e4:	ea4c 0505 	orr.w	r5, ip, r5
 80004e8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ec:	2700      	movs	r7, #0
 80004ee:	e747      	b.n	8000380 <__udivmoddi4+0xa0>
 80004f0:	f1c2 0320 	rsb	r3, r2, #32
 80004f4:	fa20 f703 	lsr.w	r7, r0, r3
 80004f8:	4095      	lsls	r5, r2
 80004fa:	fa01 f002 	lsl.w	r0, r1, r2
 80004fe:	fa21 f303 	lsr.w	r3, r1, r3
 8000502:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000506:	4338      	orrs	r0, r7
 8000508:	0c01      	lsrs	r1, r0, #16
 800050a:	fbb3 f7fe 	udiv	r7, r3, lr
 800050e:	fa1f f885 	uxth.w	r8, r5
 8000512:	fb0e 3317 	mls	r3, lr, r7, r3
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb07 f308 	mul.w	r3, r7, r8
 800051e:	428b      	cmp	r3, r1
 8000520:	fa04 f402 	lsl.w	r4, r4, r2
 8000524:	d907      	bls.n	8000536 <__udivmoddi4+0x256>
 8000526:	1869      	adds	r1, r5, r1
 8000528:	f107 3cff 	add.w	ip, r7, #4294967295
 800052c:	d22f      	bcs.n	800058e <__udivmoddi4+0x2ae>
 800052e:	428b      	cmp	r3, r1
 8000530:	d92d      	bls.n	800058e <__udivmoddi4+0x2ae>
 8000532:	3f02      	subs	r7, #2
 8000534:	4429      	add	r1, r5
 8000536:	1acb      	subs	r3, r1, r3
 8000538:	b281      	uxth	r1, r0
 800053a:	fbb3 f0fe 	udiv	r0, r3, lr
 800053e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000542:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000546:	fb00 f308 	mul.w	r3, r0, r8
 800054a:	428b      	cmp	r3, r1
 800054c:	d907      	bls.n	800055e <__udivmoddi4+0x27e>
 800054e:	1869      	adds	r1, r5, r1
 8000550:	f100 3cff 	add.w	ip, r0, #4294967295
 8000554:	d217      	bcs.n	8000586 <__udivmoddi4+0x2a6>
 8000556:	428b      	cmp	r3, r1
 8000558:	d915      	bls.n	8000586 <__udivmoddi4+0x2a6>
 800055a:	3802      	subs	r0, #2
 800055c:	4429      	add	r1, r5
 800055e:	1ac9      	subs	r1, r1, r3
 8000560:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000564:	e73b      	b.n	80003de <__udivmoddi4+0xfe>
 8000566:	4637      	mov	r7, r6
 8000568:	4630      	mov	r0, r6
 800056a:	e709      	b.n	8000380 <__udivmoddi4+0xa0>
 800056c:	4607      	mov	r7, r0
 800056e:	e6e7      	b.n	8000340 <__udivmoddi4+0x60>
 8000570:	4618      	mov	r0, r3
 8000572:	e6fb      	b.n	800036c <__udivmoddi4+0x8c>
 8000574:	4541      	cmp	r1, r8
 8000576:	d2ab      	bcs.n	80004d0 <__udivmoddi4+0x1f0>
 8000578:	ebb8 0a02 	subs.w	sl, r8, r2
 800057c:	eb69 020e 	sbc.w	r2, r9, lr
 8000580:	3801      	subs	r0, #1
 8000582:	4613      	mov	r3, r2
 8000584:	e7a4      	b.n	80004d0 <__udivmoddi4+0x1f0>
 8000586:	4660      	mov	r0, ip
 8000588:	e7e9      	b.n	800055e <__udivmoddi4+0x27e>
 800058a:	4618      	mov	r0, r3
 800058c:	e795      	b.n	80004ba <__udivmoddi4+0x1da>
 800058e:	4667      	mov	r7, ip
 8000590:	e7d1      	b.n	8000536 <__udivmoddi4+0x256>
 8000592:	4681      	mov	r9, r0
 8000594:	e77c      	b.n	8000490 <__udivmoddi4+0x1b0>
 8000596:	3802      	subs	r0, #2
 8000598:	442c      	add	r4, r5
 800059a:	e747      	b.n	800042c <__udivmoddi4+0x14c>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	442b      	add	r3, r5
 80005a2:	e72f      	b.n	8000404 <__udivmoddi4+0x124>
 80005a4:	4638      	mov	r0, r7
 80005a6:	e708      	b.n	80003ba <__udivmoddi4+0xda>
 80005a8:	4637      	mov	r7, r6
 80005aa:	e6e9      	b.n	8000380 <__udivmoddi4+0xa0>

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 80005b4:	bf00      	nop
 80005b6:	46bd      	mov	sp, r7
 80005b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005bc:	4770      	bx	lr

080005be <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 80005be:	b480      	push	{r7}
 80005c0:	b083      	sub	sp, #12
 80005c2:	af00      	add	r7, sp, #0
 80005c4:	6078      	str	r0, [r7, #4]
 80005c6:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 80005c8:	bf00      	nop
 80005ca:	370c      	adds	r7, #12
 80005cc:	46bd      	mov	sp, r7
 80005ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d2:	4770      	bx	lr

080005d4 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 80005d8:	bf00      	nop
 80005da:	46bd      	mov	sp, r7
 80005dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e0:	4770      	bx	lr
	...

080005e4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005e4:	b480      	push	{r7}
 80005e6:	b085      	sub	sp, #20
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	60f8      	str	r0, [r7, #12]
 80005ec:	60b9      	str	r1, [r7, #8]
 80005ee:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005f0:	68fb      	ldr	r3, [r7, #12]
 80005f2:	4a07      	ldr	r2, [pc, #28]	; (8000610 <vApplicationGetIdleTaskMemory+0x2c>)
 80005f4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005f6:	68bb      	ldr	r3, [r7, #8]
 80005f8:	4a06      	ldr	r2, [pc, #24]	; (8000614 <vApplicationGetIdleTaskMemory+0x30>)
 80005fa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	2280      	movs	r2, #128	; 0x80
 8000600:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000602:	bf00      	nop
 8000604:	3714      	adds	r7, #20
 8000606:	46bd      	mov	sp, r7
 8000608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060c:	4770      	bx	lr
 800060e:	bf00      	nop
 8000610:	200000f8 	.word	0x200000f8
 8000614:	20000150 	.word	0x20000150

08000618 <ft5336_Init>:
  *         from MCU to FT5336 : ie I2C channel initialization (if required).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Init(uint16_t DeviceAddr)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0
 800061e:	4603      	mov	r3, r0
 8000620:	80fb      	strh	r3, [r7, #6]
  /* Wait at least 200ms after power up before accessing registers
   * Trsi timing (Time of starting to report point after resetting) from FT5336GQQ datasheet */
  TS_IO_Delay(200);
 8000622:	20c8      	movs	r0, #200	; 0xc8
 8000624:	f002 f9aa 	bl	800297c <TS_IO_Delay>

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 8000628:	f000 fa7a 	bl	8000b20 <ft5336_I2C_InitializeIfRequired>
}
 800062c:	bf00      	nop
 800062e:	3708      	adds	r7, #8
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}

08000634 <ft5336_Reset>:
  *         @note : Not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Reset(uint16_t DeviceAddr)
{
 8000634:	b480      	push	{r7}
 8000636:	b083      	sub	sp, #12
 8000638:	af00      	add	r7, sp, #0
 800063a:	4603      	mov	r3, r0
 800063c:	80fb      	strh	r3, [r7, #6]
  /* Do nothing */
  /* No software reset sequence available in FT5336 IC */
}
 800063e:	bf00      	nop
 8000640:	370c      	adds	r7, #12
 8000642:	46bd      	mov	sp, r7
 8000644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000648:	4770      	bx	lr

0800064a <ft5336_ReadID>:
  *         able to read the FT5336 device ID, and verify this is a FT5336.
  * @param  DeviceAddr: I2C FT5336 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t ft5336_ReadID(uint16_t DeviceAddr)
{
 800064a:	b580      	push	{r7, lr}
 800064c:	b084      	sub	sp, #16
 800064e:	af00      	add	r7, sp, #0
 8000650:	4603      	mov	r3, r0
 8000652:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadId = 0;
 8000654:	2300      	movs	r3, #0
 8000656:	737b      	strb	r3, [r7, #13]
  uint8_t nbReadAttempts = 0;
 8000658:	2300      	movs	r3, #0
 800065a:	73fb      	strb	r3, [r7, #15]
  uint8_t bFoundDevice = 0; /* Device not found by default */
 800065c:	2300      	movs	r3, #0
 800065e:	73bb      	strb	r3, [r7, #14]

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 8000660:	f000 fa5e 	bl	8000b20 <ft5336_I2C_InitializeIfRequired>

  /* At maximum 4 attempts to read ID : exit at first finding of the searched device ID */
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 8000664:	2300      	movs	r3, #0
 8000666:	73fb      	strb	r3, [r7, #15]
 8000668:	e010      	b.n	800068c <ft5336_ReadID+0x42>
  {
    /* Read register FT5336_CHIP_ID_REG as DeviceID detection */
    ucReadId = TS_IO_Read(DeviceAddr, FT5336_CHIP_ID_REG);
 800066a:	88fb      	ldrh	r3, [r7, #6]
 800066c:	b2db      	uxtb	r3, r3
 800066e:	21a8      	movs	r1, #168	; 0xa8
 8000670:	4618      	mov	r0, r3
 8000672:	f002 f965 	bl	8002940 <TS_IO_Read>
 8000676:	4603      	mov	r3, r0
 8000678:	737b      	strb	r3, [r7, #13]

    /* Found the searched device ID ? */
    if(ucReadId == FT5336_ID_VALUE)
 800067a:	7b7b      	ldrb	r3, [r7, #13]
 800067c:	b2db      	uxtb	r3, r3
 800067e:	2b51      	cmp	r3, #81	; 0x51
 8000680:	d101      	bne.n	8000686 <ft5336_ReadID+0x3c>
    {
      /* Set device as found */
      bFoundDevice = 1;
 8000682:	2301      	movs	r3, #1
 8000684:	73bb      	strb	r3, [r7, #14]
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 8000686:	7bfb      	ldrb	r3, [r7, #15]
 8000688:	3301      	adds	r3, #1
 800068a:	73fb      	strb	r3, [r7, #15]
 800068c:	7bfb      	ldrb	r3, [r7, #15]
 800068e:	2b02      	cmp	r3, #2
 8000690:	d802      	bhi.n	8000698 <ft5336_ReadID+0x4e>
 8000692:	7bbb      	ldrb	r3, [r7, #14]
 8000694:	2b00      	cmp	r3, #0
 8000696:	d0e8      	beq.n	800066a <ft5336_ReadID+0x20>
    }
  }

  /* Return the device ID value */
  return (ucReadId);
 8000698:	7b7b      	ldrb	r3, [r7, #13]
 800069a:	b2db      	uxtb	r3, r3
 800069c:	b29b      	uxth	r3, r3
}
 800069e:	4618      	mov	r0, r3
 80006a0:	3710      	adds	r7, #16
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}

080006a6 <ft5336_TS_Start>:
  * @brief  Configures the touch Screen IC device to start detecting touches
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address).
  * @retval None.
  */
void ft5336_TS_Start(uint16_t DeviceAddr)
{
 80006a6:	b580      	push	{r7, lr}
 80006a8:	b082      	sub	sp, #8
 80006aa:	af00      	add	r7, sp, #0
 80006ac:	4603      	mov	r3, r0
 80006ae:	80fb      	strh	r3, [r7, #6]
  /* Minimum static configuration of FT5336 */
  FT5336_ASSERT(ft5336_TS_Configure(DeviceAddr));
 80006b0:	88fb      	ldrh	r3, [r7, #6]
 80006b2:	4618      	mov	r0, r3
 80006b4:	f000 fa44 	bl	8000b40 <ft5336_TS_Configure>

  /* By default set FT5336 IC in Polling mode : no INT generation on FT5336 for new touch available */
  /* Note TS_INT is active low                                                                      */
  ft5336_TS_DisableIT(DeviceAddr);
 80006b8:	88fb      	ldrh	r3, [r7, #6]
 80006ba:	4618      	mov	r0, r3
 80006bc:	f000 f932 	bl	8000924 <ft5336_TS_DisableIT>
}
 80006c0:	bf00      	nop
 80006c2:	3708      	adds	r7, #8
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}

080006c8 <ft5336_TS_DetectTouch>:
  *         variables).
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval : Number of active touches detected (can be 0, 1 or 2).
  */
uint8_t ft5336_TS_DetectTouch(uint16_t DeviceAddr)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b084      	sub	sp, #16
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	4603      	mov	r3, r0
 80006d0:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t nbTouch = 0;
 80006d2:	2300      	movs	r3, #0
 80006d4:	73fb      	strb	r3, [r7, #15]

  /* Read register FT5336_TD_STAT_REG to check number of touches detection */
  nbTouch = TS_IO_Read(DeviceAddr, FT5336_TD_STAT_REG);
 80006d6:	88fb      	ldrh	r3, [r7, #6]
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	2102      	movs	r1, #2
 80006dc:	4618      	mov	r0, r3
 80006de:	f002 f92f 	bl	8002940 <TS_IO_Read>
 80006e2:	4603      	mov	r3, r0
 80006e4:	73fb      	strb	r3, [r7, #15]
  nbTouch &= FT5336_TD_STAT_MASK;
 80006e6:	7bfb      	ldrb	r3, [r7, #15]
 80006e8:	b2db      	uxtb	r3, r3
 80006ea:	f003 030f 	and.w	r3, r3, #15
 80006ee:	b2db      	uxtb	r3, r3
 80006f0:	73fb      	strb	r3, [r7, #15]

  if(nbTouch > FT5336_MAX_DETECTABLE_TOUCH)
 80006f2:	7bfb      	ldrb	r3, [r7, #15]
 80006f4:	b2db      	uxtb	r3, r3
 80006f6:	2b05      	cmp	r3, #5
 80006f8:	d901      	bls.n	80006fe <ft5336_TS_DetectTouch+0x36>
  {
    /* If invalid number of touch detected, set it to zero */
    nbTouch = 0;
 80006fa:	2300      	movs	r3, #0
 80006fc:	73fb      	strb	r3, [r7, #15]
  }

  /* Update ft5336 driver internal global : current number of active touches */
  ft5336_handle.currActiveTouchNb = nbTouch;
 80006fe:	7bfb      	ldrb	r3, [r7, #15]
 8000700:	b2da      	uxtb	r2, r3
 8000702:	4b05      	ldr	r3, [pc, #20]	; (8000718 <ft5336_TS_DetectTouch+0x50>)
 8000704:	705a      	strb	r2, [r3, #1]

  /* Reset current active touch index on which to work on */
  ft5336_handle.currActiveTouchIdx = 0;
 8000706:	4b04      	ldr	r3, [pc, #16]	; (8000718 <ft5336_TS_DetectTouch+0x50>)
 8000708:	2200      	movs	r2, #0
 800070a:	709a      	strb	r2, [r3, #2]

  return(nbTouch);
 800070c:	7bfb      	ldrb	r3, [r7, #15]
 800070e:	b2db      	uxtb	r3, r3
}
 8000710:	4618      	mov	r0, r3
 8000712:	3710      	adds	r7, #16
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	20000350 	.word	0x20000350

0800071c <ft5336_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void ft5336_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b086      	sub	sp, #24
 8000720:	af00      	add	r7, sp, #0
 8000722:	4603      	mov	r3, r0
 8000724:	60b9      	str	r1, [r7, #8]
 8000726:	607a      	str	r2, [r7, #4]
 8000728:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 800072a:	2300      	movs	r3, #0
 800072c:	74fb      	strb	r3, [r7, #19]
  static uint16_t coord;
  uint8_t regAddressXLow = 0;
 800072e:	2300      	movs	r3, #0
 8000730:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressXHigh = 0;
 8000732:	2300      	movs	r3, #0
 8000734:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressYLow = 0;
 8000736:	2300      	movs	r3, #0
 8000738:	757b      	strb	r3, [r7, #21]
  uint8_t regAddressYHigh = 0;
 800073a:	2300      	movs	r3, #0
 800073c:	753b      	strb	r3, [r7, #20]

  if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb)
 800073e:	4b6d      	ldr	r3, [pc, #436]	; (80008f4 <ft5336_TS_GetXY+0x1d8>)
 8000740:	789a      	ldrb	r2, [r3, #2]
 8000742:	4b6c      	ldr	r3, [pc, #432]	; (80008f4 <ft5336_TS_GetXY+0x1d8>)
 8000744:	785b      	ldrb	r3, [r3, #1]
 8000746:	429a      	cmp	r2, r3
 8000748:	f080 80cf 	bcs.w	80008ea <ft5336_TS_GetXY+0x1ce>
  {
    switch(ft5336_handle.currActiveTouchIdx)
 800074c:	4b69      	ldr	r3, [pc, #420]	; (80008f4 <ft5336_TS_GetXY+0x1d8>)
 800074e:	789b      	ldrb	r3, [r3, #2]
 8000750:	2b09      	cmp	r3, #9
 8000752:	d871      	bhi.n	8000838 <ft5336_TS_GetXY+0x11c>
 8000754:	a201      	add	r2, pc, #4	; (adr r2, 800075c <ft5336_TS_GetXY+0x40>)
 8000756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800075a:	bf00      	nop
 800075c:	08000785 	.word	0x08000785
 8000760:	08000797 	.word	0x08000797
 8000764:	080007a9 	.word	0x080007a9
 8000768:	080007bb 	.word	0x080007bb
 800076c:	080007cd 	.word	0x080007cd
 8000770:	080007df 	.word	0x080007df
 8000774:	080007f1 	.word	0x080007f1
 8000778:	08000803 	.word	0x08000803
 800077c:	08000815 	.word	0x08000815
 8000780:	08000827 	.word	0x08000827
    {
    case 0 :
      regAddressXLow  = FT5336_P1_XL_REG;
 8000784:	2304      	movs	r3, #4
 8000786:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P1_XH_REG;
 8000788:	2303      	movs	r3, #3
 800078a:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P1_YL_REG;
 800078c:	2306      	movs	r3, #6
 800078e:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P1_YH_REG;
 8000790:	2305      	movs	r3, #5
 8000792:	753b      	strb	r3, [r7, #20]
      break;
 8000794:	e051      	b.n	800083a <ft5336_TS_GetXY+0x11e>

    case 1 :
      regAddressXLow  = FT5336_P2_XL_REG;
 8000796:	230a      	movs	r3, #10
 8000798:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P2_XH_REG;
 800079a:	2309      	movs	r3, #9
 800079c:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P2_YL_REG;
 800079e:	230c      	movs	r3, #12
 80007a0:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P2_YH_REG;
 80007a2:	230b      	movs	r3, #11
 80007a4:	753b      	strb	r3, [r7, #20]
      break;
 80007a6:	e048      	b.n	800083a <ft5336_TS_GetXY+0x11e>

    case 2 :
      regAddressXLow  = FT5336_P3_XL_REG;
 80007a8:	2310      	movs	r3, #16
 80007aa:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P3_XH_REG;
 80007ac:	230f      	movs	r3, #15
 80007ae:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P3_YL_REG;
 80007b0:	2312      	movs	r3, #18
 80007b2:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P3_YH_REG;
 80007b4:	2311      	movs	r3, #17
 80007b6:	753b      	strb	r3, [r7, #20]
      break;
 80007b8:	e03f      	b.n	800083a <ft5336_TS_GetXY+0x11e>

    case 3 :
      regAddressXLow  = FT5336_P4_XL_REG;
 80007ba:	2316      	movs	r3, #22
 80007bc:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P4_XH_REG;
 80007be:	2315      	movs	r3, #21
 80007c0:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P4_YL_REG;
 80007c2:	2318      	movs	r3, #24
 80007c4:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P4_YH_REG;
 80007c6:	2317      	movs	r3, #23
 80007c8:	753b      	strb	r3, [r7, #20]
      break;
 80007ca:	e036      	b.n	800083a <ft5336_TS_GetXY+0x11e>

    case 4 :
      regAddressXLow  = FT5336_P5_XL_REG;
 80007cc:	231c      	movs	r3, #28
 80007ce:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P5_XH_REG;
 80007d0:	231b      	movs	r3, #27
 80007d2:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P5_YL_REG;
 80007d4:	231e      	movs	r3, #30
 80007d6:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P5_YH_REG;
 80007d8:	231d      	movs	r3, #29
 80007da:	753b      	strb	r3, [r7, #20]
      break;
 80007dc:	e02d      	b.n	800083a <ft5336_TS_GetXY+0x11e>

    case 5 :
      regAddressXLow  = FT5336_P6_XL_REG;
 80007de:	2322      	movs	r3, #34	; 0x22
 80007e0:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P6_XH_REG;
 80007e2:	2321      	movs	r3, #33	; 0x21
 80007e4:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P6_YL_REG;
 80007e6:	2324      	movs	r3, #36	; 0x24
 80007e8:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P6_YH_REG;
 80007ea:	2323      	movs	r3, #35	; 0x23
 80007ec:	753b      	strb	r3, [r7, #20]
      break;
 80007ee:	e024      	b.n	800083a <ft5336_TS_GetXY+0x11e>

    case 6 :
      regAddressXLow  = FT5336_P7_XL_REG;
 80007f0:	2328      	movs	r3, #40	; 0x28
 80007f2:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P7_XH_REG;
 80007f4:	2327      	movs	r3, #39	; 0x27
 80007f6:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P7_YL_REG;
 80007f8:	232a      	movs	r3, #42	; 0x2a
 80007fa:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P7_YH_REG;
 80007fc:	2329      	movs	r3, #41	; 0x29
 80007fe:	753b      	strb	r3, [r7, #20]
      break;
 8000800:	e01b      	b.n	800083a <ft5336_TS_GetXY+0x11e>

    case 7 :
      regAddressXLow  = FT5336_P8_XL_REG;
 8000802:	232e      	movs	r3, #46	; 0x2e
 8000804:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P8_XH_REG;
 8000806:	232d      	movs	r3, #45	; 0x2d
 8000808:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P8_YL_REG;
 800080a:	2330      	movs	r3, #48	; 0x30
 800080c:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P8_YH_REG;
 800080e:	232f      	movs	r3, #47	; 0x2f
 8000810:	753b      	strb	r3, [r7, #20]
      break;
 8000812:	e012      	b.n	800083a <ft5336_TS_GetXY+0x11e>

    case 8 :
      regAddressXLow  = FT5336_P9_XL_REG;
 8000814:	2334      	movs	r3, #52	; 0x34
 8000816:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P9_XH_REG;
 8000818:	2333      	movs	r3, #51	; 0x33
 800081a:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P9_YL_REG;
 800081c:	2336      	movs	r3, #54	; 0x36
 800081e:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P9_YH_REG;
 8000820:	2335      	movs	r3, #53	; 0x35
 8000822:	753b      	strb	r3, [r7, #20]
      break;
 8000824:	e009      	b.n	800083a <ft5336_TS_GetXY+0x11e>

    case 9 :
      regAddressXLow  = FT5336_P10_XL_REG;
 8000826:	233a      	movs	r3, #58	; 0x3a
 8000828:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P10_XH_REG;
 800082a:	2339      	movs	r3, #57	; 0x39
 800082c:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P10_YL_REG;
 800082e:	233c      	movs	r3, #60	; 0x3c
 8000830:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P10_YH_REG;
 8000832:	233b      	movs	r3, #59	; 0x3b
 8000834:	753b      	strb	r3, [r7, #20]
      break;
 8000836:	e000      	b.n	800083a <ft5336_TS_GetXY+0x11e>

    default :
      break;
 8000838:	bf00      	nop

    } /* end switch(ft5336_handle.currActiveTouchIdx) */

    /* Read low part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXLow);
 800083a:	89fb      	ldrh	r3, [r7, #14]
 800083c:	b2db      	uxtb	r3, r3
 800083e:	7dfa      	ldrb	r2, [r7, #23]
 8000840:	4611      	mov	r1, r2
 8000842:	4618      	mov	r0, r3
 8000844:	f002 f87c 	bl	8002940 <TS_IO_Read>
 8000848:	4603      	mov	r3, r0
 800084a:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 800084c:	7cfb      	ldrb	r3, [r7, #19]
 800084e:	b2db      	uxtb	r3, r3
 8000850:	b29a      	uxth	r2, r3
 8000852:	4b29      	ldr	r3, [pc, #164]	; (80008f8 <ft5336_TS_GetXY+0x1dc>)
 8000854:	801a      	strh	r2, [r3, #0]

    /* Read high part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 8000856:	89fb      	ldrh	r3, [r7, #14]
 8000858:	b2db      	uxtb	r3, r3
 800085a:	7dba      	ldrb	r2, [r7, #22]
 800085c:	4611      	mov	r1, r2
 800085e:	4618      	mov	r0, r3
 8000860:	f002 f86e 	bl	8002940 <TS_IO_Read>
 8000864:	4603      	mov	r3, r0
 8000866:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 8000868:	7cfb      	ldrb	r3, [r7, #19]
 800086a:	b2db      	uxtb	r3, r3
 800086c:	021b      	lsls	r3, r3, #8
 800086e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8000872:	b21a      	sxth	r2, r3
 8000874:	4b20      	ldr	r3, [pc, #128]	; (80008f8 <ft5336_TS_GetXY+0x1dc>)
 8000876:	881b      	ldrh	r3, [r3, #0]
 8000878:	b21b      	sxth	r3, r3
 800087a:	4313      	orrs	r3, r2
 800087c:	b21b      	sxth	r3, r3
 800087e:	b29a      	uxth	r2, r3
 8000880:	4b1d      	ldr	r3, [pc, #116]	; (80008f8 <ft5336_TS_GetXY+0x1dc>)
 8000882:	801a      	strh	r2, [r3, #0]

    /* Send back ready X position to caller */
    *X = coord;
 8000884:	4b1c      	ldr	r3, [pc, #112]	; (80008f8 <ft5336_TS_GetXY+0x1dc>)
 8000886:	881a      	ldrh	r2, [r3, #0]
 8000888:	68bb      	ldr	r3, [r7, #8]
 800088a:	801a      	strh	r2, [r3, #0]

    /* Read low part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYLow);
 800088c:	89fb      	ldrh	r3, [r7, #14]
 800088e:	b2db      	uxtb	r3, r3
 8000890:	7d7a      	ldrb	r2, [r7, #21]
 8000892:	4611      	mov	r1, r2
 8000894:	4618      	mov	r0, r3
 8000896:	f002 f853 	bl	8002940 <TS_IO_Read>
 800089a:	4603      	mov	r3, r0
 800089c:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 800089e:	7cfb      	ldrb	r3, [r7, #19]
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	b29a      	uxth	r2, r3
 80008a4:	4b14      	ldr	r3, [pc, #80]	; (80008f8 <ft5336_TS_GetXY+0x1dc>)
 80008a6:	801a      	strh	r2, [r3, #0]

    /* Read high part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYHigh);
 80008a8:	89fb      	ldrh	r3, [r7, #14]
 80008aa:	b2db      	uxtb	r3, r3
 80008ac:	7d3a      	ldrb	r2, [r7, #20]
 80008ae:	4611      	mov	r1, r2
 80008b0:	4618      	mov	r0, r3
 80008b2:	f002 f845 	bl	8002940 <TS_IO_Read>
 80008b6:	4603      	mov	r3, r0
 80008b8:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 80008ba:	7cfb      	ldrb	r3, [r7, #19]
 80008bc:	b2db      	uxtb	r3, r3
 80008be:	021b      	lsls	r3, r3, #8
 80008c0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80008c4:	b21a      	sxth	r2, r3
 80008c6:	4b0c      	ldr	r3, [pc, #48]	; (80008f8 <ft5336_TS_GetXY+0x1dc>)
 80008c8:	881b      	ldrh	r3, [r3, #0]
 80008ca:	b21b      	sxth	r3, r3
 80008cc:	4313      	orrs	r3, r2
 80008ce:	b21b      	sxth	r3, r3
 80008d0:	b29a      	uxth	r2, r3
 80008d2:	4b09      	ldr	r3, [pc, #36]	; (80008f8 <ft5336_TS_GetXY+0x1dc>)
 80008d4:	801a      	strh	r2, [r3, #0]

    /* Send back ready Y position to caller */
    *Y = coord;
 80008d6:	4b08      	ldr	r3, [pc, #32]	; (80008f8 <ft5336_TS_GetXY+0x1dc>)
 80008d8:	881a      	ldrh	r2, [r3, #0]
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	801a      	strh	r2, [r3, #0]

    ft5336_handle.currActiveTouchIdx++; /* next call will work on next touch */
 80008de:	4b05      	ldr	r3, [pc, #20]	; (80008f4 <ft5336_TS_GetXY+0x1d8>)
 80008e0:	789b      	ldrb	r3, [r3, #2]
 80008e2:	3301      	adds	r3, #1
 80008e4:	b2da      	uxtb	r2, r3
 80008e6:	4b03      	ldr	r3, [pc, #12]	; (80008f4 <ft5336_TS_GetXY+0x1d8>)
 80008e8:	709a      	strb	r2, [r3, #2]

  } /* of if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb) */
}
 80008ea:	bf00      	nop
 80008ec:	3718      	adds	r7, #24
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	20000350 	.word	0x20000350
 80008f8:	20000354 	.word	0x20000354

080008fc <ft5336_TS_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_EnableIT(uint16_t DeviceAddr)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b084      	sub	sp, #16
 8000900:	af00      	add	r7, sp, #0
 8000902:	4603      	mov	r3, r0
 8000904:	80fb      	strh	r3, [r7, #6]
   uint8_t regValue = 0;
 8000906:	2300      	movs	r3, #0
 8000908:	73fb      	strb	r3, [r7, #15]
   regValue = (FT5336_G_MODE_INTERRUPT_TRIGGER & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 800090a:	2301      	movs	r3, #1
 800090c:	73fb      	strb	r3, [r7, #15]

   /* Set interrupt trigger mode in FT5336_GMODE_REG */
   TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 800090e:	88fb      	ldrh	r3, [r7, #6]
 8000910:	b2db      	uxtb	r3, r3
 8000912:	7bfa      	ldrb	r2, [r7, #15]
 8000914:	21a4      	movs	r1, #164	; 0xa4
 8000916:	4618      	mov	r0, r3
 8000918:	f001 fff8 	bl	800290c <TS_IO_Write>
}
 800091c:	bf00      	nop
 800091e:	3710      	adds	r7, #16
 8000920:	46bd      	mov	sp, r7
 8000922:	bd80      	pop	{r7, pc}

08000924 <ft5336_TS_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_DisableIT(uint16_t DeviceAddr)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b084      	sub	sp, #16
 8000928:	af00      	add	r7, sp, #0
 800092a:	4603      	mov	r3, r0
 800092c:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 800092e:	2300      	movs	r3, #0
 8000930:	73fb      	strb	r3, [r7, #15]
  regValue = (FT5336_G_MODE_INTERRUPT_POLLING & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 8000932:	2300      	movs	r3, #0
 8000934:	73fb      	strb	r3, [r7, #15]

  /* Set interrupt polling mode in FT5336_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 8000936:	88fb      	ldrh	r3, [r7, #6]
 8000938:	b2db      	uxtb	r3, r3
 800093a:	7bfa      	ldrb	r2, [r7, #15]
 800093c:	21a4      	movs	r1, #164	; 0xa4
 800093e:	4618      	mov	r0, r3
 8000940:	f001 ffe4 	bl	800290c <TS_IO_Write>
}
 8000944:	bf00      	nop
 8000946:	3710      	adds	r7, #16
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}

0800094c <ft5336_TS_ITStatus>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval TS interrupts status : always return 0 here
  */
uint8_t ft5336_TS_ITStatus(uint16_t DeviceAddr)
{
 800094c:	b480      	push	{r7}
 800094e:	b083      	sub	sp, #12
 8000950:	af00      	add	r7, sp, #0
 8000952:	4603      	mov	r3, r0
 8000954:	80fb      	strh	r3, [r7, #6]
  /* Always return 0 as feature not applicable to FT5336 */
  return 0;
 8000956:	2300      	movs	r3, #0
}
 8000958:	4618      	mov	r0, r3
 800095a:	370c      	adds	r7, #12
 800095c:	46bd      	mov	sp, r7
 800095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000962:	4770      	bx	lr

08000964 <ft5336_TS_ClearIT>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_TS_ClearIT(uint16_t DeviceAddr)
{
 8000964:	b480      	push	{r7}
 8000966:	b083      	sub	sp, #12
 8000968:	af00      	add	r7, sp, #0
 800096a:	4603      	mov	r3, r0
 800096c:	80fb      	strh	r3, [r7, #6]
  /* Nothing to be done here for FT5336 */
}
 800096e:	bf00      	nop
 8000970:	370c      	adds	r7, #12
 8000972:	46bd      	mov	sp, r7
 8000974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000978:	4770      	bx	lr

0800097a <ft5336_TS_GetGestureID>:
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @param  pGestureId : Pointer to get last touch gesture Identification.
  * @retval None.
  */
void ft5336_TS_GetGestureID(uint16_t DeviceAddr, uint32_t * pGestureId)
{
 800097a:	b580      	push	{r7, lr}
 800097c:	b084      	sub	sp, #16
 800097e:	af00      	add	r7, sp, #0
 8000980:	4603      	mov	r3, r0
 8000982:	6039      	str	r1, [r7, #0]
 8000984:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadData = 0;
 8000986:	2300      	movs	r3, #0
 8000988:	73fb      	strb	r3, [r7, #15]

  ucReadData = TS_IO_Read(DeviceAddr, FT5336_GEST_ID_REG);
 800098a:	88fb      	ldrh	r3, [r7, #6]
 800098c:	b2db      	uxtb	r3, r3
 800098e:	2101      	movs	r1, #1
 8000990:	4618      	mov	r0, r3
 8000992:	f001 ffd5 	bl	8002940 <TS_IO_Read>
 8000996:	4603      	mov	r3, r0
 8000998:	73fb      	strb	r3, [r7, #15]

  * pGestureId = ucReadData;
 800099a:	7bfb      	ldrb	r3, [r7, #15]
 800099c:	b2db      	uxtb	r3, r3
 800099e:	461a      	mov	r2, r3
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	601a      	str	r2, [r3, #0]
}
 80009a4:	bf00      	nop
 80009a6:	3710      	adds	r7, #16
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}

080009ac <ft5336_TS_GetTouchInfo>:
void ft5336_TS_GetTouchInfo(uint16_t   DeviceAddr,
                            uint32_t   touchIdx,
                            uint32_t * pWeight,
                            uint32_t * pArea,
                            uint32_t * pEvent)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b086      	sub	sp, #24
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	60b9      	str	r1, [r7, #8]
 80009b4:	607a      	str	r2, [r7, #4]
 80009b6:	603b      	str	r3, [r7, #0]
 80009b8:	4603      	mov	r3, r0
 80009ba:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 80009bc:	2300      	movs	r3, #0
 80009be:	753b      	strb	r3, [r7, #20]
  uint8_t regAddressXHigh = 0;
 80009c0:	2300      	movs	r3, #0
 80009c2:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressPWeight = 0;
 80009c4:	2300      	movs	r3, #0
 80009c6:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressPMisc = 0;
 80009c8:	2300      	movs	r3, #0
 80009ca:	757b      	strb	r3, [r7, #21]

  if(touchIdx < ft5336_handle.currActiveTouchNb)
 80009cc:	4b4d      	ldr	r3, [pc, #308]	; (8000b04 <ft5336_TS_GetTouchInfo+0x158>)
 80009ce:	785b      	ldrb	r3, [r3, #1]
 80009d0:	461a      	mov	r2, r3
 80009d2:	68bb      	ldr	r3, [r7, #8]
 80009d4:	4293      	cmp	r3, r2
 80009d6:	f080 8090 	bcs.w	8000afa <ft5336_TS_GetTouchInfo+0x14e>
  {
    switch(touchIdx)
 80009da:	68bb      	ldr	r3, [r7, #8]
 80009dc:	2b09      	cmp	r3, #9
 80009de:	d85d      	bhi.n	8000a9c <ft5336_TS_GetTouchInfo+0xf0>
 80009e0:	a201      	add	r2, pc, #4	; (adr r2, 80009e8 <ft5336_TS_GetTouchInfo+0x3c>)
 80009e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009e6:	bf00      	nop
 80009e8:	08000a11 	.word	0x08000a11
 80009ec:	08000a1f 	.word	0x08000a1f
 80009f0:	08000a2d 	.word	0x08000a2d
 80009f4:	08000a3b 	.word	0x08000a3b
 80009f8:	08000a49 	.word	0x08000a49
 80009fc:	08000a57 	.word	0x08000a57
 8000a00:	08000a65 	.word	0x08000a65
 8000a04:	08000a73 	.word	0x08000a73
 8000a08:	08000a81 	.word	0x08000a81
 8000a0c:	08000a8f 	.word	0x08000a8f
    {
    case 0 :
      regAddressXHigh   = FT5336_P1_XH_REG;
 8000a10:	2303      	movs	r3, #3
 8000a12:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P1_WEIGHT_REG;
 8000a14:	2307      	movs	r3, #7
 8000a16:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P1_MISC_REG;
 8000a18:	2308      	movs	r3, #8
 8000a1a:	757b      	strb	r3, [r7, #21]
      break;
 8000a1c:	e03f      	b.n	8000a9e <ft5336_TS_GetTouchInfo+0xf2>

    case 1 :
      regAddressXHigh   = FT5336_P2_XH_REG;
 8000a1e:	2309      	movs	r3, #9
 8000a20:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P2_WEIGHT_REG;
 8000a22:	230d      	movs	r3, #13
 8000a24:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P2_MISC_REG;
 8000a26:	230e      	movs	r3, #14
 8000a28:	757b      	strb	r3, [r7, #21]
      break;
 8000a2a:	e038      	b.n	8000a9e <ft5336_TS_GetTouchInfo+0xf2>

    case 2 :
      regAddressXHigh   = FT5336_P3_XH_REG;
 8000a2c:	230f      	movs	r3, #15
 8000a2e:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P3_WEIGHT_REG;
 8000a30:	2313      	movs	r3, #19
 8000a32:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P3_MISC_REG;
 8000a34:	2314      	movs	r3, #20
 8000a36:	757b      	strb	r3, [r7, #21]
      break;
 8000a38:	e031      	b.n	8000a9e <ft5336_TS_GetTouchInfo+0xf2>

    case 3 :
      regAddressXHigh   = FT5336_P4_XH_REG;
 8000a3a:	2315      	movs	r3, #21
 8000a3c:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P4_WEIGHT_REG;
 8000a3e:	2319      	movs	r3, #25
 8000a40:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P4_MISC_REG;
 8000a42:	231a      	movs	r3, #26
 8000a44:	757b      	strb	r3, [r7, #21]
      break;
 8000a46:	e02a      	b.n	8000a9e <ft5336_TS_GetTouchInfo+0xf2>

    case 4 :
      regAddressXHigh   = FT5336_P5_XH_REG;
 8000a48:	231b      	movs	r3, #27
 8000a4a:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P5_WEIGHT_REG;
 8000a4c:	231f      	movs	r3, #31
 8000a4e:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P5_MISC_REG;
 8000a50:	2320      	movs	r3, #32
 8000a52:	757b      	strb	r3, [r7, #21]
      break;
 8000a54:	e023      	b.n	8000a9e <ft5336_TS_GetTouchInfo+0xf2>

    case 5 :
      regAddressXHigh   = FT5336_P6_XH_REG;
 8000a56:	2321      	movs	r3, #33	; 0x21
 8000a58:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P6_WEIGHT_REG;
 8000a5a:	2325      	movs	r3, #37	; 0x25
 8000a5c:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P6_MISC_REG;
 8000a5e:	2326      	movs	r3, #38	; 0x26
 8000a60:	757b      	strb	r3, [r7, #21]
      break;
 8000a62:	e01c      	b.n	8000a9e <ft5336_TS_GetTouchInfo+0xf2>

    case 6 :
      regAddressXHigh   = FT5336_P7_XH_REG;
 8000a64:	2327      	movs	r3, #39	; 0x27
 8000a66:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P7_WEIGHT_REG;
 8000a68:	232b      	movs	r3, #43	; 0x2b
 8000a6a:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P7_MISC_REG;
 8000a6c:	232c      	movs	r3, #44	; 0x2c
 8000a6e:	757b      	strb	r3, [r7, #21]
      break;
 8000a70:	e015      	b.n	8000a9e <ft5336_TS_GetTouchInfo+0xf2>

    case 7 :
      regAddressXHigh   = FT5336_P8_XH_REG;
 8000a72:	232d      	movs	r3, #45	; 0x2d
 8000a74:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P8_WEIGHT_REG;
 8000a76:	2331      	movs	r3, #49	; 0x31
 8000a78:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P8_MISC_REG;
 8000a7a:	2332      	movs	r3, #50	; 0x32
 8000a7c:	757b      	strb	r3, [r7, #21]
      break;
 8000a7e:	e00e      	b.n	8000a9e <ft5336_TS_GetTouchInfo+0xf2>

    case 8 :
      regAddressXHigh   = FT5336_P9_XH_REG;
 8000a80:	2333      	movs	r3, #51	; 0x33
 8000a82:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P9_WEIGHT_REG;
 8000a84:	2337      	movs	r3, #55	; 0x37
 8000a86:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P9_MISC_REG;
 8000a88:	2338      	movs	r3, #56	; 0x38
 8000a8a:	757b      	strb	r3, [r7, #21]
      break;
 8000a8c:	e007      	b.n	8000a9e <ft5336_TS_GetTouchInfo+0xf2>

    case 9 :
      regAddressXHigh   = FT5336_P10_XH_REG;
 8000a8e:	2339      	movs	r3, #57	; 0x39
 8000a90:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P10_WEIGHT_REG;
 8000a92:	233d      	movs	r3, #61	; 0x3d
 8000a94:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P10_MISC_REG;
 8000a96:	233e      	movs	r3, #62	; 0x3e
 8000a98:	757b      	strb	r3, [r7, #21]
      break;
 8000a9a:	e000      	b.n	8000a9e <ft5336_TS_GetTouchInfo+0xf2>

    default :
      break;
 8000a9c:	bf00      	nop

    } /* end switch(touchIdx) */

    /* Read Event Id of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 8000a9e:	89fb      	ldrh	r3, [r7, #14]
 8000aa0:	b2db      	uxtb	r3, r3
 8000aa2:	7dfa      	ldrb	r2, [r7, #23]
 8000aa4:	4611      	mov	r1, r2
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f001 ff4a 	bl	8002940 <TS_IO_Read>
 8000aac:	4603      	mov	r3, r0
 8000aae:	753b      	strb	r3, [r7, #20]
    * pEvent = (ucReadData & FT5336_TOUCH_EVT_FLAG_MASK) >> FT5336_TOUCH_EVT_FLAG_SHIFT;
 8000ab0:	7d3b      	ldrb	r3, [r7, #20]
 8000ab2:	b2db      	uxtb	r3, r3
 8000ab4:	119b      	asrs	r3, r3, #6
 8000ab6:	f003 0203 	and.w	r2, r3, #3
 8000aba:	6a3b      	ldr	r3, [r7, #32]
 8000abc:	601a      	str	r2, [r3, #0]

    /* Read weight of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPWeight);
 8000abe:	89fb      	ldrh	r3, [r7, #14]
 8000ac0:	b2db      	uxtb	r3, r3
 8000ac2:	7dba      	ldrb	r2, [r7, #22]
 8000ac4:	4611      	mov	r1, r2
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f001 ff3a 	bl	8002940 <TS_IO_Read>
 8000acc:	4603      	mov	r3, r0
 8000ace:	753b      	strb	r3, [r7, #20]
    * pWeight = (ucReadData & FT5336_TOUCH_WEIGHT_MASK) >> FT5336_TOUCH_WEIGHT_SHIFT;
 8000ad0:	7d3b      	ldrb	r3, [r7, #20]
 8000ad2:	b2db      	uxtb	r3, r3
 8000ad4:	461a      	mov	r2, r3
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	601a      	str	r2, [r3, #0]

    /* Read area of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPMisc);
 8000ada:	89fb      	ldrh	r3, [r7, #14]
 8000adc:	b2db      	uxtb	r3, r3
 8000ade:	7d7a      	ldrb	r2, [r7, #21]
 8000ae0:	4611      	mov	r1, r2
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f001 ff2c 	bl	8002940 <TS_IO_Read>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	753b      	strb	r3, [r7, #20]
    * pArea = (ucReadData & FT5336_TOUCH_AREA_MASK) >> FT5336_TOUCH_AREA_SHIFT;
 8000aec:	7d3b      	ldrb	r3, [r7, #20]
 8000aee:	b2db      	uxtb	r3, r3
 8000af0:	111b      	asrs	r3, r3, #4
 8000af2:	f003 0204 	and.w	r2, r3, #4
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	601a      	str	r2, [r3, #0]

  } /* of if(touchIdx < ft5336_handle.currActiveTouchNb) */
}
 8000afa:	bf00      	nop
 8000afc:	3718      	adds	r7, #24
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	20000350 	.word	0x20000350

08000b08 <ft5336_Get_I2C_InitializedStatus>:
  * @brief  Return the status of I2C was initialized or not.
  * @param  None.
  * @retval : I2C initialization status.
  */
static uint8_t ft5336_Get_I2C_InitializedStatus(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
  return(ft5336_handle.i2cInitialized);
 8000b0c:	4b03      	ldr	r3, [pc, #12]	; (8000b1c <ft5336_Get_I2C_InitializedStatus+0x14>)
 8000b0e:	781b      	ldrb	r3, [r3, #0]
}
 8000b10:	4618      	mov	r0, r3
 8000b12:	46bd      	mov	sp, r7
 8000b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop
 8000b1c:	20000350 	.word	0x20000350

08000b20 <ft5336_I2C_InitializeIfRequired>:
  * @brief  I2C initialize if needed.
  * @param  None.
  * @retval : None.
  */
static void ft5336_I2C_InitializeIfRequired(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
  if(ft5336_Get_I2C_InitializedStatus() == FT5336_I2C_NOT_INITIALIZED)
 8000b24:	f7ff fff0 	bl	8000b08 <ft5336_Get_I2C_InitializedStatus>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d104      	bne.n	8000b38 <ft5336_I2C_InitializeIfRequired+0x18>
  {
    /* Initialize TS IO BUS layer (I2C) */
    TS_IO_Init();
 8000b2e:	f001 fee3 	bl	80028f8 <TS_IO_Init>

    /* Set state to initialized */
    ft5336_handle.i2cInitialized = FT5336_I2C_INITIALIZED;
 8000b32:	4b02      	ldr	r3, [pc, #8]	; (8000b3c <ft5336_I2C_InitializeIfRequired+0x1c>)
 8000b34:	2201      	movs	r2, #1
 8000b36:	701a      	strb	r2, [r3, #0]
  }
}
 8000b38:	bf00      	nop
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	20000350 	.word	0x20000350

08000b40 <ft5336_TS_Configure>:
  * @brief  Basic static configuration of TouchScreen
  * @param  DeviceAddr: FT5336 Device address for communication on I2C Bus.
  * @retval Status FT5336_STATUS_OK or FT5336_STATUS_NOT_OK.
  */
static uint32_t ft5336_TS_Configure(uint16_t DeviceAddr)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b085      	sub	sp, #20
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	4603      	mov	r3, r0
 8000b48:	80fb      	strh	r3, [r7, #6]
  uint32_t status = FT5336_STATUS_OK;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	60fb      	str	r3, [r7, #12]

  /* Nothing special to be done for FT5336 */

  return(status);
 8000b4e:	68fb      	ldr	r3, [r7, #12]
}
 8000b50:	4618      	mov	r0, r3
 8000b52:	3714      	adds	r7, #20
 8000b54:	46bd      	mov	sp, r7
 8000b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5a:	4770      	bx	lr

08000b5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b5c:	b5b0      	push	{r4, r5, r7, lr}
 8000b5e:	b0c2      	sub	sp, #264	; 0x108
 8000b60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  char text[50] = {};
 8000b62:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000b66:	2232      	movs	r2, #50	; 0x32
 8000b68:	2100      	movs	r1, #0
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f01b fd6b 	bl	801c646 <memset>
  static TS_StateTypeDef TS_State;
  ADC_ChannelConfTypeDef sConfig = {0};
 8000b70:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000b74:	2200      	movs	r2, #0
 8000b76:	601a      	str	r2, [r3, #0]
 8000b78:	605a      	str	r2, [r3, #4]
 8000b7a:	609a      	str	r2, [r3, #8]
 8000b7c:	60da      	str	r2, [r3, #12]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b7e:	2301      	movs	r3, #1
 8000b80:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000b84:	2300      	movs	r3, #0
 8000b86:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b8a:	f004 f97a 	bl	8004e82 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b8e:	f000 f989 	bl	8000ea4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b92:	f001 f85d 	bl	8001c50 <MX_GPIO_Init>
  MX_ADC3_Init();
 8000b96:	f000 fa8b 	bl	80010b0 <MX_ADC3_Init>
  MX_I2C1_Init();
 8000b9a:	f000 fb59 	bl	8001250 <MX_I2C1_Init>
  MX_I2C3_Init();
 8000b9e:	f000 fb97 	bl	80012d0 <MX_I2C3_Init>
  MX_LTDC_Init();
 8000ba2:	f000 fbd5 	bl	8001350 <MX_LTDC_Init>
  MX_RTC_Init();
 8000ba6:	f000 fc69 	bl	800147c <MX_RTC_Init>
  MX_SPI2_Init();
 8000baa:	f000 fd0d 	bl	80015c8 <MX_SPI2_Init>
  MX_TIM1_Init();
 8000bae:	f000 fd49 	bl	8001644 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000bb2:	f000 fd9b 	bl	80016ec <MX_TIM2_Init>
  MX_TIM3_Init();
 8000bb6:	f000 fde7 	bl	8001788 <MX_TIM3_Init>
  MX_TIM5_Init();
 8000bba:	f000 fe73 	bl	80018a4 <MX_TIM5_Init>
  MX_TIM8_Init();
 8000bbe:	f000 febf 	bl	8001940 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 8000bc2:	f000 ff97 	bl	8001af4 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8000bc6:	f000 ffc5 	bl	8001b54 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 8000bca:	f000 fa1f 	bl	800100c <MX_ADC1_Init>
  MX_DAC_Init();
 8000bce:	f000 fae3 	bl	8001198 <MX_DAC_Init>
  MX_UART7_Init();
 8000bd2:	f000 ff5f 	bl	8001a94 <MX_UART7_Init>
  MX_FMC_Init();
 8000bd6:	f000 ffed 	bl	8001bb4 <MX_FMC_Init>
  MX_DMA2D_Init();
 8000bda:	f000 fb07 	bl	80011ec <MX_DMA2D_Init>
  MX_CRC_Init();
 8000bde:	f000 fab9 	bl	8001154 <MX_CRC_Init>
  MX_RNG_Init();
 8000be2:	f000 fc37 	bl	8001454 <MX_RNG_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_Init();
 8000be6:	f001 fed5 	bl	8002994 <BSP_LCD_Init>
  BSP_LCD_LayerDefaultInit(0, LCD_FB_START_ADDRESS);
 8000bea:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8000bee:	2000      	movs	r0, #0
 8000bf0:	f001 ff68 	bl	8002ac4 <BSP_LCD_LayerDefaultInit>
  BSP_LCD_LayerDefaultInit(1,
                           LCD_FB_START_ADDRESS + BSP_LCD_GetXSize() * BSP_LCD_GetYSize() * 4);
 8000bf4:	f001 ff3e 	bl	8002a74 <BSP_LCD_GetXSize>
 8000bf8:	4604      	mov	r4, r0
 8000bfa:	f001 ff4f 	bl	8002a9c <BSP_LCD_GetYSize>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	fb03 f304 	mul.w	r3, r3, r4
  BSP_LCD_LayerDefaultInit(1,
 8000c04:	f103 5340 	add.w	r3, r3, #805306368	; 0x30000000
 8000c08:	009b      	lsls	r3, r3, #2
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	2001      	movs	r0, #1
 8000c0e:	f001 ff59 	bl	8002ac4 <BSP_LCD_LayerDefaultInit>
  BSP_LCD_DisplayOn();
 8000c12:	f002 fc21 	bl	8003458 <BSP_LCD_DisplayOn>
  BSP_LCD_SelectLayer(1);
 8000c16:	2001      	movs	r0, #1
 8000c18:	f001 ffb4 	bl	8002b84 <BSP_LCD_SelectLayer>
  BSP_LCD_Clear(LCD_COLOR_BLACK);
 8000c1c:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000c20:	f002 f822 	bl	8002c68 <BSP_LCD_Clear>
  BSP_LCD_SetFont(&Font12);
 8000c24:	4887      	ldr	r0, [pc, #540]	; (8000e44 <main+0x2e8>)
 8000c26:	f001 ffef 	bl	8002c08 <BSP_LCD_SetFont>
  BSP_LCD_SetTextColor(LCD_COLOR_BLUE);
 8000c2a:	4887      	ldr	r0, [pc, #540]	; (8000e48 <main+0x2ec>)
 8000c2c:	f001 ffba 	bl	8002ba4 <BSP_LCD_SetTextColor>
  BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 8000c30:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000c34:	f001 ffce 	bl	8002bd4 <BSP_LCD_SetBackColor>

  BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 8000c38:	f001 ff1c 	bl	8002a74 <BSP_LCD_GetXSize>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	b29c      	uxth	r4, r3
 8000c40:	f001 ff2c 	bl	8002a9c <BSP_LCD_GetYSize>
 8000c44:	4603      	mov	r3, r0
 8000c46:	b29b      	uxth	r3, r3
 8000c48:	4619      	mov	r1, r3
 8000c4a:	4620      	mov	r0, r4
 8000c4c:	f002 ffd2 	bl	8003bf4 <BSP_TS_Init>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of Queue_E */
  osMessageQDef(Queue_E, 16, uint16_t);
 8000c50:	4b7e      	ldr	r3, [pc, #504]	; (8000e4c <main+0x2f0>)
 8000c52:	f107 04b4 	add.w	r4, r7, #180	; 0xb4
 8000c56:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000c58:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  Queue_EHandle = osMessageCreate(osMessageQ(Queue_E), NULL);
 8000c5c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000c60:	2100      	movs	r1, #0
 8000c62:	4618      	mov	r0, r3
 8000c64:	f00c fc1c 	bl	800d4a0 <osMessageCreate>
 8000c68:	4602      	mov	r2, r0
 8000c6a:	4b79      	ldr	r3, [pc, #484]	; (8000e50 <main+0x2f4>)
 8000c6c:	601a      	str	r2, [r3, #0]

  /* definition and creation of Queue_F */
  osMessageQDef(Queue_F, 1, uint8_t);
 8000c6e:	4b79      	ldr	r3, [pc, #484]	; (8000e54 <main+0x2f8>)
 8000c70:	f107 04a4 	add.w	r4, r7, #164	; 0xa4
 8000c74:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000c76:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  Queue_FHandle = osMessageCreate(osMessageQ(Queue_F), NULL);
 8000c7a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000c7e:	2100      	movs	r1, #0
 8000c80:	4618      	mov	r0, r3
 8000c82:	f00c fc0d 	bl	800d4a0 <osMessageCreate>
 8000c86:	4602      	mov	r2, r0
 8000c88:	4b73      	ldr	r3, [pc, #460]	; (8000e58 <main+0x2fc>)
 8000c8a:	601a      	str	r2, [r3, #0]

  /* definition and creation of Queue_J */
  osMessageQDef(Queue_J, 16, uint16_t);
 8000c8c:	4b6f      	ldr	r3, [pc, #444]	; (8000e4c <main+0x2f0>)
 8000c8e:	f107 0494 	add.w	r4, r7, #148	; 0x94
 8000c92:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000c94:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  Queue_JHandle = osMessageCreate(osMessageQ(Queue_J), NULL);
 8000c98:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f00c fbfe 	bl	800d4a0 <osMessageCreate>
 8000ca4:	4602      	mov	r2, r0
 8000ca6:	4b6d      	ldr	r3, [pc, #436]	; (8000e5c <main+0x300>)
 8000ca8:	601a      	str	r2, [r3, #0]

  /* definition and creation of Queue_P */
  osMessageQDef(Queue_P, 16, uint16_t);
 8000caa:	4b68      	ldr	r3, [pc, #416]	; (8000e4c <main+0x2f0>)
 8000cac:	f107 0484 	add.w	r4, r7, #132	; 0x84
 8000cb0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000cb2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  Queue_PHandle = osMessageCreate(osMessageQ(Queue_P), NULL);
 8000cb6:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8000cba:	2100      	movs	r1, #0
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f00c fbef 	bl	800d4a0 <osMessageCreate>
 8000cc2:	4602      	mov	r2, r0
 8000cc4:	4b66      	ldr	r3, [pc, #408]	; (8000e60 <main+0x304>)
 8000cc6:	601a      	str	r2, [r3, #0]

  /* definition and creation of Queue_N */
  osMessageQDef(Queue_N, 16, uint16_t);
 8000cc8:	4b60      	ldr	r3, [pc, #384]	; (8000e4c <main+0x2f0>)
 8000cca:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8000cce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000cd0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  Queue_NHandle = osMessageCreate(osMessageQ(Queue_N), NULL);
 8000cd4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f00c fbe0 	bl	800d4a0 <osMessageCreate>
 8000ce0:	4602      	mov	r2, r0
 8000ce2:	4b60      	ldr	r3, [pc, #384]	; (8000e64 <main+0x308>)
 8000ce4:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of GameMaster */
  osThreadDef(GameMaster, f_GameMaster, osPriorityNormal, 0, 128);
 8000ce6:	4b60      	ldr	r3, [pc, #384]	; (8000e68 <main+0x30c>)
 8000ce8:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8000cec:	461d      	mov	r5, r3
 8000cee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cf0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cf2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cf6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  GameMasterHandle = osThreadCreate(osThread(GameMaster), NULL);
 8000cfa:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000cfe:	2100      	movs	r1, #0
 8000d00:	4618      	mov	r0, r3
 8000d02:	f00c fa0c 	bl	800d11e <osThreadCreate>
 8000d06:	4602      	mov	r2, r0
 8000d08:	4b58      	ldr	r3, [pc, #352]	; (8000e6c <main+0x310>)
 8000d0a:	601a      	str	r2, [r3, #0]

  /* definition and creation of Joueur_1 */
  osThreadDef(Joueur_1, f_Joueur_1, osPriorityNormal, 0, 128);
 8000d0c:	4b58      	ldr	r3, [pc, #352]	; (8000e70 <main+0x314>)
 8000d0e:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000d12:	461d      	mov	r5, r3
 8000d14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d18:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d1c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Joueur_1Handle = osThreadCreate(osThread(Joueur_1), NULL);
 8000d20:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000d24:	2100      	movs	r1, #0
 8000d26:	4618      	mov	r0, r3
 8000d28:	f00c f9f9 	bl	800d11e <osThreadCreate>
 8000d2c:	4602      	mov	r2, r0
 8000d2e:	4b51      	ldr	r3, [pc, #324]	; (8000e74 <main+0x318>)
 8000d30:	601a      	str	r2, [r3, #0]

  /* definition and creation of Block_Enemie */
  osThreadDef(Block_Enemie, f_block_enemie, osPriorityIdle, 0, 128);
 8000d32:	4b51      	ldr	r3, [pc, #324]	; (8000e78 <main+0x31c>)
 8000d34:	f107 0420 	add.w	r4, r7, #32
 8000d38:	461d      	mov	r5, r3
 8000d3a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d3c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d3e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d42:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Block_EnemieHandle = osThreadCreate(osThread(Block_Enemie), NULL);
 8000d46:	f107 0320 	add.w	r3, r7, #32
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	f00c f9e6 	bl	800d11e <osThreadCreate>
 8000d52:	4602      	mov	r2, r0
 8000d54:	4b49      	ldr	r3, [pc, #292]	; (8000e7c <main+0x320>)
 8000d56:	601a      	str	r2, [r3, #0]

  /* definition and creation of Projectile */
  osThreadDef(Projectile, f_projectile, osPriorityNormal, 0, 128);
 8000d58:	1d3b      	adds	r3, r7, #4
 8000d5a:	4a49      	ldr	r2, [pc, #292]	; (8000e80 <main+0x324>)
 8000d5c:	461c      	mov	r4, r3
 8000d5e:	4615      	mov	r5, r2
 8000d60:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d62:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d64:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d68:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ProjectileHandle = osThreadCreate(osThread(Projectile), NULL);
 8000d6c:	1d3b      	adds	r3, r7, #4
 8000d6e:	2100      	movs	r1, #0
 8000d70:	4618      	mov	r0, r3
 8000d72:	f00c f9d4 	bl	800d11e <osThreadCreate>
 8000d76:	4602      	mov	r2, r0
 8000d78:	4b42      	ldr	r3, [pc, #264]	; (8000e84 <main+0x328>)
 8000d7a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000d7c:	f00c f9b8 	bl	800d0f0 <osKernelStart>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* Code de base */
    HAL_GPIO_WritePin(LED13_GPIO_Port, LED13_Pin,
 8000d80:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d84:	4840      	ldr	r0, [pc, #256]	; (8000e88 <main+0x32c>)
 8000d86:	f006 ff2f 	bl	8007be8 <HAL_GPIO_ReadPin>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	461a      	mov	r2, r3
 8000d8e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d92:	483e      	ldr	r0, [pc, #248]	; (8000e8c <main+0x330>)
 8000d94:	f006 ff40 	bl	8007c18 <HAL_GPIO_WritePin>
                      HAL_GPIO_ReadPin(BP1_GPIO_Port, BP1_Pin));
    HAL_GPIO_WritePin(LED14_GPIO_Port, LED14_Pin,
 8000d98:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d9c:	483a      	ldr	r0, [pc, #232]	; (8000e88 <main+0x32c>)
 8000d9e:	f006 ff23 	bl	8007be8 <HAL_GPIO_ReadPin>
 8000da2:	4603      	mov	r3, r0
 8000da4:	461a      	mov	r2, r3
 8000da6:	2120      	movs	r1, #32
 8000da8:	4839      	ldr	r0, [pc, #228]	; (8000e90 <main+0x334>)
 8000daa:	f006 ff35 	bl	8007c18 <HAL_GPIO_WritePin>
                      HAL_GPIO_ReadPin(BP2_GPIO_Port, BP2_Pin));
    sprintf(text, "BP1 : %d", HAL_GPIO_ReadPin(BP1_GPIO_Port, BP1_Pin));
 8000dae:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000db2:	4835      	ldr	r0, [pc, #212]	; (8000e88 <main+0x32c>)
 8000db4:	f006 ff18 	bl	8007be8 <HAL_GPIO_ReadPin>
 8000db8:	4603      	mov	r3, r0
 8000dba:	461a      	mov	r2, r3
 8000dbc:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000dc0:	4934      	ldr	r1, [pc, #208]	; (8000e94 <main+0x338>)
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f01b fc94 	bl	801c6f0 <siprintf>
    BSP_LCD_DisplayStringAtLine(5, (uint8_t *)text);
 8000dc8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000dcc:	4619      	mov	r1, r3
 8000dce:	2005      	movs	r0, #5
 8000dd0:	f002 f87a 	bl	8002ec8 <BSP_LCD_DisplayStringAtLine>


      ;

    sConfig.Channel = ADC_CHANNEL_7;
 8000dd4:	2307      	movs	r3, #7
 8000dd6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8000dda:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000dde:	4619      	mov	r1, r3
 8000de0:	482d      	ldr	r0, [pc, #180]	; (8000e98 <main+0x33c>)
 8000de2:	f004 f9a1 	bl	8005128 <HAL_ADC_ConfigChannel>
    HAL_ADC_Start(&hadc3);
 8000de6:	482c      	ldr	r0, [pc, #176]	; (8000e98 <main+0x33c>)
 8000de8:	f004 f8de 	bl	8004fa8 <HAL_ADC_Start>

    sConfig.Channel = ADC_CHANNEL_6;
 8000dec:	2306      	movs	r3, #6
 8000dee:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8000df2:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000df6:	4619      	mov	r1, r3
 8000df8:	4827      	ldr	r0, [pc, #156]	; (8000e98 <main+0x33c>)
 8000dfa:	f004 f995 	bl	8005128 <HAL_ADC_ConfigChannel>
	HAL_ADC_Start(&hadc3);
 8000dfe:	4826      	ldr	r0, [pc, #152]	; (8000e98 <main+0x33c>)
 8000e00:	f004 f8d2 	bl	8004fa8 <HAL_ADC_Start>
    sConfig.Channel = ADC_CHANNEL_8;
 8000e04:	2308      	movs	r3, #8
 8000e06:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8000e0a:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000e0e:	4619      	mov	r1, r3
 8000e10:	4821      	ldr	r0, [pc, #132]	; (8000e98 <main+0x33c>)
 8000e12:	f004 f989 	bl	8005128 <HAL_ADC_ConfigChannel>
    HAL_ADC_Start(&hadc3);
 8000e16:	4820      	ldr	r0, [pc, #128]	; (8000e98 <main+0x33c>)
 8000e18:	f004 f8c6 	bl	8004fa8 <HAL_ADC_Start>

    HAL_ADC_Start(&hadc1);
 8000e1c:	481f      	ldr	r0, [pc, #124]	; (8000e9c <main+0x340>)
 8000e1e:	f004 f8c3 	bl	8004fa8 <HAL_ADC_Start>



    BSP_TS_GetState(&TS_State);
 8000e22:	481f      	ldr	r0, [pc, #124]	; (8000ea0 <main+0x344>)
 8000e24:	f002 ff26 	bl	8003c74 <BSP_TS_GetState>
    if (TS_State.touchDetected)
 8000e28:	4b1d      	ldr	r3, [pc, #116]	; (8000ea0 <main+0x344>)
 8000e2a:	781b      	ldrb	r3, [r3, #0]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d0a7      	beq.n	8000d80 <main+0x224>
    {
      BSP_LCD_FillCircle(TS_State.touchX[0], TS_State.touchY[0], 4);
 8000e30:	4b1b      	ldr	r3, [pc, #108]	; (8000ea0 <main+0x344>)
 8000e32:	8858      	ldrh	r0, [r3, #2]
 8000e34:	4b1a      	ldr	r3, [pc, #104]	; (8000ea0 <main+0x344>)
 8000e36:	899b      	ldrh	r3, [r3, #12]
 8000e38:	2204      	movs	r2, #4
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	f002 fa6c 	bl	8003318 <BSP_LCD_FillCircle>
    HAL_GPIO_WritePin(LED13_GPIO_Port, LED13_Pin,
 8000e40:	e79e      	b.n	8000d80 <main+0x224>
 8000e42:	bf00      	nop
 8000e44:	2000004c 	.word	0x2000004c
 8000e48:	ff0000ff 	.word	0xff0000ff
 8000e4c:	0801d7fc 	.word	0x0801d7fc
 8000e50:	20008e28 	.word	0x20008e28
 8000e54:	0801d80c 	.word	0x0801d80c
 8000e58:	20008c94 	.word	0x20008c94
 8000e5c:	200089e0 	.word	0x200089e0
 8000e60:	20008c98 	.word	0x20008c98
 8000e64:	20008c10 	.word	0x20008c10
 8000e68:	0801d828 	.word	0x0801d828
 8000e6c:	20008da4 	.word	0x20008da4
 8000e70:	0801d850 	.word	0x0801d850
 8000e74:	20008a54 	.word	0x20008a54
 8000e78:	0801d87c 	.word	0x0801d87c
 8000e7c:	20008e60 	.word	0x20008e60
 8000e80:	0801d8a4 	.word	0x0801d8a4
 8000e84:	20008cb0 	.word	0x20008cb0
 8000e88:	40020000 	.word	0x40020000
 8000e8c:	40021c00 	.word	0x40021c00
 8000e90:	40021000 	.word	0x40021000
 8000e94:	0801d7f0 	.word	0x0801d7f0
 8000e98:	20008bc8 	.word	0x20008bc8
 8000e9c:	20008b80 	.word	0x20008b80
 8000ea0:	20000358 	.word	0x20000358

08000ea4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b0b4      	sub	sp, #208	; 0xd0
 8000ea8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000eaa:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8000eae:	2230      	movs	r2, #48	; 0x30
 8000eb0:	2100      	movs	r1, #0
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f01b fbc7 	bl	801c646 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000eb8:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	601a      	str	r2, [r3, #0]
 8000ec0:	605a      	str	r2, [r3, #4]
 8000ec2:	609a      	str	r2, [r3, #8]
 8000ec4:	60da      	str	r2, [r3, #12]
 8000ec6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ec8:	f107 0308 	add.w	r3, r7, #8
 8000ecc:	2284      	movs	r2, #132	; 0x84
 8000ece:	2100      	movs	r1, #0
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f01b fbb8 	bl	801c646 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000ed6:	f007 ffe1 	bl	8008e9c <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eda:	4b49      	ldr	r3, [pc, #292]	; (8001000 <SystemClock_Config+0x15c>)
 8000edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ede:	4a48      	ldr	r2, [pc, #288]	; (8001000 <SystemClock_Config+0x15c>)
 8000ee0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ee4:	6413      	str	r3, [r2, #64]	; 0x40
 8000ee6:	4b46      	ldr	r3, [pc, #280]	; (8001000 <SystemClock_Config+0x15c>)
 8000ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eee:	607b      	str	r3, [r7, #4]
 8000ef0:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ef2:	4b44      	ldr	r3, [pc, #272]	; (8001004 <SystemClock_Config+0x160>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	4a43      	ldr	r2, [pc, #268]	; (8001004 <SystemClock_Config+0x160>)
 8000ef8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000efc:	6013      	str	r3, [r2, #0]
 8000efe:	4b41      	ldr	r3, [pc, #260]	; (8001004 <SystemClock_Config+0x160>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000f06:	603b      	str	r3, [r7, #0]
 8000f08:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000f0a:	2309      	movs	r3, #9
 8000f0c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f10:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f14:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000f18:	2301      	movs	r3, #1
 8000f1a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f1e:	2302      	movs	r3, #2
 8000f20:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f24:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000f28:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000f2c:	2319      	movs	r3, #25
 8000f2e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 400;
 8000f32:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8000f36:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f3a:	2302      	movs	r3, #2
 8000f3c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000f40:	2309      	movs	r3, #9
 8000f42:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f46:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f008 f806 	bl	8008f5c <HAL_RCC_OscConfig>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000f56:	f001 fb75 	bl	8002644 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000f5a:	f007 ffaf 	bl	8008ebc <HAL_PWREx_EnableOverDrive>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d001      	beq.n	8000f68 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000f64:	f001 fb6e 	bl	8002644 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f68:	230f      	movs	r3, #15
 8000f6a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f6e:	2302      	movs	r3, #2
 8000f70:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f74:	2300      	movs	r3, #0
 8000f76:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000f7a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000f7e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000f82:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f86:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8000f8a:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000f8e:	2106      	movs	r1, #6
 8000f90:	4618      	mov	r0, r3
 8000f92:	f008 fa87 	bl	80094a4 <HAL_RCC_ClockConfig>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <SystemClock_Config+0xfc>
  {
    Error_Handler();
 8000f9c:	f001 fb52 	bl	8002644 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_RTC
 8000fa0:	4b19      	ldr	r3, [pc, #100]	; (8001008 <SystemClock_Config+0x164>)
 8000fa2:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART6
                              |RCC_PERIPHCLK_UART7|RCC_PERIPHCLK_I2C1
                              |RCC_PERIPHCLK_I2C3|RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8000fa4:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000fa8:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8000faa:	2305      	movs	r3, #5
 8000fac:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8000fae:	2302      	movs	r3, #2
 8000fb0:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8000fb2:	2303      	movs	r3, #3
 8000fb4:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8000fba:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000fbe:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000fc0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000fc4:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	663b      	str	r3, [r7, #96]	; 0x60
  PeriphClkInitStruct.Uart7ClockSelection = RCC_UART7CLKSOURCE_PCLK1;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	677b      	str	r3, [r7, #116]	; 0x74
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 8000fda:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000fde:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fe2:	f107 0308 	add.w	r3, r7, #8
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f008 fc60 	bl	80098ac <HAL_RCCEx_PeriphCLKConfig>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <SystemClock_Config+0x152>
  {
    Error_Handler();
 8000ff2:	f001 fb27 	bl	8002644 <Error_Handler>
  }
}
 8000ff6:	bf00      	nop
 8000ff8:	37d0      	adds	r7, #208	; 0xd0
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	40023800 	.word	0x40023800
 8001004:	40007000 	.word	0x40007000
 8001008:	00215868 	.word	0x00215868

0800100c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001012:	463b      	mov	r3, r7
 8001014:	2200      	movs	r2, #0
 8001016:	601a      	str	r2, [r3, #0]
 8001018:	605a      	str	r2, [r3, #4]
 800101a:	609a      	str	r2, [r3, #8]
 800101c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800101e:	4b21      	ldr	r3, [pc, #132]	; (80010a4 <MX_ADC1_Init+0x98>)
 8001020:	4a21      	ldr	r2, [pc, #132]	; (80010a8 <MX_ADC1_Init+0x9c>)
 8001022:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001024:	4b1f      	ldr	r3, [pc, #124]	; (80010a4 <MX_ADC1_Init+0x98>)
 8001026:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800102a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800102c:	4b1d      	ldr	r3, [pc, #116]	; (80010a4 <MX_ADC1_Init+0x98>)
 800102e:	2200      	movs	r2, #0
 8001030:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001032:	4b1c      	ldr	r3, [pc, #112]	; (80010a4 <MX_ADC1_Init+0x98>)
 8001034:	2200      	movs	r2, #0
 8001036:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001038:	4b1a      	ldr	r3, [pc, #104]	; (80010a4 <MX_ADC1_Init+0x98>)
 800103a:	2200      	movs	r2, #0
 800103c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800103e:	4b19      	ldr	r3, [pc, #100]	; (80010a4 <MX_ADC1_Init+0x98>)
 8001040:	2200      	movs	r2, #0
 8001042:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001046:	4b17      	ldr	r3, [pc, #92]	; (80010a4 <MX_ADC1_Init+0x98>)
 8001048:	2200      	movs	r2, #0
 800104a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800104c:	4b15      	ldr	r3, [pc, #84]	; (80010a4 <MX_ADC1_Init+0x98>)
 800104e:	4a17      	ldr	r2, [pc, #92]	; (80010ac <MX_ADC1_Init+0xa0>)
 8001050:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001052:	4b14      	ldr	r3, [pc, #80]	; (80010a4 <MX_ADC1_Init+0x98>)
 8001054:	2200      	movs	r2, #0
 8001056:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001058:	4b12      	ldr	r3, [pc, #72]	; (80010a4 <MX_ADC1_Init+0x98>)
 800105a:	2201      	movs	r2, #1
 800105c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800105e:	4b11      	ldr	r3, [pc, #68]	; (80010a4 <MX_ADC1_Init+0x98>)
 8001060:	2200      	movs	r2, #0
 8001062:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001066:	4b0f      	ldr	r3, [pc, #60]	; (80010a4 <MX_ADC1_Init+0x98>)
 8001068:	2201      	movs	r2, #1
 800106a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800106c:	480d      	ldr	r0, [pc, #52]	; (80010a4 <MX_ADC1_Init+0x98>)
 800106e:	f003 ff57 	bl	8004f20 <HAL_ADC_Init>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d001      	beq.n	800107c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001078:	f001 fae4 	bl	8002644 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800107c:	2300      	movs	r3, #0
 800107e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001080:	2301      	movs	r3, #1
 8001082:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001084:	2300      	movs	r3, #0
 8001086:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001088:	463b      	mov	r3, r7
 800108a:	4619      	mov	r1, r3
 800108c:	4805      	ldr	r0, [pc, #20]	; (80010a4 <MX_ADC1_Init+0x98>)
 800108e:	f004 f84b 	bl	8005128 <HAL_ADC_ConfigChannel>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001098:	f001 fad4 	bl	8002644 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800109c:	bf00      	nop
 800109e:	3710      	adds	r7, #16
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	20008b80 	.word	0x20008b80
 80010a8:	40012000 	.word	0x40012000
 80010ac:	0f000001 	.word	0x0f000001

080010b0 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010b6:	463b      	mov	r3, r7
 80010b8:	2200      	movs	r2, #0
 80010ba:	601a      	str	r2, [r3, #0]
 80010bc:	605a      	str	r2, [r3, #4]
 80010be:	609a      	str	r2, [r3, #8]
 80010c0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80010c2:	4b21      	ldr	r3, [pc, #132]	; (8001148 <MX_ADC3_Init+0x98>)
 80010c4:	4a21      	ldr	r2, [pc, #132]	; (800114c <MX_ADC3_Init+0x9c>)
 80010c6:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80010c8:	4b1f      	ldr	r3, [pc, #124]	; (8001148 <MX_ADC3_Init+0x98>)
 80010ca:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80010ce:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80010d0:	4b1d      	ldr	r3, [pc, #116]	; (8001148 <MX_ADC3_Init+0x98>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80010d6:	4b1c      	ldr	r3, [pc, #112]	; (8001148 <MX_ADC3_Init+0x98>)
 80010d8:	2200      	movs	r2, #0
 80010da:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80010dc:	4b1a      	ldr	r3, [pc, #104]	; (8001148 <MX_ADC3_Init+0x98>)
 80010de:	2200      	movs	r2, #0
 80010e0:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80010e2:	4b19      	ldr	r3, [pc, #100]	; (8001148 <MX_ADC3_Init+0x98>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010ea:	4b17      	ldr	r3, [pc, #92]	; (8001148 <MX_ADC3_Init+0x98>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010f0:	4b15      	ldr	r3, [pc, #84]	; (8001148 <MX_ADC3_Init+0x98>)
 80010f2:	4a17      	ldr	r2, [pc, #92]	; (8001150 <MX_ADC3_Init+0xa0>)
 80010f4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010f6:	4b14      	ldr	r3, [pc, #80]	; (8001148 <MX_ADC3_Init+0x98>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 80010fc:	4b12      	ldr	r3, [pc, #72]	; (8001148 <MX_ADC3_Init+0x98>)
 80010fe:	2201      	movs	r2, #1
 8001100:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8001102:	4b11      	ldr	r3, [pc, #68]	; (8001148 <MX_ADC3_Init+0x98>)
 8001104:	2200      	movs	r2, #0
 8001106:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800110a:	4b0f      	ldr	r3, [pc, #60]	; (8001148 <MX_ADC3_Init+0x98>)
 800110c:	2201      	movs	r2, #1
 800110e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001110:	480d      	ldr	r0, [pc, #52]	; (8001148 <MX_ADC3_Init+0x98>)
 8001112:	f003 ff05 	bl	8004f20 <HAL_ADC_Init>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 800111c:	f001 fa92 	bl	8002644 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001120:	2306      	movs	r3, #6
 8001122:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001124:	2301      	movs	r3, #1
 8001126:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001128:	2300      	movs	r3, #0
 800112a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800112c:	463b      	mov	r3, r7
 800112e:	4619      	mov	r1, r3
 8001130:	4805      	ldr	r0, [pc, #20]	; (8001148 <MX_ADC3_Init+0x98>)
 8001132:	f003 fff9 	bl	8005128 <HAL_ADC_ConfigChannel>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 800113c:	f001 fa82 	bl	8002644 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001140:	bf00      	nop
 8001142:	3710      	adds	r7, #16
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	20008bc8 	.word	0x20008bc8
 800114c:	40012200 	.word	0x40012200
 8001150:	0f000001 	.word	0x0f000001

08001154 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001158:	4b0d      	ldr	r3, [pc, #52]	; (8001190 <MX_CRC_Init+0x3c>)
 800115a:	4a0e      	ldr	r2, [pc, #56]	; (8001194 <MX_CRC_Init+0x40>)
 800115c:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800115e:	4b0c      	ldr	r3, [pc, #48]	; (8001190 <MX_CRC_Init+0x3c>)
 8001160:	2200      	movs	r2, #0
 8001162:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8001164:	4b0a      	ldr	r3, [pc, #40]	; (8001190 <MX_CRC_Init+0x3c>)
 8001166:	2200      	movs	r2, #0
 8001168:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800116a:	4b09      	ldr	r3, [pc, #36]	; (8001190 <MX_CRC_Init+0x3c>)
 800116c:	2200      	movs	r2, #0
 800116e:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8001170:	4b07      	ldr	r3, [pc, #28]	; (8001190 <MX_CRC_Init+0x3c>)
 8001172:	2200      	movs	r2, #0
 8001174:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8001176:	4b06      	ldr	r3, [pc, #24]	; (8001190 <MX_CRC_Init+0x3c>)
 8001178:	2201      	movs	r2, #1
 800117a:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800117c:	4804      	ldr	r0, [pc, #16]	; (8001190 <MX_CRC_Init+0x3c>)
 800117e:	f004 faf9 	bl	8005774 <HAL_CRC_Init>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d001      	beq.n	800118c <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8001188:	f001 fa5c 	bl	8002644 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800118c:	bf00      	nop
 800118e:	bd80      	pop	{r7, pc}
 8001190:	20008a30 	.word	0x20008a30
 8001194:	40023000 	.word	0x40023000

08001198 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800119e:	463b      	mov	r3, r7
 80011a0:	2200      	movs	r2, #0
 80011a2:	601a      	str	r2, [r3, #0]
 80011a4:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80011a6:	4b0f      	ldr	r3, [pc, #60]	; (80011e4 <MX_DAC_Init+0x4c>)
 80011a8:	4a0f      	ldr	r2, [pc, #60]	; (80011e8 <MX_DAC_Init+0x50>)
 80011aa:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80011ac:	480d      	ldr	r0, [pc, #52]	; (80011e4 <MX_DAC_Init+0x4c>)
 80011ae:	f004 fbcb 	bl	8005948 <HAL_DAC_Init>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80011b8:	f001 fa44 	bl	8002644 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80011bc:	2300      	movs	r3, #0
 80011be:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80011c0:	2300      	movs	r3, #0
 80011c2:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80011c4:	463b      	mov	r3, r7
 80011c6:	2200      	movs	r2, #0
 80011c8:	4619      	mov	r1, r3
 80011ca:	4806      	ldr	r0, [pc, #24]	; (80011e4 <MX_DAC_Init+0x4c>)
 80011cc:	f004 fc32 	bl	8005a34 <HAL_DAC_ConfigChannel>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80011d6:	f001 fa35 	bl	8002644 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80011da:	bf00      	nop
 80011dc:	3708      	adds	r7, #8
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	20008c9c 	.word	0x20008c9c
 80011e8:	40007400 	.word	0x40007400

080011ec <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 80011f0:	4b15      	ldr	r3, [pc, #84]	; (8001248 <MX_DMA2D_Init+0x5c>)
 80011f2:	4a16      	ldr	r2, [pc, #88]	; (800124c <MX_DMA2D_Init+0x60>)
 80011f4:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80011f6:	4b14      	ldr	r3, [pc, #80]	; (8001248 <MX_DMA2D_Init+0x5c>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80011fc:	4b12      	ldr	r3, [pc, #72]	; (8001248 <MX_DMA2D_Init+0x5c>)
 80011fe:	2200      	movs	r2, #0
 8001200:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8001202:	4b11      	ldr	r3, [pc, #68]	; (8001248 <MX_DMA2D_Init+0x5c>)
 8001204:	2200      	movs	r2, #0
 8001206:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8001208:	4b0f      	ldr	r3, [pc, #60]	; (8001248 <MX_DMA2D_Init+0x5c>)
 800120a:	2200      	movs	r2, #0
 800120c:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 800120e:	4b0e      	ldr	r3, [pc, #56]	; (8001248 <MX_DMA2D_Init+0x5c>)
 8001210:	2200      	movs	r2, #0
 8001212:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8001214:	4b0c      	ldr	r3, [pc, #48]	; (8001248 <MX_DMA2D_Init+0x5c>)
 8001216:	2200      	movs	r2, #0
 8001218:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 800121a:	4b0b      	ldr	r3, [pc, #44]	; (8001248 <MX_DMA2D_Init+0x5c>)
 800121c:	2200      	movs	r2, #0
 800121e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8001220:	4809      	ldr	r0, [pc, #36]	; (8001248 <MX_DMA2D_Init+0x5c>)
 8001222:	f004 fe1b 	bl	8005e5c <HAL_DMA2D_Init>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 800122c:	f001 fa0a 	bl	8002644 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8001230:	2101      	movs	r1, #1
 8001232:	4805      	ldr	r0, [pc, #20]	; (8001248 <MX_DMA2D_Init+0x5c>)
 8001234:	f004 ff70 	bl	8006118 <HAL_DMA2D_ConfigLayer>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 800123e:	f001 fa01 	bl	8002644 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8001242:	bf00      	nop
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	20008da8 	.word	0x20008da8
 800124c:	4002b000 	.word	0x4002b000

08001250 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001254:	4b1b      	ldr	r3, [pc, #108]	; (80012c4 <MX_I2C1_Init+0x74>)
 8001256:	4a1c      	ldr	r2, [pc, #112]	; (80012c8 <MX_I2C1_Init+0x78>)
 8001258:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 800125a:	4b1a      	ldr	r3, [pc, #104]	; (80012c4 <MX_I2C1_Init+0x74>)
 800125c:	4a1b      	ldr	r2, [pc, #108]	; (80012cc <MX_I2C1_Init+0x7c>)
 800125e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001260:	4b18      	ldr	r3, [pc, #96]	; (80012c4 <MX_I2C1_Init+0x74>)
 8001262:	2200      	movs	r2, #0
 8001264:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001266:	4b17      	ldr	r3, [pc, #92]	; (80012c4 <MX_I2C1_Init+0x74>)
 8001268:	2201      	movs	r2, #1
 800126a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800126c:	4b15      	ldr	r3, [pc, #84]	; (80012c4 <MX_I2C1_Init+0x74>)
 800126e:	2200      	movs	r2, #0
 8001270:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001272:	4b14      	ldr	r3, [pc, #80]	; (80012c4 <MX_I2C1_Init+0x74>)
 8001274:	2200      	movs	r2, #0
 8001276:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001278:	4b12      	ldr	r3, [pc, #72]	; (80012c4 <MX_I2C1_Init+0x74>)
 800127a:	2200      	movs	r2, #0
 800127c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800127e:	4b11      	ldr	r3, [pc, #68]	; (80012c4 <MX_I2C1_Init+0x74>)
 8001280:	2200      	movs	r2, #0
 8001282:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001284:	4b0f      	ldr	r3, [pc, #60]	; (80012c4 <MX_I2C1_Init+0x74>)
 8001286:	2200      	movs	r2, #0
 8001288:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800128a:	480e      	ldr	r0, [pc, #56]	; (80012c4 <MX_I2C1_Init+0x74>)
 800128c:	f006 fcde 	bl	8007c4c <HAL_I2C_Init>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001296:	f001 f9d5 	bl	8002644 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800129a:	2100      	movs	r1, #0
 800129c:	4809      	ldr	r0, [pc, #36]	; (80012c4 <MX_I2C1_Init+0x74>)
 800129e:	f007 f9ed 	bl	800867c <HAL_I2CEx_ConfigAnalogFilter>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80012a8:	f001 f9cc 	bl	8002644 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80012ac:	2100      	movs	r1, #0
 80012ae:	4805      	ldr	r0, [pc, #20]	; (80012c4 <MX_I2C1_Init+0x74>)
 80012b0:	f007 fa2f 	bl	8008712 <HAL_I2CEx_ConfigDigitalFilter>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d001      	beq.n	80012be <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80012ba:	f001 f9c3 	bl	8002644 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012be:	bf00      	nop
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	200089e4 	.word	0x200089e4
 80012c8:	40005400 	.word	0x40005400
 80012cc:	00c0eaff 	.word	0x00c0eaff

080012d0 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80012d4:	4b1b      	ldr	r3, [pc, #108]	; (8001344 <MX_I2C3_Init+0x74>)
 80012d6:	4a1c      	ldr	r2, [pc, #112]	; (8001348 <MX_I2C3_Init+0x78>)
 80012d8:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 80012da:	4b1a      	ldr	r3, [pc, #104]	; (8001344 <MX_I2C3_Init+0x74>)
 80012dc:	4a1b      	ldr	r2, [pc, #108]	; (800134c <MX_I2C3_Init+0x7c>)
 80012de:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80012e0:	4b18      	ldr	r3, [pc, #96]	; (8001344 <MX_I2C3_Init+0x74>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012e6:	4b17      	ldr	r3, [pc, #92]	; (8001344 <MX_I2C3_Init+0x74>)
 80012e8:	2201      	movs	r2, #1
 80012ea:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012ec:	4b15      	ldr	r3, [pc, #84]	; (8001344 <MX_I2C3_Init+0x74>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80012f2:	4b14      	ldr	r3, [pc, #80]	; (8001344 <MX_I2C3_Init+0x74>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80012f8:	4b12      	ldr	r3, [pc, #72]	; (8001344 <MX_I2C3_Init+0x74>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012fe:	4b11      	ldr	r3, [pc, #68]	; (8001344 <MX_I2C3_Init+0x74>)
 8001300:	2200      	movs	r2, #0
 8001302:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001304:	4b0f      	ldr	r3, [pc, #60]	; (8001344 <MX_I2C3_Init+0x74>)
 8001306:	2200      	movs	r2, #0
 8001308:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800130a:	480e      	ldr	r0, [pc, #56]	; (8001344 <MX_I2C3_Init+0x74>)
 800130c:	f006 fc9e 	bl	8007c4c <HAL_I2C_Init>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8001316:	f001 f995 	bl	8002644 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800131a:	2100      	movs	r1, #0
 800131c:	4809      	ldr	r0, [pc, #36]	; (8001344 <MX_I2C3_Init+0x74>)
 800131e:	f007 f9ad 	bl	800867c <HAL_I2CEx_ConfigAnalogFilter>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001328:	f001 f98c 	bl	8002644 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800132c:	2100      	movs	r1, #0
 800132e:	4805      	ldr	r0, [pc, #20]	; (8001344 <MX_I2C3_Init+0x74>)
 8001330:	f007 f9ef 	bl	8008712 <HAL_I2CEx_ConfigDigitalFilter>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 800133a:	f001 f983 	bl	8002644 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800133e:	bf00      	nop
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	20008870 	.word	0x20008870
 8001348:	40005c00 	.word	0x40005c00
 800134c:	00c0eaff 	.word	0x00c0eaff

08001350 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b08e      	sub	sp, #56	; 0x38
 8001354:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8001356:	1d3b      	adds	r3, r7, #4
 8001358:	2234      	movs	r2, #52	; 0x34
 800135a:	2100      	movs	r1, #0
 800135c:	4618      	mov	r0, r3
 800135e:	f01b f972 	bl	801c646 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8001362:	4b3a      	ldr	r3, [pc, #232]	; (800144c <MX_LTDC_Init+0xfc>)
 8001364:	4a3a      	ldr	r2, [pc, #232]	; (8001450 <MX_LTDC_Init+0x100>)
 8001366:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001368:	4b38      	ldr	r3, [pc, #224]	; (800144c <MX_LTDC_Init+0xfc>)
 800136a:	2200      	movs	r2, #0
 800136c:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 800136e:	4b37      	ldr	r3, [pc, #220]	; (800144c <MX_LTDC_Init+0xfc>)
 8001370:	2200      	movs	r2, #0
 8001372:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8001374:	4b35      	ldr	r3, [pc, #212]	; (800144c <MX_LTDC_Init+0xfc>)
 8001376:	2200      	movs	r2, #0
 8001378:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800137a:	4b34      	ldr	r3, [pc, #208]	; (800144c <MX_LTDC_Init+0xfc>)
 800137c:	2200      	movs	r2, #0
 800137e:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 8001380:	4b32      	ldr	r3, [pc, #200]	; (800144c <MX_LTDC_Init+0xfc>)
 8001382:	2228      	movs	r2, #40	; 0x28
 8001384:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 8001386:	4b31      	ldr	r3, [pc, #196]	; (800144c <MX_LTDC_Init+0xfc>)
 8001388:	2209      	movs	r2, #9
 800138a:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 800138c:	4b2f      	ldr	r3, [pc, #188]	; (800144c <MX_LTDC_Init+0xfc>)
 800138e:	2235      	movs	r2, #53	; 0x35
 8001390:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8001392:	4b2e      	ldr	r3, [pc, #184]	; (800144c <MX_LTDC_Init+0xfc>)
 8001394:	220b      	movs	r2, #11
 8001396:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 8001398:	4b2c      	ldr	r3, [pc, #176]	; (800144c <MX_LTDC_Init+0xfc>)
 800139a:	f240 2215 	movw	r2, #533	; 0x215
 800139e:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 80013a0:	4b2a      	ldr	r3, [pc, #168]	; (800144c <MX_LTDC_Init+0xfc>)
 80013a2:	f240 121b 	movw	r2, #283	; 0x11b
 80013a6:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 565;
 80013a8:	4b28      	ldr	r3, [pc, #160]	; (800144c <MX_LTDC_Init+0xfc>)
 80013aa:	f240 2235 	movw	r2, #565	; 0x235
 80013ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 285;
 80013b0:	4b26      	ldr	r3, [pc, #152]	; (800144c <MX_LTDC_Init+0xfc>)
 80013b2:	f240 121d 	movw	r2, #285	; 0x11d
 80013b6:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 80013b8:	4b24      	ldr	r3, [pc, #144]	; (800144c <MX_LTDC_Init+0xfc>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 80013c0:	4b22      	ldr	r3, [pc, #136]	; (800144c <MX_LTDC_Init+0xfc>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 80013c8:	4b20      	ldr	r3, [pc, #128]	; (800144c <MX_LTDC_Init+0xfc>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80013d0:	481e      	ldr	r0, [pc, #120]	; (800144c <MX_LTDC_Init+0xfc>)
 80013d2:	f007 f9eb 	bl	80087ac <HAL_LTDC_Init>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d001      	beq.n	80013e0 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 80013dc:	f001 f932 	bl	8002644 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 80013e0:	2300      	movs	r3, #0
 80013e2:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 80013e4:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 80013e8:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 80013ea:	2300      	movs	r3, #0
 80013ec:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 80013ee:	f44f 7388 	mov.w	r3, #272	; 0x110
 80013f2:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 80013f4:	2302      	movs	r3, #2
 80013f6:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 80013f8:	23ff      	movs	r3, #255	; 0xff
 80013fa:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 80013fc:	2300      	movs	r3, #0
 80013fe:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8001400:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001404:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8001406:	2307      	movs	r3, #7
 8001408:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 800140a:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 800140e:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 480;
 8001410:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001414:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 272;
 8001416:	f44f 7388 	mov.w	r3, #272	; 0x110
 800141a:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 800141c:	2300      	movs	r3, #0
 800141e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 8001422:	2300      	movs	r3, #0
 8001424:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 8001428:	2300      	movs	r3, #0
 800142a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 800142e:	1d3b      	adds	r3, r7, #4
 8001430:	2200      	movs	r2, #0
 8001432:	4619      	mov	r1, r3
 8001434:	4805      	ldr	r0, [pc, #20]	; (800144c <MX_LTDC_Init+0xfc>)
 8001436:	f007 fb4b 	bl	8008ad0 <HAL_LTDC_ConfigLayer>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 8001440:	f001 f900 	bl	8002644 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8001444:	bf00      	nop
 8001446:	3738      	adds	r7, #56	; 0x38
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	20008ad8 	.word	0x20008ad8
 8001450:	40016800 	.word	0x40016800

08001454 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8001458:	4b06      	ldr	r3, [pc, #24]	; (8001474 <MX_RNG_Init+0x20>)
 800145a:	4a07      	ldr	r2, [pc, #28]	; (8001478 <MX_RNG_Init+0x24>)
 800145c:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 800145e:	4805      	ldr	r0, [pc, #20]	; (8001474 <MX_RNG_Init+0x20>)
 8001460:	f008 fe12 	bl	800a088 <HAL_RNG_Init>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 800146a:	f001 f8eb 	bl	8002644 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 800146e:	bf00      	nop
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	20008d14 	.word	0x20008d14
 8001478:	50060800 	.word	0x50060800

0800147c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b092      	sub	sp, #72	; 0x48
 8001480:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001482:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001486:	2200      	movs	r2, #0
 8001488:	601a      	str	r2, [r3, #0]
 800148a:	605a      	str	r2, [r3, #4]
 800148c:	609a      	str	r2, [r3, #8]
 800148e:	60da      	str	r2, [r3, #12]
 8001490:	611a      	str	r2, [r3, #16]
 8001492:	615a      	str	r2, [r3, #20]
  RTC_DateTypeDef sDate = {0};
 8001494:	2300      	movs	r3, #0
 8001496:	62fb      	str	r3, [r7, #44]	; 0x2c
  RTC_AlarmTypeDef sAlarm = {0};
 8001498:	463b      	mov	r3, r7
 800149a:	222c      	movs	r2, #44	; 0x2c
 800149c:	2100      	movs	r1, #0
 800149e:	4618      	mov	r0, r3
 80014a0:	f01b f8d1 	bl	801c646 <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80014a4:	4b46      	ldr	r3, [pc, #280]	; (80015c0 <MX_RTC_Init+0x144>)
 80014a6:	4a47      	ldr	r2, [pc, #284]	; (80015c4 <MX_RTC_Init+0x148>)
 80014a8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80014aa:	4b45      	ldr	r3, [pc, #276]	; (80015c0 <MX_RTC_Init+0x144>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80014b0:	4b43      	ldr	r3, [pc, #268]	; (80015c0 <MX_RTC_Init+0x144>)
 80014b2:	227f      	movs	r2, #127	; 0x7f
 80014b4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80014b6:	4b42      	ldr	r3, [pc, #264]	; (80015c0 <MX_RTC_Init+0x144>)
 80014b8:	22ff      	movs	r2, #255	; 0xff
 80014ba:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80014bc:	4b40      	ldr	r3, [pc, #256]	; (80015c0 <MX_RTC_Init+0x144>)
 80014be:	2200      	movs	r2, #0
 80014c0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80014c2:	4b3f      	ldr	r3, [pc, #252]	; (80015c0 <MX_RTC_Init+0x144>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80014c8:	4b3d      	ldr	r3, [pc, #244]	; (80015c0 <MX_RTC_Init+0x144>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80014ce:	483c      	ldr	r0, [pc, #240]	; (80015c0 <MX_RTC_Init+0x144>)
 80014d0:	f008 fe04 	bl	800a0dc <HAL_RTC_Init>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <MX_RTC_Init+0x62>
  {
    Error_Handler();
 80014da:	f001 f8b3 	bl	8002644 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80014de:	2300      	movs	r3, #0
 80014e0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  sTime.Minutes = 0x0;
 80014e4:	2300      	movs	r3, #0
 80014e6:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  sTime.Seconds = 0x0;
 80014ea:	2300      	movs	r3, #0
 80014ec:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80014f0:	2300      	movs	r3, #0
 80014f2:	643b      	str	r3, [r7, #64]	; 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80014f4:	2300      	movs	r3, #0
 80014f6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80014f8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80014fc:	2201      	movs	r2, #1
 80014fe:	4619      	mov	r1, r3
 8001500:	482f      	ldr	r0, [pc, #188]	; (80015c0 <MX_RTC_Init+0x144>)
 8001502:	f008 fe67 	bl	800a1d4 <HAL_RTC_SetTime>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d001      	beq.n	8001510 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 800150c:	f001 f89a 	bl	8002644 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001510:	2301      	movs	r3, #1
 8001512:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sDate.Month = RTC_MONTH_JANUARY;
 8001516:	2301      	movs	r3, #1
 8001518:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sDate.Date = 0x1;
 800151c:	2301      	movs	r3, #1
 800151e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sDate.Year = 0x0;
 8001522:	2300      	movs	r3, #0
 8001524:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001528:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800152c:	2201      	movs	r2, #1
 800152e:	4619      	mov	r1, r3
 8001530:	4823      	ldr	r0, [pc, #140]	; (80015c0 <MX_RTC_Init+0x144>)
 8001532:	f008 ff0d 	bl	800a350 <HAL_RTC_SetDate>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <MX_RTC_Init+0xc4>
  {
    Error_Handler();
 800153c:	f001 f882 	bl	8002644 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8001540:	2300      	movs	r3, #0
 8001542:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8001544:	2300      	movs	r3, #0
 8001546:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8001548:	2300      	movs	r3, #0
 800154a:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 800154c:	2300      	movs	r3, #0
 800154e:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001550:	2300      	movs	r3, #0
 8001552:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001554:	2300      	movs	r3, #0
 8001556:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001558:	2300      	movs	r3, #0
 800155a:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800155c:	2300      	movs	r3, #0
 800155e:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001560:	2300      	movs	r3, #0
 8001562:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmDateWeekDay = 0x1;
 8001564:	2301      	movs	r3, #1
 8001566:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  sAlarm.Alarm = RTC_ALARM_A;
 800156a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800156e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001570:	463b      	mov	r3, r7
 8001572:	2201      	movs	r2, #1
 8001574:	4619      	mov	r1, r3
 8001576:	4812      	ldr	r0, [pc, #72]	; (80015c0 <MX_RTC_Init+0x144>)
 8001578:	f008 ff92 	bl	800a4a0 <HAL_RTC_SetAlarm>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d001      	beq.n	8001586 <MX_RTC_Init+0x10a>
  {
    Error_Handler();
 8001582:	f001 f85f 	bl	8002644 <Error_Handler>
  }
  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 8001586:	f44f 7300 	mov.w	r3, #512	; 0x200
 800158a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800158c:	463b      	mov	r3, r7
 800158e:	2201      	movs	r2, #1
 8001590:	4619      	mov	r1, r3
 8001592:	480b      	ldr	r0, [pc, #44]	; (80015c0 <MX_RTC_Init+0x144>)
 8001594:	f008 ff84 	bl	800a4a0 <HAL_RTC_SetAlarm>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d001      	beq.n	80015a2 <MX_RTC_Init+0x126>
  {
    Error_Handler();
 800159e:	f001 f851 	bl	8002644 <Error_Handler>
  }
  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 80015a2:	2202      	movs	r2, #2
 80015a4:	2100      	movs	r1, #0
 80015a6:	4806      	ldr	r0, [pc, #24]	; (80015c0 <MX_RTC_Init+0x144>)
 80015a8:	f009 f904 	bl	800a7b4 <HAL_RTCEx_SetTimeStamp>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <MX_RTC_Init+0x13a>
  {
    Error_Handler();
 80015b2:	f001 f847 	bl	8002644 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80015b6:	bf00      	nop
 80015b8:	3748      	adds	r7, #72	; 0x48
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	20008cb4 	.word	0x20008cb4
 80015c4:	40002800 	.word	0x40002800

080015c8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80015cc:	4b1b      	ldr	r3, [pc, #108]	; (800163c <MX_SPI2_Init+0x74>)
 80015ce:	4a1c      	ldr	r2, [pc, #112]	; (8001640 <MX_SPI2_Init+0x78>)
 80015d0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80015d2:	4b1a      	ldr	r3, [pc, #104]	; (800163c <MX_SPI2_Init+0x74>)
 80015d4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80015d8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80015da:	4b18      	ldr	r3, [pc, #96]	; (800163c <MX_SPI2_Init+0x74>)
 80015dc:	2200      	movs	r2, #0
 80015de:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80015e0:	4b16      	ldr	r3, [pc, #88]	; (800163c <MX_SPI2_Init+0x74>)
 80015e2:	f44f 7240 	mov.w	r2, #768	; 0x300
 80015e6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015e8:	4b14      	ldr	r3, [pc, #80]	; (800163c <MX_SPI2_Init+0x74>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015ee:	4b13      	ldr	r3, [pc, #76]	; (800163c <MX_SPI2_Init+0x74>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80015f4:	4b11      	ldr	r3, [pc, #68]	; (800163c <MX_SPI2_Init+0x74>)
 80015f6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80015fa:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80015fc:	4b0f      	ldr	r3, [pc, #60]	; (800163c <MX_SPI2_Init+0x74>)
 80015fe:	2200      	movs	r2, #0
 8001600:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001602:	4b0e      	ldr	r3, [pc, #56]	; (800163c <MX_SPI2_Init+0x74>)
 8001604:	2200      	movs	r2, #0
 8001606:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001608:	4b0c      	ldr	r3, [pc, #48]	; (800163c <MX_SPI2_Init+0x74>)
 800160a:	2200      	movs	r2, #0
 800160c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800160e:	4b0b      	ldr	r3, [pc, #44]	; (800163c <MX_SPI2_Init+0x74>)
 8001610:	2200      	movs	r2, #0
 8001612:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001614:	4b09      	ldr	r3, [pc, #36]	; (800163c <MX_SPI2_Init+0x74>)
 8001616:	2207      	movs	r2, #7
 8001618:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800161a:	4b08      	ldr	r3, [pc, #32]	; (800163c <MX_SPI2_Init+0x74>)
 800161c:	2200      	movs	r2, #0
 800161e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001620:	4b06      	ldr	r3, [pc, #24]	; (800163c <MX_SPI2_Init+0x74>)
 8001622:	2208      	movs	r2, #8
 8001624:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001626:	4805      	ldr	r0, [pc, #20]	; (800163c <MX_SPI2_Init+0x74>)
 8001628:	f009 f999 	bl	800a95e <HAL_SPI_Init>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001632:	f001 f807 	bl	8002644 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001636:	bf00      	nop
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	200088bc 	.word	0x200088bc
 8001640:	40003800 	.word	0x40003800

08001644 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b088      	sub	sp, #32
 8001648:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800164a:	f107 0310 	add.w	r3, r7, #16
 800164e:	2200      	movs	r2, #0
 8001650:	601a      	str	r2, [r3, #0]
 8001652:	605a      	str	r2, [r3, #4]
 8001654:	609a      	str	r2, [r3, #8]
 8001656:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001658:	1d3b      	adds	r3, r7, #4
 800165a:	2200      	movs	r2, #0
 800165c:	601a      	str	r2, [r3, #0]
 800165e:	605a      	str	r2, [r3, #4]
 8001660:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001662:	4b20      	ldr	r3, [pc, #128]	; (80016e4 <MX_TIM1_Init+0xa0>)
 8001664:	4a20      	ldr	r2, [pc, #128]	; (80016e8 <MX_TIM1_Init+0xa4>)
 8001666:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001668:	4b1e      	ldr	r3, [pc, #120]	; (80016e4 <MX_TIM1_Init+0xa0>)
 800166a:	2200      	movs	r2, #0
 800166c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800166e:	4b1d      	ldr	r3, [pc, #116]	; (80016e4 <MX_TIM1_Init+0xa0>)
 8001670:	2200      	movs	r2, #0
 8001672:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001674:	4b1b      	ldr	r3, [pc, #108]	; (80016e4 <MX_TIM1_Init+0xa0>)
 8001676:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800167a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800167c:	4b19      	ldr	r3, [pc, #100]	; (80016e4 <MX_TIM1_Init+0xa0>)
 800167e:	2200      	movs	r2, #0
 8001680:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001682:	4b18      	ldr	r3, [pc, #96]	; (80016e4 <MX_TIM1_Init+0xa0>)
 8001684:	2200      	movs	r2, #0
 8001686:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001688:	4b16      	ldr	r3, [pc, #88]	; (80016e4 <MX_TIM1_Init+0xa0>)
 800168a:	2200      	movs	r2, #0
 800168c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800168e:	4815      	ldr	r0, [pc, #84]	; (80016e4 <MX_TIM1_Init+0xa0>)
 8001690:	f009 f9f7 	bl	800aa82 <HAL_TIM_Base_Init>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 800169a:	f000 ffd3 	bl	8002644 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800169e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016a2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80016a4:	f107 0310 	add.w	r3, r7, #16
 80016a8:	4619      	mov	r1, r3
 80016aa:	480e      	ldr	r0, [pc, #56]	; (80016e4 <MX_TIM1_Init+0xa0>)
 80016ac:	f009 fcaa 	bl	800b004 <HAL_TIM_ConfigClockSource>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80016b6:	f000 ffc5 	bl	8002644 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016ba:	2300      	movs	r3, #0
 80016bc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80016be:	2300      	movs	r3, #0
 80016c0:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016c2:	2300      	movs	r3, #0
 80016c4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016c6:	1d3b      	adds	r3, r7, #4
 80016c8:	4619      	mov	r1, r3
 80016ca:	4806      	ldr	r0, [pc, #24]	; (80016e4 <MX_TIM1_Init+0xa0>)
 80016cc:	f00a f9de 	bl	800ba8c <HAL_TIMEx_MasterConfigSynchronization>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80016d6:	f000 ffb5 	bl	8002644 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80016da:	bf00      	nop
 80016dc:	3720      	adds	r7, #32
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	20008cd4 	.word	0x20008cd4
 80016e8:	40010000 	.word	0x40010000

080016ec <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b088      	sub	sp, #32
 80016f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016f2:	f107 0310 	add.w	r3, r7, #16
 80016f6:	2200      	movs	r2, #0
 80016f8:	601a      	str	r2, [r3, #0]
 80016fa:	605a      	str	r2, [r3, #4]
 80016fc:	609a      	str	r2, [r3, #8]
 80016fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001700:	1d3b      	adds	r3, r7, #4
 8001702:	2200      	movs	r2, #0
 8001704:	601a      	str	r2, [r3, #0]
 8001706:	605a      	str	r2, [r3, #4]
 8001708:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800170a:	4b1e      	ldr	r3, [pc, #120]	; (8001784 <MX_TIM2_Init+0x98>)
 800170c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001710:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001712:	4b1c      	ldr	r3, [pc, #112]	; (8001784 <MX_TIM2_Init+0x98>)
 8001714:	2200      	movs	r2, #0
 8001716:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001718:	4b1a      	ldr	r3, [pc, #104]	; (8001784 <MX_TIM2_Init+0x98>)
 800171a:	2200      	movs	r2, #0
 800171c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800171e:	4b19      	ldr	r3, [pc, #100]	; (8001784 <MX_TIM2_Init+0x98>)
 8001720:	f04f 32ff 	mov.w	r2, #4294967295
 8001724:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001726:	4b17      	ldr	r3, [pc, #92]	; (8001784 <MX_TIM2_Init+0x98>)
 8001728:	2200      	movs	r2, #0
 800172a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800172c:	4b15      	ldr	r3, [pc, #84]	; (8001784 <MX_TIM2_Init+0x98>)
 800172e:	2200      	movs	r2, #0
 8001730:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001732:	4814      	ldr	r0, [pc, #80]	; (8001784 <MX_TIM2_Init+0x98>)
 8001734:	f009 f9a5 	bl	800aa82 <HAL_TIM_Base_Init>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d001      	beq.n	8001742 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800173e:	f000 ff81 	bl	8002644 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001742:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001746:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001748:	f107 0310 	add.w	r3, r7, #16
 800174c:	4619      	mov	r1, r3
 800174e:	480d      	ldr	r0, [pc, #52]	; (8001784 <MX_TIM2_Init+0x98>)
 8001750:	f009 fc58 	bl	800b004 <HAL_TIM_ConfigClockSource>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800175a:	f000 ff73 	bl	8002644 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800175e:	2300      	movs	r3, #0
 8001760:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001762:	2300      	movs	r3, #0
 8001764:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001766:	1d3b      	adds	r3, r7, #4
 8001768:	4619      	mov	r1, r3
 800176a:	4806      	ldr	r0, [pc, #24]	; (8001784 <MX_TIM2_Init+0x98>)
 800176c:	f00a f98e 	bl	800ba8c <HAL_TIMEx_MasterConfigSynchronization>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d001      	beq.n	800177a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001776:	f000 ff65 	bl	8002644 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800177a:	bf00      	nop
 800177c:	3720      	adds	r7, #32
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	20008de8 	.word	0x20008de8

08001788 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b094      	sub	sp, #80	; 0x50
 800178c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800178e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001792:	2200      	movs	r2, #0
 8001794:	601a      	str	r2, [r3, #0]
 8001796:	605a      	str	r2, [r3, #4]
 8001798:	609a      	str	r2, [r3, #8]
 800179a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800179c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80017a0:	2200      	movs	r2, #0
 80017a2:	601a      	str	r2, [r3, #0]
 80017a4:	605a      	str	r2, [r3, #4]
 80017a6:	609a      	str	r2, [r3, #8]
 80017a8:	60da      	str	r2, [r3, #12]
 80017aa:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017ac:	f107 0320 	add.w	r3, r7, #32
 80017b0:	2200      	movs	r2, #0
 80017b2:	601a      	str	r2, [r3, #0]
 80017b4:	605a      	str	r2, [r3, #4]
 80017b6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017b8:	1d3b      	adds	r3, r7, #4
 80017ba:	2200      	movs	r2, #0
 80017bc:	601a      	str	r2, [r3, #0]
 80017be:	605a      	str	r2, [r3, #4]
 80017c0:	609a      	str	r2, [r3, #8]
 80017c2:	60da      	str	r2, [r3, #12]
 80017c4:	611a      	str	r2, [r3, #16]
 80017c6:	615a      	str	r2, [r3, #20]
 80017c8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80017ca:	4b34      	ldr	r3, [pc, #208]	; (800189c <MX_TIM3_Init+0x114>)
 80017cc:	4a34      	ldr	r2, [pc, #208]	; (80018a0 <MX_TIM3_Init+0x118>)
 80017ce:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80017d0:	4b32      	ldr	r3, [pc, #200]	; (800189c <MX_TIM3_Init+0x114>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017d6:	4b31      	ldr	r3, [pc, #196]	; (800189c <MX_TIM3_Init+0x114>)
 80017d8:	2200      	movs	r2, #0
 80017da:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80017dc:	4b2f      	ldr	r3, [pc, #188]	; (800189c <MX_TIM3_Init+0x114>)
 80017de:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017e2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017e4:	4b2d      	ldr	r3, [pc, #180]	; (800189c <MX_TIM3_Init+0x114>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017ea:	4b2c      	ldr	r3, [pc, #176]	; (800189c <MX_TIM3_Init+0x114>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80017f0:	482a      	ldr	r0, [pc, #168]	; (800189c <MX_TIM3_Init+0x114>)
 80017f2:	f009 f946 	bl	800aa82 <HAL_TIM_Base_Init>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d001      	beq.n	8001800 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 80017fc:	f000 ff22 	bl	8002644 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001800:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001804:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001806:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800180a:	4619      	mov	r1, r3
 800180c:	4823      	ldr	r0, [pc, #140]	; (800189c <MX_TIM3_Init+0x114>)
 800180e:	f009 fbf9 	bl	800b004 <HAL_TIM_ConfigClockSource>
 8001812:	4603      	mov	r3, r0
 8001814:	2b00      	cmp	r3, #0
 8001816:	d001      	beq.n	800181c <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001818:	f000 ff14 	bl	8002644 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800181c:	481f      	ldr	r0, [pc, #124]	; (800189c <MX_TIM3_Init+0x114>)
 800181e:	f009 f985 	bl	800ab2c <HAL_TIM_PWM_Init>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	d001      	beq.n	800182c <MX_TIM3_Init+0xa4>
  {
    Error_Handler();
 8001828:	f000 ff0c 	bl	8002644 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 800182c:	2300      	movs	r3, #0
 800182e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8001830:	2300      	movs	r3, #0
 8001832:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8001834:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001838:	4619      	mov	r1, r3
 800183a:	4818      	ldr	r0, [pc, #96]	; (800189c <MX_TIM3_Init+0x114>)
 800183c:	f009 fc9c 	bl	800b178 <HAL_TIM_SlaveConfigSynchro>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <MX_TIM3_Init+0xc2>
  {
    Error_Handler();
 8001846:	f000 fefd 	bl	8002644 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800184a:	2300      	movs	r3, #0
 800184c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800184e:	2300      	movs	r3, #0
 8001850:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001852:	f107 0320 	add.w	r3, r7, #32
 8001856:	4619      	mov	r1, r3
 8001858:	4810      	ldr	r0, [pc, #64]	; (800189c <MX_TIM3_Init+0x114>)
 800185a:	f00a f917 	bl	800ba8c <HAL_TIMEx_MasterConfigSynchronization>
 800185e:	4603      	mov	r3, r0
 8001860:	2b00      	cmp	r3, #0
 8001862:	d001      	beq.n	8001868 <MX_TIM3_Init+0xe0>
  {
    Error_Handler();
 8001864:	f000 feee 	bl	8002644 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001868:	2360      	movs	r3, #96	; 0x60
 800186a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800186c:	2300      	movs	r3, #0
 800186e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001870:	2300      	movs	r3, #0
 8001872:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001874:	2300      	movs	r3, #0
 8001876:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001878:	1d3b      	adds	r3, r7, #4
 800187a:	2200      	movs	r2, #0
 800187c:	4619      	mov	r1, r3
 800187e:	4807      	ldr	r0, [pc, #28]	; (800189c <MX_TIM3_Init+0x114>)
 8001880:	f009 faa8 	bl	800add4 <HAL_TIM_PWM_ConfigChannel>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d001      	beq.n	800188e <MX_TIM3_Init+0x106>
  {
    Error_Handler();
 800188a:	f000 fedb 	bl	8002644 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800188e:	4803      	ldr	r0, [pc, #12]	; (800189c <MX_TIM3_Init+0x114>)
 8001890:	f002 ffc4 	bl	800481c <HAL_TIM_MspPostInit>

}
 8001894:	bf00      	nop
 8001896:	3750      	adds	r7, #80	; 0x50
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}
 800189c:	20008a98 	.word	0x20008a98
 80018a0:	40000400 	.word	0x40000400

080018a4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b088      	sub	sp, #32
 80018a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018aa:	f107 0310 	add.w	r3, r7, #16
 80018ae:	2200      	movs	r2, #0
 80018b0:	601a      	str	r2, [r3, #0]
 80018b2:	605a      	str	r2, [r3, #4]
 80018b4:	609a      	str	r2, [r3, #8]
 80018b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018b8:	1d3b      	adds	r3, r7, #4
 80018ba:	2200      	movs	r2, #0
 80018bc:	601a      	str	r2, [r3, #0]
 80018be:	605a      	str	r2, [r3, #4]
 80018c0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80018c2:	4b1d      	ldr	r3, [pc, #116]	; (8001938 <MX_TIM5_Init+0x94>)
 80018c4:	4a1d      	ldr	r2, [pc, #116]	; (800193c <MX_TIM5_Init+0x98>)
 80018c6:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80018c8:	4b1b      	ldr	r3, [pc, #108]	; (8001938 <MX_TIM5_Init+0x94>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018ce:	4b1a      	ldr	r3, [pc, #104]	; (8001938 <MX_TIM5_Init+0x94>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80018d4:	4b18      	ldr	r3, [pc, #96]	; (8001938 <MX_TIM5_Init+0x94>)
 80018d6:	f04f 32ff 	mov.w	r2, #4294967295
 80018da:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018dc:	4b16      	ldr	r3, [pc, #88]	; (8001938 <MX_TIM5_Init+0x94>)
 80018de:	2200      	movs	r2, #0
 80018e0:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018e2:	4b15      	ldr	r3, [pc, #84]	; (8001938 <MX_TIM5_Init+0x94>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80018e8:	4813      	ldr	r0, [pc, #76]	; (8001938 <MX_TIM5_Init+0x94>)
 80018ea:	f009 f8ca 	bl	800aa82 <HAL_TIM_Base_Init>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 80018f4:	f000 fea6 	bl	8002644 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018fc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80018fe:	f107 0310 	add.w	r3, r7, #16
 8001902:	4619      	mov	r1, r3
 8001904:	480c      	ldr	r0, [pc, #48]	; (8001938 <MX_TIM5_Init+0x94>)
 8001906:	f009 fb7d 	bl	800b004 <HAL_TIM_ConfigClockSource>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d001      	beq.n	8001914 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8001910:	f000 fe98 	bl	8002644 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001914:	2300      	movs	r3, #0
 8001916:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001918:	2300      	movs	r3, #0
 800191a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800191c:	1d3b      	adds	r3, r7, #4
 800191e:	4619      	mov	r1, r3
 8001920:	4805      	ldr	r0, [pc, #20]	; (8001938 <MX_TIM5_Init+0x94>)
 8001922:	f00a f8b3 	bl	800ba8c <HAL_TIMEx_MasterConfigSynchronization>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 800192c:	f000 fe8a 	bl	8002644 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001930:	bf00      	nop
 8001932:	3720      	adds	r7, #32
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}
 8001938:	20008a58 	.word	0x20008a58
 800193c:	40000c00 	.word	0x40000c00

08001940 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b09a      	sub	sp, #104	; 0x68
 8001944:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001946:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800194a:	2200      	movs	r2, #0
 800194c:	601a      	str	r2, [r3, #0]
 800194e:	605a      	str	r2, [r3, #4]
 8001950:	609a      	str	r2, [r3, #8]
 8001952:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001954:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001958:	2200      	movs	r2, #0
 800195a:	601a      	str	r2, [r3, #0]
 800195c:	605a      	str	r2, [r3, #4]
 800195e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001960:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001964:	2200      	movs	r2, #0
 8001966:	601a      	str	r2, [r3, #0]
 8001968:	605a      	str	r2, [r3, #4]
 800196a:	609a      	str	r2, [r3, #8]
 800196c:	60da      	str	r2, [r3, #12]
 800196e:	611a      	str	r2, [r3, #16]
 8001970:	615a      	str	r2, [r3, #20]
 8001972:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001974:	1d3b      	adds	r3, r7, #4
 8001976:	222c      	movs	r2, #44	; 0x2c
 8001978:	2100      	movs	r1, #0
 800197a:	4618      	mov	r0, r3
 800197c:	f01a fe63 	bl	801c646 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001980:	4b42      	ldr	r3, [pc, #264]	; (8001a8c <MX_TIM8_Init+0x14c>)
 8001982:	4a43      	ldr	r2, [pc, #268]	; (8001a90 <MX_TIM8_Init+0x150>)
 8001984:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001986:	4b41      	ldr	r3, [pc, #260]	; (8001a8c <MX_TIM8_Init+0x14c>)
 8001988:	2200      	movs	r2, #0
 800198a:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800198c:	4b3f      	ldr	r3, [pc, #252]	; (8001a8c <MX_TIM8_Init+0x14c>)
 800198e:	2200      	movs	r2, #0
 8001990:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001992:	4b3e      	ldr	r3, [pc, #248]	; (8001a8c <MX_TIM8_Init+0x14c>)
 8001994:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001998:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800199a:	4b3c      	ldr	r3, [pc, #240]	; (8001a8c <MX_TIM8_Init+0x14c>)
 800199c:	2200      	movs	r2, #0
 800199e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80019a0:	4b3a      	ldr	r3, [pc, #232]	; (8001a8c <MX_TIM8_Init+0x14c>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019a6:	4b39      	ldr	r3, [pc, #228]	; (8001a8c <MX_TIM8_Init+0x14c>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80019ac:	4837      	ldr	r0, [pc, #220]	; (8001a8c <MX_TIM8_Init+0x14c>)
 80019ae:	f009 f868 	bl	800aa82 <HAL_TIM_Base_Init>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d001      	beq.n	80019bc <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 80019b8:	f000 fe44 	bl	8002644 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019c0:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80019c2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80019c6:	4619      	mov	r1, r3
 80019c8:	4830      	ldr	r0, [pc, #192]	; (8001a8c <MX_TIM8_Init+0x14c>)
 80019ca:	f009 fb1b 	bl	800b004 <HAL_TIM_ConfigClockSource>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d001      	beq.n	80019d8 <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 80019d4:	f000 fe36 	bl	8002644 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80019d8:	482c      	ldr	r0, [pc, #176]	; (8001a8c <MX_TIM8_Init+0x14c>)
 80019da:	f009 f8a7 	bl	800ab2c <HAL_TIM_PWM_Init>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 80019e4:	f000 fe2e 	bl	8002644 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019e8:	2300      	movs	r3, #0
 80019ea:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80019ec:	2300      	movs	r3, #0
 80019ee:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019f0:	2300      	movs	r3, #0
 80019f2:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80019f4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80019f8:	4619      	mov	r1, r3
 80019fa:	4824      	ldr	r0, [pc, #144]	; (8001a8c <MX_TIM8_Init+0x14c>)
 80019fc:	f00a f846 	bl	800ba8c <HAL_TIMEx_MasterConfigSynchronization>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d001      	beq.n	8001a0a <MX_TIM8_Init+0xca>
  {
    Error_Handler();
 8001a06:	f000 fe1d 	bl	8002644 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a0a:	2360      	movs	r3, #96	; 0x60
 8001a0c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a12:	2300      	movs	r3, #0
 8001a14:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a16:	2300      	movs	r3, #0
 8001a18:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001a22:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001a26:	220c      	movs	r2, #12
 8001a28:	4619      	mov	r1, r3
 8001a2a:	4818      	ldr	r0, [pc, #96]	; (8001a8c <MX_TIM8_Init+0x14c>)
 8001a2c:	f009 f9d2 	bl	800add4 <HAL_TIM_PWM_ConfigChannel>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d001      	beq.n	8001a3a <MX_TIM8_Init+0xfa>
  {
    Error_Handler();
 8001a36:	f000 fe05 	bl	8002644 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001a42:	2300      	movs	r3, #0
 8001a44:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001a46:	2300      	movs	r3, #0
 8001a48:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001a4e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a52:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001a54:	2300      	movs	r3, #0
 8001a56:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001a5c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001a60:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001a62:	2300      	movs	r3, #0
 8001a64:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001a66:	2300      	movs	r3, #0
 8001a68:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001a6a:	1d3b      	adds	r3, r7, #4
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	4807      	ldr	r0, [pc, #28]	; (8001a8c <MX_TIM8_Init+0x14c>)
 8001a70:	f00a f89a 	bl	800bba8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d001      	beq.n	8001a7e <MX_TIM8_Init+0x13e>
  {
    Error_Handler();
 8001a7a:	f000 fde3 	bl	8002644 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001a7e:	4803      	ldr	r0, [pc, #12]	; (8001a8c <MX_TIM8_Init+0x14c>)
 8001a80:	f002 fecc 	bl	800481c <HAL_TIM_MspPostInit>

}
 8001a84:	bf00      	nop
 8001a86:	3768      	adds	r7, #104	; 0x68
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	200089a0 	.word	0x200089a0
 8001a90:	40010400 	.word	0x40010400

08001a94 <MX_UART7_Init>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART7_Init(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8001a98:	4b14      	ldr	r3, [pc, #80]	; (8001aec <MX_UART7_Init+0x58>)
 8001a9a:	4a15      	ldr	r2, [pc, #84]	; (8001af0 <MX_UART7_Init+0x5c>)
 8001a9c:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 8001a9e:	4b13      	ldr	r3, [pc, #76]	; (8001aec <MX_UART7_Init+0x58>)
 8001aa0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001aa4:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8001aa6:	4b11      	ldr	r3, [pc, #68]	; (8001aec <MX_UART7_Init+0x58>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8001aac:	4b0f      	ldr	r3, [pc, #60]	; (8001aec <MX_UART7_Init+0x58>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8001ab2:	4b0e      	ldr	r3, [pc, #56]	; (8001aec <MX_UART7_Init+0x58>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8001ab8:	4b0c      	ldr	r3, [pc, #48]	; (8001aec <MX_UART7_Init+0x58>)
 8001aba:	220c      	movs	r2, #12
 8001abc:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001abe:	4b0b      	ldr	r3, [pc, #44]	; (8001aec <MX_UART7_Init+0x58>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ac4:	4b09      	ldr	r3, [pc, #36]	; (8001aec <MX_UART7_Init+0x58>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001aca:	4b08      	ldr	r3, [pc, #32]	; (8001aec <MX_UART7_Init+0x58>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	621a      	str	r2, [r3, #32]
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ad0:	4b06      	ldr	r3, [pc, #24]	; (8001aec <MX_UART7_Init+0x58>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8001ad6:	4805      	ldr	r0, [pc, #20]	; (8001aec <MX_UART7_Init+0x58>)
 8001ad8:	f00a f902 	bl	800bce0 <HAL_UART_Init>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d001      	beq.n	8001ae6 <MX_UART7_Init+0x52>
  {
    Error_Handler();
 8001ae2:	f000 fdaf 	bl	8002644 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 8001ae6:	bf00      	nop
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	20008920 	.word	0x20008920
 8001af0:	40007800 	.word	0x40007800

08001af4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001af8:	4b14      	ldr	r3, [pc, #80]	; (8001b4c <MX_USART1_UART_Init+0x58>)
 8001afa:	4a15      	ldr	r2, [pc, #84]	; (8001b50 <MX_USART1_UART_Init+0x5c>)
 8001afc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001afe:	4b13      	ldr	r3, [pc, #76]	; (8001b4c <MX_USART1_UART_Init+0x58>)
 8001b00:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b04:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b06:	4b11      	ldr	r3, [pc, #68]	; (8001b4c <MX_USART1_UART_Init+0x58>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b0c:	4b0f      	ldr	r3, [pc, #60]	; (8001b4c <MX_USART1_UART_Init+0x58>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b12:	4b0e      	ldr	r3, [pc, #56]	; (8001b4c <MX_USART1_UART_Init+0x58>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b18:	4b0c      	ldr	r3, [pc, #48]	; (8001b4c <MX_USART1_UART_Init+0x58>)
 8001b1a:	220c      	movs	r2, #12
 8001b1c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b1e:	4b0b      	ldr	r3, [pc, #44]	; (8001b4c <MX_USART1_UART_Init+0x58>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b24:	4b09      	ldr	r3, [pc, #36]	; (8001b4c <MX_USART1_UART_Init+0x58>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b2a:	4b08      	ldr	r3, [pc, #32]	; (8001b4c <MX_USART1_UART_Init+0x58>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b30:	4b06      	ldr	r3, [pc, #24]	; (8001b4c <MX_USART1_UART_Init+0x58>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b36:	4805      	ldr	r0, [pc, #20]	; (8001b4c <MX_USART1_UART_Init+0x58>)
 8001b38:	f00a f8d2 	bl	800bce0 <HAL_UART_Init>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d001      	beq.n	8001b46 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001b42:	f000 fd7f 	bl	8002644 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b46:	bf00      	nop
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	20008c14 	.word	0x20008c14
 8001b50:	40011000 	.word	0x40011000

08001b54 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001b58:	4b14      	ldr	r3, [pc, #80]	; (8001bac <MX_USART6_UART_Init+0x58>)
 8001b5a:	4a15      	ldr	r2, [pc, #84]	; (8001bb0 <MX_USART6_UART_Init+0x5c>)
 8001b5c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001b5e:	4b13      	ldr	r3, [pc, #76]	; (8001bac <MX_USART6_UART_Init+0x58>)
 8001b60:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b64:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001b66:	4b11      	ldr	r3, [pc, #68]	; (8001bac <MX_USART6_UART_Init+0x58>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001b6c:	4b0f      	ldr	r3, [pc, #60]	; (8001bac <MX_USART6_UART_Init+0x58>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001b72:	4b0e      	ldr	r3, [pc, #56]	; (8001bac <MX_USART6_UART_Init+0x58>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001b78:	4b0c      	ldr	r3, [pc, #48]	; (8001bac <MX_USART6_UART_Init+0x58>)
 8001b7a:	220c      	movs	r2, #12
 8001b7c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b7e:	4b0b      	ldr	r3, [pc, #44]	; (8001bac <MX_USART6_UART_Init+0x58>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b84:	4b09      	ldr	r3, [pc, #36]	; (8001bac <MX_USART6_UART_Init+0x58>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b8a:	4b08      	ldr	r3, [pc, #32]	; (8001bac <MX_USART6_UART_Init+0x58>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b90:	4b06      	ldr	r3, [pc, #24]	; (8001bac <MX_USART6_UART_Init+0x58>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001b96:	4805      	ldr	r0, [pc, #20]	; (8001bac <MX_USART6_UART_Init+0x58>)
 8001b98:	f00a f8a2 	bl	800bce0 <HAL_UART_Init>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d001      	beq.n	8001ba6 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 8001ba2:	f000 fd4f 	bl	8002644 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001ba6:	bf00      	nop
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	20008d24 	.word	0x20008d24
 8001bb0:	40011400 	.word	0x40011400

08001bb4 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b088      	sub	sp, #32
 8001bb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8001bba:	1d3b      	adds	r3, r7, #4
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	601a      	str	r2, [r3, #0]
 8001bc0:	605a      	str	r2, [r3, #4]
 8001bc2:	609a      	str	r2, [r3, #8]
 8001bc4:	60da      	str	r2, [r3, #12]
 8001bc6:	611a      	str	r2, [r3, #16]
 8001bc8:	615a      	str	r2, [r3, #20]
 8001bca:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001bcc:	4b1e      	ldr	r3, [pc, #120]	; (8001c48 <MX_FMC_Init+0x94>)
 8001bce:	4a1f      	ldr	r2, [pc, #124]	; (8001c4c <MX_FMC_Init+0x98>)
 8001bd0:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8001bd2:	4b1d      	ldr	r3, [pc, #116]	; (8001c48 <MX_FMC_Init+0x94>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001bd8:	4b1b      	ldr	r3, [pc, #108]	; (8001c48 <MX_FMC_Init+0x94>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8001bde:	4b1a      	ldr	r3, [pc, #104]	; (8001c48 <MX_FMC_Init+0x94>)
 8001be0:	2204      	movs	r2, #4
 8001be2:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8001be4:	4b18      	ldr	r3, [pc, #96]	; (8001c48 <MX_FMC_Init+0x94>)
 8001be6:	2210      	movs	r2, #16
 8001be8:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001bea:	4b17      	ldr	r3, [pc, #92]	; (8001c48 <MX_FMC_Init+0x94>)
 8001bec:	2240      	movs	r2, #64	; 0x40
 8001bee:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 8001bf0:	4b15      	ldr	r3, [pc, #84]	; (8001c48 <MX_FMC_Init+0x94>)
 8001bf2:	2280      	movs	r2, #128	; 0x80
 8001bf4:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001bf6:	4b14      	ldr	r3, [pc, #80]	; (8001c48 <MX_FMC_Init+0x94>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 8001bfc:	4b12      	ldr	r3, [pc, #72]	; (8001c48 <MX_FMC_Init+0x94>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8001c02:	4b11      	ldr	r3, [pc, #68]	; (8001c48 <MX_FMC_Init+0x94>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8001c08:	4b0f      	ldr	r3, [pc, #60]	; (8001c48 <MX_FMC_Init+0x94>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 16;
 8001c0e:	2310      	movs	r3, #16
 8001c10:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 16;
 8001c12:	2310      	movs	r3, #16
 8001c14:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 16;
 8001c16:	2310      	movs	r3, #16
 8001c18:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 16;
 8001c1a:	2310      	movs	r3, #16
 8001c1c:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 16;
 8001c1e:	2310      	movs	r3, #16
 8001c20:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 16;
 8001c22:	2310      	movs	r3, #16
 8001c24:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 16;
 8001c26:	2310      	movs	r3, #16
 8001c28:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001c2a:	1d3b      	adds	r3, r7, #4
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	4806      	ldr	r0, [pc, #24]	; (8001c48 <MX_FMC_Init+0x94>)
 8001c30:	f008 fe16 	bl	800a860 <HAL_SDRAM_Init>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d001      	beq.n	8001c3e <MX_FMC_Init+0x8a>
  {
    Error_Handler( );
 8001c3a:	f000 fd03 	bl	8002644 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001c3e:	bf00      	nop
 8001c40:	3720      	adds	r7, #32
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	20008e2c 	.word	0x20008e2c
 8001c4c:	a0000140 	.word	0xa0000140

08001c50 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b090      	sub	sp, #64	; 0x40
 8001c54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c56:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	601a      	str	r2, [r3, #0]
 8001c5e:	605a      	str	r2, [r3, #4]
 8001c60:	609a      	str	r2, [r3, #8]
 8001c62:	60da      	str	r2, [r3, #12]
 8001c64:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c66:	4bb0      	ldr	r3, [pc, #704]	; (8001f28 <MX_GPIO_Init+0x2d8>)
 8001c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c6a:	4aaf      	ldr	r2, [pc, #700]	; (8001f28 <MX_GPIO_Init+0x2d8>)
 8001c6c:	f043 0310 	orr.w	r3, r3, #16
 8001c70:	6313      	str	r3, [r2, #48]	; 0x30
 8001c72:	4bad      	ldr	r3, [pc, #692]	; (8001f28 <MX_GPIO_Init+0x2d8>)
 8001c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c76:	f003 0310 	and.w	r3, r3, #16
 8001c7a:	62bb      	str	r3, [r7, #40]	; 0x28
 8001c7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001c7e:	4baa      	ldr	r3, [pc, #680]	; (8001f28 <MX_GPIO_Init+0x2d8>)
 8001c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c82:	4aa9      	ldr	r2, [pc, #676]	; (8001f28 <MX_GPIO_Init+0x2d8>)
 8001c84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c88:	6313      	str	r3, [r2, #48]	; 0x30
 8001c8a:	4ba7      	ldr	r3, [pc, #668]	; (8001f28 <MX_GPIO_Init+0x2d8>)
 8001c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c92:	627b      	str	r3, [r7, #36]	; 0x24
 8001c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c96:	4ba4      	ldr	r3, [pc, #656]	; (8001f28 <MX_GPIO_Init+0x2d8>)
 8001c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9a:	4aa3      	ldr	r2, [pc, #652]	; (8001f28 <MX_GPIO_Init+0x2d8>)
 8001c9c:	f043 0302 	orr.w	r3, r3, #2
 8001ca0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ca2:	4ba1      	ldr	r3, [pc, #644]	; (8001f28 <MX_GPIO_Init+0x2d8>)
 8001ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca6:	f003 0302 	and.w	r3, r3, #2
 8001caa:	623b      	str	r3, [r7, #32]
 8001cac:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cae:	4b9e      	ldr	r3, [pc, #632]	; (8001f28 <MX_GPIO_Init+0x2d8>)
 8001cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb2:	4a9d      	ldr	r2, [pc, #628]	; (8001f28 <MX_GPIO_Init+0x2d8>)
 8001cb4:	f043 0301 	orr.w	r3, r3, #1
 8001cb8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cba:	4b9b      	ldr	r3, [pc, #620]	; (8001f28 <MX_GPIO_Init+0x2d8>)
 8001cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cbe:	f003 0301 	and.w	r3, r3, #1
 8001cc2:	61fb      	str	r3, [r7, #28]
 8001cc4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001cc6:	4b98      	ldr	r3, [pc, #608]	; (8001f28 <MX_GPIO_Init+0x2d8>)
 8001cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cca:	4a97      	ldr	r2, [pc, #604]	; (8001f28 <MX_GPIO_Init+0x2d8>)
 8001ccc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001cd0:	6313      	str	r3, [r2, #48]	; 0x30
 8001cd2:	4b95      	ldr	r3, [pc, #596]	; (8001f28 <MX_GPIO_Init+0x2d8>)
 8001cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001cda:	61bb      	str	r3, [r7, #24]
 8001cdc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cde:	4b92      	ldr	r3, [pc, #584]	; (8001f28 <MX_GPIO_Init+0x2d8>)
 8001ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce2:	4a91      	ldr	r2, [pc, #580]	; (8001f28 <MX_GPIO_Init+0x2d8>)
 8001ce4:	f043 0308 	orr.w	r3, r3, #8
 8001ce8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cea:	4b8f      	ldr	r3, [pc, #572]	; (8001f28 <MX_GPIO_Init+0x2d8>)
 8001cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cee:	f003 0308 	and.w	r3, r3, #8
 8001cf2:	617b      	str	r3, [r7, #20]
 8001cf4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001cf6:	4b8c      	ldr	r3, [pc, #560]	; (8001f28 <MX_GPIO_Init+0x2d8>)
 8001cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfa:	4a8b      	ldr	r2, [pc, #556]	; (8001f28 <MX_GPIO_Init+0x2d8>)
 8001cfc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d00:	6313      	str	r3, [r2, #48]	; 0x30
 8001d02:	4b89      	ldr	r3, [pc, #548]	; (8001f28 <MX_GPIO_Init+0x2d8>)
 8001d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d0a:	613b      	str	r3, [r7, #16]
 8001d0c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8001d0e:	4b86      	ldr	r3, [pc, #536]	; (8001f28 <MX_GPIO_Init+0x2d8>)
 8001d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d12:	4a85      	ldr	r2, [pc, #532]	; (8001f28 <MX_GPIO_Init+0x2d8>)
 8001d14:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d18:	6313      	str	r3, [r2, #48]	; 0x30
 8001d1a:	4b83      	ldr	r3, [pc, #524]	; (8001f28 <MX_GPIO_Init+0x2d8>)
 8001d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d22:	60fb      	str	r3, [r7, #12]
 8001d24:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d26:	4b80      	ldr	r3, [pc, #512]	; (8001f28 <MX_GPIO_Init+0x2d8>)
 8001d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2a:	4a7f      	ldr	r2, [pc, #508]	; (8001f28 <MX_GPIO_Init+0x2d8>)
 8001d2c:	f043 0304 	orr.w	r3, r3, #4
 8001d30:	6313      	str	r3, [r2, #48]	; 0x30
 8001d32:	4b7d      	ldr	r3, [pc, #500]	; (8001f28 <MX_GPIO_Init+0x2d8>)
 8001d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d36:	f003 0304 	and.w	r3, r3, #4
 8001d3a:	60bb      	str	r3, [r7, #8]
 8001d3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d3e:	4b7a      	ldr	r3, [pc, #488]	; (8001f28 <MX_GPIO_Init+0x2d8>)
 8001d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d42:	4a79      	ldr	r2, [pc, #484]	; (8001f28 <MX_GPIO_Init+0x2d8>)
 8001d44:	f043 0320 	orr.w	r3, r3, #32
 8001d48:	6313      	str	r3, [r2, #48]	; 0x30
 8001d4a:	4b77      	ldr	r3, [pc, #476]	; (8001f28 <MX_GPIO_Init+0x2d8>)
 8001d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d4e:	f003 0320 	and.w	r3, r3, #32
 8001d52:	607b      	str	r3, [r7, #4]
 8001d54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d56:	4b74      	ldr	r3, [pc, #464]	; (8001f28 <MX_GPIO_Init+0x2d8>)
 8001d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5a:	4a73      	ldr	r2, [pc, #460]	; (8001f28 <MX_GPIO_Init+0x2d8>)
 8001d5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d60:	6313      	str	r3, [r2, #48]	; 0x30
 8001d62:	4b71      	ldr	r3, [pc, #452]	; (8001f28 <MX_GPIO_Init+0x2d8>)
 8001d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d6a:	603b      	str	r3, [r7, #0]
 8001d6c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED14_Pin|LED15_Pin, GPIO_PIN_RESET);
 8001d6e:	2200      	movs	r2, #0
 8001d70:	2160      	movs	r1, #96	; 0x60
 8001d72:	486e      	ldr	r0, [pc, #440]	; (8001f2c <MX_GPIO_Init+0x2dc>)
 8001d74:	f005 ff50 	bl	8007c18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001d78:	2201      	movs	r2, #1
 8001d7a:	2120      	movs	r1, #32
 8001d7c:	486c      	ldr	r0, [pc, #432]	; (8001f30 <MX_GPIO_Init+0x2e0>)
 8001d7e:	f005 ff4b 	bl	8007c18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED16_GPIO_Port, LED16_Pin, GPIO_PIN_RESET);
 8001d82:	2200      	movs	r2, #0
 8001d84:	2108      	movs	r1, #8
 8001d86:	486a      	ldr	r0, [pc, #424]	; (8001f30 <MX_GPIO_Init+0x2e0>)
 8001d88:	f005 ff46 	bl	8007c18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	2108      	movs	r1, #8
 8001d90:	4868      	ldr	r0, [pc, #416]	; (8001f34 <MX_GPIO_Init+0x2e4>)
 8001d92:	f005 ff41 	bl	8007c18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 8001d96:	2201      	movs	r2, #1
 8001d98:	2108      	movs	r1, #8
 8001d9a:	4867      	ldr	r0, [pc, #412]	; (8001f38 <MX_GPIO_Init+0x2e8>)
 8001d9c:	f005 ff3c 	bl	8007c18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 8001da0:	2201      	movs	r2, #1
 8001da2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001da6:	4863      	ldr	r0, [pc, #396]	; (8001f34 <MX_GPIO_Init+0x2e4>)
 8001da8:	f005 ff36 	bl	8007c18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED13_Pin|LED17_Pin|LED11_Pin|LED12_Pin
 8001dac:	2200      	movs	r2, #0
 8001dae:	f645 6140 	movw	r1, #24128	; 0x5e40
 8001db2:	4862      	ldr	r0, [pc, #392]	; (8001f3c <MX_GPIO_Init+0x2ec>)
 8001db4:	f005 ff30 	bl	8007c18 <HAL_GPIO_WritePin>
                          |LED2_Pin|LED18_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EXT_RST_GPIO_Port, EXT_RST_Pin, GPIO_PIN_RESET);
 8001db8:	2200      	movs	r2, #0
 8001dba:	2108      	movs	r1, #8
 8001dbc:	4860      	ldr	r0, [pc, #384]	; (8001f40 <MX_GPIO_Init+0x2f0>)
 8001dbe:	f005 ff2b 	bl	8007c18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001dc2:	2308      	movs	r3, #8
 8001dc4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001dce:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	4855      	ldr	r0, [pc, #340]	; (8001f2c <MX_GPIO_Init+0x2dc>)
 8001dd6:	f005 fc53 	bl	8007680 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D2_Pin
                           ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D2_Pin
 8001dda:	f643 0323 	movw	r3, #14371	; 0x3823
 8001dde:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de0:	2302      	movs	r3, #2
 8001de2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de4:	2300      	movs	r3, #0
 8001de6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001de8:	2303      	movs	r3, #3
 8001dea:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001dec:	230a      	movs	r3, #10
 8001dee:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001df0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001df4:	4619      	mov	r1, r3
 8001df6:	4853      	ldr	r0, [pc, #332]	; (8001f44 <MX_GPIO_Init+0x2f4>)
 8001df8:	f005 fc42 	bl	8007680 <HAL_GPIO_Init>

  /*Configure GPIO pins : BP2_Pin BP1_Pin */
  GPIO_InitStruct.Pin = BP2_Pin|BP1_Pin;
 8001dfc:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8001e00:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e02:	2300      	movs	r3, #0
 8001e04:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e06:	2300      	movs	r3, #0
 8001e08:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e0a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e0e:	4619      	mov	r1, r3
 8001e10:	484d      	ldr	r0, [pc, #308]	; (8001f48 <MX_GPIO_Init+0x2f8>)
 8001e12:	f005 fc35 	bl	8007680 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED14_Pin LED15_Pin */
  GPIO_InitStruct.Pin = LED14_Pin|LED15_Pin;
 8001e16:	2360      	movs	r3, #96	; 0x60
 8001e18:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e22:	2300      	movs	r3, #0
 8001e24:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e26:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	483f      	ldr	r0, [pc, #252]	; (8001f2c <MX_GPIO_Init+0x2dc>)
 8001e2e:	f005 fc27 	bl	8007680 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8001e32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e36:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001e40:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e44:	4619      	mov	r1, r3
 8001e46:	4841      	ldr	r0, [pc, #260]	; (8001f4c <MX_GPIO_Init+0x2fc>)
 8001e48:	f005 fc1a 	bl	8007680 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 8001e4c:	2340      	movs	r3, #64	; 0x40
 8001e4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001e50:	4b3f      	ldr	r3, [pc, #252]	; (8001f50 <MX_GPIO_Init+0x300>)
 8001e52:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e54:	2300      	movs	r3, #0
 8001e56:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8001e58:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	4834      	ldr	r0, [pc, #208]	; (8001f30 <MX_GPIO_Init+0x2e0>)
 8001e60:	f005 fc0e 	bl	8007680 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin LED16_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|LED16_Pin;
 8001e64:	2328      	movs	r3, #40	; 0x28
 8001e66:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e70:	2300      	movs	r3, #0
 8001e72:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e74:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e78:	4619      	mov	r1, r3
 8001e7a:	482d      	ldr	r0, [pc, #180]	; (8001f30 <MX_GPIO_Init+0x2e0>)
 8001e7c:	f005 fc00 	bl	8007680 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED3_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = LED3_Pin|LCD_DISP_Pin;
 8001e80:	f241 0308 	movw	r3, #4104	; 0x1008
 8001e84:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e86:	2301      	movs	r3, #1
 8001e88:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001e92:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e96:	4619      	mov	r1, r3
 8001e98:	4826      	ldr	r0, [pc, #152]	; (8001f34 <MX_GPIO_Init+0x2e4>)
 8001e9a:	f005 fbf1 	bl	8007680 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8001e9e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ea2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8001eac:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	4828      	ldr	r0, [pc, #160]	; (8001f54 <MX_GPIO_Init+0x304>)
 8001eb4:	f005 fbe4 	bl	8007680 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8001eb8:	2308      	movs	r3, #8
 8001eba:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8001ec8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ecc:	4619      	mov	r1, r3
 8001ece:	481a      	ldr	r0, [pc, #104]	; (8001f38 <MX_GPIO_Init+0x2e8>)
 8001ed0:	f005 fbd6 	bl	8007680 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001ed4:	2310      	movs	r3, #16
 8001ed6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001edc:	2300      	movs	r3, #0
 8001ede:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001ee0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	4812      	ldr	r0, [pc, #72]	; (8001f30 <MX_GPIO_Init+0x2e0>)
 8001ee8:	f005 fbca 	bl	8007680 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 8001eec:	f248 0304 	movw	r3, #32772	; 0x8004
 8001ef0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001efa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001efe:	4619      	mov	r1, r3
 8001f00:	480e      	ldr	r0, [pc, #56]	; (8001f3c <MX_GPIO_Init+0x2ec>)
 8001f02:	f005 fbbd 	bl	8007680 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED13_Pin LED17_Pin LED11_Pin LED12_Pin
                           LED2_Pin LED18_Pin */
  GPIO_InitStruct.Pin = LED13_Pin|LED17_Pin|LED11_Pin|LED12_Pin
 8001f06:	f645 6340 	movw	r3, #24128	; 0x5e40
 8001f0a:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |LED2_Pin|LED18_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f10:	2300      	movs	r3, #0
 8001f12:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f14:	2300      	movs	r3, #0
 8001f16:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001f18:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	4807      	ldr	r0, [pc, #28]	; (8001f3c <MX_GPIO_Init+0x2ec>)
 8001f20:	f005 fbae 	bl	8007680 <HAL_GPIO_Init>
 8001f24:	e018      	b.n	8001f58 <MX_GPIO_Init+0x308>
 8001f26:	bf00      	nop
 8001f28:	40023800 	.word	0x40023800
 8001f2c:	40021000 	.word	0x40021000
 8001f30:	40020c00 	.word	0x40020c00
 8001f34:	40022000 	.word	0x40022000
 8001f38:	40022800 	.word	0x40022800
 8001f3c:	40021c00 	.word	0x40021c00
 8001f40:	40021800 	.word	0x40021800
 8001f44:	40020400 	.word	0x40020400
 8001f48:	40020000 	.word	0x40020000
 8001f4c:	40022400 	.word	0x40022400
 8001f50:	10120000 	.word	0x10120000
 8001f54:	40020800 	.word	0x40020800

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8001f58:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001f5e:	4b2c      	ldr	r3, [pc, #176]	; (8002010 <MX_GPIO_Init+0x3c0>)
 8001f60:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f62:	2300      	movs	r3, #0
 8001f64:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8001f66:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	4829      	ldr	r0, [pc, #164]	; (8002014 <MX_GPIO_Init+0x3c4>)
 8001f6e:	f005 fb87 	bl	8007680 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8001f72:	2310      	movs	r3, #16
 8001f74:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f76:	2302      	movs	r3, #2
 8001f78:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f7e:	2303      	movs	r3, #3
 8001f80:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001f82:	230a      	movs	r3, #10
 8001f84:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8001f86:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	4822      	ldr	r0, [pc, #136]	; (8002018 <MX_GPIO_Init+0x3c8>)
 8001f8e:	f005 fb77 	bl	8007680 <HAL_GPIO_Init>

  /*Configure GPIO pins : BP_JOYSTICK_Pin RMII_RXER_Pin */
  GPIO_InitStruct.Pin = BP_JOYSTICK_Pin|RMII_RXER_Pin;
 8001f92:	2384      	movs	r3, #132	; 0x84
 8001f94:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f96:	2300      	movs	r3, #0
 8001f98:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001f9e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	481d      	ldr	r0, [pc, #116]	; (800201c <MX_GPIO_Init+0x3cc>)
 8001fa6:	f005 fb6b 	bl	8007680 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8001faa:	2305      	movs	r3, #5
 8001fac:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fae:	2302      	movs	r3, #2
 8001fb0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001fba:	230a      	movs	r3, #10
 8001fbc:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fbe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	4816      	ldr	r0, [pc, #88]	; (8002020 <MX_GPIO_Init+0x3d0>)
 8001fc6:	f005 fb5b 	bl	8007680 <HAL_GPIO_Init>

  /*Configure GPIO pin : EXT_RST_Pin */
  GPIO_InitStruct.Pin = EXT_RST_Pin;
 8001fca:	2308      	movs	r3, #8
 8001fcc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(EXT_RST_GPIO_Port, &GPIO_InitStruct);
 8001fda:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001fde:	4619      	mov	r1, r3
 8001fe0:	480e      	ldr	r0, [pc, #56]	; (800201c <MX_GPIO_Init+0x3cc>)
 8001fe2:	f005 fb4d 	bl	8007680 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8001fe6:	2328      	movs	r3, #40	; 0x28
 8001fe8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fea:	2302      	movs	r3, #2
 8001fec:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ff2:	2303      	movs	r3, #3
 8001ff4:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001ff6:	230a      	movs	r3, #10
 8001ff8:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ffa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ffe:	4619      	mov	r1, r3
 8002000:	4808      	ldr	r0, [pc, #32]	; (8002024 <MX_GPIO_Init+0x3d4>)
 8002002:	f005 fb3d 	bl	8007680 <HAL_GPIO_Init>

}
 8002006:	bf00      	nop
 8002008:	3740      	adds	r7, #64	; 0x40
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	10120000 	.word	0x10120000
 8002014:	40022000 	.word	0x40022000
 8002018:	40021c00 	.word	0x40021c00
 800201c:	40021800 	.word	0x40021800
 8002020:	40020800 	.word	0x40020800
 8002024:	40020000 	.word	0x40020000

08002028 <f_GameMaster>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_f_GameMaster */
void f_GameMaster(void const * argument)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b084      	sub	sp, #16
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8002030:	f00a fbc0 	bl	800c7b4 <MX_LWIP_Init>
  /* USER CODE BEGIN 5 */
  TickType_t xLastWakeTime;
  const TickType_t xPeriodeTache = 10;
 8002034:	230a      	movs	r3, #10
 8002036:	60fb      	str	r3, [r7, #12]





    vTaskDelayUntil(&xLastWakeTime, xPeriodeTache);
 8002038:	f107 0308 	add.w	r3, r7, #8
 800203c:	68f9      	ldr	r1, [r7, #12]
 800203e:	4618      	mov	r0, r3
 8002040:	f00c fd32 	bl	800eaa8 <vTaskDelayUntil>
 8002044:	e7f8      	b.n	8002038 <f_GameMaster+0x10>
	...

08002048 <f_Joueur_1>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_f_Joueur_1 */
void f_Joueur_1(void const * argument)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b092      	sub	sp, #72	; 0x48
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN f_Joueur_1 */
  TickType_t xLastWakeTime;
  const TickType_t xPeriodeTache = 10;
 8002050:	230a      	movs	r3, #10
 8002052:	647b      	str	r3, [r7, #68]	; 0x44
  uint16_t Width = 20;
 8002054:	2314      	movs	r3, #20
 8002056:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  uint16_t Height = 20;
 800205a:	2314      	movs	r3, #20
 800205c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  uint32_t joystick_h, joystick_v;
  uint8_t stop = 1;
 8002060:	2301      	movs	r3, #1
 8002062:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  struct Missile missile;

  ADC_ChannelConfTypeDef sConfig = {0};
 8002066:	f107 0308 	add.w	r3, r7, #8
 800206a:	2200      	movs	r2, #0
 800206c:	601a      	str	r2, [r3, #0]
 800206e:	605a      	str	r2, [r3, #4]
 8002070:	609a      	str	r2, [r3, #8]
 8002072:	60da      	str	r2, [r3, #12]
   sConfig.Rank = ADC_REGULAR_RANK_1;
 8002074:	2301      	movs	r3, #1
 8002076:	60fb      	str	r3, [r7, #12]
   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002078:	2300      	movs	r3, #0
 800207a:	613b      	str	r3, [r7, #16]

  sConfig.Channel = ADC_CHANNEL_8;
 800207c:	2308      	movs	r3, #8
 800207e:	60bb      	str	r3, [r7, #8]
  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8002080:	f107 0308 	add.w	r3, r7, #8
 8002084:	4619      	mov	r1, r3
 8002086:	485a      	ldr	r0, [pc, #360]	; (80021f0 <f_Joueur_1+0x1a8>)
 8002088:	f003 f84e 	bl	8005128 <HAL_ADC_ConfigChannel>
  HAL_ADC_Start(&hadc3);
 800208c:	4858      	ldr	r0, [pc, #352]	; (80021f0 <f_Joueur_1+0x1a8>)
 800208e:	f002 ff8b 	bl	8004fa8 <HAL_ADC_Start>

  HAL_ADC_Start(&hadc1);
 8002092:	4858      	ldr	r0, [pc, #352]	; (80021f4 <f_Joueur_1+0x1ac>)
 8002094:	f002 ff88 	bl	8004fa8 <HAL_ADC_Start>

  // Paramtre de l'cran pour la reprouductibilit

  	uint32_t LCD_HEIGHT = BSP_LCD_GetXSize();
 8002098:	f000 fcec 	bl	8002a74 <BSP_LCD_GetXSize>
 800209c:	63f8      	str	r0, [r7, #60]	; 0x3c
  	uint32_t LCD_WIDTH = BSP_LCD_GetYSize();
 800209e:	f000 fcfd 	bl	8002a9c <BSP_LCD_GetYSize>
 80020a2:	63b8      	str	r0, [r7, #56]	; 0x38
  /* Infinite loop */
  for (;;)
  {


	BSP_LCD_SetTextColor(LCD_COLOR_BACKGROUND);
 80020a4:	4b54      	ldr	r3, [pc, #336]	; (80021f8 <f_Joueur_1+0x1b0>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4618      	mov	r0, r3
 80020aa:	f000 fd7b 	bl	8002ba4 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(joueur.x, joueur.y, Width, Height);
 80020ae:	4b53      	ldr	r3, [pc, #332]	; (80021fc <f_Joueur_1+0x1b4>)
 80020b0:	8818      	ldrh	r0, [r3, #0]
 80020b2:	4b52      	ldr	r3, [pc, #328]	; (80021fc <f_Joueur_1+0x1b4>)
 80020b4:	8859      	ldrh	r1, [r3, #2]
 80020b6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80020ba:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80020be:	f001 f8b1 	bl	8003224 <BSP_LCD_FillRect>
//	while (HAL_ADC_PollForConversion(&hadc3, 100) != HAL_OK);
//	joystick_v = HAL_ADC_GetValue(&hadc3);
//	while (HAL_ADC_PollForConversion(&hadc1, 100) != HAL_OK);
//	joystick_h = HAL_ADC_GetValue(&hadc1);

	if ((joueur.y < LCD_HEIGHT- Width - joueur.dy)&&(joystick_h < 1900)) joueur.y += joueur.dy;
 80020c2:	4b4e      	ldr	r3, [pc, #312]	; (80021fc <f_Joueur_1+0x1b4>)
 80020c4:	885b      	ldrh	r3, [r3, #2]
 80020c6:	4619      	mov	r1, r3
 80020c8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80020cc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80020ce:	1ad3      	subs	r3, r2, r3
 80020d0:	4a4a      	ldr	r2, [pc, #296]	; (80021fc <f_Joueur_1+0x1b4>)
 80020d2:	7952      	ldrb	r2, [r2, #5]
 80020d4:	1a9b      	subs	r3, r3, r2
 80020d6:	4299      	cmp	r1, r3
 80020d8:	d20d      	bcs.n	80020f6 <f_Joueur_1+0xae>
 80020da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020dc:	f240 726b 	movw	r2, #1899	; 0x76b
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d808      	bhi.n	80020f6 <f_Joueur_1+0xae>
 80020e4:	4b45      	ldr	r3, [pc, #276]	; (80021fc <f_Joueur_1+0x1b4>)
 80020e6:	885a      	ldrh	r2, [r3, #2]
 80020e8:	4b44      	ldr	r3, [pc, #272]	; (80021fc <f_Joueur_1+0x1b4>)
 80020ea:	795b      	ldrb	r3, [r3, #5]
 80020ec:	b29b      	uxth	r3, r3
 80020ee:	4413      	add	r3, r2
 80020f0:	b29a      	uxth	r2, r3
 80020f2:	4b42      	ldr	r3, [pc, #264]	; (80021fc <f_Joueur_1+0x1b4>)
 80020f4:	805a      	strh	r2, [r3, #2]
	if ((joueur.y > Width + joueur.dy)&&(joystick_h > 2100)) joueur.y -= joueur.dy;
 80020f6:	4b41      	ldr	r3, [pc, #260]	; (80021fc <f_Joueur_1+0x1b4>)
 80020f8:	885b      	ldrh	r3, [r3, #2]
 80020fa:	4619      	mov	r1, r3
 80020fc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8002100:	4a3e      	ldr	r2, [pc, #248]	; (80021fc <f_Joueur_1+0x1b4>)
 8002102:	7952      	ldrb	r2, [r2, #5]
 8002104:	4413      	add	r3, r2
 8002106:	4299      	cmp	r1, r3
 8002108:	dd0d      	ble.n	8002126 <f_Joueur_1+0xde>
 800210a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800210c:	f640 0234 	movw	r2, #2100	; 0x834
 8002110:	4293      	cmp	r3, r2
 8002112:	d908      	bls.n	8002126 <f_Joueur_1+0xde>
 8002114:	4b39      	ldr	r3, [pc, #228]	; (80021fc <f_Joueur_1+0x1b4>)
 8002116:	885a      	ldrh	r2, [r3, #2]
 8002118:	4b38      	ldr	r3, [pc, #224]	; (80021fc <f_Joueur_1+0x1b4>)
 800211a:	795b      	ldrb	r3, [r3, #5]
 800211c:	b29b      	uxth	r3, r3
 800211e:	1ad3      	subs	r3, r2, r3
 8002120:	b29a      	uxth	r2, r3
 8002122:	4b36      	ldr	r3, [pc, #216]	; (80021fc <f_Joueur_1+0x1b4>)
 8002124:	805a      	strh	r2, [r3, #2]

	if ((joueur.x > LCD_WIDTH + joueur.dx)&&(joystick_v < 1900)) joueur.x += joueur.dx;
 8002126:	4b35      	ldr	r3, [pc, #212]	; (80021fc <f_Joueur_1+0x1b4>)
 8002128:	881b      	ldrh	r3, [r3, #0]
 800212a:	461a      	mov	r2, r3
 800212c:	4b33      	ldr	r3, [pc, #204]	; (80021fc <f_Joueur_1+0x1b4>)
 800212e:	791b      	ldrb	r3, [r3, #4]
 8002130:	4619      	mov	r1, r3
 8002132:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002134:	440b      	add	r3, r1
 8002136:	429a      	cmp	r2, r3
 8002138:	d90d      	bls.n	8002156 <f_Joueur_1+0x10e>
 800213a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800213c:	f240 726b 	movw	r2, #1899	; 0x76b
 8002140:	4293      	cmp	r3, r2
 8002142:	d808      	bhi.n	8002156 <f_Joueur_1+0x10e>
 8002144:	4b2d      	ldr	r3, [pc, #180]	; (80021fc <f_Joueur_1+0x1b4>)
 8002146:	881a      	ldrh	r2, [r3, #0]
 8002148:	4b2c      	ldr	r3, [pc, #176]	; (80021fc <f_Joueur_1+0x1b4>)
 800214a:	791b      	ldrb	r3, [r3, #4]
 800214c:	b29b      	uxth	r3, r3
 800214e:	4413      	add	r3, r2
 8002150:	b29a      	uxth	r2, r3
 8002152:	4b2a      	ldr	r3, [pc, #168]	; (80021fc <f_Joueur_1+0x1b4>)
 8002154:	801a      	strh	r2, [r3, #0]
	if ((joueur.x < 480-Height - joueur.dx)&&(joystick_v > 2100)) joueur.x -= joueur.dx;
 8002156:	4b29      	ldr	r3, [pc, #164]	; (80021fc <f_Joueur_1+0x1b4>)
 8002158:	881b      	ldrh	r3, [r3, #0]
 800215a:	4619      	mov	r1, r3
 800215c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8002160:	f5c3 73f0 	rsb	r3, r3, #480	; 0x1e0
 8002164:	4a25      	ldr	r2, [pc, #148]	; (80021fc <f_Joueur_1+0x1b4>)
 8002166:	7912      	ldrb	r2, [r2, #4]
 8002168:	1a9b      	subs	r3, r3, r2
 800216a:	4299      	cmp	r1, r3
 800216c:	da0d      	bge.n	800218a <f_Joueur_1+0x142>
 800216e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002170:	f640 0234 	movw	r2, #2100	; 0x834
 8002174:	4293      	cmp	r3, r2
 8002176:	d908      	bls.n	800218a <f_Joueur_1+0x142>
 8002178:	4b20      	ldr	r3, [pc, #128]	; (80021fc <f_Joueur_1+0x1b4>)
 800217a:	881a      	ldrh	r2, [r3, #0]
 800217c:	4b1f      	ldr	r3, [pc, #124]	; (80021fc <f_Joueur_1+0x1b4>)
 800217e:	791b      	ldrb	r3, [r3, #4]
 8002180:	b29b      	uxth	r3, r3
 8002182:	1ad3      	subs	r3, r2, r3
 8002184:	b29a      	uxth	r2, r3
 8002186:	4b1d      	ldr	r3, [pc, #116]	; (80021fc <f_Joueur_1+0x1b4>)
 8002188:	801a      	strh	r2, [r3, #0]


	BSP_LCD_SetTextColor(LCD_COLOR_BLUE);
 800218a:	481d      	ldr	r0, [pc, #116]	; (8002200 <f_Joueur_1+0x1b8>)
 800218c:	f000 fd0a 	bl	8002ba4 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(joueur.x, joueur.y, Width, Height);
 8002190:	4b1a      	ldr	r3, [pc, #104]	; (80021fc <f_Joueur_1+0x1b4>)
 8002192:	8818      	ldrh	r0, [r3, #0]
 8002194:	4b19      	ldr	r3, [pc, #100]	; (80021fc <f_Joueur_1+0x1b4>)
 8002196:	8859      	ldrh	r1, [r3, #2]
 8002198:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800219c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80021a0:	f001 f840 	bl	8003224 <BSP_LCD_FillRect>

	if (xQueueReceive(Queue_JHandle, &missile, 0) == pdPASS)
 80021a4:	4b17      	ldr	r3, [pc, #92]	; (8002204 <f_Joueur_1+0x1bc>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f107 0118 	add.w	r1, r7, #24
 80021ac:	2200      	movs	r2, #0
 80021ae:	4618      	mov	r0, r3
 80021b0:	f00b ff3a 	bl	800e028 <xQueueReceive>
 80021b4:	4603      	mov	r3, r0
 80021b6:	2b01      	cmp	r3, #1
 80021b8:	d107      	bne.n	80021ca <f_Joueur_1+0x182>
		joueur.health = joueur.health - missile.damage;
 80021ba:	4b10      	ldr	r3, [pc, #64]	; (80021fc <f_Joueur_1+0x1b4>)
 80021bc:	799a      	ldrb	r2, [r3, #6]
 80021be:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80021c2:	1ad3      	subs	r3, r2, r3
 80021c4:	b2da      	uxtb	r2, r3
 80021c6:	4b0d      	ldr	r3, [pc, #52]	; (80021fc <f_Joueur_1+0x1b4>)
 80021c8:	719a      	strb	r2, [r3, #6]
	// On envoie 1 si le joueur est mort et on envoie 0 si les enemis sont tous morts
		if (joueur.health == 0)xQueueSend(Queue_FHandle,&stop,0);
 80021ca:	4b0c      	ldr	r3, [pc, #48]	; (80021fc <f_Joueur_1+0x1b4>)
 80021cc:	799b      	ldrb	r3, [r3, #6]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d107      	bne.n	80021e2 <f_Joueur_1+0x19a>
 80021d2:	4b0d      	ldr	r3, [pc, #52]	; (8002208 <f_Joueur_1+0x1c0>)
 80021d4:	6818      	ldr	r0, [r3, #0]
 80021d6:	f107 012b 	add.w	r1, r7, #43	; 0x2b
 80021da:	2300      	movs	r3, #0
 80021dc:	2200      	movs	r2, #0
 80021de:	f00b fcf3 	bl	800dbc8 <xQueueGenericSend>

	// TODO La condition sur une entre analogique pour envoyer un missile
//	struct Missile missile = {joueur.x, joueur.y,joueur.missile.dx, joueur.missile.dy, 1, joueur.missile.color, joueur.missile.damage};
//	xQueueSend(Queue_NHandle,&missile,0);
    vTaskDelayUntil(&xLastWakeTime, xPeriodeTache);
 80021e2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021e6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80021e8:	4618      	mov	r0, r3
 80021ea:	f00c fc5d 	bl	800eaa8 <vTaskDelayUntil>
	BSP_LCD_SetTextColor(LCD_COLOR_BACKGROUND);
 80021ee:	e759      	b.n	80020a4 <f_Joueur_1+0x5c>
 80021f0:	20008bc8 	.word	0x20008bc8
 80021f4:	20008b80 	.word	0x20008b80
 80021f8:	20000040 	.word	0x20000040
 80021fc:	20000028 	.word	0x20000028
 8002200:	ff0000ff 	.word	0xff0000ff
 8002204:	200089e0 	.word	0x200089e0
 8002208:	20008c94 	.word	0x20008c94

0800220c <f_block_enemie>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_f_block_enemie */
void f_block_enemie(void const * argument)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN f_block_enemie */
  TickType_t xLastWakeTime;
  const TickType_t xPeriodeTache = 10;
 8002214:	230a      	movs	r3, #10
 8002216:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for (;;)
  {
    vTaskDelayUntil(&xLastWakeTime, xPeriodeTache);
 8002218:	f107 0308 	add.w	r3, r7, #8
 800221c:	68f9      	ldr	r1, [r7, #12]
 800221e:	4618      	mov	r0, r3
 8002220:	f00c fc42 	bl	800eaa8 <vTaskDelayUntil>
 8002224:	e7f8      	b.n	8002218 <f_block_enemie+0xc>
	...

08002228 <f_projectile>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_f_projectile */
void f_projectile(void const * argument)
{
 8002228:	b590      	push	{r4, r7, lr}
 800222a:	b0dd      	sub	sp, #372	; 0x174
 800222c:	af00      	add	r7, sp, #0
 800222e:	1d3b      	adds	r3, r7, #4
 8002230:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN f_projectile */
  TickType_t xLastWakeTime;
  const TickType_t xPeriodeTache = 5000;
 8002232:	f241 3388 	movw	r3, #5000	; 0x1388
 8002236:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  /* Infinite loop */
  struct Missile liste_missile[20];
  struct Missile missile = {70, 70, 1, 0, 0, LCD_COLOR_WHITE,  1,1};
 800223a:	f107 0308 	add.w	r3, r7, #8
 800223e:	4ada      	ldr	r2, [pc, #872]	; (80025a8 <f_projectile+0x380>)
 8002240:	461c      	mov	r4, r3
 8002242:	4613      	mov	r3, r2
 8002244:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002246:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint8_t indice = 1;
 800224a:	2301      	movs	r3, #1
 800224c:	f887 3167 	strb.w	r3, [r7, #359]	; 0x167
  liste_missile[0] = missile;
 8002250:	f107 0218 	add.w	r2, r7, #24
 8002254:	f107 0308 	add.w	r3, r7, #8
 8002258:	4614      	mov	r4, r2
 800225a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800225c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  // Paramtre de l'cran pour la reprouductibilit

  	uint32_t LCD_HEIGHT = BSP_LCD_GetXSize();
 8002260:	f000 fc08 	bl	8002a74 <BSP_LCD_GetXSize>
 8002264:	f8c7 0160 	str.w	r0, [r7, #352]	; 0x160
  	uint32_t LCD_WIDTH = BSP_LCD_GetYSize();
 8002268:	f000 fc18 	bl	8002a9c <BSP_LCD_GetYSize>
 800226c:	f8c7 015c 	str.w	r0, [r7, #348]	; 0x15c
  for (;;)
  {
	  //xQueueReceive(Queue_NHandle, &missile, 0);
	  //liste_missile[indice++] = missile;

	  for (int i=0;i< indice;i++)
 8002270:	2300      	movs	r3, #0
 8002272:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 8002276:	e1c1      	b.n	80025fc <f_projectile+0x3d4>
	  {

		  // Si le missile n'est pas sur un bord
		  if (liste_missile[i].valide == 1)
 8002278:	f107 0218 	add.w	r2, r7, #24
 800227c:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8002280:	011b      	lsls	r3, r3, #4
 8002282:	4413      	add	r3, r2
 8002284:	330d      	adds	r3, #13
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	2b01      	cmp	r3, #1
 800228a:	f040 81b2 	bne.w	80025f2 <f_projectile+0x3ca>
		  {
			  // Si le missile appartient au joueur :
			  if (liste_missile[i].equipe == 0)
 800228e:	f107 0218 	add.w	r2, r7, #24
 8002292:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8002296:	011b      	lsls	r3, r3, #4
 8002298:	4413      	add	r3, r2
 800229a:	3306      	adds	r3, #6
 800229c:	781b      	ldrb	r3, [r3, #0]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	f040 80b2 	bne.w	8002408 <f_projectile+0x1e0>
			  {

				  if ((liste_missile[i].x > 1)&&(liste_missile[i].x < LCD_HEIGHT-1)&&(liste_missile[i].y < LCD_WIDTH-1)&&(liste_missile[i].y > 1))
 80022a4:	f107 0218 	add.w	r2, r7, #24
 80022a8:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80022ac:	011b      	lsls	r3, r3, #4
 80022ae:	4413      	add	r3, r2
 80022b0:	881b      	ldrh	r3, [r3, #0]
 80022b2:	2b01      	cmp	r3, #1
 80022b4:	f240 808a 	bls.w	80023cc <f_projectile+0x1a4>
 80022b8:	f107 0218 	add.w	r2, r7, #24
 80022bc:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80022c0:	011b      	lsls	r3, r3, #4
 80022c2:	4413      	add	r3, r2
 80022c4:	881b      	ldrh	r3, [r3, #0]
 80022c6:	461a      	mov	r2, r3
 80022c8:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80022cc:	3b01      	subs	r3, #1
 80022ce:	429a      	cmp	r2, r3
 80022d0:	d27c      	bcs.n	80023cc <f_projectile+0x1a4>
 80022d2:	f107 0218 	add.w	r2, r7, #24
 80022d6:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80022da:	011b      	lsls	r3, r3, #4
 80022dc:	4413      	add	r3, r2
 80022de:	3302      	adds	r3, #2
 80022e0:	881b      	ldrh	r3, [r3, #0]
 80022e2:	461a      	mov	r2, r3
 80022e4:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80022e8:	3b01      	subs	r3, #1
 80022ea:	429a      	cmp	r2, r3
 80022ec:	d26e      	bcs.n	80023cc <f_projectile+0x1a4>
 80022ee:	f107 0218 	add.w	r2, r7, #24
 80022f2:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80022f6:	011b      	lsls	r3, r3, #4
 80022f8:	4413      	add	r3, r2
 80022fa:	3302      	adds	r3, #2
 80022fc:	881b      	ldrh	r3, [r3, #0]
 80022fe:	2b01      	cmp	r3, #1
 8002300:	d964      	bls.n	80023cc <f_projectile+0x1a4>
					{
					  BSP_LCD_DrawPixel(liste_missile[i].x, liste_missile[i].y, LCD_COLOR_BACKGROUND);
 8002302:	f107 0218 	add.w	r2, r7, #24
 8002306:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 800230a:	011b      	lsls	r3, r3, #4
 800230c:	4413      	add	r3, r2
 800230e:	8818      	ldrh	r0, [r3, #0]
 8002310:	f107 0218 	add.w	r2, r7, #24
 8002314:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8002318:	011b      	lsls	r3, r3, #4
 800231a:	4413      	add	r3, r2
 800231c:	3302      	adds	r3, #2
 800231e:	8819      	ldrh	r1, [r3, #0]
 8002320:	4ba2      	ldr	r3, [pc, #648]	; (80025ac <f_projectile+0x384>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	461a      	mov	r2, r3
 8002326:	f000 ff35 	bl	8003194 <BSP_LCD_DrawPixel>
					  liste_missile[i].x = liste_missile[i].x + liste_missile[i].dx ;
 800232a:	f107 0218 	add.w	r2, r7, #24
 800232e:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8002332:	011b      	lsls	r3, r3, #4
 8002334:	4413      	add	r3, r2
 8002336:	881a      	ldrh	r2, [r3, #0]
 8002338:	f107 0118 	add.w	r1, r7, #24
 800233c:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8002340:	011b      	lsls	r3, r3, #4
 8002342:	440b      	add	r3, r1
 8002344:	3304      	adds	r3, #4
 8002346:	781b      	ldrb	r3, [r3, #0]
 8002348:	b29b      	uxth	r3, r3
 800234a:	4413      	add	r3, r2
 800234c:	b299      	uxth	r1, r3
 800234e:	f107 0218 	add.w	r2, r7, #24
 8002352:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8002356:	011b      	lsls	r3, r3, #4
 8002358:	4413      	add	r3, r2
 800235a:	460a      	mov	r2, r1
 800235c:	801a      	strh	r2, [r3, #0]
					  liste_missile[i].y = liste_missile[i].y + liste_missile[i].dy;
 800235e:	f107 0218 	add.w	r2, r7, #24
 8002362:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8002366:	011b      	lsls	r3, r3, #4
 8002368:	4413      	add	r3, r2
 800236a:	3302      	adds	r3, #2
 800236c:	881a      	ldrh	r2, [r3, #0]
 800236e:	f107 0118 	add.w	r1, r7, #24
 8002372:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8002376:	011b      	lsls	r3, r3, #4
 8002378:	440b      	add	r3, r1
 800237a:	3305      	adds	r3, #5
 800237c:	781b      	ldrb	r3, [r3, #0]
 800237e:	b29b      	uxth	r3, r3
 8002380:	4413      	add	r3, r2
 8002382:	b299      	uxth	r1, r3
 8002384:	f107 0218 	add.w	r2, r7, #24
 8002388:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 800238c:	011b      	lsls	r3, r3, #4
 800238e:	4413      	add	r3, r2
 8002390:	3302      	adds	r3, #2
 8002392:	460a      	mov	r2, r1
 8002394:	801a      	strh	r2, [r3, #0]
					  BSP_LCD_DrawPixel(liste_missile[i].x, liste_missile[i].y, liste_missile[i].color);
 8002396:	f107 0218 	add.w	r2, r7, #24
 800239a:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 800239e:	011b      	lsls	r3, r3, #4
 80023a0:	4413      	add	r3, r2
 80023a2:	8818      	ldrh	r0, [r3, #0]
 80023a4:	f107 0218 	add.w	r2, r7, #24
 80023a8:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80023ac:	011b      	lsls	r3, r3, #4
 80023ae:	4413      	add	r3, r2
 80023b0:	3302      	adds	r3, #2
 80023b2:	8819      	ldrh	r1, [r3, #0]
 80023b4:	f107 0218 	add.w	r2, r7, #24
 80023b8:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80023bc:	011b      	lsls	r3, r3, #4
 80023be:	4413      	add	r3, r2
 80023c0:	3308      	adds	r3, #8
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	461a      	mov	r2, r3
 80023c6:	f000 fee5 	bl	8003194 <BSP_LCD_DrawPixel>
 80023ca:	e112      	b.n	80025f2 <f_projectile+0x3ca>
					}
				  //TODO test sur tous les ennemis
				  else
				  {
					  liste_missile[i].valide = 0;
 80023cc:	f107 0218 	add.w	r2, r7, #24
 80023d0:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80023d4:	011b      	lsls	r3, r3, #4
 80023d6:	4413      	add	r3, r2
 80023d8:	330d      	adds	r3, #13
 80023da:	2200      	movs	r2, #0
 80023dc:	701a      	strb	r2, [r3, #0]
					  BSP_LCD_DrawPixel(liste_missile[i].x, liste_missile[i].y, LCD_COLOR_BACKGROUND);
 80023de:	f107 0218 	add.w	r2, r7, #24
 80023e2:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80023e6:	011b      	lsls	r3, r3, #4
 80023e8:	4413      	add	r3, r2
 80023ea:	8818      	ldrh	r0, [r3, #0]
 80023ec:	f107 0218 	add.w	r2, r7, #24
 80023f0:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80023f4:	011b      	lsls	r3, r3, #4
 80023f6:	4413      	add	r3, r2
 80023f8:	3302      	adds	r3, #2
 80023fa:	8819      	ldrh	r1, [r3, #0]
 80023fc:	4b6b      	ldr	r3, [pc, #428]	; (80025ac <f_projectile+0x384>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	461a      	mov	r2, r3
 8002402:	f000 fec7 	bl	8003194 <BSP_LCD_DrawPixel>
 8002406:	e0f4      	b.n	80025f2 <f_projectile+0x3ca>
				  }
			  }
			  // Si le missile appartient aux ennemis
			  else if (liste_missile[i].equipe == 1)
 8002408:	f107 0218 	add.w	r2, r7, #24
 800240c:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8002410:	011b      	lsls	r3, r3, #4
 8002412:	4413      	add	r3, r2
 8002414:	3306      	adds	r3, #6
 8002416:	781b      	ldrb	r3, [r3, #0]
 8002418:	2b01      	cmp	r3, #1
 800241a:	f040 80ea 	bne.w	80025f2 <f_projectile+0x3ca>
			  {
				  if ((liste_missile[i].x == joueur.x)&&(liste_missile[i].y == joueur.y))
 800241e:	f107 0218 	add.w	r2, r7, #24
 8002422:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8002426:	011b      	lsls	r3, r3, #4
 8002428:	4413      	add	r3, r2
 800242a:	881a      	ldrh	r2, [r3, #0]
 800242c:	4b60      	ldr	r3, [pc, #384]	; (80025b0 <f_projectile+0x388>)
 800242e:	881b      	ldrh	r3, [r3, #0]
 8002430:	429a      	cmp	r2, r3
 8002432:	d124      	bne.n	800247e <f_projectile+0x256>
 8002434:	f107 0218 	add.w	r2, r7, #24
 8002438:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 800243c:	011b      	lsls	r3, r3, #4
 800243e:	4413      	add	r3, r2
 8002440:	3302      	adds	r3, #2
 8002442:	881a      	ldrh	r2, [r3, #0]
 8002444:	4b5a      	ldr	r3, [pc, #360]	; (80025b0 <f_projectile+0x388>)
 8002446:	885b      	ldrh	r3, [r3, #2]
 8002448:	429a      	cmp	r2, r3
 800244a:	d118      	bne.n	800247e <f_projectile+0x256>
				  {
					  xQueueSend(Queue_JHandle, &liste_missile+indice,0);
 800244c:	4b59      	ldr	r3, [pc, #356]	; (80025b4 <f_projectile+0x38c>)
 800244e:	6818      	ldr	r0, [r3, #0]
 8002450:	f897 2167 	ldrb.w	r2, [r7, #359]	; 0x167
 8002454:	4613      	mov	r3, r2
 8002456:	009b      	lsls	r3, r3, #2
 8002458:	4413      	add	r3, r2
 800245a:	019b      	lsls	r3, r3, #6
 800245c:	461a      	mov	r2, r3
 800245e:	f107 0318 	add.w	r3, r7, #24
 8002462:	1899      	adds	r1, r3, r2
 8002464:	2300      	movs	r3, #0
 8002466:	2200      	movs	r2, #0
 8002468:	f00b fbae 	bl	800dbc8 <xQueueGenericSend>
					  liste_missile[i].valide = 0;
 800246c:	f107 0218 	add.w	r2, r7, #24
 8002470:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8002474:	011b      	lsls	r3, r3, #4
 8002476:	4413      	add	r3, r2
 8002478:	330d      	adds	r3, #13
 800247a:	2200      	movs	r2, #0
 800247c:	701a      	strb	r2, [r3, #0]
					  // TODO Une petite animation d'explosion ?
				  }
				  if ((liste_missile[i].x > 1)&&(liste_missile[i].x < LCD_HEIGHT-1)&&(liste_missile[i].y < LCD_WIDTH-1)&&(liste_missile[i].y > 1))
 800247e:	f107 0218 	add.w	r2, r7, #24
 8002482:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8002486:	011b      	lsls	r3, r3, #4
 8002488:	4413      	add	r3, r2
 800248a:	881b      	ldrh	r3, [r3, #0]
 800248c:	2b01      	cmp	r3, #1
 800248e:	f240 8093 	bls.w	80025b8 <f_projectile+0x390>
 8002492:	f107 0218 	add.w	r2, r7, #24
 8002496:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 800249a:	011b      	lsls	r3, r3, #4
 800249c:	4413      	add	r3, r2
 800249e:	881b      	ldrh	r3, [r3, #0]
 80024a0:	461a      	mov	r2, r3
 80024a2:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80024a6:	3b01      	subs	r3, #1
 80024a8:	429a      	cmp	r2, r3
 80024aa:	f080 8085 	bcs.w	80025b8 <f_projectile+0x390>
 80024ae:	f107 0218 	add.w	r2, r7, #24
 80024b2:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80024b6:	011b      	lsls	r3, r3, #4
 80024b8:	4413      	add	r3, r2
 80024ba:	3302      	adds	r3, #2
 80024bc:	881b      	ldrh	r3, [r3, #0]
 80024be:	461a      	mov	r2, r3
 80024c0:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80024c4:	3b01      	subs	r3, #1
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d276      	bcs.n	80025b8 <f_projectile+0x390>
 80024ca:	f107 0218 	add.w	r2, r7, #24
 80024ce:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80024d2:	011b      	lsls	r3, r3, #4
 80024d4:	4413      	add	r3, r2
 80024d6:	3302      	adds	r3, #2
 80024d8:	881b      	ldrh	r3, [r3, #0]
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d96c      	bls.n	80025b8 <f_projectile+0x390>
				  {
					  BSP_LCD_DrawPixel(liste_missile[i].x, liste_missile[i].y, LCD_COLOR_BACKGROUND);
 80024de:	f107 0218 	add.w	r2, r7, #24
 80024e2:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80024e6:	011b      	lsls	r3, r3, #4
 80024e8:	4413      	add	r3, r2
 80024ea:	8818      	ldrh	r0, [r3, #0]
 80024ec:	f107 0218 	add.w	r2, r7, #24
 80024f0:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80024f4:	011b      	lsls	r3, r3, #4
 80024f6:	4413      	add	r3, r2
 80024f8:	3302      	adds	r3, #2
 80024fa:	8819      	ldrh	r1, [r3, #0]
 80024fc:	4b2b      	ldr	r3, [pc, #172]	; (80025ac <f_projectile+0x384>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	461a      	mov	r2, r3
 8002502:	f000 fe47 	bl	8003194 <BSP_LCD_DrawPixel>
					  liste_missile[i].x = liste_missile[i].x + liste_missile[i].dx ;
 8002506:	f107 0218 	add.w	r2, r7, #24
 800250a:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 800250e:	011b      	lsls	r3, r3, #4
 8002510:	4413      	add	r3, r2
 8002512:	881a      	ldrh	r2, [r3, #0]
 8002514:	f107 0118 	add.w	r1, r7, #24
 8002518:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 800251c:	011b      	lsls	r3, r3, #4
 800251e:	440b      	add	r3, r1
 8002520:	3304      	adds	r3, #4
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	b29b      	uxth	r3, r3
 8002526:	4413      	add	r3, r2
 8002528:	b299      	uxth	r1, r3
 800252a:	f107 0218 	add.w	r2, r7, #24
 800252e:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8002532:	011b      	lsls	r3, r3, #4
 8002534:	4413      	add	r3, r2
 8002536:	460a      	mov	r2, r1
 8002538:	801a      	strh	r2, [r3, #0]
					  liste_missile[i].y = liste_missile[i].y + liste_missile[i].dy;
 800253a:	f107 0218 	add.w	r2, r7, #24
 800253e:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8002542:	011b      	lsls	r3, r3, #4
 8002544:	4413      	add	r3, r2
 8002546:	3302      	adds	r3, #2
 8002548:	881a      	ldrh	r2, [r3, #0]
 800254a:	f107 0118 	add.w	r1, r7, #24
 800254e:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8002552:	011b      	lsls	r3, r3, #4
 8002554:	440b      	add	r3, r1
 8002556:	3305      	adds	r3, #5
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	b29b      	uxth	r3, r3
 800255c:	4413      	add	r3, r2
 800255e:	b299      	uxth	r1, r3
 8002560:	f107 0218 	add.w	r2, r7, #24
 8002564:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8002568:	011b      	lsls	r3, r3, #4
 800256a:	4413      	add	r3, r2
 800256c:	3302      	adds	r3, #2
 800256e:	460a      	mov	r2, r1
 8002570:	801a      	strh	r2, [r3, #0]
					  BSP_LCD_DrawPixel(liste_missile[i].x, liste_missile[i].y, liste_missile[i].color);
 8002572:	f107 0218 	add.w	r2, r7, #24
 8002576:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 800257a:	011b      	lsls	r3, r3, #4
 800257c:	4413      	add	r3, r2
 800257e:	8818      	ldrh	r0, [r3, #0]
 8002580:	f107 0218 	add.w	r2, r7, #24
 8002584:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8002588:	011b      	lsls	r3, r3, #4
 800258a:	4413      	add	r3, r2
 800258c:	3302      	adds	r3, #2
 800258e:	8819      	ldrh	r1, [r3, #0]
 8002590:	f107 0218 	add.w	r2, r7, #24
 8002594:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8002598:	011b      	lsls	r3, r3, #4
 800259a:	4413      	add	r3, r2
 800259c:	3308      	adds	r3, #8
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	461a      	mov	r2, r3
 80025a2:	f000 fdf7 	bl	8003194 <BSP_LCD_DrawPixel>
 80025a6:	e024      	b.n	80025f2 <f_projectile+0x3ca>
 80025a8:	0801d8c0 	.word	0x0801d8c0
 80025ac:	20000040 	.word	0x20000040
 80025b0:	20000028 	.word	0x20000028
 80025b4:	200089e0 	.word	0x200089e0
				  }
				  else
				  {
					  liste_missile[i].valide = 0;
 80025b8:	f107 0218 	add.w	r2, r7, #24
 80025bc:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80025c0:	011b      	lsls	r3, r3, #4
 80025c2:	4413      	add	r3, r2
 80025c4:	330d      	adds	r3, #13
 80025c6:	2200      	movs	r2, #0
 80025c8:	701a      	strb	r2, [r3, #0]
					  BSP_LCD_DrawPixel(liste_missile[i].x, liste_missile[i].y, LCD_COLOR_BACKGROUND);
 80025ca:	f107 0218 	add.w	r2, r7, #24
 80025ce:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80025d2:	011b      	lsls	r3, r3, #4
 80025d4:	4413      	add	r3, r2
 80025d6:	8818      	ldrh	r0, [r3, #0]
 80025d8:	f107 0218 	add.w	r2, r7, #24
 80025dc:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80025e0:	011b      	lsls	r3, r3, #4
 80025e2:	4413      	add	r3, r2
 80025e4:	3302      	adds	r3, #2
 80025e6:	8819      	ldrh	r1, [r3, #0]
 80025e8:	4b0c      	ldr	r3, [pc, #48]	; (800261c <f_projectile+0x3f4>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	461a      	mov	r2, r3
 80025ee:	f000 fdd1 	bl	8003194 <BSP_LCD_DrawPixel>
	  for (int i=0;i< indice;i++)
 80025f2:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80025f6:	3301      	adds	r3, #1
 80025f8:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 80025fc:	f897 3167 	ldrb.w	r3, [r7, #359]	; 0x167
 8002600:	f8d7 216c 	ldr.w	r2, [r7, #364]	; 0x16c
 8002604:	429a      	cmp	r2, r3
 8002606:	f6ff ae37 	blt.w	8002278 <f_projectile+0x50>
				  }
			  }

		  }
	  }
	  vTaskDelayUntil(&xLastWakeTime, xPeriodeTache);
 800260a:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 800260e:	f8d7 1168 	ldr.w	r1, [r7, #360]	; 0x168
 8002612:	4618      	mov	r0, r3
 8002614:	f00c fa48 	bl	800eaa8 <vTaskDelayUntil>
	  for (int i=0;i< indice;i++)
 8002618:	e62a      	b.n	8002270 <f_projectile+0x48>
 800261a:	bf00      	nop
 800261c:	20000040 	.word	0x20000040

08002620 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b082      	sub	sp, #8
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a04      	ldr	r2, [pc, #16]	; (8002640 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d101      	bne.n	8002636 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002632:	f002 fc33 	bl	8004e9c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002636:	bf00      	nop
 8002638:	3708      	adds	r7, #8
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	40001000 	.word	0x40001000

08002644 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002644:	b480      	push	{r7}
 8002646:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002648:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800264a:	e7fe      	b.n	800264a <Error_Handler+0x6>

0800264c <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b08c      	sub	sp, #48	; 0x30
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	4a51      	ldr	r2, [pc, #324]	; (800279c <I2Cx_MspInit+0x150>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d14d      	bne.n	80026f8 <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800265c:	4b50      	ldr	r3, [pc, #320]	; (80027a0 <I2Cx_MspInit+0x154>)
 800265e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002660:	4a4f      	ldr	r2, [pc, #316]	; (80027a0 <I2Cx_MspInit+0x154>)
 8002662:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002666:	6313      	str	r3, [r2, #48]	; 0x30
 8002668:	4b4d      	ldr	r3, [pc, #308]	; (80027a0 <I2Cx_MspInit+0x154>)
 800266a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800266c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002670:	61bb      	str	r3, [r7, #24]
 8002672:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8002674:	2380      	movs	r3, #128	; 0x80
 8002676:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8002678:	2312      	movs	r3, #18
 800267a:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 800267c:	2300      	movs	r3, #0
 800267e:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8002680:	2302      	movs	r3, #2
 8002682:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 8002684:	2304      	movs	r3, #4
 8002686:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002688:	f107 031c 	add.w	r3, r7, #28
 800268c:	4619      	mov	r1, r3
 800268e:	4845      	ldr	r0, [pc, #276]	; (80027a4 <I2Cx_MspInit+0x158>)
 8002690:	f004 fff6 	bl	8007680 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 8002694:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002698:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800269a:	f107 031c 	add.w	r3, r7, #28
 800269e:	4619      	mov	r1, r3
 80026a0:	4840      	ldr	r0, [pc, #256]	; (80027a4 <I2Cx_MspInit+0x158>)
 80026a2:	f004 ffed 	bl	8007680 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 80026a6:	4b3e      	ldr	r3, [pc, #248]	; (80027a0 <I2Cx_MspInit+0x154>)
 80026a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026aa:	4a3d      	ldr	r2, [pc, #244]	; (80027a0 <I2Cx_MspInit+0x154>)
 80026ac:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80026b0:	6413      	str	r3, [r2, #64]	; 0x40
 80026b2:	4b3b      	ldr	r3, [pc, #236]	; (80027a0 <I2Cx_MspInit+0x154>)
 80026b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026b6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80026ba:	617b      	str	r3, [r7, #20]
 80026bc:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 80026be:	4b38      	ldr	r3, [pc, #224]	; (80027a0 <I2Cx_MspInit+0x154>)
 80026c0:	6a1b      	ldr	r3, [r3, #32]
 80026c2:	4a37      	ldr	r2, [pc, #220]	; (80027a0 <I2Cx_MspInit+0x154>)
 80026c4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80026c8:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 80026ca:	4b35      	ldr	r3, [pc, #212]	; (80027a0 <I2Cx_MspInit+0x154>)
 80026cc:	6a1b      	ldr	r3, [r3, #32]
 80026ce:	4a34      	ldr	r2, [pc, #208]	; (80027a0 <I2Cx_MspInit+0x154>)
 80026d0:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80026d4:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 80026d6:	2200      	movs	r2, #0
 80026d8:	210f      	movs	r1, #15
 80026da:	2048      	movs	r0, #72	; 0x48
 80026dc:	f003 f820 	bl	8005720 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 80026e0:	2048      	movs	r0, #72	; 0x48
 80026e2:	f003 f839 	bl	8005758 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 80026e6:	2200      	movs	r2, #0
 80026e8:	210f      	movs	r1, #15
 80026ea:	2049      	movs	r0, #73	; 0x49
 80026ec:	f003 f818 	bl	8005720 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 80026f0:	2049      	movs	r0, #73	; 0x49
 80026f2:	f003 f831 	bl	8005758 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 80026f6:	e04d      	b.n	8002794 <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80026f8:	4b29      	ldr	r3, [pc, #164]	; (80027a0 <I2Cx_MspInit+0x154>)
 80026fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026fc:	4a28      	ldr	r2, [pc, #160]	; (80027a0 <I2Cx_MspInit+0x154>)
 80026fe:	f043 0302 	orr.w	r3, r3, #2
 8002702:	6313      	str	r3, [r2, #48]	; 0x30
 8002704:	4b26      	ldr	r3, [pc, #152]	; (80027a0 <I2Cx_MspInit+0x154>)
 8002706:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002708:	f003 0302 	and.w	r3, r3, #2
 800270c:	613b      	str	r3, [r7, #16]
 800270e:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 8002710:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002714:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8002716:	2312      	movs	r3, #18
 8002718:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 800271a:	2300      	movs	r3, #0
 800271c:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 800271e:	2302      	movs	r3, #2
 8002720:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 8002722:	2304      	movs	r3, #4
 8002724:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002726:	f107 031c 	add.w	r3, r7, #28
 800272a:	4619      	mov	r1, r3
 800272c:	481e      	ldr	r0, [pc, #120]	; (80027a8 <I2Cx_MspInit+0x15c>)
 800272e:	f004 ffa7 	bl	8007680 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 8002732:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002736:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002738:	f107 031c 	add.w	r3, r7, #28
 800273c:	4619      	mov	r1, r3
 800273e:	481a      	ldr	r0, [pc, #104]	; (80027a8 <I2Cx_MspInit+0x15c>)
 8002740:	f004 ff9e 	bl	8007680 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 8002744:	4b16      	ldr	r3, [pc, #88]	; (80027a0 <I2Cx_MspInit+0x154>)
 8002746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002748:	4a15      	ldr	r2, [pc, #84]	; (80027a0 <I2Cx_MspInit+0x154>)
 800274a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800274e:	6413      	str	r3, [r2, #64]	; 0x40
 8002750:	4b13      	ldr	r3, [pc, #76]	; (80027a0 <I2Cx_MspInit+0x154>)
 8002752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002754:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002758:	60fb      	str	r3, [r7, #12]
 800275a:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 800275c:	4b10      	ldr	r3, [pc, #64]	; (80027a0 <I2Cx_MspInit+0x154>)
 800275e:	6a1b      	ldr	r3, [r3, #32]
 8002760:	4a0f      	ldr	r2, [pc, #60]	; (80027a0 <I2Cx_MspInit+0x154>)
 8002762:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002766:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 8002768:	4b0d      	ldr	r3, [pc, #52]	; (80027a0 <I2Cx_MspInit+0x154>)
 800276a:	6a1b      	ldr	r3, [r3, #32]
 800276c:	4a0c      	ldr	r2, [pc, #48]	; (80027a0 <I2Cx_MspInit+0x154>)
 800276e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002772:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 8002774:	2200      	movs	r2, #0
 8002776:	210f      	movs	r1, #15
 8002778:	201f      	movs	r0, #31
 800277a:	f002 ffd1 	bl	8005720 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 800277e:	201f      	movs	r0, #31
 8002780:	f002 ffea 	bl	8005758 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 8002784:	2200      	movs	r2, #0
 8002786:	210f      	movs	r1, #15
 8002788:	2020      	movs	r0, #32
 800278a:	f002 ffc9 	bl	8005720 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 800278e:	2020      	movs	r0, #32
 8002790:	f002 ffe2 	bl	8005758 <HAL_NVIC_EnableIRQ>
}
 8002794:	bf00      	nop
 8002796:	3730      	adds	r7, #48	; 0x30
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}
 800279c:	20000384 	.word	0x20000384
 80027a0:	40023800 	.word	0x40023800
 80027a4:	40021c00 	.word	0x40021c00
 80027a8:	40020400 	.word	0x40020400

080027ac <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 80027b4:	6878      	ldr	r0, [r7, #4]
 80027b6:	f005 fd37 	bl	8008228 <HAL_I2C_GetState>
 80027ba:	4603      	mov	r3, r0
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d125      	bne.n	800280c <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	4a14      	ldr	r2, [pc, #80]	; (8002814 <I2Cx_Init+0x68>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d103      	bne.n	80027d0 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	4a13      	ldr	r2, [pc, #76]	; (8002818 <I2Cx_Init+0x6c>)
 80027cc:	601a      	str	r2, [r3, #0]
 80027ce:	e002      	b.n	80027d6 <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	4a12      	ldr	r2, [pc, #72]	; (800281c <I2Cx_Init+0x70>)
 80027d4:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	4a11      	ldr	r2, [pc, #68]	; (8002820 <I2Cx_Init+0x74>)
 80027da:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2200      	movs	r2, #0
 80027e0:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2201      	movs	r2, #1
 80027e6:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2200      	movs	r2, #0
 80027ec:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2200      	movs	r2, #0
 80027f2:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2200      	movs	r2, #0
 80027f8:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 8002800:	6878      	ldr	r0, [r7, #4]
 8002802:	f7ff ff23 	bl	800264c <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 8002806:	6878      	ldr	r0, [r7, #4]
 8002808:	f005 fa20 	bl	8007c4c <HAL_I2C_Init>
  }
}
 800280c:	bf00      	nop
 800280e:	3708      	adds	r7, #8
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}
 8002814:	20000384 	.word	0x20000384
 8002818:	40005c00 	.word	0x40005c00
 800281c:	40005400 	.word	0x40005400
 8002820:	40912732 	.word	0x40912732

08002824 <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b08a      	sub	sp, #40	; 0x28
 8002828:	af04      	add	r7, sp, #16
 800282a:	60f8      	str	r0, [r7, #12]
 800282c:	4608      	mov	r0, r1
 800282e:	4611      	mov	r1, r2
 8002830:	461a      	mov	r2, r3
 8002832:	4603      	mov	r3, r0
 8002834:	72fb      	strb	r3, [r7, #11]
 8002836:	460b      	mov	r3, r1
 8002838:	813b      	strh	r3, [r7, #8]
 800283a:	4613      	mov	r3, r2
 800283c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800283e:	2300      	movs	r3, #0
 8002840:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8002842:	7afb      	ldrb	r3, [r7, #11]
 8002844:	b299      	uxth	r1, r3
 8002846:	88f8      	ldrh	r0, [r7, #6]
 8002848:	893a      	ldrh	r2, [r7, #8]
 800284a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800284e:	9302      	str	r3, [sp, #8]
 8002850:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002852:	9301      	str	r3, [sp, #4]
 8002854:	6a3b      	ldr	r3, [r7, #32]
 8002856:	9300      	str	r3, [sp, #0]
 8002858:	4603      	mov	r3, r0
 800285a:	68f8      	ldr	r0, [r7, #12]
 800285c:	f005 fbca 	bl	8007ff4 <HAL_I2C_Mem_Read>
 8002860:	4603      	mov	r3, r0
 8002862:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8002864:	7dfb      	ldrb	r3, [r7, #23]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d004      	beq.n	8002874 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 800286a:	7afb      	ldrb	r3, [r7, #11]
 800286c:	4619      	mov	r1, r3
 800286e:	68f8      	ldr	r0, [r7, #12]
 8002870:	f000 f832 	bl	80028d8 <I2Cx_Error>
  }
  return status;    
 8002874:	7dfb      	ldrb	r3, [r7, #23]
}
 8002876:	4618      	mov	r0, r3
 8002878:	3718      	adds	r7, #24
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}

0800287e <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 800287e:	b580      	push	{r7, lr}
 8002880:	b08a      	sub	sp, #40	; 0x28
 8002882:	af04      	add	r7, sp, #16
 8002884:	60f8      	str	r0, [r7, #12]
 8002886:	4608      	mov	r0, r1
 8002888:	4611      	mov	r1, r2
 800288a:	461a      	mov	r2, r3
 800288c:	4603      	mov	r3, r0
 800288e:	72fb      	strb	r3, [r7, #11]
 8002890:	460b      	mov	r3, r1
 8002892:	813b      	strh	r3, [r7, #8]
 8002894:	4613      	mov	r3, r2
 8002896:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002898:	2300      	movs	r3, #0
 800289a:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800289c:	7afb      	ldrb	r3, [r7, #11]
 800289e:	b299      	uxth	r1, r3
 80028a0:	88f8      	ldrh	r0, [r7, #6]
 80028a2:	893a      	ldrh	r2, [r7, #8]
 80028a4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80028a8:	9302      	str	r3, [sp, #8]
 80028aa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80028ac:	9301      	str	r3, [sp, #4]
 80028ae:	6a3b      	ldr	r3, [r7, #32]
 80028b0:	9300      	str	r3, [sp, #0]
 80028b2:	4603      	mov	r3, r0
 80028b4:	68f8      	ldr	r0, [r7, #12]
 80028b6:	f005 fa89 	bl	8007dcc <HAL_I2C_Mem_Write>
 80028ba:	4603      	mov	r3, r0
 80028bc:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80028be:	7dfb      	ldrb	r3, [r7, #23]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d004      	beq.n	80028ce <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 80028c4:	7afb      	ldrb	r3, [r7, #11]
 80028c6:	4619      	mov	r1, r3
 80028c8:	68f8      	ldr	r0, [r7, #12]
 80028ca:	f000 f805 	bl	80028d8 <I2Cx_Error>
  }
  return status;
 80028ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	3718      	adds	r7, #24
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}

080028d8 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b082      	sub	sp, #8
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	460b      	mov	r3, r1
 80028e2:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 80028e4:	6878      	ldr	r0, [r7, #4]
 80028e6:	f005 fa41 	bl	8007d6c <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 80028ea:	6878      	ldr	r0, [r7, #4]
 80028ec:	f7ff ff5e 	bl	80027ac <I2Cx_Init>
}
 80028f0:	bf00      	nop
 80028f2:	3708      	adds	r7, #8
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}

080028f8 <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 80028fc:	4802      	ldr	r0, [pc, #8]	; (8002908 <TS_IO_Init+0x10>)
 80028fe:	f7ff ff55 	bl	80027ac <I2Cx_Init>
}
 8002902:	bf00      	nop
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	20000384 	.word	0x20000384

0800290c <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b084      	sub	sp, #16
 8002910:	af02      	add	r7, sp, #8
 8002912:	4603      	mov	r3, r0
 8002914:	71fb      	strb	r3, [r7, #7]
 8002916:	460b      	mov	r3, r1
 8002918:	71bb      	strb	r3, [r7, #6]
 800291a:	4613      	mov	r3, r2
 800291c:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 800291e:	79bb      	ldrb	r3, [r7, #6]
 8002920:	b29a      	uxth	r2, r3
 8002922:	79f9      	ldrb	r1, [r7, #7]
 8002924:	2301      	movs	r3, #1
 8002926:	9301      	str	r3, [sp, #4]
 8002928:	1d7b      	adds	r3, r7, #5
 800292a:	9300      	str	r3, [sp, #0]
 800292c:	2301      	movs	r3, #1
 800292e:	4803      	ldr	r0, [pc, #12]	; (800293c <TS_IO_Write+0x30>)
 8002930:	f7ff ffa5 	bl	800287e <I2Cx_WriteMultiple>
}
 8002934:	bf00      	nop
 8002936:	3708      	adds	r7, #8
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}
 800293c:	20000384 	.word	0x20000384

08002940 <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b086      	sub	sp, #24
 8002944:	af02      	add	r7, sp, #8
 8002946:	4603      	mov	r3, r0
 8002948:	460a      	mov	r2, r1
 800294a:	71fb      	strb	r3, [r7, #7]
 800294c:	4613      	mov	r3, r2
 800294e:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8002950:	2300      	movs	r3, #0
 8002952:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8002954:	79bb      	ldrb	r3, [r7, #6]
 8002956:	b29a      	uxth	r2, r3
 8002958:	79f9      	ldrb	r1, [r7, #7]
 800295a:	2301      	movs	r3, #1
 800295c:	9301      	str	r3, [sp, #4]
 800295e:	f107 030f 	add.w	r3, r7, #15
 8002962:	9300      	str	r3, [sp, #0]
 8002964:	2301      	movs	r3, #1
 8002966:	4804      	ldr	r0, [pc, #16]	; (8002978 <TS_IO_Read+0x38>)
 8002968:	f7ff ff5c 	bl	8002824 <I2Cx_ReadMultiple>

  return read_value;
 800296c:	7bfb      	ldrb	r3, [r7, #15]
}
 800296e:	4618      	mov	r0, r3
 8002970:	3710      	adds	r7, #16
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	20000384 	.word	0x20000384

0800297c <TS_IO_Delay>:
  * @brief  TS delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void TS_IO_Delay(uint32_t Delay)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	f002 faa9 	bl	8004edc <HAL_Delay>
}
 800298a:	bf00      	nop
 800298c:	3708      	adds	r7, #8
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}
	...

08002994 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{    
 8002994:	b580      	push	{r7, lr}
 8002996:	af00      	add	r7, sp, #0
  /* Select the used LCD */

  /* The RK043FN48H LCD 480x272 is selected */
  /* Timing Configuration */
  hLtdcHandler.Init.HorizontalSync = (RK043FN48H_HSYNC - 1);
 8002998:	4b31      	ldr	r3, [pc, #196]	; (8002a60 <BSP_LCD_Init+0xcc>)
 800299a:	2228      	movs	r2, #40	; 0x28
 800299c:	615a      	str	r2, [r3, #20]
  hLtdcHandler.Init.VerticalSync = (RK043FN48H_VSYNC - 1);
 800299e:	4b30      	ldr	r3, [pc, #192]	; (8002a60 <BSP_LCD_Init+0xcc>)
 80029a0:	2209      	movs	r2, #9
 80029a2:	619a      	str	r2, [r3, #24]
  hLtdcHandler.Init.AccumulatedHBP = (RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 80029a4:	4b2e      	ldr	r3, [pc, #184]	; (8002a60 <BSP_LCD_Init+0xcc>)
 80029a6:	2235      	movs	r2, #53	; 0x35
 80029a8:	61da      	str	r2, [r3, #28]
  hLtdcHandler.Init.AccumulatedVBP = (RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 80029aa:	4b2d      	ldr	r3, [pc, #180]	; (8002a60 <BSP_LCD_Init+0xcc>)
 80029ac:	220b      	movs	r2, #11
 80029ae:	621a      	str	r2, [r3, #32]
  hLtdcHandler.Init.AccumulatedActiveH = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 80029b0:	4b2b      	ldr	r3, [pc, #172]	; (8002a60 <BSP_LCD_Init+0xcc>)
 80029b2:	f240 121b 	movw	r2, #283	; 0x11b
 80029b6:	629a      	str	r2, [r3, #40]	; 0x28
  hLtdcHandler.Init.AccumulatedActiveW = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 80029b8:	4b29      	ldr	r3, [pc, #164]	; (8002a60 <BSP_LCD_Init+0xcc>)
 80029ba:	f240 2215 	movw	r2, #533	; 0x215
 80029be:	625a      	str	r2, [r3, #36]	; 0x24
  hLtdcHandler.Init.TotalHeigh = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP + RK043FN48H_VFP - 1);
 80029c0:	4b27      	ldr	r3, [pc, #156]	; (8002a60 <BSP_LCD_Init+0xcc>)
 80029c2:	f240 121d 	movw	r2, #285	; 0x11d
 80029c6:	631a      	str	r2, [r3, #48]	; 0x30
  hLtdcHandler.Init.TotalWidth = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP + RK043FN48H_HFP - 1);
 80029c8:	4b25      	ldr	r3, [pc, #148]	; (8002a60 <BSP_LCD_Init+0xcc>)
 80029ca:	f240 2235 	movw	r2, #565	; 0x235
 80029ce:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* LCD clock configuration */
  BSP_LCD_ClockConfig(&hLtdcHandler, NULL);
 80029d0:	2100      	movs	r1, #0
 80029d2:	4823      	ldr	r0, [pc, #140]	; (8002a60 <BSP_LCD_Init+0xcc>)
 80029d4:	f000 fe38 	bl	8003648 <BSP_LCD_ClockConfig>

  /* Initialize the LCD pixel width and pixel height */
  hLtdcHandler.LayerCfg->ImageWidth  = RK043FN48H_WIDTH;
 80029d8:	4b21      	ldr	r3, [pc, #132]	; (8002a60 <BSP_LCD_Init+0xcc>)
 80029da:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80029de:	661a      	str	r2, [r3, #96]	; 0x60
  hLtdcHandler.LayerCfg->ImageHeight = RK043FN48H_HEIGHT;
 80029e0:	4b1f      	ldr	r3, [pc, #124]	; (8002a60 <BSP_LCD_Init+0xcc>)
 80029e2:	f44f 7288 	mov.w	r2, #272	; 0x110
 80029e6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Background value */
  hLtdcHandler.Init.Backcolor.Blue = 0;
 80029e8:	4b1d      	ldr	r3, [pc, #116]	; (8002a60 <BSP_LCD_Init+0xcc>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hLtdcHandler.Init.Backcolor.Green = 0;
 80029f0:	4b1b      	ldr	r3, [pc, #108]	; (8002a60 <BSP_LCD_Init+0xcc>)
 80029f2:	2200      	movs	r2, #0
 80029f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hLtdcHandler.Init.Backcolor.Red = 0;
 80029f8:	4b19      	ldr	r3, [pc, #100]	; (8002a60 <BSP_LCD_Init+0xcc>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  
  /* Polarity */
  hLtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8002a00:	4b17      	ldr	r3, [pc, #92]	; (8002a60 <BSP_LCD_Init+0xcc>)
 8002a02:	2200      	movs	r2, #0
 8002a04:	605a      	str	r2, [r3, #4]
  hLtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL; 
 8002a06:	4b16      	ldr	r3, [pc, #88]	; (8002a60 <BSP_LCD_Init+0xcc>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	609a      	str	r2, [r3, #8]
  hLtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;  
 8002a0c:	4b14      	ldr	r3, [pc, #80]	; (8002a60 <BSP_LCD_Init+0xcc>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	60da      	str	r2, [r3, #12]
  hLtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002a12:	4b13      	ldr	r3, [pc, #76]	; (8002a60 <BSP_LCD_Init+0xcc>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	611a      	str	r2, [r3, #16]
  hLtdcHandler.Instance = LTDC;
 8002a18:	4b11      	ldr	r3, [pc, #68]	; (8002a60 <BSP_LCD_Init+0xcc>)
 8002a1a:	4a12      	ldr	r2, [pc, #72]	; (8002a64 <BSP_LCD_Init+0xd0>)
 8002a1c:	601a      	str	r2, [r3, #0]

  if(HAL_LTDC_GetState(&hLtdcHandler) == HAL_LTDC_STATE_RESET)
 8002a1e:	4810      	ldr	r0, [pc, #64]	; (8002a60 <BSP_LCD_Init+0xcc>)
 8002a20:	f006 f894 	bl	8008b4c <HAL_LTDC_GetState>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d103      	bne.n	8002a32 <BSP_LCD_Init+0x9e>
  {
    /* Initialize the LCD Msp: this __weak function can be rewritten by the application */
    BSP_LCD_MspInit(&hLtdcHandler, NULL);
 8002a2a:	2100      	movs	r1, #0
 8002a2c:	480c      	ldr	r0, [pc, #48]	; (8002a60 <BSP_LCD_Init+0xcc>)
 8002a2e:	f000 fd31 	bl	8003494 <BSP_LCD_MspInit>
  }
  HAL_LTDC_Init(&hLtdcHandler);
 8002a32:	480b      	ldr	r0, [pc, #44]	; (8002a60 <BSP_LCD_Init+0xcc>)
 8002a34:	f005 feba 	bl	80087ac <HAL_LTDC_Init>

  /* Assert display enable LCD_DISP pin */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);
 8002a38:	2201      	movs	r2, #1
 8002a3a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002a3e:	480a      	ldr	r0, [pc, #40]	; (8002a68 <BSP_LCD_Init+0xd4>)
 8002a40:	f005 f8ea 	bl	8007c18 <HAL_GPIO_WritePin>

  /* Assert backlight LCD_BL_CTRL pin */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 8002a44:	2201      	movs	r2, #1
 8002a46:	2108      	movs	r1, #8
 8002a48:	4808      	ldr	r0, [pc, #32]	; (8002a6c <BSP_LCD_Init+0xd8>)
 8002a4a:	f005 f8e5 	bl	8007c18 <HAL_GPIO_WritePin>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 8002a4e:	f000 ff1b 	bl	8003888 <BSP_SDRAM_Init>
#endif
    
  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8002a52:	4807      	ldr	r0, [pc, #28]	; (8002a70 <BSP_LCD_Init+0xdc>)
 8002a54:	f000 f8d8 	bl	8002c08 <BSP_LCD_SetFont>
  
  return LCD_OK;
 8002a58:	2300      	movs	r3, #0
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	20008e64 	.word	0x20008e64
 8002a64:	40016800 	.word	0x40016800
 8002a68:	40022000 	.word	0x40022000
 8002a6c:	40022800 	.word	0x40022800
 8002a70:	20000044 	.word	0x20000044

08002a74 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8002a74:	b480      	push	{r7}
 8002a76:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 8002a78:	4b06      	ldr	r3, [pc, #24]	; (8002a94 <BSP_LCD_GetXSize+0x20>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a06      	ldr	r2, [pc, #24]	; (8002a98 <BSP_LCD_GetXSize+0x24>)
 8002a7e:	2134      	movs	r1, #52	; 0x34
 8002a80:	fb01 f303 	mul.w	r3, r1, r3
 8002a84:	4413      	add	r3, r2
 8002a86:	3360      	adds	r3, #96	; 0x60
 8002a88:	681b      	ldr	r3, [r3, #0]
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr
 8002a94:	20000410 	.word	0x20000410
 8002a98:	20008e64 	.word	0x20008e64

08002a9c <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
 8002aa0:	4b06      	ldr	r3, [pc, #24]	; (8002abc <BSP_LCD_GetYSize+0x20>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a06      	ldr	r2, [pc, #24]	; (8002ac0 <BSP_LCD_GetYSize+0x24>)
 8002aa6:	2134      	movs	r1, #52	; 0x34
 8002aa8:	fb01 f303 	mul.w	r3, r1, r3
 8002aac:	4413      	add	r3, r2
 8002aae:	3364      	adds	r3, #100	; 0x64
 8002ab0:	681b      	ldr	r3, [r3, #0]
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr
 8002abc:	20000410 	.word	0x20000410
 8002ac0:	20008e64 	.word	0x20008e64

08002ac4 <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b090      	sub	sp, #64	; 0x40
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	4603      	mov	r3, r0
 8002acc:	6039      	str	r1, [r7, #0]
 8002ace:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef  layer_cfg;

  /* Layer Init */
  layer_cfg.WindowX0 = 0;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	60fb      	str	r3, [r7, #12]
  layer_cfg.WindowX1 = BSP_LCD_GetXSize();
 8002ad4:	f7ff ffce 	bl	8002a74 <BSP_LCD_GetXSize>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	613b      	str	r3, [r7, #16]
  layer_cfg.WindowY0 = 0;
 8002adc:	2300      	movs	r3, #0
 8002ade:	617b      	str	r3, [r7, #20]
  layer_cfg.WindowY1 = BSP_LCD_GetYSize(); 
 8002ae0:	f7ff ffdc 	bl	8002a9c <BSP_LCD_GetYSize>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	61bb      	str	r3, [r7, #24]
  layer_cfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	61fb      	str	r3, [r7, #28]
  layer_cfg.FBStartAdress = FB_Address;
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	633b      	str	r3, [r7, #48]	; 0x30
  layer_cfg.Alpha = 255;
 8002af0:	23ff      	movs	r3, #255	; 0xff
 8002af2:	623b      	str	r3, [r7, #32]
  layer_cfg.Alpha0 = 0;
 8002af4:	2300      	movs	r3, #0
 8002af6:	627b      	str	r3, [r7, #36]	; 0x24
  layer_cfg.Backcolor.Blue = 0;
 8002af8:	2300      	movs	r3, #0
 8002afa:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  layer_cfg.Backcolor.Green = 0;
 8002afe:	2300      	movs	r3, #0
 8002b00:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  layer_cfg.Backcolor.Red = 0;
 8002b04:	2300      	movs	r3, #0
 8002b06:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  layer_cfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8002b0a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002b0e:	62bb      	str	r3, [r7, #40]	; 0x28
  layer_cfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002b10:	2307      	movs	r3, #7
 8002b12:	62fb      	str	r3, [r7, #44]	; 0x2c
  layer_cfg.ImageWidth = BSP_LCD_GetXSize();
 8002b14:	f7ff ffae 	bl	8002a74 <BSP_LCD_GetXSize>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	637b      	str	r3, [r7, #52]	; 0x34
  layer_cfg.ImageHeight = BSP_LCD_GetYSize();
 8002b1c:	f7ff ffbe 	bl	8002a9c <BSP_LCD_GetYSize>
 8002b20:	4603      	mov	r3, r0
 8002b22:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&hLtdcHandler, &layer_cfg, LayerIndex); 
 8002b24:	88fa      	ldrh	r2, [r7, #6]
 8002b26:	f107 030c 	add.w	r3, r7, #12
 8002b2a:	4619      	mov	r1, r3
 8002b2c:	4812      	ldr	r0, [pc, #72]	; (8002b78 <BSP_LCD_LayerDefaultInit+0xb4>)
 8002b2e:	f005 ffcf 	bl	8008ad0 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8002b32:	88fa      	ldrh	r2, [r7, #6]
 8002b34:	4911      	ldr	r1, [pc, #68]	; (8002b7c <BSP_LCD_LayerDefaultInit+0xb8>)
 8002b36:	4613      	mov	r3, r2
 8002b38:	005b      	lsls	r3, r3, #1
 8002b3a:	4413      	add	r3, r2
 8002b3c:	009b      	lsls	r3, r3, #2
 8002b3e:	440b      	add	r3, r1
 8002b40:	3304      	adds	r3, #4
 8002b42:	f04f 32ff 	mov.w	r2, #4294967295
 8002b46:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8002b48:	88fa      	ldrh	r2, [r7, #6]
 8002b4a:	490c      	ldr	r1, [pc, #48]	; (8002b7c <BSP_LCD_LayerDefaultInit+0xb8>)
 8002b4c:	4613      	mov	r3, r2
 8002b4e:	005b      	lsls	r3, r3, #1
 8002b50:	4413      	add	r3, r2
 8002b52:	009b      	lsls	r3, r3, #2
 8002b54:	440b      	add	r3, r1
 8002b56:	3308      	adds	r3, #8
 8002b58:	4a09      	ldr	r2, [pc, #36]	; (8002b80 <BSP_LCD_LayerDefaultInit+0xbc>)
 8002b5a:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8002b5c:	88fa      	ldrh	r2, [r7, #6]
 8002b5e:	4907      	ldr	r1, [pc, #28]	; (8002b7c <BSP_LCD_LayerDefaultInit+0xb8>)
 8002b60:	4613      	mov	r3, r2
 8002b62:	005b      	lsls	r3, r3, #1
 8002b64:	4413      	add	r3, r2
 8002b66:	009b      	lsls	r3, r3, #2
 8002b68:	440b      	add	r3, r1
 8002b6a:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8002b6e:	601a      	str	r2, [r3, #0]
}
 8002b70:	bf00      	nop
 8002b72:	3740      	adds	r7, #64	; 0x40
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd80      	pop	{r7, pc}
 8002b78:	20008e64 	.word	0x20008e64
 8002b7c:	20000414 	.word	0x20000414
 8002b80:	20000044 	.word	0x20000044

08002b84 <BSP_LCD_SelectLayer>:
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: Layer foreground or background
  * @retval None
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b083      	sub	sp, #12
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8002b8c:	4a04      	ldr	r2, [pc, #16]	; (8002ba0 <BSP_LCD_SelectLayer+0x1c>)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6013      	str	r3, [r2, #0]
} 
 8002b92:	bf00      	nop
 8002b94:	370c      	adds	r7, #12
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr
 8002b9e:	bf00      	nop
 8002ba0:	20000410 	.word	0x20000410

08002ba4 <BSP_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b083      	sub	sp, #12
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8002bac:	4b07      	ldr	r3, [pc, #28]	; (8002bcc <BSP_LCD_SetTextColor+0x28>)
 8002bae:	681a      	ldr	r2, [r3, #0]
 8002bb0:	4907      	ldr	r1, [pc, #28]	; (8002bd0 <BSP_LCD_SetTextColor+0x2c>)
 8002bb2:	4613      	mov	r3, r2
 8002bb4:	005b      	lsls	r3, r3, #1
 8002bb6:	4413      	add	r3, r2
 8002bb8:	009b      	lsls	r3, r3, #2
 8002bba:	440b      	add	r3, r1
 8002bbc:	687a      	ldr	r2, [r7, #4]
 8002bbe:	601a      	str	r2, [r3, #0]
}
 8002bc0:	bf00      	nop
 8002bc2:	370c      	adds	r7, #12
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bca:	4770      	bx	lr
 8002bcc:	20000410 	.word	0x20000410
 8002bd0:	20000414 	.word	0x20000414

08002bd4 <BSP_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b083      	sub	sp, #12
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8002bdc:	4b08      	ldr	r3, [pc, #32]	; (8002c00 <BSP_LCD_SetBackColor+0x2c>)
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	4908      	ldr	r1, [pc, #32]	; (8002c04 <BSP_LCD_SetBackColor+0x30>)
 8002be2:	4613      	mov	r3, r2
 8002be4:	005b      	lsls	r3, r3, #1
 8002be6:	4413      	add	r3, r2
 8002be8:	009b      	lsls	r3, r3, #2
 8002bea:	440b      	add	r3, r1
 8002bec:	3304      	adds	r3, #4
 8002bee:	687a      	ldr	r2, [r7, #4]
 8002bf0:	601a      	str	r2, [r3, #0]
}
 8002bf2:	bf00      	nop
 8002bf4:	370c      	adds	r7, #12
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr
 8002bfe:	bf00      	nop
 8002c00:	20000410 	.word	0x20000410
 8002c04:	20000414 	.word	0x20000414

08002c08 <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b083      	sub	sp, #12
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 8002c10:	4b08      	ldr	r3, [pc, #32]	; (8002c34 <BSP_LCD_SetFont+0x2c>)
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	4908      	ldr	r1, [pc, #32]	; (8002c38 <BSP_LCD_SetFont+0x30>)
 8002c16:	4613      	mov	r3, r2
 8002c18:	005b      	lsls	r3, r3, #1
 8002c1a:	4413      	add	r3, r2
 8002c1c:	009b      	lsls	r3, r3, #2
 8002c1e:	440b      	add	r3, r1
 8002c20:	3308      	adds	r3, #8
 8002c22:	687a      	ldr	r2, [r7, #4]
 8002c24:	601a      	str	r2, [r3, #0]
}
 8002c26:	bf00      	nop
 8002c28:	370c      	adds	r7, #12
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr
 8002c32:	bf00      	nop
 8002c34:	20000410 	.word	0x20000410
 8002c38:	20000414 	.word	0x20000414

08002c3c <BSP_LCD_GetFont>:
/**
  * @brief  Gets the LCD text font.
  * @retval Used layer font
  */
sFONT *BSP_LCD_GetFont(void)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	af00      	add	r7, sp, #0
  return DrawProp[ActiveLayer].pFont;
 8002c40:	4b07      	ldr	r3, [pc, #28]	; (8002c60 <BSP_LCD_GetFont+0x24>)
 8002c42:	681a      	ldr	r2, [r3, #0]
 8002c44:	4907      	ldr	r1, [pc, #28]	; (8002c64 <BSP_LCD_GetFont+0x28>)
 8002c46:	4613      	mov	r3, r2
 8002c48:	005b      	lsls	r3, r3, #1
 8002c4a:	4413      	add	r3, r2
 8002c4c:	009b      	lsls	r3, r3, #2
 8002c4e:	440b      	add	r3, r1
 8002c50:	3308      	adds	r3, #8
 8002c52:	681b      	ldr	r3, [r3, #0]
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	46bd      	mov	sp, r7
 8002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5c:	4770      	bx	lr
 8002c5e:	bf00      	nop
 8002c60:	20000410 	.word	0x20000410
 8002c64:	20000414 	.word	0x20000414

08002c68 <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8002c68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c6a:	b085      	sub	sp, #20
 8002c6c:	af02      	add	r7, sp, #8
 8002c6e:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8002c70:	4b0f      	ldr	r3, [pc, #60]	; (8002cb0 <BSP_LCD_Clear+0x48>)
 8002c72:	681c      	ldr	r4, [r3, #0]
 8002c74:	4b0e      	ldr	r3, [pc, #56]	; (8002cb0 <BSP_LCD_Clear+0x48>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a0e      	ldr	r2, [pc, #56]	; (8002cb4 <BSP_LCD_Clear+0x4c>)
 8002c7a:	2134      	movs	r1, #52	; 0x34
 8002c7c:	fb01 f303 	mul.w	r3, r1, r3
 8002c80:	4413      	add	r3, r2
 8002c82:	335c      	adds	r3, #92	; 0x5c
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	461d      	mov	r5, r3
 8002c88:	f7ff fef4 	bl	8002a74 <BSP_LCD_GetXSize>
 8002c8c:	4606      	mov	r6, r0
 8002c8e:	f7ff ff05 	bl	8002a9c <BSP_LCD_GetYSize>
 8002c92:	4602      	mov	r2, r0
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	9301      	str	r3, [sp, #4]
 8002c98:	2300      	movs	r3, #0
 8002c9a:	9300      	str	r3, [sp, #0]
 8002c9c:	4613      	mov	r3, r2
 8002c9e:	4632      	mov	r2, r6
 8002ca0:	4629      	mov	r1, r5
 8002ca2:	4620      	mov	r0, r4
 8002ca4:	f000 fda4 	bl	80037f0 <LL_FillBuffer>
}
 8002ca8:	bf00      	nop
 8002caa:	370c      	adds	r7, #12
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002cb0:	20000410 	.word	0x20000410
 8002cb4:	20008e64 	.word	0x20008e64

08002cb8 <BSP_LCD_DisplayChar>:
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E 
  * @retval None
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8002cb8:	b590      	push	{r4, r7, lr}
 8002cba:	b083      	sub	sp, #12
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	80fb      	strh	r3, [r7, #6]
 8002cc2:	460b      	mov	r3, r1
 8002cc4:	80bb      	strh	r3, [r7, #4]
 8002cc6:	4613      	mov	r3, r2
 8002cc8:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002cca:	4b1b      	ldr	r3, [pc, #108]	; (8002d38 <BSP_LCD_DisplayChar+0x80>)
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	491b      	ldr	r1, [pc, #108]	; (8002d3c <BSP_LCD_DisplayChar+0x84>)
 8002cd0:	4613      	mov	r3, r2
 8002cd2:	005b      	lsls	r3, r3, #1
 8002cd4:	4413      	add	r3, r2
 8002cd6:	009b      	lsls	r3, r3, #2
 8002cd8:	440b      	add	r3, r1
 8002cda:	3308      	adds	r3, #8
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	6819      	ldr	r1, [r3, #0]
 8002ce0:	78fb      	ldrb	r3, [r7, #3]
 8002ce2:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002ce6:	4b14      	ldr	r3, [pc, #80]	; (8002d38 <BSP_LCD_DisplayChar+0x80>)
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	4c14      	ldr	r4, [pc, #80]	; (8002d3c <BSP_LCD_DisplayChar+0x84>)
 8002cec:	4613      	mov	r3, r2
 8002cee:	005b      	lsls	r3, r3, #1
 8002cf0:	4413      	add	r3, r2
 8002cf2:	009b      	lsls	r3, r3, #2
 8002cf4:	4423      	add	r3, r4
 8002cf6:	3308      	adds	r3, #8
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002cfc:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002d00:	4b0d      	ldr	r3, [pc, #52]	; (8002d38 <BSP_LCD_DisplayChar+0x80>)
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	4c0d      	ldr	r4, [pc, #52]	; (8002d3c <BSP_LCD_DisplayChar+0x84>)
 8002d06:	4613      	mov	r3, r2
 8002d08:	005b      	lsls	r3, r3, #1
 8002d0a:	4413      	add	r3, r2
 8002d0c:	009b      	lsls	r3, r3, #2
 8002d0e:	4423      	add	r3, r4
 8002d10:	3308      	adds	r3, #8
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	889b      	ldrh	r3, [r3, #4]
 8002d16:	3307      	adds	r3, #7
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	da00      	bge.n	8002d1e <BSP_LCD_DisplayChar+0x66>
 8002d1c:	3307      	adds	r3, #7
 8002d1e:	10db      	asrs	r3, r3, #3
 8002d20:	fb03 f300 	mul.w	r3, r3, r0
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002d24:	18ca      	adds	r2, r1, r3
 8002d26:	88b9      	ldrh	r1, [r7, #4]
 8002d28:	88fb      	ldrh	r3, [r7, #6]
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f000 fca8 	bl	8003680 <DrawChar>
}
 8002d30:	bf00      	nop
 8002d32:	370c      	adds	r7, #12
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd90      	pop	{r4, r7, pc}
 8002d38:	20000410 	.word	0x20000410
 8002d3c:	20000414 	.word	0x20000414

08002d40 <BSP_LCD_DisplayStringAt>:
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE   
  * @retval None
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 8002d40:	b5b0      	push	{r4, r5, r7, lr}
 8002d42:	b088      	sub	sp, #32
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	60ba      	str	r2, [r7, #8]
 8002d48:	461a      	mov	r2, r3
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	81fb      	strh	r3, [r7, #14]
 8002d4e:	460b      	mov	r3, r1
 8002d50:	81bb      	strh	r3, [r7, #12]
 8002d52:	4613      	mov	r3, r2
 8002d54:	71fb      	strb	r3, [r7, #7]
  uint16_t ref_column = 1, i = 0;
 8002d56:	2301      	movs	r3, #1
 8002d58:	83fb      	strh	r3, [r7, #30]
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 8002d5e:	2300      	movs	r3, #0
 8002d60:	61bb      	str	r3, [r7, #24]
 8002d62:	2300      	movs	r3, #0
 8002d64:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 8002d6a:	e002      	b.n	8002d72 <BSP_LCD_DisplayStringAt+0x32>
 8002d6c:	69bb      	ldr	r3, [r7, #24]
 8002d6e:	3301      	adds	r3, #1
 8002d70:	61bb      	str	r3, [r7, #24]
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	1c5a      	adds	r2, r3, #1
 8002d76:	617a      	str	r2, [r7, #20]
 8002d78:	781b      	ldrb	r3, [r3, #0]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d1f6      	bne.n	8002d6c <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8002d7e:	f7ff fe79 	bl	8002a74 <BSP_LCD_GetXSize>
 8002d82:	4b4f      	ldr	r3, [pc, #316]	; (8002ec0 <BSP_LCD_DisplayStringAt+0x180>)
 8002d84:	681a      	ldr	r2, [r3, #0]
 8002d86:	494f      	ldr	r1, [pc, #316]	; (8002ec4 <BSP_LCD_DisplayStringAt+0x184>)
 8002d88:	4613      	mov	r3, r2
 8002d8a:	005b      	lsls	r3, r3, #1
 8002d8c:	4413      	add	r3, r2
 8002d8e:	009b      	lsls	r3, r3, #2
 8002d90:	440b      	add	r3, r1
 8002d92:	3308      	adds	r3, #8
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	889b      	ldrh	r3, [r3, #4]
 8002d98:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d9c:	613b      	str	r3, [r7, #16]
  
  switch (Mode)
 8002d9e:	79fb      	ldrb	r3, [r7, #7]
 8002da0:	2b02      	cmp	r3, #2
 8002da2:	d01c      	beq.n	8002dde <BSP_LCD_DisplayStringAt+0x9e>
 8002da4:	2b03      	cmp	r3, #3
 8002da6:	d017      	beq.n	8002dd8 <BSP_LCD_DisplayStringAt+0x98>
 8002da8:	2b01      	cmp	r3, #1
 8002daa:	d12e      	bne.n	8002e0a <BSP_LCD_DisplayStringAt+0xca>
  {
  case CENTER_MODE:
    {
      ref_column = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8002dac:	693a      	ldr	r2, [r7, #16]
 8002dae:	69bb      	ldr	r3, [r7, #24]
 8002db0:	1ad1      	subs	r1, r2, r3
 8002db2:	4b43      	ldr	r3, [pc, #268]	; (8002ec0 <BSP_LCD_DisplayStringAt+0x180>)
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	4843      	ldr	r0, [pc, #268]	; (8002ec4 <BSP_LCD_DisplayStringAt+0x184>)
 8002db8:	4613      	mov	r3, r2
 8002dba:	005b      	lsls	r3, r3, #1
 8002dbc:	4413      	add	r3, r2
 8002dbe:	009b      	lsls	r3, r3, #2
 8002dc0:	4403      	add	r3, r0
 8002dc2:	3308      	adds	r3, #8
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	889b      	ldrh	r3, [r3, #4]
 8002dc8:	fb03 f301 	mul.w	r3, r3, r1
 8002dcc:	085b      	lsrs	r3, r3, #1
 8002dce:	b29a      	uxth	r2, r3
 8002dd0:	89fb      	ldrh	r3, [r7, #14]
 8002dd2:	4413      	add	r3, r2
 8002dd4:	83fb      	strh	r3, [r7, #30]
      break;
 8002dd6:	e01b      	b.n	8002e10 <BSP_LCD_DisplayStringAt+0xd0>
    }
  case LEFT_MODE:
    {
      ref_column = Xpos;
 8002dd8:	89fb      	ldrh	r3, [r7, #14]
 8002dda:	83fb      	strh	r3, [r7, #30]
      break;
 8002ddc:	e018      	b.n	8002e10 <BSP_LCD_DisplayStringAt+0xd0>
    }
  case RIGHT_MODE:
    {
      ref_column = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8002dde:	693a      	ldr	r2, [r7, #16]
 8002de0:	69bb      	ldr	r3, [r7, #24]
 8002de2:	1ad3      	subs	r3, r2, r3
 8002de4:	b299      	uxth	r1, r3
 8002de6:	4b36      	ldr	r3, [pc, #216]	; (8002ec0 <BSP_LCD_DisplayStringAt+0x180>)
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	4836      	ldr	r0, [pc, #216]	; (8002ec4 <BSP_LCD_DisplayStringAt+0x184>)
 8002dec:	4613      	mov	r3, r2
 8002dee:	005b      	lsls	r3, r3, #1
 8002df0:	4413      	add	r3, r2
 8002df2:	009b      	lsls	r3, r3, #2
 8002df4:	4403      	add	r3, r0
 8002df6:	3308      	adds	r3, #8
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	889b      	ldrh	r3, [r3, #4]
 8002dfc:	fb11 f303 	smulbb	r3, r1, r3
 8002e00:	b29a      	uxth	r2, r3
 8002e02:	89fb      	ldrh	r3, [r7, #14]
 8002e04:	1ad3      	subs	r3, r2, r3
 8002e06:	83fb      	strh	r3, [r7, #30]
      break;
 8002e08:	e002      	b.n	8002e10 <BSP_LCD_DisplayStringAt+0xd0>
    }    
  default:
    {
      ref_column = Xpos;
 8002e0a:	89fb      	ldrh	r3, [r7, #14]
 8002e0c:	83fb      	strh	r3, [r7, #30]
      break;
 8002e0e:	bf00      	nop
    }
  }
  
  /* Check that the Start column is located in the screen */
  if ((ref_column < 1) || (ref_column >= 0x8000))
 8002e10:	8bfb      	ldrh	r3, [r7, #30]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d003      	beq.n	8002e1e <BSP_LCD_DisplayStringAt+0xde>
 8002e16:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	da1d      	bge.n	8002e5a <BSP_LCD_DisplayStringAt+0x11a>
  {
    ref_column = 1;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8002e22:	e01a      	b.n	8002e5a <BSP_LCD_DisplayStringAt+0x11a>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(ref_column, Ypos, *Text);
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	781a      	ldrb	r2, [r3, #0]
 8002e28:	89b9      	ldrh	r1, [r7, #12]
 8002e2a:	8bfb      	ldrh	r3, [r7, #30]
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f7ff ff43 	bl	8002cb8 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    ref_column += DrawProp[ActiveLayer].pFont->Width;
 8002e32:	4b23      	ldr	r3, [pc, #140]	; (8002ec0 <BSP_LCD_DisplayStringAt+0x180>)
 8002e34:	681a      	ldr	r2, [r3, #0]
 8002e36:	4923      	ldr	r1, [pc, #140]	; (8002ec4 <BSP_LCD_DisplayStringAt+0x184>)
 8002e38:	4613      	mov	r3, r2
 8002e3a:	005b      	lsls	r3, r3, #1
 8002e3c:	4413      	add	r3, r2
 8002e3e:	009b      	lsls	r3, r3, #2
 8002e40:	440b      	add	r3, r1
 8002e42:	3308      	adds	r3, #8
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	889a      	ldrh	r2, [r3, #4]
 8002e48:	8bfb      	ldrh	r3, [r7, #30]
 8002e4a:	4413      	add	r3, r2
 8002e4c:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    Text++;
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	3301      	adds	r3, #1
 8002e52:	60bb      	str	r3, [r7, #8]
    i++;
 8002e54:	8bbb      	ldrh	r3, [r7, #28]
 8002e56:	3301      	adds	r3, #1
 8002e58:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	781b      	ldrb	r3, [r3, #0]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	bf14      	ite	ne
 8002e62:	2301      	movne	r3, #1
 8002e64:	2300      	moveq	r3, #0
 8002e66:	b2dc      	uxtb	r4, r3
 8002e68:	f7ff fe04 	bl	8002a74 <BSP_LCD_GetXSize>
 8002e6c:	4605      	mov	r5, r0
 8002e6e:	8bb9      	ldrh	r1, [r7, #28]
 8002e70:	4b13      	ldr	r3, [pc, #76]	; (8002ec0 <BSP_LCD_DisplayStringAt+0x180>)
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	4813      	ldr	r0, [pc, #76]	; (8002ec4 <BSP_LCD_DisplayStringAt+0x184>)
 8002e76:	4613      	mov	r3, r2
 8002e78:	005b      	lsls	r3, r3, #1
 8002e7a:	4413      	add	r3, r2
 8002e7c:	009b      	lsls	r3, r3, #2
 8002e7e:	4403      	add	r3, r0
 8002e80:	3308      	adds	r3, #8
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	889b      	ldrh	r3, [r3, #4]
 8002e86:	fb03 f301 	mul.w	r3, r3, r1
 8002e8a:	1aeb      	subs	r3, r5, r3
 8002e8c:	b299      	uxth	r1, r3
 8002e8e:	4b0c      	ldr	r3, [pc, #48]	; (8002ec0 <BSP_LCD_DisplayStringAt+0x180>)
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	480c      	ldr	r0, [pc, #48]	; (8002ec4 <BSP_LCD_DisplayStringAt+0x184>)
 8002e94:	4613      	mov	r3, r2
 8002e96:	005b      	lsls	r3, r3, #1
 8002e98:	4413      	add	r3, r2
 8002e9a:	009b      	lsls	r3, r3, #2
 8002e9c:	4403      	add	r3, r0
 8002e9e:	3308      	adds	r3, #8
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	889b      	ldrh	r3, [r3, #4]
 8002ea4:	4299      	cmp	r1, r3
 8002ea6:	bf2c      	ite	cs
 8002ea8:	2301      	movcs	r3, #1
 8002eaa:	2300      	movcc	r3, #0
 8002eac:	b2db      	uxtb	r3, r3
 8002eae:	4023      	ands	r3, r4
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d1b6      	bne.n	8002e24 <BSP_LCD_DisplayStringAt+0xe4>
  }  
}
 8002eb6:	bf00      	nop
 8002eb8:	3720      	adds	r7, #32
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bdb0      	pop	{r4, r5, r7, pc}
 8002ebe:	bf00      	nop
 8002ec0:	20000410 	.word	0x20000410
 8002ec4:	20000414 	.word	0x20000414

08002ec8 <BSP_LCD_DisplayStringAtLine>:
  * @param  Line: Line where to display the character shape
  * @param  ptr: Pointer to string to display on LCD
  * @retval None
  */
void BSP_LCD_DisplayStringAtLine(uint16_t Line, uint8_t *ptr)
{  
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b082      	sub	sp, #8
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	4603      	mov	r3, r0
 8002ed0:	6039      	str	r1, [r7, #0]
 8002ed2:	80fb      	strh	r3, [r7, #6]
  BSP_LCD_DisplayStringAt(0, LINE(Line), ptr, LEFT_MODE);
 8002ed4:	f7ff feb2 	bl	8002c3c <BSP_LCD_GetFont>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	88db      	ldrh	r3, [r3, #6]
 8002edc:	88fa      	ldrh	r2, [r7, #6]
 8002ede:	fb12 f303 	smulbb	r3, r2, r3
 8002ee2:	b299      	uxth	r1, r3
 8002ee4:	2303      	movs	r3, #3
 8002ee6:	683a      	ldr	r2, [r7, #0]
 8002ee8:	2000      	movs	r0, #0
 8002eea:	f7ff ff29 	bl	8002d40 <BSP_LCD_DisplayStringAt>
}
 8002eee:	bf00      	nop
 8002ef0:	3708      	adds	r7, #8
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
	...

08002ef8 <BSP_LCD_DrawHLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8002ef8:	b5b0      	push	{r4, r5, r7, lr}
 8002efa:	b086      	sub	sp, #24
 8002efc:	af02      	add	r7, sp, #8
 8002efe:	4603      	mov	r3, r0
 8002f00:	80fb      	strh	r3, [r7, #6]
 8002f02:	460b      	mov	r3, r1
 8002f04:	80bb      	strh	r3, [r7, #4]
 8002f06:	4613      	mov	r3, r2
 8002f08:	807b      	strh	r3, [r7, #2]
  uint32_t  Xaddress = 0;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8002f0e:	4b26      	ldr	r3, [pc, #152]	; (8002fa8 <BSP_LCD_DrawHLine+0xb0>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4a26      	ldr	r2, [pc, #152]	; (8002fac <BSP_LCD_DrawHLine+0xb4>)
 8002f14:	2134      	movs	r1, #52	; 0x34
 8002f16:	fb01 f303 	mul.w	r3, r1, r3
 8002f1a:	4413      	add	r3, r2
 8002f1c:	3348      	adds	r3, #72	; 0x48
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	2b02      	cmp	r3, #2
 8002f22:	d114      	bne.n	8002f4e <BSP_LCD_DrawHLine+0x56>
  { /* RGB565 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8002f24:	4b20      	ldr	r3, [pc, #128]	; (8002fa8 <BSP_LCD_DrawHLine+0xb0>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a20      	ldr	r2, [pc, #128]	; (8002fac <BSP_LCD_DrawHLine+0xb4>)
 8002f2a:	2134      	movs	r1, #52	; 0x34
 8002f2c:	fb01 f303 	mul.w	r3, r1, r3
 8002f30:	4413      	add	r3, r2
 8002f32:	335c      	adds	r3, #92	; 0x5c
 8002f34:	681c      	ldr	r4, [r3, #0]
 8002f36:	f7ff fd9d 	bl	8002a74 <BSP_LCD_GetXSize>
 8002f3a:	4602      	mov	r2, r0
 8002f3c:	88bb      	ldrh	r3, [r7, #4]
 8002f3e:	fb03 f202 	mul.w	r2, r3, r2
 8002f42:	88fb      	ldrh	r3, [r7, #6]
 8002f44:	4413      	add	r3, r2
 8002f46:	005b      	lsls	r3, r3, #1
 8002f48:	4423      	add	r3, r4
 8002f4a:	60fb      	str	r3, [r7, #12]
 8002f4c:	e013      	b.n	8002f76 <BSP_LCD_DrawHLine+0x7e>
  }
  else
  { /* ARGB8888 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8002f4e:	4b16      	ldr	r3, [pc, #88]	; (8002fa8 <BSP_LCD_DrawHLine+0xb0>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a16      	ldr	r2, [pc, #88]	; (8002fac <BSP_LCD_DrawHLine+0xb4>)
 8002f54:	2134      	movs	r1, #52	; 0x34
 8002f56:	fb01 f303 	mul.w	r3, r1, r3
 8002f5a:	4413      	add	r3, r2
 8002f5c:	335c      	adds	r3, #92	; 0x5c
 8002f5e:	681c      	ldr	r4, [r3, #0]
 8002f60:	f7ff fd88 	bl	8002a74 <BSP_LCD_GetXSize>
 8002f64:	4602      	mov	r2, r0
 8002f66:	88bb      	ldrh	r3, [r7, #4]
 8002f68:	fb03 f202 	mul.w	r2, r3, r2
 8002f6c:	88fb      	ldrh	r3, [r7, #6]
 8002f6e:	4413      	add	r3, r2
 8002f70:	009b      	lsls	r3, r3, #2
 8002f72:	4423      	add	r3, r4
 8002f74:	60fb      	str	r3, [r7, #12]
  }
  
  /* Write line */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 8002f76:	4b0c      	ldr	r3, [pc, #48]	; (8002fa8 <BSP_LCD_DrawHLine+0xb0>)
 8002f78:	6818      	ldr	r0, [r3, #0]
 8002f7a:	68fc      	ldr	r4, [r7, #12]
 8002f7c:	887d      	ldrh	r5, [r7, #2]
 8002f7e:	4b0a      	ldr	r3, [pc, #40]	; (8002fa8 <BSP_LCD_DrawHLine+0xb0>)
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	490b      	ldr	r1, [pc, #44]	; (8002fb0 <BSP_LCD_DrawHLine+0xb8>)
 8002f84:	4613      	mov	r3, r2
 8002f86:	005b      	lsls	r3, r3, #1
 8002f88:	4413      	add	r3, r2
 8002f8a:	009b      	lsls	r3, r3, #2
 8002f8c:	440b      	add	r3, r1
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	9301      	str	r3, [sp, #4]
 8002f92:	2300      	movs	r3, #0
 8002f94:	9300      	str	r3, [sp, #0]
 8002f96:	2301      	movs	r3, #1
 8002f98:	462a      	mov	r2, r5
 8002f9a:	4621      	mov	r1, r4
 8002f9c:	f000 fc28 	bl	80037f0 <LL_FillBuffer>
}
 8002fa0:	bf00      	nop
 8002fa2:	3710      	adds	r7, #16
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bdb0      	pop	{r4, r5, r7, pc}
 8002fa8:	20000410 	.word	0x20000410
 8002fac:	20008e64 	.word	0x20008e64
 8002fb0:	20000414 	.word	0x20000414

08002fb4 <BSP_LCD_DrawCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_DrawCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8002fb4:	b590      	push	{r4, r7, lr}
 8002fb6:	b087      	sub	sp, #28
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	4603      	mov	r3, r0
 8002fbc:	80fb      	strh	r3, [r7, #6]
 8002fbe:	460b      	mov	r3, r1
 8002fc0:	80bb      	strh	r3, [r7, #4]
 8002fc2:	4613      	mov	r3, r2
 8002fc4:	807b      	strh	r3, [r7, #2]
  int32_t   decision;    /* Decision Variable */ 
  uint32_t  current_x;   /* Current X Value */
  uint32_t  current_y;   /* Current Y Value */
  
  decision = 3 - (Radius << 1);
 8002fc6:	887b      	ldrh	r3, [r7, #2]
 8002fc8:	005b      	lsls	r3, r3, #1
 8002fca:	f1c3 0303 	rsb	r3, r3, #3
 8002fce:	617b      	str	r3, [r7, #20]
  current_x = 0;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 8002fd4:	887b      	ldrh	r3, [r7, #2]
 8002fd6:	60fb      	str	r3, [r7, #12]
  
  while (current_x <= current_y)
 8002fd8:	e0cf      	b.n	800317a <BSP_LCD_DrawCircle+0x1c6>
  {
    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos - current_y), DrawProp[ActiveLayer].TextColor);
 8002fda:	693b      	ldr	r3, [r7, #16]
 8002fdc:	b29a      	uxth	r2, r3
 8002fde:	88fb      	ldrh	r3, [r7, #6]
 8002fe0:	4413      	add	r3, r2
 8002fe2:	b298      	uxth	r0, r3
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	b29b      	uxth	r3, r3
 8002fe8:	88ba      	ldrh	r2, [r7, #4]
 8002fea:	1ad3      	subs	r3, r2, r3
 8002fec:	b29c      	uxth	r4, r3
 8002fee:	4b67      	ldr	r3, [pc, #412]	; (800318c <BSP_LCD_DrawCircle+0x1d8>)
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	4967      	ldr	r1, [pc, #412]	; (8003190 <BSP_LCD_DrawCircle+0x1dc>)
 8002ff4:	4613      	mov	r3, r2
 8002ff6:	005b      	lsls	r3, r3, #1
 8002ff8:	4413      	add	r3, r2
 8002ffa:	009b      	lsls	r3, r3, #2
 8002ffc:	440b      	add	r3, r1
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	461a      	mov	r2, r3
 8003002:	4621      	mov	r1, r4
 8003004:	f000 f8c6 	bl	8003194 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos - current_y), DrawProp[ActiveLayer].TextColor);
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	b29b      	uxth	r3, r3
 800300c:	88fa      	ldrh	r2, [r7, #6]
 800300e:	1ad3      	subs	r3, r2, r3
 8003010:	b298      	uxth	r0, r3
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	b29b      	uxth	r3, r3
 8003016:	88ba      	ldrh	r2, [r7, #4]
 8003018:	1ad3      	subs	r3, r2, r3
 800301a:	b29c      	uxth	r4, r3
 800301c:	4b5b      	ldr	r3, [pc, #364]	; (800318c <BSP_LCD_DrawCircle+0x1d8>)
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	495b      	ldr	r1, [pc, #364]	; (8003190 <BSP_LCD_DrawCircle+0x1dc>)
 8003022:	4613      	mov	r3, r2
 8003024:	005b      	lsls	r3, r3, #1
 8003026:	4413      	add	r3, r2
 8003028:	009b      	lsls	r3, r3, #2
 800302a:	440b      	add	r3, r1
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	461a      	mov	r2, r3
 8003030:	4621      	mov	r1, r4
 8003032:	f000 f8af 	bl	8003194 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos - current_x), DrawProp[ActiveLayer].TextColor);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	b29a      	uxth	r2, r3
 800303a:	88fb      	ldrh	r3, [r7, #6]
 800303c:	4413      	add	r3, r2
 800303e:	b298      	uxth	r0, r3
 8003040:	693b      	ldr	r3, [r7, #16]
 8003042:	b29b      	uxth	r3, r3
 8003044:	88ba      	ldrh	r2, [r7, #4]
 8003046:	1ad3      	subs	r3, r2, r3
 8003048:	b29c      	uxth	r4, r3
 800304a:	4b50      	ldr	r3, [pc, #320]	; (800318c <BSP_LCD_DrawCircle+0x1d8>)
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	4950      	ldr	r1, [pc, #320]	; (8003190 <BSP_LCD_DrawCircle+0x1dc>)
 8003050:	4613      	mov	r3, r2
 8003052:	005b      	lsls	r3, r3, #1
 8003054:	4413      	add	r3, r2
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	440b      	add	r3, r1
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	461a      	mov	r2, r3
 800305e:	4621      	mov	r1, r4
 8003060:	f000 f898 	bl	8003194 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos - current_x), DrawProp[ActiveLayer].TextColor);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	b29b      	uxth	r3, r3
 8003068:	88fa      	ldrh	r2, [r7, #6]
 800306a:	1ad3      	subs	r3, r2, r3
 800306c:	b298      	uxth	r0, r3
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	b29b      	uxth	r3, r3
 8003072:	88ba      	ldrh	r2, [r7, #4]
 8003074:	1ad3      	subs	r3, r2, r3
 8003076:	b29c      	uxth	r4, r3
 8003078:	4b44      	ldr	r3, [pc, #272]	; (800318c <BSP_LCD_DrawCircle+0x1d8>)
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	4944      	ldr	r1, [pc, #272]	; (8003190 <BSP_LCD_DrawCircle+0x1dc>)
 800307e:	4613      	mov	r3, r2
 8003080:	005b      	lsls	r3, r3, #1
 8003082:	4413      	add	r3, r2
 8003084:	009b      	lsls	r3, r3, #2
 8003086:	440b      	add	r3, r1
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	461a      	mov	r2, r3
 800308c:	4621      	mov	r1, r4
 800308e:	f000 f881 	bl	8003194 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos + current_y), DrawProp[ActiveLayer].TextColor);
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	b29a      	uxth	r2, r3
 8003096:	88fb      	ldrh	r3, [r7, #6]
 8003098:	4413      	add	r3, r2
 800309a:	b298      	uxth	r0, r3
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	b29a      	uxth	r2, r3
 80030a0:	88bb      	ldrh	r3, [r7, #4]
 80030a2:	4413      	add	r3, r2
 80030a4:	b29c      	uxth	r4, r3
 80030a6:	4b39      	ldr	r3, [pc, #228]	; (800318c <BSP_LCD_DrawCircle+0x1d8>)
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	4939      	ldr	r1, [pc, #228]	; (8003190 <BSP_LCD_DrawCircle+0x1dc>)
 80030ac:	4613      	mov	r3, r2
 80030ae:	005b      	lsls	r3, r3, #1
 80030b0:	4413      	add	r3, r2
 80030b2:	009b      	lsls	r3, r3, #2
 80030b4:	440b      	add	r3, r1
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	461a      	mov	r2, r3
 80030ba:	4621      	mov	r1, r4
 80030bc:	f000 f86a 	bl	8003194 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos + current_y), DrawProp[ActiveLayer].TextColor);
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	b29b      	uxth	r3, r3
 80030c4:	88fa      	ldrh	r2, [r7, #6]
 80030c6:	1ad3      	subs	r3, r2, r3
 80030c8:	b298      	uxth	r0, r3
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	b29a      	uxth	r2, r3
 80030ce:	88bb      	ldrh	r3, [r7, #4]
 80030d0:	4413      	add	r3, r2
 80030d2:	b29c      	uxth	r4, r3
 80030d4:	4b2d      	ldr	r3, [pc, #180]	; (800318c <BSP_LCD_DrawCircle+0x1d8>)
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	492d      	ldr	r1, [pc, #180]	; (8003190 <BSP_LCD_DrawCircle+0x1dc>)
 80030da:	4613      	mov	r3, r2
 80030dc:	005b      	lsls	r3, r3, #1
 80030de:	4413      	add	r3, r2
 80030e0:	009b      	lsls	r3, r3, #2
 80030e2:	440b      	add	r3, r1
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	461a      	mov	r2, r3
 80030e8:	4621      	mov	r1, r4
 80030ea:	f000 f853 	bl	8003194 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos + current_x), DrawProp[ActiveLayer].TextColor);
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	b29a      	uxth	r2, r3
 80030f2:	88fb      	ldrh	r3, [r7, #6]
 80030f4:	4413      	add	r3, r2
 80030f6:	b298      	uxth	r0, r3
 80030f8:	693b      	ldr	r3, [r7, #16]
 80030fa:	b29a      	uxth	r2, r3
 80030fc:	88bb      	ldrh	r3, [r7, #4]
 80030fe:	4413      	add	r3, r2
 8003100:	b29c      	uxth	r4, r3
 8003102:	4b22      	ldr	r3, [pc, #136]	; (800318c <BSP_LCD_DrawCircle+0x1d8>)
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	4922      	ldr	r1, [pc, #136]	; (8003190 <BSP_LCD_DrawCircle+0x1dc>)
 8003108:	4613      	mov	r3, r2
 800310a:	005b      	lsls	r3, r3, #1
 800310c:	4413      	add	r3, r2
 800310e:	009b      	lsls	r3, r3, #2
 8003110:	440b      	add	r3, r1
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	461a      	mov	r2, r3
 8003116:	4621      	mov	r1, r4
 8003118:	f000 f83c 	bl	8003194 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos + current_x), DrawProp[ActiveLayer].TextColor);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	b29b      	uxth	r3, r3
 8003120:	88fa      	ldrh	r2, [r7, #6]
 8003122:	1ad3      	subs	r3, r2, r3
 8003124:	b298      	uxth	r0, r3
 8003126:	693b      	ldr	r3, [r7, #16]
 8003128:	b29a      	uxth	r2, r3
 800312a:	88bb      	ldrh	r3, [r7, #4]
 800312c:	4413      	add	r3, r2
 800312e:	b29c      	uxth	r4, r3
 8003130:	4b16      	ldr	r3, [pc, #88]	; (800318c <BSP_LCD_DrawCircle+0x1d8>)
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	4916      	ldr	r1, [pc, #88]	; (8003190 <BSP_LCD_DrawCircle+0x1dc>)
 8003136:	4613      	mov	r3, r2
 8003138:	005b      	lsls	r3, r3, #1
 800313a:	4413      	add	r3, r2
 800313c:	009b      	lsls	r3, r3, #2
 800313e:	440b      	add	r3, r1
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	461a      	mov	r2, r3
 8003144:	4621      	mov	r1, r4
 8003146:	f000 f825 	bl	8003194 <BSP_LCD_DrawPixel>
    
    if (decision < 0)
 800314a:	697b      	ldr	r3, [r7, #20]
 800314c:	2b00      	cmp	r3, #0
 800314e:	da06      	bge.n	800315e <BSP_LCD_DrawCircle+0x1aa>
    { 
      decision += (current_x << 2) + 6;
 8003150:	693b      	ldr	r3, [r7, #16]
 8003152:	009a      	lsls	r2, r3, #2
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	4413      	add	r3, r2
 8003158:	3306      	adds	r3, #6
 800315a:	617b      	str	r3, [r7, #20]
 800315c:	e00a      	b.n	8003174 <BSP_LCD_DrawCircle+0x1c0>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 800315e:	693a      	ldr	r2, [r7, #16]
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	1ad3      	subs	r3, r2, r3
 8003164:	009a      	lsls	r2, r3, #2
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	4413      	add	r3, r2
 800316a:	330a      	adds	r3, #10
 800316c:	617b      	str	r3, [r7, #20]
      current_y--;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	3b01      	subs	r3, #1
 8003172:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 8003174:	693b      	ldr	r3, [r7, #16]
 8003176:	3301      	adds	r3, #1
 8003178:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 800317a:	693a      	ldr	r2, [r7, #16]
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	429a      	cmp	r2, r3
 8003180:	f67f af2b 	bls.w	8002fda <BSP_LCD_DrawCircle+0x26>
  } 
}
 8003184:	bf00      	nop
 8003186:	371c      	adds	r7, #28
 8003188:	46bd      	mov	sp, r7
 800318a:	bd90      	pop	{r4, r7, pc}
 800318c:	20000410 	.word	0x20000410
 8003190:	20000414 	.word	0x20000414

08003194 <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8003194:	b5b0      	push	{r4, r5, r7, lr}
 8003196:	b082      	sub	sp, #8
 8003198:	af00      	add	r7, sp, #0
 800319a:	4603      	mov	r3, r0
 800319c:	603a      	str	r2, [r7, #0]
 800319e:	80fb      	strh	r3, [r7, #6]
 80031a0:	460b      	mov	r3, r1
 80031a2:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 80031a4:	4b1d      	ldr	r3, [pc, #116]	; (800321c <BSP_LCD_DrawPixel+0x88>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a1d      	ldr	r2, [pc, #116]	; (8003220 <BSP_LCD_DrawPixel+0x8c>)
 80031aa:	2134      	movs	r1, #52	; 0x34
 80031ac:	fb01 f303 	mul.w	r3, r1, r3
 80031b0:	4413      	add	r3, r2
 80031b2:	3348      	adds	r3, #72	; 0x48
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	2b02      	cmp	r3, #2
 80031b8:	d116      	bne.n	80031e8 <BSP_LCD_DrawPixel+0x54>
  { /* RGB565 format */
    *(__IO uint16_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = (uint16_t)RGB_Code;
 80031ba:	4b18      	ldr	r3, [pc, #96]	; (800321c <BSP_LCD_DrawPixel+0x88>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4a18      	ldr	r2, [pc, #96]	; (8003220 <BSP_LCD_DrawPixel+0x8c>)
 80031c0:	2134      	movs	r1, #52	; 0x34
 80031c2:	fb01 f303 	mul.w	r3, r1, r3
 80031c6:	4413      	add	r3, r2
 80031c8:	335c      	adds	r3, #92	; 0x5c
 80031ca:	681c      	ldr	r4, [r3, #0]
 80031cc:	88bd      	ldrh	r5, [r7, #4]
 80031ce:	f7ff fc51 	bl	8002a74 <BSP_LCD_GetXSize>
 80031d2:	4603      	mov	r3, r0
 80031d4:	fb03 f205 	mul.w	r2, r3, r5
 80031d8:	88fb      	ldrh	r3, [r7, #6]
 80031da:	4413      	add	r3, r2
 80031dc:	005b      	lsls	r3, r3, #1
 80031de:	4423      	add	r3, r4
 80031e0:	683a      	ldr	r2, [r7, #0]
 80031e2:	b292      	uxth	r2, r2
 80031e4:	801a      	strh	r2, [r3, #0]
  }
  else
  { /* ARGB8888 format */
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 80031e6:	e015      	b.n	8003214 <BSP_LCD_DrawPixel+0x80>
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80031e8:	4b0c      	ldr	r3, [pc, #48]	; (800321c <BSP_LCD_DrawPixel+0x88>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a0c      	ldr	r2, [pc, #48]	; (8003220 <BSP_LCD_DrawPixel+0x8c>)
 80031ee:	2134      	movs	r1, #52	; 0x34
 80031f0:	fb01 f303 	mul.w	r3, r1, r3
 80031f4:	4413      	add	r3, r2
 80031f6:	335c      	adds	r3, #92	; 0x5c
 80031f8:	681c      	ldr	r4, [r3, #0]
 80031fa:	88bd      	ldrh	r5, [r7, #4]
 80031fc:	f7ff fc3a 	bl	8002a74 <BSP_LCD_GetXSize>
 8003200:	4603      	mov	r3, r0
 8003202:	fb03 f205 	mul.w	r2, r3, r5
 8003206:	88fb      	ldrh	r3, [r7, #6]
 8003208:	4413      	add	r3, r2
 800320a:	009b      	lsls	r3, r3, #2
 800320c:	4423      	add	r3, r4
 800320e:	461a      	mov	r2, r3
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	6013      	str	r3, [r2, #0]
}
 8003214:	bf00      	nop
 8003216:	3708      	adds	r7, #8
 8003218:	46bd      	mov	sp, r7
 800321a:	bdb0      	pop	{r4, r5, r7, pc}
 800321c:	20000410 	.word	0x20000410
 8003220:	20008e64 	.word	0x20008e64

08003224 <BSP_LCD_FillRect>:
  * @param  Width: Rectangle width  
  * @param  Height: Rectangle height
  * @retval None
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8003224:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003228:	b086      	sub	sp, #24
 800322a:	af02      	add	r7, sp, #8
 800322c:	4604      	mov	r4, r0
 800322e:	4608      	mov	r0, r1
 8003230:	4611      	mov	r1, r2
 8003232:	461a      	mov	r2, r3
 8003234:	4623      	mov	r3, r4
 8003236:	80fb      	strh	r3, [r7, #6]
 8003238:	4603      	mov	r3, r0
 800323a:	80bb      	strh	r3, [r7, #4]
 800323c:	460b      	mov	r3, r1
 800323e:	807b      	strh	r3, [r7, #2]
 8003240:	4613      	mov	r3, r2
 8003242:	803b      	strh	r3, [r7, #0]
  uint32_t  x_address = 0;
 8003244:	2300      	movs	r3, #0
 8003246:	60fb      	str	r3, [r7, #12]
  
  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8003248:	4b30      	ldr	r3, [pc, #192]	; (800330c <BSP_LCD_FillRect+0xe8>)
 800324a:	681a      	ldr	r2, [r3, #0]
 800324c:	4930      	ldr	r1, [pc, #192]	; (8003310 <BSP_LCD_FillRect+0xec>)
 800324e:	4613      	mov	r3, r2
 8003250:	005b      	lsls	r3, r3, #1
 8003252:	4413      	add	r3, r2
 8003254:	009b      	lsls	r3, r3, #2
 8003256:	440b      	add	r3, r1
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4618      	mov	r0, r3
 800325c:	f7ff fca2 	bl	8002ba4 <BSP_LCD_SetTextColor>
  
  /* Get the rectangle start address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8003260:	4b2a      	ldr	r3, [pc, #168]	; (800330c <BSP_LCD_FillRect+0xe8>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a2b      	ldr	r2, [pc, #172]	; (8003314 <BSP_LCD_FillRect+0xf0>)
 8003266:	2134      	movs	r1, #52	; 0x34
 8003268:	fb01 f303 	mul.w	r3, r1, r3
 800326c:	4413      	add	r3, r2
 800326e:	3348      	adds	r3, #72	; 0x48
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	2b02      	cmp	r3, #2
 8003274:	d114      	bne.n	80032a0 <BSP_LCD_FillRect+0x7c>
  { /* RGB565 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8003276:	4b25      	ldr	r3, [pc, #148]	; (800330c <BSP_LCD_FillRect+0xe8>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a26      	ldr	r2, [pc, #152]	; (8003314 <BSP_LCD_FillRect+0xf0>)
 800327c:	2134      	movs	r1, #52	; 0x34
 800327e:	fb01 f303 	mul.w	r3, r1, r3
 8003282:	4413      	add	r3, r2
 8003284:	335c      	adds	r3, #92	; 0x5c
 8003286:	681c      	ldr	r4, [r3, #0]
 8003288:	f7ff fbf4 	bl	8002a74 <BSP_LCD_GetXSize>
 800328c:	4602      	mov	r2, r0
 800328e:	88bb      	ldrh	r3, [r7, #4]
 8003290:	fb03 f202 	mul.w	r2, r3, r2
 8003294:	88fb      	ldrh	r3, [r7, #6]
 8003296:	4413      	add	r3, r2
 8003298:	005b      	lsls	r3, r3, #1
 800329a:	4423      	add	r3, r4
 800329c:	60fb      	str	r3, [r7, #12]
 800329e:	e013      	b.n	80032c8 <BSP_LCD_FillRect+0xa4>
  }
  else
  { /* ARGB8888 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80032a0:	4b1a      	ldr	r3, [pc, #104]	; (800330c <BSP_LCD_FillRect+0xe8>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a1b      	ldr	r2, [pc, #108]	; (8003314 <BSP_LCD_FillRect+0xf0>)
 80032a6:	2134      	movs	r1, #52	; 0x34
 80032a8:	fb01 f303 	mul.w	r3, r1, r3
 80032ac:	4413      	add	r3, r2
 80032ae:	335c      	adds	r3, #92	; 0x5c
 80032b0:	681c      	ldr	r4, [r3, #0]
 80032b2:	f7ff fbdf 	bl	8002a74 <BSP_LCD_GetXSize>
 80032b6:	4602      	mov	r2, r0
 80032b8:	88bb      	ldrh	r3, [r7, #4]
 80032ba:	fb03 f202 	mul.w	r2, r3, r2
 80032be:	88fb      	ldrh	r3, [r7, #6]
 80032c0:	4413      	add	r3, r2
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	4423      	add	r3, r4
 80032c6:	60fb      	str	r3, [r7, #12]
  }
  /* Fill the rectangle */
  LL_FillBuffer(ActiveLayer, (uint32_t *)x_address, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 80032c8:	4b10      	ldr	r3, [pc, #64]	; (800330c <BSP_LCD_FillRect+0xe8>)
 80032ca:	681c      	ldr	r4, [r3, #0]
 80032cc:	68fd      	ldr	r5, [r7, #12]
 80032ce:	887e      	ldrh	r6, [r7, #2]
 80032d0:	f8b7 8000 	ldrh.w	r8, [r7]
 80032d4:	f7ff fbce 	bl	8002a74 <BSP_LCD_GetXSize>
 80032d8:	4602      	mov	r2, r0
 80032da:	887b      	ldrh	r3, [r7, #2]
 80032dc:	1ad1      	subs	r1, r2, r3
 80032de:	4b0b      	ldr	r3, [pc, #44]	; (800330c <BSP_LCD_FillRect+0xe8>)
 80032e0:	681a      	ldr	r2, [r3, #0]
 80032e2:	480b      	ldr	r0, [pc, #44]	; (8003310 <BSP_LCD_FillRect+0xec>)
 80032e4:	4613      	mov	r3, r2
 80032e6:	005b      	lsls	r3, r3, #1
 80032e8:	4413      	add	r3, r2
 80032ea:	009b      	lsls	r3, r3, #2
 80032ec:	4403      	add	r3, r0
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	9301      	str	r3, [sp, #4]
 80032f2:	9100      	str	r1, [sp, #0]
 80032f4:	4643      	mov	r3, r8
 80032f6:	4632      	mov	r2, r6
 80032f8:	4629      	mov	r1, r5
 80032fa:	4620      	mov	r0, r4
 80032fc:	f000 fa78 	bl	80037f0 <LL_FillBuffer>
}
 8003300:	bf00      	nop
 8003302:	3710      	adds	r7, #16
 8003304:	46bd      	mov	sp, r7
 8003306:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800330a:	bf00      	nop
 800330c:	20000410 	.word	0x20000410
 8003310:	20000414 	.word	0x20000414
 8003314:	20008e64 	.word	0x20008e64

08003318 <BSP_LCD_FillCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_FillCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b086      	sub	sp, #24
 800331c:	af00      	add	r7, sp, #0
 800331e:	4603      	mov	r3, r0
 8003320:	80fb      	strh	r3, [r7, #6]
 8003322:	460b      	mov	r3, r1
 8003324:	80bb      	strh	r3, [r7, #4]
 8003326:	4613      	mov	r3, r2
 8003328:	807b      	strh	r3, [r7, #2]
  int32_t  decision;     /* Decision Variable */ 
  uint32_t  current_x;   /* Current X Value */
  uint32_t  current_y;   /* Current Y Value */
  
  decision = 3 - (Radius << 1);
 800332a:	887b      	ldrh	r3, [r7, #2]
 800332c:	005b      	lsls	r3, r3, #1
 800332e:	f1c3 0303 	rsb	r3, r3, #3
 8003332:	617b      	str	r3, [r7, #20]
  
  current_x = 0;
 8003334:	2300      	movs	r3, #0
 8003336:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 8003338:	887b      	ldrh	r3, [r7, #2]
 800333a:	60fb      	str	r3, [r7, #12]
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 800333c:	4b44      	ldr	r3, [pc, #272]	; (8003450 <BSP_LCD_FillCircle+0x138>)
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	4944      	ldr	r1, [pc, #272]	; (8003454 <BSP_LCD_FillCircle+0x13c>)
 8003342:	4613      	mov	r3, r2
 8003344:	005b      	lsls	r3, r3, #1
 8003346:	4413      	add	r3, r2
 8003348:	009b      	lsls	r3, r3, #2
 800334a:	440b      	add	r3, r1
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4618      	mov	r0, r3
 8003350:	f7ff fc28 	bl	8002ba4 <BSP_LCD_SetTextColor>
  
  while (current_x <= current_y)
 8003354:	e061      	b.n	800341a <BSP_LCD_FillCircle+0x102>
  {
    if(current_y > 0) 
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d021      	beq.n	80033a0 <BSP_LCD_FillCircle+0x88>
    {
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos + current_x, 2*current_y);
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	b29b      	uxth	r3, r3
 8003360:	88fa      	ldrh	r2, [r7, #6]
 8003362:	1ad3      	subs	r3, r2, r3
 8003364:	b298      	uxth	r0, r3
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	b29a      	uxth	r2, r3
 800336a:	88bb      	ldrh	r3, [r7, #4]
 800336c:	4413      	add	r3, r2
 800336e:	b299      	uxth	r1, r3
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	b29b      	uxth	r3, r3
 8003374:	005b      	lsls	r3, r3, #1
 8003376:	b29b      	uxth	r3, r3
 8003378:	461a      	mov	r2, r3
 800337a:	f7ff fdbd 	bl	8002ef8 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos - current_x, 2*current_y);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	b29b      	uxth	r3, r3
 8003382:	88fa      	ldrh	r2, [r7, #6]
 8003384:	1ad3      	subs	r3, r2, r3
 8003386:	b298      	uxth	r0, r3
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	b29b      	uxth	r3, r3
 800338c:	88ba      	ldrh	r2, [r7, #4]
 800338e:	1ad3      	subs	r3, r2, r3
 8003390:	b299      	uxth	r1, r3
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	b29b      	uxth	r3, r3
 8003396:	005b      	lsls	r3, r3, #1
 8003398:	b29b      	uxth	r3, r3
 800339a:	461a      	mov	r2, r3
 800339c:	f7ff fdac 	bl	8002ef8 <BSP_LCD_DrawHLine>
    }
    
    if(current_x > 0) 
 80033a0:	693b      	ldr	r3, [r7, #16]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d021      	beq.n	80033ea <BSP_LCD_FillCircle+0xd2>
    {
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos - current_y, 2*current_x);
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	b29b      	uxth	r3, r3
 80033aa:	88fa      	ldrh	r2, [r7, #6]
 80033ac:	1ad3      	subs	r3, r2, r3
 80033ae:	b298      	uxth	r0, r3
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	b29b      	uxth	r3, r3
 80033b4:	88ba      	ldrh	r2, [r7, #4]
 80033b6:	1ad3      	subs	r3, r2, r3
 80033b8:	b299      	uxth	r1, r3
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	b29b      	uxth	r3, r3
 80033be:	005b      	lsls	r3, r3, #1
 80033c0:	b29b      	uxth	r3, r3
 80033c2:	461a      	mov	r2, r3
 80033c4:	f7ff fd98 	bl	8002ef8 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos + current_y, 2*current_x);
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	b29b      	uxth	r3, r3
 80033cc:	88fa      	ldrh	r2, [r7, #6]
 80033ce:	1ad3      	subs	r3, r2, r3
 80033d0:	b298      	uxth	r0, r3
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	b29a      	uxth	r2, r3
 80033d6:	88bb      	ldrh	r3, [r7, #4]
 80033d8:	4413      	add	r3, r2
 80033da:	b299      	uxth	r1, r3
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	b29b      	uxth	r3, r3
 80033e0:	005b      	lsls	r3, r3, #1
 80033e2:	b29b      	uxth	r3, r3
 80033e4:	461a      	mov	r2, r3
 80033e6:	f7ff fd87 	bl	8002ef8 <BSP_LCD_DrawHLine>
    }
    if (decision < 0)
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	da06      	bge.n	80033fe <BSP_LCD_FillCircle+0xe6>
    { 
      decision += (current_x << 2) + 6;
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	009a      	lsls	r2, r3, #2
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	4413      	add	r3, r2
 80033f8:	3306      	adds	r3, #6
 80033fa:	617b      	str	r3, [r7, #20]
 80033fc:	e00a      	b.n	8003414 <BSP_LCD_FillCircle+0xfc>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 80033fe:	693a      	ldr	r2, [r7, #16]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	1ad3      	subs	r3, r2, r3
 8003404:	009a      	lsls	r2, r3, #2
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	4413      	add	r3, r2
 800340a:	330a      	adds	r3, #10
 800340c:	617b      	str	r3, [r7, #20]
      current_y--;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	3b01      	subs	r3, #1
 8003412:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 8003414:	693b      	ldr	r3, [r7, #16]
 8003416:	3301      	adds	r3, #1
 8003418:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 800341a:	693a      	ldr	r2, [r7, #16]
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	429a      	cmp	r2, r3
 8003420:	d999      	bls.n	8003356 <BSP_LCD_FillCircle+0x3e>
  }
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8003422:	4b0b      	ldr	r3, [pc, #44]	; (8003450 <BSP_LCD_FillCircle+0x138>)
 8003424:	681a      	ldr	r2, [r3, #0]
 8003426:	490b      	ldr	r1, [pc, #44]	; (8003454 <BSP_LCD_FillCircle+0x13c>)
 8003428:	4613      	mov	r3, r2
 800342a:	005b      	lsls	r3, r3, #1
 800342c:	4413      	add	r3, r2
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	440b      	add	r3, r1
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4618      	mov	r0, r3
 8003436:	f7ff fbb5 	bl	8002ba4 <BSP_LCD_SetTextColor>
  BSP_LCD_DrawCircle(Xpos, Ypos, Radius);
 800343a:	887a      	ldrh	r2, [r7, #2]
 800343c:	88b9      	ldrh	r1, [r7, #4]
 800343e:	88fb      	ldrh	r3, [r7, #6]
 8003440:	4618      	mov	r0, r3
 8003442:	f7ff fdb7 	bl	8002fb4 <BSP_LCD_DrawCircle>
}
 8003446:	bf00      	nop
 8003448:	3718      	adds	r7, #24
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}
 800344e:	bf00      	nop
 8003450:	20000410 	.word	0x20000410
 8003454:	20000414 	.word	0x20000414

08003458 <BSP_LCD_DisplayOn>:
/**
  * @brief  Enables the display.
  * @retval None
  */
void BSP_LCD_DisplayOn(void)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	af00      	add	r7, sp, #0
  /* Display On */
  __HAL_LTDC_ENABLE(&hLtdcHandler);
 800345c:	4b0a      	ldr	r3, [pc, #40]	; (8003488 <BSP_LCD_DisplayOn+0x30>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	699a      	ldr	r2, [r3, #24]
 8003462:	4b09      	ldr	r3, [pc, #36]	; (8003488 <BSP_LCD_DisplayOn+0x30>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f042 0201 	orr.w	r2, r2, #1
 800346a:	619a      	str	r2, [r3, #24]
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);        /* Assert LCD_DISP pin */
 800346c:	2201      	movs	r2, #1
 800346e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003472:	4806      	ldr	r0, [pc, #24]	; (800348c <BSP_LCD_DisplayOn+0x34>)
 8003474:	f004 fbd0 	bl	8007c18 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);  /* Assert LCD_BL_CTRL pin */
 8003478:	2201      	movs	r2, #1
 800347a:	2108      	movs	r1, #8
 800347c:	4804      	ldr	r0, [pc, #16]	; (8003490 <BSP_LCD_DisplayOn+0x38>)
 800347e:	f004 fbcb 	bl	8007c18 <HAL_GPIO_WritePin>
}
 8003482:	bf00      	nop
 8003484:	bd80      	pop	{r7, pc}
 8003486:	bf00      	nop
 8003488:	20008e64 	.word	0x20008e64
 800348c:	40022000 	.word	0x40022000
 8003490:	40022800 	.word	0x40022800

08003494 <BSP_LCD_MspInit>:
  * @param  hltdc: LTDC handle
  * @param  Params
  * @retval None
  */
__weak void BSP_LCD_MspInit(LTDC_HandleTypeDef *hltdc, void *Params)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b090      	sub	sp, #64	; 0x40
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
 800349c:	6039      	str	r1, [r7, #0]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the LTDC and DMA2D clocks */
  __HAL_RCC_LTDC_CLK_ENABLE();
 800349e:	4b64      	ldr	r3, [pc, #400]	; (8003630 <BSP_LCD_MspInit+0x19c>)
 80034a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034a2:	4a63      	ldr	r2, [pc, #396]	; (8003630 <BSP_LCD_MspInit+0x19c>)
 80034a4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80034a8:	6453      	str	r3, [r2, #68]	; 0x44
 80034aa:	4b61      	ldr	r3, [pc, #388]	; (8003630 <BSP_LCD_MspInit+0x19c>)
 80034ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ae:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80034b2:	62bb      	str	r3, [r7, #40]	; 0x28
 80034b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_DMA2D_CLK_ENABLE();
 80034b6:	4b5e      	ldr	r3, [pc, #376]	; (8003630 <BSP_LCD_MspInit+0x19c>)
 80034b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ba:	4a5d      	ldr	r2, [pc, #372]	; (8003630 <BSP_LCD_MspInit+0x19c>)
 80034bc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80034c0:	6313      	str	r3, [r2, #48]	; 0x30
 80034c2:	4b5b      	ldr	r3, [pc, #364]	; (8003630 <BSP_LCD_MspInit+0x19c>)
 80034c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034c6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80034ca:	627b      	str	r3, [r7, #36]	; 0x24
 80034cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80034ce:	4b58      	ldr	r3, [pc, #352]	; (8003630 <BSP_LCD_MspInit+0x19c>)
 80034d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034d2:	4a57      	ldr	r2, [pc, #348]	; (8003630 <BSP_LCD_MspInit+0x19c>)
 80034d4:	f043 0310 	orr.w	r3, r3, #16
 80034d8:	6313      	str	r3, [r2, #48]	; 0x30
 80034da:	4b55      	ldr	r3, [pc, #340]	; (8003630 <BSP_LCD_MspInit+0x19c>)
 80034dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034de:	f003 0310 	and.w	r3, r3, #16
 80034e2:	623b      	str	r3, [r7, #32]
 80034e4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80034e6:	4b52      	ldr	r3, [pc, #328]	; (8003630 <BSP_LCD_MspInit+0x19c>)
 80034e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ea:	4a51      	ldr	r2, [pc, #324]	; (8003630 <BSP_LCD_MspInit+0x19c>)
 80034ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80034f0:	6313      	str	r3, [r2, #48]	; 0x30
 80034f2:	4b4f      	ldr	r3, [pc, #316]	; (8003630 <BSP_LCD_MspInit+0x19c>)
 80034f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034fa:	61fb      	str	r3, [r7, #28]
 80034fc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80034fe:	4b4c      	ldr	r3, [pc, #304]	; (8003630 <BSP_LCD_MspInit+0x19c>)
 8003500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003502:	4a4b      	ldr	r2, [pc, #300]	; (8003630 <BSP_LCD_MspInit+0x19c>)
 8003504:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003508:	6313      	str	r3, [r2, #48]	; 0x30
 800350a:	4b49      	ldr	r3, [pc, #292]	; (8003630 <BSP_LCD_MspInit+0x19c>)
 800350c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800350e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003512:	61bb      	str	r3, [r7, #24]
 8003514:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8003516:	4b46      	ldr	r3, [pc, #280]	; (8003630 <BSP_LCD_MspInit+0x19c>)
 8003518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800351a:	4a45      	ldr	r2, [pc, #276]	; (8003630 <BSP_LCD_MspInit+0x19c>)
 800351c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003520:	6313      	str	r3, [r2, #48]	; 0x30
 8003522:	4b43      	ldr	r3, [pc, #268]	; (8003630 <BSP_LCD_MspInit+0x19c>)
 8003524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003526:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800352a:	617b      	str	r3, [r7, #20]
 800352c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800352e:	4b40      	ldr	r3, [pc, #256]	; (8003630 <BSP_LCD_MspInit+0x19c>)
 8003530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003532:	4a3f      	ldr	r2, [pc, #252]	; (8003630 <BSP_LCD_MspInit+0x19c>)
 8003534:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003538:	6313      	str	r3, [r2, #48]	; 0x30
 800353a:	4b3d      	ldr	r3, [pc, #244]	; (8003630 <BSP_LCD_MspInit+0x19c>)
 800353c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800353e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003542:	613b      	str	r3, [r7, #16]
 8003544:	693b      	ldr	r3, [r7, #16]
  LCD_DISP_GPIO_CLK_ENABLE();
 8003546:	4b3a      	ldr	r3, [pc, #232]	; (8003630 <BSP_LCD_MspInit+0x19c>)
 8003548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800354a:	4a39      	ldr	r2, [pc, #228]	; (8003630 <BSP_LCD_MspInit+0x19c>)
 800354c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003550:	6313      	str	r3, [r2, #48]	; 0x30
 8003552:	4b37      	ldr	r3, [pc, #220]	; (8003630 <BSP_LCD_MspInit+0x19c>)
 8003554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003556:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800355a:	60fb      	str	r3, [r7, #12]
 800355c:	68fb      	ldr	r3, [r7, #12]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 800355e:	4b34      	ldr	r3, [pc, #208]	; (8003630 <BSP_LCD_MspInit+0x19c>)
 8003560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003562:	4a33      	ldr	r2, [pc, #204]	; (8003630 <BSP_LCD_MspInit+0x19c>)
 8003564:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003568:	6313      	str	r3, [r2, #48]	; 0x30
 800356a:	4b31      	ldr	r3, [pc, #196]	; (8003630 <BSP_LCD_MspInit+0x19c>)
 800356c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800356e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003572:	60bb      	str	r3, [r7, #8]
 8003574:	68bb      	ldr	r3, [r7, #8]

  /*** LTDC Pins configuration ***/
  /* GPIOE configuration */
  gpio_init_structure.Pin       = GPIO_PIN_4;
 8003576:	2310      	movs	r3, #16
 8003578:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800357a:	2302      	movs	r3, #2
 800357c:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_NOPULL;
 800357e:	2300      	movs	r3, #0
 8003580:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8003582:	2302      	movs	r3, #2
 8003584:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;  
 8003586:	230e      	movs	r3, #14
 8003588:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 800358a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800358e:	4619      	mov	r1, r3
 8003590:	4828      	ldr	r0, [pc, #160]	; (8003634 <BSP_LCD_MspInit+0x1a0>)
 8003592:	f004 f875 	bl	8007680 <HAL_GPIO_Init>

  /* GPIOG configuration */
  gpio_init_structure.Pin       = GPIO_PIN_12;
 8003596:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800359a:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800359c:	2302      	movs	r3, #2
 800359e:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF9_LTDC;
 80035a0:	2309      	movs	r3, #9
 80035a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 80035a4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80035a8:	4619      	mov	r1, r3
 80035aa:	4823      	ldr	r0, [pc, #140]	; (8003638 <BSP_LCD_MspInit+0x1a4>)
 80035ac:	f004 f868 	bl	8007680 <HAL_GPIO_Init>

  /* GPIOI LTDC alternate configuration */
  gpio_init_structure.Pin       = GPIO_PIN_9 | GPIO_PIN_10 | \
 80035b0:	f44f 4366 	mov.w	r3, #58880	; 0xe600
 80035b4:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80035b6:	2302      	movs	r3, #2
 80035b8:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 80035ba:	230e      	movs	r3, #14
 80035bc:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 80035be:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80035c2:	4619      	mov	r1, r3
 80035c4:	481d      	ldr	r0, [pc, #116]	; (800363c <BSP_LCD_MspInit+0x1a8>)
 80035c6:	f004 f85b 	bl	8007680 <HAL_GPIO_Init>

  /* GPIOJ configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 80035ca:	f64e 73ff 	movw	r3, #61439	; 0xefff
 80035ce:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | \
                                  GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | \
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80035d0:	2302      	movs	r3, #2
 80035d2:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 80035d4:	230e      	movs	r3, #14
 80035d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOJ, &gpio_init_structure);  
 80035d8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80035dc:	4619      	mov	r1, r3
 80035de:	4818      	ldr	r0, [pc, #96]	; (8003640 <BSP_LCD_MspInit+0x1ac>)
 80035e0:	f004 f84e 	bl	8007680 <HAL_GPIO_Init>

  /* GPIOK configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 | \
 80035e4:	23f7      	movs	r3, #247	; 0xf7
 80035e6:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80035e8:	2302      	movs	r3, #2
 80035ea:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 80035ec:	230e      	movs	r3, #14
 80035ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 80035f0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80035f4:	4619      	mov	r1, r3
 80035f6:	4813      	ldr	r0, [pc, #76]	; (8003644 <BSP_LCD_MspInit+0x1b0>)
 80035f8:	f004 f842 	bl	8007680 <HAL_GPIO_Init>

  /* LCD_DISP GPIO configuration */
  gpio_init_structure.Pin       = LCD_DISP_PIN;     /* LCD_DISP pin has to be manually controlled */
 80035fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003600:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8003602:	2301      	movs	r3, #1
 8003604:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_DISP_GPIO_PORT, &gpio_init_structure);
 8003606:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800360a:	4619      	mov	r1, r3
 800360c:	480b      	ldr	r0, [pc, #44]	; (800363c <BSP_LCD_MspInit+0x1a8>)
 800360e:	f004 f837 	bl	8007680 <HAL_GPIO_Init>

  /* LCD_BL_CTRL GPIO configuration */
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;  /* LCD_BL_CTRL pin has to be manually controlled */
 8003612:	2308      	movs	r3, #8
 8003614:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8003616:	2301      	movs	r3, #1
 8003618:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 800361a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800361e:	4619      	mov	r1, r3
 8003620:	4808      	ldr	r0, [pc, #32]	; (8003644 <BSP_LCD_MspInit+0x1b0>)
 8003622:	f004 f82d 	bl	8007680 <HAL_GPIO_Init>
}
 8003626:	bf00      	nop
 8003628:	3740      	adds	r7, #64	; 0x40
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}
 800362e:	bf00      	nop
 8003630:	40023800 	.word	0x40023800
 8003634:	40021000 	.word	0x40021000
 8003638:	40021800 	.word	0x40021800
 800363c:	40022000 	.word	0x40022000
 8003640:	40022400 	.word	0x40022400
 8003644:	40022800 	.word	0x40022800

08003648 <BSP_LCD_ClockConfig>:
  * @note   This API is called by BSP_LCD_Init()
  *         Being __weak it can be overwritten by the application
  * @retval None
  */
__weak void BSP_LCD_ClockConfig(LTDC_HandleTypeDef *hltdc, void *Params)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b082      	sub	sp, #8
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	6039      	str	r1, [r7, #0]
  /* RK043FN48H LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/5 = 38.4 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_4 = 38.4/4 = 9.6Mhz */
  periph_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8003652:	4b0a      	ldr	r3, [pc, #40]	; (800367c <BSP_LCD_ClockConfig+0x34>)
 8003654:	2208      	movs	r2, #8
 8003656:	601a      	str	r2, [r3, #0]
  periph_clk_init_struct.PLLSAI.PLLSAIN = 192;
 8003658:	4b08      	ldr	r3, [pc, #32]	; (800367c <BSP_LCD_ClockConfig+0x34>)
 800365a:	22c0      	movs	r2, #192	; 0xc0
 800365c:	615a      	str	r2, [r3, #20]
  periph_clk_init_struct.PLLSAI.PLLSAIR = RK043FN48H_FREQUENCY_DIVIDER;
 800365e:	4b07      	ldr	r3, [pc, #28]	; (800367c <BSP_LCD_ClockConfig+0x34>)
 8003660:	2205      	movs	r2, #5
 8003662:	61da      	str	r2, [r3, #28]
  periph_clk_init_struct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 8003664:	4b05      	ldr	r3, [pc, #20]	; (800367c <BSP_LCD_ClockConfig+0x34>)
 8003666:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800366a:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_RCCEx_PeriphCLKConfig(&periph_clk_init_struct);
 800366c:	4803      	ldr	r0, [pc, #12]	; (800367c <BSP_LCD_ClockConfig+0x34>)
 800366e:	f006 f91d 	bl	80098ac <HAL_RCCEx_PeriphCLKConfig>
}
 8003672:	bf00      	nop
 8003674:	3708      	adds	r7, #8
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	2000042c 	.word	0x2000042c

08003680 <DrawChar>:
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  * @retval None
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b088      	sub	sp, #32
 8003684:	af00      	add	r7, sp, #0
 8003686:	4603      	mov	r3, r0
 8003688:	603a      	str	r2, [r7, #0]
 800368a:	80fb      	strh	r3, [r7, #6]
 800368c:	460b      	mov	r3, r1
 800368e:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8003690:	2300      	movs	r3, #0
 8003692:	61fb      	str	r3, [r7, #28]
 8003694:	2300      	movs	r3, #0
 8003696:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;
  
  height = DrawProp[ActiveLayer].pFont->Height;
 8003698:	4b53      	ldr	r3, [pc, #332]	; (80037e8 <DrawChar+0x168>)
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	4953      	ldr	r1, [pc, #332]	; (80037ec <DrawChar+0x16c>)
 800369e:	4613      	mov	r3, r2
 80036a0:	005b      	lsls	r3, r3, #1
 80036a2:	4413      	add	r3, r2
 80036a4:	009b      	lsls	r3, r3, #2
 80036a6:	440b      	add	r3, r1
 80036a8:	3308      	adds	r3, #8
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	88db      	ldrh	r3, [r3, #6]
 80036ae:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 80036b0:	4b4d      	ldr	r3, [pc, #308]	; (80037e8 <DrawChar+0x168>)
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	494d      	ldr	r1, [pc, #308]	; (80037ec <DrawChar+0x16c>)
 80036b6:	4613      	mov	r3, r2
 80036b8:	005b      	lsls	r3, r3, #1
 80036ba:	4413      	add	r3, r2
 80036bc:	009b      	lsls	r3, r3, #2
 80036be:	440b      	add	r3, r1
 80036c0:	3308      	adds	r3, #8
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	889b      	ldrh	r3, [r3, #4]
 80036c6:	823b      	strh	r3, [r7, #16]
  
  offset =  8 *((width + 7)/8) -  width ;
 80036c8:	8a3b      	ldrh	r3, [r7, #16]
 80036ca:	3307      	adds	r3, #7
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	da00      	bge.n	80036d2 <DrawChar+0x52>
 80036d0:	3307      	adds	r3, #7
 80036d2:	10db      	asrs	r3, r3, #3
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	00db      	lsls	r3, r3, #3
 80036d8:	b2da      	uxtb	r2, r3
 80036da:	8a3b      	ldrh	r3, [r7, #16]
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	1ad3      	subs	r3, r2, r3
 80036e0:	73fb      	strb	r3, [r7, #15]
  
  for(i = 0; i < height; i++)
 80036e2:	2300      	movs	r3, #0
 80036e4:	61fb      	str	r3, [r7, #28]
 80036e6:	e076      	b.n	80037d6 <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 80036e8:	8a3b      	ldrh	r3, [r7, #16]
 80036ea:	3307      	adds	r3, #7
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	da00      	bge.n	80036f2 <DrawChar+0x72>
 80036f0:	3307      	adds	r3, #7
 80036f2:	10db      	asrs	r3, r3, #3
 80036f4:	461a      	mov	r2, r3
 80036f6:	69fb      	ldr	r3, [r7, #28]
 80036f8:	fb03 f302 	mul.w	r3, r3, r2
 80036fc:	683a      	ldr	r2, [r7, #0]
 80036fe:	4413      	add	r3, r2
 8003700:	60bb      	str	r3, [r7, #8]
    
    switch(((width + 7)/8))
 8003702:	8a3b      	ldrh	r3, [r7, #16]
 8003704:	3307      	adds	r3, #7
 8003706:	2b00      	cmp	r3, #0
 8003708:	da00      	bge.n	800370c <DrawChar+0x8c>
 800370a:	3307      	adds	r3, #7
 800370c:	10db      	asrs	r3, r3, #3
 800370e:	2b01      	cmp	r3, #1
 8003710:	d002      	beq.n	8003718 <DrawChar+0x98>
 8003712:	2b02      	cmp	r3, #2
 8003714:	d004      	beq.n	8003720 <DrawChar+0xa0>
 8003716:	e00c      	b.n	8003732 <DrawChar+0xb2>
    {
      
    case 1:
      line =  pchar[0];      
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	781b      	ldrb	r3, [r3, #0]
 800371c:	617b      	str	r3, [r7, #20]
      break;
 800371e:	e016      	b.n	800374e <DrawChar+0xce>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];      
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	781b      	ldrb	r3, [r3, #0]
 8003724:	021b      	lsls	r3, r3, #8
 8003726:	68ba      	ldr	r2, [r7, #8]
 8003728:	3201      	adds	r2, #1
 800372a:	7812      	ldrb	r2, [r2, #0]
 800372c:	4313      	orrs	r3, r2
 800372e:	617b      	str	r3, [r7, #20]
      break;
 8003730:	e00d      	b.n	800374e <DrawChar+0xce>
      
    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	781b      	ldrb	r3, [r3, #0]
 8003736:	041a      	lsls	r2, r3, #16
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	3301      	adds	r3, #1
 800373c:	781b      	ldrb	r3, [r3, #0]
 800373e:	021b      	lsls	r3, r3, #8
 8003740:	4313      	orrs	r3, r2
 8003742:	68ba      	ldr	r2, [r7, #8]
 8003744:	3202      	adds	r2, #2
 8003746:	7812      	ldrb	r2, [r2, #0]
 8003748:	4313      	orrs	r3, r2
 800374a:	617b      	str	r3, [r7, #20]
      break;
 800374c:	bf00      	nop
    } 
    
    for (j = 0; j < width; j++)
 800374e:	2300      	movs	r3, #0
 8003750:	61bb      	str	r3, [r7, #24]
 8003752:	e036      	b.n	80037c2 <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8003754:	8a3a      	ldrh	r2, [r7, #16]
 8003756:	69bb      	ldr	r3, [r7, #24]
 8003758:	1ad2      	subs	r2, r2, r3
 800375a:	7bfb      	ldrb	r3, [r7, #15]
 800375c:	4413      	add	r3, r2
 800375e:	3b01      	subs	r3, #1
 8003760:	2201      	movs	r2, #1
 8003762:	fa02 f303 	lsl.w	r3, r2, r3
 8003766:	461a      	mov	r2, r3
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	4013      	ands	r3, r2
 800376c:	2b00      	cmp	r3, #0
 800376e:	d012      	beq.n	8003796 <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8003770:	69bb      	ldr	r3, [r7, #24]
 8003772:	b29a      	uxth	r2, r3
 8003774:	88fb      	ldrh	r3, [r7, #6]
 8003776:	4413      	add	r3, r2
 8003778:	b298      	uxth	r0, r3
 800377a:	4b1b      	ldr	r3, [pc, #108]	; (80037e8 <DrawChar+0x168>)
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	491b      	ldr	r1, [pc, #108]	; (80037ec <DrawChar+0x16c>)
 8003780:	4613      	mov	r3, r2
 8003782:	005b      	lsls	r3, r3, #1
 8003784:	4413      	add	r3, r2
 8003786:	009b      	lsls	r3, r3, #2
 8003788:	440b      	add	r3, r1
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	88bb      	ldrh	r3, [r7, #4]
 800378e:	4619      	mov	r1, r3
 8003790:	f7ff fd00 	bl	8003194 <BSP_LCD_DrawPixel>
 8003794:	e012      	b.n	80037bc <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8003796:	69bb      	ldr	r3, [r7, #24]
 8003798:	b29a      	uxth	r2, r3
 800379a:	88fb      	ldrh	r3, [r7, #6]
 800379c:	4413      	add	r3, r2
 800379e:	b298      	uxth	r0, r3
 80037a0:	4b11      	ldr	r3, [pc, #68]	; (80037e8 <DrawChar+0x168>)
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	4911      	ldr	r1, [pc, #68]	; (80037ec <DrawChar+0x16c>)
 80037a6:	4613      	mov	r3, r2
 80037a8:	005b      	lsls	r3, r3, #1
 80037aa:	4413      	add	r3, r2
 80037ac:	009b      	lsls	r3, r3, #2
 80037ae:	440b      	add	r3, r1
 80037b0:	3304      	adds	r3, #4
 80037b2:	681a      	ldr	r2, [r3, #0]
 80037b4:	88bb      	ldrh	r3, [r7, #4]
 80037b6:	4619      	mov	r1, r3
 80037b8:	f7ff fcec 	bl	8003194 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 80037bc:	69bb      	ldr	r3, [r7, #24]
 80037be:	3301      	adds	r3, #1
 80037c0:	61bb      	str	r3, [r7, #24]
 80037c2:	8a3b      	ldrh	r3, [r7, #16]
 80037c4:	69ba      	ldr	r2, [r7, #24]
 80037c6:	429a      	cmp	r2, r3
 80037c8:	d3c4      	bcc.n	8003754 <DrawChar+0xd4>
      } 
    }
    Ypos++;
 80037ca:	88bb      	ldrh	r3, [r7, #4]
 80037cc:	3301      	adds	r3, #1
 80037ce:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 80037d0:	69fb      	ldr	r3, [r7, #28]
 80037d2:	3301      	adds	r3, #1
 80037d4:	61fb      	str	r3, [r7, #28]
 80037d6:	8a7b      	ldrh	r3, [r7, #18]
 80037d8:	69fa      	ldr	r2, [r7, #28]
 80037da:	429a      	cmp	r2, r3
 80037dc:	d384      	bcc.n	80036e8 <DrawChar+0x68>
  }
}
 80037de:	bf00      	nop
 80037e0:	3720      	adds	r7, #32
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}
 80037e6:	bf00      	nop
 80037e8:	20000410 	.word	0x20000410
 80037ec:	20000414 	.word	0x20000414

080037f0 <LL_FillBuffer>:
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  * @retval None
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b086      	sub	sp, #24
 80037f4:	af02      	add	r7, sp, #8
 80037f6:	60f8      	str	r0, [r7, #12]
 80037f8:	60b9      	str	r1, [r7, #8]
 80037fa:	607a      	str	r2, [r7, #4]
 80037fc:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */ 
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
 80037fe:	4b1e      	ldr	r3, [pc, #120]	; (8003878 <LL_FillBuffer+0x88>)
 8003800:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003804:	605a      	str	r2, [r3, #4]
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8003806:	4b1d      	ldr	r3, [pc, #116]	; (800387c <LL_FillBuffer+0x8c>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a1d      	ldr	r2, [pc, #116]	; (8003880 <LL_FillBuffer+0x90>)
 800380c:	2134      	movs	r1, #52	; 0x34
 800380e:	fb01 f303 	mul.w	r3, r1, r3
 8003812:	4413      	add	r3, r2
 8003814:	3348      	adds	r3, #72	; 0x48
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	2b02      	cmp	r3, #2
 800381a:	d103      	bne.n	8003824 <LL_FillBuffer+0x34>
  { /* RGB565 format */ 
    hDma2dHandler.Init.ColorMode    = DMA2D_RGB565;
 800381c:	4b16      	ldr	r3, [pc, #88]	; (8003878 <LL_FillBuffer+0x88>)
 800381e:	2202      	movs	r2, #2
 8003820:	609a      	str	r2, [r3, #8]
 8003822:	e002      	b.n	800382a <LL_FillBuffer+0x3a>
  }
  else
  { /* ARGB8888 format */
    hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8003824:	4b14      	ldr	r3, [pc, #80]	; (8003878 <LL_FillBuffer+0x88>)
 8003826:	2200      	movs	r2, #0
 8003828:	609a      	str	r2, [r3, #8]
  }
  hDma2dHandler.Init.OutputOffset = OffLine;      
 800382a:	4a13      	ldr	r2, [pc, #76]	; (8003878 <LL_FillBuffer+0x88>)
 800382c:	69bb      	ldr	r3, [r7, #24]
 800382e:	60d3      	str	r3, [r2, #12]
  
  hDma2dHandler.Instance = DMA2D;
 8003830:	4b11      	ldr	r3, [pc, #68]	; (8003878 <LL_FillBuffer+0x88>)
 8003832:	4a14      	ldr	r2, [pc, #80]	; (8003884 <LL_FillBuffer+0x94>)
 8003834:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 8003836:	4810      	ldr	r0, [pc, #64]	; (8003878 <LL_FillBuffer+0x88>)
 8003838:	f002 fb10 	bl	8005e5c <HAL_DMA2D_Init>
 800383c:	4603      	mov	r3, r0
 800383e:	2b00      	cmp	r3, #0
 8003840:	d115      	bne.n	800386e <LL_FillBuffer+0x7e>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, LayerIndex) == HAL_OK) 
 8003842:	68f9      	ldr	r1, [r7, #12]
 8003844:	480c      	ldr	r0, [pc, #48]	; (8003878 <LL_FillBuffer+0x88>)
 8003846:	f002 fc67 	bl	8006118 <HAL_DMA2D_ConfigLayer>
 800384a:	4603      	mov	r3, r0
 800384c:	2b00      	cmp	r3, #0
 800384e:	d10e      	bne.n	800386e <LL_FillBuffer+0x7e>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8003850:	68ba      	ldr	r2, [r7, #8]
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	9300      	str	r3, [sp, #0]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	69f9      	ldr	r1, [r7, #28]
 800385a:	4807      	ldr	r0, [pc, #28]	; (8003878 <LL_FillBuffer+0x88>)
 800385c:	f002 fb48 	bl	8005ef0 <HAL_DMA2D_Start>
 8003860:	4603      	mov	r3, r0
 8003862:	2b00      	cmp	r3, #0
 8003864:	d103      	bne.n	800386e <LL_FillBuffer+0x7e>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 8003866:	210a      	movs	r1, #10
 8003868:	4803      	ldr	r0, [pc, #12]	; (8003878 <LL_FillBuffer+0x88>)
 800386a:	f002 fb6c 	bl	8005f46 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 800386e:	bf00      	nop
 8003870:	3710      	adds	r7, #16
 8003872:	46bd      	mov	sp, r7
 8003874:	bd80      	pop	{r7, pc}
 8003876:	bf00      	nop
 8003878:	200003d0 	.word	0x200003d0
 800387c:	20000410 	.word	0x20000410
 8003880:	20008e64 	.word	0x20008e64
 8003884:	4002b000 	.word	0x4002b000

08003888 <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 8003888:	b580      	push	{r7, lr}
 800388a:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 800388c:	4b29      	ldr	r3, [pc, #164]	; (8003934 <BSP_SDRAM_Init+0xac>)
 800388e:	4a2a      	ldr	r2, [pc, #168]	; (8003938 <BSP_SDRAM_Init+0xb0>)
 8003890:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SD clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 8003892:	4b2a      	ldr	r3, [pc, #168]	; (800393c <BSP_SDRAM_Init+0xb4>)
 8003894:	2202      	movs	r2, #2
 8003896:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 8003898:	4b28      	ldr	r3, [pc, #160]	; (800393c <BSP_SDRAM_Init+0xb4>)
 800389a:	2207      	movs	r2, #7
 800389c:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 800389e:	4b27      	ldr	r3, [pc, #156]	; (800393c <BSP_SDRAM_Init+0xb4>)
 80038a0:	2204      	movs	r2, #4
 80038a2:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 80038a4:	4b25      	ldr	r3, [pc, #148]	; (800393c <BSP_SDRAM_Init+0xb4>)
 80038a6:	2207      	movs	r2, #7
 80038a8:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 80038aa:	4b24      	ldr	r3, [pc, #144]	; (800393c <BSP_SDRAM_Init+0xb4>)
 80038ac:	2202      	movs	r2, #2
 80038ae:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 80038b0:	4b22      	ldr	r3, [pc, #136]	; (800393c <BSP_SDRAM_Init+0xb4>)
 80038b2:	2202      	movs	r2, #2
 80038b4:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 80038b6:	4b21      	ldr	r3, [pc, #132]	; (800393c <BSP_SDRAM_Init+0xb4>)
 80038b8:	2202      	movs	r2, #2
 80038ba:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 80038bc:	4b1d      	ldr	r3, [pc, #116]	; (8003934 <BSP_SDRAM_Init+0xac>)
 80038be:	2200      	movs	r2, #0
 80038c0:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80038c2:	4b1c      	ldr	r3, [pc, #112]	; (8003934 <BSP_SDRAM_Init+0xac>)
 80038c4:	2200      	movs	r2, #0
 80038c6:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 80038c8:	4b1a      	ldr	r3, [pc, #104]	; (8003934 <BSP_SDRAM_Init+0xac>)
 80038ca:	2204      	movs	r2, #4
 80038cc:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 80038ce:	4b19      	ldr	r3, [pc, #100]	; (8003934 <BSP_SDRAM_Init+0xac>)
 80038d0:	2210      	movs	r2, #16
 80038d2:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80038d4:	4b17      	ldr	r3, [pc, #92]	; (8003934 <BSP_SDRAM_Init+0xac>)
 80038d6:	2240      	movs	r2, #64	; 0x40
 80038d8:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
 80038da:	4b16      	ldr	r3, [pc, #88]	; (8003934 <BSP_SDRAM_Init+0xac>)
 80038dc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80038e0:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80038e2:	4b14      	ldr	r3, [pc, #80]	; (8003934 <BSP_SDRAM_Init+0xac>)
 80038e4:	2200      	movs	r2, #0
 80038e6:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 80038e8:	4b12      	ldr	r3, [pc, #72]	; (8003934 <BSP_SDRAM_Init+0xac>)
 80038ea:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80038ee:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 80038f0:	4b10      	ldr	r3, [pc, #64]	; (8003934 <BSP_SDRAM_Init+0xac>)
 80038f2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80038f6:	625a      	str	r2, [r3, #36]	; 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 80038f8:	4b0e      	ldr	r3, [pc, #56]	; (8003934 <BSP_SDRAM_Init+0xac>)
 80038fa:	2200      	movs	r2, #0
 80038fc:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 80038fe:	2100      	movs	r1, #0
 8003900:	480c      	ldr	r0, [pc, #48]	; (8003934 <BSP_SDRAM_Init+0xac>)
 8003902:	f000 f87f 	bl	8003a04 <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 8003906:	490d      	ldr	r1, [pc, #52]	; (800393c <BSP_SDRAM_Init+0xb4>)
 8003908:	480a      	ldr	r0, [pc, #40]	; (8003934 <BSP_SDRAM_Init+0xac>)
 800390a:	f006 ffa9 	bl	800a860 <HAL_SDRAM_Init>
 800390e:	4603      	mov	r3, r0
 8003910:	2b00      	cmp	r3, #0
 8003912:	d003      	beq.n	800391c <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8003914:	4b0a      	ldr	r3, [pc, #40]	; (8003940 <BSP_SDRAM_Init+0xb8>)
 8003916:	2201      	movs	r2, #1
 8003918:	701a      	strb	r2, [r3, #0]
 800391a:	e002      	b.n	8003922 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 800391c:	4b08      	ldr	r3, [pc, #32]	; (8003940 <BSP_SDRAM_Init+0xb8>)
 800391e:	2200      	movs	r2, #0
 8003920:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8003922:	f240 6003 	movw	r0, #1539	; 0x603
 8003926:	f000 f80d 	bl	8003944 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 800392a:	4b05      	ldr	r3, [pc, #20]	; (8003940 <BSP_SDRAM_Init+0xb8>)
 800392c:	781b      	ldrb	r3, [r3, #0]
}
 800392e:	4618      	mov	r0, r3
 8003930:	bd80      	pop	{r7, pc}
 8003932:	bf00      	nop
 8003934:	20008f0c 	.word	0x20008f0c
 8003938:	a0000140 	.word	0xa0000140
 800393c:	200004b0 	.word	0x200004b0
 8003940:	20000054 	.word	0x20000054

08003944 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b084      	sub	sp, #16
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 800394c:	2300      	movs	r3, #0
 800394e:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 8003950:	4b2a      	ldr	r3, [pc, #168]	; (80039fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003952:	2201      	movs	r2, #1
 8003954:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8003956:	4b29      	ldr	r3, [pc, #164]	; (80039fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003958:	2210      	movs	r2, #16
 800395a:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 800395c:	4b27      	ldr	r3, [pc, #156]	; (80039fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 800395e:	2201      	movs	r2, #1
 8003960:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8003962:	4b26      	ldr	r3, [pc, #152]	; (80039fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003964:	2200      	movs	r2, #0
 8003966:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8003968:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800396c:	4923      	ldr	r1, [pc, #140]	; (80039fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 800396e:	4824      	ldr	r0, [pc, #144]	; (8003a00 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003970:	f006 ffaa 	bl	800a8c8 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8003974:	2001      	movs	r0, #1
 8003976:	f001 fab1 	bl	8004edc <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 800397a:	4b20      	ldr	r3, [pc, #128]	; (80039fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 800397c:	2202      	movs	r2, #2
 800397e:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8003980:	4b1e      	ldr	r3, [pc, #120]	; (80039fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003982:	2210      	movs	r2, #16
 8003984:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8003986:	4b1d      	ldr	r3, [pc, #116]	; (80039fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003988:	2201      	movs	r2, #1
 800398a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 800398c:	4b1b      	ldr	r3, [pc, #108]	; (80039fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 800398e:	2200      	movs	r2, #0
 8003990:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 8003992:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003996:	4919      	ldr	r1, [pc, #100]	; (80039fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003998:	4819      	ldr	r0, [pc, #100]	; (8003a00 <BSP_SDRAM_Initialization_sequence+0xbc>)
 800399a:	f006 ff95 	bl	800a8c8 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 800399e:	4b17      	ldr	r3, [pc, #92]	; (80039fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039a0:	2203      	movs	r2, #3
 80039a2:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80039a4:	4b15      	ldr	r3, [pc, #84]	; (80039fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039a6:	2210      	movs	r2, #16
 80039a8:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 80039aa:	4b14      	ldr	r3, [pc, #80]	; (80039fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039ac:	2208      	movs	r2, #8
 80039ae:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80039b0:	4b12      	ldr	r3, [pc, #72]	; (80039fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039b2:	2200      	movs	r2, #0
 80039b4:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80039b6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80039ba:	4910      	ldr	r1, [pc, #64]	; (80039fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039bc:	4810      	ldr	r0, [pc, #64]	; (8003a00 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80039be:	f006 ff83 	bl	800a8c8 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 80039c2:	f44f 7308 	mov.w	r3, #544	; 0x220
 80039c6:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 80039c8:	4b0c      	ldr	r3, [pc, #48]	; (80039fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039ca:	2204      	movs	r2, #4
 80039cc:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80039ce:	4b0b      	ldr	r3, [pc, #44]	; (80039fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039d0:	2210      	movs	r2, #16
 80039d2:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80039d4:	4b09      	ldr	r3, [pc, #36]	; (80039fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039d6:	2201      	movs	r2, #1
 80039d8:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	4a07      	ldr	r2, [pc, #28]	; (80039fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039de:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80039e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80039e4:	4905      	ldr	r1, [pc, #20]	; (80039fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039e6:	4806      	ldr	r0, [pc, #24]	; (8003a00 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80039e8:	f006 ff6e 	bl	800a8c8 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 80039ec:	6879      	ldr	r1, [r7, #4]
 80039ee:	4804      	ldr	r0, [pc, #16]	; (8003a00 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80039f0:	f006 ff95 	bl	800a91e <HAL_SDRAM_ProgramRefreshRate>
}
 80039f4:	bf00      	nop
 80039f6:	3710      	adds	r7, #16
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	200004cc 	.word	0x200004cc
 8003a00:	20008f0c 	.word	0x20008f0c

08003a04 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b090      	sub	sp, #64	; 0x40
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
 8003a0c:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8003a0e:	4b70      	ldr	r3, [pc, #448]	; (8003bd0 <BSP_SDRAM_MspInit+0x1cc>)
 8003a10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a12:	4a6f      	ldr	r2, [pc, #444]	; (8003bd0 <BSP_SDRAM_MspInit+0x1cc>)
 8003a14:	f043 0301 	orr.w	r3, r3, #1
 8003a18:	6393      	str	r3, [r2, #56]	; 0x38
 8003a1a:	4b6d      	ldr	r3, [pc, #436]	; (8003bd0 <BSP_SDRAM_MspInit+0x1cc>)
 8003a1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a1e:	f003 0301 	and.w	r3, r3, #1
 8003a22:	62bb      	str	r3, [r7, #40]	; 0x28
 8003a24:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8003a26:	4b6a      	ldr	r3, [pc, #424]	; (8003bd0 <BSP_SDRAM_MspInit+0x1cc>)
 8003a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a2a:	4a69      	ldr	r2, [pc, #420]	; (8003bd0 <BSP_SDRAM_MspInit+0x1cc>)
 8003a2c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003a30:	6313      	str	r3, [r2, #48]	; 0x30
 8003a32:	4b67      	ldr	r3, [pc, #412]	; (8003bd0 <BSP_SDRAM_MspInit+0x1cc>)
 8003a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a3a:	627b      	str	r3, [r7, #36]	; 0x24
 8003a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a3e:	4b64      	ldr	r3, [pc, #400]	; (8003bd0 <BSP_SDRAM_MspInit+0x1cc>)
 8003a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a42:	4a63      	ldr	r2, [pc, #396]	; (8003bd0 <BSP_SDRAM_MspInit+0x1cc>)
 8003a44:	f043 0304 	orr.w	r3, r3, #4
 8003a48:	6313      	str	r3, [r2, #48]	; 0x30
 8003a4a:	4b61      	ldr	r3, [pc, #388]	; (8003bd0 <BSP_SDRAM_MspInit+0x1cc>)
 8003a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a4e:	f003 0304 	and.w	r3, r3, #4
 8003a52:	623b      	str	r3, [r7, #32]
 8003a54:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a56:	4b5e      	ldr	r3, [pc, #376]	; (8003bd0 <BSP_SDRAM_MspInit+0x1cc>)
 8003a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a5a:	4a5d      	ldr	r2, [pc, #372]	; (8003bd0 <BSP_SDRAM_MspInit+0x1cc>)
 8003a5c:	f043 0308 	orr.w	r3, r3, #8
 8003a60:	6313      	str	r3, [r2, #48]	; 0x30
 8003a62:	4b5b      	ldr	r3, [pc, #364]	; (8003bd0 <BSP_SDRAM_MspInit+0x1cc>)
 8003a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a66:	f003 0308 	and.w	r3, r3, #8
 8003a6a:	61fb      	str	r3, [r7, #28]
 8003a6c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003a6e:	4b58      	ldr	r3, [pc, #352]	; (8003bd0 <BSP_SDRAM_MspInit+0x1cc>)
 8003a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a72:	4a57      	ldr	r2, [pc, #348]	; (8003bd0 <BSP_SDRAM_MspInit+0x1cc>)
 8003a74:	f043 0310 	orr.w	r3, r3, #16
 8003a78:	6313      	str	r3, [r2, #48]	; 0x30
 8003a7a:	4b55      	ldr	r3, [pc, #340]	; (8003bd0 <BSP_SDRAM_MspInit+0x1cc>)
 8003a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a7e:	f003 0310 	and.w	r3, r3, #16
 8003a82:	61bb      	str	r3, [r7, #24]
 8003a84:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003a86:	4b52      	ldr	r3, [pc, #328]	; (8003bd0 <BSP_SDRAM_MspInit+0x1cc>)
 8003a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a8a:	4a51      	ldr	r2, [pc, #324]	; (8003bd0 <BSP_SDRAM_MspInit+0x1cc>)
 8003a8c:	f043 0320 	orr.w	r3, r3, #32
 8003a90:	6313      	str	r3, [r2, #48]	; 0x30
 8003a92:	4b4f      	ldr	r3, [pc, #316]	; (8003bd0 <BSP_SDRAM_MspInit+0x1cc>)
 8003a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a96:	f003 0320 	and.w	r3, r3, #32
 8003a9a:	617b      	str	r3, [r7, #20]
 8003a9c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003a9e:	4b4c      	ldr	r3, [pc, #304]	; (8003bd0 <BSP_SDRAM_MspInit+0x1cc>)
 8003aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aa2:	4a4b      	ldr	r2, [pc, #300]	; (8003bd0 <BSP_SDRAM_MspInit+0x1cc>)
 8003aa4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003aa8:	6313      	str	r3, [r2, #48]	; 0x30
 8003aaa:	4b49      	ldr	r3, [pc, #292]	; (8003bd0 <BSP_SDRAM_MspInit+0x1cc>)
 8003aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ab2:	613b      	str	r3, [r7, #16]
 8003ab4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003ab6:	4b46      	ldr	r3, [pc, #280]	; (8003bd0 <BSP_SDRAM_MspInit+0x1cc>)
 8003ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aba:	4a45      	ldr	r2, [pc, #276]	; (8003bd0 <BSP_SDRAM_MspInit+0x1cc>)
 8003abc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ac0:	6313      	str	r3, [r2, #48]	; 0x30
 8003ac2:	4b43      	ldr	r3, [pc, #268]	; (8003bd0 <BSP_SDRAM_MspInit+0x1cc>)
 8003ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ac6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003aca:	60fb      	str	r3, [r7, #12]
 8003acc:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003ace:	2302      	movs	r3, #2
 8003ad0:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8003ad6:	2302      	movs	r3, #2
 8003ad8:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8003ada:	230c      	movs	r3, #12
 8003adc:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_3;
 8003ade:	2308      	movs	r3, #8
 8003ae0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 8003ae2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003ae6:	4619      	mov	r1, r3
 8003ae8:	483a      	ldr	r0, [pc, #232]	; (8003bd4 <BSP_SDRAM_MspInit+0x1d0>)
 8003aea:	f003 fdc9 	bl	8007680 <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
 8003aee:	f24c 7303 	movw	r3, #50947	; 0xc703
 8003af2:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8003af4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003af8:	4619      	mov	r1, r3
 8003afa:	4837      	ldr	r0, [pc, #220]	; (8003bd8 <BSP_SDRAM_MspInit+0x1d4>)
 8003afc:	f003 fdc0 	bl	8007680 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8003b00:	f64f 7383 	movw	r3, #65411	; 0xff83
 8003b04:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8003b06:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b0a:	4619      	mov	r1, r3
 8003b0c:	4833      	ldr	r0, [pc, #204]	; (8003bdc <BSP_SDRAM_MspInit+0x1d8>)
 8003b0e:	f003 fdb7 	bl	8007680 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8003b12:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8003b16:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8003b18:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b1c:	4619      	mov	r1, r3
 8003b1e:	4830      	ldr	r0, [pc, #192]	; (8003be0 <BSP_SDRAM_MspInit+0x1dc>)
 8003b20:	f003 fdae 	bl	8007680 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 8003b24:	f248 1333 	movw	r3, #33075	; 0x8133
 8003b28:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8003b2a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b2e:	4619      	mov	r1, r3
 8003b30:	482c      	ldr	r0, [pc, #176]	; (8003be4 <BSP_SDRAM_MspInit+0x1e0>)
 8003b32:	f003 fda5 	bl	8007680 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
 8003b36:	2328      	movs	r3, #40	; 0x28
 8003b38:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 8003b3a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b3e:	4619      	mov	r1, r3
 8003b40:	4829      	ldr	r0, [pc, #164]	; (8003be8 <BSP_SDRAM_MspInit+0x1e4>)
 8003b42:	f003 fd9d 	bl	8007680 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8003b46:	4b29      	ldr	r3, [pc, #164]	; (8003bec <BSP_SDRAM_MspInit+0x1e8>)
 8003b48:	2200      	movs	r2, #0
 8003b4a:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8003b4c:	4b27      	ldr	r3, [pc, #156]	; (8003bec <BSP_SDRAM_MspInit+0x1e8>)
 8003b4e:	2280      	movs	r2, #128	; 0x80
 8003b50:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8003b52:	4b26      	ldr	r3, [pc, #152]	; (8003bec <BSP_SDRAM_MspInit+0x1e8>)
 8003b54:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b58:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 8003b5a:	4b24      	ldr	r3, [pc, #144]	; (8003bec <BSP_SDRAM_MspInit+0x1e8>)
 8003b5c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003b60:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003b62:	4b22      	ldr	r3, [pc, #136]	; (8003bec <BSP_SDRAM_MspInit+0x1e8>)
 8003b64:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003b68:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8003b6a:	4b20      	ldr	r3, [pc, #128]	; (8003bec <BSP_SDRAM_MspInit+0x1e8>)
 8003b6c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003b70:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 8003b72:	4b1e      	ldr	r3, [pc, #120]	; (8003bec <BSP_SDRAM_MspInit+0x1e8>)
 8003b74:	2200      	movs	r2, #0
 8003b76:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 8003b78:	4b1c      	ldr	r3, [pc, #112]	; (8003bec <BSP_SDRAM_MspInit+0x1e8>)
 8003b7a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003b7e:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 8003b80:	4b1a      	ldr	r3, [pc, #104]	; (8003bec <BSP_SDRAM_MspInit+0x1e8>)
 8003b82:	2200      	movs	r2, #0
 8003b84:	625a      	str	r2, [r3, #36]	; 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8003b86:	4b19      	ldr	r3, [pc, #100]	; (8003bec <BSP_SDRAM_MspInit+0x1e8>)
 8003b88:	2203      	movs	r2, #3
 8003b8a:	629a      	str	r2, [r3, #40]	; 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8003b8c:	4b17      	ldr	r3, [pc, #92]	; (8003bec <BSP_SDRAM_MspInit+0x1e8>)
 8003b8e:	2200      	movs	r2, #0
 8003b90:	62da      	str	r2, [r3, #44]	; 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8003b92:	4b16      	ldr	r3, [pc, #88]	; (8003bec <BSP_SDRAM_MspInit+0x1e8>)
 8003b94:	2200      	movs	r2, #0
 8003b96:	631a      	str	r2, [r3, #48]	; 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 8003b98:	4b14      	ldr	r3, [pc, #80]	; (8003bec <BSP_SDRAM_MspInit+0x1e8>)
 8003b9a:	4a15      	ldr	r2, [pc, #84]	; (8003bf0 <BSP_SDRAM_MspInit+0x1ec>)
 8003b9c:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	4a12      	ldr	r2, [pc, #72]	; (8003bec <BSP_SDRAM_MspInit+0x1e8>)
 8003ba2:	631a      	str	r2, [r3, #48]	; 0x30
 8003ba4:	4a11      	ldr	r2, [pc, #68]	; (8003bec <BSP_SDRAM_MspInit+0x1e8>)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 8003baa:	4810      	ldr	r0, [pc, #64]	; (8003bec <BSP_SDRAM_MspInit+0x1e8>)
 8003bac:	f002 f848 	bl	8005c40 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 8003bb0:	480e      	ldr	r0, [pc, #56]	; (8003bec <BSP_SDRAM_MspInit+0x1e8>)
 8003bb2:	f001 ff97 	bl	8005ae4 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	210f      	movs	r1, #15
 8003bba:	2038      	movs	r0, #56	; 0x38
 8003bbc:	f001 fdb0 	bl	8005720 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8003bc0:	2038      	movs	r0, #56	; 0x38
 8003bc2:	f001 fdc9 	bl	8005758 <HAL_NVIC_EnableIRQ>
}
 8003bc6:	bf00      	nop
 8003bc8:	3740      	adds	r7, #64	; 0x40
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}
 8003bce:	bf00      	nop
 8003bd0:	40023800 	.word	0x40023800
 8003bd4:	40020800 	.word	0x40020800
 8003bd8:	40020c00 	.word	0x40020c00
 8003bdc:	40021000 	.word	0x40021000
 8003be0:	40021400 	.word	0x40021400
 8003be4:	40021800 	.word	0x40021800
 8003be8:	40021c00 	.word	0x40021c00
 8003bec:	200004dc 	.word	0x200004dc
 8003bf0:	40026410 	.word	0x40026410

08003bf4 <BSP_TS_Init>:
  * @param  ts_SizeX: Maximum X size of the TS area on LCD
  * @param  ts_SizeY: Maximum Y size of the TS area on LCD
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t ts_SizeX, uint16_t ts_SizeY)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b084      	sub	sp, #16
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	460a      	mov	r2, r1
 8003bfe:	80fb      	strh	r3, [r7, #6]
 8003c00:	4613      	mov	r3, r2
 8003c02:	80bb      	strh	r3, [r7, #4]
  uint8_t status = TS_OK;
 8003c04:	2300      	movs	r3, #0
 8003c06:	73fb      	strb	r3, [r7, #15]
  tsXBoundary = ts_SizeX;
 8003c08:	4a14      	ldr	r2, [pc, #80]	; (8003c5c <BSP_TS_Init+0x68>)
 8003c0a:	88fb      	ldrh	r3, [r7, #6]
 8003c0c:	8013      	strh	r3, [r2, #0]
  tsYBoundary = ts_SizeY;
 8003c0e:	4a14      	ldr	r2, [pc, #80]	; (8003c60 <BSP_TS_Init+0x6c>)
 8003c10:	88bb      	ldrh	r3, [r7, #4]
 8003c12:	8013      	strh	r3, [r2, #0]
  
  /* Read ID and verify if the touch screen driver is ready */
  ft5336_ts_drv.Init(TS_I2C_ADDRESS);
 8003c14:	4b13      	ldr	r3, [pc, #76]	; (8003c64 <BSP_TS_Init+0x70>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	2070      	movs	r0, #112	; 0x70
 8003c1a:	4798      	blx	r3
  if(ft5336_ts_drv.ReadID(TS_I2C_ADDRESS) == FT5336_ID_VALUE)
 8003c1c:	4b11      	ldr	r3, [pc, #68]	; (8003c64 <BSP_TS_Init+0x70>)
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	2070      	movs	r0, #112	; 0x70
 8003c22:	4798      	blx	r3
 8003c24:	4603      	mov	r3, r0
 8003c26:	2b51      	cmp	r3, #81	; 0x51
 8003c28:	d111      	bne.n	8003c4e <BSP_TS_Init+0x5a>
  { 
    /* Initialize the TS driver structure */
    tsDriver = &ft5336_ts_drv;
 8003c2a:	4b0f      	ldr	r3, [pc, #60]	; (8003c68 <BSP_TS_Init+0x74>)
 8003c2c:	4a0d      	ldr	r2, [pc, #52]	; (8003c64 <BSP_TS_Init+0x70>)
 8003c2e:	601a      	str	r2, [r3, #0]
    I2cAddress = TS_I2C_ADDRESS;
 8003c30:	4b0e      	ldr	r3, [pc, #56]	; (8003c6c <BSP_TS_Init+0x78>)
 8003c32:	2270      	movs	r2, #112	; 0x70
 8003c34:	701a      	strb	r2, [r3, #0]
    tsOrientation = TS_SWAP_XY;
 8003c36:	4b0e      	ldr	r3, [pc, #56]	; (8003c70 <BSP_TS_Init+0x7c>)
 8003c38:	2208      	movs	r2, #8
 8003c3a:	701a      	strb	r2, [r3, #0]

    /* Initialize the TS driver */
    tsDriver->Start(I2cAddress);
 8003c3c:	4b0a      	ldr	r3, [pc, #40]	; (8003c68 <BSP_TS_Init+0x74>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	68db      	ldr	r3, [r3, #12]
 8003c42:	4a0a      	ldr	r2, [pc, #40]	; (8003c6c <BSP_TS_Init+0x78>)
 8003c44:	7812      	ldrb	r2, [r2, #0]
 8003c46:	b292      	uxth	r2, r2
 8003c48:	4610      	mov	r0, r2
 8003c4a:	4798      	blx	r3
 8003c4c:	e001      	b.n	8003c52 <BSP_TS_Init+0x5e>
  }
  else
  {
    status = TS_DEVICE_NOT_FOUND;
 8003c4e:	2303      	movs	r3, #3
 8003c50:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8003c52:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	3710      	adds	r7, #16
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}
 8003c5c:	20000540 	.word	0x20000540
 8003c60:	20000542 	.word	0x20000542
 8003c64:	20000000 	.word	0x20000000
 8003c68:	2000053c 	.word	0x2000053c
 8003c6c:	20000545 	.word	0x20000545
 8003c70:	20000544 	.word	0x20000544

08003c74 <BSP_TS_GetState>:
  * @brief  Returns status and positions of the touch screen.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_GetState(TS_StateTypeDef *TS_State)
{
 8003c74:	b590      	push	{r4, r7, lr}
 8003c76:	b097      	sub	sp, #92	; 0x5c
 8003c78:	af02      	add	r7, sp, #8
 8003c7a:	6078      	str	r0, [r7, #4]
  static uint32_t _x[TS_MAX_NB_TOUCH] = {0, 0};
  static uint32_t _y[TS_MAX_NB_TOUCH] = {0, 0};
  uint8_t ts_status = TS_OK;
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  uint16_t brute_y[TS_MAX_NB_TOUCH];
  uint16_t x_diff;
  uint16_t y_diff;
  uint32_t index;
#if (TS_MULTI_TOUCH_SUPPORTED == 1)
  uint32_t weight = 0;
 8003c82:	2300      	movs	r3, #0
 8003c84:	613b      	str	r3, [r7, #16]
  uint32_t area = 0;
 8003c86:	2300      	movs	r3, #0
 8003c88:	60fb      	str	r3, [r7, #12]
  uint32_t event = 0;
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	60bb      	str	r3, [r7, #8]
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  /* Check and update the number of touches active detected */
  TS_State->touchDetected = tsDriver->DetectTouch(I2cAddress);
 8003c8e:	4b97      	ldr	r3, [pc, #604]	; (8003eec <BSP_TS_GetState+0x278>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	691b      	ldr	r3, [r3, #16]
 8003c94:	4a96      	ldr	r2, [pc, #600]	; (8003ef0 <BSP_TS_GetState+0x27c>)
 8003c96:	7812      	ldrb	r2, [r2, #0]
 8003c98:	b292      	uxth	r2, r2
 8003c9a:	4610      	mov	r0, r2
 8003c9c:	4798      	blx	r3
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	461a      	mov	r2, r3
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	701a      	strb	r2, [r3, #0]
  
  if(TS_State->touchDetected)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	781b      	ldrb	r3, [r3, #0]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	f000 81a8 	beq.w	8004000 <BSP_TS_GetState+0x38c>
  {
    for(index=0; index < TS_State->touchDetected; index++)
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	64bb      	str	r3, [r7, #72]	; 0x48
 8003cb4:	e197      	b.n	8003fe6 <BSP_TS_GetState+0x372>
    {
      /* Get each touch coordinates */
      tsDriver->GetXY(I2cAddress, &(brute_x[index]), &(brute_y[index]));
 8003cb6:	4b8d      	ldr	r3, [pc, #564]	; (8003eec <BSP_TS_GetState+0x278>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	695b      	ldr	r3, [r3, #20]
 8003cbc:	4a8c      	ldr	r2, [pc, #560]	; (8003ef0 <BSP_TS_GetState+0x27c>)
 8003cbe:	7812      	ldrb	r2, [r2, #0]
 8003cc0:	b290      	uxth	r0, r2
 8003cc2:	f107 0120 	add.w	r1, r7, #32
 8003cc6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003cc8:	0052      	lsls	r2, r2, #1
 8003cca:	188c      	adds	r4, r1, r2
 8003ccc:	f107 0114 	add.w	r1, r7, #20
 8003cd0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003cd2:	0052      	lsls	r2, r2, #1
 8003cd4:	440a      	add	r2, r1
 8003cd6:	4621      	mov	r1, r4
 8003cd8:	4798      	blx	r3

      if(tsOrientation == TS_SWAP_NONE)
 8003cda:	4b86      	ldr	r3, [pc, #536]	; (8003ef4 <BSP_TS_GetState+0x280>)
 8003cdc:	781b      	ldrb	r3, [r3, #0]
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d11b      	bne.n	8003d1a <BSP_TS_GetState+0xa6>
      {
        x[index] = brute_x[index];
 8003ce2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ce4:	005b      	lsls	r3, r3, #1
 8003ce6:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003cea:	4413      	add	r3, r2
 8003cec:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 8003cf0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003cf2:	005b      	lsls	r3, r3, #1
 8003cf4:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8003cf8:	440b      	add	r3, r1
 8003cfa:	f823 2c18 	strh.w	r2, [r3, #-24]
        y[index] = brute_y[index];
 8003cfe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d00:	005b      	lsls	r3, r3, #1
 8003d02:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003d06:	4413      	add	r3, r2
 8003d08:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 8003d0c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d0e:	005b      	lsls	r3, r3, #1
 8003d10:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8003d14:	440b      	add	r3, r1
 8003d16:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_X)
 8003d1a:	4b76      	ldr	r3, [pc, #472]	; (8003ef4 <BSP_TS_GetState+0x280>)
 8003d1c:	781b      	ldrb	r3, [r3, #0]
 8003d1e:	f003 0302 	and.w	r3, r3, #2
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d010      	beq.n	8003d48 <BSP_TS_GetState+0xd4>
      {
        x[index] = 4096 - brute_x[index];
 8003d26:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d28:	005b      	lsls	r3, r3, #1
 8003d2a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003d2e:	4413      	add	r3, r2
 8003d30:	f833 3c30 	ldrh.w	r3, [r3, #-48]
 8003d34:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8003d38:	b29a      	uxth	r2, r3
 8003d3a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d3c:	005b      	lsls	r3, r3, #1
 8003d3e:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8003d42:	440b      	add	r3, r1
 8003d44:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      if(tsOrientation & TS_SWAP_Y)
 8003d48:	4b6a      	ldr	r3, [pc, #424]	; (8003ef4 <BSP_TS_GetState+0x280>)
 8003d4a:	781b      	ldrb	r3, [r3, #0]
 8003d4c:	f003 0304 	and.w	r3, r3, #4
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d010      	beq.n	8003d76 <BSP_TS_GetState+0x102>
      {
        y[index] = 4096 - brute_y[index];
 8003d54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d56:	005b      	lsls	r3, r3, #1
 8003d58:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003d5c:	4413      	add	r3, r2
 8003d5e:	f833 3c3c 	ldrh.w	r3, [r3, #-60]
 8003d62:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8003d66:	b29a      	uxth	r2, r3
 8003d68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d6a:	005b      	lsls	r3, r3, #1
 8003d6c:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8003d70:	440b      	add	r3, r1
 8003d72:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_XY)
 8003d76:	4b5f      	ldr	r3, [pc, #380]	; (8003ef4 <BSP_TS_GetState+0x280>)
 8003d78:	781b      	ldrb	r3, [r3, #0]
 8003d7a:	f003 0308 	and.w	r3, r3, #8
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d01b      	beq.n	8003dba <BSP_TS_GetState+0x146>
      {
        y[index] = brute_x[index];
 8003d82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d84:	005b      	lsls	r3, r3, #1
 8003d86:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003d8a:	4413      	add	r3, r2
 8003d8c:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 8003d90:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d92:	005b      	lsls	r3, r3, #1
 8003d94:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8003d98:	440b      	add	r3, r1
 8003d9a:	f823 2c24 	strh.w	r2, [r3, #-36]
        x[index] = brute_y[index];
 8003d9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003da0:	005b      	lsls	r3, r3, #1
 8003da2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003da6:	4413      	add	r3, r2
 8003da8:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 8003dac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003dae:	005b      	lsls	r3, r3, #1
 8003db0:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8003db4:	440b      	add	r3, r1
 8003db6:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      x_diff = x[index] > _x[index]? (x[index] - _x[index]): (_x[index] - x[index]);
 8003dba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003dbc:	005b      	lsls	r3, r3, #1
 8003dbe:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003dc2:	4413      	add	r3, r2
 8003dc4:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003dc8:	4619      	mov	r1, r3
 8003dca:	4a4b      	ldr	r2, [pc, #300]	; (8003ef8 <BSP_TS_GetState+0x284>)
 8003dcc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003dce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003dd2:	4299      	cmp	r1, r3
 8003dd4:	d90e      	bls.n	8003df4 <BSP_TS_GetState+0x180>
 8003dd6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003dd8:	005b      	lsls	r3, r3, #1
 8003dda:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003dde:	4413      	add	r3, r2
 8003de0:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8003de4:	4944      	ldr	r1, [pc, #272]	; (8003ef8 <BSP_TS_GetState+0x284>)
 8003de6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003de8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003dec:	b29b      	uxth	r3, r3
 8003dee:	1ad3      	subs	r3, r2, r3
 8003df0:	b29b      	uxth	r3, r3
 8003df2:	e00d      	b.n	8003e10 <BSP_TS_GetState+0x19c>
 8003df4:	4a40      	ldr	r2, [pc, #256]	; (8003ef8 <BSP_TS_GetState+0x284>)
 8003df6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003df8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003dfc:	b29a      	uxth	r2, r3
 8003dfe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e00:	005b      	lsls	r3, r3, #1
 8003e02:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8003e06:	440b      	add	r3, r1
 8003e08:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003e0c:	1ad3      	subs	r3, r2, r3
 8003e0e:	b29b      	uxth	r3, r3
 8003e10:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      y_diff = y[index] > _y[index]? (y[index] - _y[index]): (_y[index] - y[index]);
 8003e14:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e16:	005b      	lsls	r3, r3, #1
 8003e18:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003e1c:	4413      	add	r3, r2
 8003e1e:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8003e22:	4619      	mov	r1, r3
 8003e24:	4a35      	ldr	r2, [pc, #212]	; (8003efc <BSP_TS_GetState+0x288>)
 8003e26:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e2c:	4299      	cmp	r1, r3
 8003e2e:	d90e      	bls.n	8003e4e <BSP_TS_GetState+0x1da>
 8003e30:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e32:	005b      	lsls	r3, r3, #1
 8003e34:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003e38:	4413      	add	r3, r2
 8003e3a:	f833 2c24 	ldrh.w	r2, [r3, #-36]
 8003e3e:	492f      	ldr	r1, [pc, #188]	; (8003efc <BSP_TS_GetState+0x288>)
 8003e40:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e42:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003e46:	b29b      	uxth	r3, r3
 8003e48:	1ad3      	subs	r3, r2, r3
 8003e4a:	b29b      	uxth	r3, r3
 8003e4c:	e00d      	b.n	8003e6a <BSP_TS_GetState+0x1f6>
 8003e4e:	4a2b      	ldr	r2, [pc, #172]	; (8003efc <BSP_TS_GetState+0x288>)
 8003e50:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e56:	b29a      	uxth	r2, r3
 8003e58:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e5a:	005b      	lsls	r3, r3, #1
 8003e5c:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8003e60:	440b      	add	r3, r1
 8003e62:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8003e66:	1ad3      	subs	r3, r2, r3
 8003e68:	b29b      	uxth	r3, r3
 8003e6a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44

      if ((x_diff + y_diff) > 5)
 8003e6e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8003e72:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8003e76:	4413      	add	r3, r2
 8003e78:	2b05      	cmp	r3, #5
 8003e7a:	dd17      	ble.n	8003eac <BSP_TS_GetState+0x238>
      {
        _x[index] = x[index];
 8003e7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e7e:	005b      	lsls	r3, r3, #1
 8003e80:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003e84:	4413      	add	r3, r2
 8003e86:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003e8a:	4619      	mov	r1, r3
 8003e8c:	4a1a      	ldr	r2, [pc, #104]	; (8003ef8 <BSP_TS_GetState+0x284>)
 8003e8e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e90:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        _y[index] = y[index];
 8003e94:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e96:	005b      	lsls	r3, r3, #1
 8003e98:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003e9c:	4413      	add	r3, r2
 8003e9e:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8003ea2:	4619      	mov	r1, r3
 8003ea4:	4a15      	ldr	r2, [pc, #84]	; (8003efc <BSP_TS_GetState+0x288>)
 8003ea6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ea8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      }

      if(I2cAddress == FT5336_I2C_SLAVE_ADDRESS)
 8003eac:	4b10      	ldr	r3, [pc, #64]	; (8003ef0 <BSP_TS_GetState+0x27c>)
 8003eae:	781b      	ldrb	r3, [r3, #0]
 8003eb0:	2b70      	cmp	r3, #112	; 0x70
 8003eb2:	d125      	bne.n	8003f00 <BSP_TS_GetState+0x28c>
      {
        TS_State->touchX[index] = x[index];
 8003eb4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003eb6:	005b      	lsls	r3, r3, #1
 8003eb8:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003ebc:	4413      	add	r3, r2
 8003ebe:	f833 1c18 	ldrh.w	r1, [r3, #-24]
 8003ec2:	687a      	ldr	r2, [r7, #4]
 8003ec4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ec6:	005b      	lsls	r3, r3, #1
 8003ec8:	4413      	add	r3, r2
 8003eca:	460a      	mov	r2, r1
 8003ecc:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = y[index];
 8003ece:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ed0:	005b      	lsls	r3, r3, #1
 8003ed2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003ed6:	4413      	add	r3, r2
 8003ed8:	f833 1c24 	ldrh.w	r1, [r3, #-36]
 8003edc:	687a      	ldr	r2, [r7, #4]
 8003ede:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ee0:	3304      	adds	r3, #4
 8003ee2:	005b      	lsls	r3, r3, #1
 8003ee4:	4413      	add	r3, r2
 8003ee6:	460a      	mov	r2, r1
 8003ee8:	809a      	strh	r2, [r3, #4]
 8003eea:	e02c      	b.n	8003f46 <BSP_TS_GetState+0x2d2>
 8003eec:	2000053c 	.word	0x2000053c
 8003ef0:	20000545 	.word	0x20000545
 8003ef4:	20000544 	.word	0x20000544
 8003ef8:	20000548 	.word	0x20000548
 8003efc:	2000055c 	.word	0x2000055c
      }
      else
      {
        /* 2^12 = 4096 : indexes are expressed on a dynamic of 4096 */
        TS_State->touchX[index] = (tsXBoundary * _x[index]) >> 12;
 8003f00:	4b42      	ldr	r3, [pc, #264]	; (800400c <BSP_TS_GetState+0x398>)
 8003f02:	881b      	ldrh	r3, [r3, #0]
 8003f04:	4619      	mov	r1, r3
 8003f06:	4a42      	ldr	r2, [pc, #264]	; (8004010 <BSP_TS_GetState+0x39c>)
 8003f08:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f0e:	fb03 f301 	mul.w	r3, r3, r1
 8003f12:	0b1b      	lsrs	r3, r3, #12
 8003f14:	b299      	uxth	r1, r3
 8003f16:	687a      	ldr	r2, [r7, #4]
 8003f18:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f1a:	005b      	lsls	r3, r3, #1
 8003f1c:	4413      	add	r3, r2
 8003f1e:	460a      	mov	r2, r1
 8003f20:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = (tsYBoundary * _y[index]) >> 12;
 8003f22:	4b3c      	ldr	r3, [pc, #240]	; (8004014 <BSP_TS_GetState+0x3a0>)
 8003f24:	881b      	ldrh	r3, [r3, #0]
 8003f26:	4619      	mov	r1, r3
 8003f28:	4a3b      	ldr	r2, [pc, #236]	; (8004018 <BSP_TS_GetState+0x3a4>)
 8003f2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f30:	fb03 f301 	mul.w	r3, r3, r1
 8003f34:	0b1b      	lsrs	r3, r3, #12
 8003f36:	b299      	uxth	r1, r3
 8003f38:	687a      	ldr	r2, [r7, #4]
 8003f3a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f3c:	3304      	adds	r3, #4
 8003f3e:	005b      	lsls	r3, r3, #1
 8003f40:	4413      	add	r3, r2
 8003f42:	460a      	mov	r2, r1
 8003f44:	809a      	strh	r2, [r3, #4]
      }

#if (TS_MULTI_TOUCH_SUPPORTED == 1)

      /* Get touch info related to the current touch */
      ft5336_TS_GetTouchInfo(I2cAddress, index, &weight, &area, &event);
 8003f46:	4b35      	ldr	r3, [pc, #212]	; (800401c <BSP_TS_GetState+0x3a8>)
 8003f48:	781b      	ldrb	r3, [r3, #0]
 8003f4a:	b298      	uxth	r0, r3
 8003f4c:	f107 010c 	add.w	r1, r7, #12
 8003f50:	f107 0210 	add.w	r2, r7, #16
 8003f54:	f107 0308 	add.w	r3, r7, #8
 8003f58:	9300      	str	r3, [sp, #0]
 8003f5a:	460b      	mov	r3, r1
 8003f5c:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8003f5e:	f7fc fd25 	bl	80009ac <ft5336_TS_GetTouchInfo>

      /* Update TS_State structure */
      TS_State->touchWeight[index] = weight;
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	b2d9      	uxtb	r1, r3
 8003f66:	687a      	ldr	r2, [r7, #4]
 8003f68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f6a:	4413      	add	r3, r2
 8003f6c:	3316      	adds	r3, #22
 8003f6e:	460a      	mov	r2, r1
 8003f70:	701a      	strb	r2, [r3, #0]
      TS_State->touchArea[index]   = area;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	b2d9      	uxtb	r1, r3
 8003f76:	687a      	ldr	r2, [r7, #4]
 8003f78:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f7a:	4413      	add	r3, r2
 8003f7c:	3320      	adds	r3, #32
 8003f7e:	460a      	mov	r2, r1
 8003f80:	701a      	strb	r2, [r3, #0]

      /* Remap touch event */
      switch(event)
 8003f82:	68bb      	ldr	r3, [r7, #8]
 8003f84:	2b03      	cmp	r3, #3
 8003f86:	d827      	bhi.n	8003fd8 <BSP_TS_GetState+0x364>
 8003f88:	a201      	add	r2, pc, #4	; (adr r2, 8003f90 <BSP_TS_GetState+0x31c>)
 8003f8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f8e:	bf00      	nop
 8003f90:	08003fa1 	.word	0x08003fa1
 8003f94:	08003faf 	.word	0x08003faf
 8003f98:	08003fbd 	.word	0x08003fbd
 8003f9c:	08003fcb 	.word	0x08003fcb
      {
        case FT5336_TOUCH_EVT_FLAG_PRESS_DOWN	:
          TS_State->touchEventId[index] = TOUCH_EVENT_PRESS_DOWN;
 8003fa0:	687a      	ldr	r2, [r7, #4]
 8003fa2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fa4:	4413      	add	r3, r2
 8003fa6:	331b      	adds	r3, #27
 8003fa8:	2201      	movs	r2, #1
 8003faa:	701a      	strb	r2, [r3, #0]
          break;
 8003fac:	e018      	b.n	8003fe0 <BSP_TS_GetState+0x36c>
        case FT5336_TOUCH_EVT_FLAG_LIFT_UP :
          TS_State->touchEventId[index] = TOUCH_EVENT_LIFT_UP;
 8003fae:	687a      	ldr	r2, [r7, #4]
 8003fb0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fb2:	4413      	add	r3, r2
 8003fb4:	331b      	adds	r3, #27
 8003fb6:	2202      	movs	r2, #2
 8003fb8:	701a      	strb	r2, [r3, #0]
          break;
 8003fba:	e011      	b.n	8003fe0 <BSP_TS_GetState+0x36c>
        case FT5336_TOUCH_EVT_FLAG_CONTACT :
          TS_State->touchEventId[index] = TOUCH_EVENT_CONTACT;
 8003fbc:	687a      	ldr	r2, [r7, #4]
 8003fbe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fc0:	4413      	add	r3, r2
 8003fc2:	331b      	adds	r3, #27
 8003fc4:	2203      	movs	r2, #3
 8003fc6:	701a      	strb	r2, [r3, #0]
          break;
 8003fc8:	e00a      	b.n	8003fe0 <BSP_TS_GetState+0x36c>
        case FT5336_TOUCH_EVT_FLAG_NO_EVENT :
          TS_State->touchEventId[index] = TOUCH_EVENT_NO_EVT;
 8003fca:	687a      	ldr	r2, [r7, #4]
 8003fcc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fce:	4413      	add	r3, r2
 8003fd0:	331b      	adds	r3, #27
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	701a      	strb	r2, [r3, #0]
          break;
 8003fd6:	e003      	b.n	8003fe0 <BSP_TS_GetState+0x36c>
        default :
          ts_status = TS_ERROR;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
          break;
 8003fde:	bf00      	nop
    for(index=0; index < TS_State->touchDetected; index++)
 8003fe0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fe2:	3301      	adds	r3, #1
 8003fe4:	64bb      	str	r3, [r7, #72]	; 0x48
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	781b      	ldrb	r3, [r3, #0]
 8003fea:	461a      	mov	r2, r3
 8003fec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	f4ff ae61 	bcc.w	8003cb6 <BSP_TS_GetState+0x42>

    } /* of for(index=0; index < TS_State->touchDetected; index++) */

#if (TS_MULTI_TOUCH_SUPPORTED == 1)
    /* Get gesture Id */
    ts_status = BSP_TS_Get_GestureId(TS_State);
 8003ff4:	6878      	ldr	r0, [r7, #4]
 8003ff6:	f000 f813 	bl	8004020 <BSP_TS_Get_GestureId>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  } /* end of if(TS_State->touchDetected != 0) */

  return (ts_status);
 8004000:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 8004004:	4618      	mov	r0, r3
 8004006:	3754      	adds	r7, #84	; 0x54
 8004008:	46bd      	mov	sp, r7
 800400a:	bd90      	pop	{r4, r7, pc}
 800400c:	20000540 	.word	0x20000540
 8004010:	20000548 	.word	0x20000548
 8004014:	20000542 	.word	0x20000542
 8004018:	2000055c 	.word	0x2000055c
 800401c:	20000545 	.word	0x20000545

08004020 <BSP_TS_Get_GestureId>:
  * @brief  Update gesture Id following a touch detected.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Get_GestureId(TS_StateTypeDef *TS_State)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b084      	sub	sp, #16
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
  uint32_t gestureId = 0;
 8004028:	2300      	movs	r3, #0
 800402a:	60bb      	str	r3, [r7, #8]
  uint8_t  ts_status = TS_OK;
 800402c:	2300      	movs	r3, #0
 800402e:	73fb      	strb	r3, [r7, #15]

  /* Get gesture Id */
  ft5336_TS_GetGestureID(I2cAddress, &gestureId);
 8004030:	4b1f      	ldr	r3, [pc, #124]	; (80040b0 <BSP_TS_Get_GestureId+0x90>)
 8004032:	781b      	ldrb	r3, [r3, #0]
 8004034:	b29b      	uxth	r3, r3
 8004036:	f107 0208 	add.w	r2, r7, #8
 800403a:	4611      	mov	r1, r2
 800403c:	4618      	mov	r0, r3
 800403e:	f7fc fc9c 	bl	800097a <ft5336_TS_GetGestureID>

  /* Remap gesture Id to a TS_GestureIdTypeDef value */
  switch(gestureId)
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	2b18      	cmp	r3, #24
 8004046:	d01b      	beq.n	8004080 <BSP_TS_Get_GestureId+0x60>
 8004048:	2b18      	cmp	r3, #24
 800404a:	d806      	bhi.n	800405a <BSP_TS_Get_GestureId+0x3a>
 800404c:	2b10      	cmp	r3, #16
 800404e:	d00f      	beq.n	8004070 <BSP_TS_Get_GestureId+0x50>
 8004050:	2b14      	cmp	r3, #20
 8004052:	d011      	beq.n	8004078 <BSP_TS_Get_GestureId+0x58>
 8004054:	2b00      	cmp	r3, #0
 8004056:	d007      	beq.n	8004068 <BSP_TS_Get_GestureId+0x48>
 8004058:	e022      	b.n	80040a0 <BSP_TS_Get_GestureId+0x80>
 800405a:	2b40      	cmp	r3, #64	; 0x40
 800405c:	d018      	beq.n	8004090 <BSP_TS_Get_GestureId+0x70>
 800405e:	2b49      	cmp	r3, #73	; 0x49
 8004060:	d01a      	beq.n	8004098 <BSP_TS_Get_GestureId+0x78>
 8004062:	2b1c      	cmp	r3, #28
 8004064:	d010      	beq.n	8004088 <BSP_TS_Get_GestureId+0x68>
 8004066:	e01b      	b.n	80040a0 <BSP_TS_Get_GestureId+0x80>
  {
    case FT5336_GEST_ID_NO_GESTURE :
      TS_State->gestureId = GEST_ID_NO_GESTURE;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2200      	movs	r2, #0
 800406c:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 800406e:	e01a      	b.n	80040a6 <BSP_TS_Get_GestureId+0x86>
    case FT5336_GEST_ID_MOVE_UP :
      TS_State->gestureId = GEST_ID_MOVE_UP;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2201      	movs	r2, #1
 8004074:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8004076:	e016      	b.n	80040a6 <BSP_TS_Get_GestureId+0x86>
    case FT5336_GEST_ID_MOVE_RIGHT :
      TS_State->gestureId = GEST_ID_MOVE_RIGHT;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2202      	movs	r2, #2
 800407c:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 800407e:	e012      	b.n	80040a6 <BSP_TS_Get_GestureId+0x86>
    case FT5336_GEST_ID_MOVE_DOWN :
      TS_State->gestureId = GEST_ID_MOVE_DOWN;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2203      	movs	r2, #3
 8004084:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8004086:	e00e      	b.n	80040a6 <BSP_TS_Get_GestureId+0x86>
    case FT5336_GEST_ID_MOVE_LEFT :
      TS_State->gestureId = GEST_ID_MOVE_LEFT;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2204      	movs	r2, #4
 800408c:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 800408e:	e00a      	b.n	80040a6 <BSP_TS_Get_GestureId+0x86>
    case FT5336_GEST_ID_ZOOM_IN :
      TS_State->gestureId = GEST_ID_ZOOM_IN;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2205      	movs	r2, #5
 8004094:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8004096:	e006      	b.n	80040a6 <BSP_TS_Get_GestureId+0x86>
    case FT5336_GEST_ID_ZOOM_OUT :
      TS_State->gestureId = GEST_ID_ZOOM_OUT;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2206      	movs	r2, #6
 800409c:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 800409e:	e002      	b.n	80040a6 <BSP_TS_Get_GestureId+0x86>
    default :
      ts_status = TS_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	73fb      	strb	r3, [r7, #15]
      break;
 80040a4:	bf00      	nop
  } /* of switch(gestureId) */

  return(ts_status);
 80040a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	3710      	adds	r7, #16
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}
 80040b0:	20000545 	.word	0x20000545

080040b4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b082      	sub	sp, #8
 80040b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80040ba:	4b11      	ldr	r3, [pc, #68]	; (8004100 <HAL_MspInit+0x4c>)
 80040bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040be:	4a10      	ldr	r2, [pc, #64]	; (8004100 <HAL_MspInit+0x4c>)
 80040c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040c4:	6413      	str	r3, [r2, #64]	; 0x40
 80040c6:	4b0e      	ldr	r3, [pc, #56]	; (8004100 <HAL_MspInit+0x4c>)
 80040c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040ce:	607b      	str	r3, [r7, #4]
 80040d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040d2:	4b0b      	ldr	r3, [pc, #44]	; (8004100 <HAL_MspInit+0x4c>)
 80040d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040d6:	4a0a      	ldr	r2, [pc, #40]	; (8004100 <HAL_MspInit+0x4c>)
 80040d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80040dc:	6453      	str	r3, [r2, #68]	; 0x44
 80040de:	4b08      	ldr	r3, [pc, #32]	; (8004100 <HAL_MspInit+0x4c>)
 80040e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80040e6:	603b      	str	r3, [r7, #0]
 80040e8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80040ea:	2200      	movs	r2, #0
 80040ec:	210f      	movs	r1, #15
 80040ee:	f06f 0001 	mvn.w	r0, #1
 80040f2:	f001 fb15 	bl	8005720 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80040f6:	bf00      	nop
 80040f8:	3708      	adds	r7, #8
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}
 80040fe:	bf00      	nop
 8004100:	40023800 	.word	0x40023800

08004104 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b08c      	sub	sp, #48	; 0x30
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800410c:	f107 031c 	add.w	r3, r7, #28
 8004110:	2200      	movs	r2, #0
 8004112:	601a      	str	r2, [r3, #0]
 8004114:	605a      	str	r2, [r3, #4]
 8004116:	609a      	str	r2, [r3, #8]
 8004118:	60da      	str	r2, [r3, #12]
 800411a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a2a      	ldr	r2, [pc, #168]	; (80041cc <HAL_ADC_MspInit+0xc8>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d124      	bne.n	8004170 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004126:	4b2a      	ldr	r3, [pc, #168]	; (80041d0 <HAL_ADC_MspInit+0xcc>)
 8004128:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800412a:	4a29      	ldr	r2, [pc, #164]	; (80041d0 <HAL_ADC_MspInit+0xcc>)
 800412c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004130:	6453      	str	r3, [r2, #68]	; 0x44
 8004132:	4b27      	ldr	r3, [pc, #156]	; (80041d0 <HAL_ADC_MspInit+0xcc>)
 8004134:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004136:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800413a:	61bb      	str	r3, [r7, #24]
 800413c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800413e:	4b24      	ldr	r3, [pc, #144]	; (80041d0 <HAL_ADC_MspInit+0xcc>)
 8004140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004142:	4a23      	ldr	r2, [pc, #140]	; (80041d0 <HAL_ADC_MspInit+0xcc>)
 8004144:	f043 0301 	orr.w	r3, r3, #1
 8004148:	6313      	str	r3, [r2, #48]	; 0x30
 800414a:	4b21      	ldr	r3, [pc, #132]	; (80041d0 <HAL_ADC_MspInit+0xcc>)
 800414c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800414e:	f003 0301 	and.w	r3, r3, #1
 8004152:	617b      	str	r3, [r7, #20]
 8004154:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004156:	2301      	movs	r3, #1
 8004158:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800415a:	2303      	movs	r3, #3
 800415c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800415e:	2300      	movs	r3, #0
 8004160:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004162:	f107 031c 	add.w	r3, r7, #28
 8004166:	4619      	mov	r1, r3
 8004168:	481a      	ldr	r0, [pc, #104]	; (80041d4 <HAL_ADC_MspInit+0xd0>)
 800416a:	f003 fa89 	bl	8007680 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 800416e:	e029      	b.n	80041c4 <HAL_ADC_MspInit+0xc0>
  else if(hadc->Instance==ADC3)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a18      	ldr	r2, [pc, #96]	; (80041d8 <HAL_ADC_MspInit+0xd4>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d124      	bne.n	80041c4 <HAL_ADC_MspInit+0xc0>
    __HAL_RCC_ADC3_CLK_ENABLE();
 800417a:	4b15      	ldr	r3, [pc, #84]	; (80041d0 <HAL_ADC_MspInit+0xcc>)
 800417c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800417e:	4a14      	ldr	r2, [pc, #80]	; (80041d0 <HAL_ADC_MspInit+0xcc>)
 8004180:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004184:	6453      	str	r3, [r2, #68]	; 0x44
 8004186:	4b12      	ldr	r3, [pc, #72]	; (80041d0 <HAL_ADC_MspInit+0xcc>)
 8004188:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800418a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800418e:	613b      	str	r3, [r7, #16]
 8004190:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004192:	4b0f      	ldr	r3, [pc, #60]	; (80041d0 <HAL_ADC_MspInit+0xcc>)
 8004194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004196:	4a0e      	ldr	r2, [pc, #56]	; (80041d0 <HAL_ADC_MspInit+0xcc>)
 8004198:	f043 0320 	orr.w	r3, r3, #32
 800419c:	6313      	str	r3, [r2, #48]	; 0x30
 800419e:	4b0c      	ldr	r3, [pc, #48]	; (80041d0 <HAL_ADC_MspInit+0xcc>)
 80041a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041a2:	f003 0320 	and.w	r3, r3, #32
 80041a6:	60fb      	str	r3, [r7, #12]
 80041a8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_8;
 80041aa:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80041ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80041b0:	2303      	movs	r3, #3
 80041b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041b4:	2300      	movs	r3, #0
 80041b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80041b8:	f107 031c 	add.w	r3, r7, #28
 80041bc:	4619      	mov	r1, r3
 80041be:	4807      	ldr	r0, [pc, #28]	; (80041dc <HAL_ADC_MspInit+0xd8>)
 80041c0:	f003 fa5e 	bl	8007680 <HAL_GPIO_Init>
}
 80041c4:	bf00      	nop
 80041c6:	3730      	adds	r7, #48	; 0x30
 80041c8:	46bd      	mov	sp, r7
 80041ca:	bd80      	pop	{r7, pc}
 80041cc:	40012000 	.word	0x40012000
 80041d0:	40023800 	.word	0x40023800
 80041d4:	40020000 	.word	0x40020000
 80041d8:	40012200 	.word	0x40012200
 80041dc:	40021400 	.word	0x40021400

080041e0 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80041e0:	b480      	push	{r7}
 80041e2:	b085      	sub	sp, #20
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a0a      	ldr	r2, [pc, #40]	; (8004218 <HAL_CRC_MspInit+0x38>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d10b      	bne.n	800420a <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80041f2:	4b0a      	ldr	r3, [pc, #40]	; (800421c <HAL_CRC_MspInit+0x3c>)
 80041f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041f6:	4a09      	ldr	r2, [pc, #36]	; (800421c <HAL_CRC_MspInit+0x3c>)
 80041f8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80041fc:	6313      	str	r3, [r2, #48]	; 0x30
 80041fe:	4b07      	ldr	r3, [pc, #28]	; (800421c <HAL_CRC_MspInit+0x3c>)
 8004200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004202:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004206:	60fb      	str	r3, [r7, #12]
 8004208:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 800420a:	bf00      	nop
 800420c:	3714      	adds	r7, #20
 800420e:	46bd      	mov	sp, r7
 8004210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004214:	4770      	bx	lr
 8004216:	bf00      	nop
 8004218:	40023000 	.word	0x40023000
 800421c:	40023800 	.word	0x40023800

08004220 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b08a      	sub	sp, #40	; 0x28
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004228:	f107 0314 	add.w	r3, r7, #20
 800422c:	2200      	movs	r2, #0
 800422e:	601a      	str	r2, [r3, #0]
 8004230:	605a      	str	r2, [r3, #4]
 8004232:	609a      	str	r2, [r3, #8]
 8004234:	60da      	str	r2, [r3, #12]
 8004236:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a19      	ldr	r2, [pc, #100]	; (80042a4 <HAL_DAC_MspInit+0x84>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d12b      	bne.n	800429a <HAL_DAC_MspInit+0x7a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8004242:	4b19      	ldr	r3, [pc, #100]	; (80042a8 <HAL_DAC_MspInit+0x88>)
 8004244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004246:	4a18      	ldr	r2, [pc, #96]	; (80042a8 <HAL_DAC_MspInit+0x88>)
 8004248:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800424c:	6413      	str	r3, [r2, #64]	; 0x40
 800424e:	4b16      	ldr	r3, [pc, #88]	; (80042a8 <HAL_DAC_MspInit+0x88>)
 8004250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004252:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004256:	613b      	str	r3, [r7, #16]
 8004258:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800425a:	4b13      	ldr	r3, [pc, #76]	; (80042a8 <HAL_DAC_MspInit+0x88>)
 800425c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800425e:	4a12      	ldr	r2, [pc, #72]	; (80042a8 <HAL_DAC_MspInit+0x88>)
 8004260:	f043 0301 	orr.w	r3, r3, #1
 8004264:	6313      	str	r3, [r2, #48]	; 0x30
 8004266:	4b10      	ldr	r3, [pc, #64]	; (80042a8 <HAL_DAC_MspInit+0x88>)
 8004268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800426a:	f003 0301 	and.w	r3, r3, #1
 800426e:	60fb      	str	r3, [r7, #12]
 8004270:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004272:	2310      	movs	r3, #16
 8004274:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004276:	2303      	movs	r3, #3
 8004278:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800427a:	2300      	movs	r3, #0
 800427c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800427e:	f107 0314 	add.w	r3, r7, #20
 8004282:	4619      	mov	r1, r3
 8004284:	4809      	ldr	r0, [pc, #36]	; (80042ac <HAL_DAC_MspInit+0x8c>)
 8004286:	f003 f9fb 	bl	8007680 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800428a:	2200      	movs	r2, #0
 800428c:	2100      	movs	r1, #0
 800428e:	2036      	movs	r0, #54	; 0x36
 8004290:	f001 fa46 	bl	8005720 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004294:	2036      	movs	r0, #54	; 0x36
 8004296:	f001 fa5f 	bl	8005758 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 800429a:	bf00      	nop
 800429c:	3728      	adds	r7, #40	; 0x28
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}
 80042a2:	bf00      	nop
 80042a4:	40007400 	.word	0x40007400
 80042a8:	40023800 	.word	0x40023800
 80042ac:	40020000 	.word	0x40020000

080042b0 <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 80042b0:	b480      	push	{r7}
 80042b2:	b085      	sub	sp, #20
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a0a      	ldr	r2, [pc, #40]	; (80042e8 <HAL_DMA2D_MspInit+0x38>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d10b      	bne.n	80042da <HAL_DMA2D_MspInit+0x2a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 80042c2:	4b0a      	ldr	r3, [pc, #40]	; (80042ec <HAL_DMA2D_MspInit+0x3c>)
 80042c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042c6:	4a09      	ldr	r2, [pc, #36]	; (80042ec <HAL_DMA2D_MspInit+0x3c>)
 80042c8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80042cc:	6313      	str	r3, [r2, #48]	; 0x30
 80042ce:	4b07      	ldr	r3, [pc, #28]	; (80042ec <HAL_DMA2D_MspInit+0x3c>)
 80042d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042d2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80042d6:	60fb      	str	r3, [r7, #12]
 80042d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 80042da:	bf00      	nop
 80042dc:	3714      	adds	r7, #20
 80042de:	46bd      	mov	sp, r7
 80042e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e4:	4770      	bx	lr
 80042e6:	bf00      	nop
 80042e8:	4002b000 	.word	0x4002b000
 80042ec:	40023800 	.word	0x40023800

080042f0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b08c      	sub	sp, #48	; 0x30
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042f8:	f107 031c 	add.w	r3, r7, #28
 80042fc:	2200      	movs	r2, #0
 80042fe:	601a      	str	r2, [r3, #0]
 8004300:	605a      	str	r2, [r3, #4]
 8004302:	609a      	str	r2, [r3, #8]
 8004304:	60da      	str	r2, [r3, #12]
 8004306:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a2f      	ldr	r2, [pc, #188]	; (80043cc <HAL_I2C_MspInit+0xdc>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d129      	bne.n	8004366 <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004312:	4b2f      	ldr	r3, [pc, #188]	; (80043d0 <HAL_I2C_MspInit+0xe0>)
 8004314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004316:	4a2e      	ldr	r2, [pc, #184]	; (80043d0 <HAL_I2C_MspInit+0xe0>)
 8004318:	f043 0302 	orr.w	r3, r3, #2
 800431c:	6313      	str	r3, [r2, #48]	; 0x30
 800431e:	4b2c      	ldr	r3, [pc, #176]	; (80043d0 <HAL_I2C_MspInit+0xe0>)
 8004320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004322:	f003 0302 	and.w	r3, r3, #2
 8004326:	61bb      	str	r3, [r7, #24]
 8004328:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 800432a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800432e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004330:	2312      	movs	r3, #18
 8004332:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004334:	2301      	movs	r3, #1
 8004336:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004338:	2300      	movs	r3, #0
 800433a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800433c:	2304      	movs	r3, #4
 800433e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004340:	f107 031c 	add.w	r3, r7, #28
 8004344:	4619      	mov	r1, r3
 8004346:	4823      	ldr	r0, [pc, #140]	; (80043d4 <HAL_I2C_MspInit+0xe4>)
 8004348:	f003 f99a 	bl	8007680 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800434c:	4b20      	ldr	r3, [pc, #128]	; (80043d0 <HAL_I2C_MspInit+0xe0>)
 800434e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004350:	4a1f      	ldr	r2, [pc, #124]	; (80043d0 <HAL_I2C_MspInit+0xe0>)
 8004352:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004356:	6413      	str	r3, [r2, #64]	; 0x40
 8004358:	4b1d      	ldr	r3, [pc, #116]	; (80043d0 <HAL_I2C_MspInit+0xe0>)
 800435a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800435c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004360:	617b      	str	r3, [r7, #20]
 8004362:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8004364:	e02d      	b.n	80043c2 <HAL_I2C_MspInit+0xd2>
  else if(hi2c->Instance==I2C3)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a1b      	ldr	r2, [pc, #108]	; (80043d8 <HAL_I2C_MspInit+0xe8>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d128      	bne.n	80043c2 <HAL_I2C_MspInit+0xd2>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8004370:	4b17      	ldr	r3, [pc, #92]	; (80043d0 <HAL_I2C_MspInit+0xe0>)
 8004372:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004374:	4a16      	ldr	r2, [pc, #88]	; (80043d0 <HAL_I2C_MspInit+0xe0>)
 8004376:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800437a:	6313      	str	r3, [r2, #48]	; 0x30
 800437c:	4b14      	ldr	r3, [pc, #80]	; (80043d0 <HAL_I2C_MspInit+0xe0>)
 800437e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004380:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004384:	613b      	str	r3, [r7, #16]
 8004386:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8004388:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800438c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800438e:	2312      	movs	r3, #18
 8004390:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004392:	2301      	movs	r3, #1
 8004394:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004396:	2303      	movs	r3, #3
 8004398:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800439a:	2304      	movs	r3, #4
 800439c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800439e:	f107 031c 	add.w	r3, r7, #28
 80043a2:	4619      	mov	r1, r3
 80043a4:	480d      	ldr	r0, [pc, #52]	; (80043dc <HAL_I2C_MspInit+0xec>)
 80043a6:	f003 f96b 	bl	8007680 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80043aa:	4b09      	ldr	r3, [pc, #36]	; (80043d0 <HAL_I2C_MspInit+0xe0>)
 80043ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ae:	4a08      	ldr	r2, [pc, #32]	; (80043d0 <HAL_I2C_MspInit+0xe0>)
 80043b0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80043b4:	6413      	str	r3, [r2, #64]	; 0x40
 80043b6:	4b06      	ldr	r3, [pc, #24]	; (80043d0 <HAL_I2C_MspInit+0xe0>)
 80043b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80043be:	60fb      	str	r3, [r7, #12]
 80043c0:	68fb      	ldr	r3, [r7, #12]
}
 80043c2:	bf00      	nop
 80043c4:	3730      	adds	r7, #48	; 0x30
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}
 80043ca:	bf00      	nop
 80043cc:	40005400 	.word	0x40005400
 80043d0:	40023800 	.word	0x40023800
 80043d4:	40020400 	.word	0x40020400
 80043d8:	40005c00 	.word	0x40005c00
 80043dc:	40021c00 	.word	0x40021c00

080043e0 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b082      	sub	sp, #8
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a15      	ldr	r2, [pc, #84]	; (8004444 <HAL_I2C_MspDeInit+0x64>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d110      	bne.n	8004414 <HAL_I2C_MspDeInit+0x34>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80043f2:	4b15      	ldr	r3, [pc, #84]	; (8004448 <HAL_I2C_MspDeInit+0x68>)
 80043f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043f6:	4a14      	ldr	r2, [pc, #80]	; (8004448 <HAL_I2C_MspDeInit+0x68>)
 80043f8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80043fc:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(ARDUINO_SCL_D15_GPIO_Port, ARDUINO_SCL_D15_Pin);
 80043fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004402:	4812      	ldr	r0, [pc, #72]	; (800444c <HAL_I2C_MspDeInit+0x6c>)
 8004404:	f003 fae6 	bl	80079d4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(ARDUINO_SDA_D14_GPIO_Port, ARDUINO_SDA_D14_Pin);
 8004408:	f44f 7100 	mov.w	r1, #512	; 0x200
 800440c:	480f      	ldr	r0, [pc, #60]	; (800444c <HAL_I2C_MspDeInit+0x6c>)
 800440e:	f003 fae1 	bl	80079d4 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 8004412:	e013      	b.n	800443c <HAL_I2C_MspDeInit+0x5c>
  else if(hi2c->Instance==I2C3)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4a0d      	ldr	r2, [pc, #52]	; (8004450 <HAL_I2C_MspDeInit+0x70>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d10e      	bne.n	800443c <HAL_I2C_MspDeInit+0x5c>
    __HAL_RCC_I2C3_CLK_DISABLE();
 800441e:	4b0a      	ldr	r3, [pc, #40]	; (8004448 <HAL_I2C_MspDeInit+0x68>)
 8004420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004422:	4a09      	ldr	r2, [pc, #36]	; (8004448 <HAL_I2C_MspDeInit+0x68>)
 8004424:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004428:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(LCD_SCL_GPIO_Port, LCD_SCL_Pin);
 800442a:	2180      	movs	r1, #128	; 0x80
 800442c:	4809      	ldr	r0, [pc, #36]	; (8004454 <HAL_I2C_MspDeInit+0x74>)
 800442e:	f003 fad1 	bl	80079d4 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(LCD_SDA_GPIO_Port, LCD_SDA_Pin);
 8004432:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004436:	4807      	ldr	r0, [pc, #28]	; (8004454 <HAL_I2C_MspDeInit+0x74>)
 8004438:	f003 facc 	bl	80079d4 <HAL_GPIO_DeInit>
}
 800443c:	bf00      	nop
 800443e:	3708      	adds	r7, #8
 8004440:	46bd      	mov	sp, r7
 8004442:	bd80      	pop	{r7, pc}
 8004444:	40005400 	.word	0x40005400
 8004448:	40023800 	.word	0x40023800
 800444c:	40020400 	.word	0x40020400
 8004450:	40005c00 	.word	0x40005c00
 8004454:	40021c00 	.word	0x40021c00

08004458 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b08e      	sub	sp, #56	; 0x38
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004460:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004464:	2200      	movs	r2, #0
 8004466:	601a      	str	r2, [r3, #0]
 8004468:	605a      	str	r2, [r3, #4]
 800446a:	609a      	str	r2, [r3, #8]
 800446c:	60da      	str	r2, [r3, #12]
 800446e:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a55      	ldr	r2, [pc, #340]	; (80045cc <HAL_LTDC_MspInit+0x174>)
 8004476:	4293      	cmp	r3, r2
 8004478:	f040 80a3 	bne.w	80045c2 <HAL_LTDC_MspInit+0x16a>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800447c:	4b54      	ldr	r3, [pc, #336]	; (80045d0 <HAL_LTDC_MspInit+0x178>)
 800447e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004480:	4a53      	ldr	r2, [pc, #332]	; (80045d0 <HAL_LTDC_MspInit+0x178>)
 8004482:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004486:	6453      	str	r3, [r2, #68]	; 0x44
 8004488:	4b51      	ldr	r3, [pc, #324]	; (80045d0 <HAL_LTDC_MspInit+0x178>)
 800448a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800448c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004490:	623b      	str	r3, [r7, #32]
 8004492:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004494:	4b4e      	ldr	r3, [pc, #312]	; (80045d0 <HAL_LTDC_MspInit+0x178>)
 8004496:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004498:	4a4d      	ldr	r2, [pc, #308]	; (80045d0 <HAL_LTDC_MspInit+0x178>)
 800449a:	f043 0310 	orr.w	r3, r3, #16
 800449e:	6313      	str	r3, [r2, #48]	; 0x30
 80044a0:	4b4b      	ldr	r3, [pc, #300]	; (80045d0 <HAL_LTDC_MspInit+0x178>)
 80044a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044a4:	f003 0310 	and.w	r3, r3, #16
 80044a8:	61fb      	str	r3, [r7, #28]
 80044aa:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 80044ac:	4b48      	ldr	r3, [pc, #288]	; (80045d0 <HAL_LTDC_MspInit+0x178>)
 80044ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044b0:	4a47      	ldr	r2, [pc, #284]	; (80045d0 <HAL_LTDC_MspInit+0x178>)
 80044b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80044b6:	6313      	str	r3, [r2, #48]	; 0x30
 80044b8:	4b45      	ldr	r3, [pc, #276]	; (80045d0 <HAL_LTDC_MspInit+0x178>)
 80044ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80044c0:	61bb      	str	r3, [r7, #24]
 80044c2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 80044c4:	4b42      	ldr	r3, [pc, #264]	; (80045d0 <HAL_LTDC_MspInit+0x178>)
 80044c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044c8:	4a41      	ldr	r2, [pc, #260]	; (80045d0 <HAL_LTDC_MspInit+0x178>)
 80044ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80044ce:	6313      	str	r3, [r2, #48]	; 0x30
 80044d0:	4b3f      	ldr	r3, [pc, #252]	; (80045d0 <HAL_LTDC_MspInit+0x178>)
 80044d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044d8:	617b      	str	r3, [r7, #20]
 80044da:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80044dc:	4b3c      	ldr	r3, [pc, #240]	; (80045d0 <HAL_LTDC_MspInit+0x178>)
 80044de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044e0:	4a3b      	ldr	r2, [pc, #236]	; (80045d0 <HAL_LTDC_MspInit+0x178>)
 80044e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044e6:	6313      	str	r3, [r2, #48]	; 0x30
 80044e8:	4b39      	ldr	r3, [pc, #228]	; (80045d0 <HAL_LTDC_MspInit+0x178>)
 80044ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044f0:	613b      	str	r3, [r7, #16]
 80044f2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80044f4:	4b36      	ldr	r3, [pc, #216]	; (80045d0 <HAL_LTDC_MspInit+0x178>)
 80044f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044f8:	4a35      	ldr	r2, [pc, #212]	; (80045d0 <HAL_LTDC_MspInit+0x178>)
 80044fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044fe:	6313      	str	r3, [r2, #48]	; 0x30
 8004500:	4b33      	ldr	r3, [pc, #204]	; (80045d0 <HAL_LTDC_MspInit+0x178>)
 8004502:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004504:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004508:	60fb      	str	r3, [r7, #12]
 800450a:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 800450c:	2310      	movs	r3, #16
 800450e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004510:	2302      	movs	r3, #2
 8004512:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004514:	2300      	movs	r3, #0
 8004516:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004518:	2300      	movs	r3, #0
 800451a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800451c:	230e      	movs	r3, #14
 800451e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 8004520:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004524:	4619      	mov	r1, r3
 8004526:	482b      	ldr	r0, [pc, #172]	; (80045d4 <HAL_LTDC_MspInit+0x17c>)
 8004528:	f003 f8aa 	bl	8007680 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 800452c:	f64e 73ff 	movw	r3, #61439	; 0xefff
 8004530:	627b      	str	r3, [r7, #36]	; 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004532:	2302      	movs	r3, #2
 8004534:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004536:	2300      	movs	r3, #0
 8004538:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800453a:	2300      	movs	r3, #0
 800453c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800453e:	230e      	movs	r3, #14
 8004540:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8004542:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004546:	4619      	mov	r1, r3
 8004548:	4823      	ldr	r0, [pc, #140]	; (80045d8 <HAL_LTDC_MspInit+0x180>)
 800454a:	f003 f899 	bl	8007680 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 800454e:	23f7      	movs	r3, #247	; 0xf7
 8004550:	627b      	str	r3, [r7, #36]	; 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004552:	2302      	movs	r3, #2
 8004554:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004556:	2300      	movs	r3, #0
 8004558:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800455a:	2300      	movs	r3, #0
 800455c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800455e:	230e      	movs	r3, #14
 8004560:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8004562:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004566:	4619      	mov	r1, r3
 8004568:	481c      	ldr	r0, [pc, #112]	; (80045dc <HAL_LTDC_MspInit+0x184>)
 800456a:	f003 f889 	bl	8007680 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 800456e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004572:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004574:	2302      	movs	r3, #2
 8004576:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004578:	2300      	movs	r3, #0
 800457a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800457c:	2300      	movs	r3, #0
 800457e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8004580:	2309      	movs	r3, #9
 8004582:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8004584:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004588:	4619      	mov	r1, r3
 800458a:	4815      	ldr	r0, [pc, #84]	; (80045e0 <HAL_LTDC_MspInit+0x188>)
 800458c:	f003 f878 	bl	8007680 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8004590:	f44f 4346 	mov.w	r3, #50688	; 0xc600
 8004594:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004596:	2302      	movs	r3, #2
 8004598:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800459a:	2300      	movs	r3, #0
 800459c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800459e:	2300      	movs	r3, #0
 80045a0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80045a2:	230e      	movs	r3, #14
 80045a4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80045a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80045aa:	4619      	mov	r1, r3
 80045ac:	480d      	ldr	r0, [pc, #52]	; (80045e4 <HAL_LTDC_MspInit+0x18c>)
 80045ae:	f003 f867 	bl	8007680 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 80045b2:	2200      	movs	r2, #0
 80045b4:	2105      	movs	r1, #5
 80045b6:	2058      	movs	r0, #88	; 0x58
 80045b8:	f001 f8b2 	bl	8005720 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 80045bc:	2058      	movs	r0, #88	; 0x58
 80045be:	f001 f8cb 	bl	8005758 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 80045c2:	bf00      	nop
 80045c4:	3738      	adds	r7, #56	; 0x38
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}
 80045ca:	bf00      	nop
 80045cc:	40016800 	.word	0x40016800
 80045d0:	40023800 	.word	0x40023800
 80045d4:	40021000 	.word	0x40021000
 80045d8:	40022400 	.word	0x40022400
 80045dc:	40022800 	.word	0x40022800
 80045e0:	40021800 	.word	0x40021800
 80045e4:	40022000 	.word	0x40022000

080045e8 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 80045e8:	b480      	push	{r7}
 80045ea:	b085      	sub	sp, #20
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a0a      	ldr	r2, [pc, #40]	; (8004620 <HAL_RNG_MspInit+0x38>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d10b      	bne.n	8004612 <HAL_RNG_MspInit+0x2a>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 80045fa:	4b0a      	ldr	r3, [pc, #40]	; (8004624 <HAL_RNG_MspInit+0x3c>)
 80045fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045fe:	4a09      	ldr	r2, [pc, #36]	; (8004624 <HAL_RNG_MspInit+0x3c>)
 8004600:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004604:	6353      	str	r3, [r2, #52]	; 0x34
 8004606:	4b07      	ldr	r3, [pc, #28]	; (8004624 <HAL_RNG_MspInit+0x3c>)
 8004608:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800460a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800460e:	60fb      	str	r3, [r7, #12]
 8004610:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 8004612:	bf00      	nop
 8004614:	3714      	adds	r7, #20
 8004616:	46bd      	mov	sp, r7
 8004618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461c:	4770      	bx	lr
 800461e:	bf00      	nop
 8004620:	50060800 	.word	0x50060800
 8004624:	40023800 	.word	0x40023800

08004628 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004628:	b480      	push	{r7}
 800462a:	b083      	sub	sp, #12
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a07      	ldr	r2, [pc, #28]	; (8004654 <HAL_RTC_MspInit+0x2c>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d105      	bne.n	8004646 <HAL_RTC_MspInit+0x1e>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800463a:	4b07      	ldr	r3, [pc, #28]	; (8004658 <HAL_RTC_MspInit+0x30>)
 800463c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800463e:	4a06      	ldr	r2, [pc, #24]	; (8004658 <HAL_RTC_MspInit+0x30>)
 8004640:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004644:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8004646:	bf00      	nop
 8004648:	370c      	adds	r7, #12
 800464a:	46bd      	mov	sp, r7
 800464c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004650:	4770      	bx	lr
 8004652:	bf00      	nop
 8004654:	40002800 	.word	0x40002800
 8004658:	40023800 	.word	0x40023800

0800465c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b08a      	sub	sp, #40	; 0x28
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004664:	f107 0314 	add.w	r3, r7, #20
 8004668:	2200      	movs	r2, #0
 800466a:	601a      	str	r2, [r3, #0]
 800466c:	605a      	str	r2, [r3, #4]
 800466e:	609a      	str	r2, [r3, #8]
 8004670:	60da      	str	r2, [r3, #12]
 8004672:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a2d      	ldr	r2, [pc, #180]	; (8004730 <HAL_SPI_MspInit+0xd4>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d154      	bne.n	8004728 <HAL_SPI_MspInit+0xcc>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800467e:	4b2d      	ldr	r3, [pc, #180]	; (8004734 <HAL_SPI_MspInit+0xd8>)
 8004680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004682:	4a2c      	ldr	r2, [pc, #176]	; (8004734 <HAL_SPI_MspInit+0xd8>)
 8004684:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004688:	6413      	str	r3, [r2, #64]	; 0x40
 800468a:	4b2a      	ldr	r3, [pc, #168]	; (8004734 <HAL_SPI_MspInit+0xd8>)
 800468c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800468e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004692:	613b      	str	r3, [r7, #16]
 8004694:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 8004696:	4b27      	ldr	r3, [pc, #156]	; (8004734 <HAL_SPI_MspInit+0xd8>)
 8004698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800469a:	4a26      	ldr	r2, [pc, #152]	; (8004734 <HAL_SPI_MspInit+0xd8>)
 800469c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046a0:	6313      	str	r3, [r2, #48]	; 0x30
 80046a2:	4b24      	ldr	r3, [pc, #144]	; (8004734 <HAL_SPI_MspInit+0xd8>)
 80046a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046aa:	60fb      	str	r3, [r7, #12]
 80046ac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80046ae:	4b21      	ldr	r3, [pc, #132]	; (8004734 <HAL_SPI_MspInit+0xd8>)
 80046b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046b2:	4a20      	ldr	r2, [pc, #128]	; (8004734 <HAL_SPI_MspInit+0xd8>)
 80046b4:	f043 0302 	orr.w	r3, r3, #2
 80046b8:	6313      	str	r3, [r2, #48]	; 0x30
 80046ba:	4b1e      	ldr	r3, [pc, #120]	; (8004734 <HAL_SPI_MspInit+0xd8>)
 80046bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046be:	f003 0302 	and.w	r3, r3, #2
 80046c2:	60bb      	str	r3, [r7, #8]
 80046c4:	68bb      	ldr	r3, [r7, #8]
    PI1     ------> SPI2_SCK
    PI0     ------> SPI2_NSS
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 80046c6:	2302      	movs	r3, #2
 80046c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046ca:	2302      	movs	r3, #2
 80046cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046ce:	2300      	movs	r3, #0
 80046d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046d2:	2300      	movs	r3, #0
 80046d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80046d6:	2305      	movs	r3, #5
 80046d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 80046da:	f107 0314 	add.w	r3, r7, #20
 80046de:	4619      	mov	r1, r3
 80046e0:	4815      	ldr	r0, [pc, #84]	; (8004738 <HAL_SPI_MspInit+0xdc>)
 80046e2:	f002 ffcd 	bl	8007680 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80046e6:	2301      	movs	r3, #1
 80046e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046ea:	2302      	movs	r3, #2
 80046ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046ee:	2300      	movs	r3, #0
 80046f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046f2:	2303      	movs	r3, #3
 80046f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80046f6:	2305      	movs	r3, #5
 80046f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80046fa:	f107 0314 	add.w	r3, r7, #20
 80046fe:	4619      	mov	r1, r3
 8004700:	480d      	ldr	r0, [pc, #52]	; (8004738 <HAL_SPI_MspInit+0xdc>)
 8004702:	f002 ffbd 	bl	8007680 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8004706:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800470a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800470c:	2302      	movs	r3, #2
 800470e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004710:	2300      	movs	r3, #0
 8004712:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004714:	2303      	movs	r3, #3
 8004716:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004718:	2305      	movs	r3, #5
 800471a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800471c:	f107 0314 	add.w	r3, r7, #20
 8004720:	4619      	mov	r1, r3
 8004722:	4806      	ldr	r0, [pc, #24]	; (800473c <HAL_SPI_MspInit+0xe0>)
 8004724:	f002 ffac 	bl	8007680 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004728:	bf00      	nop
 800472a:	3728      	adds	r7, #40	; 0x28
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}
 8004730:	40003800 	.word	0x40003800
 8004734:	40023800 	.word	0x40023800
 8004738:	40022000 	.word	0x40022000
 800473c:	40020400 	.word	0x40020400

08004740 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004740:	b480      	push	{r7}
 8004742:	b089      	sub	sp, #36	; 0x24
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a2e      	ldr	r2, [pc, #184]	; (8004808 <HAL_TIM_Base_MspInit+0xc8>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d10c      	bne.n	800476c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004752:	4b2e      	ldr	r3, [pc, #184]	; (800480c <HAL_TIM_Base_MspInit+0xcc>)
 8004754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004756:	4a2d      	ldr	r2, [pc, #180]	; (800480c <HAL_TIM_Base_MspInit+0xcc>)
 8004758:	f043 0301 	orr.w	r3, r3, #1
 800475c:	6453      	str	r3, [r2, #68]	; 0x44
 800475e:	4b2b      	ldr	r3, [pc, #172]	; (800480c <HAL_TIM_Base_MspInit+0xcc>)
 8004760:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004762:	f003 0301 	and.w	r3, r3, #1
 8004766:	61fb      	str	r3, [r7, #28]
 8004768:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800476a:	e046      	b.n	80047fa <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM2)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004774:	d10c      	bne.n	8004790 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004776:	4b25      	ldr	r3, [pc, #148]	; (800480c <HAL_TIM_Base_MspInit+0xcc>)
 8004778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800477a:	4a24      	ldr	r2, [pc, #144]	; (800480c <HAL_TIM_Base_MspInit+0xcc>)
 800477c:	f043 0301 	orr.w	r3, r3, #1
 8004780:	6413      	str	r3, [r2, #64]	; 0x40
 8004782:	4b22      	ldr	r3, [pc, #136]	; (800480c <HAL_TIM_Base_MspInit+0xcc>)
 8004784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004786:	f003 0301 	and.w	r3, r3, #1
 800478a:	61bb      	str	r3, [r7, #24]
 800478c:	69bb      	ldr	r3, [r7, #24]
}
 800478e:	e034      	b.n	80047fa <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM3)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a1e      	ldr	r2, [pc, #120]	; (8004810 <HAL_TIM_Base_MspInit+0xd0>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d10c      	bne.n	80047b4 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800479a:	4b1c      	ldr	r3, [pc, #112]	; (800480c <HAL_TIM_Base_MspInit+0xcc>)
 800479c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800479e:	4a1b      	ldr	r2, [pc, #108]	; (800480c <HAL_TIM_Base_MspInit+0xcc>)
 80047a0:	f043 0302 	orr.w	r3, r3, #2
 80047a4:	6413      	str	r3, [r2, #64]	; 0x40
 80047a6:	4b19      	ldr	r3, [pc, #100]	; (800480c <HAL_TIM_Base_MspInit+0xcc>)
 80047a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047aa:	f003 0302 	and.w	r3, r3, #2
 80047ae:	617b      	str	r3, [r7, #20]
 80047b0:	697b      	ldr	r3, [r7, #20]
}
 80047b2:	e022      	b.n	80047fa <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM5)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4a16      	ldr	r2, [pc, #88]	; (8004814 <HAL_TIM_Base_MspInit+0xd4>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d10c      	bne.n	80047d8 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80047be:	4b13      	ldr	r3, [pc, #76]	; (800480c <HAL_TIM_Base_MspInit+0xcc>)
 80047c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047c2:	4a12      	ldr	r2, [pc, #72]	; (800480c <HAL_TIM_Base_MspInit+0xcc>)
 80047c4:	f043 0308 	orr.w	r3, r3, #8
 80047c8:	6413      	str	r3, [r2, #64]	; 0x40
 80047ca:	4b10      	ldr	r3, [pc, #64]	; (800480c <HAL_TIM_Base_MspInit+0xcc>)
 80047cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ce:	f003 0308 	and.w	r3, r3, #8
 80047d2:	613b      	str	r3, [r7, #16]
 80047d4:	693b      	ldr	r3, [r7, #16]
}
 80047d6:	e010      	b.n	80047fa <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM8)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a0e      	ldr	r2, [pc, #56]	; (8004818 <HAL_TIM_Base_MspInit+0xd8>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d10b      	bne.n	80047fa <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80047e2:	4b0a      	ldr	r3, [pc, #40]	; (800480c <HAL_TIM_Base_MspInit+0xcc>)
 80047e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047e6:	4a09      	ldr	r2, [pc, #36]	; (800480c <HAL_TIM_Base_MspInit+0xcc>)
 80047e8:	f043 0302 	orr.w	r3, r3, #2
 80047ec:	6453      	str	r3, [r2, #68]	; 0x44
 80047ee:	4b07      	ldr	r3, [pc, #28]	; (800480c <HAL_TIM_Base_MspInit+0xcc>)
 80047f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047f2:	f003 0302 	and.w	r3, r3, #2
 80047f6:	60fb      	str	r3, [r7, #12]
 80047f8:	68fb      	ldr	r3, [r7, #12]
}
 80047fa:	bf00      	nop
 80047fc:	3724      	adds	r7, #36	; 0x24
 80047fe:	46bd      	mov	sp, r7
 8004800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004804:	4770      	bx	lr
 8004806:	bf00      	nop
 8004808:	40010000 	.word	0x40010000
 800480c:	40023800 	.word	0x40023800
 8004810:	40000400 	.word	0x40000400
 8004814:	40000c00 	.word	0x40000c00
 8004818:	40010400 	.word	0x40010400

0800481c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b08a      	sub	sp, #40	; 0x28
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004824:	f107 0314 	add.w	r3, r7, #20
 8004828:	2200      	movs	r2, #0
 800482a:	601a      	str	r2, [r3, #0]
 800482c:	605a      	str	r2, [r3, #4]
 800482e:	609a      	str	r2, [r3, #8]
 8004830:	60da      	str	r2, [r3, #12]
 8004832:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a22      	ldr	r2, [pc, #136]	; (80048c4 <HAL_TIM_MspPostInit+0xa8>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d11c      	bne.n	8004878 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800483e:	4b22      	ldr	r3, [pc, #136]	; (80048c8 <HAL_TIM_MspPostInit+0xac>)
 8004840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004842:	4a21      	ldr	r2, [pc, #132]	; (80048c8 <HAL_TIM_MspPostInit+0xac>)
 8004844:	f043 0302 	orr.w	r3, r3, #2
 8004848:	6313      	str	r3, [r2, #48]	; 0x30
 800484a:	4b1f      	ldr	r3, [pc, #124]	; (80048c8 <HAL_TIM_MspPostInit+0xac>)
 800484c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800484e:	f003 0302 	and.w	r3, r3, #2
 8004852:	613b      	str	r3, [r7, #16]
 8004854:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004856:	2310      	movs	r3, #16
 8004858:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800485a:	2302      	movs	r3, #2
 800485c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800485e:	2300      	movs	r3, #0
 8004860:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004862:	2300      	movs	r3, #0
 8004864:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004866:	2302      	movs	r3, #2
 8004868:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800486a:	f107 0314 	add.w	r3, r7, #20
 800486e:	4619      	mov	r1, r3
 8004870:	4816      	ldr	r0, [pc, #88]	; (80048cc <HAL_TIM_MspPostInit+0xb0>)
 8004872:	f002 ff05 	bl	8007680 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8004876:	e020      	b.n	80048ba <HAL_TIM_MspPostInit+0x9e>
  else if(htim->Instance==TIM8)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a14      	ldr	r2, [pc, #80]	; (80048d0 <HAL_TIM_MspPostInit+0xb4>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d11b      	bne.n	80048ba <HAL_TIM_MspPostInit+0x9e>
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8004882:	4b11      	ldr	r3, [pc, #68]	; (80048c8 <HAL_TIM_MspPostInit+0xac>)
 8004884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004886:	4a10      	ldr	r2, [pc, #64]	; (80048c8 <HAL_TIM_MspPostInit+0xac>)
 8004888:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800488c:	6313      	str	r3, [r2, #48]	; 0x30
 800488e:	4b0e      	ldr	r3, [pc, #56]	; (80048c8 <HAL_TIM_MspPostInit+0xac>)
 8004890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004892:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004896:	60fb      	str	r3, [r7, #12]
 8004898:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800489a:	2304      	movs	r3, #4
 800489c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800489e:	2302      	movs	r3, #2
 80048a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048a2:	2300      	movs	r3, #0
 80048a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048a6:	2300      	movs	r3, #0
 80048a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80048aa:	2303      	movs	r3, #3
 80048ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80048ae:	f107 0314 	add.w	r3, r7, #20
 80048b2:	4619      	mov	r1, r3
 80048b4:	4807      	ldr	r0, [pc, #28]	; (80048d4 <HAL_TIM_MspPostInit+0xb8>)
 80048b6:	f002 fee3 	bl	8007680 <HAL_GPIO_Init>
}
 80048ba:	bf00      	nop
 80048bc:	3728      	adds	r7, #40	; 0x28
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}
 80048c2:	bf00      	nop
 80048c4:	40000400 	.word	0x40000400
 80048c8:	40023800 	.word	0x40023800
 80048cc:	40020400 	.word	0x40020400
 80048d0:	40010400 	.word	0x40010400
 80048d4:	40022000 	.word	0x40022000

080048d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b08e      	sub	sp, #56	; 0x38
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80048e4:	2200      	movs	r2, #0
 80048e6:	601a      	str	r2, [r3, #0]
 80048e8:	605a      	str	r2, [r3, #4]
 80048ea:	609a      	str	r2, [r3, #8]
 80048ec:	60da      	str	r2, [r3, #12]
 80048ee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART7)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a53      	ldr	r2, [pc, #332]	; (8004a44 <HAL_UART_MspInit+0x16c>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d128      	bne.n	800494c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 80048fa:	4b53      	ldr	r3, [pc, #332]	; (8004a48 <HAL_UART_MspInit+0x170>)
 80048fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048fe:	4a52      	ldr	r2, [pc, #328]	; (8004a48 <HAL_UART_MspInit+0x170>)
 8004900:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004904:	6413      	str	r3, [r2, #64]	; 0x40
 8004906:	4b50      	ldr	r3, [pc, #320]	; (8004a48 <HAL_UART_MspInit+0x170>)
 8004908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800490a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800490e:	623b      	str	r3, [r7, #32]
 8004910:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004912:	4b4d      	ldr	r3, [pc, #308]	; (8004a48 <HAL_UART_MspInit+0x170>)
 8004914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004916:	4a4c      	ldr	r2, [pc, #304]	; (8004a48 <HAL_UART_MspInit+0x170>)
 8004918:	f043 0320 	orr.w	r3, r3, #32
 800491c:	6313      	str	r3, [r2, #48]	; 0x30
 800491e:	4b4a      	ldr	r3, [pc, #296]	; (8004a48 <HAL_UART_MspInit+0x170>)
 8004920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004922:	f003 0320 	and.w	r3, r3, #32
 8004926:	61fb      	str	r3, [r7, #28]
 8004928:	69fb      	ldr	r3, [r7, #28]
    /**UART7 GPIO Configuration
    PF7     ------> UART7_TX
    PF6     ------> UART7_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 800492a:	23c0      	movs	r3, #192	; 0xc0
 800492c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800492e:	2302      	movs	r3, #2
 8004930:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004932:	2300      	movs	r3, #0
 8004934:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004936:	2303      	movs	r3, #3
 8004938:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 800493a:	2308      	movs	r3, #8
 800493c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800493e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004942:	4619      	mov	r1, r3
 8004944:	4841      	ldr	r0, [pc, #260]	; (8004a4c <HAL_UART_MspInit+0x174>)
 8004946:	f002 fe9b 	bl	8007680 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800494a:	e077      	b.n	8004a3c <HAL_UART_MspInit+0x164>
  else if(huart->Instance==USART1)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	4a3f      	ldr	r2, [pc, #252]	; (8004a50 <HAL_UART_MspInit+0x178>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d145      	bne.n	80049e2 <HAL_UART_MspInit+0x10a>
    __HAL_RCC_USART1_CLK_ENABLE();
 8004956:	4b3c      	ldr	r3, [pc, #240]	; (8004a48 <HAL_UART_MspInit+0x170>)
 8004958:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800495a:	4a3b      	ldr	r2, [pc, #236]	; (8004a48 <HAL_UART_MspInit+0x170>)
 800495c:	f043 0310 	orr.w	r3, r3, #16
 8004960:	6453      	str	r3, [r2, #68]	; 0x44
 8004962:	4b39      	ldr	r3, [pc, #228]	; (8004a48 <HAL_UART_MspInit+0x170>)
 8004964:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004966:	f003 0310 	and.w	r3, r3, #16
 800496a:	61bb      	str	r3, [r7, #24]
 800496c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800496e:	4b36      	ldr	r3, [pc, #216]	; (8004a48 <HAL_UART_MspInit+0x170>)
 8004970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004972:	4a35      	ldr	r2, [pc, #212]	; (8004a48 <HAL_UART_MspInit+0x170>)
 8004974:	f043 0302 	orr.w	r3, r3, #2
 8004978:	6313      	str	r3, [r2, #48]	; 0x30
 800497a:	4b33      	ldr	r3, [pc, #204]	; (8004a48 <HAL_UART_MspInit+0x170>)
 800497c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800497e:	f003 0302 	and.w	r3, r3, #2
 8004982:	617b      	str	r3, [r7, #20]
 8004984:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004986:	4b30      	ldr	r3, [pc, #192]	; (8004a48 <HAL_UART_MspInit+0x170>)
 8004988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800498a:	4a2f      	ldr	r2, [pc, #188]	; (8004a48 <HAL_UART_MspInit+0x170>)
 800498c:	f043 0301 	orr.w	r3, r3, #1
 8004990:	6313      	str	r3, [r2, #48]	; 0x30
 8004992:	4b2d      	ldr	r3, [pc, #180]	; (8004a48 <HAL_UART_MspInit+0x170>)
 8004994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004996:	f003 0301 	and.w	r3, r3, #1
 800499a:	613b      	str	r3, [r7, #16]
 800499c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 800499e:	2380      	movs	r3, #128	; 0x80
 80049a0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049a2:	2302      	movs	r3, #2
 80049a4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049a6:	2300      	movs	r3, #0
 80049a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049aa:	2300      	movs	r3, #0
 80049ac:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80049ae:	2307      	movs	r3, #7
 80049b0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 80049b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80049b6:	4619      	mov	r1, r3
 80049b8:	4826      	ldr	r0, [pc, #152]	; (8004a54 <HAL_UART_MspInit+0x17c>)
 80049ba:	f002 fe61 	bl	8007680 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 80049be:	f44f 7300 	mov.w	r3, #512	; 0x200
 80049c2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049c4:	2302      	movs	r3, #2
 80049c6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049c8:	2300      	movs	r3, #0
 80049ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049cc:	2300      	movs	r3, #0
 80049ce:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80049d0:	2307      	movs	r3, #7
 80049d2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 80049d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80049d8:	4619      	mov	r1, r3
 80049da:	481f      	ldr	r0, [pc, #124]	; (8004a58 <HAL_UART_MspInit+0x180>)
 80049dc:	f002 fe50 	bl	8007680 <HAL_GPIO_Init>
}
 80049e0:	e02c      	b.n	8004a3c <HAL_UART_MspInit+0x164>
  else if(huart->Instance==USART6)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4a1d      	ldr	r2, [pc, #116]	; (8004a5c <HAL_UART_MspInit+0x184>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d127      	bne.n	8004a3c <HAL_UART_MspInit+0x164>
    __HAL_RCC_USART6_CLK_ENABLE();
 80049ec:	4b16      	ldr	r3, [pc, #88]	; (8004a48 <HAL_UART_MspInit+0x170>)
 80049ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049f0:	4a15      	ldr	r2, [pc, #84]	; (8004a48 <HAL_UART_MspInit+0x170>)
 80049f2:	f043 0320 	orr.w	r3, r3, #32
 80049f6:	6453      	str	r3, [r2, #68]	; 0x44
 80049f8:	4b13      	ldr	r3, [pc, #76]	; (8004a48 <HAL_UART_MspInit+0x170>)
 80049fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049fc:	f003 0320 	and.w	r3, r3, #32
 8004a00:	60fb      	str	r3, [r7, #12]
 8004a02:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004a04:	4b10      	ldr	r3, [pc, #64]	; (8004a48 <HAL_UART_MspInit+0x170>)
 8004a06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a08:	4a0f      	ldr	r2, [pc, #60]	; (8004a48 <HAL_UART_MspInit+0x170>)
 8004a0a:	f043 0304 	orr.w	r3, r3, #4
 8004a0e:	6313      	str	r3, [r2, #48]	; 0x30
 8004a10:	4b0d      	ldr	r3, [pc, #52]	; (8004a48 <HAL_UART_MspInit+0x170>)
 8004a12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a14:	f003 0304 	and.w	r3, r3, #4
 8004a18:	60bb      	str	r3, [r7, #8]
 8004a1a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8004a1c:	23c0      	movs	r3, #192	; 0xc0
 8004a1e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a20:	2302      	movs	r3, #2
 8004a22:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a24:	2300      	movs	r3, #0
 8004a26:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a28:	2303      	movs	r3, #3
 8004a2a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004a2c:	2308      	movs	r3, #8
 8004a2e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004a30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004a34:	4619      	mov	r1, r3
 8004a36:	480a      	ldr	r0, [pc, #40]	; (8004a60 <HAL_UART_MspInit+0x188>)
 8004a38:	f002 fe22 	bl	8007680 <HAL_GPIO_Init>
}
 8004a3c:	bf00      	nop
 8004a3e:	3738      	adds	r7, #56	; 0x38
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bd80      	pop	{r7, pc}
 8004a44:	40007800 	.word	0x40007800
 8004a48:	40023800 	.word	0x40023800
 8004a4c:	40021400 	.word	0x40021400
 8004a50:	40011000 	.word	0x40011000
 8004a54:	40020400 	.word	0x40020400
 8004a58:	40020000 	.word	0x40020000
 8004a5c:	40011400 	.word	0x40011400
 8004a60:	40020800 	.word	0x40020800

08004a64 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b086      	sub	sp, #24
 8004a68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8004a6a:	1d3b      	adds	r3, r7, #4
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	601a      	str	r2, [r3, #0]
 8004a70:	605a      	str	r2, [r3, #4]
 8004a72:	609a      	str	r2, [r3, #8]
 8004a74:	60da      	str	r2, [r3, #12]
 8004a76:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8004a78:	4b3a      	ldr	r3, [pc, #232]	; (8004b64 <HAL_FMC_MspInit+0x100>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d16d      	bne.n	8004b5c <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 8004a80:	4b38      	ldr	r3, [pc, #224]	; (8004b64 <HAL_FMC_MspInit+0x100>)
 8004a82:	2201      	movs	r2, #1
 8004a84:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8004a86:	4b38      	ldr	r3, [pc, #224]	; (8004b68 <HAL_FMC_MspInit+0x104>)
 8004a88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a8a:	4a37      	ldr	r2, [pc, #220]	; (8004b68 <HAL_FMC_MspInit+0x104>)
 8004a8c:	f043 0301 	orr.w	r3, r3, #1
 8004a90:	6393      	str	r3, [r2, #56]	; 0x38
 8004a92:	4b35      	ldr	r3, [pc, #212]	; (8004b68 <HAL_FMC_MspInit+0x104>)
 8004a94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a96:	f003 0301 	and.w	r3, r3, #1
 8004a9a:	603b      	str	r3, [r7, #0]
 8004a9c:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_8|GPIO_PIN_9
 8004a9e:	f64f 7383 	movw	r3, #65411	; 0xff83
 8004aa2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_7|GPIO_PIN_10
                          |GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004aa4:	2302      	movs	r3, #2
 8004aa6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004aac:	2303      	movs	r3, #3
 8004aae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004ab0:	230c      	movs	r3, #12
 8004ab2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004ab4:	1d3b      	adds	r3, r7, #4
 8004ab6:	4619      	mov	r1, r3
 8004ab8:	482c      	ldr	r0, [pc, #176]	; (8004b6c <HAL_FMC_MspInit+0x108>)
 8004aba:	f002 fde1 	bl	8007680 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_1|GPIO_PIN_0
 8004abe:	f248 1333 	movw	r3, #33075	; 0x8133
 8004ac2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_5|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ac4:	2302      	movs	r3, #2
 8004ac6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ac8:	2300      	movs	r3, #0
 8004aca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004acc:	2303      	movs	r3, #3
 8004ace:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004ad0:	230c      	movs	r3, #12
 8004ad2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004ad4:	1d3b      	adds	r3, r7, #4
 8004ad6:	4619      	mov	r1, r3
 8004ad8:	4825      	ldr	r0, [pc, #148]	; (8004b70 <HAL_FMC_MspInit+0x10c>)
 8004ada:	f002 fdd1 	bl	8007680 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_15|GPIO_PIN_10
 8004ade:	f24c 7303 	movw	r3, #50947	; 0xc703
 8004ae2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_9|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ae4:	2302      	movs	r3, #2
 8004ae6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ae8:	2300      	movs	r3, #0
 8004aea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004aec:	2303      	movs	r3, #3
 8004aee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004af0:	230c      	movs	r3, #12
 8004af2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004af4:	1d3b      	adds	r3, r7, #4
 8004af6:	4619      	mov	r1, r3
 8004af8:	481e      	ldr	r0, [pc, #120]	; (8004b74 <HAL_FMC_MspInit+0x110>)
 8004afa:	f002 fdc1 	bl	8007680 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8004afe:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8004b02:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_15
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b04:	2302      	movs	r3, #2
 8004b06:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b0c:	2303      	movs	r3, #3
 8004b0e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004b10:	230c      	movs	r3, #12
 8004b12:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004b14:	1d3b      	adds	r3, r7, #4
 8004b16:	4619      	mov	r1, r3
 8004b18:	4817      	ldr	r0, [pc, #92]	; (8004b78 <HAL_FMC_MspInit+0x114>)
 8004b1a:	f002 fdb1 	bl	8007680 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_3;
 8004b1e:	2328      	movs	r3, #40	; 0x28
 8004b20:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b22:	2302      	movs	r3, #2
 8004b24:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b26:	2300      	movs	r3, #0
 8004b28:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b2a:	2303      	movs	r3, #3
 8004b2c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004b2e:	230c      	movs	r3, #12
 8004b30:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8004b32:	1d3b      	adds	r3, r7, #4
 8004b34:	4619      	mov	r1, r3
 8004b36:	4811      	ldr	r0, [pc, #68]	; (8004b7c <HAL_FMC_MspInit+0x118>)
 8004b38:	f002 fda2 	bl	8007680 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004b3c:	2308      	movs	r3, #8
 8004b3e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b40:	2302      	movs	r3, #2
 8004b42:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b44:	2300      	movs	r3, #0
 8004b46:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b48:	2303      	movs	r3, #3
 8004b4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004b4c:	230c      	movs	r3, #12
 8004b4e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004b50:	1d3b      	adds	r3, r7, #4
 8004b52:	4619      	mov	r1, r3
 8004b54:	480a      	ldr	r0, [pc, #40]	; (8004b80 <HAL_FMC_MspInit+0x11c>)
 8004b56:	f002 fd93 	bl	8007680 <HAL_GPIO_Init>
 8004b5a:	e000      	b.n	8004b5e <HAL_FMC_MspInit+0xfa>
    return;
 8004b5c:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8004b5e:	3718      	adds	r7, #24
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}
 8004b64:	20000570 	.word	0x20000570
 8004b68:	40023800 	.word	0x40023800
 8004b6c:	40021000 	.word	0x40021000
 8004b70:	40021800 	.word	0x40021800
 8004b74:	40020c00 	.word	0x40020c00
 8004b78:	40021400 	.word	0x40021400
 8004b7c:	40021c00 	.word	0x40021c00
 8004b80:	40020800 	.word	0x40020800

08004b84 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b082      	sub	sp, #8
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8004b8c:	f7ff ff6a 	bl	8004a64 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8004b90:	bf00      	nop
 8004b92:	3708      	adds	r7, #8
 8004b94:	46bd      	mov	sp, r7
 8004b96:	bd80      	pop	{r7, pc}

08004b98 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b08c      	sub	sp, #48	; 0x30
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8004ba8:	2200      	movs	r2, #0
 8004baa:	6879      	ldr	r1, [r7, #4]
 8004bac:	2036      	movs	r0, #54	; 0x36
 8004bae:	f000 fdb7 	bl	8005720 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004bb2:	2036      	movs	r0, #54	; 0x36
 8004bb4:	f000 fdd0 	bl	8005758 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004bb8:	4b1f      	ldr	r3, [pc, #124]	; (8004c38 <HAL_InitTick+0xa0>)
 8004bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bbc:	4a1e      	ldr	r2, [pc, #120]	; (8004c38 <HAL_InitTick+0xa0>)
 8004bbe:	f043 0310 	orr.w	r3, r3, #16
 8004bc2:	6413      	str	r3, [r2, #64]	; 0x40
 8004bc4:	4b1c      	ldr	r3, [pc, #112]	; (8004c38 <HAL_InitTick+0xa0>)
 8004bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc8:	f003 0310 	and.w	r3, r3, #16
 8004bcc:	60fb      	str	r3, [r7, #12]
 8004bce:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004bd0:	f107 0210 	add.w	r2, r7, #16
 8004bd4:	f107 0314 	add.w	r3, r7, #20
 8004bd8:	4611      	mov	r1, r2
 8004bda:	4618      	mov	r0, r3
 8004bdc:	f004 fe34 	bl	8009848 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8004be0:	f004 fe0a 	bl	80097f8 <HAL_RCC_GetPCLK1Freq>
 8004be4:	4603      	mov	r3, r0
 8004be6:	005b      	lsls	r3, r3, #1
 8004be8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004bea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bec:	4a13      	ldr	r2, [pc, #76]	; (8004c3c <HAL_InitTick+0xa4>)
 8004bee:	fba2 2303 	umull	r2, r3, r2, r3
 8004bf2:	0c9b      	lsrs	r3, r3, #18
 8004bf4:	3b01      	subs	r3, #1
 8004bf6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8004bf8:	4b11      	ldr	r3, [pc, #68]	; (8004c40 <HAL_InitTick+0xa8>)
 8004bfa:	4a12      	ldr	r2, [pc, #72]	; (8004c44 <HAL_InitTick+0xac>)
 8004bfc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8004bfe:	4b10      	ldr	r3, [pc, #64]	; (8004c40 <HAL_InitTick+0xa8>)
 8004c00:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004c04:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8004c06:	4a0e      	ldr	r2, [pc, #56]	; (8004c40 <HAL_InitTick+0xa8>)
 8004c08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c0a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8004c0c:	4b0c      	ldr	r3, [pc, #48]	; (8004c40 <HAL_InitTick+0xa8>)
 8004c0e:	2200      	movs	r2, #0
 8004c10:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004c12:	4b0b      	ldr	r3, [pc, #44]	; (8004c40 <HAL_InitTick+0xa8>)
 8004c14:	2200      	movs	r2, #0
 8004c16:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8004c18:	4809      	ldr	r0, [pc, #36]	; (8004c40 <HAL_InitTick+0xa8>)
 8004c1a:	f005 ff32 	bl	800aa82 <HAL_TIM_Base_Init>
 8004c1e:	4603      	mov	r3, r0
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d104      	bne.n	8004c2e <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8004c24:	4806      	ldr	r0, [pc, #24]	; (8004c40 <HAL_InitTick+0xa8>)
 8004c26:	f005 ff57 	bl	800aad8 <HAL_TIM_Base_Start_IT>
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	e000      	b.n	8004c30 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8004c2e:	2301      	movs	r3, #1
}
 8004c30:	4618      	mov	r0, r3
 8004c32:	3730      	adds	r7, #48	; 0x30
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bd80      	pop	{r7, pc}
 8004c38:	40023800 	.word	0x40023800
 8004c3c:	431bde83 	.word	0x431bde83
 8004c40:	20008f40 	.word	0x20008f40
 8004c44:	40001000 	.word	0x40001000

08004c48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004c4c:	e7fe      	b.n	8004c4c <NMI_Handler+0x4>

08004c4e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004c4e:	b480      	push	{r7}
 8004c50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004c52:	e7fe      	b.n	8004c52 <HardFault_Handler+0x4>

08004c54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004c54:	b480      	push	{r7}
 8004c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004c58:	e7fe      	b.n	8004c58 <MemManage_Handler+0x4>

08004c5a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004c5a:	b480      	push	{r7}
 8004c5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004c5e:	e7fe      	b.n	8004c5e <BusFault_Handler+0x4>

08004c60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004c60:	b480      	push	{r7}
 8004c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004c64:	e7fe      	b.n	8004c64 <UsageFault_Handler+0x4>

08004c66 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004c66:	b480      	push	{r7}
 8004c68:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004c6a:	bf00      	nop
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr

08004c74 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8004c78:	4803      	ldr	r0, [pc, #12]	; (8004c88 <TIM6_DAC_IRQHandler+0x14>)
 8004c7a:	f000 fe87 	bl	800598c <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8004c7e:	4803      	ldr	r0, [pc, #12]	; (8004c8c <TIM6_DAC_IRQHandler+0x18>)
 8004c80:	f005 ff89 	bl	800ab96 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004c84:	bf00      	nop
 8004c86:	bd80      	pop	{r7, pc}
 8004c88:	20008c9c 	.word	0x20008c9c
 8004c8c:	20008f40 	.word	0x20008f40

08004c90 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8004c94:	4802      	ldr	r0, [pc, #8]	; (8004ca0 <ETH_IRQHandler+0x10>)
 8004c96:	f001 ff51 	bl	8006b3c <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8004c9a:	bf00      	nop
 8004c9c:	bd80      	pop	{r7, pc}
 8004c9e:	bf00      	nop
 8004ca0:	2000a8a0 	.word	0x2000a8a0

08004ca4 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8004ca8:	4802      	ldr	r0, [pc, #8]	; (8004cb4 <LTDC_IRQHandler+0x10>)
 8004caa:	f003 fe4f 	bl	800894c <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8004cae:	bf00      	nop
 8004cb0:	bd80      	pop	{r7, pc}
 8004cb2:	bf00      	nop
 8004cb4:	20008ad8 	.word	0x20008ad8

08004cb8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b086      	sub	sp, #24
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	60f8      	str	r0, [r7, #12]
 8004cc0:	60b9      	str	r1, [r7, #8]
 8004cc2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	617b      	str	r3, [r7, #20]
 8004cc8:	e00a      	b.n	8004ce0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004cca:	f3af 8000 	nop.w
 8004cce:	4601      	mov	r1, r0
 8004cd0:	68bb      	ldr	r3, [r7, #8]
 8004cd2:	1c5a      	adds	r2, r3, #1
 8004cd4:	60ba      	str	r2, [r7, #8]
 8004cd6:	b2ca      	uxtb	r2, r1
 8004cd8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	3301      	adds	r3, #1
 8004cde:	617b      	str	r3, [r7, #20]
 8004ce0:	697a      	ldr	r2, [r7, #20]
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	dbf0      	blt.n	8004cca <_read+0x12>
	}

return len;
 8004ce8:	687b      	ldr	r3, [r7, #4]
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3718      	adds	r7, #24
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}

08004cf2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004cf2:	b580      	push	{r7, lr}
 8004cf4:	b086      	sub	sp, #24
 8004cf6:	af00      	add	r7, sp, #0
 8004cf8:	60f8      	str	r0, [r7, #12]
 8004cfa:	60b9      	str	r1, [r7, #8]
 8004cfc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004cfe:	2300      	movs	r3, #0
 8004d00:	617b      	str	r3, [r7, #20]
 8004d02:	e009      	b.n	8004d18 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	1c5a      	adds	r2, r3, #1
 8004d08:	60ba      	str	r2, [r7, #8]
 8004d0a:	781b      	ldrb	r3, [r3, #0]
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	3301      	adds	r3, #1
 8004d16:	617b      	str	r3, [r7, #20]
 8004d18:	697a      	ldr	r2, [r7, #20]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	429a      	cmp	r2, r3
 8004d1e:	dbf1      	blt.n	8004d04 <_write+0x12>
	}
	return len;
 8004d20:	687b      	ldr	r3, [r7, #4]
}
 8004d22:	4618      	mov	r0, r3
 8004d24:	3718      	adds	r7, #24
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bd80      	pop	{r7, pc}

08004d2a <_close>:

int _close(int file)
{
 8004d2a:	b480      	push	{r7}
 8004d2c:	b083      	sub	sp, #12
 8004d2e:	af00      	add	r7, sp, #0
 8004d30:	6078      	str	r0, [r7, #4]
	return -1;
 8004d32:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	370c      	adds	r7, #12
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d40:	4770      	bx	lr

08004d42 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004d42:	b480      	push	{r7}
 8004d44:	b083      	sub	sp, #12
 8004d46:	af00      	add	r7, sp, #0
 8004d48:	6078      	str	r0, [r7, #4]
 8004d4a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004d52:	605a      	str	r2, [r3, #4]
	return 0;
 8004d54:	2300      	movs	r3, #0
}
 8004d56:	4618      	mov	r0, r3
 8004d58:	370c      	adds	r7, #12
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d60:	4770      	bx	lr

08004d62 <_isatty>:

int _isatty(int file)
{
 8004d62:	b480      	push	{r7}
 8004d64:	b083      	sub	sp, #12
 8004d66:	af00      	add	r7, sp, #0
 8004d68:	6078      	str	r0, [r7, #4]
	return 1;
 8004d6a:	2301      	movs	r3, #1
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	370c      	adds	r7, #12
 8004d70:	46bd      	mov	sp, r7
 8004d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d76:	4770      	bx	lr

08004d78 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b085      	sub	sp, #20
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	60f8      	str	r0, [r7, #12]
 8004d80:	60b9      	str	r1, [r7, #8]
 8004d82:	607a      	str	r2, [r7, #4]
	return 0;
 8004d84:	2300      	movs	r3, #0
}
 8004d86:	4618      	mov	r0, r3
 8004d88:	3714      	adds	r7, #20
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d90:	4770      	bx	lr
	...

08004d94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b087      	sub	sp, #28
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004d9c:	4a14      	ldr	r2, [pc, #80]	; (8004df0 <_sbrk+0x5c>)
 8004d9e:	4b15      	ldr	r3, [pc, #84]	; (8004df4 <_sbrk+0x60>)
 8004da0:	1ad3      	subs	r3, r2, r3
 8004da2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004da8:	4b13      	ldr	r3, [pc, #76]	; (8004df8 <_sbrk+0x64>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d102      	bne.n	8004db6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004db0:	4b11      	ldr	r3, [pc, #68]	; (8004df8 <_sbrk+0x64>)
 8004db2:	4a12      	ldr	r2, [pc, #72]	; (8004dfc <_sbrk+0x68>)
 8004db4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004db6:	4b10      	ldr	r3, [pc, #64]	; (8004df8 <_sbrk+0x64>)
 8004db8:	681a      	ldr	r2, [r3, #0]
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	4413      	add	r3, r2
 8004dbe:	693a      	ldr	r2, [r7, #16]
 8004dc0:	429a      	cmp	r2, r3
 8004dc2:	d205      	bcs.n	8004dd0 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8004dc4:	4b0e      	ldr	r3, [pc, #56]	; (8004e00 <_sbrk+0x6c>)
 8004dc6:	220c      	movs	r2, #12
 8004dc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004dca:	f04f 33ff 	mov.w	r3, #4294967295
 8004dce:	e009      	b.n	8004de4 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8004dd0:	4b09      	ldr	r3, [pc, #36]	; (8004df8 <_sbrk+0x64>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004dd6:	4b08      	ldr	r3, [pc, #32]	; (8004df8 <_sbrk+0x64>)
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	4413      	add	r3, r2
 8004dde:	4a06      	ldr	r2, [pc, #24]	; (8004df8 <_sbrk+0x64>)
 8004de0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004de2:	68fb      	ldr	r3, [r7, #12]
}
 8004de4:	4618      	mov	r0, r3
 8004de6:	371c      	adds	r7, #28
 8004de8:	46bd      	mov	sp, r7
 8004dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dee:	4770      	bx	lr
 8004df0:	20050000 	.word	0x20050000
 8004df4:	00000400 	.word	0x00000400
 8004df8:	20000574 	.word	0x20000574
 8004dfc:	2000f840 	.word	0x2000f840
 8004e00:	2000f834 	.word	0x2000f834

08004e04 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004e04:	b480      	push	{r7}
 8004e06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004e08:	4b08      	ldr	r3, [pc, #32]	; (8004e2c <SystemInit+0x28>)
 8004e0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e0e:	4a07      	ldr	r2, [pc, #28]	; (8004e2c <SystemInit+0x28>)
 8004e10:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004e14:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004e18:	4b04      	ldr	r3, [pc, #16]	; (8004e2c <SystemInit+0x28>)
 8004e1a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004e1e:	609a      	str	r2, [r3, #8]
#endif
}
 8004e20:	bf00      	nop
 8004e22:	46bd      	mov	sp, r7
 8004e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e28:	4770      	bx	lr
 8004e2a:	bf00      	nop
 8004e2c:	e000ed00 	.word	0xe000ed00

08004e30 <Reset_Handler>:
*/

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:    ldr   sp, =_estack      /* set stack pointer */
 8004e30:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004e68 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004e34:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004e36:	e003      	b.n	8004e40 <LoopCopyDataInit>

08004e38 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004e38:	4b0c      	ldr	r3, [pc, #48]	; (8004e6c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004e3a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004e3c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004e3e:	3104      	adds	r1, #4

08004e40 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004e40:	480b      	ldr	r0, [pc, #44]	; (8004e70 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004e42:	4b0c      	ldr	r3, [pc, #48]	; (8004e74 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004e44:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004e46:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004e48:	d3f6      	bcc.n	8004e38 <CopyDataInit>
  ldr  r2, =_sbss
 8004e4a:	4a0b      	ldr	r2, [pc, #44]	; (8004e78 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004e4c:	e002      	b.n	8004e54 <LoopFillZerobss>

08004e4e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004e4e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004e50:	f842 3b04 	str.w	r3, [r2], #4

08004e54 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004e54:	4b09      	ldr	r3, [pc, #36]	; (8004e7c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004e56:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004e58:	d3f9      	bcc.n	8004e4e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004e5a:	f7ff ffd3 	bl	8004e04 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004e5e:	f017 fb9b 	bl	801c598 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004e62:	f7fb fe7b 	bl	8000b5c <main>
  bx  lr    
 8004e66:	4770      	bx	lr
Reset_Handler:    ldr   sp, =_estack      /* set stack pointer */
 8004e68:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8004e6c:	080228d0 	.word	0x080228d0
  ldr  r0, =_sdata
 8004e70:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004e74:	200000dc 	.word	0x200000dc
  ldr  r2, =_sbss
 8004e78:	200000dc 	.word	0x200000dc
  ldr  r3, = _ebss
 8004e7c:	2000f83c 	.word	0x2000f83c

08004e80 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004e80:	e7fe      	b.n	8004e80 <ADC_IRQHandler>

08004e82 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004e82:	b580      	push	{r7, lr}
 8004e84:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004e86:	2003      	movs	r0, #3
 8004e88:	f000 fc3f 	bl	800570a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004e8c:	2000      	movs	r0, #0
 8004e8e:	f7ff fe83 	bl	8004b98 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8004e92:	f7ff f90f 	bl	80040b4 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8004e96:	2300      	movs	r3, #0
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	bd80      	pop	{r7, pc}

08004e9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004ea0:	4b06      	ldr	r3, [pc, #24]	; (8004ebc <HAL_IncTick+0x20>)
 8004ea2:	781b      	ldrb	r3, [r3, #0]
 8004ea4:	461a      	mov	r2, r3
 8004ea6:	4b06      	ldr	r3, [pc, #24]	; (8004ec0 <HAL_IncTick+0x24>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	4413      	add	r3, r2
 8004eac:	4a04      	ldr	r2, [pc, #16]	; (8004ec0 <HAL_IncTick+0x24>)
 8004eae:	6013      	str	r3, [r2, #0]
}
 8004eb0:	bf00      	nop
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb8:	4770      	bx	lr
 8004eba:	bf00      	nop
 8004ebc:	20000060 	.word	0x20000060
 8004ec0:	20008f80 	.word	0x20008f80

08004ec4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	af00      	add	r7, sp, #0
  return uwTick;
 8004ec8:	4b03      	ldr	r3, [pc, #12]	; (8004ed8 <HAL_GetTick+0x14>)
 8004eca:	681b      	ldr	r3, [r3, #0]
}
 8004ecc:	4618      	mov	r0, r3
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed4:	4770      	bx	lr
 8004ed6:	bf00      	nop
 8004ed8:	20008f80 	.word	0x20008f80

08004edc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b084      	sub	sp, #16
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004ee4:	f7ff ffee 	bl	8004ec4 <HAL_GetTick>
 8004ee8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ef4:	d005      	beq.n	8004f02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004ef6:	4b09      	ldr	r3, [pc, #36]	; (8004f1c <HAL_Delay+0x40>)
 8004ef8:	781b      	ldrb	r3, [r3, #0]
 8004efa:	461a      	mov	r2, r3
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	4413      	add	r3, r2
 8004f00:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004f02:	bf00      	nop
 8004f04:	f7ff ffde 	bl	8004ec4 <HAL_GetTick>
 8004f08:	4602      	mov	r2, r0
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	1ad3      	subs	r3, r2, r3
 8004f0e:	68fa      	ldr	r2, [r7, #12]
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d8f7      	bhi.n	8004f04 <HAL_Delay+0x28>
  {
  }
}
 8004f14:	bf00      	nop
 8004f16:	3710      	adds	r7, #16
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	bd80      	pop	{r7, pc}
 8004f1c:	20000060 	.word	0x20000060

08004f20 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b084      	sub	sp, #16
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d101      	bne.n	8004f36 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004f32:	2301      	movs	r3, #1
 8004f34:	e031      	b.n	8004f9a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d109      	bne.n	8004f52 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004f3e:	6878      	ldr	r0, [r7, #4]
 8004f40:	f7ff f8e0 	bl	8004104 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2200      	movs	r2, #0
 8004f48:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f56:	f003 0310 	and.w	r3, r3, #16
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d116      	bne.n	8004f8c <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004f62:	4b10      	ldr	r3, [pc, #64]	; (8004fa4 <HAL_ADC_Init+0x84>)
 8004f64:	4013      	ands	r3, r2
 8004f66:	f043 0202 	orr.w	r2, r3, #2
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004f6e:	6878      	ldr	r0, [r7, #4]
 8004f70:	f000 fa24 	bl	80053bc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2200      	movs	r2, #0
 8004f78:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f7e:	f023 0303 	bic.w	r3, r3, #3
 8004f82:	f043 0201 	orr.w	r2, r3, #1
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	641a      	str	r2, [r3, #64]	; 0x40
 8004f8a:	e001      	b.n	8004f90 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2200      	movs	r2, #0
 8004f94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004f98:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	3710      	adds	r7, #16
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bd80      	pop	{r7, pc}
 8004fa2:	bf00      	nop
 8004fa4:	ffffeefd 	.word	0xffffeefd

08004fa8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b085      	sub	sp, #20
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fba:	2b01      	cmp	r3, #1
 8004fbc:	d101      	bne.n	8004fc2 <HAL_ADC_Start+0x1a>
 8004fbe:	2302      	movs	r3, #2
 8004fc0:	e0a0      	b.n	8005104 <HAL_ADC_Start+0x15c>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2201      	movs	r2, #1
 8004fc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	f003 0301 	and.w	r3, r3, #1
 8004fd4:	2b01      	cmp	r3, #1
 8004fd6:	d018      	beq.n	800500a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	689a      	ldr	r2, [r3, #8]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f042 0201 	orr.w	r2, r2, #1
 8004fe6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8004fe8:	4b49      	ldr	r3, [pc, #292]	; (8005110 <HAL_ADC_Start+0x168>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a49      	ldr	r2, [pc, #292]	; (8005114 <HAL_ADC_Start+0x16c>)
 8004fee:	fba2 2303 	umull	r2, r3, r2, r3
 8004ff2:	0c9a      	lsrs	r2, r3, #18
 8004ff4:	4613      	mov	r3, r2
 8004ff6:	005b      	lsls	r3, r3, #1
 8004ff8:	4413      	add	r3, r2
 8004ffa:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8004ffc:	e002      	b.n	8005004 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	3b01      	subs	r3, #1
 8005002:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d1f9      	bne.n	8004ffe <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	f003 0301 	and.w	r3, r3, #1
 8005014:	2b01      	cmp	r3, #1
 8005016:	d174      	bne.n	8005102 <HAL_ADC_Start+0x15a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800501c:	4b3e      	ldr	r3, [pc, #248]	; (8005118 <HAL_ADC_Start+0x170>)
 800501e:	4013      	ands	r3, r2
 8005020:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005032:	2b00      	cmp	r3, #0
 8005034:	d007      	beq.n	8005046 <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800503a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800503e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800504a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800504e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005052:	d106      	bne.n	8005062 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005058:	f023 0206 	bic.w	r2, r3, #6
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	645a      	str	r2, [r3, #68]	; 0x44
 8005060:	e002      	b.n	8005068 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2200      	movs	r2, #0
 8005066:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2200      	movs	r2, #0
 800506c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8005078:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800507a:	4b28      	ldr	r3, [pc, #160]	; (800511c <HAL_ADC_Start+0x174>)
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	f003 031f 	and.w	r3, r3, #31
 8005082:	2b00      	cmp	r3, #0
 8005084:	d10f      	bne.n	80050a6 <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	689b      	ldr	r3, [r3, #8]
 800508c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005090:	2b00      	cmp	r3, #0
 8005092:	d136      	bne.n	8005102 <HAL_ADC_Start+0x15a>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	689a      	ldr	r2, [r3, #8]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80050a2:	609a      	str	r2, [r3, #8]
 80050a4:	e02d      	b.n	8005102 <HAL_ADC_Start+0x15a>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	4a1d      	ldr	r2, [pc, #116]	; (8005120 <HAL_ADC_Start+0x178>)
 80050ac:	4293      	cmp	r3, r2
 80050ae:	d10e      	bne.n	80050ce <HAL_ADC_Start+0x126>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	689b      	ldr	r3, [r3, #8]
 80050b6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d107      	bne.n	80050ce <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	689a      	ldr	r2, [r3, #8]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80050cc:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80050ce:	4b13      	ldr	r3, [pc, #76]	; (800511c <HAL_ADC_Start+0x174>)
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	f003 0310 	and.w	r3, r3, #16
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d113      	bne.n	8005102 <HAL_ADC_Start+0x15a>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a11      	ldr	r2, [pc, #68]	; (8005124 <HAL_ADC_Start+0x17c>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d10e      	bne.n	8005102 <HAL_ADC_Start+0x15a>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d107      	bne.n	8005102 <HAL_ADC_Start+0x15a>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	689a      	ldr	r2, [r3, #8]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005100:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8005102:	2300      	movs	r3, #0
}
 8005104:	4618      	mov	r0, r3
 8005106:	3714      	adds	r7, #20
 8005108:	46bd      	mov	sp, r7
 800510a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510e:	4770      	bx	lr
 8005110:	20000058 	.word	0x20000058
 8005114:	431bde83 	.word	0x431bde83
 8005118:	fffff8fe 	.word	0xfffff8fe
 800511c:	40012300 	.word	0x40012300
 8005120:	40012000 	.word	0x40012000
 8005124:	40012200 	.word	0x40012200

08005128 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005128:	b480      	push	{r7}
 800512a:	b085      	sub	sp, #20
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
 8005130:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8005132:	2300      	movs	r3, #0
 8005134:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800513c:	2b01      	cmp	r3, #1
 800513e:	d101      	bne.n	8005144 <HAL_ADC_ConfigChannel+0x1c>
 8005140:	2302      	movs	r3, #2
 8005142:	e12a      	b.n	800539a <HAL_ADC_ConfigChannel+0x272>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2201      	movs	r2, #1
 8005148:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	2b09      	cmp	r3, #9
 8005152:	d93a      	bls.n	80051ca <HAL_ADC_ConfigChannel+0xa2>
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800515c:	d035      	beq.n	80051ca <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	68d9      	ldr	r1, [r3, #12]
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	b29b      	uxth	r3, r3
 800516a:	461a      	mov	r2, r3
 800516c:	4613      	mov	r3, r2
 800516e:	005b      	lsls	r3, r3, #1
 8005170:	4413      	add	r3, r2
 8005172:	3b1e      	subs	r3, #30
 8005174:	2207      	movs	r2, #7
 8005176:	fa02 f303 	lsl.w	r3, r2, r3
 800517a:	43da      	mvns	r2, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	400a      	ands	r2, r1
 8005182:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a87      	ldr	r2, [pc, #540]	; (80053a8 <HAL_ADC_ConfigChannel+0x280>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d10a      	bne.n	80051a4 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	68d9      	ldr	r1, [r3, #12]
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	689b      	ldr	r3, [r3, #8]
 8005198:	061a      	lsls	r2, r3, #24
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	430a      	orrs	r2, r1
 80051a0:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80051a2:	e035      	b.n	8005210 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	68d9      	ldr	r1, [r3, #12]
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	689a      	ldr	r2, [r3, #8]
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	b29b      	uxth	r3, r3
 80051b4:	4618      	mov	r0, r3
 80051b6:	4603      	mov	r3, r0
 80051b8:	005b      	lsls	r3, r3, #1
 80051ba:	4403      	add	r3, r0
 80051bc:	3b1e      	subs	r3, #30
 80051be:	409a      	lsls	r2, r3
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	430a      	orrs	r2, r1
 80051c6:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80051c8:	e022      	b.n	8005210 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	6919      	ldr	r1, [r3, #16]
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	b29b      	uxth	r3, r3
 80051d6:	461a      	mov	r2, r3
 80051d8:	4613      	mov	r3, r2
 80051da:	005b      	lsls	r3, r3, #1
 80051dc:	4413      	add	r3, r2
 80051de:	2207      	movs	r2, #7
 80051e0:	fa02 f303 	lsl.w	r3, r2, r3
 80051e4:	43da      	mvns	r2, r3
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	400a      	ands	r2, r1
 80051ec:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	6919      	ldr	r1, [r3, #16]
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	689a      	ldr	r2, [r3, #8]
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	b29b      	uxth	r3, r3
 80051fe:	4618      	mov	r0, r3
 8005200:	4603      	mov	r3, r0
 8005202:	005b      	lsls	r3, r3, #1
 8005204:	4403      	add	r3, r0
 8005206:	409a      	lsls	r2, r3
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	430a      	orrs	r2, r1
 800520e:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	2b06      	cmp	r3, #6
 8005216:	d824      	bhi.n	8005262 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	685a      	ldr	r2, [r3, #4]
 8005222:	4613      	mov	r3, r2
 8005224:	009b      	lsls	r3, r3, #2
 8005226:	4413      	add	r3, r2
 8005228:	3b05      	subs	r3, #5
 800522a:	221f      	movs	r2, #31
 800522c:	fa02 f303 	lsl.w	r3, r2, r3
 8005230:	43da      	mvns	r2, r3
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	400a      	ands	r2, r1
 8005238:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	b29b      	uxth	r3, r3
 8005246:	4618      	mov	r0, r3
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	685a      	ldr	r2, [r3, #4]
 800524c:	4613      	mov	r3, r2
 800524e:	009b      	lsls	r3, r3, #2
 8005250:	4413      	add	r3, r2
 8005252:	3b05      	subs	r3, #5
 8005254:	fa00 f203 	lsl.w	r2, r0, r3
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	430a      	orrs	r2, r1
 800525e:	635a      	str	r2, [r3, #52]	; 0x34
 8005260:	e04c      	b.n	80052fc <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	2b0c      	cmp	r3, #12
 8005268:	d824      	bhi.n	80052b4 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	685a      	ldr	r2, [r3, #4]
 8005274:	4613      	mov	r3, r2
 8005276:	009b      	lsls	r3, r3, #2
 8005278:	4413      	add	r3, r2
 800527a:	3b23      	subs	r3, #35	; 0x23
 800527c:	221f      	movs	r2, #31
 800527e:	fa02 f303 	lsl.w	r3, r2, r3
 8005282:	43da      	mvns	r2, r3
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	400a      	ands	r2, r1
 800528a:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	b29b      	uxth	r3, r3
 8005298:	4618      	mov	r0, r3
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	685a      	ldr	r2, [r3, #4]
 800529e:	4613      	mov	r3, r2
 80052a0:	009b      	lsls	r3, r3, #2
 80052a2:	4413      	add	r3, r2
 80052a4:	3b23      	subs	r3, #35	; 0x23
 80052a6:	fa00 f203 	lsl.w	r2, r0, r3
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	430a      	orrs	r2, r1
 80052b0:	631a      	str	r2, [r3, #48]	; 0x30
 80052b2:	e023      	b.n	80052fc <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	685a      	ldr	r2, [r3, #4]
 80052be:	4613      	mov	r3, r2
 80052c0:	009b      	lsls	r3, r3, #2
 80052c2:	4413      	add	r3, r2
 80052c4:	3b41      	subs	r3, #65	; 0x41
 80052c6:	221f      	movs	r2, #31
 80052c8:	fa02 f303 	lsl.w	r3, r2, r3
 80052cc:	43da      	mvns	r2, r3
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	400a      	ands	r2, r1
 80052d4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	b29b      	uxth	r3, r3
 80052e2:	4618      	mov	r0, r3
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	685a      	ldr	r2, [r3, #4]
 80052e8:	4613      	mov	r3, r2
 80052ea:	009b      	lsls	r3, r3, #2
 80052ec:	4413      	add	r3, r2
 80052ee:	3b41      	subs	r3, #65	; 0x41
 80052f0:	fa00 f203 	lsl.w	r2, r0, r3
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	430a      	orrs	r2, r1
 80052fa:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a2a      	ldr	r2, [pc, #168]	; (80053ac <HAL_ADC_ConfigChannel+0x284>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d10a      	bne.n	800531c <HAL_ADC_ConfigChannel+0x1f4>
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800530e:	d105      	bne.n	800531c <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8005310:	4b27      	ldr	r3, [pc, #156]	; (80053b0 <HAL_ADC_ConfigChannel+0x288>)
 8005312:	685b      	ldr	r3, [r3, #4]
 8005314:	4a26      	ldr	r2, [pc, #152]	; (80053b0 <HAL_ADC_ConfigChannel+0x288>)
 8005316:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800531a:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4a22      	ldr	r2, [pc, #136]	; (80053ac <HAL_ADC_ConfigChannel+0x284>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d109      	bne.n	800533a <HAL_ADC_ConfigChannel+0x212>
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	2b12      	cmp	r3, #18
 800532c:	d105      	bne.n	800533a <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800532e:	4b20      	ldr	r3, [pc, #128]	; (80053b0 <HAL_ADC_ConfigChannel+0x288>)
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	4a1f      	ldr	r2, [pc, #124]	; (80053b0 <HAL_ADC_ConfigChannel+0x288>)
 8005334:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005338:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4a1b      	ldr	r2, [pc, #108]	; (80053ac <HAL_ADC_ConfigChannel+0x284>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d125      	bne.n	8005390 <HAL_ADC_ConfigChannel+0x268>
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	4a17      	ldr	r2, [pc, #92]	; (80053a8 <HAL_ADC_ConfigChannel+0x280>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d003      	beq.n	8005356 <HAL_ADC_ConfigChannel+0x22e>
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	2b11      	cmp	r3, #17
 8005354:	d11c      	bne.n	8005390 <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8005356:	4b16      	ldr	r3, [pc, #88]	; (80053b0 <HAL_ADC_ConfigChannel+0x288>)
 8005358:	685b      	ldr	r3, [r3, #4]
 800535a:	4a15      	ldr	r2, [pc, #84]	; (80053b0 <HAL_ADC_ConfigChannel+0x288>)
 800535c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005360:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4a10      	ldr	r2, [pc, #64]	; (80053a8 <HAL_ADC_ConfigChannel+0x280>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d111      	bne.n	8005390 <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 800536c:	4b11      	ldr	r3, [pc, #68]	; (80053b4 <HAL_ADC_ConfigChannel+0x28c>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4a11      	ldr	r2, [pc, #68]	; (80053b8 <HAL_ADC_ConfigChannel+0x290>)
 8005372:	fba2 2303 	umull	r2, r3, r2, r3
 8005376:	0c9a      	lsrs	r2, r3, #18
 8005378:	4613      	mov	r3, r2
 800537a:	009b      	lsls	r3, r3, #2
 800537c:	4413      	add	r3, r2
 800537e:	005b      	lsls	r3, r3, #1
 8005380:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8005382:	e002      	b.n	800538a <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	3b01      	subs	r3, #1
 8005388:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d1f9      	bne.n	8005384 <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2200      	movs	r2, #0
 8005394:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005398:	2300      	movs	r3, #0
}
 800539a:	4618      	mov	r0, r3
 800539c:	3714      	adds	r7, #20
 800539e:	46bd      	mov	sp, r7
 80053a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a4:	4770      	bx	lr
 80053a6:	bf00      	nop
 80053a8:	10000012 	.word	0x10000012
 80053ac:	40012000 	.word	0x40012000
 80053b0:	40012300 	.word	0x40012300
 80053b4:	20000058 	.word	0x20000058
 80053b8:	431bde83 	.word	0x431bde83

080053bc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80053bc:	b480      	push	{r7}
 80053be:	b083      	sub	sp, #12
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80053c4:	4b78      	ldr	r3, [pc, #480]	; (80055a8 <ADC_Init+0x1ec>)
 80053c6:	685b      	ldr	r3, [r3, #4]
 80053c8:	4a77      	ldr	r2, [pc, #476]	; (80055a8 <ADC_Init+0x1ec>)
 80053ca:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80053ce:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80053d0:	4b75      	ldr	r3, [pc, #468]	; (80055a8 <ADC_Init+0x1ec>)
 80053d2:	685a      	ldr	r2, [r3, #4]
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	685b      	ldr	r3, [r3, #4]
 80053d8:	4973      	ldr	r1, [pc, #460]	; (80055a8 <ADC_Init+0x1ec>)
 80053da:	4313      	orrs	r3, r2
 80053dc:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	685a      	ldr	r2, [r3, #4]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80053ec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	6859      	ldr	r1, [r3, #4]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	691b      	ldr	r3, [r3, #16]
 80053f8:	021a      	lsls	r2, r3, #8
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	430a      	orrs	r2, r1
 8005400:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	685a      	ldr	r2, [r3, #4]
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005410:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	6859      	ldr	r1, [r3, #4]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	689a      	ldr	r2, [r3, #8]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	430a      	orrs	r2, r1
 8005422:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	689a      	ldr	r2, [r3, #8]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005432:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	6899      	ldr	r1, [r3, #8]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	68da      	ldr	r2, [r3, #12]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	430a      	orrs	r2, r1
 8005444:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800544a:	4a58      	ldr	r2, [pc, #352]	; (80055ac <ADC_Init+0x1f0>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d022      	beq.n	8005496 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	689a      	ldr	r2, [r3, #8]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800545e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	6899      	ldr	r1, [r3, #8]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	430a      	orrs	r2, r1
 8005470:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	689a      	ldr	r2, [r3, #8]
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005480:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	6899      	ldr	r1, [r3, #8]
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	430a      	orrs	r2, r1
 8005492:	609a      	str	r2, [r3, #8]
 8005494:	e00f      	b.n	80054b6 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	689a      	ldr	r2, [r3, #8]
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80054a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	689a      	ldr	r2, [r3, #8]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80054b4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	689a      	ldr	r2, [r3, #8]
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f022 0202 	bic.w	r2, r2, #2
 80054c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	6899      	ldr	r1, [r3, #8]
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	699b      	ldr	r3, [r3, #24]
 80054d0:	005a      	lsls	r2, r3, #1
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	430a      	orrs	r2, r1
 80054d8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d01b      	beq.n	800551c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	685a      	ldr	r2, [r3, #4]
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80054f2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	685a      	ldr	r2, [r3, #4]
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005502:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	6859      	ldr	r1, [r3, #4]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800550e:	3b01      	subs	r3, #1
 8005510:	035a      	lsls	r2, r3, #13
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	430a      	orrs	r2, r1
 8005518:	605a      	str	r2, [r3, #4]
 800551a:	e007      	b.n	800552c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	685a      	ldr	r2, [r3, #4]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800552a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800553a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	69db      	ldr	r3, [r3, #28]
 8005546:	3b01      	subs	r3, #1
 8005548:	051a      	lsls	r2, r3, #20
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	430a      	orrs	r2, r1
 8005550:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	689a      	ldr	r2, [r3, #8]
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005560:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	6899      	ldr	r1, [r3, #8]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800556e:	025a      	lsls	r2, r3, #9
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	430a      	orrs	r2, r1
 8005576:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	689a      	ldr	r2, [r3, #8]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005586:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	6899      	ldr	r1, [r3, #8]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	695b      	ldr	r3, [r3, #20]
 8005592:	029a      	lsls	r2, r3, #10
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	430a      	orrs	r2, r1
 800559a:	609a      	str	r2, [r3, #8]
}
 800559c:	bf00      	nop
 800559e:	370c      	adds	r7, #12
 80055a0:	46bd      	mov	sp, r7
 80055a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a6:	4770      	bx	lr
 80055a8:	40012300 	.word	0x40012300
 80055ac:	0f000001 	.word	0x0f000001

080055b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80055b0:	b480      	push	{r7}
 80055b2:	b085      	sub	sp, #20
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	f003 0307 	and.w	r3, r3, #7
 80055be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80055c0:	4b0b      	ldr	r3, [pc, #44]	; (80055f0 <__NVIC_SetPriorityGrouping+0x40>)
 80055c2:	68db      	ldr	r3, [r3, #12]
 80055c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80055c6:	68ba      	ldr	r2, [r7, #8]
 80055c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80055cc:	4013      	ands	r3, r2
 80055ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80055d8:	4b06      	ldr	r3, [pc, #24]	; (80055f4 <__NVIC_SetPriorityGrouping+0x44>)
 80055da:	4313      	orrs	r3, r2
 80055dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80055de:	4a04      	ldr	r2, [pc, #16]	; (80055f0 <__NVIC_SetPriorityGrouping+0x40>)
 80055e0:	68bb      	ldr	r3, [r7, #8]
 80055e2:	60d3      	str	r3, [r2, #12]
}
 80055e4:	bf00      	nop
 80055e6:	3714      	adds	r7, #20
 80055e8:	46bd      	mov	sp, r7
 80055ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ee:	4770      	bx	lr
 80055f0:	e000ed00 	.word	0xe000ed00
 80055f4:	05fa0000 	.word	0x05fa0000

080055f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80055f8:	b480      	push	{r7}
 80055fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80055fc:	4b04      	ldr	r3, [pc, #16]	; (8005610 <__NVIC_GetPriorityGrouping+0x18>)
 80055fe:	68db      	ldr	r3, [r3, #12]
 8005600:	0a1b      	lsrs	r3, r3, #8
 8005602:	f003 0307 	and.w	r3, r3, #7
}
 8005606:	4618      	mov	r0, r3
 8005608:	46bd      	mov	sp, r7
 800560a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560e:	4770      	bx	lr
 8005610:	e000ed00 	.word	0xe000ed00

08005614 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005614:	b480      	push	{r7}
 8005616:	b083      	sub	sp, #12
 8005618:	af00      	add	r7, sp, #0
 800561a:	4603      	mov	r3, r0
 800561c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800561e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005622:	2b00      	cmp	r3, #0
 8005624:	db0b      	blt.n	800563e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005626:	79fb      	ldrb	r3, [r7, #7]
 8005628:	f003 021f 	and.w	r2, r3, #31
 800562c:	4907      	ldr	r1, [pc, #28]	; (800564c <__NVIC_EnableIRQ+0x38>)
 800562e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005632:	095b      	lsrs	r3, r3, #5
 8005634:	2001      	movs	r0, #1
 8005636:	fa00 f202 	lsl.w	r2, r0, r2
 800563a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800563e:	bf00      	nop
 8005640:	370c      	adds	r7, #12
 8005642:	46bd      	mov	sp, r7
 8005644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005648:	4770      	bx	lr
 800564a:	bf00      	nop
 800564c:	e000e100 	.word	0xe000e100

08005650 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005650:	b480      	push	{r7}
 8005652:	b083      	sub	sp, #12
 8005654:	af00      	add	r7, sp, #0
 8005656:	4603      	mov	r3, r0
 8005658:	6039      	str	r1, [r7, #0]
 800565a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800565c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005660:	2b00      	cmp	r3, #0
 8005662:	db0a      	blt.n	800567a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	b2da      	uxtb	r2, r3
 8005668:	490c      	ldr	r1, [pc, #48]	; (800569c <__NVIC_SetPriority+0x4c>)
 800566a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800566e:	0112      	lsls	r2, r2, #4
 8005670:	b2d2      	uxtb	r2, r2
 8005672:	440b      	add	r3, r1
 8005674:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005678:	e00a      	b.n	8005690 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	b2da      	uxtb	r2, r3
 800567e:	4908      	ldr	r1, [pc, #32]	; (80056a0 <__NVIC_SetPriority+0x50>)
 8005680:	79fb      	ldrb	r3, [r7, #7]
 8005682:	f003 030f 	and.w	r3, r3, #15
 8005686:	3b04      	subs	r3, #4
 8005688:	0112      	lsls	r2, r2, #4
 800568a:	b2d2      	uxtb	r2, r2
 800568c:	440b      	add	r3, r1
 800568e:	761a      	strb	r2, [r3, #24]
}
 8005690:	bf00      	nop
 8005692:	370c      	adds	r7, #12
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr
 800569c:	e000e100 	.word	0xe000e100
 80056a0:	e000ed00 	.word	0xe000ed00

080056a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80056a4:	b480      	push	{r7}
 80056a6:	b089      	sub	sp, #36	; 0x24
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	60f8      	str	r0, [r7, #12]
 80056ac:	60b9      	str	r1, [r7, #8]
 80056ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	f003 0307 	and.w	r3, r3, #7
 80056b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80056b8:	69fb      	ldr	r3, [r7, #28]
 80056ba:	f1c3 0307 	rsb	r3, r3, #7
 80056be:	2b04      	cmp	r3, #4
 80056c0:	bf28      	it	cs
 80056c2:	2304      	movcs	r3, #4
 80056c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80056c6:	69fb      	ldr	r3, [r7, #28]
 80056c8:	3304      	adds	r3, #4
 80056ca:	2b06      	cmp	r3, #6
 80056cc:	d902      	bls.n	80056d4 <NVIC_EncodePriority+0x30>
 80056ce:	69fb      	ldr	r3, [r7, #28]
 80056d0:	3b03      	subs	r3, #3
 80056d2:	e000      	b.n	80056d6 <NVIC_EncodePriority+0x32>
 80056d4:	2300      	movs	r3, #0
 80056d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80056d8:	f04f 32ff 	mov.w	r2, #4294967295
 80056dc:	69bb      	ldr	r3, [r7, #24]
 80056de:	fa02 f303 	lsl.w	r3, r2, r3
 80056e2:	43da      	mvns	r2, r3
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	401a      	ands	r2, r3
 80056e8:	697b      	ldr	r3, [r7, #20]
 80056ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80056ec:	f04f 31ff 	mov.w	r1, #4294967295
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	fa01 f303 	lsl.w	r3, r1, r3
 80056f6:	43d9      	mvns	r1, r3
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80056fc:	4313      	orrs	r3, r2
         );
}
 80056fe:	4618      	mov	r0, r3
 8005700:	3724      	adds	r7, #36	; 0x24
 8005702:	46bd      	mov	sp, r7
 8005704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005708:	4770      	bx	lr

0800570a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800570a:	b580      	push	{r7, lr}
 800570c:	b082      	sub	sp, #8
 800570e:	af00      	add	r7, sp, #0
 8005710:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005712:	6878      	ldr	r0, [r7, #4]
 8005714:	f7ff ff4c 	bl	80055b0 <__NVIC_SetPriorityGrouping>
}
 8005718:	bf00      	nop
 800571a:	3708      	adds	r7, #8
 800571c:	46bd      	mov	sp, r7
 800571e:	bd80      	pop	{r7, pc}

08005720 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005720:	b580      	push	{r7, lr}
 8005722:	b086      	sub	sp, #24
 8005724:	af00      	add	r7, sp, #0
 8005726:	4603      	mov	r3, r0
 8005728:	60b9      	str	r1, [r7, #8]
 800572a:	607a      	str	r2, [r7, #4]
 800572c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800572e:	2300      	movs	r3, #0
 8005730:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005732:	f7ff ff61 	bl	80055f8 <__NVIC_GetPriorityGrouping>
 8005736:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005738:	687a      	ldr	r2, [r7, #4]
 800573a:	68b9      	ldr	r1, [r7, #8]
 800573c:	6978      	ldr	r0, [r7, #20]
 800573e:	f7ff ffb1 	bl	80056a4 <NVIC_EncodePriority>
 8005742:	4602      	mov	r2, r0
 8005744:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005748:	4611      	mov	r1, r2
 800574a:	4618      	mov	r0, r3
 800574c:	f7ff ff80 	bl	8005650 <__NVIC_SetPriority>
}
 8005750:	bf00      	nop
 8005752:	3718      	adds	r7, #24
 8005754:	46bd      	mov	sp, r7
 8005756:	bd80      	pop	{r7, pc}

08005758 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b082      	sub	sp, #8
 800575c:	af00      	add	r7, sp, #0
 800575e:	4603      	mov	r3, r0
 8005760:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005766:	4618      	mov	r0, r3
 8005768:	f7ff ff54 	bl	8005614 <__NVIC_EnableIRQ>
}
 800576c:	bf00      	nop
 800576e:	3708      	adds	r7, #8
 8005770:	46bd      	mov	sp, r7
 8005772:	bd80      	pop	{r7, pc}

08005774 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b082      	sub	sp, #8
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d101      	bne.n	8005786 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8005782:	2301      	movs	r3, #1
 8005784:	e054      	b.n	8005830 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	7f5b      	ldrb	r3, [r3, #29]
 800578a:	b2db      	uxtb	r3, r3
 800578c:	2b00      	cmp	r3, #0
 800578e:	d105      	bne.n	800579c <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2200      	movs	r2, #0
 8005794:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8005796:	6878      	ldr	r0, [r7, #4]
 8005798:	f7fe fd22 	bl	80041e0 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2202      	movs	r2, #2
 80057a0:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	791b      	ldrb	r3, [r3, #4]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d10c      	bne.n	80057c4 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4a22      	ldr	r2, [pc, #136]	; (8005838 <HAL_CRC_Init+0xc4>)
 80057b0:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	689a      	ldr	r2, [r3, #8]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f022 0218 	bic.w	r2, r2, #24
 80057c0:	609a      	str	r2, [r3, #8]
 80057c2:	e00c      	b.n	80057de <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6899      	ldr	r1, [r3, #8]
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	68db      	ldr	r3, [r3, #12]
 80057cc:	461a      	mov	r2, r3
 80057ce:	6878      	ldr	r0, [r7, #4]
 80057d0:	f000 f834 	bl	800583c <HAL_CRCEx_Polynomial_Set>
 80057d4:	4603      	mov	r3, r0
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d001      	beq.n	80057de <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80057da:	2301      	movs	r3, #1
 80057dc:	e028      	b.n	8005830 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	795b      	ldrb	r3, [r3, #5]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d105      	bne.n	80057f2 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f04f 32ff 	mov.w	r2, #4294967295
 80057ee:	611a      	str	r2, [r3, #16]
 80057f0:	e004      	b.n	80057fc <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	687a      	ldr	r2, [r7, #4]
 80057f8:	6912      	ldr	r2, [r2, #16]
 80057fa:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	689b      	ldr	r3, [r3, #8]
 8005802:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	695a      	ldr	r2, [r3, #20]
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	430a      	orrs	r2, r1
 8005810:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	689b      	ldr	r3, [r3, #8]
 8005818:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	699a      	ldr	r2, [r3, #24]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	430a      	orrs	r2, r1
 8005826:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2201      	movs	r2, #1
 800582c:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800582e:	2300      	movs	r3, #0
}
 8005830:	4618      	mov	r0, r3
 8005832:	3708      	adds	r7, #8
 8005834:	46bd      	mov	sp, r7
 8005836:	bd80      	pop	{r7, pc}
 8005838:	04c11db7 	.word	0x04c11db7

0800583c <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800583c:	b480      	push	{r7}
 800583e:	b087      	sub	sp, #28
 8005840:	af00      	add	r7, sp, #0
 8005842:	60f8      	str	r0, [r7, #12]
 8005844:	60b9      	str	r1, [r7, #8]
 8005846:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005848:	2300      	movs	r3, #0
 800584a:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800584c:	231f      	movs	r3, #31
 800584e:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8005850:	bf00      	nop
 8005852:	693b      	ldr	r3, [r7, #16]
 8005854:	1e5a      	subs	r2, r3, #1
 8005856:	613a      	str	r2, [r7, #16]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d009      	beq.n	8005870 <HAL_CRCEx_Polynomial_Set+0x34>
 800585c:	693b      	ldr	r3, [r7, #16]
 800585e:	f003 031f 	and.w	r3, r3, #31
 8005862:	68ba      	ldr	r2, [r7, #8]
 8005864:	fa22 f303 	lsr.w	r3, r2, r3
 8005868:	f003 0301 	and.w	r3, r3, #1
 800586c:	2b00      	cmp	r3, #0
 800586e:	d0f0      	beq.n	8005852 <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2b18      	cmp	r3, #24
 8005874:	d846      	bhi.n	8005904 <HAL_CRCEx_Polynomial_Set+0xc8>
 8005876:	a201      	add	r2, pc, #4	; (adr r2, 800587c <HAL_CRCEx_Polynomial_Set+0x40>)
 8005878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800587c:	0800590b 	.word	0x0800590b
 8005880:	08005905 	.word	0x08005905
 8005884:	08005905 	.word	0x08005905
 8005888:	08005905 	.word	0x08005905
 800588c:	08005905 	.word	0x08005905
 8005890:	08005905 	.word	0x08005905
 8005894:	08005905 	.word	0x08005905
 8005898:	08005905 	.word	0x08005905
 800589c:	080058f9 	.word	0x080058f9
 80058a0:	08005905 	.word	0x08005905
 80058a4:	08005905 	.word	0x08005905
 80058a8:	08005905 	.word	0x08005905
 80058ac:	08005905 	.word	0x08005905
 80058b0:	08005905 	.word	0x08005905
 80058b4:	08005905 	.word	0x08005905
 80058b8:	08005905 	.word	0x08005905
 80058bc:	080058ed 	.word	0x080058ed
 80058c0:	08005905 	.word	0x08005905
 80058c4:	08005905 	.word	0x08005905
 80058c8:	08005905 	.word	0x08005905
 80058cc:	08005905 	.word	0x08005905
 80058d0:	08005905 	.word	0x08005905
 80058d4:	08005905 	.word	0x08005905
 80058d8:	08005905 	.word	0x08005905
 80058dc:	080058e1 	.word	0x080058e1
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	2b06      	cmp	r3, #6
 80058e4:	d913      	bls.n	800590e <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 80058e6:	2301      	movs	r3, #1
 80058e8:	75fb      	strb	r3, [r7, #23]
      }
      break;
 80058ea:	e010      	b.n	800590e <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 80058ec:	693b      	ldr	r3, [r7, #16]
 80058ee:	2b07      	cmp	r3, #7
 80058f0:	d90f      	bls.n	8005912 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 80058f2:	2301      	movs	r3, #1
 80058f4:	75fb      	strb	r3, [r7, #23]
      }
      break;
 80058f6:	e00c      	b.n	8005912 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 80058f8:	693b      	ldr	r3, [r7, #16]
 80058fa:	2b0f      	cmp	r3, #15
 80058fc:	d90b      	bls.n	8005916 <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 80058fe:	2301      	movs	r3, #1
 8005900:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8005902:	e008      	b.n	8005916 <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8005904:	2301      	movs	r3, #1
 8005906:	75fb      	strb	r3, [r7, #23]
      break;
 8005908:	e006      	b.n	8005918 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800590a:	bf00      	nop
 800590c:	e004      	b.n	8005918 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800590e:	bf00      	nop
 8005910:	e002      	b.n	8005918 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8005912:	bf00      	nop
 8005914:	e000      	b.n	8005918 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8005916:	bf00      	nop
  }
  if (status == HAL_OK)
 8005918:	7dfb      	ldrb	r3, [r7, #23]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d10d      	bne.n	800593a <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	68ba      	ldr	r2, [r7, #8]
 8005924:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	689b      	ldr	r3, [r3, #8]
 800592c:	f023 0118 	bic.w	r1, r3, #24
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	687a      	ldr	r2, [r7, #4]
 8005936:	430a      	orrs	r2, r1
 8005938:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800593a:	7dfb      	ldrb	r3, [r7, #23]
}
 800593c:	4618      	mov	r0, r3
 800593e:	371c      	adds	r7, #28
 8005940:	46bd      	mov	sp, r7
 8005942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005946:	4770      	bx	lr

08005948 <HAL_DAC_Init>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8005948:	b580      	push	{r7, lr}
 800594a:	b082      	sub	sp, #8
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d101      	bne.n	800595a <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8005956:	2301      	movs	r3, #1
 8005958:	e014      	b.n	8005984 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	791b      	ldrb	r3, [r3, #4]
 800595e:	b2db      	uxtb	r3, r3
 8005960:	2b00      	cmp	r3, #0
 8005962:	d105      	bne.n	8005970 <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED; 
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2200      	movs	r2, #0
 8005968:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800596a:	6878      	ldr	r0, [r7, #4]
 800596c:	f7fe fc58 	bl	8004220 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2202      	movs	r2, #2
 8005974:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	2200      	movs	r2, #0
 800597a:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2201      	movs	r2, #1
 8005980:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8005982:	2300      	movs	r3, #0
}
 8005984:	4618      	mov	r0, r3
 8005986:	3708      	adds	r7, #8
 8005988:	46bd      	mov	sp, r7
 800598a:	bd80      	pop	{r7, pc}

0800598c <HAL_DAC_IRQHandler>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b082      	sub	sp, #8
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
  /* Check underrun channel 1 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800599a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800599e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80059a2:	d118      	bne.n	80059d6 <HAL_DAC_IRQHandler+0x4a>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2204      	movs	r2, #4
 80059a8:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel1 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	691b      	ldr	r3, [r3, #16]
 80059ae:	f043 0201 	orr.w	r2, r3, #1
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80059be:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	681a      	ldr	r2, [r3, #0]
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80059ce:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80059d0:	6878      	ldr	r0, [r7, #4]
 80059d2:	f000 f825 	bl	8005a20 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  /* Check underrun channel 2 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80059e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80059e4:	d118      	bne.n	8005a18 <HAL_DAC_IRQHandler+0x8c>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2204      	movs	r2, #4
 80059ea:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel2 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	691b      	ldr	r3, [r3, #16]
 80059f0:	f043 0202 	orr.w	r2, r3, #2
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8005a00:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	681a      	ldr	r2, [r3, #0]
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8005a10:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8005a12:	6878      	ldr	r0, [r7, #4]
 8005a14:	f000 f85b 	bl	8005ace <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
}
 8005a18:	bf00      	nop
 8005a1a:	3708      	adds	r7, #8
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	bd80      	pop	{r7, pc}

08005a20 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005a20:	b480      	push	{r7}
 8005a22:	b083      	sub	sp, #12
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8005a28:	bf00      	nop
 8005a2a:	370c      	adds	r7, #12
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a32:	4770      	bx	lr

08005a34 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8005a34:	b480      	push	{r7}
 8005a36:	b087      	sub	sp, #28
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	60f8      	str	r0, [r7, #12]
 8005a3c:	60b9      	str	r1, [r7, #8]
 8005a3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8005a40:	2300      	movs	r3, #0
 8005a42:	617b      	str	r3, [r7, #20]
 8005a44:	2300      	movs	r3, #0
 8005a46:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	795b      	ldrb	r3, [r3, #5]
 8005a4c:	2b01      	cmp	r3, #1
 8005a4e:	d101      	bne.n	8005a54 <HAL_DAC_ConfigChannel+0x20>
 8005a50:	2302      	movs	r3, #2
 8005a52:	e036      	b.n	8005ac2 <HAL_DAC_ConfigChannel+0x8e>
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	2201      	movs	r2, #1
 8005a58:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	2202      	movs	r2, #2
 8005a5e:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8005a68:	f640 72fe 	movw	r2, #4094	; 0xffe
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a72:	43db      	mvns	r3, r3
 8005a74:	697a      	ldr	r2, [r7, #20]
 8005a76:	4013      	ands	r3, r2
 8005a78:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8005a7a:	68bb      	ldr	r3, [r7, #8]
 8005a7c:	681a      	ldr	r2, [r3, #0]
 8005a7e:	68bb      	ldr	r3, [r7, #8]
 8005a80:	685b      	ldr	r3, [r3, #4]
 8005a82:	4313      	orrs	r3, r2
 8005a84:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8005a86:	693a      	ldr	r2, [r7, #16]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a8e:	697a      	ldr	r2, [r7, #20]
 8005a90:	4313      	orrs	r3, r2
 8005a92:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	697a      	ldr	r2, [r7, #20]
 8005a9a:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	6819      	ldr	r1, [r3, #0]
 8005aa2:	22c0      	movs	r2, #192	; 0xc0
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8005aaa:	43da      	mvns	r2, r3
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	400a      	ands	r2, r1
 8005ab2:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	2200      	movs	r2, #0
 8005abe:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8005ac0:	2300      	movs	r3, #0
}
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	371c      	adds	r7, #28
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005acc:	4770      	bx	lr

08005ace <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005ace:	b480      	push	{r7}
 8005ad0:	b083      	sub	sp, #12
 8005ad2:	af00      	add	r7, sp, #0
 8005ad4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8005ad6:	bf00      	nop
 8005ad8:	370c      	adds	r7, #12
 8005ada:	46bd      	mov	sp, r7
 8005adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae0:	4770      	bx	lr
	...

08005ae4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b086      	sub	sp, #24
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005aec:	2300      	movs	r3, #0
 8005aee:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005af0:	f7ff f9e8 	bl	8004ec4 <HAL_GetTick>
 8005af4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d101      	bne.n	8005b00 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005afc:	2301      	movs	r3, #1
 8005afe:	e099      	b.n	8005c34 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2200      	movs	r2, #0
 8005b04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2202      	movs	r2, #2
 8005b0c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	681a      	ldr	r2, [r3, #0]
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f022 0201 	bic.w	r2, r2, #1
 8005b1e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005b20:	e00f      	b.n	8005b42 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005b22:	f7ff f9cf 	bl	8004ec4 <HAL_GetTick>
 8005b26:	4602      	mov	r2, r0
 8005b28:	693b      	ldr	r3, [r7, #16]
 8005b2a:	1ad3      	subs	r3, r2, r3
 8005b2c:	2b05      	cmp	r3, #5
 8005b2e:	d908      	bls.n	8005b42 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2220      	movs	r2, #32
 8005b34:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2203      	movs	r2, #3
 8005b3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005b3e:	2303      	movs	r3, #3
 8005b40:	e078      	b.n	8005c34 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f003 0301 	and.w	r3, r3, #1
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d1e8      	bne.n	8005b22 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005b58:	697a      	ldr	r2, [r7, #20]
 8005b5a:	4b38      	ldr	r3, [pc, #224]	; (8005c3c <HAL_DMA_Init+0x158>)
 8005b5c:	4013      	ands	r3, r2
 8005b5e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	685a      	ldr	r2, [r3, #4]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	689b      	ldr	r3, [r3, #8]
 8005b68:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005b6e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	691b      	ldr	r3, [r3, #16]
 8005b74:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	699b      	ldr	r3, [r3, #24]
 8005b80:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b86:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6a1b      	ldr	r3, [r3, #32]
 8005b8c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005b8e:	697a      	ldr	r2, [r7, #20]
 8005b90:	4313      	orrs	r3, r2
 8005b92:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b98:	2b04      	cmp	r3, #4
 8005b9a:	d107      	bne.n	8005bac <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	697a      	ldr	r2, [r7, #20]
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	697a      	ldr	r2, [r7, #20]
 8005bb2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	695b      	ldr	r3, [r3, #20]
 8005bba:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	f023 0307 	bic.w	r3, r3, #7
 8005bc2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bc8:	697a      	ldr	r2, [r7, #20]
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bd2:	2b04      	cmp	r3, #4
 8005bd4:	d117      	bne.n	8005c06 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bda:	697a      	ldr	r2, [r7, #20]
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d00e      	beq.n	8005c06 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005be8:	6878      	ldr	r0, [r7, #4]
 8005bea:	f000 f8bd 	bl	8005d68 <DMA_CheckFifoParam>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d008      	beq.n	8005c06 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2240      	movs	r2, #64	; 0x40
 8005bf8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2201      	movs	r2, #1
 8005bfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005c02:	2301      	movs	r3, #1
 8005c04:	e016      	b.n	8005c34 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	697a      	ldr	r2, [r7, #20]
 8005c0c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005c0e:	6878      	ldr	r0, [r7, #4]
 8005c10:	f000 f874 	bl	8005cfc <DMA_CalcBaseAndBitshift>
 8005c14:	4603      	mov	r3, r0
 8005c16:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c1c:	223f      	movs	r2, #63	; 0x3f
 8005c1e:	409a      	lsls	r2, r3
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2200      	movs	r2, #0
 8005c28:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2201      	movs	r2, #1
 8005c2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005c32:	2300      	movs	r3, #0
}
 8005c34:	4618      	mov	r0, r3
 8005c36:	3718      	adds	r7, #24
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	bd80      	pop	{r7, pc}
 8005c3c:	f010803f 	.word	0xf010803f

08005c40 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b084      	sub	sp, #16
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d101      	bne.n	8005c52 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8005c4e:	2301      	movs	r3, #1
 8005c50:	e050      	b.n	8005cf4 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005c58:	b2db      	uxtb	r3, r3
 8005c5a:	2b02      	cmp	r3, #2
 8005c5c:	d101      	bne.n	8005c62 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8005c5e:	2302      	movs	r3, #2
 8005c60:	e048      	b.n	8005cf4 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	681a      	ldr	r2, [r3, #0]
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f022 0201 	bic.w	r2, r2, #1
 8005c70:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	2200      	movs	r2, #0
 8005c78:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	2200      	movs	r2, #0
 8005c80:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	2200      	movs	r2, #0
 8005c88:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	2200      	movs	r2, #0
 8005c98:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	2221      	movs	r2, #33	; 0x21
 8005ca0:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005ca2:	6878      	ldr	r0, [r7, #4]
 8005ca4:	f000 f82a 	bl	8005cfc <DMA_CalcBaseAndBitshift>
 8005ca8:	4603      	mov	r3, r0
 8005caa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cb0:	223f      	movs	r2, #63	; 0x3f
 8005cb2:	409a      	lsls	r2, r3
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2200      	movs	r2, #0
 8005cbc:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2200      	movs	r2, #0
 8005cce:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2200      	movs	r2, #0
 8005ce0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	2200      	movs	r2, #0
 8005cee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005cf2:	2300      	movs	r3, #0
}
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	3710      	adds	r7, #16
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	bd80      	pop	{r7, pc}

08005cfc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b085      	sub	sp, #20
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	b2db      	uxtb	r3, r3
 8005d0a:	3b10      	subs	r3, #16
 8005d0c:	4a13      	ldr	r2, [pc, #76]	; (8005d5c <DMA_CalcBaseAndBitshift+0x60>)
 8005d0e:	fba2 2303 	umull	r2, r3, r2, r3
 8005d12:	091b      	lsrs	r3, r3, #4
 8005d14:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005d16:	4a12      	ldr	r2, [pc, #72]	; (8005d60 <DMA_CalcBaseAndBitshift+0x64>)
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	4413      	add	r3, r2
 8005d1c:	781b      	ldrb	r3, [r3, #0]
 8005d1e:	461a      	mov	r2, r3
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2b03      	cmp	r3, #3
 8005d28:	d908      	bls.n	8005d3c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	461a      	mov	r2, r3
 8005d30:	4b0c      	ldr	r3, [pc, #48]	; (8005d64 <DMA_CalcBaseAndBitshift+0x68>)
 8005d32:	4013      	ands	r3, r2
 8005d34:	1d1a      	adds	r2, r3, #4
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	659a      	str	r2, [r3, #88]	; 0x58
 8005d3a:	e006      	b.n	8005d4a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	461a      	mov	r2, r3
 8005d42:	4b08      	ldr	r3, [pc, #32]	; (8005d64 <DMA_CalcBaseAndBitshift+0x68>)
 8005d44:	4013      	ands	r3, r2
 8005d46:	687a      	ldr	r2, [r7, #4]
 8005d48:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005d4e:	4618      	mov	r0, r3
 8005d50:	3714      	adds	r7, #20
 8005d52:	46bd      	mov	sp, r7
 8005d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d58:	4770      	bx	lr
 8005d5a:	bf00      	nop
 8005d5c:	aaaaaaab 	.word	0xaaaaaaab
 8005d60:	080226e0 	.word	0x080226e0
 8005d64:	fffffc00 	.word	0xfffffc00

08005d68 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005d68:	b480      	push	{r7}
 8005d6a:	b085      	sub	sp, #20
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d70:	2300      	movs	r3, #0
 8005d72:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d78:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	699b      	ldr	r3, [r3, #24]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d11f      	bne.n	8005dc2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005d82:	68bb      	ldr	r3, [r7, #8]
 8005d84:	2b03      	cmp	r3, #3
 8005d86:	d855      	bhi.n	8005e34 <DMA_CheckFifoParam+0xcc>
 8005d88:	a201      	add	r2, pc, #4	; (adr r2, 8005d90 <DMA_CheckFifoParam+0x28>)
 8005d8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d8e:	bf00      	nop
 8005d90:	08005da1 	.word	0x08005da1
 8005d94:	08005db3 	.word	0x08005db3
 8005d98:	08005da1 	.word	0x08005da1
 8005d9c:	08005e35 	.word	0x08005e35
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005da4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d045      	beq.n	8005e38 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8005dac:	2301      	movs	r3, #1
 8005dae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005db0:	e042      	b.n	8005e38 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005db6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005dba:	d13f      	bne.n	8005e3c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005dc0:	e03c      	b.n	8005e3c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	699b      	ldr	r3, [r3, #24]
 8005dc6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005dca:	d121      	bne.n	8005e10 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005dcc:	68bb      	ldr	r3, [r7, #8]
 8005dce:	2b03      	cmp	r3, #3
 8005dd0:	d836      	bhi.n	8005e40 <DMA_CheckFifoParam+0xd8>
 8005dd2:	a201      	add	r2, pc, #4	; (adr r2, 8005dd8 <DMA_CheckFifoParam+0x70>)
 8005dd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dd8:	08005de9 	.word	0x08005de9
 8005ddc:	08005def 	.word	0x08005def
 8005de0:	08005de9 	.word	0x08005de9
 8005de4:	08005e01 	.word	0x08005e01
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005de8:	2301      	movs	r3, #1
 8005dea:	73fb      	strb	r3, [r7, #15]
      break;
 8005dec:	e02f      	b.n	8005e4e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005df2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d024      	beq.n	8005e44 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005dfe:	e021      	b.n	8005e44 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e04:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005e08:	d11e      	bne.n	8005e48 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005e0e:	e01b      	b.n	8005e48 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	2b02      	cmp	r3, #2
 8005e14:	d902      	bls.n	8005e1c <DMA_CheckFifoParam+0xb4>
 8005e16:	2b03      	cmp	r3, #3
 8005e18:	d003      	beq.n	8005e22 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005e1a:	e018      	b.n	8005e4e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8005e1c:	2301      	movs	r3, #1
 8005e1e:	73fb      	strb	r3, [r7, #15]
      break;
 8005e20:	e015      	b.n	8005e4e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e26:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d00e      	beq.n	8005e4c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8005e2e:	2301      	movs	r3, #1
 8005e30:	73fb      	strb	r3, [r7, #15]
      break;
 8005e32:	e00b      	b.n	8005e4c <DMA_CheckFifoParam+0xe4>
      break;
 8005e34:	bf00      	nop
 8005e36:	e00a      	b.n	8005e4e <DMA_CheckFifoParam+0xe6>
      break;
 8005e38:	bf00      	nop
 8005e3a:	e008      	b.n	8005e4e <DMA_CheckFifoParam+0xe6>
      break;
 8005e3c:	bf00      	nop
 8005e3e:	e006      	b.n	8005e4e <DMA_CheckFifoParam+0xe6>
      break;
 8005e40:	bf00      	nop
 8005e42:	e004      	b.n	8005e4e <DMA_CheckFifoParam+0xe6>
      break;
 8005e44:	bf00      	nop
 8005e46:	e002      	b.n	8005e4e <DMA_CheckFifoParam+0xe6>
      break;   
 8005e48:	bf00      	nop
 8005e4a:	e000      	b.n	8005e4e <DMA_CheckFifoParam+0xe6>
      break;
 8005e4c:	bf00      	nop
    }
  } 
  
  return status; 
 8005e4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e50:	4618      	mov	r0, r3
 8005e52:	3714      	adds	r7, #20
 8005e54:	46bd      	mov	sp, r7
 8005e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5a:	4770      	bx	lr

08005e5c <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b082      	sub	sp, #8
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d101      	bne.n	8005e6e <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	e039      	b.n	8005ee2 <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005e74:	b2db      	uxtb	r3, r3
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d106      	bne.n	8005e88 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8005e82:	6878      	ldr	r0, [r7, #4]
 8005e84:	f7fe fa14 	bl	80042b0 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2202      	movs	r2, #2
 8005e8c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	685a      	ldr	r2, [r3, #4]
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	430a      	orrs	r2, r1
 8005ea4:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005eac:	f023 0107 	bic.w	r1, r3, #7
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	689a      	ldr	r2, [r3, #8]
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	430a      	orrs	r2, r1
 8005eba:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005ec2:	4b0a      	ldr	r3, [pc, #40]	; (8005eec <HAL_DMA2D_Init+0x90>)
 8005ec4:	4013      	ands	r3, r2
 8005ec6:	687a      	ldr	r2, [r7, #4]
 8005ec8:	68d1      	ldr	r1, [r2, #12]
 8005eca:	687a      	ldr	r2, [r7, #4]
 8005ecc:	6812      	ldr	r2, [r2, #0]
 8005ece:	430b      	orrs	r3, r1
 8005ed0:	6413      	str	r3, [r2, #64]	; 0x40
  MODIFY_REG(hdma2d->Instance->OPFCCR,(DMA2D_OPFCCR_AI|DMA2D_OPFCCR_RBS), ((hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos) | (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2201      	movs	r2, #1
 8005edc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8005ee0:	2300      	movs	r3, #0
}
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	3708      	adds	r7, #8
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	bd80      	pop	{r7, pc}
 8005eea:	bf00      	nop
 8005eec:	ffffc000 	.word	0xffffc000

08005ef0 <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b086      	sub	sp, #24
 8005ef4:	af02      	add	r7, sp, #8
 8005ef6:	60f8      	str	r0, [r7, #12]
 8005ef8:	60b9      	str	r1, [r7, #8]
 8005efa:	607a      	str	r2, [r7, #4]
 8005efc:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005f04:	2b01      	cmp	r3, #1
 8005f06:	d101      	bne.n	8005f0c <HAL_DMA2D_Start+0x1c>
 8005f08:	2302      	movs	r3, #2
 8005f0a:	e018      	b.n	8005f3e <HAL_DMA2D_Start+0x4e>
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	2201      	movs	r2, #1
 8005f10:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	2202      	movs	r2, #2
 8005f18:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8005f1c:	69bb      	ldr	r3, [r7, #24]
 8005f1e:	9300      	str	r3, [sp, #0]
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	687a      	ldr	r2, [r7, #4]
 8005f24:	68b9      	ldr	r1, [r7, #8]
 8005f26:	68f8      	ldr	r0, [r7, #12]
 8005f28:	f000 f988 	bl	800623c <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	681a      	ldr	r2, [r3, #0]
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f042 0201 	orr.w	r2, r2, #1
 8005f3a:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8005f3c:	2300      	movs	r3, #0
}
 8005f3e:	4618      	mov	r0, r3
 8005f40:	3710      	adds	r7, #16
 8005f42:	46bd      	mov	sp, r7
 8005f44:	bd80      	pop	{r7, pc}

08005f46 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8005f46:	b580      	push	{r7, lr}
 8005f48:	b086      	sub	sp, #24
 8005f4a:	af00      	add	r7, sp, #0
 8005f4c:	6078      	str	r0, [r7, #4]
 8005f4e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8005f50:	2300      	movs	r3, #0
 8005f52:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f003 0301 	and.w	r3, r3, #1
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d056      	beq.n	8006010 <HAL_DMA2D_PollForTransfer+0xca>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 8005f62:	f7fe ffaf 	bl	8004ec4 <HAL_GetTick>
 8005f66:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8005f68:	e04b      	b.n	8006002 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	685b      	ldr	r3, [r3, #4]
 8005f70:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d023      	beq.n	8005fc4 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	f003 0320 	and.w	r3, r3, #32
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d005      	beq.n	8005f92 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f8a:	f043 0202 	orr.w	r2, r3, #2
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	f003 0301 	and.w	r3, r3, #1
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d005      	beq.n	8005fa8 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fa0:	f043 0201 	orr.w	r2, r3, #1
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	2221      	movs	r2, #33	; 0x21
 8005fae:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2204      	movs	r2, #4
 8005fb4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	e0a5      	b.n	8006110 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fca:	d01a      	beq.n	8006002 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8005fcc:	f7fe ff7a 	bl	8004ec4 <HAL_GetTick>
 8005fd0:	4602      	mov	r2, r0
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	1ad3      	subs	r3, r2, r3
 8005fd6:	683a      	ldr	r2, [r7, #0]
 8005fd8:	429a      	cmp	r2, r3
 8005fda:	d302      	bcc.n	8005fe2 <HAL_DMA2D_PollForTransfer+0x9c>
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d10f      	bne.n	8006002 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fe6:	f043 0220 	orr.w	r2, r3, #32
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2203      	movs	r2, #3
 8005ff2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8005ffe:	2303      	movs	r3, #3
 8006000:	e086      	b.n	8006110 <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	685b      	ldr	r3, [r3, #4]
 8006008:	f003 0302 	and.w	r3, r3, #2
 800600c:	2b00      	cmp	r3, #0
 800600e:	d0ac      	beq.n	8005f6a <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	69db      	ldr	r3, [r3, #28]
 8006016:	f003 0320 	and.w	r3, r3, #32
 800601a:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006022:	f003 0320 	and.w	r3, r3, #32
 8006026:	693a      	ldr	r2, [r7, #16]
 8006028:	4313      	orrs	r3, r2
 800602a:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 800602c:	693b      	ldr	r3, [r7, #16]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d061      	beq.n	80060f6 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8006032:	f7fe ff47 	bl	8004ec4 <HAL_GetTick>
 8006036:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8006038:	e056      	b.n	80060e8 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	685b      	ldr	r3, [r3, #4]
 8006040:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8006048:	2b00      	cmp	r3, #0
 800604a:	d02e      	beq.n	80060aa <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	f003 0308 	and.w	r3, r3, #8
 8006052:	2b00      	cmp	r3, #0
 8006054:	d005      	beq.n	8006062 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800605a:	f043 0204 	orr.w	r2, r3, #4
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	f003 0320 	and.w	r3, r3, #32
 8006068:	2b00      	cmp	r3, #0
 800606a:	d005      	beq.n	8006078 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006070:	f043 0202 	orr.w	r2, r3, #2
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	f003 0301 	and.w	r3, r3, #1
 800607e:	2b00      	cmp	r3, #0
 8006080:	d005      	beq.n	800608e <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006086:	f043 0201 	orr.w	r2, r3, #1
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	2229      	movs	r2, #41	; 0x29
 8006094:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2204      	movs	r2, #4
 800609a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2200      	movs	r2, #0
 80060a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 80060a6:	2301      	movs	r3, #1
 80060a8:	e032      	b.n	8006110 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060b0:	d01a      	beq.n	80060e8 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 80060b2:	f7fe ff07 	bl	8004ec4 <HAL_GetTick>
 80060b6:	4602      	mov	r2, r0
 80060b8:	697b      	ldr	r3, [r7, #20]
 80060ba:	1ad3      	subs	r3, r2, r3
 80060bc:	683a      	ldr	r2, [r7, #0]
 80060be:	429a      	cmp	r2, r3
 80060c0:	d302      	bcc.n	80060c8 <HAL_DMA2D_PollForTransfer+0x182>
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d10f      	bne.n	80060e8 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060cc:	f043 0220 	orr.w	r2, r3, #32
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2203      	movs	r2, #3
 80060d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2200      	movs	r2, #0
 80060e0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 80060e4:	2303      	movs	r3, #3
 80060e6:	e013      	b.n	8006110 <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	685b      	ldr	r3, [r3, #4]
 80060ee:	f003 0310 	and.w	r3, r3, #16
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d0a1      	beq.n	800603a <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	2212      	movs	r2, #18
 80060fc:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2201      	movs	r2, #1
 8006102:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2200      	movs	r2, #0
 800610a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800610e:	2300      	movs	r3, #0
}
 8006110:	4618      	mov	r0, r3
 8006112:	3718      	adds	r7, #24
 8006114:	46bd      	mov	sp, r7
 8006116:	bd80      	pop	{r7, pc}

08006118 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8006118:	b480      	push	{r7}
 800611a:	b087      	sub	sp, #28
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
 8006120:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006130:	2b01      	cmp	r3, #1
 8006132:	d101      	bne.n	8006138 <HAL_DMA2D_ConfigLayer+0x20>
 8006134:	2302      	movs	r3, #2
 8006136:	e079      	b.n	800622c <HAL_DMA2D_ConfigLayer+0x114>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2201      	movs	r2, #1
 800613c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2202      	movs	r2, #2
 8006144:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	011b      	lsls	r3, r3, #4
 800614c:	3318      	adds	r3, #24
 800614e:	687a      	ldr	r2, [r7, #4]
 8006150:	4413      	add	r3, r2
 8006152:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) |\
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	685a      	ldr	r2, [r3, #4]
 8006158:	693b      	ldr	r3, [r7, #16]
 800615a:	689b      	ldr	r3, [r3, #8]
 800615c:	041b      	lsls	r3, r3, #16
 800615e:	4313      	orrs	r3, r2
 8006160:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8006162:	4b35      	ldr	r3, [pc, #212]	; (8006238 <HAL_DMA2D_ConfigLayer+0x120>)
 8006164:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006166:	693b      	ldr	r3, [r7, #16]
 8006168:	685b      	ldr	r3, [r3, #4]
 800616a:	2b0a      	cmp	r3, #10
 800616c:	d003      	beq.n	8006176 <HAL_DMA2D_ConfigLayer+0x5e>
 800616e:	693b      	ldr	r3, [r7, #16]
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	2b09      	cmp	r3, #9
 8006174:	d107      	bne.n	8006186 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8006176:	693b      	ldr	r3, [r7, #16]
 8006178:	68db      	ldr	r3, [r3, #12]
 800617a:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800617e:	697a      	ldr	r2, [r7, #20]
 8006180:	4313      	orrs	r3, r2
 8006182:	617b      	str	r3, [r7, #20]
 8006184:	e005      	b.n	8006192 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8006186:	693b      	ldr	r3, [r7, #16]
 8006188:	68db      	ldr	r3, [r3, #12]
 800618a:	061b      	lsls	r3, r3, #24
 800618c:	697a      	ldr	r2, [r7, #20]
 800618e:	4313      	orrs	r3, r2
 8006190:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	2b00      	cmp	r3, #0
 8006196:	d120      	bne.n	80061da <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	43db      	mvns	r3, r3
 80061a2:	ea02 0103 	and.w	r1, r2, r3
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	697a      	ldr	r2, [r7, #20]
 80061ac:	430a      	orrs	r2, r1
 80061ae:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	693a      	ldr	r2, [r7, #16]
 80061b6:	6812      	ldr	r2, [r2, #0]
 80061b8:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80061ba:	693b      	ldr	r3, [r7, #16]
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	2b0a      	cmp	r3, #10
 80061c0:	d003      	beq.n	80061ca <HAL_DMA2D_ConfigLayer+0xb2>
 80061c2:	693b      	ldr	r3, [r7, #16]
 80061c4:	685b      	ldr	r3, [r3, #4]
 80061c6:	2b09      	cmp	r3, #9
 80061c8:	d127      	bne.n	800621a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 80061ca:	693b      	ldr	r3, [r7, #16]
 80061cc:	68da      	ldr	r2, [r3, #12]
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80061d6:	629a      	str	r2, [r3, #40]	; 0x28
 80061d8:	e01f      	b.n	800621a <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	69da      	ldr	r2, [r3, #28]
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	43db      	mvns	r3, r3
 80061e4:	ea02 0103 	and.w	r1, r2, r3
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	697a      	ldr	r2, [r7, #20]
 80061ee:	430a      	orrs	r2, r1
 80061f0:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	693a      	ldr	r2, [r7, #16]
 80061f8:	6812      	ldr	r2, [r2, #0]
 80061fa:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80061fc:	693b      	ldr	r3, [r7, #16]
 80061fe:	685b      	ldr	r3, [r3, #4]
 8006200:	2b0a      	cmp	r3, #10
 8006202:	d003      	beq.n	800620c <HAL_DMA2D_ConfigLayer+0xf4>
 8006204:	693b      	ldr	r3, [r7, #16]
 8006206:	685b      	ldr	r3, [r3, #4]
 8006208:	2b09      	cmp	r3, #9
 800620a:	d106      	bne.n	800621a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 800620c:	693b      	ldr	r3, [r7, #16]
 800620e:	68da      	ldr	r2, [r3, #12]
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8006218:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2201      	movs	r2, #1
 800621e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2200      	movs	r2, #0
 8006226:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800622a:	2300      	movs	r3, #0
}
 800622c:	4618      	mov	r0, r3
 800622e:	371c      	adds	r7, #28
 8006230:	46bd      	mov	sp, r7
 8006232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006236:	4770      	bx	lr
 8006238:	ff03000f 	.word	0xff03000f

0800623c <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 800623c:	b480      	push	{r7}
 800623e:	b08b      	sub	sp, #44	; 0x2c
 8006240:	af00      	add	r7, sp, #0
 8006242:	60f8      	str	r0, [r7, #12]
 8006244:	60b9      	str	r1, [r7, #8]
 8006246:	607a      	str	r2, [r7, #4]
 8006248:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006250:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	041a      	lsls	r2, r3, #16
 8006258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800625a:	431a      	orrs	r2, r3
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	430a      	orrs	r2, r1
 8006262:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	687a      	ldr	r2, [r7, #4]
 800626a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	685b      	ldr	r3, [r3, #4]
 8006270:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006274:	d174      	bne.n	8006360 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8006276:	68bb      	ldr	r3, [r7, #8]
 8006278:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800627c:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 800627e:	68bb      	ldr	r3, [r7, #8]
 8006280:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006284:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800628c:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 800628e:	68bb      	ldr	r3, [r7, #8]
 8006290:	b2db      	uxtb	r3, r3
 8006292:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	689b      	ldr	r3, [r3, #8]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d108      	bne.n	80062ae <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 800629c:	69ba      	ldr	r2, [r7, #24]
 800629e:	69fb      	ldr	r3, [r7, #28]
 80062a0:	431a      	orrs	r2, r3
 80062a2:	6a3b      	ldr	r3, [r7, #32]
 80062a4:	4313      	orrs	r3, r2
 80062a6:	697a      	ldr	r2, [r7, #20]
 80062a8:	4313      	orrs	r3, r2
 80062aa:	627b      	str	r3, [r7, #36]	; 0x24
 80062ac:	e053      	b.n	8006356 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	689b      	ldr	r3, [r3, #8]
 80062b2:	2b01      	cmp	r3, #1
 80062b4:	d106      	bne.n	80062c4 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 80062b6:	69ba      	ldr	r2, [r7, #24]
 80062b8:	69fb      	ldr	r3, [r7, #28]
 80062ba:	4313      	orrs	r3, r2
 80062bc:	697a      	ldr	r2, [r7, #20]
 80062be:	4313      	orrs	r3, r2
 80062c0:	627b      	str	r3, [r7, #36]	; 0x24
 80062c2:	e048      	b.n	8006356 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	689b      	ldr	r3, [r3, #8]
 80062c8:	2b02      	cmp	r3, #2
 80062ca:	d111      	bne.n	80062f0 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 80062cc:	69fb      	ldr	r3, [r7, #28]
 80062ce:	0cdb      	lsrs	r3, r3, #19
 80062d0:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 80062d2:	69bb      	ldr	r3, [r7, #24]
 80062d4:	0a9b      	lsrs	r3, r3, #10
 80062d6:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 80062d8:	697b      	ldr	r3, [r7, #20]
 80062da:	08db      	lsrs	r3, r3, #3
 80062dc:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 80062de:	69bb      	ldr	r3, [r7, #24]
 80062e0:	015a      	lsls	r2, r3, #5
 80062e2:	69fb      	ldr	r3, [r7, #28]
 80062e4:	02db      	lsls	r3, r3, #11
 80062e6:	4313      	orrs	r3, r2
 80062e8:	697a      	ldr	r2, [r7, #20]
 80062ea:	4313      	orrs	r3, r2
 80062ec:	627b      	str	r3, [r7, #36]	; 0x24
 80062ee:	e032      	b.n	8006356 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	689b      	ldr	r3, [r3, #8]
 80062f4:	2b03      	cmp	r3, #3
 80062f6:	d117      	bne.n	8006328 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 80062f8:	6a3b      	ldr	r3, [r7, #32]
 80062fa:	0fdb      	lsrs	r3, r3, #31
 80062fc:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 80062fe:	69fb      	ldr	r3, [r7, #28]
 8006300:	0cdb      	lsrs	r3, r3, #19
 8006302:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8006304:	69bb      	ldr	r3, [r7, #24]
 8006306:	0adb      	lsrs	r3, r3, #11
 8006308:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 800630a:	697b      	ldr	r3, [r7, #20]
 800630c:	08db      	lsrs	r3, r3, #3
 800630e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8006310:	69bb      	ldr	r3, [r7, #24]
 8006312:	015a      	lsls	r2, r3, #5
 8006314:	69fb      	ldr	r3, [r7, #28]
 8006316:	029b      	lsls	r3, r3, #10
 8006318:	431a      	orrs	r2, r3
 800631a:	6a3b      	ldr	r3, [r7, #32]
 800631c:	03db      	lsls	r3, r3, #15
 800631e:	4313      	orrs	r3, r2
 8006320:	697a      	ldr	r2, [r7, #20]
 8006322:	4313      	orrs	r3, r2
 8006324:	627b      	str	r3, [r7, #36]	; 0x24
 8006326:	e016      	b.n	8006356 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8006328:	6a3b      	ldr	r3, [r7, #32]
 800632a:	0f1b      	lsrs	r3, r3, #28
 800632c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 800632e:	69fb      	ldr	r3, [r7, #28]
 8006330:	0d1b      	lsrs	r3, r3, #20
 8006332:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8006334:	69bb      	ldr	r3, [r7, #24]
 8006336:	0b1b      	lsrs	r3, r3, #12
 8006338:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U );
 800633a:	697b      	ldr	r3, [r7, #20]
 800633c:	091b      	lsrs	r3, r3, #4
 800633e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8006340:	69bb      	ldr	r3, [r7, #24]
 8006342:	011a      	lsls	r2, r3, #4
 8006344:	69fb      	ldr	r3, [r7, #28]
 8006346:	021b      	lsls	r3, r3, #8
 8006348:	431a      	orrs	r2, r3
 800634a:	6a3b      	ldr	r3, [r7, #32]
 800634c:	031b      	lsls	r3, r3, #12
 800634e:	4313      	orrs	r3, r2
 8006350:	697a      	ldr	r2, [r7, #20]
 8006352:	4313      	orrs	r3, r2
 8006354:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800635c:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 800635e:	e003      	b.n	8006368 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	68ba      	ldr	r2, [r7, #8]
 8006366:	60da      	str	r2, [r3, #12]
}
 8006368:	bf00      	nop
 800636a:	372c      	adds	r7, #44	; 0x2c
 800636c:	46bd      	mov	sp, r7
 800636e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006372:	4770      	bx	lr

08006374 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b088      	sub	sp, #32
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0, phyreg = 0;
 800637c:	2300      	movs	r3, #0
 800637e:	61fb      	str	r3, [r7, #28]
 8006380:	2300      	movs	r3, #0
 8006382:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000;
 8006384:	4ba9      	ldr	r3, [pc, #676]	; (800662c <HAL_ETH_Init+0x2b8>)
 8006386:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0;
 8006388:	2300      	movs	r3, #0
 800638a:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 800638c:	2300      	movs	r3, #0
 800638e:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d101      	bne.n	800639a <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 8006396:	2301      	movs	r3, #1
 8006398:	e183      	b.n	80066a2 <HAL_ETH_Init+0x32e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80063a0:	b2db      	uxtb	r3, r3
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d106      	bne.n	80063b4 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2200      	movs	r2, #0
 80063aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80063ae:	6878      	ldr	r0, [r7, #4]
 80063b0:	f006 fa70 	bl	800c894 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80063b4:	4b9e      	ldr	r3, [pc, #632]	; (8006630 <HAL_ETH_Init+0x2bc>)
 80063b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063b8:	4a9d      	ldr	r2, [pc, #628]	; (8006630 <HAL_ETH_Init+0x2bc>)
 80063ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80063be:	6453      	str	r3, [r2, #68]	; 0x44
 80063c0:	4b9b      	ldr	r3, [pc, #620]	; (8006630 <HAL_ETH_Init+0x2bc>)
 80063c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80063c8:	60bb      	str	r3, [r7, #8]
 80063ca:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80063cc:	4b99      	ldr	r3, [pc, #612]	; (8006634 <HAL_ETH_Init+0x2c0>)
 80063ce:	685b      	ldr	r3, [r3, #4]
 80063d0:	4a98      	ldr	r2, [pc, #608]	; (8006634 <HAL_ETH_Init+0x2c0>)
 80063d2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80063d6:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80063d8:	4b96      	ldr	r3, [pc, #600]	; (8006634 <HAL_ETH_Init+0x2c0>)
 80063da:	685a      	ldr	r2, [r3, #4]
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6a1b      	ldr	r3, [r3, #32]
 80063e0:	4994      	ldr	r1, [pc, #592]	; (8006634 <HAL_ETH_Init+0x2c0>)
 80063e2:	4313      	orrs	r3, r2
 80063e4:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80063ee:	681a      	ldr	r2, [r3, #0]
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f042 0201 	orr.w	r2, r2, #1
 80063f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80063fc:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 80063fe:	f7fe fd61 	bl	8004ec4 <HAL_GetTick>
 8006402:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8006404:	e011      	b.n	800642a <HAL_ETH_Init+0xb6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 8006406:	f7fe fd5d 	bl	8004ec4 <HAL_GetTick>
 800640a:	4602      	mov	r2, r0
 800640c:	697b      	ldr	r3, [r7, #20]
 800640e:	1ad3      	subs	r3, r2, r3
 8006410:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8006414:	d909      	bls.n	800642a <HAL_ETH_Init+0xb6>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2203      	movs	r2, #3
 800641a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2200      	movs	r2, #0
 8006422:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
               
      return HAL_TIMEOUT;
 8006426:	2303      	movs	r3, #3
 8006428:	e13b      	b.n	80066a2 <HAL_ETH_Init+0x32e>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f003 0301 	and.w	r3, r3, #1
 8006438:	2b00      	cmp	r3, #0
 800643a:	d1e4      	bne.n	8006406 <HAL_ETH_Init+0x92>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tempreg = (heth->Instance)->MACMIIAR;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	691b      	ldr	r3, [r3, #16]
 8006442:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tempreg &= ETH_MACMIIAR_CR_MASK;
 8006444:	69fb      	ldr	r3, [r7, #28]
 8006446:	f023 031c 	bic.w	r3, r3, #28
 800644a:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 800644c:	f003 f9c8 	bl	80097e0 <HAL_RCC_GetHCLKFreq>
 8006450:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000)&&(hclk < 35000000))
 8006452:	69bb      	ldr	r3, [r7, #24]
 8006454:	4a78      	ldr	r2, [pc, #480]	; (8006638 <HAL_ETH_Init+0x2c4>)
 8006456:	4293      	cmp	r3, r2
 8006458:	d908      	bls.n	800646c <HAL_ETH_Init+0xf8>
 800645a:	69bb      	ldr	r3, [r7, #24]
 800645c:	4a77      	ldr	r2, [pc, #476]	; (800663c <HAL_ETH_Init+0x2c8>)
 800645e:	4293      	cmp	r3, r2
 8006460:	d804      	bhi.n	800646c <HAL_ETH_Init+0xf8>
  {
    /* CSR Clock Range between 20-35 MHz */
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8006462:	69fb      	ldr	r3, [r7, #28]
 8006464:	f043 0308 	orr.w	r3, r3, #8
 8006468:	61fb      	str	r3, [r7, #28]
 800646a:	e027      	b.n	80064bc <HAL_ETH_Init+0x148>
  }
  else if((hclk >= 35000000)&&(hclk < 60000000))
 800646c:	69bb      	ldr	r3, [r7, #24]
 800646e:	4a73      	ldr	r2, [pc, #460]	; (800663c <HAL_ETH_Init+0x2c8>)
 8006470:	4293      	cmp	r3, r2
 8006472:	d908      	bls.n	8006486 <HAL_ETH_Init+0x112>
 8006474:	69bb      	ldr	r3, [r7, #24]
 8006476:	4a72      	ldr	r2, [pc, #456]	; (8006640 <HAL_ETH_Init+0x2cc>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d804      	bhi.n	8006486 <HAL_ETH_Init+0x112>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 800647c:	69fb      	ldr	r3, [r7, #28]
 800647e:	f043 030c 	orr.w	r3, r3, #12
 8006482:	61fb      	str	r3, [r7, #28]
 8006484:	e01a      	b.n	80064bc <HAL_ETH_Init+0x148>
  }  
  else if((hclk >= 60000000)&&(hclk < 100000000))
 8006486:	69bb      	ldr	r3, [r7, #24]
 8006488:	4a6d      	ldr	r2, [pc, #436]	; (8006640 <HAL_ETH_Init+0x2cc>)
 800648a:	4293      	cmp	r3, r2
 800648c:	d903      	bls.n	8006496 <HAL_ETH_Init+0x122>
 800648e:	69bb      	ldr	r3, [r7, #24]
 8006490:	4a6c      	ldr	r2, [pc, #432]	; (8006644 <HAL_ETH_Init+0x2d0>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d911      	bls.n	80064ba <HAL_ETH_Init+0x146>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000)&&(hclk < 150000000))
 8006496:	69bb      	ldr	r3, [r7, #24]
 8006498:	4a6a      	ldr	r2, [pc, #424]	; (8006644 <HAL_ETH_Init+0x2d0>)
 800649a:	4293      	cmp	r3, r2
 800649c:	d908      	bls.n	80064b0 <HAL_ETH_Init+0x13c>
 800649e:	69bb      	ldr	r3, [r7, #24]
 80064a0:	4a69      	ldr	r2, [pc, #420]	; (8006648 <HAL_ETH_Init+0x2d4>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d804      	bhi.n	80064b0 <HAL_ETH_Init+0x13c>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 80064a6:	69fb      	ldr	r3, [r7, #28]
 80064a8:	f043 0304 	orr.w	r3, r3, #4
 80064ac:	61fb      	str	r3, [r7, #28]
 80064ae:	e005      	b.n	80064bc <HAL_ETH_Init+0x148>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 216000000)) */
  {
    /* CSR Clock Range between 150-216 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 80064b0:	69fb      	ldr	r3, [r7, #28]
 80064b2:	f043 0310 	orr.w	r3, r3, #16
 80064b6:	61fb      	str	r3, [r7, #28]
 80064b8:	e000      	b.n	80064bc <HAL_ETH_Init+0x148>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 80064ba:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	69fa      	ldr	r2, [r7, #28]
 80064c2:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 80064c4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80064c8:	2100      	movs	r1, #0
 80064ca:	6878      	ldr	r0, [r7, #4]
 80064cc:	f000 fc19 	bl	8006d02 <HAL_ETH_WritePHYRegister>
 80064d0:	4603      	mov	r3, r0
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d00b      	beq.n	80064ee <HAL_ETH_Init+0x17a>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 80064d6:	2301      	movs	r3, #1
 80064d8:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 80064da:	6939      	ldr	r1, [r7, #16]
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f000 fdcf 	bl	8007080 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	2201      	movs	r2, #1
 80064e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 80064ea:	2301      	movs	r3, #1
 80064ec:	e0d9      	b.n	80066a2 <HAL_ETH_Init+0x32e>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 80064ee:	20ff      	movs	r0, #255	; 0xff
 80064f0:	f7fe fcf4 	bl	8004edc <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	685b      	ldr	r3, [r3, #4]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	f000 80a7 	beq.w	800664c <HAL_ETH_Init+0x2d8>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80064fe:	f7fe fce1 	bl	8004ec4 <HAL_GetTick>
 8006502:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8006504:	f107 030c 	add.w	r3, r7, #12
 8006508:	461a      	mov	r2, r3
 800650a:	2101      	movs	r1, #1
 800650c:	6878      	ldr	r0, [r7, #4]
 800650e:	f000 fb90 	bl	8006c32 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 8006512:	f7fe fcd7 	bl	8004ec4 <HAL_GetTick>
 8006516:	4602      	mov	r2, r0
 8006518:	697b      	ldr	r3, [r7, #20]
 800651a:	1ad3      	subs	r3, r2, r3
 800651c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006520:	4293      	cmp	r3, r2
 8006522:	d90f      	bls.n	8006544 <HAL_ETH_Init+0x1d0>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8006524:	2301      	movs	r3, #1
 8006526:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8006528:	6939      	ldr	r1, [r7, #16]
 800652a:	6878      	ldr	r0, [r7, #4]
 800652c:	f000 fda8 	bl	8007080 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2201      	movs	r2, #1
 8006534:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2200      	movs	r2, #0
 800653c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8006540:	2303      	movs	r3, #3
 8006542:	e0ae      	b.n	80066a2 <HAL_ETH_Init+0x32e>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	f003 0304 	and.w	r3, r3, #4
 800654a:	2b00      	cmp	r3, #0
 800654c:	d0da      	beq.n	8006504 <HAL_ETH_Init+0x190>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 800654e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006552:	2100      	movs	r1, #0
 8006554:	6878      	ldr	r0, [r7, #4]
 8006556:	f000 fbd4 	bl	8006d02 <HAL_ETH_WritePHYRegister>
 800655a:	4603      	mov	r3, r0
 800655c:	2b00      	cmp	r3, #0
 800655e:	d00b      	beq.n	8006578 <HAL_ETH_Init+0x204>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8006560:	2301      	movs	r3, #1
 8006562:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8006564:	6939      	ldr	r1, [r7, #16]
 8006566:	6878      	ldr	r0, [r7, #4]
 8006568:	f000 fd8a 	bl	8007080 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2201      	movs	r2, #1
 8006570:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8006574:	2301      	movs	r3, #1
 8006576:	e094      	b.n	80066a2 <HAL_ETH_Init+0x32e>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8006578:	f7fe fca4 	bl	8004ec4 <HAL_GetTick>
 800657c:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800657e:	f107 030c 	add.w	r3, r7, #12
 8006582:	461a      	mov	r2, r3
 8006584:	2101      	movs	r1, #1
 8006586:	6878      	ldr	r0, [r7, #4]
 8006588:	f000 fb53 	bl	8006c32 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 800658c:	f7fe fc9a 	bl	8004ec4 <HAL_GetTick>
 8006590:	4602      	mov	r2, r0
 8006592:	697b      	ldr	r3, [r7, #20]
 8006594:	1ad3      	subs	r3, r2, r3
 8006596:	f241 3288 	movw	r2, #5000	; 0x1388
 800659a:	4293      	cmp	r3, r2
 800659c:	d90f      	bls.n	80065be <HAL_ETH_Init+0x24a>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 800659e:	2301      	movs	r3, #1
 80065a0:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 80065a2:	6939      	ldr	r1, [r7, #16]
 80065a4:	6878      	ldr	r0, [r7, #4]
 80065a6:	f000 fd6b 	bl	8007080 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2201      	movs	r2, #1
 80065ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2200      	movs	r2, #0
 80065b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 80065ba:	2303      	movs	r3, #3
 80065bc:	e071      	b.n	80066a2 <HAL_ETH_Init+0x32e>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	f003 0320 	and.w	r3, r3, #32
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d0da      	beq.n	800657e <HAL_ETH_Init+0x20a>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 80065c8:	f107 030c 	add.w	r3, r7, #12
 80065cc:	461a      	mov	r2, r3
 80065ce:	211f      	movs	r1, #31
 80065d0:	6878      	ldr	r0, [r7, #4]
 80065d2:	f000 fb2e 	bl	8006c32 <HAL_ETH_ReadPHYRegister>
 80065d6:	4603      	mov	r3, r0
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d00b      	beq.n	80065f4 <HAL_ETH_Init+0x280>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80065dc:	2301      	movs	r3, #1
 80065de:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80065e0:	6939      	ldr	r1, [r7, #16]
 80065e2:	6878      	ldr	r0, [r7, #4]
 80065e4:	f000 fd4c 	bl	8007080 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2201      	movs	r2, #1
 80065ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 80065f0:	2301      	movs	r3, #1
 80065f2:	e056      	b.n	80066a2 <HAL_ETH_Init+0x32e>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	f003 0310 	and.w	r3, r3, #16
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d004      	beq.n	8006608 <HAL_ETH_Init+0x294>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006604:	60da      	str	r2, [r3, #12]
 8006606:	e002      	b.n	800660e <HAL_ETH_Init+0x29a>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2200      	movs	r2, #0
 800660c:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	f003 0304 	and.w	r3, r3, #4
 8006614:	2b00      	cmp	r3, #0
 8006616:	d003      	beq.n	8006620 <HAL_ETH_Init+0x2ac>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2200      	movs	r2, #0
 800661c:	609a      	str	r2, [r3, #8]
 800661e:	e037      	b.n	8006690 <HAL_ETH_Init+0x31c>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006626:	609a      	str	r2, [r3, #8]
 8006628:	e032      	b.n	8006690 <HAL_ETH_Init+0x31c>
 800662a:	bf00      	nop
 800662c:	03938700 	.word	0x03938700
 8006630:	40023800 	.word	0x40023800
 8006634:	40013800 	.word	0x40013800
 8006638:	01312cff 	.word	0x01312cff
 800663c:	02160ebf 	.word	0x02160ebf
 8006640:	039386ff 	.word	0x039386ff
 8006644:	05f5e0ff 	.word	0x05f5e0ff
 8006648:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	68db      	ldr	r3, [r3, #12]
 8006650:	08db      	lsrs	r3, r3, #3
 8006652:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	689b      	ldr	r3, [r3, #8]
 8006658:	085b      	lsrs	r3, r3, #1
 800665a:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 800665c:	4313      	orrs	r3, r2
 800665e:	b29b      	uxth	r3, r3
 8006660:	461a      	mov	r2, r3
 8006662:	2100      	movs	r1, #0
 8006664:	6878      	ldr	r0, [r7, #4]
 8006666:	f000 fb4c 	bl	8006d02 <HAL_ETH_WritePHYRegister>
 800666a:	4603      	mov	r3, r0
 800666c:	2b00      	cmp	r3, #0
 800666e:	d00b      	beq.n	8006688 <HAL_ETH_Init+0x314>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8006670:	2301      	movs	r3, #1
 8006672:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8006674:	6939      	ldr	r1, [r7, #16]
 8006676:	6878      	ldr	r0, [r7, #4]
 8006678:	f000 fd02 	bl	8007080 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2201      	movs	r2, #1
 8006680:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 8006684:	2301      	movs	r3, #1
 8006686:	e00c      	b.n	80066a2 <HAL_ETH_Init+0x32e>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8006688:	f640 70ff 	movw	r0, #4095	; 0xfff
 800668c:	f7fe fc26 	bl	8004edc <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8006690:	6939      	ldr	r1, [r7, #16]
 8006692:	6878      	ldr	r0, [r7, #4]
 8006694:	f000 fcf4 	bl	8007080 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2201      	movs	r2, #1
 800669c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 80066a0:	2300      	movs	r3, #0
}
 80066a2:	4618      	mov	r0, r3
 80066a4:	3720      	adds	r7, #32
 80066a6:	46bd      	mov	sp, r7
 80066a8:	bd80      	pop	{r7, pc}
 80066aa:	bf00      	nop

080066ac <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 80066ac:	b480      	push	{r7}
 80066ae:	b087      	sub	sp, #28
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	60f8      	str	r0, [r7, #12]
 80066b4:	60b9      	str	r1, [r7, #8]
 80066b6:	607a      	str	r2, [r7, #4]
 80066b8:	603b      	str	r3, [r7, #0]
  uint32_t i = 0;
 80066ba:	2300      	movs	r3, #0
 80066bc:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80066c4:	2b01      	cmp	r3, #1
 80066c6:	d101      	bne.n	80066cc <HAL_ETH_DMATxDescListInit+0x20>
 80066c8:	2302      	movs	r3, #2
 80066ca:	e052      	b.n	8006772 <HAL_ETH_DMATxDescListInit+0xc6>
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	2201      	movs	r2, #1
 80066d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	2202      	movs	r2, #2
 80066d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	68ba      	ldr	r2, [r7, #8]
 80066e0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0; i < TxBuffCount; i++)
 80066e2:	2300      	movs	r3, #0
 80066e4:	617b      	str	r3, [r7, #20]
 80066e6:	e030      	b.n	800674a <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 80066e8:	697b      	ldr	r3, [r7, #20]
 80066ea:	015b      	lsls	r3, r3, #5
 80066ec:	68ba      	ldr	r2, [r7, #8]
 80066ee:	4413      	add	r3, r2
 80066f0:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 80066f2:	693b      	ldr	r3, [r7, #16]
 80066f4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80066f8:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 80066fa:	697b      	ldr	r3, [r7, #20]
 80066fc:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8006700:	fb02 f303 	mul.w	r3, r2, r3
 8006704:	687a      	ldr	r2, [r7, #4]
 8006706:	4413      	add	r3, r2
 8006708:	461a      	mov	r2, r3
 800670a:	693b      	ldr	r3, [r7, #16]
 800670c:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	69db      	ldr	r3, [r3, #28]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d105      	bne.n	8006722 <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 8006716:	693b      	ldr	r3, [r7, #16]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 800671e:	693b      	ldr	r3, [r7, #16]
 8006720:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1))
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	3b01      	subs	r3, #1
 8006726:	697a      	ldr	r2, [r7, #20]
 8006728:	429a      	cmp	r2, r3
 800672a:	d208      	bcs.n	800673e <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1);
 800672c:	697b      	ldr	r3, [r7, #20]
 800672e:	3301      	adds	r3, #1
 8006730:	015b      	lsls	r3, r3, #5
 8006732:	68ba      	ldr	r2, [r7, #8]
 8006734:	4413      	add	r3, r2
 8006736:	461a      	mov	r2, r3
 8006738:	693b      	ldr	r3, [r7, #16]
 800673a:	60da      	str	r2, [r3, #12]
 800673c:	e002      	b.n	8006744 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 800673e:	68ba      	ldr	r2, [r7, #8]
 8006740:	693b      	ldr	r3, [r7, #16]
 8006742:	60da      	str	r2, [r3, #12]
  for(i=0; i < TxBuffCount; i++)
 8006744:	697b      	ldr	r3, [r7, #20]
 8006746:	3301      	adds	r3, #1
 8006748:	617b      	str	r3, [r7, #20]
 800674a:	697a      	ldr	r2, [r7, #20]
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	429a      	cmp	r2, r3
 8006750:	d3ca      	bcc.n	80066e8 <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	6819      	ldr	r1, [r3, #0]
 8006756:	68ba      	ldr	r2, [r7, #8]
 8006758:	f241 0310 	movw	r3, #4112	; 0x1010
 800675c:	440b      	add	r3, r1
 800675e:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	2201      	movs	r2, #1
 8006764:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	2200      	movs	r2, #0
 800676c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8006770:	2300      	movs	r3, #0
}
 8006772:	4618      	mov	r0, r3
 8006774:	371c      	adds	r7, #28
 8006776:	46bd      	mov	sp, r7
 8006778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677c:	4770      	bx	lr

0800677e <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 800677e:	b480      	push	{r7}
 8006780:	b087      	sub	sp, #28
 8006782:	af00      	add	r7, sp, #0
 8006784:	60f8      	str	r0, [r7, #12]
 8006786:	60b9      	str	r1, [r7, #8]
 8006788:	607a      	str	r2, [r7, #4]
 800678a:	603b      	str	r3, [r7, #0]
  uint32_t i = 0;
 800678c:	2300      	movs	r3, #0
 800678e:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006796:	2b01      	cmp	r3, #1
 8006798:	d101      	bne.n	800679e <HAL_ETH_DMARxDescListInit+0x20>
 800679a:	2302      	movs	r3, #2
 800679c:	e056      	b.n	800684c <HAL_ETH_DMARxDescListInit+0xce>
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	2201      	movs	r2, #1
 80067a2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	2202      	movs	r2, #2
 80067aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	68ba      	ldr	r2, [r7, #8]
 80067b2:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0; i < RxBuffCount; i++)
 80067b4:	2300      	movs	r3, #0
 80067b6:	617b      	str	r3, [r7, #20]
 80067b8:	e034      	b.n	8006824 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 80067ba:	697b      	ldr	r3, [r7, #20]
 80067bc:	015b      	lsls	r3, r3, #5
 80067be:	68ba      	ldr	r2, [r7, #8]
 80067c0:	4413      	add	r3, r2
 80067c2:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 80067c4:	693b      	ldr	r3, [r7, #16]
 80067c6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80067ca:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 80067cc:	693b      	ldr	r3, [r7, #16]
 80067ce:	f244 52f4 	movw	r2, #17908	; 0x45f4
 80067d2:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 80067d4:	697b      	ldr	r3, [r7, #20]
 80067d6:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80067da:	fb02 f303 	mul.w	r3, r2, r3
 80067de:	687a      	ldr	r2, [r7, #4]
 80067e0:	4413      	add	r3, r2
 80067e2:	461a      	mov	r2, r3
 80067e4:	693b      	ldr	r3, [r7, #16]
 80067e6:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	699b      	ldr	r3, [r3, #24]
 80067ec:	2b01      	cmp	r3, #1
 80067ee:	d105      	bne.n	80067fc <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 80067f0:	693b      	ldr	r3, [r7, #16]
 80067f2:	685b      	ldr	r3, [r3, #4]
 80067f4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80067f8:	693b      	ldr	r3, [r7, #16]
 80067fa:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1))
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	3b01      	subs	r3, #1
 8006800:	697a      	ldr	r2, [r7, #20]
 8006802:	429a      	cmp	r2, r3
 8006804:	d208      	bcs.n	8006818 <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1); 
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	3301      	adds	r3, #1
 800680a:	015b      	lsls	r3, r3, #5
 800680c:	68ba      	ldr	r2, [r7, #8]
 800680e:	4413      	add	r3, r2
 8006810:	461a      	mov	r2, r3
 8006812:	693b      	ldr	r3, [r7, #16]
 8006814:	60da      	str	r2, [r3, #12]
 8006816:	e002      	b.n	800681e <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 8006818:	68ba      	ldr	r2, [r7, #8]
 800681a:	693b      	ldr	r3, [r7, #16]
 800681c:	60da      	str	r2, [r3, #12]
  for(i=0; i < RxBuffCount; i++)
 800681e:	697b      	ldr	r3, [r7, #20]
 8006820:	3301      	adds	r3, #1
 8006822:	617b      	str	r3, [r7, #20]
 8006824:	697a      	ldr	r2, [r7, #20]
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	429a      	cmp	r2, r3
 800682a:	d3c6      	bcc.n	80067ba <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	6819      	ldr	r1, [r3, #0]
 8006830:	68ba      	ldr	r2, [r7, #8]
 8006832:	f241 030c 	movw	r3, #4108	; 0x100c
 8006836:	440b      	add	r3, r1
 8006838:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	2201      	movs	r2, #1
 800683e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	2200      	movs	r2, #0
 8006846:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 800684a:	2300      	movs	r3, #0
}
 800684c:	4618      	mov	r0, r3
 800684e:	371c      	adds	r7, #28
 8006850:	46bd      	mov	sp, r7
 8006852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006856:	4770      	bx	lr

08006858 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 8006858:	b480      	push	{r7}
 800685a:	b087      	sub	sp, #28
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
 8006860:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0, size = 0, i = 0;
 8006862:	2300      	movs	r3, #0
 8006864:	617b      	str	r3, [r7, #20]
 8006866:	2300      	movs	r3, #0
 8006868:	60fb      	str	r3, [r7, #12]
 800686a:	2300      	movs	r3, #0
 800686c:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006874:	2b01      	cmp	r3, #1
 8006876:	d101      	bne.n	800687c <HAL_ETH_TransmitFrame+0x24>
 8006878:	2302      	movs	r3, #2
 800687a:	e0cd      	b.n	8006a18 <HAL_ETH_TransmitFrame+0x1c0>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2201      	movs	r2, #1
 8006880:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2202      	movs	r2, #2
 8006888:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0) 
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d109      	bne.n	80068a6 <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	2201      	movs	r2, #1
 8006896:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2200      	movs	r2, #0
 800689e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 80068a2:	2301      	movs	r3, #1
 80068a4:	e0b8      	b.n	8006a18 <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	da09      	bge.n	80068c4 <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2212      	movs	r2, #18
 80068b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2200      	movs	r2, #0
 80068bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 80068c0:	2301      	movs	r3, #1
 80068c2:	e0a9      	b.n	8006a18 <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d915      	bls.n	80068fa <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	4a54      	ldr	r2, [pc, #336]	; (8006a24 <HAL_ETH_TransmitFrame+0x1cc>)
 80068d2:	fba2 2303 	umull	r2, r3, r2, r3
 80068d6:	0a9b      	lsrs	r3, r3, #10
 80068d8:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 80068da:	683a      	ldr	r2, [r7, #0]
 80068dc:	4b51      	ldr	r3, [pc, #324]	; (8006a24 <HAL_ETH_TransmitFrame+0x1cc>)
 80068de:	fba3 1302 	umull	r1, r3, r3, r2
 80068e2:	0a9b      	lsrs	r3, r3, #10
 80068e4:	f240 51f4 	movw	r1, #1524	; 0x5f4
 80068e8:	fb01 f303 	mul.w	r3, r1, r3
 80068ec:	1ad3      	subs	r3, r2, r3
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d005      	beq.n	80068fe <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 80068f2:	697b      	ldr	r3, [r7, #20]
 80068f4:	3301      	adds	r3, #1
 80068f6:	617b      	str	r3, [r7, #20]
 80068f8:	e001      	b.n	80068fe <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1;
 80068fa:	2301      	movs	r3, #1
 80068fc:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1)
 80068fe:	697b      	ldr	r3, [r7, #20]
 8006900:	2b01      	cmp	r3, #1
 8006902:	d11c      	bne.n	800693e <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006908:	681a      	ldr	r2, [r3, #0]
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800690e:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 8006912:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006918:	683a      	ldr	r2, [r7, #0]
 800691a:	f3c2 020c 	ubfx	r2, r2, #0, #13
 800691e:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006924:	681a      	ldr	r2, [r3, #0]
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800692a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800692e:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006934:	68db      	ldr	r3, [r3, #12]
 8006936:	461a      	mov	r2, r3
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	62da      	str	r2, [r3, #44]	; 0x2c
 800693c:	e04b      	b.n	80069d6 <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0; i< bufcount; i++)
 800693e:	2300      	movs	r3, #0
 8006940:	613b      	str	r3, [r7, #16]
 8006942:	e044      	b.n	80069ce <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006948:	681a      	ldr	r2, [r3, #0]
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800694e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006952:	601a      	str	r2, [r3, #0]
      
      if (i == 0) 
 8006954:	693b      	ldr	r3, [r7, #16]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d107      	bne.n	800696a <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800695e:	681a      	ldr	r2, [r3, #0]
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006964:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006968:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800696e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8006972:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1))
 8006974:	697b      	ldr	r3, [r7, #20]
 8006976:	3b01      	subs	r3, #1
 8006978:	693a      	ldr	r2, [r7, #16]
 800697a:	429a      	cmp	r2, r3
 800697c:	d116      	bne.n	80069ac <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006982:	681a      	ldr	r2, [r3, #0]
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006988:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800698c:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 800698e:	697b      	ldr	r3, [r7, #20]
 8006990:	4a25      	ldr	r2, [pc, #148]	; (8006a28 <HAL_ETH_TransmitFrame+0x1d0>)
 8006992:	fb02 f203 	mul.w	r2, r2, r3
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	4413      	add	r3, r2
 800699a:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800699e:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069a4:	68fa      	ldr	r2, [r7, #12]
 80069a6:	f3c2 020c 	ubfx	r2, r2, #0, #13
 80069aa:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069b0:	681a      	ldr	r2, [r3, #0]
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069b6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80069ba:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069c0:	68db      	ldr	r3, [r3, #12]
 80069c2:	461a      	mov	r2, r3
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0; i< bufcount; i++)
 80069c8:	693b      	ldr	r3, [r7, #16]
 80069ca:	3301      	adds	r3, #1
 80069cc:	613b      	str	r3, [r7, #16]
 80069ce:	693a      	ldr	r2, [r7, #16]
 80069d0:	697b      	ldr	r3, [r7, #20]
 80069d2:	429a      	cmp	r2, r3
 80069d4:	d3b6      	bcc.n	8006944 <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681a      	ldr	r2, [r3, #0]
 80069da:	f241 0314 	movw	r3, #4116	; 0x1014
 80069de:	4413      	add	r3, r2
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f003 0304 	and.w	r3, r3, #4
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d00d      	beq.n	8006a06 <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681a      	ldr	r2, [r3, #0]
 80069ee:	f241 0314 	movw	r3, #4116	; 0x1014
 80069f2:	4413      	add	r3, r2
 80069f4:	2204      	movs	r2, #4
 80069f6:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681a      	ldr	r2, [r3, #0]
 80069fc:	f241 0304 	movw	r3, #4100	; 0x1004
 8006a00:	4413      	add	r3, r2
 8006a02:	2200      	movs	r2, #0
 8006a04:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	2201      	movs	r2, #1
 8006a0a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2200      	movs	r2, #0
 8006a12:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8006a16:	2300      	movs	r3, #0
}
 8006a18:	4618      	mov	r0, r3
 8006a1a:	371c      	adds	r7, #28
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a22:	4770      	bx	lr
 8006a24:	ac02b00b 	.word	0xac02b00b
 8006a28:	fffffa0c 	.word	0xfffffa0c

08006a2c <HAL_ETH_GetReceivedFrame_IT>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth)
{
 8006a2c:	b480      	push	{r7}
 8006a2e:	b085      	sub	sp, #20
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
  uint32_t descriptorscancounter = 0;
 8006a34:	2300      	movs	r3, #0
 8006a36:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006a3e:	2b01      	cmp	r3, #1
 8006a40:	d101      	bne.n	8006a46 <HAL_ETH_GetReceivedFrame_IT+0x1a>
 8006a42:	2302      	movs	r3, #2
 8006a44:	e074      	b.n	8006b30 <HAL_ETH_GetReceivedFrame_IT+0x104>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2201      	movs	r2, #1
 8006a4a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set ETH HAL State to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2202      	movs	r2, #2
 8006a52:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Scan descriptors owned by CPU */
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8006a56:	e05a      	b.n	8006b0e <HAL_ETH_GetReceivedFrame_IT+0xe2>
  {
    /* Just for security */
    descriptorscancounter++;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	3301      	adds	r3, #1
 8006a5c:	60fb      	str	r3, [r7, #12]
    
    /* Check if first segment in frame */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)) */  
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a6c:	d10d      	bne.n	8006a8a <HAL_ETH_GetReceivedFrame_IT+0x5e>
    { 
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	631a      	str	r2, [r3, #48]	; 0x30
      heth->RxFrameInfos.SegCount = 1;   
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2201      	movs	r2, #1
 8006a7a:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a80:	68db      	ldr	r3, [r3, #12]
 8006a82:	461a      	mov	r2, r3
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	629a      	str	r2, [r3, #40]	; 0x28
 8006a88:	e041      	b.n	8006b0e <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Check if intermediate segment */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)&& ((heth->RxDesc->Status & ETH_DMARXDESC_FS) == (uint32_t)RESET)) */
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d10b      	bne.n	8006ab0 <HAL_ETH_GetReceivedFrame_IT+0x84>
    {
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a9c:	1c5a      	adds	r2, r3, #1
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006aa6:	68db      	ldr	r3, [r3, #12]
 8006aa8:	461a      	mov	r2, r3
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	629a      	str	r2, [r3, #40]	; 0x28
 8006aae:	e02e      	b.n	8006b0e <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Should be last segment */
    else
    { 
      /* Last segment */
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006abc:	1c5a      	adds	r2, r3, #1
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos.SegCount) == 1)
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ac6:	2b01      	cmp	r3, #1
 8006ac8:	d103      	bne.n	8006ad2 <HAL_ETH_GetReceivedFrame_IT+0xa6>
      {
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	0c1b      	lsrs	r3, r3, #16
 8006ada:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8006ade:	1f1a      	subs	r2, r3, #4
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */ 
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ae8:	689a      	ldr	r2, [r3, #8]
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Point to next descriptor */      
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006af2:	68db      	ldr	r3, [r3, #12]
 8006af4:	461a      	mov	r2, r3
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2201      	movs	r2, #1
 8006afe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	2200      	movs	r2, #0
 8006b06:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
      /* Return function status */
      return HAL_OK;
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	e010      	b.n	8006b30 <HAL_ETH_GetReceivedFrame_IT+0x104>
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	db02      	blt.n	8006b1e <HAL_ETH_GetReceivedFrame_IT+0xf2>
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	2b03      	cmp	r3, #3
 8006b1c:	d99c      	bls.n	8006a58 <HAL_ETH_GetReceivedFrame_IT+0x2c>
    }
  }

  /* Set HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2201      	movs	r2, #1
 8006b22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2200      	movs	r2, #0
 8006b2a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 8006b2e:	2301      	movs	r3, #1
}
 8006b30:	4618      	mov	r0, r3
 8006b32:	3714      	adds	r7, #20
 8006b34:	46bd      	mov	sp, r7
 8006b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3a:	4770      	bx	lr

08006b3c <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8006b3c:	b580      	push	{r7, lr}
 8006b3e:	b082      	sub	sp, #8
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681a      	ldr	r2, [r3, #0]
 8006b48:	f241 0314 	movw	r3, #4116	; 0x1014
 8006b4c:	4413      	add	r3, r2
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b54:	2b40      	cmp	r3, #64	; 0x40
 8006b56:	d112      	bne.n	8006b7e <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8006b58:	6878      	ldr	r0, [r7, #4]
 8006b5a:	f005 ff3d 	bl	800c9d8 <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    
     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681a      	ldr	r2, [r3, #0]
 8006b62:	f241 0314 	movw	r3, #4116	; 0x1014
 8006b66:	4413      	add	r3, r2
 8006b68:	2240      	movs	r2, #64	; 0x40
 8006b6a:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2201      	movs	r2, #1
 8006b70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2200      	movs	r2, #0
 8006b78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006b7c:	e01b      	b.n	8006bb6 <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681a      	ldr	r2, [r3, #0]
 8006b82:	f241 0314 	movw	r3, #4116	; 0x1014
 8006b86:	4413      	add	r3, r2
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f003 0301 	and.w	r3, r3, #1
 8006b8e:	2b01      	cmp	r3, #1
 8006b90:	d111      	bne.n	8006bb6 <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8006b92:	6878      	ldr	r0, [r7, #4]
 8006b94:	f000 f839 	bl	8006c0a <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681a      	ldr	r2, [r3, #0]
 8006b9c:	f241 0314 	movw	r3, #4116	; 0x1014
 8006ba0:	4413      	add	r3, r2
 8006ba2:	2201      	movs	r2, #1
 8006ba4:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2201      	movs	r2, #1
 8006baa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681a      	ldr	r2, [r3, #0]
 8006bba:	f241 0314 	movw	r3, #4116	; 0x1014
 8006bbe:	4413      	add	r3, r2
 8006bc0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006bc4:	601a      	str	r2, [r3, #0]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681a      	ldr	r2, [r3, #0]
 8006bca:	f241 0314 	movw	r3, #4116	; 0x1014
 8006bce:	4413      	add	r3, r2
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006bd6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006bda:	d112      	bne.n	8006c02 <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8006bdc:	6878      	ldr	r0, [r7, #4]
 8006bde:	f000 f81e 	bl	8006c1e <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681a      	ldr	r2, [r3, #0]
 8006be6:	f241 0314 	movw	r3, #4116	; 0x1014
 8006bea:	4413      	add	r3, r2
 8006bec:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8006bf0:	601a      	str	r2, [r3, #0]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2201      	movs	r2, #1
 8006bf6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 8006c02:	bf00      	nop
 8006c04:	3708      	adds	r7, #8
 8006c06:	46bd      	mov	sp, r7
 8006c08:	bd80      	pop	{r7, pc}

08006c0a <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8006c0a:	b480      	push	{r7}
 8006c0c:	b083      	sub	sp, #12
 8006c0e:	af00      	add	r7, sp, #0
 8006c10:	6078      	str	r0, [r7, #4]
  UNUSED(heth);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8006c12:	bf00      	nop
 8006c14:	370c      	adds	r7, #12
 8006c16:	46bd      	mov	sp, r7
 8006c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1c:	4770      	bx	lr

08006c1e <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8006c1e:	b480      	push	{r7}
 8006c20:	b083      	sub	sp, #12
 8006c22:	af00      	add	r7, sp, #0
 8006c24:	6078      	str	r0, [r7, #4]
  UNUSED(heth);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_ErrorCallback could be implemented in the user file
  */ 
}
 8006c26:	bf00      	nop
 8006c28:	370c      	adds	r7, #12
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c30:	4770      	bx	lr

08006c32 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8006c32:	b580      	push	{r7, lr}
 8006c34:	b086      	sub	sp, #24
 8006c36:	af00      	add	r7, sp, #0
 8006c38:	60f8      	str	r0, [r7, #12]
 8006c3a:	460b      	mov	r3, r1
 8006c3c:	607a      	str	r2, [r7, #4]
 8006c3e:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;     
 8006c40:	2300      	movs	r3, #0
 8006c42:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8006c44:	2300      	movs	r3, #0
 8006c46:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006c4e:	b2db      	uxtb	r3, r3
 8006c50:	2b82      	cmp	r3, #130	; 0x82
 8006c52:	d101      	bne.n	8006c58 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8006c54:	2302      	movs	r3, #2
 8006c56:	e050      	b.n	8006cfa <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	2282      	movs	r2, #130	; 0x82
 8006c5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	691b      	ldr	r3, [r3, #16]
 8006c66:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8006c68:	697b      	ldr	r3, [r7, #20]
 8006c6a:	f003 031c 	and.w	r3, r3, #28
 8006c6e:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	8a1b      	ldrh	r3, [r3, #16]
 8006c74:	02db      	lsls	r3, r3, #11
 8006c76:	b29b      	uxth	r3, r3
 8006c78:	697a      	ldr	r2, [r7, #20]
 8006c7a:	4313      	orrs	r3, r2
 8006c7c:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8006c7e:	897b      	ldrh	r3, [r7, #10]
 8006c80:	019b      	lsls	r3, r3, #6
 8006c82:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8006c86:	697a      	ldr	r2, [r7, #20]
 8006c88:	4313      	orrs	r3, r2
 8006c8a:	617b      	str	r3, [r7, #20]
  tmpreg &= ~ETH_MACMIIAR_MW;                                           /* Set the read mode            */
 8006c8c:	697b      	ldr	r3, [r7, #20]
 8006c8e:	f023 0302 	bic.w	r3, r3, #2
 8006c92:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 8006c94:	697b      	ldr	r3, [r7, #20]
 8006c96:	f043 0301 	orr.w	r3, r3, #1
 8006c9a:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	697a      	ldr	r2, [r7, #20]
 8006ca2:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8006ca4:	f7fe f90e 	bl	8004ec4 <HAL_GetTick>
 8006ca8:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8006caa:	e015      	b.n	8006cd8 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8006cac:	f7fe f90a 	bl	8004ec4 <HAL_GetTick>
 8006cb0:	4602      	mov	r2, r0
 8006cb2:	693b      	ldr	r3, [r7, #16]
 8006cb4:	1ad3      	subs	r3, r2, r3
 8006cb6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006cba:	d309      	bcc.n	8006cd0 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	2201      	movs	r2, #1
 8006cc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8006ccc:	2303      	movs	r3, #3
 8006cce:	e014      	b.n	8006cfa <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	691b      	ldr	r3, [r3, #16]
 8006cd6:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8006cd8:	697b      	ldr	r3, [r7, #20]
 8006cda:	f003 0301 	and.w	r3, r3, #1
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d1e4      	bne.n	8006cac <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	695b      	ldr	r3, [r3, #20]
 8006ce8:	b29b      	uxth	r3, r3
 8006cea:	461a      	mov	r2, r3
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	2201      	movs	r2, #1
 8006cf4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8006cf8:	2300      	movs	r3, #0
}
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	3718      	adds	r7, #24
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	bd80      	pop	{r7, pc}

08006d02 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8006d02:	b580      	push	{r7, lr}
 8006d04:	b086      	sub	sp, #24
 8006d06:	af00      	add	r7, sp, #0
 8006d08:	60f8      	str	r0, [r7, #12]
 8006d0a:	460b      	mov	r3, r1
 8006d0c:	607a      	str	r2, [r7, #4]
 8006d0e:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;
 8006d10:	2300      	movs	r3, #0
 8006d12:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8006d14:	2300      	movs	r3, #0
 8006d16:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006d1e:	b2db      	uxtb	r3, r3
 8006d20:	2b42      	cmp	r3, #66	; 0x42
 8006d22:	d101      	bne.n	8006d28 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8006d24:	2302      	movs	r3, #2
 8006d26:	e04e      	b.n	8006dc6 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	2242      	movs	r2, #66	; 0x42
 8006d2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	691b      	ldr	r3, [r3, #16]
 8006d36:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8006d38:	697b      	ldr	r3, [r7, #20]
 8006d3a:	f003 031c 	and.w	r3, r3, #28
 8006d3e:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	8a1b      	ldrh	r3, [r3, #16]
 8006d44:	02db      	lsls	r3, r3, #11
 8006d46:	b29b      	uxth	r3, r3
 8006d48:	697a      	ldr	r2, [r7, #20]
 8006d4a:	4313      	orrs	r3, r2
 8006d4c:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8006d4e:	897b      	ldrh	r3, [r7, #10]
 8006d50:	019b      	lsls	r3, r3, #6
 8006d52:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8006d56:	697a      	ldr	r2, [r7, #20]
 8006d58:	4313      	orrs	r3, r2
 8006d5a:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MW;                                          /* Set the write mode */
 8006d5c:	697b      	ldr	r3, [r7, #20]
 8006d5e:	f043 0302 	orr.w	r3, r3, #2
 8006d62:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 8006d64:	697b      	ldr	r3, [r7, #20]
 8006d66:	f043 0301 	orr.w	r3, r3, #1
 8006d6a:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	b29a      	uxth	r2, r3
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	697a      	ldr	r2, [r7, #20]
 8006d7c:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8006d7e:	f7fe f8a1 	bl	8004ec4 <HAL_GetTick>
 8006d82:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8006d84:	e015      	b.n	8006db2 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8006d86:	f7fe f89d 	bl	8004ec4 <HAL_GetTick>
 8006d8a:	4602      	mov	r2, r0
 8006d8c:	693b      	ldr	r3, [r7, #16]
 8006d8e:	1ad3      	subs	r3, r2, r3
 8006d90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d94:	d309      	bcc.n	8006daa <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	2201      	movs	r2, #1
 8006d9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	2200      	movs	r2, #0
 8006da2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8006da6:	2303      	movs	r3, #3
 8006da8:	e00d      	b.n	8006dc6 <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	691b      	ldr	r3, [r3, #16]
 8006db0:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	f003 0301 	and.w	r3, r3, #1
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d1e4      	bne.n	8006d86 <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	2201      	movs	r2, #1
 8006dc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 8006dc4:	2300      	movs	r3, #0
}
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	3718      	adds	r7, #24
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	bd80      	pop	{r7, pc}

08006dce <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 8006dce:	b580      	push	{r7, lr}
 8006dd0:	b082      	sub	sp, #8
 8006dd2:	af00      	add	r7, sp, #0
 8006dd4:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006ddc:	2b01      	cmp	r3, #1
 8006dde:	d101      	bne.n	8006de4 <HAL_ETH_Start+0x16>
 8006de0:	2302      	movs	r3, #2
 8006de2:	e01f      	b.n	8006e24 <HAL_ETH_Start+0x56>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2201      	movs	r2, #1
 8006de8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2202      	movs	r2, #2
 8006df0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 8006df4:	6878      	ldr	r0, [r7, #4]
 8006df6:	f000 fb45 	bl	8007484 <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 8006dfa:	6878      	ldr	r0, [r7, #4]
 8006dfc:	f000 fb7c 	bl	80074f8 <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8006e00:	6878      	ldr	r0, [r7, #4]
 8006e02:	f000 fc13 	bl	800762c <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 8006e06:	6878      	ldr	r0, [r7, #4]
 8006e08:	f000 fbb0 	bl	800756c <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 8006e0c:	6878      	ldr	r0, [r7, #4]
 8006e0e:	f000 fbdd 	bl	80075cc <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2201      	movs	r2, #1
 8006e16:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8006e22:	2300      	movs	r3, #0
}
 8006e24:	4618      	mov	r0, r3
 8006e26:	3708      	adds	r7, #8
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	bd80      	pop	{r7, pc}

08006e2c <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{  
 8006e2c:	b580      	push	{r7, lr}
 8006e2e:	b082      	sub	sp, #8
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006e3a:	2b01      	cmp	r3, #1
 8006e3c:	d101      	bne.n	8006e42 <HAL_ETH_Stop+0x16>
 8006e3e:	2302      	movs	r3, #2
 8006e40:	e01f      	b.n	8006e82 <HAL_ETH_Stop+0x56>
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2201      	movs	r2, #1
 8006e46:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2202      	movs	r2, #2
 8006e4e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 8006e52:	6878      	ldr	r0, [r7, #4]
 8006e54:	f000 fba2 	bl	800759c <ETH_DMATransmissionDisable>
  
  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 8006e58:	6878      	ldr	r0, [r7, #4]
 8006e5a:	f000 fbcf 	bl	80075fc <ETH_DMAReceptionDisable>
  
  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 8006e5e:	6878      	ldr	r0, [r7, #4]
 8006e60:	f000 fb67 	bl	8007532 <ETH_MACReceptionDisable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8006e64:	6878      	ldr	r0, [r7, #4]
 8006e66:	f000 fbe1 	bl	800762c <ETH_FlushTransmitFIFO>
  
  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 8006e6a:	6878      	ldr	r0, [r7, #4]
 8006e6c:	f000 fb27 	bl	80074be <ETH_MACTransmissionDisable>
  
  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2201      	movs	r2, #1
 8006e74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8006e80:	2300      	movs	r3, #0
}
 8006e82:	4618      	mov	r0, r3
 8006e84:	3708      	adds	r7, #8
 8006e86:	46bd      	mov	sp, r7
 8006e88:	bd80      	pop	{r7, pc}
	...

08006e8c <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b084      	sub	sp, #16
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
 8006e94:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8006e96:	2300      	movs	r3, #0
 8006e98:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006ea0:	2b01      	cmp	r3, #1
 8006ea2:	d101      	bne.n	8006ea8 <HAL_ETH_ConfigMAC+0x1c>
 8006ea4:	2302      	movs	r3, #2
 8006ea6:	e0e4      	b.n	8007072 <HAL_ETH_ConfigMAC+0x1e6>
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2201      	movs	r2, #1
 8006eac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State= HAL_ETH_STATE_BUSY;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2202      	movs	r2, #2
 8006eb4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
  
  if (macconf != NULL)
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	f000 80b1 	beq.w	8007022 <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
    
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg = (heth->Instance)->MACCR;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg &= ETH_MACCR_CLEAR_MASK;
 8006ec8:	68fa      	ldr	r2, [r7, #12]
 8006eca:	4b6c      	ldr	r3, [pc, #432]	; (800707c <HAL_ETH_ConfigMAC+0x1f0>)
 8006ecc:	4013      	ands	r3, r2
 8006ece:	60fb      	str	r3, [r7, #12]
    
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	681a      	ldr	r2, [r3, #0]
                         macconf->Jabber | 
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	685b      	ldr	r3, [r3, #4]
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 8006ed8:	431a      	orrs	r2, r3
                         macconf->InterFrameGap |
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	689b      	ldr	r3, [r3, #8]
                         macconf->Jabber | 
 8006ede:	431a      	orrs	r2, r3
                         macconf->CarrierSense |
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	68db      	ldr	r3, [r3, #12]
                         macconf->InterFrameGap |
 8006ee4:	431a      	orrs	r2, r3
                         (heth->Init).Speed | 
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	689b      	ldr	r3, [r3, #8]
                         macconf->CarrierSense |
 8006eea:	431a      	orrs	r2, r3
                         macconf->ReceiveOwn |
 8006eec:	683b      	ldr	r3, [r7, #0]
 8006eee:	691b      	ldr	r3, [r3, #16]
                         (heth->Init).Speed | 
 8006ef0:	431a      	orrs	r2, r3
                         macconf->LoopbackMode |
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	695b      	ldr	r3, [r3, #20]
                         macconf->ReceiveOwn |
 8006ef6:	431a      	orrs	r2, r3
                         (heth->Init).DuplexMode | 
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	68db      	ldr	r3, [r3, #12]
                         macconf->LoopbackMode |
 8006efc:	431a      	orrs	r2, r3
                         macconf->ChecksumOffload |    
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	699b      	ldr	r3, [r3, #24]
                         (heth->Init).DuplexMode | 
 8006f02:	431a      	orrs	r2, r3
                         macconf->RetryTransmission | 
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	69db      	ldr	r3, [r3, #28]
                         macconf->ChecksumOffload |    
 8006f08:	431a      	orrs	r2, r3
                         macconf->AutomaticPadCRCStrip | 
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	6a1b      	ldr	r3, [r3, #32]
                         macconf->RetryTransmission | 
 8006f0e:	431a      	orrs	r2, r3
                         macconf->BackOffLimit | 
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         macconf->AutomaticPadCRCStrip | 
 8006f14:	431a      	orrs	r2, r3
                         macconf->DeferralCheck);
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         macconf->BackOffLimit | 
 8006f1a:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 8006f1c:	68fa      	ldr	r2, [r7, #12]
 8006f1e:	4313      	orrs	r3, r2
 8006f20:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	68fa      	ldr	r2, [r7, #12]
 8006f28:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACCR;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8006f32:	2001      	movs	r0, #1
 8006f34:	f7fd ffd2 	bl	8004edc <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg; 
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	68fa      	ldr	r2, [r7, #12]
 8006f3e:	601a      	str	r2, [r3, #0]
    
    /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
    /* Write to ETHERNET MACFFR */  
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8006f40:	683b      	ldr	r3, [r7, #0]
 8006f42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8006f48:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 8006f4e:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception | 
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 8006f54:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception | 
 8006f5a:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 8006f60:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 8006f66:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 8006f72:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8006f74:	605a      	str	r2, [r3, #4]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->MACFFR;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	685b      	ldr	r3, [r3, #4]
 8006f7c:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8006f7e:	2001      	movs	r0, #1
 8006f80:	f7fd ffac 	bl	8004edc <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	68fa      	ldr	r2, [r7, #12]
 8006f8a:	605a      	str	r2, [r3, #4]
     
     /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
     /* Write to ETHERNET MACHTHR */
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	683a      	ldr	r2, [r7, #0]
 8006f92:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8006f94:	609a      	str	r2, [r3, #8]
     
     /* Write to ETHERNET MACHTLR */
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	683a      	ldr	r2, [r7, #0]
 8006f9c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006f9e:	60da      	str	r2, [r3, #12]
     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
     
     /* Get the ETHERNET MACFCR value */  
     tmpreg = (heth->Instance)->MACFCR;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	699b      	ldr	r3, [r3, #24]
 8006fa6:	60fb      	str	r3, [r7, #12]
     /* Clear xx bits */
     tmpreg &= ETH_MACFCR_CLEAR_MASK;
 8006fa8:	68fa      	ldr	r2, [r7, #12]
 8006faa:	f64f 7341 	movw	r3, #65345	; 0xff41
 8006fae:	4013      	ands	r3, r2
 8006fb0:	60fb      	str	r3, [r7, #12]
     
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 8006fb2:	683b      	ldr	r3, [r7, #0]
 8006fb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fb6:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 8006fbc:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 8006fc2:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect | 
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 8006fc8:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect | 
 8006fce:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl); 
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 8006fd4:	4313      	orrs	r3, r2
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 8006fd6:	68fa      	ldr	r2, [r7, #12]
 8006fd8:	4313      	orrs	r3, r2
 8006fda:	60fb      	str	r3, [r7, #12]
     
     /* Write to ETHERNET MACFCR */
     (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	68fa      	ldr	r2, [r7, #12]
 8006fe2:	619a      	str	r2, [r3, #24]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->MACFCR;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	699b      	ldr	r3, [r3, #24]
 8006fea:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8006fec:	2001      	movs	r0, #1
 8006fee:	f7fd ff75 	bl	8004edc <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	68fa      	ldr	r2, [r7, #12]
 8006ff8:	619a      	str	r2, [r3, #24]
     
     /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                              macconf->VLANTagIdentifier);
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	6f1a      	ldr	r2, [r3, #112]	; 0x70
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	430a      	orrs	r2, r1
 8007008:	61da      	str	r2, [r3, #28]
      
      /* Wait until the write operation will be taken into account :
      at least four TX_CLK/RX_CLK clock cycles */
      tmpreg = (heth->Instance)->MACVLANTR;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	69db      	ldr	r3, [r3, #28]
 8007010:	60fb      	str	r3, [r7, #12]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 8007012:	2001      	movs	r0, #1
 8007014:	f7fd ff62 	bl	8004edc <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	68fa      	ldr	r2, [r7, #12]
 800701e:	61da      	str	r2, [r3, #28]
 8007020:	e01e      	b.n	8007060 <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg = (heth->Instance)->MACCR;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	60fb      	str	r3, [r7, #12]
    
    /* Clear FES and DM bits */
    tmpreg &= ~((uint32_t)0x00004800);
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8007030:	60fb      	str	r3, [r7, #12]
    
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	689a      	ldr	r2, [r3, #8]
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	68db      	ldr	r3, [r3, #12]
 800703a:	4313      	orrs	r3, r2
 800703c:	68fa      	ldr	r2, [r7, #12]
 800703e:	4313      	orrs	r3, r2
 8007040:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	68fa      	ldr	r2, [r7, #12]
 8007048:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACCR;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8007052:	2001      	movs	r0, #1
 8007054:	f7fd ff42 	bl	8004edc <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	68fa      	ldr	r2, [r7, #12]
 800705e:	601a      	str	r2, [r3, #0]
  }
  
  /* Set the ETH state to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2201      	movs	r2, #1
 8007064:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2200      	movs	r2, #0
 800706c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;  
 8007070:	2300      	movs	r3, #0
}
 8007072:	4618      	mov	r0, r3
 8007074:	3710      	adds	r7, #16
 8007076:	46bd      	mov	sp, r7
 8007078:	bd80      	pop	{r7, pc}
 800707a:	bf00      	nop
 800707c:	ff20810f 	.word	0xff20810f

08007080 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b0b0      	sub	sp, #192	; 0xc0
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
 8007088:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg = 0;
 800708a:	2300      	movs	r3, #0
 800708c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d007      	beq.n	80070a6 <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800709c:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80070a4:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 80070a6:	2300      	movs	r3, #0
 80070a8:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 80070aa:	2300      	movs	r3, #0
 80070ac:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 80070ae:	2300      	movs	r3, #0
 80070b0:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 80070b2:	2300      	movs	r3, #0
 80070b4:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 80070b6:	2300      	movs	r3, #0
 80070b8:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 80070ba:	2300      	movs	r3, #0
 80070bc:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	69db      	ldr	r3, [r3, #28]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d103      	bne.n	80070ce <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 80070c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80070ca:	663b      	str	r3, [r7, #96]	; 0x60
 80070cc:	e001      	b.n	80070d2 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 80070ce:	2300      	movs	r3, #0
 80070d0:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 80070d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80070d6:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 80070d8:	2300      	movs	r3, #0
 80070da:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80070dc:	2300      	movs	r3, #0
 80070de:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 80070e0:	2300      	movs	r3, #0
 80070e2:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 80070e4:	2300      	movs	r3, #0
 80070e6:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 80070e8:	2300      	movs	r3, #0
 80070ea:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 80070ec:	2340      	movs	r3, #64	; 0x40
 80070ee:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 80070f0:	2300      	movs	r3, #0
 80070f2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 80070f6:	2300      	movs	r3, #0
 80070f8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 80070fc:	2300      	movs	r3, #0
 80070fe:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 8007102:	2300      	movs	r3, #0
 8007104:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8007108:	2300      	movs	r3, #0
 800710a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0;
 800710e:	2300      	movs	r3, #0
 8007110:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0;
 8007114:	2300      	movs	r3, #0
 8007116:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0;
 800711a:	2300      	movs	r3, #0
 800711c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8007120:	2380      	movs	r3, #128	; 0x80
 8007122:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8007126:	2300      	movs	r3, #0
 8007128:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 800712c:	2300      	movs	r3, #0
 800712e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8007132:	2300      	movs	r3, #0
 8007134:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8007138:	2300      	movs	r3, #0
 800713a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 800713e:	2300      	movs	r3, #0
 8007140:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0;
 8007144:	2300      	movs	r3, #0
 8007146:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg = (heth->Instance)->MACCR;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 8007154:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8007158:	4bab      	ldr	r3, [pc, #684]	; (8007408 <ETH_MACDMAConfig+0x388>)
 800715a:	4013      	ands	r3, r2
 800715c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8007160:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 8007162:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8007164:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 8007166:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 8007168:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 800716a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 800716c:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 8007172:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 8007174:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 8007176:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 8007178:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 800717a:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 8007180:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 8007182:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 8007184:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 8007186:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 8007188:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 800718a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 800718c:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 800718e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 8007190:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 8007192:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 8007194:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8007196:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800719a:	4313      	orrs	r3, r2
 800719c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80071a8:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80071b4:	2001      	movs	r0, #1
 80071b6:	f7fd fe91 	bl	8004edc <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg; 
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80071c2:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80071c4:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 80071c6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80071c8:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 80071ca:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 80071cc:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 80071ce:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 80071d2:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 80071d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 80071d8:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 80071da:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 80071de:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 80071e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 80071e4:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 80071e8:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 80071f0:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80071f2:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFFR;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	685b      	ldr	r3, [r3, #4]
 80071fa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80071fe:	2001      	movs	r0, #1
 8007200:	f7fd fe6c 	bl	8004edc <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800720c:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007216:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8007220:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg = (heth->Instance)->MACFCR;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	699b      	ldr	r3, [r3, #24]
 8007228:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 800722c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8007230:	f64f 7341 	movw	r3, #65345	; 0xff41
 8007234:	4013      	ands	r3, r2
 8007236:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 800723a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800723e:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8007240:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8007244:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8007246:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 800724a:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 800724c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8007250:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8007252:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 8007256:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 8007258:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 800725c:	4313      	orrs	r3, r2
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 800725e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8007262:	4313      	orrs	r3, r2
 8007264:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8007270:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFCR;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	699b      	ldr	r3, [r3, #24]
 8007278:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 800727c:	2001      	movs	r0, #1
 800727e:	f7fd fe2d 	bl	8004edc <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800728a:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 800728c:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 8007290:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	430a      	orrs	r2, r1
 800729a:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACVLANTR;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	69db      	ldr	r3, [r3, #28]
 80072a2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80072a6:	2001      	movs	r0, #1
 80072a8:	f7fd fe18 	bl	8004edc <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80072b4:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 80072b6:	2300      	movs	r3, #0
 80072b8:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 80072ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80072be:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 80072c0:	2300      	movs	r3, #0
 80072c2:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 80072c4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80072c8:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80072ca:	2300      	movs	r3, #0
 80072cc:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 80072ce:	2300      	movs	r3, #0
 80072d0:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 80072d2:	2300      	movs	r3, #0
 80072d4:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80072d6:	2300      	movs	r3, #0
 80072d8:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 80072da:	2304      	movs	r3, #4
 80072dc:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 80072de:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80072e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 80072e4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80072e8:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80072ea:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80072ee:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80072f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80072f4:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 80072f6:	2380      	movs	r3, #128	; 0x80
 80072f8:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0;
 80072fa:	2300      	movs	r3, #0
 80072fc:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80072fe:	2300      	movs	r3, #0
 8007300:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg = (heth->Instance)->DMAOMR;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681a      	ldr	r2, [r3, #0]
 8007306:	f241 0318 	movw	r3, #4120	; 0x1018
 800730a:	4413      	add	r3, r2
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 8007312:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8007316:	4b3d      	ldr	r3, [pc, #244]	; (800740c <ETH_MACDMAConfig+0x38c>)
 8007318:	4013      	ands	r3, r2
 800731a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800731e:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 8007320:	68fb      	ldr	r3, [r7, #12]
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8007322:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 8007324:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 8007326:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 8007328:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 800732a:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 800732c:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 800732e:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 8007330:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 8007332:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 8007334:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 8007336:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 8007338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 800733a:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 800733c:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 800733e:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8007340:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8007344:	4313      	orrs	r3, r2
 8007346:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681a      	ldr	r2, [r3, #0]
 800734e:	f241 0318 	movw	r3, #4120	; 0x1018
 8007352:	4413      	add	r3, r2
 8007354:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8007358:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->DMAOMR;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681a      	ldr	r2, [r3, #0]
 800735e:	f241 0318 	movw	r3, #4120	; 0x1018
 8007362:	4413      	add	r3, r2
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800736a:	2001      	movs	r0, #1
 800736c:	f7fd fdb6 	bl	8004edc <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681a      	ldr	r2, [r3, #0]
 8007374:	f241 0318 	movw	r3, #4120	; 0x1018
 8007378:	4413      	add	r3, r2
 800737a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800737e:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8007380:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 8007382:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8007384:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8007386:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 8007388:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 800738a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 800738c:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 800738e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 8007390:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2) |
 8007392:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007394:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 8007396:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 8007398:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2) |
 800739a:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80073a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80073a8:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->DMABMR;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 80073b8:	2001      	movs	r0, #1
 80073ba:	f7fd fd8f 	bl	8004edc <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80073c6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80073ca:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	699b      	ldr	r3, [r3, #24]
 80073d0:	2b01      	cmp	r3, #1
 80073d2:	d10d      	bne.n	80073f0 <ETH_MACDMAConfig+0x370>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681a      	ldr	r2, [r3, #0]
 80073d8:	f241 031c 	movw	r3, #4124	; 0x101c
 80073dc:	4413      	add	r3, r2
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	687a      	ldr	r2, [r7, #4]
 80073e2:	6811      	ldr	r1, [r2, #0]
 80073e4:	4a0a      	ldr	r2, [pc, #40]	; (8007410 <ETH_MACDMAConfig+0x390>)
 80073e6:	431a      	orrs	r2, r3
 80073e8:	f241 031c 	movw	r3, #4124	; 0x101c
 80073ec:	440b      	add	r3, r1
 80073ee:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	695b      	ldr	r3, [r3, #20]
 80073f4:	461a      	mov	r2, r3
 80073f6:	2100      	movs	r1, #0
 80073f8:	6878      	ldr	r0, [r7, #4]
 80073fa:	f000 f80b 	bl	8007414 <ETH_MACAddressConfig>
}
 80073fe:	bf00      	nop
 8007400:	37c0      	adds	r7, #192	; 0xc0
 8007402:	46bd      	mov	sp, r7
 8007404:	bd80      	pop	{r7, pc}
 8007406:	bf00      	nop
 8007408:	ff20810f 	.word	0xff20810f
 800740c:	f8de3f23 	.word	0xf8de3f23
 8007410:	00010040 	.word	0x00010040

08007414 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8007414:	b480      	push	{r7}
 8007416:	b087      	sub	sp, #28
 8007418:	af00      	add	r7, sp, #0
 800741a:	60f8      	str	r0, [r7, #12]
 800741c:	60b9      	str	r1, [r7, #8]
 800741e:	607a      	str	r2, [r7, #4]
  
  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	3305      	adds	r3, #5
 8007424:	781b      	ldrb	r3, [r3, #0]
 8007426:	021b      	lsls	r3, r3, #8
 8007428:	687a      	ldr	r2, [r7, #4]
 800742a:	3204      	adds	r2, #4
 800742c:	7812      	ldrb	r2, [r2, #0]
 800742e:	4313      	orrs	r3, r2
 8007430:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 8007432:	68ba      	ldr	r2, [r7, #8]
 8007434:	4b11      	ldr	r3, [pc, #68]	; (800747c <ETH_MACAddressConfig+0x68>)
 8007436:	4413      	add	r3, r2
 8007438:	461a      	mov	r2, r3
 800743a:	697b      	ldr	r3, [r7, #20]
 800743c:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	3303      	adds	r3, #3
 8007442:	781b      	ldrb	r3, [r3, #0]
 8007444:	061a      	lsls	r2, r3, #24
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	3302      	adds	r3, #2
 800744a:	781b      	ldrb	r3, [r3, #0]
 800744c:	041b      	lsls	r3, r3, #16
 800744e:	431a      	orrs	r2, r3
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	3301      	adds	r3, #1
 8007454:	781b      	ldrb	r3, [r3, #0]
 8007456:	021b      	lsls	r3, r3, #8
 8007458:	4313      	orrs	r3, r2
 800745a:	687a      	ldr	r2, [r7, #4]
 800745c:	7812      	ldrb	r2, [r2, #0]
 800745e:	4313      	orrs	r3, r2
 8007460:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 8007462:	68ba      	ldr	r2, [r7, #8]
 8007464:	4b06      	ldr	r3, [pc, #24]	; (8007480 <ETH_MACAddressConfig+0x6c>)
 8007466:	4413      	add	r3, r2
 8007468:	461a      	mov	r2, r3
 800746a:	697b      	ldr	r3, [r7, #20]
 800746c:	6013      	str	r3, [r2, #0]
}
 800746e:	bf00      	nop
 8007470:	371c      	adds	r7, #28
 8007472:	46bd      	mov	sp, r7
 8007474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007478:	4770      	bx	lr
 800747a:	bf00      	nop
 800747c:	40028040 	.word	0x40028040
 8007480:	40028044 	.word	0x40028044

08007484 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 8007484:	b580      	push	{r7, lr}
 8007486:	b084      	sub	sp, #16
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 800748c:	2300      	movs	r3, #0
 800748e:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	681a      	ldr	r2, [r3, #0]
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	f042 0208 	orr.w	r2, r2, #8
 800749e:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80074a8:	2001      	movs	r0, #1
 80074aa:	f7fd fd17 	bl	8004edc <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	68fa      	ldr	r2, [r7, #12]
 80074b4:	601a      	str	r2, [r3, #0]
}
 80074b6:	bf00      	nop
 80074b8:	3710      	adds	r7, #16
 80074ba:	46bd      	mov	sp, r7
 80074bc:	bd80      	pop	{r7, pc}

080074be <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 80074be:	b580      	push	{r7, lr}
 80074c0:	b084      	sub	sp, #16
 80074c2:	af00      	add	r7, sp, #0
 80074c4:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80074c6:	2300      	movs	r3, #0
 80074c8:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	681a      	ldr	r2, [r3, #0]
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f022 0208 	bic.w	r2, r2, #8
 80074d8:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80074e2:	2001      	movs	r0, #1
 80074e4:	f7fd fcfa 	bl	8004edc <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	68fa      	ldr	r2, [r7, #12]
 80074ee:	601a      	str	r2, [r3, #0]
}
 80074f0:	bf00      	nop
 80074f2:	3710      	adds	r7, #16
 80074f4:	46bd      	mov	sp, r7
 80074f6:	bd80      	pop	{r7, pc}

080074f8 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b084      	sub	sp, #16
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8007500:	2300      	movs	r3, #0
 8007502:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	681a      	ldr	r2, [r3, #0]
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f042 0204 	orr.w	r2, r2, #4
 8007512:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800751c:	2001      	movs	r0, #1
 800751e:	f7fd fcdd 	bl	8004edc <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	68fa      	ldr	r2, [r7, #12]
 8007528:	601a      	str	r2, [r3, #0]
}
 800752a:	bf00      	nop
 800752c:	3710      	adds	r7, #16
 800752e:	46bd      	mov	sp, r7
 8007530:	bd80      	pop	{r7, pc}

08007532 <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 8007532:	b580      	push	{r7, lr}
 8007534:	b084      	sub	sp, #16
 8007536:	af00      	add	r7, sp, #0
 8007538:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 800753a:	2300      	movs	r3, #0
 800753c:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	681a      	ldr	r2, [r3, #0]
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f022 0204 	bic.w	r2, r2, #4
 800754c:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007556:	2001      	movs	r0, #1
 8007558:	f7fd fcc0 	bl	8004edc <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	68fa      	ldr	r2, [r7, #12]
 8007562:	601a      	str	r2, [r3, #0]
}
 8007564:	bf00      	nop
 8007566:	3710      	adds	r7, #16
 8007568:	46bd      	mov	sp, r7
 800756a:	bd80      	pop	{r7, pc}

0800756c <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 800756c:	b480      	push	{r7}
 800756e:	b083      	sub	sp, #12
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681a      	ldr	r2, [r3, #0]
 8007578:	f241 0318 	movw	r3, #4120	; 0x1018
 800757c:	4413      	add	r3, r2
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	687a      	ldr	r2, [r7, #4]
 8007582:	6811      	ldr	r1, [r2, #0]
 8007584:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8007588:	f241 0318 	movw	r3, #4120	; 0x1018
 800758c:	440b      	add	r3, r1
 800758e:	601a      	str	r2, [r3, #0]
}
 8007590:	bf00      	nop
 8007592:	370c      	adds	r7, #12
 8007594:	46bd      	mov	sp, r7
 8007596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759a:	4770      	bx	lr

0800759c <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 800759c:	b480      	push	{r7}
 800759e:	b083      	sub	sp, #12
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681a      	ldr	r2, [r3, #0]
 80075a8:	f241 0318 	movw	r3, #4120	; 0x1018
 80075ac:	4413      	add	r3, r2
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	687a      	ldr	r2, [r7, #4]
 80075b2:	6811      	ldr	r1, [r2, #0]
 80075b4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80075b8:	f241 0318 	movw	r3, #4120	; 0x1018
 80075bc:	440b      	add	r3, r1
 80075be:	601a      	str	r2, [r3, #0]
}
 80075c0:	bf00      	nop
 80075c2:	370c      	adds	r7, #12
 80075c4:	46bd      	mov	sp, r7
 80075c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ca:	4770      	bx	lr

080075cc <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 80075cc:	b480      	push	{r7}
 80075ce:	b083      	sub	sp, #12
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681a      	ldr	r2, [r3, #0]
 80075d8:	f241 0318 	movw	r3, #4120	; 0x1018
 80075dc:	4413      	add	r3, r2
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	687a      	ldr	r2, [r7, #4]
 80075e2:	6811      	ldr	r1, [r2, #0]
 80075e4:	f043 0202 	orr.w	r2, r3, #2
 80075e8:	f241 0318 	movw	r3, #4120	; 0x1018
 80075ec:	440b      	add	r3, r1
 80075ee:	601a      	str	r2, [r3, #0]
}
 80075f0:	bf00      	nop
 80075f2:	370c      	adds	r7, #12
 80075f4:	46bd      	mov	sp, r7
 80075f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fa:	4770      	bx	lr

080075fc <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 80075fc:	b480      	push	{r7}
 80075fe:	b083      	sub	sp, #12
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681a      	ldr	r2, [r3, #0]
 8007608:	f241 0318 	movw	r3, #4120	; 0x1018
 800760c:	4413      	add	r3, r2
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	687a      	ldr	r2, [r7, #4]
 8007612:	6811      	ldr	r1, [r2, #0]
 8007614:	f023 0202 	bic.w	r2, r3, #2
 8007618:	f241 0318 	movw	r3, #4120	; 0x1018
 800761c:	440b      	add	r3, r1
 800761e:	601a      	str	r2, [r3, #0]
}
 8007620:	bf00      	nop
 8007622:	370c      	adds	r7, #12
 8007624:	46bd      	mov	sp, r7
 8007626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762a:	4770      	bx	lr

0800762c <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 800762c:	b580      	push	{r7, lr}
 800762e:	b084      	sub	sp, #16
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8007634:	2300      	movs	r3, #0
 8007636:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681a      	ldr	r2, [r3, #0]
 800763c:	f241 0318 	movw	r3, #4120	; 0x1018
 8007640:	4413      	add	r3, r2
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	687a      	ldr	r2, [r7, #4]
 8007646:	6811      	ldr	r1, [r2, #0]
 8007648:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800764c:	f241 0318 	movw	r3, #4120	; 0x1018
 8007650:	440b      	add	r3, r1
 8007652:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681a      	ldr	r2, [r3, #0]
 8007658:	f241 0318 	movw	r3, #4120	; 0x1018
 800765c:	4413      	add	r3, r2
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007662:	2001      	movs	r0, #1
 8007664:	f7fd fc3a 	bl	8004edc <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	6819      	ldr	r1, [r3, #0]
 800766c:	68fa      	ldr	r2, [r7, #12]
 800766e:	f241 0318 	movw	r3, #4120	; 0x1018
 8007672:	440b      	add	r3, r1
 8007674:	601a      	str	r2, [r3, #0]
}
 8007676:	bf00      	nop
 8007678:	3710      	adds	r7, #16
 800767a:	46bd      	mov	sp, r7
 800767c:	bd80      	pop	{r7, pc}
	...

08007680 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007680:	b480      	push	{r7}
 8007682:	b089      	sub	sp, #36	; 0x24
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
 8007688:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800768a:	2300      	movs	r3, #0
 800768c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800768e:	2300      	movs	r3, #0
 8007690:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8007692:	2300      	movs	r3, #0
 8007694:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8007696:	2300      	movs	r3, #0
 8007698:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800769a:	2300      	movs	r3, #0
 800769c:	61fb      	str	r3, [r7, #28]
 800769e:	e175      	b.n	800798c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80076a0:	2201      	movs	r2, #1
 80076a2:	69fb      	ldr	r3, [r7, #28]
 80076a4:	fa02 f303 	lsl.w	r3, r2, r3
 80076a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	697a      	ldr	r2, [r7, #20]
 80076b0:	4013      	ands	r3, r2
 80076b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80076b4:	693a      	ldr	r2, [r7, #16]
 80076b6:	697b      	ldr	r3, [r7, #20]
 80076b8:	429a      	cmp	r2, r3
 80076ba:	f040 8164 	bne.w	8007986 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80076be:	683b      	ldr	r3, [r7, #0]
 80076c0:	685b      	ldr	r3, [r3, #4]
 80076c2:	2b01      	cmp	r3, #1
 80076c4:	d00b      	beq.n	80076de <HAL_GPIO_Init+0x5e>
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	685b      	ldr	r3, [r3, #4]
 80076ca:	2b02      	cmp	r3, #2
 80076cc:	d007      	beq.n	80076de <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80076ce:	683b      	ldr	r3, [r7, #0]
 80076d0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80076d2:	2b11      	cmp	r3, #17
 80076d4:	d003      	beq.n	80076de <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80076d6:	683b      	ldr	r3, [r7, #0]
 80076d8:	685b      	ldr	r3, [r3, #4]
 80076da:	2b12      	cmp	r3, #18
 80076dc:	d130      	bne.n	8007740 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	689b      	ldr	r3, [r3, #8]
 80076e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80076e4:	69fb      	ldr	r3, [r7, #28]
 80076e6:	005b      	lsls	r3, r3, #1
 80076e8:	2203      	movs	r2, #3
 80076ea:	fa02 f303 	lsl.w	r3, r2, r3
 80076ee:	43db      	mvns	r3, r3
 80076f0:	69ba      	ldr	r2, [r7, #24]
 80076f2:	4013      	ands	r3, r2
 80076f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	68da      	ldr	r2, [r3, #12]
 80076fa:	69fb      	ldr	r3, [r7, #28]
 80076fc:	005b      	lsls	r3, r3, #1
 80076fe:	fa02 f303 	lsl.w	r3, r2, r3
 8007702:	69ba      	ldr	r2, [r7, #24]
 8007704:	4313      	orrs	r3, r2
 8007706:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	69ba      	ldr	r2, [r7, #24]
 800770c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	685b      	ldr	r3, [r3, #4]
 8007712:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007714:	2201      	movs	r2, #1
 8007716:	69fb      	ldr	r3, [r7, #28]
 8007718:	fa02 f303 	lsl.w	r3, r2, r3
 800771c:	43db      	mvns	r3, r3
 800771e:	69ba      	ldr	r2, [r7, #24]
 8007720:	4013      	ands	r3, r2
 8007722:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	685b      	ldr	r3, [r3, #4]
 8007728:	091b      	lsrs	r3, r3, #4
 800772a:	f003 0201 	and.w	r2, r3, #1
 800772e:	69fb      	ldr	r3, [r7, #28]
 8007730:	fa02 f303 	lsl.w	r3, r2, r3
 8007734:	69ba      	ldr	r2, [r7, #24]
 8007736:	4313      	orrs	r3, r2
 8007738:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	69ba      	ldr	r2, [r7, #24]
 800773e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	68db      	ldr	r3, [r3, #12]
 8007744:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8007746:	69fb      	ldr	r3, [r7, #28]
 8007748:	005b      	lsls	r3, r3, #1
 800774a:	2203      	movs	r2, #3
 800774c:	fa02 f303 	lsl.w	r3, r2, r3
 8007750:	43db      	mvns	r3, r3
 8007752:	69ba      	ldr	r2, [r7, #24]
 8007754:	4013      	ands	r3, r2
 8007756:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	689a      	ldr	r2, [r3, #8]
 800775c:	69fb      	ldr	r3, [r7, #28]
 800775e:	005b      	lsls	r3, r3, #1
 8007760:	fa02 f303 	lsl.w	r3, r2, r3
 8007764:	69ba      	ldr	r2, [r7, #24]
 8007766:	4313      	orrs	r3, r2
 8007768:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	69ba      	ldr	r2, [r7, #24]
 800776e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	685b      	ldr	r3, [r3, #4]
 8007774:	2b02      	cmp	r3, #2
 8007776:	d003      	beq.n	8007780 <HAL_GPIO_Init+0x100>
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	685b      	ldr	r3, [r3, #4]
 800777c:	2b12      	cmp	r3, #18
 800777e:	d123      	bne.n	80077c8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8007780:	69fb      	ldr	r3, [r7, #28]
 8007782:	08da      	lsrs	r2, r3, #3
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	3208      	adds	r2, #8
 8007788:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800778c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800778e:	69fb      	ldr	r3, [r7, #28]
 8007790:	f003 0307 	and.w	r3, r3, #7
 8007794:	009b      	lsls	r3, r3, #2
 8007796:	220f      	movs	r2, #15
 8007798:	fa02 f303 	lsl.w	r3, r2, r3
 800779c:	43db      	mvns	r3, r3
 800779e:	69ba      	ldr	r2, [r7, #24]
 80077a0:	4013      	ands	r3, r2
 80077a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	691a      	ldr	r2, [r3, #16]
 80077a8:	69fb      	ldr	r3, [r7, #28]
 80077aa:	f003 0307 	and.w	r3, r3, #7
 80077ae:	009b      	lsls	r3, r3, #2
 80077b0:	fa02 f303 	lsl.w	r3, r2, r3
 80077b4:	69ba      	ldr	r2, [r7, #24]
 80077b6:	4313      	orrs	r3, r2
 80077b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80077ba:	69fb      	ldr	r3, [r7, #28]
 80077bc:	08da      	lsrs	r2, r3, #3
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	3208      	adds	r2, #8
 80077c2:	69b9      	ldr	r1, [r7, #24]
 80077c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80077ce:	69fb      	ldr	r3, [r7, #28]
 80077d0:	005b      	lsls	r3, r3, #1
 80077d2:	2203      	movs	r2, #3
 80077d4:	fa02 f303 	lsl.w	r3, r2, r3
 80077d8:	43db      	mvns	r3, r3
 80077da:	69ba      	ldr	r2, [r7, #24]
 80077dc:	4013      	ands	r3, r2
 80077de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	685b      	ldr	r3, [r3, #4]
 80077e4:	f003 0203 	and.w	r2, r3, #3
 80077e8:	69fb      	ldr	r3, [r7, #28]
 80077ea:	005b      	lsls	r3, r3, #1
 80077ec:	fa02 f303 	lsl.w	r3, r2, r3
 80077f0:	69ba      	ldr	r2, [r7, #24]
 80077f2:	4313      	orrs	r3, r2
 80077f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	69ba      	ldr	r2, [r7, #24]
 80077fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80077fc:	683b      	ldr	r3, [r7, #0]
 80077fe:	685b      	ldr	r3, [r3, #4]
 8007800:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007804:	2b00      	cmp	r3, #0
 8007806:	f000 80be 	beq.w	8007986 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800780a:	4b65      	ldr	r3, [pc, #404]	; (80079a0 <HAL_GPIO_Init+0x320>)
 800780c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800780e:	4a64      	ldr	r2, [pc, #400]	; (80079a0 <HAL_GPIO_Init+0x320>)
 8007810:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007814:	6453      	str	r3, [r2, #68]	; 0x44
 8007816:	4b62      	ldr	r3, [pc, #392]	; (80079a0 <HAL_GPIO_Init+0x320>)
 8007818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800781a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800781e:	60fb      	str	r3, [r7, #12]
 8007820:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8007822:	4a60      	ldr	r2, [pc, #384]	; (80079a4 <HAL_GPIO_Init+0x324>)
 8007824:	69fb      	ldr	r3, [r7, #28]
 8007826:	089b      	lsrs	r3, r3, #2
 8007828:	3302      	adds	r3, #2
 800782a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800782e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8007830:	69fb      	ldr	r3, [r7, #28]
 8007832:	f003 0303 	and.w	r3, r3, #3
 8007836:	009b      	lsls	r3, r3, #2
 8007838:	220f      	movs	r2, #15
 800783a:	fa02 f303 	lsl.w	r3, r2, r3
 800783e:	43db      	mvns	r3, r3
 8007840:	69ba      	ldr	r2, [r7, #24]
 8007842:	4013      	ands	r3, r2
 8007844:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	4a57      	ldr	r2, [pc, #348]	; (80079a8 <HAL_GPIO_Init+0x328>)
 800784a:	4293      	cmp	r3, r2
 800784c:	d037      	beq.n	80078be <HAL_GPIO_Init+0x23e>
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	4a56      	ldr	r2, [pc, #344]	; (80079ac <HAL_GPIO_Init+0x32c>)
 8007852:	4293      	cmp	r3, r2
 8007854:	d031      	beq.n	80078ba <HAL_GPIO_Init+0x23a>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	4a55      	ldr	r2, [pc, #340]	; (80079b0 <HAL_GPIO_Init+0x330>)
 800785a:	4293      	cmp	r3, r2
 800785c:	d02b      	beq.n	80078b6 <HAL_GPIO_Init+0x236>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	4a54      	ldr	r2, [pc, #336]	; (80079b4 <HAL_GPIO_Init+0x334>)
 8007862:	4293      	cmp	r3, r2
 8007864:	d025      	beq.n	80078b2 <HAL_GPIO_Init+0x232>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	4a53      	ldr	r2, [pc, #332]	; (80079b8 <HAL_GPIO_Init+0x338>)
 800786a:	4293      	cmp	r3, r2
 800786c:	d01f      	beq.n	80078ae <HAL_GPIO_Init+0x22e>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	4a52      	ldr	r2, [pc, #328]	; (80079bc <HAL_GPIO_Init+0x33c>)
 8007872:	4293      	cmp	r3, r2
 8007874:	d019      	beq.n	80078aa <HAL_GPIO_Init+0x22a>
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	4a51      	ldr	r2, [pc, #324]	; (80079c0 <HAL_GPIO_Init+0x340>)
 800787a:	4293      	cmp	r3, r2
 800787c:	d013      	beq.n	80078a6 <HAL_GPIO_Init+0x226>
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	4a50      	ldr	r2, [pc, #320]	; (80079c4 <HAL_GPIO_Init+0x344>)
 8007882:	4293      	cmp	r3, r2
 8007884:	d00d      	beq.n	80078a2 <HAL_GPIO_Init+0x222>
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	4a4f      	ldr	r2, [pc, #316]	; (80079c8 <HAL_GPIO_Init+0x348>)
 800788a:	4293      	cmp	r3, r2
 800788c:	d007      	beq.n	800789e <HAL_GPIO_Init+0x21e>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	4a4e      	ldr	r2, [pc, #312]	; (80079cc <HAL_GPIO_Init+0x34c>)
 8007892:	4293      	cmp	r3, r2
 8007894:	d101      	bne.n	800789a <HAL_GPIO_Init+0x21a>
 8007896:	2309      	movs	r3, #9
 8007898:	e012      	b.n	80078c0 <HAL_GPIO_Init+0x240>
 800789a:	230a      	movs	r3, #10
 800789c:	e010      	b.n	80078c0 <HAL_GPIO_Init+0x240>
 800789e:	2308      	movs	r3, #8
 80078a0:	e00e      	b.n	80078c0 <HAL_GPIO_Init+0x240>
 80078a2:	2307      	movs	r3, #7
 80078a4:	e00c      	b.n	80078c0 <HAL_GPIO_Init+0x240>
 80078a6:	2306      	movs	r3, #6
 80078a8:	e00a      	b.n	80078c0 <HAL_GPIO_Init+0x240>
 80078aa:	2305      	movs	r3, #5
 80078ac:	e008      	b.n	80078c0 <HAL_GPIO_Init+0x240>
 80078ae:	2304      	movs	r3, #4
 80078b0:	e006      	b.n	80078c0 <HAL_GPIO_Init+0x240>
 80078b2:	2303      	movs	r3, #3
 80078b4:	e004      	b.n	80078c0 <HAL_GPIO_Init+0x240>
 80078b6:	2302      	movs	r3, #2
 80078b8:	e002      	b.n	80078c0 <HAL_GPIO_Init+0x240>
 80078ba:	2301      	movs	r3, #1
 80078bc:	e000      	b.n	80078c0 <HAL_GPIO_Init+0x240>
 80078be:	2300      	movs	r3, #0
 80078c0:	69fa      	ldr	r2, [r7, #28]
 80078c2:	f002 0203 	and.w	r2, r2, #3
 80078c6:	0092      	lsls	r2, r2, #2
 80078c8:	4093      	lsls	r3, r2
 80078ca:	69ba      	ldr	r2, [r7, #24]
 80078cc:	4313      	orrs	r3, r2
 80078ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80078d0:	4934      	ldr	r1, [pc, #208]	; (80079a4 <HAL_GPIO_Init+0x324>)
 80078d2:	69fb      	ldr	r3, [r7, #28]
 80078d4:	089b      	lsrs	r3, r3, #2
 80078d6:	3302      	adds	r3, #2
 80078d8:	69ba      	ldr	r2, [r7, #24]
 80078da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80078de:	4b3c      	ldr	r3, [pc, #240]	; (80079d0 <HAL_GPIO_Init+0x350>)
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80078e4:	693b      	ldr	r3, [r7, #16]
 80078e6:	43db      	mvns	r3, r3
 80078e8:	69ba      	ldr	r2, [r7, #24]
 80078ea:	4013      	ands	r3, r2
 80078ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	685b      	ldr	r3, [r3, #4]
 80078f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d003      	beq.n	8007902 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80078fa:	69ba      	ldr	r2, [r7, #24]
 80078fc:	693b      	ldr	r3, [r7, #16]
 80078fe:	4313      	orrs	r3, r2
 8007900:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007902:	4a33      	ldr	r2, [pc, #204]	; (80079d0 <HAL_GPIO_Init+0x350>)
 8007904:	69bb      	ldr	r3, [r7, #24]
 8007906:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8007908:	4b31      	ldr	r3, [pc, #196]	; (80079d0 <HAL_GPIO_Init+0x350>)
 800790a:	685b      	ldr	r3, [r3, #4]
 800790c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800790e:	693b      	ldr	r3, [r7, #16]
 8007910:	43db      	mvns	r3, r3
 8007912:	69ba      	ldr	r2, [r7, #24]
 8007914:	4013      	ands	r3, r2
 8007916:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	685b      	ldr	r3, [r3, #4]
 800791c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007920:	2b00      	cmp	r3, #0
 8007922:	d003      	beq.n	800792c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8007924:	69ba      	ldr	r2, [r7, #24]
 8007926:	693b      	ldr	r3, [r7, #16]
 8007928:	4313      	orrs	r3, r2
 800792a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800792c:	4a28      	ldr	r2, [pc, #160]	; (80079d0 <HAL_GPIO_Init+0x350>)
 800792e:	69bb      	ldr	r3, [r7, #24]
 8007930:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007932:	4b27      	ldr	r3, [pc, #156]	; (80079d0 <HAL_GPIO_Init+0x350>)
 8007934:	689b      	ldr	r3, [r3, #8]
 8007936:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007938:	693b      	ldr	r3, [r7, #16]
 800793a:	43db      	mvns	r3, r3
 800793c:	69ba      	ldr	r2, [r7, #24]
 800793e:	4013      	ands	r3, r2
 8007940:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	685b      	ldr	r3, [r3, #4]
 8007946:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800794a:	2b00      	cmp	r3, #0
 800794c:	d003      	beq.n	8007956 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800794e:	69ba      	ldr	r2, [r7, #24]
 8007950:	693b      	ldr	r3, [r7, #16]
 8007952:	4313      	orrs	r3, r2
 8007954:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007956:	4a1e      	ldr	r2, [pc, #120]	; (80079d0 <HAL_GPIO_Init+0x350>)
 8007958:	69bb      	ldr	r3, [r7, #24]
 800795a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800795c:	4b1c      	ldr	r3, [pc, #112]	; (80079d0 <HAL_GPIO_Init+0x350>)
 800795e:	68db      	ldr	r3, [r3, #12]
 8007960:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007962:	693b      	ldr	r3, [r7, #16]
 8007964:	43db      	mvns	r3, r3
 8007966:	69ba      	ldr	r2, [r7, #24]
 8007968:	4013      	ands	r3, r2
 800796a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	685b      	ldr	r3, [r3, #4]
 8007970:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007974:	2b00      	cmp	r3, #0
 8007976:	d003      	beq.n	8007980 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8007978:	69ba      	ldr	r2, [r7, #24]
 800797a:	693b      	ldr	r3, [r7, #16]
 800797c:	4313      	orrs	r3, r2
 800797e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007980:	4a13      	ldr	r2, [pc, #76]	; (80079d0 <HAL_GPIO_Init+0x350>)
 8007982:	69bb      	ldr	r3, [r7, #24]
 8007984:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8007986:	69fb      	ldr	r3, [r7, #28]
 8007988:	3301      	adds	r3, #1
 800798a:	61fb      	str	r3, [r7, #28]
 800798c:	69fb      	ldr	r3, [r7, #28]
 800798e:	2b0f      	cmp	r3, #15
 8007990:	f67f ae86 	bls.w	80076a0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8007994:	bf00      	nop
 8007996:	3724      	adds	r7, #36	; 0x24
 8007998:	46bd      	mov	sp, r7
 800799a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799e:	4770      	bx	lr
 80079a0:	40023800 	.word	0x40023800
 80079a4:	40013800 	.word	0x40013800
 80079a8:	40020000 	.word	0x40020000
 80079ac:	40020400 	.word	0x40020400
 80079b0:	40020800 	.word	0x40020800
 80079b4:	40020c00 	.word	0x40020c00
 80079b8:	40021000 	.word	0x40021000
 80079bc:	40021400 	.word	0x40021400
 80079c0:	40021800 	.word	0x40021800
 80079c4:	40021c00 	.word	0x40021c00
 80079c8:	40022000 	.word	0x40022000
 80079cc:	40022400 	.word	0x40022400
 80079d0:	40013c00 	.word	0x40013c00

080079d4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80079d4:	b480      	push	{r7}
 80079d6:	b087      	sub	sp, #28
 80079d8:	af00      	add	r7, sp, #0
 80079da:	6078      	str	r0, [r7, #4]
 80079dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 80079de:	2300      	movs	r3, #0
 80079e0:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 80079e2:	2300      	movs	r3, #0
 80079e4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 80079e6:	2300      	movs	r3, #0
 80079e8:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80079ea:	2300      	movs	r3, #0
 80079ec:	617b      	str	r3, [r7, #20]
 80079ee:	e0d9      	b.n	8007ba4 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80079f0:	2201      	movs	r2, #1
 80079f2:	697b      	ldr	r3, [r7, #20]
 80079f4:	fa02 f303 	lsl.w	r3, r2, r3
 80079f8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80079fa:	683a      	ldr	r2, [r7, #0]
 80079fc:	693b      	ldr	r3, [r7, #16]
 80079fe:	4013      	ands	r3, r2
 8007a00:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8007a02:	68fa      	ldr	r2, [r7, #12]
 8007a04:	693b      	ldr	r3, [r7, #16]
 8007a06:	429a      	cmp	r2, r3
 8007a08:	f040 80c9 	bne.w	8007b9e <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8007a0c:	4a6a      	ldr	r2, [pc, #424]	; (8007bb8 <HAL_GPIO_DeInit+0x1e4>)
 8007a0e:	697b      	ldr	r3, [r7, #20]
 8007a10:	089b      	lsrs	r3, r3, #2
 8007a12:	3302      	adds	r3, #2
 8007a14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007a18:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8007a1a:	697b      	ldr	r3, [r7, #20]
 8007a1c:	f003 0303 	and.w	r3, r3, #3
 8007a20:	009b      	lsls	r3, r3, #2
 8007a22:	220f      	movs	r2, #15
 8007a24:	fa02 f303 	lsl.w	r3, r2, r3
 8007a28:	68ba      	ldr	r2, [r7, #8]
 8007a2a:	4013      	ands	r3, r2
 8007a2c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	4a62      	ldr	r2, [pc, #392]	; (8007bbc <HAL_GPIO_DeInit+0x1e8>)
 8007a32:	4293      	cmp	r3, r2
 8007a34:	d037      	beq.n	8007aa6 <HAL_GPIO_DeInit+0xd2>
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	4a61      	ldr	r2, [pc, #388]	; (8007bc0 <HAL_GPIO_DeInit+0x1ec>)
 8007a3a:	4293      	cmp	r3, r2
 8007a3c:	d031      	beq.n	8007aa2 <HAL_GPIO_DeInit+0xce>
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	4a60      	ldr	r2, [pc, #384]	; (8007bc4 <HAL_GPIO_DeInit+0x1f0>)
 8007a42:	4293      	cmp	r3, r2
 8007a44:	d02b      	beq.n	8007a9e <HAL_GPIO_DeInit+0xca>
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	4a5f      	ldr	r2, [pc, #380]	; (8007bc8 <HAL_GPIO_DeInit+0x1f4>)
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d025      	beq.n	8007a9a <HAL_GPIO_DeInit+0xc6>
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	4a5e      	ldr	r2, [pc, #376]	; (8007bcc <HAL_GPIO_DeInit+0x1f8>)
 8007a52:	4293      	cmp	r3, r2
 8007a54:	d01f      	beq.n	8007a96 <HAL_GPIO_DeInit+0xc2>
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	4a5d      	ldr	r2, [pc, #372]	; (8007bd0 <HAL_GPIO_DeInit+0x1fc>)
 8007a5a:	4293      	cmp	r3, r2
 8007a5c:	d019      	beq.n	8007a92 <HAL_GPIO_DeInit+0xbe>
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	4a5c      	ldr	r2, [pc, #368]	; (8007bd4 <HAL_GPIO_DeInit+0x200>)
 8007a62:	4293      	cmp	r3, r2
 8007a64:	d013      	beq.n	8007a8e <HAL_GPIO_DeInit+0xba>
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	4a5b      	ldr	r2, [pc, #364]	; (8007bd8 <HAL_GPIO_DeInit+0x204>)
 8007a6a:	4293      	cmp	r3, r2
 8007a6c:	d00d      	beq.n	8007a8a <HAL_GPIO_DeInit+0xb6>
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	4a5a      	ldr	r2, [pc, #360]	; (8007bdc <HAL_GPIO_DeInit+0x208>)
 8007a72:	4293      	cmp	r3, r2
 8007a74:	d007      	beq.n	8007a86 <HAL_GPIO_DeInit+0xb2>
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	4a59      	ldr	r2, [pc, #356]	; (8007be0 <HAL_GPIO_DeInit+0x20c>)
 8007a7a:	4293      	cmp	r3, r2
 8007a7c:	d101      	bne.n	8007a82 <HAL_GPIO_DeInit+0xae>
 8007a7e:	2309      	movs	r3, #9
 8007a80:	e012      	b.n	8007aa8 <HAL_GPIO_DeInit+0xd4>
 8007a82:	230a      	movs	r3, #10
 8007a84:	e010      	b.n	8007aa8 <HAL_GPIO_DeInit+0xd4>
 8007a86:	2308      	movs	r3, #8
 8007a88:	e00e      	b.n	8007aa8 <HAL_GPIO_DeInit+0xd4>
 8007a8a:	2307      	movs	r3, #7
 8007a8c:	e00c      	b.n	8007aa8 <HAL_GPIO_DeInit+0xd4>
 8007a8e:	2306      	movs	r3, #6
 8007a90:	e00a      	b.n	8007aa8 <HAL_GPIO_DeInit+0xd4>
 8007a92:	2305      	movs	r3, #5
 8007a94:	e008      	b.n	8007aa8 <HAL_GPIO_DeInit+0xd4>
 8007a96:	2304      	movs	r3, #4
 8007a98:	e006      	b.n	8007aa8 <HAL_GPIO_DeInit+0xd4>
 8007a9a:	2303      	movs	r3, #3
 8007a9c:	e004      	b.n	8007aa8 <HAL_GPIO_DeInit+0xd4>
 8007a9e:	2302      	movs	r3, #2
 8007aa0:	e002      	b.n	8007aa8 <HAL_GPIO_DeInit+0xd4>
 8007aa2:	2301      	movs	r3, #1
 8007aa4:	e000      	b.n	8007aa8 <HAL_GPIO_DeInit+0xd4>
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	697a      	ldr	r2, [r7, #20]
 8007aaa:	f002 0203 	and.w	r2, r2, #3
 8007aae:	0092      	lsls	r2, r2, #2
 8007ab0:	4093      	lsls	r3, r2
 8007ab2:	68ba      	ldr	r2, [r7, #8]
 8007ab4:	429a      	cmp	r2, r3
 8007ab6:	d132      	bne.n	8007b1e <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8007ab8:	4b4a      	ldr	r3, [pc, #296]	; (8007be4 <HAL_GPIO_DeInit+0x210>)
 8007aba:	681a      	ldr	r2, [r3, #0]
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	43db      	mvns	r3, r3
 8007ac0:	4948      	ldr	r1, [pc, #288]	; (8007be4 <HAL_GPIO_DeInit+0x210>)
 8007ac2:	4013      	ands	r3, r2
 8007ac4:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8007ac6:	4b47      	ldr	r3, [pc, #284]	; (8007be4 <HAL_GPIO_DeInit+0x210>)
 8007ac8:	685a      	ldr	r2, [r3, #4]
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	43db      	mvns	r3, r3
 8007ace:	4945      	ldr	r1, [pc, #276]	; (8007be4 <HAL_GPIO_DeInit+0x210>)
 8007ad0:	4013      	ands	r3, r2
 8007ad2:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8007ad4:	4b43      	ldr	r3, [pc, #268]	; (8007be4 <HAL_GPIO_DeInit+0x210>)
 8007ad6:	689a      	ldr	r2, [r3, #8]
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	43db      	mvns	r3, r3
 8007adc:	4941      	ldr	r1, [pc, #260]	; (8007be4 <HAL_GPIO_DeInit+0x210>)
 8007ade:	4013      	ands	r3, r2
 8007ae0:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8007ae2:	4b40      	ldr	r3, [pc, #256]	; (8007be4 <HAL_GPIO_DeInit+0x210>)
 8007ae4:	68da      	ldr	r2, [r3, #12]
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	43db      	mvns	r3, r3
 8007aea:	493e      	ldr	r1, [pc, #248]	; (8007be4 <HAL_GPIO_DeInit+0x210>)
 8007aec:	4013      	ands	r3, r2
 8007aee:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8007af0:	697b      	ldr	r3, [r7, #20]
 8007af2:	f003 0303 	and.w	r3, r3, #3
 8007af6:	009b      	lsls	r3, r3, #2
 8007af8:	220f      	movs	r2, #15
 8007afa:	fa02 f303 	lsl.w	r3, r2, r3
 8007afe:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8007b00:	4a2d      	ldr	r2, [pc, #180]	; (8007bb8 <HAL_GPIO_DeInit+0x1e4>)
 8007b02:	697b      	ldr	r3, [r7, #20]
 8007b04:	089b      	lsrs	r3, r3, #2
 8007b06:	3302      	adds	r3, #2
 8007b08:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8007b0c:	68bb      	ldr	r3, [r7, #8]
 8007b0e:	43da      	mvns	r2, r3
 8007b10:	4829      	ldr	r0, [pc, #164]	; (8007bb8 <HAL_GPIO_DeInit+0x1e4>)
 8007b12:	697b      	ldr	r3, [r7, #20]
 8007b14:	089b      	lsrs	r3, r3, #2
 8007b16:	400a      	ands	r2, r1
 8007b18:	3302      	adds	r3, #2
 8007b1a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681a      	ldr	r2, [r3, #0]
 8007b22:	697b      	ldr	r3, [r7, #20]
 8007b24:	005b      	lsls	r3, r3, #1
 8007b26:	2103      	movs	r1, #3
 8007b28:	fa01 f303 	lsl.w	r3, r1, r3
 8007b2c:	43db      	mvns	r3, r3
 8007b2e:	401a      	ands	r2, r3
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8007b34:	697b      	ldr	r3, [r7, #20]
 8007b36:	08da      	lsrs	r2, r3, #3
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	3208      	adds	r2, #8
 8007b3c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007b40:	697b      	ldr	r3, [r7, #20]
 8007b42:	f003 0307 	and.w	r3, r3, #7
 8007b46:	009b      	lsls	r3, r3, #2
 8007b48:	220f      	movs	r2, #15
 8007b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8007b4e:	43db      	mvns	r3, r3
 8007b50:	697a      	ldr	r2, [r7, #20]
 8007b52:	08d2      	lsrs	r2, r2, #3
 8007b54:	4019      	ands	r1, r3
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	3208      	adds	r2, #8
 8007b5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	68da      	ldr	r2, [r3, #12]
 8007b62:	697b      	ldr	r3, [r7, #20]
 8007b64:	005b      	lsls	r3, r3, #1
 8007b66:	2103      	movs	r1, #3
 8007b68:	fa01 f303 	lsl.w	r3, r1, r3
 8007b6c:	43db      	mvns	r3, r3
 8007b6e:	401a      	ands	r2, r3
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	685a      	ldr	r2, [r3, #4]
 8007b78:	2101      	movs	r1, #1
 8007b7a:	697b      	ldr	r3, [r7, #20]
 8007b7c:	fa01 f303 	lsl.w	r3, r1, r3
 8007b80:	43db      	mvns	r3, r3
 8007b82:	401a      	ands	r2, r3
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	689a      	ldr	r2, [r3, #8]
 8007b8c:	697b      	ldr	r3, [r7, #20]
 8007b8e:	005b      	lsls	r3, r3, #1
 8007b90:	2103      	movs	r1, #3
 8007b92:	fa01 f303 	lsl.w	r3, r1, r3
 8007b96:	43db      	mvns	r3, r3
 8007b98:	401a      	ands	r2, r3
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	609a      	str	r2, [r3, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 8007b9e:	697b      	ldr	r3, [r7, #20]
 8007ba0:	3301      	adds	r3, #1
 8007ba2:	617b      	str	r3, [r7, #20]
 8007ba4:	697b      	ldr	r3, [r7, #20]
 8007ba6:	2b0f      	cmp	r3, #15
 8007ba8:	f67f af22 	bls.w	80079f0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8007bac:	bf00      	nop
 8007bae:	371c      	adds	r7, #28
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb6:	4770      	bx	lr
 8007bb8:	40013800 	.word	0x40013800
 8007bbc:	40020000 	.word	0x40020000
 8007bc0:	40020400 	.word	0x40020400
 8007bc4:	40020800 	.word	0x40020800
 8007bc8:	40020c00 	.word	0x40020c00
 8007bcc:	40021000 	.word	0x40021000
 8007bd0:	40021400 	.word	0x40021400
 8007bd4:	40021800 	.word	0x40021800
 8007bd8:	40021c00 	.word	0x40021c00
 8007bdc:	40022000 	.word	0x40022000
 8007be0:	40022400 	.word	0x40022400
 8007be4:	40013c00 	.word	0x40013c00

08007be8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007be8:	b480      	push	{r7}
 8007bea:	b085      	sub	sp, #20
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
 8007bf0:	460b      	mov	r3, r1
 8007bf2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	691a      	ldr	r2, [r3, #16]
 8007bf8:	887b      	ldrh	r3, [r7, #2]
 8007bfa:	4013      	ands	r3, r2
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d002      	beq.n	8007c06 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007c00:	2301      	movs	r3, #1
 8007c02:	73fb      	strb	r3, [r7, #15]
 8007c04:	e001      	b.n	8007c0a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007c06:	2300      	movs	r3, #0
 8007c08:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007c0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	3714      	adds	r7, #20
 8007c10:	46bd      	mov	sp, r7
 8007c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c16:	4770      	bx	lr

08007c18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007c18:	b480      	push	{r7}
 8007c1a:	b083      	sub	sp, #12
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
 8007c20:	460b      	mov	r3, r1
 8007c22:	807b      	strh	r3, [r7, #2]
 8007c24:	4613      	mov	r3, r2
 8007c26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007c28:	787b      	ldrb	r3, [r7, #1]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d003      	beq.n	8007c36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007c2e:	887a      	ldrh	r2, [r7, #2]
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8007c34:	e003      	b.n	8007c3e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8007c36:	887b      	ldrh	r3, [r7, #2]
 8007c38:	041a      	lsls	r2, r3, #16
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	619a      	str	r2, [r3, #24]
}
 8007c3e:	bf00      	nop
 8007c40:	370c      	adds	r7, #12
 8007c42:	46bd      	mov	sp, r7
 8007c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c48:	4770      	bx	lr
	...

08007c4c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b082      	sub	sp, #8
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d101      	bne.n	8007c5e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007c5a:	2301      	movs	r3, #1
 8007c5c:	e07f      	b.n	8007d5e <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007c64:	b2db      	uxtb	r3, r3
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d106      	bne.n	8007c78 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007c72:	6878      	ldr	r0, [r7, #4]
 8007c74:	f7fc fb3c 	bl	80042f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2224      	movs	r2, #36	; 0x24
 8007c7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	681a      	ldr	r2, [r3, #0]
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f022 0201 	bic.w	r2, r2, #1
 8007c8e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	685a      	ldr	r2, [r3, #4]
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007c9c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	689a      	ldr	r2, [r3, #8]
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007cac:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	68db      	ldr	r3, [r3, #12]
 8007cb2:	2b01      	cmp	r3, #1
 8007cb4:	d107      	bne.n	8007cc6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	689a      	ldr	r2, [r3, #8]
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007cc2:	609a      	str	r2, [r3, #8]
 8007cc4:	e006      	b.n	8007cd4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	689a      	ldr	r2, [r3, #8]
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8007cd2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	68db      	ldr	r3, [r3, #12]
 8007cd8:	2b02      	cmp	r3, #2
 8007cda:	d104      	bne.n	8007ce6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007ce4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	6859      	ldr	r1, [r3, #4]
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681a      	ldr	r2, [r3, #0]
 8007cf0:	4b1d      	ldr	r3, [pc, #116]	; (8007d68 <HAL_I2C_Init+0x11c>)
 8007cf2:	430b      	orrs	r3, r1
 8007cf4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	68da      	ldr	r2, [r3, #12]
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007d04:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	691a      	ldr	r2, [r3, #16]
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	695b      	ldr	r3, [r3, #20]
 8007d0e:	ea42 0103 	orr.w	r1, r2, r3
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	699b      	ldr	r3, [r3, #24]
 8007d16:	021a      	lsls	r2, r3, #8
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	430a      	orrs	r2, r1
 8007d1e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	69d9      	ldr	r1, [r3, #28]
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	6a1a      	ldr	r2, [r3, #32]
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	430a      	orrs	r2, r1
 8007d2e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	681a      	ldr	r2, [r3, #0]
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	f042 0201 	orr.w	r2, r2, #1
 8007d3e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2200      	movs	r2, #0
 8007d44:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	2220      	movs	r2, #32
 8007d4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	2200      	movs	r2, #0
 8007d52:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2200      	movs	r2, #0
 8007d58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8007d5c:	2300      	movs	r3, #0
}
 8007d5e:	4618      	mov	r0, r3
 8007d60:	3708      	adds	r7, #8
 8007d62:	46bd      	mov	sp, r7
 8007d64:	bd80      	pop	{r7, pc}
 8007d66:	bf00      	nop
 8007d68:	02008000 	.word	0x02008000

08007d6c <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8007d6c:	b580      	push	{r7, lr}
 8007d6e:	b082      	sub	sp, #8
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d101      	bne.n	8007d7e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8007d7a:	2301      	movs	r3, #1
 8007d7c:	e021      	b.n	8007dc2 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	2224      	movs	r2, #36	; 0x24
 8007d82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	681a      	ldr	r2, [r3, #0]
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f022 0201 	bic.w	r2, r2, #1
 8007d94:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8007d96:	6878      	ldr	r0, [r7, #4]
 8007d98:	f7fc fb22 	bl	80043e0 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2200      	movs	r2, #0
 8007da0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	2200      	movs	r2, #0
 8007da6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	2200      	movs	r2, #0
 8007dae:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	2200      	movs	r2, #0
 8007db4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007dc0:	2300      	movs	r3, #0
}
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	3708      	adds	r7, #8
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	bd80      	pop	{r7, pc}
	...

08007dcc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b088      	sub	sp, #32
 8007dd0:	af02      	add	r7, sp, #8
 8007dd2:	60f8      	str	r0, [r7, #12]
 8007dd4:	4608      	mov	r0, r1
 8007dd6:	4611      	mov	r1, r2
 8007dd8:	461a      	mov	r2, r3
 8007dda:	4603      	mov	r3, r0
 8007ddc:	817b      	strh	r3, [r7, #10]
 8007dde:	460b      	mov	r3, r1
 8007de0:	813b      	strh	r3, [r7, #8]
 8007de2:	4613      	mov	r3, r2
 8007de4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007dec:	b2db      	uxtb	r3, r3
 8007dee:	2b20      	cmp	r3, #32
 8007df0:	f040 80f9 	bne.w	8007fe6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007df4:	6a3b      	ldr	r3, [r7, #32]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d002      	beq.n	8007e00 <HAL_I2C_Mem_Write+0x34>
 8007dfa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d105      	bne.n	8007e0c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007e06:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8007e08:	2301      	movs	r3, #1
 8007e0a:	e0ed      	b.n	8007fe8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007e12:	2b01      	cmp	r3, #1
 8007e14:	d101      	bne.n	8007e1a <HAL_I2C_Mem_Write+0x4e>
 8007e16:	2302      	movs	r3, #2
 8007e18:	e0e6      	b.n	8007fe8 <HAL_I2C_Mem_Write+0x21c>
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	2201      	movs	r2, #1
 8007e1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007e22:	f7fd f84f 	bl	8004ec4 <HAL_GetTick>
 8007e26:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007e28:	697b      	ldr	r3, [r7, #20]
 8007e2a:	9300      	str	r3, [sp, #0]
 8007e2c:	2319      	movs	r3, #25
 8007e2e:	2201      	movs	r2, #1
 8007e30:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007e34:	68f8      	ldr	r0, [r7, #12]
 8007e36:	f000 fad1 	bl	80083dc <I2C_WaitOnFlagUntilTimeout>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d001      	beq.n	8007e44 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8007e40:	2301      	movs	r3, #1
 8007e42:	e0d1      	b.n	8007fe8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	2221      	movs	r2, #33	; 0x21
 8007e48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	2240      	movs	r2, #64	; 0x40
 8007e50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	2200      	movs	r2, #0
 8007e58:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	6a3a      	ldr	r2, [r7, #32]
 8007e5e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007e64:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	2200      	movs	r2, #0
 8007e6a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007e6c:	88f8      	ldrh	r0, [r7, #6]
 8007e6e:	893a      	ldrh	r2, [r7, #8]
 8007e70:	8979      	ldrh	r1, [r7, #10]
 8007e72:	697b      	ldr	r3, [r7, #20]
 8007e74:	9301      	str	r3, [sp, #4]
 8007e76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e78:	9300      	str	r3, [sp, #0]
 8007e7a:	4603      	mov	r3, r0
 8007e7c:	68f8      	ldr	r0, [r7, #12]
 8007e7e:	f000 f9e1 	bl	8008244 <I2C_RequestMemoryWrite>
 8007e82:	4603      	mov	r3, r0
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d005      	beq.n	8007e94 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8007e90:	2301      	movs	r3, #1
 8007e92:	e0a9      	b.n	8007fe8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e98:	b29b      	uxth	r3, r3
 8007e9a:	2bff      	cmp	r3, #255	; 0xff
 8007e9c:	d90e      	bls.n	8007ebc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	22ff      	movs	r2, #255	; 0xff
 8007ea2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ea8:	b2da      	uxtb	r2, r3
 8007eaa:	8979      	ldrh	r1, [r7, #10]
 8007eac:	2300      	movs	r3, #0
 8007eae:	9300      	str	r3, [sp, #0]
 8007eb0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007eb4:	68f8      	ldr	r0, [r7, #12]
 8007eb6:	f000 fbb3 	bl	8008620 <I2C_TransferConfig>
 8007eba:	e00f      	b.n	8007edc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ec0:	b29a      	uxth	r2, r3
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007eca:	b2da      	uxtb	r2, r3
 8007ecc:	8979      	ldrh	r1, [r7, #10]
 8007ece:	2300      	movs	r3, #0
 8007ed0:	9300      	str	r3, [sp, #0]
 8007ed2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007ed6:	68f8      	ldr	r0, [r7, #12]
 8007ed8:	f000 fba2 	bl	8008620 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007edc:	697a      	ldr	r2, [r7, #20]
 8007ede:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007ee0:	68f8      	ldr	r0, [r7, #12]
 8007ee2:	f000 fabb 	bl	800845c <I2C_WaitOnTXISFlagUntilTimeout>
 8007ee6:	4603      	mov	r3, r0
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d001      	beq.n	8007ef0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8007eec:	2301      	movs	r3, #1
 8007eee:	e07b      	b.n	8007fe8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ef4:	781a      	ldrb	r2, [r3, #0]
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f00:	1c5a      	adds	r2, r3, #1
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f0a:	b29b      	uxth	r3, r3
 8007f0c:	3b01      	subs	r3, #1
 8007f0e:	b29a      	uxth	r2, r3
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007f18:	3b01      	subs	r3, #1
 8007f1a:	b29a      	uxth	r2, r3
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f24:	b29b      	uxth	r3, r3
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d034      	beq.n	8007f94 <HAL_I2C_Mem_Write+0x1c8>
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d130      	bne.n	8007f94 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007f32:	697b      	ldr	r3, [r7, #20]
 8007f34:	9300      	str	r3, [sp, #0]
 8007f36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f38:	2200      	movs	r2, #0
 8007f3a:	2180      	movs	r1, #128	; 0x80
 8007f3c:	68f8      	ldr	r0, [r7, #12]
 8007f3e:	f000 fa4d 	bl	80083dc <I2C_WaitOnFlagUntilTimeout>
 8007f42:	4603      	mov	r3, r0
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d001      	beq.n	8007f4c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8007f48:	2301      	movs	r3, #1
 8007f4a:	e04d      	b.n	8007fe8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f50:	b29b      	uxth	r3, r3
 8007f52:	2bff      	cmp	r3, #255	; 0xff
 8007f54:	d90e      	bls.n	8007f74 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	22ff      	movs	r2, #255	; 0xff
 8007f5a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007f60:	b2da      	uxtb	r2, r3
 8007f62:	8979      	ldrh	r1, [r7, #10]
 8007f64:	2300      	movs	r3, #0
 8007f66:	9300      	str	r3, [sp, #0]
 8007f68:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007f6c:	68f8      	ldr	r0, [r7, #12]
 8007f6e:	f000 fb57 	bl	8008620 <I2C_TransferConfig>
 8007f72:	e00f      	b.n	8007f94 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f78:	b29a      	uxth	r2, r3
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007f82:	b2da      	uxtb	r2, r3
 8007f84:	8979      	ldrh	r1, [r7, #10]
 8007f86:	2300      	movs	r3, #0
 8007f88:	9300      	str	r3, [sp, #0]
 8007f8a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007f8e:	68f8      	ldr	r0, [r7, #12]
 8007f90:	f000 fb46 	bl	8008620 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f98:	b29b      	uxth	r3, r3
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d19e      	bne.n	8007edc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007f9e:	697a      	ldr	r2, [r7, #20]
 8007fa0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007fa2:	68f8      	ldr	r0, [r7, #12]
 8007fa4:	f000 fa9a 	bl	80084dc <I2C_WaitOnSTOPFlagUntilTimeout>
 8007fa8:	4603      	mov	r3, r0
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d001      	beq.n	8007fb2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8007fae:	2301      	movs	r3, #1
 8007fb0:	e01a      	b.n	8007fe8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	2220      	movs	r2, #32
 8007fb8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	6859      	ldr	r1, [r3, #4]
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	681a      	ldr	r2, [r3, #0]
 8007fc4:	4b0a      	ldr	r3, [pc, #40]	; (8007ff0 <HAL_I2C_Mem_Write+0x224>)
 8007fc6:	400b      	ands	r3, r1
 8007fc8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	2220      	movs	r2, #32
 8007fce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	2200      	movs	r2, #0
 8007fde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	e000      	b.n	8007fe8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8007fe6:	2302      	movs	r3, #2
  }
}
 8007fe8:	4618      	mov	r0, r3
 8007fea:	3718      	adds	r7, #24
 8007fec:	46bd      	mov	sp, r7
 8007fee:	bd80      	pop	{r7, pc}
 8007ff0:	fe00e800 	.word	0xfe00e800

08007ff4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ff4:	b580      	push	{r7, lr}
 8007ff6:	b088      	sub	sp, #32
 8007ff8:	af02      	add	r7, sp, #8
 8007ffa:	60f8      	str	r0, [r7, #12]
 8007ffc:	4608      	mov	r0, r1
 8007ffe:	4611      	mov	r1, r2
 8008000:	461a      	mov	r2, r3
 8008002:	4603      	mov	r3, r0
 8008004:	817b      	strh	r3, [r7, #10]
 8008006:	460b      	mov	r3, r1
 8008008:	813b      	strh	r3, [r7, #8]
 800800a:	4613      	mov	r3, r2
 800800c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008014:	b2db      	uxtb	r3, r3
 8008016:	2b20      	cmp	r3, #32
 8008018:	f040 80fd 	bne.w	8008216 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800801c:	6a3b      	ldr	r3, [r7, #32]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d002      	beq.n	8008028 <HAL_I2C_Mem_Read+0x34>
 8008022:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008024:	2b00      	cmp	r3, #0
 8008026:	d105      	bne.n	8008034 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800802e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8008030:	2301      	movs	r3, #1
 8008032:	e0f1      	b.n	8008218 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800803a:	2b01      	cmp	r3, #1
 800803c:	d101      	bne.n	8008042 <HAL_I2C_Mem_Read+0x4e>
 800803e:	2302      	movs	r3, #2
 8008040:	e0ea      	b.n	8008218 <HAL_I2C_Mem_Read+0x224>
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	2201      	movs	r2, #1
 8008046:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800804a:	f7fc ff3b 	bl	8004ec4 <HAL_GetTick>
 800804e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008050:	697b      	ldr	r3, [r7, #20]
 8008052:	9300      	str	r3, [sp, #0]
 8008054:	2319      	movs	r3, #25
 8008056:	2201      	movs	r2, #1
 8008058:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800805c:	68f8      	ldr	r0, [r7, #12]
 800805e:	f000 f9bd 	bl	80083dc <I2C_WaitOnFlagUntilTimeout>
 8008062:	4603      	mov	r3, r0
 8008064:	2b00      	cmp	r3, #0
 8008066:	d001      	beq.n	800806c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8008068:	2301      	movs	r3, #1
 800806a:	e0d5      	b.n	8008218 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	2222      	movs	r2, #34	; 0x22
 8008070:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	2240      	movs	r2, #64	; 0x40
 8008078:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	2200      	movs	r2, #0
 8008080:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	6a3a      	ldr	r2, [r7, #32]
 8008086:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800808c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	2200      	movs	r2, #0
 8008092:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008094:	88f8      	ldrh	r0, [r7, #6]
 8008096:	893a      	ldrh	r2, [r7, #8]
 8008098:	8979      	ldrh	r1, [r7, #10]
 800809a:	697b      	ldr	r3, [r7, #20]
 800809c:	9301      	str	r3, [sp, #4]
 800809e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080a0:	9300      	str	r3, [sp, #0]
 80080a2:	4603      	mov	r3, r0
 80080a4:	68f8      	ldr	r0, [r7, #12]
 80080a6:	f000 f921 	bl	80082ec <I2C_RequestMemoryRead>
 80080aa:	4603      	mov	r3, r0
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d005      	beq.n	80080bc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	2200      	movs	r2, #0
 80080b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80080b8:	2301      	movs	r3, #1
 80080ba:	e0ad      	b.n	8008218 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80080c0:	b29b      	uxth	r3, r3
 80080c2:	2bff      	cmp	r3, #255	; 0xff
 80080c4:	d90e      	bls.n	80080e4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	22ff      	movs	r2, #255	; 0xff
 80080ca:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80080d0:	b2da      	uxtb	r2, r3
 80080d2:	8979      	ldrh	r1, [r7, #10]
 80080d4:	4b52      	ldr	r3, [pc, #328]	; (8008220 <HAL_I2C_Mem_Read+0x22c>)
 80080d6:	9300      	str	r3, [sp, #0]
 80080d8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80080dc:	68f8      	ldr	r0, [r7, #12]
 80080de:	f000 fa9f 	bl	8008620 <I2C_TransferConfig>
 80080e2:	e00f      	b.n	8008104 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80080e8:	b29a      	uxth	r2, r3
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80080f2:	b2da      	uxtb	r2, r3
 80080f4:	8979      	ldrh	r1, [r7, #10]
 80080f6:	4b4a      	ldr	r3, [pc, #296]	; (8008220 <HAL_I2C_Mem_Read+0x22c>)
 80080f8:	9300      	str	r3, [sp, #0]
 80080fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80080fe:	68f8      	ldr	r0, [r7, #12]
 8008100:	f000 fa8e 	bl	8008620 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8008104:	697b      	ldr	r3, [r7, #20]
 8008106:	9300      	str	r3, [sp, #0]
 8008108:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800810a:	2200      	movs	r2, #0
 800810c:	2104      	movs	r1, #4
 800810e:	68f8      	ldr	r0, [r7, #12]
 8008110:	f000 f964 	bl	80083dc <I2C_WaitOnFlagUntilTimeout>
 8008114:	4603      	mov	r3, r0
 8008116:	2b00      	cmp	r3, #0
 8008118:	d001      	beq.n	800811e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800811a:	2301      	movs	r3, #1
 800811c:	e07c      	b.n	8008218 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008128:	b2d2      	uxtb	r2, r2
 800812a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008130:	1c5a      	adds	r2, r3, #1
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800813a:	3b01      	subs	r3, #1
 800813c:	b29a      	uxth	r2, r3
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008146:	b29b      	uxth	r3, r3
 8008148:	3b01      	subs	r3, #1
 800814a:	b29a      	uxth	r2, r3
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008154:	b29b      	uxth	r3, r3
 8008156:	2b00      	cmp	r3, #0
 8008158:	d034      	beq.n	80081c4 <HAL_I2C_Mem_Read+0x1d0>
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800815e:	2b00      	cmp	r3, #0
 8008160:	d130      	bne.n	80081c4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008162:	697b      	ldr	r3, [r7, #20]
 8008164:	9300      	str	r3, [sp, #0]
 8008166:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008168:	2200      	movs	r2, #0
 800816a:	2180      	movs	r1, #128	; 0x80
 800816c:	68f8      	ldr	r0, [r7, #12]
 800816e:	f000 f935 	bl	80083dc <I2C_WaitOnFlagUntilTimeout>
 8008172:	4603      	mov	r3, r0
 8008174:	2b00      	cmp	r3, #0
 8008176:	d001      	beq.n	800817c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8008178:	2301      	movs	r3, #1
 800817a:	e04d      	b.n	8008218 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008180:	b29b      	uxth	r3, r3
 8008182:	2bff      	cmp	r3, #255	; 0xff
 8008184:	d90e      	bls.n	80081a4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	22ff      	movs	r2, #255	; 0xff
 800818a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008190:	b2da      	uxtb	r2, r3
 8008192:	8979      	ldrh	r1, [r7, #10]
 8008194:	2300      	movs	r3, #0
 8008196:	9300      	str	r3, [sp, #0]
 8008198:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800819c:	68f8      	ldr	r0, [r7, #12]
 800819e:	f000 fa3f 	bl	8008620 <I2C_TransferConfig>
 80081a2:	e00f      	b.n	80081c4 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80081a8:	b29a      	uxth	r2, r3
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80081b2:	b2da      	uxtb	r2, r3
 80081b4:	8979      	ldrh	r1, [r7, #10]
 80081b6:	2300      	movs	r3, #0
 80081b8:	9300      	str	r3, [sp, #0]
 80081ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80081be:	68f8      	ldr	r0, [r7, #12]
 80081c0:	f000 fa2e 	bl	8008620 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80081c8:	b29b      	uxth	r3, r3
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d19a      	bne.n	8008104 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80081ce:	697a      	ldr	r2, [r7, #20]
 80081d0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80081d2:	68f8      	ldr	r0, [r7, #12]
 80081d4:	f000 f982 	bl	80084dc <I2C_WaitOnSTOPFlagUntilTimeout>
 80081d8:	4603      	mov	r3, r0
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d001      	beq.n	80081e2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80081de:	2301      	movs	r3, #1
 80081e0:	e01a      	b.n	8008218 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	2220      	movs	r2, #32
 80081e8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	6859      	ldr	r1, [r3, #4]
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	681a      	ldr	r2, [r3, #0]
 80081f4:	4b0b      	ldr	r3, [pc, #44]	; (8008224 <HAL_I2C_Mem_Read+0x230>)
 80081f6:	400b      	ands	r3, r1
 80081f8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	2220      	movs	r2, #32
 80081fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	2200      	movs	r2, #0
 8008206:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	2200      	movs	r2, #0
 800820e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008212:	2300      	movs	r3, #0
 8008214:	e000      	b.n	8008218 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8008216:	2302      	movs	r3, #2
  }
}
 8008218:	4618      	mov	r0, r3
 800821a:	3718      	adds	r7, #24
 800821c:	46bd      	mov	sp, r7
 800821e:	bd80      	pop	{r7, pc}
 8008220:	80002400 	.word	0x80002400
 8008224:	fe00e800 	.word	0xfe00e800

08008228 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8008228:	b480      	push	{r7}
 800822a:	b083      	sub	sp, #12
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008236:	b2db      	uxtb	r3, r3
}
 8008238:	4618      	mov	r0, r3
 800823a:	370c      	adds	r7, #12
 800823c:	46bd      	mov	sp, r7
 800823e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008242:	4770      	bx	lr

08008244 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008244:	b580      	push	{r7, lr}
 8008246:	b086      	sub	sp, #24
 8008248:	af02      	add	r7, sp, #8
 800824a:	60f8      	str	r0, [r7, #12]
 800824c:	4608      	mov	r0, r1
 800824e:	4611      	mov	r1, r2
 8008250:	461a      	mov	r2, r3
 8008252:	4603      	mov	r3, r0
 8008254:	817b      	strh	r3, [r7, #10]
 8008256:	460b      	mov	r3, r1
 8008258:	813b      	strh	r3, [r7, #8]
 800825a:	4613      	mov	r3, r2
 800825c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800825e:	88fb      	ldrh	r3, [r7, #6]
 8008260:	b2da      	uxtb	r2, r3
 8008262:	8979      	ldrh	r1, [r7, #10]
 8008264:	4b20      	ldr	r3, [pc, #128]	; (80082e8 <I2C_RequestMemoryWrite+0xa4>)
 8008266:	9300      	str	r3, [sp, #0]
 8008268:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800826c:	68f8      	ldr	r0, [r7, #12]
 800826e:	f000 f9d7 	bl	8008620 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008272:	69fa      	ldr	r2, [r7, #28]
 8008274:	69b9      	ldr	r1, [r7, #24]
 8008276:	68f8      	ldr	r0, [r7, #12]
 8008278:	f000 f8f0 	bl	800845c <I2C_WaitOnTXISFlagUntilTimeout>
 800827c:	4603      	mov	r3, r0
 800827e:	2b00      	cmp	r3, #0
 8008280:	d001      	beq.n	8008286 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8008282:	2301      	movs	r3, #1
 8008284:	e02c      	b.n	80082e0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008286:	88fb      	ldrh	r3, [r7, #6]
 8008288:	2b01      	cmp	r3, #1
 800828a:	d105      	bne.n	8008298 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800828c:	893b      	ldrh	r3, [r7, #8]
 800828e:	b2da      	uxtb	r2, r3
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	629a      	str	r2, [r3, #40]	; 0x28
 8008296:	e015      	b.n	80082c4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008298:	893b      	ldrh	r3, [r7, #8]
 800829a:	0a1b      	lsrs	r3, r3, #8
 800829c:	b29b      	uxth	r3, r3
 800829e:	b2da      	uxtb	r2, r3
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80082a6:	69fa      	ldr	r2, [r7, #28]
 80082a8:	69b9      	ldr	r1, [r7, #24]
 80082aa:	68f8      	ldr	r0, [r7, #12]
 80082ac:	f000 f8d6 	bl	800845c <I2C_WaitOnTXISFlagUntilTimeout>
 80082b0:	4603      	mov	r3, r0
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d001      	beq.n	80082ba <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80082b6:	2301      	movs	r3, #1
 80082b8:	e012      	b.n	80082e0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80082ba:	893b      	ldrh	r3, [r7, #8]
 80082bc:	b2da      	uxtb	r2, r3
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80082c4:	69fb      	ldr	r3, [r7, #28]
 80082c6:	9300      	str	r3, [sp, #0]
 80082c8:	69bb      	ldr	r3, [r7, #24]
 80082ca:	2200      	movs	r2, #0
 80082cc:	2180      	movs	r1, #128	; 0x80
 80082ce:	68f8      	ldr	r0, [r7, #12]
 80082d0:	f000 f884 	bl	80083dc <I2C_WaitOnFlagUntilTimeout>
 80082d4:	4603      	mov	r3, r0
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d001      	beq.n	80082de <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80082da:	2301      	movs	r3, #1
 80082dc:	e000      	b.n	80082e0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80082de:	2300      	movs	r3, #0
}
 80082e0:	4618      	mov	r0, r3
 80082e2:	3710      	adds	r7, #16
 80082e4:	46bd      	mov	sp, r7
 80082e6:	bd80      	pop	{r7, pc}
 80082e8:	80002000 	.word	0x80002000

080082ec <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80082ec:	b580      	push	{r7, lr}
 80082ee:	b086      	sub	sp, #24
 80082f0:	af02      	add	r7, sp, #8
 80082f2:	60f8      	str	r0, [r7, #12]
 80082f4:	4608      	mov	r0, r1
 80082f6:	4611      	mov	r1, r2
 80082f8:	461a      	mov	r2, r3
 80082fa:	4603      	mov	r3, r0
 80082fc:	817b      	strh	r3, [r7, #10]
 80082fe:	460b      	mov	r3, r1
 8008300:	813b      	strh	r3, [r7, #8]
 8008302:	4613      	mov	r3, r2
 8008304:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8008306:	88fb      	ldrh	r3, [r7, #6]
 8008308:	b2da      	uxtb	r2, r3
 800830a:	8979      	ldrh	r1, [r7, #10]
 800830c:	4b20      	ldr	r3, [pc, #128]	; (8008390 <I2C_RequestMemoryRead+0xa4>)
 800830e:	9300      	str	r3, [sp, #0]
 8008310:	2300      	movs	r3, #0
 8008312:	68f8      	ldr	r0, [r7, #12]
 8008314:	f000 f984 	bl	8008620 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008318:	69fa      	ldr	r2, [r7, #28]
 800831a:	69b9      	ldr	r1, [r7, #24]
 800831c:	68f8      	ldr	r0, [r7, #12]
 800831e:	f000 f89d 	bl	800845c <I2C_WaitOnTXISFlagUntilTimeout>
 8008322:	4603      	mov	r3, r0
 8008324:	2b00      	cmp	r3, #0
 8008326:	d001      	beq.n	800832c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8008328:	2301      	movs	r3, #1
 800832a:	e02c      	b.n	8008386 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800832c:	88fb      	ldrh	r3, [r7, #6]
 800832e:	2b01      	cmp	r3, #1
 8008330:	d105      	bne.n	800833e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008332:	893b      	ldrh	r3, [r7, #8]
 8008334:	b2da      	uxtb	r2, r3
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	629a      	str	r2, [r3, #40]	; 0x28
 800833c:	e015      	b.n	800836a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800833e:	893b      	ldrh	r3, [r7, #8]
 8008340:	0a1b      	lsrs	r3, r3, #8
 8008342:	b29b      	uxth	r3, r3
 8008344:	b2da      	uxtb	r2, r3
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800834c:	69fa      	ldr	r2, [r7, #28]
 800834e:	69b9      	ldr	r1, [r7, #24]
 8008350:	68f8      	ldr	r0, [r7, #12]
 8008352:	f000 f883 	bl	800845c <I2C_WaitOnTXISFlagUntilTimeout>
 8008356:	4603      	mov	r3, r0
 8008358:	2b00      	cmp	r3, #0
 800835a:	d001      	beq.n	8008360 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800835c:	2301      	movs	r3, #1
 800835e:	e012      	b.n	8008386 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008360:	893b      	ldrh	r3, [r7, #8]
 8008362:	b2da      	uxtb	r2, r3
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800836a:	69fb      	ldr	r3, [r7, #28]
 800836c:	9300      	str	r3, [sp, #0]
 800836e:	69bb      	ldr	r3, [r7, #24]
 8008370:	2200      	movs	r2, #0
 8008372:	2140      	movs	r1, #64	; 0x40
 8008374:	68f8      	ldr	r0, [r7, #12]
 8008376:	f000 f831 	bl	80083dc <I2C_WaitOnFlagUntilTimeout>
 800837a:	4603      	mov	r3, r0
 800837c:	2b00      	cmp	r3, #0
 800837e:	d001      	beq.n	8008384 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8008380:	2301      	movs	r3, #1
 8008382:	e000      	b.n	8008386 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8008384:	2300      	movs	r3, #0
}
 8008386:	4618      	mov	r0, r3
 8008388:	3710      	adds	r7, #16
 800838a:	46bd      	mov	sp, r7
 800838c:	bd80      	pop	{r7, pc}
 800838e:	bf00      	nop
 8008390:	80002000 	.word	0x80002000

08008394 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8008394:	b480      	push	{r7}
 8008396:	b083      	sub	sp, #12
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	699b      	ldr	r3, [r3, #24]
 80083a2:	f003 0302 	and.w	r3, r3, #2
 80083a6:	2b02      	cmp	r3, #2
 80083a8:	d103      	bne.n	80083b2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	2200      	movs	r2, #0
 80083b0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	699b      	ldr	r3, [r3, #24]
 80083b8:	f003 0301 	and.w	r3, r3, #1
 80083bc:	2b01      	cmp	r3, #1
 80083be:	d007      	beq.n	80083d0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	699a      	ldr	r2, [r3, #24]
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	f042 0201 	orr.w	r2, r2, #1
 80083ce:	619a      	str	r2, [r3, #24]
  }
}
 80083d0:	bf00      	nop
 80083d2:	370c      	adds	r7, #12
 80083d4:	46bd      	mov	sp, r7
 80083d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083da:	4770      	bx	lr

080083dc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80083dc:	b580      	push	{r7, lr}
 80083de:	b084      	sub	sp, #16
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	60f8      	str	r0, [r7, #12]
 80083e4:	60b9      	str	r1, [r7, #8]
 80083e6:	603b      	str	r3, [r7, #0]
 80083e8:	4613      	mov	r3, r2
 80083ea:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80083ec:	e022      	b.n	8008434 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80083ee:	683b      	ldr	r3, [r7, #0]
 80083f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083f4:	d01e      	beq.n	8008434 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80083f6:	f7fc fd65 	bl	8004ec4 <HAL_GetTick>
 80083fa:	4602      	mov	r2, r0
 80083fc:	69bb      	ldr	r3, [r7, #24]
 80083fe:	1ad3      	subs	r3, r2, r3
 8008400:	683a      	ldr	r2, [r7, #0]
 8008402:	429a      	cmp	r2, r3
 8008404:	d302      	bcc.n	800840c <I2C_WaitOnFlagUntilTimeout+0x30>
 8008406:	683b      	ldr	r3, [r7, #0]
 8008408:	2b00      	cmp	r3, #0
 800840a:	d113      	bne.n	8008434 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008410:	f043 0220 	orr.w	r2, r3, #32
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	2220      	movs	r2, #32
 800841c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	2200      	movs	r2, #0
 8008424:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	2200      	movs	r2, #0
 800842c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8008430:	2301      	movs	r3, #1
 8008432:	e00f      	b.n	8008454 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	699a      	ldr	r2, [r3, #24]
 800843a:	68bb      	ldr	r3, [r7, #8]
 800843c:	4013      	ands	r3, r2
 800843e:	68ba      	ldr	r2, [r7, #8]
 8008440:	429a      	cmp	r2, r3
 8008442:	bf0c      	ite	eq
 8008444:	2301      	moveq	r3, #1
 8008446:	2300      	movne	r3, #0
 8008448:	b2db      	uxtb	r3, r3
 800844a:	461a      	mov	r2, r3
 800844c:	79fb      	ldrb	r3, [r7, #7]
 800844e:	429a      	cmp	r2, r3
 8008450:	d0cd      	beq.n	80083ee <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008452:	2300      	movs	r3, #0
}
 8008454:	4618      	mov	r0, r3
 8008456:	3710      	adds	r7, #16
 8008458:	46bd      	mov	sp, r7
 800845a:	bd80      	pop	{r7, pc}

0800845c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800845c:	b580      	push	{r7, lr}
 800845e:	b084      	sub	sp, #16
 8008460:	af00      	add	r7, sp, #0
 8008462:	60f8      	str	r0, [r7, #12]
 8008464:	60b9      	str	r1, [r7, #8]
 8008466:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008468:	e02c      	b.n	80084c4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800846a:	687a      	ldr	r2, [r7, #4]
 800846c:	68b9      	ldr	r1, [r7, #8]
 800846e:	68f8      	ldr	r0, [r7, #12]
 8008470:	f000 f870 	bl	8008554 <I2C_IsAcknowledgeFailed>
 8008474:	4603      	mov	r3, r0
 8008476:	2b00      	cmp	r3, #0
 8008478:	d001      	beq.n	800847e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800847a:	2301      	movs	r3, #1
 800847c:	e02a      	b.n	80084d4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800847e:	68bb      	ldr	r3, [r7, #8]
 8008480:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008484:	d01e      	beq.n	80084c4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008486:	f7fc fd1d 	bl	8004ec4 <HAL_GetTick>
 800848a:	4602      	mov	r2, r0
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	1ad3      	subs	r3, r2, r3
 8008490:	68ba      	ldr	r2, [r7, #8]
 8008492:	429a      	cmp	r2, r3
 8008494:	d302      	bcc.n	800849c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8008496:	68bb      	ldr	r3, [r7, #8]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d113      	bne.n	80084c4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80084a0:	f043 0220 	orr.w	r2, r3, #32
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	2220      	movs	r2, #32
 80084ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	2200      	movs	r2, #0
 80084b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	2200      	movs	r2, #0
 80084bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80084c0:	2301      	movs	r3, #1
 80084c2:	e007      	b.n	80084d4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	699b      	ldr	r3, [r3, #24]
 80084ca:	f003 0302 	and.w	r3, r3, #2
 80084ce:	2b02      	cmp	r3, #2
 80084d0:	d1cb      	bne.n	800846a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80084d2:	2300      	movs	r3, #0
}
 80084d4:	4618      	mov	r0, r3
 80084d6:	3710      	adds	r7, #16
 80084d8:	46bd      	mov	sp, r7
 80084da:	bd80      	pop	{r7, pc}

080084dc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b084      	sub	sp, #16
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	60f8      	str	r0, [r7, #12]
 80084e4:	60b9      	str	r1, [r7, #8]
 80084e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80084e8:	e028      	b.n	800853c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80084ea:	687a      	ldr	r2, [r7, #4]
 80084ec:	68b9      	ldr	r1, [r7, #8]
 80084ee:	68f8      	ldr	r0, [r7, #12]
 80084f0:	f000 f830 	bl	8008554 <I2C_IsAcknowledgeFailed>
 80084f4:	4603      	mov	r3, r0
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d001      	beq.n	80084fe <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80084fa:	2301      	movs	r3, #1
 80084fc:	e026      	b.n	800854c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80084fe:	f7fc fce1 	bl	8004ec4 <HAL_GetTick>
 8008502:	4602      	mov	r2, r0
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	1ad3      	subs	r3, r2, r3
 8008508:	68ba      	ldr	r2, [r7, #8]
 800850a:	429a      	cmp	r2, r3
 800850c:	d302      	bcc.n	8008514 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800850e:	68bb      	ldr	r3, [r7, #8]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d113      	bne.n	800853c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008518:	f043 0220 	orr.w	r2, r3, #32
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	2220      	movs	r2, #32
 8008524:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	2200      	movs	r2, #0
 800852c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	2200      	movs	r2, #0
 8008534:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8008538:	2301      	movs	r3, #1
 800853a:	e007      	b.n	800854c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	699b      	ldr	r3, [r3, #24]
 8008542:	f003 0320 	and.w	r3, r3, #32
 8008546:	2b20      	cmp	r3, #32
 8008548:	d1cf      	bne.n	80084ea <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800854a:	2300      	movs	r3, #0
}
 800854c:	4618      	mov	r0, r3
 800854e:	3710      	adds	r7, #16
 8008550:	46bd      	mov	sp, r7
 8008552:	bd80      	pop	{r7, pc}

08008554 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008554:	b580      	push	{r7, lr}
 8008556:	b084      	sub	sp, #16
 8008558:	af00      	add	r7, sp, #0
 800855a:	60f8      	str	r0, [r7, #12]
 800855c:	60b9      	str	r1, [r7, #8]
 800855e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	699b      	ldr	r3, [r3, #24]
 8008566:	f003 0310 	and.w	r3, r3, #16
 800856a:	2b10      	cmp	r3, #16
 800856c:	d151      	bne.n	8008612 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800856e:	e022      	b.n	80085b6 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8008570:	68bb      	ldr	r3, [r7, #8]
 8008572:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008576:	d01e      	beq.n	80085b6 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008578:	f7fc fca4 	bl	8004ec4 <HAL_GetTick>
 800857c:	4602      	mov	r2, r0
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	1ad3      	subs	r3, r2, r3
 8008582:	68ba      	ldr	r2, [r7, #8]
 8008584:	429a      	cmp	r2, r3
 8008586:	d302      	bcc.n	800858e <I2C_IsAcknowledgeFailed+0x3a>
 8008588:	68bb      	ldr	r3, [r7, #8]
 800858a:	2b00      	cmp	r3, #0
 800858c:	d113      	bne.n	80085b6 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008592:	f043 0220 	orr.w	r2, r3, #32
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	2220      	movs	r2, #32
 800859e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	2200      	movs	r2, #0
 80085a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	2200      	movs	r2, #0
 80085ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80085b2:	2301      	movs	r3, #1
 80085b4:	e02e      	b.n	8008614 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	699b      	ldr	r3, [r3, #24]
 80085bc:	f003 0320 	and.w	r3, r3, #32
 80085c0:	2b20      	cmp	r3, #32
 80085c2:	d1d5      	bne.n	8008570 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	2210      	movs	r2, #16
 80085ca:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	2220      	movs	r2, #32
 80085d2:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80085d4:	68f8      	ldr	r0, [r7, #12]
 80085d6:	f7ff fedd 	bl	8008394 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	6859      	ldr	r1, [r3, #4]
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	681a      	ldr	r2, [r3, #0]
 80085e4:	4b0d      	ldr	r3, [pc, #52]	; (800861c <I2C_IsAcknowledgeFailed+0xc8>)
 80085e6:	400b      	ands	r3, r1
 80085e8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80085ee:	f043 0204 	orr.w	r2, r3, #4
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	2220      	movs	r2, #32
 80085fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	2200      	movs	r2, #0
 8008602:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	2200      	movs	r2, #0
 800860a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800860e:	2301      	movs	r3, #1
 8008610:	e000      	b.n	8008614 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8008612:	2300      	movs	r3, #0
}
 8008614:	4618      	mov	r0, r3
 8008616:	3710      	adds	r7, #16
 8008618:	46bd      	mov	sp, r7
 800861a:	bd80      	pop	{r7, pc}
 800861c:	fe00e800 	.word	0xfe00e800

08008620 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8008620:	b480      	push	{r7}
 8008622:	b085      	sub	sp, #20
 8008624:	af00      	add	r7, sp, #0
 8008626:	60f8      	str	r0, [r7, #12]
 8008628:	607b      	str	r3, [r7, #4]
 800862a:	460b      	mov	r3, r1
 800862c:	817b      	strh	r3, [r7, #10]
 800862e:	4613      	mov	r3, r2
 8008630:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	685a      	ldr	r2, [r3, #4]
 8008638:	69bb      	ldr	r3, [r7, #24]
 800863a:	0d5b      	lsrs	r3, r3, #21
 800863c:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8008640:	4b0d      	ldr	r3, [pc, #52]	; (8008678 <I2C_TransferConfig+0x58>)
 8008642:	430b      	orrs	r3, r1
 8008644:	43db      	mvns	r3, r3
 8008646:	ea02 0103 	and.w	r1, r2, r3
 800864a:	897b      	ldrh	r3, [r7, #10]
 800864c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008650:	7a7b      	ldrb	r3, [r7, #9]
 8008652:	041b      	lsls	r3, r3, #16
 8008654:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008658:	431a      	orrs	r2, r3
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	431a      	orrs	r2, r3
 800865e:	69bb      	ldr	r3, [r7, #24]
 8008660:	431a      	orrs	r2, r3
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	430a      	orrs	r2, r1
 8008668:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800866a:	bf00      	nop
 800866c:	3714      	adds	r7, #20
 800866e:	46bd      	mov	sp, r7
 8008670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008674:	4770      	bx	lr
 8008676:	bf00      	nop
 8008678:	03ff63ff 	.word	0x03ff63ff

0800867c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800867c:	b480      	push	{r7}
 800867e:	b083      	sub	sp, #12
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]
 8008684:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800868c:	b2db      	uxtb	r3, r3
 800868e:	2b20      	cmp	r3, #32
 8008690:	d138      	bne.n	8008704 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008698:	2b01      	cmp	r3, #1
 800869a:	d101      	bne.n	80086a0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800869c:	2302      	movs	r3, #2
 800869e:	e032      	b.n	8008706 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	2201      	movs	r2, #1
 80086a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	2224      	movs	r2, #36	; 0x24
 80086ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	681a      	ldr	r2, [r3, #0]
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	f022 0201 	bic.w	r2, r2, #1
 80086be:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	681a      	ldr	r2, [r3, #0]
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80086ce:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	6819      	ldr	r1, [r3, #0]
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	683a      	ldr	r2, [r7, #0]
 80086dc:	430a      	orrs	r2, r1
 80086de:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	681a      	ldr	r2, [r3, #0]
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	f042 0201 	orr.w	r2, r2, #1
 80086ee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	2220      	movs	r2, #32
 80086f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2200      	movs	r2, #0
 80086fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008700:	2300      	movs	r3, #0
 8008702:	e000      	b.n	8008706 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008704:	2302      	movs	r3, #2
  }
}
 8008706:	4618      	mov	r0, r3
 8008708:	370c      	adds	r7, #12
 800870a:	46bd      	mov	sp, r7
 800870c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008710:	4770      	bx	lr

08008712 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008712:	b480      	push	{r7}
 8008714:	b085      	sub	sp, #20
 8008716:	af00      	add	r7, sp, #0
 8008718:	6078      	str	r0, [r7, #4]
 800871a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008722:	b2db      	uxtb	r3, r3
 8008724:	2b20      	cmp	r3, #32
 8008726:	d139      	bne.n	800879c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800872e:	2b01      	cmp	r3, #1
 8008730:	d101      	bne.n	8008736 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008732:	2302      	movs	r3, #2
 8008734:	e033      	b.n	800879e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	2201      	movs	r2, #1
 800873a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	2224      	movs	r2, #36	; 0x24
 8008742:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	681a      	ldr	r2, [r3, #0]
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	f022 0201 	bic.w	r2, r2, #1
 8008754:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8008764:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	021b      	lsls	r3, r3, #8
 800876a:	68fa      	ldr	r2, [r7, #12]
 800876c:	4313      	orrs	r3, r2
 800876e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	68fa      	ldr	r2, [r7, #12]
 8008776:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	681a      	ldr	r2, [r3, #0]
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	f042 0201 	orr.w	r2, r2, #1
 8008786:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	2220      	movs	r2, #32
 800878c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2200      	movs	r2, #0
 8008794:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008798:	2300      	movs	r3, #0
 800879a:	e000      	b.n	800879e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800879c:	2302      	movs	r3, #2
  }
}
 800879e:	4618      	mov	r0, r3
 80087a0:	3714      	adds	r7, #20
 80087a2:	46bd      	mov	sp, r7
 80087a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a8:	4770      	bx	lr
	...

080087ac <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 80087ac:	b580      	push	{r7, lr}
 80087ae:	b084      	sub	sp, #16
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d101      	bne.n	80087be <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 80087ba:	2301      	movs	r3, #1
 80087bc:	e0bf      	b.n	800893e <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 80087c4:	b2db      	uxtb	r3, r3
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d106      	bne.n	80087d8 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	2200      	movs	r2, #0
 80087ce:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80087d2:	6878      	ldr	r0, [r7, #4]
 80087d4:	f7fb fe40 	bl	8004458 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2202      	movs	r2, #2
 80087dc:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	699a      	ldr	r2, [r3, #24]
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 80087ee:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	6999      	ldr	r1, [r3, #24]
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	685a      	ldr	r2, [r3, #4]
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	689b      	ldr	r3, [r3, #8]
 80087fe:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8008804:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	691b      	ldr	r3, [r3, #16]
 800880a:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	430a      	orrs	r2, r1
 8008812:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	6899      	ldr	r1, [r3, #8]
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681a      	ldr	r2, [r3, #0]
 800881e:	4b4a      	ldr	r3, [pc, #296]	; (8008948 <HAL_LTDC_Init+0x19c>)
 8008820:	400b      	ands	r3, r1
 8008822:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	695b      	ldr	r3, [r3, #20]
 8008828:	041b      	lsls	r3, r3, #16
 800882a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	6899      	ldr	r1, [r3, #8]
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	699a      	ldr	r2, [r3, #24]
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	431a      	orrs	r2, r3
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	430a      	orrs	r2, r1
 8008840:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	68d9      	ldr	r1, [r3, #12]
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681a      	ldr	r2, [r3, #0]
 800884c:	4b3e      	ldr	r3, [pc, #248]	; (8008948 <HAL_LTDC_Init+0x19c>)
 800884e:	400b      	ands	r3, r1
 8008850:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	69db      	ldr	r3, [r3, #28]
 8008856:	041b      	lsls	r3, r3, #16
 8008858:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	68d9      	ldr	r1, [r3, #12]
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	6a1a      	ldr	r2, [r3, #32]
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	431a      	orrs	r2, r3
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	430a      	orrs	r2, r1
 800886e:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	6919      	ldr	r1, [r3, #16]
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681a      	ldr	r2, [r3, #0]
 800887a:	4b33      	ldr	r3, [pc, #204]	; (8008948 <HAL_LTDC_Init+0x19c>)
 800887c:	400b      	ands	r3, r1
 800887e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008884:	041b      	lsls	r3, r3, #16
 8008886:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	6919      	ldr	r1, [r3, #16]
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	431a      	orrs	r2, r3
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	430a      	orrs	r2, r1
 800889c:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	6959      	ldr	r1, [r3, #20]
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681a      	ldr	r2, [r3, #0]
 80088a8:	4b27      	ldr	r3, [pc, #156]	; (8008948 <HAL_LTDC_Init+0x19c>)
 80088aa:	400b      	ands	r3, r1
 80088ac:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088b2:	041b      	lsls	r3, r3, #16
 80088b4:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	6959      	ldr	r1, [r3, #20]
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	431a      	orrs	r2, r3
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	430a      	orrs	r2, r1
 80088ca:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80088d2:	021b      	lsls	r3, r3, #8
 80088d4:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80088dc:	041b      	lsls	r3, r3, #16
 80088de:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 80088ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80088f6:	68ba      	ldr	r2, [r7, #8]
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	4313      	orrs	r3, r2
 80088fc:	687a      	ldr	r2, [r7, #4]
 80088fe:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8008902:	431a      	orrs	r2, r3
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	430a      	orrs	r2, r1
 800890a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f042 0206 	orr.w	r2, r2, #6
 800891a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	699a      	ldr	r2, [r3, #24]
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	f042 0201 	orr.w	r2, r2, #1
 800892a:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	2200      	movs	r2, #0
 8008930:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	2201      	movs	r2, #1
 8008938:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 800893c:	2300      	movs	r3, #0
}
 800893e:	4618      	mov	r0, r3
 8008940:	3710      	adds	r7, #16
 8008942:	46bd      	mov	sp, r7
 8008944:	bd80      	pop	{r7, pc}
 8008946:	bf00      	nop
 8008948:	f000f800 	.word	0xf000f800

0800894c <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 800894c:	b580      	push	{r7, lr}
 800894e:	b084      	sub	sp, #16
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800895a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008962:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	f003 0304 	and.w	r3, r3, #4
 800896a:	2b00      	cmp	r3, #0
 800896c:	d023      	beq.n	80089b6 <HAL_LTDC_IRQHandler+0x6a>
 800896e:	68bb      	ldr	r3, [r7, #8]
 8008970:	f003 0304 	and.w	r3, r3, #4
 8008974:	2b00      	cmp	r3, #0
 8008976:	d01e      	beq.n	80089b6 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	f022 0204 	bic.w	r2, r2, #4
 8008986:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	2204      	movs	r2, #4
 800898e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8008996:	f043 0201 	orr.w	r2, r3, #1
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	2204      	movs	r2, #4
 80089a4:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	2200      	movs	r2, #0
 80089ac:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80089b0:	6878      	ldr	r0, [r7, #4]
 80089b2:	f000 f86f 	bl	8008a94 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	f003 0302 	and.w	r3, r3, #2
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d023      	beq.n	8008a08 <HAL_LTDC_IRQHandler+0xbc>
 80089c0:	68bb      	ldr	r3, [r7, #8]
 80089c2:	f003 0302 	and.w	r3, r3, #2
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d01e      	beq.n	8008a08 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	f022 0202 	bic.w	r2, r2, #2
 80089d8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	2202      	movs	r2, #2
 80089e0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80089e8:	f043 0202 	orr.w	r2, r3, #2
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	2204      	movs	r2, #4
 80089f6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	2200      	movs	r2, #0
 80089fe:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8008a02:	6878      	ldr	r0, [r7, #4]
 8008a04:	f000 f846 	bl	8008a94 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	f003 0301 	and.w	r3, r3, #1
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d01b      	beq.n	8008a4a <HAL_LTDC_IRQHandler+0xfe>
 8008a12:	68bb      	ldr	r3, [r7, #8]
 8008a14:	f003 0301 	and.w	r3, r3, #1
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d016      	beq.n	8008a4a <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f022 0201 	bic.w	r2, r2, #1
 8008a2a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	2201      	movs	r2, #1
 8008a32:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	2201      	movs	r2, #1
 8008a38:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2200      	movs	r2, #0
 8008a40:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8008a44:	6878      	ldr	r0, [r7, #4]
 8008a46:	f000 f82f 	bl	8008aa8 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	f003 0308 	and.w	r3, r3, #8
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d01b      	beq.n	8008a8c <HAL_LTDC_IRQHandler+0x140>
 8008a54:	68bb      	ldr	r3, [r7, #8]
 8008a56:	f003 0308 	and.w	r3, r3, #8
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d016      	beq.n	8008a8c <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	f022 0208 	bic.w	r2, r2, #8
 8008a6c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	2208      	movs	r2, #8
 8008a74:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	2201      	movs	r2, #1
 8008a7a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	2200      	movs	r2, #0
 8008a82:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8008a86:	6878      	ldr	r0, [r7, #4]
 8008a88:	f000 f818 	bl	8008abc <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8008a8c:	bf00      	nop
 8008a8e:	3710      	adds	r7, #16
 8008a90:	46bd      	mov	sp, r7
 8008a92:	bd80      	pop	{r7, pc}

08008a94 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8008a94:	b480      	push	{r7}
 8008a96:	b083      	sub	sp, #12
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8008a9c:	bf00      	nop
 8008a9e:	370c      	adds	r7, #12
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa6:	4770      	bx	lr

08008aa8 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8008aa8:	b480      	push	{r7}
 8008aaa:	b083      	sub	sp, #12
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8008ab0:	bf00      	nop
 8008ab2:	370c      	adds	r7, #12
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aba:	4770      	bx	lr

08008abc <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8008abc:	b480      	push	{r7}
 8008abe:	b083      	sub	sp, #12
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8008ac4:	bf00      	nop
 8008ac6:	370c      	adds	r7, #12
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ace:	4770      	bx	lr

08008ad0 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8008ad0:	b5b0      	push	{r4, r5, r7, lr}
 8008ad2:	b084      	sub	sp, #16
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	60f8      	str	r0, [r7, #12]
 8008ad8:	60b9      	str	r1, [r7, #8]
 8008ada:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8008ae2:	2b01      	cmp	r3, #1
 8008ae4:	d101      	bne.n	8008aea <HAL_LTDC_ConfigLayer+0x1a>
 8008ae6:	2302      	movs	r3, #2
 8008ae8:	e02c      	b.n	8008b44 <HAL_LTDC_ConfigLayer+0x74>
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	2201      	movs	r2, #1
 8008aee:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	2202      	movs	r2, #2
 8008af6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8008afa:	68fa      	ldr	r2, [r7, #12]
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2134      	movs	r1, #52	; 0x34
 8008b00:	fb01 f303 	mul.w	r3, r1, r3
 8008b04:	4413      	add	r3, r2
 8008b06:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8008b0a:	68bb      	ldr	r3, [r7, #8]
 8008b0c:	4614      	mov	r4, r2
 8008b0e:	461d      	mov	r5, r3
 8008b10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008b12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008b14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008b16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008b18:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008b1a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008b1c:	682b      	ldr	r3, [r5, #0]
 8008b1e:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8008b20:	687a      	ldr	r2, [r7, #4]
 8008b22:	68b9      	ldr	r1, [r7, #8]
 8008b24:	68f8      	ldr	r0, [r7, #12]
 8008b26:	f000 f81f 	bl	8008b68 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	2201      	movs	r2, #1
 8008b30:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	2201      	movs	r2, #1
 8008b36:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	2200      	movs	r2, #0
 8008b3e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8008b42:	2300      	movs	r3, #0
}
 8008b44:	4618      	mov	r0, r3
 8008b46:	3710      	adds	r7, #16
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	bdb0      	pop	{r4, r5, r7, pc}

08008b4c <HAL_LTDC_GetState>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL state
  */
HAL_LTDC_StateTypeDef HAL_LTDC_GetState(LTDC_HandleTypeDef *hltdc)
{
 8008b4c:	b480      	push	{r7}
 8008b4e:	b083      	sub	sp, #12
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
  return hltdc->State;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8008b5a:	b2db      	uxtb	r3, r3
}
 8008b5c:	4618      	mov	r0, r3
 8008b5e:	370c      	adds	r7, #12
 8008b60:	46bd      	mov	sp, r7
 8008b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b66:	4770      	bx	lr

08008b68 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8008b68:	b480      	push	{r7}
 8008b6a:	b089      	sub	sp, #36	; 0x24
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	60f8      	str	r0, [r7, #12]
 8008b70:	60b9      	str	r1, [r7, #8]
 8008b72:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8008b74:	68bb      	ldr	r3, [r7, #8]
 8008b76:	685a      	ldr	r2, [r3, #4]
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	68db      	ldr	r3, [r3, #12]
 8008b7e:	0c1b      	lsrs	r3, r3, #16
 8008b80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008b84:	4413      	add	r3, r2
 8008b86:	041b      	lsls	r3, r3, #16
 8008b88:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	461a      	mov	r2, r3
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	01db      	lsls	r3, r3, #7
 8008b94:	4413      	add	r3, r2
 8008b96:	3384      	adds	r3, #132	; 0x84
 8008b98:	685b      	ldr	r3, [r3, #4]
 8008b9a:	68fa      	ldr	r2, [r7, #12]
 8008b9c:	6812      	ldr	r2, [r2, #0]
 8008b9e:	4611      	mov	r1, r2
 8008ba0:	687a      	ldr	r2, [r7, #4]
 8008ba2:	01d2      	lsls	r2, r2, #7
 8008ba4:	440a      	add	r2, r1
 8008ba6:	3284      	adds	r2, #132	; 0x84
 8008ba8:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8008bac:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8008bae:	68bb      	ldr	r3, [r7, #8]
 8008bb0:	681a      	ldr	r2, [r3, #0]
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	68db      	ldr	r3, [r3, #12]
 8008bb8:	0c1b      	lsrs	r3, r3, #16
 8008bba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008bbe:	4413      	add	r3, r2
 8008bc0:	1c5a      	adds	r2, r3, #1
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	4619      	mov	r1, r3
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	01db      	lsls	r3, r3, #7
 8008bcc:	440b      	add	r3, r1
 8008bce:	3384      	adds	r3, #132	; 0x84
 8008bd0:	4619      	mov	r1, r3
 8008bd2:	69fb      	ldr	r3, [r7, #28]
 8008bd4:	4313      	orrs	r3, r2
 8008bd6:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8008bd8:	68bb      	ldr	r3, [r7, #8]
 8008bda:	68da      	ldr	r2, [r3, #12]
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	68db      	ldr	r3, [r3, #12]
 8008be2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008be6:	4413      	add	r3, r2
 8008be8:	041b      	lsls	r3, r3, #16
 8008bea:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	461a      	mov	r2, r3
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	01db      	lsls	r3, r3, #7
 8008bf6:	4413      	add	r3, r2
 8008bf8:	3384      	adds	r3, #132	; 0x84
 8008bfa:	689b      	ldr	r3, [r3, #8]
 8008bfc:	68fa      	ldr	r2, [r7, #12]
 8008bfe:	6812      	ldr	r2, [r2, #0]
 8008c00:	4611      	mov	r1, r2
 8008c02:	687a      	ldr	r2, [r7, #4]
 8008c04:	01d2      	lsls	r2, r2, #7
 8008c06:	440a      	add	r2, r1
 8008c08:	3284      	adds	r2, #132	; 0x84
 8008c0a:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8008c0e:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8008c10:	68bb      	ldr	r3, [r7, #8]
 8008c12:	689a      	ldr	r2, [r3, #8]
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	68db      	ldr	r3, [r3, #12]
 8008c1a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008c1e:	4413      	add	r3, r2
 8008c20:	1c5a      	adds	r2, r3, #1
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	4619      	mov	r1, r3
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	01db      	lsls	r3, r3, #7
 8008c2c:	440b      	add	r3, r1
 8008c2e:	3384      	adds	r3, #132	; 0x84
 8008c30:	4619      	mov	r1, r3
 8008c32:	69fb      	ldr	r3, [r7, #28]
 8008c34:	4313      	orrs	r3, r2
 8008c36:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	461a      	mov	r2, r3
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	01db      	lsls	r3, r3, #7
 8008c42:	4413      	add	r3, r2
 8008c44:	3384      	adds	r3, #132	; 0x84
 8008c46:	691b      	ldr	r3, [r3, #16]
 8008c48:	68fa      	ldr	r2, [r7, #12]
 8008c4a:	6812      	ldr	r2, [r2, #0]
 8008c4c:	4611      	mov	r1, r2
 8008c4e:	687a      	ldr	r2, [r7, #4]
 8008c50:	01d2      	lsls	r2, r2, #7
 8008c52:	440a      	add	r2, r1
 8008c54:	3284      	adds	r2, #132	; 0x84
 8008c56:	f023 0307 	bic.w	r3, r3, #7
 8008c5a:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	461a      	mov	r2, r3
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	01db      	lsls	r3, r3, #7
 8008c66:	4413      	add	r3, r2
 8008c68:	3384      	adds	r3, #132	; 0x84
 8008c6a:	461a      	mov	r2, r3
 8008c6c:	68bb      	ldr	r3, [r7, #8]
 8008c6e:	691b      	ldr	r3, [r3, #16]
 8008c70:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8008c78:	021b      	lsls	r3, r3, #8
 8008c7a:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8008c82:	041b      	lsls	r3, r3, #16
 8008c84:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8008c86:	68bb      	ldr	r3, [r7, #8]
 8008c88:	699b      	ldr	r3, [r3, #24]
 8008c8a:	061b      	lsls	r3, r3, #24
 8008c8c:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	461a      	mov	r2, r3
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	01db      	lsls	r3, r3, #7
 8008c98:	4413      	add	r3, r2
 8008c9a:	3384      	adds	r3, #132	; 0x84
 8008c9c:	699b      	ldr	r3, [r3, #24]
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	461a      	mov	r2, r3
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	01db      	lsls	r3, r3, #7
 8008ca8:	4413      	add	r3, r2
 8008caa:	3384      	adds	r3, #132	; 0x84
 8008cac:	461a      	mov	r2, r3
 8008cae:	2300      	movs	r3, #0
 8008cb0:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8008cb2:	68bb      	ldr	r3, [r7, #8]
 8008cb4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008cb8:	461a      	mov	r2, r3
 8008cba:	69fb      	ldr	r3, [r7, #28]
 8008cbc:	431a      	orrs	r2, r3
 8008cbe:	69bb      	ldr	r3, [r7, #24]
 8008cc0:	431a      	orrs	r2, r3
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	4619      	mov	r1, r3
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	01db      	lsls	r3, r3, #7
 8008ccc:	440b      	add	r3, r1
 8008cce:	3384      	adds	r3, #132	; 0x84
 8008cd0:	4619      	mov	r1, r3
 8008cd2:	697b      	ldr	r3, [r7, #20]
 8008cd4:	4313      	orrs	r3, r2
 8008cd6:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	461a      	mov	r2, r3
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	01db      	lsls	r3, r3, #7
 8008ce2:	4413      	add	r3, r2
 8008ce4:	3384      	adds	r3, #132	; 0x84
 8008ce6:	695b      	ldr	r3, [r3, #20]
 8008ce8:	68fa      	ldr	r2, [r7, #12]
 8008cea:	6812      	ldr	r2, [r2, #0]
 8008cec:	4611      	mov	r1, r2
 8008cee:	687a      	ldr	r2, [r7, #4]
 8008cf0:	01d2      	lsls	r2, r2, #7
 8008cf2:	440a      	add	r2, r1
 8008cf4:	3284      	adds	r2, #132	; 0x84
 8008cf6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008cfa:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	461a      	mov	r2, r3
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	01db      	lsls	r3, r3, #7
 8008d06:	4413      	add	r3, r2
 8008d08:	3384      	adds	r3, #132	; 0x84
 8008d0a:	461a      	mov	r2, r3
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	695b      	ldr	r3, [r3, #20]
 8008d10:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	461a      	mov	r2, r3
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	01db      	lsls	r3, r3, #7
 8008d1c:	4413      	add	r3, r2
 8008d1e:	3384      	adds	r3, #132	; 0x84
 8008d20:	69da      	ldr	r2, [r3, #28]
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	4619      	mov	r1, r3
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	01db      	lsls	r3, r3, #7
 8008d2c:	440b      	add	r3, r1
 8008d2e:	3384      	adds	r3, #132	; 0x84
 8008d30:	4619      	mov	r1, r3
 8008d32:	4b58      	ldr	r3, [pc, #352]	; (8008e94 <LTDC_SetConfig+0x32c>)
 8008d34:	4013      	ands	r3, r2
 8008d36:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8008d38:	68bb      	ldr	r3, [r7, #8]
 8008d3a:	69da      	ldr	r2, [r3, #28]
 8008d3c:	68bb      	ldr	r3, [r7, #8]
 8008d3e:	6a1b      	ldr	r3, [r3, #32]
 8008d40:	68f9      	ldr	r1, [r7, #12]
 8008d42:	6809      	ldr	r1, [r1, #0]
 8008d44:	4608      	mov	r0, r1
 8008d46:	6879      	ldr	r1, [r7, #4]
 8008d48:	01c9      	lsls	r1, r1, #7
 8008d4a:	4401      	add	r1, r0
 8008d4c:	3184      	adds	r1, #132	; 0x84
 8008d4e:	4313      	orrs	r3, r2
 8008d50:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	461a      	mov	r2, r3
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	01db      	lsls	r3, r3, #7
 8008d5c:	4413      	add	r3, r2
 8008d5e:	3384      	adds	r3, #132	; 0x84
 8008d60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	461a      	mov	r2, r3
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	01db      	lsls	r3, r3, #7
 8008d6c:	4413      	add	r3, r2
 8008d6e:	3384      	adds	r3, #132	; 0x84
 8008d70:	461a      	mov	r2, r3
 8008d72:	2300      	movs	r3, #0
 8008d74:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	461a      	mov	r2, r3
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	01db      	lsls	r3, r3, #7
 8008d80:	4413      	add	r3, r2
 8008d82:	3384      	adds	r3, #132	; 0x84
 8008d84:	461a      	mov	r2, r3
 8008d86:	68bb      	ldr	r3, [r7, #8]
 8008d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d8a:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8008d8c:	68bb      	ldr	r3, [r7, #8]
 8008d8e:	691b      	ldr	r3, [r3, #16]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d102      	bne.n	8008d9a <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 8008d94:	2304      	movs	r3, #4
 8008d96:	61fb      	str	r3, [r7, #28]
 8008d98:	e01b      	b.n	8008dd2 <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8008d9a:	68bb      	ldr	r3, [r7, #8]
 8008d9c:	691b      	ldr	r3, [r3, #16]
 8008d9e:	2b01      	cmp	r3, #1
 8008da0:	d102      	bne.n	8008da8 <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 8008da2:	2303      	movs	r3, #3
 8008da4:	61fb      	str	r3, [r7, #28]
 8008da6:	e014      	b.n	8008dd2 <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8008da8:	68bb      	ldr	r3, [r7, #8]
 8008daa:	691b      	ldr	r3, [r3, #16]
 8008dac:	2b04      	cmp	r3, #4
 8008dae:	d00b      	beq.n	8008dc8 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8008db0:	68bb      	ldr	r3, [r7, #8]
 8008db2:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8008db4:	2b02      	cmp	r3, #2
 8008db6:	d007      	beq.n	8008dc8 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8008db8:	68bb      	ldr	r3, [r7, #8]
 8008dba:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8008dbc:	2b03      	cmp	r3, #3
 8008dbe:	d003      	beq.n	8008dc8 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8008dc0:	68bb      	ldr	r3, [r7, #8]
 8008dc2:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8008dc4:	2b07      	cmp	r3, #7
 8008dc6:	d102      	bne.n	8008dce <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 8008dc8:	2302      	movs	r3, #2
 8008dca:	61fb      	str	r3, [r7, #28]
 8008dcc:	e001      	b.n	8008dd2 <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 8008dce:	2301      	movs	r3, #1
 8008dd0:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	461a      	mov	r2, r3
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	01db      	lsls	r3, r3, #7
 8008ddc:	4413      	add	r3, r2
 8008dde:	3384      	adds	r3, #132	; 0x84
 8008de0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008de2:	68fa      	ldr	r2, [r7, #12]
 8008de4:	6812      	ldr	r2, [r2, #0]
 8008de6:	4611      	mov	r1, r2
 8008de8:	687a      	ldr	r2, [r7, #4]
 8008dea:	01d2      	lsls	r2, r2, #7
 8008dec:	440a      	add	r2, r1
 8008dee:	3284      	adds	r2, #132	; 0x84
 8008df0:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8008df4:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8008df6:	68bb      	ldr	r3, [r7, #8]
 8008df8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008dfa:	69fa      	ldr	r2, [r7, #28]
 8008dfc:	fb02 f303 	mul.w	r3, r2, r3
 8008e00:	041a      	lsls	r2, r3, #16
 8008e02:	68bb      	ldr	r3, [r7, #8]
 8008e04:	6859      	ldr	r1, [r3, #4]
 8008e06:	68bb      	ldr	r3, [r7, #8]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	1acb      	subs	r3, r1, r3
 8008e0c:	69f9      	ldr	r1, [r7, #28]
 8008e0e:	fb01 f303 	mul.w	r3, r1, r3
 8008e12:	3303      	adds	r3, #3
 8008e14:	68f9      	ldr	r1, [r7, #12]
 8008e16:	6809      	ldr	r1, [r1, #0]
 8008e18:	4608      	mov	r0, r1
 8008e1a:	6879      	ldr	r1, [r7, #4]
 8008e1c:	01c9      	lsls	r1, r1, #7
 8008e1e:	4401      	add	r1, r0
 8008e20:	3184      	adds	r1, #132	; 0x84
 8008e22:	4313      	orrs	r3, r2
 8008e24:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	461a      	mov	r2, r3
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	01db      	lsls	r3, r3, #7
 8008e30:	4413      	add	r3, r2
 8008e32:	3384      	adds	r3, #132	; 0x84
 8008e34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	4619      	mov	r1, r3
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	01db      	lsls	r3, r3, #7
 8008e40:	440b      	add	r3, r1
 8008e42:	3384      	adds	r3, #132	; 0x84
 8008e44:	4619      	mov	r1, r3
 8008e46:	4b14      	ldr	r3, [pc, #80]	; (8008e98 <LTDC_SetConfig+0x330>)
 8008e48:	4013      	ands	r3, r2
 8008e4a:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	461a      	mov	r2, r3
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	01db      	lsls	r3, r3, #7
 8008e56:	4413      	add	r3, r2
 8008e58:	3384      	adds	r3, #132	; 0x84
 8008e5a:	461a      	mov	r2, r3
 8008e5c:	68bb      	ldr	r3, [r7, #8]
 8008e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e60:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	461a      	mov	r2, r3
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	01db      	lsls	r3, r3, #7
 8008e6c:	4413      	add	r3, r2
 8008e6e:	3384      	adds	r3, #132	; 0x84
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	68fa      	ldr	r2, [r7, #12]
 8008e74:	6812      	ldr	r2, [r2, #0]
 8008e76:	4611      	mov	r1, r2
 8008e78:	687a      	ldr	r2, [r7, #4]
 8008e7a:	01d2      	lsls	r2, r2, #7
 8008e7c:	440a      	add	r2, r1
 8008e7e:	3284      	adds	r2, #132	; 0x84
 8008e80:	f043 0301 	orr.w	r3, r3, #1
 8008e84:	6013      	str	r3, [r2, #0]
}
 8008e86:	bf00      	nop
 8008e88:	3724      	adds	r7, #36	; 0x24
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e90:	4770      	bx	lr
 8008e92:	bf00      	nop
 8008e94:	fffff8f8 	.word	0xfffff8f8
 8008e98:	fffff800 	.word	0xfffff800

08008e9c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8008e9c:	b480      	push	{r7}
 8008e9e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008ea0:	4b05      	ldr	r3, [pc, #20]	; (8008eb8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	4a04      	ldr	r2, [pc, #16]	; (8008eb8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008ea6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008eaa:	6013      	str	r3, [r2, #0]
}
 8008eac:	bf00      	nop
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb4:	4770      	bx	lr
 8008eb6:	bf00      	nop
 8008eb8:	40007000 	.word	0x40007000

08008ebc <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b082      	sub	sp, #8
 8008ec0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8008ec6:	4b23      	ldr	r3, [pc, #140]	; (8008f54 <HAL_PWREx_EnableOverDrive+0x98>)
 8008ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008eca:	4a22      	ldr	r2, [pc, #136]	; (8008f54 <HAL_PWREx_EnableOverDrive+0x98>)
 8008ecc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008ed0:	6413      	str	r3, [r2, #64]	; 0x40
 8008ed2:	4b20      	ldr	r3, [pc, #128]	; (8008f54 <HAL_PWREx_EnableOverDrive+0x98>)
 8008ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ed6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008eda:	603b      	str	r3, [r7, #0]
 8008edc:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8008ede:	4b1e      	ldr	r3, [pc, #120]	; (8008f58 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	4a1d      	ldr	r2, [pc, #116]	; (8008f58 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008ee4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008ee8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008eea:	f7fb ffeb 	bl	8004ec4 <HAL_GetTick>
 8008eee:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8008ef0:	e009      	b.n	8008f06 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8008ef2:	f7fb ffe7 	bl	8004ec4 <HAL_GetTick>
 8008ef6:	4602      	mov	r2, r0
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	1ad3      	subs	r3, r2, r3
 8008efc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008f00:	d901      	bls.n	8008f06 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8008f02:	2303      	movs	r3, #3
 8008f04:	e022      	b.n	8008f4c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8008f06:	4b14      	ldr	r3, [pc, #80]	; (8008f58 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008f08:	685b      	ldr	r3, [r3, #4]
 8008f0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008f0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008f12:	d1ee      	bne.n	8008ef2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8008f14:	4b10      	ldr	r3, [pc, #64]	; (8008f58 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	4a0f      	ldr	r2, [pc, #60]	; (8008f58 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008f1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008f1e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008f20:	f7fb ffd0 	bl	8004ec4 <HAL_GetTick>
 8008f24:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8008f26:	e009      	b.n	8008f3c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8008f28:	f7fb ffcc 	bl	8004ec4 <HAL_GetTick>
 8008f2c:	4602      	mov	r2, r0
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	1ad3      	subs	r3, r2, r3
 8008f32:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008f36:	d901      	bls.n	8008f3c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8008f38:	2303      	movs	r3, #3
 8008f3a:	e007      	b.n	8008f4c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8008f3c:	4b06      	ldr	r3, [pc, #24]	; (8008f58 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008f3e:	685b      	ldr	r3, [r3, #4]
 8008f40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008f44:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008f48:	d1ee      	bne.n	8008f28 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8008f4a:	2300      	movs	r3, #0
}
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	3708      	adds	r7, #8
 8008f50:	46bd      	mov	sp, r7
 8008f52:	bd80      	pop	{r7, pc}
 8008f54:	40023800 	.word	0x40023800
 8008f58:	40007000 	.word	0x40007000

08008f5c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008f5c:	b580      	push	{r7, lr}
 8008f5e:	b086      	sub	sp, #24
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8008f64:	2300      	movs	r3, #0
 8008f66:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d101      	bne.n	8008f72 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8008f6e:	2301      	movs	r3, #1
 8008f70:	e291      	b.n	8009496 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	f003 0301 	and.w	r3, r3, #1
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	f000 8087 	beq.w	800908e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008f80:	4b96      	ldr	r3, [pc, #600]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 8008f82:	689b      	ldr	r3, [r3, #8]
 8008f84:	f003 030c 	and.w	r3, r3, #12
 8008f88:	2b04      	cmp	r3, #4
 8008f8a:	d00c      	beq.n	8008fa6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008f8c:	4b93      	ldr	r3, [pc, #588]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 8008f8e:	689b      	ldr	r3, [r3, #8]
 8008f90:	f003 030c 	and.w	r3, r3, #12
 8008f94:	2b08      	cmp	r3, #8
 8008f96:	d112      	bne.n	8008fbe <HAL_RCC_OscConfig+0x62>
 8008f98:	4b90      	ldr	r3, [pc, #576]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 8008f9a:	685b      	ldr	r3, [r3, #4]
 8008f9c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008fa0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008fa4:	d10b      	bne.n	8008fbe <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008fa6:	4b8d      	ldr	r3, [pc, #564]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d06c      	beq.n	800908c <HAL_RCC_OscConfig+0x130>
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	685b      	ldr	r3, [r3, #4]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d168      	bne.n	800908c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8008fba:	2301      	movs	r3, #1
 8008fbc:	e26b      	b.n	8009496 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	685b      	ldr	r3, [r3, #4]
 8008fc2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008fc6:	d106      	bne.n	8008fd6 <HAL_RCC_OscConfig+0x7a>
 8008fc8:	4b84      	ldr	r3, [pc, #528]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	4a83      	ldr	r2, [pc, #524]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 8008fce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008fd2:	6013      	str	r3, [r2, #0]
 8008fd4:	e02e      	b.n	8009034 <HAL_RCC_OscConfig+0xd8>
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	685b      	ldr	r3, [r3, #4]
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d10c      	bne.n	8008ff8 <HAL_RCC_OscConfig+0x9c>
 8008fde:	4b7f      	ldr	r3, [pc, #508]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	4a7e      	ldr	r2, [pc, #504]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 8008fe4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008fe8:	6013      	str	r3, [r2, #0]
 8008fea:	4b7c      	ldr	r3, [pc, #496]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	4a7b      	ldr	r2, [pc, #492]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 8008ff0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008ff4:	6013      	str	r3, [r2, #0]
 8008ff6:	e01d      	b.n	8009034 <HAL_RCC_OscConfig+0xd8>
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	685b      	ldr	r3, [r3, #4]
 8008ffc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009000:	d10c      	bne.n	800901c <HAL_RCC_OscConfig+0xc0>
 8009002:	4b76      	ldr	r3, [pc, #472]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	4a75      	ldr	r2, [pc, #468]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 8009008:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800900c:	6013      	str	r3, [r2, #0]
 800900e:	4b73      	ldr	r3, [pc, #460]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	4a72      	ldr	r2, [pc, #456]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 8009014:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009018:	6013      	str	r3, [r2, #0]
 800901a:	e00b      	b.n	8009034 <HAL_RCC_OscConfig+0xd8>
 800901c:	4b6f      	ldr	r3, [pc, #444]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	4a6e      	ldr	r2, [pc, #440]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 8009022:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009026:	6013      	str	r3, [r2, #0]
 8009028:	4b6c      	ldr	r3, [pc, #432]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	4a6b      	ldr	r2, [pc, #428]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 800902e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009032:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	685b      	ldr	r3, [r3, #4]
 8009038:	2b00      	cmp	r3, #0
 800903a:	d013      	beq.n	8009064 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800903c:	f7fb ff42 	bl	8004ec4 <HAL_GetTick>
 8009040:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009042:	e008      	b.n	8009056 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009044:	f7fb ff3e 	bl	8004ec4 <HAL_GetTick>
 8009048:	4602      	mov	r2, r0
 800904a:	693b      	ldr	r3, [r7, #16]
 800904c:	1ad3      	subs	r3, r2, r3
 800904e:	2b64      	cmp	r3, #100	; 0x64
 8009050:	d901      	bls.n	8009056 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009052:	2303      	movs	r3, #3
 8009054:	e21f      	b.n	8009496 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009056:	4b61      	ldr	r3, [pc, #388]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800905e:	2b00      	cmp	r3, #0
 8009060:	d0f0      	beq.n	8009044 <HAL_RCC_OscConfig+0xe8>
 8009062:	e014      	b.n	800908e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009064:	f7fb ff2e 	bl	8004ec4 <HAL_GetTick>
 8009068:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800906a:	e008      	b.n	800907e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800906c:	f7fb ff2a 	bl	8004ec4 <HAL_GetTick>
 8009070:	4602      	mov	r2, r0
 8009072:	693b      	ldr	r3, [r7, #16]
 8009074:	1ad3      	subs	r3, r2, r3
 8009076:	2b64      	cmp	r3, #100	; 0x64
 8009078:	d901      	bls.n	800907e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800907a:	2303      	movs	r3, #3
 800907c:	e20b      	b.n	8009496 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800907e:	4b57      	ldr	r3, [pc, #348]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009086:	2b00      	cmp	r3, #0
 8009088:	d1f0      	bne.n	800906c <HAL_RCC_OscConfig+0x110>
 800908a:	e000      	b.n	800908e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800908c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	f003 0302 	and.w	r3, r3, #2
 8009096:	2b00      	cmp	r3, #0
 8009098:	d069      	beq.n	800916e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800909a:	4b50      	ldr	r3, [pc, #320]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 800909c:	689b      	ldr	r3, [r3, #8]
 800909e:	f003 030c 	and.w	r3, r3, #12
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d00b      	beq.n	80090be <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80090a6:	4b4d      	ldr	r3, [pc, #308]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 80090a8:	689b      	ldr	r3, [r3, #8]
 80090aa:	f003 030c 	and.w	r3, r3, #12
 80090ae:	2b08      	cmp	r3, #8
 80090b0:	d11c      	bne.n	80090ec <HAL_RCC_OscConfig+0x190>
 80090b2:	4b4a      	ldr	r3, [pc, #296]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 80090b4:	685b      	ldr	r3, [r3, #4]
 80090b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d116      	bne.n	80090ec <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80090be:	4b47      	ldr	r3, [pc, #284]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	f003 0302 	and.w	r3, r3, #2
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d005      	beq.n	80090d6 <HAL_RCC_OscConfig+0x17a>
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	68db      	ldr	r3, [r3, #12]
 80090ce:	2b01      	cmp	r3, #1
 80090d0:	d001      	beq.n	80090d6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80090d2:	2301      	movs	r3, #1
 80090d4:	e1df      	b.n	8009496 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80090d6:	4b41      	ldr	r3, [pc, #260]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	691b      	ldr	r3, [r3, #16]
 80090e2:	00db      	lsls	r3, r3, #3
 80090e4:	493d      	ldr	r1, [pc, #244]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 80090e6:	4313      	orrs	r3, r2
 80090e8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80090ea:	e040      	b.n	800916e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	68db      	ldr	r3, [r3, #12]
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d023      	beq.n	800913c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80090f4:	4b39      	ldr	r3, [pc, #228]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	4a38      	ldr	r2, [pc, #224]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 80090fa:	f043 0301 	orr.w	r3, r3, #1
 80090fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009100:	f7fb fee0 	bl	8004ec4 <HAL_GetTick>
 8009104:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009106:	e008      	b.n	800911a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009108:	f7fb fedc 	bl	8004ec4 <HAL_GetTick>
 800910c:	4602      	mov	r2, r0
 800910e:	693b      	ldr	r3, [r7, #16]
 8009110:	1ad3      	subs	r3, r2, r3
 8009112:	2b02      	cmp	r3, #2
 8009114:	d901      	bls.n	800911a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8009116:	2303      	movs	r3, #3
 8009118:	e1bd      	b.n	8009496 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800911a:	4b30      	ldr	r3, [pc, #192]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	f003 0302 	and.w	r3, r3, #2
 8009122:	2b00      	cmp	r3, #0
 8009124:	d0f0      	beq.n	8009108 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009126:	4b2d      	ldr	r3, [pc, #180]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	691b      	ldr	r3, [r3, #16]
 8009132:	00db      	lsls	r3, r3, #3
 8009134:	4929      	ldr	r1, [pc, #164]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 8009136:	4313      	orrs	r3, r2
 8009138:	600b      	str	r3, [r1, #0]
 800913a:	e018      	b.n	800916e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800913c:	4b27      	ldr	r3, [pc, #156]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	4a26      	ldr	r2, [pc, #152]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 8009142:	f023 0301 	bic.w	r3, r3, #1
 8009146:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009148:	f7fb febc 	bl	8004ec4 <HAL_GetTick>
 800914c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800914e:	e008      	b.n	8009162 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009150:	f7fb feb8 	bl	8004ec4 <HAL_GetTick>
 8009154:	4602      	mov	r2, r0
 8009156:	693b      	ldr	r3, [r7, #16]
 8009158:	1ad3      	subs	r3, r2, r3
 800915a:	2b02      	cmp	r3, #2
 800915c:	d901      	bls.n	8009162 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800915e:	2303      	movs	r3, #3
 8009160:	e199      	b.n	8009496 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009162:	4b1e      	ldr	r3, [pc, #120]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	f003 0302 	and.w	r3, r3, #2
 800916a:	2b00      	cmp	r3, #0
 800916c:	d1f0      	bne.n	8009150 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	f003 0308 	and.w	r3, r3, #8
 8009176:	2b00      	cmp	r3, #0
 8009178:	d038      	beq.n	80091ec <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	695b      	ldr	r3, [r3, #20]
 800917e:	2b00      	cmp	r3, #0
 8009180:	d019      	beq.n	80091b6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009182:	4b16      	ldr	r3, [pc, #88]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 8009184:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009186:	4a15      	ldr	r2, [pc, #84]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 8009188:	f043 0301 	orr.w	r3, r3, #1
 800918c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800918e:	f7fb fe99 	bl	8004ec4 <HAL_GetTick>
 8009192:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009194:	e008      	b.n	80091a8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009196:	f7fb fe95 	bl	8004ec4 <HAL_GetTick>
 800919a:	4602      	mov	r2, r0
 800919c:	693b      	ldr	r3, [r7, #16]
 800919e:	1ad3      	subs	r3, r2, r3
 80091a0:	2b02      	cmp	r3, #2
 80091a2:	d901      	bls.n	80091a8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80091a4:	2303      	movs	r3, #3
 80091a6:	e176      	b.n	8009496 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80091a8:	4b0c      	ldr	r3, [pc, #48]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 80091aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80091ac:	f003 0302 	and.w	r3, r3, #2
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d0f0      	beq.n	8009196 <HAL_RCC_OscConfig+0x23a>
 80091b4:	e01a      	b.n	80091ec <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80091b6:	4b09      	ldr	r3, [pc, #36]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 80091b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80091ba:	4a08      	ldr	r2, [pc, #32]	; (80091dc <HAL_RCC_OscConfig+0x280>)
 80091bc:	f023 0301 	bic.w	r3, r3, #1
 80091c0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80091c2:	f7fb fe7f 	bl	8004ec4 <HAL_GetTick>
 80091c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80091c8:	e00a      	b.n	80091e0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80091ca:	f7fb fe7b 	bl	8004ec4 <HAL_GetTick>
 80091ce:	4602      	mov	r2, r0
 80091d0:	693b      	ldr	r3, [r7, #16]
 80091d2:	1ad3      	subs	r3, r2, r3
 80091d4:	2b02      	cmp	r3, #2
 80091d6:	d903      	bls.n	80091e0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80091d8:	2303      	movs	r3, #3
 80091da:	e15c      	b.n	8009496 <HAL_RCC_OscConfig+0x53a>
 80091dc:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80091e0:	4b91      	ldr	r3, [pc, #580]	; (8009428 <HAL_RCC_OscConfig+0x4cc>)
 80091e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80091e4:	f003 0302 	and.w	r3, r3, #2
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d1ee      	bne.n	80091ca <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	f003 0304 	and.w	r3, r3, #4
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	f000 80a4 	beq.w	8009342 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80091fa:	4b8b      	ldr	r3, [pc, #556]	; (8009428 <HAL_RCC_OscConfig+0x4cc>)
 80091fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009202:	2b00      	cmp	r3, #0
 8009204:	d10d      	bne.n	8009222 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8009206:	4b88      	ldr	r3, [pc, #544]	; (8009428 <HAL_RCC_OscConfig+0x4cc>)
 8009208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800920a:	4a87      	ldr	r2, [pc, #540]	; (8009428 <HAL_RCC_OscConfig+0x4cc>)
 800920c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009210:	6413      	str	r3, [r2, #64]	; 0x40
 8009212:	4b85      	ldr	r3, [pc, #532]	; (8009428 <HAL_RCC_OscConfig+0x4cc>)
 8009214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009216:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800921a:	60bb      	str	r3, [r7, #8]
 800921c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800921e:	2301      	movs	r3, #1
 8009220:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009222:	4b82      	ldr	r3, [pc, #520]	; (800942c <HAL_RCC_OscConfig+0x4d0>)
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800922a:	2b00      	cmp	r3, #0
 800922c:	d118      	bne.n	8009260 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800922e:	4b7f      	ldr	r3, [pc, #508]	; (800942c <HAL_RCC_OscConfig+0x4d0>)
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	4a7e      	ldr	r2, [pc, #504]	; (800942c <HAL_RCC_OscConfig+0x4d0>)
 8009234:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009238:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800923a:	f7fb fe43 	bl	8004ec4 <HAL_GetTick>
 800923e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009240:	e008      	b.n	8009254 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009242:	f7fb fe3f 	bl	8004ec4 <HAL_GetTick>
 8009246:	4602      	mov	r2, r0
 8009248:	693b      	ldr	r3, [r7, #16]
 800924a:	1ad3      	subs	r3, r2, r3
 800924c:	2b64      	cmp	r3, #100	; 0x64
 800924e:	d901      	bls.n	8009254 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8009250:	2303      	movs	r3, #3
 8009252:	e120      	b.n	8009496 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009254:	4b75      	ldr	r3, [pc, #468]	; (800942c <HAL_RCC_OscConfig+0x4d0>)
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800925c:	2b00      	cmp	r3, #0
 800925e:	d0f0      	beq.n	8009242 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	689b      	ldr	r3, [r3, #8]
 8009264:	2b01      	cmp	r3, #1
 8009266:	d106      	bne.n	8009276 <HAL_RCC_OscConfig+0x31a>
 8009268:	4b6f      	ldr	r3, [pc, #444]	; (8009428 <HAL_RCC_OscConfig+0x4cc>)
 800926a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800926c:	4a6e      	ldr	r2, [pc, #440]	; (8009428 <HAL_RCC_OscConfig+0x4cc>)
 800926e:	f043 0301 	orr.w	r3, r3, #1
 8009272:	6713      	str	r3, [r2, #112]	; 0x70
 8009274:	e02d      	b.n	80092d2 <HAL_RCC_OscConfig+0x376>
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	689b      	ldr	r3, [r3, #8]
 800927a:	2b00      	cmp	r3, #0
 800927c:	d10c      	bne.n	8009298 <HAL_RCC_OscConfig+0x33c>
 800927e:	4b6a      	ldr	r3, [pc, #424]	; (8009428 <HAL_RCC_OscConfig+0x4cc>)
 8009280:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009282:	4a69      	ldr	r2, [pc, #420]	; (8009428 <HAL_RCC_OscConfig+0x4cc>)
 8009284:	f023 0301 	bic.w	r3, r3, #1
 8009288:	6713      	str	r3, [r2, #112]	; 0x70
 800928a:	4b67      	ldr	r3, [pc, #412]	; (8009428 <HAL_RCC_OscConfig+0x4cc>)
 800928c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800928e:	4a66      	ldr	r2, [pc, #408]	; (8009428 <HAL_RCC_OscConfig+0x4cc>)
 8009290:	f023 0304 	bic.w	r3, r3, #4
 8009294:	6713      	str	r3, [r2, #112]	; 0x70
 8009296:	e01c      	b.n	80092d2 <HAL_RCC_OscConfig+0x376>
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	689b      	ldr	r3, [r3, #8]
 800929c:	2b05      	cmp	r3, #5
 800929e:	d10c      	bne.n	80092ba <HAL_RCC_OscConfig+0x35e>
 80092a0:	4b61      	ldr	r3, [pc, #388]	; (8009428 <HAL_RCC_OscConfig+0x4cc>)
 80092a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80092a4:	4a60      	ldr	r2, [pc, #384]	; (8009428 <HAL_RCC_OscConfig+0x4cc>)
 80092a6:	f043 0304 	orr.w	r3, r3, #4
 80092aa:	6713      	str	r3, [r2, #112]	; 0x70
 80092ac:	4b5e      	ldr	r3, [pc, #376]	; (8009428 <HAL_RCC_OscConfig+0x4cc>)
 80092ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80092b0:	4a5d      	ldr	r2, [pc, #372]	; (8009428 <HAL_RCC_OscConfig+0x4cc>)
 80092b2:	f043 0301 	orr.w	r3, r3, #1
 80092b6:	6713      	str	r3, [r2, #112]	; 0x70
 80092b8:	e00b      	b.n	80092d2 <HAL_RCC_OscConfig+0x376>
 80092ba:	4b5b      	ldr	r3, [pc, #364]	; (8009428 <HAL_RCC_OscConfig+0x4cc>)
 80092bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80092be:	4a5a      	ldr	r2, [pc, #360]	; (8009428 <HAL_RCC_OscConfig+0x4cc>)
 80092c0:	f023 0301 	bic.w	r3, r3, #1
 80092c4:	6713      	str	r3, [r2, #112]	; 0x70
 80092c6:	4b58      	ldr	r3, [pc, #352]	; (8009428 <HAL_RCC_OscConfig+0x4cc>)
 80092c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80092ca:	4a57      	ldr	r2, [pc, #348]	; (8009428 <HAL_RCC_OscConfig+0x4cc>)
 80092cc:	f023 0304 	bic.w	r3, r3, #4
 80092d0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	689b      	ldr	r3, [r3, #8]
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d015      	beq.n	8009306 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80092da:	f7fb fdf3 	bl	8004ec4 <HAL_GetTick>
 80092de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80092e0:	e00a      	b.n	80092f8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80092e2:	f7fb fdef 	bl	8004ec4 <HAL_GetTick>
 80092e6:	4602      	mov	r2, r0
 80092e8:	693b      	ldr	r3, [r7, #16]
 80092ea:	1ad3      	subs	r3, r2, r3
 80092ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80092f0:	4293      	cmp	r3, r2
 80092f2:	d901      	bls.n	80092f8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80092f4:	2303      	movs	r3, #3
 80092f6:	e0ce      	b.n	8009496 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80092f8:	4b4b      	ldr	r3, [pc, #300]	; (8009428 <HAL_RCC_OscConfig+0x4cc>)
 80092fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80092fc:	f003 0302 	and.w	r3, r3, #2
 8009300:	2b00      	cmp	r3, #0
 8009302:	d0ee      	beq.n	80092e2 <HAL_RCC_OscConfig+0x386>
 8009304:	e014      	b.n	8009330 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009306:	f7fb fddd 	bl	8004ec4 <HAL_GetTick>
 800930a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800930c:	e00a      	b.n	8009324 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800930e:	f7fb fdd9 	bl	8004ec4 <HAL_GetTick>
 8009312:	4602      	mov	r2, r0
 8009314:	693b      	ldr	r3, [r7, #16]
 8009316:	1ad3      	subs	r3, r2, r3
 8009318:	f241 3288 	movw	r2, #5000	; 0x1388
 800931c:	4293      	cmp	r3, r2
 800931e:	d901      	bls.n	8009324 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8009320:	2303      	movs	r3, #3
 8009322:	e0b8      	b.n	8009496 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009324:	4b40      	ldr	r3, [pc, #256]	; (8009428 <HAL_RCC_OscConfig+0x4cc>)
 8009326:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009328:	f003 0302 	and.w	r3, r3, #2
 800932c:	2b00      	cmp	r3, #0
 800932e:	d1ee      	bne.n	800930e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009330:	7dfb      	ldrb	r3, [r7, #23]
 8009332:	2b01      	cmp	r3, #1
 8009334:	d105      	bne.n	8009342 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009336:	4b3c      	ldr	r3, [pc, #240]	; (8009428 <HAL_RCC_OscConfig+0x4cc>)
 8009338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800933a:	4a3b      	ldr	r2, [pc, #236]	; (8009428 <HAL_RCC_OscConfig+0x4cc>)
 800933c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009340:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	699b      	ldr	r3, [r3, #24]
 8009346:	2b00      	cmp	r3, #0
 8009348:	f000 80a4 	beq.w	8009494 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800934c:	4b36      	ldr	r3, [pc, #216]	; (8009428 <HAL_RCC_OscConfig+0x4cc>)
 800934e:	689b      	ldr	r3, [r3, #8]
 8009350:	f003 030c 	and.w	r3, r3, #12
 8009354:	2b08      	cmp	r3, #8
 8009356:	d06b      	beq.n	8009430 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	699b      	ldr	r3, [r3, #24]
 800935c:	2b02      	cmp	r3, #2
 800935e:	d149      	bne.n	80093f4 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009360:	4b31      	ldr	r3, [pc, #196]	; (8009428 <HAL_RCC_OscConfig+0x4cc>)
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	4a30      	ldr	r2, [pc, #192]	; (8009428 <HAL_RCC_OscConfig+0x4cc>)
 8009366:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800936a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800936c:	f7fb fdaa 	bl	8004ec4 <HAL_GetTick>
 8009370:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009372:	e008      	b.n	8009386 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009374:	f7fb fda6 	bl	8004ec4 <HAL_GetTick>
 8009378:	4602      	mov	r2, r0
 800937a:	693b      	ldr	r3, [r7, #16]
 800937c:	1ad3      	subs	r3, r2, r3
 800937e:	2b02      	cmp	r3, #2
 8009380:	d901      	bls.n	8009386 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8009382:	2303      	movs	r3, #3
 8009384:	e087      	b.n	8009496 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009386:	4b28      	ldr	r3, [pc, #160]	; (8009428 <HAL_RCC_OscConfig+0x4cc>)
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800938e:	2b00      	cmp	r3, #0
 8009390:	d1f0      	bne.n	8009374 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	69da      	ldr	r2, [r3, #28]
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	6a1b      	ldr	r3, [r3, #32]
 800939a:	431a      	orrs	r2, r3
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093a0:	019b      	lsls	r3, r3, #6
 80093a2:	431a      	orrs	r2, r3
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093a8:	085b      	lsrs	r3, r3, #1
 80093aa:	3b01      	subs	r3, #1
 80093ac:	041b      	lsls	r3, r3, #16
 80093ae:	431a      	orrs	r2, r3
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093b4:	061b      	lsls	r3, r3, #24
 80093b6:	4313      	orrs	r3, r2
 80093b8:	4a1b      	ldr	r2, [pc, #108]	; (8009428 <HAL_RCC_OscConfig+0x4cc>)
 80093ba:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80093be:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80093c0:	4b19      	ldr	r3, [pc, #100]	; (8009428 <HAL_RCC_OscConfig+0x4cc>)
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	4a18      	ldr	r2, [pc, #96]	; (8009428 <HAL_RCC_OscConfig+0x4cc>)
 80093c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80093ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80093cc:	f7fb fd7a 	bl	8004ec4 <HAL_GetTick>
 80093d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80093d2:	e008      	b.n	80093e6 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80093d4:	f7fb fd76 	bl	8004ec4 <HAL_GetTick>
 80093d8:	4602      	mov	r2, r0
 80093da:	693b      	ldr	r3, [r7, #16]
 80093dc:	1ad3      	subs	r3, r2, r3
 80093de:	2b02      	cmp	r3, #2
 80093e0:	d901      	bls.n	80093e6 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80093e2:	2303      	movs	r3, #3
 80093e4:	e057      	b.n	8009496 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80093e6:	4b10      	ldr	r3, [pc, #64]	; (8009428 <HAL_RCC_OscConfig+0x4cc>)
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d0f0      	beq.n	80093d4 <HAL_RCC_OscConfig+0x478>
 80093f2:	e04f      	b.n	8009494 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80093f4:	4b0c      	ldr	r3, [pc, #48]	; (8009428 <HAL_RCC_OscConfig+0x4cc>)
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	4a0b      	ldr	r2, [pc, #44]	; (8009428 <HAL_RCC_OscConfig+0x4cc>)
 80093fa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80093fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009400:	f7fb fd60 	bl	8004ec4 <HAL_GetTick>
 8009404:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009406:	e008      	b.n	800941a <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009408:	f7fb fd5c 	bl	8004ec4 <HAL_GetTick>
 800940c:	4602      	mov	r2, r0
 800940e:	693b      	ldr	r3, [r7, #16]
 8009410:	1ad3      	subs	r3, r2, r3
 8009412:	2b02      	cmp	r3, #2
 8009414:	d901      	bls.n	800941a <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8009416:	2303      	movs	r3, #3
 8009418:	e03d      	b.n	8009496 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800941a:	4b03      	ldr	r3, [pc, #12]	; (8009428 <HAL_RCC_OscConfig+0x4cc>)
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009422:	2b00      	cmp	r3, #0
 8009424:	d1f0      	bne.n	8009408 <HAL_RCC_OscConfig+0x4ac>
 8009426:	e035      	b.n	8009494 <HAL_RCC_OscConfig+0x538>
 8009428:	40023800 	.word	0x40023800
 800942c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8009430:	4b1b      	ldr	r3, [pc, #108]	; (80094a0 <HAL_RCC_OscConfig+0x544>)
 8009432:	685b      	ldr	r3, [r3, #4]
 8009434:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	699b      	ldr	r3, [r3, #24]
 800943a:	2b01      	cmp	r3, #1
 800943c:	d028      	beq.n	8009490 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009448:	429a      	cmp	r2, r3
 800944a:	d121      	bne.n	8009490 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009456:	429a      	cmp	r2, r3
 8009458:	d11a      	bne.n	8009490 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800945a:	68fa      	ldr	r2, [r7, #12]
 800945c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009460:	4013      	ands	r3, r2
 8009462:	687a      	ldr	r2, [r7, #4]
 8009464:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009466:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009468:	4293      	cmp	r3, r2
 800946a:	d111      	bne.n	8009490 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009476:	085b      	lsrs	r3, r3, #1
 8009478:	3b01      	subs	r3, #1
 800947a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800947c:	429a      	cmp	r2, r3
 800947e:	d107      	bne.n	8009490 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800948a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800948c:	429a      	cmp	r2, r3
 800948e:	d001      	beq.n	8009494 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8009490:	2301      	movs	r3, #1
 8009492:	e000      	b.n	8009496 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8009494:	2300      	movs	r3, #0
}
 8009496:	4618      	mov	r0, r3
 8009498:	3718      	adds	r7, #24
 800949a:	46bd      	mov	sp, r7
 800949c:	bd80      	pop	{r7, pc}
 800949e:	bf00      	nop
 80094a0:	40023800 	.word	0x40023800

080094a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80094a4:	b580      	push	{r7, lr}
 80094a6:	b084      	sub	sp, #16
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	6078      	str	r0, [r7, #4]
 80094ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80094ae:	2300      	movs	r3, #0
 80094b0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d101      	bne.n	80094bc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80094b8:	2301      	movs	r3, #1
 80094ba:	e0d0      	b.n	800965e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80094bc:	4b6a      	ldr	r3, [pc, #424]	; (8009668 <HAL_RCC_ClockConfig+0x1c4>)
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	f003 030f 	and.w	r3, r3, #15
 80094c4:	683a      	ldr	r2, [r7, #0]
 80094c6:	429a      	cmp	r2, r3
 80094c8:	d910      	bls.n	80094ec <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80094ca:	4b67      	ldr	r3, [pc, #412]	; (8009668 <HAL_RCC_ClockConfig+0x1c4>)
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	f023 020f 	bic.w	r2, r3, #15
 80094d2:	4965      	ldr	r1, [pc, #404]	; (8009668 <HAL_RCC_ClockConfig+0x1c4>)
 80094d4:	683b      	ldr	r3, [r7, #0]
 80094d6:	4313      	orrs	r3, r2
 80094d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80094da:	4b63      	ldr	r3, [pc, #396]	; (8009668 <HAL_RCC_ClockConfig+0x1c4>)
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	f003 030f 	and.w	r3, r3, #15
 80094e2:	683a      	ldr	r2, [r7, #0]
 80094e4:	429a      	cmp	r2, r3
 80094e6:	d001      	beq.n	80094ec <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80094e8:	2301      	movs	r3, #1
 80094ea:	e0b8      	b.n	800965e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	f003 0302 	and.w	r3, r3, #2
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d020      	beq.n	800953a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	f003 0304 	and.w	r3, r3, #4
 8009500:	2b00      	cmp	r3, #0
 8009502:	d005      	beq.n	8009510 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009504:	4b59      	ldr	r3, [pc, #356]	; (800966c <HAL_RCC_ClockConfig+0x1c8>)
 8009506:	689b      	ldr	r3, [r3, #8]
 8009508:	4a58      	ldr	r2, [pc, #352]	; (800966c <HAL_RCC_ClockConfig+0x1c8>)
 800950a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800950e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	f003 0308 	and.w	r3, r3, #8
 8009518:	2b00      	cmp	r3, #0
 800951a:	d005      	beq.n	8009528 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800951c:	4b53      	ldr	r3, [pc, #332]	; (800966c <HAL_RCC_ClockConfig+0x1c8>)
 800951e:	689b      	ldr	r3, [r3, #8]
 8009520:	4a52      	ldr	r2, [pc, #328]	; (800966c <HAL_RCC_ClockConfig+0x1c8>)
 8009522:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8009526:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009528:	4b50      	ldr	r3, [pc, #320]	; (800966c <HAL_RCC_ClockConfig+0x1c8>)
 800952a:	689b      	ldr	r3, [r3, #8]
 800952c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	689b      	ldr	r3, [r3, #8]
 8009534:	494d      	ldr	r1, [pc, #308]	; (800966c <HAL_RCC_ClockConfig+0x1c8>)
 8009536:	4313      	orrs	r3, r2
 8009538:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	f003 0301 	and.w	r3, r3, #1
 8009542:	2b00      	cmp	r3, #0
 8009544:	d040      	beq.n	80095c8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	685b      	ldr	r3, [r3, #4]
 800954a:	2b01      	cmp	r3, #1
 800954c:	d107      	bne.n	800955e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800954e:	4b47      	ldr	r3, [pc, #284]	; (800966c <HAL_RCC_ClockConfig+0x1c8>)
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009556:	2b00      	cmp	r3, #0
 8009558:	d115      	bne.n	8009586 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800955a:	2301      	movs	r3, #1
 800955c:	e07f      	b.n	800965e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	685b      	ldr	r3, [r3, #4]
 8009562:	2b02      	cmp	r3, #2
 8009564:	d107      	bne.n	8009576 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009566:	4b41      	ldr	r3, [pc, #260]	; (800966c <HAL_RCC_ClockConfig+0x1c8>)
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800956e:	2b00      	cmp	r3, #0
 8009570:	d109      	bne.n	8009586 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8009572:	2301      	movs	r3, #1
 8009574:	e073      	b.n	800965e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009576:	4b3d      	ldr	r3, [pc, #244]	; (800966c <HAL_RCC_ClockConfig+0x1c8>)
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	f003 0302 	and.w	r3, r3, #2
 800957e:	2b00      	cmp	r3, #0
 8009580:	d101      	bne.n	8009586 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8009582:	2301      	movs	r3, #1
 8009584:	e06b      	b.n	800965e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009586:	4b39      	ldr	r3, [pc, #228]	; (800966c <HAL_RCC_ClockConfig+0x1c8>)
 8009588:	689b      	ldr	r3, [r3, #8]
 800958a:	f023 0203 	bic.w	r2, r3, #3
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	685b      	ldr	r3, [r3, #4]
 8009592:	4936      	ldr	r1, [pc, #216]	; (800966c <HAL_RCC_ClockConfig+0x1c8>)
 8009594:	4313      	orrs	r3, r2
 8009596:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009598:	f7fb fc94 	bl	8004ec4 <HAL_GetTick>
 800959c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800959e:	e00a      	b.n	80095b6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80095a0:	f7fb fc90 	bl	8004ec4 <HAL_GetTick>
 80095a4:	4602      	mov	r2, r0
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	1ad3      	subs	r3, r2, r3
 80095aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80095ae:	4293      	cmp	r3, r2
 80095b0:	d901      	bls.n	80095b6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80095b2:	2303      	movs	r3, #3
 80095b4:	e053      	b.n	800965e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80095b6:	4b2d      	ldr	r3, [pc, #180]	; (800966c <HAL_RCC_ClockConfig+0x1c8>)
 80095b8:	689b      	ldr	r3, [r3, #8]
 80095ba:	f003 020c 	and.w	r2, r3, #12
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	685b      	ldr	r3, [r3, #4]
 80095c2:	009b      	lsls	r3, r3, #2
 80095c4:	429a      	cmp	r2, r3
 80095c6:	d1eb      	bne.n	80095a0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80095c8:	4b27      	ldr	r3, [pc, #156]	; (8009668 <HAL_RCC_ClockConfig+0x1c4>)
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	f003 030f 	and.w	r3, r3, #15
 80095d0:	683a      	ldr	r2, [r7, #0]
 80095d2:	429a      	cmp	r2, r3
 80095d4:	d210      	bcs.n	80095f8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80095d6:	4b24      	ldr	r3, [pc, #144]	; (8009668 <HAL_RCC_ClockConfig+0x1c4>)
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	f023 020f 	bic.w	r2, r3, #15
 80095de:	4922      	ldr	r1, [pc, #136]	; (8009668 <HAL_RCC_ClockConfig+0x1c4>)
 80095e0:	683b      	ldr	r3, [r7, #0]
 80095e2:	4313      	orrs	r3, r2
 80095e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80095e6:	4b20      	ldr	r3, [pc, #128]	; (8009668 <HAL_RCC_ClockConfig+0x1c4>)
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	f003 030f 	and.w	r3, r3, #15
 80095ee:	683a      	ldr	r2, [r7, #0]
 80095f0:	429a      	cmp	r2, r3
 80095f2:	d001      	beq.n	80095f8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80095f4:	2301      	movs	r3, #1
 80095f6:	e032      	b.n	800965e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	f003 0304 	and.w	r3, r3, #4
 8009600:	2b00      	cmp	r3, #0
 8009602:	d008      	beq.n	8009616 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009604:	4b19      	ldr	r3, [pc, #100]	; (800966c <HAL_RCC_ClockConfig+0x1c8>)
 8009606:	689b      	ldr	r3, [r3, #8]
 8009608:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	68db      	ldr	r3, [r3, #12]
 8009610:	4916      	ldr	r1, [pc, #88]	; (800966c <HAL_RCC_ClockConfig+0x1c8>)
 8009612:	4313      	orrs	r3, r2
 8009614:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	f003 0308 	and.w	r3, r3, #8
 800961e:	2b00      	cmp	r3, #0
 8009620:	d009      	beq.n	8009636 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8009622:	4b12      	ldr	r3, [pc, #72]	; (800966c <HAL_RCC_ClockConfig+0x1c8>)
 8009624:	689b      	ldr	r3, [r3, #8]
 8009626:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	691b      	ldr	r3, [r3, #16]
 800962e:	00db      	lsls	r3, r3, #3
 8009630:	490e      	ldr	r1, [pc, #56]	; (800966c <HAL_RCC_ClockConfig+0x1c8>)
 8009632:	4313      	orrs	r3, r2
 8009634:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8009636:	f000 f821 	bl	800967c <HAL_RCC_GetSysClockFreq>
 800963a:	4601      	mov	r1, r0
 800963c:	4b0b      	ldr	r3, [pc, #44]	; (800966c <HAL_RCC_ClockConfig+0x1c8>)
 800963e:	689b      	ldr	r3, [r3, #8]
 8009640:	091b      	lsrs	r3, r3, #4
 8009642:	f003 030f 	and.w	r3, r3, #15
 8009646:	4a0a      	ldr	r2, [pc, #40]	; (8009670 <HAL_RCC_ClockConfig+0x1cc>)
 8009648:	5cd3      	ldrb	r3, [r2, r3]
 800964a:	fa21 f303 	lsr.w	r3, r1, r3
 800964e:	4a09      	ldr	r2, [pc, #36]	; (8009674 <HAL_RCC_ClockConfig+0x1d0>)
 8009650:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8009652:	4b09      	ldr	r3, [pc, #36]	; (8009678 <HAL_RCC_ClockConfig+0x1d4>)
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	4618      	mov	r0, r3
 8009658:	f7fb fa9e 	bl	8004b98 <HAL_InitTick>

  return HAL_OK;
 800965c:	2300      	movs	r3, #0
}
 800965e:	4618      	mov	r0, r3
 8009660:	3710      	adds	r7, #16
 8009662:	46bd      	mov	sp, r7
 8009664:	bd80      	pop	{r7, pc}
 8009666:	bf00      	nop
 8009668:	40023c00 	.word	0x40023c00
 800966c:	40023800 	.word	0x40023800
 8009670:	080226c8 	.word	0x080226c8
 8009674:	20000058 	.word	0x20000058
 8009678:	2000005c 	.word	0x2000005c

0800967c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800967c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800967e:	b085      	sub	sp, #20
 8009680:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8009682:	2300      	movs	r3, #0
 8009684:	607b      	str	r3, [r7, #4]
 8009686:	2300      	movs	r3, #0
 8009688:	60fb      	str	r3, [r7, #12]
 800968a:	2300      	movs	r3, #0
 800968c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 800968e:	2300      	movs	r3, #0
 8009690:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009692:	4b50      	ldr	r3, [pc, #320]	; (80097d4 <HAL_RCC_GetSysClockFreq+0x158>)
 8009694:	689b      	ldr	r3, [r3, #8]
 8009696:	f003 030c 	and.w	r3, r3, #12
 800969a:	2b04      	cmp	r3, #4
 800969c:	d007      	beq.n	80096ae <HAL_RCC_GetSysClockFreq+0x32>
 800969e:	2b08      	cmp	r3, #8
 80096a0:	d008      	beq.n	80096b4 <HAL_RCC_GetSysClockFreq+0x38>
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	f040 808d 	bne.w	80097c2 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80096a8:	4b4b      	ldr	r3, [pc, #300]	; (80097d8 <HAL_RCC_GetSysClockFreq+0x15c>)
 80096aa:	60bb      	str	r3, [r7, #8]
      break;
 80096ac:	e08c      	b.n	80097c8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80096ae:	4b4b      	ldr	r3, [pc, #300]	; (80097dc <HAL_RCC_GetSysClockFreq+0x160>)
 80096b0:	60bb      	str	r3, [r7, #8]
      break;
 80096b2:	e089      	b.n	80097c8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80096b4:	4b47      	ldr	r3, [pc, #284]	; (80097d4 <HAL_RCC_GetSysClockFreq+0x158>)
 80096b6:	685b      	ldr	r3, [r3, #4]
 80096b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80096bc:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80096be:	4b45      	ldr	r3, [pc, #276]	; (80097d4 <HAL_RCC_GetSysClockFreq+0x158>)
 80096c0:	685b      	ldr	r3, [r3, #4]
 80096c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d023      	beq.n	8009712 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80096ca:	4b42      	ldr	r3, [pc, #264]	; (80097d4 <HAL_RCC_GetSysClockFreq+0x158>)
 80096cc:	685b      	ldr	r3, [r3, #4]
 80096ce:	099b      	lsrs	r3, r3, #6
 80096d0:	f04f 0400 	mov.w	r4, #0
 80096d4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80096d8:	f04f 0200 	mov.w	r2, #0
 80096dc:	ea03 0501 	and.w	r5, r3, r1
 80096e0:	ea04 0602 	and.w	r6, r4, r2
 80096e4:	4a3d      	ldr	r2, [pc, #244]	; (80097dc <HAL_RCC_GetSysClockFreq+0x160>)
 80096e6:	fb02 f106 	mul.w	r1, r2, r6
 80096ea:	2200      	movs	r2, #0
 80096ec:	fb02 f205 	mul.w	r2, r2, r5
 80096f0:	440a      	add	r2, r1
 80096f2:	493a      	ldr	r1, [pc, #232]	; (80097dc <HAL_RCC_GetSysClockFreq+0x160>)
 80096f4:	fba5 0101 	umull	r0, r1, r5, r1
 80096f8:	1853      	adds	r3, r2, r1
 80096fa:	4619      	mov	r1, r3
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	f04f 0400 	mov.w	r4, #0
 8009702:	461a      	mov	r2, r3
 8009704:	4623      	mov	r3, r4
 8009706:	f7f6 fdd3 	bl	80002b0 <__aeabi_uldivmod>
 800970a:	4603      	mov	r3, r0
 800970c:	460c      	mov	r4, r1
 800970e:	60fb      	str	r3, [r7, #12]
 8009710:	e049      	b.n	80097a6 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009712:	4b30      	ldr	r3, [pc, #192]	; (80097d4 <HAL_RCC_GetSysClockFreq+0x158>)
 8009714:	685b      	ldr	r3, [r3, #4]
 8009716:	099b      	lsrs	r3, r3, #6
 8009718:	f04f 0400 	mov.w	r4, #0
 800971c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8009720:	f04f 0200 	mov.w	r2, #0
 8009724:	ea03 0501 	and.w	r5, r3, r1
 8009728:	ea04 0602 	and.w	r6, r4, r2
 800972c:	4629      	mov	r1, r5
 800972e:	4632      	mov	r2, r6
 8009730:	f04f 0300 	mov.w	r3, #0
 8009734:	f04f 0400 	mov.w	r4, #0
 8009738:	0154      	lsls	r4, r2, #5
 800973a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800973e:	014b      	lsls	r3, r1, #5
 8009740:	4619      	mov	r1, r3
 8009742:	4622      	mov	r2, r4
 8009744:	1b49      	subs	r1, r1, r5
 8009746:	eb62 0206 	sbc.w	r2, r2, r6
 800974a:	f04f 0300 	mov.w	r3, #0
 800974e:	f04f 0400 	mov.w	r4, #0
 8009752:	0194      	lsls	r4, r2, #6
 8009754:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8009758:	018b      	lsls	r3, r1, #6
 800975a:	1a5b      	subs	r3, r3, r1
 800975c:	eb64 0402 	sbc.w	r4, r4, r2
 8009760:	f04f 0100 	mov.w	r1, #0
 8009764:	f04f 0200 	mov.w	r2, #0
 8009768:	00e2      	lsls	r2, r4, #3
 800976a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800976e:	00d9      	lsls	r1, r3, #3
 8009770:	460b      	mov	r3, r1
 8009772:	4614      	mov	r4, r2
 8009774:	195b      	adds	r3, r3, r5
 8009776:	eb44 0406 	adc.w	r4, r4, r6
 800977a:	f04f 0100 	mov.w	r1, #0
 800977e:	f04f 0200 	mov.w	r2, #0
 8009782:	02a2      	lsls	r2, r4, #10
 8009784:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8009788:	0299      	lsls	r1, r3, #10
 800978a:	460b      	mov	r3, r1
 800978c:	4614      	mov	r4, r2
 800978e:	4618      	mov	r0, r3
 8009790:	4621      	mov	r1, r4
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	f04f 0400 	mov.w	r4, #0
 8009798:	461a      	mov	r2, r3
 800979a:	4623      	mov	r3, r4
 800979c:	f7f6 fd88 	bl	80002b0 <__aeabi_uldivmod>
 80097a0:	4603      	mov	r3, r0
 80097a2:	460c      	mov	r4, r1
 80097a4:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80097a6:	4b0b      	ldr	r3, [pc, #44]	; (80097d4 <HAL_RCC_GetSysClockFreq+0x158>)
 80097a8:	685b      	ldr	r3, [r3, #4]
 80097aa:	0c1b      	lsrs	r3, r3, #16
 80097ac:	f003 0303 	and.w	r3, r3, #3
 80097b0:	3301      	adds	r3, #1
 80097b2:	005b      	lsls	r3, r3, #1
 80097b4:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 80097b6:	68fa      	ldr	r2, [r7, #12]
 80097b8:	683b      	ldr	r3, [r7, #0]
 80097ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80097be:	60bb      	str	r3, [r7, #8]
      break;
 80097c0:	e002      	b.n	80097c8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80097c2:	4b05      	ldr	r3, [pc, #20]	; (80097d8 <HAL_RCC_GetSysClockFreq+0x15c>)
 80097c4:	60bb      	str	r3, [r7, #8]
      break;
 80097c6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80097c8:	68bb      	ldr	r3, [r7, #8]
}
 80097ca:	4618      	mov	r0, r3
 80097cc:	3714      	adds	r7, #20
 80097ce:	46bd      	mov	sp, r7
 80097d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80097d2:	bf00      	nop
 80097d4:	40023800 	.word	0x40023800
 80097d8:	00f42400 	.word	0x00f42400
 80097dc:	017d7840 	.word	0x017d7840

080097e0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80097e0:	b480      	push	{r7}
 80097e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80097e4:	4b03      	ldr	r3, [pc, #12]	; (80097f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80097e6:	681b      	ldr	r3, [r3, #0]
}
 80097e8:	4618      	mov	r0, r3
 80097ea:	46bd      	mov	sp, r7
 80097ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f0:	4770      	bx	lr
 80097f2:	bf00      	nop
 80097f4:	20000058 	.word	0x20000058

080097f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80097f8:	b580      	push	{r7, lr}
 80097fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80097fc:	f7ff fff0 	bl	80097e0 <HAL_RCC_GetHCLKFreq>
 8009800:	4601      	mov	r1, r0
 8009802:	4b05      	ldr	r3, [pc, #20]	; (8009818 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009804:	689b      	ldr	r3, [r3, #8]
 8009806:	0a9b      	lsrs	r3, r3, #10
 8009808:	f003 0307 	and.w	r3, r3, #7
 800980c:	4a03      	ldr	r2, [pc, #12]	; (800981c <HAL_RCC_GetPCLK1Freq+0x24>)
 800980e:	5cd3      	ldrb	r3, [r2, r3]
 8009810:	fa21 f303 	lsr.w	r3, r1, r3
}
 8009814:	4618      	mov	r0, r3
 8009816:	bd80      	pop	{r7, pc}
 8009818:	40023800 	.word	0x40023800
 800981c:	080226d8 	.word	0x080226d8

08009820 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009820:	b580      	push	{r7, lr}
 8009822:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8009824:	f7ff ffdc 	bl	80097e0 <HAL_RCC_GetHCLKFreq>
 8009828:	4601      	mov	r1, r0
 800982a:	4b05      	ldr	r3, [pc, #20]	; (8009840 <HAL_RCC_GetPCLK2Freq+0x20>)
 800982c:	689b      	ldr	r3, [r3, #8]
 800982e:	0b5b      	lsrs	r3, r3, #13
 8009830:	f003 0307 	and.w	r3, r3, #7
 8009834:	4a03      	ldr	r2, [pc, #12]	; (8009844 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009836:	5cd3      	ldrb	r3, [r2, r3]
 8009838:	fa21 f303 	lsr.w	r3, r1, r3
}
 800983c:	4618      	mov	r0, r3
 800983e:	bd80      	pop	{r7, pc}
 8009840:	40023800 	.word	0x40023800
 8009844:	080226d8 	.word	0x080226d8

08009848 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8009848:	b480      	push	{r7}
 800984a:	b083      	sub	sp, #12
 800984c:	af00      	add	r7, sp, #0
 800984e:	6078      	str	r0, [r7, #4]
 8009850:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	220f      	movs	r2, #15
 8009856:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8009858:	4b12      	ldr	r3, [pc, #72]	; (80098a4 <HAL_RCC_GetClockConfig+0x5c>)
 800985a:	689b      	ldr	r3, [r3, #8]
 800985c:	f003 0203 	and.w	r2, r3, #3
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8009864:	4b0f      	ldr	r3, [pc, #60]	; (80098a4 <HAL_RCC_GetClockConfig+0x5c>)
 8009866:	689b      	ldr	r3, [r3, #8]
 8009868:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8009870:	4b0c      	ldr	r3, [pc, #48]	; (80098a4 <HAL_RCC_GetClockConfig+0x5c>)
 8009872:	689b      	ldr	r3, [r3, #8]
 8009874:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800987c:	4b09      	ldr	r3, [pc, #36]	; (80098a4 <HAL_RCC_GetClockConfig+0x5c>)
 800987e:	689b      	ldr	r3, [r3, #8]
 8009880:	08db      	lsrs	r3, r3, #3
 8009882:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800988a:	4b07      	ldr	r3, [pc, #28]	; (80098a8 <HAL_RCC_GetClockConfig+0x60>)
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	f003 020f 	and.w	r2, r3, #15
 8009892:	683b      	ldr	r3, [r7, #0]
 8009894:	601a      	str	r2, [r3, #0]
}
 8009896:	bf00      	nop
 8009898:	370c      	adds	r7, #12
 800989a:	46bd      	mov	sp, r7
 800989c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a0:	4770      	bx	lr
 80098a2:	bf00      	nop
 80098a4:	40023800 	.word	0x40023800
 80098a8:	40023c00 	.word	0x40023c00

080098ac <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80098ac:	b580      	push	{r7, lr}
 80098ae:	b088      	sub	sp, #32
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80098b4:	2300      	movs	r3, #0
 80098b6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80098b8:	2300      	movs	r3, #0
 80098ba:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80098bc:	2300      	movs	r3, #0
 80098be:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80098c0:	2300      	movs	r3, #0
 80098c2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80098c4:	2300      	movs	r3, #0
 80098c6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	f003 0301 	and.w	r3, r3, #1
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d012      	beq.n	80098fa <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80098d4:	4b69      	ldr	r3, [pc, #420]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80098d6:	689b      	ldr	r3, [r3, #8]
 80098d8:	4a68      	ldr	r2, [pc, #416]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80098da:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80098de:	6093      	str	r3, [r2, #8]
 80098e0:	4b66      	ldr	r3, [pc, #408]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80098e2:	689a      	ldr	r2, [r3, #8]
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80098e8:	4964      	ldr	r1, [pc, #400]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80098ea:	4313      	orrs	r3, r2
 80098ec:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d101      	bne.n	80098fa <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80098f6:	2301      	movs	r3, #1
 80098f8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009902:	2b00      	cmp	r3, #0
 8009904:	d017      	beq.n	8009936 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009906:	4b5d      	ldr	r3, [pc, #372]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009908:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800990c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009914:	4959      	ldr	r1, [pc, #356]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009916:	4313      	orrs	r3, r2
 8009918:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009920:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009924:	d101      	bne.n	800992a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8009926:	2301      	movs	r3, #1
 8009928:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800992e:	2b00      	cmp	r3, #0
 8009930:	d101      	bne.n	8009936 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8009932:	2301      	movs	r3, #1
 8009934:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800993e:	2b00      	cmp	r3, #0
 8009940:	d017      	beq.n	8009972 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8009942:	4b4e      	ldr	r3, [pc, #312]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009944:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009948:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009950:	494a      	ldr	r1, [pc, #296]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009952:	4313      	orrs	r3, r2
 8009954:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800995c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009960:	d101      	bne.n	8009966 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8009962:	2301      	movs	r3, #1
 8009964:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800996a:	2b00      	cmp	r3, #0
 800996c:	d101      	bne.n	8009972 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800996e:	2301      	movs	r3, #1
 8009970:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800997a:	2b00      	cmp	r3, #0
 800997c:	d001      	beq.n	8009982 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800997e:	2301      	movs	r3, #1
 8009980:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	f003 0320 	and.w	r3, r3, #32
 800998a:	2b00      	cmp	r3, #0
 800998c:	f000 808b 	beq.w	8009aa6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8009990:	4b3a      	ldr	r3, [pc, #232]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009992:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009994:	4a39      	ldr	r2, [pc, #228]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009996:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800999a:	6413      	str	r3, [r2, #64]	; 0x40
 800999c:	4b37      	ldr	r3, [pc, #220]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800999e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80099a4:	60bb      	str	r3, [r7, #8]
 80099a6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80099a8:	4b35      	ldr	r3, [pc, #212]	; (8009a80 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	4a34      	ldr	r2, [pc, #208]	; (8009a80 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80099ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80099b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80099b4:	f7fb fa86 	bl	8004ec4 <HAL_GetTick>
 80099b8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80099ba:	e008      	b.n	80099ce <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80099bc:	f7fb fa82 	bl	8004ec4 <HAL_GetTick>
 80099c0:	4602      	mov	r2, r0
 80099c2:	697b      	ldr	r3, [r7, #20]
 80099c4:	1ad3      	subs	r3, r2, r3
 80099c6:	2b64      	cmp	r3, #100	; 0x64
 80099c8:	d901      	bls.n	80099ce <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80099ca:	2303      	movs	r3, #3
 80099cc:	e355      	b.n	800a07a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80099ce:	4b2c      	ldr	r3, [pc, #176]	; (8009a80 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d0f0      	beq.n	80099bc <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80099da:	4b28      	ldr	r3, [pc, #160]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80099dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80099de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80099e2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80099e4:	693b      	ldr	r3, [r7, #16]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d035      	beq.n	8009a56 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80099f2:	693a      	ldr	r2, [r7, #16]
 80099f4:	429a      	cmp	r2, r3
 80099f6:	d02e      	beq.n	8009a56 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80099f8:	4b20      	ldr	r3, [pc, #128]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80099fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80099fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009a00:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8009a02:	4b1e      	ldr	r3, [pc, #120]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009a04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a06:	4a1d      	ldr	r2, [pc, #116]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009a08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009a0c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009a0e:	4b1b      	ldr	r3, [pc, #108]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009a10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a12:	4a1a      	ldr	r2, [pc, #104]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009a14:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009a18:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8009a1a:	4a18      	ldr	r2, [pc, #96]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009a1c:	693b      	ldr	r3, [r7, #16]
 8009a1e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8009a20:	4b16      	ldr	r3, [pc, #88]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009a22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a24:	f003 0301 	and.w	r3, r3, #1
 8009a28:	2b01      	cmp	r3, #1
 8009a2a:	d114      	bne.n	8009a56 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a2c:	f7fb fa4a 	bl	8004ec4 <HAL_GetTick>
 8009a30:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009a32:	e00a      	b.n	8009a4a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009a34:	f7fb fa46 	bl	8004ec4 <HAL_GetTick>
 8009a38:	4602      	mov	r2, r0
 8009a3a:	697b      	ldr	r3, [r7, #20]
 8009a3c:	1ad3      	subs	r3, r2, r3
 8009a3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009a42:	4293      	cmp	r3, r2
 8009a44:	d901      	bls.n	8009a4a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8009a46:	2303      	movs	r3, #3
 8009a48:	e317      	b.n	800a07a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009a4a:	4b0c      	ldr	r3, [pc, #48]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009a4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a4e:	f003 0302 	and.w	r3, r3, #2
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d0ee      	beq.n	8009a34 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009a5e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009a62:	d111      	bne.n	8009a88 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8009a64:	4b05      	ldr	r3, [pc, #20]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009a66:	689b      	ldr	r3, [r3, #8]
 8009a68:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8009a70:	4b04      	ldr	r3, [pc, #16]	; (8009a84 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8009a72:	400b      	ands	r3, r1
 8009a74:	4901      	ldr	r1, [pc, #4]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009a76:	4313      	orrs	r3, r2
 8009a78:	608b      	str	r3, [r1, #8]
 8009a7a:	e00b      	b.n	8009a94 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8009a7c:	40023800 	.word	0x40023800
 8009a80:	40007000 	.word	0x40007000
 8009a84:	0ffffcff 	.word	0x0ffffcff
 8009a88:	4bb0      	ldr	r3, [pc, #704]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009a8a:	689b      	ldr	r3, [r3, #8]
 8009a8c:	4aaf      	ldr	r2, [pc, #700]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009a8e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8009a92:	6093      	str	r3, [r2, #8]
 8009a94:	4bad      	ldr	r3, [pc, #692]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009a96:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009aa0:	49aa      	ldr	r1, [pc, #680]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009aa2:	4313      	orrs	r3, r2
 8009aa4:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	f003 0310 	and.w	r3, r3, #16
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d010      	beq.n	8009ad4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8009ab2:	4ba6      	ldr	r3, [pc, #664]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009ab4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009ab8:	4aa4      	ldr	r2, [pc, #656]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009aba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009abe:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8009ac2:	4ba2      	ldr	r3, [pc, #648]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009ac4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009acc:	499f      	ldr	r1, [pc, #636]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009ace:	4313      	orrs	r3, r2
 8009ad0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d00a      	beq.n	8009af6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009ae0:	4b9a      	ldr	r3, [pc, #616]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009ae2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009ae6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009aee:	4997      	ldr	r1, [pc, #604]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009af0:	4313      	orrs	r3, r2
 8009af2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d00a      	beq.n	8009b18 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009b02:	4b92      	ldr	r3, [pc, #584]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009b04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009b08:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009b10:	498e      	ldr	r1, [pc, #568]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009b12:	4313      	orrs	r3, r2
 8009b14:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d00a      	beq.n	8009b3a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009b24:	4b89      	ldr	r3, [pc, #548]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009b26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009b2a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009b32:	4986      	ldr	r1, [pc, #536]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009b34:	4313      	orrs	r3, r2
 8009b36:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d00a      	beq.n	8009b5c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009b46:	4b81      	ldr	r3, [pc, #516]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009b48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009b4c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b54:	497d      	ldr	r1, [pc, #500]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009b56:	4313      	orrs	r3, r2
 8009b58:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d00a      	beq.n	8009b7e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009b68:	4b78      	ldr	r3, [pc, #480]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009b6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009b6e:	f023 0203 	bic.w	r2, r3, #3
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b76:	4975      	ldr	r1, [pc, #468]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009b78:	4313      	orrs	r3, r2
 8009b7a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d00a      	beq.n	8009ba0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009b8a:	4b70      	ldr	r3, [pc, #448]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009b8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009b90:	f023 020c 	bic.w	r2, r3, #12
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009b98:	496c      	ldr	r1, [pc, #432]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009b9a:	4313      	orrs	r3, r2
 8009b9c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d00a      	beq.n	8009bc2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009bac:	4b67      	ldr	r3, [pc, #412]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009bae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009bb2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009bba:	4964      	ldr	r1, [pc, #400]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009bbc:	4313      	orrs	r3, r2
 8009bbe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d00a      	beq.n	8009be4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009bce:	4b5f      	ldr	r3, [pc, #380]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009bd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009bd4:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009bdc:	495b      	ldr	r1, [pc, #364]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009bde:	4313      	orrs	r3, r2
 8009be0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d00a      	beq.n	8009c06 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009bf0:	4b56      	ldr	r3, [pc, #344]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009bf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009bf6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009bfe:	4953      	ldr	r1, [pc, #332]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009c00:	4313      	orrs	r3, r2
 8009c02:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d00a      	beq.n	8009c28 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8009c12:	4b4e      	ldr	r3, [pc, #312]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009c14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009c18:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009c20:	494a      	ldr	r1, [pc, #296]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009c22:	4313      	orrs	r3, r2
 8009c24:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d00a      	beq.n	8009c4a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8009c34:	4b45      	ldr	r3, [pc, #276]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009c36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009c3a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009c42:	4942      	ldr	r1, [pc, #264]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009c44:	4313      	orrs	r3, r2
 8009c46:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d00a      	beq.n	8009c6c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8009c56:	4b3d      	ldr	r3, [pc, #244]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009c58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009c5c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009c64:	4939      	ldr	r1, [pc, #228]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009c66:	4313      	orrs	r3, r2
 8009c68:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d00a      	beq.n	8009c8e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009c78:	4b34      	ldr	r3, [pc, #208]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009c7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009c7e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009c86:	4931      	ldr	r1, [pc, #196]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009c88:	4313      	orrs	r3, r2
 8009c8a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d011      	beq.n	8009cbe <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8009c9a:	4b2c      	ldr	r3, [pc, #176]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009c9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009ca0:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009ca8:	4928      	ldr	r1, [pc, #160]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009caa:	4313      	orrs	r3, r2
 8009cac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009cb4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009cb8:	d101      	bne.n	8009cbe <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8009cba:	2301      	movs	r3, #1
 8009cbc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	f003 0308 	and.w	r3, r3, #8
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d001      	beq.n	8009cce <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8009cca:	2301      	movs	r3, #1
 8009ccc:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d00a      	beq.n	8009cf0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009cda:	4b1c      	ldr	r3, [pc, #112]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009cdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009ce0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009ce8:	4918      	ldr	r1, [pc, #96]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009cea:	4313      	orrs	r3, r2
 8009cec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d00b      	beq.n	8009d14 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8009cfc:	4b13      	ldr	r3, [pc, #76]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009d02:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009d0c:	490f      	ldr	r1, [pc, #60]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009d0e:	4313      	orrs	r3, r2
 8009d10:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8009d14:	69fb      	ldr	r3, [r7, #28]
 8009d16:	2b01      	cmp	r3, #1
 8009d18:	d005      	beq.n	8009d26 <HAL_RCCEx_PeriphCLKConfig+0x47a>
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009d22:	f040 80d8 	bne.w	8009ed6 <HAL_RCCEx_PeriphCLKConfig+0x62a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8009d26:	4b09      	ldr	r3, [pc, #36]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	4a08      	ldr	r2, [pc, #32]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8009d2c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009d30:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009d32:	f7fb f8c7 	bl	8004ec4 <HAL_GetTick>
 8009d36:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009d38:	e00a      	b.n	8009d50 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8009d3a:	f7fb f8c3 	bl	8004ec4 <HAL_GetTick>
 8009d3e:	4602      	mov	r2, r0
 8009d40:	697b      	ldr	r3, [r7, #20]
 8009d42:	1ad3      	subs	r3, r2, r3
 8009d44:	2b64      	cmp	r3, #100	; 0x64
 8009d46:	d903      	bls.n	8009d50 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009d48:	2303      	movs	r3, #3
 8009d4a:	e196      	b.n	800a07a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 8009d4c:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009d50:	4b6c      	ldr	r3, [pc, #432]	; (8009f04 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d1ee      	bne.n	8009d3a <HAL_RCCEx_PeriphCLKConfig+0x48e>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	f003 0301 	and.w	r3, r3, #1
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d021      	beq.n	8009dac <HAL_RCCEx_PeriphCLKConfig+0x500>
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d11d      	bne.n	8009dac <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8009d70:	4b64      	ldr	r3, [pc, #400]	; (8009f04 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8009d72:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009d76:	0c1b      	lsrs	r3, r3, #16
 8009d78:	f003 0303 	and.w	r3, r3, #3
 8009d7c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8009d7e:	4b61      	ldr	r3, [pc, #388]	; (8009f04 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8009d80:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009d84:	0e1b      	lsrs	r3, r3, #24
 8009d86:	f003 030f 	and.w	r3, r3, #15
 8009d8a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	685b      	ldr	r3, [r3, #4]
 8009d90:	019a      	lsls	r2, r3, #6
 8009d92:	693b      	ldr	r3, [r7, #16]
 8009d94:	041b      	lsls	r3, r3, #16
 8009d96:	431a      	orrs	r2, r3
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	061b      	lsls	r3, r3, #24
 8009d9c:	431a      	orrs	r2, r3
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	689b      	ldr	r3, [r3, #8]
 8009da2:	071b      	lsls	r3, r3, #28
 8009da4:	4957      	ldr	r1, [pc, #348]	; (8009f04 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8009da6:	4313      	orrs	r3, r2
 8009da8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d004      	beq.n	8009dc2 <HAL_RCCEx_PeriphCLKConfig+0x516>
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009dbc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009dc0:	d00a      	beq.n	8009dd8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d02e      	beq.n	8009e2c <HAL_RCCEx_PeriphCLKConfig+0x580>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009dd2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009dd6:	d129      	bne.n	8009e2c <HAL_RCCEx_PeriphCLKConfig+0x580>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8009dd8:	4b4a      	ldr	r3, [pc, #296]	; (8009f04 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8009dda:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009dde:	0c1b      	lsrs	r3, r3, #16
 8009de0:	f003 0303 	and.w	r3, r3, #3
 8009de4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8009de6:	4b47      	ldr	r3, [pc, #284]	; (8009f04 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8009de8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009dec:	0f1b      	lsrs	r3, r3, #28
 8009dee:	f003 0307 	and.w	r3, r3, #7
 8009df2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	685b      	ldr	r3, [r3, #4]
 8009df8:	019a      	lsls	r2, r3, #6
 8009dfa:	693b      	ldr	r3, [r7, #16]
 8009dfc:	041b      	lsls	r3, r3, #16
 8009dfe:	431a      	orrs	r2, r3
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	68db      	ldr	r3, [r3, #12]
 8009e04:	061b      	lsls	r3, r3, #24
 8009e06:	431a      	orrs	r2, r3
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	071b      	lsls	r3, r3, #28
 8009e0c:	493d      	ldr	r1, [pc, #244]	; (8009f04 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8009e0e:	4313      	orrs	r3, r2
 8009e10:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8009e14:	4b3b      	ldr	r3, [pc, #236]	; (8009f04 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8009e16:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009e1a:	f023 021f 	bic.w	r2, r3, #31
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e22:	3b01      	subs	r3, #1
 8009e24:	4937      	ldr	r1, [pc, #220]	; (8009f04 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8009e26:	4313      	orrs	r3, r2
 8009e28:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d01d      	beq.n	8009e74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8009e38:	4b32      	ldr	r3, [pc, #200]	; (8009f04 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8009e3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009e3e:	0e1b      	lsrs	r3, r3, #24
 8009e40:	f003 030f 	and.w	r3, r3, #15
 8009e44:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8009e46:	4b2f      	ldr	r3, [pc, #188]	; (8009f04 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8009e48:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009e4c:	0f1b      	lsrs	r3, r3, #28
 8009e4e:	f003 0307 	and.w	r3, r3, #7
 8009e52:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	685b      	ldr	r3, [r3, #4]
 8009e58:	019a      	lsls	r2, r3, #6
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	691b      	ldr	r3, [r3, #16]
 8009e5e:	041b      	lsls	r3, r3, #16
 8009e60:	431a      	orrs	r2, r3
 8009e62:	693b      	ldr	r3, [r7, #16]
 8009e64:	061b      	lsls	r3, r3, #24
 8009e66:	431a      	orrs	r2, r3
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	071b      	lsls	r3, r3, #28
 8009e6c:	4925      	ldr	r1, [pc, #148]	; (8009f04 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8009e6e:	4313      	orrs	r3, r2
 8009e70:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d011      	beq.n	8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	685b      	ldr	r3, [r3, #4]
 8009e84:	019a      	lsls	r2, r3, #6
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	691b      	ldr	r3, [r3, #16]
 8009e8a:	041b      	lsls	r3, r3, #16
 8009e8c:	431a      	orrs	r2, r3
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	68db      	ldr	r3, [r3, #12]
 8009e92:	061b      	lsls	r3, r3, #24
 8009e94:	431a      	orrs	r2, r3
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	689b      	ldr	r3, [r3, #8]
 8009e9a:	071b      	lsls	r3, r3, #28
 8009e9c:	4919      	ldr	r1, [pc, #100]	; (8009f04 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8009e9e:	4313      	orrs	r3, r2
 8009ea0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8009ea4:	4b17      	ldr	r3, [pc, #92]	; (8009f04 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	4a16      	ldr	r2, [pc, #88]	; (8009f04 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8009eaa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8009eae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009eb0:	f7fb f808 	bl	8004ec4 <HAL_GetTick>
 8009eb4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009eb6:	e008      	b.n	8009eca <HAL_RCCEx_PeriphCLKConfig+0x61e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8009eb8:	f7fb f804 	bl	8004ec4 <HAL_GetTick>
 8009ebc:	4602      	mov	r2, r0
 8009ebe:	697b      	ldr	r3, [r7, #20]
 8009ec0:	1ad3      	subs	r3, r2, r3
 8009ec2:	2b64      	cmp	r3, #100	; 0x64
 8009ec4:	d901      	bls.n	8009eca <HAL_RCCEx_PeriphCLKConfig+0x61e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009ec6:	2303      	movs	r3, #3
 8009ec8:	e0d7      	b.n	800a07a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009eca:	4b0e      	ldr	r3, [pc, #56]	; (8009f04 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d0f0      	beq.n	8009eb8 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8009ed6:	69bb      	ldr	r3, [r7, #24]
 8009ed8:	2b01      	cmp	r3, #1
 8009eda:	f040 80cd 	bne.w	800a078 <HAL_RCCEx_PeriphCLKConfig+0x7cc>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8009ede:	4b09      	ldr	r3, [pc, #36]	; (8009f04 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	4a08      	ldr	r2, [pc, #32]	; (8009f04 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8009ee4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009ee8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009eea:	f7fa ffeb 	bl	8004ec4 <HAL_GetTick>
 8009eee:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8009ef0:	e00a      	b.n	8009f08 <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8009ef2:	f7fa ffe7 	bl	8004ec4 <HAL_GetTick>
 8009ef6:	4602      	mov	r2, r0
 8009ef8:	697b      	ldr	r3, [r7, #20]
 8009efa:	1ad3      	subs	r3, r2, r3
 8009efc:	2b64      	cmp	r3, #100	; 0x64
 8009efe:	d903      	bls.n	8009f08 <HAL_RCCEx_PeriphCLKConfig+0x65c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009f00:	2303      	movs	r3, #3
 8009f02:	e0ba      	b.n	800a07a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 8009f04:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8009f08:	4b5e      	ldr	r3, [pc, #376]	; (800a084 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009f10:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009f14:	d0ed      	beq.n	8009ef2 <HAL_RCCEx_PeriphCLKConfig+0x646>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d003      	beq.n	8009f2a <HAL_RCCEx_PeriphCLKConfig+0x67e>
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d009      	beq.n	8009f3e <HAL_RCCEx_PeriphCLKConfig+0x692>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d02e      	beq.n	8009f94 <HAL_RCCEx_PeriphCLKConfig+0x6e8>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d12a      	bne.n	8009f94 <HAL_RCCEx_PeriphCLKConfig+0x6e8>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8009f3e:	4b51      	ldr	r3, [pc, #324]	; (800a084 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8009f40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009f44:	0c1b      	lsrs	r3, r3, #16
 8009f46:	f003 0303 	and.w	r3, r3, #3
 8009f4a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8009f4c:	4b4d      	ldr	r3, [pc, #308]	; (800a084 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8009f4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009f52:	0f1b      	lsrs	r3, r3, #28
 8009f54:	f003 0307 	and.w	r3, r3, #7
 8009f58:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	695b      	ldr	r3, [r3, #20]
 8009f5e:	019a      	lsls	r2, r3, #6
 8009f60:	693b      	ldr	r3, [r7, #16]
 8009f62:	041b      	lsls	r3, r3, #16
 8009f64:	431a      	orrs	r2, r3
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	699b      	ldr	r3, [r3, #24]
 8009f6a:	061b      	lsls	r3, r3, #24
 8009f6c:	431a      	orrs	r2, r3
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	071b      	lsls	r3, r3, #28
 8009f72:	4944      	ldr	r1, [pc, #272]	; (800a084 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8009f74:	4313      	orrs	r3, r2
 8009f76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8009f7a:	4b42      	ldr	r3, [pc, #264]	; (800a084 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8009f7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009f80:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f88:	3b01      	subs	r3, #1
 8009f8a:	021b      	lsls	r3, r3, #8
 8009f8c:	493d      	ldr	r1, [pc, #244]	; (800a084 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8009f8e:	4313      	orrs	r3, r2
 8009f90:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d022      	beq.n	8009fe6 <HAL_RCCEx_PeriphCLKConfig+0x73a>
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009fa4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009fa8:	d11d      	bne.n	8009fe6 <HAL_RCCEx_PeriphCLKConfig+0x73a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8009faa:	4b36      	ldr	r3, [pc, #216]	; (800a084 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8009fac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009fb0:	0e1b      	lsrs	r3, r3, #24
 8009fb2:	f003 030f 	and.w	r3, r3, #15
 8009fb6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8009fb8:	4b32      	ldr	r3, [pc, #200]	; (800a084 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8009fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009fbe:	0f1b      	lsrs	r3, r3, #28
 8009fc0:	f003 0307 	and.w	r3, r3, #7
 8009fc4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	695b      	ldr	r3, [r3, #20]
 8009fca:	019a      	lsls	r2, r3, #6
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	6a1b      	ldr	r3, [r3, #32]
 8009fd0:	041b      	lsls	r3, r3, #16
 8009fd2:	431a      	orrs	r2, r3
 8009fd4:	693b      	ldr	r3, [r7, #16]
 8009fd6:	061b      	lsls	r3, r3, #24
 8009fd8:	431a      	orrs	r2, r3
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	071b      	lsls	r3, r3, #28
 8009fde:	4929      	ldr	r1, [pc, #164]	; (800a084 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8009fe0:	4313      	orrs	r3, r2
 8009fe2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	f003 0308 	and.w	r3, r3, #8
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d028      	beq.n	800a044 <HAL_RCCEx_PeriphCLKConfig+0x798>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8009ff2:	4b24      	ldr	r3, [pc, #144]	; (800a084 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8009ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ff8:	0e1b      	lsrs	r3, r3, #24
 8009ffa:	f003 030f 	and.w	r3, r3, #15
 8009ffe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800a000:	4b20      	ldr	r3, [pc, #128]	; (800a084 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800a002:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a006:	0c1b      	lsrs	r3, r3, #16
 800a008:	f003 0303 	and.w	r3, r3, #3
 800a00c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	695b      	ldr	r3, [r3, #20]
 800a012:	019a      	lsls	r2, r3, #6
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	041b      	lsls	r3, r3, #16
 800a018:	431a      	orrs	r2, r3
 800a01a:	693b      	ldr	r3, [r7, #16]
 800a01c:	061b      	lsls	r3, r3, #24
 800a01e:	431a      	orrs	r2, r3
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	69db      	ldr	r3, [r3, #28]
 800a024:	071b      	lsls	r3, r3, #28
 800a026:	4917      	ldr	r1, [pc, #92]	; (800a084 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800a028:	4313      	orrs	r3, r2
 800a02a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800a02e:	4b15      	ldr	r3, [pc, #84]	; (800a084 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800a030:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a034:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a03c:	4911      	ldr	r1, [pc, #68]	; (800a084 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800a03e:	4313      	orrs	r3, r2
 800a040:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800a044:	4b0f      	ldr	r3, [pc, #60]	; (800a084 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	4a0e      	ldr	r2, [pc, #56]	; (800a084 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800a04a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a04e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a050:	f7fa ff38 	bl	8004ec4 <HAL_GetTick>
 800a054:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800a056:	e008      	b.n	800a06a <HAL_RCCEx_PeriphCLKConfig+0x7be>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800a058:	f7fa ff34 	bl	8004ec4 <HAL_GetTick>
 800a05c:	4602      	mov	r2, r0
 800a05e:	697b      	ldr	r3, [r7, #20]
 800a060:	1ad3      	subs	r3, r2, r3
 800a062:	2b64      	cmp	r3, #100	; 0x64
 800a064:	d901      	bls.n	800a06a <HAL_RCCEx_PeriphCLKConfig+0x7be>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a066:	2303      	movs	r3, #3
 800a068:	e007      	b.n	800a07a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800a06a:	4b06      	ldr	r3, [pc, #24]	; (800a084 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a072:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a076:	d1ef      	bne.n	800a058 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
      }
    }
  }
  return HAL_OK;
 800a078:	2300      	movs	r3, #0
}
 800a07a:	4618      	mov	r0, r3
 800a07c:	3720      	adds	r7, #32
 800a07e:	46bd      	mov	sp, r7
 800a080:	bd80      	pop	{r7, pc}
 800a082:	bf00      	nop
 800a084:	40023800 	.word	0x40023800

0800a088 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 800a088:	b580      	push	{r7, lr}
 800a08a:	b082      	sub	sp, #8
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	2b00      	cmp	r3, #0
 800a094:	d101      	bne.n	800a09a <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 800a096:	2301      	movs	r3, #1
 800a098:	e01c      	b.n	800a0d4 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	795b      	ldrb	r3, [r3, #5]
 800a09e:	b2db      	uxtb	r3, r3
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d105      	bne.n	800a0b0 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 800a0aa:	6878      	ldr	r0, [r7, #4]
 800a0ac:	f7fa fa9c 	bl	80045e8 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	2202      	movs	r2, #2
 800a0b4:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	681a      	ldr	r2, [r3, #0]
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	f042 0204 	orr.w	r2, r2, #4
 800a0c4:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	2201      	movs	r2, #1
 800a0ca:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	2200      	movs	r2, #0
 800a0d0:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 800a0d2:	2300      	movs	r3, #0
}
 800a0d4:	4618      	mov	r0, r3
 800a0d6:	3708      	adds	r7, #8
 800a0d8:	46bd      	mov	sp, r7
 800a0da:	bd80      	pop	{r7, pc}

0800a0dc <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800a0dc:	b580      	push	{r7, lr}
 800a0de:	b082      	sub	sp, #8
 800a0e0:	af00      	add	r7, sp, #0
 800a0e2:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d101      	bne.n	800a0ee <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800a0ea:	2301      	movs	r3, #1
 800a0ec:	e06b      	b.n	800a1c6 <HAL_RTC_Init+0xea>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	7f5b      	ldrb	r3, [r3, #29]
 800a0f2:	b2db      	uxtb	r3, r3
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d105      	bne.n	800a104 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800a0fe:	6878      	ldr	r0, [r7, #4]
 800a100:	f7fa fa92 	bl	8004628 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	2202      	movs	r2, #2
 800a108:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	22ca      	movs	r2, #202	; 0xca
 800a110:	625a      	str	r2, [r3, #36]	; 0x24
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	2253      	movs	r2, #83	; 0x53
 800a118:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800a11a:	6878      	ldr	r0, [r7, #4]
 800a11c:	f000 fb00 	bl	800a720 <RTC_EnterInitMode>
 800a120:	4603      	mov	r3, r0
 800a122:	2b00      	cmp	r3, #0
 800a124:	d008      	beq.n	800a138 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	22ff      	movs	r2, #255	; 0xff
 800a12c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	2204      	movs	r2, #4
 800a132:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800a134:	2301      	movs	r3, #1
 800a136:	e046      	b.n	800a1c6 <HAL_RTC_Init+0xea>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	6899      	ldr	r1, [r3, #8]
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	681a      	ldr	r2, [r3, #0]
 800a142:	4b23      	ldr	r3, [pc, #140]	; (800a1d0 <HAL_RTC_Init+0xf4>)
 800a144:	400b      	ands	r3, r1
 800a146:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	6899      	ldr	r1, [r3, #8]
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	685a      	ldr	r2, [r3, #4]
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	691b      	ldr	r3, [r3, #16]
 800a156:	431a      	orrs	r2, r3
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	695b      	ldr	r3, [r3, #20]
 800a15c:	431a      	orrs	r2, r3
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	430a      	orrs	r2, r1
 800a164:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	687a      	ldr	r2, [r7, #4]
 800a16c:	68d2      	ldr	r2, [r2, #12]
 800a16e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16);
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	6919      	ldr	r1, [r3, #16]
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	689b      	ldr	r3, [r3, #8]
 800a17a:	041a      	lsls	r2, r3, #16
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	430a      	orrs	r2, r1
 800a182:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	68da      	ldr	r2, [r3, #12]
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a192:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~RTC_OR_ALARMTYPE;
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	f022 0208 	bic.w	r2, r2, #8
 800a1a2:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	699a      	ldr	r2, [r3, #24]
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	430a      	orrs	r2, r1
 800a1b4:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	22ff      	movs	r2, #255	; 0xff
 800a1bc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	2201      	movs	r2, #1
 800a1c2:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800a1c4:	2300      	movs	r3, #0
  }
}
 800a1c6:	4618      	mov	r0, r3
 800a1c8:	3708      	adds	r7, #8
 800a1ca:	46bd      	mov	sp, r7
 800a1cc:	bd80      	pop	{r7, pc}
 800a1ce:	bf00      	nop
 800a1d0:	ff8fffbf 	.word	0xff8fffbf

0800a1d4 <HAL_RTC_SetTime>:
  *            @arg FORMAT_BIN: Binary data format
  *            @arg FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800a1d4:	b590      	push	{r4, r7, lr}
 800a1d6:	b087      	sub	sp, #28
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	60f8      	str	r0, [r7, #12]
 800a1dc:	60b9      	str	r1, [r7, #8]
 800a1de:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 800a1e0:	2300      	movs	r3, #0
 800a1e2:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	7f1b      	ldrb	r3, [r3, #28]
 800a1e8:	2b01      	cmp	r3, #1
 800a1ea:	d101      	bne.n	800a1f0 <HAL_RTC_SetTime+0x1c>
 800a1ec:	2302      	movs	r3, #2
 800a1ee:	e0a8      	b.n	800a342 <HAL_RTC_SetTime+0x16e>
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	2201      	movs	r2, #1
 800a1f4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	2202      	movs	r2, #2
 800a1fa:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d126      	bne.n	800a250 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	689b      	ldr	r3, [r3, #8]
 800a208:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d102      	bne.n	800a216 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 800a210:	68bb      	ldr	r3, [r7, #8]
 800a212:	2200      	movs	r2, #0
 800a214:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 800a216:	68bb      	ldr	r3, [r7, #8]
 800a218:	781b      	ldrb	r3, [r3, #0]
 800a21a:	4618      	mov	r0, r3
 800a21c:	f000 faac 	bl	800a778 <RTC_ByteToBcd2>
 800a220:	4603      	mov	r3, r0
 800a222:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 800a224:	68bb      	ldr	r3, [r7, #8]
 800a226:	785b      	ldrb	r3, [r3, #1]
 800a228:	4618      	mov	r0, r3
 800a22a:	f000 faa5 	bl	800a778 <RTC_ByteToBcd2>
 800a22e:	4603      	mov	r3, r0
 800a230:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 800a232:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800a234:	68bb      	ldr	r3, [r7, #8]
 800a236:	789b      	ldrb	r3, [r3, #2]
 800a238:	4618      	mov	r0, r3
 800a23a:	f000 fa9d 	bl	800a778 <RTC_ByteToBcd2>
 800a23e:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 800a240:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16));
 800a244:	68bb      	ldr	r3, [r7, #8]
 800a246:	7b1b      	ldrb	r3, [r3, #12]
 800a248:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 800a24a:	4313      	orrs	r3, r2
 800a24c:	617b      	str	r3, [r7, #20]
 800a24e:	e018      	b.n	800a282 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	689b      	ldr	r3, [r3, #8]
 800a256:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d102      	bne.n	800a264 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 800a25e:	68bb      	ldr	r3, [r7, #8]
 800a260:	2200      	movs	r2, #0
 800a262:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 800a264:	68bb      	ldr	r3, [r7, #8]
 800a266:	781b      	ldrb	r3, [r3, #0]
 800a268:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8) | \
 800a26a:	68bb      	ldr	r3, [r7, #8]
 800a26c:	785b      	ldrb	r3, [r3, #1]
 800a26e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 800a270:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800a272:	68ba      	ldr	r2, [r7, #8]
 800a274:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8) | \
 800a276:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16));
 800a278:	68bb      	ldr	r3, [r7, #8]
 800a27a:	7b1b      	ldrb	r3, [r3, #12]
 800a27c:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 800a27e:	4313      	orrs	r3, r2
 800a280:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	22ca      	movs	r2, #202	; 0xca
 800a288:	625a      	str	r2, [r3, #36]	; 0x24
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	2253      	movs	r2, #83	; 0x53
 800a290:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800a292:	68f8      	ldr	r0, [r7, #12]
 800a294:	f000 fa44 	bl	800a720 <RTC_EnterInitMode>
 800a298:	4603      	mov	r3, r0
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d00b      	beq.n	800a2b6 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	22ff      	movs	r2, #255	; 0xff
 800a2a4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	2204      	movs	r2, #4
 800a2aa:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	2200      	movs	r2, #0
 800a2b0:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800a2b2:	2301      	movs	r3, #1
 800a2b4:	e045      	b.n	800a342 <HAL_RTC_SetTime+0x16e>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	681a      	ldr	r2, [r3, #0]
 800a2ba:	6979      	ldr	r1, [r7, #20]
 800a2bc:	4b23      	ldr	r3, [pc, #140]	; (800a34c <HAL_RTC_SetTime+0x178>)
 800a2be:	400b      	ands	r3, r1
 800a2c0:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	689a      	ldr	r2, [r3, #8]
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a2d0:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	6899      	ldr	r1, [r3, #8]
 800a2d8:	68bb      	ldr	r3, [r7, #8]
 800a2da:	691a      	ldr	r2, [r3, #16]
 800a2dc:	68bb      	ldr	r3, [r7, #8]
 800a2de:	695b      	ldr	r3, [r3, #20]
 800a2e0:	431a      	orrs	r2, r3
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	430a      	orrs	r2, r1
 800a2e8:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	68da      	ldr	r2, [r3, #12]
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a2f8:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	689b      	ldr	r3, [r3, #8]
 800a300:	f003 0320 	and.w	r3, r3, #32
 800a304:	2b00      	cmp	r3, #0
 800a306:	d111      	bne.n	800a32c <HAL_RTC_SetTime+0x158>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a308:	68f8      	ldr	r0, [r7, #12]
 800a30a:	f000 f9e1 	bl	800a6d0 <HAL_RTC_WaitForSynchro>
 800a30e:	4603      	mov	r3, r0
 800a310:	2b00      	cmp	r3, #0
 800a312:	d00b      	beq.n	800a32c <HAL_RTC_SetTime+0x158>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	22ff      	movs	r2, #255	; 0xff
 800a31a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	2204      	movs	r2, #4
 800a320:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	2200      	movs	r2, #0
 800a326:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800a328:	2301      	movs	r3, #1
 800a32a:	e00a      	b.n	800a342 <HAL_RTC_SetTime+0x16e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	22ff      	movs	r2, #255	; 0xff
 800a332:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	2201      	movs	r2, #1
 800a338:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	2200      	movs	r2, #0
 800a33e:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800a340:	2300      	movs	r3, #0
  }
}
 800a342:	4618      	mov	r0, r3
 800a344:	371c      	adds	r7, #28
 800a346:	46bd      	mov	sp, r7
 800a348:	bd90      	pop	{r4, r7, pc}
 800a34a:	bf00      	nop
 800a34c:	007f7f7f 	.word	0x007f7f7f

0800a350 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800a350:	b590      	push	{r4, r7, lr}
 800a352:	b087      	sub	sp, #28
 800a354:	af00      	add	r7, sp, #0
 800a356:	60f8      	str	r0, [r7, #12]
 800a358:	60b9      	str	r1, [r7, #8]
 800a35a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0;
 800a35c:	2300      	movs	r3, #0
 800a35e:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	7f1b      	ldrb	r3, [r3, #28]
 800a364:	2b01      	cmp	r3, #1
 800a366:	d101      	bne.n	800a36c <HAL_RTC_SetDate+0x1c>
 800a368:	2302      	movs	r3, #2
 800a36a:	e092      	b.n	800a492 <HAL_RTC_SetDate+0x142>
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	2201      	movs	r2, #1
 800a370:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	2202      	movs	r2, #2
 800a376:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d10e      	bne.n	800a39c <HAL_RTC_SetDate+0x4c>
 800a37e:	68bb      	ldr	r3, [r7, #8]
 800a380:	785b      	ldrb	r3, [r3, #1]
 800a382:	f003 0310 	and.w	r3, r3, #16
 800a386:	2b00      	cmp	r3, #0
 800a388:	d008      	beq.n	800a39c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800a38a:	68bb      	ldr	r3, [r7, #8]
 800a38c:	785b      	ldrb	r3, [r3, #1]
 800a38e:	f023 0310 	bic.w	r3, r3, #16
 800a392:	b2db      	uxtb	r3, r3
 800a394:	330a      	adds	r3, #10
 800a396:	b2da      	uxtb	r2, r3
 800a398:	68bb      	ldr	r3, [r7, #8]
 800a39a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d11c      	bne.n	800a3dc <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 800a3a2:	68bb      	ldr	r3, [r7, #8]
 800a3a4:	78db      	ldrb	r3, [r3, #3]
 800a3a6:	4618      	mov	r0, r3
 800a3a8:	f000 f9e6 	bl	800a778 <RTC_ByteToBcd2>
 800a3ac:	4603      	mov	r3, r0
 800a3ae:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 800a3b0:	68bb      	ldr	r3, [r7, #8]
 800a3b2:	785b      	ldrb	r3, [r3, #1]
 800a3b4:	4618      	mov	r0, r3
 800a3b6:	f000 f9df 	bl	800a778 <RTC_ByteToBcd2>
 800a3ba:	4603      	mov	r3, r0
 800a3bc:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 800a3be:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800a3c0:	68bb      	ldr	r3, [r7, #8]
 800a3c2:	789b      	ldrb	r3, [r3, #2]
 800a3c4:	4618      	mov	r0, r3
 800a3c6:	f000 f9d7 	bl	800a778 <RTC_ByteToBcd2>
 800a3ca:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 800a3cc:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13));
 800a3d0:	68bb      	ldr	r3, [r7, #8]
 800a3d2:	781b      	ldrb	r3, [r3, #0]
 800a3d4:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 800a3d6:	4313      	orrs	r3, r2
 800a3d8:	617b      	str	r3, [r7, #20]
 800a3da:	e00e      	b.n	800a3fa <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 800a3dc:	68bb      	ldr	r3, [r7, #8]
 800a3de:	78db      	ldrb	r3, [r3, #3]
 800a3e0:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8) | \
 800a3e2:	68bb      	ldr	r3, [r7, #8]
 800a3e4:	785b      	ldrb	r3, [r3, #1]
 800a3e6:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 800a3e8:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800a3ea:	68ba      	ldr	r2, [r7, #8]
 800a3ec:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8) | \
 800a3ee:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13));
 800a3f0:	68bb      	ldr	r3, [r7, #8]
 800a3f2:	781b      	ldrb	r3, [r3, #0]
 800a3f4:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 800a3f6:	4313      	orrs	r3, r2
 800a3f8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	22ca      	movs	r2, #202	; 0xca
 800a400:	625a      	str	r2, [r3, #36]	; 0x24
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	2253      	movs	r2, #83	; 0x53
 800a408:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800a40a:	68f8      	ldr	r0, [r7, #12]
 800a40c:	f000 f988 	bl	800a720 <RTC_EnterInitMode>
 800a410:	4603      	mov	r3, r0
 800a412:	2b00      	cmp	r3, #0
 800a414:	d00b      	beq.n	800a42e <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	22ff      	movs	r2, #255	; 0xff
 800a41c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	2204      	movs	r2, #4
 800a422:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	2200      	movs	r2, #0
 800a428:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800a42a:	2301      	movs	r3, #1
 800a42c:	e031      	b.n	800a492 <HAL_RTC_SetDate+0x142>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	681a      	ldr	r2, [r3, #0]
 800a432:	6979      	ldr	r1, [r7, #20]
 800a434:	4b19      	ldr	r3, [pc, #100]	; (800a49c <HAL_RTC_SetDate+0x14c>)
 800a436:	400b      	ands	r3, r1
 800a438:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	68da      	ldr	r2, [r3, #12]
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a448:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	689b      	ldr	r3, [r3, #8]
 800a450:	f003 0320 	and.w	r3, r3, #32
 800a454:	2b00      	cmp	r3, #0
 800a456:	d111      	bne.n	800a47c <HAL_RTC_SetDate+0x12c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a458:	68f8      	ldr	r0, [r7, #12]
 800a45a:	f000 f939 	bl	800a6d0 <HAL_RTC_WaitForSynchro>
 800a45e:	4603      	mov	r3, r0
 800a460:	2b00      	cmp	r3, #0
 800a462:	d00b      	beq.n	800a47c <HAL_RTC_SetDate+0x12c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	22ff      	movs	r2, #255	; 0xff
 800a46a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	2204      	movs	r2, #4
 800a470:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	2200      	movs	r2, #0
 800a476:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800a478:	2301      	movs	r3, #1
 800a47a:	e00a      	b.n	800a492 <HAL_RTC_SetDate+0x142>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	22ff      	movs	r2, #255	; 0xff
 800a482:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	2201      	movs	r2, #1
 800a488:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	2200      	movs	r2, #0
 800a48e:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800a490:	2300      	movs	r3, #0
  }
}
 800a492:	4618      	mov	r0, r3
 800a494:	371c      	adds	r7, #28
 800a496:	46bd      	mov	sp, r7
 800a498:	bd90      	pop	{r4, r7, pc}
 800a49a:	bf00      	nop
 800a49c:	00ffff3f 	.word	0x00ffff3f

0800a4a0 <HAL_RTC_SetAlarm>:
  *             @arg FORMAT_BIN: Binary data format
  *             @arg FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800a4a0:	b590      	push	{r4, r7, lr}
 800a4a2:	b089      	sub	sp, #36	; 0x24
 800a4a4:	af00      	add	r7, sp, #0
 800a4a6:	60f8      	str	r0, [r7, #12]
 800a4a8:	60b9      	str	r1, [r7, #8]
 800a4aa:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0;
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0, subsecondtmpreg = 0;
 800a4b0:	2300      	movs	r3, #0
 800a4b2:	61fb      	str	r3, [r7, #28]
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	7f1b      	ldrb	r3, [r3, #28]
 800a4bc:	2b01      	cmp	r3, #1
 800a4be:	d101      	bne.n	800a4c4 <HAL_RTC_SetAlarm+0x24>
 800a4c0:	2302      	movs	r3, #2
 800a4c2:	e101      	b.n	800a6c8 <HAL_RTC_SetAlarm+0x228>
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	2201      	movs	r2, #1
 800a4c8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	2202      	movs	r2, #2
 800a4ce:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d137      	bne.n	800a546 <HAL_RTC_SetAlarm+0xa6>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	689b      	ldr	r3, [r3, #8]
 800a4dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d102      	bne.n	800a4ea <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00;
 800a4e4:	68bb      	ldr	r3, [r7, #8]
 800a4e6:	2200      	movs	r2, #0
 800a4e8:	731a      	strb	r2, [r3, #12]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 800a4ea:	68bb      	ldr	r3, [r7, #8]
 800a4ec:	781b      	ldrb	r3, [r3, #0]
 800a4ee:	4618      	mov	r0, r3
 800a4f0:	f000 f942 	bl	800a778 <RTC_ByteToBcd2>
 800a4f4:	4603      	mov	r3, r0
 800a4f6:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 800a4f8:	68bb      	ldr	r3, [r7, #8]
 800a4fa:	785b      	ldrb	r3, [r3, #1]
 800a4fc:	4618      	mov	r0, r3
 800a4fe:	f000 f93b 	bl	800a778 <RTC_ByteToBcd2>
 800a502:	4603      	mov	r3, r0
 800a504:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 800a506:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800a508:	68bb      	ldr	r3, [r7, #8]
 800a50a:	789b      	ldrb	r3, [r3, #2]
 800a50c:	4618      	mov	r0, r3
 800a50e:	f000 f933 	bl	800a778 <RTC_ByteToBcd2>
 800a512:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 800a514:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 800a518:	68bb      	ldr	r3, [r7, #8]
 800a51a:	7b1b      	ldrb	r3, [r3, #12]
 800a51c:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800a51e:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 800a522:	68bb      	ldr	r3, [r7, #8]
 800a524:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a528:	4618      	mov	r0, r3
 800a52a:	f000 f925 	bl	800a778 <RTC_ByteToBcd2>
 800a52e:	4603      	mov	r3, r0
 800a530:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 800a532:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800a536:	68bb      	ldr	r3, [r7, #8]
 800a538:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 800a53a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800a53c:	68bb      	ldr	r3, [r7, #8]
 800a53e:	699b      	ldr	r3, [r3, #24]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 800a540:	4313      	orrs	r3, r2
 800a542:	61fb      	str	r3, [r7, #28]
 800a544:	e023      	b.n	800a58e <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	689b      	ldr	r3, [r3, #8]
 800a54c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a550:	2b00      	cmp	r3, #0
 800a552:	d102      	bne.n	800a55a <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00;
 800a554:	68bb      	ldr	r3, [r7, #8]
 800a556:	2200      	movs	r2, #0
 800a558:	731a      	strb	r2, [r3, #12]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 800a55a:	68bb      	ldr	r3, [r7, #8]
 800a55c:	781b      	ldrb	r3, [r3, #0]
 800a55e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 800a560:	68bb      	ldr	r3, [r7, #8]
 800a562:	785b      	ldrb	r3, [r3, #1]
 800a564:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 800a566:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800a568:	68ba      	ldr	r2, [r7, #8]
 800a56a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 800a56c:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 800a56e:	68bb      	ldr	r3, [r7, #8]
 800a570:	7b1b      	ldrb	r3, [r3, #12]
 800a572:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800a574:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 800a576:	68bb      	ldr	r3, [r7, #8]
 800a578:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a57c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 800a57e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800a580:	68bb      	ldr	r3, [r7, #8]
 800a582:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 800a584:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800a586:	68bb      	ldr	r3, [r7, #8]
 800a588:	699b      	ldr	r3, [r3, #24]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 800a58a:	4313      	orrs	r3, r2
 800a58c:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 800a58e:	68bb      	ldr	r3, [r7, #8]
 800a590:	685a      	ldr	r2, [r3, #4]
 800a592:	68bb      	ldr	r3, [r7, #8]
 800a594:	69db      	ldr	r3, [r3, #28]
 800a596:	4313      	orrs	r3, r2
 800a598:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	22ca      	movs	r2, #202	; 0xca
 800a5a0:	625a      	str	r2, [r3, #36]	; 0x24
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	2253      	movs	r2, #83	; 0x53
 800a5a8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 800a5aa:	68bb      	ldr	r3, [r7, #8]
 800a5ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a5b2:	d13f      	bne.n	800a634 <HAL_RTC_SetAlarm+0x194>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	689a      	ldr	r2, [r3, #8]
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a5c2:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	689a      	ldr	r2, [r3, #8]
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800a5d2:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a5d4:	f7fa fc76 	bl	8004ec4 <HAL_GetTick>
 800a5d8:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 800a5da:	e013      	b.n	800a604 <HAL_RTC_SetAlarm+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800a5dc:	f7fa fc72 	bl	8004ec4 <HAL_GetTick>
 800a5e0:	4602      	mov	r2, r0
 800a5e2:	69bb      	ldr	r3, [r7, #24]
 800a5e4:	1ad3      	subs	r3, r2, r3
 800a5e6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a5ea:	d90b      	bls.n	800a604 <HAL_RTC_SetAlarm+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	22ff      	movs	r2, #255	; 0xff
 800a5f2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	2203      	movs	r2, #3
 800a5f8:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	2200      	movs	r2, #0
 800a5fe:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800a600:	2303      	movs	r3, #3
 800a602:	e061      	b.n	800a6c8 <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	68db      	ldr	r3, [r3, #12]
 800a60a:	f003 0301 	and.w	r3, r3, #1
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d0e4      	beq.n	800a5dc <HAL_RTC_SetAlarm+0x13c>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	69fa      	ldr	r2, [r7, #28]
 800a618:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	697a      	ldr	r2, [r7, #20]
 800a620:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	689a      	ldr	r2, [r3, #8]
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a630:	609a      	str	r2, [r3, #8]
 800a632:	e03e      	b.n	800a6b2 <HAL_RTC_SetAlarm+0x212>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	689a      	ldr	r2, [r3, #8]
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800a642:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	689a      	ldr	r2, [r3, #8]
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a652:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a654:	f7fa fc36 	bl	8004ec4 <HAL_GetTick>
 800a658:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 800a65a:	e013      	b.n	800a684 <HAL_RTC_SetAlarm+0x1e4>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800a65c:	f7fa fc32 	bl	8004ec4 <HAL_GetTick>
 800a660:	4602      	mov	r2, r0
 800a662:	69bb      	ldr	r3, [r7, #24]
 800a664:	1ad3      	subs	r3, r2, r3
 800a666:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a66a:	d90b      	bls.n	800a684 <HAL_RTC_SetAlarm+0x1e4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	22ff      	movs	r2, #255	; 0xff
 800a672:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	2203      	movs	r2, #3
 800a678:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	2200      	movs	r2, #0
 800a67e:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800a680:	2303      	movs	r3, #3
 800a682:	e021      	b.n	800a6c8 <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	68db      	ldr	r3, [r3, #12]
 800a68a:	f003 0302 	and.w	r3, r3, #2
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d0e4      	beq.n	800a65c <HAL_RTC_SetAlarm+0x1bc>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	69fa      	ldr	r2, [r7, #28]
 800a698:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	697a      	ldr	r2, [r7, #20]
 800a6a0:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	689a      	ldr	r2, [r3, #8]
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a6b0:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	22ff      	movs	r2, #255	; 0xff
 800a6b8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	2201      	movs	r2, #1
 800a6be:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	2200      	movs	r2, #0
 800a6c4:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800a6c6:	2300      	movs	r3, #0
}
 800a6c8:	4618      	mov	r0, r3
 800a6ca:	3724      	adds	r7, #36	; 0x24
 800a6cc:	46bd      	mov	sp, r7
 800a6ce:	bd90      	pop	{r4, r7, pc}

0800a6d0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800a6d0:	b580      	push	{r7, lr}
 800a6d2:	b084      	sub	sp, #16
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800a6d8:	2300      	movs	r3, #0
 800a6da:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	68da      	ldr	r2, [r3, #12]
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a6ea:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a6ec:	f7fa fbea 	bl	8004ec4 <HAL_GetTick>
 800a6f0:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800a6f2:	e009      	b.n	800a708 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800a6f4:	f7fa fbe6 	bl	8004ec4 <HAL_GetTick>
 800a6f8:	4602      	mov	r2, r0
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	1ad3      	subs	r3, r2, r3
 800a6fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a702:	d901      	bls.n	800a708 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800a704:	2303      	movs	r3, #3
 800a706:	e007      	b.n	800a718 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	68db      	ldr	r3, [r3, #12]
 800a70e:	f003 0320 	and.w	r3, r3, #32
 800a712:	2b00      	cmp	r3, #0
 800a714:	d0ee      	beq.n	800a6f4 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800a716:	2300      	movs	r3, #0
}
 800a718:	4618      	mov	r0, r3
 800a71a:	3710      	adds	r7, #16
 800a71c:	46bd      	mov	sp, r7
 800a71e:	bd80      	pop	{r7, pc}

0800a720 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800a720:	b580      	push	{r7, lr}
 800a722:	b084      	sub	sp, #16
 800a724:	af00      	add	r7, sp, #0
 800a726:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800a728:	2300      	movs	r3, #0
 800a72a:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	68db      	ldr	r3, [r3, #12]
 800a732:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a736:	2b00      	cmp	r3, #0
 800a738:	d119      	bne.n	800a76e <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	f04f 32ff 	mov.w	r2, #4294967295
 800a742:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a744:	f7fa fbbe 	bl	8004ec4 <HAL_GetTick>
 800a748:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800a74a:	e009      	b.n	800a760 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800a74c:	f7fa fbba 	bl	8004ec4 <HAL_GetTick>
 800a750:	4602      	mov	r2, r0
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	1ad3      	subs	r3, r2, r3
 800a756:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a75a:	d901      	bls.n	800a760 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800a75c:	2303      	movs	r3, #3
 800a75e:	e007      	b.n	800a770 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	68db      	ldr	r3, [r3, #12]
 800a766:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d0ee      	beq.n	800a74c <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800a76e:	2300      	movs	r3, #0
}
 800a770:	4618      	mov	r0, r3
 800a772:	3710      	adds	r7, #16
 800a774:	46bd      	mov	sp, r7
 800a776:	bd80      	pop	{r7, pc}

0800a778 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800a778:	b480      	push	{r7}
 800a77a:	b085      	sub	sp, #20
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	4603      	mov	r3, r0
 800a780:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0;
 800a782:	2300      	movs	r3, #0
 800a784:	60fb      	str	r3, [r7, #12]

  while(Value >= 10)
 800a786:	e005      	b.n	800a794 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	3301      	adds	r3, #1
 800a78c:	60fb      	str	r3, [r7, #12]
    Value -= 10;
 800a78e:	79fb      	ldrb	r3, [r7, #7]
 800a790:	3b0a      	subs	r3, #10
 800a792:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10)
 800a794:	79fb      	ldrb	r3, [r7, #7]
 800a796:	2b09      	cmp	r3, #9
 800a798:	d8f6      	bhi.n	800a788 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4) | Value);
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	b2db      	uxtb	r3, r3
 800a79e:	011b      	lsls	r3, r3, #4
 800a7a0:	b2da      	uxtb	r2, r3
 800a7a2:	79fb      	ldrb	r3, [r7, #7]
 800a7a4:	4313      	orrs	r3, r2
 800a7a6:	b2db      	uxtb	r3, r3
}
 800a7a8:	4618      	mov	r0, r3
 800a7aa:	3714      	adds	r7, #20
 800a7ac:	46bd      	mov	sp, r7
 800a7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b2:	4770      	bx	lr

0800a7b4 <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_PI8: PI8 is selected as RTC TimeStamp Pin.
  *             @arg RTC_TIMESTAMPPIN_PC1: PC1 is selected as RTC TimeStamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 800a7b4:	b480      	push	{r7}
 800a7b6:	b087      	sub	sp, #28
 800a7b8:	af00      	add	r7, sp, #0
 800a7ba:	60f8      	str	r0, [r7, #12]
 800a7bc:	60b9      	str	r1, [r7, #8]
 800a7be:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 800a7c0:	2300      	movs	r3, #0
 800a7c2:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	7f1b      	ldrb	r3, [r3, #28]
 800a7c8:	2b01      	cmp	r3, #1
 800a7ca:	d101      	bne.n	800a7d0 <HAL_RTCEx_SetTimeStamp+0x1c>
 800a7cc:	2302      	movs	r3, #2
 800a7ce:	e03e      	b.n	800a84e <HAL_RTCEx_SetTimeStamp+0x9a>
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	2201      	movs	r2, #1
 800a7d4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	2202      	movs	r2, #2
 800a7da:	775a      	strb	r2, [r3, #29]

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	689a      	ldr	r2, [r3, #8]
 800a7e2:	4b1e      	ldr	r3, [pc, #120]	; (800a85c <HAL_RTCEx_SetTimeStamp+0xa8>)
 800a7e4:	4013      	ands	r3, r2
 800a7e6:	617b      	str	r3, [r7, #20]

  tmpreg|= TimeStampEdge;
 800a7e8:	697a      	ldr	r2, [r7, #20]
 800a7ea:	68bb      	ldr	r3, [r7, #8]
 800a7ec:	4313      	orrs	r3, r2
 800a7ee:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	22ca      	movs	r2, #202	; 0xca
 800a7f6:	625a      	str	r2, [r3, #36]	; 0x24
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	2253      	movs	r2, #83	; 0x53
 800a7fe:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	f022 0206 	bic.w	r2, r2, #6
 800a80e:	64da      	str	r2, [r3, #76]	; 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	687a      	ldr	r2, [r7, #4]
 800a81c:	430a      	orrs	r2, r1
 800a81e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure the Time Stamp TSEDGE and Enable bits */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	697a      	ldr	r2, [r7, #20]
 800a826:	609a      	str	r2, [r3, #8]

  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	689a      	ldr	r2, [r3, #8]
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a836:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	22ff      	movs	r2, #255	; 0xff
 800a83e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	2201      	movs	r2, #1
 800a844:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	2200      	movs	r2, #0
 800a84a:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800a84c:	2300      	movs	r3, #0
}
 800a84e:	4618      	mov	r0, r3
 800a850:	371c      	adds	r7, #28
 800a852:	46bd      	mov	sp, r7
 800a854:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a858:	4770      	bx	lr
 800a85a:	bf00      	nop
 800a85c:	fffff7f7 	.word	0xfffff7f7

0800a860 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 800a860:	b580      	push	{r7, lr}
 800a862:	b082      	sub	sp, #8
 800a864:	af00      	add	r7, sp, #0
 800a866:	6078      	str	r0, [r7, #4]
 800a868:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d101      	bne.n	800a874 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800a870:	2301      	movs	r3, #1
 800a872:	e025      	b.n	800a8c0 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800a87a:	b2db      	uxtb	r3, r3
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d106      	bne.n	800a88e <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	2200      	movs	r2, #0
 800a884:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800a888:	6878      	ldr	r0, [r7, #4]
 800a88a:	f7fa f97b 	bl	8004b84 <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	2202      	movs	r2, #2
 800a892:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681a      	ldr	r2, [r3, #0]
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	3304      	adds	r3, #4
 800a89e:	4619      	mov	r1, r3
 800a8a0:	4610      	mov	r0, r2
 800a8a2:	f001 fe61 	bl	800c568 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	6818      	ldr	r0, [r3, #0]
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	685b      	ldr	r3, [r3, #4]
 800a8ae:	461a      	mov	r2, r3
 800a8b0:	6839      	ldr	r1, [r7, #0]
 800a8b2:	f001 fecb 	bl	800c64c <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	2201      	movs	r2, #1
 800a8ba:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 800a8be:	2300      	movs	r3, #0
}
 800a8c0:	4618      	mov	r0, r3
 800a8c2:	3708      	adds	r7, #8
 800a8c4:	46bd      	mov	sp, r7
 800a8c6:	bd80      	pop	{r7, pc}

0800a8c8 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800a8c8:	b580      	push	{r7, lr}
 800a8ca:	b084      	sub	sp, #16
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	60f8      	str	r0, [r7, #12]
 800a8d0:	60b9      	str	r1, [r7, #8]
 800a8d2:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800a8da:	b2db      	uxtb	r3, r3
 800a8dc:	2b02      	cmp	r3, #2
 800a8de:	d101      	bne.n	800a8e4 <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 800a8e0:	2302      	movs	r3, #2
 800a8e2:	e018      	b.n	800a916 <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	2202      	movs	r2, #2
 800a8e8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	687a      	ldr	r2, [r7, #4]
 800a8f2:	68b9      	ldr	r1, [r7, #8]
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	f001 ff29 	bl	800c74c <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800a8fa:	68bb      	ldr	r3, [r7, #8]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	2b02      	cmp	r3, #2
 800a900:	d104      	bne.n	800a90c <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	2205      	movs	r2, #5
 800a906:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 800a90a:	e003      	b.n	800a914 <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	2201      	movs	r2, #1
 800a910:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 800a914:	2300      	movs	r3, #0
}
 800a916:	4618      	mov	r0, r3
 800a918:	3710      	adds	r7, #16
 800a91a:	46bd      	mov	sp, r7
 800a91c:	bd80      	pop	{r7, pc}

0800a91e <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800a91e:	b580      	push	{r7, lr}
 800a920:	b082      	sub	sp, #8
 800a922:	af00      	add	r7, sp, #0
 800a924:	6078      	str	r0, [r7, #4]
 800a926:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800a92e:	b2db      	uxtb	r3, r3
 800a930:	2b02      	cmp	r3, #2
 800a932:	d101      	bne.n	800a938 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 800a934:	2302      	movs	r3, #2
 800a936:	e00e      	b.n	800a956 <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	2202      	movs	r2, #2
 800a93c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	6839      	ldr	r1, [r7, #0]
 800a946:	4618      	mov	r0, r3
 800a948:	f001 ff21 	bl	800c78e <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	2201      	movs	r2, #1
 800a950:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 800a954:	2300      	movs	r3, #0
}
 800a956:	4618      	mov	r0, r3
 800a958:	3708      	adds	r7, #8
 800a95a:	46bd      	mov	sp, r7
 800a95c:	bd80      	pop	{r7, pc}

0800a95e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a95e:	b580      	push	{r7, lr}
 800a960:	b084      	sub	sp, #16
 800a962:	af00      	add	r7, sp, #0
 800a964:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d101      	bne.n	800a970 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a96c:	2301      	movs	r3, #1
 800a96e:	e084      	b.n	800aa7a <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	2200      	movs	r2, #0
 800a974:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a97c:	b2db      	uxtb	r3, r3
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d106      	bne.n	800a990 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	2200      	movs	r2, #0
 800a986:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a98a:	6878      	ldr	r0, [r7, #4]
 800a98c:	f7f9 fe66 	bl	800465c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	2202      	movs	r2, #2
 800a994:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	681a      	ldr	r2, [r3, #0]
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a9a6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	68db      	ldr	r3, [r3, #12]
 800a9ac:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a9b0:	d902      	bls.n	800a9b8 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a9b2:	2300      	movs	r3, #0
 800a9b4:	60fb      	str	r3, [r7, #12]
 800a9b6:	e002      	b.n	800a9be <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800a9b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a9bc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	68db      	ldr	r3, [r3, #12]
 800a9c2:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800a9c6:	d007      	beq.n	800a9d8 <HAL_SPI_Init+0x7a>
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	68db      	ldr	r3, [r3, #12]
 800a9cc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a9d0:	d002      	beq.n	800a9d8 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	2200      	movs	r2, #0
 800a9d6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d10b      	bne.n	800a9f8 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	68db      	ldr	r3, [r3, #12]
 800a9e4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a9e8:	d903      	bls.n	800a9f2 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	2202      	movs	r2, #2
 800a9ee:	631a      	str	r2, [r3, #48]	; 0x30
 800a9f0:	e002      	b.n	800a9f8 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	2201      	movs	r2, #1
 800a9f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	685a      	ldr	r2, [r3, #4]
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	689b      	ldr	r3, [r3, #8]
 800aa00:	431a      	orrs	r2, r3
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	691b      	ldr	r3, [r3, #16]
 800aa06:	431a      	orrs	r2, r3
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	695b      	ldr	r3, [r3, #20]
 800aa0c:	431a      	orrs	r2, r3
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	699b      	ldr	r3, [r3, #24]
 800aa12:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800aa16:	431a      	orrs	r2, r3
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	69db      	ldr	r3, [r3, #28]
 800aa1c:	431a      	orrs	r2, r3
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	6a1b      	ldr	r3, [r3, #32]
 800aa22:	ea42 0103 	orr.w	r1, r2, r3
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	430a      	orrs	r2, r1
 800aa30:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	699b      	ldr	r3, [r3, #24]
 800aa36:	0c1b      	lsrs	r3, r3, #16
 800aa38:	f003 0204 	and.w	r2, r3, #4
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa40:	431a      	orrs	r2, r3
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa46:	431a      	orrs	r2, r3
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	68db      	ldr	r3, [r3, #12]
 800aa4c:	ea42 0103 	orr.w	r1, r2, r3
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	68fa      	ldr	r2, [r7, #12]
 800aa56:	430a      	orrs	r2, r1
 800aa58:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	69da      	ldr	r2, [r3, #28]
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800aa68:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	2200      	movs	r2, #0
 800aa6e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	2201      	movs	r2, #1
 800aa74:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800aa78:	2300      	movs	r3, #0
}
 800aa7a:	4618      	mov	r0, r3
 800aa7c:	3710      	adds	r7, #16
 800aa7e:	46bd      	mov	sp, r7
 800aa80:	bd80      	pop	{r7, pc}

0800aa82 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800aa82:	b580      	push	{r7, lr}
 800aa84:	b082      	sub	sp, #8
 800aa86:	af00      	add	r7, sp, #0
 800aa88:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d101      	bne.n	800aa94 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800aa90:	2301      	movs	r3, #1
 800aa92:	e01d      	b.n	800aad0 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800aa9a:	b2db      	uxtb	r3, r3
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d106      	bne.n	800aaae <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	2200      	movs	r2, #0
 800aaa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800aaa8:	6878      	ldr	r0, [r7, #4]
 800aaaa:	f7f9 fe49 	bl	8004740 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	2202      	movs	r2, #2
 800aab2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	681a      	ldr	r2, [r3, #0]
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	3304      	adds	r3, #4
 800aabe:	4619      	mov	r1, r3
 800aac0:	4610      	mov	r0, r2
 800aac2:	f000 fbc3 	bl	800b24c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	2201      	movs	r2, #1
 800aaca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800aace:	2300      	movs	r3, #0
}
 800aad0:	4618      	mov	r0, r3
 800aad2:	3708      	adds	r7, #8
 800aad4:	46bd      	mov	sp, r7
 800aad6:	bd80      	pop	{r7, pc}

0800aad8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800aad8:	b480      	push	{r7}
 800aada:	b085      	sub	sp, #20
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	68da      	ldr	r2, [r3, #12]
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	f042 0201 	orr.w	r2, r2, #1
 800aaee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	689a      	ldr	r2, [r3, #8]
 800aaf6:	4b0c      	ldr	r3, [pc, #48]	; (800ab28 <HAL_TIM_Base_Start_IT+0x50>)
 800aaf8:	4013      	ands	r3, r2
 800aafa:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	2b06      	cmp	r3, #6
 800ab00:	d00b      	beq.n	800ab1a <HAL_TIM_Base_Start_IT+0x42>
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ab08:	d007      	beq.n	800ab1a <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	681a      	ldr	r2, [r3, #0]
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	f042 0201 	orr.w	r2, r2, #1
 800ab18:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800ab1a:	2300      	movs	r3, #0
}
 800ab1c:	4618      	mov	r0, r3
 800ab1e:	3714      	adds	r7, #20
 800ab20:	46bd      	mov	sp, r7
 800ab22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab26:	4770      	bx	lr
 800ab28:	00010007 	.word	0x00010007

0800ab2c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ab2c:	b580      	push	{r7, lr}
 800ab2e:	b082      	sub	sp, #8
 800ab30:	af00      	add	r7, sp, #0
 800ab32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d101      	bne.n	800ab3e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ab3a:	2301      	movs	r3, #1
 800ab3c:	e01d      	b.n	800ab7a <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ab44:	b2db      	uxtb	r3, r3
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d106      	bne.n	800ab58 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	2200      	movs	r2, #0
 800ab4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ab52:	6878      	ldr	r0, [r7, #4]
 800ab54:	f000 f815 	bl	800ab82 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	2202      	movs	r2, #2
 800ab5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681a      	ldr	r2, [r3, #0]
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	3304      	adds	r3, #4
 800ab68:	4619      	mov	r1, r3
 800ab6a:	4610      	mov	r0, r2
 800ab6c:	f000 fb6e 	bl	800b24c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	2201      	movs	r2, #1
 800ab74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ab78:	2300      	movs	r3, #0
}
 800ab7a:	4618      	mov	r0, r3
 800ab7c:	3708      	adds	r7, #8
 800ab7e:	46bd      	mov	sp, r7
 800ab80:	bd80      	pop	{r7, pc}

0800ab82 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800ab82:	b480      	push	{r7}
 800ab84:	b083      	sub	sp, #12
 800ab86:	af00      	add	r7, sp, #0
 800ab88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800ab8a:	bf00      	nop
 800ab8c:	370c      	adds	r7, #12
 800ab8e:	46bd      	mov	sp, r7
 800ab90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab94:	4770      	bx	lr

0800ab96 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ab96:	b580      	push	{r7, lr}
 800ab98:	b082      	sub	sp, #8
 800ab9a:	af00      	add	r7, sp, #0
 800ab9c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	691b      	ldr	r3, [r3, #16]
 800aba4:	f003 0302 	and.w	r3, r3, #2
 800aba8:	2b02      	cmp	r3, #2
 800abaa:	d122      	bne.n	800abf2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	68db      	ldr	r3, [r3, #12]
 800abb2:	f003 0302 	and.w	r3, r3, #2
 800abb6:	2b02      	cmp	r3, #2
 800abb8:	d11b      	bne.n	800abf2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	f06f 0202 	mvn.w	r2, #2
 800abc2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	2201      	movs	r2, #1
 800abc8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	699b      	ldr	r3, [r3, #24]
 800abd0:	f003 0303 	and.w	r3, r3, #3
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d003      	beq.n	800abe0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800abd8:	6878      	ldr	r0, [r7, #4]
 800abda:	f000 fb19 	bl	800b210 <HAL_TIM_IC_CaptureCallback>
 800abde:	e005      	b.n	800abec <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800abe0:	6878      	ldr	r0, [r7, #4]
 800abe2:	f000 fb0b 	bl	800b1fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800abe6:	6878      	ldr	r0, [r7, #4]
 800abe8:	f000 fb1c 	bl	800b224 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	2200      	movs	r2, #0
 800abf0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	691b      	ldr	r3, [r3, #16]
 800abf8:	f003 0304 	and.w	r3, r3, #4
 800abfc:	2b04      	cmp	r3, #4
 800abfe:	d122      	bne.n	800ac46 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	68db      	ldr	r3, [r3, #12]
 800ac06:	f003 0304 	and.w	r3, r3, #4
 800ac0a:	2b04      	cmp	r3, #4
 800ac0c:	d11b      	bne.n	800ac46 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	f06f 0204 	mvn.w	r2, #4
 800ac16:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	2202      	movs	r2, #2
 800ac1c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	699b      	ldr	r3, [r3, #24]
 800ac24:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d003      	beq.n	800ac34 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ac2c:	6878      	ldr	r0, [r7, #4]
 800ac2e:	f000 faef 	bl	800b210 <HAL_TIM_IC_CaptureCallback>
 800ac32:	e005      	b.n	800ac40 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ac34:	6878      	ldr	r0, [r7, #4]
 800ac36:	f000 fae1 	bl	800b1fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ac3a:	6878      	ldr	r0, [r7, #4]
 800ac3c:	f000 faf2 	bl	800b224 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	2200      	movs	r2, #0
 800ac44:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	691b      	ldr	r3, [r3, #16]
 800ac4c:	f003 0308 	and.w	r3, r3, #8
 800ac50:	2b08      	cmp	r3, #8
 800ac52:	d122      	bne.n	800ac9a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	68db      	ldr	r3, [r3, #12]
 800ac5a:	f003 0308 	and.w	r3, r3, #8
 800ac5e:	2b08      	cmp	r3, #8
 800ac60:	d11b      	bne.n	800ac9a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	f06f 0208 	mvn.w	r2, #8
 800ac6a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	2204      	movs	r2, #4
 800ac70:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	69db      	ldr	r3, [r3, #28]
 800ac78:	f003 0303 	and.w	r3, r3, #3
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d003      	beq.n	800ac88 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ac80:	6878      	ldr	r0, [r7, #4]
 800ac82:	f000 fac5 	bl	800b210 <HAL_TIM_IC_CaptureCallback>
 800ac86:	e005      	b.n	800ac94 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ac88:	6878      	ldr	r0, [r7, #4]
 800ac8a:	f000 fab7 	bl	800b1fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ac8e:	6878      	ldr	r0, [r7, #4]
 800ac90:	f000 fac8 	bl	800b224 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	2200      	movs	r2, #0
 800ac98:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	691b      	ldr	r3, [r3, #16]
 800aca0:	f003 0310 	and.w	r3, r3, #16
 800aca4:	2b10      	cmp	r3, #16
 800aca6:	d122      	bne.n	800acee <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	68db      	ldr	r3, [r3, #12]
 800acae:	f003 0310 	and.w	r3, r3, #16
 800acb2:	2b10      	cmp	r3, #16
 800acb4:	d11b      	bne.n	800acee <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	f06f 0210 	mvn.w	r2, #16
 800acbe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	2208      	movs	r2, #8
 800acc4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	69db      	ldr	r3, [r3, #28]
 800accc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d003      	beq.n	800acdc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800acd4:	6878      	ldr	r0, [r7, #4]
 800acd6:	f000 fa9b 	bl	800b210 <HAL_TIM_IC_CaptureCallback>
 800acda:	e005      	b.n	800ace8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800acdc:	6878      	ldr	r0, [r7, #4]
 800acde:	f000 fa8d 	bl	800b1fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ace2:	6878      	ldr	r0, [r7, #4]
 800ace4:	f000 fa9e 	bl	800b224 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	2200      	movs	r2, #0
 800acec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	691b      	ldr	r3, [r3, #16]
 800acf4:	f003 0301 	and.w	r3, r3, #1
 800acf8:	2b01      	cmp	r3, #1
 800acfa:	d10e      	bne.n	800ad1a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	68db      	ldr	r3, [r3, #12]
 800ad02:	f003 0301 	and.w	r3, r3, #1
 800ad06:	2b01      	cmp	r3, #1
 800ad08:	d107      	bne.n	800ad1a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	f06f 0201 	mvn.w	r2, #1
 800ad12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ad14:	6878      	ldr	r0, [r7, #4]
 800ad16:	f7f7 fc83 	bl	8002620 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	691b      	ldr	r3, [r3, #16]
 800ad20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ad24:	2b80      	cmp	r3, #128	; 0x80
 800ad26:	d10e      	bne.n	800ad46 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	68db      	ldr	r3, [r3, #12]
 800ad2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ad32:	2b80      	cmp	r3, #128	; 0x80
 800ad34:	d107      	bne.n	800ad46 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800ad3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ad40:	6878      	ldr	r0, [r7, #4]
 800ad42:	f000 ffb9 	bl	800bcb8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	691b      	ldr	r3, [r3, #16]
 800ad4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ad50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ad54:	d10e      	bne.n	800ad74 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	68db      	ldr	r3, [r3, #12]
 800ad5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ad60:	2b80      	cmp	r3, #128	; 0x80
 800ad62:	d107      	bne.n	800ad74 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800ad6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800ad6e:	6878      	ldr	r0, [r7, #4]
 800ad70:	f000 ffac 	bl	800bccc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	691b      	ldr	r3, [r3, #16]
 800ad7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad7e:	2b40      	cmp	r3, #64	; 0x40
 800ad80:	d10e      	bne.n	800ada0 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	68db      	ldr	r3, [r3, #12]
 800ad88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad8c:	2b40      	cmp	r3, #64	; 0x40
 800ad8e:	d107      	bne.n	800ada0 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800ad98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ad9a:	6878      	ldr	r0, [r7, #4]
 800ad9c:	f000 fa4c 	bl	800b238 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	691b      	ldr	r3, [r3, #16]
 800ada6:	f003 0320 	and.w	r3, r3, #32
 800adaa:	2b20      	cmp	r3, #32
 800adac:	d10e      	bne.n	800adcc <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	68db      	ldr	r3, [r3, #12]
 800adb4:	f003 0320 	and.w	r3, r3, #32
 800adb8:	2b20      	cmp	r3, #32
 800adba:	d107      	bne.n	800adcc <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	f06f 0220 	mvn.w	r2, #32
 800adc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800adc6:	6878      	ldr	r0, [r7, #4]
 800adc8:	f000 ff6c 	bl	800bca4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800adcc:	bf00      	nop
 800adce:	3708      	adds	r7, #8
 800add0:	46bd      	mov	sp, r7
 800add2:	bd80      	pop	{r7, pc}

0800add4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800add4:	b580      	push	{r7, lr}
 800add6:	b084      	sub	sp, #16
 800add8:	af00      	add	r7, sp, #0
 800adda:	60f8      	str	r0, [r7, #12]
 800addc:	60b9      	str	r1, [r7, #8]
 800adde:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ade6:	2b01      	cmp	r3, #1
 800ade8:	d101      	bne.n	800adee <HAL_TIM_PWM_ConfigChannel+0x1a>
 800adea:	2302      	movs	r3, #2
 800adec:	e105      	b.n	800affa <HAL_TIM_PWM_ConfigChannel+0x226>
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	2201      	movs	r2, #1
 800adf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	2202      	movs	r2, #2
 800adfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	2b14      	cmp	r3, #20
 800ae02:	f200 80f0 	bhi.w	800afe6 <HAL_TIM_PWM_ConfigChannel+0x212>
 800ae06:	a201      	add	r2, pc, #4	; (adr r2, 800ae0c <HAL_TIM_PWM_ConfigChannel+0x38>)
 800ae08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae0c:	0800ae61 	.word	0x0800ae61
 800ae10:	0800afe7 	.word	0x0800afe7
 800ae14:	0800afe7 	.word	0x0800afe7
 800ae18:	0800afe7 	.word	0x0800afe7
 800ae1c:	0800aea1 	.word	0x0800aea1
 800ae20:	0800afe7 	.word	0x0800afe7
 800ae24:	0800afe7 	.word	0x0800afe7
 800ae28:	0800afe7 	.word	0x0800afe7
 800ae2c:	0800aee3 	.word	0x0800aee3
 800ae30:	0800afe7 	.word	0x0800afe7
 800ae34:	0800afe7 	.word	0x0800afe7
 800ae38:	0800afe7 	.word	0x0800afe7
 800ae3c:	0800af23 	.word	0x0800af23
 800ae40:	0800afe7 	.word	0x0800afe7
 800ae44:	0800afe7 	.word	0x0800afe7
 800ae48:	0800afe7 	.word	0x0800afe7
 800ae4c:	0800af65 	.word	0x0800af65
 800ae50:	0800afe7 	.word	0x0800afe7
 800ae54:	0800afe7 	.word	0x0800afe7
 800ae58:	0800afe7 	.word	0x0800afe7
 800ae5c:	0800afa5 	.word	0x0800afa5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	68b9      	ldr	r1, [r7, #8]
 800ae66:	4618      	mov	r0, r3
 800ae68:	f000 fa90 	bl	800b38c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	699a      	ldr	r2, [r3, #24]
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	f042 0208 	orr.w	r2, r2, #8
 800ae7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	699a      	ldr	r2, [r3, #24]
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	f022 0204 	bic.w	r2, r2, #4
 800ae8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	6999      	ldr	r1, [r3, #24]
 800ae92:	68bb      	ldr	r3, [r7, #8]
 800ae94:	691a      	ldr	r2, [r3, #16]
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	430a      	orrs	r2, r1
 800ae9c:	619a      	str	r2, [r3, #24]
      break;
 800ae9e:	e0a3      	b.n	800afe8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	68b9      	ldr	r1, [r7, #8]
 800aea6:	4618      	mov	r0, r3
 800aea8:	f000 fae2 	bl	800b470 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	699a      	ldr	r2, [r3, #24]
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800aeba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	699a      	ldr	r2, [r3, #24]
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800aeca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	6999      	ldr	r1, [r3, #24]
 800aed2:	68bb      	ldr	r3, [r7, #8]
 800aed4:	691b      	ldr	r3, [r3, #16]
 800aed6:	021a      	lsls	r2, r3, #8
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	430a      	orrs	r2, r1
 800aede:	619a      	str	r2, [r3, #24]
      break;
 800aee0:	e082      	b.n	800afe8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	68b9      	ldr	r1, [r7, #8]
 800aee8:	4618      	mov	r0, r3
 800aeea:	f000 fb39 	bl	800b560 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	69da      	ldr	r2, [r3, #28]
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	f042 0208 	orr.w	r2, r2, #8
 800aefc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	69da      	ldr	r2, [r3, #28]
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	f022 0204 	bic.w	r2, r2, #4
 800af0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	69d9      	ldr	r1, [r3, #28]
 800af14:	68bb      	ldr	r3, [r7, #8]
 800af16:	691a      	ldr	r2, [r3, #16]
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	430a      	orrs	r2, r1
 800af1e:	61da      	str	r2, [r3, #28]
      break;
 800af20:	e062      	b.n	800afe8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	68b9      	ldr	r1, [r7, #8]
 800af28:	4618      	mov	r0, r3
 800af2a:	f000 fb8f 	bl	800b64c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	69da      	ldr	r2, [r3, #28]
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800af3c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	69da      	ldr	r2, [r3, #28]
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800af4c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	69d9      	ldr	r1, [r3, #28]
 800af54:	68bb      	ldr	r3, [r7, #8]
 800af56:	691b      	ldr	r3, [r3, #16]
 800af58:	021a      	lsls	r2, r3, #8
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	430a      	orrs	r2, r1
 800af60:	61da      	str	r2, [r3, #28]
      break;
 800af62:	e041      	b.n	800afe8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	68b9      	ldr	r1, [r7, #8]
 800af6a:	4618      	mov	r0, r3
 800af6c:	f000 fbc6 	bl	800b6fc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	f042 0208 	orr.w	r2, r2, #8
 800af7e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	f022 0204 	bic.w	r2, r2, #4
 800af8e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800af96:	68bb      	ldr	r3, [r7, #8]
 800af98:	691a      	ldr	r2, [r3, #16]
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	430a      	orrs	r2, r1
 800afa0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800afa2:	e021      	b.n	800afe8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	68b9      	ldr	r1, [r7, #8]
 800afaa:	4618      	mov	r0, r3
 800afac:	f000 fbf8 	bl	800b7a0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800afbe:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800afce:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800afd6:	68bb      	ldr	r3, [r7, #8]
 800afd8:	691b      	ldr	r3, [r3, #16]
 800afda:	021a      	lsls	r2, r3, #8
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	430a      	orrs	r2, r1
 800afe2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800afe4:	e000      	b.n	800afe8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 800afe6:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	2201      	movs	r2, #1
 800afec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	2200      	movs	r2, #0
 800aff4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800aff8:	2300      	movs	r3, #0
}
 800affa:	4618      	mov	r0, r3
 800affc:	3710      	adds	r7, #16
 800affe:	46bd      	mov	sp, r7
 800b000:	bd80      	pop	{r7, pc}
 800b002:	bf00      	nop

0800b004 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b004:	b580      	push	{r7, lr}
 800b006:	b084      	sub	sp, #16
 800b008:	af00      	add	r7, sp, #0
 800b00a:	6078      	str	r0, [r7, #4]
 800b00c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b014:	2b01      	cmp	r3, #1
 800b016:	d101      	bne.n	800b01c <HAL_TIM_ConfigClockSource+0x18>
 800b018:	2302      	movs	r3, #2
 800b01a:	e0a6      	b.n	800b16a <HAL_TIM_ConfigClockSource+0x166>
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	2201      	movs	r2, #1
 800b020:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	2202      	movs	r2, #2
 800b028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	689b      	ldr	r3, [r3, #8]
 800b032:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b034:	68fa      	ldr	r2, [r7, #12]
 800b036:	4b4f      	ldr	r3, [pc, #316]	; (800b174 <HAL_TIM_ConfigClockSource+0x170>)
 800b038:	4013      	ands	r3, r2
 800b03a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b042:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	68fa      	ldr	r2, [r7, #12]
 800b04a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b04c:	683b      	ldr	r3, [r7, #0]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	2b40      	cmp	r3, #64	; 0x40
 800b052:	d067      	beq.n	800b124 <HAL_TIM_ConfigClockSource+0x120>
 800b054:	2b40      	cmp	r3, #64	; 0x40
 800b056:	d80b      	bhi.n	800b070 <HAL_TIM_ConfigClockSource+0x6c>
 800b058:	2b10      	cmp	r3, #16
 800b05a:	d073      	beq.n	800b144 <HAL_TIM_ConfigClockSource+0x140>
 800b05c:	2b10      	cmp	r3, #16
 800b05e:	d802      	bhi.n	800b066 <HAL_TIM_ConfigClockSource+0x62>
 800b060:	2b00      	cmp	r3, #0
 800b062:	d06f      	beq.n	800b144 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800b064:	e078      	b.n	800b158 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800b066:	2b20      	cmp	r3, #32
 800b068:	d06c      	beq.n	800b144 <HAL_TIM_ConfigClockSource+0x140>
 800b06a:	2b30      	cmp	r3, #48	; 0x30
 800b06c:	d06a      	beq.n	800b144 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800b06e:	e073      	b.n	800b158 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800b070:	2b70      	cmp	r3, #112	; 0x70
 800b072:	d00d      	beq.n	800b090 <HAL_TIM_ConfigClockSource+0x8c>
 800b074:	2b70      	cmp	r3, #112	; 0x70
 800b076:	d804      	bhi.n	800b082 <HAL_TIM_ConfigClockSource+0x7e>
 800b078:	2b50      	cmp	r3, #80	; 0x50
 800b07a:	d033      	beq.n	800b0e4 <HAL_TIM_ConfigClockSource+0xe0>
 800b07c:	2b60      	cmp	r3, #96	; 0x60
 800b07e:	d041      	beq.n	800b104 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800b080:	e06a      	b.n	800b158 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800b082:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b086:	d066      	beq.n	800b156 <HAL_TIM_ConfigClockSource+0x152>
 800b088:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b08c:	d017      	beq.n	800b0be <HAL_TIM_ConfigClockSource+0xba>
      break;
 800b08e:	e063      	b.n	800b158 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	6818      	ldr	r0, [r3, #0]
 800b094:	683b      	ldr	r3, [r7, #0]
 800b096:	6899      	ldr	r1, [r3, #8]
 800b098:	683b      	ldr	r3, [r7, #0]
 800b09a:	685a      	ldr	r2, [r3, #4]
 800b09c:	683b      	ldr	r3, [r7, #0]
 800b09e:	68db      	ldr	r3, [r3, #12]
 800b0a0:	f000 fcd4 	bl	800ba4c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	689b      	ldr	r3, [r3, #8]
 800b0aa:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800b0b2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	68fa      	ldr	r2, [r7, #12]
 800b0ba:	609a      	str	r2, [r3, #8]
      break;
 800b0bc:	e04c      	b.n	800b158 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	6818      	ldr	r0, [r3, #0]
 800b0c2:	683b      	ldr	r3, [r7, #0]
 800b0c4:	6899      	ldr	r1, [r3, #8]
 800b0c6:	683b      	ldr	r3, [r7, #0]
 800b0c8:	685a      	ldr	r2, [r3, #4]
 800b0ca:	683b      	ldr	r3, [r7, #0]
 800b0cc:	68db      	ldr	r3, [r3, #12]
 800b0ce:	f000 fcbd 	bl	800ba4c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	689a      	ldr	r2, [r3, #8]
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b0e0:	609a      	str	r2, [r3, #8]
      break;
 800b0e2:	e039      	b.n	800b158 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	6818      	ldr	r0, [r3, #0]
 800b0e8:	683b      	ldr	r3, [r7, #0]
 800b0ea:	6859      	ldr	r1, [r3, #4]
 800b0ec:	683b      	ldr	r3, [r7, #0]
 800b0ee:	68db      	ldr	r3, [r3, #12]
 800b0f0:	461a      	mov	r2, r3
 800b0f2:	f000 fc31 	bl	800b958 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	2150      	movs	r1, #80	; 0x50
 800b0fc:	4618      	mov	r0, r3
 800b0fe:	f000 fc8a 	bl	800ba16 <TIM_ITRx_SetConfig>
      break;
 800b102:	e029      	b.n	800b158 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	6818      	ldr	r0, [r3, #0]
 800b108:	683b      	ldr	r3, [r7, #0]
 800b10a:	6859      	ldr	r1, [r3, #4]
 800b10c:	683b      	ldr	r3, [r7, #0]
 800b10e:	68db      	ldr	r3, [r3, #12]
 800b110:	461a      	mov	r2, r3
 800b112:	f000 fc50 	bl	800b9b6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	2160      	movs	r1, #96	; 0x60
 800b11c:	4618      	mov	r0, r3
 800b11e:	f000 fc7a 	bl	800ba16 <TIM_ITRx_SetConfig>
      break;
 800b122:	e019      	b.n	800b158 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	6818      	ldr	r0, [r3, #0]
 800b128:	683b      	ldr	r3, [r7, #0]
 800b12a:	6859      	ldr	r1, [r3, #4]
 800b12c:	683b      	ldr	r3, [r7, #0]
 800b12e:	68db      	ldr	r3, [r3, #12]
 800b130:	461a      	mov	r2, r3
 800b132:	f000 fc11 	bl	800b958 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	2140      	movs	r1, #64	; 0x40
 800b13c:	4618      	mov	r0, r3
 800b13e:	f000 fc6a 	bl	800ba16 <TIM_ITRx_SetConfig>
      break;
 800b142:	e009      	b.n	800b158 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	681a      	ldr	r2, [r3, #0]
 800b148:	683b      	ldr	r3, [r7, #0]
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	4619      	mov	r1, r3
 800b14e:	4610      	mov	r0, r2
 800b150:	f000 fc61 	bl	800ba16 <TIM_ITRx_SetConfig>
      break;
 800b154:	e000      	b.n	800b158 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800b156:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	2201      	movs	r2, #1
 800b15c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	2200      	movs	r2, #0
 800b164:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b168:	2300      	movs	r3, #0
}
 800b16a:	4618      	mov	r0, r3
 800b16c:	3710      	adds	r7, #16
 800b16e:	46bd      	mov	sp, r7
 800b170:	bd80      	pop	{r7, pc}
 800b172:	bf00      	nop
 800b174:	fffeff88 	.word	0xfffeff88

0800b178 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800b178:	b580      	push	{r7, lr}
 800b17a:	b082      	sub	sp, #8
 800b17c:	af00      	add	r7, sp, #0
 800b17e:	6078      	str	r0, [r7, #4]
 800b180:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b188:	2b01      	cmp	r3, #1
 800b18a:	d101      	bne.n	800b190 <HAL_TIM_SlaveConfigSynchro+0x18>
 800b18c:	2302      	movs	r3, #2
 800b18e:	e031      	b.n	800b1f4 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	2201      	movs	r2, #1
 800b194:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	2202      	movs	r2, #2
 800b19c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800b1a0:	6839      	ldr	r1, [r7, #0]
 800b1a2:	6878      	ldr	r0, [r7, #4]
 800b1a4:	f000 fb50 	bl	800b848 <TIM_SlaveTimer_SetConfig>
 800b1a8:	4603      	mov	r3, r0
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d009      	beq.n	800b1c2 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	2201      	movs	r2, #1
 800b1b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	2200      	movs	r2, #0
 800b1ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800b1be:	2301      	movs	r3, #1
 800b1c0:	e018      	b.n	800b1f4 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	68da      	ldr	r2, [r3, #12]
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b1d0:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	68da      	ldr	r2, [r3, #12]
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800b1e0:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	2201      	movs	r2, #1
 800b1e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	2200      	movs	r2, #0
 800b1ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b1f2:	2300      	movs	r3, #0
}
 800b1f4:	4618      	mov	r0, r3
 800b1f6:	3708      	adds	r7, #8
 800b1f8:	46bd      	mov	sp, r7
 800b1fa:	bd80      	pop	{r7, pc}

0800b1fc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b1fc:	b480      	push	{r7}
 800b1fe:	b083      	sub	sp, #12
 800b200:	af00      	add	r7, sp, #0
 800b202:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b204:	bf00      	nop
 800b206:	370c      	adds	r7, #12
 800b208:	46bd      	mov	sp, r7
 800b20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b20e:	4770      	bx	lr

0800b210 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b210:	b480      	push	{r7}
 800b212:	b083      	sub	sp, #12
 800b214:	af00      	add	r7, sp, #0
 800b216:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b218:	bf00      	nop
 800b21a:	370c      	adds	r7, #12
 800b21c:	46bd      	mov	sp, r7
 800b21e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b222:	4770      	bx	lr

0800b224 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b224:	b480      	push	{r7}
 800b226:	b083      	sub	sp, #12
 800b228:	af00      	add	r7, sp, #0
 800b22a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b22c:	bf00      	nop
 800b22e:	370c      	adds	r7, #12
 800b230:	46bd      	mov	sp, r7
 800b232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b236:	4770      	bx	lr

0800b238 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b238:	b480      	push	{r7}
 800b23a:	b083      	sub	sp, #12
 800b23c:	af00      	add	r7, sp, #0
 800b23e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b240:	bf00      	nop
 800b242:	370c      	adds	r7, #12
 800b244:	46bd      	mov	sp, r7
 800b246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b24a:	4770      	bx	lr

0800b24c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800b24c:	b480      	push	{r7}
 800b24e:	b085      	sub	sp, #20
 800b250:	af00      	add	r7, sp, #0
 800b252:	6078      	str	r0, [r7, #4]
 800b254:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	4a40      	ldr	r2, [pc, #256]	; (800b360 <TIM_Base_SetConfig+0x114>)
 800b260:	4293      	cmp	r3, r2
 800b262:	d013      	beq.n	800b28c <TIM_Base_SetConfig+0x40>
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b26a:	d00f      	beq.n	800b28c <TIM_Base_SetConfig+0x40>
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	4a3d      	ldr	r2, [pc, #244]	; (800b364 <TIM_Base_SetConfig+0x118>)
 800b270:	4293      	cmp	r3, r2
 800b272:	d00b      	beq.n	800b28c <TIM_Base_SetConfig+0x40>
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	4a3c      	ldr	r2, [pc, #240]	; (800b368 <TIM_Base_SetConfig+0x11c>)
 800b278:	4293      	cmp	r3, r2
 800b27a:	d007      	beq.n	800b28c <TIM_Base_SetConfig+0x40>
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	4a3b      	ldr	r2, [pc, #236]	; (800b36c <TIM_Base_SetConfig+0x120>)
 800b280:	4293      	cmp	r3, r2
 800b282:	d003      	beq.n	800b28c <TIM_Base_SetConfig+0x40>
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	4a3a      	ldr	r2, [pc, #232]	; (800b370 <TIM_Base_SetConfig+0x124>)
 800b288:	4293      	cmp	r3, r2
 800b28a:	d108      	bne.n	800b29e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b292:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b294:	683b      	ldr	r3, [r7, #0]
 800b296:	685b      	ldr	r3, [r3, #4]
 800b298:	68fa      	ldr	r2, [r7, #12]
 800b29a:	4313      	orrs	r3, r2
 800b29c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	4a2f      	ldr	r2, [pc, #188]	; (800b360 <TIM_Base_SetConfig+0x114>)
 800b2a2:	4293      	cmp	r3, r2
 800b2a4:	d02b      	beq.n	800b2fe <TIM_Base_SetConfig+0xb2>
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b2ac:	d027      	beq.n	800b2fe <TIM_Base_SetConfig+0xb2>
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	4a2c      	ldr	r2, [pc, #176]	; (800b364 <TIM_Base_SetConfig+0x118>)
 800b2b2:	4293      	cmp	r3, r2
 800b2b4:	d023      	beq.n	800b2fe <TIM_Base_SetConfig+0xb2>
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	4a2b      	ldr	r2, [pc, #172]	; (800b368 <TIM_Base_SetConfig+0x11c>)
 800b2ba:	4293      	cmp	r3, r2
 800b2bc:	d01f      	beq.n	800b2fe <TIM_Base_SetConfig+0xb2>
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	4a2a      	ldr	r2, [pc, #168]	; (800b36c <TIM_Base_SetConfig+0x120>)
 800b2c2:	4293      	cmp	r3, r2
 800b2c4:	d01b      	beq.n	800b2fe <TIM_Base_SetConfig+0xb2>
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	4a29      	ldr	r2, [pc, #164]	; (800b370 <TIM_Base_SetConfig+0x124>)
 800b2ca:	4293      	cmp	r3, r2
 800b2cc:	d017      	beq.n	800b2fe <TIM_Base_SetConfig+0xb2>
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	4a28      	ldr	r2, [pc, #160]	; (800b374 <TIM_Base_SetConfig+0x128>)
 800b2d2:	4293      	cmp	r3, r2
 800b2d4:	d013      	beq.n	800b2fe <TIM_Base_SetConfig+0xb2>
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	4a27      	ldr	r2, [pc, #156]	; (800b378 <TIM_Base_SetConfig+0x12c>)
 800b2da:	4293      	cmp	r3, r2
 800b2dc:	d00f      	beq.n	800b2fe <TIM_Base_SetConfig+0xb2>
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	4a26      	ldr	r2, [pc, #152]	; (800b37c <TIM_Base_SetConfig+0x130>)
 800b2e2:	4293      	cmp	r3, r2
 800b2e4:	d00b      	beq.n	800b2fe <TIM_Base_SetConfig+0xb2>
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	4a25      	ldr	r2, [pc, #148]	; (800b380 <TIM_Base_SetConfig+0x134>)
 800b2ea:	4293      	cmp	r3, r2
 800b2ec:	d007      	beq.n	800b2fe <TIM_Base_SetConfig+0xb2>
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	4a24      	ldr	r2, [pc, #144]	; (800b384 <TIM_Base_SetConfig+0x138>)
 800b2f2:	4293      	cmp	r3, r2
 800b2f4:	d003      	beq.n	800b2fe <TIM_Base_SetConfig+0xb2>
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	4a23      	ldr	r2, [pc, #140]	; (800b388 <TIM_Base_SetConfig+0x13c>)
 800b2fa:	4293      	cmp	r3, r2
 800b2fc:	d108      	bne.n	800b310 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b304:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b306:	683b      	ldr	r3, [r7, #0]
 800b308:	68db      	ldr	r3, [r3, #12]
 800b30a:	68fa      	ldr	r2, [r7, #12]
 800b30c:	4313      	orrs	r3, r2
 800b30e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b316:	683b      	ldr	r3, [r7, #0]
 800b318:	695b      	ldr	r3, [r3, #20]
 800b31a:	4313      	orrs	r3, r2
 800b31c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	68fa      	ldr	r2, [r7, #12]
 800b322:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b324:	683b      	ldr	r3, [r7, #0]
 800b326:	689a      	ldr	r2, [r3, #8]
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b32c:	683b      	ldr	r3, [r7, #0]
 800b32e:	681a      	ldr	r2, [r3, #0]
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	4a0a      	ldr	r2, [pc, #40]	; (800b360 <TIM_Base_SetConfig+0x114>)
 800b338:	4293      	cmp	r3, r2
 800b33a:	d003      	beq.n	800b344 <TIM_Base_SetConfig+0xf8>
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	4a0c      	ldr	r2, [pc, #48]	; (800b370 <TIM_Base_SetConfig+0x124>)
 800b340:	4293      	cmp	r3, r2
 800b342:	d103      	bne.n	800b34c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b344:	683b      	ldr	r3, [r7, #0]
 800b346:	691a      	ldr	r2, [r3, #16]
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	2201      	movs	r2, #1
 800b350:	615a      	str	r2, [r3, #20]
}
 800b352:	bf00      	nop
 800b354:	3714      	adds	r7, #20
 800b356:	46bd      	mov	sp, r7
 800b358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b35c:	4770      	bx	lr
 800b35e:	bf00      	nop
 800b360:	40010000 	.word	0x40010000
 800b364:	40000400 	.word	0x40000400
 800b368:	40000800 	.word	0x40000800
 800b36c:	40000c00 	.word	0x40000c00
 800b370:	40010400 	.word	0x40010400
 800b374:	40014000 	.word	0x40014000
 800b378:	40014400 	.word	0x40014400
 800b37c:	40014800 	.word	0x40014800
 800b380:	40001800 	.word	0x40001800
 800b384:	40001c00 	.word	0x40001c00
 800b388:	40002000 	.word	0x40002000

0800b38c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b38c:	b480      	push	{r7}
 800b38e:	b087      	sub	sp, #28
 800b390:	af00      	add	r7, sp, #0
 800b392:	6078      	str	r0, [r7, #4]
 800b394:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	6a1b      	ldr	r3, [r3, #32]
 800b39a:	f023 0201 	bic.w	r2, r3, #1
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	6a1b      	ldr	r3, [r3, #32]
 800b3a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	685b      	ldr	r3, [r3, #4]
 800b3ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	699b      	ldr	r3, [r3, #24]
 800b3b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b3b4:	68fa      	ldr	r2, [r7, #12]
 800b3b6:	4b2b      	ldr	r3, [pc, #172]	; (800b464 <TIM_OC1_SetConfig+0xd8>)
 800b3b8:	4013      	ands	r3, r2
 800b3ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	f023 0303 	bic.w	r3, r3, #3
 800b3c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b3c4:	683b      	ldr	r3, [r7, #0]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	68fa      	ldr	r2, [r7, #12]
 800b3ca:	4313      	orrs	r3, r2
 800b3cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b3ce:	697b      	ldr	r3, [r7, #20]
 800b3d0:	f023 0302 	bic.w	r3, r3, #2
 800b3d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b3d6:	683b      	ldr	r3, [r7, #0]
 800b3d8:	689b      	ldr	r3, [r3, #8]
 800b3da:	697a      	ldr	r2, [r7, #20]
 800b3dc:	4313      	orrs	r3, r2
 800b3de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	4a21      	ldr	r2, [pc, #132]	; (800b468 <TIM_OC1_SetConfig+0xdc>)
 800b3e4:	4293      	cmp	r3, r2
 800b3e6:	d003      	beq.n	800b3f0 <TIM_OC1_SetConfig+0x64>
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	4a20      	ldr	r2, [pc, #128]	; (800b46c <TIM_OC1_SetConfig+0xe0>)
 800b3ec:	4293      	cmp	r3, r2
 800b3ee:	d10c      	bne.n	800b40a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b3f0:	697b      	ldr	r3, [r7, #20]
 800b3f2:	f023 0308 	bic.w	r3, r3, #8
 800b3f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b3f8:	683b      	ldr	r3, [r7, #0]
 800b3fa:	68db      	ldr	r3, [r3, #12]
 800b3fc:	697a      	ldr	r2, [r7, #20]
 800b3fe:	4313      	orrs	r3, r2
 800b400:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b402:	697b      	ldr	r3, [r7, #20]
 800b404:	f023 0304 	bic.w	r3, r3, #4
 800b408:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	4a16      	ldr	r2, [pc, #88]	; (800b468 <TIM_OC1_SetConfig+0xdc>)
 800b40e:	4293      	cmp	r3, r2
 800b410:	d003      	beq.n	800b41a <TIM_OC1_SetConfig+0x8e>
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	4a15      	ldr	r2, [pc, #84]	; (800b46c <TIM_OC1_SetConfig+0xe0>)
 800b416:	4293      	cmp	r3, r2
 800b418:	d111      	bne.n	800b43e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b41a:	693b      	ldr	r3, [r7, #16]
 800b41c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b420:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b422:	693b      	ldr	r3, [r7, #16]
 800b424:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b428:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b42a:	683b      	ldr	r3, [r7, #0]
 800b42c:	695b      	ldr	r3, [r3, #20]
 800b42e:	693a      	ldr	r2, [r7, #16]
 800b430:	4313      	orrs	r3, r2
 800b432:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b434:	683b      	ldr	r3, [r7, #0]
 800b436:	699b      	ldr	r3, [r3, #24]
 800b438:	693a      	ldr	r2, [r7, #16]
 800b43a:	4313      	orrs	r3, r2
 800b43c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	693a      	ldr	r2, [r7, #16]
 800b442:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	68fa      	ldr	r2, [r7, #12]
 800b448:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b44a:	683b      	ldr	r3, [r7, #0]
 800b44c:	685a      	ldr	r2, [r3, #4]
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	697a      	ldr	r2, [r7, #20]
 800b456:	621a      	str	r2, [r3, #32]
}
 800b458:	bf00      	nop
 800b45a:	371c      	adds	r7, #28
 800b45c:	46bd      	mov	sp, r7
 800b45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b462:	4770      	bx	lr
 800b464:	fffeff8f 	.word	0xfffeff8f
 800b468:	40010000 	.word	0x40010000
 800b46c:	40010400 	.word	0x40010400

0800b470 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b470:	b480      	push	{r7}
 800b472:	b087      	sub	sp, #28
 800b474:	af00      	add	r7, sp, #0
 800b476:	6078      	str	r0, [r7, #4]
 800b478:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	6a1b      	ldr	r3, [r3, #32]
 800b47e:	f023 0210 	bic.w	r2, r3, #16
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	6a1b      	ldr	r3, [r3, #32]
 800b48a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	685b      	ldr	r3, [r3, #4]
 800b490:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	699b      	ldr	r3, [r3, #24]
 800b496:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b498:	68fa      	ldr	r2, [r7, #12]
 800b49a:	4b2e      	ldr	r3, [pc, #184]	; (800b554 <TIM_OC2_SetConfig+0xe4>)
 800b49c:	4013      	ands	r3, r2
 800b49e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b4a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b4a8:	683b      	ldr	r3, [r7, #0]
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	021b      	lsls	r3, r3, #8
 800b4ae:	68fa      	ldr	r2, [r7, #12]
 800b4b0:	4313      	orrs	r3, r2
 800b4b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b4b4:	697b      	ldr	r3, [r7, #20]
 800b4b6:	f023 0320 	bic.w	r3, r3, #32
 800b4ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b4bc:	683b      	ldr	r3, [r7, #0]
 800b4be:	689b      	ldr	r3, [r3, #8]
 800b4c0:	011b      	lsls	r3, r3, #4
 800b4c2:	697a      	ldr	r2, [r7, #20]
 800b4c4:	4313      	orrs	r3, r2
 800b4c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	4a23      	ldr	r2, [pc, #140]	; (800b558 <TIM_OC2_SetConfig+0xe8>)
 800b4cc:	4293      	cmp	r3, r2
 800b4ce:	d003      	beq.n	800b4d8 <TIM_OC2_SetConfig+0x68>
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	4a22      	ldr	r2, [pc, #136]	; (800b55c <TIM_OC2_SetConfig+0xec>)
 800b4d4:	4293      	cmp	r3, r2
 800b4d6:	d10d      	bne.n	800b4f4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b4d8:	697b      	ldr	r3, [r7, #20]
 800b4da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b4de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b4e0:	683b      	ldr	r3, [r7, #0]
 800b4e2:	68db      	ldr	r3, [r3, #12]
 800b4e4:	011b      	lsls	r3, r3, #4
 800b4e6:	697a      	ldr	r2, [r7, #20]
 800b4e8:	4313      	orrs	r3, r2
 800b4ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b4ec:	697b      	ldr	r3, [r7, #20]
 800b4ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b4f2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	4a18      	ldr	r2, [pc, #96]	; (800b558 <TIM_OC2_SetConfig+0xe8>)
 800b4f8:	4293      	cmp	r3, r2
 800b4fa:	d003      	beq.n	800b504 <TIM_OC2_SetConfig+0x94>
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	4a17      	ldr	r2, [pc, #92]	; (800b55c <TIM_OC2_SetConfig+0xec>)
 800b500:	4293      	cmp	r3, r2
 800b502:	d113      	bne.n	800b52c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b504:	693b      	ldr	r3, [r7, #16]
 800b506:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b50a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b50c:	693b      	ldr	r3, [r7, #16]
 800b50e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b512:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b514:	683b      	ldr	r3, [r7, #0]
 800b516:	695b      	ldr	r3, [r3, #20]
 800b518:	009b      	lsls	r3, r3, #2
 800b51a:	693a      	ldr	r2, [r7, #16]
 800b51c:	4313      	orrs	r3, r2
 800b51e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b520:	683b      	ldr	r3, [r7, #0]
 800b522:	699b      	ldr	r3, [r3, #24]
 800b524:	009b      	lsls	r3, r3, #2
 800b526:	693a      	ldr	r2, [r7, #16]
 800b528:	4313      	orrs	r3, r2
 800b52a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	693a      	ldr	r2, [r7, #16]
 800b530:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	68fa      	ldr	r2, [r7, #12]
 800b536:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b538:	683b      	ldr	r3, [r7, #0]
 800b53a:	685a      	ldr	r2, [r3, #4]
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	697a      	ldr	r2, [r7, #20]
 800b544:	621a      	str	r2, [r3, #32]
}
 800b546:	bf00      	nop
 800b548:	371c      	adds	r7, #28
 800b54a:	46bd      	mov	sp, r7
 800b54c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b550:	4770      	bx	lr
 800b552:	bf00      	nop
 800b554:	feff8fff 	.word	0xfeff8fff
 800b558:	40010000 	.word	0x40010000
 800b55c:	40010400 	.word	0x40010400

0800b560 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b560:	b480      	push	{r7}
 800b562:	b087      	sub	sp, #28
 800b564:	af00      	add	r7, sp, #0
 800b566:	6078      	str	r0, [r7, #4]
 800b568:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	6a1b      	ldr	r3, [r3, #32]
 800b56e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	6a1b      	ldr	r3, [r3, #32]
 800b57a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	685b      	ldr	r3, [r3, #4]
 800b580:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	69db      	ldr	r3, [r3, #28]
 800b586:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b588:	68fa      	ldr	r2, [r7, #12]
 800b58a:	4b2d      	ldr	r3, [pc, #180]	; (800b640 <TIM_OC3_SetConfig+0xe0>)
 800b58c:	4013      	ands	r3, r2
 800b58e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	f023 0303 	bic.w	r3, r3, #3
 800b596:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b598:	683b      	ldr	r3, [r7, #0]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	68fa      	ldr	r2, [r7, #12]
 800b59e:	4313      	orrs	r3, r2
 800b5a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b5a2:	697b      	ldr	r3, [r7, #20]
 800b5a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b5a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b5aa:	683b      	ldr	r3, [r7, #0]
 800b5ac:	689b      	ldr	r3, [r3, #8]
 800b5ae:	021b      	lsls	r3, r3, #8
 800b5b0:	697a      	ldr	r2, [r7, #20]
 800b5b2:	4313      	orrs	r3, r2
 800b5b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	4a22      	ldr	r2, [pc, #136]	; (800b644 <TIM_OC3_SetConfig+0xe4>)
 800b5ba:	4293      	cmp	r3, r2
 800b5bc:	d003      	beq.n	800b5c6 <TIM_OC3_SetConfig+0x66>
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	4a21      	ldr	r2, [pc, #132]	; (800b648 <TIM_OC3_SetConfig+0xe8>)
 800b5c2:	4293      	cmp	r3, r2
 800b5c4:	d10d      	bne.n	800b5e2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b5c6:	697b      	ldr	r3, [r7, #20]
 800b5c8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b5cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b5ce:	683b      	ldr	r3, [r7, #0]
 800b5d0:	68db      	ldr	r3, [r3, #12]
 800b5d2:	021b      	lsls	r3, r3, #8
 800b5d4:	697a      	ldr	r2, [r7, #20]
 800b5d6:	4313      	orrs	r3, r2
 800b5d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b5da:	697b      	ldr	r3, [r7, #20]
 800b5dc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b5e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	4a17      	ldr	r2, [pc, #92]	; (800b644 <TIM_OC3_SetConfig+0xe4>)
 800b5e6:	4293      	cmp	r3, r2
 800b5e8:	d003      	beq.n	800b5f2 <TIM_OC3_SetConfig+0x92>
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	4a16      	ldr	r2, [pc, #88]	; (800b648 <TIM_OC3_SetConfig+0xe8>)
 800b5ee:	4293      	cmp	r3, r2
 800b5f0:	d113      	bne.n	800b61a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b5f2:	693b      	ldr	r3, [r7, #16]
 800b5f4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b5f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b5fa:	693b      	ldr	r3, [r7, #16]
 800b5fc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b600:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b602:	683b      	ldr	r3, [r7, #0]
 800b604:	695b      	ldr	r3, [r3, #20]
 800b606:	011b      	lsls	r3, r3, #4
 800b608:	693a      	ldr	r2, [r7, #16]
 800b60a:	4313      	orrs	r3, r2
 800b60c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b60e:	683b      	ldr	r3, [r7, #0]
 800b610:	699b      	ldr	r3, [r3, #24]
 800b612:	011b      	lsls	r3, r3, #4
 800b614:	693a      	ldr	r2, [r7, #16]
 800b616:	4313      	orrs	r3, r2
 800b618:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	693a      	ldr	r2, [r7, #16]
 800b61e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	68fa      	ldr	r2, [r7, #12]
 800b624:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b626:	683b      	ldr	r3, [r7, #0]
 800b628:	685a      	ldr	r2, [r3, #4]
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	697a      	ldr	r2, [r7, #20]
 800b632:	621a      	str	r2, [r3, #32]
}
 800b634:	bf00      	nop
 800b636:	371c      	adds	r7, #28
 800b638:	46bd      	mov	sp, r7
 800b63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b63e:	4770      	bx	lr
 800b640:	fffeff8f 	.word	0xfffeff8f
 800b644:	40010000 	.word	0x40010000
 800b648:	40010400 	.word	0x40010400

0800b64c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b64c:	b480      	push	{r7}
 800b64e:	b087      	sub	sp, #28
 800b650:	af00      	add	r7, sp, #0
 800b652:	6078      	str	r0, [r7, #4]
 800b654:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	6a1b      	ldr	r3, [r3, #32]
 800b65a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	6a1b      	ldr	r3, [r3, #32]
 800b666:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	685b      	ldr	r3, [r3, #4]
 800b66c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	69db      	ldr	r3, [r3, #28]
 800b672:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b674:	68fa      	ldr	r2, [r7, #12]
 800b676:	4b1e      	ldr	r3, [pc, #120]	; (800b6f0 <TIM_OC4_SetConfig+0xa4>)
 800b678:	4013      	ands	r3, r2
 800b67a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b682:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b684:	683b      	ldr	r3, [r7, #0]
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	021b      	lsls	r3, r3, #8
 800b68a:	68fa      	ldr	r2, [r7, #12]
 800b68c:	4313      	orrs	r3, r2
 800b68e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b690:	693b      	ldr	r3, [r7, #16]
 800b692:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b696:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b698:	683b      	ldr	r3, [r7, #0]
 800b69a:	689b      	ldr	r3, [r3, #8]
 800b69c:	031b      	lsls	r3, r3, #12
 800b69e:	693a      	ldr	r2, [r7, #16]
 800b6a0:	4313      	orrs	r3, r2
 800b6a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	4a13      	ldr	r2, [pc, #76]	; (800b6f4 <TIM_OC4_SetConfig+0xa8>)
 800b6a8:	4293      	cmp	r3, r2
 800b6aa:	d003      	beq.n	800b6b4 <TIM_OC4_SetConfig+0x68>
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	4a12      	ldr	r2, [pc, #72]	; (800b6f8 <TIM_OC4_SetConfig+0xac>)
 800b6b0:	4293      	cmp	r3, r2
 800b6b2:	d109      	bne.n	800b6c8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b6b4:	697b      	ldr	r3, [r7, #20]
 800b6b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b6ba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b6bc:	683b      	ldr	r3, [r7, #0]
 800b6be:	695b      	ldr	r3, [r3, #20]
 800b6c0:	019b      	lsls	r3, r3, #6
 800b6c2:	697a      	ldr	r2, [r7, #20]
 800b6c4:	4313      	orrs	r3, r2
 800b6c6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	697a      	ldr	r2, [r7, #20]
 800b6cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	68fa      	ldr	r2, [r7, #12]
 800b6d2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b6d4:	683b      	ldr	r3, [r7, #0]
 800b6d6:	685a      	ldr	r2, [r3, #4]
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	693a      	ldr	r2, [r7, #16]
 800b6e0:	621a      	str	r2, [r3, #32]
}
 800b6e2:	bf00      	nop
 800b6e4:	371c      	adds	r7, #28
 800b6e6:	46bd      	mov	sp, r7
 800b6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ec:	4770      	bx	lr
 800b6ee:	bf00      	nop
 800b6f0:	feff8fff 	.word	0xfeff8fff
 800b6f4:	40010000 	.word	0x40010000
 800b6f8:	40010400 	.word	0x40010400

0800b6fc <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800b6fc:	b480      	push	{r7}
 800b6fe:	b087      	sub	sp, #28
 800b700:	af00      	add	r7, sp, #0
 800b702:	6078      	str	r0, [r7, #4]
 800b704:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	6a1b      	ldr	r3, [r3, #32]
 800b70a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	6a1b      	ldr	r3, [r3, #32]
 800b716:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	685b      	ldr	r3, [r3, #4]
 800b71c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b722:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b724:	68fa      	ldr	r2, [r7, #12]
 800b726:	4b1b      	ldr	r3, [pc, #108]	; (800b794 <TIM_OC5_SetConfig+0x98>)
 800b728:	4013      	ands	r3, r2
 800b72a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b72c:	683b      	ldr	r3, [r7, #0]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	68fa      	ldr	r2, [r7, #12]
 800b732:	4313      	orrs	r3, r2
 800b734:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b736:	693b      	ldr	r3, [r7, #16]
 800b738:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800b73c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b73e:	683b      	ldr	r3, [r7, #0]
 800b740:	689b      	ldr	r3, [r3, #8]
 800b742:	041b      	lsls	r3, r3, #16
 800b744:	693a      	ldr	r2, [r7, #16]
 800b746:	4313      	orrs	r3, r2
 800b748:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	4a12      	ldr	r2, [pc, #72]	; (800b798 <TIM_OC5_SetConfig+0x9c>)
 800b74e:	4293      	cmp	r3, r2
 800b750:	d003      	beq.n	800b75a <TIM_OC5_SetConfig+0x5e>
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	4a11      	ldr	r2, [pc, #68]	; (800b79c <TIM_OC5_SetConfig+0xa0>)
 800b756:	4293      	cmp	r3, r2
 800b758:	d109      	bne.n	800b76e <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b75a:	697b      	ldr	r3, [r7, #20]
 800b75c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b760:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b762:	683b      	ldr	r3, [r7, #0]
 800b764:	695b      	ldr	r3, [r3, #20]
 800b766:	021b      	lsls	r3, r3, #8
 800b768:	697a      	ldr	r2, [r7, #20]
 800b76a:	4313      	orrs	r3, r2
 800b76c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	697a      	ldr	r2, [r7, #20]
 800b772:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	68fa      	ldr	r2, [r7, #12]
 800b778:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b77a:	683b      	ldr	r3, [r7, #0]
 800b77c:	685a      	ldr	r2, [r3, #4]
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	693a      	ldr	r2, [r7, #16]
 800b786:	621a      	str	r2, [r3, #32]
}
 800b788:	bf00      	nop
 800b78a:	371c      	adds	r7, #28
 800b78c:	46bd      	mov	sp, r7
 800b78e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b792:	4770      	bx	lr
 800b794:	fffeff8f 	.word	0xfffeff8f
 800b798:	40010000 	.word	0x40010000
 800b79c:	40010400 	.word	0x40010400

0800b7a0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800b7a0:	b480      	push	{r7}
 800b7a2:	b087      	sub	sp, #28
 800b7a4:	af00      	add	r7, sp, #0
 800b7a6:	6078      	str	r0, [r7, #4]
 800b7a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	6a1b      	ldr	r3, [r3, #32]
 800b7ae:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	6a1b      	ldr	r3, [r3, #32]
 800b7ba:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	685b      	ldr	r3, [r3, #4]
 800b7c0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b7c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b7c8:	68fa      	ldr	r2, [r7, #12]
 800b7ca:	4b1c      	ldr	r3, [pc, #112]	; (800b83c <TIM_OC6_SetConfig+0x9c>)
 800b7cc:	4013      	ands	r3, r2
 800b7ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b7d0:	683b      	ldr	r3, [r7, #0]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	021b      	lsls	r3, r3, #8
 800b7d6:	68fa      	ldr	r2, [r7, #12]
 800b7d8:	4313      	orrs	r3, r2
 800b7da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b7dc:	693b      	ldr	r3, [r7, #16]
 800b7de:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b7e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b7e4:	683b      	ldr	r3, [r7, #0]
 800b7e6:	689b      	ldr	r3, [r3, #8]
 800b7e8:	051b      	lsls	r3, r3, #20
 800b7ea:	693a      	ldr	r2, [r7, #16]
 800b7ec:	4313      	orrs	r3, r2
 800b7ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	4a13      	ldr	r2, [pc, #76]	; (800b840 <TIM_OC6_SetConfig+0xa0>)
 800b7f4:	4293      	cmp	r3, r2
 800b7f6:	d003      	beq.n	800b800 <TIM_OC6_SetConfig+0x60>
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	4a12      	ldr	r2, [pc, #72]	; (800b844 <TIM_OC6_SetConfig+0xa4>)
 800b7fc:	4293      	cmp	r3, r2
 800b7fe:	d109      	bne.n	800b814 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b800:	697b      	ldr	r3, [r7, #20]
 800b802:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b806:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b808:	683b      	ldr	r3, [r7, #0]
 800b80a:	695b      	ldr	r3, [r3, #20]
 800b80c:	029b      	lsls	r3, r3, #10
 800b80e:	697a      	ldr	r2, [r7, #20]
 800b810:	4313      	orrs	r3, r2
 800b812:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	697a      	ldr	r2, [r7, #20]
 800b818:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	68fa      	ldr	r2, [r7, #12]
 800b81e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b820:	683b      	ldr	r3, [r7, #0]
 800b822:	685a      	ldr	r2, [r3, #4]
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	693a      	ldr	r2, [r7, #16]
 800b82c:	621a      	str	r2, [r3, #32]
}
 800b82e:	bf00      	nop
 800b830:	371c      	adds	r7, #28
 800b832:	46bd      	mov	sp, r7
 800b834:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b838:	4770      	bx	lr
 800b83a:	bf00      	nop
 800b83c:	feff8fff 	.word	0xfeff8fff
 800b840:	40010000 	.word	0x40010000
 800b844:	40010400 	.word	0x40010400

0800b848 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800b848:	b580      	push	{r7, lr}
 800b84a:	b086      	sub	sp, #24
 800b84c:	af00      	add	r7, sp, #0
 800b84e:	6078      	str	r0, [r7, #4]
 800b850:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	689b      	ldr	r3, [r3, #8]
 800b858:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b85a:	697b      	ldr	r3, [r7, #20]
 800b85c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b860:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800b862:	683b      	ldr	r3, [r7, #0]
 800b864:	685b      	ldr	r3, [r3, #4]
 800b866:	697a      	ldr	r2, [r7, #20]
 800b868:	4313      	orrs	r3, r2
 800b86a:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800b86c:	697a      	ldr	r2, [r7, #20]
 800b86e:	4b39      	ldr	r3, [pc, #228]	; (800b954 <TIM_SlaveTimer_SetConfig+0x10c>)
 800b870:	4013      	ands	r3, r2
 800b872:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800b874:	683b      	ldr	r3, [r7, #0]
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	697a      	ldr	r2, [r7, #20]
 800b87a:	4313      	orrs	r3, r2
 800b87c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	697a      	ldr	r2, [r7, #20]
 800b884:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800b886:	683b      	ldr	r3, [r7, #0]
 800b888:	685b      	ldr	r3, [r3, #4]
 800b88a:	2b30      	cmp	r3, #48	; 0x30
 800b88c:	d05c      	beq.n	800b948 <TIM_SlaveTimer_SetConfig+0x100>
 800b88e:	2b30      	cmp	r3, #48	; 0x30
 800b890:	d806      	bhi.n	800b8a0 <TIM_SlaveTimer_SetConfig+0x58>
 800b892:	2b10      	cmp	r3, #16
 800b894:	d058      	beq.n	800b948 <TIM_SlaveTimer_SetConfig+0x100>
 800b896:	2b20      	cmp	r3, #32
 800b898:	d056      	beq.n	800b948 <TIM_SlaveTimer_SetConfig+0x100>
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d054      	beq.n	800b948 <TIM_SlaveTimer_SetConfig+0x100>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      break;
 800b89e:	e054      	b.n	800b94a <TIM_SlaveTimer_SetConfig+0x102>
  switch (sSlaveConfig->InputTrigger)
 800b8a0:	2b50      	cmp	r3, #80	; 0x50
 800b8a2:	d03d      	beq.n	800b920 <TIM_SlaveTimer_SetConfig+0xd8>
 800b8a4:	2b50      	cmp	r3, #80	; 0x50
 800b8a6:	d802      	bhi.n	800b8ae <TIM_SlaveTimer_SetConfig+0x66>
 800b8a8:	2b40      	cmp	r3, #64	; 0x40
 800b8aa:	d010      	beq.n	800b8ce <TIM_SlaveTimer_SetConfig+0x86>
      break;
 800b8ac:	e04d      	b.n	800b94a <TIM_SlaveTimer_SetConfig+0x102>
  switch (sSlaveConfig->InputTrigger)
 800b8ae:	2b60      	cmp	r3, #96	; 0x60
 800b8b0:	d040      	beq.n	800b934 <TIM_SlaveTimer_SetConfig+0xec>
 800b8b2:	2b70      	cmp	r3, #112	; 0x70
 800b8b4:	d000      	beq.n	800b8b8 <TIM_SlaveTimer_SetConfig+0x70>
      break;
 800b8b6:	e048      	b.n	800b94a <TIM_SlaveTimer_SetConfig+0x102>
      TIM_ETR_SetConfig(htim->Instance,
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	6818      	ldr	r0, [r3, #0]
 800b8bc:	683b      	ldr	r3, [r7, #0]
 800b8be:	68d9      	ldr	r1, [r3, #12]
 800b8c0:	683b      	ldr	r3, [r7, #0]
 800b8c2:	689a      	ldr	r2, [r3, #8]
 800b8c4:	683b      	ldr	r3, [r7, #0]
 800b8c6:	691b      	ldr	r3, [r3, #16]
 800b8c8:	f000 f8c0 	bl	800ba4c <TIM_ETR_SetConfig>
      break;
 800b8cc:	e03d      	b.n	800b94a <TIM_SlaveTimer_SetConfig+0x102>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800b8ce:	683b      	ldr	r3, [r7, #0]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	2b05      	cmp	r3, #5
 800b8d4:	d101      	bne.n	800b8da <TIM_SlaveTimer_SetConfig+0x92>
        return HAL_ERROR;
 800b8d6:	2301      	movs	r3, #1
 800b8d8:	e038      	b.n	800b94c <TIM_SlaveTimer_SetConfig+0x104>
      tmpccer = htim->Instance->CCER;
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	6a1b      	ldr	r3, [r3, #32]
 800b8e0:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	6a1a      	ldr	r2, [r3, #32]
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	f022 0201 	bic.w	r2, r2, #1
 800b8f0:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	699b      	ldr	r3, [r3, #24]
 800b8f8:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b900:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800b902:	683b      	ldr	r3, [r7, #0]
 800b904:	691b      	ldr	r3, [r3, #16]
 800b906:	011b      	lsls	r3, r3, #4
 800b908:	68fa      	ldr	r2, [r7, #12]
 800b90a:	4313      	orrs	r3, r2
 800b90c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	68fa      	ldr	r2, [r7, #12]
 800b914:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	693a      	ldr	r2, [r7, #16]
 800b91c:	621a      	str	r2, [r3, #32]
      break;
 800b91e:	e014      	b.n	800b94a <TIM_SlaveTimer_SetConfig+0x102>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	6818      	ldr	r0, [r3, #0]
 800b924:	683b      	ldr	r3, [r7, #0]
 800b926:	6899      	ldr	r1, [r3, #8]
 800b928:	683b      	ldr	r3, [r7, #0]
 800b92a:	691b      	ldr	r3, [r3, #16]
 800b92c:	461a      	mov	r2, r3
 800b92e:	f000 f813 	bl	800b958 <TIM_TI1_ConfigInputStage>
      break;
 800b932:	e00a      	b.n	800b94a <TIM_SlaveTimer_SetConfig+0x102>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	6818      	ldr	r0, [r3, #0]
 800b938:	683b      	ldr	r3, [r7, #0]
 800b93a:	6899      	ldr	r1, [r3, #8]
 800b93c:	683b      	ldr	r3, [r7, #0]
 800b93e:	691b      	ldr	r3, [r3, #16]
 800b940:	461a      	mov	r2, r3
 800b942:	f000 f838 	bl	800b9b6 <TIM_TI2_ConfigInputStage>
      break;
 800b946:	e000      	b.n	800b94a <TIM_SlaveTimer_SetConfig+0x102>
      break;
 800b948:	bf00      	nop
  }
  return HAL_OK;
 800b94a:	2300      	movs	r3, #0
}
 800b94c:	4618      	mov	r0, r3
 800b94e:	3718      	adds	r7, #24
 800b950:	46bd      	mov	sp, r7
 800b952:	bd80      	pop	{r7, pc}
 800b954:	fffefff8 	.word	0xfffefff8

0800b958 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b958:	b480      	push	{r7}
 800b95a:	b087      	sub	sp, #28
 800b95c:	af00      	add	r7, sp, #0
 800b95e:	60f8      	str	r0, [r7, #12]
 800b960:	60b9      	str	r1, [r7, #8]
 800b962:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	6a1b      	ldr	r3, [r3, #32]
 800b968:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	6a1b      	ldr	r3, [r3, #32]
 800b96e:	f023 0201 	bic.w	r2, r3, #1
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	699b      	ldr	r3, [r3, #24]
 800b97a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b97c:	693b      	ldr	r3, [r7, #16]
 800b97e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b982:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	011b      	lsls	r3, r3, #4
 800b988:	693a      	ldr	r2, [r7, #16]
 800b98a:	4313      	orrs	r3, r2
 800b98c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b98e:	697b      	ldr	r3, [r7, #20]
 800b990:	f023 030a 	bic.w	r3, r3, #10
 800b994:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b996:	697a      	ldr	r2, [r7, #20]
 800b998:	68bb      	ldr	r3, [r7, #8]
 800b99a:	4313      	orrs	r3, r2
 800b99c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	693a      	ldr	r2, [r7, #16]
 800b9a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	697a      	ldr	r2, [r7, #20]
 800b9a8:	621a      	str	r2, [r3, #32]
}
 800b9aa:	bf00      	nop
 800b9ac:	371c      	adds	r7, #28
 800b9ae:	46bd      	mov	sp, r7
 800b9b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9b4:	4770      	bx	lr

0800b9b6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b9b6:	b480      	push	{r7}
 800b9b8:	b087      	sub	sp, #28
 800b9ba:	af00      	add	r7, sp, #0
 800b9bc:	60f8      	str	r0, [r7, #12]
 800b9be:	60b9      	str	r1, [r7, #8]
 800b9c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	6a1b      	ldr	r3, [r3, #32]
 800b9c6:	f023 0210 	bic.w	r2, r3, #16
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	699b      	ldr	r3, [r3, #24]
 800b9d2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b9d4:	68fb      	ldr	r3, [r7, #12]
 800b9d6:	6a1b      	ldr	r3, [r3, #32]
 800b9d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b9da:	697b      	ldr	r3, [r7, #20]
 800b9dc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b9e0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	031b      	lsls	r3, r3, #12
 800b9e6:	697a      	ldr	r2, [r7, #20]
 800b9e8:	4313      	orrs	r3, r2
 800b9ea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b9ec:	693b      	ldr	r3, [r7, #16]
 800b9ee:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b9f2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b9f4:	68bb      	ldr	r3, [r7, #8]
 800b9f6:	011b      	lsls	r3, r3, #4
 800b9f8:	693a      	ldr	r2, [r7, #16]
 800b9fa:	4313      	orrs	r3, r2
 800b9fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b9fe:	68fb      	ldr	r3, [r7, #12]
 800ba00:	697a      	ldr	r2, [r7, #20]
 800ba02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	693a      	ldr	r2, [r7, #16]
 800ba08:	621a      	str	r2, [r3, #32]
}
 800ba0a:	bf00      	nop
 800ba0c:	371c      	adds	r7, #28
 800ba0e:	46bd      	mov	sp, r7
 800ba10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba14:	4770      	bx	lr

0800ba16 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ba16:	b480      	push	{r7}
 800ba18:	b085      	sub	sp, #20
 800ba1a:	af00      	add	r7, sp, #0
 800ba1c:	6078      	str	r0, [r7, #4]
 800ba1e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	689b      	ldr	r3, [r3, #8]
 800ba24:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ba2c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ba2e:	683a      	ldr	r2, [r7, #0]
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	4313      	orrs	r3, r2
 800ba34:	f043 0307 	orr.w	r3, r3, #7
 800ba38:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	68fa      	ldr	r2, [r7, #12]
 800ba3e:	609a      	str	r2, [r3, #8]
}
 800ba40:	bf00      	nop
 800ba42:	3714      	adds	r7, #20
 800ba44:	46bd      	mov	sp, r7
 800ba46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba4a:	4770      	bx	lr

0800ba4c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ba4c:	b480      	push	{r7}
 800ba4e:	b087      	sub	sp, #28
 800ba50:	af00      	add	r7, sp, #0
 800ba52:	60f8      	str	r0, [r7, #12]
 800ba54:	60b9      	str	r1, [r7, #8]
 800ba56:	607a      	str	r2, [r7, #4]
 800ba58:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	689b      	ldr	r3, [r3, #8]
 800ba5e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ba60:	697b      	ldr	r3, [r7, #20]
 800ba62:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ba66:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ba68:	683b      	ldr	r3, [r7, #0]
 800ba6a:	021a      	lsls	r2, r3, #8
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	431a      	orrs	r2, r3
 800ba70:	68bb      	ldr	r3, [r7, #8]
 800ba72:	4313      	orrs	r3, r2
 800ba74:	697a      	ldr	r2, [r7, #20]
 800ba76:	4313      	orrs	r3, r2
 800ba78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	697a      	ldr	r2, [r7, #20]
 800ba7e:	609a      	str	r2, [r3, #8]
}
 800ba80:	bf00      	nop
 800ba82:	371c      	adds	r7, #28
 800ba84:	46bd      	mov	sp, r7
 800ba86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba8a:	4770      	bx	lr

0800ba8c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ba8c:	b480      	push	{r7}
 800ba8e:	b085      	sub	sp, #20
 800ba90:	af00      	add	r7, sp, #0
 800ba92:	6078      	str	r0, [r7, #4]
 800ba94:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ba9c:	2b01      	cmp	r3, #1
 800ba9e:	d101      	bne.n	800baa4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800baa0:	2302      	movs	r3, #2
 800baa2:	e06d      	b.n	800bb80 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	2201      	movs	r2, #1
 800baa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	2202      	movs	r2, #2
 800bab0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	685b      	ldr	r3, [r3, #4]
 800baba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	689b      	ldr	r3, [r3, #8]
 800bac2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	4a30      	ldr	r2, [pc, #192]	; (800bb8c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800baca:	4293      	cmp	r3, r2
 800bacc:	d004      	beq.n	800bad8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	4a2f      	ldr	r2, [pc, #188]	; (800bb90 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800bad4:	4293      	cmp	r3, r2
 800bad6:	d108      	bne.n	800baea <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800bade:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800bae0:	683b      	ldr	r3, [r7, #0]
 800bae2:	685b      	ldr	r3, [r3, #4]
 800bae4:	68fa      	ldr	r2, [r7, #12]
 800bae6:	4313      	orrs	r3, r2
 800bae8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800baf0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800baf2:	683b      	ldr	r3, [r7, #0]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	68fa      	ldr	r2, [r7, #12]
 800baf8:	4313      	orrs	r3, r2
 800bafa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	68fa      	ldr	r2, [r7, #12]
 800bb02:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	4a20      	ldr	r2, [pc, #128]	; (800bb8c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800bb0a:	4293      	cmp	r3, r2
 800bb0c:	d022      	beq.n	800bb54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bb16:	d01d      	beq.n	800bb54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	4a1d      	ldr	r2, [pc, #116]	; (800bb94 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800bb1e:	4293      	cmp	r3, r2
 800bb20:	d018      	beq.n	800bb54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	4a1c      	ldr	r2, [pc, #112]	; (800bb98 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800bb28:	4293      	cmp	r3, r2
 800bb2a:	d013      	beq.n	800bb54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	4a1a      	ldr	r2, [pc, #104]	; (800bb9c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800bb32:	4293      	cmp	r3, r2
 800bb34:	d00e      	beq.n	800bb54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	4a15      	ldr	r2, [pc, #84]	; (800bb90 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800bb3c:	4293      	cmp	r3, r2
 800bb3e:	d009      	beq.n	800bb54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	4a16      	ldr	r2, [pc, #88]	; (800bba0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800bb46:	4293      	cmp	r3, r2
 800bb48:	d004      	beq.n	800bb54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	4a15      	ldr	r2, [pc, #84]	; (800bba4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800bb50:	4293      	cmp	r3, r2
 800bb52:	d10c      	bne.n	800bb6e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800bb54:	68bb      	ldr	r3, [r7, #8]
 800bb56:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bb5a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800bb5c:	683b      	ldr	r3, [r7, #0]
 800bb5e:	689b      	ldr	r3, [r3, #8]
 800bb60:	68ba      	ldr	r2, [r7, #8]
 800bb62:	4313      	orrs	r3, r2
 800bb64:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	68ba      	ldr	r2, [r7, #8]
 800bb6c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	2201      	movs	r2, #1
 800bb72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	2200      	movs	r2, #0
 800bb7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bb7e:	2300      	movs	r3, #0
}
 800bb80:	4618      	mov	r0, r3
 800bb82:	3714      	adds	r7, #20
 800bb84:	46bd      	mov	sp, r7
 800bb86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb8a:	4770      	bx	lr
 800bb8c:	40010000 	.word	0x40010000
 800bb90:	40010400 	.word	0x40010400
 800bb94:	40000400 	.word	0x40000400
 800bb98:	40000800 	.word	0x40000800
 800bb9c:	40000c00 	.word	0x40000c00
 800bba0:	40014000 	.word	0x40014000
 800bba4:	40001800 	.word	0x40001800

0800bba8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800bba8:	b480      	push	{r7}
 800bbaa:	b085      	sub	sp, #20
 800bbac:	af00      	add	r7, sp, #0
 800bbae:	6078      	str	r0, [r7, #4]
 800bbb0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800bbb2:	2300      	movs	r3, #0
 800bbb4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bbbc:	2b01      	cmp	r3, #1
 800bbbe:	d101      	bne.n	800bbc4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800bbc0:	2302      	movs	r3, #2
 800bbc2:	e065      	b.n	800bc90 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	2201      	movs	r2, #1
 800bbc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800bbcc:	68fb      	ldr	r3, [r7, #12]
 800bbce:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800bbd2:	683b      	ldr	r3, [r7, #0]
 800bbd4:	68db      	ldr	r3, [r3, #12]
 800bbd6:	4313      	orrs	r3, r2
 800bbd8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800bbe0:	683b      	ldr	r3, [r7, #0]
 800bbe2:	689b      	ldr	r3, [r3, #8]
 800bbe4:	4313      	orrs	r3, r2
 800bbe6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800bbee:	683b      	ldr	r3, [r7, #0]
 800bbf0:	685b      	ldr	r3, [r3, #4]
 800bbf2:	4313      	orrs	r3, r2
 800bbf4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800bbfc:	683b      	ldr	r3, [r7, #0]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	4313      	orrs	r3, r2
 800bc02:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800bc0a:	683b      	ldr	r3, [r7, #0]
 800bc0c:	691b      	ldr	r3, [r3, #16]
 800bc0e:	4313      	orrs	r3, r2
 800bc10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800bc18:	683b      	ldr	r3, [r7, #0]
 800bc1a:	695b      	ldr	r3, [r3, #20]
 800bc1c:	4313      	orrs	r3, r2
 800bc1e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800bc20:	68fb      	ldr	r3, [r7, #12]
 800bc22:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800bc26:	683b      	ldr	r3, [r7, #0]
 800bc28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bc2a:	4313      	orrs	r3, r2
 800bc2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800bc34:	683b      	ldr	r3, [r7, #0]
 800bc36:	699b      	ldr	r3, [r3, #24]
 800bc38:	041b      	lsls	r3, r3, #16
 800bc3a:	4313      	orrs	r3, r2
 800bc3c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	4a16      	ldr	r2, [pc, #88]	; (800bc9c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800bc44:	4293      	cmp	r3, r2
 800bc46:	d004      	beq.n	800bc52 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	4a14      	ldr	r2, [pc, #80]	; (800bca0 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800bc4e:	4293      	cmp	r3, r2
 800bc50:	d115      	bne.n	800bc7e <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800bc58:	683b      	ldr	r3, [r7, #0]
 800bc5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc5c:	051b      	lsls	r3, r3, #20
 800bc5e:	4313      	orrs	r3, r2
 800bc60:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800bc62:	68fb      	ldr	r3, [r7, #12]
 800bc64:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800bc68:	683b      	ldr	r3, [r7, #0]
 800bc6a:	69db      	ldr	r3, [r3, #28]
 800bc6c:	4313      	orrs	r3, r2
 800bc6e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800bc76:	683b      	ldr	r3, [r7, #0]
 800bc78:	6a1b      	ldr	r3, [r3, #32]
 800bc7a:	4313      	orrs	r3, r2
 800bc7c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	68fa      	ldr	r2, [r7, #12]
 800bc84:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	2200      	movs	r2, #0
 800bc8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bc8e:	2300      	movs	r3, #0
}
 800bc90:	4618      	mov	r0, r3
 800bc92:	3714      	adds	r7, #20
 800bc94:	46bd      	mov	sp, r7
 800bc96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc9a:	4770      	bx	lr
 800bc9c:	40010000 	.word	0x40010000
 800bca0:	40010400 	.word	0x40010400

0800bca4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800bca4:	b480      	push	{r7}
 800bca6:	b083      	sub	sp, #12
 800bca8:	af00      	add	r7, sp, #0
 800bcaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800bcac:	bf00      	nop
 800bcae:	370c      	adds	r7, #12
 800bcb0:	46bd      	mov	sp, r7
 800bcb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb6:	4770      	bx	lr

0800bcb8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800bcb8:	b480      	push	{r7}
 800bcba:	b083      	sub	sp, #12
 800bcbc:	af00      	add	r7, sp, #0
 800bcbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800bcc0:	bf00      	nop
 800bcc2:	370c      	adds	r7, #12
 800bcc4:	46bd      	mov	sp, r7
 800bcc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcca:	4770      	bx	lr

0800bccc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800bccc:	b480      	push	{r7}
 800bcce:	b083      	sub	sp, #12
 800bcd0:	af00      	add	r7, sp, #0
 800bcd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800bcd4:	bf00      	nop
 800bcd6:	370c      	adds	r7, #12
 800bcd8:	46bd      	mov	sp, r7
 800bcda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcde:	4770      	bx	lr

0800bce0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800bce0:	b580      	push	{r7, lr}
 800bce2:	b082      	sub	sp, #8
 800bce4:	af00      	add	r7, sp, #0
 800bce6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d101      	bne.n	800bcf2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800bcee:	2301      	movs	r3, #1
 800bcf0:	e040      	b.n	800bd74 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d106      	bne.n	800bd08 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	2200      	movs	r2, #0
 800bcfe:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800bd02:	6878      	ldr	r0, [r7, #4]
 800bd04:	f7f8 fde8 	bl	80048d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	2224      	movs	r2, #36	; 0x24
 800bd0c:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	681a      	ldr	r2, [r3, #0]
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	f022 0201 	bic.w	r2, r2, #1
 800bd1c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800bd1e:	6878      	ldr	r0, [r7, #4]
 800bd20:	f000 f82c 	bl	800bd7c <UART_SetConfig>
 800bd24:	4603      	mov	r3, r0
 800bd26:	2b01      	cmp	r3, #1
 800bd28:	d101      	bne.n	800bd2e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800bd2a:	2301      	movs	r3, #1
 800bd2c:	e022      	b.n	800bd74 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d002      	beq.n	800bd3c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800bd36:	6878      	ldr	r0, [r7, #4]
 800bd38:	f000 faca 	bl	800c2d0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	685a      	ldr	r2, [r3, #4]
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800bd4a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	689a      	ldr	r2, [r3, #8]
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800bd5a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	681a      	ldr	r2, [r3, #0]
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	f042 0201 	orr.w	r2, r2, #1
 800bd6a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800bd6c:	6878      	ldr	r0, [r7, #4]
 800bd6e:	f000 fb51 	bl	800c414 <UART_CheckIdleState>
 800bd72:	4603      	mov	r3, r0
}
 800bd74:	4618      	mov	r0, r3
 800bd76:	3708      	adds	r7, #8
 800bd78:	46bd      	mov	sp, r7
 800bd7a:	bd80      	pop	{r7, pc}

0800bd7c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bd7c:	b580      	push	{r7, lr}
 800bd7e:	b088      	sub	sp, #32
 800bd80:	af00      	add	r7, sp, #0
 800bd82:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800bd84:	2300      	movs	r3, #0
 800bd86:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 800bd88:	2300      	movs	r3, #0
 800bd8a:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	689a      	ldr	r2, [r3, #8]
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	691b      	ldr	r3, [r3, #16]
 800bd94:	431a      	orrs	r2, r3
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	695b      	ldr	r3, [r3, #20]
 800bd9a:	431a      	orrs	r2, r3
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	69db      	ldr	r3, [r3, #28]
 800bda0:	4313      	orrs	r3, r2
 800bda2:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	681a      	ldr	r2, [r3, #0]
 800bdaa:	4bb1      	ldr	r3, [pc, #708]	; (800c070 <UART_SetConfig+0x2f4>)
 800bdac:	4013      	ands	r3, r2
 800bdae:	687a      	ldr	r2, [r7, #4]
 800bdb0:	6812      	ldr	r2, [r2, #0]
 800bdb2:	6939      	ldr	r1, [r7, #16]
 800bdb4:	430b      	orrs	r3, r1
 800bdb6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	685b      	ldr	r3, [r3, #4]
 800bdbe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	68da      	ldr	r2, [r3, #12]
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	430a      	orrs	r2, r1
 800bdcc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	699b      	ldr	r3, [r3, #24]
 800bdd2:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	6a1b      	ldr	r3, [r3, #32]
 800bdd8:	693a      	ldr	r2, [r7, #16]
 800bdda:	4313      	orrs	r3, r2
 800bddc:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	689b      	ldr	r3, [r3, #8]
 800bde4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	693a      	ldr	r2, [r7, #16]
 800bdee:	430a      	orrs	r2, r1
 800bdf0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	4a9f      	ldr	r2, [pc, #636]	; (800c074 <UART_SetConfig+0x2f8>)
 800bdf8:	4293      	cmp	r3, r2
 800bdfa:	d121      	bne.n	800be40 <UART_SetConfig+0xc4>
 800bdfc:	4b9e      	ldr	r3, [pc, #632]	; (800c078 <UART_SetConfig+0x2fc>)
 800bdfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800be02:	f003 0303 	and.w	r3, r3, #3
 800be06:	2b03      	cmp	r3, #3
 800be08:	d816      	bhi.n	800be38 <UART_SetConfig+0xbc>
 800be0a:	a201      	add	r2, pc, #4	; (adr r2, 800be10 <UART_SetConfig+0x94>)
 800be0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be10:	0800be21 	.word	0x0800be21
 800be14:	0800be2d 	.word	0x0800be2d
 800be18:	0800be27 	.word	0x0800be27
 800be1c:	0800be33 	.word	0x0800be33
 800be20:	2301      	movs	r3, #1
 800be22:	77fb      	strb	r3, [r7, #31]
 800be24:	e151      	b.n	800c0ca <UART_SetConfig+0x34e>
 800be26:	2302      	movs	r3, #2
 800be28:	77fb      	strb	r3, [r7, #31]
 800be2a:	e14e      	b.n	800c0ca <UART_SetConfig+0x34e>
 800be2c:	2304      	movs	r3, #4
 800be2e:	77fb      	strb	r3, [r7, #31]
 800be30:	e14b      	b.n	800c0ca <UART_SetConfig+0x34e>
 800be32:	2308      	movs	r3, #8
 800be34:	77fb      	strb	r3, [r7, #31]
 800be36:	e148      	b.n	800c0ca <UART_SetConfig+0x34e>
 800be38:	2310      	movs	r3, #16
 800be3a:	77fb      	strb	r3, [r7, #31]
 800be3c:	bf00      	nop
 800be3e:	e144      	b.n	800c0ca <UART_SetConfig+0x34e>
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	4a8d      	ldr	r2, [pc, #564]	; (800c07c <UART_SetConfig+0x300>)
 800be46:	4293      	cmp	r3, r2
 800be48:	d134      	bne.n	800beb4 <UART_SetConfig+0x138>
 800be4a:	4b8b      	ldr	r3, [pc, #556]	; (800c078 <UART_SetConfig+0x2fc>)
 800be4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800be50:	f003 030c 	and.w	r3, r3, #12
 800be54:	2b0c      	cmp	r3, #12
 800be56:	d829      	bhi.n	800beac <UART_SetConfig+0x130>
 800be58:	a201      	add	r2, pc, #4	; (adr r2, 800be60 <UART_SetConfig+0xe4>)
 800be5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be5e:	bf00      	nop
 800be60:	0800be95 	.word	0x0800be95
 800be64:	0800bead 	.word	0x0800bead
 800be68:	0800bead 	.word	0x0800bead
 800be6c:	0800bead 	.word	0x0800bead
 800be70:	0800bea1 	.word	0x0800bea1
 800be74:	0800bead 	.word	0x0800bead
 800be78:	0800bead 	.word	0x0800bead
 800be7c:	0800bead 	.word	0x0800bead
 800be80:	0800be9b 	.word	0x0800be9b
 800be84:	0800bead 	.word	0x0800bead
 800be88:	0800bead 	.word	0x0800bead
 800be8c:	0800bead 	.word	0x0800bead
 800be90:	0800bea7 	.word	0x0800bea7
 800be94:	2300      	movs	r3, #0
 800be96:	77fb      	strb	r3, [r7, #31]
 800be98:	e117      	b.n	800c0ca <UART_SetConfig+0x34e>
 800be9a:	2302      	movs	r3, #2
 800be9c:	77fb      	strb	r3, [r7, #31]
 800be9e:	e114      	b.n	800c0ca <UART_SetConfig+0x34e>
 800bea0:	2304      	movs	r3, #4
 800bea2:	77fb      	strb	r3, [r7, #31]
 800bea4:	e111      	b.n	800c0ca <UART_SetConfig+0x34e>
 800bea6:	2308      	movs	r3, #8
 800bea8:	77fb      	strb	r3, [r7, #31]
 800beaa:	e10e      	b.n	800c0ca <UART_SetConfig+0x34e>
 800beac:	2310      	movs	r3, #16
 800beae:	77fb      	strb	r3, [r7, #31]
 800beb0:	bf00      	nop
 800beb2:	e10a      	b.n	800c0ca <UART_SetConfig+0x34e>
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	681b      	ldr	r3, [r3, #0]
 800beb8:	4a71      	ldr	r2, [pc, #452]	; (800c080 <UART_SetConfig+0x304>)
 800beba:	4293      	cmp	r3, r2
 800bebc:	d120      	bne.n	800bf00 <UART_SetConfig+0x184>
 800bebe:	4b6e      	ldr	r3, [pc, #440]	; (800c078 <UART_SetConfig+0x2fc>)
 800bec0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bec4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800bec8:	2b10      	cmp	r3, #16
 800beca:	d00f      	beq.n	800beec <UART_SetConfig+0x170>
 800becc:	2b10      	cmp	r3, #16
 800bece:	d802      	bhi.n	800bed6 <UART_SetConfig+0x15a>
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d005      	beq.n	800bee0 <UART_SetConfig+0x164>
 800bed4:	e010      	b.n	800bef8 <UART_SetConfig+0x17c>
 800bed6:	2b20      	cmp	r3, #32
 800bed8:	d005      	beq.n	800bee6 <UART_SetConfig+0x16a>
 800beda:	2b30      	cmp	r3, #48	; 0x30
 800bedc:	d009      	beq.n	800bef2 <UART_SetConfig+0x176>
 800bede:	e00b      	b.n	800bef8 <UART_SetConfig+0x17c>
 800bee0:	2300      	movs	r3, #0
 800bee2:	77fb      	strb	r3, [r7, #31]
 800bee4:	e0f1      	b.n	800c0ca <UART_SetConfig+0x34e>
 800bee6:	2302      	movs	r3, #2
 800bee8:	77fb      	strb	r3, [r7, #31]
 800beea:	e0ee      	b.n	800c0ca <UART_SetConfig+0x34e>
 800beec:	2304      	movs	r3, #4
 800beee:	77fb      	strb	r3, [r7, #31]
 800bef0:	e0eb      	b.n	800c0ca <UART_SetConfig+0x34e>
 800bef2:	2308      	movs	r3, #8
 800bef4:	77fb      	strb	r3, [r7, #31]
 800bef6:	e0e8      	b.n	800c0ca <UART_SetConfig+0x34e>
 800bef8:	2310      	movs	r3, #16
 800befa:	77fb      	strb	r3, [r7, #31]
 800befc:	bf00      	nop
 800befe:	e0e4      	b.n	800c0ca <UART_SetConfig+0x34e>
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	4a5f      	ldr	r2, [pc, #380]	; (800c084 <UART_SetConfig+0x308>)
 800bf06:	4293      	cmp	r3, r2
 800bf08:	d120      	bne.n	800bf4c <UART_SetConfig+0x1d0>
 800bf0a:	4b5b      	ldr	r3, [pc, #364]	; (800c078 <UART_SetConfig+0x2fc>)
 800bf0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bf10:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800bf14:	2b40      	cmp	r3, #64	; 0x40
 800bf16:	d00f      	beq.n	800bf38 <UART_SetConfig+0x1bc>
 800bf18:	2b40      	cmp	r3, #64	; 0x40
 800bf1a:	d802      	bhi.n	800bf22 <UART_SetConfig+0x1a6>
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d005      	beq.n	800bf2c <UART_SetConfig+0x1b0>
 800bf20:	e010      	b.n	800bf44 <UART_SetConfig+0x1c8>
 800bf22:	2b80      	cmp	r3, #128	; 0x80
 800bf24:	d005      	beq.n	800bf32 <UART_SetConfig+0x1b6>
 800bf26:	2bc0      	cmp	r3, #192	; 0xc0
 800bf28:	d009      	beq.n	800bf3e <UART_SetConfig+0x1c2>
 800bf2a:	e00b      	b.n	800bf44 <UART_SetConfig+0x1c8>
 800bf2c:	2300      	movs	r3, #0
 800bf2e:	77fb      	strb	r3, [r7, #31]
 800bf30:	e0cb      	b.n	800c0ca <UART_SetConfig+0x34e>
 800bf32:	2302      	movs	r3, #2
 800bf34:	77fb      	strb	r3, [r7, #31]
 800bf36:	e0c8      	b.n	800c0ca <UART_SetConfig+0x34e>
 800bf38:	2304      	movs	r3, #4
 800bf3a:	77fb      	strb	r3, [r7, #31]
 800bf3c:	e0c5      	b.n	800c0ca <UART_SetConfig+0x34e>
 800bf3e:	2308      	movs	r3, #8
 800bf40:	77fb      	strb	r3, [r7, #31]
 800bf42:	e0c2      	b.n	800c0ca <UART_SetConfig+0x34e>
 800bf44:	2310      	movs	r3, #16
 800bf46:	77fb      	strb	r3, [r7, #31]
 800bf48:	bf00      	nop
 800bf4a:	e0be      	b.n	800c0ca <UART_SetConfig+0x34e>
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	4a4d      	ldr	r2, [pc, #308]	; (800c088 <UART_SetConfig+0x30c>)
 800bf52:	4293      	cmp	r3, r2
 800bf54:	d124      	bne.n	800bfa0 <UART_SetConfig+0x224>
 800bf56:	4b48      	ldr	r3, [pc, #288]	; (800c078 <UART_SetConfig+0x2fc>)
 800bf58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bf5c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bf60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bf64:	d012      	beq.n	800bf8c <UART_SetConfig+0x210>
 800bf66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bf6a:	d802      	bhi.n	800bf72 <UART_SetConfig+0x1f6>
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d007      	beq.n	800bf80 <UART_SetConfig+0x204>
 800bf70:	e012      	b.n	800bf98 <UART_SetConfig+0x21c>
 800bf72:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bf76:	d006      	beq.n	800bf86 <UART_SetConfig+0x20a>
 800bf78:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bf7c:	d009      	beq.n	800bf92 <UART_SetConfig+0x216>
 800bf7e:	e00b      	b.n	800bf98 <UART_SetConfig+0x21c>
 800bf80:	2300      	movs	r3, #0
 800bf82:	77fb      	strb	r3, [r7, #31]
 800bf84:	e0a1      	b.n	800c0ca <UART_SetConfig+0x34e>
 800bf86:	2302      	movs	r3, #2
 800bf88:	77fb      	strb	r3, [r7, #31]
 800bf8a:	e09e      	b.n	800c0ca <UART_SetConfig+0x34e>
 800bf8c:	2304      	movs	r3, #4
 800bf8e:	77fb      	strb	r3, [r7, #31]
 800bf90:	e09b      	b.n	800c0ca <UART_SetConfig+0x34e>
 800bf92:	2308      	movs	r3, #8
 800bf94:	77fb      	strb	r3, [r7, #31]
 800bf96:	e098      	b.n	800c0ca <UART_SetConfig+0x34e>
 800bf98:	2310      	movs	r3, #16
 800bf9a:	77fb      	strb	r3, [r7, #31]
 800bf9c:	bf00      	nop
 800bf9e:	e094      	b.n	800c0ca <UART_SetConfig+0x34e>
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	4a39      	ldr	r2, [pc, #228]	; (800c08c <UART_SetConfig+0x310>)
 800bfa6:	4293      	cmp	r3, r2
 800bfa8:	d124      	bne.n	800bff4 <UART_SetConfig+0x278>
 800bfaa:	4b33      	ldr	r3, [pc, #204]	; (800c078 <UART_SetConfig+0x2fc>)
 800bfac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bfb0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800bfb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bfb8:	d012      	beq.n	800bfe0 <UART_SetConfig+0x264>
 800bfba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bfbe:	d802      	bhi.n	800bfc6 <UART_SetConfig+0x24a>
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d007      	beq.n	800bfd4 <UART_SetConfig+0x258>
 800bfc4:	e012      	b.n	800bfec <UART_SetConfig+0x270>
 800bfc6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bfca:	d006      	beq.n	800bfda <UART_SetConfig+0x25e>
 800bfcc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800bfd0:	d009      	beq.n	800bfe6 <UART_SetConfig+0x26a>
 800bfd2:	e00b      	b.n	800bfec <UART_SetConfig+0x270>
 800bfd4:	2301      	movs	r3, #1
 800bfd6:	77fb      	strb	r3, [r7, #31]
 800bfd8:	e077      	b.n	800c0ca <UART_SetConfig+0x34e>
 800bfda:	2302      	movs	r3, #2
 800bfdc:	77fb      	strb	r3, [r7, #31]
 800bfde:	e074      	b.n	800c0ca <UART_SetConfig+0x34e>
 800bfe0:	2304      	movs	r3, #4
 800bfe2:	77fb      	strb	r3, [r7, #31]
 800bfe4:	e071      	b.n	800c0ca <UART_SetConfig+0x34e>
 800bfe6:	2308      	movs	r3, #8
 800bfe8:	77fb      	strb	r3, [r7, #31]
 800bfea:	e06e      	b.n	800c0ca <UART_SetConfig+0x34e>
 800bfec:	2310      	movs	r3, #16
 800bfee:	77fb      	strb	r3, [r7, #31]
 800bff0:	bf00      	nop
 800bff2:	e06a      	b.n	800c0ca <UART_SetConfig+0x34e>
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	4a25      	ldr	r2, [pc, #148]	; (800c090 <UART_SetConfig+0x314>)
 800bffa:	4293      	cmp	r3, r2
 800bffc:	d124      	bne.n	800c048 <UART_SetConfig+0x2cc>
 800bffe:	4b1e      	ldr	r3, [pc, #120]	; (800c078 <UART_SetConfig+0x2fc>)
 800c000:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c004:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800c008:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c00c:	d012      	beq.n	800c034 <UART_SetConfig+0x2b8>
 800c00e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c012:	d802      	bhi.n	800c01a <UART_SetConfig+0x29e>
 800c014:	2b00      	cmp	r3, #0
 800c016:	d007      	beq.n	800c028 <UART_SetConfig+0x2ac>
 800c018:	e012      	b.n	800c040 <UART_SetConfig+0x2c4>
 800c01a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c01e:	d006      	beq.n	800c02e <UART_SetConfig+0x2b2>
 800c020:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800c024:	d009      	beq.n	800c03a <UART_SetConfig+0x2be>
 800c026:	e00b      	b.n	800c040 <UART_SetConfig+0x2c4>
 800c028:	2300      	movs	r3, #0
 800c02a:	77fb      	strb	r3, [r7, #31]
 800c02c:	e04d      	b.n	800c0ca <UART_SetConfig+0x34e>
 800c02e:	2302      	movs	r3, #2
 800c030:	77fb      	strb	r3, [r7, #31]
 800c032:	e04a      	b.n	800c0ca <UART_SetConfig+0x34e>
 800c034:	2304      	movs	r3, #4
 800c036:	77fb      	strb	r3, [r7, #31]
 800c038:	e047      	b.n	800c0ca <UART_SetConfig+0x34e>
 800c03a:	2308      	movs	r3, #8
 800c03c:	77fb      	strb	r3, [r7, #31]
 800c03e:	e044      	b.n	800c0ca <UART_SetConfig+0x34e>
 800c040:	2310      	movs	r3, #16
 800c042:	77fb      	strb	r3, [r7, #31]
 800c044:	bf00      	nop
 800c046:	e040      	b.n	800c0ca <UART_SetConfig+0x34e>
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	4a11      	ldr	r2, [pc, #68]	; (800c094 <UART_SetConfig+0x318>)
 800c04e:	4293      	cmp	r3, r2
 800c050:	d139      	bne.n	800c0c6 <UART_SetConfig+0x34a>
 800c052:	4b09      	ldr	r3, [pc, #36]	; (800c078 <UART_SetConfig+0x2fc>)
 800c054:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c058:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800c05c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c060:	d027      	beq.n	800c0b2 <UART_SetConfig+0x336>
 800c062:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c066:	d817      	bhi.n	800c098 <UART_SetConfig+0x31c>
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d01c      	beq.n	800c0a6 <UART_SetConfig+0x32a>
 800c06c:	e027      	b.n	800c0be <UART_SetConfig+0x342>
 800c06e:	bf00      	nop
 800c070:	efff69f3 	.word	0xefff69f3
 800c074:	40011000 	.word	0x40011000
 800c078:	40023800 	.word	0x40023800
 800c07c:	40004400 	.word	0x40004400
 800c080:	40004800 	.word	0x40004800
 800c084:	40004c00 	.word	0x40004c00
 800c088:	40005000 	.word	0x40005000
 800c08c:	40011400 	.word	0x40011400
 800c090:	40007800 	.word	0x40007800
 800c094:	40007c00 	.word	0x40007c00
 800c098:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c09c:	d006      	beq.n	800c0ac <UART_SetConfig+0x330>
 800c09e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800c0a2:	d009      	beq.n	800c0b8 <UART_SetConfig+0x33c>
 800c0a4:	e00b      	b.n	800c0be <UART_SetConfig+0x342>
 800c0a6:	2300      	movs	r3, #0
 800c0a8:	77fb      	strb	r3, [r7, #31]
 800c0aa:	e00e      	b.n	800c0ca <UART_SetConfig+0x34e>
 800c0ac:	2302      	movs	r3, #2
 800c0ae:	77fb      	strb	r3, [r7, #31]
 800c0b0:	e00b      	b.n	800c0ca <UART_SetConfig+0x34e>
 800c0b2:	2304      	movs	r3, #4
 800c0b4:	77fb      	strb	r3, [r7, #31]
 800c0b6:	e008      	b.n	800c0ca <UART_SetConfig+0x34e>
 800c0b8:	2308      	movs	r3, #8
 800c0ba:	77fb      	strb	r3, [r7, #31]
 800c0bc:	e005      	b.n	800c0ca <UART_SetConfig+0x34e>
 800c0be:	2310      	movs	r3, #16
 800c0c0:	77fb      	strb	r3, [r7, #31]
 800c0c2:	bf00      	nop
 800c0c4:	e001      	b.n	800c0ca <UART_SetConfig+0x34e>
 800c0c6:	2310      	movs	r3, #16
 800c0c8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	69db      	ldr	r3, [r3, #28]
 800c0ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c0d2:	d17f      	bne.n	800c1d4 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 800c0d4:	7ffb      	ldrb	r3, [r7, #31]
 800c0d6:	2b08      	cmp	r3, #8
 800c0d8:	d85c      	bhi.n	800c194 <UART_SetConfig+0x418>
 800c0da:	a201      	add	r2, pc, #4	; (adr r2, 800c0e0 <UART_SetConfig+0x364>)
 800c0dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0e0:	0800c105 	.word	0x0800c105
 800c0e4:	0800c125 	.word	0x0800c125
 800c0e8:	0800c145 	.word	0x0800c145
 800c0ec:	0800c195 	.word	0x0800c195
 800c0f0:	0800c15d 	.word	0x0800c15d
 800c0f4:	0800c195 	.word	0x0800c195
 800c0f8:	0800c195 	.word	0x0800c195
 800c0fc:	0800c195 	.word	0x0800c195
 800c100:	0800c17d 	.word	0x0800c17d
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c104:	f7fd fb78 	bl	80097f8 <HAL_RCC_GetPCLK1Freq>
 800c108:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	005a      	lsls	r2, r3, #1
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	685b      	ldr	r3, [r3, #4]
 800c112:	085b      	lsrs	r3, r3, #1
 800c114:	441a      	add	r2, r3
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	685b      	ldr	r3, [r3, #4]
 800c11a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c11e:	b29b      	uxth	r3, r3
 800c120:	61bb      	str	r3, [r7, #24]
        break;
 800c122:	e03a      	b.n	800c19a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c124:	f7fd fb7c 	bl	8009820 <HAL_RCC_GetPCLK2Freq>
 800c128:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	005a      	lsls	r2, r3, #1
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	685b      	ldr	r3, [r3, #4]
 800c132:	085b      	lsrs	r3, r3, #1
 800c134:	441a      	add	r2, r3
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	685b      	ldr	r3, [r3, #4]
 800c13a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c13e:	b29b      	uxth	r3, r3
 800c140:	61bb      	str	r3, [r7, #24]
        break;
 800c142:	e02a      	b.n	800c19a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	685b      	ldr	r3, [r3, #4]
 800c148:	085a      	lsrs	r2, r3, #1
 800c14a:	4b5f      	ldr	r3, [pc, #380]	; (800c2c8 <UART_SetConfig+0x54c>)
 800c14c:	4413      	add	r3, r2
 800c14e:	687a      	ldr	r2, [r7, #4]
 800c150:	6852      	ldr	r2, [r2, #4]
 800c152:	fbb3 f3f2 	udiv	r3, r3, r2
 800c156:	b29b      	uxth	r3, r3
 800c158:	61bb      	str	r3, [r7, #24]
        break;
 800c15a:	e01e      	b.n	800c19a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c15c:	f7fd fa8e 	bl	800967c <HAL_RCC_GetSysClockFreq>
 800c160:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800c162:	68fb      	ldr	r3, [r7, #12]
 800c164:	005a      	lsls	r2, r3, #1
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	685b      	ldr	r3, [r3, #4]
 800c16a:	085b      	lsrs	r3, r3, #1
 800c16c:	441a      	add	r2, r3
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	685b      	ldr	r3, [r3, #4]
 800c172:	fbb2 f3f3 	udiv	r3, r2, r3
 800c176:	b29b      	uxth	r3, r3
 800c178:	61bb      	str	r3, [r7, #24]
        break;
 800c17a:	e00e      	b.n	800c19a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	685b      	ldr	r3, [r3, #4]
 800c180:	085b      	lsrs	r3, r3, #1
 800c182:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	685b      	ldr	r3, [r3, #4]
 800c18a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c18e:	b29b      	uxth	r3, r3
 800c190:	61bb      	str	r3, [r7, #24]
        break;
 800c192:	e002      	b.n	800c19a <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 800c194:	2301      	movs	r3, #1
 800c196:	75fb      	strb	r3, [r7, #23]
        break;
 800c198:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c19a:	69bb      	ldr	r3, [r7, #24]
 800c19c:	2b0f      	cmp	r3, #15
 800c19e:	d916      	bls.n	800c1ce <UART_SetConfig+0x452>
 800c1a0:	69bb      	ldr	r3, [r7, #24]
 800c1a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c1a6:	d212      	bcs.n	800c1ce <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c1a8:	69bb      	ldr	r3, [r7, #24]
 800c1aa:	b29b      	uxth	r3, r3
 800c1ac:	f023 030f 	bic.w	r3, r3, #15
 800c1b0:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c1b2:	69bb      	ldr	r3, [r7, #24]
 800c1b4:	085b      	lsrs	r3, r3, #1
 800c1b6:	b29b      	uxth	r3, r3
 800c1b8:	f003 0307 	and.w	r3, r3, #7
 800c1bc:	b29a      	uxth	r2, r3
 800c1be:	897b      	ldrh	r3, [r7, #10]
 800c1c0:	4313      	orrs	r3, r2
 800c1c2:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	897a      	ldrh	r2, [r7, #10]
 800c1ca:	60da      	str	r2, [r3, #12]
 800c1cc:	e070      	b.n	800c2b0 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800c1ce:	2301      	movs	r3, #1
 800c1d0:	75fb      	strb	r3, [r7, #23]
 800c1d2:	e06d      	b.n	800c2b0 <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 800c1d4:	7ffb      	ldrb	r3, [r7, #31]
 800c1d6:	2b08      	cmp	r3, #8
 800c1d8:	d859      	bhi.n	800c28e <UART_SetConfig+0x512>
 800c1da:	a201      	add	r2, pc, #4	; (adr r2, 800c1e0 <UART_SetConfig+0x464>)
 800c1dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1e0:	0800c205 	.word	0x0800c205
 800c1e4:	0800c223 	.word	0x0800c223
 800c1e8:	0800c241 	.word	0x0800c241
 800c1ec:	0800c28f 	.word	0x0800c28f
 800c1f0:	0800c259 	.word	0x0800c259
 800c1f4:	0800c28f 	.word	0x0800c28f
 800c1f8:	0800c28f 	.word	0x0800c28f
 800c1fc:	0800c28f 	.word	0x0800c28f
 800c200:	0800c277 	.word	0x0800c277
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c204:	f7fd faf8 	bl	80097f8 <HAL_RCC_GetPCLK1Freq>
 800c208:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	685b      	ldr	r3, [r3, #4]
 800c20e:	085a      	lsrs	r2, r3, #1
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	441a      	add	r2, r3
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	685b      	ldr	r3, [r3, #4]
 800c218:	fbb2 f3f3 	udiv	r3, r2, r3
 800c21c:	b29b      	uxth	r3, r3
 800c21e:	61bb      	str	r3, [r7, #24]
        break;
 800c220:	e038      	b.n	800c294 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c222:	f7fd fafd 	bl	8009820 <HAL_RCC_GetPCLK2Freq>
 800c226:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	685b      	ldr	r3, [r3, #4]
 800c22c:	085a      	lsrs	r2, r3, #1
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	441a      	add	r2, r3
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	685b      	ldr	r3, [r3, #4]
 800c236:	fbb2 f3f3 	udiv	r3, r2, r3
 800c23a:	b29b      	uxth	r3, r3
 800c23c:	61bb      	str	r3, [r7, #24]
        break;
 800c23e:	e029      	b.n	800c294 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	685b      	ldr	r3, [r3, #4]
 800c244:	085a      	lsrs	r2, r3, #1
 800c246:	4b21      	ldr	r3, [pc, #132]	; (800c2cc <UART_SetConfig+0x550>)
 800c248:	4413      	add	r3, r2
 800c24a:	687a      	ldr	r2, [r7, #4]
 800c24c:	6852      	ldr	r2, [r2, #4]
 800c24e:	fbb3 f3f2 	udiv	r3, r3, r2
 800c252:	b29b      	uxth	r3, r3
 800c254:	61bb      	str	r3, [r7, #24]
        break;
 800c256:	e01d      	b.n	800c294 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c258:	f7fd fa10 	bl	800967c <HAL_RCC_GetSysClockFreq>
 800c25c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	685b      	ldr	r3, [r3, #4]
 800c262:	085a      	lsrs	r2, r3, #1
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	441a      	add	r2, r3
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	685b      	ldr	r3, [r3, #4]
 800c26c:	fbb2 f3f3 	udiv	r3, r2, r3
 800c270:	b29b      	uxth	r3, r3
 800c272:	61bb      	str	r3, [r7, #24]
        break;
 800c274:	e00e      	b.n	800c294 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	685b      	ldr	r3, [r3, #4]
 800c27a:	085b      	lsrs	r3, r3, #1
 800c27c:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	685b      	ldr	r3, [r3, #4]
 800c284:	fbb2 f3f3 	udiv	r3, r2, r3
 800c288:	b29b      	uxth	r3, r3
 800c28a:	61bb      	str	r3, [r7, #24]
        break;
 800c28c:	e002      	b.n	800c294 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 800c28e:	2301      	movs	r3, #1
 800c290:	75fb      	strb	r3, [r7, #23]
        break;
 800c292:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c294:	69bb      	ldr	r3, [r7, #24]
 800c296:	2b0f      	cmp	r3, #15
 800c298:	d908      	bls.n	800c2ac <UART_SetConfig+0x530>
 800c29a:	69bb      	ldr	r3, [r7, #24]
 800c29c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c2a0:	d204      	bcs.n	800c2ac <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	69ba      	ldr	r2, [r7, #24]
 800c2a8:	60da      	str	r2, [r3, #12]
 800c2aa:	e001      	b.n	800c2b0 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800c2ac:	2301      	movs	r3, #1
 800c2ae:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	2200      	movs	r2, #0
 800c2b4:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	2200      	movs	r2, #0
 800c2ba:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800c2bc:	7dfb      	ldrb	r3, [r7, #23]
}
 800c2be:	4618      	mov	r0, r3
 800c2c0:	3720      	adds	r7, #32
 800c2c2:	46bd      	mov	sp, r7
 800c2c4:	bd80      	pop	{r7, pc}
 800c2c6:	bf00      	nop
 800c2c8:	01e84800 	.word	0x01e84800
 800c2cc:	00f42400 	.word	0x00f42400

0800c2d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c2d0:	b480      	push	{r7}
 800c2d2:	b083      	sub	sp, #12
 800c2d4:	af00      	add	r7, sp, #0
 800c2d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2dc:	f003 0301 	and.w	r3, r3, #1
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d00a      	beq.n	800c2fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	685b      	ldr	r3, [r3, #4]
 800c2ea:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	430a      	orrs	r2, r1
 800c2f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2fe:	f003 0302 	and.w	r3, r3, #2
 800c302:	2b00      	cmp	r3, #0
 800c304:	d00a      	beq.n	800c31c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	685b      	ldr	r3, [r3, #4]
 800c30c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	430a      	orrs	r2, r1
 800c31a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c320:	f003 0304 	and.w	r3, r3, #4
 800c324:	2b00      	cmp	r3, #0
 800c326:	d00a      	beq.n	800c33e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	681b      	ldr	r3, [r3, #0]
 800c32c:	685b      	ldr	r3, [r3, #4]
 800c32e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	681b      	ldr	r3, [r3, #0]
 800c33a:	430a      	orrs	r2, r1
 800c33c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c342:	f003 0308 	and.w	r3, r3, #8
 800c346:	2b00      	cmp	r3, #0
 800c348:	d00a      	beq.n	800c360 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	681b      	ldr	r3, [r3, #0]
 800c34e:	685b      	ldr	r3, [r3, #4]
 800c350:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	430a      	orrs	r2, r1
 800c35e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c364:	f003 0310 	and.w	r3, r3, #16
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d00a      	beq.n	800c382 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	689b      	ldr	r3, [r3, #8]
 800c372:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	430a      	orrs	r2, r1
 800c380:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c386:	f003 0320 	and.w	r3, r3, #32
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d00a      	beq.n	800c3a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	689b      	ldr	r3, [r3, #8]
 800c394:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	430a      	orrs	r2, r1
 800c3a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c3a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d01a      	beq.n	800c3e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	685b      	ldr	r3, [r3, #4]
 800c3b6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	430a      	orrs	r2, r1
 800c3c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c3ce:	d10a      	bne.n	800c3e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	685b      	ldr	r3, [r3, #4]
 800c3d6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	430a      	orrs	r2, r1
 800c3e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c3ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d00a      	beq.n	800c408 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	685b      	ldr	r3, [r3, #4]
 800c3f8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	430a      	orrs	r2, r1
 800c406:	605a      	str	r2, [r3, #4]
  }
}
 800c408:	bf00      	nop
 800c40a:	370c      	adds	r7, #12
 800c40c:	46bd      	mov	sp, r7
 800c40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c412:	4770      	bx	lr

0800c414 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c414:	b580      	push	{r7, lr}
 800c416:	b086      	sub	sp, #24
 800c418:	af02      	add	r7, sp, #8
 800c41a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	2200      	movs	r2, #0
 800c420:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800c422:	f7f8 fd4f 	bl	8004ec4 <HAL_GetTick>
 800c426:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	f003 0308 	and.w	r3, r3, #8
 800c432:	2b08      	cmp	r3, #8
 800c434:	d10e      	bne.n	800c454 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c436:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c43a:	9300      	str	r3, [sp, #0]
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	2200      	movs	r2, #0
 800c440:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800c444:	6878      	ldr	r0, [r7, #4]
 800c446:	f000 f814 	bl	800c472 <UART_WaitOnFlagUntilTimeout>
 800c44a:	4603      	mov	r3, r0
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d001      	beq.n	800c454 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c450:	2303      	movs	r3, #3
 800c452:	e00a      	b.n	800c46a <UART_CheckIdleState+0x56>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	2220      	movs	r2, #32
 800c458:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	2220      	movs	r2, #32
 800c45e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	2200      	movs	r2, #0
 800c464:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800c468:	2300      	movs	r3, #0
}
 800c46a:	4618      	mov	r0, r3
 800c46c:	3710      	adds	r7, #16
 800c46e:	46bd      	mov	sp, r7
 800c470:	bd80      	pop	{r7, pc}

0800c472 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c472:	b580      	push	{r7, lr}
 800c474:	b084      	sub	sp, #16
 800c476:	af00      	add	r7, sp, #0
 800c478:	60f8      	str	r0, [r7, #12]
 800c47a:	60b9      	str	r1, [r7, #8]
 800c47c:	603b      	str	r3, [r7, #0]
 800c47e:	4613      	mov	r3, r2
 800c480:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c482:	e05d      	b.n	800c540 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c484:	69bb      	ldr	r3, [r7, #24]
 800c486:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c48a:	d059      	beq.n	800c540 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c48c:	f7f8 fd1a 	bl	8004ec4 <HAL_GetTick>
 800c490:	4602      	mov	r2, r0
 800c492:	683b      	ldr	r3, [r7, #0]
 800c494:	1ad3      	subs	r3, r2, r3
 800c496:	69ba      	ldr	r2, [r7, #24]
 800c498:	429a      	cmp	r2, r3
 800c49a:	d302      	bcc.n	800c4a2 <UART_WaitOnFlagUntilTimeout+0x30>
 800c49c:	69bb      	ldr	r3, [r7, #24]
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d11b      	bne.n	800c4da <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	681b      	ldr	r3, [r3, #0]
 800c4a6:	681a      	ldr	r2, [r3, #0]
 800c4a8:	68fb      	ldr	r3, [r7, #12]
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800c4b0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c4b2:	68fb      	ldr	r3, [r7, #12]
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	689a      	ldr	r2, [r3, #8]
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	681b      	ldr	r3, [r3, #0]
 800c4bc:	f022 0201 	bic.w	r2, r2, #1
 800c4c0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	2220      	movs	r2, #32
 800c4c6:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	2220      	movs	r2, #32
 800c4cc:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	2200      	movs	r2, #0
 800c4d2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800c4d6:	2303      	movs	r3, #3
 800c4d8:	e042      	b.n	800c560 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	681b      	ldr	r3, [r3, #0]
 800c4e0:	f003 0304 	and.w	r3, r3, #4
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d02b      	beq.n	800c540 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	69db      	ldr	r3, [r3, #28]
 800c4ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c4f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c4f6:	d123      	bne.n	800c540 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c500:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	681a      	ldr	r2, [r3, #0]
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800c510:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c512:	68fb      	ldr	r3, [r7, #12]
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	689a      	ldr	r2, [r3, #8]
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	f022 0201 	bic.w	r2, r2, #1
 800c520:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800c522:	68fb      	ldr	r3, [r7, #12]
 800c524:	2220      	movs	r2, #32
 800c526:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	2220      	movs	r2, #32
 800c52c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	2220      	movs	r2, #32
 800c532:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c534:	68fb      	ldr	r3, [r7, #12]
 800c536:	2200      	movs	r2, #0
 800c538:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 800c53c:	2303      	movs	r3, #3
 800c53e:	e00f      	b.n	800c560 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	69da      	ldr	r2, [r3, #28]
 800c546:	68bb      	ldr	r3, [r7, #8]
 800c548:	4013      	ands	r3, r2
 800c54a:	68ba      	ldr	r2, [r7, #8]
 800c54c:	429a      	cmp	r2, r3
 800c54e:	bf0c      	ite	eq
 800c550:	2301      	moveq	r3, #1
 800c552:	2300      	movne	r3, #0
 800c554:	b2db      	uxtb	r3, r3
 800c556:	461a      	mov	r2, r3
 800c558:	79fb      	ldrb	r3, [r7, #7]
 800c55a:	429a      	cmp	r2, r3
 800c55c:	d092      	beq.n	800c484 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c55e:	2300      	movs	r3, #0
}
 800c560:	4618      	mov	r0, r3
 800c562:	3710      	adds	r7, #16
 800c564:	46bd      	mov	sp, r7
 800c566:	bd80      	pop	{r7, pc}

0800c568 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800c568:	b480      	push	{r7}
 800c56a:	b085      	sub	sp, #20
 800c56c:	af00      	add	r7, sp, #0
 800c56e:	6078      	str	r0, [r7, #4]
 800c570:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0;
 800c572:	2300      	movs	r3, #0
 800c574:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0;
 800c576:	2300      	movs	r3, #0
 800c578:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 800c57a:	683b      	ldr	r3, [r7, #0]
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	2b01      	cmp	r3, #1
 800c580:	d027      	beq.n	800c5d2 <FMC_SDRAM_Init+0x6a>
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800c588:	68fa      	ldr	r2, [r7, #12]
 800c58a:	4b2f      	ldr	r3, [pc, #188]	; (800c648 <FMC_SDRAM_Init+0xe0>)
 800c58c:	4013      	ands	r3, r2
 800c58e:	60fb      	str	r3, [r7, #12]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800c590:	683b      	ldr	r3, [r7, #0]
 800c592:	685a      	ldr	r2, [r3, #4]
                        Init->RowBitsNumber      |\
 800c594:	683b      	ldr	r3, [r7, #0]
 800c596:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800c598:	431a      	orrs	r2, r3
                        Init->MemoryDataWidth    |\
 800c59a:	683b      	ldr	r3, [r7, #0]
 800c59c:	68db      	ldr	r3, [r3, #12]
                        Init->RowBitsNumber      |\
 800c59e:	431a      	orrs	r2, r3
                        Init->InternalBankNumber |\
 800c5a0:	683b      	ldr	r3, [r7, #0]
 800c5a2:	691b      	ldr	r3, [r3, #16]
                        Init->MemoryDataWidth    |\
 800c5a4:	431a      	orrs	r2, r3
                        Init->CASLatency         |\
 800c5a6:	683b      	ldr	r3, [r7, #0]
 800c5a8:	695b      	ldr	r3, [r3, #20]
                        Init->InternalBankNumber |\
 800c5aa:	431a      	orrs	r2, r3
                        Init->WriteProtection    |\
 800c5ac:	683b      	ldr	r3, [r7, #0]
 800c5ae:	699b      	ldr	r3, [r3, #24]
                        Init->CASLatency         |\
 800c5b0:	431a      	orrs	r2, r3
                        Init->SDClockPeriod      |\
 800c5b2:	683b      	ldr	r3, [r7, #0]
 800c5b4:	69db      	ldr	r3, [r3, #28]
                        Init->WriteProtection    |\
 800c5b6:	431a      	orrs	r2, r3
                        Init->ReadBurst          |\
 800c5b8:	683b      	ldr	r3, [r7, #0]
 800c5ba:	6a1b      	ldr	r3, [r3, #32]
                        Init->SDClockPeriod      |\
 800c5bc:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay
 800c5be:	683b      	ldr	r3, [r7, #0]
 800c5c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 800c5c2:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800c5c4:	68fa      	ldr	r2, [r7, #12]
 800c5c6:	4313      	orrs	r3, r2
 800c5c8:	60fb      	str	r3, [r7, #12]
                        );                                      
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	68fa      	ldr	r2, [r7, #12]
 800c5ce:	601a      	str	r2, [r3, #0]
 800c5d0:	e032      	b.n	800c638 <FMC_SDRAM_Init+0xd0>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	60fb      	str	r3, [r7, #12]
    
    /* Clear SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800c5de:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800c5e0:	683b      	ldr	r3, [r7, #0]
 800c5e2:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 800c5e4:	683b      	ldr	r3, [r7, #0]
 800c5e6:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800c5e8:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);
 800c5ea:	683b      	ldr	r3, [r7, #0]
 800c5ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 800c5ee:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800c5f0:	68fa      	ldr	r2, [r7, #12]
 800c5f2:	4313      	orrs	r3, r2
 800c5f4:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	685b      	ldr	r3, [r3, #4]
 800c5fa:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800c5fc:	68ba      	ldr	r2, [r7, #8]
 800c5fe:	4b12      	ldr	r3, [pc, #72]	; (800c648 <FMC_SDRAM_Init+0xe0>)
 800c600:	4013      	ands	r3, r2
 800c602:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800c604:	683b      	ldr	r3, [r7, #0]
 800c606:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber       |\
 800c608:	683b      	ldr	r3, [r7, #0]
 800c60a:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800c60c:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth     |\
 800c60e:	683b      	ldr	r3, [r7, #0]
 800c610:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber       |\
 800c612:	431a      	orrs	r2, r3
                       Init->InternalBankNumber  |\
 800c614:	683b      	ldr	r3, [r7, #0]
 800c616:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth     |\
 800c618:	431a      	orrs	r2, r3
                       Init->CASLatency          |\
 800c61a:	683b      	ldr	r3, [r7, #0]
 800c61c:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber  |\
 800c61e:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 800c620:	683b      	ldr	r3, [r7, #0]
 800c622:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency          |\
 800c624:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800c626:	68ba      	ldr	r2, [r7, #8]
 800c628:	4313      	orrs	r3, r2
 800c62a:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	68fa      	ldr	r2, [r7, #12]
 800c630:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	68ba      	ldr	r2, [r7, #8]
 800c636:	605a      	str	r2, [r3, #4]
  }
  
  return HAL_OK;
 800c638:	2300      	movs	r3, #0
}
 800c63a:	4618      	mov	r0, r3
 800c63c:	3714      	adds	r7, #20
 800c63e:	46bd      	mov	sp, r7
 800c640:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c644:	4770      	bx	lr
 800c646:	bf00      	nop
 800c648:	ffff8000 	.word	0xffff8000

0800c64c <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800c64c:	b480      	push	{r7}
 800c64e:	b087      	sub	sp, #28
 800c650:	af00      	add	r7, sp, #0
 800c652:	60f8      	str	r0, [r7, #12]
 800c654:	60b9      	str	r1, [r7, #8]
 800c656:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0;
 800c658:	2300      	movs	r3, #0
 800c65a:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0;
 800c65c:	2300      	movs	r3, #0
 800c65e:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	2b01      	cmp	r3, #1
 800c664:	d02e      	beq.n	800c6c4 <FMC_SDRAM_Timing_Init+0x78>
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	689b      	ldr	r3, [r3, #8]
 800c66a:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800c66c:	697b      	ldr	r3, [r7, #20]
 800c66e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800c672:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800c674:	68bb      	ldr	r3, [r7, #8]
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 800c67a:	68bb      	ldr	r3, [r7, #8]
 800c67c:	685b      	ldr	r3, [r3, #4]
 800c67e:	3b01      	subs	r3, #1
 800c680:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800c682:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 800c684:	68bb      	ldr	r3, [r7, #8]
 800c686:	689b      	ldr	r3, [r3, #8]
 800c688:	3b01      	subs	r3, #1
 800c68a:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 800c68c:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 800c68e:	68bb      	ldr	r3, [r7, #8]
 800c690:	68db      	ldr	r3, [r3, #12]
 800c692:	3b01      	subs	r3, #1
 800c694:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 800c696:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 800c698:	68bb      	ldr	r3, [r7, #8]
 800c69a:	691b      	ldr	r3, [r3, #16]
 800c69c:	3b01      	subs	r3, #1
 800c69e:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 800c6a0:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1) << 20)             |\
 800c6a2:	68bb      	ldr	r3, [r7, #8]
 800c6a4:	695b      	ldr	r3, [r3, #20]
 800c6a6:	3b01      	subs	r3, #1
 800c6a8:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 800c6aa:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));
 800c6ac:	68bb      	ldr	r3, [r7, #8]
 800c6ae:	699b      	ldr	r3, [r3, #24]
 800c6b0:	3b01      	subs	r3, #1
 800c6b2:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800c6b4:	4313      	orrs	r3, r2
 800c6b6:	697a      	ldr	r2, [r7, #20]
 800c6b8:	4313      	orrs	r3, r2
 800c6ba:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800c6bc:	68fb      	ldr	r3, [r7, #12]
 800c6be:	697a      	ldr	r2, [r7, #20]
 800c6c0:	609a      	str	r2, [r3, #8]
 800c6c2:	e039      	b.n	800c738 <FMC_SDRAM_Timing_Init+0xec>
  }
  else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	689b      	ldr	r3, [r3, #8]
 800c6c8:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 800c6ca:	697a      	ldr	r2, [r7, #20]
 800c6cc:	4b1e      	ldr	r3, [pc, #120]	; (800c748 <FMC_SDRAM_Timing_Init+0xfc>)
 800c6ce:	4013      	ands	r3, r2
 800c6d0:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 800c6d2:	68bb      	ldr	r3, [r7, #8]
 800c6d4:	68db      	ldr	r3, [r3, #12]
 800c6d6:	3b01      	subs	r3, #1
 800c6d8:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1) << 20)); 
 800c6da:	68bb      	ldr	r3, [r7, #8]
 800c6dc:	695b      	ldr	r3, [r3, #20]
 800c6de:	3b01      	subs	r3, #1
 800c6e0:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 800c6e2:	4313      	orrs	r3, r2
 800c6e4:	697a      	ldr	r2, [r7, #20]
 800c6e6:	4313      	orrs	r3, r2
 800c6e8:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	68db      	ldr	r3, [r3, #12]
 800c6ee:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800c6f0:	693b      	ldr	r3, [r7, #16]
 800c6f2:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800c6f6:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800c6f8:	68bb      	ldr	r3, [r7, #8]
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 800c6fe:	68bb      	ldr	r3, [r7, #8]
 800c700:	685b      	ldr	r3, [r3, #4]
 800c702:	3b01      	subs	r3, #1
 800c704:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800c706:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 800c708:	68bb      	ldr	r3, [r7, #8]
 800c70a:	689b      	ldr	r3, [r3, #8]
 800c70c:	3b01      	subs	r3, #1
 800c70e:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 800c710:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)     |\
 800c712:	68bb      	ldr	r3, [r7, #8]
 800c714:	691b      	ldr	r3, [r3, #16]
 800c716:	3b01      	subs	r3, #1
 800c718:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 800c71a:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));   
 800c71c:	68bb      	ldr	r3, [r7, #8]
 800c71e:	699b      	ldr	r3, [r3, #24]
 800c720:	3b01      	subs	r3, #1
 800c722:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800c724:	4313      	orrs	r3, r2
 800c726:	693a      	ldr	r2, [r7, #16]
 800c728:	4313      	orrs	r3, r2
 800c72a:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	697a      	ldr	r2, [r7, #20]
 800c730:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	693a      	ldr	r2, [r7, #16]
 800c736:	60da      	str	r2, [r3, #12]
  }
  
  return HAL_OK;
 800c738:	2300      	movs	r3, #0
}
 800c73a:	4618      	mov	r0, r3
 800c73c:	371c      	adds	r7, #28
 800c73e:	46bd      	mov	sp, r7
 800c740:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c744:	4770      	bx	lr
 800c746:	bf00      	nop
 800c748:	ff0f0fff 	.word	0xff0f0fff

0800c74c <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800c74c:	b480      	push	{r7}
 800c74e:	b087      	sub	sp, #28
 800c750:	af00      	add	r7, sp, #0
 800c752:	60f8      	str	r0, [r7, #12]
 800c754:	60b9      	str	r1, [r7, #8]
 800c756:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0;
 800c758:	2300      	movs	r3, #0
 800c75a:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800c75c:	68bb      	ldr	r3, [r7, #8]
 800c75e:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 800c760:	68bb      	ldr	r3, [r7, #8]
 800c762:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800c764:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1) << 5) |\
 800c766:	68bb      	ldr	r3, [r7, #8]
 800c768:	689b      	ldr	r3, [r3, #8]
 800c76a:	3b01      	subs	r3, #1
 800c76c:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 800c76e:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9)
 800c770:	68bb      	ldr	r3, [r7, #8]
 800c772:	68db      	ldr	r3, [r3, #12]
 800c774:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800c776:	4313      	orrs	r3, r2
 800c778:	617b      	str	r3, [r7, #20]
                    );
    
  Device->SDCMR = tmpr;
 800c77a:	697a      	ldr	r2, [r7, #20]
 800c77c:	68fb      	ldr	r3, [r7, #12]
 800c77e:	611a      	str	r2, [r3, #16]
  
  return HAL_OK;  
 800c780:	2300      	movs	r3, #0
}
 800c782:	4618      	mov	r0, r3
 800c784:	371c      	adds	r7, #28
 800c786:	46bd      	mov	sp, r7
 800c788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c78c:	4770      	bx	lr

0800c78e <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.       
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800c78e:	b480      	push	{r7}
 800c790:	b083      	sub	sp, #12
 800c792:	af00      	add	r7, sp, #0
 800c794:	6078      	str	r0, [r7, #4]
 800c796:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1);
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	695a      	ldr	r2, [r3, #20]
 800c79c:	683b      	ldr	r3, [r7, #0]
 800c79e:	005b      	lsls	r3, r3, #1
 800c7a0:	431a      	orrs	r2, r3
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 800c7a6:	2300      	movs	r3, #0
}
 800c7a8:	4618      	mov	r0, r3
 800c7aa:	370c      	adds	r7, #12
 800c7ac:	46bd      	mov	sp, r7
 800c7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7b2:	4770      	bx	lr

0800c7b4 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800c7b4:	b5b0      	push	{r4, r5, r7, lr}
 800c7b6:	b08e      	sub	sp, #56	; 0x38
 800c7b8:	af04      	add	r7, sp, #16
  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800c7ba:	2100      	movs	r1, #0
 800c7bc:	2000      	movs	r0, #0
 800c7be:	f003 fe1d 	bl	80103fc <tcpip_init>

  /* IP addresses initialization with DHCP (IPv4) */
  ipaddr.addr = 0;
 800c7c2:	4b2a      	ldr	r3, [pc, #168]	; (800c86c <MX_LWIP_Init+0xb8>)
 800c7c4:	2200      	movs	r2, #0
 800c7c6:	601a      	str	r2, [r3, #0]
  netmask.addr = 0;
 800c7c8:	4b29      	ldr	r3, [pc, #164]	; (800c870 <MX_LWIP_Init+0xbc>)
 800c7ca:	2200      	movs	r2, #0
 800c7cc:	601a      	str	r2, [r3, #0]
  gw.addr = 0;
 800c7ce:	4b29      	ldr	r3, [pc, #164]	; (800c874 <MX_LWIP_Init+0xc0>)
 800c7d0:	2200      	movs	r2, #0
 800c7d2:	601a      	str	r2, [r3, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800c7d4:	4b28      	ldr	r3, [pc, #160]	; (800c878 <MX_LWIP_Init+0xc4>)
 800c7d6:	9302      	str	r3, [sp, #8]
 800c7d8:	4b28      	ldr	r3, [pc, #160]	; (800c87c <MX_LWIP_Init+0xc8>)
 800c7da:	9301      	str	r3, [sp, #4]
 800c7dc:	2300      	movs	r3, #0
 800c7de:	9300      	str	r3, [sp, #0]
 800c7e0:	4b24      	ldr	r3, [pc, #144]	; (800c874 <MX_LWIP_Init+0xc0>)
 800c7e2:	4a23      	ldr	r2, [pc, #140]	; (800c870 <MX_LWIP_Init+0xbc>)
 800c7e4:	4921      	ldr	r1, [pc, #132]	; (800c86c <MX_LWIP_Init+0xb8>)
 800c7e6:	4826      	ldr	r0, [pc, #152]	; (800c880 <MX_LWIP_Init+0xcc>)
 800c7e8:	f004 fb8c 	bl	8010f04 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800c7ec:	4824      	ldr	r0, [pc, #144]	; (800c880 <MX_LWIP_Init+0xcc>)
 800c7ee:	f004 fd43 	bl	8011278 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800c7f2:	4b23      	ldr	r3, [pc, #140]	; (800c880 <MX_LWIP_Init+0xcc>)
 800c7f4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800c7f8:	089b      	lsrs	r3, r3, #2
 800c7fa:	f003 0301 	and.w	r3, r3, #1
 800c7fe:	b2db      	uxtb	r3, r3
 800c800:	2b00      	cmp	r3, #0
 800c802:	d003      	beq.n	800c80c <MX_LWIP_Init+0x58>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800c804:	481e      	ldr	r0, [pc, #120]	; (800c880 <MX_LWIP_Init+0xcc>)
 800c806:	f004 fd47 	bl	8011298 <netif_set_up>
 800c80a:	e002      	b.n	800c812 <MX_LWIP_Init+0x5e>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800c80c:	481c      	ldr	r0, [pc, #112]	; (800c880 <MX_LWIP_Init+0xcc>)
 800c80e:	f004 fdaf 	bl	8011370 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800c812:	491c      	ldr	r1, [pc, #112]	; (800c884 <MX_LWIP_Init+0xd0>)
 800c814:	481a      	ldr	r0, [pc, #104]	; (800c880 <MX_LWIP_Init+0xcc>)
 800c816:	f004 fe45 	bl	80114a4 <netif_set_link_callback>

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(Netif_SEM);
 800c81a:	2300      	movs	r3, #0
 800c81c:	623b      	str	r3, [r7, #32]
 800c81e:	2300      	movs	r3, #0
 800c820:	627b      	str	r3, [r7, #36]	; 0x24
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 800c822:	f107 0320 	add.w	r3, r7, #32
 800c826:	2101      	movs	r1, #1
 800c828:	4618      	mov	r0, r3
 800c82a:	f000 fd75 	bl	800d318 <osSemaphoreCreate>
 800c82e:	4602      	mov	r2, r0
 800c830:	4b15      	ldr	r3, [pc, #84]	; (800c888 <MX_LWIP_Init+0xd4>)
 800c832:	601a      	str	r2, [r3, #0]

  link_arg.netif = &gnetif;
 800c834:	4b15      	ldr	r3, [pc, #84]	; (800c88c <MX_LWIP_Init+0xd8>)
 800c836:	4a12      	ldr	r2, [pc, #72]	; (800c880 <MX_LWIP_Init+0xcc>)
 800c838:	601a      	str	r2, [r3, #0]
  link_arg.semaphore = Netif_LinkSemaphore;
 800c83a:	4b13      	ldr	r3, [pc, #76]	; (800c888 <MX_LWIP_Init+0xd4>)
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	4a13      	ldr	r2, [pc, #76]	; (800c88c <MX_LWIP_Init+0xd8>)
 800c840:	6053      	str	r3, [r2, #4]
  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(LinkThr, ethernetif_set_link, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE * 2);
 800c842:	4b13      	ldr	r3, [pc, #76]	; (800c890 <MX_LWIP_Init+0xdc>)
 800c844:	1d3c      	adds	r4, r7, #4
 800c846:	461d      	mov	r5, r3
 800c848:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c84a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c84c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800c850:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(LinkThr), &link_arg);
 800c854:	1d3b      	adds	r3, r7, #4
 800c856:	490d      	ldr	r1, [pc, #52]	; (800c88c <MX_LWIP_Init+0xd8>)
 800c858:	4618      	mov	r0, r3
 800c85a:	f000 fc60 	bl	800d11e <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

  /* Start DHCP negotiation for a network interface (IPv4) */
  dhcp_start(&gnetif);
 800c85e:	4808      	ldr	r0, [pc, #32]	; (800c880 <MX_LWIP_Init+0xcc>)
 800c860:	f00b ff82 	bl	8018768 <dhcp_start>

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800c864:	bf00      	nop
 800c866:	3728      	adds	r7, #40	; 0x28
 800c868:	46bd      	mov	sp, r7
 800c86a:	bdb0      	pop	{r4, r5, r7, pc}
 800c86c:	20008fc4 	.word	0x20008fc4
 800c870:	20008fc8 	.word	0x20008fc8
 800c874:	20008fcc 	.word	0x20008fcc
 800c878:	08010339 	.word	0x08010339
 800c87c:	0800cead 	.word	0x0800cead
 800c880:	20008f8c 	.word	0x20008f8c
 800c884:	0800cf91 	.word	0x0800cf91
 800c888:	20000578 	.word	0x20000578
 800c88c:	20008f84 	.word	0x20008f84
 800c890:	0801d8d8 	.word	0x0801d8d8

0800c894 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800c894:	b580      	push	{r7, lr}
 800c896:	b08e      	sub	sp, #56	; 0x38
 800c898:	af00      	add	r7, sp, #0
 800c89a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c89c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c8a0:	2200      	movs	r2, #0
 800c8a2:	601a      	str	r2, [r3, #0]
 800c8a4:	605a      	str	r2, [r3, #4]
 800c8a6:	609a      	str	r2, [r3, #8]
 800c8a8:	60da      	str	r2, [r3, #12]
 800c8aa:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	4a44      	ldr	r2, [pc, #272]	; (800c9c4 <HAL_ETH_MspInit+0x130>)
 800c8b2:	4293      	cmp	r3, r2
 800c8b4:	f040 8081 	bne.w	800c9ba <HAL_ETH_MspInit+0x126>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800c8b8:	4b43      	ldr	r3, [pc, #268]	; (800c9c8 <HAL_ETH_MspInit+0x134>)
 800c8ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c8bc:	4a42      	ldr	r2, [pc, #264]	; (800c9c8 <HAL_ETH_MspInit+0x134>)
 800c8be:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800c8c2:	6313      	str	r3, [r2, #48]	; 0x30
 800c8c4:	4b40      	ldr	r3, [pc, #256]	; (800c9c8 <HAL_ETH_MspInit+0x134>)
 800c8c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c8c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c8cc:	623b      	str	r3, [r7, #32]
 800c8ce:	6a3b      	ldr	r3, [r7, #32]
 800c8d0:	4b3d      	ldr	r3, [pc, #244]	; (800c9c8 <HAL_ETH_MspInit+0x134>)
 800c8d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c8d4:	4a3c      	ldr	r2, [pc, #240]	; (800c9c8 <HAL_ETH_MspInit+0x134>)
 800c8d6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c8da:	6313      	str	r3, [r2, #48]	; 0x30
 800c8dc:	4b3a      	ldr	r3, [pc, #232]	; (800c9c8 <HAL_ETH_MspInit+0x134>)
 800c8de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c8e0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800c8e4:	61fb      	str	r3, [r7, #28]
 800c8e6:	69fb      	ldr	r3, [r7, #28]
 800c8e8:	4b37      	ldr	r3, [pc, #220]	; (800c9c8 <HAL_ETH_MspInit+0x134>)
 800c8ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c8ec:	4a36      	ldr	r2, [pc, #216]	; (800c9c8 <HAL_ETH_MspInit+0x134>)
 800c8ee:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800c8f2:	6313      	str	r3, [r2, #48]	; 0x30
 800c8f4:	4b34      	ldr	r3, [pc, #208]	; (800c9c8 <HAL_ETH_MspInit+0x134>)
 800c8f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c8f8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c8fc:	61bb      	str	r3, [r7, #24]
 800c8fe:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 800c900:	4b31      	ldr	r3, [pc, #196]	; (800c9c8 <HAL_ETH_MspInit+0x134>)
 800c902:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c904:	4a30      	ldr	r2, [pc, #192]	; (800c9c8 <HAL_ETH_MspInit+0x134>)
 800c906:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c90a:	6313      	str	r3, [r2, #48]	; 0x30
 800c90c:	4b2e      	ldr	r3, [pc, #184]	; (800c9c8 <HAL_ETH_MspInit+0x134>)
 800c90e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c910:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c914:	617b      	str	r3, [r7, #20]
 800c916:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800c918:	4b2b      	ldr	r3, [pc, #172]	; (800c9c8 <HAL_ETH_MspInit+0x134>)
 800c91a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c91c:	4a2a      	ldr	r2, [pc, #168]	; (800c9c8 <HAL_ETH_MspInit+0x134>)
 800c91e:	f043 0304 	orr.w	r3, r3, #4
 800c922:	6313      	str	r3, [r2, #48]	; 0x30
 800c924:	4b28      	ldr	r3, [pc, #160]	; (800c9c8 <HAL_ETH_MspInit+0x134>)
 800c926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c928:	f003 0304 	and.w	r3, r3, #4
 800c92c:	613b      	str	r3, [r7, #16]
 800c92e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c930:	4b25      	ldr	r3, [pc, #148]	; (800c9c8 <HAL_ETH_MspInit+0x134>)
 800c932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c934:	4a24      	ldr	r2, [pc, #144]	; (800c9c8 <HAL_ETH_MspInit+0x134>)
 800c936:	f043 0301 	orr.w	r3, r3, #1
 800c93a:	6313      	str	r3, [r2, #48]	; 0x30
 800c93c:	4b22      	ldr	r3, [pc, #136]	; (800c9c8 <HAL_ETH_MspInit+0x134>)
 800c93e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c940:	f003 0301 	and.w	r3, r3, #1
 800c944:	60fb      	str	r3, [r7, #12]
 800c946:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ETH_RXD0
    PA2     ------> ETH_MDIO
    PC5     ------> ETH_RXD1
    PA7     ------> ETH_CRS_DV
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_13|GPIO_PIN_11;
 800c948:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 800c94c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c94e:	2302      	movs	r3, #2
 800c950:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c952:	2300      	movs	r3, #0
 800c954:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c956:	2303      	movs	r3, #3
 800c958:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800c95a:	230b      	movs	r3, #11
 800c95c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800c95e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c962:	4619      	mov	r1, r3
 800c964:	4819      	ldr	r0, [pc, #100]	; (800c9cc <HAL_ETH_MspInit+0x138>)
 800c966:	f7fa fe8b 	bl	8007680 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800c96a:	2332      	movs	r3, #50	; 0x32
 800c96c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c96e:	2302      	movs	r3, #2
 800c970:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c972:	2300      	movs	r3, #0
 800c974:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c976:	2303      	movs	r3, #3
 800c978:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800c97a:	230b      	movs	r3, #11
 800c97c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c97e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c982:	4619      	mov	r1, r3
 800c984:	4812      	ldr	r0, [pc, #72]	; (800c9d0 <HAL_ETH_MspInit+0x13c>)
 800c986:	f7fa fe7b 	bl	8007680 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800c98a:	2386      	movs	r3, #134	; 0x86
 800c98c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c98e:	2302      	movs	r3, #2
 800c990:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c992:	2300      	movs	r3, #0
 800c994:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c996:	2303      	movs	r3, #3
 800c998:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800c99a:	230b      	movs	r3, #11
 800c99c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c99e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c9a2:	4619      	mov	r1, r3
 800c9a4:	480b      	ldr	r0, [pc, #44]	; (800c9d4 <HAL_ETH_MspInit+0x140>)
 800c9a6:	f7fa fe6b 	bl	8007680 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 800c9aa:	2200      	movs	r2, #0
 800c9ac:	2105      	movs	r1, #5
 800c9ae:	203d      	movs	r0, #61	; 0x3d
 800c9b0:	f7f8 feb6 	bl	8005720 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800c9b4:	203d      	movs	r0, #61	; 0x3d
 800c9b6:	f7f8 fecf 	bl	8005758 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800c9ba:	bf00      	nop
 800c9bc:	3738      	adds	r7, #56	; 0x38
 800c9be:	46bd      	mov	sp, r7
 800c9c0:	bd80      	pop	{r7, pc}
 800c9c2:	bf00      	nop
 800c9c4:	40028000 	.word	0x40028000
 800c9c8:	40023800 	.word	0x40023800
 800c9cc:	40021800 	.word	0x40021800
 800c9d0:	40020800 	.word	0x40020800
 800c9d4:	40020000 	.word	0x40020000

0800c9d8 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 800c9d8:	b580      	push	{r7, lr}
 800c9da:	b082      	sub	sp, #8
 800c9dc:	af00      	add	r7, sp, #0
 800c9de:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(s_xSemaphore);
 800c9e0:	4b04      	ldr	r3, [pc, #16]	; (800c9f4 <HAL_ETH_RxCpltCallback+0x1c>)
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	4618      	mov	r0, r3
 800c9e6:	f000 fd25 	bl	800d434 <osSemaphoreRelease>
}
 800c9ea:	bf00      	nop
 800c9ec:	3708      	adds	r7, #8
 800c9ee:	46bd      	mov	sp, r7
 800c9f0:	bd80      	pop	{r7, pc}
 800c9f2:	bf00      	nop
 800c9f4:	2000057c 	.word	0x2000057c

0800c9f8 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800c9f8:	b5b0      	push	{r4, r5, r7, lr}
 800c9fa:	b090      	sub	sp, #64	; 0x40
 800c9fc:	af00      	add	r7, sp, #0
 800c9fe:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 800ca00:	2300      	movs	r3, #0
 800ca02:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800ca04:	4b60      	ldr	r3, [pc, #384]	; (800cb88 <low_level_init+0x190>)
 800ca06:	4a61      	ldr	r2, [pc, #388]	; (800cb8c <low_level_init+0x194>)
 800ca08:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800ca0a:	4b5f      	ldr	r3, [pc, #380]	; (800cb88 <low_level_init+0x190>)
 800ca0c:	2201      	movs	r2, #1
 800ca0e:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 800ca10:	4b5d      	ldr	r3, [pc, #372]	; (800cb88 <low_level_init+0x190>)
 800ca12:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800ca16:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800ca18:	4b5b      	ldr	r3, [pc, #364]	; (800cb88 <low_level_init+0x190>)
 800ca1a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ca1e:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 800ca20:	4b59      	ldr	r3, [pc, #356]	; (800cb88 <low_level_init+0x190>)
 800ca22:	2201      	movs	r2, #1
 800ca24:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 800ca26:	2300      	movs	r3, #0
 800ca28:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  MACAddr[1] = 0x80;
 800ca2c:	2380      	movs	r3, #128	; 0x80
 800ca2e:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  MACAddr[2] = 0xE1;
 800ca32:	23e1      	movs	r3, #225	; 0xe1
 800ca34:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  MACAddr[3] = 0x00;
 800ca38:	2300      	movs	r3, #0
 800ca3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  MACAddr[4] = 0x00;
 800ca3e:	2300      	movs	r3, #0
 800ca40:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  MACAddr[5] = 0x00;
 800ca44:	2300      	movs	r3, #0
 800ca46:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  heth.Init.MACAddr = &MACAddr[0];
 800ca4a:	4a4f      	ldr	r2, [pc, #316]	; (800cb88 <low_level_init+0x190>)
 800ca4c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ca50:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXINTERRUPT_MODE;
 800ca52:	4b4d      	ldr	r3, [pc, #308]	; (800cb88 <low_level_init+0x190>)
 800ca54:	2201      	movs	r2, #1
 800ca56:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800ca58:	4b4b      	ldr	r3, [pc, #300]	; (800cb88 <low_level_init+0x190>)
 800ca5a:	2200      	movs	r2, #0
 800ca5c:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800ca5e:	4b4a      	ldr	r3, [pc, #296]	; (800cb88 <low_level_init+0x190>)
 800ca60:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800ca64:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800ca66:	4848      	ldr	r0, [pc, #288]	; (800cb88 <low_level_init+0x190>)
 800ca68:	f7f9 fc84 	bl	8006374 <HAL_ETH_Init>
 800ca6c:	4603      	mov	r3, r0
 800ca6e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

  if (hal_eth_init_status == HAL_OK)
 800ca72:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d108      	bne.n	800ca8c <low_level_init+0x94>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800ca80:	f043 0304 	orr.w	r3, r3, #4
 800ca84:	b2da      	uxtb	r2, r3
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800ca8c:	2304      	movs	r3, #4
 800ca8e:	4a40      	ldr	r2, [pc, #256]	; (800cb90 <low_level_init+0x198>)
 800ca90:	4940      	ldr	r1, [pc, #256]	; (800cb94 <low_level_init+0x19c>)
 800ca92:	483d      	ldr	r0, [pc, #244]	; (800cb88 <low_level_init+0x190>)
 800ca94:	f7f9 fe0a 	bl	80066ac <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800ca98:	2304      	movs	r3, #4
 800ca9a:	4a3f      	ldr	r2, [pc, #252]	; (800cb98 <low_level_init+0x1a0>)
 800ca9c:	493f      	ldr	r1, [pc, #252]	; (800cb9c <low_level_init+0x1a4>)
 800ca9e:	483a      	ldr	r0, [pc, #232]	; (800cb88 <low_level_init+0x190>)
 800caa0:	f7f9 fe6d 	bl	800677e <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	2206      	movs	r2, #6
 800caa8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800caac:	4b36      	ldr	r3, [pc, #216]	; (800cb88 <low_level_init+0x190>)
 800caae:	695b      	ldr	r3, [r3, #20]
 800cab0:	781a      	ldrb	r2, [r3, #0]
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800cab8:	4b33      	ldr	r3, [pc, #204]	; (800cb88 <low_level_init+0x190>)
 800caba:	695b      	ldr	r3, [r3, #20]
 800cabc:	785a      	ldrb	r2, [r3, #1]
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800cac4:	4b30      	ldr	r3, [pc, #192]	; (800cb88 <low_level_init+0x190>)
 800cac6:	695b      	ldr	r3, [r3, #20]
 800cac8:	789a      	ldrb	r2, [r3, #2]
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800cad0:	4b2d      	ldr	r3, [pc, #180]	; (800cb88 <low_level_init+0x190>)
 800cad2:	695b      	ldr	r3, [r3, #20]
 800cad4:	78da      	ldrb	r2, [r3, #3]
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800cadc:	4b2a      	ldr	r3, [pc, #168]	; (800cb88 <low_level_init+0x190>)
 800cade:	695b      	ldr	r3, [r3, #20]
 800cae0:	791a      	ldrb	r2, [r3, #4]
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800cae8:	4b27      	ldr	r3, [pc, #156]	; (800cb88 <low_level_init+0x190>)
 800caea:	695b      	ldr	r3, [r3, #20]
 800caec:	795a      	ldrb	r2, [r3, #5]
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

  /* maximum transfer unit */
  netif->mtu = 1500;
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800cafa:	851a      	strh	r2, [r3, #40]	; 0x28

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800cb02:	f043 030a 	orr.w	r3, r3, #10
 800cb06:	b2da      	uxtb	r2, r3
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

/* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(SEM);
 800cb0e:	2300      	movs	r3, #0
 800cb10:	62bb      	str	r3, [r7, #40]	; 0x28
 800cb12:	2300      	movs	r3, #0
 800cb14:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 800cb16:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800cb1a:	2101      	movs	r1, #1
 800cb1c:	4618      	mov	r0, r3
 800cb1e:	f000 fbfb 	bl	800d318 <osSemaphoreCreate>
 800cb22:	4602      	mov	r2, r0
 800cb24:	4b1e      	ldr	r3, [pc, #120]	; (800cba0 <low_level_init+0x1a8>)
 800cb26:	601a      	str	r2, [r3, #0]

/* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 800cb28:	4b1e      	ldr	r3, [pc, #120]	; (800cba4 <low_level_init+0x1ac>)
 800cb2a:	f107 040c 	add.w	r4, r7, #12
 800cb2e:	461d      	mov	r5, r3
 800cb30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800cb32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800cb34:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800cb38:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 800cb3c:	f107 030c 	add.w	r3, r7, #12
 800cb40:	6879      	ldr	r1, [r7, #4]
 800cb42:	4618      	mov	r0, r3
 800cb44:	f000 faeb 	bl	800d11e <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 800cb48:	480f      	ldr	r0, [pc, #60]	; (800cb88 <low_level_init+0x190>)
 800cb4a:	f7fa f940 	bl	8006dce <HAL_ETH_Start>
/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 800cb4e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800cb52:	461a      	mov	r2, r3
 800cb54:	211d      	movs	r1, #29
 800cb56:	480c      	ldr	r0, [pc, #48]	; (800cb88 <low_level_init+0x190>)
 800cb58:	f7fa f86b 	bl	8006c32 <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 800cb5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb5e:	f043 030b 	orr.w	r3, r3, #11
 800cb62:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 800cb64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb66:	461a      	mov	r2, r3
 800cb68:	211d      	movs	r1, #29
 800cb6a:	4807      	ldr	r0, [pc, #28]	; (800cb88 <low_level_init+0x190>)
 800cb6c:	f7fa f8c9 	bl	8006d02 <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 800cb70:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800cb74:	461a      	mov	r2, r3
 800cb76:	211d      	movs	r1, #29
 800cb78:	4803      	ldr	r0, [pc, #12]	; (800cb88 <low_level_init+0x190>)
 800cb7a:	f7fa f85a 	bl	8006c32 <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800cb7e:	bf00      	nop
 800cb80:	3740      	adds	r7, #64	; 0x40
 800cb82:	46bd      	mov	sp, r7
 800cb84:	bdb0      	pop	{r4, r5, r7, pc}
 800cb86:	bf00      	nop
 800cb88:	2000a8a0 	.word	0x2000a8a0
 800cb8c:	40028000 	.word	0x40028000
 800cb90:	2000a8e8 	.word	0x2000a8e8
 800cb94:	20008fd0 	.word	0x20008fd0
 800cb98:	20009050 	.word	0x20009050
 800cb9c:	2000a820 	.word	0x2000a820
 800cba0:	2000057c 	.word	0x2000057c
 800cba4:	0801d8fc 	.word	0x0801d8fc

0800cba8 <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800cba8:	b580      	push	{r7, lr}
 800cbaa:	b08a      	sub	sp, #40	; 0x28
 800cbac:	af00      	add	r7, sp, #0
 800cbae:	6078      	str	r0, [r7, #4]
 800cbb0:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800cbb2:	4b4b      	ldr	r3, [pc, #300]	; (800cce0 <low_level_output+0x138>)
 800cbb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cbb6:	689b      	ldr	r3, [r3, #8]
 800cbb8:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800cbba:	2300      	movs	r3, #0
 800cbbc:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 800cbbe:	2300      	movs	r3, #0
 800cbc0:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 800cbc2:	2300      	movs	r3, #0
 800cbc4:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 800cbc6:	2300      	movs	r3, #0
 800cbc8:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 800cbca:	4b45      	ldr	r3, [pc, #276]	; (800cce0 <low_level_output+0x138>)
 800cbcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cbce:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 800cbd0:	2300      	movs	r3, #0
 800cbd2:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 800cbd4:	683b      	ldr	r3, [r7, #0]
 800cbd6:	623b      	str	r3, [r7, #32]
 800cbd8:	e05a      	b.n	800cc90 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800cbda:	69bb      	ldr	r3, [r7, #24]
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	da03      	bge.n	800cbea <low_level_output+0x42>
      {
        errval = ERR_USE;
 800cbe2:	23f8      	movs	r3, #248	; 0xf8
 800cbe4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 800cbe8:	e05c      	b.n	800cca4 <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 800cbea:	6a3b      	ldr	r3, [r7, #32]
 800cbec:	895b      	ldrh	r3, [r3, #10]
 800cbee:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 800cbf0:	2300      	movs	r3, #0
 800cbf2:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800cbf4:	e02f      	b.n	800cc56 <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800cbf6:	69fa      	ldr	r2, [r7, #28]
 800cbf8:	693b      	ldr	r3, [r7, #16]
 800cbfa:	18d0      	adds	r0, r2, r3
 800cbfc:	6a3b      	ldr	r3, [r7, #32]
 800cbfe:	685a      	ldr	r2, [r3, #4]
 800cc00:	68bb      	ldr	r3, [r7, #8]
 800cc02:	18d1      	adds	r1, r2, r3
 800cc04:	693a      	ldr	r2, [r7, #16]
 800cc06:	f240 53f4 	movw	r3, #1524	; 0x5f4
 800cc0a:	1a9b      	subs	r3, r3, r2
 800cc0c:	461a      	mov	r2, r3
 800cc0e:	f00f fcf6 	bl	801c5fe <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800cc12:	69bb      	ldr	r3, [r7, #24]
 800cc14:	68db      	ldr	r3, [r3, #12]
 800cc16:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800cc18:	69bb      	ldr	r3, [r7, #24]
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	da03      	bge.n	800cc28 <low_level_output+0x80>
        {
          errval = ERR_USE;
 800cc20:	23f8      	movs	r3, #248	; 0xf8
 800cc22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 800cc26:	e03d      	b.n	800cca4 <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800cc28:	69bb      	ldr	r3, [r7, #24]
 800cc2a:	689b      	ldr	r3, [r3, #8]
 800cc2c:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800cc2e:	693a      	ldr	r2, [r7, #16]
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	4413      	add	r3, r2
 800cc34:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800cc38:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800cc3a:	68ba      	ldr	r2, [r7, #8]
 800cc3c:	693b      	ldr	r3, [r7, #16]
 800cc3e:	1ad3      	subs	r3, r2, r3
 800cc40:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800cc44:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800cc46:	697a      	ldr	r2, [r7, #20]
 800cc48:	693b      	ldr	r3, [r7, #16]
 800cc4a:	1ad3      	subs	r3, r2, r3
 800cc4c:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800cc50:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 800cc52:	2300      	movs	r3, #0
 800cc54:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800cc56:	68fa      	ldr	r2, [r7, #12]
 800cc58:	693b      	ldr	r3, [r7, #16]
 800cc5a:	4413      	add	r3, r2
 800cc5c:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800cc60:	4293      	cmp	r3, r2
 800cc62:	d8c8      	bhi.n	800cbf6 <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800cc64:	69fa      	ldr	r2, [r7, #28]
 800cc66:	693b      	ldr	r3, [r7, #16]
 800cc68:	18d0      	adds	r0, r2, r3
 800cc6a:	6a3b      	ldr	r3, [r7, #32]
 800cc6c:	685a      	ldr	r2, [r3, #4]
 800cc6e:	68bb      	ldr	r3, [r7, #8]
 800cc70:	4413      	add	r3, r2
 800cc72:	68fa      	ldr	r2, [r7, #12]
 800cc74:	4619      	mov	r1, r3
 800cc76:	f00f fcc2 	bl	801c5fe <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800cc7a:	693a      	ldr	r2, [r7, #16]
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	4413      	add	r3, r2
 800cc80:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 800cc82:	697a      	ldr	r2, [r7, #20]
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	4413      	add	r3, r2
 800cc88:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 800cc8a:	6a3b      	ldr	r3, [r7, #32]
 800cc8c:	681b      	ldr	r3, [r3, #0]
 800cc8e:	623b      	str	r3, [r7, #32]
 800cc90:	6a3b      	ldr	r3, [r7, #32]
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	d1a1      	bne.n	800cbda <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 800cc96:	6979      	ldr	r1, [r7, #20]
 800cc98:	4811      	ldr	r0, [pc, #68]	; (800cce0 <low_level_output+0x138>)
 800cc9a:	f7f9 fddd 	bl	8006858 <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 800cc9e:	2300      	movs	r3, #0
 800cca0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800cca4:	4b0e      	ldr	r3, [pc, #56]	; (800cce0 <low_level_output+0x138>)
 800cca6:	681a      	ldr	r2, [r3, #0]
 800cca8:	f241 0314 	movw	r3, #4116	; 0x1014
 800ccac:	4413      	add	r3, r2
 800ccae:	681b      	ldr	r3, [r3, #0]
 800ccb0:	f003 0320 	and.w	r3, r3, #32
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	d00d      	beq.n	800ccd4 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800ccb8:	4b09      	ldr	r3, [pc, #36]	; (800cce0 <low_level_output+0x138>)
 800ccba:	681a      	ldr	r2, [r3, #0]
 800ccbc:	f241 0314 	movw	r3, #4116	; 0x1014
 800ccc0:	4413      	add	r3, r2
 800ccc2:	2220      	movs	r2, #32
 800ccc4:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800ccc6:	4b06      	ldr	r3, [pc, #24]	; (800cce0 <low_level_output+0x138>)
 800ccc8:	681a      	ldr	r2, [r3, #0]
 800ccca:	f241 0304 	movw	r3, #4100	; 0x1004
 800ccce:	4413      	add	r3, r2
 800ccd0:	2200      	movs	r2, #0
 800ccd2:	601a      	str	r2, [r3, #0]
  }
  return errval;
 800ccd4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800ccd8:	4618      	mov	r0, r3
 800ccda:	3728      	adds	r7, #40	; 0x28
 800ccdc:	46bd      	mov	sp, r7
 800ccde:	bd80      	pop	{r7, pc}
 800cce0:	2000a8a0 	.word	0x2000a8a0

0800cce4 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800cce4:	b580      	push	{r7, lr}
 800cce6:	b08c      	sub	sp, #48	; 0x30
 800cce8:	af00      	add	r7, sp, #0
 800ccea:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800ccec:	2300      	movs	r3, #0
 800ccee:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 800ccf0:	2300      	movs	r3, #0
 800ccf2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 800ccf4:	2300      	movs	r3, #0
 800ccf6:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 800ccf8:	2300      	movs	r3, #0
 800ccfa:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 800ccfc:	2300      	movs	r3, #0
 800ccfe:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 800cd00:	2300      	movs	r3, #0
 800cd02:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 800cd04:	2300      	movs	r3, #0
 800cd06:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 800cd08:	484f      	ldr	r0, [pc, #316]	; (800ce48 <low_level_input+0x164>)
 800cd0a:	f7f9 fe8f 	bl	8006a2c <HAL_ETH_GetReceivedFrame_IT>
 800cd0e:	4603      	mov	r3, r0
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d001      	beq.n	800cd18 <low_level_input+0x34>

    return NULL;
 800cd14:	2300      	movs	r3, #0
 800cd16:	e092      	b.n	800ce3e <low_level_input+0x15a>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 800cd18:	4b4b      	ldr	r3, [pc, #300]	; (800ce48 <low_level_input+0x164>)
 800cd1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cd1c:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 800cd1e:	4b4a      	ldr	r3, [pc, #296]	; (800ce48 <low_level_input+0x164>)
 800cd20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cd22:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 800cd24:	89fb      	ldrh	r3, [r7, #14]
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d007      	beq.n	800cd3a <low_level_input+0x56>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 800cd2a:	89fb      	ldrh	r3, [r7, #14]
 800cd2c:	f44f 72c1 	mov.w	r2, #386	; 0x182
 800cd30:	4619      	mov	r1, r3
 800cd32:	2000      	movs	r0, #0
 800cd34:	f004 fc80 	bl	8011638 <pbuf_alloc>
 800cd38:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 800cd3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd3c:	2b00      	cmp	r3, #0
 800cd3e:	d04b      	beq.n	800cdd8 <low_level_input+0xf4>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800cd40:	4b41      	ldr	r3, [pc, #260]	; (800ce48 <low_level_input+0x164>)
 800cd42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cd44:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 800cd46:	2300      	movs	r3, #0
 800cd48:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800cd4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd4c:	62bb      	str	r3, [r7, #40]	; 0x28
 800cd4e:	e040      	b.n	800cdd2 <low_level_input+0xee>
    {
      byteslefttocopy = q->len;
 800cd50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd52:	895b      	ldrh	r3, [r3, #10]
 800cd54:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 800cd56:	2300      	movs	r3, #0
 800cd58:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800cd5a:	e021      	b.n	800cda0 <low_level_input+0xbc>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 800cd5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd5e:	685a      	ldr	r2, [r3, #4]
 800cd60:	69bb      	ldr	r3, [r7, #24]
 800cd62:	18d0      	adds	r0, r2, r3
 800cd64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cd66:	69fb      	ldr	r3, [r7, #28]
 800cd68:	18d1      	adds	r1, r2, r3
 800cd6a:	69fa      	ldr	r2, [r7, #28]
 800cd6c:	f240 53f4 	movw	r3, #1524	; 0x5f4
 800cd70:	1a9b      	subs	r3, r3, r2
 800cd72:	461a      	mov	r2, r3
 800cd74:	f00f fc43 	bl	801c5fe <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800cd78:	6a3b      	ldr	r3, [r7, #32]
 800cd7a:	68db      	ldr	r3, [r3, #12]
 800cd7c:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 800cd7e:	6a3b      	ldr	r3, [r7, #32]
 800cd80:	689b      	ldr	r3, [r3, #8]
 800cd82:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 800cd84:	69fa      	ldr	r2, [r7, #28]
 800cd86:	697b      	ldr	r3, [r7, #20]
 800cd88:	4413      	add	r3, r2
 800cd8a:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800cd8e:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 800cd90:	69ba      	ldr	r2, [r7, #24]
 800cd92:	69fb      	ldr	r3, [r7, #28]
 800cd94:	1ad3      	subs	r3, r2, r3
 800cd96:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800cd9a:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 800cd9c:	2300      	movs	r3, #0
 800cd9e:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800cda0:	697a      	ldr	r2, [r7, #20]
 800cda2:	69fb      	ldr	r3, [r7, #28]
 800cda4:	4413      	add	r3, r2
 800cda6:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800cdaa:	4293      	cmp	r3, r2
 800cdac:	d8d6      	bhi.n	800cd5c <low_level_input+0x78>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 800cdae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cdb0:	685a      	ldr	r2, [r3, #4]
 800cdb2:	69bb      	ldr	r3, [r7, #24]
 800cdb4:	18d0      	adds	r0, r2, r3
 800cdb6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cdb8:	69fb      	ldr	r3, [r7, #28]
 800cdba:	4413      	add	r3, r2
 800cdbc:	697a      	ldr	r2, [r7, #20]
 800cdbe:	4619      	mov	r1, r3
 800cdc0:	f00f fc1d 	bl	801c5fe <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800cdc4:	69fa      	ldr	r2, [r7, #28]
 800cdc6:	697b      	ldr	r3, [r7, #20]
 800cdc8:	4413      	add	r3, r2
 800cdca:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800cdcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	62bb      	str	r3, [r7, #40]	; 0x28
 800cdd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d1bb      	bne.n	800cd50 <low_level_input+0x6c>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800cdd8:	4b1b      	ldr	r3, [pc, #108]	; (800ce48 <low_level_input+0x164>)
 800cdda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cddc:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800cdde:	2300      	movs	r3, #0
 800cde0:	613b      	str	r3, [r7, #16]
 800cde2:	e00b      	b.n	800cdfc <low_level_input+0x118>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 800cde4:	6a3b      	ldr	r3, [r7, #32]
 800cde6:	681b      	ldr	r3, [r3, #0]
 800cde8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800cdec:	6a3b      	ldr	r3, [r7, #32]
 800cdee:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800cdf0:	6a3b      	ldr	r3, [r7, #32]
 800cdf2:	68db      	ldr	r3, [r3, #12]
 800cdf4:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800cdf6:	693b      	ldr	r3, [r7, #16]
 800cdf8:	3301      	adds	r3, #1
 800cdfa:	613b      	str	r3, [r7, #16]
 800cdfc:	4b12      	ldr	r3, [pc, #72]	; (800ce48 <low_level_input+0x164>)
 800cdfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce00:	693a      	ldr	r2, [r7, #16]
 800ce02:	429a      	cmp	r2, r3
 800ce04:	d3ee      	bcc.n	800cde4 <low_level_input+0x100>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 800ce06:	4b10      	ldr	r3, [pc, #64]	; (800ce48 <low_level_input+0x164>)
 800ce08:	2200      	movs	r2, #0
 800ce0a:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 800ce0c:	4b0e      	ldr	r3, [pc, #56]	; (800ce48 <low_level_input+0x164>)
 800ce0e:	681a      	ldr	r2, [r3, #0]
 800ce10:	f241 0314 	movw	r3, #4116	; 0x1014
 800ce14:	4413      	add	r3, r2
 800ce16:	681b      	ldr	r3, [r3, #0]
 800ce18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d00d      	beq.n	800ce3c <low_level_input+0x158>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 800ce20:	4b09      	ldr	r3, [pc, #36]	; (800ce48 <low_level_input+0x164>)
 800ce22:	681a      	ldr	r2, [r3, #0]
 800ce24:	f241 0314 	movw	r3, #4116	; 0x1014
 800ce28:	4413      	add	r3, r2
 800ce2a:	2280      	movs	r2, #128	; 0x80
 800ce2c:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 800ce2e:	4b06      	ldr	r3, [pc, #24]	; (800ce48 <low_level_input+0x164>)
 800ce30:	681a      	ldr	r2, [r3, #0]
 800ce32:	f241 0308 	movw	r3, #4104	; 0x1008
 800ce36:	4413      	add	r3, r2
 800ce38:	2200      	movs	r2, #0
 800ce3a:	601a      	str	r2, [r3, #0]
  }
  return p;
 800ce3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800ce3e:	4618      	mov	r0, r3
 800ce40:	3730      	adds	r7, #48	; 0x30
 800ce42:	46bd      	mov	sp, r7
 800ce44:	bd80      	pop	{r7, pc}
 800ce46:	bf00      	nop
 800ce48:	2000a8a0 	.word	0x2000a8a0

0800ce4c <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void const * argument)
{
 800ce4c:	b580      	push	{r7, lr}
 800ce4e:	b084      	sub	sp, #16
 800ce50:	af00      	add	r7, sp, #0
 800ce52:	6078      	str	r0, [r7, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	60fb      	str	r3, [r7, #12]

  for( ;; )
  {
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800ce58:	4b12      	ldr	r3, [pc, #72]	; (800cea4 <ethernetif_input+0x58>)
 800ce5a:	681b      	ldr	r3, [r3, #0]
 800ce5c:	f04f 31ff 	mov.w	r1, #4294967295
 800ce60:	4618      	mov	r0, r3
 800ce62:	f000 fa99 	bl	800d398 <osSemaphoreWait>
 800ce66:	4603      	mov	r3, r0
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	d1f5      	bne.n	800ce58 <ethernetif_input+0xc>
    {
      do
      {
        LOCK_TCPIP_CORE();
 800ce6c:	480e      	ldr	r0, [pc, #56]	; (800cea8 <ethernetif_input+0x5c>)
 800ce6e:	f00f fb33 	bl	801c4d8 <sys_mutex_lock>
        p = low_level_input( netif );
 800ce72:	68f8      	ldr	r0, [r7, #12]
 800ce74:	f7ff ff36 	bl	800cce4 <low_level_input>
 800ce78:	60b8      	str	r0, [r7, #8]
        if   (p != NULL)
 800ce7a:	68bb      	ldr	r3, [r7, #8]
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	d00a      	beq.n	800ce96 <ethernetif_input+0x4a>
        {
          if (netif->input( p, netif) != ERR_OK )
 800ce80:	68fb      	ldr	r3, [r7, #12]
 800ce82:	691b      	ldr	r3, [r3, #16]
 800ce84:	68f9      	ldr	r1, [r7, #12]
 800ce86:	68b8      	ldr	r0, [r7, #8]
 800ce88:	4798      	blx	r3
 800ce8a:	4603      	mov	r3, r0
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	d002      	beq.n	800ce96 <ethernetif_input+0x4a>
          {
            pbuf_free(p);
 800ce90:	68b8      	ldr	r0, [r7, #8]
 800ce92:	f004 feb1 	bl	8011bf8 <pbuf_free>
          }
        }
        UNLOCK_TCPIP_CORE();
 800ce96:	4804      	ldr	r0, [pc, #16]	; (800cea8 <ethernetif_input+0x5c>)
 800ce98:	f00f fb2d 	bl	801c4f6 <sys_mutex_unlock>
      } while(p!=NULL);
 800ce9c:	68bb      	ldr	r3, [r7, #8]
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d1e4      	bne.n	800ce6c <ethernetif_input+0x20>
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800cea2:	e7d9      	b.n	800ce58 <ethernetif_input+0xc>
 800cea4:	2000057c 	.word	0x2000057c
 800cea8:	2000c0b8 	.word	0x2000c0b8

0800ceac <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800ceac:	b580      	push	{r7, lr}
 800ceae:	b082      	sub	sp, #8
 800ceb0:	af00      	add	r7, sp, #0
 800ceb2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	2b00      	cmp	r3, #0
 800ceb8:	d106      	bne.n	800cec8 <ethernetif_init+0x1c>
 800ceba:	4b0e      	ldr	r3, [pc, #56]	; (800cef4 <ethernetif_init+0x48>)
 800cebc:	f240 222b 	movw	r2, #555	; 0x22b
 800cec0:	490d      	ldr	r1, [pc, #52]	; (800cef8 <ethernetif_init+0x4c>)
 800cec2:	480e      	ldr	r0, [pc, #56]	; (800cefc <ethernetif_init+0x50>)
 800cec4:	f00f fbc8 	bl	801c658 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	2273      	movs	r2, #115	; 0x73
 800cecc:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  netif->name[1] = IFNAME1;
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	2274      	movs	r2, #116	; 0x74
 800ced4:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	4a09      	ldr	r2, [pc, #36]	; (800cf00 <ethernetif_init+0x54>)
 800cedc:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	4a08      	ldr	r2, [pc, #32]	; (800cf04 <ethernetif_init+0x58>)
 800cee2:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800cee4:	6878      	ldr	r0, [r7, #4]
 800cee6:	f7ff fd87 	bl	800c9f8 <low_level_init>

  return ERR_OK;
 800ceea:	2300      	movs	r3, #0
}
 800ceec:	4618      	mov	r0, r3
 800ceee:	3708      	adds	r7, #8
 800cef0:	46bd      	mov	sp, r7
 800cef2:	bd80      	pop	{r7, pc}
 800cef4:	0801d918 	.word	0x0801d918
 800cef8:	0801d934 	.word	0x0801d934
 800cefc:	0801d944 	.word	0x0801d944
 800cf00:	0801a655 	.word	0x0801a655
 800cf04:	0800cba9 	.word	0x0800cba9

0800cf08 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 800cf08:	b580      	push	{r7, lr}
 800cf0a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800cf0c:	f7f7 ffda 	bl	8004ec4 <HAL_GetTick>
 800cf10:	4603      	mov	r3, r0
}
 800cf12:	4618      	mov	r0, r3
 800cf14:	bd80      	pop	{r7, pc}
	...

0800cf18 <ethernetif_set_link>:
  * @param  netif: the network interface
  * @retval None
  */
void ethernetif_set_link(void const *argument)

{
 800cf18:	b580      	push	{r7, lr}
 800cf1a:	b084      	sub	sp, #16
 800cf1c:	af00      	add	r7, sp, #0
 800cf1e:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 800cf20:	2300      	movs	r3, #0
 800cf22:	60bb      	str	r3, [r7, #8]
  struct link_str *link_arg = (struct link_str *)argument;
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	60fb      	str	r3, [r7, #12]

  for(;;)
  {
    /* Read PHY_BSR*/
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800cf28:	f107 0308 	add.w	r3, r7, #8
 800cf2c:	461a      	mov	r2, r3
 800cf2e:	2101      	movs	r1, #1
 800cf30:	4816      	ldr	r0, [pc, #88]	; (800cf8c <ethernetif_set_link+0x74>)
 800cf32:	f7f9 fe7e 	bl	8006c32 <HAL_ETH_ReadPHYRegister>

    regvalue &= PHY_LINKED_STATUS;
 800cf36:	68bb      	ldr	r3, [r7, #8]
 800cf38:	f003 0304 	and.w	r3, r3, #4
 800cf3c:	60bb      	str	r3, [r7, #8]

    /* Check whether the netif link down and the PHY link is up */
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 800cf3e:	68fb      	ldr	r3, [r7, #12]
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800cf46:	f003 0304 	and.w	r3, r3, #4
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d108      	bne.n	800cf60 <ethernetif_set_link+0x48>
 800cf4e:	68bb      	ldr	r3, [r7, #8]
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	d005      	beq.n	800cf60 <ethernetif_set_link+0x48>
    {
      /* network cable is connected */
      netif_set_link_up(link_arg->netif);
 800cf54:	68fb      	ldr	r3, [r7, #12]
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	4618      	mov	r0, r3
 800cf5a:	f004 fa3b 	bl	80113d4 <netif_set_link_up>
 800cf5e:	e011      	b.n	800cf84 <ethernetif_set_link+0x6c>
    }
    else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 800cf60:	68fb      	ldr	r3, [r7, #12]
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800cf68:	089b      	lsrs	r3, r3, #2
 800cf6a:	f003 0301 	and.w	r3, r3, #1
 800cf6e:	b2db      	uxtb	r3, r3
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	d007      	beq.n	800cf84 <ethernetif_set_link+0x6c>
 800cf74:	68bb      	ldr	r3, [r7, #8]
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d104      	bne.n	800cf84 <ethernetif_set_link+0x6c>
    {
      /* network cable is dis-connected */
      netif_set_link_down(link_arg->netif);
 800cf7a:	68fb      	ldr	r3, [r7, #12]
 800cf7c:	681b      	ldr	r3, [r3, #0]
 800cf7e:	4618      	mov	r0, r3
 800cf80:	f004 fa60 	bl	8011444 <netif_set_link_down>
    }

    /* Suspend thread for 200 ms */
    osDelay(200);
 800cf84:	20c8      	movs	r0, #200	; 0xc8
 800cf86:	f000 f916 	bl	800d1b6 <osDelay>
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800cf8a:	e7cd      	b.n	800cf28 <ethernetif_set_link+0x10>
 800cf8c:	2000a8a0 	.word	0x2000a8a0

0800cf90 <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 800cf90:	b580      	push	{r7, lr}
 800cf92:	b084      	sub	sp, #16
 800cf94:	af00      	add	r7, sp, #0
 800cf96:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 800cf98:	2300      	movs	r3, #0
 800cf9a:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 800cf9c:	2300      	movs	r3, #0
 800cf9e:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800cfa6:	089b      	lsrs	r3, r3, #2
 800cfa8:	f003 0301 	and.w	r3, r3, #1
 800cfac:	b2db      	uxtb	r3, r3
 800cfae:	2b00      	cmp	r3, #0
 800cfb0:	d05d      	beq.n	800d06e <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800cfb2:	4b34      	ldr	r3, [pc, #208]	; (800d084 <ethernetif_update_config+0xf4>)
 800cfb4:	685b      	ldr	r3, [r3, #4]
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d03f      	beq.n	800d03a <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 800cfba:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800cfbe:	2100      	movs	r1, #0
 800cfc0:	4830      	ldr	r0, [pc, #192]	; (800d084 <ethernetif_update_config+0xf4>)
 800cfc2:	f7f9 fe9e 	bl	8006d02 <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 800cfc6:	f7f7 ff7d 	bl	8004ec4 <HAL_GetTick>
 800cfca:	4603      	mov	r3, r0
 800cfcc:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800cfce:	f107 0308 	add.w	r3, r7, #8
 800cfd2:	461a      	mov	r2, r3
 800cfd4:	2101      	movs	r1, #1
 800cfd6:	482b      	ldr	r0, [pc, #172]	; (800d084 <ethernetif_update_config+0xf4>)
 800cfd8:	f7f9 fe2b 	bl	8006c32 <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 800cfdc:	f7f7 ff72 	bl	8004ec4 <HAL_GetTick>
 800cfe0:	4602      	mov	r2, r0
 800cfe2:	68fb      	ldr	r3, [r7, #12]
 800cfe4:	1ad3      	subs	r3, r2, r3
 800cfe6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800cfea:	d828      	bhi.n	800d03e <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800cfec:	68bb      	ldr	r3, [r7, #8]
 800cfee:	f003 0320 	and.w	r3, r3, #32
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d0eb      	beq.n	800cfce <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 800cff6:	f107 0308 	add.w	r3, r7, #8
 800cffa:	461a      	mov	r2, r3
 800cffc:	211f      	movs	r1, #31
 800cffe:	4821      	ldr	r0, [pc, #132]	; (800d084 <ethernetif_update_config+0xf4>)
 800d000:	f7f9 fe17 	bl	8006c32 <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800d004:	68bb      	ldr	r3, [r7, #8]
 800d006:	f003 0310 	and.w	r3, r3, #16
 800d00a:	2b00      	cmp	r3, #0
 800d00c:	d004      	beq.n	800d018 <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800d00e:	4b1d      	ldr	r3, [pc, #116]	; (800d084 <ethernetif_update_config+0xf4>)
 800d010:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d014:	60da      	str	r2, [r3, #12]
 800d016:	e002      	b.n	800d01e <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 800d018:	4b1a      	ldr	r3, [pc, #104]	; (800d084 <ethernetif_update_config+0xf4>)
 800d01a:	2200      	movs	r2, #0
 800d01c:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 800d01e:	68bb      	ldr	r3, [r7, #8]
 800d020:	f003 0304 	and.w	r3, r3, #4
 800d024:	2b00      	cmp	r3, #0
 800d026:	d003      	beq.n	800d030 <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 800d028:	4b16      	ldr	r3, [pc, #88]	; (800d084 <ethernetif_update_config+0xf4>)
 800d02a:	2200      	movs	r2, #0
 800d02c:	609a      	str	r2, [r3, #8]
 800d02e:	e016      	b.n	800d05e <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 800d030:	4b14      	ldr	r3, [pc, #80]	; (800d084 <ethernetif_update_config+0xf4>)
 800d032:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800d036:	609a      	str	r2, [r3, #8]
 800d038:	e011      	b.n	800d05e <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 800d03a:	bf00      	nop
 800d03c:	e000      	b.n	800d040 <ethernetif_update_config+0xb0>
          goto error;
 800d03e:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800d040:	4b10      	ldr	r3, [pc, #64]	; (800d084 <ethernetif_update_config+0xf4>)
 800d042:	68db      	ldr	r3, [r3, #12]
 800d044:	08db      	lsrs	r3, r3, #3
 800d046:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 800d048:	4b0e      	ldr	r3, [pc, #56]	; (800d084 <ethernetif_update_config+0xf4>)
 800d04a:	689b      	ldr	r3, [r3, #8]
 800d04c:	085b      	lsrs	r3, r3, #1
 800d04e:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800d050:	4313      	orrs	r3, r2
 800d052:	b29b      	uxth	r3, r3
 800d054:	461a      	mov	r2, r3
 800d056:	2100      	movs	r1, #0
 800d058:	480a      	ldr	r0, [pc, #40]	; (800d084 <ethernetif_update_config+0xf4>)
 800d05a:	f7f9 fe52 	bl	8006d02 <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 800d05e:	2100      	movs	r1, #0
 800d060:	4808      	ldr	r0, [pc, #32]	; (800d084 <ethernetif_update_config+0xf4>)
 800d062:	f7f9 ff13 	bl	8006e8c <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 800d066:	4807      	ldr	r0, [pc, #28]	; (800d084 <ethernetif_update_config+0xf4>)
 800d068:	f7f9 feb1 	bl	8006dce <HAL_ETH_Start>
 800d06c:	e002      	b.n	800d074 <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 800d06e:	4805      	ldr	r0, [pc, #20]	; (800d084 <ethernetif_update_config+0xf4>)
 800d070:	f7f9 fedc 	bl	8006e2c <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 800d074:	6878      	ldr	r0, [r7, #4]
 800d076:	f000 f807 	bl	800d088 <ethernetif_notify_conn_changed>
}
 800d07a:	bf00      	nop
 800d07c:	3710      	adds	r7, #16
 800d07e:	46bd      	mov	sp, r7
 800d080:	bd80      	pop	{r7, pc}
 800d082:	bf00      	nop
 800d084:	2000a8a0 	.word	0x2000a8a0

0800d088 <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 800d088:	b480      	push	{r7}
 800d08a:	b083      	sub	sp, #12
 800d08c:	af00      	add	r7, sp, #0
 800d08e:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 800d090:	bf00      	nop
 800d092:	370c      	adds	r7, #12
 800d094:	46bd      	mov	sp, r7
 800d096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d09a:	4770      	bx	lr

0800d09c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800d09c:	b480      	push	{r7}
 800d09e:	b085      	sub	sp, #20
 800d0a0:	af00      	add	r7, sp, #0
 800d0a2:	4603      	mov	r3, r0
 800d0a4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800d0a6:	2300      	movs	r3, #0
 800d0a8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800d0aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d0ae:	2b84      	cmp	r3, #132	; 0x84
 800d0b0:	d005      	beq.n	800d0be <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800d0b2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800d0b6:	68fb      	ldr	r3, [r7, #12]
 800d0b8:	4413      	add	r3, r2
 800d0ba:	3303      	adds	r3, #3
 800d0bc:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800d0be:	68fb      	ldr	r3, [r7, #12]
}
 800d0c0:	4618      	mov	r0, r3
 800d0c2:	3714      	adds	r7, #20
 800d0c4:	46bd      	mov	sp, r7
 800d0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ca:	4770      	bx	lr

0800d0cc <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800d0cc:	b480      	push	{r7}
 800d0ce:	b083      	sub	sp, #12
 800d0d0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d0d2:	f3ef 8305 	mrs	r3, IPSR
 800d0d6:	607b      	str	r3, [r7, #4]
  return(result);
 800d0d8:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	bf14      	ite	ne
 800d0de:	2301      	movne	r3, #1
 800d0e0:	2300      	moveq	r3, #0
 800d0e2:	b2db      	uxtb	r3, r3
}
 800d0e4:	4618      	mov	r0, r3
 800d0e6:	370c      	adds	r7, #12
 800d0e8:	46bd      	mov	sp, r7
 800d0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ee:	4770      	bx	lr

0800d0f0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800d0f0:	b580      	push	{r7, lr}
 800d0f2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800d0f4:	f001 fd8e 	bl	800ec14 <vTaskStartScheduler>
  
  return osOK;
 800d0f8:	2300      	movs	r3, #0
}
 800d0fa:	4618      	mov	r0, r3
 800d0fc:	bd80      	pop	{r7, pc}

0800d0fe <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800d0fe:	b580      	push	{r7, lr}
 800d100:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800d102:	f7ff ffe3 	bl	800d0cc <inHandlerMode>
 800d106:	4603      	mov	r3, r0
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d003      	beq.n	800d114 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800d10c:	f001 fea0 	bl	800ee50 <xTaskGetTickCountFromISR>
 800d110:	4603      	mov	r3, r0
 800d112:	e002      	b.n	800d11a <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800d114:	f001 fe8c 	bl	800ee30 <xTaskGetTickCount>
 800d118:	4603      	mov	r3, r0
  }
}
 800d11a:	4618      	mov	r0, r3
 800d11c:	bd80      	pop	{r7, pc}

0800d11e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800d11e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d120:	b089      	sub	sp, #36	; 0x24
 800d122:	af04      	add	r7, sp, #16
 800d124:	6078      	str	r0, [r7, #4]
 800d126:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	695b      	ldr	r3, [r3, #20]
 800d12c:	2b00      	cmp	r3, #0
 800d12e:	d020      	beq.n	800d172 <osThreadCreate+0x54>
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	699b      	ldr	r3, [r3, #24]
 800d134:	2b00      	cmp	r3, #0
 800d136:	d01c      	beq.n	800d172 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	685c      	ldr	r4, [r3, #4]
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	681d      	ldr	r5, [r3, #0]
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	691e      	ldr	r6, [r3, #16]
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800d14a:	4618      	mov	r0, r3
 800d14c:	f7ff ffa6 	bl	800d09c <makeFreeRtosPriority>
 800d150:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	695b      	ldr	r3, [r3, #20]
 800d156:	687a      	ldr	r2, [r7, #4]
 800d158:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d15a:	9202      	str	r2, [sp, #8]
 800d15c:	9301      	str	r3, [sp, #4]
 800d15e:	9100      	str	r1, [sp, #0]
 800d160:	683b      	ldr	r3, [r7, #0]
 800d162:	4632      	mov	r2, r6
 800d164:	4629      	mov	r1, r5
 800d166:	4620      	mov	r0, r4
 800d168:	f001 fafb 	bl	800e762 <xTaskCreateStatic>
 800d16c:	4603      	mov	r3, r0
 800d16e:	60fb      	str	r3, [r7, #12]
 800d170:	e01c      	b.n	800d1ac <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	685c      	ldr	r4, [r3, #4]
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d17e:	b29e      	uxth	r6, r3
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800d186:	4618      	mov	r0, r3
 800d188:	f7ff ff88 	bl	800d09c <makeFreeRtosPriority>
 800d18c:	4602      	mov	r2, r0
 800d18e:	f107 030c 	add.w	r3, r7, #12
 800d192:	9301      	str	r3, [sp, #4]
 800d194:	9200      	str	r2, [sp, #0]
 800d196:	683b      	ldr	r3, [r7, #0]
 800d198:	4632      	mov	r2, r6
 800d19a:	4629      	mov	r1, r5
 800d19c:	4620      	mov	r0, r4
 800d19e:	f001 fb40 	bl	800e822 <xTaskCreate>
 800d1a2:	4603      	mov	r3, r0
 800d1a4:	2b01      	cmp	r3, #1
 800d1a6:	d001      	beq.n	800d1ac <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800d1a8:	2300      	movs	r3, #0
 800d1aa:	e000      	b.n	800d1ae <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800d1ac:	68fb      	ldr	r3, [r7, #12]
}
 800d1ae:	4618      	mov	r0, r3
 800d1b0:	3714      	adds	r7, #20
 800d1b2:	46bd      	mov	sp, r7
 800d1b4:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d1b6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800d1b6:	b580      	push	{r7, lr}
 800d1b8:	b084      	sub	sp, #16
 800d1ba:	af00      	add	r7, sp, #0
 800d1bc:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	d001      	beq.n	800d1cc <osDelay+0x16>
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	e000      	b.n	800d1ce <osDelay+0x18>
 800d1cc:	2301      	movs	r3, #1
 800d1ce:	4618      	mov	r0, r3
 800d1d0:	f001 fcea 	bl	800eba8 <vTaskDelay>
  
  return osOK;
 800d1d4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800d1d6:	4618      	mov	r0, r3
 800d1d8:	3710      	adds	r7, #16
 800d1da:	46bd      	mov	sp, r7
 800d1dc:	bd80      	pop	{r7, pc}

0800d1de <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800d1de:	b580      	push	{r7, lr}
 800d1e0:	b082      	sub	sp, #8
 800d1e2:	af00      	add	r7, sp, #0
 800d1e4:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	685b      	ldr	r3, [r3, #4]
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	d007      	beq.n	800d1fe <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	685b      	ldr	r3, [r3, #4]
 800d1f2:	4619      	mov	r1, r3
 800d1f4:	2001      	movs	r0, #1
 800d1f6:	f000 fc5e 	bl	800dab6 <xQueueCreateMutexStatic>
 800d1fa:	4603      	mov	r3, r0
 800d1fc:	e003      	b.n	800d206 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800d1fe:	2001      	movs	r0, #1
 800d200:	f000 fc41 	bl	800da86 <xQueueCreateMutex>
 800d204:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800d206:	4618      	mov	r0, r3
 800d208:	3708      	adds	r7, #8
 800d20a:	46bd      	mov	sp, r7
 800d20c:	bd80      	pop	{r7, pc}
	...

0800d210 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800d210:	b580      	push	{r7, lr}
 800d212:	b084      	sub	sp, #16
 800d214:	af00      	add	r7, sp, #0
 800d216:	6078      	str	r0, [r7, #4]
 800d218:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800d21a:	2300      	movs	r3, #0
 800d21c:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	2b00      	cmp	r3, #0
 800d222:	d101      	bne.n	800d228 <osMutexWait+0x18>
    return osErrorParameter;
 800d224:	2380      	movs	r3, #128	; 0x80
 800d226:	e03a      	b.n	800d29e <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800d228:	2300      	movs	r3, #0
 800d22a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800d22c:	683b      	ldr	r3, [r7, #0]
 800d22e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d232:	d103      	bne.n	800d23c <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800d234:	f04f 33ff 	mov.w	r3, #4294967295
 800d238:	60fb      	str	r3, [r7, #12]
 800d23a:	e009      	b.n	800d250 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800d23c:	683b      	ldr	r3, [r7, #0]
 800d23e:	2b00      	cmp	r3, #0
 800d240:	d006      	beq.n	800d250 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800d242:	683b      	ldr	r3, [r7, #0]
 800d244:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800d246:	68fb      	ldr	r3, [r7, #12]
 800d248:	2b00      	cmp	r3, #0
 800d24a:	d101      	bne.n	800d250 <osMutexWait+0x40>
      ticks = 1;
 800d24c:	2301      	movs	r3, #1
 800d24e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800d250:	f7ff ff3c 	bl	800d0cc <inHandlerMode>
 800d254:	4603      	mov	r3, r0
 800d256:	2b00      	cmp	r3, #0
 800d258:	d017      	beq.n	800d28a <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800d25a:	f107 0308 	add.w	r3, r7, #8
 800d25e:	461a      	mov	r2, r3
 800d260:	2100      	movs	r1, #0
 800d262:	6878      	ldr	r0, [r7, #4]
 800d264:	f001 f8d2 	bl	800e40c <xQueueReceiveFromISR>
 800d268:	4603      	mov	r3, r0
 800d26a:	2b01      	cmp	r3, #1
 800d26c:	d001      	beq.n	800d272 <osMutexWait+0x62>
      return osErrorOS;
 800d26e:	23ff      	movs	r3, #255	; 0xff
 800d270:	e015      	b.n	800d29e <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800d272:	68bb      	ldr	r3, [r7, #8]
 800d274:	2b00      	cmp	r3, #0
 800d276:	d011      	beq.n	800d29c <osMutexWait+0x8c>
 800d278:	4b0b      	ldr	r3, [pc, #44]	; (800d2a8 <osMutexWait+0x98>)
 800d27a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d27e:	601a      	str	r2, [r3, #0]
 800d280:	f3bf 8f4f 	dsb	sy
 800d284:	f3bf 8f6f 	isb	sy
 800d288:	e008      	b.n	800d29c <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800d28a:	68f9      	ldr	r1, [r7, #12]
 800d28c:	6878      	ldr	r0, [r7, #4]
 800d28e:	f000 ffad 	bl	800e1ec <xQueueSemaphoreTake>
 800d292:	4603      	mov	r3, r0
 800d294:	2b01      	cmp	r3, #1
 800d296:	d001      	beq.n	800d29c <osMutexWait+0x8c>
    return osErrorOS;
 800d298:	23ff      	movs	r3, #255	; 0xff
 800d29a:	e000      	b.n	800d29e <osMutexWait+0x8e>
  }
  
  return osOK;
 800d29c:	2300      	movs	r3, #0
}
 800d29e:	4618      	mov	r0, r3
 800d2a0:	3710      	adds	r7, #16
 800d2a2:	46bd      	mov	sp, r7
 800d2a4:	bd80      	pop	{r7, pc}
 800d2a6:	bf00      	nop
 800d2a8:	e000ed04 	.word	0xe000ed04

0800d2ac <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800d2ac:	b580      	push	{r7, lr}
 800d2ae:	b084      	sub	sp, #16
 800d2b0:	af00      	add	r7, sp, #0
 800d2b2:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800d2b4:	2300      	movs	r3, #0
 800d2b6:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800d2b8:	2300      	movs	r3, #0
 800d2ba:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800d2bc:	f7ff ff06 	bl	800d0cc <inHandlerMode>
 800d2c0:	4603      	mov	r3, r0
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d016      	beq.n	800d2f4 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800d2c6:	f107 0308 	add.w	r3, r7, #8
 800d2ca:	4619      	mov	r1, r3
 800d2cc:	6878      	ldr	r0, [r7, #4]
 800d2ce:	f000 fe19 	bl	800df04 <xQueueGiveFromISR>
 800d2d2:	4603      	mov	r3, r0
 800d2d4:	2b01      	cmp	r3, #1
 800d2d6:	d001      	beq.n	800d2dc <osMutexRelease+0x30>
      return osErrorOS;
 800d2d8:	23ff      	movs	r3, #255	; 0xff
 800d2da:	e017      	b.n	800d30c <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800d2dc:	68bb      	ldr	r3, [r7, #8]
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d013      	beq.n	800d30a <osMutexRelease+0x5e>
 800d2e2:	4b0c      	ldr	r3, [pc, #48]	; (800d314 <osMutexRelease+0x68>)
 800d2e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d2e8:	601a      	str	r2, [r3, #0]
 800d2ea:	f3bf 8f4f 	dsb	sy
 800d2ee:	f3bf 8f6f 	isb	sy
 800d2f2:	e00a      	b.n	800d30a <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800d2f4:	2300      	movs	r3, #0
 800d2f6:	2200      	movs	r2, #0
 800d2f8:	2100      	movs	r1, #0
 800d2fa:	6878      	ldr	r0, [r7, #4]
 800d2fc:	f000 fc64 	bl	800dbc8 <xQueueGenericSend>
 800d300:	4603      	mov	r3, r0
 800d302:	2b01      	cmp	r3, #1
 800d304:	d001      	beq.n	800d30a <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800d306:	23ff      	movs	r3, #255	; 0xff
 800d308:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800d30a:	68fb      	ldr	r3, [r7, #12]
}
 800d30c:	4618      	mov	r0, r3
 800d30e:	3710      	adds	r7, #16
 800d310:	46bd      	mov	sp, r7
 800d312:	bd80      	pop	{r7, pc}
 800d314:	e000ed04 	.word	0xe000ed04

0800d318 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800d318:	b580      	push	{r7, lr}
 800d31a:	b086      	sub	sp, #24
 800d31c:	af02      	add	r7, sp, #8
 800d31e:	6078      	str	r0, [r7, #4]
 800d320:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	685b      	ldr	r3, [r3, #4]
 800d326:	2b00      	cmp	r3, #0
 800d328:	d017      	beq.n	800d35a <osSemaphoreCreate+0x42>
    if (count == 1) {
 800d32a:	683b      	ldr	r3, [r7, #0]
 800d32c:	2b01      	cmp	r3, #1
 800d32e:	d10b      	bne.n	800d348 <osSemaphoreCreate+0x30>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	685a      	ldr	r2, [r3, #4]
 800d334:	2303      	movs	r3, #3
 800d336:	9300      	str	r3, [sp, #0]
 800d338:	4613      	mov	r3, r2
 800d33a:	2200      	movs	r2, #0
 800d33c:	2100      	movs	r1, #0
 800d33e:	2001      	movs	r0, #1
 800d340:	f000 faaa 	bl	800d898 <xQueueGenericCreateStatic>
 800d344:	4603      	mov	r3, r0
 800d346:	e023      	b.n	800d390 <osSemaphoreCreate+0x78>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
 800d348:	6838      	ldr	r0, [r7, #0]
 800d34a:	6839      	ldr	r1, [r7, #0]
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	685b      	ldr	r3, [r3, #4]
 800d350:	461a      	mov	r2, r3
 800d352:	f000 fbcb 	bl	800daec <xQueueCreateCountingSemaphoreStatic>
 800d356:	4603      	mov	r3, r0
 800d358:	e01a      	b.n	800d390 <osSemaphoreCreate+0x78>
      return NULL;
#endif
    }
  }
  else {
    if (count == 1) {
 800d35a:	683b      	ldr	r3, [r7, #0]
 800d35c:	2b01      	cmp	r3, #1
 800d35e:	d110      	bne.n	800d382 <osSemaphoreCreate+0x6a>
      vSemaphoreCreateBinary(sema);
 800d360:	2203      	movs	r2, #3
 800d362:	2100      	movs	r1, #0
 800d364:	2001      	movs	r0, #1
 800d366:	f000 fb14 	bl	800d992 <xQueueGenericCreate>
 800d36a:	60f8      	str	r0, [r7, #12]
 800d36c:	68fb      	ldr	r3, [r7, #12]
 800d36e:	2b00      	cmp	r3, #0
 800d370:	d005      	beq.n	800d37e <osSemaphoreCreate+0x66>
 800d372:	2300      	movs	r3, #0
 800d374:	2200      	movs	r2, #0
 800d376:	2100      	movs	r1, #0
 800d378:	68f8      	ldr	r0, [r7, #12]
 800d37a:	f000 fc25 	bl	800dbc8 <xQueueGenericSend>
      return sema;
 800d37e:	68fb      	ldr	r3, [r7, #12]
 800d380:	e006      	b.n	800d390 <osSemaphoreCreate+0x78>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
 800d382:	683b      	ldr	r3, [r7, #0]
 800d384:	683a      	ldr	r2, [r7, #0]
 800d386:	4611      	mov	r1, r2
 800d388:	4618      	mov	r0, r3
 800d38a:	f000 fbe8 	bl	800db5e <xQueueCreateCountingSemaphore>
 800d38e:	4603      	mov	r3, r0
#else
    return NULL;
#endif
  }
#endif
}
 800d390:	4618      	mov	r0, r3
 800d392:	3710      	adds	r7, #16
 800d394:	46bd      	mov	sp, r7
 800d396:	bd80      	pop	{r7, pc}

0800d398 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800d398:	b580      	push	{r7, lr}
 800d39a:	b084      	sub	sp, #16
 800d39c:	af00      	add	r7, sp, #0
 800d39e:	6078      	str	r0, [r7, #4]
 800d3a0:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800d3a2:	2300      	movs	r3, #0
 800d3a4:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	d101      	bne.n	800d3b0 <osSemaphoreWait+0x18>
    return osErrorParameter;
 800d3ac:	2380      	movs	r3, #128	; 0x80
 800d3ae:	e03a      	b.n	800d426 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800d3b0:	2300      	movs	r3, #0
 800d3b2:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800d3b4:	683b      	ldr	r3, [r7, #0]
 800d3b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d3ba:	d103      	bne.n	800d3c4 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800d3bc:	f04f 33ff 	mov.w	r3, #4294967295
 800d3c0:	60fb      	str	r3, [r7, #12]
 800d3c2:	e009      	b.n	800d3d8 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800d3c4:	683b      	ldr	r3, [r7, #0]
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	d006      	beq.n	800d3d8 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800d3ca:	683b      	ldr	r3, [r7, #0]
 800d3cc:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	d101      	bne.n	800d3d8 <osSemaphoreWait+0x40>
      ticks = 1;
 800d3d4:	2301      	movs	r3, #1
 800d3d6:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800d3d8:	f7ff fe78 	bl	800d0cc <inHandlerMode>
 800d3dc:	4603      	mov	r3, r0
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d017      	beq.n	800d412 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800d3e2:	f107 0308 	add.w	r3, r7, #8
 800d3e6:	461a      	mov	r2, r3
 800d3e8:	2100      	movs	r1, #0
 800d3ea:	6878      	ldr	r0, [r7, #4]
 800d3ec:	f001 f80e 	bl	800e40c <xQueueReceiveFromISR>
 800d3f0:	4603      	mov	r3, r0
 800d3f2:	2b01      	cmp	r3, #1
 800d3f4:	d001      	beq.n	800d3fa <osSemaphoreWait+0x62>
      return osErrorOS;
 800d3f6:	23ff      	movs	r3, #255	; 0xff
 800d3f8:	e015      	b.n	800d426 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800d3fa:	68bb      	ldr	r3, [r7, #8]
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d011      	beq.n	800d424 <osSemaphoreWait+0x8c>
 800d400:	4b0b      	ldr	r3, [pc, #44]	; (800d430 <osSemaphoreWait+0x98>)
 800d402:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d406:	601a      	str	r2, [r3, #0]
 800d408:	f3bf 8f4f 	dsb	sy
 800d40c:	f3bf 8f6f 	isb	sy
 800d410:	e008      	b.n	800d424 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800d412:	68f9      	ldr	r1, [r7, #12]
 800d414:	6878      	ldr	r0, [r7, #4]
 800d416:	f000 fee9 	bl	800e1ec <xQueueSemaphoreTake>
 800d41a:	4603      	mov	r3, r0
 800d41c:	2b01      	cmp	r3, #1
 800d41e:	d001      	beq.n	800d424 <osSemaphoreWait+0x8c>
    return osErrorOS;
 800d420:	23ff      	movs	r3, #255	; 0xff
 800d422:	e000      	b.n	800d426 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800d424:	2300      	movs	r3, #0
}
 800d426:	4618      	mov	r0, r3
 800d428:	3710      	adds	r7, #16
 800d42a:	46bd      	mov	sp, r7
 800d42c:	bd80      	pop	{r7, pc}
 800d42e:	bf00      	nop
 800d430:	e000ed04 	.word	0xe000ed04

0800d434 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800d434:	b580      	push	{r7, lr}
 800d436:	b084      	sub	sp, #16
 800d438:	af00      	add	r7, sp, #0
 800d43a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800d43c:	2300      	movs	r3, #0
 800d43e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800d440:	2300      	movs	r3, #0
 800d442:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800d444:	f7ff fe42 	bl	800d0cc <inHandlerMode>
 800d448:	4603      	mov	r3, r0
 800d44a:	2b00      	cmp	r3, #0
 800d44c:	d016      	beq.n	800d47c <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800d44e:	f107 0308 	add.w	r3, r7, #8
 800d452:	4619      	mov	r1, r3
 800d454:	6878      	ldr	r0, [r7, #4]
 800d456:	f000 fd55 	bl	800df04 <xQueueGiveFromISR>
 800d45a:	4603      	mov	r3, r0
 800d45c:	2b01      	cmp	r3, #1
 800d45e:	d001      	beq.n	800d464 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800d460:	23ff      	movs	r3, #255	; 0xff
 800d462:	e017      	b.n	800d494 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800d464:	68bb      	ldr	r3, [r7, #8]
 800d466:	2b00      	cmp	r3, #0
 800d468:	d013      	beq.n	800d492 <osSemaphoreRelease+0x5e>
 800d46a:	4b0c      	ldr	r3, [pc, #48]	; (800d49c <osSemaphoreRelease+0x68>)
 800d46c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d470:	601a      	str	r2, [r3, #0]
 800d472:	f3bf 8f4f 	dsb	sy
 800d476:	f3bf 8f6f 	isb	sy
 800d47a:	e00a      	b.n	800d492 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800d47c:	2300      	movs	r3, #0
 800d47e:	2200      	movs	r2, #0
 800d480:	2100      	movs	r1, #0
 800d482:	6878      	ldr	r0, [r7, #4]
 800d484:	f000 fba0 	bl	800dbc8 <xQueueGenericSend>
 800d488:	4603      	mov	r3, r0
 800d48a:	2b01      	cmp	r3, #1
 800d48c:	d001      	beq.n	800d492 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800d48e:	23ff      	movs	r3, #255	; 0xff
 800d490:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800d492:	68fb      	ldr	r3, [r7, #12]
}
 800d494:	4618      	mov	r0, r3
 800d496:	3710      	adds	r7, #16
 800d498:	46bd      	mov	sp, r7
 800d49a:	bd80      	pop	{r7, pc}
 800d49c:	e000ed04 	.word	0xe000ed04

0800d4a0 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800d4a0:	b590      	push	{r4, r7, lr}
 800d4a2:	b085      	sub	sp, #20
 800d4a4:	af02      	add	r7, sp, #8
 800d4a6:	6078      	str	r0, [r7, #4]
 800d4a8:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	689b      	ldr	r3, [r3, #8]
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d012      	beq.n	800d4d8 <osMessageCreate+0x38>
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	68db      	ldr	r3, [r3, #12]
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	d00e      	beq.n	800d4d8 <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	6818      	ldr	r0, [r3, #0]
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	6859      	ldr	r1, [r3, #4]
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	689a      	ldr	r2, [r3, #8]
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	68dc      	ldr	r4, [r3, #12]
 800d4ca:	2300      	movs	r3, #0
 800d4cc:	9300      	str	r3, [sp, #0]
 800d4ce:	4623      	mov	r3, r4
 800d4d0:	f000 f9e2 	bl	800d898 <xQueueGenericCreateStatic>
 800d4d4:	4603      	mov	r3, r0
 800d4d6:	e008      	b.n	800d4ea <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	6818      	ldr	r0, [r3, #0]
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	685b      	ldr	r3, [r3, #4]
 800d4e0:	2200      	movs	r2, #0
 800d4e2:	4619      	mov	r1, r3
 800d4e4:	f000 fa55 	bl	800d992 <xQueueGenericCreate>
 800d4e8:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800d4ea:	4618      	mov	r0, r3
 800d4ec:	370c      	adds	r7, #12
 800d4ee:	46bd      	mov	sp, r7
 800d4f0:	bd90      	pop	{r4, r7, pc}
	...

0800d4f4 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800d4f4:	b580      	push	{r7, lr}
 800d4f6:	b086      	sub	sp, #24
 800d4f8:	af00      	add	r7, sp, #0
 800d4fa:	60f8      	str	r0, [r7, #12]
 800d4fc:	60b9      	str	r1, [r7, #8]
 800d4fe:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800d500:	2300      	movs	r3, #0
 800d502:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800d508:	697b      	ldr	r3, [r7, #20]
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d101      	bne.n	800d512 <osMessagePut+0x1e>
    ticks = 1;
 800d50e:	2301      	movs	r3, #1
 800d510:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800d512:	f7ff fddb 	bl	800d0cc <inHandlerMode>
 800d516:	4603      	mov	r3, r0
 800d518:	2b00      	cmp	r3, #0
 800d51a:	d018      	beq.n	800d54e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800d51c:	f107 0210 	add.w	r2, r7, #16
 800d520:	f107 0108 	add.w	r1, r7, #8
 800d524:	2300      	movs	r3, #0
 800d526:	68f8      	ldr	r0, [r7, #12]
 800d528:	f000 fc50 	bl	800ddcc <xQueueGenericSendFromISR>
 800d52c:	4603      	mov	r3, r0
 800d52e:	2b01      	cmp	r3, #1
 800d530:	d001      	beq.n	800d536 <osMessagePut+0x42>
      return osErrorOS;
 800d532:	23ff      	movs	r3, #255	; 0xff
 800d534:	e018      	b.n	800d568 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800d536:	693b      	ldr	r3, [r7, #16]
 800d538:	2b00      	cmp	r3, #0
 800d53a:	d014      	beq.n	800d566 <osMessagePut+0x72>
 800d53c:	4b0c      	ldr	r3, [pc, #48]	; (800d570 <osMessagePut+0x7c>)
 800d53e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d542:	601a      	str	r2, [r3, #0]
 800d544:	f3bf 8f4f 	dsb	sy
 800d548:	f3bf 8f6f 	isb	sy
 800d54c:	e00b      	b.n	800d566 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800d54e:	f107 0108 	add.w	r1, r7, #8
 800d552:	2300      	movs	r3, #0
 800d554:	697a      	ldr	r2, [r7, #20]
 800d556:	68f8      	ldr	r0, [r7, #12]
 800d558:	f000 fb36 	bl	800dbc8 <xQueueGenericSend>
 800d55c:	4603      	mov	r3, r0
 800d55e:	2b01      	cmp	r3, #1
 800d560:	d001      	beq.n	800d566 <osMessagePut+0x72>
      return osErrorOS;
 800d562:	23ff      	movs	r3, #255	; 0xff
 800d564:	e000      	b.n	800d568 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800d566:	2300      	movs	r3, #0
}
 800d568:	4618      	mov	r0, r3
 800d56a:	3718      	adds	r7, #24
 800d56c:	46bd      	mov	sp, r7
 800d56e:	bd80      	pop	{r7, pc}
 800d570:	e000ed04 	.word	0xe000ed04

0800d574 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800d574:	b590      	push	{r4, r7, lr}
 800d576:	b08b      	sub	sp, #44	; 0x2c
 800d578:	af00      	add	r7, sp, #0
 800d57a:	60f8      	str	r0, [r7, #12]
 800d57c:	60b9      	str	r1, [r7, #8]
 800d57e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800d580:	68bb      	ldr	r3, [r7, #8]
 800d582:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800d584:	2300      	movs	r3, #0
 800d586:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800d588:	68bb      	ldr	r3, [r7, #8]
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	d10a      	bne.n	800d5a4 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800d58e:	2380      	movs	r3, #128	; 0x80
 800d590:	617b      	str	r3, [r7, #20]
    return event;
 800d592:	68fb      	ldr	r3, [r7, #12]
 800d594:	461c      	mov	r4, r3
 800d596:	f107 0314 	add.w	r3, r7, #20
 800d59a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d59e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d5a2:	e054      	b.n	800d64e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800d5a4:	2300      	movs	r3, #0
 800d5a6:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800d5a8:	2300      	movs	r3, #0
 800d5aa:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d5b2:	d103      	bne.n	800d5bc <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800d5b4:	f04f 33ff 	mov.w	r3, #4294967295
 800d5b8:	627b      	str	r3, [r7, #36]	; 0x24
 800d5ba:	e009      	b.n	800d5d0 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d006      	beq.n	800d5d0 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 800d5c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d5c8:	2b00      	cmp	r3, #0
 800d5ca:	d101      	bne.n	800d5d0 <osMessageGet+0x5c>
      ticks = 1;
 800d5cc:	2301      	movs	r3, #1
 800d5ce:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 800d5d0:	f7ff fd7c 	bl	800d0cc <inHandlerMode>
 800d5d4:	4603      	mov	r3, r0
 800d5d6:	2b00      	cmp	r3, #0
 800d5d8:	d01c      	beq.n	800d614 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800d5da:	f107 0220 	add.w	r2, r7, #32
 800d5de:	f107 0314 	add.w	r3, r7, #20
 800d5e2:	3304      	adds	r3, #4
 800d5e4:	4619      	mov	r1, r3
 800d5e6:	68b8      	ldr	r0, [r7, #8]
 800d5e8:	f000 ff10 	bl	800e40c <xQueueReceiveFromISR>
 800d5ec:	4603      	mov	r3, r0
 800d5ee:	2b01      	cmp	r3, #1
 800d5f0:	d102      	bne.n	800d5f8 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800d5f2:	2310      	movs	r3, #16
 800d5f4:	617b      	str	r3, [r7, #20]
 800d5f6:	e001      	b.n	800d5fc <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800d5f8:	2300      	movs	r3, #0
 800d5fa:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800d5fc:	6a3b      	ldr	r3, [r7, #32]
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	d01d      	beq.n	800d63e <osMessageGet+0xca>
 800d602:	4b15      	ldr	r3, [pc, #84]	; (800d658 <osMessageGet+0xe4>)
 800d604:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d608:	601a      	str	r2, [r3, #0]
 800d60a:	f3bf 8f4f 	dsb	sy
 800d60e:	f3bf 8f6f 	isb	sy
 800d612:	e014      	b.n	800d63e <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800d614:	f107 0314 	add.w	r3, r7, #20
 800d618:	3304      	adds	r3, #4
 800d61a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d61c:	4619      	mov	r1, r3
 800d61e:	68b8      	ldr	r0, [r7, #8]
 800d620:	f000 fd02 	bl	800e028 <xQueueReceive>
 800d624:	4603      	mov	r3, r0
 800d626:	2b01      	cmp	r3, #1
 800d628:	d102      	bne.n	800d630 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800d62a:	2310      	movs	r3, #16
 800d62c:	617b      	str	r3, [r7, #20]
 800d62e:	e006      	b.n	800d63e <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800d630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d632:	2b00      	cmp	r3, #0
 800d634:	d101      	bne.n	800d63a <osMessageGet+0xc6>
 800d636:	2300      	movs	r3, #0
 800d638:	e000      	b.n	800d63c <osMessageGet+0xc8>
 800d63a:	2340      	movs	r3, #64	; 0x40
 800d63c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800d63e:	68fb      	ldr	r3, [r7, #12]
 800d640:	461c      	mov	r4, r3
 800d642:	f107 0314 	add.w	r3, r7, #20
 800d646:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d64a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800d64e:	68f8      	ldr	r0, [r7, #12]
 800d650:	372c      	adds	r7, #44	; 0x2c
 800d652:	46bd      	mov	sp, r7
 800d654:	bd90      	pop	{r4, r7, pc}
 800d656:	bf00      	nop
 800d658:	e000ed04 	.word	0xe000ed04

0800d65c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800d65c:	b480      	push	{r7}
 800d65e:	b083      	sub	sp, #12
 800d660:	af00      	add	r7, sp, #0
 800d662:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	f103 0208 	add.w	r2, r3, #8
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	f04f 32ff 	mov.w	r2, #4294967295
 800d674:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	f103 0208 	add.w	r2, r3, #8
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	f103 0208 	add.w	r2, r3, #8
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	2200      	movs	r2, #0
 800d68e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800d690:	bf00      	nop
 800d692:	370c      	adds	r7, #12
 800d694:	46bd      	mov	sp, r7
 800d696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d69a:	4770      	bx	lr

0800d69c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800d69c:	b480      	push	{r7}
 800d69e:	b083      	sub	sp, #12
 800d6a0:	af00      	add	r7, sp, #0
 800d6a2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	2200      	movs	r2, #0
 800d6a8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800d6aa:	bf00      	nop
 800d6ac:	370c      	adds	r7, #12
 800d6ae:	46bd      	mov	sp, r7
 800d6b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6b4:	4770      	bx	lr

0800d6b6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d6b6:	b480      	push	{r7}
 800d6b8:	b085      	sub	sp, #20
 800d6ba:	af00      	add	r7, sp, #0
 800d6bc:	6078      	str	r0, [r7, #4]
 800d6be:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	685b      	ldr	r3, [r3, #4]
 800d6c4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800d6c6:	683b      	ldr	r3, [r7, #0]
 800d6c8:	68fa      	ldr	r2, [r7, #12]
 800d6ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800d6cc:	68fb      	ldr	r3, [r7, #12]
 800d6ce:	689a      	ldr	r2, [r3, #8]
 800d6d0:	683b      	ldr	r3, [r7, #0]
 800d6d2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	689b      	ldr	r3, [r3, #8]
 800d6d8:	683a      	ldr	r2, [r7, #0]
 800d6da:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800d6dc:	68fb      	ldr	r3, [r7, #12]
 800d6de:	683a      	ldr	r2, [r7, #0]
 800d6e0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800d6e2:	683b      	ldr	r3, [r7, #0]
 800d6e4:	687a      	ldr	r2, [r7, #4]
 800d6e6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	681b      	ldr	r3, [r3, #0]
 800d6ec:	1c5a      	adds	r2, r3, #1
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	601a      	str	r2, [r3, #0]
}
 800d6f2:	bf00      	nop
 800d6f4:	3714      	adds	r7, #20
 800d6f6:	46bd      	mov	sp, r7
 800d6f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6fc:	4770      	bx	lr

0800d6fe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d6fe:	b480      	push	{r7}
 800d700:	b085      	sub	sp, #20
 800d702:	af00      	add	r7, sp, #0
 800d704:	6078      	str	r0, [r7, #4]
 800d706:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800d708:	683b      	ldr	r3, [r7, #0]
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800d70e:	68bb      	ldr	r3, [r7, #8]
 800d710:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d714:	d103      	bne.n	800d71e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	691b      	ldr	r3, [r3, #16]
 800d71a:	60fb      	str	r3, [r7, #12]
 800d71c:	e00c      	b.n	800d738 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	3308      	adds	r3, #8
 800d722:	60fb      	str	r3, [r7, #12]
 800d724:	e002      	b.n	800d72c <vListInsert+0x2e>
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	685b      	ldr	r3, [r3, #4]
 800d72a:	60fb      	str	r3, [r7, #12]
 800d72c:	68fb      	ldr	r3, [r7, #12]
 800d72e:	685b      	ldr	r3, [r3, #4]
 800d730:	681b      	ldr	r3, [r3, #0]
 800d732:	68ba      	ldr	r2, [r7, #8]
 800d734:	429a      	cmp	r2, r3
 800d736:	d2f6      	bcs.n	800d726 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800d738:	68fb      	ldr	r3, [r7, #12]
 800d73a:	685a      	ldr	r2, [r3, #4]
 800d73c:	683b      	ldr	r3, [r7, #0]
 800d73e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800d740:	683b      	ldr	r3, [r7, #0]
 800d742:	685b      	ldr	r3, [r3, #4]
 800d744:	683a      	ldr	r2, [r7, #0]
 800d746:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800d748:	683b      	ldr	r3, [r7, #0]
 800d74a:	68fa      	ldr	r2, [r7, #12]
 800d74c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800d74e:	68fb      	ldr	r3, [r7, #12]
 800d750:	683a      	ldr	r2, [r7, #0]
 800d752:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800d754:	683b      	ldr	r3, [r7, #0]
 800d756:	687a      	ldr	r2, [r7, #4]
 800d758:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	1c5a      	adds	r2, r3, #1
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	601a      	str	r2, [r3, #0]
}
 800d764:	bf00      	nop
 800d766:	3714      	adds	r7, #20
 800d768:	46bd      	mov	sp, r7
 800d76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d76e:	4770      	bx	lr

0800d770 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800d770:	b480      	push	{r7}
 800d772:	b085      	sub	sp, #20
 800d774:	af00      	add	r7, sp, #0
 800d776:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	691b      	ldr	r3, [r3, #16]
 800d77c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	685b      	ldr	r3, [r3, #4]
 800d782:	687a      	ldr	r2, [r7, #4]
 800d784:	6892      	ldr	r2, [r2, #8]
 800d786:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	689b      	ldr	r3, [r3, #8]
 800d78c:	687a      	ldr	r2, [r7, #4]
 800d78e:	6852      	ldr	r2, [r2, #4]
 800d790:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800d792:	68fb      	ldr	r3, [r7, #12]
 800d794:	685b      	ldr	r3, [r3, #4]
 800d796:	687a      	ldr	r2, [r7, #4]
 800d798:	429a      	cmp	r2, r3
 800d79a:	d103      	bne.n	800d7a4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	689a      	ldr	r2, [r3, #8]
 800d7a0:	68fb      	ldr	r3, [r7, #12]
 800d7a2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	2200      	movs	r2, #0
 800d7a8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800d7aa:	68fb      	ldr	r3, [r7, #12]
 800d7ac:	681b      	ldr	r3, [r3, #0]
 800d7ae:	1e5a      	subs	r2, r3, #1
 800d7b0:	68fb      	ldr	r3, [r7, #12]
 800d7b2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800d7b4:	68fb      	ldr	r3, [r7, #12]
 800d7b6:	681b      	ldr	r3, [r3, #0]
}
 800d7b8:	4618      	mov	r0, r3
 800d7ba:	3714      	adds	r7, #20
 800d7bc:	46bd      	mov	sp, r7
 800d7be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7c2:	4770      	bx	lr

0800d7c4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800d7c4:	b580      	push	{r7, lr}
 800d7c6:	b084      	sub	sp, #16
 800d7c8:	af00      	add	r7, sp, #0
 800d7ca:	6078      	str	r0, [r7, #4]
 800d7cc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d7d2:	68fb      	ldr	r3, [r7, #12]
 800d7d4:	2b00      	cmp	r3, #0
 800d7d6:	d10b      	bne.n	800d7f0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800d7d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7dc:	b672      	cpsid	i
 800d7de:	f383 8811 	msr	BASEPRI, r3
 800d7e2:	f3bf 8f6f 	isb	sy
 800d7e6:	f3bf 8f4f 	dsb	sy
 800d7ea:	b662      	cpsie	i
 800d7ec:	60bb      	str	r3, [r7, #8]
 800d7ee:	e7fe      	b.n	800d7ee <xQueueGenericReset+0x2a>

	taskENTER_CRITICAL();
 800d7f0:	f002 f9aa 	bl	800fb48 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	681a      	ldr	r2, [r3, #0]
 800d7f8:	68fb      	ldr	r3, [r7, #12]
 800d7fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d7fc:	68f9      	ldr	r1, [r7, #12]
 800d7fe:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800d800:	fb01 f303 	mul.w	r3, r1, r3
 800d804:	441a      	add	r2, r3
 800d806:	68fb      	ldr	r3, [r7, #12]
 800d808:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800d80a:	68fb      	ldr	r3, [r7, #12]
 800d80c:	2200      	movs	r2, #0
 800d80e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800d810:	68fb      	ldr	r3, [r7, #12]
 800d812:	681a      	ldr	r2, [r3, #0]
 800d814:	68fb      	ldr	r3, [r7, #12]
 800d816:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d818:	68fb      	ldr	r3, [r7, #12]
 800d81a:	681a      	ldr	r2, [r3, #0]
 800d81c:	68fb      	ldr	r3, [r7, #12]
 800d81e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d820:	3b01      	subs	r3, #1
 800d822:	68f9      	ldr	r1, [r7, #12]
 800d824:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800d826:	fb01 f303 	mul.w	r3, r1, r3
 800d82a:	441a      	add	r2, r3
 800d82c:	68fb      	ldr	r3, [r7, #12]
 800d82e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800d830:	68fb      	ldr	r3, [r7, #12]
 800d832:	22ff      	movs	r2, #255	; 0xff
 800d834:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800d838:	68fb      	ldr	r3, [r7, #12]
 800d83a:	22ff      	movs	r2, #255	; 0xff
 800d83c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800d840:	683b      	ldr	r3, [r7, #0]
 800d842:	2b00      	cmp	r3, #0
 800d844:	d114      	bne.n	800d870 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d846:	68fb      	ldr	r3, [r7, #12]
 800d848:	691b      	ldr	r3, [r3, #16]
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	d01a      	beq.n	800d884 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d84e:	68fb      	ldr	r3, [r7, #12]
 800d850:	3310      	adds	r3, #16
 800d852:	4618      	mov	r0, r3
 800d854:	f001 fc70 	bl	800f138 <xTaskRemoveFromEventList>
 800d858:	4603      	mov	r3, r0
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	d012      	beq.n	800d884 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800d85e:	4b0d      	ldr	r3, [pc, #52]	; (800d894 <xQueueGenericReset+0xd0>)
 800d860:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d864:	601a      	str	r2, [r3, #0]
 800d866:	f3bf 8f4f 	dsb	sy
 800d86a:	f3bf 8f6f 	isb	sy
 800d86e:	e009      	b.n	800d884 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800d870:	68fb      	ldr	r3, [r7, #12]
 800d872:	3310      	adds	r3, #16
 800d874:	4618      	mov	r0, r3
 800d876:	f7ff fef1 	bl	800d65c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800d87a:	68fb      	ldr	r3, [r7, #12]
 800d87c:	3324      	adds	r3, #36	; 0x24
 800d87e:	4618      	mov	r0, r3
 800d880:	f7ff feec 	bl	800d65c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800d884:	f002 f992 	bl	800fbac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800d888:	2301      	movs	r3, #1
}
 800d88a:	4618      	mov	r0, r3
 800d88c:	3710      	adds	r7, #16
 800d88e:	46bd      	mov	sp, r7
 800d890:	bd80      	pop	{r7, pc}
 800d892:	bf00      	nop
 800d894:	e000ed04 	.word	0xe000ed04

0800d898 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800d898:	b580      	push	{r7, lr}
 800d89a:	b08e      	sub	sp, #56	; 0x38
 800d89c:	af02      	add	r7, sp, #8
 800d89e:	60f8      	str	r0, [r7, #12]
 800d8a0:	60b9      	str	r1, [r7, #8]
 800d8a2:	607a      	str	r2, [r7, #4]
 800d8a4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d8a6:	68fb      	ldr	r3, [r7, #12]
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d10b      	bne.n	800d8c4 <xQueueGenericCreateStatic+0x2c>
 800d8ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8b0:	b672      	cpsid	i
 800d8b2:	f383 8811 	msr	BASEPRI, r3
 800d8b6:	f3bf 8f6f 	isb	sy
 800d8ba:	f3bf 8f4f 	dsb	sy
 800d8be:	b662      	cpsie	i
 800d8c0:	62bb      	str	r3, [r7, #40]	; 0x28
 800d8c2:	e7fe      	b.n	800d8c2 <xQueueGenericCreateStatic+0x2a>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800d8c4:	683b      	ldr	r3, [r7, #0]
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d10b      	bne.n	800d8e2 <xQueueGenericCreateStatic+0x4a>
 800d8ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8ce:	b672      	cpsid	i
 800d8d0:	f383 8811 	msr	BASEPRI, r3
 800d8d4:	f3bf 8f6f 	isb	sy
 800d8d8:	f3bf 8f4f 	dsb	sy
 800d8dc:	b662      	cpsie	i
 800d8de:	627b      	str	r3, [r7, #36]	; 0x24
 800d8e0:	e7fe      	b.n	800d8e0 <xQueueGenericCreateStatic+0x48>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d002      	beq.n	800d8ee <xQueueGenericCreateStatic+0x56>
 800d8e8:	68bb      	ldr	r3, [r7, #8]
 800d8ea:	2b00      	cmp	r3, #0
 800d8ec:	d001      	beq.n	800d8f2 <xQueueGenericCreateStatic+0x5a>
 800d8ee:	2301      	movs	r3, #1
 800d8f0:	e000      	b.n	800d8f4 <xQueueGenericCreateStatic+0x5c>
 800d8f2:	2300      	movs	r3, #0
 800d8f4:	2b00      	cmp	r3, #0
 800d8f6:	d10b      	bne.n	800d910 <xQueueGenericCreateStatic+0x78>
 800d8f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8fc:	b672      	cpsid	i
 800d8fe:	f383 8811 	msr	BASEPRI, r3
 800d902:	f3bf 8f6f 	isb	sy
 800d906:	f3bf 8f4f 	dsb	sy
 800d90a:	b662      	cpsie	i
 800d90c:	623b      	str	r3, [r7, #32]
 800d90e:	e7fe      	b.n	800d90e <xQueueGenericCreateStatic+0x76>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	2b00      	cmp	r3, #0
 800d914:	d102      	bne.n	800d91c <xQueueGenericCreateStatic+0x84>
 800d916:	68bb      	ldr	r3, [r7, #8]
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d101      	bne.n	800d920 <xQueueGenericCreateStatic+0x88>
 800d91c:	2301      	movs	r3, #1
 800d91e:	e000      	b.n	800d922 <xQueueGenericCreateStatic+0x8a>
 800d920:	2300      	movs	r3, #0
 800d922:	2b00      	cmp	r3, #0
 800d924:	d10b      	bne.n	800d93e <xQueueGenericCreateStatic+0xa6>
 800d926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d92a:	b672      	cpsid	i
 800d92c:	f383 8811 	msr	BASEPRI, r3
 800d930:	f3bf 8f6f 	isb	sy
 800d934:	f3bf 8f4f 	dsb	sy
 800d938:	b662      	cpsie	i
 800d93a:	61fb      	str	r3, [r7, #28]
 800d93c:	e7fe      	b.n	800d93c <xQueueGenericCreateStatic+0xa4>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800d93e:	2348      	movs	r3, #72	; 0x48
 800d940:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800d942:	697b      	ldr	r3, [r7, #20]
 800d944:	2b48      	cmp	r3, #72	; 0x48
 800d946:	d00b      	beq.n	800d960 <xQueueGenericCreateStatic+0xc8>
 800d948:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d94c:	b672      	cpsid	i
 800d94e:	f383 8811 	msr	BASEPRI, r3
 800d952:	f3bf 8f6f 	isb	sy
 800d956:	f3bf 8f4f 	dsb	sy
 800d95a:	b662      	cpsie	i
 800d95c:	61bb      	str	r3, [r7, #24]
 800d95e:	e7fe      	b.n	800d95e <xQueueGenericCreateStatic+0xc6>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800d960:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d962:	683b      	ldr	r3, [r7, #0]
 800d964:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800d966:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d00d      	beq.n	800d988 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800d96c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d96e:	2201      	movs	r2, #1
 800d970:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d974:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800d978:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d97a:	9300      	str	r3, [sp, #0]
 800d97c:	4613      	mov	r3, r2
 800d97e:	687a      	ldr	r2, [r7, #4]
 800d980:	68b9      	ldr	r1, [r7, #8]
 800d982:	68f8      	ldr	r0, [r7, #12]
 800d984:	f000 f846 	bl	800da14 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d988:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800d98a:	4618      	mov	r0, r3
 800d98c:	3730      	adds	r7, #48	; 0x30
 800d98e:	46bd      	mov	sp, r7
 800d990:	bd80      	pop	{r7, pc}

0800d992 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800d992:	b580      	push	{r7, lr}
 800d994:	b08a      	sub	sp, #40	; 0x28
 800d996:	af02      	add	r7, sp, #8
 800d998:	60f8      	str	r0, [r7, #12]
 800d99a:	60b9      	str	r1, [r7, #8]
 800d99c:	4613      	mov	r3, r2
 800d99e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d9a0:	68fb      	ldr	r3, [r7, #12]
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d10b      	bne.n	800d9be <xQueueGenericCreate+0x2c>
 800d9a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9aa:	b672      	cpsid	i
 800d9ac:	f383 8811 	msr	BASEPRI, r3
 800d9b0:	f3bf 8f6f 	isb	sy
 800d9b4:	f3bf 8f4f 	dsb	sy
 800d9b8:	b662      	cpsie	i
 800d9ba:	613b      	str	r3, [r7, #16]
 800d9bc:	e7fe      	b.n	800d9bc <xQueueGenericCreate+0x2a>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800d9be:	68bb      	ldr	r3, [r7, #8]
 800d9c0:	2b00      	cmp	r3, #0
 800d9c2:	d102      	bne.n	800d9ca <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800d9c4:	2300      	movs	r3, #0
 800d9c6:	61fb      	str	r3, [r7, #28]
 800d9c8:	e004      	b.n	800d9d4 <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	68ba      	ldr	r2, [r7, #8]
 800d9ce:	fb02 f303 	mul.w	r3, r2, r3
 800d9d2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800d9d4:	69fb      	ldr	r3, [r7, #28]
 800d9d6:	3348      	adds	r3, #72	; 0x48
 800d9d8:	4618      	mov	r0, r3
 800d9da:	f002 f9d7 	bl	800fd8c <pvPortMalloc>
 800d9de:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800d9e0:	69bb      	ldr	r3, [r7, #24]
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	d011      	beq.n	800da0a <xQueueGenericCreate+0x78>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800d9e6:	69bb      	ldr	r3, [r7, #24]
 800d9e8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d9ea:	697b      	ldr	r3, [r7, #20]
 800d9ec:	3348      	adds	r3, #72	; 0x48
 800d9ee:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800d9f0:	69bb      	ldr	r3, [r7, #24]
 800d9f2:	2200      	movs	r2, #0
 800d9f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d9f8:	79fa      	ldrb	r2, [r7, #7]
 800d9fa:	69bb      	ldr	r3, [r7, #24]
 800d9fc:	9300      	str	r3, [sp, #0]
 800d9fe:	4613      	mov	r3, r2
 800da00:	697a      	ldr	r2, [r7, #20]
 800da02:	68b9      	ldr	r1, [r7, #8]
 800da04:	68f8      	ldr	r0, [r7, #12]
 800da06:	f000 f805 	bl	800da14 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800da0a:	69bb      	ldr	r3, [r7, #24]
	}
 800da0c:	4618      	mov	r0, r3
 800da0e:	3720      	adds	r7, #32
 800da10:	46bd      	mov	sp, r7
 800da12:	bd80      	pop	{r7, pc}

0800da14 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800da14:	b580      	push	{r7, lr}
 800da16:	b084      	sub	sp, #16
 800da18:	af00      	add	r7, sp, #0
 800da1a:	60f8      	str	r0, [r7, #12]
 800da1c:	60b9      	str	r1, [r7, #8]
 800da1e:	607a      	str	r2, [r7, #4]
 800da20:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800da22:	68bb      	ldr	r3, [r7, #8]
 800da24:	2b00      	cmp	r3, #0
 800da26:	d103      	bne.n	800da30 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800da28:	69bb      	ldr	r3, [r7, #24]
 800da2a:	69ba      	ldr	r2, [r7, #24]
 800da2c:	601a      	str	r2, [r3, #0]
 800da2e:	e002      	b.n	800da36 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800da30:	69bb      	ldr	r3, [r7, #24]
 800da32:	687a      	ldr	r2, [r7, #4]
 800da34:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800da36:	69bb      	ldr	r3, [r7, #24]
 800da38:	68fa      	ldr	r2, [r7, #12]
 800da3a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800da3c:	69bb      	ldr	r3, [r7, #24]
 800da3e:	68ba      	ldr	r2, [r7, #8]
 800da40:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800da42:	2101      	movs	r1, #1
 800da44:	69b8      	ldr	r0, [r7, #24]
 800da46:	f7ff febd 	bl	800d7c4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800da4a:	bf00      	nop
 800da4c:	3710      	adds	r7, #16
 800da4e:	46bd      	mov	sp, r7
 800da50:	bd80      	pop	{r7, pc}

0800da52 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800da52:	b580      	push	{r7, lr}
 800da54:	b082      	sub	sp, #8
 800da56:	af00      	add	r7, sp, #0
 800da58:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	d00e      	beq.n	800da7e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	2200      	movs	r2, #0
 800da64:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	2200      	movs	r2, #0
 800da6a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	2200      	movs	r2, #0
 800da70:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800da72:	2300      	movs	r3, #0
 800da74:	2200      	movs	r2, #0
 800da76:	2100      	movs	r1, #0
 800da78:	6878      	ldr	r0, [r7, #4]
 800da7a:	f000 f8a5 	bl	800dbc8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800da7e:	bf00      	nop
 800da80:	3708      	adds	r7, #8
 800da82:	46bd      	mov	sp, r7
 800da84:	bd80      	pop	{r7, pc}

0800da86 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800da86:	b580      	push	{r7, lr}
 800da88:	b086      	sub	sp, #24
 800da8a:	af00      	add	r7, sp, #0
 800da8c:	4603      	mov	r3, r0
 800da8e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800da90:	2301      	movs	r3, #1
 800da92:	617b      	str	r3, [r7, #20]
 800da94:	2300      	movs	r3, #0
 800da96:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800da98:	79fb      	ldrb	r3, [r7, #7]
 800da9a:	461a      	mov	r2, r3
 800da9c:	6939      	ldr	r1, [r7, #16]
 800da9e:	6978      	ldr	r0, [r7, #20]
 800daa0:	f7ff ff77 	bl	800d992 <xQueueGenericCreate>
 800daa4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800daa6:	68f8      	ldr	r0, [r7, #12]
 800daa8:	f7ff ffd3 	bl	800da52 <prvInitialiseMutex>

		return xNewQueue;
 800daac:	68fb      	ldr	r3, [r7, #12]
	}
 800daae:	4618      	mov	r0, r3
 800dab0:	3718      	adds	r7, #24
 800dab2:	46bd      	mov	sp, r7
 800dab4:	bd80      	pop	{r7, pc}

0800dab6 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800dab6:	b580      	push	{r7, lr}
 800dab8:	b088      	sub	sp, #32
 800daba:	af02      	add	r7, sp, #8
 800dabc:	4603      	mov	r3, r0
 800dabe:	6039      	str	r1, [r7, #0]
 800dac0:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800dac2:	2301      	movs	r3, #1
 800dac4:	617b      	str	r3, [r7, #20]
 800dac6:	2300      	movs	r3, #0
 800dac8:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800daca:	79fb      	ldrb	r3, [r7, #7]
 800dacc:	9300      	str	r3, [sp, #0]
 800dace:	683b      	ldr	r3, [r7, #0]
 800dad0:	2200      	movs	r2, #0
 800dad2:	6939      	ldr	r1, [r7, #16]
 800dad4:	6978      	ldr	r0, [r7, #20]
 800dad6:	f7ff fedf 	bl	800d898 <xQueueGenericCreateStatic>
 800dada:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800dadc:	68f8      	ldr	r0, [r7, #12]
 800dade:	f7ff ffb8 	bl	800da52 <prvInitialiseMutex>

		return xNewQueue;
 800dae2:	68fb      	ldr	r3, [r7, #12]
	}
 800dae4:	4618      	mov	r0, r3
 800dae6:	3718      	adds	r7, #24
 800dae8:	46bd      	mov	sp, r7
 800daea:	bd80      	pop	{r7, pc}

0800daec <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800daec:	b580      	push	{r7, lr}
 800daee:	b08a      	sub	sp, #40	; 0x28
 800daf0:	af02      	add	r7, sp, #8
 800daf2:	60f8      	str	r0, [r7, #12]
 800daf4:	60b9      	str	r1, [r7, #8]
 800daf6:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800daf8:	68fb      	ldr	r3, [r7, #12]
 800dafa:	2b00      	cmp	r3, #0
 800dafc:	d10b      	bne.n	800db16 <xQueueCreateCountingSemaphoreStatic+0x2a>
 800dafe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db02:	b672      	cpsid	i
 800db04:	f383 8811 	msr	BASEPRI, r3
 800db08:	f3bf 8f6f 	isb	sy
 800db0c:	f3bf 8f4f 	dsb	sy
 800db10:	b662      	cpsie	i
 800db12:	61bb      	str	r3, [r7, #24]
 800db14:	e7fe      	b.n	800db14 <xQueueCreateCountingSemaphoreStatic+0x28>
		configASSERT( uxInitialCount <= uxMaxCount );
 800db16:	68ba      	ldr	r2, [r7, #8]
 800db18:	68fb      	ldr	r3, [r7, #12]
 800db1a:	429a      	cmp	r2, r3
 800db1c:	d90b      	bls.n	800db36 <xQueueCreateCountingSemaphoreStatic+0x4a>
 800db1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db22:	b672      	cpsid	i
 800db24:	f383 8811 	msr	BASEPRI, r3
 800db28:	f3bf 8f6f 	isb	sy
 800db2c:	f3bf 8f4f 	dsb	sy
 800db30:	b662      	cpsie	i
 800db32:	617b      	str	r3, [r7, #20]
 800db34:	e7fe      	b.n	800db34 <xQueueCreateCountingSemaphoreStatic+0x48>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800db36:	2302      	movs	r3, #2
 800db38:	9300      	str	r3, [sp, #0]
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	2200      	movs	r2, #0
 800db3e:	2100      	movs	r1, #0
 800db40:	68f8      	ldr	r0, [r7, #12]
 800db42:	f7ff fea9 	bl	800d898 <xQueueGenericCreateStatic>
 800db46:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800db48:	69fb      	ldr	r3, [r7, #28]
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d002      	beq.n	800db54 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800db4e:	69fb      	ldr	r3, [r7, #28]
 800db50:	68ba      	ldr	r2, [r7, #8]
 800db52:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800db54:	69fb      	ldr	r3, [r7, #28]
	}
 800db56:	4618      	mov	r0, r3
 800db58:	3720      	adds	r7, #32
 800db5a:	46bd      	mov	sp, r7
 800db5c:	bd80      	pop	{r7, pc}

0800db5e <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800db5e:	b580      	push	{r7, lr}
 800db60:	b086      	sub	sp, #24
 800db62:	af00      	add	r7, sp, #0
 800db64:	6078      	str	r0, [r7, #4]
 800db66:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	d10b      	bne.n	800db86 <xQueueCreateCountingSemaphore+0x28>
 800db6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db72:	b672      	cpsid	i
 800db74:	f383 8811 	msr	BASEPRI, r3
 800db78:	f3bf 8f6f 	isb	sy
 800db7c:	f3bf 8f4f 	dsb	sy
 800db80:	b662      	cpsie	i
 800db82:	613b      	str	r3, [r7, #16]
 800db84:	e7fe      	b.n	800db84 <xQueueCreateCountingSemaphore+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800db86:	683a      	ldr	r2, [r7, #0]
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	429a      	cmp	r2, r3
 800db8c:	d90b      	bls.n	800dba6 <xQueueCreateCountingSemaphore+0x48>
 800db8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db92:	b672      	cpsid	i
 800db94:	f383 8811 	msr	BASEPRI, r3
 800db98:	f3bf 8f6f 	isb	sy
 800db9c:	f3bf 8f4f 	dsb	sy
 800dba0:	b662      	cpsie	i
 800dba2:	60fb      	str	r3, [r7, #12]
 800dba4:	e7fe      	b.n	800dba4 <xQueueCreateCountingSemaphore+0x46>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800dba6:	2202      	movs	r2, #2
 800dba8:	2100      	movs	r1, #0
 800dbaa:	6878      	ldr	r0, [r7, #4]
 800dbac:	f7ff fef1 	bl	800d992 <xQueueGenericCreate>
 800dbb0:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800dbb2:	697b      	ldr	r3, [r7, #20]
 800dbb4:	2b00      	cmp	r3, #0
 800dbb6:	d002      	beq.n	800dbbe <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800dbb8:	697b      	ldr	r3, [r7, #20]
 800dbba:	683a      	ldr	r2, [r7, #0]
 800dbbc:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800dbbe:	697b      	ldr	r3, [r7, #20]
	}
 800dbc0:	4618      	mov	r0, r3
 800dbc2:	3718      	adds	r7, #24
 800dbc4:	46bd      	mov	sp, r7
 800dbc6:	bd80      	pop	{r7, pc}

0800dbc8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800dbc8:	b580      	push	{r7, lr}
 800dbca:	b08e      	sub	sp, #56	; 0x38
 800dbcc:	af00      	add	r7, sp, #0
 800dbce:	60f8      	str	r0, [r7, #12]
 800dbd0:	60b9      	str	r1, [r7, #8]
 800dbd2:	607a      	str	r2, [r7, #4]
 800dbd4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800dbd6:	2300      	movs	r3, #0
 800dbd8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800dbda:	68fb      	ldr	r3, [r7, #12]
 800dbdc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800dbde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	d10b      	bne.n	800dbfc <xQueueGenericSend+0x34>
 800dbe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbe8:	b672      	cpsid	i
 800dbea:	f383 8811 	msr	BASEPRI, r3
 800dbee:	f3bf 8f6f 	isb	sy
 800dbf2:	f3bf 8f4f 	dsb	sy
 800dbf6:	b662      	cpsie	i
 800dbf8:	62bb      	str	r3, [r7, #40]	; 0x28
 800dbfa:	e7fe      	b.n	800dbfa <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800dbfc:	68bb      	ldr	r3, [r7, #8]
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d103      	bne.n	800dc0a <xQueueGenericSend+0x42>
 800dc02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dc04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d101      	bne.n	800dc0e <xQueueGenericSend+0x46>
 800dc0a:	2301      	movs	r3, #1
 800dc0c:	e000      	b.n	800dc10 <xQueueGenericSend+0x48>
 800dc0e:	2300      	movs	r3, #0
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d10b      	bne.n	800dc2c <xQueueGenericSend+0x64>
 800dc14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc18:	b672      	cpsid	i
 800dc1a:	f383 8811 	msr	BASEPRI, r3
 800dc1e:	f3bf 8f6f 	isb	sy
 800dc22:	f3bf 8f4f 	dsb	sy
 800dc26:	b662      	cpsie	i
 800dc28:	627b      	str	r3, [r7, #36]	; 0x24
 800dc2a:	e7fe      	b.n	800dc2a <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800dc2c:	683b      	ldr	r3, [r7, #0]
 800dc2e:	2b02      	cmp	r3, #2
 800dc30:	d103      	bne.n	800dc3a <xQueueGenericSend+0x72>
 800dc32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dc34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dc36:	2b01      	cmp	r3, #1
 800dc38:	d101      	bne.n	800dc3e <xQueueGenericSend+0x76>
 800dc3a:	2301      	movs	r3, #1
 800dc3c:	e000      	b.n	800dc40 <xQueueGenericSend+0x78>
 800dc3e:	2300      	movs	r3, #0
 800dc40:	2b00      	cmp	r3, #0
 800dc42:	d10b      	bne.n	800dc5c <xQueueGenericSend+0x94>
 800dc44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc48:	b672      	cpsid	i
 800dc4a:	f383 8811 	msr	BASEPRI, r3
 800dc4e:	f3bf 8f6f 	isb	sy
 800dc52:	f3bf 8f4f 	dsb	sy
 800dc56:	b662      	cpsie	i
 800dc58:	623b      	str	r3, [r7, #32]
 800dc5a:	e7fe      	b.n	800dc5a <xQueueGenericSend+0x92>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800dc5c:	f001 fc2c 	bl	800f4b8 <xTaskGetSchedulerState>
 800dc60:	4603      	mov	r3, r0
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	d102      	bne.n	800dc6c <xQueueGenericSend+0xa4>
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	2b00      	cmp	r3, #0
 800dc6a:	d101      	bne.n	800dc70 <xQueueGenericSend+0xa8>
 800dc6c:	2301      	movs	r3, #1
 800dc6e:	e000      	b.n	800dc72 <xQueueGenericSend+0xaa>
 800dc70:	2300      	movs	r3, #0
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d10b      	bne.n	800dc8e <xQueueGenericSend+0xc6>
 800dc76:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc7a:	b672      	cpsid	i
 800dc7c:	f383 8811 	msr	BASEPRI, r3
 800dc80:	f3bf 8f6f 	isb	sy
 800dc84:	f3bf 8f4f 	dsb	sy
 800dc88:	b662      	cpsie	i
 800dc8a:	61fb      	str	r3, [r7, #28]
 800dc8c:	e7fe      	b.n	800dc8c <xQueueGenericSend+0xc4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800dc8e:	f001 ff5b 	bl	800fb48 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800dc92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dc94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dc96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dc98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dc9a:	429a      	cmp	r2, r3
 800dc9c:	d302      	bcc.n	800dca4 <xQueueGenericSend+0xdc>
 800dc9e:	683b      	ldr	r3, [r7, #0]
 800dca0:	2b02      	cmp	r3, #2
 800dca2:	d129      	bne.n	800dcf8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800dca4:	683a      	ldr	r2, [r7, #0]
 800dca6:	68b9      	ldr	r1, [r7, #8]
 800dca8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dcaa:	f000 fc4a 	bl	800e542 <prvCopyDataToQueue>
 800dcae:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800dcb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dcb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dcb4:	2b00      	cmp	r3, #0
 800dcb6:	d010      	beq.n	800dcda <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800dcb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dcba:	3324      	adds	r3, #36	; 0x24
 800dcbc:	4618      	mov	r0, r3
 800dcbe:	f001 fa3b 	bl	800f138 <xTaskRemoveFromEventList>
 800dcc2:	4603      	mov	r3, r0
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	d013      	beq.n	800dcf0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800dcc8:	4b3f      	ldr	r3, [pc, #252]	; (800ddc8 <xQueueGenericSend+0x200>)
 800dcca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dcce:	601a      	str	r2, [r3, #0]
 800dcd0:	f3bf 8f4f 	dsb	sy
 800dcd4:	f3bf 8f6f 	isb	sy
 800dcd8:	e00a      	b.n	800dcf0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800dcda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d007      	beq.n	800dcf0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800dce0:	4b39      	ldr	r3, [pc, #228]	; (800ddc8 <xQueueGenericSend+0x200>)
 800dce2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dce6:	601a      	str	r2, [r3, #0]
 800dce8:	f3bf 8f4f 	dsb	sy
 800dcec:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800dcf0:	f001 ff5c 	bl	800fbac <vPortExitCritical>
				return pdPASS;
 800dcf4:	2301      	movs	r3, #1
 800dcf6:	e063      	b.n	800ddc0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	d103      	bne.n	800dd06 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800dcfe:	f001 ff55 	bl	800fbac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800dd02:	2300      	movs	r3, #0
 800dd04:	e05c      	b.n	800ddc0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800dd06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dd08:	2b00      	cmp	r3, #0
 800dd0a:	d106      	bne.n	800dd1a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800dd0c:	f107 0314 	add.w	r3, r7, #20
 800dd10:	4618      	mov	r0, r3
 800dd12:	f001 fa75 	bl	800f200 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800dd16:	2301      	movs	r3, #1
 800dd18:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800dd1a:	f001 ff47 	bl	800fbac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800dd1e:	f000 ffdb 	bl	800ecd8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800dd22:	f001 ff11 	bl	800fb48 <vPortEnterCritical>
 800dd26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd28:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800dd2c:	b25b      	sxtb	r3, r3
 800dd2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd32:	d103      	bne.n	800dd3c <xQueueGenericSend+0x174>
 800dd34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd36:	2200      	movs	r2, #0
 800dd38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800dd3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd3e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800dd42:	b25b      	sxtb	r3, r3
 800dd44:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd48:	d103      	bne.n	800dd52 <xQueueGenericSend+0x18a>
 800dd4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd4c:	2200      	movs	r2, #0
 800dd4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800dd52:	f001 ff2b 	bl	800fbac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800dd56:	1d3a      	adds	r2, r7, #4
 800dd58:	f107 0314 	add.w	r3, r7, #20
 800dd5c:	4611      	mov	r1, r2
 800dd5e:	4618      	mov	r0, r3
 800dd60:	f001 fa64 	bl	800f22c <xTaskCheckForTimeOut>
 800dd64:	4603      	mov	r3, r0
 800dd66:	2b00      	cmp	r3, #0
 800dd68:	d124      	bne.n	800ddb4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800dd6a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dd6c:	f000 fce1 	bl	800e732 <prvIsQueueFull>
 800dd70:	4603      	mov	r3, r0
 800dd72:	2b00      	cmp	r3, #0
 800dd74:	d018      	beq.n	800dda8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800dd76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd78:	3310      	adds	r3, #16
 800dd7a:	687a      	ldr	r2, [r7, #4]
 800dd7c:	4611      	mov	r1, r2
 800dd7e:	4618      	mov	r0, r3
 800dd80:	f001 f9b4 	bl	800f0ec <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800dd84:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dd86:	f000 fc6c 	bl	800e662 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800dd8a:	f000 ffb3 	bl	800ecf4 <xTaskResumeAll>
 800dd8e:	4603      	mov	r3, r0
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	f47f af7c 	bne.w	800dc8e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800dd96:	4b0c      	ldr	r3, [pc, #48]	; (800ddc8 <xQueueGenericSend+0x200>)
 800dd98:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dd9c:	601a      	str	r2, [r3, #0]
 800dd9e:	f3bf 8f4f 	dsb	sy
 800dda2:	f3bf 8f6f 	isb	sy
 800dda6:	e772      	b.n	800dc8e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800dda8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ddaa:	f000 fc5a 	bl	800e662 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ddae:	f000 ffa1 	bl	800ecf4 <xTaskResumeAll>
 800ddb2:	e76c      	b.n	800dc8e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800ddb4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ddb6:	f000 fc54 	bl	800e662 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ddba:	f000 ff9b 	bl	800ecf4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800ddbe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800ddc0:	4618      	mov	r0, r3
 800ddc2:	3738      	adds	r7, #56	; 0x38
 800ddc4:	46bd      	mov	sp, r7
 800ddc6:	bd80      	pop	{r7, pc}
 800ddc8:	e000ed04 	.word	0xe000ed04

0800ddcc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800ddcc:	b580      	push	{r7, lr}
 800ddce:	b08e      	sub	sp, #56	; 0x38
 800ddd0:	af00      	add	r7, sp, #0
 800ddd2:	60f8      	str	r0, [r7, #12]
 800ddd4:	60b9      	str	r1, [r7, #8]
 800ddd6:	607a      	str	r2, [r7, #4]
 800ddd8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800ddde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dde0:	2b00      	cmp	r3, #0
 800dde2:	d10b      	bne.n	800ddfc <xQueueGenericSendFromISR+0x30>
 800dde4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dde8:	b672      	cpsid	i
 800ddea:	f383 8811 	msr	BASEPRI, r3
 800ddee:	f3bf 8f6f 	isb	sy
 800ddf2:	f3bf 8f4f 	dsb	sy
 800ddf6:	b662      	cpsie	i
 800ddf8:	627b      	str	r3, [r7, #36]	; 0x24
 800ddfa:	e7fe      	b.n	800ddfa <xQueueGenericSendFromISR+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ddfc:	68bb      	ldr	r3, [r7, #8]
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	d103      	bne.n	800de0a <xQueueGenericSendFromISR+0x3e>
 800de02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800de06:	2b00      	cmp	r3, #0
 800de08:	d101      	bne.n	800de0e <xQueueGenericSendFromISR+0x42>
 800de0a:	2301      	movs	r3, #1
 800de0c:	e000      	b.n	800de10 <xQueueGenericSendFromISR+0x44>
 800de0e:	2300      	movs	r3, #0
 800de10:	2b00      	cmp	r3, #0
 800de12:	d10b      	bne.n	800de2c <xQueueGenericSendFromISR+0x60>
 800de14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de18:	b672      	cpsid	i
 800de1a:	f383 8811 	msr	BASEPRI, r3
 800de1e:	f3bf 8f6f 	isb	sy
 800de22:	f3bf 8f4f 	dsb	sy
 800de26:	b662      	cpsie	i
 800de28:	623b      	str	r3, [r7, #32]
 800de2a:	e7fe      	b.n	800de2a <xQueueGenericSendFromISR+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800de2c:	683b      	ldr	r3, [r7, #0]
 800de2e:	2b02      	cmp	r3, #2
 800de30:	d103      	bne.n	800de3a <xQueueGenericSendFromISR+0x6e>
 800de32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800de36:	2b01      	cmp	r3, #1
 800de38:	d101      	bne.n	800de3e <xQueueGenericSendFromISR+0x72>
 800de3a:	2301      	movs	r3, #1
 800de3c:	e000      	b.n	800de40 <xQueueGenericSendFromISR+0x74>
 800de3e:	2300      	movs	r3, #0
 800de40:	2b00      	cmp	r3, #0
 800de42:	d10b      	bne.n	800de5c <xQueueGenericSendFromISR+0x90>
 800de44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de48:	b672      	cpsid	i
 800de4a:	f383 8811 	msr	BASEPRI, r3
 800de4e:	f3bf 8f6f 	isb	sy
 800de52:	f3bf 8f4f 	dsb	sy
 800de56:	b662      	cpsie	i
 800de58:	61fb      	str	r3, [r7, #28]
 800de5a:	e7fe      	b.n	800de5a <xQueueGenericSendFromISR+0x8e>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800de5c:	f001 ff54 	bl	800fd08 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800de60:	f3ef 8211 	mrs	r2, BASEPRI
 800de64:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de68:	b672      	cpsid	i
 800de6a:	f383 8811 	msr	BASEPRI, r3
 800de6e:	f3bf 8f6f 	isb	sy
 800de72:	f3bf 8f4f 	dsb	sy
 800de76:	b662      	cpsie	i
 800de78:	61ba      	str	r2, [r7, #24]
 800de7a:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800de7c:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800de7e:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800de80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de82:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800de84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800de88:	429a      	cmp	r2, r3
 800de8a:	d302      	bcc.n	800de92 <xQueueGenericSendFromISR+0xc6>
 800de8c:	683b      	ldr	r3, [r7, #0]
 800de8e:	2b02      	cmp	r3, #2
 800de90:	d12c      	bne.n	800deec <xQueueGenericSendFromISR+0x120>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800de92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de94:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800de98:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800de9c:	683a      	ldr	r2, [r7, #0]
 800de9e:	68b9      	ldr	r1, [r7, #8]
 800dea0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dea2:	f000 fb4e 	bl	800e542 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800dea6:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800deaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800deae:	d112      	bne.n	800ded6 <xQueueGenericSendFromISR+0x10a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800deb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800deb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800deb4:	2b00      	cmp	r3, #0
 800deb6:	d016      	beq.n	800dee6 <xQueueGenericSendFromISR+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800deb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800deba:	3324      	adds	r3, #36	; 0x24
 800debc:	4618      	mov	r0, r3
 800debe:	f001 f93b 	bl	800f138 <xTaskRemoveFromEventList>
 800dec2:	4603      	mov	r3, r0
 800dec4:	2b00      	cmp	r3, #0
 800dec6:	d00e      	beq.n	800dee6 <xQueueGenericSendFromISR+0x11a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	2b00      	cmp	r3, #0
 800decc:	d00b      	beq.n	800dee6 <xQueueGenericSendFromISR+0x11a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	2201      	movs	r2, #1
 800ded2:	601a      	str	r2, [r3, #0]
 800ded4:	e007      	b.n	800dee6 <xQueueGenericSendFromISR+0x11a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ded6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800deda:	3301      	adds	r3, #1
 800dedc:	b2db      	uxtb	r3, r3
 800dede:	b25a      	sxtb	r2, r3
 800dee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dee2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800dee6:	2301      	movs	r3, #1
 800dee8:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800deea:	e001      	b.n	800def0 <xQueueGenericSendFromISR+0x124>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800deec:	2300      	movs	r3, #0
 800deee:	637b      	str	r3, [r7, #52]	; 0x34
 800def0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800def2:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800def4:	693b      	ldr	r3, [r7, #16]
 800def6:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800defa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800defc:	4618      	mov	r0, r3
 800defe:	3738      	adds	r7, #56	; 0x38
 800df00:	46bd      	mov	sp, r7
 800df02:	bd80      	pop	{r7, pc}

0800df04 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800df04:	b580      	push	{r7, lr}
 800df06:	b08e      	sub	sp, #56	; 0x38
 800df08:	af00      	add	r7, sp, #0
 800df0a:	6078      	str	r0, [r7, #4]
 800df0c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800df12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df14:	2b00      	cmp	r3, #0
 800df16:	d10b      	bne.n	800df30 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800df18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df1c:	b672      	cpsid	i
 800df1e:	f383 8811 	msr	BASEPRI, r3
 800df22:	f3bf 8f6f 	isb	sy
 800df26:	f3bf 8f4f 	dsb	sy
 800df2a:	b662      	cpsie	i
 800df2c:	623b      	str	r3, [r7, #32]
 800df2e:	e7fe      	b.n	800df2e <xQueueGiveFromISR+0x2a>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800df30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800df34:	2b00      	cmp	r3, #0
 800df36:	d00b      	beq.n	800df50 <xQueueGiveFromISR+0x4c>
 800df38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df3c:	b672      	cpsid	i
 800df3e:	f383 8811 	msr	BASEPRI, r3
 800df42:	f3bf 8f6f 	isb	sy
 800df46:	f3bf 8f4f 	dsb	sy
 800df4a:	b662      	cpsie	i
 800df4c:	61fb      	str	r3, [r7, #28]
 800df4e:	e7fe      	b.n	800df4e <xQueueGiveFromISR+0x4a>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800df50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	2b00      	cmp	r3, #0
 800df56:	d103      	bne.n	800df60 <xQueueGiveFromISR+0x5c>
 800df58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df5a:	689b      	ldr	r3, [r3, #8]
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	d101      	bne.n	800df64 <xQueueGiveFromISR+0x60>
 800df60:	2301      	movs	r3, #1
 800df62:	e000      	b.n	800df66 <xQueueGiveFromISR+0x62>
 800df64:	2300      	movs	r3, #0
 800df66:	2b00      	cmp	r3, #0
 800df68:	d10b      	bne.n	800df82 <xQueueGiveFromISR+0x7e>
 800df6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df6e:	b672      	cpsid	i
 800df70:	f383 8811 	msr	BASEPRI, r3
 800df74:	f3bf 8f6f 	isb	sy
 800df78:	f3bf 8f4f 	dsb	sy
 800df7c:	b662      	cpsie	i
 800df7e:	61bb      	str	r3, [r7, #24]
 800df80:	e7fe      	b.n	800df80 <xQueueGiveFromISR+0x7c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800df82:	f001 fec1 	bl	800fd08 <vPortValidateInterruptPriority>
	__asm volatile
 800df86:	f3ef 8211 	mrs	r2, BASEPRI
 800df8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df8e:	b672      	cpsid	i
 800df90:	f383 8811 	msr	BASEPRI, r3
 800df94:	f3bf 8f6f 	isb	sy
 800df98:	f3bf 8f4f 	dsb	sy
 800df9c:	b662      	cpsie	i
 800df9e:	617a      	str	r2, [r7, #20]
 800dfa0:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800dfa2:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800dfa4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800dfa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dfaa:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800dfac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dfb0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dfb2:	429a      	cmp	r2, r3
 800dfb4:	d22b      	bcs.n	800e00e <xQueueGiveFromISR+0x10a>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800dfb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfb8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800dfbc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800dfc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dfc2:	1c5a      	adds	r2, r3, #1
 800dfc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfc6:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800dfc8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800dfcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dfd0:	d112      	bne.n	800dff8 <xQueueGiveFromISR+0xf4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800dfd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dfd6:	2b00      	cmp	r3, #0
 800dfd8:	d016      	beq.n	800e008 <xQueueGiveFromISR+0x104>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800dfda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfdc:	3324      	adds	r3, #36	; 0x24
 800dfde:	4618      	mov	r0, r3
 800dfe0:	f001 f8aa 	bl	800f138 <xTaskRemoveFromEventList>
 800dfe4:	4603      	mov	r3, r0
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	d00e      	beq.n	800e008 <xQueueGiveFromISR+0x104>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800dfea:	683b      	ldr	r3, [r7, #0]
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	d00b      	beq.n	800e008 <xQueueGiveFromISR+0x104>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800dff0:	683b      	ldr	r3, [r7, #0]
 800dff2:	2201      	movs	r2, #1
 800dff4:	601a      	str	r2, [r3, #0]
 800dff6:	e007      	b.n	800e008 <xQueueGiveFromISR+0x104>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800dff8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dffc:	3301      	adds	r3, #1
 800dffe:	b2db      	uxtb	r3, r3
 800e000:	b25a      	sxtb	r2, r3
 800e002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e004:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800e008:	2301      	movs	r3, #1
 800e00a:	637b      	str	r3, [r7, #52]	; 0x34
 800e00c:	e001      	b.n	800e012 <xQueueGiveFromISR+0x10e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800e00e:	2300      	movs	r3, #0
 800e010:	637b      	str	r3, [r7, #52]	; 0x34
 800e012:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e014:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e01c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800e01e:	4618      	mov	r0, r3
 800e020:	3738      	adds	r7, #56	; 0x38
 800e022:	46bd      	mov	sp, r7
 800e024:	bd80      	pop	{r7, pc}
	...

0800e028 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800e028:	b580      	push	{r7, lr}
 800e02a:	b08c      	sub	sp, #48	; 0x30
 800e02c:	af00      	add	r7, sp, #0
 800e02e:	60f8      	str	r0, [r7, #12]
 800e030:	60b9      	str	r1, [r7, #8]
 800e032:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800e034:	2300      	movs	r3, #0
 800e036:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e038:	68fb      	ldr	r3, [r7, #12]
 800e03a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800e03c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e03e:	2b00      	cmp	r3, #0
 800e040:	d10b      	bne.n	800e05a <xQueueReceive+0x32>
	__asm volatile
 800e042:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e046:	b672      	cpsid	i
 800e048:	f383 8811 	msr	BASEPRI, r3
 800e04c:	f3bf 8f6f 	isb	sy
 800e050:	f3bf 8f4f 	dsb	sy
 800e054:	b662      	cpsie	i
 800e056:	623b      	str	r3, [r7, #32]
 800e058:	e7fe      	b.n	800e058 <xQueueReceive+0x30>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e05a:	68bb      	ldr	r3, [r7, #8]
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	d103      	bne.n	800e068 <xQueueReceive+0x40>
 800e060:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e064:	2b00      	cmp	r3, #0
 800e066:	d101      	bne.n	800e06c <xQueueReceive+0x44>
 800e068:	2301      	movs	r3, #1
 800e06a:	e000      	b.n	800e06e <xQueueReceive+0x46>
 800e06c:	2300      	movs	r3, #0
 800e06e:	2b00      	cmp	r3, #0
 800e070:	d10b      	bne.n	800e08a <xQueueReceive+0x62>
 800e072:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e076:	b672      	cpsid	i
 800e078:	f383 8811 	msr	BASEPRI, r3
 800e07c:	f3bf 8f6f 	isb	sy
 800e080:	f3bf 8f4f 	dsb	sy
 800e084:	b662      	cpsie	i
 800e086:	61fb      	str	r3, [r7, #28]
 800e088:	e7fe      	b.n	800e088 <xQueueReceive+0x60>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e08a:	f001 fa15 	bl	800f4b8 <xTaskGetSchedulerState>
 800e08e:	4603      	mov	r3, r0
 800e090:	2b00      	cmp	r3, #0
 800e092:	d102      	bne.n	800e09a <xQueueReceive+0x72>
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	2b00      	cmp	r3, #0
 800e098:	d101      	bne.n	800e09e <xQueueReceive+0x76>
 800e09a:	2301      	movs	r3, #1
 800e09c:	e000      	b.n	800e0a0 <xQueueReceive+0x78>
 800e09e:	2300      	movs	r3, #0
 800e0a0:	2b00      	cmp	r3, #0
 800e0a2:	d10b      	bne.n	800e0bc <xQueueReceive+0x94>
 800e0a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e0a8:	b672      	cpsid	i
 800e0aa:	f383 8811 	msr	BASEPRI, r3
 800e0ae:	f3bf 8f6f 	isb	sy
 800e0b2:	f3bf 8f4f 	dsb	sy
 800e0b6:	b662      	cpsie	i
 800e0b8:	61bb      	str	r3, [r7, #24]
 800e0ba:	e7fe      	b.n	800e0ba <xQueueReceive+0x92>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e0bc:	f001 fd44 	bl	800fb48 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e0c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e0c4:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e0c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d01f      	beq.n	800e10c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800e0cc:	68b9      	ldr	r1, [r7, #8]
 800e0ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e0d0:	f000 faa1 	bl	800e616 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800e0d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0d6:	1e5a      	subs	r2, r3, #1
 800e0d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0da:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e0dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0de:	691b      	ldr	r3, [r3, #16]
 800e0e0:	2b00      	cmp	r3, #0
 800e0e2:	d00f      	beq.n	800e104 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e0e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0e6:	3310      	adds	r3, #16
 800e0e8:	4618      	mov	r0, r3
 800e0ea:	f001 f825 	bl	800f138 <xTaskRemoveFromEventList>
 800e0ee:	4603      	mov	r3, r0
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d007      	beq.n	800e104 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800e0f4:	4b3c      	ldr	r3, [pc, #240]	; (800e1e8 <xQueueReceive+0x1c0>)
 800e0f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e0fa:	601a      	str	r2, [r3, #0]
 800e0fc:	f3bf 8f4f 	dsb	sy
 800e100:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800e104:	f001 fd52 	bl	800fbac <vPortExitCritical>
				return pdPASS;
 800e108:	2301      	movs	r3, #1
 800e10a:	e069      	b.n	800e1e0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	2b00      	cmp	r3, #0
 800e110:	d103      	bne.n	800e11a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e112:	f001 fd4b 	bl	800fbac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800e116:	2300      	movs	r3, #0
 800e118:	e062      	b.n	800e1e0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e11a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e11c:	2b00      	cmp	r3, #0
 800e11e:	d106      	bne.n	800e12e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e120:	f107 0310 	add.w	r3, r7, #16
 800e124:	4618      	mov	r0, r3
 800e126:	f001 f86b 	bl	800f200 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e12a:	2301      	movs	r3, #1
 800e12c:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e12e:	f001 fd3d 	bl	800fbac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e132:	f000 fdd1 	bl	800ecd8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e136:	f001 fd07 	bl	800fb48 <vPortEnterCritical>
 800e13a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e13c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e140:	b25b      	sxtb	r3, r3
 800e142:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e146:	d103      	bne.n	800e150 <xQueueReceive+0x128>
 800e148:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e14a:	2200      	movs	r2, #0
 800e14c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e150:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e152:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e156:	b25b      	sxtb	r3, r3
 800e158:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e15c:	d103      	bne.n	800e166 <xQueueReceive+0x13e>
 800e15e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e160:	2200      	movs	r2, #0
 800e162:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e166:	f001 fd21 	bl	800fbac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e16a:	1d3a      	adds	r2, r7, #4
 800e16c:	f107 0310 	add.w	r3, r7, #16
 800e170:	4611      	mov	r1, r2
 800e172:	4618      	mov	r0, r3
 800e174:	f001 f85a 	bl	800f22c <xTaskCheckForTimeOut>
 800e178:	4603      	mov	r3, r0
 800e17a:	2b00      	cmp	r3, #0
 800e17c:	d123      	bne.n	800e1c6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e17e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e180:	f000 fac1 	bl	800e706 <prvIsQueueEmpty>
 800e184:	4603      	mov	r3, r0
 800e186:	2b00      	cmp	r3, #0
 800e188:	d017      	beq.n	800e1ba <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800e18a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e18c:	3324      	adds	r3, #36	; 0x24
 800e18e:	687a      	ldr	r2, [r7, #4]
 800e190:	4611      	mov	r1, r2
 800e192:	4618      	mov	r0, r3
 800e194:	f000 ffaa 	bl	800f0ec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800e198:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e19a:	f000 fa62 	bl	800e662 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800e19e:	f000 fda9 	bl	800ecf4 <xTaskResumeAll>
 800e1a2:	4603      	mov	r3, r0
 800e1a4:	2b00      	cmp	r3, #0
 800e1a6:	d189      	bne.n	800e0bc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800e1a8:	4b0f      	ldr	r3, [pc, #60]	; (800e1e8 <xQueueReceive+0x1c0>)
 800e1aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e1ae:	601a      	str	r2, [r3, #0]
 800e1b0:	f3bf 8f4f 	dsb	sy
 800e1b4:	f3bf 8f6f 	isb	sy
 800e1b8:	e780      	b.n	800e0bc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800e1ba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e1bc:	f000 fa51 	bl	800e662 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e1c0:	f000 fd98 	bl	800ecf4 <xTaskResumeAll>
 800e1c4:	e77a      	b.n	800e0bc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800e1c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e1c8:	f000 fa4b 	bl	800e662 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e1cc:	f000 fd92 	bl	800ecf4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e1d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e1d2:	f000 fa98 	bl	800e706 <prvIsQueueEmpty>
 800e1d6:	4603      	mov	r3, r0
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	f43f af6f 	beq.w	800e0bc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800e1de:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800e1e0:	4618      	mov	r0, r3
 800e1e2:	3730      	adds	r7, #48	; 0x30
 800e1e4:	46bd      	mov	sp, r7
 800e1e6:	bd80      	pop	{r7, pc}
 800e1e8:	e000ed04 	.word	0xe000ed04

0800e1ec <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800e1ec:	b580      	push	{r7, lr}
 800e1ee:	b08e      	sub	sp, #56	; 0x38
 800e1f0:	af00      	add	r7, sp, #0
 800e1f2:	6078      	str	r0, [r7, #4]
 800e1f4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800e1f6:	2300      	movs	r3, #0
 800e1f8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800e1fe:	2300      	movs	r3, #0
 800e200:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800e202:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e204:	2b00      	cmp	r3, #0
 800e206:	d10b      	bne.n	800e220 <xQueueSemaphoreTake+0x34>
 800e208:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e20c:	b672      	cpsid	i
 800e20e:	f383 8811 	msr	BASEPRI, r3
 800e212:	f3bf 8f6f 	isb	sy
 800e216:	f3bf 8f4f 	dsb	sy
 800e21a:	b662      	cpsie	i
 800e21c:	623b      	str	r3, [r7, #32]
 800e21e:	e7fe      	b.n	800e21e <xQueueSemaphoreTake+0x32>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800e220:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e224:	2b00      	cmp	r3, #0
 800e226:	d00b      	beq.n	800e240 <xQueueSemaphoreTake+0x54>
 800e228:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e22c:	b672      	cpsid	i
 800e22e:	f383 8811 	msr	BASEPRI, r3
 800e232:	f3bf 8f6f 	isb	sy
 800e236:	f3bf 8f4f 	dsb	sy
 800e23a:	b662      	cpsie	i
 800e23c:	61fb      	str	r3, [r7, #28]
 800e23e:	e7fe      	b.n	800e23e <xQueueSemaphoreTake+0x52>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e240:	f001 f93a 	bl	800f4b8 <xTaskGetSchedulerState>
 800e244:	4603      	mov	r3, r0
 800e246:	2b00      	cmp	r3, #0
 800e248:	d102      	bne.n	800e250 <xQueueSemaphoreTake+0x64>
 800e24a:	683b      	ldr	r3, [r7, #0]
 800e24c:	2b00      	cmp	r3, #0
 800e24e:	d101      	bne.n	800e254 <xQueueSemaphoreTake+0x68>
 800e250:	2301      	movs	r3, #1
 800e252:	e000      	b.n	800e256 <xQueueSemaphoreTake+0x6a>
 800e254:	2300      	movs	r3, #0
 800e256:	2b00      	cmp	r3, #0
 800e258:	d10b      	bne.n	800e272 <xQueueSemaphoreTake+0x86>
 800e25a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e25e:	b672      	cpsid	i
 800e260:	f383 8811 	msr	BASEPRI, r3
 800e264:	f3bf 8f6f 	isb	sy
 800e268:	f3bf 8f4f 	dsb	sy
 800e26c:	b662      	cpsie	i
 800e26e:	61bb      	str	r3, [r7, #24]
 800e270:	e7fe      	b.n	800e270 <xQueueSemaphoreTake+0x84>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e272:	f001 fc69 	bl	800fb48 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800e276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e278:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e27a:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800e27c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e27e:	2b00      	cmp	r3, #0
 800e280:	d024      	beq.n	800e2cc <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800e282:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e284:	1e5a      	subs	r2, r3, #1
 800e286:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e288:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e28a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e28c:	681b      	ldr	r3, [r3, #0]
 800e28e:	2b00      	cmp	r3, #0
 800e290:	d104      	bne.n	800e29c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800e292:	f001 fad3 	bl	800f83c <pvTaskIncrementMutexHeldCount>
 800e296:	4602      	mov	r2, r0
 800e298:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e29a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e29c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e29e:	691b      	ldr	r3, [r3, #16]
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	d00f      	beq.n	800e2c4 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e2a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e2a6:	3310      	adds	r3, #16
 800e2a8:	4618      	mov	r0, r3
 800e2aa:	f000 ff45 	bl	800f138 <xTaskRemoveFromEventList>
 800e2ae:	4603      	mov	r3, r0
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d007      	beq.n	800e2c4 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800e2b4:	4b54      	ldr	r3, [pc, #336]	; (800e408 <xQueueSemaphoreTake+0x21c>)
 800e2b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e2ba:	601a      	str	r2, [r3, #0]
 800e2bc:	f3bf 8f4f 	dsb	sy
 800e2c0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800e2c4:	f001 fc72 	bl	800fbac <vPortExitCritical>
				return pdPASS;
 800e2c8:	2301      	movs	r3, #1
 800e2ca:	e098      	b.n	800e3fe <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e2cc:	683b      	ldr	r3, [r7, #0]
 800e2ce:	2b00      	cmp	r3, #0
 800e2d0:	d112      	bne.n	800e2f8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800e2d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e2d4:	2b00      	cmp	r3, #0
 800e2d6:	d00b      	beq.n	800e2f0 <xQueueSemaphoreTake+0x104>
 800e2d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2dc:	b672      	cpsid	i
 800e2de:	f383 8811 	msr	BASEPRI, r3
 800e2e2:	f3bf 8f6f 	isb	sy
 800e2e6:	f3bf 8f4f 	dsb	sy
 800e2ea:	b662      	cpsie	i
 800e2ec:	617b      	str	r3, [r7, #20]
 800e2ee:	e7fe      	b.n	800e2ee <xQueueSemaphoreTake+0x102>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800e2f0:	f001 fc5c 	bl	800fbac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800e2f4:	2300      	movs	r3, #0
 800e2f6:	e082      	b.n	800e3fe <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e2f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e2fa:	2b00      	cmp	r3, #0
 800e2fc:	d106      	bne.n	800e30c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e2fe:	f107 030c 	add.w	r3, r7, #12
 800e302:	4618      	mov	r0, r3
 800e304:	f000 ff7c 	bl	800f200 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e308:	2301      	movs	r3, #1
 800e30a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e30c:	f001 fc4e 	bl	800fbac <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e310:	f000 fce2 	bl	800ecd8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e314:	f001 fc18 	bl	800fb48 <vPortEnterCritical>
 800e318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e31a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e31e:	b25b      	sxtb	r3, r3
 800e320:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e324:	d103      	bne.n	800e32e <xQueueSemaphoreTake+0x142>
 800e326:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e328:	2200      	movs	r2, #0
 800e32a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e32e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e330:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e334:	b25b      	sxtb	r3, r3
 800e336:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e33a:	d103      	bne.n	800e344 <xQueueSemaphoreTake+0x158>
 800e33c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e33e:	2200      	movs	r2, #0
 800e340:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e344:	f001 fc32 	bl	800fbac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e348:	463a      	mov	r2, r7
 800e34a:	f107 030c 	add.w	r3, r7, #12
 800e34e:	4611      	mov	r1, r2
 800e350:	4618      	mov	r0, r3
 800e352:	f000 ff6b 	bl	800f22c <xTaskCheckForTimeOut>
 800e356:	4603      	mov	r3, r0
 800e358:	2b00      	cmp	r3, #0
 800e35a:	d132      	bne.n	800e3c2 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e35c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e35e:	f000 f9d2 	bl	800e706 <prvIsQueueEmpty>
 800e362:	4603      	mov	r3, r0
 800e364:	2b00      	cmp	r3, #0
 800e366:	d026      	beq.n	800e3b6 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e368:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	2b00      	cmp	r3, #0
 800e36e:	d109      	bne.n	800e384 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800e370:	f001 fbea 	bl	800fb48 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800e374:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e376:	689b      	ldr	r3, [r3, #8]
 800e378:	4618      	mov	r0, r3
 800e37a:	f001 f8bb 	bl	800f4f4 <xTaskPriorityInherit>
 800e37e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800e380:	f001 fc14 	bl	800fbac <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800e384:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e386:	3324      	adds	r3, #36	; 0x24
 800e388:	683a      	ldr	r2, [r7, #0]
 800e38a:	4611      	mov	r1, r2
 800e38c:	4618      	mov	r0, r3
 800e38e:	f000 fead 	bl	800f0ec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800e392:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e394:	f000 f965 	bl	800e662 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800e398:	f000 fcac 	bl	800ecf4 <xTaskResumeAll>
 800e39c:	4603      	mov	r3, r0
 800e39e:	2b00      	cmp	r3, #0
 800e3a0:	f47f af67 	bne.w	800e272 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800e3a4:	4b18      	ldr	r3, [pc, #96]	; (800e408 <xQueueSemaphoreTake+0x21c>)
 800e3a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e3aa:	601a      	str	r2, [r3, #0]
 800e3ac:	f3bf 8f4f 	dsb	sy
 800e3b0:	f3bf 8f6f 	isb	sy
 800e3b4:	e75d      	b.n	800e272 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800e3b6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e3b8:	f000 f953 	bl	800e662 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e3bc:	f000 fc9a 	bl	800ecf4 <xTaskResumeAll>
 800e3c0:	e757      	b.n	800e272 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800e3c2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e3c4:	f000 f94d 	bl	800e662 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e3c8:	f000 fc94 	bl	800ecf4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e3cc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e3ce:	f000 f99a 	bl	800e706 <prvIsQueueEmpty>
 800e3d2:	4603      	mov	r3, r0
 800e3d4:	2b00      	cmp	r3, #0
 800e3d6:	f43f af4c 	beq.w	800e272 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800e3da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3dc:	2b00      	cmp	r3, #0
 800e3de:	d00d      	beq.n	800e3fc <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800e3e0:	f001 fbb2 	bl	800fb48 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800e3e4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e3e6:	f000 f894 	bl	800e512 <prvGetDisinheritPriorityAfterTimeout>
 800e3ea:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800e3ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e3ee:	689b      	ldr	r3, [r3, #8]
 800e3f0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e3f2:	4618      	mov	r0, r3
 800e3f4:	f001 f986 	bl	800f704 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800e3f8:	f001 fbd8 	bl	800fbac <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800e3fc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800e3fe:	4618      	mov	r0, r3
 800e400:	3738      	adds	r7, #56	; 0x38
 800e402:	46bd      	mov	sp, r7
 800e404:	bd80      	pop	{r7, pc}
 800e406:	bf00      	nop
 800e408:	e000ed04 	.word	0xe000ed04

0800e40c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800e40c:	b580      	push	{r7, lr}
 800e40e:	b08e      	sub	sp, #56	; 0x38
 800e410:	af00      	add	r7, sp, #0
 800e412:	60f8      	str	r0, [r7, #12]
 800e414:	60b9      	str	r1, [r7, #8]
 800e416:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800e418:	68fb      	ldr	r3, [r7, #12]
 800e41a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800e41c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e41e:	2b00      	cmp	r3, #0
 800e420:	d10b      	bne.n	800e43a <xQueueReceiveFromISR+0x2e>
 800e422:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e426:	b672      	cpsid	i
 800e428:	f383 8811 	msr	BASEPRI, r3
 800e42c:	f3bf 8f6f 	isb	sy
 800e430:	f3bf 8f4f 	dsb	sy
 800e434:	b662      	cpsie	i
 800e436:	623b      	str	r3, [r7, #32]
 800e438:	e7fe      	b.n	800e438 <xQueueReceiveFromISR+0x2c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e43a:	68bb      	ldr	r3, [r7, #8]
 800e43c:	2b00      	cmp	r3, #0
 800e43e:	d103      	bne.n	800e448 <xQueueReceiveFromISR+0x3c>
 800e440:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e444:	2b00      	cmp	r3, #0
 800e446:	d101      	bne.n	800e44c <xQueueReceiveFromISR+0x40>
 800e448:	2301      	movs	r3, #1
 800e44a:	e000      	b.n	800e44e <xQueueReceiveFromISR+0x42>
 800e44c:	2300      	movs	r3, #0
 800e44e:	2b00      	cmp	r3, #0
 800e450:	d10b      	bne.n	800e46a <xQueueReceiveFromISR+0x5e>
 800e452:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e456:	b672      	cpsid	i
 800e458:	f383 8811 	msr	BASEPRI, r3
 800e45c:	f3bf 8f6f 	isb	sy
 800e460:	f3bf 8f4f 	dsb	sy
 800e464:	b662      	cpsie	i
 800e466:	61fb      	str	r3, [r7, #28]
 800e468:	e7fe      	b.n	800e468 <xQueueReceiveFromISR+0x5c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e46a:	f001 fc4d 	bl	800fd08 <vPortValidateInterruptPriority>
	__asm volatile
 800e46e:	f3ef 8211 	mrs	r2, BASEPRI
 800e472:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e476:	b672      	cpsid	i
 800e478:	f383 8811 	msr	BASEPRI, r3
 800e47c:	f3bf 8f6f 	isb	sy
 800e480:	f3bf 8f4f 	dsb	sy
 800e484:	b662      	cpsie	i
 800e486:	61ba      	str	r2, [r7, #24]
 800e488:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800e48a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e48c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e48e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e490:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e492:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e494:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e496:	2b00      	cmp	r3, #0
 800e498:	d02f      	beq.n	800e4fa <xQueueReceiveFromISR+0xee>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800e49a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e49c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e4a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800e4a4:	68b9      	ldr	r1, [r7, #8]
 800e4a6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e4a8:	f000 f8b5 	bl	800e616 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800e4ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4ae:	1e5a      	subs	r2, r3, #1
 800e4b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4b2:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800e4b4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e4b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e4bc:	d112      	bne.n	800e4e4 <xQueueReceiveFromISR+0xd8>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e4be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4c0:	691b      	ldr	r3, [r3, #16]
 800e4c2:	2b00      	cmp	r3, #0
 800e4c4:	d016      	beq.n	800e4f4 <xQueueReceiveFromISR+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e4c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4c8:	3310      	adds	r3, #16
 800e4ca:	4618      	mov	r0, r3
 800e4cc:	f000 fe34 	bl	800f138 <xTaskRemoveFromEventList>
 800e4d0:	4603      	mov	r3, r0
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	d00e      	beq.n	800e4f4 <xQueueReceiveFromISR+0xe8>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	d00b      	beq.n	800e4f4 <xQueueReceiveFromISR+0xe8>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	2201      	movs	r2, #1
 800e4e0:	601a      	str	r2, [r3, #0]
 800e4e2:	e007      	b.n	800e4f4 <xQueueReceiveFromISR+0xe8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800e4e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e4e8:	3301      	adds	r3, #1
 800e4ea:	b2db      	uxtb	r3, r3
 800e4ec:	b25a      	sxtb	r2, r3
 800e4ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800e4f4:	2301      	movs	r3, #1
 800e4f6:	637b      	str	r3, [r7, #52]	; 0x34
 800e4f8:	e001      	b.n	800e4fe <xQueueReceiveFromISR+0xf2>
		}
		else
		{
			xReturn = pdFAIL;
 800e4fa:	2300      	movs	r3, #0
 800e4fc:	637b      	str	r3, [r7, #52]	; 0x34
 800e4fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e500:	613b      	str	r3, [r7, #16]
	__asm volatile
 800e502:	693b      	ldr	r3, [r7, #16]
 800e504:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e508:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800e50a:	4618      	mov	r0, r3
 800e50c:	3738      	adds	r7, #56	; 0x38
 800e50e:	46bd      	mov	sp, r7
 800e510:	bd80      	pop	{r7, pc}

0800e512 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800e512:	b480      	push	{r7}
 800e514:	b085      	sub	sp, #20
 800e516:	af00      	add	r7, sp, #0
 800e518:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e51e:	2b00      	cmp	r3, #0
 800e520:	d006      	beq.n	800e530 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e526:	681b      	ldr	r3, [r3, #0]
 800e528:	f1c3 0307 	rsb	r3, r3, #7
 800e52c:	60fb      	str	r3, [r7, #12]
 800e52e:	e001      	b.n	800e534 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800e530:	2300      	movs	r3, #0
 800e532:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800e534:	68fb      	ldr	r3, [r7, #12]
	}
 800e536:	4618      	mov	r0, r3
 800e538:	3714      	adds	r7, #20
 800e53a:	46bd      	mov	sp, r7
 800e53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e540:	4770      	bx	lr

0800e542 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800e542:	b580      	push	{r7, lr}
 800e544:	b086      	sub	sp, #24
 800e546:	af00      	add	r7, sp, #0
 800e548:	60f8      	str	r0, [r7, #12]
 800e54a:	60b9      	str	r1, [r7, #8]
 800e54c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800e54e:	2300      	movs	r3, #0
 800e550:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e552:	68fb      	ldr	r3, [r7, #12]
 800e554:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e556:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800e558:	68fb      	ldr	r3, [r7, #12]
 800e55a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	d10d      	bne.n	800e57c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e560:	68fb      	ldr	r3, [r7, #12]
 800e562:	681b      	ldr	r3, [r3, #0]
 800e564:	2b00      	cmp	r3, #0
 800e566:	d14d      	bne.n	800e604 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800e568:	68fb      	ldr	r3, [r7, #12]
 800e56a:	689b      	ldr	r3, [r3, #8]
 800e56c:	4618      	mov	r0, r3
 800e56e:	f001 f841 	bl	800f5f4 <xTaskPriorityDisinherit>
 800e572:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800e574:	68fb      	ldr	r3, [r7, #12]
 800e576:	2200      	movs	r2, #0
 800e578:	609a      	str	r2, [r3, #8]
 800e57a:	e043      	b.n	800e604 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	2b00      	cmp	r3, #0
 800e580:	d119      	bne.n	800e5b6 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e582:	68fb      	ldr	r3, [r7, #12]
 800e584:	6858      	ldr	r0, [r3, #4]
 800e586:	68fb      	ldr	r3, [r7, #12]
 800e588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e58a:	461a      	mov	r2, r3
 800e58c:	68b9      	ldr	r1, [r7, #8]
 800e58e:	f00e f836 	bl	801c5fe <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e592:	68fb      	ldr	r3, [r7, #12]
 800e594:	685a      	ldr	r2, [r3, #4]
 800e596:	68fb      	ldr	r3, [r7, #12]
 800e598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e59a:	441a      	add	r2, r3
 800e59c:	68fb      	ldr	r3, [r7, #12]
 800e59e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e5a0:	68fb      	ldr	r3, [r7, #12]
 800e5a2:	685a      	ldr	r2, [r3, #4]
 800e5a4:	68fb      	ldr	r3, [r7, #12]
 800e5a6:	689b      	ldr	r3, [r3, #8]
 800e5a8:	429a      	cmp	r2, r3
 800e5aa:	d32b      	bcc.n	800e604 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800e5ac:	68fb      	ldr	r3, [r7, #12]
 800e5ae:	681a      	ldr	r2, [r3, #0]
 800e5b0:	68fb      	ldr	r3, [r7, #12]
 800e5b2:	605a      	str	r2, [r3, #4]
 800e5b4:	e026      	b.n	800e604 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800e5b6:	68fb      	ldr	r3, [r7, #12]
 800e5b8:	68d8      	ldr	r0, [r3, #12]
 800e5ba:	68fb      	ldr	r3, [r7, #12]
 800e5bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e5be:	461a      	mov	r2, r3
 800e5c0:	68b9      	ldr	r1, [r7, #8]
 800e5c2:	f00e f81c 	bl	801c5fe <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800e5c6:	68fb      	ldr	r3, [r7, #12]
 800e5c8:	68da      	ldr	r2, [r3, #12]
 800e5ca:	68fb      	ldr	r3, [r7, #12]
 800e5cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e5ce:	425b      	negs	r3, r3
 800e5d0:	441a      	add	r2, r3
 800e5d2:	68fb      	ldr	r3, [r7, #12]
 800e5d4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e5d6:	68fb      	ldr	r3, [r7, #12]
 800e5d8:	68da      	ldr	r2, [r3, #12]
 800e5da:	68fb      	ldr	r3, [r7, #12]
 800e5dc:	681b      	ldr	r3, [r3, #0]
 800e5de:	429a      	cmp	r2, r3
 800e5e0:	d207      	bcs.n	800e5f2 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800e5e2:	68fb      	ldr	r3, [r7, #12]
 800e5e4:	689a      	ldr	r2, [r3, #8]
 800e5e6:	68fb      	ldr	r3, [r7, #12]
 800e5e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e5ea:	425b      	negs	r3, r3
 800e5ec:	441a      	add	r2, r3
 800e5ee:	68fb      	ldr	r3, [r7, #12]
 800e5f0:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	2b02      	cmp	r3, #2
 800e5f6:	d105      	bne.n	800e604 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e5f8:	693b      	ldr	r3, [r7, #16]
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d002      	beq.n	800e604 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800e5fe:	693b      	ldr	r3, [r7, #16]
 800e600:	3b01      	subs	r3, #1
 800e602:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800e604:	693b      	ldr	r3, [r7, #16]
 800e606:	1c5a      	adds	r2, r3, #1
 800e608:	68fb      	ldr	r3, [r7, #12]
 800e60a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800e60c:	697b      	ldr	r3, [r7, #20]
}
 800e60e:	4618      	mov	r0, r3
 800e610:	3718      	adds	r7, #24
 800e612:	46bd      	mov	sp, r7
 800e614:	bd80      	pop	{r7, pc}

0800e616 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800e616:	b580      	push	{r7, lr}
 800e618:	b082      	sub	sp, #8
 800e61a:	af00      	add	r7, sp, #0
 800e61c:	6078      	str	r0, [r7, #4]
 800e61e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e624:	2b00      	cmp	r3, #0
 800e626:	d018      	beq.n	800e65a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	68da      	ldr	r2, [r3, #12]
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e630:	441a      	add	r2, r3
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800e636:	687b      	ldr	r3, [r7, #4]
 800e638:	68da      	ldr	r2, [r3, #12]
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	689b      	ldr	r3, [r3, #8]
 800e63e:	429a      	cmp	r2, r3
 800e640:	d303      	bcc.n	800e64a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	681a      	ldr	r2, [r3, #0]
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	68d9      	ldr	r1, [r3, #12]
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e652:	461a      	mov	r2, r3
 800e654:	6838      	ldr	r0, [r7, #0]
 800e656:	f00d ffd2 	bl	801c5fe <memcpy>
	}
}
 800e65a:	bf00      	nop
 800e65c:	3708      	adds	r7, #8
 800e65e:	46bd      	mov	sp, r7
 800e660:	bd80      	pop	{r7, pc}

0800e662 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800e662:	b580      	push	{r7, lr}
 800e664:	b084      	sub	sp, #16
 800e666:	af00      	add	r7, sp, #0
 800e668:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800e66a:	f001 fa6d 	bl	800fb48 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e674:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e676:	e011      	b.n	800e69c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e67c:	2b00      	cmp	r3, #0
 800e67e:	d012      	beq.n	800e6a6 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	3324      	adds	r3, #36	; 0x24
 800e684:	4618      	mov	r0, r3
 800e686:	f000 fd57 	bl	800f138 <xTaskRemoveFromEventList>
 800e68a:	4603      	mov	r3, r0
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	d001      	beq.n	800e694 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800e690:	f000 fe30 	bl	800f2f4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800e694:	7bfb      	ldrb	r3, [r7, #15]
 800e696:	3b01      	subs	r3, #1
 800e698:	b2db      	uxtb	r3, r3
 800e69a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e69c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e6a0:	2b00      	cmp	r3, #0
 800e6a2:	dce9      	bgt.n	800e678 <prvUnlockQueue+0x16>
 800e6a4:	e000      	b.n	800e6a8 <prvUnlockQueue+0x46>
					break;
 800e6a6:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	22ff      	movs	r2, #255	; 0xff
 800e6ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800e6b0:	f001 fa7c 	bl	800fbac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800e6b4:	f001 fa48 	bl	800fb48 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e6be:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e6c0:	e011      	b.n	800e6e6 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	691b      	ldr	r3, [r3, #16]
 800e6c6:	2b00      	cmp	r3, #0
 800e6c8:	d012      	beq.n	800e6f0 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e6ca:	687b      	ldr	r3, [r7, #4]
 800e6cc:	3310      	adds	r3, #16
 800e6ce:	4618      	mov	r0, r3
 800e6d0:	f000 fd32 	bl	800f138 <xTaskRemoveFromEventList>
 800e6d4:	4603      	mov	r3, r0
 800e6d6:	2b00      	cmp	r3, #0
 800e6d8:	d001      	beq.n	800e6de <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800e6da:	f000 fe0b 	bl	800f2f4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800e6de:	7bbb      	ldrb	r3, [r7, #14]
 800e6e0:	3b01      	subs	r3, #1
 800e6e2:	b2db      	uxtb	r3, r3
 800e6e4:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e6e6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e6ea:	2b00      	cmp	r3, #0
 800e6ec:	dce9      	bgt.n	800e6c2 <prvUnlockQueue+0x60>
 800e6ee:	e000      	b.n	800e6f2 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800e6f0:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800e6f2:	687b      	ldr	r3, [r7, #4]
 800e6f4:	22ff      	movs	r2, #255	; 0xff
 800e6f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800e6fa:	f001 fa57 	bl	800fbac <vPortExitCritical>
}
 800e6fe:	bf00      	nop
 800e700:	3710      	adds	r7, #16
 800e702:	46bd      	mov	sp, r7
 800e704:	bd80      	pop	{r7, pc}

0800e706 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800e706:	b580      	push	{r7, lr}
 800e708:	b084      	sub	sp, #16
 800e70a:	af00      	add	r7, sp, #0
 800e70c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e70e:	f001 fa1b 	bl	800fb48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e716:	2b00      	cmp	r3, #0
 800e718:	d102      	bne.n	800e720 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800e71a:	2301      	movs	r3, #1
 800e71c:	60fb      	str	r3, [r7, #12]
 800e71e:	e001      	b.n	800e724 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800e720:	2300      	movs	r3, #0
 800e722:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e724:	f001 fa42 	bl	800fbac <vPortExitCritical>

	return xReturn;
 800e728:	68fb      	ldr	r3, [r7, #12]
}
 800e72a:	4618      	mov	r0, r3
 800e72c:	3710      	adds	r7, #16
 800e72e:	46bd      	mov	sp, r7
 800e730:	bd80      	pop	{r7, pc}

0800e732 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800e732:	b580      	push	{r7, lr}
 800e734:	b084      	sub	sp, #16
 800e736:	af00      	add	r7, sp, #0
 800e738:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e73a:	f001 fa05 	bl	800fb48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e746:	429a      	cmp	r2, r3
 800e748:	d102      	bne.n	800e750 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800e74a:	2301      	movs	r3, #1
 800e74c:	60fb      	str	r3, [r7, #12]
 800e74e:	e001      	b.n	800e754 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800e750:	2300      	movs	r3, #0
 800e752:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e754:	f001 fa2a 	bl	800fbac <vPortExitCritical>

	return xReturn;
 800e758:	68fb      	ldr	r3, [r7, #12]
}
 800e75a:	4618      	mov	r0, r3
 800e75c:	3710      	adds	r7, #16
 800e75e:	46bd      	mov	sp, r7
 800e760:	bd80      	pop	{r7, pc}

0800e762 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800e762:	b580      	push	{r7, lr}
 800e764:	b08e      	sub	sp, #56	; 0x38
 800e766:	af04      	add	r7, sp, #16
 800e768:	60f8      	str	r0, [r7, #12]
 800e76a:	60b9      	str	r1, [r7, #8]
 800e76c:	607a      	str	r2, [r7, #4]
 800e76e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800e770:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e772:	2b00      	cmp	r3, #0
 800e774:	d10b      	bne.n	800e78e <xTaskCreateStatic+0x2c>
	__asm volatile
 800e776:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e77a:	b672      	cpsid	i
 800e77c:	f383 8811 	msr	BASEPRI, r3
 800e780:	f3bf 8f6f 	isb	sy
 800e784:	f3bf 8f4f 	dsb	sy
 800e788:	b662      	cpsie	i
 800e78a:	623b      	str	r3, [r7, #32]
 800e78c:	e7fe      	b.n	800e78c <xTaskCreateStatic+0x2a>
		configASSERT( pxTaskBuffer != NULL );
 800e78e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e790:	2b00      	cmp	r3, #0
 800e792:	d10b      	bne.n	800e7ac <xTaskCreateStatic+0x4a>
 800e794:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e798:	b672      	cpsid	i
 800e79a:	f383 8811 	msr	BASEPRI, r3
 800e79e:	f3bf 8f6f 	isb	sy
 800e7a2:	f3bf 8f4f 	dsb	sy
 800e7a6:	b662      	cpsie	i
 800e7a8:	61fb      	str	r3, [r7, #28]
 800e7aa:	e7fe      	b.n	800e7aa <xTaskCreateStatic+0x48>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800e7ac:	2358      	movs	r3, #88	; 0x58
 800e7ae:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800e7b0:	693b      	ldr	r3, [r7, #16]
 800e7b2:	2b58      	cmp	r3, #88	; 0x58
 800e7b4:	d00b      	beq.n	800e7ce <xTaskCreateStatic+0x6c>
 800e7b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7ba:	b672      	cpsid	i
 800e7bc:	f383 8811 	msr	BASEPRI, r3
 800e7c0:	f3bf 8f6f 	isb	sy
 800e7c4:	f3bf 8f4f 	dsb	sy
 800e7c8:	b662      	cpsie	i
 800e7ca:	61bb      	str	r3, [r7, #24]
 800e7cc:	e7fe      	b.n	800e7cc <xTaskCreateStatic+0x6a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800e7ce:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800e7d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e7d2:	2b00      	cmp	r3, #0
 800e7d4:	d01e      	beq.n	800e814 <xTaskCreateStatic+0xb2>
 800e7d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d01b      	beq.n	800e814 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e7dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e7de:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800e7e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e7e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e7e4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800e7e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e7e8:	2202      	movs	r2, #2
 800e7ea:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800e7ee:	2300      	movs	r3, #0
 800e7f0:	9303      	str	r3, [sp, #12]
 800e7f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e7f4:	9302      	str	r3, [sp, #8]
 800e7f6:	f107 0314 	add.w	r3, r7, #20
 800e7fa:	9301      	str	r3, [sp, #4]
 800e7fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e7fe:	9300      	str	r3, [sp, #0]
 800e800:	683b      	ldr	r3, [r7, #0]
 800e802:	687a      	ldr	r2, [r7, #4]
 800e804:	68b9      	ldr	r1, [r7, #8]
 800e806:	68f8      	ldr	r0, [r7, #12]
 800e808:	f000 f850 	bl	800e8ac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e80c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e80e:	f000 f8e1 	bl	800e9d4 <prvAddNewTaskToReadyList>
 800e812:	e001      	b.n	800e818 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800e814:	2300      	movs	r3, #0
 800e816:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800e818:	697b      	ldr	r3, [r7, #20]
	}
 800e81a:	4618      	mov	r0, r3
 800e81c:	3728      	adds	r7, #40	; 0x28
 800e81e:	46bd      	mov	sp, r7
 800e820:	bd80      	pop	{r7, pc}

0800e822 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800e822:	b580      	push	{r7, lr}
 800e824:	b08c      	sub	sp, #48	; 0x30
 800e826:	af04      	add	r7, sp, #16
 800e828:	60f8      	str	r0, [r7, #12]
 800e82a:	60b9      	str	r1, [r7, #8]
 800e82c:	603b      	str	r3, [r7, #0]
 800e82e:	4613      	mov	r3, r2
 800e830:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800e832:	88fb      	ldrh	r3, [r7, #6]
 800e834:	009b      	lsls	r3, r3, #2
 800e836:	4618      	mov	r0, r3
 800e838:	f001 faa8 	bl	800fd8c <pvPortMalloc>
 800e83c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800e83e:	697b      	ldr	r3, [r7, #20]
 800e840:	2b00      	cmp	r3, #0
 800e842:	d00e      	beq.n	800e862 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800e844:	2058      	movs	r0, #88	; 0x58
 800e846:	f001 faa1 	bl	800fd8c <pvPortMalloc>
 800e84a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800e84c:	69fb      	ldr	r3, [r7, #28]
 800e84e:	2b00      	cmp	r3, #0
 800e850:	d003      	beq.n	800e85a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800e852:	69fb      	ldr	r3, [r7, #28]
 800e854:	697a      	ldr	r2, [r7, #20]
 800e856:	631a      	str	r2, [r3, #48]	; 0x30
 800e858:	e005      	b.n	800e866 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800e85a:	6978      	ldr	r0, [r7, #20]
 800e85c:	f001 fb62 	bl	800ff24 <vPortFree>
 800e860:	e001      	b.n	800e866 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800e862:	2300      	movs	r3, #0
 800e864:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800e866:	69fb      	ldr	r3, [r7, #28]
 800e868:	2b00      	cmp	r3, #0
 800e86a:	d017      	beq.n	800e89c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800e86c:	69fb      	ldr	r3, [r7, #28]
 800e86e:	2200      	movs	r2, #0
 800e870:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800e874:	88fa      	ldrh	r2, [r7, #6]
 800e876:	2300      	movs	r3, #0
 800e878:	9303      	str	r3, [sp, #12]
 800e87a:	69fb      	ldr	r3, [r7, #28]
 800e87c:	9302      	str	r3, [sp, #8]
 800e87e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e880:	9301      	str	r3, [sp, #4]
 800e882:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e884:	9300      	str	r3, [sp, #0]
 800e886:	683b      	ldr	r3, [r7, #0]
 800e888:	68b9      	ldr	r1, [r7, #8]
 800e88a:	68f8      	ldr	r0, [r7, #12]
 800e88c:	f000 f80e 	bl	800e8ac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e890:	69f8      	ldr	r0, [r7, #28]
 800e892:	f000 f89f 	bl	800e9d4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800e896:	2301      	movs	r3, #1
 800e898:	61bb      	str	r3, [r7, #24]
 800e89a:	e002      	b.n	800e8a2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800e89c:	f04f 33ff 	mov.w	r3, #4294967295
 800e8a0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800e8a2:	69bb      	ldr	r3, [r7, #24]
	}
 800e8a4:	4618      	mov	r0, r3
 800e8a6:	3720      	adds	r7, #32
 800e8a8:	46bd      	mov	sp, r7
 800e8aa:	bd80      	pop	{r7, pc}

0800e8ac <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800e8ac:	b580      	push	{r7, lr}
 800e8ae:	b088      	sub	sp, #32
 800e8b0:	af00      	add	r7, sp, #0
 800e8b2:	60f8      	str	r0, [r7, #12]
 800e8b4:	60b9      	str	r1, [r7, #8]
 800e8b6:	607a      	str	r2, [r7, #4]
 800e8b8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800e8ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8bc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	009b      	lsls	r3, r3, #2
 800e8c2:	461a      	mov	r2, r3
 800e8c4:	21a5      	movs	r1, #165	; 0xa5
 800e8c6:	f00d febe 	bl	801c646 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800e8ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e8ce:	6879      	ldr	r1, [r7, #4]
 800e8d0:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800e8d4:	440b      	add	r3, r1
 800e8d6:	009b      	lsls	r3, r3, #2
 800e8d8:	4413      	add	r3, r2
 800e8da:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800e8dc:	69bb      	ldr	r3, [r7, #24]
 800e8de:	f023 0307 	bic.w	r3, r3, #7
 800e8e2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800e8e4:	69bb      	ldr	r3, [r7, #24]
 800e8e6:	f003 0307 	and.w	r3, r3, #7
 800e8ea:	2b00      	cmp	r3, #0
 800e8ec:	d00b      	beq.n	800e906 <prvInitialiseNewTask+0x5a>
 800e8ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e8f2:	b672      	cpsid	i
 800e8f4:	f383 8811 	msr	BASEPRI, r3
 800e8f8:	f3bf 8f6f 	isb	sy
 800e8fc:	f3bf 8f4f 	dsb	sy
 800e900:	b662      	cpsie	i
 800e902:	617b      	str	r3, [r7, #20]
 800e904:	e7fe      	b.n	800e904 <prvInitialiseNewTask+0x58>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800e906:	68bb      	ldr	r3, [r7, #8]
 800e908:	2b00      	cmp	r3, #0
 800e90a:	d01f      	beq.n	800e94c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e90c:	2300      	movs	r3, #0
 800e90e:	61fb      	str	r3, [r7, #28]
 800e910:	e012      	b.n	800e938 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800e912:	68ba      	ldr	r2, [r7, #8]
 800e914:	69fb      	ldr	r3, [r7, #28]
 800e916:	4413      	add	r3, r2
 800e918:	7819      	ldrb	r1, [r3, #0]
 800e91a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e91c:	69fb      	ldr	r3, [r7, #28]
 800e91e:	4413      	add	r3, r2
 800e920:	3334      	adds	r3, #52	; 0x34
 800e922:	460a      	mov	r2, r1
 800e924:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800e926:	68ba      	ldr	r2, [r7, #8]
 800e928:	69fb      	ldr	r3, [r7, #28]
 800e92a:	4413      	add	r3, r2
 800e92c:	781b      	ldrb	r3, [r3, #0]
 800e92e:	2b00      	cmp	r3, #0
 800e930:	d006      	beq.n	800e940 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e932:	69fb      	ldr	r3, [r7, #28]
 800e934:	3301      	adds	r3, #1
 800e936:	61fb      	str	r3, [r7, #28]
 800e938:	69fb      	ldr	r3, [r7, #28]
 800e93a:	2b0f      	cmp	r3, #15
 800e93c:	d9e9      	bls.n	800e912 <prvInitialiseNewTask+0x66>
 800e93e:	e000      	b.n	800e942 <prvInitialiseNewTask+0x96>
			{
				break;
 800e940:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800e942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e944:	2200      	movs	r2, #0
 800e946:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800e94a:	e003      	b.n	800e954 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800e94c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e94e:	2200      	movs	r2, #0
 800e950:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800e954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e956:	2b06      	cmp	r3, #6
 800e958:	d901      	bls.n	800e95e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800e95a:	2306      	movs	r3, #6
 800e95c:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800e95e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e960:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e962:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800e964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e966:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e968:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800e96a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e96c:	2200      	movs	r2, #0
 800e96e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800e970:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e972:	3304      	adds	r3, #4
 800e974:	4618      	mov	r0, r3
 800e976:	f7fe fe91 	bl	800d69c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800e97a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e97c:	3318      	adds	r3, #24
 800e97e:	4618      	mov	r0, r3
 800e980:	f7fe fe8c 	bl	800d69c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800e984:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e986:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e988:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e98a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e98c:	f1c3 0207 	rsb	r2, r3, #7
 800e990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e992:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800e994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e996:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e998:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 800e99a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e99c:	2200      	movs	r2, #0
 800e99e:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800e9a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e9a2:	2200      	movs	r2, #0
 800e9a4:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e9a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e9a8:	2200      	movs	r2, #0
 800e9aa:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800e9ae:	683a      	ldr	r2, [r7, #0]
 800e9b0:	68f9      	ldr	r1, [r7, #12]
 800e9b2:	69b8      	ldr	r0, [r7, #24]
 800e9b4:	f000 ffbc 	bl	800f930 <pxPortInitialiseStack>
 800e9b8:	4602      	mov	r2, r0
 800e9ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e9bc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800e9be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e9c0:	2b00      	cmp	r3, #0
 800e9c2:	d002      	beq.n	800e9ca <prvInitialiseNewTask+0x11e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800e9c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e9c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e9c8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e9ca:	bf00      	nop
 800e9cc:	3720      	adds	r7, #32
 800e9ce:	46bd      	mov	sp, r7
 800e9d0:	bd80      	pop	{r7, pc}
	...

0800e9d4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800e9d4:	b580      	push	{r7, lr}
 800e9d6:	b082      	sub	sp, #8
 800e9d8:	af00      	add	r7, sp, #0
 800e9da:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800e9dc:	f001 f8b4 	bl	800fb48 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800e9e0:	4b2a      	ldr	r3, [pc, #168]	; (800ea8c <prvAddNewTaskToReadyList+0xb8>)
 800e9e2:	681b      	ldr	r3, [r3, #0]
 800e9e4:	3301      	adds	r3, #1
 800e9e6:	4a29      	ldr	r2, [pc, #164]	; (800ea8c <prvAddNewTaskToReadyList+0xb8>)
 800e9e8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800e9ea:	4b29      	ldr	r3, [pc, #164]	; (800ea90 <prvAddNewTaskToReadyList+0xbc>)
 800e9ec:	681b      	ldr	r3, [r3, #0]
 800e9ee:	2b00      	cmp	r3, #0
 800e9f0:	d109      	bne.n	800ea06 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800e9f2:	4a27      	ldr	r2, [pc, #156]	; (800ea90 <prvAddNewTaskToReadyList+0xbc>)
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800e9f8:	4b24      	ldr	r3, [pc, #144]	; (800ea8c <prvAddNewTaskToReadyList+0xb8>)
 800e9fa:	681b      	ldr	r3, [r3, #0]
 800e9fc:	2b01      	cmp	r3, #1
 800e9fe:	d110      	bne.n	800ea22 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ea00:	f000 fc9e 	bl	800f340 <prvInitialiseTaskLists>
 800ea04:	e00d      	b.n	800ea22 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ea06:	4b23      	ldr	r3, [pc, #140]	; (800ea94 <prvAddNewTaskToReadyList+0xc0>)
 800ea08:	681b      	ldr	r3, [r3, #0]
 800ea0a:	2b00      	cmp	r3, #0
 800ea0c:	d109      	bne.n	800ea22 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ea0e:	4b20      	ldr	r3, [pc, #128]	; (800ea90 <prvAddNewTaskToReadyList+0xbc>)
 800ea10:	681b      	ldr	r3, [r3, #0]
 800ea12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea18:	429a      	cmp	r2, r3
 800ea1a:	d802      	bhi.n	800ea22 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ea1c:	4a1c      	ldr	r2, [pc, #112]	; (800ea90 <prvAddNewTaskToReadyList+0xbc>)
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ea22:	4b1d      	ldr	r3, [pc, #116]	; (800ea98 <prvAddNewTaskToReadyList+0xc4>)
 800ea24:	681b      	ldr	r3, [r3, #0]
 800ea26:	3301      	adds	r3, #1
 800ea28:	4a1b      	ldr	r2, [pc, #108]	; (800ea98 <prvAddNewTaskToReadyList+0xc4>)
 800ea2a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea30:	2201      	movs	r2, #1
 800ea32:	409a      	lsls	r2, r3
 800ea34:	4b19      	ldr	r3, [pc, #100]	; (800ea9c <prvAddNewTaskToReadyList+0xc8>)
 800ea36:	681b      	ldr	r3, [r3, #0]
 800ea38:	4313      	orrs	r3, r2
 800ea3a:	4a18      	ldr	r2, [pc, #96]	; (800ea9c <prvAddNewTaskToReadyList+0xc8>)
 800ea3c:	6013      	str	r3, [r2, #0]
 800ea3e:	687b      	ldr	r3, [r7, #4]
 800ea40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ea42:	4613      	mov	r3, r2
 800ea44:	009b      	lsls	r3, r3, #2
 800ea46:	4413      	add	r3, r2
 800ea48:	009b      	lsls	r3, r3, #2
 800ea4a:	4a15      	ldr	r2, [pc, #84]	; (800eaa0 <prvAddNewTaskToReadyList+0xcc>)
 800ea4c:	441a      	add	r2, r3
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	3304      	adds	r3, #4
 800ea52:	4619      	mov	r1, r3
 800ea54:	4610      	mov	r0, r2
 800ea56:	f7fe fe2e 	bl	800d6b6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ea5a:	f001 f8a7 	bl	800fbac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ea5e:	4b0d      	ldr	r3, [pc, #52]	; (800ea94 <prvAddNewTaskToReadyList+0xc0>)
 800ea60:	681b      	ldr	r3, [r3, #0]
 800ea62:	2b00      	cmp	r3, #0
 800ea64:	d00e      	beq.n	800ea84 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ea66:	4b0a      	ldr	r3, [pc, #40]	; (800ea90 <prvAddNewTaskToReadyList+0xbc>)
 800ea68:	681b      	ldr	r3, [r3, #0]
 800ea6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea70:	429a      	cmp	r2, r3
 800ea72:	d207      	bcs.n	800ea84 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ea74:	4b0b      	ldr	r3, [pc, #44]	; (800eaa4 <prvAddNewTaskToReadyList+0xd0>)
 800ea76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ea7a:	601a      	str	r2, [r3, #0]
 800ea7c:	f3bf 8f4f 	dsb	sy
 800ea80:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ea84:	bf00      	nop
 800ea86:	3708      	adds	r7, #8
 800ea88:	46bd      	mov	sp, r7
 800ea8a:	bd80      	pop	{r7, pc}
 800ea8c:	20000680 	.word	0x20000680
 800ea90:	20000580 	.word	0x20000580
 800ea94:	2000068c 	.word	0x2000068c
 800ea98:	2000069c 	.word	0x2000069c
 800ea9c:	20000688 	.word	0x20000688
 800eaa0:	20000584 	.word	0x20000584
 800eaa4:	e000ed04 	.word	0xe000ed04

0800eaa8 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800eaa8:	b580      	push	{r7, lr}
 800eaaa:	b08a      	sub	sp, #40	; 0x28
 800eaac:	af00      	add	r7, sp, #0
 800eaae:	6078      	str	r0, [r7, #4]
 800eab0:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800eab2:	2300      	movs	r3, #0
 800eab4:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	2b00      	cmp	r3, #0
 800eaba:	d10b      	bne.n	800ead4 <vTaskDelayUntil+0x2c>
 800eabc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eac0:	b672      	cpsid	i
 800eac2:	f383 8811 	msr	BASEPRI, r3
 800eac6:	f3bf 8f6f 	isb	sy
 800eaca:	f3bf 8f4f 	dsb	sy
 800eace:	b662      	cpsie	i
 800ead0:	617b      	str	r3, [r7, #20]
 800ead2:	e7fe      	b.n	800ead2 <vTaskDelayUntil+0x2a>
		configASSERT( ( xTimeIncrement > 0U ) );
 800ead4:	683b      	ldr	r3, [r7, #0]
 800ead6:	2b00      	cmp	r3, #0
 800ead8:	d10b      	bne.n	800eaf2 <vTaskDelayUntil+0x4a>
 800eada:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eade:	b672      	cpsid	i
 800eae0:	f383 8811 	msr	BASEPRI, r3
 800eae4:	f3bf 8f6f 	isb	sy
 800eae8:	f3bf 8f4f 	dsb	sy
 800eaec:	b662      	cpsie	i
 800eaee:	613b      	str	r3, [r7, #16]
 800eaf0:	e7fe      	b.n	800eaf0 <vTaskDelayUntil+0x48>
		configASSERT( uxSchedulerSuspended == 0 );
 800eaf2:	4b2a      	ldr	r3, [pc, #168]	; (800eb9c <vTaskDelayUntil+0xf4>)
 800eaf4:	681b      	ldr	r3, [r3, #0]
 800eaf6:	2b00      	cmp	r3, #0
 800eaf8:	d00b      	beq.n	800eb12 <vTaskDelayUntil+0x6a>
 800eafa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eafe:	b672      	cpsid	i
 800eb00:	f383 8811 	msr	BASEPRI, r3
 800eb04:	f3bf 8f6f 	isb	sy
 800eb08:	f3bf 8f4f 	dsb	sy
 800eb0c:	b662      	cpsie	i
 800eb0e:	60fb      	str	r3, [r7, #12]
 800eb10:	e7fe      	b.n	800eb10 <vTaskDelayUntil+0x68>

		vTaskSuspendAll();
 800eb12:	f000 f8e1 	bl	800ecd8 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800eb16:	4b22      	ldr	r3, [pc, #136]	; (800eba0 <vTaskDelayUntil+0xf8>)
 800eb18:	681b      	ldr	r3, [r3, #0]
 800eb1a:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	681b      	ldr	r3, [r3, #0]
 800eb20:	683a      	ldr	r2, [r7, #0]
 800eb22:	4413      	add	r3, r2
 800eb24:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800eb26:	687b      	ldr	r3, [r7, #4]
 800eb28:	681b      	ldr	r3, [r3, #0]
 800eb2a:	6a3a      	ldr	r2, [r7, #32]
 800eb2c:	429a      	cmp	r2, r3
 800eb2e:	d20b      	bcs.n	800eb48 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	681b      	ldr	r3, [r3, #0]
 800eb34:	69fa      	ldr	r2, [r7, #28]
 800eb36:	429a      	cmp	r2, r3
 800eb38:	d211      	bcs.n	800eb5e <vTaskDelayUntil+0xb6>
 800eb3a:	69fa      	ldr	r2, [r7, #28]
 800eb3c:	6a3b      	ldr	r3, [r7, #32]
 800eb3e:	429a      	cmp	r2, r3
 800eb40:	d90d      	bls.n	800eb5e <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800eb42:	2301      	movs	r3, #1
 800eb44:	627b      	str	r3, [r7, #36]	; 0x24
 800eb46:	e00a      	b.n	800eb5e <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	681b      	ldr	r3, [r3, #0]
 800eb4c:	69fa      	ldr	r2, [r7, #28]
 800eb4e:	429a      	cmp	r2, r3
 800eb50:	d303      	bcc.n	800eb5a <vTaskDelayUntil+0xb2>
 800eb52:	69fa      	ldr	r2, [r7, #28]
 800eb54:	6a3b      	ldr	r3, [r7, #32]
 800eb56:	429a      	cmp	r2, r3
 800eb58:	d901      	bls.n	800eb5e <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800eb5a:	2301      	movs	r3, #1
 800eb5c:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	69fa      	ldr	r2, [r7, #28]
 800eb62:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800eb64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb66:	2b00      	cmp	r3, #0
 800eb68:	d006      	beq.n	800eb78 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800eb6a:	69fa      	ldr	r2, [r7, #28]
 800eb6c:	6a3b      	ldr	r3, [r7, #32]
 800eb6e:	1ad3      	subs	r3, r2, r3
 800eb70:	2100      	movs	r1, #0
 800eb72:	4618      	mov	r0, r3
 800eb74:	f000 fe76 	bl	800f864 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800eb78:	f000 f8bc 	bl	800ecf4 <xTaskResumeAll>
 800eb7c:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800eb7e:	69bb      	ldr	r3, [r7, #24]
 800eb80:	2b00      	cmp	r3, #0
 800eb82:	d107      	bne.n	800eb94 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 800eb84:	4b07      	ldr	r3, [pc, #28]	; (800eba4 <vTaskDelayUntil+0xfc>)
 800eb86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800eb8a:	601a      	str	r2, [r3, #0]
 800eb8c:	f3bf 8f4f 	dsb	sy
 800eb90:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800eb94:	bf00      	nop
 800eb96:	3728      	adds	r7, #40	; 0x28
 800eb98:	46bd      	mov	sp, r7
 800eb9a:	bd80      	pop	{r7, pc}
 800eb9c:	200006a8 	.word	0x200006a8
 800eba0:	20000684 	.word	0x20000684
 800eba4:	e000ed04 	.word	0xe000ed04

0800eba8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800eba8:	b580      	push	{r7, lr}
 800ebaa:	b084      	sub	sp, #16
 800ebac:	af00      	add	r7, sp, #0
 800ebae:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ebb0:	2300      	movs	r3, #0
 800ebb2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	d018      	beq.n	800ebec <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ebba:	4b14      	ldr	r3, [pc, #80]	; (800ec0c <vTaskDelay+0x64>)
 800ebbc:	681b      	ldr	r3, [r3, #0]
 800ebbe:	2b00      	cmp	r3, #0
 800ebc0:	d00b      	beq.n	800ebda <vTaskDelay+0x32>
 800ebc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ebc6:	b672      	cpsid	i
 800ebc8:	f383 8811 	msr	BASEPRI, r3
 800ebcc:	f3bf 8f6f 	isb	sy
 800ebd0:	f3bf 8f4f 	dsb	sy
 800ebd4:	b662      	cpsie	i
 800ebd6:	60bb      	str	r3, [r7, #8]
 800ebd8:	e7fe      	b.n	800ebd8 <vTaskDelay+0x30>
			vTaskSuspendAll();
 800ebda:	f000 f87d 	bl	800ecd8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ebde:	2100      	movs	r1, #0
 800ebe0:	6878      	ldr	r0, [r7, #4]
 800ebe2:	f000 fe3f 	bl	800f864 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ebe6:	f000 f885 	bl	800ecf4 <xTaskResumeAll>
 800ebea:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ebec:	68fb      	ldr	r3, [r7, #12]
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	d107      	bne.n	800ec02 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800ebf2:	4b07      	ldr	r3, [pc, #28]	; (800ec10 <vTaskDelay+0x68>)
 800ebf4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ebf8:	601a      	str	r2, [r3, #0]
 800ebfa:	f3bf 8f4f 	dsb	sy
 800ebfe:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ec02:	bf00      	nop
 800ec04:	3710      	adds	r7, #16
 800ec06:	46bd      	mov	sp, r7
 800ec08:	bd80      	pop	{r7, pc}
 800ec0a:	bf00      	nop
 800ec0c:	200006a8 	.word	0x200006a8
 800ec10:	e000ed04 	.word	0xe000ed04

0800ec14 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ec14:	b580      	push	{r7, lr}
 800ec16:	b08a      	sub	sp, #40	; 0x28
 800ec18:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ec1a:	2300      	movs	r3, #0
 800ec1c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ec1e:	2300      	movs	r3, #0
 800ec20:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ec22:	463a      	mov	r2, r7
 800ec24:	1d39      	adds	r1, r7, #4
 800ec26:	f107 0308 	add.w	r3, r7, #8
 800ec2a:	4618      	mov	r0, r3
 800ec2c:	f7f1 fcda 	bl	80005e4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ec30:	6839      	ldr	r1, [r7, #0]
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	68ba      	ldr	r2, [r7, #8]
 800ec36:	9202      	str	r2, [sp, #8]
 800ec38:	9301      	str	r3, [sp, #4]
 800ec3a:	2300      	movs	r3, #0
 800ec3c:	9300      	str	r3, [sp, #0]
 800ec3e:	2300      	movs	r3, #0
 800ec40:	460a      	mov	r2, r1
 800ec42:	491f      	ldr	r1, [pc, #124]	; (800ecc0 <vTaskStartScheduler+0xac>)
 800ec44:	481f      	ldr	r0, [pc, #124]	; (800ecc4 <vTaskStartScheduler+0xb0>)
 800ec46:	f7ff fd8c 	bl	800e762 <xTaskCreateStatic>
 800ec4a:	4602      	mov	r2, r0
 800ec4c:	4b1e      	ldr	r3, [pc, #120]	; (800ecc8 <vTaskStartScheduler+0xb4>)
 800ec4e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ec50:	4b1d      	ldr	r3, [pc, #116]	; (800ecc8 <vTaskStartScheduler+0xb4>)
 800ec52:	681b      	ldr	r3, [r3, #0]
 800ec54:	2b00      	cmp	r3, #0
 800ec56:	d002      	beq.n	800ec5e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ec58:	2301      	movs	r3, #1
 800ec5a:	617b      	str	r3, [r7, #20]
 800ec5c:	e001      	b.n	800ec62 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ec5e:	2300      	movs	r3, #0
 800ec60:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ec62:	697b      	ldr	r3, [r7, #20]
 800ec64:	2b01      	cmp	r3, #1
 800ec66:	d117      	bne.n	800ec98 <vTaskStartScheduler+0x84>
 800ec68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec6c:	b672      	cpsid	i
 800ec6e:	f383 8811 	msr	BASEPRI, r3
 800ec72:	f3bf 8f6f 	isb	sy
 800ec76:	f3bf 8f4f 	dsb	sy
 800ec7a:	b662      	cpsie	i
 800ec7c:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ec7e:	4b13      	ldr	r3, [pc, #76]	; (800eccc <vTaskStartScheduler+0xb8>)
 800ec80:	f04f 32ff 	mov.w	r2, #4294967295
 800ec84:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ec86:	4b12      	ldr	r3, [pc, #72]	; (800ecd0 <vTaskStartScheduler+0xbc>)
 800ec88:	2201      	movs	r2, #1
 800ec8a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ec8c:	4b11      	ldr	r3, [pc, #68]	; (800ecd4 <vTaskStartScheduler+0xc0>)
 800ec8e:	2200      	movs	r2, #0
 800ec90:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ec92:	f000 fedd 	bl	800fa50 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ec96:	e00f      	b.n	800ecb8 <vTaskStartScheduler+0xa4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ec98:	697b      	ldr	r3, [r7, #20]
 800ec9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec9e:	d10b      	bne.n	800ecb8 <vTaskStartScheduler+0xa4>
 800eca0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eca4:	b672      	cpsid	i
 800eca6:	f383 8811 	msr	BASEPRI, r3
 800ecaa:	f3bf 8f6f 	isb	sy
 800ecae:	f3bf 8f4f 	dsb	sy
 800ecb2:	b662      	cpsie	i
 800ecb4:	60fb      	str	r3, [r7, #12]
 800ecb6:	e7fe      	b.n	800ecb6 <vTaskStartScheduler+0xa2>
}
 800ecb8:	bf00      	nop
 800ecba:	3718      	adds	r7, #24
 800ecbc:	46bd      	mov	sp, r7
 800ecbe:	bd80      	pop	{r7, pc}
 800ecc0:	0801d96c 	.word	0x0801d96c
 800ecc4:	0800f30d 	.word	0x0800f30d
 800ecc8:	200006a4 	.word	0x200006a4
 800eccc:	200006a0 	.word	0x200006a0
 800ecd0:	2000068c 	.word	0x2000068c
 800ecd4:	20000684 	.word	0x20000684

0800ecd8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ecd8:	b480      	push	{r7}
 800ecda:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800ecdc:	4b04      	ldr	r3, [pc, #16]	; (800ecf0 <vTaskSuspendAll+0x18>)
 800ecde:	681b      	ldr	r3, [r3, #0]
 800ece0:	3301      	adds	r3, #1
 800ece2:	4a03      	ldr	r2, [pc, #12]	; (800ecf0 <vTaskSuspendAll+0x18>)
 800ece4:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800ece6:	bf00      	nop
 800ece8:	46bd      	mov	sp, r7
 800ecea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecee:	4770      	bx	lr
 800ecf0:	200006a8 	.word	0x200006a8

0800ecf4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ecf4:	b580      	push	{r7, lr}
 800ecf6:	b084      	sub	sp, #16
 800ecf8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ecfa:	2300      	movs	r3, #0
 800ecfc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ecfe:	2300      	movs	r3, #0
 800ed00:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ed02:	4b42      	ldr	r3, [pc, #264]	; (800ee0c <xTaskResumeAll+0x118>)
 800ed04:	681b      	ldr	r3, [r3, #0]
 800ed06:	2b00      	cmp	r3, #0
 800ed08:	d10b      	bne.n	800ed22 <xTaskResumeAll+0x2e>
 800ed0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed0e:	b672      	cpsid	i
 800ed10:	f383 8811 	msr	BASEPRI, r3
 800ed14:	f3bf 8f6f 	isb	sy
 800ed18:	f3bf 8f4f 	dsb	sy
 800ed1c:	b662      	cpsie	i
 800ed1e:	603b      	str	r3, [r7, #0]
 800ed20:	e7fe      	b.n	800ed20 <xTaskResumeAll+0x2c>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ed22:	f000 ff11 	bl	800fb48 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ed26:	4b39      	ldr	r3, [pc, #228]	; (800ee0c <xTaskResumeAll+0x118>)
 800ed28:	681b      	ldr	r3, [r3, #0]
 800ed2a:	3b01      	subs	r3, #1
 800ed2c:	4a37      	ldr	r2, [pc, #220]	; (800ee0c <xTaskResumeAll+0x118>)
 800ed2e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ed30:	4b36      	ldr	r3, [pc, #216]	; (800ee0c <xTaskResumeAll+0x118>)
 800ed32:	681b      	ldr	r3, [r3, #0]
 800ed34:	2b00      	cmp	r3, #0
 800ed36:	d161      	bne.n	800edfc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ed38:	4b35      	ldr	r3, [pc, #212]	; (800ee10 <xTaskResumeAll+0x11c>)
 800ed3a:	681b      	ldr	r3, [r3, #0]
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d05d      	beq.n	800edfc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ed40:	e02e      	b.n	800eda0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ed42:	4b34      	ldr	r3, [pc, #208]	; (800ee14 <xTaskResumeAll+0x120>)
 800ed44:	68db      	ldr	r3, [r3, #12]
 800ed46:	68db      	ldr	r3, [r3, #12]
 800ed48:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ed4a:	68fb      	ldr	r3, [r7, #12]
 800ed4c:	3318      	adds	r3, #24
 800ed4e:	4618      	mov	r0, r3
 800ed50:	f7fe fd0e 	bl	800d770 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ed54:	68fb      	ldr	r3, [r7, #12]
 800ed56:	3304      	adds	r3, #4
 800ed58:	4618      	mov	r0, r3
 800ed5a:	f7fe fd09 	bl	800d770 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ed5e:	68fb      	ldr	r3, [r7, #12]
 800ed60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ed62:	2201      	movs	r2, #1
 800ed64:	409a      	lsls	r2, r3
 800ed66:	4b2c      	ldr	r3, [pc, #176]	; (800ee18 <xTaskResumeAll+0x124>)
 800ed68:	681b      	ldr	r3, [r3, #0]
 800ed6a:	4313      	orrs	r3, r2
 800ed6c:	4a2a      	ldr	r2, [pc, #168]	; (800ee18 <xTaskResumeAll+0x124>)
 800ed6e:	6013      	str	r3, [r2, #0]
 800ed70:	68fb      	ldr	r3, [r7, #12]
 800ed72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ed74:	4613      	mov	r3, r2
 800ed76:	009b      	lsls	r3, r3, #2
 800ed78:	4413      	add	r3, r2
 800ed7a:	009b      	lsls	r3, r3, #2
 800ed7c:	4a27      	ldr	r2, [pc, #156]	; (800ee1c <xTaskResumeAll+0x128>)
 800ed7e:	441a      	add	r2, r3
 800ed80:	68fb      	ldr	r3, [r7, #12]
 800ed82:	3304      	adds	r3, #4
 800ed84:	4619      	mov	r1, r3
 800ed86:	4610      	mov	r0, r2
 800ed88:	f7fe fc95 	bl	800d6b6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ed8c:	68fb      	ldr	r3, [r7, #12]
 800ed8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ed90:	4b23      	ldr	r3, [pc, #140]	; (800ee20 <xTaskResumeAll+0x12c>)
 800ed92:	681b      	ldr	r3, [r3, #0]
 800ed94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ed96:	429a      	cmp	r2, r3
 800ed98:	d302      	bcc.n	800eda0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800ed9a:	4b22      	ldr	r3, [pc, #136]	; (800ee24 <xTaskResumeAll+0x130>)
 800ed9c:	2201      	movs	r2, #1
 800ed9e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800eda0:	4b1c      	ldr	r3, [pc, #112]	; (800ee14 <xTaskResumeAll+0x120>)
 800eda2:	681b      	ldr	r3, [r3, #0]
 800eda4:	2b00      	cmp	r3, #0
 800eda6:	d1cc      	bne.n	800ed42 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800eda8:	68fb      	ldr	r3, [r7, #12]
 800edaa:	2b00      	cmp	r3, #0
 800edac:	d001      	beq.n	800edb2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800edae:	f000 fb63 	bl	800f478 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800edb2:	4b1d      	ldr	r3, [pc, #116]	; (800ee28 <xTaskResumeAll+0x134>)
 800edb4:	681b      	ldr	r3, [r3, #0]
 800edb6:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	2b00      	cmp	r3, #0
 800edbc:	d010      	beq.n	800ede0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800edbe:	f000 f859 	bl	800ee74 <xTaskIncrementTick>
 800edc2:	4603      	mov	r3, r0
 800edc4:	2b00      	cmp	r3, #0
 800edc6:	d002      	beq.n	800edce <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800edc8:	4b16      	ldr	r3, [pc, #88]	; (800ee24 <xTaskResumeAll+0x130>)
 800edca:	2201      	movs	r2, #1
 800edcc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	3b01      	subs	r3, #1
 800edd2:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	d1f1      	bne.n	800edbe <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 800edda:	4b13      	ldr	r3, [pc, #76]	; (800ee28 <xTaskResumeAll+0x134>)
 800eddc:	2200      	movs	r2, #0
 800edde:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ede0:	4b10      	ldr	r3, [pc, #64]	; (800ee24 <xTaskResumeAll+0x130>)
 800ede2:	681b      	ldr	r3, [r3, #0]
 800ede4:	2b00      	cmp	r3, #0
 800ede6:	d009      	beq.n	800edfc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ede8:	2301      	movs	r3, #1
 800edea:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800edec:	4b0f      	ldr	r3, [pc, #60]	; (800ee2c <xTaskResumeAll+0x138>)
 800edee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800edf2:	601a      	str	r2, [r3, #0]
 800edf4:	f3bf 8f4f 	dsb	sy
 800edf8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800edfc:	f000 fed6 	bl	800fbac <vPortExitCritical>

	return xAlreadyYielded;
 800ee00:	68bb      	ldr	r3, [r7, #8]
}
 800ee02:	4618      	mov	r0, r3
 800ee04:	3710      	adds	r7, #16
 800ee06:	46bd      	mov	sp, r7
 800ee08:	bd80      	pop	{r7, pc}
 800ee0a:	bf00      	nop
 800ee0c:	200006a8 	.word	0x200006a8
 800ee10:	20000680 	.word	0x20000680
 800ee14:	20000640 	.word	0x20000640
 800ee18:	20000688 	.word	0x20000688
 800ee1c:	20000584 	.word	0x20000584
 800ee20:	20000580 	.word	0x20000580
 800ee24:	20000694 	.word	0x20000694
 800ee28:	20000690 	.word	0x20000690
 800ee2c:	e000ed04 	.word	0xe000ed04

0800ee30 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800ee30:	b480      	push	{r7}
 800ee32:	b083      	sub	sp, #12
 800ee34:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ee36:	4b05      	ldr	r3, [pc, #20]	; (800ee4c <xTaskGetTickCount+0x1c>)
 800ee38:	681b      	ldr	r3, [r3, #0]
 800ee3a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ee3c:	687b      	ldr	r3, [r7, #4]
}
 800ee3e:	4618      	mov	r0, r3
 800ee40:	370c      	adds	r7, #12
 800ee42:	46bd      	mov	sp, r7
 800ee44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee48:	4770      	bx	lr
 800ee4a:	bf00      	nop
 800ee4c:	20000684 	.word	0x20000684

0800ee50 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800ee50:	b580      	push	{r7, lr}
 800ee52:	b082      	sub	sp, #8
 800ee54:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ee56:	f000 ff57 	bl	800fd08 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800ee5a:	2300      	movs	r3, #0
 800ee5c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800ee5e:	4b04      	ldr	r3, [pc, #16]	; (800ee70 <xTaskGetTickCountFromISR+0x20>)
 800ee60:	681b      	ldr	r3, [r3, #0]
 800ee62:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ee64:	683b      	ldr	r3, [r7, #0]
}
 800ee66:	4618      	mov	r0, r3
 800ee68:	3708      	adds	r7, #8
 800ee6a:	46bd      	mov	sp, r7
 800ee6c:	bd80      	pop	{r7, pc}
 800ee6e:	bf00      	nop
 800ee70:	20000684 	.word	0x20000684

0800ee74 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ee74:	b580      	push	{r7, lr}
 800ee76:	b086      	sub	sp, #24
 800ee78:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ee7a:	2300      	movs	r3, #0
 800ee7c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ee7e:	4b4f      	ldr	r3, [pc, #316]	; (800efbc <xTaskIncrementTick+0x148>)
 800ee80:	681b      	ldr	r3, [r3, #0]
 800ee82:	2b00      	cmp	r3, #0
 800ee84:	f040 8089 	bne.w	800ef9a <xTaskIncrementTick+0x126>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ee88:	4b4d      	ldr	r3, [pc, #308]	; (800efc0 <xTaskIncrementTick+0x14c>)
 800ee8a:	681b      	ldr	r3, [r3, #0]
 800ee8c:	3301      	adds	r3, #1
 800ee8e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ee90:	4a4b      	ldr	r2, [pc, #300]	; (800efc0 <xTaskIncrementTick+0x14c>)
 800ee92:	693b      	ldr	r3, [r7, #16]
 800ee94:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ee96:	693b      	ldr	r3, [r7, #16]
 800ee98:	2b00      	cmp	r3, #0
 800ee9a:	d121      	bne.n	800eee0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800ee9c:	4b49      	ldr	r3, [pc, #292]	; (800efc4 <xTaskIncrementTick+0x150>)
 800ee9e:	681b      	ldr	r3, [r3, #0]
 800eea0:	681b      	ldr	r3, [r3, #0]
 800eea2:	2b00      	cmp	r3, #0
 800eea4:	d00b      	beq.n	800eebe <xTaskIncrementTick+0x4a>
 800eea6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eeaa:	b672      	cpsid	i
 800eeac:	f383 8811 	msr	BASEPRI, r3
 800eeb0:	f3bf 8f6f 	isb	sy
 800eeb4:	f3bf 8f4f 	dsb	sy
 800eeb8:	b662      	cpsie	i
 800eeba:	603b      	str	r3, [r7, #0]
 800eebc:	e7fe      	b.n	800eebc <xTaskIncrementTick+0x48>
 800eebe:	4b41      	ldr	r3, [pc, #260]	; (800efc4 <xTaskIncrementTick+0x150>)
 800eec0:	681b      	ldr	r3, [r3, #0]
 800eec2:	60fb      	str	r3, [r7, #12]
 800eec4:	4b40      	ldr	r3, [pc, #256]	; (800efc8 <xTaskIncrementTick+0x154>)
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	4a3e      	ldr	r2, [pc, #248]	; (800efc4 <xTaskIncrementTick+0x150>)
 800eeca:	6013      	str	r3, [r2, #0]
 800eecc:	4a3e      	ldr	r2, [pc, #248]	; (800efc8 <xTaskIncrementTick+0x154>)
 800eece:	68fb      	ldr	r3, [r7, #12]
 800eed0:	6013      	str	r3, [r2, #0]
 800eed2:	4b3e      	ldr	r3, [pc, #248]	; (800efcc <xTaskIncrementTick+0x158>)
 800eed4:	681b      	ldr	r3, [r3, #0]
 800eed6:	3301      	adds	r3, #1
 800eed8:	4a3c      	ldr	r2, [pc, #240]	; (800efcc <xTaskIncrementTick+0x158>)
 800eeda:	6013      	str	r3, [r2, #0]
 800eedc:	f000 facc 	bl	800f478 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800eee0:	4b3b      	ldr	r3, [pc, #236]	; (800efd0 <xTaskIncrementTick+0x15c>)
 800eee2:	681b      	ldr	r3, [r3, #0]
 800eee4:	693a      	ldr	r2, [r7, #16]
 800eee6:	429a      	cmp	r2, r3
 800eee8:	d348      	bcc.n	800ef7c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800eeea:	4b36      	ldr	r3, [pc, #216]	; (800efc4 <xTaskIncrementTick+0x150>)
 800eeec:	681b      	ldr	r3, [r3, #0]
 800eeee:	681b      	ldr	r3, [r3, #0]
 800eef0:	2b00      	cmp	r3, #0
 800eef2:	d104      	bne.n	800eefe <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800eef4:	4b36      	ldr	r3, [pc, #216]	; (800efd0 <xTaskIncrementTick+0x15c>)
 800eef6:	f04f 32ff 	mov.w	r2, #4294967295
 800eefa:	601a      	str	r2, [r3, #0]
					break;
 800eefc:	e03e      	b.n	800ef7c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eefe:	4b31      	ldr	r3, [pc, #196]	; (800efc4 <xTaskIncrementTick+0x150>)
 800ef00:	681b      	ldr	r3, [r3, #0]
 800ef02:	68db      	ldr	r3, [r3, #12]
 800ef04:	68db      	ldr	r3, [r3, #12]
 800ef06:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ef08:	68bb      	ldr	r3, [r7, #8]
 800ef0a:	685b      	ldr	r3, [r3, #4]
 800ef0c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ef0e:	693a      	ldr	r2, [r7, #16]
 800ef10:	687b      	ldr	r3, [r7, #4]
 800ef12:	429a      	cmp	r2, r3
 800ef14:	d203      	bcs.n	800ef1e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ef16:	4a2e      	ldr	r2, [pc, #184]	; (800efd0 <xTaskIncrementTick+0x15c>)
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ef1c:	e02e      	b.n	800ef7c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ef1e:	68bb      	ldr	r3, [r7, #8]
 800ef20:	3304      	adds	r3, #4
 800ef22:	4618      	mov	r0, r3
 800ef24:	f7fe fc24 	bl	800d770 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ef28:	68bb      	ldr	r3, [r7, #8]
 800ef2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ef2c:	2b00      	cmp	r3, #0
 800ef2e:	d004      	beq.n	800ef3a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ef30:	68bb      	ldr	r3, [r7, #8]
 800ef32:	3318      	adds	r3, #24
 800ef34:	4618      	mov	r0, r3
 800ef36:	f7fe fc1b 	bl	800d770 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ef3a:	68bb      	ldr	r3, [r7, #8]
 800ef3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ef3e:	2201      	movs	r2, #1
 800ef40:	409a      	lsls	r2, r3
 800ef42:	4b24      	ldr	r3, [pc, #144]	; (800efd4 <xTaskIncrementTick+0x160>)
 800ef44:	681b      	ldr	r3, [r3, #0]
 800ef46:	4313      	orrs	r3, r2
 800ef48:	4a22      	ldr	r2, [pc, #136]	; (800efd4 <xTaskIncrementTick+0x160>)
 800ef4a:	6013      	str	r3, [r2, #0]
 800ef4c:	68bb      	ldr	r3, [r7, #8]
 800ef4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ef50:	4613      	mov	r3, r2
 800ef52:	009b      	lsls	r3, r3, #2
 800ef54:	4413      	add	r3, r2
 800ef56:	009b      	lsls	r3, r3, #2
 800ef58:	4a1f      	ldr	r2, [pc, #124]	; (800efd8 <xTaskIncrementTick+0x164>)
 800ef5a:	441a      	add	r2, r3
 800ef5c:	68bb      	ldr	r3, [r7, #8]
 800ef5e:	3304      	adds	r3, #4
 800ef60:	4619      	mov	r1, r3
 800ef62:	4610      	mov	r0, r2
 800ef64:	f7fe fba7 	bl	800d6b6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ef68:	68bb      	ldr	r3, [r7, #8]
 800ef6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ef6c:	4b1b      	ldr	r3, [pc, #108]	; (800efdc <xTaskIncrementTick+0x168>)
 800ef6e:	681b      	ldr	r3, [r3, #0]
 800ef70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ef72:	429a      	cmp	r2, r3
 800ef74:	d3b9      	bcc.n	800eeea <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800ef76:	2301      	movs	r3, #1
 800ef78:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ef7a:	e7b6      	b.n	800eeea <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ef7c:	4b17      	ldr	r3, [pc, #92]	; (800efdc <xTaskIncrementTick+0x168>)
 800ef7e:	681b      	ldr	r3, [r3, #0]
 800ef80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ef82:	4915      	ldr	r1, [pc, #84]	; (800efd8 <xTaskIncrementTick+0x164>)
 800ef84:	4613      	mov	r3, r2
 800ef86:	009b      	lsls	r3, r3, #2
 800ef88:	4413      	add	r3, r2
 800ef8a:	009b      	lsls	r3, r3, #2
 800ef8c:	440b      	add	r3, r1
 800ef8e:	681b      	ldr	r3, [r3, #0]
 800ef90:	2b01      	cmp	r3, #1
 800ef92:	d907      	bls.n	800efa4 <xTaskIncrementTick+0x130>
			{
				xSwitchRequired = pdTRUE;
 800ef94:	2301      	movs	r3, #1
 800ef96:	617b      	str	r3, [r7, #20]
 800ef98:	e004      	b.n	800efa4 <xTaskIncrementTick+0x130>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800ef9a:	4b11      	ldr	r3, [pc, #68]	; (800efe0 <xTaskIncrementTick+0x16c>)
 800ef9c:	681b      	ldr	r3, [r3, #0]
 800ef9e:	3301      	adds	r3, #1
 800efa0:	4a0f      	ldr	r2, [pc, #60]	; (800efe0 <xTaskIncrementTick+0x16c>)
 800efa2:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800efa4:	4b0f      	ldr	r3, [pc, #60]	; (800efe4 <xTaskIncrementTick+0x170>)
 800efa6:	681b      	ldr	r3, [r3, #0]
 800efa8:	2b00      	cmp	r3, #0
 800efaa:	d001      	beq.n	800efb0 <xTaskIncrementTick+0x13c>
		{
			xSwitchRequired = pdTRUE;
 800efac:	2301      	movs	r3, #1
 800efae:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800efb0:	697b      	ldr	r3, [r7, #20]
}
 800efb2:	4618      	mov	r0, r3
 800efb4:	3718      	adds	r7, #24
 800efb6:	46bd      	mov	sp, r7
 800efb8:	bd80      	pop	{r7, pc}
 800efba:	bf00      	nop
 800efbc:	200006a8 	.word	0x200006a8
 800efc0:	20000684 	.word	0x20000684
 800efc4:	20000638 	.word	0x20000638
 800efc8:	2000063c 	.word	0x2000063c
 800efcc:	20000698 	.word	0x20000698
 800efd0:	200006a0 	.word	0x200006a0
 800efd4:	20000688 	.word	0x20000688
 800efd8:	20000584 	.word	0x20000584
 800efdc:	20000580 	.word	0x20000580
 800efe0:	20000690 	.word	0x20000690
 800efe4:	20000694 	.word	0x20000694

0800efe8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800efe8:	b580      	push	{r7, lr}
 800efea:	b088      	sub	sp, #32
 800efec:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800efee:	4b3a      	ldr	r3, [pc, #232]	; (800f0d8 <vTaskSwitchContext+0xf0>)
 800eff0:	681b      	ldr	r3, [r3, #0]
 800eff2:	2b00      	cmp	r3, #0
 800eff4:	d003      	beq.n	800effe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800eff6:	4b39      	ldr	r3, [pc, #228]	; (800f0dc <vTaskSwitchContext+0xf4>)
 800eff8:	2201      	movs	r2, #1
 800effa:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800effc:	e067      	b.n	800f0ce <vTaskSwitchContext+0xe6>
		xYieldPending = pdFALSE;
 800effe:	4b37      	ldr	r3, [pc, #220]	; (800f0dc <vTaskSwitchContext+0xf4>)
 800f000:	2200      	movs	r2, #0
 800f002:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800f004:	4b36      	ldr	r3, [pc, #216]	; (800f0e0 <vTaskSwitchContext+0xf8>)
 800f006:	681b      	ldr	r3, [r3, #0]
 800f008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f00a:	61fb      	str	r3, [r7, #28]
 800f00c:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 800f010:	61bb      	str	r3, [r7, #24]
 800f012:	69fb      	ldr	r3, [r7, #28]
 800f014:	681b      	ldr	r3, [r3, #0]
 800f016:	69ba      	ldr	r2, [r7, #24]
 800f018:	429a      	cmp	r2, r3
 800f01a:	d111      	bne.n	800f040 <vTaskSwitchContext+0x58>
 800f01c:	69fb      	ldr	r3, [r7, #28]
 800f01e:	3304      	adds	r3, #4
 800f020:	681b      	ldr	r3, [r3, #0]
 800f022:	69ba      	ldr	r2, [r7, #24]
 800f024:	429a      	cmp	r2, r3
 800f026:	d10b      	bne.n	800f040 <vTaskSwitchContext+0x58>
 800f028:	69fb      	ldr	r3, [r7, #28]
 800f02a:	3308      	adds	r3, #8
 800f02c:	681b      	ldr	r3, [r3, #0]
 800f02e:	69ba      	ldr	r2, [r7, #24]
 800f030:	429a      	cmp	r2, r3
 800f032:	d105      	bne.n	800f040 <vTaskSwitchContext+0x58>
 800f034:	69fb      	ldr	r3, [r7, #28]
 800f036:	330c      	adds	r3, #12
 800f038:	681b      	ldr	r3, [r3, #0]
 800f03a:	69ba      	ldr	r2, [r7, #24]
 800f03c:	429a      	cmp	r2, r3
 800f03e:	d008      	beq.n	800f052 <vTaskSwitchContext+0x6a>
 800f040:	4b27      	ldr	r3, [pc, #156]	; (800f0e0 <vTaskSwitchContext+0xf8>)
 800f042:	681a      	ldr	r2, [r3, #0]
 800f044:	4b26      	ldr	r3, [pc, #152]	; (800f0e0 <vTaskSwitchContext+0xf8>)
 800f046:	681b      	ldr	r3, [r3, #0]
 800f048:	3334      	adds	r3, #52	; 0x34
 800f04a:	4619      	mov	r1, r3
 800f04c:	4610      	mov	r0, r2
 800f04e:	f7f1 fab6 	bl	80005be <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f052:	4b24      	ldr	r3, [pc, #144]	; (800f0e4 <vTaskSwitchContext+0xfc>)
 800f054:	681b      	ldr	r3, [r3, #0]
 800f056:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800f058:	68fb      	ldr	r3, [r7, #12]
 800f05a:	fab3 f383 	clz	r3, r3
 800f05e:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800f060:	7afb      	ldrb	r3, [r7, #11]
 800f062:	f1c3 031f 	rsb	r3, r3, #31
 800f066:	617b      	str	r3, [r7, #20]
 800f068:	491f      	ldr	r1, [pc, #124]	; (800f0e8 <vTaskSwitchContext+0x100>)
 800f06a:	697a      	ldr	r2, [r7, #20]
 800f06c:	4613      	mov	r3, r2
 800f06e:	009b      	lsls	r3, r3, #2
 800f070:	4413      	add	r3, r2
 800f072:	009b      	lsls	r3, r3, #2
 800f074:	440b      	add	r3, r1
 800f076:	681b      	ldr	r3, [r3, #0]
 800f078:	2b00      	cmp	r3, #0
 800f07a:	d10b      	bne.n	800f094 <vTaskSwitchContext+0xac>
	__asm volatile
 800f07c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f080:	b672      	cpsid	i
 800f082:	f383 8811 	msr	BASEPRI, r3
 800f086:	f3bf 8f6f 	isb	sy
 800f08a:	f3bf 8f4f 	dsb	sy
 800f08e:	b662      	cpsie	i
 800f090:	607b      	str	r3, [r7, #4]
 800f092:	e7fe      	b.n	800f092 <vTaskSwitchContext+0xaa>
 800f094:	697a      	ldr	r2, [r7, #20]
 800f096:	4613      	mov	r3, r2
 800f098:	009b      	lsls	r3, r3, #2
 800f09a:	4413      	add	r3, r2
 800f09c:	009b      	lsls	r3, r3, #2
 800f09e:	4a12      	ldr	r2, [pc, #72]	; (800f0e8 <vTaskSwitchContext+0x100>)
 800f0a0:	4413      	add	r3, r2
 800f0a2:	613b      	str	r3, [r7, #16]
 800f0a4:	693b      	ldr	r3, [r7, #16]
 800f0a6:	685b      	ldr	r3, [r3, #4]
 800f0a8:	685a      	ldr	r2, [r3, #4]
 800f0aa:	693b      	ldr	r3, [r7, #16]
 800f0ac:	605a      	str	r2, [r3, #4]
 800f0ae:	693b      	ldr	r3, [r7, #16]
 800f0b0:	685a      	ldr	r2, [r3, #4]
 800f0b2:	693b      	ldr	r3, [r7, #16]
 800f0b4:	3308      	adds	r3, #8
 800f0b6:	429a      	cmp	r2, r3
 800f0b8:	d104      	bne.n	800f0c4 <vTaskSwitchContext+0xdc>
 800f0ba:	693b      	ldr	r3, [r7, #16]
 800f0bc:	685b      	ldr	r3, [r3, #4]
 800f0be:	685a      	ldr	r2, [r3, #4]
 800f0c0:	693b      	ldr	r3, [r7, #16]
 800f0c2:	605a      	str	r2, [r3, #4]
 800f0c4:	693b      	ldr	r3, [r7, #16]
 800f0c6:	685b      	ldr	r3, [r3, #4]
 800f0c8:	68db      	ldr	r3, [r3, #12]
 800f0ca:	4a05      	ldr	r2, [pc, #20]	; (800f0e0 <vTaskSwitchContext+0xf8>)
 800f0cc:	6013      	str	r3, [r2, #0]
}
 800f0ce:	bf00      	nop
 800f0d0:	3720      	adds	r7, #32
 800f0d2:	46bd      	mov	sp, r7
 800f0d4:	bd80      	pop	{r7, pc}
 800f0d6:	bf00      	nop
 800f0d8:	200006a8 	.word	0x200006a8
 800f0dc:	20000694 	.word	0x20000694
 800f0e0:	20000580 	.word	0x20000580
 800f0e4:	20000688 	.word	0x20000688
 800f0e8:	20000584 	.word	0x20000584

0800f0ec <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800f0ec:	b580      	push	{r7, lr}
 800f0ee:	b084      	sub	sp, #16
 800f0f0:	af00      	add	r7, sp, #0
 800f0f2:	6078      	str	r0, [r7, #4]
 800f0f4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800f0f6:	687b      	ldr	r3, [r7, #4]
 800f0f8:	2b00      	cmp	r3, #0
 800f0fa:	d10b      	bne.n	800f114 <vTaskPlaceOnEventList+0x28>
 800f0fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f100:	b672      	cpsid	i
 800f102:	f383 8811 	msr	BASEPRI, r3
 800f106:	f3bf 8f6f 	isb	sy
 800f10a:	f3bf 8f4f 	dsb	sy
 800f10e:	b662      	cpsie	i
 800f110:	60fb      	str	r3, [r7, #12]
 800f112:	e7fe      	b.n	800f112 <vTaskPlaceOnEventList+0x26>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f114:	4b07      	ldr	r3, [pc, #28]	; (800f134 <vTaskPlaceOnEventList+0x48>)
 800f116:	681b      	ldr	r3, [r3, #0]
 800f118:	3318      	adds	r3, #24
 800f11a:	4619      	mov	r1, r3
 800f11c:	6878      	ldr	r0, [r7, #4]
 800f11e:	f7fe faee 	bl	800d6fe <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800f122:	2101      	movs	r1, #1
 800f124:	6838      	ldr	r0, [r7, #0]
 800f126:	f000 fb9d 	bl	800f864 <prvAddCurrentTaskToDelayedList>
}
 800f12a:	bf00      	nop
 800f12c:	3710      	adds	r7, #16
 800f12e:	46bd      	mov	sp, r7
 800f130:	bd80      	pop	{r7, pc}
 800f132:	bf00      	nop
 800f134:	20000580 	.word	0x20000580

0800f138 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800f138:	b580      	push	{r7, lr}
 800f13a:	b086      	sub	sp, #24
 800f13c:	af00      	add	r7, sp, #0
 800f13e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f140:	687b      	ldr	r3, [r7, #4]
 800f142:	68db      	ldr	r3, [r3, #12]
 800f144:	68db      	ldr	r3, [r3, #12]
 800f146:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800f148:	693b      	ldr	r3, [r7, #16]
 800f14a:	2b00      	cmp	r3, #0
 800f14c:	d10b      	bne.n	800f166 <xTaskRemoveFromEventList+0x2e>
 800f14e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f152:	b672      	cpsid	i
 800f154:	f383 8811 	msr	BASEPRI, r3
 800f158:	f3bf 8f6f 	isb	sy
 800f15c:	f3bf 8f4f 	dsb	sy
 800f160:	b662      	cpsie	i
 800f162:	60fb      	str	r3, [r7, #12]
 800f164:	e7fe      	b.n	800f164 <xTaskRemoveFromEventList+0x2c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800f166:	693b      	ldr	r3, [r7, #16]
 800f168:	3318      	adds	r3, #24
 800f16a:	4618      	mov	r0, r3
 800f16c:	f7fe fb00 	bl	800d770 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f170:	4b1d      	ldr	r3, [pc, #116]	; (800f1e8 <xTaskRemoveFromEventList+0xb0>)
 800f172:	681b      	ldr	r3, [r3, #0]
 800f174:	2b00      	cmp	r3, #0
 800f176:	d11c      	bne.n	800f1b2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800f178:	693b      	ldr	r3, [r7, #16]
 800f17a:	3304      	adds	r3, #4
 800f17c:	4618      	mov	r0, r3
 800f17e:	f7fe faf7 	bl	800d770 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800f182:	693b      	ldr	r3, [r7, #16]
 800f184:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f186:	2201      	movs	r2, #1
 800f188:	409a      	lsls	r2, r3
 800f18a:	4b18      	ldr	r3, [pc, #96]	; (800f1ec <xTaskRemoveFromEventList+0xb4>)
 800f18c:	681b      	ldr	r3, [r3, #0]
 800f18e:	4313      	orrs	r3, r2
 800f190:	4a16      	ldr	r2, [pc, #88]	; (800f1ec <xTaskRemoveFromEventList+0xb4>)
 800f192:	6013      	str	r3, [r2, #0]
 800f194:	693b      	ldr	r3, [r7, #16]
 800f196:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f198:	4613      	mov	r3, r2
 800f19a:	009b      	lsls	r3, r3, #2
 800f19c:	4413      	add	r3, r2
 800f19e:	009b      	lsls	r3, r3, #2
 800f1a0:	4a13      	ldr	r2, [pc, #76]	; (800f1f0 <xTaskRemoveFromEventList+0xb8>)
 800f1a2:	441a      	add	r2, r3
 800f1a4:	693b      	ldr	r3, [r7, #16]
 800f1a6:	3304      	adds	r3, #4
 800f1a8:	4619      	mov	r1, r3
 800f1aa:	4610      	mov	r0, r2
 800f1ac:	f7fe fa83 	bl	800d6b6 <vListInsertEnd>
 800f1b0:	e005      	b.n	800f1be <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800f1b2:	693b      	ldr	r3, [r7, #16]
 800f1b4:	3318      	adds	r3, #24
 800f1b6:	4619      	mov	r1, r3
 800f1b8:	480e      	ldr	r0, [pc, #56]	; (800f1f4 <xTaskRemoveFromEventList+0xbc>)
 800f1ba:	f7fe fa7c 	bl	800d6b6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800f1be:	693b      	ldr	r3, [r7, #16]
 800f1c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f1c2:	4b0d      	ldr	r3, [pc, #52]	; (800f1f8 <xTaskRemoveFromEventList+0xc0>)
 800f1c4:	681b      	ldr	r3, [r3, #0]
 800f1c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f1c8:	429a      	cmp	r2, r3
 800f1ca:	d905      	bls.n	800f1d8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800f1cc:	2301      	movs	r3, #1
 800f1ce:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800f1d0:	4b0a      	ldr	r3, [pc, #40]	; (800f1fc <xTaskRemoveFromEventList+0xc4>)
 800f1d2:	2201      	movs	r2, #1
 800f1d4:	601a      	str	r2, [r3, #0]
 800f1d6:	e001      	b.n	800f1dc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800f1d8:	2300      	movs	r3, #0
 800f1da:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800f1dc:	697b      	ldr	r3, [r7, #20]
}
 800f1de:	4618      	mov	r0, r3
 800f1e0:	3718      	adds	r7, #24
 800f1e2:	46bd      	mov	sp, r7
 800f1e4:	bd80      	pop	{r7, pc}
 800f1e6:	bf00      	nop
 800f1e8:	200006a8 	.word	0x200006a8
 800f1ec:	20000688 	.word	0x20000688
 800f1f0:	20000584 	.word	0x20000584
 800f1f4:	20000640 	.word	0x20000640
 800f1f8:	20000580 	.word	0x20000580
 800f1fc:	20000694 	.word	0x20000694

0800f200 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800f200:	b480      	push	{r7}
 800f202:	b083      	sub	sp, #12
 800f204:	af00      	add	r7, sp, #0
 800f206:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800f208:	4b06      	ldr	r3, [pc, #24]	; (800f224 <vTaskInternalSetTimeOutState+0x24>)
 800f20a:	681a      	ldr	r2, [r3, #0]
 800f20c:	687b      	ldr	r3, [r7, #4]
 800f20e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800f210:	4b05      	ldr	r3, [pc, #20]	; (800f228 <vTaskInternalSetTimeOutState+0x28>)
 800f212:	681a      	ldr	r2, [r3, #0]
 800f214:	687b      	ldr	r3, [r7, #4]
 800f216:	605a      	str	r2, [r3, #4]
}
 800f218:	bf00      	nop
 800f21a:	370c      	adds	r7, #12
 800f21c:	46bd      	mov	sp, r7
 800f21e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f222:	4770      	bx	lr
 800f224:	20000698 	.word	0x20000698
 800f228:	20000684 	.word	0x20000684

0800f22c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800f22c:	b580      	push	{r7, lr}
 800f22e:	b088      	sub	sp, #32
 800f230:	af00      	add	r7, sp, #0
 800f232:	6078      	str	r0, [r7, #4]
 800f234:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	2b00      	cmp	r3, #0
 800f23a:	d10b      	bne.n	800f254 <xTaskCheckForTimeOut+0x28>
 800f23c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f240:	b672      	cpsid	i
 800f242:	f383 8811 	msr	BASEPRI, r3
 800f246:	f3bf 8f6f 	isb	sy
 800f24a:	f3bf 8f4f 	dsb	sy
 800f24e:	b662      	cpsie	i
 800f250:	613b      	str	r3, [r7, #16]
 800f252:	e7fe      	b.n	800f252 <xTaskCheckForTimeOut+0x26>
	configASSERT( pxTicksToWait );
 800f254:	683b      	ldr	r3, [r7, #0]
 800f256:	2b00      	cmp	r3, #0
 800f258:	d10b      	bne.n	800f272 <xTaskCheckForTimeOut+0x46>
 800f25a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f25e:	b672      	cpsid	i
 800f260:	f383 8811 	msr	BASEPRI, r3
 800f264:	f3bf 8f6f 	isb	sy
 800f268:	f3bf 8f4f 	dsb	sy
 800f26c:	b662      	cpsie	i
 800f26e:	60fb      	str	r3, [r7, #12]
 800f270:	e7fe      	b.n	800f270 <xTaskCheckForTimeOut+0x44>

	taskENTER_CRITICAL();
 800f272:	f000 fc69 	bl	800fb48 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800f276:	4b1d      	ldr	r3, [pc, #116]	; (800f2ec <xTaskCheckForTimeOut+0xc0>)
 800f278:	681b      	ldr	r3, [r3, #0]
 800f27a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800f27c:	687b      	ldr	r3, [r7, #4]
 800f27e:	685b      	ldr	r3, [r3, #4]
 800f280:	69ba      	ldr	r2, [r7, #24]
 800f282:	1ad3      	subs	r3, r2, r3
 800f284:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800f286:	683b      	ldr	r3, [r7, #0]
 800f288:	681b      	ldr	r3, [r3, #0]
 800f28a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f28e:	d102      	bne.n	800f296 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800f290:	2300      	movs	r3, #0
 800f292:	61fb      	str	r3, [r7, #28]
 800f294:	e023      	b.n	800f2de <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	681a      	ldr	r2, [r3, #0]
 800f29a:	4b15      	ldr	r3, [pc, #84]	; (800f2f0 <xTaskCheckForTimeOut+0xc4>)
 800f29c:	681b      	ldr	r3, [r3, #0]
 800f29e:	429a      	cmp	r2, r3
 800f2a0:	d007      	beq.n	800f2b2 <xTaskCheckForTimeOut+0x86>
 800f2a2:	687b      	ldr	r3, [r7, #4]
 800f2a4:	685b      	ldr	r3, [r3, #4]
 800f2a6:	69ba      	ldr	r2, [r7, #24]
 800f2a8:	429a      	cmp	r2, r3
 800f2aa:	d302      	bcc.n	800f2b2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800f2ac:	2301      	movs	r3, #1
 800f2ae:	61fb      	str	r3, [r7, #28]
 800f2b0:	e015      	b.n	800f2de <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800f2b2:	683b      	ldr	r3, [r7, #0]
 800f2b4:	681b      	ldr	r3, [r3, #0]
 800f2b6:	697a      	ldr	r2, [r7, #20]
 800f2b8:	429a      	cmp	r2, r3
 800f2ba:	d20b      	bcs.n	800f2d4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800f2bc:	683b      	ldr	r3, [r7, #0]
 800f2be:	681a      	ldr	r2, [r3, #0]
 800f2c0:	697b      	ldr	r3, [r7, #20]
 800f2c2:	1ad2      	subs	r2, r2, r3
 800f2c4:	683b      	ldr	r3, [r7, #0]
 800f2c6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800f2c8:	6878      	ldr	r0, [r7, #4]
 800f2ca:	f7ff ff99 	bl	800f200 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800f2ce:	2300      	movs	r3, #0
 800f2d0:	61fb      	str	r3, [r7, #28]
 800f2d2:	e004      	b.n	800f2de <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800f2d4:	683b      	ldr	r3, [r7, #0]
 800f2d6:	2200      	movs	r2, #0
 800f2d8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800f2da:	2301      	movs	r3, #1
 800f2dc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800f2de:	f000 fc65 	bl	800fbac <vPortExitCritical>

	return xReturn;
 800f2e2:	69fb      	ldr	r3, [r7, #28]
}
 800f2e4:	4618      	mov	r0, r3
 800f2e6:	3720      	adds	r7, #32
 800f2e8:	46bd      	mov	sp, r7
 800f2ea:	bd80      	pop	{r7, pc}
 800f2ec:	20000684 	.word	0x20000684
 800f2f0:	20000698 	.word	0x20000698

0800f2f4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800f2f4:	b480      	push	{r7}
 800f2f6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800f2f8:	4b03      	ldr	r3, [pc, #12]	; (800f308 <vTaskMissedYield+0x14>)
 800f2fa:	2201      	movs	r2, #1
 800f2fc:	601a      	str	r2, [r3, #0]
}
 800f2fe:	bf00      	nop
 800f300:	46bd      	mov	sp, r7
 800f302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f306:	4770      	bx	lr
 800f308:	20000694 	.word	0x20000694

0800f30c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800f30c:	b580      	push	{r7, lr}
 800f30e:	b082      	sub	sp, #8
 800f310:	af00      	add	r7, sp, #0
 800f312:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800f314:	f000 f854 	bl	800f3c0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800f318:	4b07      	ldr	r3, [pc, #28]	; (800f338 <prvIdleTask+0x2c>)
 800f31a:	681b      	ldr	r3, [r3, #0]
 800f31c:	2b01      	cmp	r3, #1
 800f31e:	d907      	bls.n	800f330 <prvIdleTask+0x24>
			{
				taskYIELD();
 800f320:	4b06      	ldr	r3, [pc, #24]	; (800f33c <prvIdleTask+0x30>)
 800f322:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f326:	601a      	str	r2, [r3, #0]
 800f328:	f3bf 8f4f 	dsb	sy
 800f32c:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800f330:	f7f1 f93e 	bl	80005b0 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800f334:	e7ee      	b.n	800f314 <prvIdleTask+0x8>
 800f336:	bf00      	nop
 800f338:	20000584 	.word	0x20000584
 800f33c:	e000ed04 	.word	0xe000ed04

0800f340 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800f340:	b580      	push	{r7, lr}
 800f342:	b082      	sub	sp, #8
 800f344:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f346:	2300      	movs	r3, #0
 800f348:	607b      	str	r3, [r7, #4]
 800f34a:	e00c      	b.n	800f366 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800f34c:	687a      	ldr	r2, [r7, #4]
 800f34e:	4613      	mov	r3, r2
 800f350:	009b      	lsls	r3, r3, #2
 800f352:	4413      	add	r3, r2
 800f354:	009b      	lsls	r3, r3, #2
 800f356:	4a12      	ldr	r2, [pc, #72]	; (800f3a0 <prvInitialiseTaskLists+0x60>)
 800f358:	4413      	add	r3, r2
 800f35a:	4618      	mov	r0, r3
 800f35c:	f7fe f97e 	bl	800d65c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	3301      	adds	r3, #1
 800f364:	607b      	str	r3, [r7, #4]
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	2b06      	cmp	r3, #6
 800f36a:	d9ef      	bls.n	800f34c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800f36c:	480d      	ldr	r0, [pc, #52]	; (800f3a4 <prvInitialiseTaskLists+0x64>)
 800f36e:	f7fe f975 	bl	800d65c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800f372:	480d      	ldr	r0, [pc, #52]	; (800f3a8 <prvInitialiseTaskLists+0x68>)
 800f374:	f7fe f972 	bl	800d65c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800f378:	480c      	ldr	r0, [pc, #48]	; (800f3ac <prvInitialiseTaskLists+0x6c>)
 800f37a:	f7fe f96f 	bl	800d65c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800f37e:	480c      	ldr	r0, [pc, #48]	; (800f3b0 <prvInitialiseTaskLists+0x70>)
 800f380:	f7fe f96c 	bl	800d65c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800f384:	480b      	ldr	r0, [pc, #44]	; (800f3b4 <prvInitialiseTaskLists+0x74>)
 800f386:	f7fe f969 	bl	800d65c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800f38a:	4b0b      	ldr	r3, [pc, #44]	; (800f3b8 <prvInitialiseTaskLists+0x78>)
 800f38c:	4a05      	ldr	r2, [pc, #20]	; (800f3a4 <prvInitialiseTaskLists+0x64>)
 800f38e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800f390:	4b0a      	ldr	r3, [pc, #40]	; (800f3bc <prvInitialiseTaskLists+0x7c>)
 800f392:	4a05      	ldr	r2, [pc, #20]	; (800f3a8 <prvInitialiseTaskLists+0x68>)
 800f394:	601a      	str	r2, [r3, #0]
}
 800f396:	bf00      	nop
 800f398:	3708      	adds	r7, #8
 800f39a:	46bd      	mov	sp, r7
 800f39c:	bd80      	pop	{r7, pc}
 800f39e:	bf00      	nop
 800f3a0:	20000584 	.word	0x20000584
 800f3a4:	20000610 	.word	0x20000610
 800f3a8:	20000624 	.word	0x20000624
 800f3ac:	20000640 	.word	0x20000640
 800f3b0:	20000654 	.word	0x20000654
 800f3b4:	2000066c 	.word	0x2000066c
 800f3b8:	20000638 	.word	0x20000638
 800f3bc:	2000063c 	.word	0x2000063c

0800f3c0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800f3c0:	b580      	push	{r7, lr}
 800f3c2:	b082      	sub	sp, #8
 800f3c4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800f3c6:	e019      	b.n	800f3fc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800f3c8:	f000 fbbe 	bl	800fb48 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f3cc:	4b0f      	ldr	r3, [pc, #60]	; (800f40c <prvCheckTasksWaitingTermination+0x4c>)
 800f3ce:	68db      	ldr	r3, [r3, #12]
 800f3d0:	68db      	ldr	r3, [r3, #12]
 800f3d2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	3304      	adds	r3, #4
 800f3d8:	4618      	mov	r0, r3
 800f3da:	f7fe f9c9 	bl	800d770 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800f3de:	4b0c      	ldr	r3, [pc, #48]	; (800f410 <prvCheckTasksWaitingTermination+0x50>)
 800f3e0:	681b      	ldr	r3, [r3, #0]
 800f3e2:	3b01      	subs	r3, #1
 800f3e4:	4a0a      	ldr	r2, [pc, #40]	; (800f410 <prvCheckTasksWaitingTermination+0x50>)
 800f3e6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800f3e8:	4b0a      	ldr	r3, [pc, #40]	; (800f414 <prvCheckTasksWaitingTermination+0x54>)
 800f3ea:	681b      	ldr	r3, [r3, #0]
 800f3ec:	3b01      	subs	r3, #1
 800f3ee:	4a09      	ldr	r2, [pc, #36]	; (800f414 <prvCheckTasksWaitingTermination+0x54>)
 800f3f0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800f3f2:	f000 fbdb 	bl	800fbac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800f3f6:	6878      	ldr	r0, [r7, #4]
 800f3f8:	f000 f80e 	bl	800f418 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800f3fc:	4b05      	ldr	r3, [pc, #20]	; (800f414 <prvCheckTasksWaitingTermination+0x54>)
 800f3fe:	681b      	ldr	r3, [r3, #0]
 800f400:	2b00      	cmp	r3, #0
 800f402:	d1e1      	bne.n	800f3c8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800f404:	bf00      	nop
 800f406:	3708      	adds	r7, #8
 800f408:	46bd      	mov	sp, r7
 800f40a:	bd80      	pop	{r7, pc}
 800f40c:	20000654 	.word	0x20000654
 800f410:	20000680 	.word	0x20000680
 800f414:	20000668 	.word	0x20000668

0800f418 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800f418:	b580      	push	{r7, lr}
 800f41a:	b084      	sub	sp, #16
 800f41c:	af00      	add	r7, sp, #0
 800f41e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800f426:	2b00      	cmp	r3, #0
 800f428:	d108      	bne.n	800f43c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f42e:	4618      	mov	r0, r3
 800f430:	f000 fd78 	bl	800ff24 <vPortFree>
				vPortFree( pxTCB );
 800f434:	6878      	ldr	r0, [r7, #4]
 800f436:	f000 fd75 	bl	800ff24 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800f43a:	e019      	b.n	800f470 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800f442:	2b01      	cmp	r3, #1
 800f444:	d103      	bne.n	800f44e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800f446:	6878      	ldr	r0, [r7, #4]
 800f448:	f000 fd6c 	bl	800ff24 <vPortFree>
	}
 800f44c:	e010      	b.n	800f470 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800f454:	2b02      	cmp	r3, #2
 800f456:	d00b      	beq.n	800f470 <prvDeleteTCB+0x58>
 800f458:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f45c:	b672      	cpsid	i
 800f45e:	f383 8811 	msr	BASEPRI, r3
 800f462:	f3bf 8f6f 	isb	sy
 800f466:	f3bf 8f4f 	dsb	sy
 800f46a:	b662      	cpsie	i
 800f46c:	60fb      	str	r3, [r7, #12]
 800f46e:	e7fe      	b.n	800f46e <prvDeleteTCB+0x56>
	}
 800f470:	bf00      	nop
 800f472:	3710      	adds	r7, #16
 800f474:	46bd      	mov	sp, r7
 800f476:	bd80      	pop	{r7, pc}

0800f478 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800f478:	b480      	push	{r7}
 800f47a:	b083      	sub	sp, #12
 800f47c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f47e:	4b0c      	ldr	r3, [pc, #48]	; (800f4b0 <prvResetNextTaskUnblockTime+0x38>)
 800f480:	681b      	ldr	r3, [r3, #0]
 800f482:	681b      	ldr	r3, [r3, #0]
 800f484:	2b00      	cmp	r3, #0
 800f486:	d104      	bne.n	800f492 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800f488:	4b0a      	ldr	r3, [pc, #40]	; (800f4b4 <prvResetNextTaskUnblockTime+0x3c>)
 800f48a:	f04f 32ff 	mov.w	r2, #4294967295
 800f48e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800f490:	e008      	b.n	800f4a4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f492:	4b07      	ldr	r3, [pc, #28]	; (800f4b0 <prvResetNextTaskUnblockTime+0x38>)
 800f494:	681b      	ldr	r3, [r3, #0]
 800f496:	68db      	ldr	r3, [r3, #12]
 800f498:	68db      	ldr	r3, [r3, #12]
 800f49a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800f49c:	687b      	ldr	r3, [r7, #4]
 800f49e:	685b      	ldr	r3, [r3, #4]
 800f4a0:	4a04      	ldr	r2, [pc, #16]	; (800f4b4 <prvResetNextTaskUnblockTime+0x3c>)
 800f4a2:	6013      	str	r3, [r2, #0]
}
 800f4a4:	bf00      	nop
 800f4a6:	370c      	adds	r7, #12
 800f4a8:	46bd      	mov	sp, r7
 800f4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4ae:	4770      	bx	lr
 800f4b0:	20000638 	.word	0x20000638
 800f4b4:	200006a0 	.word	0x200006a0

0800f4b8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800f4b8:	b480      	push	{r7}
 800f4ba:	b083      	sub	sp, #12
 800f4bc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800f4be:	4b0b      	ldr	r3, [pc, #44]	; (800f4ec <xTaskGetSchedulerState+0x34>)
 800f4c0:	681b      	ldr	r3, [r3, #0]
 800f4c2:	2b00      	cmp	r3, #0
 800f4c4:	d102      	bne.n	800f4cc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800f4c6:	2301      	movs	r3, #1
 800f4c8:	607b      	str	r3, [r7, #4]
 800f4ca:	e008      	b.n	800f4de <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f4cc:	4b08      	ldr	r3, [pc, #32]	; (800f4f0 <xTaskGetSchedulerState+0x38>)
 800f4ce:	681b      	ldr	r3, [r3, #0]
 800f4d0:	2b00      	cmp	r3, #0
 800f4d2:	d102      	bne.n	800f4da <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800f4d4:	2302      	movs	r3, #2
 800f4d6:	607b      	str	r3, [r7, #4]
 800f4d8:	e001      	b.n	800f4de <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800f4da:	2300      	movs	r3, #0
 800f4dc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800f4de:	687b      	ldr	r3, [r7, #4]
	}
 800f4e0:	4618      	mov	r0, r3
 800f4e2:	370c      	adds	r7, #12
 800f4e4:	46bd      	mov	sp, r7
 800f4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4ea:	4770      	bx	lr
 800f4ec:	2000068c 	.word	0x2000068c
 800f4f0:	200006a8 	.word	0x200006a8

0800f4f4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800f4f4:	b580      	push	{r7, lr}
 800f4f6:	b084      	sub	sp, #16
 800f4f8:	af00      	add	r7, sp, #0
 800f4fa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800f500:	2300      	movs	r3, #0
 800f502:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	2b00      	cmp	r3, #0
 800f508:	d069      	beq.n	800f5de <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800f50a:	68bb      	ldr	r3, [r7, #8]
 800f50c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f50e:	4b36      	ldr	r3, [pc, #216]	; (800f5e8 <xTaskPriorityInherit+0xf4>)
 800f510:	681b      	ldr	r3, [r3, #0]
 800f512:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f514:	429a      	cmp	r2, r3
 800f516:	d259      	bcs.n	800f5cc <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800f518:	68bb      	ldr	r3, [r7, #8]
 800f51a:	699b      	ldr	r3, [r3, #24]
 800f51c:	2b00      	cmp	r3, #0
 800f51e:	db06      	blt.n	800f52e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f520:	4b31      	ldr	r3, [pc, #196]	; (800f5e8 <xTaskPriorityInherit+0xf4>)
 800f522:	681b      	ldr	r3, [r3, #0]
 800f524:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f526:	f1c3 0207 	rsb	r2, r3, #7
 800f52a:	68bb      	ldr	r3, [r7, #8]
 800f52c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800f52e:	68bb      	ldr	r3, [r7, #8]
 800f530:	6959      	ldr	r1, [r3, #20]
 800f532:	68bb      	ldr	r3, [r7, #8]
 800f534:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f536:	4613      	mov	r3, r2
 800f538:	009b      	lsls	r3, r3, #2
 800f53a:	4413      	add	r3, r2
 800f53c:	009b      	lsls	r3, r3, #2
 800f53e:	4a2b      	ldr	r2, [pc, #172]	; (800f5ec <xTaskPriorityInherit+0xf8>)
 800f540:	4413      	add	r3, r2
 800f542:	4299      	cmp	r1, r3
 800f544:	d13a      	bne.n	800f5bc <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f546:	68bb      	ldr	r3, [r7, #8]
 800f548:	3304      	adds	r3, #4
 800f54a:	4618      	mov	r0, r3
 800f54c:	f7fe f910 	bl	800d770 <uxListRemove>
 800f550:	4603      	mov	r3, r0
 800f552:	2b00      	cmp	r3, #0
 800f554:	d115      	bne.n	800f582 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800f556:	68bb      	ldr	r3, [r7, #8]
 800f558:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f55a:	4924      	ldr	r1, [pc, #144]	; (800f5ec <xTaskPriorityInherit+0xf8>)
 800f55c:	4613      	mov	r3, r2
 800f55e:	009b      	lsls	r3, r3, #2
 800f560:	4413      	add	r3, r2
 800f562:	009b      	lsls	r3, r3, #2
 800f564:	440b      	add	r3, r1
 800f566:	681b      	ldr	r3, [r3, #0]
 800f568:	2b00      	cmp	r3, #0
 800f56a:	d10a      	bne.n	800f582 <xTaskPriorityInherit+0x8e>
 800f56c:	68bb      	ldr	r3, [r7, #8]
 800f56e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f570:	2201      	movs	r2, #1
 800f572:	fa02 f303 	lsl.w	r3, r2, r3
 800f576:	43da      	mvns	r2, r3
 800f578:	4b1d      	ldr	r3, [pc, #116]	; (800f5f0 <xTaskPriorityInherit+0xfc>)
 800f57a:	681b      	ldr	r3, [r3, #0]
 800f57c:	4013      	ands	r3, r2
 800f57e:	4a1c      	ldr	r2, [pc, #112]	; (800f5f0 <xTaskPriorityInherit+0xfc>)
 800f580:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800f582:	4b19      	ldr	r3, [pc, #100]	; (800f5e8 <xTaskPriorityInherit+0xf4>)
 800f584:	681b      	ldr	r3, [r3, #0]
 800f586:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f588:	68bb      	ldr	r3, [r7, #8]
 800f58a:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800f58c:	68bb      	ldr	r3, [r7, #8]
 800f58e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f590:	2201      	movs	r2, #1
 800f592:	409a      	lsls	r2, r3
 800f594:	4b16      	ldr	r3, [pc, #88]	; (800f5f0 <xTaskPriorityInherit+0xfc>)
 800f596:	681b      	ldr	r3, [r3, #0]
 800f598:	4313      	orrs	r3, r2
 800f59a:	4a15      	ldr	r2, [pc, #84]	; (800f5f0 <xTaskPriorityInherit+0xfc>)
 800f59c:	6013      	str	r3, [r2, #0]
 800f59e:	68bb      	ldr	r3, [r7, #8]
 800f5a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f5a2:	4613      	mov	r3, r2
 800f5a4:	009b      	lsls	r3, r3, #2
 800f5a6:	4413      	add	r3, r2
 800f5a8:	009b      	lsls	r3, r3, #2
 800f5aa:	4a10      	ldr	r2, [pc, #64]	; (800f5ec <xTaskPriorityInherit+0xf8>)
 800f5ac:	441a      	add	r2, r3
 800f5ae:	68bb      	ldr	r3, [r7, #8]
 800f5b0:	3304      	adds	r3, #4
 800f5b2:	4619      	mov	r1, r3
 800f5b4:	4610      	mov	r0, r2
 800f5b6:	f7fe f87e 	bl	800d6b6 <vListInsertEnd>
 800f5ba:	e004      	b.n	800f5c6 <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800f5bc:	4b0a      	ldr	r3, [pc, #40]	; (800f5e8 <xTaskPriorityInherit+0xf4>)
 800f5be:	681b      	ldr	r3, [r3, #0]
 800f5c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f5c2:	68bb      	ldr	r3, [r7, #8]
 800f5c4:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800f5c6:	2301      	movs	r3, #1
 800f5c8:	60fb      	str	r3, [r7, #12]
 800f5ca:	e008      	b.n	800f5de <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800f5cc:	68bb      	ldr	r3, [r7, #8]
 800f5ce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f5d0:	4b05      	ldr	r3, [pc, #20]	; (800f5e8 <xTaskPriorityInherit+0xf4>)
 800f5d2:	681b      	ldr	r3, [r3, #0]
 800f5d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f5d6:	429a      	cmp	r2, r3
 800f5d8:	d201      	bcs.n	800f5de <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800f5da:	2301      	movs	r3, #1
 800f5dc:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f5de:	68fb      	ldr	r3, [r7, #12]
	}
 800f5e0:	4618      	mov	r0, r3
 800f5e2:	3710      	adds	r7, #16
 800f5e4:	46bd      	mov	sp, r7
 800f5e6:	bd80      	pop	{r7, pc}
 800f5e8:	20000580 	.word	0x20000580
 800f5ec:	20000584 	.word	0x20000584
 800f5f0:	20000688 	.word	0x20000688

0800f5f4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800f5f4:	b580      	push	{r7, lr}
 800f5f6:	b086      	sub	sp, #24
 800f5f8:	af00      	add	r7, sp, #0
 800f5fa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800f600:	2300      	movs	r3, #0
 800f602:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	2b00      	cmp	r3, #0
 800f608:	d070      	beq.n	800f6ec <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800f60a:	4b3b      	ldr	r3, [pc, #236]	; (800f6f8 <xTaskPriorityDisinherit+0x104>)
 800f60c:	681b      	ldr	r3, [r3, #0]
 800f60e:	693a      	ldr	r2, [r7, #16]
 800f610:	429a      	cmp	r2, r3
 800f612:	d00b      	beq.n	800f62c <xTaskPriorityDisinherit+0x38>
 800f614:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f618:	b672      	cpsid	i
 800f61a:	f383 8811 	msr	BASEPRI, r3
 800f61e:	f3bf 8f6f 	isb	sy
 800f622:	f3bf 8f4f 	dsb	sy
 800f626:	b662      	cpsie	i
 800f628:	60fb      	str	r3, [r7, #12]
 800f62a:	e7fe      	b.n	800f62a <xTaskPriorityDisinherit+0x36>
			configASSERT( pxTCB->uxMutexesHeld );
 800f62c:	693b      	ldr	r3, [r7, #16]
 800f62e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f630:	2b00      	cmp	r3, #0
 800f632:	d10b      	bne.n	800f64c <xTaskPriorityDisinherit+0x58>
 800f634:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f638:	b672      	cpsid	i
 800f63a:	f383 8811 	msr	BASEPRI, r3
 800f63e:	f3bf 8f6f 	isb	sy
 800f642:	f3bf 8f4f 	dsb	sy
 800f646:	b662      	cpsie	i
 800f648:	60bb      	str	r3, [r7, #8]
 800f64a:	e7fe      	b.n	800f64a <xTaskPriorityDisinherit+0x56>
			( pxTCB->uxMutexesHeld )--;
 800f64c:	693b      	ldr	r3, [r7, #16]
 800f64e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f650:	1e5a      	subs	r2, r3, #1
 800f652:	693b      	ldr	r3, [r7, #16]
 800f654:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800f656:	693b      	ldr	r3, [r7, #16]
 800f658:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f65a:	693b      	ldr	r3, [r7, #16]
 800f65c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f65e:	429a      	cmp	r2, r3
 800f660:	d044      	beq.n	800f6ec <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800f662:	693b      	ldr	r3, [r7, #16]
 800f664:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f666:	2b00      	cmp	r3, #0
 800f668:	d140      	bne.n	800f6ec <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f66a:	693b      	ldr	r3, [r7, #16]
 800f66c:	3304      	adds	r3, #4
 800f66e:	4618      	mov	r0, r3
 800f670:	f7fe f87e 	bl	800d770 <uxListRemove>
 800f674:	4603      	mov	r3, r0
 800f676:	2b00      	cmp	r3, #0
 800f678:	d115      	bne.n	800f6a6 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800f67a:	693b      	ldr	r3, [r7, #16]
 800f67c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f67e:	491f      	ldr	r1, [pc, #124]	; (800f6fc <xTaskPriorityDisinherit+0x108>)
 800f680:	4613      	mov	r3, r2
 800f682:	009b      	lsls	r3, r3, #2
 800f684:	4413      	add	r3, r2
 800f686:	009b      	lsls	r3, r3, #2
 800f688:	440b      	add	r3, r1
 800f68a:	681b      	ldr	r3, [r3, #0]
 800f68c:	2b00      	cmp	r3, #0
 800f68e:	d10a      	bne.n	800f6a6 <xTaskPriorityDisinherit+0xb2>
 800f690:	693b      	ldr	r3, [r7, #16]
 800f692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f694:	2201      	movs	r2, #1
 800f696:	fa02 f303 	lsl.w	r3, r2, r3
 800f69a:	43da      	mvns	r2, r3
 800f69c:	4b18      	ldr	r3, [pc, #96]	; (800f700 <xTaskPriorityDisinherit+0x10c>)
 800f69e:	681b      	ldr	r3, [r3, #0]
 800f6a0:	4013      	ands	r3, r2
 800f6a2:	4a17      	ldr	r2, [pc, #92]	; (800f700 <xTaskPriorityDisinherit+0x10c>)
 800f6a4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800f6a6:	693b      	ldr	r3, [r7, #16]
 800f6a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f6aa:	693b      	ldr	r3, [r7, #16]
 800f6ac:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f6ae:	693b      	ldr	r3, [r7, #16]
 800f6b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f6b2:	f1c3 0207 	rsb	r2, r3, #7
 800f6b6:	693b      	ldr	r3, [r7, #16]
 800f6b8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800f6ba:	693b      	ldr	r3, [r7, #16]
 800f6bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f6be:	2201      	movs	r2, #1
 800f6c0:	409a      	lsls	r2, r3
 800f6c2:	4b0f      	ldr	r3, [pc, #60]	; (800f700 <xTaskPriorityDisinherit+0x10c>)
 800f6c4:	681b      	ldr	r3, [r3, #0]
 800f6c6:	4313      	orrs	r3, r2
 800f6c8:	4a0d      	ldr	r2, [pc, #52]	; (800f700 <xTaskPriorityDisinherit+0x10c>)
 800f6ca:	6013      	str	r3, [r2, #0]
 800f6cc:	693b      	ldr	r3, [r7, #16]
 800f6ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f6d0:	4613      	mov	r3, r2
 800f6d2:	009b      	lsls	r3, r3, #2
 800f6d4:	4413      	add	r3, r2
 800f6d6:	009b      	lsls	r3, r3, #2
 800f6d8:	4a08      	ldr	r2, [pc, #32]	; (800f6fc <xTaskPriorityDisinherit+0x108>)
 800f6da:	441a      	add	r2, r3
 800f6dc:	693b      	ldr	r3, [r7, #16]
 800f6de:	3304      	adds	r3, #4
 800f6e0:	4619      	mov	r1, r3
 800f6e2:	4610      	mov	r0, r2
 800f6e4:	f7fd ffe7 	bl	800d6b6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800f6e8:	2301      	movs	r3, #1
 800f6ea:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f6ec:	697b      	ldr	r3, [r7, #20]
	}
 800f6ee:	4618      	mov	r0, r3
 800f6f0:	3718      	adds	r7, #24
 800f6f2:	46bd      	mov	sp, r7
 800f6f4:	bd80      	pop	{r7, pc}
 800f6f6:	bf00      	nop
 800f6f8:	20000580 	.word	0x20000580
 800f6fc:	20000584 	.word	0x20000584
 800f700:	20000688 	.word	0x20000688

0800f704 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800f704:	b580      	push	{r7, lr}
 800f706:	b088      	sub	sp, #32
 800f708:	af00      	add	r7, sp, #0
 800f70a:	6078      	str	r0, [r7, #4]
 800f70c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800f712:	2301      	movs	r3, #1
 800f714:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	2b00      	cmp	r3, #0
 800f71a:	f000 8085 	beq.w	800f828 <vTaskPriorityDisinheritAfterTimeout+0x124>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800f71e:	69bb      	ldr	r3, [r7, #24]
 800f720:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f722:	2b00      	cmp	r3, #0
 800f724:	d10b      	bne.n	800f73e <vTaskPriorityDisinheritAfterTimeout+0x3a>
 800f726:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f72a:	b672      	cpsid	i
 800f72c:	f383 8811 	msr	BASEPRI, r3
 800f730:	f3bf 8f6f 	isb	sy
 800f734:	f3bf 8f4f 	dsb	sy
 800f738:	b662      	cpsie	i
 800f73a:	60fb      	str	r3, [r7, #12]
 800f73c:	e7fe      	b.n	800f73c <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800f73e:	69bb      	ldr	r3, [r7, #24]
 800f740:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f742:	683a      	ldr	r2, [r7, #0]
 800f744:	429a      	cmp	r2, r3
 800f746:	d902      	bls.n	800f74e <vTaskPriorityDisinheritAfterTimeout+0x4a>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800f748:	683b      	ldr	r3, [r7, #0]
 800f74a:	61fb      	str	r3, [r7, #28]
 800f74c:	e002      	b.n	800f754 <vTaskPriorityDisinheritAfterTimeout+0x50>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800f74e:	69bb      	ldr	r3, [r7, #24]
 800f750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f752:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800f754:	69bb      	ldr	r3, [r7, #24]
 800f756:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f758:	69fa      	ldr	r2, [r7, #28]
 800f75a:	429a      	cmp	r2, r3
 800f75c:	d064      	beq.n	800f828 <vTaskPriorityDisinheritAfterTimeout+0x124>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800f75e:	69bb      	ldr	r3, [r7, #24]
 800f760:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f762:	697a      	ldr	r2, [r7, #20]
 800f764:	429a      	cmp	r2, r3
 800f766:	d15f      	bne.n	800f828 <vTaskPriorityDisinheritAfterTimeout+0x124>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800f768:	4b31      	ldr	r3, [pc, #196]	; (800f830 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800f76a:	681b      	ldr	r3, [r3, #0]
 800f76c:	69ba      	ldr	r2, [r7, #24]
 800f76e:	429a      	cmp	r2, r3
 800f770:	d10b      	bne.n	800f78a <vTaskPriorityDisinheritAfterTimeout+0x86>
 800f772:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f776:	b672      	cpsid	i
 800f778:	f383 8811 	msr	BASEPRI, r3
 800f77c:	f3bf 8f6f 	isb	sy
 800f780:	f3bf 8f4f 	dsb	sy
 800f784:	b662      	cpsie	i
 800f786:	60bb      	str	r3, [r7, #8]
 800f788:	e7fe      	b.n	800f788 <vTaskPriorityDisinheritAfterTimeout+0x84>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800f78a:	69bb      	ldr	r3, [r7, #24]
 800f78c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f78e:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800f790:	69bb      	ldr	r3, [r7, #24]
 800f792:	69fa      	ldr	r2, [r7, #28]
 800f794:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800f796:	69bb      	ldr	r3, [r7, #24]
 800f798:	699b      	ldr	r3, [r3, #24]
 800f79a:	2b00      	cmp	r3, #0
 800f79c:	db04      	blt.n	800f7a8 <vTaskPriorityDisinheritAfterTimeout+0xa4>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f79e:	69fb      	ldr	r3, [r7, #28]
 800f7a0:	f1c3 0207 	rsb	r2, r3, #7
 800f7a4:	69bb      	ldr	r3, [r7, #24]
 800f7a6:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800f7a8:	69bb      	ldr	r3, [r7, #24]
 800f7aa:	6959      	ldr	r1, [r3, #20]
 800f7ac:	693a      	ldr	r2, [r7, #16]
 800f7ae:	4613      	mov	r3, r2
 800f7b0:	009b      	lsls	r3, r3, #2
 800f7b2:	4413      	add	r3, r2
 800f7b4:	009b      	lsls	r3, r3, #2
 800f7b6:	4a1f      	ldr	r2, [pc, #124]	; (800f834 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800f7b8:	4413      	add	r3, r2
 800f7ba:	4299      	cmp	r1, r3
 800f7bc:	d134      	bne.n	800f828 <vTaskPriorityDisinheritAfterTimeout+0x124>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f7be:	69bb      	ldr	r3, [r7, #24]
 800f7c0:	3304      	adds	r3, #4
 800f7c2:	4618      	mov	r0, r3
 800f7c4:	f7fd ffd4 	bl	800d770 <uxListRemove>
 800f7c8:	4603      	mov	r3, r0
 800f7ca:	2b00      	cmp	r3, #0
 800f7cc:	d115      	bne.n	800f7fa <vTaskPriorityDisinheritAfterTimeout+0xf6>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800f7ce:	69bb      	ldr	r3, [r7, #24]
 800f7d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f7d2:	4918      	ldr	r1, [pc, #96]	; (800f834 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800f7d4:	4613      	mov	r3, r2
 800f7d6:	009b      	lsls	r3, r3, #2
 800f7d8:	4413      	add	r3, r2
 800f7da:	009b      	lsls	r3, r3, #2
 800f7dc:	440b      	add	r3, r1
 800f7de:	681b      	ldr	r3, [r3, #0]
 800f7e0:	2b00      	cmp	r3, #0
 800f7e2:	d10a      	bne.n	800f7fa <vTaskPriorityDisinheritAfterTimeout+0xf6>
 800f7e4:	69bb      	ldr	r3, [r7, #24]
 800f7e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f7e8:	2201      	movs	r2, #1
 800f7ea:	fa02 f303 	lsl.w	r3, r2, r3
 800f7ee:	43da      	mvns	r2, r3
 800f7f0:	4b11      	ldr	r3, [pc, #68]	; (800f838 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800f7f2:	681b      	ldr	r3, [r3, #0]
 800f7f4:	4013      	ands	r3, r2
 800f7f6:	4a10      	ldr	r2, [pc, #64]	; (800f838 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800f7f8:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800f7fa:	69bb      	ldr	r3, [r7, #24]
 800f7fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f7fe:	2201      	movs	r2, #1
 800f800:	409a      	lsls	r2, r3
 800f802:	4b0d      	ldr	r3, [pc, #52]	; (800f838 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800f804:	681b      	ldr	r3, [r3, #0]
 800f806:	4313      	orrs	r3, r2
 800f808:	4a0b      	ldr	r2, [pc, #44]	; (800f838 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800f80a:	6013      	str	r3, [r2, #0]
 800f80c:	69bb      	ldr	r3, [r7, #24]
 800f80e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f810:	4613      	mov	r3, r2
 800f812:	009b      	lsls	r3, r3, #2
 800f814:	4413      	add	r3, r2
 800f816:	009b      	lsls	r3, r3, #2
 800f818:	4a06      	ldr	r2, [pc, #24]	; (800f834 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800f81a:	441a      	add	r2, r3
 800f81c:	69bb      	ldr	r3, [r7, #24]
 800f81e:	3304      	adds	r3, #4
 800f820:	4619      	mov	r1, r3
 800f822:	4610      	mov	r0, r2
 800f824:	f7fd ff47 	bl	800d6b6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f828:	bf00      	nop
 800f82a:	3720      	adds	r7, #32
 800f82c:	46bd      	mov	sp, r7
 800f82e:	bd80      	pop	{r7, pc}
 800f830:	20000580 	.word	0x20000580
 800f834:	20000584 	.word	0x20000584
 800f838:	20000688 	.word	0x20000688

0800f83c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800f83c:	b480      	push	{r7}
 800f83e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800f840:	4b07      	ldr	r3, [pc, #28]	; (800f860 <pvTaskIncrementMutexHeldCount+0x24>)
 800f842:	681b      	ldr	r3, [r3, #0]
 800f844:	2b00      	cmp	r3, #0
 800f846:	d004      	beq.n	800f852 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800f848:	4b05      	ldr	r3, [pc, #20]	; (800f860 <pvTaskIncrementMutexHeldCount+0x24>)
 800f84a:	681b      	ldr	r3, [r3, #0]
 800f84c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800f84e:	3201      	adds	r2, #1
 800f850:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800f852:	4b03      	ldr	r3, [pc, #12]	; (800f860 <pvTaskIncrementMutexHeldCount+0x24>)
 800f854:	681b      	ldr	r3, [r3, #0]
	}
 800f856:	4618      	mov	r0, r3
 800f858:	46bd      	mov	sp, r7
 800f85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f85e:	4770      	bx	lr
 800f860:	20000580 	.word	0x20000580

0800f864 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800f864:	b580      	push	{r7, lr}
 800f866:	b084      	sub	sp, #16
 800f868:	af00      	add	r7, sp, #0
 800f86a:	6078      	str	r0, [r7, #4]
 800f86c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800f86e:	4b29      	ldr	r3, [pc, #164]	; (800f914 <prvAddCurrentTaskToDelayedList+0xb0>)
 800f870:	681b      	ldr	r3, [r3, #0]
 800f872:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f874:	4b28      	ldr	r3, [pc, #160]	; (800f918 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f876:	681b      	ldr	r3, [r3, #0]
 800f878:	3304      	adds	r3, #4
 800f87a:	4618      	mov	r0, r3
 800f87c:	f7fd ff78 	bl	800d770 <uxListRemove>
 800f880:	4603      	mov	r3, r0
 800f882:	2b00      	cmp	r3, #0
 800f884:	d10b      	bne.n	800f89e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800f886:	4b24      	ldr	r3, [pc, #144]	; (800f918 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f888:	681b      	ldr	r3, [r3, #0]
 800f88a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f88c:	2201      	movs	r2, #1
 800f88e:	fa02 f303 	lsl.w	r3, r2, r3
 800f892:	43da      	mvns	r2, r3
 800f894:	4b21      	ldr	r3, [pc, #132]	; (800f91c <prvAddCurrentTaskToDelayedList+0xb8>)
 800f896:	681b      	ldr	r3, [r3, #0]
 800f898:	4013      	ands	r3, r2
 800f89a:	4a20      	ldr	r2, [pc, #128]	; (800f91c <prvAddCurrentTaskToDelayedList+0xb8>)
 800f89c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f8a4:	d10a      	bne.n	800f8bc <prvAddCurrentTaskToDelayedList+0x58>
 800f8a6:	683b      	ldr	r3, [r7, #0]
 800f8a8:	2b00      	cmp	r3, #0
 800f8aa:	d007      	beq.n	800f8bc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f8ac:	4b1a      	ldr	r3, [pc, #104]	; (800f918 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f8ae:	681b      	ldr	r3, [r3, #0]
 800f8b0:	3304      	adds	r3, #4
 800f8b2:	4619      	mov	r1, r3
 800f8b4:	481a      	ldr	r0, [pc, #104]	; (800f920 <prvAddCurrentTaskToDelayedList+0xbc>)
 800f8b6:	f7fd fefe 	bl	800d6b6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800f8ba:	e026      	b.n	800f90a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800f8bc:	68fa      	ldr	r2, [r7, #12]
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	4413      	add	r3, r2
 800f8c2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800f8c4:	4b14      	ldr	r3, [pc, #80]	; (800f918 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f8c6:	681b      	ldr	r3, [r3, #0]
 800f8c8:	68ba      	ldr	r2, [r7, #8]
 800f8ca:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800f8cc:	68ba      	ldr	r2, [r7, #8]
 800f8ce:	68fb      	ldr	r3, [r7, #12]
 800f8d0:	429a      	cmp	r2, r3
 800f8d2:	d209      	bcs.n	800f8e8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f8d4:	4b13      	ldr	r3, [pc, #76]	; (800f924 <prvAddCurrentTaskToDelayedList+0xc0>)
 800f8d6:	681a      	ldr	r2, [r3, #0]
 800f8d8:	4b0f      	ldr	r3, [pc, #60]	; (800f918 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f8da:	681b      	ldr	r3, [r3, #0]
 800f8dc:	3304      	adds	r3, #4
 800f8de:	4619      	mov	r1, r3
 800f8e0:	4610      	mov	r0, r2
 800f8e2:	f7fd ff0c 	bl	800d6fe <vListInsert>
}
 800f8e6:	e010      	b.n	800f90a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f8e8:	4b0f      	ldr	r3, [pc, #60]	; (800f928 <prvAddCurrentTaskToDelayedList+0xc4>)
 800f8ea:	681a      	ldr	r2, [r3, #0]
 800f8ec:	4b0a      	ldr	r3, [pc, #40]	; (800f918 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f8ee:	681b      	ldr	r3, [r3, #0]
 800f8f0:	3304      	adds	r3, #4
 800f8f2:	4619      	mov	r1, r3
 800f8f4:	4610      	mov	r0, r2
 800f8f6:	f7fd ff02 	bl	800d6fe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800f8fa:	4b0c      	ldr	r3, [pc, #48]	; (800f92c <prvAddCurrentTaskToDelayedList+0xc8>)
 800f8fc:	681b      	ldr	r3, [r3, #0]
 800f8fe:	68ba      	ldr	r2, [r7, #8]
 800f900:	429a      	cmp	r2, r3
 800f902:	d202      	bcs.n	800f90a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800f904:	4a09      	ldr	r2, [pc, #36]	; (800f92c <prvAddCurrentTaskToDelayedList+0xc8>)
 800f906:	68bb      	ldr	r3, [r7, #8]
 800f908:	6013      	str	r3, [r2, #0]
}
 800f90a:	bf00      	nop
 800f90c:	3710      	adds	r7, #16
 800f90e:	46bd      	mov	sp, r7
 800f910:	bd80      	pop	{r7, pc}
 800f912:	bf00      	nop
 800f914:	20000684 	.word	0x20000684
 800f918:	20000580 	.word	0x20000580
 800f91c:	20000688 	.word	0x20000688
 800f920:	2000066c 	.word	0x2000066c
 800f924:	2000063c 	.word	0x2000063c
 800f928:	20000638 	.word	0x20000638
 800f92c:	200006a0 	.word	0x200006a0

0800f930 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800f930:	b480      	push	{r7}
 800f932:	b085      	sub	sp, #20
 800f934:	af00      	add	r7, sp, #0
 800f936:	60f8      	str	r0, [r7, #12]
 800f938:	60b9      	str	r1, [r7, #8]
 800f93a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800f93c:	68fb      	ldr	r3, [r7, #12]
 800f93e:	3b04      	subs	r3, #4
 800f940:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800f942:	68fb      	ldr	r3, [r7, #12]
 800f944:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800f948:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f94a:	68fb      	ldr	r3, [r7, #12]
 800f94c:	3b04      	subs	r3, #4
 800f94e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800f950:	68bb      	ldr	r3, [r7, #8]
 800f952:	f023 0201 	bic.w	r2, r3, #1
 800f956:	68fb      	ldr	r3, [r7, #12]
 800f958:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f95a:	68fb      	ldr	r3, [r7, #12]
 800f95c:	3b04      	subs	r3, #4
 800f95e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800f960:	4a0c      	ldr	r2, [pc, #48]	; (800f994 <pxPortInitialiseStack+0x64>)
 800f962:	68fb      	ldr	r3, [r7, #12]
 800f964:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800f966:	68fb      	ldr	r3, [r7, #12]
 800f968:	3b14      	subs	r3, #20
 800f96a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800f96c:	687a      	ldr	r2, [r7, #4]
 800f96e:	68fb      	ldr	r3, [r7, #12]
 800f970:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800f972:	68fb      	ldr	r3, [r7, #12]
 800f974:	3b04      	subs	r3, #4
 800f976:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800f978:	68fb      	ldr	r3, [r7, #12]
 800f97a:	f06f 0202 	mvn.w	r2, #2
 800f97e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800f980:	68fb      	ldr	r3, [r7, #12]
 800f982:	3b20      	subs	r3, #32
 800f984:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800f986:	68fb      	ldr	r3, [r7, #12]
}
 800f988:	4618      	mov	r0, r3
 800f98a:	3714      	adds	r7, #20
 800f98c:	46bd      	mov	sp, r7
 800f98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f992:	4770      	bx	lr
 800f994:	0800f999 	.word	0x0800f999

0800f998 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800f998:	b480      	push	{r7}
 800f99a:	b085      	sub	sp, #20
 800f99c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800f99e:	2300      	movs	r3, #0
 800f9a0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800f9a2:	4b13      	ldr	r3, [pc, #76]	; (800f9f0 <prvTaskExitError+0x58>)
 800f9a4:	681b      	ldr	r3, [r3, #0]
 800f9a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f9aa:	d00b      	beq.n	800f9c4 <prvTaskExitError+0x2c>
 800f9ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f9b0:	b672      	cpsid	i
 800f9b2:	f383 8811 	msr	BASEPRI, r3
 800f9b6:	f3bf 8f6f 	isb	sy
 800f9ba:	f3bf 8f4f 	dsb	sy
 800f9be:	b662      	cpsie	i
 800f9c0:	60fb      	str	r3, [r7, #12]
 800f9c2:	e7fe      	b.n	800f9c2 <prvTaskExitError+0x2a>
 800f9c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f9c8:	b672      	cpsid	i
 800f9ca:	f383 8811 	msr	BASEPRI, r3
 800f9ce:	f3bf 8f6f 	isb	sy
 800f9d2:	f3bf 8f4f 	dsb	sy
 800f9d6:	b662      	cpsie	i
 800f9d8:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800f9da:	bf00      	nop
 800f9dc:	687b      	ldr	r3, [r7, #4]
 800f9de:	2b00      	cmp	r3, #0
 800f9e0:	d0fc      	beq.n	800f9dc <prvTaskExitError+0x44>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f9e2:	bf00      	nop
 800f9e4:	3714      	adds	r7, #20
 800f9e6:	46bd      	mov	sp, r7
 800f9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9ec:	4770      	bx	lr
 800f9ee:	bf00      	nop
 800f9f0:	20000064 	.word	0x20000064
	...

0800fa00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800fa00:	4b07      	ldr	r3, [pc, #28]	; (800fa20 <pxCurrentTCBConst2>)
 800fa02:	6819      	ldr	r1, [r3, #0]
 800fa04:	6808      	ldr	r0, [r1, #0]
 800fa06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa0a:	f380 8809 	msr	PSP, r0
 800fa0e:	f3bf 8f6f 	isb	sy
 800fa12:	f04f 0000 	mov.w	r0, #0
 800fa16:	f380 8811 	msr	BASEPRI, r0
 800fa1a:	4770      	bx	lr
 800fa1c:	f3af 8000 	nop.w

0800fa20 <pxCurrentTCBConst2>:
 800fa20:	20000580 	.word	0x20000580
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800fa24:	bf00      	nop
 800fa26:	bf00      	nop

0800fa28 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800fa28:	4808      	ldr	r0, [pc, #32]	; (800fa4c <prvPortStartFirstTask+0x24>)
 800fa2a:	6800      	ldr	r0, [r0, #0]
 800fa2c:	6800      	ldr	r0, [r0, #0]
 800fa2e:	f380 8808 	msr	MSP, r0
 800fa32:	f04f 0000 	mov.w	r0, #0
 800fa36:	f380 8814 	msr	CONTROL, r0
 800fa3a:	b662      	cpsie	i
 800fa3c:	b661      	cpsie	f
 800fa3e:	f3bf 8f4f 	dsb	sy
 800fa42:	f3bf 8f6f 	isb	sy
 800fa46:	df00      	svc	0
 800fa48:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800fa4a:	bf00      	nop
 800fa4c:	e000ed08 	.word	0xe000ed08

0800fa50 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800fa50:	b580      	push	{r7, lr}
 800fa52:	b084      	sub	sp, #16
 800fa54:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800fa56:	4b36      	ldr	r3, [pc, #216]	; (800fb30 <xPortStartScheduler+0xe0>)
 800fa58:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800fa5a:	68fb      	ldr	r3, [r7, #12]
 800fa5c:	781b      	ldrb	r3, [r3, #0]
 800fa5e:	b2db      	uxtb	r3, r3
 800fa60:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800fa62:	68fb      	ldr	r3, [r7, #12]
 800fa64:	22ff      	movs	r2, #255	; 0xff
 800fa66:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800fa68:	68fb      	ldr	r3, [r7, #12]
 800fa6a:	781b      	ldrb	r3, [r3, #0]
 800fa6c:	b2db      	uxtb	r3, r3
 800fa6e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800fa70:	78fb      	ldrb	r3, [r7, #3]
 800fa72:	b2db      	uxtb	r3, r3
 800fa74:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800fa78:	b2da      	uxtb	r2, r3
 800fa7a:	4b2e      	ldr	r3, [pc, #184]	; (800fb34 <xPortStartScheduler+0xe4>)
 800fa7c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800fa7e:	4b2e      	ldr	r3, [pc, #184]	; (800fb38 <xPortStartScheduler+0xe8>)
 800fa80:	2207      	movs	r2, #7
 800fa82:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800fa84:	e009      	b.n	800fa9a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800fa86:	4b2c      	ldr	r3, [pc, #176]	; (800fb38 <xPortStartScheduler+0xe8>)
 800fa88:	681b      	ldr	r3, [r3, #0]
 800fa8a:	3b01      	subs	r3, #1
 800fa8c:	4a2a      	ldr	r2, [pc, #168]	; (800fb38 <xPortStartScheduler+0xe8>)
 800fa8e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800fa90:	78fb      	ldrb	r3, [r7, #3]
 800fa92:	b2db      	uxtb	r3, r3
 800fa94:	005b      	lsls	r3, r3, #1
 800fa96:	b2db      	uxtb	r3, r3
 800fa98:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800fa9a:	78fb      	ldrb	r3, [r7, #3]
 800fa9c:	b2db      	uxtb	r3, r3
 800fa9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800faa2:	2b80      	cmp	r3, #128	; 0x80
 800faa4:	d0ef      	beq.n	800fa86 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800faa6:	4b24      	ldr	r3, [pc, #144]	; (800fb38 <xPortStartScheduler+0xe8>)
 800faa8:	681b      	ldr	r3, [r3, #0]
 800faaa:	f1c3 0307 	rsb	r3, r3, #7
 800faae:	2b04      	cmp	r3, #4
 800fab0:	d00b      	beq.n	800faca <xPortStartScheduler+0x7a>
 800fab2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fab6:	b672      	cpsid	i
 800fab8:	f383 8811 	msr	BASEPRI, r3
 800fabc:	f3bf 8f6f 	isb	sy
 800fac0:	f3bf 8f4f 	dsb	sy
 800fac4:	b662      	cpsie	i
 800fac6:	60bb      	str	r3, [r7, #8]
 800fac8:	e7fe      	b.n	800fac8 <xPortStartScheduler+0x78>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800faca:	4b1b      	ldr	r3, [pc, #108]	; (800fb38 <xPortStartScheduler+0xe8>)
 800facc:	681b      	ldr	r3, [r3, #0]
 800face:	021b      	lsls	r3, r3, #8
 800fad0:	4a19      	ldr	r2, [pc, #100]	; (800fb38 <xPortStartScheduler+0xe8>)
 800fad2:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800fad4:	4b18      	ldr	r3, [pc, #96]	; (800fb38 <xPortStartScheduler+0xe8>)
 800fad6:	681b      	ldr	r3, [r3, #0]
 800fad8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800fadc:	4a16      	ldr	r2, [pc, #88]	; (800fb38 <xPortStartScheduler+0xe8>)
 800fade:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	b2da      	uxtb	r2, r3
 800fae4:	68fb      	ldr	r3, [r7, #12]
 800fae6:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800fae8:	4b14      	ldr	r3, [pc, #80]	; (800fb3c <xPortStartScheduler+0xec>)
 800faea:	681b      	ldr	r3, [r3, #0]
 800faec:	4a13      	ldr	r2, [pc, #76]	; (800fb3c <xPortStartScheduler+0xec>)
 800faee:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800faf2:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800faf4:	4b11      	ldr	r3, [pc, #68]	; (800fb3c <xPortStartScheduler+0xec>)
 800faf6:	681b      	ldr	r3, [r3, #0]
 800faf8:	4a10      	ldr	r2, [pc, #64]	; (800fb3c <xPortStartScheduler+0xec>)
 800fafa:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800fafe:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800fb00:	f000 f8d4 	bl	800fcac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800fb04:	4b0e      	ldr	r3, [pc, #56]	; (800fb40 <xPortStartScheduler+0xf0>)
 800fb06:	2200      	movs	r2, #0
 800fb08:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800fb0a:	f000 f8f3 	bl	800fcf4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800fb0e:	4b0d      	ldr	r3, [pc, #52]	; (800fb44 <xPortStartScheduler+0xf4>)
 800fb10:	681b      	ldr	r3, [r3, #0]
 800fb12:	4a0c      	ldr	r2, [pc, #48]	; (800fb44 <xPortStartScheduler+0xf4>)
 800fb14:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800fb18:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800fb1a:	f7ff ff85 	bl	800fa28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800fb1e:	f7ff fa63 	bl	800efe8 <vTaskSwitchContext>
	prvTaskExitError();
 800fb22:	f7ff ff39 	bl	800f998 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800fb26:	2300      	movs	r3, #0
}
 800fb28:	4618      	mov	r0, r3
 800fb2a:	3710      	adds	r7, #16
 800fb2c:	46bd      	mov	sp, r7
 800fb2e:	bd80      	pop	{r7, pc}
 800fb30:	e000e400 	.word	0xe000e400
 800fb34:	200006ac 	.word	0x200006ac
 800fb38:	200006b0 	.word	0x200006b0
 800fb3c:	e000ed20 	.word	0xe000ed20
 800fb40:	20000064 	.word	0x20000064
 800fb44:	e000ef34 	.word	0xe000ef34

0800fb48 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800fb48:	b480      	push	{r7}
 800fb4a:	b083      	sub	sp, #12
 800fb4c:	af00      	add	r7, sp, #0
 800fb4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb52:	b672      	cpsid	i
 800fb54:	f383 8811 	msr	BASEPRI, r3
 800fb58:	f3bf 8f6f 	isb	sy
 800fb5c:	f3bf 8f4f 	dsb	sy
 800fb60:	b662      	cpsie	i
 800fb62:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800fb64:	4b0f      	ldr	r3, [pc, #60]	; (800fba4 <vPortEnterCritical+0x5c>)
 800fb66:	681b      	ldr	r3, [r3, #0]
 800fb68:	3301      	adds	r3, #1
 800fb6a:	4a0e      	ldr	r2, [pc, #56]	; (800fba4 <vPortEnterCritical+0x5c>)
 800fb6c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800fb6e:	4b0d      	ldr	r3, [pc, #52]	; (800fba4 <vPortEnterCritical+0x5c>)
 800fb70:	681b      	ldr	r3, [r3, #0]
 800fb72:	2b01      	cmp	r3, #1
 800fb74:	d110      	bne.n	800fb98 <vPortEnterCritical+0x50>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800fb76:	4b0c      	ldr	r3, [pc, #48]	; (800fba8 <vPortEnterCritical+0x60>)
 800fb78:	681b      	ldr	r3, [r3, #0]
 800fb7a:	b2db      	uxtb	r3, r3
 800fb7c:	2b00      	cmp	r3, #0
 800fb7e:	d00b      	beq.n	800fb98 <vPortEnterCritical+0x50>
 800fb80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb84:	b672      	cpsid	i
 800fb86:	f383 8811 	msr	BASEPRI, r3
 800fb8a:	f3bf 8f6f 	isb	sy
 800fb8e:	f3bf 8f4f 	dsb	sy
 800fb92:	b662      	cpsie	i
 800fb94:	603b      	str	r3, [r7, #0]
 800fb96:	e7fe      	b.n	800fb96 <vPortEnterCritical+0x4e>
	}
}
 800fb98:	bf00      	nop
 800fb9a:	370c      	adds	r7, #12
 800fb9c:	46bd      	mov	sp, r7
 800fb9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fba2:	4770      	bx	lr
 800fba4:	20000064 	.word	0x20000064
 800fba8:	e000ed04 	.word	0xe000ed04

0800fbac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800fbac:	b480      	push	{r7}
 800fbae:	b083      	sub	sp, #12
 800fbb0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800fbb2:	4b12      	ldr	r3, [pc, #72]	; (800fbfc <vPortExitCritical+0x50>)
 800fbb4:	681b      	ldr	r3, [r3, #0]
 800fbb6:	2b00      	cmp	r3, #0
 800fbb8:	d10b      	bne.n	800fbd2 <vPortExitCritical+0x26>
 800fbba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fbbe:	b672      	cpsid	i
 800fbc0:	f383 8811 	msr	BASEPRI, r3
 800fbc4:	f3bf 8f6f 	isb	sy
 800fbc8:	f3bf 8f4f 	dsb	sy
 800fbcc:	b662      	cpsie	i
 800fbce:	607b      	str	r3, [r7, #4]
 800fbd0:	e7fe      	b.n	800fbd0 <vPortExitCritical+0x24>
	uxCriticalNesting--;
 800fbd2:	4b0a      	ldr	r3, [pc, #40]	; (800fbfc <vPortExitCritical+0x50>)
 800fbd4:	681b      	ldr	r3, [r3, #0]
 800fbd6:	3b01      	subs	r3, #1
 800fbd8:	4a08      	ldr	r2, [pc, #32]	; (800fbfc <vPortExitCritical+0x50>)
 800fbda:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800fbdc:	4b07      	ldr	r3, [pc, #28]	; (800fbfc <vPortExitCritical+0x50>)
 800fbde:	681b      	ldr	r3, [r3, #0]
 800fbe0:	2b00      	cmp	r3, #0
 800fbe2:	d104      	bne.n	800fbee <vPortExitCritical+0x42>
 800fbe4:	2300      	movs	r3, #0
 800fbe6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800fbe8:	683b      	ldr	r3, [r7, #0]
 800fbea:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800fbee:	bf00      	nop
 800fbf0:	370c      	adds	r7, #12
 800fbf2:	46bd      	mov	sp, r7
 800fbf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbf8:	4770      	bx	lr
 800fbfa:	bf00      	nop
 800fbfc:	20000064 	.word	0x20000064

0800fc00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800fc00:	f3ef 8009 	mrs	r0, PSP
 800fc04:	f3bf 8f6f 	isb	sy
 800fc08:	4b15      	ldr	r3, [pc, #84]	; (800fc60 <pxCurrentTCBConst>)
 800fc0a:	681a      	ldr	r2, [r3, #0]
 800fc0c:	f01e 0f10 	tst.w	lr, #16
 800fc10:	bf08      	it	eq
 800fc12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800fc16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc1a:	6010      	str	r0, [r2, #0]
 800fc1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800fc20:	f04f 0050 	mov.w	r0, #80	; 0x50
 800fc24:	b672      	cpsid	i
 800fc26:	f380 8811 	msr	BASEPRI, r0
 800fc2a:	f3bf 8f4f 	dsb	sy
 800fc2e:	f3bf 8f6f 	isb	sy
 800fc32:	b662      	cpsie	i
 800fc34:	f7ff f9d8 	bl	800efe8 <vTaskSwitchContext>
 800fc38:	f04f 0000 	mov.w	r0, #0
 800fc3c:	f380 8811 	msr	BASEPRI, r0
 800fc40:	bc09      	pop	{r0, r3}
 800fc42:	6819      	ldr	r1, [r3, #0]
 800fc44:	6808      	ldr	r0, [r1, #0]
 800fc46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc4a:	f01e 0f10 	tst.w	lr, #16
 800fc4e:	bf08      	it	eq
 800fc50:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800fc54:	f380 8809 	msr	PSP, r0
 800fc58:	f3bf 8f6f 	isb	sy
 800fc5c:	4770      	bx	lr
 800fc5e:	bf00      	nop

0800fc60 <pxCurrentTCBConst>:
 800fc60:	20000580 	.word	0x20000580
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800fc64:	bf00      	nop
 800fc66:	bf00      	nop

0800fc68 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800fc68:	b580      	push	{r7, lr}
 800fc6a:	b082      	sub	sp, #8
 800fc6c:	af00      	add	r7, sp, #0
	__asm volatile
 800fc6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc72:	b672      	cpsid	i
 800fc74:	f383 8811 	msr	BASEPRI, r3
 800fc78:	f3bf 8f6f 	isb	sy
 800fc7c:	f3bf 8f4f 	dsb	sy
 800fc80:	b662      	cpsie	i
 800fc82:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800fc84:	f7ff f8f6 	bl	800ee74 <xTaskIncrementTick>
 800fc88:	4603      	mov	r3, r0
 800fc8a:	2b00      	cmp	r3, #0
 800fc8c:	d003      	beq.n	800fc96 <SysTick_Handler+0x2e>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800fc8e:	4b06      	ldr	r3, [pc, #24]	; (800fca8 <SysTick_Handler+0x40>)
 800fc90:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fc94:	601a      	str	r2, [r3, #0]
 800fc96:	2300      	movs	r3, #0
 800fc98:	603b      	str	r3, [r7, #0]
	__asm volatile
 800fc9a:	683b      	ldr	r3, [r7, #0]
 800fc9c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800fca0:	bf00      	nop
 800fca2:	3708      	adds	r7, #8
 800fca4:	46bd      	mov	sp, r7
 800fca6:	bd80      	pop	{r7, pc}
 800fca8:	e000ed04 	.word	0xe000ed04

0800fcac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800fcac:	b480      	push	{r7}
 800fcae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800fcb0:	4b0b      	ldr	r3, [pc, #44]	; (800fce0 <vPortSetupTimerInterrupt+0x34>)
 800fcb2:	2200      	movs	r2, #0
 800fcb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800fcb6:	4b0b      	ldr	r3, [pc, #44]	; (800fce4 <vPortSetupTimerInterrupt+0x38>)
 800fcb8:	2200      	movs	r2, #0
 800fcba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800fcbc:	4b0a      	ldr	r3, [pc, #40]	; (800fce8 <vPortSetupTimerInterrupt+0x3c>)
 800fcbe:	681b      	ldr	r3, [r3, #0]
 800fcc0:	4a0a      	ldr	r2, [pc, #40]	; (800fcec <vPortSetupTimerInterrupt+0x40>)
 800fcc2:	fba2 2303 	umull	r2, r3, r2, r3
 800fcc6:	099b      	lsrs	r3, r3, #6
 800fcc8:	4a09      	ldr	r2, [pc, #36]	; (800fcf0 <vPortSetupTimerInterrupt+0x44>)
 800fcca:	3b01      	subs	r3, #1
 800fccc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800fcce:	4b04      	ldr	r3, [pc, #16]	; (800fce0 <vPortSetupTimerInterrupt+0x34>)
 800fcd0:	2207      	movs	r2, #7
 800fcd2:	601a      	str	r2, [r3, #0]
}
 800fcd4:	bf00      	nop
 800fcd6:	46bd      	mov	sp, r7
 800fcd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcdc:	4770      	bx	lr
 800fcde:	bf00      	nop
 800fce0:	e000e010 	.word	0xe000e010
 800fce4:	e000e018 	.word	0xe000e018
 800fce8:	20000058 	.word	0x20000058
 800fcec:	10624dd3 	.word	0x10624dd3
 800fcf0:	e000e014 	.word	0xe000e014

0800fcf4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800fcf4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800fd04 <vPortEnableVFP+0x10>
 800fcf8:	6801      	ldr	r1, [r0, #0]
 800fcfa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800fcfe:	6001      	str	r1, [r0, #0]
 800fd00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800fd02:	bf00      	nop
 800fd04:	e000ed88 	.word	0xe000ed88

0800fd08 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800fd08:	b480      	push	{r7}
 800fd0a:	b085      	sub	sp, #20
 800fd0c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800fd0e:	f3ef 8305 	mrs	r3, IPSR
 800fd12:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800fd14:	68fb      	ldr	r3, [r7, #12]
 800fd16:	2b0f      	cmp	r3, #15
 800fd18:	d915      	bls.n	800fd46 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800fd1a:	4a18      	ldr	r2, [pc, #96]	; (800fd7c <vPortValidateInterruptPriority+0x74>)
 800fd1c:	68fb      	ldr	r3, [r7, #12]
 800fd1e:	4413      	add	r3, r2
 800fd20:	781b      	ldrb	r3, [r3, #0]
 800fd22:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800fd24:	4b16      	ldr	r3, [pc, #88]	; (800fd80 <vPortValidateInterruptPriority+0x78>)
 800fd26:	781b      	ldrb	r3, [r3, #0]
 800fd28:	7afa      	ldrb	r2, [r7, #11]
 800fd2a:	429a      	cmp	r2, r3
 800fd2c:	d20b      	bcs.n	800fd46 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800fd2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd32:	b672      	cpsid	i
 800fd34:	f383 8811 	msr	BASEPRI, r3
 800fd38:	f3bf 8f6f 	isb	sy
 800fd3c:	f3bf 8f4f 	dsb	sy
 800fd40:	b662      	cpsie	i
 800fd42:	607b      	str	r3, [r7, #4]
 800fd44:	e7fe      	b.n	800fd44 <vPortValidateInterruptPriority+0x3c>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800fd46:	4b0f      	ldr	r3, [pc, #60]	; (800fd84 <vPortValidateInterruptPriority+0x7c>)
 800fd48:	681b      	ldr	r3, [r3, #0]
 800fd4a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800fd4e:	4b0e      	ldr	r3, [pc, #56]	; (800fd88 <vPortValidateInterruptPriority+0x80>)
 800fd50:	681b      	ldr	r3, [r3, #0]
 800fd52:	429a      	cmp	r2, r3
 800fd54:	d90b      	bls.n	800fd6e <vPortValidateInterruptPriority+0x66>
 800fd56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd5a:	b672      	cpsid	i
 800fd5c:	f383 8811 	msr	BASEPRI, r3
 800fd60:	f3bf 8f6f 	isb	sy
 800fd64:	f3bf 8f4f 	dsb	sy
 800fd68:	b662      	cpsie	i
 800fd6a:	603b      	str	r3, [r7, #0]
 800fd6c:	e7fe      	b.n	800fd6c <vPortValidateInterruptPriority+0x64>
	}
 800fd6e:	bf00      	nop
 800fd70:	3714      	adds	r7, #20
 800fd72:	46bd      	mov	sp, r7
 800fd74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd78:	4770      	bx	lr
 800fd7a:	bf00      	nop
 800fd7c:	e000e3f0 	.word	0xe000e3f0
 800fd80:	200006ac 	.word	0x200006ac
 800fd84:	e000ed0c 	.word	0xe000ed0c
 800fd88:	200006b0 	.word	0x200006b0

0800fd8c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800fd8c:	b580      	push	{r7, lr}
 800fd8e:	b08a      	sub	sp, #40	; 0x28
 800fd90:	af00      	add	r7, sp, #0
 800fd92:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800fd94:	2300      	movs	r3, #0
 800fd96:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800fd98:	f7fe ff9e 	bl	800ecd8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800fd9c:	4b5c      	ldr	r3, [pc, #368]	; (800ff10 <pvPortMalloc+0x184>)
 800fd9e:	681b      	ldr	r3, [r3, #0]
 800fda0:	2b00      	cmp	r3, #0
 800fda2:	d101      	bne.n	800fda8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800fda4:	f000 f91a 	bl	800ffdc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800fda8:	4b5a      	ldr	r3, [pc, #360]	; (800ff14 <pvPortMalloc+0x188>)
 800fdaa:	681a      	ldr	r2, [r3, #0]
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	4013      	ands	r3, r2
 800fdb0:	2b00      	cmp	r3, #0
 800fdb2:	f040 8090 	bne.w	800fed6 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	2b00      	cmp	r3, #0
 800fdba:	d01e      	beq.n	800fdfa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800fdbc:	2208      	movs	r2, #8
 800fdbe:	687b      	ldr	r3, [r7, #4]
 800fdc0:	4413      	add	r3, r2
 800fdc2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	f003 0307 	and.w	r3, r3, #7
 800fdca:	2b00      	cmp	r3, #0
 800fdcc:	d015      	beq.n	800fdfa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800fdce:	687b      	ldr	r3, [r7, #4]
 800fdd0:	f023 0307 	bic.w	r3, r3, #7
 800fdd4:	3308      	adds	r3, #8
 800fdd6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	f003 0307 	and.w	r3, r3, #7
 800fdde:	2b00      	cmp	r3, #0
 800fde0:	d00b      	beq.n	800fdfa <pvPortMalloc+0x6e>
 800fde2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fde6:	b672      	cpsid	i
 800fde8:	f383 8811 	msr	BASEPRI, r3
 800fdec:	f3bf 8f6f 	isb	sy
 800fdf0:	f3bf 8f4f 	dsb	sy
 800fdf4:	b662      	cpsie	i
 800fdf6:	617b      	str	r3, [r7, #20]
 800fdf8:	e7fe      	b.n	800fdf8 <pvPortMalloc+0x6c>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	2b00      	cmp	r3, #0
 800fdfe:	d06a      	beq.n	800fed6 <pvPortMalloc+0x14a>
 800fe00:	4b45      	ldr	r3, [pc, #276]	; (800ff18 <pvPortMalloc+0x18c>)
 800fe02:	681b      	ldr	r3, [r3, #0]
 800fe04:	687a      	ldr	r2, [r7, #4]
 800fe06:	429a      	cmp	r2, r3
 800fe08:	d865      	bhi.n	800fed6 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800fe0a:	4b44      	ldr	r3, [pc, #272]	; (800ff1c <pvPortMalloc+0x190>)
 800fe0c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800fe0e:	4b43      	ldr	r3, [pc, #268]	; (800ff1c <pvPortMalloc+0x190>)
 800fe10:	681b      	ldr	r3, [r3, #0]
 800fe12:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800fe14:	e004      	b.n	800fe20 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800fe16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe18:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800fe1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe1c:	681b      	ldr	r3, [r3, #0]
 800fe1e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800fe20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe22:	685b      	ldr	r3, [r3, #4]
 800fe24:	687a      	ldr	r2, [r7, #4]
 800fe26:	429a      	cmp	r2, r3
 800fe28:	d903      	bls.n	800fe32 <pvPortMalloc+0xa6>
 800fe2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe2c:	681b      	ldr	r3, [r3, #0]
 800fe2e:	2b00      	cmp	r3, #0
 800fe30:	d1f1      	bne.n	800fe16 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800fe32:	4b37      	ldr	r3, [pc, #220]	; (800ff10 <pvPortMalloc+0x184>)
 800fe34:	681b      	ldr	r3, [r3, #0]
 800fe36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fe38:	429a      	cmp	r2, r3
 800fe3a:	d04c      	beq.n	800fed6 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800fe3c:	6a3b      	ldr	r3, [r7, #32]
 800fe3e:	681b      	ldr	r3, [r3, #0]
 800fe40:	2208      	movs	r2, #8
 800fe42:	4413      	add	r3, r2
 800fe44:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800fe46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe48:	681a      	ldr	r2, [r3, #0]
 800fe4a:	6a3b      	ldr	r3, [r7, #32]
 800fe4c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800fe4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe50:	685a      	ldr	r2, [r3, #4]
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	1ad2      	subs	r2, r2, r3
 800fe56:	2308      	movs	r3, #8
 800fe58:	005b      	lsls	r3, r3, #1
 800fe5a:	429a      	cmp	r2, r3
 800fe5c:	d920      	bls.n	800fea0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800fe5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	4413      	add	r3, r2
 800fe64:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800fe66:	69bb      	ldr	r3, [r7, #24]
 800fe68:	f003 0307 	and.w	r3, r3, #7
 800fe6c:	2b00      	cmp	r3, #0
 800fe6e:	d00b      	beq.n	800fe88 <pvPortMalloc+0xfc>
 800fe70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe74:	b672      	cpsid	i
 800fe76:	f383 8811 	msr	BASEPRI, r3
 800fe7a:	f3bf 8f6f 	isb	sy
 800fe7e:	f3bf 8f4f 	dsb	sy
 800fe82:	b662      	cpsie	i
 800fe84:	613b      	str	r3, [r7, #16]
 800fe86:	e7fe      	b.n	800fe86 <pvPortMalloc+0xfa>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800fe88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe8a:	685a      	ldr	r2, [r3, #4]
 800fe8c:	687b      	ldr	r3, [r7, #4]
 800fe8e:	1ad2      	subs	r2, r2, r3
 800fe90:	69bb      	ldr	r3, [r7, #24]
 800fe92:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800fe94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe96:	687a      	ldr	r2, [r7, #4]
 800fe98:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800fe9a:	69b8      	ldr	r0, [r7, #24]
 800fe9c:	f000 f900 	bl	80100a0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800fea0:	4b1d      	ldr	r3, [pc, #116]	; (800ff18 <pvPortMalloc+0x18c>)
 800fea2:	681a      	ldr	r2, [r3, #0]
 800fea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fea6:	685b      	ldr	r3, [r3, #4]
 800fea8:	1ad3      	subs	r3, r2, r3
 800feaa:	4a1b      	ldr	r2, [pc, #108]	; (800ff18 <pvPortMalloc+0x18c>)
 800feac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800feae:	4b1a      	ldr	r3, [pc, #104]	; (800ff18 <pvPortMalloc+0x18c>)
 800feb0:	681a      	ldr	r2, [r3, #0]
 800feb2:	4b1b      	ldr	r3, [pc, #108]	; (800ff20 <pvPortMalloc+0x194>)
 800feb4:	681b      	ldr	r3, [r3, #0]
 800feb6:	429a      	cmp	r2, r3
 800feb8:	d203      	bcs.n	800fec2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800feba:	4b17      	ldr	r3, [pc, #92]	; (800ff18 <pvPortMalloc+0x18c>)
 800febc:	681b      	ldr	r3, [r3, #0]
 800febe:	4a18      	ldr	r2, [pc, #96]	; (800ff20 <pvPortMalloc+0x194>)
 800fec0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800fec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fec4:	685a      	ldr	r2, [r3, #4]
 800fec6:	4b13      	ldr	r3, [pc, #76]	; (800ff14 <pvPortMalloc+0x188>)
 800fec8:	681b      	ldr	r3, [r3, #0]
 800feca:	431a      	orrs	r2, r3
 800fecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fece:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800fed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fed2:	2200      	movs	r2, #0
 800fed4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800fed6:	f7fe ff0d 	bl	800ecf4 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800feda:	69fb      	ldr	r3, [r7, #28]
 800fedc:	2b00      	cmp	r3, #0
 800fede:	d101      	bne.n	800fee4 <pvPortMalloc+0x158>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800fee0:	f7f0 fb78 	bl	80005d4 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800fee4:	69fb      	ldr	r3, [r7, #28]
 800fee6:	f003 0307 	and.w	r3, r3, #7
 800feea:	2b00      	cmp	r3, #0
 800feec:	d00b      	beq.n	800ff06 <pvPortMalloc+0x17a>
 800feee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fef2:	b672      	cpsid	i
 800fef4:	f383 8811 	msr	BASEPRI, r3
 800fef8:	f3bf 8f6f 	isb	sy
 800fefc:	f3bf 8f4f 	dsb	sy
 800ff00:	b662      	cpsie	i
 800ff02:	60fb      	str	r3, [r7, #12]
 800ff04:	e7fe      	b.n	800ff04 <pvPortMalloc+0x178>
	return pvReturn;
 800ff06:	69fb      	ldr	r3, [r7, #28]
}
 800ff08:	4618      	mov	r0, r3
 800ff0a:	3728      	adds	r7, #40	; 0x28
 800ff0c:	46bd      	mov	sp, r7
 800ff0e:	bd80      	pop	{r7, pc}
 800ff10:	200086bc 	.word	0x200086bc
 800ff14:	200086c8 	.word	0x200086c8
 800ff18:	200086c0 	.word	0x200086c0
 800ff1c:	200086b4 	.word	0x200086b4
 800ff20:	200086c4 	.word	0x200086c4

0800ff24 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ff24:	b580      	push	{r7, lr}
 800ff26:	b086      	sub	sp, #24
 800ff28:	af00      	add	r7, sp, #0
 800ff2a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	2b00      	cmp	r3, #0
 800ff34:	d04a      	beq.n	800ffcc <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ff36:	2308      	movs	r3, #8
 800ff38:	425b      	negs	r3, r3
 800ff3a:	697a      	ldr	r2, [r7, #20]
 800ff3c:	4413      	add	r3, r2
 800ff3e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ff40:	697b      	ldr	r3, [r7, #20]
 800ff42:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ff44:	693b      	ldr	r3, [r7, #16]
 800ff46:	685a      	ldr	r2, [r3, #4]
 800ff48:	4b22      	ldr	r3, [pc, #136]	; (800ffd4 <vPortFree+0xb0>)
 800ff4a:	681b      	ldr	r3, [r3, #0]
 800ff4c:	4013      	ands	r3, r2
 800ff4e:	2b00      	cmp	r3, #0
 800ff50:	d10b      	bne.n	800ff6a <vPortFree+0x46>
 800ff52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff56:	b672      	cpsid	i
 800ff58:	f383 8811 	msr	BASEPRI, r3
 800ff5c:	f3bf 8f6f 	isb	sy
 800ff60:	f3bf 8f4f 	dsb	sy
 800ff64:	b662      	cpsie	i
 800ff66:	60fb      	str	r3, [r7, #12]
 800ff68:	e7fe      	b.n	800ff68 <vPortFree+0x44>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ff6a:	693b      	ldr	r3, [r7, #16]
 800ff6c:	681b      	ldr	r3, [r3, #0]
 800ff6e:	2b00      	cmp	r3, #0
 800ff70:	d00b      	beq.n	800ff8a <vPortFree+0x66>
 800ff72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff76:	b672      	cpsid	i
 800ff78:	f383 8811 	msr	BASEPRI, r3
 800ff7c:	f3bf 8f6f 	isb	sy
 800ff80:	f3bf 8f4f 	dsb	sy
 800ff84:	b662      	cpsie	i
 800ff86:	60bb      	str	r3, [r7, #8]
 800ff88:	e7fe      	b.n	800ff88 <vPortFree+0x64>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ff8a:	693b      	ldr	r3, [r7, #16]
 800ff8c:	685a      	ldr	r2, [r3, #4]
 800ff8e:	4b11      	ldr	r3, [pc, #68]	; (800ffd4 <vPortFree+0xb0>)
 800ff90:	681b      	ldr	r3, [r3, #0]
 800ff92:	4013      	ands	r3, r2
 800ff94:	2b00      	cmp	r3, #0
 800ff96:	d019      	beq.n	800ffcc <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ff98:	693b      	ldr	r3, [r7, #16]
 800ff9a:	681b      	ldr	r3, [r3, #0]
 800ff9c:	2b00      	cmp	r3, #0
 800ff9e:	d115      	bne.n	800ffcc <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ffa0:	693b      	ldr	r3, [r7, #16]
 800ffa2:	685a      	ldr	r2, [r3, #4]
 800ffa4:	4b0b      	ldr	r3, [pc, #44]	; (800ffd4 <vPortFree+0xb0>)
 800ffa6:	681b      	ldr	r3, [r3, #0]
 800ffa8:	43db      	mvns	r3, r3
 800ffaa:	401a      	ands	r2, r3
 800ffac:	693b      	ldr	r3, [r7, #16]
 800ffae:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ffb0:	f7fe fe92 	bl	800ecd8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ffb4:	693b      	ldr	r3, [r7, #16]
 800ffb6:	685a      	ldr	r2, [r3, #4]
 800ffb8:	4b07      	ldr	r3, [pc, #28]	; (800ffd8 <vPortFree+0xb4>)
 800ffba:	681b      	ldr	r3, [r3, #0]
 800ffbc:	4413      	add	r3, r2
 800ffbe:	4a06      	ldr	r2, [pc, #24]	; (800ffd8 <vPortFree+0xb4>)
 800ffc0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ffc2:	6938      	ldr	r0, [r7, #16]
 800ffc4:	f000 f86c 	bl	80100a0 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800ffc8:	f7fe fe94 	bl	800ecf4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ffcc:	bf00      	nop
 800ffce:	3718      	adds	r7, #24
 800ffd0:	46bd      	mov	sp, r7
 800ffd2:	bd80      	pop	{r7, pc}
 800ffd4:	200086c8 	.word	0x200086c8
 800ffd8:	200086c0 	.word	0x200086c0

0800ffdc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ffdc:	b480      	push	{r7}
 800ffde:	b085      	sub	sp, #20
 800ffe0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ffe2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ffe6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ffe8:	4b27      	ldr	r3, [pc, #156]	; (8010088 <prvHeapInit+0xac>)
 800ffea:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ffec:	68fb      	ldr	r3, [r7, #12]
 800ffee:	f003 0307 	and.w	r3, r3, #7
 800fff2:	2b00      	cmp	r3, #0
 800fff4:	d00c      	beq.n	8010010 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800fff6:	68fb      	ldr	r3, [r7, #12]
 800fff8:	3307      	adds	r3, #7
 800fffa:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800fffc:	68fb      	ldr	r3, [r7, #12]
 800fffe:	f023 0307 	bic.w	r3, r3, #7
 8010002:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8010004:	68ba      	ldr	r2, [r7, #8]
 8010006:	68fb      	ldr	r3, [r7, #12]
 8010008:	1ad3      	subs	r3, r2, r3
 801000a:	4a1f      	ldr	r2, [pc, #124]	; (8010088 <prvHeapInit+0xac>)
 801000c:	4413      	add	r3, r2
 801000e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8010010:	68fb      	ldr	r3, [r7, #12]
 8010012:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8010014:	4a1d      	ldr	r2, [pc, #116]	; (801008c <prvHeapInit+0xb0>)
 8010016:	687b      	ldr	r3, [r7, #4]
 8010018:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801001a:	4b1c      	ldr	r3, [pc, #112]	; (801008c <prvHeapInit+0xb0>)
 801001c:	2200      	movs	r2, #0
 801001e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8010020:	687b      	ldr	r3, [r7, #4]
 8010022:	68ba      	ldr	r2, [r7, #8]
 8010024:	4413      	add	r3, r2
 8010026:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8010028:	2208      	movs	r2, #8
 801002a:	68fb      	ldr	r3, [r7, #12]
 801002c:	1a9b      	subs	r3, r3, r2
 801002e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010030:	68fb      	ldr	r3, [r7, #12]
 8010032:	f023 0307 	bic.w	r3, r3, #7
 8010036:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8010038:	68fb      	ldr	r3, [r7, #12]
 801003a:	4a15      	ldr	r2, [pc, #84]	; (8010090 <prvHeapInit+0xb4>)
 801003c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 801003e:	4b14      	ldr	r3, [pc, #80]	; (8010090 <prvHeapInit+0xb4>)
 8010040:	681b      	ldr	r3, [r3, #0]
 8010042:	2200      	movs	r2, #0
 8010044:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8010046:	4b12      	ldr	r3, [pc, #72]	; (8010090 <prvHeapInit+0xb4>)
 8010048:	681b      	ldr	r3, [r3, #0]
 801004a:	2200      	movs	r2, #0
 801004c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 801004e:	687b      	ldr	r3, [r7, #4]
 8010050:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8010052:	683b      	ldr	r3, [r7, #0]
 8010054:	68fa      	ldr	r2, [r7, #12]
 8010056:	1ad2      	subs	r2, r2, r3
 8010058:	683b      	ldr	r3, [r7, #0]
 801005a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 801005c:	4b0c      	ldr	r3, [pc, #48]	; (8010090 <prvHeapInit+0xb4>)
 801005e:	681a      	ldr	r2, [r3, #0]
 8010060:	683b      	ldr	r3, [r7, #0]
 8010062:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010064:	683b      	ldr	r3, [r7, #0]
 8010066:	685b      	ldr	r3, [r3, #4]
 8010068:	4a0a      	ldr	r2, [pc, #40]	; (8010094 <prvHeapInit+0xb8>)
 801006a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801006c:	683b      	ldr	r3, [r7, #0]
 801006e:	685b      	ldr	r3, [r3, #4]
 8010070:	4a09      	ldr	r2, [pc, #36]	; (8010098 <prvHeapInit+0xbc>)
 8010072:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8010074:	4b09      	ldr	r3, [pc, #36]	; (801009c <prvHeapInit+0xc0>)
 8010076:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 801007a:	601a      	str	r2, [r3, #0]
}
 801007c:	bf00      	nop
 801007e:	3714      	adds	r7, #20
 8010080:	46bd      	mov	sp, r7
 8010082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010086:	4770      	bx	lr
 8010088:	200006b4 	.word	0x200006b4
 801008c:	200086b4 	.word	0x200086b4
 8010090:	200086bc 	.word	0x200086bc
 8010094:	200086c4 	.word	0x200086c4
 8010098:	200086c0 	.word	0x200086c0
 801009c:	200086c8 	.word	0x200086c8

080100a0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80100a0:	b480      	push	{r7}
 80100a2:	b085      	sub	sp, #20
 80100a4:	af00      	add	r7, sp, #0
 80100a6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80100a8:	4b28      	ldr	r3, [pc, #160]	; (801014c <prvInsertBlockIntoFreeList+0xac>)
 80100aa:	60fb      	str	r3, [r7, #12]
 80100ac:	e002      	b.n	80100b4 <prvInsertBlockIntoFreeList+0x14>
 80100ae:	68fb      	ldr	r3, [r7, #12]
 80100b0:	681b      	ldr	r3, [r3, #0]
 80100b2:	60fb      	str	r3, [r7, #12]
 80100b4:	68fb      	ldr	r3, [r7, #12]
 80100b6:	681b      	ldr	r3, [r3, #0]
 80100b8:	687a      	ldr	r2, [r7, #4]
 80100ba:	429a      	cmp	r2, r3
 80100bc:	d8f7      	bhi.n	80100ae <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80100be:	68fb      	ldr	r3, [r7, #12]
 80100c0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80100c2:	68fb      	ldr	r3, [r7, #12]
 80100c4:	685b      	ldr	r3, [r3, #4]
 80100c6:	68ba      	ldr	r2, [r7, #8]
 80100c8:	4413      	add	r3, r2
 80100ca:	687a      	ldr	r2, [r7, #4]
 80100cc:	429a      	cmp	r2, r3
 80100ce:	d108      	bne.n	80100e2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80100d0:	68fb      	ldr	r3, [r7, #12]
 80100d2:	685a      	ldr	r2, [r3, #4]
 80100d4:	687b      	ldr	r3, [r7, #4]
 80100d6:	685b      	ldr	r3, [r3, #4]
 80100d8:	441a      	add	r2, r3
 80100da:	68fb      	ldr	r3, [r7, #12]
 80100dc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80100de:	68fb      	ldr	r3, [r7, #12]
 80100e0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80100e2:	687b      	ldr	r3, [r7, #4]
 80100e4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80100e6:	687b      	ldr	r3, [r7, #4]
 80100e8:	685b      	ldr	r3, [r3, #4]
 80100ea:	68ba      	ldr	r2, [r7, #8]
 80100ec:	441a      	add	r2, r3
 80100ee:	68fb      	ldr	r3, [r7, #12]
 80100f0:	681b      	ldr	r3, [r3, #0]
 80100f2:	429a      	cmp	r2, r3
 80100f4:	d118      	bne.n	8010128 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80100f6:	68fb      	ldr	r3, [r7, #12]
 80100f8:	681a      	ldr	r2, [r3, #0]
 80100fa:	4b15      	ldr	r3, [pc, #84]	; (8010150 <prvInsertBlockIntoFreeList+0xb0>)
 80100fc:	681b      	ldr	r3, [r3, #0]
 80100fe:	429a      	cmp	r2, r3
 8010100:	d00d      	beq.n	801011e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8010102:	687b      	ldr	r3, [r7, #4]
 8010104:	685a      	ldr	r2, [r3, #4]
 8010106:	68fb      	ldr	r3, [r7, #12]
 8010108:	681b      	ldr	r3, [r3, #0]
 801010a:	685b      	ldr	r3, [r3, #4]
 801010c:	441a      	add	r2, r3
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8010112:	68fb      	ldr	r3, [r7, #12]
 8010114:	681b      	ldr	r3, [r3, #0]
 8010116:	681a      	ldr	r2, [r3, #0]
 8010118:	687b      	ldr	r3, [r7, #4]
 801011a:	601a      	str	r2, [r3, #0]
 801011c:	e008      	b.n	8010130 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 801011e:	4b0c      	ldr	r3, [pc, #48]	; (8010150 <prvInsertBlockIntoFreeList+0xb0>)
 8010120:	681a      	ldr	r2, [r3, #0]
 8010122:	687b      	ldr	r3, [r7, #4]
 8010124:	601a      	str	r2, [r3, #0]
 8010126:	e003      	b.n	8010130 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8010128:	68fb      	ldr	r3, [r7, #12]
 801012a:	681a      	ldr	r2, [r3, #0]
 801012c:	687b      	ldr	r3, [r7, #4]
 801012e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8010130:	68fa      	ldr	r2, [r7, #12]
 8010132:	687b      	ldr	r3, [r7, #4]
 8010134:	429a      	cmp	r2, r3
 8010136:	d002      	beq.n	801013e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8010138:	68fb      	ldr	r3, [r7, #12]
 801013a:	687a      	ldr	r2, [r7, #4]
 801013c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801013e:	bf00      	nop
 8010140:	3714      	adds	r7, #20
 8010142:	46bd      	mov	sp, r7
 8010144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010148:	4770      	bx	lr
 801014a:	bf00      	nop
 801014c:	200086b4 	.word	0x200086b4
 8010150:	200086bc 	.word	0x200086bc

08010154 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 8010154:	b580      	push	{r7, lr}
 8010156:	b084      	sub	sp, #16
 8010158:	af00      	add	r7, sp, #0
 801015a:	6078      	str	r0, [r7, #4]
 801015c:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 801015e:	f007 fa91 	bl	8017684 <sys_timeouts_sleeptime>
 8010162:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8010164:	68fb      	ldr	r3, [r7, #12]
 8010166:	f1b3 3fff 	cmp.w	r3, #4294967295
 801016a:	d10b      	bne.n	8010184 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 801016c:	4813      	ldr	r0, [pc, #76]	; (80101bc <tcpip_timeouts_mbox_fetch+0x68>)
 801016e:	f00c f9c2 	bl	801c4f6 <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 8010172:	2200      	movs	r2, #0
 8010174:	6839      	ldr	r1, [r7, #0]
 8010176:	6878      	ldr	r0, [r7, #4]
 8010178:	f00c f934 	bl	801c3e4 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 801017c:	480f      	ldr	r0, [pc, #60]	; (80101bc <tcpip_timeouts_mbox_fetch+0x68>)
 801017e:	f00c f9ab 	bl	801c4d8 <sys_mutex_lock>
    return;
 8010182:	e018      	b.n	80101b6 <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 8010184:	68fb      	ldr	r3, [r7, #12]
 8010186:	2b00      	cmp	r3, #0
 8010188:	d102      	bne.n	8010190 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 801018a:	f007 fa41 	bl	8017610 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 801018e:	e7e6      	b.n	801015e <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 8010190:	480a      	ldr	r0, [pc, #40]	; (80101bc <tcpip_timeouts_mbox_fetch+0x68>)
 8010192:	f00c f9b0 	bl	801c4f6 <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8010196:	68fa      	ldr	r2, [r7, #12]
 8010198:	6839      	ldr	r1, [r7, #0]
 801019a:	6878      	ldr	r0, [r7, #4]
 801019c:	f00c f922 	bl	801c3e4 <sys_arch_mbox_fetch>
 80101a0:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 80101a2:	4806      	ldr	r0, [pc, #24]	; (80101bc <tcpip_timeouts_mbox_fetch+0x68>)
 80101a4:	f00c f998 	bl	801c4d8 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 80101a8:	68bb      	ldr	r3, [r7, #8]
 80101aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80101ae:	d102      	bne.n	80101b6 <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 80101b0:	f007 fa2e 	bl	8017610 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 80101b4:	e7d3      	b.n	801015e <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 80101b6:	3710      	adds	r7, #16
 80101b8:	46bd      	mov	sp, r7
 80101ba:	bd80      	pop	{r7, pc}
 80101bc:	2000c0b8 	.word	0x2000c0b8

080101c0 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 80101c0:	b580      	push	{r7, lr}
 80101c2:	b084      	sub	sp, #16
 80101c4:	af00      	add	r7, sp, #0
 80101c6:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 80101c8:	4810      	ldr	r0, [pc, #64]	; (801020c <tcpip_thread+0x4c>)
 80101ca:	f00c f985 	bl	801c4d8 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 80101ce:	4b10      	ldr	r3, [pc, #64]	; (8010210 <tcpip_thread+0x50>)
 80101d0:	681b      	ldr	r3, [r3, #0]
 80101d2:	2b00      	cmp	r3, #0
 80101d4:	d005      	beq.n	80101e2 <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 80101d6:	4b0e      	ldr	r3, [pc, #56]	; (8010210 <tcpip_thread+0x50>)
 80101d8:	681b      	ldr	r3, [r3, #0]
 80101da:	4a0e      	ldr	r2, [pc, #56]	; (8010214 <tcpip_thread+0x54>)
 80101dc:	6812      	ldr	r2, [r2, #0]
 80101de:	4610      	mov	r0, r2
 80101e0:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 80101e2:	f107 030c 	add.w	r3, r7, #12
 80101e6:	4619      	mov	r1, r3
 80101e8:	480b      	ldr	r0, [pc, #44]	; (8010218 <tcpip_thread+0x58>)
 80101ea:	f7ff ffb3 	bl	8010154 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 80101ee:	68fb      	ldr	r3, [r7, #12]
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	d106      	bne.n	8010202 <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 80101f4:	4b09      	ldr	r3, [pc, #36]	; (801021c <tcpip_thread+0x5c>)
 80101f6:	2291      	movs	r2, #145	; 0x91
 80101f8:	4909      	ldr	r1, [pc, #36]	; (8010220 <tcpip_thread+0x60>)
 80101fa:	480a      	ldr	r0, [pc, #40]	; (8010224 <tcpip_thread+0x64>)
 80101fc:	f00c fa2c 	bl	801c658 <iprintf>
      continue;
 8010200:	e003      	b.n	801020a <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 8010202:	68fb      	ldr	r3, [r7, #12]
 8010204:	4618      	mov	r0, r3
 8010206:	f000 f80f 	bl	8010228 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 801020a:	e7ea      	b.n	80101e2 <tcpip_thread+0x22>
 801020c:	2000c0b8 	.word	0x2000c0b8
 8010210:	200086cc 	.word	0x200086cc
 8010214:	200086d0 	.word	0x200086d0
 8010218:	200086d4 	.word	0x200086d4
 801021c:	0801d974 	.word	0x0801d974
 8010220:	0801d9a4 	.word	0x0801d9a4
 8010224:	0801d9c4 	.word	0x0801d9c4

08010228 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 8010228:	b580      	push	{r7, lr}
 801022a:	b082      	sub	sp, #8
 801022c:	af00      	add	r7, sp, #0
 801022e:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 8010230:	687b      	ldr	r3, [r7, #4]
 8010232:	781b      	ldrb	r3, [r3, #0]
 8010234:	2b01      	cmp	r3, #1
 8010236:	d018      	beq.n	801026a <tcpip_thread_handle_msg+0x42>
 8010238:	2b02      	cmp	r3, #2
 801023a:	d021      	beq.n	8010280 <tcpip_thread_handle_msg+0x58>
 801023c:	2b00      	cmp	r3, #0
 801023e:	d126      	bne.n	801028e <tcpip_thread_handle_msg+0x66>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 8010240:	687b      	ldr	r3, [r7, #4]
 8010242:	68db      	ldr	r3, [r3, #12]
 8010244:	687a      	ldr	r2, [r7, #4]
 8010246:	6850      	ldr	r0, [r2, #4]
 8010248:	687a      	ldr	r2, [r7, #4]
 801024a:	6892      	ldr	r2, [r2, #8]
 801024c:	4611      	mov	r1, r2
 801024e:	4798      	blx	r3
 8010250:	4603      	mov	r3, r0
 8010252:	2b00      	cmp	r3, #0
 8010254:	d004      	beq.n	8010260 <tcpip_thread_handle_msg+0x38>
        pbuf_free(msg->msg.inp.p);
 8010256:	687b      	ldr	r3, [r7, #4]
 8010258:	685b      	ldr	r3, [r3, #4]
 801025a:	4618      	mov	r0, r3
 801025c:	f001 fccc 	bl	8011bf8 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8010260:	6879      	ldr	r1, [r7, #4]
 8010262:	2009      	movs	r0, #9
 8010264:	f000 fe1c 	bl	8010ea0 <memp_free>
      break;
 8010268:	e018      	b.n	801029c <tcpip_thread_handle_msg+0x74>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 801026a:	687b      	ldr	r3, [r7, #4]
 801026c:	685b      	ldr	r3, [r3, #4]
 801026e:	687a      	ldr	r2, [r7, #4]
 8010270:	6892      	ldr	r2, [r2, #8]
 8010272:	4610      	mov	r0, r2
 8010274:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8010276:	6879      	ldr	r1, [r7, #4]
 8010278:	2008      	movs	r0, #8
 801027a:	f000 fe11 	bl	8010ea0 <memp_free>
      break;
 801027e:	e00d      	b.n	801029c <tcpip_thread_handle_msg+0x74>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8010280:	687b      	ldr	r3, [r7, #4]
 8010282:	685b      	ldr	r3, [r3, #4]
 8010284:	687a      	ldr	r2, [r7, #4]
 8010286:	6892      	ldr	r2, [r2, #8]
 8010288:	4610      	mov	r0, r2
 801028a:	4798      	blx	r3
      break;
 801028c:	e006      	b.n	801029c <tcpip_thread_handle_msg+0x74>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 801028e:	4b05      	ldr	r3, [pc, #20]	; (80102a4 <tcpip_thread_handle_msg+0x7c>)
 8010290:	22cf      	movs	r2, #207	; 0xcf
 8010292:	4905      	ldr	r1, [pc, #20]	; (80102a8 <tcpip_thread_handle_msg+0x80>)
 8010294:	4805      	ldr	r0, [pc, #20]	; (80102ac <tcpip_thread_handle_msg+0x84>)
 8010296:	f00c f9df 	bl	801c658 <iprintf>
      break;
 801029a:	bf00      	nop
  }
}
 801029c:	bf00      	nop
 801029e:	3708      	adds	r7, #8
 80102a0:	46bd      	mov	sp, r7
 80102a2:	bd80      	pop	{r7, pc}
 80102a4:	0801d974 	.word	0x0801d974
 80102a8:	0801d9a4 	.word	0x0801d9a4
 80102ac:	0801d9c4 	.word	0x0801d9c4

080102b0 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 80102b0:	b580      	push	{r7, lr}
 80102b2:	b086      	sub	sp, #24
 80102b4:	af00      	add	r7, sp, #0
 80102b6:	60f8      	str	r0, [r7, #12]
 80102b8:	60b9      	str	r1, [r7, #8]
 80102ba:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 80102bc:	481a      	ldr	r0, [pc, #104]	; (8010328 <tcpip_inpkt+0x78>)
 80102be:	f00c f8d0 	bl	801c462 <sys_mbox_valid>
 80102c2:	4603      	mov	r3, r0
 80102c4:	2b00      	cmp	r3, #0
 80102c6:	d105      	bne.n	80102d4 <tcpip_inpkt+0x24>
 80102c8:	4b18      	ldr	r3, [pc, #96]	; (801032c <tcpip_inpkt+0x7c>)
 80102ca:	22fc      	movs	r2, #252	; 0xfc
 80102cc:	4918      	ldr	r1, [pc, #96]	; (8010330 <tcpip_inpkt+0x80>)
 80102ce:	4819      	ldr	r0, [pc, #100]	; (8010334 <tcpip_inpkt+0x84>)
 80102d0:	f00c f9c2 	bl	801c658 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 80102d4:	2009      	movs	r0, #9
 80102d6:	f000 fd91 	bl	8010dfc <memp_malloc>
 80102da:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 80102dc:	697b      	ldr	r3, [r7, #20]
 80102de:	2b00      	cmp	r3, #0
 80102e0:	d102      	bne.n	80102e8 <tcpip_inpkt+0x38>
    return ERR_MEM;
 80102e2:	f04f 33ff 	mov.w	r3, #4294967295
 80102e6:	e01a      	b.n	801031e <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 80102e8:	697b      	ldr	r3, [r7, #20]
 80102ea:	2200      	movs	r2, #0
 80102ec:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 80102ee:	697b      	ldr	r3, [r7, #20]
 80102f0:	68fa      	ldr	r2, [r7, #12]
 80102f2:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 80102f4:	697b      	ldr	r3, [r7, #20]
 80102f6:	68ba      	ldr	r2, [r7, #8]
 80102f8:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 80102fa:	697b      	ldr	r3, [r7, #20]
 80102fc:	687a      	ldr	r2, [r7, #4]
 80102fe:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8010300:	6979      	ldr	r1, [r7, #20]
 8010302:	4809      	ldr	r0, [pc, #36]	; (8010328 <tcpip_inpkt+0x78>)
 8010304:	f00c f854 	bl	801c3b0 <sys_mbox_trypost>
 8010308:	4603      	mov	r3, r0
 801030a:	2b00      	cmp	r3, #0
 801030c:	d006      	beq.n	801031c <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 801030e:	6979      	ldr	r1, [r7, #20]
 8010310:	2009      	movs	r0, #9
 8010312:	f000 fdc5 	bl	8010ea0 <memp_free>
    return ERR_MEM;
 8010316:	f04f 33ff 	mov.w	r3, #4294967295
 801031a:	e000      	b.n	801031e <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 801031c:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 801031e:	4618      	mov	r0, r3
 8010320:	3718      	adds	r7, #24
 8010322:	46bd      	mov	sp, r7
 8010324:	bd80      	pop	{r7, pc}
 8010326:	bf00      	nop
 8010328:	200086d4 	.word	0x200086d4
 801032c:	0801d974 	.word	0x0801d974
 8010330:	0801d9ec 	.word	0x0801d9ec
 8010334:	0801d9c4 	.word	0x0801d9c4

08010338 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 8010338:	b580      	push	{r7, lr}
 801033a:	b082      	sub	sp, #8
 801033c:	af00      	add	r7, sp, #0
 801033e:	6078      	str	r0, [r7, #4]
 8010340:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 8010342:	683b      	ldr	r3, [r7, #0]
 8010344:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8010348:	f003 0318 	and.w	r3, r3, #24
 801034c:	2b00      	cmp	r3, #0
 801034e:	d006      	beq.n	801035e <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 8010350:	4a08      	ldr	r2, [pc, #32]	; (8010374 <tcpip_input+0x3c>)
 8010352:	6839      	ldr	r1, [r7, #0]
 8010354:	6878      	ldr	r0, [r7, #4]
 8010356:	f7ff ffab 	bl	80102b0 <tcpip_inpkt>
 801035a:	4603      	mov	r3, r0
 801035c:	e005      	b.n	801036a <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 801035e:	4a06      	ldr	r2, [pc, #24]	; (8010378 <tcpip_input+0x40>)
 8010360:	6839      	ldr	r1, [r7, #0]
 8010362:	6878      	ldr	r0, [r7, #4]
 8010364:	f7ff ffa4 	bl	80102b0 <tcpip_inpkt>
 8010368:	4603      	mov	r3, r0
}
 801036a:	4618      	mov	r0, r3
 801036c:	3708      	adds	r7, #8
 801036e:	46bd      	mov	sp, r7
 8010370:	bd80      	pop	{r7, pc}
 8010372:	bf00      	nop
 8010374:	0801c1c1 	.word	0x0801c1c1
 8010378:	0801b0a5 	.word	0x0801b0a5

0801037c <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 801037c:	b580      	push	{r7, lr}
 801037e:	b084      	sub	sp, #16
 8010380:	af00      	add	r7, sp, #0
 8010382:	6078      	str	r0, [r7, #4]
 8010384:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8010386:	4819      	ldr	r0, [pc, #100]	; (80103ec <tcpip_try_callback+0x70>)
 8010388:	f00c f86b 	bl	801c462 <sys_mbox_valid>
 801038c:	4603      	mov	r3, r0
 801038e:	2b00      	cmp	r3, #0
 8010390:	d106      	bne.n	80103a0 <tcpip_try_callback+0x24>
 8010392:	4b17      	ldr	r3, [pc, #92]	; (80103f0 <tcpip_try_callback+0x74>)
 8010394:	f240 125d 	movw	r2, #349	; 0x15d
 8010398:	4916      	ldr	r1, [pc, #88]	; (80103f4 <tcpip_try_callback+0x78>)
 801039a:	4817      	ldr	r0, [pc, #92]	; (80103f8 <tcpip_try_callback+0x7c>)
 801039c:	f00c f95c 	bl	801c658 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 80103a0:	2008      	movs	r0, #8
 80103a2:	f000 fd2b 	bl	8010dfc <memp_malloc>
 80103a6:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 80103a8:	68fb      	ldr	r3, [r7, #12]
 80103aa:	2b00      	cmp	r3, #0
 80103ac:	d102      	bne.n	80103b4 <tcpip_try_callback+0x38>
    return ERR_MEM;
 80103ae:	f04f 33ff 	mov.w	r3, #4294967295
 80103b2:	e017      	b.n	80103e4 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 80103b4:	68fb      	ldr	r3, [r7, #12]
 80103b6:	2201      	movs	r2, #1
 80103b8:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 80103ba:	68fb      	ldr	r3, [r7, #12]
 80103bc:	687a      	ldr	r2, [r7, #4]
 80103be:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 80103c0:	68fb      	ldr	r3, [r7, #12]
 80103c2:	683a      	ldr	r2, [r7, #0]
 80103c4:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 80103c6:	68f9      	ldr	r1, [r7, #12]
 80103c8:	4808      	ldr	r0, [pc, #32]	; (80103ec <tcpip_try_callback+0x70>)
 80103ca:	f00b fff1 	bl	801c3b0 <sys_mbox_trypost>
 80103ce:	4603      	mov	r3, r0
 80103d0:	2b00      	cmp	r3, #0
 80103d2:	d006      	beq.n	80103e2 <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 80103d4:	68f9      	ldr	r1, [r7, #12]
 80103d6:	2008      	movs	r0, #8
 80103d8:	f000 fd62 	bl	8010ea0 <memp_free>
    return ERR_MEM;
 80103dc:	f04f 33ff 	mov.w	r3, #4294967295
 80103e0:	e000      	b.n	80103e4 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 80103e2:	2300      	movs	r3, #0
}
 80103e4:	4618      	mov	r0, r3
 80103e6:	3710      	adds	r7, #16
 80103e8:	46bd      	mov	sp, r7
 80103ea:	bd80      	pop	{r7, pc}
 80103ec:	200086d4 	.word	0x200086d4
 80103f0:	0801d974 	.word	0x0801d974
 80103f4:	0801d9ec 	.word	0x0801d9ec
 80103f8:	0801d9c4 	.word	0x0801d9c4

080103fc <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 80103fc:	b580      	push	{r7, lr}
 80103fe:	b084      	sub	sp, #16
 8010400:	af02      	add	r7, sp, #8
 8010402:	6078      	str	r0, [r7, #4]
 8010404:	6039      	str	r1, [r7, #0]
  lwip_init();
 8010406:	f000 f871 	bl	80104ec <lwip_init>

  tcpip_init_done = initfunc;
 801040a:	4a17      	ldr	r2, [pc, #92]	; (8010468 <tcpip_init+0x6c>)
 801040c:	687b      	ldr	r3, [r7, #4]
 801040e:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 8010410:	4a16      	ldr	r2, [pc, #88]	; (801046c <tcpip_init+0x70>)
 8010412:	683b      	ldr	r3, [r7, #0]
 8010414:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8010416:	2106      	movs	r1, #6
 8010418:	4815      	ldr	r0, [pc, #84]	; (8010470 <tcpip_init+0x74>)
 801041a:	f00b ffa7 	bl	801c36c <sys_mbox_new>
 801041e:	4603      	mov	r3, r0
 8010420:	2b00      	cmp	r3, #0
 8010422:	d006      	beq.n	8010432 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 8010424:	4b13      	ldr	r3, [pc, #76]	; (8010474 <tcpip_init+0x78>)
 8010426:	f240 2261 	movw	r2, #609	; 0x261
 801042a:	4913      	ldr	r1, [pc, #76]	; (8010478 <tcpip_init+0x7c>)
 801042c:	4813      	ldr	r0, [pc, #76]	; (801047c <tcpip_init+0x80>)
 801042e:	f00c f913 	bl	801c658 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 8010432:	4813      	ldr	r0, [pc, #76]	; (8010480 <tcpip_init+0x84>)
 8010434:	f00c f834 	bl	801c4a0 <sys_mutex_new>
 8010438:	4603      	mov	r3, r0
 801043a:	2b00      	cmp	r3, #0
 801043c:	d006      	beq.n	801044c <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 801043e:	4b0d      	ldr	r3, [pc, #52]	; (8010474 <tcpip_init+0x78>)
 8010440:	f240 2265 	movw	r2, #613	; 0x265
 8010444:	490f      	ldr	r1, [pc, #60]	; (8010484 <tcpip_init+0x88>)
 8010446:	480d      	ldr	r0, [pc, #52]	; (801047c <tcpip_init+0x80>)
 8010448:	f00c f906 	bl	801c658 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 801044c:	2300      	movs	r3, #0
 801044e:	9300      	str	r3, [sp, #0]
 8010450:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010454:	2200      	movs	r2, #0
 8010456:	490c      	ldr	r1, [pc, #48]	; (8010488 <tcpip_init+0x8c>)
 8010458:	480c      	ldr	r0, [pc, #48]	; (801048c <tcpip_init+0x90>)
 801045a:	f00c f859 	bl	801c510 <sys_thread_new>
}
 801045e:	bf00      	nop
 8010460:	3708      	adds	r7, #8
 8010462:	46bd      	mov	sp, r7
 8010464:	bd80      	pop	{r7, pc}
 8010466:	bf00      	nop
 8010468:	200086cc 	.word	0x200086cc
 801046c:	200086d0 	.word	0x200086d0
 8010470:	200086d4 	.word	0x200086d4
 8010474:	0801d974 	.word	0x0801d974
 8010478:	0801d9fc 	.word	0x0801d9fc
 801047c:	0801d9c4 	.word	0x0801d9c4
 8010480:	2000c0b8 	.word	0x2000c0b8
 8010484:	0801da20 	.word	0x0801da20
 8010488:	080101c1 	.word	0x080101c1
 801048c:	0801da44 	.word	0x0801da44

08010490 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 8010490:	b480      	push	{r7}
 8010492:	b083      	sub	sp, #12
 8010494:	af00      	add	r7, sp, #0
 8010496:	4603      	mov	r3, r0
 8010498:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 801049a:	88fb      	ldrh	r3, [r7, #6]
 801049c:	021b      	lsls	r3, r3, #8
 801049e:	b21a      	sxth	r2, r3
 80104a0:	88fb      	ldrh	r3, [r7, #6]
 80104a2:	0a1b      	lsrs	r3, r3, #8
 80104a4:	b29b      	uxth	r3, r3
 80104a6:	b21b      	sxth	r3, r3
 80104a8:	4313      	orrs	r3, r2
 80104aa:	b21b      	sxth	r3, r3
 80104ac:	b29b      	uxth	r3, r3
}
 80104ae:	4618      	mov	r0, r3
 80104b0:	370c      	adds	r7, #12
 80104b2:	46bd      	mov	sp, r7
 80104b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104b8:	4770      	bx	lr

080104ba <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 80104ba:	b480      	push	{r7}
 80104bc:	b083      	sub	sp, #12
 80104be:	af00      	add	r7, sp, #0
 80104c0:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 80104c2:	687b      	ldr	r3, [r7, #4]
 80104c4:	061a      	lsls	r2, r3, #24
 80104c6:	687b      	ldr	r3, [r7, #4]
 80104c8:	021b      	lsls	r3, r3, #8
 80104ca:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80104ce:	431a      	orrs	r2, r3
 80104d0:	687b      	ldr	r3, [r7, #4]
 80104d2:	0a1b      	lsrs	r3, r3, #8
 80104d4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80104d8:	431a      	orrs	r2, r3
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	0e1b      	lsrs	r3, r3, #24
 80104de:	4313      	orrs	r3, r2
}
 80104e0:	4618      	mov	r0, r3
 80104e2:	370c      	adds	r7, #12
 80104e4:	46bd      	mov	sp, r7
 80104e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104ea:	4770      	bx	lr

080104ec <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 80104ec:	b580      	push	{r7, lr}
 80104ee:	b082      	sub	sp, #8
 80104f0:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 80104f2:	2300      	movs	r3, #0
 80104f4:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 80104f6:	f00b ffc5 	bl	801c484 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 80104fa:	f000 f8d5 	bl	80106a8 <mem_init>
  memp_init();
 80104fe:	f000 fc31 	bl	8010d64 <memp_init>
  pbuf_init();
  netif_init();
 8010502:	f000 fcf7 	bl	8010ef4 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8010506:	f007 f8f5 	bl	80176f4 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 801050a:	f001 fe1f 	bl	801214c <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 801050e:	f007 f839 	bl	8017584 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8010512:	bf00      	nop
 8010514:	3708      	adds	r7, #8
 8010516:	46bd      	mov	sp, r7
 8010518:	bd80      	pop	{r7, pc}
	...

0801051c <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 801051c:	b480      	push	{r7}
 801051e:	b083      	sub	sp, #12
 8010520:	af00      	add	r7, sp, #0
 8010522:	4603      	mov	r3, r0
 8010524:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 8010526:	4b05      	ldr	r3, [pc, #20]	; (801053c <ptr_to_mem+0x20>)
 8010528:	681a      	ldr	r2, [r3, #0]
 801052a:	88fb      	ldrh	r3, [r7, #6]
 801052c:	4413      	add	r3, r2
}
 801052e:	4618      	mov	r0, r3
 8010530:	370c      	adds	r7, #12
 8010532:	46bd      	mov	sp, r7
 8010534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010538:	4770      	bx	lr
 801053a:	bf00      	nop
 801053c:	200086d8 	.word	0x200086d8

08010540 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 8010540:	b480      	push	{r7}
 8010542:	b083      	sub	sp, #12
 8010544:	af00      	add	r7, sp, #0
 8010546:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 8010548:	687b      	ldr	r3, [r7, #4]
 801054a:	4a05      	ldr	r2, [pc, #20]	; (8010560 <mem_to_ptr+0x20>)
 801054c:	6812      	ldr	r2, [r2, #0]
 801054e:	1a9b      	subs	r3, r3, r2
 8010550:	b29b      	uxth	r3, r3
}
 8010552:	4618      	mov	r0, r3
 8010554:	370c      	adds	r7, #12
 8010556:	46bd      	mov	sp, r7
 8010558:	f85d 7b04 	ldr.w	r7, [sp], #4
 801055c:	4770      	bx	lr
 801055e:	bf00      	nop
 8010560:	200086d8 	.word	0x200086d8

08010564 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 8010564:	b590      	push	{r4, r7, lr}
 8010566:	b085      	sub	sp, #20
 8010568:	af00      	add	r7, sp, #0
 801056a:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 801056c:	4b45      	ldr	r3, [pc, #276]	; (8010684 <plug_holes+0x120>)
 801056e:	681b      	ldr	r3, [r3, #0]
 8010570:	687a      	ldr	r2, [r7, #4]
 8010572:	429a      	cmp	r2, r3
 8010574:	d206      	bcs.n	8010584 <plug_holes+0x20>
 8010576:	4b44      	ldr	r3, [pc, #272]	; (8010688 <plug_holes+0x124>)
 8010578:	f240 12df 	movw	r2, #479	; 0x1df
 801057c:	4943      	ldr	r1, [pc, #268]	; (801068c <plug_holes+0x128>)
 801057e:	4844      	ldr	r0, [pc, #272]	; (8010690 <plug_holes+0x12c>)
 8010580:	f00c f86a 	bl	801c658 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8010584:	4b43      	ldr	r3, [pc, #268]	; (8010694 <plug_holes+0x130>)
 8010586:	681b      	ldr	r3, [r3, #0]
 8010588:	687a      	ldr	r2, [r7, #4]
 801058a:	429a      	cmp	r2, r3
 801058c:	d306      	bcc.n	801059c <plug_holes+0x38>
 801058e:	4b3e      	ldr	r3, [pc, #248]	; (8010688 <plug_holes+0x124>)
 8010590:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8010594:	4940      	ldr	r1, [pc, #256]	; (8010698 <plug_holes+0x134>)
 8010596:	483e      	ldr	r0, [pc, #248]	; (8010690 <plug_holes+0x12c>)
 8010598:	f00c f85e 	bl	801c658 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	791b      	ldrb	r3, [r3, #4]
 80105a0:	2b00      	cmp	r3, #0
 80105a2:	d006      	beq.n	80105b2 <plug_holes+0x4e>
 80105a4:	4b38      	ldr	r3, [pc, #224]	; (8010688 <plug_holes+0x124>)
 80105a6:	f240 12e1 	movw	r2, #481	; 0x1e1
 80105aa:	493c      	ldr	r1, [pc, #240]	; (801069c <plug_holes+0x138>)
 80105ac:	4838      	ldr	r0, [pc, #224]	; (8010690 <plug_holes+0x12c>)
 80105ae:	f00c f853 	bl	801c658 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	881b      	ldrh	r3, [r3, #0]
 80105b6:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80105ba:	d906      	bls.n	80105ca <plug_holes+0x66>
 80105bc:	4b32      	ldr	r3, [pc, #200]	; (8010688 <plug_holes+0x124>)
 80105be:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 80105c2:	4937      	ldr	r1, [pc, #220]	; (80106a0 <plug_holes+0x13c>)
 80105c4:	4832      	ldr	r0, [pc, #200]	; (8010690 <plug_holes+0x12c>)
 80105c6:	f00c f847 	bl	801c658 <iprintf>

  nmem = ptr_to_mem(mem->next);
 80105ca:	687b      	ldr	r3, [r7, #4]
 80105cc:	881b      	ldrh	r3, [r3, #0]
 80105ce:	4618      	mov	r0, r3
 80105d0:	f7ff ffa4 	bl	801051c <ptr_to_mem>
 80105d4:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 80105d6:	687a      	ldr	r2, [r7, #4]
 80105d8:	68fb      	ldr	r3, [r7, #12]
 80105da:	429a      	cmp	r2, r3
 80105dc:	d024      	beq.n	8010628 <plug_holes+0xc4>
 80105de:	68fb      	ldr	r3, [r7, #12]
 80105e0:	791b      	ldrb	r3, [r3, #4]
 80105e2:	2b00      	cmp	r3, #0
 80105e4:	d120      	bne.n	8010628 <plug_holes+0xc4>
 80105e6:	4b2b      	ldr	r3, [pc, #172]	; (8010694 <plug_holes+0x130>)
 80105e8:	681b      	ldr	r3, [r3, #0]
 80105ea:	68fa      	ldr	r2, [r7, #12]
 80105ec:	429a      	cmp	r2, r3
 80105ee:	d01b      	beq.n	8010628 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 80105f0:	4b2c      	ldr	r3, [pc, #176]	; (80106a4 <plug_holes+0x140>)
 80105f2:	681b      	ldr	r3, [r3, #0]
 80105f4:	68fa      	ldr	r2, [r7, #12]
 80105f6:	429a      	cmp	r2, r3
 80105f8:	d102      	bne.n	8010600 <plug_holes+0x9c>
      lfree = mem;
 80105fa:	4a2a      	ldr	r2, [pc, #168]	; (80106a4 <plug_holes+0x140>)
 80105fc:	687b      	ldr	r3, [r7, #4]
 80105fe:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 8010600:	68fb      	ldr	r3, [r7, #12]
 8010602:	881a      	ldrh	r2, [r3, #0]
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8010608:	68fb      	ldr	r3, [r7, #12]
 801060a:	881b      	ldrh	r3, [r3, #0]
 801060c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010610:	d00a      	beq.n	8010628 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 8010612:	68fb      	ldr	r3, [r7, #12]
 8010614:	881b      	ldrh	r3, [r3, #0]
 8010616:	4618      	mov	r0, r3
 8010618:	f7ff ff80 	bl	801051c <ptr_to_mem>
 801061c:	4604      	mov	r4, r0
 801061e:	6878      	ldr	r0, [r7, #4]
 8010620:	f7ff ff8e 	bl	8010540 <mem_to_ptr>
 8010624:	4603      	mov	r3, r0
 8010626:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 8010628:	687b      	ldr	r3, [r7, #4]
 801062a:	885b      	ldrh	r3, [r3, #2]
 801062c:	4618      	mov	r0, r3
 801062e:	f7ff ff75 	bl	801051c <ptr_to_mem>
 8010632:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8010634:	68ba      	ldr	r2, [r7, #8]
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	429a      	cmp	r2, r3
 801063a:	d01f      	beq.n	801067c <plug_holes+0x118>
 801063c:	68bb      	ldr	r3, [r7, #8]
 801063e:	791b      	ldrb	r3, [r3, #4]
 8010640:	2b00      	cmp	r3, #0
 8010642:	d11b      	bne.n	801067c <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8010644:	4b17      	ldr	r3, [pc, #92]	; (80106a4 <plug_holes+0x140>)
 8010646:	681b      	ldr	r3, [r3, #0]
 8010648:	687a      	ldr	r2, [r7, #4]
 801064a:	429a      	cmp	r2, r3
 801064c:	d102      	bne.n	8010654 <plug_holes+0xf0>
      lfree = pmem;
 801064e:	4a15      	ldr	r2, [pc, #84]	; (80106a4 <plug_holes+0x140>)
 8010650:	68bb      	ldr	r3, [r7, #8]
 8010652:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 8010654:	687b      	ldr	r3, [r7, #4]
 8010656:	881a      	ldrh	r2, [r3, #0]
 8010658:	68bb      	ldr	r3, [r7, #8]
 801065a:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 801065c:	687b      	ldr	r3, [r7, #4]
 801065e:	881b      	ldrh	r3, [r3, #0]
 8010660:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010664:	d00a      	beq.n	801067c <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 8010666:	687b      	ldr	r3, [r7, #4]
 8010668:	881b      	ldrh	r3, [r3, #0]
 801066a:	4618      	mov	r0, r3
 801066c:	f7ff ff56 	bl	801051c <ptr_to_mem>
 8010670:	4604      	mov	r4, r0
 8010672:	68b8      	ldr	r0, [r7, #8]
 8010674:	f7ff ff64 	bl	8010540 <mem_to_ptr>
 8010678:	4603      	mov	r3, r0
 801067a:	8063      	strh	r3, [r4, #2]
    }
  }
}
 801067c:	bf00      	nop
 801067e:	3714      	adds	r7, #20
 8010680:	46bd      	mov	sp, r7
 8010682:	bd90      	pop	{r4, r7, pc}
 8010684:	200086d8 	.word	0x200086d8
 8010688:	0801da54 	.word	0x0801da54
 801068c:	0801da84 	.word	0x0801da84
 8010690:	0801da9c 	.word	0x0801da9c
 8010694:	200086dc 	.word	0x200086dc
 8010698:	0801dac4 	.word	0x0801dac4
 801069c:	0801dae0 	.word	0x0801dae0
 80106a0:	0801dafc 	.word	0x0801dafc
 80106a4:	200086e4 	.word	0x200086e4

080106a8 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 80106a8:	b580      	push	{r7, lr}
 80106aa:	b082      	sub	sp, #8
 80106ac:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 80106ae:	4b1f      	ldr	r3, [pc, #124]	; (801072c <mem_init+0x84>)
 80106b0:	3303      	adds	r3, #3
 80106b2:	f023 0303 	bic.w	r3, r3, #3
 80106b6:	461a      	mov	r2, r3
 80106b8:	4b1d      	ldr	r3, [pc, #116]	; (8010730 <mem_init+0x88>)
 80106ba:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 80106bc:	4b1c      	ldr	r3, [pc, #112]	; (8010730 <mem_init+0x88>)
 80106be:	681b      	ldr	r3, [r3, #0]
 80106c0:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 80106c2:	687b      	ldr	r3, [r7, #4]
 80106c4:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 80106c8:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 80106ca:	687b      	ldr	r3, [r7, #4]
 80106cc:	2200      	movs	r2, #0
 80106ce:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 80106d0:	687b      	ldr	r3, [r7, #4]
 80106d2:	2200      	movs	r2, #0
 80106d4:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 80106d6:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 80106da:	f7ff ff1f 	bl	801051c <ptr_to_mem>
 80106de:	4602      	mov	r2, r0
 80106e0:	4b14      	ldr	r3, [pc, #80]	; (8010734 <mem_init+0x8c>)
 80106e2:	601a      	str	r2, [r3, #0]
  ram_end->used = 1;
 80106e4:	4b13      	ldr	r3, [pc, #76]	; (8010734 <mem_init+0x8c>)
 80106e6:	681b      	ldr	r3, [r3, #0]
 80106e8:	2201      	movs	r2, #1
 80106ea:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 80106ec:	4b11      	ldr	r3, [pc, #68]	; (8010734 <mem_init+0x8c>)
 80106ee:	681b      	ldr	r3, [r3, #0]
 80106f0:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 80106f4:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 80106f6:	4b0f      	ldr	r3, [pc, #60]	; (8010734 <mem_init+0x8c>)
 80106f8:	681b      	ldr	r3, [r3, #0]
 80106fa:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 80106fe:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8010700:	4b0b      	ldr	r3, [pc, #44]	; (8010730 <mem_init+0x88>)
 8010702:	681b      	ldr	r3, [r3, #0]
 8010704:	4a0c      	ldr	r2, [pc, #48]	; (8010738 <mem_init+0x90>)
 8010706:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8010708:	480c      	ldr	r0, [pc, #48]	; (801073c <mem_init+0x94>)
 801070a:	f00b fec9 	bl	801c4a0 <sys_mutex_new>
 801070e:	4603      	mov	r3, r0
 8010710:	2b00      	cmp	r3, #0
 8010712:	d006      	beq.n	8010722 <mem_init+0x7a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8010714:	4b0a      	ldr	r3, [pc, #40]	; (8010740 <mem_init+0x98>)
 8010716:	f240 221f 	movw	r2, #543	; 0x21f
 801071a:	490a      	ldr	r1, [pc, #40]	; (8010744 <mem_init+0x9c>)
 801071c:	480a      	ldr	r0, [pc, #40]	; (8010748 <mem_init+0xa0>)
 801071e:	f00b ff9b 	bl	801c658 <iprintf>
  }
}
 8010722:	bf00      	nop
 8010724:	3708      	adds	r7, #8
 8010726:	46bd      	mov	sp, r7
 8010728:	bd80      	pop	{r7, pc}
 801072a:	bf00      	nop
 801072c:	2000c0d4 	.word	0x2000c0d4
 8010730:	200086d8 	.word	0x200086d8
 8010734:	200086dc 	.word	0x200086dc
 8010738:	200086e4 	.word	0x200086e4
 801073c:	200086e0 	.word	0x200086e0
 8010740:	0801da54 	.word	0x0801da54
 8010744:	0801db28 	.word	0x0801db28
 8010748:	0801da9c 	.word	0x0801da9c

0801074c <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 801074c:	b580      	push	{r7, lr}
 801074e:	b086      	sub	sp, #24
 8010750:	af00      	add	r7, sp, #0
 8010752:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 8010754:	6878      	ldr	r0, [r7, #4]
 8010756:	f7ff fef3 	bl	8010540 <mem_to_ptr>
 801075a:	4603      	mov	r3, r0
 801075c:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 801075e:	687b      	ldr	r3, [r7, #4]
 8010760:	881b      	ldrh	r3, [r3, #0]
 8010762:	4618      	mov	r0, r3
 8010764:	f7ff feda 	bl	801051c <ptr_to_mem>
 8010768:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 801076a:	687b      	ldr	r3, [r7, #4]
 801076c:	885b      	ldrh	r3, [r3, #2]
 801076e:	4618      	mov	r0, r3
 8010770:	f7ff fed4 	bl	801051c <ptr_to_mem>
 8010774:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	881b      	ldrh	r3, [r3, #0]
 801077a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 801077e:	d818      	bhi.n	80107b2 <mem_link_valid+0x66>
 8010780:	687b      	ldr	r3, [r7, #4]
 8010782:	885b      	ldrh	r3, [r3, #2]
 8010784:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010788:	d813      	bhi.n	80107b2 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 801078a:	687b      	ldr	r3, [r7, #4]
 801078c:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 801078e:	8afa      	ldrh	r2, [r7, #22]
 8010790:	429a      	cmp	r2, r3
 8010792:	d004      	beq.n	801079e <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8010794:	68fb      	ldr	r3, [r7, #12]
 8010796:	881b      	ldrh	r3, [r3, #0]
 8010798:	8afa      	ldrh	r2, [r7, #22]
 801079a:	429a      	cmp	r2, r3
 801079c:	d109      	bne.n	80107b2 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 801079e:	4b08      	ldr	r3, [pc, #32]	; (80107c0 <mem_link_valid+0x74>)
 80107a0:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80107a2:	693a      	ldr	r2, [r7, #16]
 80107a4:	429a      	cmp	r2, r3
 80107a6:	d006      	beq.n	80107b6 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 80107a8:	693b      	ldr	r3, [r7, #16]
 80107aa:	885b      	ldrh	r3, [r3, #2]
 80107ac:	8afa      	ldrh	r2, [r7, #22]
 80107ae:	429a      	cmp	r2, r3
 80107b0:	d001      	beq.n	80107b6 <mem_link_valid+0x6a>
    return 0;
 80107b2:	2300      	movs	r3, #0
 80107b4:	e000      	b.n	80107b8 <mem_link_valid+0x6c>
  }
  return 1;
 80107b6:	2301      	movs	r3, #1
}
 80107b8:	4618      	mov	r0, r3
 80107ba:	3718      	adds	r7, #24
 80107bc:	46bd      	mov	sp, r7
 80107be:	bd80      	pop	{r7, pc}
 80107c0:	200086dc 	.word	0x200086dc

080107c4 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 80107c4:	b580      	push	{r7, lr}
 80107c6:	b088      	sub	sp, #32
 80107c8:	af00      	add	r7, sp, #0
 80107ca:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 80107cc:	687b      	ldr	r3, [r7, #4]
 80107ce:	2b00      	cmp	r3, #0
 80107d0:	d070      	beq.n	80108b4 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 80107d2:	687b      	ldr	r3, [r7, #4]
 80107d4:	f003 0303 	and.w	r3, r3, #3
 80107d8:	2b00      	cmp	r3, #0
 80107da:	d00d      	beq.n	80107f8 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 80107dc:	4b37      	ldr	r3, [pc, #220]	; (80108bc <mem_free+0xf8>)
 80107de:	f240 2273 	movw	r2, #627	; 0x273
 80107e2:	4937      	ldr	r1, [pc, #220]	; (80108c0 <mem_free+0xfc>)
 80107e4:	4837      	ldr	r0, [pc, #220]	; (80108c4 <mem_free+0x100>)
 80107e6:	f00b ff37 	bl	801c658 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80107ea:	f00b feb7 	bl	801c55c <sys_arch_protect>
 80107ee:	60f8      	str	r0, [r7, #12]
 80107f0:	68f8      	ldr	r0, [r7, #12]
 80107f2:	f00b fec1 	bl	801c578 <sys_arch_unprotect>
    return;
 80107f6:	e05e      	b.n	80108b6 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	3b08      	subs	r3, #8
 80107fc:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 80107fe:	4b32      	ldr	r3, [pc, #200]	; (80108c8 <mem_free+0x104>)
 8010800:	681b      	ldr	r3, [r3, #0]
 8010802:	69fa      	ldr	r2, [r7, #28]
 8010804:	429a      	cmp	r2, r3
 8010806:	d306      	bcc.n	8010816 <mem_free+0x52>
 8010808:	687b      	ldr	r3, [r7, #4]
 801080a:	f103 020c 	add.w	r2, r3, #12
 801080e:	4b2f      	ldr	r3, [pc, #188]	; (80108cc <mem_free+0x108>)
 8010810:	681b      	ldr	r3, [r3, #0]
 8010812:	429a      	cmp	r2, r3
 8010814:	d90d      	bls.n	8010832 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 8010816:	4b29      	ldr	r3, [pc, #164]	; (80108bc <mem_free+0xf8>)
 8010818:	f240 227f 	movw	r2, #639	; 0x27f
 801081c:	492c      	ldr	r1, [pc, #176]	; (80108d0 <mem_free+0x10c>)
 801081e:	4829      	ldr	r0, [pc, #164]	; (80108c4 <mem_free+0x100>)
 8010820:	f00b ff1a 	bl	801c658 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8010824:	f00b fe9a 	bl	801c55c <sys_arch_protect>
 8010828:	6138      	str	r0, [r7, #16]
 801082a:	6938      	ldr	r0, [r7, #16]
 801082c:	f00b fea4 	bl	801c578 <sys_arch_unprotect>
    return;
 8010830:	e041      	b.n	80108b6 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8010832:	4828      	ldr	r0, [pc, #160]	; (80108d4 <mem_free+0x110>)
 8010834:	f00b fe50 	bl	801c4d8 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 8010838:	69fb      	ldr	r3, [r7, #28]
 801083a:	791b      	ldrb	r3, [r3, #4]
 801083c:	2b00      	cmp	r3, #0
 801083e:	d110      	bne.n	8010862 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8010840:	4b1e      	ldr	r3, [pc, #120]	; (80108bc <mem_free+0xf8>)
 8010842:	f44f 7223 	mov.w	r2, #652	; 0x28c
 8010846:	4924      	ldr	r1, [pc, #144]	; (80108d8 <mem_free+0x114>)
 8010848:	481e      	ldr	r0, [pc, #120]	; (80108c4 <mem_free+0x100>)
 801084a:	f00b ff05 	bl	801c658 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 801084e:	4821      	ldr	r0, [pc, #132]	; (80108d4 <mem_free+0x110>)
 8010850:	f00b fe51 	bl	801c4f6 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8010854:	f00b fe82 	bl	801c55c <sys_arch_protect>
 8010858:	6178      	str	r0, [r7, #20]
 801085a:	6978      	ldr	r0, [r7, #20]
 801085c:	f00b fe8c 	bl	801c578 <sys_arch_unprotect>
    return;
 8010860:	e029      	b.n	80108b6 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 8010862:	69f8      	ldr	r0, [r7, #28]
 8010864:	f7ff ff72 	bl	801074c <mem_link_valid>
 8010868:	4603      	mov	r3, r0
 801086a:	2b00      	cmp	r3, #0
 801086c:	d110      	bne.n	8010890 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 801086e:	4b13      	ldr	r3, [pc, #76]	; (80108bc <mem_free+0xf8>)
 8010870:	f240 2295 	movw	r2, #661	; 0x295
 8010874:	4919      	ldr	r1, [pc, #100]	; (80108dc <mem_free+0x118>)
 8010876:	4813      	ldr	r0, [pc, #76]	; (80108c4 <mem_free+0x100>)
 8010878:	f00b feee 	bl	801c658 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 801087c:	4815      	ldr	r0, [pc, #84]	; (80108d4 <mem_free+0x110>)
 801087e:	f00b fe3a 	bl	801c4f6 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8010882:	f00b fe6b 	bl	801c55c <sys_arch_protect>
 8010886:	61b8      	str	r0, [r7, #24]
 8010888:	69b8      	ldr	r0, [r7, #24]
 801088a:	f00b fe75 	bl	801c578 <sys_arch_unprotect>
    return;
 801088e:	e012      	b.n	80108b6 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 8010890:	69fb      	ldr	r3, [r7, #28]
 8010892:	2200      	movs	r2, #0
 8010894:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 8010896:	4b12      	ldr	r3, [pc, #72]	; (80108e0 <mem_free+0x11c>)
 8010898:	681b      	ldr	r3, [r3, #0]
 801089a:	69fa      	ldr	r2, [r7, #28]
 801089c:	429a      	cmp	r2, r3
 801089e:	d202      	bcs.n	80108a6 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 80108a0:	4a0f      	ldr	r2, [pc, #60]	; (80108e0 <mem_free+0x11c>)
 80108a2:	69fb      	ldr	r3, [r7, #28]
 80108a4:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 80108a6:	69f8      	ldr	r0, [r7, #28]
 80108a8:	f7ff fe5c 	bl	8010564 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 80108ac:	4809      	ldr	r0, [pc, #36]	; (80108d4 <mem_free+0x110>)
 80108ae:	f00b fe22 	bl	801c4f6 <sys_mutex_unlock>
 80108b2:	e000      	b.n	80108b6 <mem_free+0xf2>
    return;
 80108b4:	bf00      	nop
}
 80108b6:	3720      	adds	r7, #32
 80108b8:	46bd      	mov	sp, r7
 80108ba:	bd80      	pop	{r7, pc}
 80108bc:	0801da54 	.word	0x0801da54
 80108c0:	0801db44 	.word	0x0801db44
 80108c4:	0801da9c 	.word	0x0801da9c
 80108c8:	200086d8 	.word	0x200086d8
 80108cc:	200086dc 	.word	0x200086dc
 80108d0:	0801db68 	.word	0x0801db68
 80108d4:	200086e0 	.word	0x200086e0
 80108d8:	0801db84 	.word	0x0801db84
 80108dc:	0801dbac 	.word	0x0801dbac
 80108e0:	200086e4 	.word	0x200086e4

080108e4 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 80108e4:	b580      	push	{r7, lr}
 80108e6:	b088      	sub	sp, #32
 80108e8:	af00      	add	r7, sp, #0
 80108ea:	6078      	str	r0, [r7, #4]
 80108ec:	460b      	mov	r3, r1
 80108ee:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 80108f0:	887b      	ldrh	r3, [r7, #2]
 80108f2:	3303      	adds	r3, #3
 80108f4:	b29b      	uxth	r3, r3
 80108f6:	f023 0303 	bic.w	r3, r3, #3
 80108fa:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 80108fc:	8bfb      	ldrh	r3, [r7, #30]
 80108fe:	2b0b      	cmp	r3, #11
 8010900:	d801      	bhi.n	8010906 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 8010902:	230c      	movs	r3, #12
 8010904:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8010906:	8bfb      	ldrh	r3, [r7, #30]
 8010908:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 801090c:	d803      	bhi.n	8010916 <mem_trim+0x32>
 801090e:	8bfa      	ldrh	r2, [r7, #30]
 8010910:	887b      	ldrh	r3, [r7, #2]
 8010912:	429a      	cmp	r2, r3
 8010914:	d201      	bcs.n	801091a <mem_trim+0x36>
    return NULL;
 8010916:	2300      	movs	r3, #0
 8010918:	e0d8      	b.n	8010acc <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 801091a:	4b6e      	ldr	r3, [pc, #440]	; (8010ad4 <mem_trim+0x1f0>)
 801091c:	681b      	ldr	r3, [r3, #0]
 801091e:	687a      	ldr	r2, [r7, #4]
 8010920:	429a      	cmp	r2, r3
 8010922:	d304      	bcc.n	801092e <mem_trim+0x4a>
 8010924:	4b6c      	ldr	r3, [pc, #432]	; (8010ad8 <mem_trim+0x1f4>)
 8010926:	681b      	ldr	r3, [r3, #0]
 8010928:	687a      	ldr	r2, [r7, #4]
 801092a:	429a      	cmp	r2, r3
 801092c:	d306      	bcc.n	801093c <mem_trim+0x58>
 801092e:	4b6b      	ldr	r3, [pc, #428]	; (8010adc <mem_trim+0x1f8>)
 8010930:	f240 22d2 	movw	r2, #722	; 0x2d2
 8010934:	496a      	ldr	r1, [pc, #424]	; (8010ae0 <mem_trim+0x1fc>)
 8010936:	486b      	ldr	r0, [pc, #428]	; (8010ae4 <mem_trim+0x200>)
 8010938:	f00b fe8e 	bl	801c658 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 801093c:	4b65      	ldr	r3, [pc, #404]	; (8010ad4 <mem_trim+0x1f0>)
 801093e:	681b      	ldr	r3, [r3, #0]
 8010940:	687a      	ldr	r2, [r7, #4]
 8010942:	429a      	cmp	r2, r3
 8010944:	d304      	bcc.n	8010950 <mem_trim+0x6c>
 8010946:	4b64      	ldr	r3, [pc, #400]	; (8010ad8 <mem_trim+0x1f4>)
 8010948:	681b      	ldr	r3, [r3, #0]
 801094a:	687a      	ldr	r2, [r7, #4]
 801094c:	429a      	cmp	r2, r3
 801094e:	d307      	bcc.n	8010960 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8010950:	f00b fe04 	bl	801c55c <sys_arch_protect>
 8010954:	60b8      	str	r0, [r7, #8]
 8010956:	68b8      	ldr	r0, [r7, #8]
 8010958:	f00b fe0e 	bl	801c578 <sys_arch_unprotect>
    return rmem;
 801095c:	687b      	ldr	r3, [r7, #4]
 801095e:	e0b5      	b.n	8010acc <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	3b08      	subs	r3, #8
 8010964:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 8010966:	69b8      	ldr	r0, [r7, #24]
 8010968:	f7ff fdea 	bl	8010540 <mem_to_ptr>
 801096c:	4603      	mov	r3, r0
 801096e:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8010970:	69bb      	ldr	r3, [r7, #24]
 8010972:	881a      	ldrh	r2, [r3, #0]
 8010974:	8afb      	ldrh	r3, [r7, #22]
 8010976:	1ad3      	subs	r3, r2, r3
 8010978:	b29b      	uxth	r3, r3
 801097a:	3b08      	subs	r3, #8
 801097c:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 801097e:	8bfa      	ldrh	r2, [r7, #30]
 8010980:	8abb      	ldrh	r3, [r7, #20]
 8010982:	429a      	cmp	r2, r3
 8010984:	d906      	bls.n	8010994 <mem_trim+0xb0>
 8010986:	4b55      	ldr	r3, [pc, #340]	; (8010adc <mem_trim+0x1f8>)
 8010988:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 801098c:	4956      	ldr	r1, [pc, #344]	; (8010ae8 <mem_trim+0x204>)
 801098e:	4855      	ldr	r0, [pc, #340]	; (8010ae4 <mem_trim+0x200>)
 8010990:	f00b fe62 	bl	801c658 <iprintf>
  if (newsize > size) {
 8010994:	8bfa      	ldrh	r2, [r7, #30]
 8010996:	8abb      	ldrh	r3, [r7, #20]
 8010998:	429a      	cmp	r2, r3
 801099a:	d901      	bls.n	80109a0 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 801099c:	2300      	movs	r3, #0
 801099e:	e095      	b.n	8010acc <mem_trim+0x1e8>
  }
  if (newsize == size) {
 80109a0:	8bfa      	ldrh	r2, [r7, #30]
 80109a2:	8abb      	ldrh	r3, [r7, #20]
 80109a4:	429a      	cmp	r2, r3
 80109a6:	d101      	bne.n	80109ac <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 80109a8:	687b      	ldr	r3, [r7, #4]
 80109aa:	e08f      	b.n	8010acc <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 80109ac:	484f      	ldr	r0, [pc, #316]	; (8010aec <mem_trim+0x208>)
 80109ae:	f00b fd93 	bl	801c4d8 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 80109b2:	69bb      	ldr	r3, [r7, #24]
 80109b4:	881b      	ldrh	r3, [r3, #0]
 80109b6:	4618      	mov	r0, r3
 80109b8:	f7ff fdb0 	bl	801051c <ptr_to_mem>
 80109bc:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 80109be:	693b      	ldr	r3, [r7, #16]
 80109c0:	791b      	ldrb	r3, [r3, #4]
 80109c2:	2b00      	cmp	r3, #0
 80109c4:	d13f      	bne.n	8010a46 <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 80109c6:	69bb      	ldr	r3, [r7, #24]
 80109c8:	881b      	ldrh	r3, [r3, #0]
 80109ca:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80109ce:	d106      	bne.n	80109de <mem_trim+0xfa>
 80109d0:	4b42      	ldr	r3, [pc, #264]	; (8010adc <mem_trim+0x1f8>)
 80109d2:	f240 22f5 	movw	r2, #757	; 0x2f5
 80109d6:	4946      	ldr	r1, [pc, #280]	; (8010af0 <mem_trim+0x20c>)
 80109d8:	4842      	ldr	r0, [pc, #264]	; (8010ae4 <mem_trim+0x200>)
 80109da:	f00b fe3d 	bl	801c658 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 80109de:	693b      	ldr	r3, [r7, #16]
 80109e0:	881b      	ldrh	r3, [r3, #0]
 80109e2:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 80109e4:	8afa      	ldrh	r2, [r7, #22]
 80109e6:	8bfb      	ldrh	r3, [r7, #30]
 80109e8:	4413      	add	r3, r2
 80109ea:	b29b      	uxth	r3, r3
 80109ec:	3308      	adds	r3, #8
 80109ee:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 80109f0:	4b40      	ldr	r3, [pc, #256]	; (8010af4 <mem_trim+0x210>)
 80109f2:	681b      	ldr	r3, [r3, #0]
 80109f4:	693a      	ldr	r2, [r7, #16]
 80109f6:	429a      	cmp	r2, r3
 80109f8:	d106      	bne.n	8010a08 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 80109fa:	89fb      	ldrh	r3, [r7, #14]
 80109fc:	4618      	mov	r0, r3
 80109fe:	f7ff fd8d 	bl	801051c <ptr_to_mem>
 8010a02:	4602      	mov	r2, r0
 8010a04:	4b3b      	ldr	r3, [pc, #236]	; (8010af4 <mem_trim+0x210>)
 8010a06:	601a      	str	r2, [r3, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8010a08:	89fb      	ldrh	r3, [r7, #14]
 8010a0a:	4618      	mov	r0, r3
 8010a0c:	f7ff fd86 	bl	801051c <ptr_to_mem>
 8010a10:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 8010a12:	693b      	ldr	r3, [r7, #16]
 8010a14:	2200      	movs	r2, #0
 8010a16:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8010a18:	693b      	ldr	r3, [r7, #16]
 8010a1a:	89ba      	ldrh	r2, [r7, #12]
 8010a1c:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8010a1e:	693b      	ldr	r3, [r7, #16]
 8010a20:	8afa      	ldrh	r2, [r7, #22]
 8010a22:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8010a24:	69bb      	ldr	r3, [r7, #24]
 8010a26:	89fa      	ldrh	r2, [r7, #14]
 8010a28:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8010a2a:	693b      	ldr	r3, [r7, #16]
 8010a2c:	881b      	ldrh	r3, [r3, #0]
 8010a2e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010a32:	d047      	beq.n	8010ac4 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8010a34:	693b      	ldr	r3, [r7, #16]
 8010a36:	881b      	ldrh	r3, [r3, #0]
 8010a38:	4618      	mov	r0, r3
 8010a3a:	f7ff fd6f 	bl	801051c <ptr_to_mem>
 8010a3e:	4602      	mov	r2, r0
 8010a40:	89fb      	ldrh	r3, [r7, #14]
 8010a42:	8053      	strh	r3, [r2, #2]
 8010a44:	e03e      	b.n	8010ac4 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8010a46:	8bfb      	ldrh	r3, [r7, #30]
 8010a48:	f103 0214 	add.w	r2, r3, #20
 8010a4c:	8abb      	ldrh	r3, [r7, #20]
 8010a4e:	429a      	cmp	r2, r3
 8010a50:	d838      	bhi.n	8010ac4 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8010a52:	8afa      	ldrh	r2, [r7, #22]
 8010a54:	8bfb      	ldrh	r3, [r7, #30]
 8010a56:	4413      	add	r3, r2
 8010a58:	b29b      	uxth	r3, r3
 8010a5a:	3308      	adds	r3, #8
 8010a5c:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8010a5e:	69bb      	ldr	r3, [r7, #24]
 8010a60:	881b      	ldrh	r3, [r3, #0]
 8010a62:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010a66:	d106      	bne.n	8010a76 <mem_trim+0x192>
 8010a68:	4b1c      	ldr	r3, [pc, #112]	; (8010adc <mem_trim+0x1f8>)
 8010a6a:	f240 3216 	movw	r2, #790	; 0x316
 8010a6e:	4920      	ldr	r1, [pc, #128]	; (8010af0 <mem_trim+0x20c>)
 8010a70:	481c      	ldr	r0, [pc, #112]	; (8010ae4 <mem_trim+0x200>)
 8010a72:	f00b fdf1 	bl	801c658 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 8010a76:	89fb      	ldrh	r3, [r7, #14]
 8010a78:	4618      	mov	r0, r3
 8010a7a:	f7ff fd4f 	bl	801051c <ptr_to_mem>
 8010a7e:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 8010a80:	4b1c      	ldr	r3, [pc, #112]	; (8010af4 <mem_trim+0x210>)
 8010a82:	681b      	ldr	r3, [r3, #0]
 8010a84:	693a      	ldr	r2, [r7, #16]
 8010a86:	429a      	cmp	r2, r3
 8010a88:	d202      	bcs.n	8010a90 <mem_trim+0x1ac>
      lfree = mem2;
 8010a8a:	4a1a      	ldr	r2, [pc, #104]	; (8010af4 <mem_trim+0x210>)
 8010a8c:	693b      	ldr	r3, [r7, #16]
 8010a8e:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 8010a90:	693b      	ldr	r3, [r7, #16]
 8010a92:	2200      	movs	r2, #0
 8010a94:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 8010a96:	69bb      	ldr	r3, [r7, #24]
 8010a98:	881a      	ldrh	r2, [r3, #0]
 8010a9a:	693b      	ldr	r3, [r7, #16]
 8010a9c:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 8010a9e:	693b      	ldr	r3, [r7, #16]
 8010aa0:	8afa      	ldrh	r2, [r7, #22]
 8010aa2:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 8010aa4:	69bb      	ldr	r3, [r7, #24]
 8010aa6:	89fa      	ldrh	r2, [r7, #14]
 8010aa8:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8010aaa:	693b      	ldr	r3, [r7, #16]
 8010aac:	881b      	ldrh	r3, [r3, #0]
 8010aae:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010ab2:	d007      	beq.n	8010ac4 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8010ab4:	693b      	ldr	r3, [r7, #16]
 8010ab6:	881b      	ldrh	r3, [r3, #0]
 8010ab8:	4618      	mov	r0, r3
 8010aba:	f7ff fd2f 	bl	801051c <ptr_to_mem>
 8010abe:	4602      	mov	r2, r0
 8010ac0:	89fb      	ldrh	r3, [r7, #14]
 8010ac2:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8010ac4:	4809      	ldr	r0, [pc, #36]	; (8010aec <mem_trim+0x208>)
 8010ac6:	f00b fd16 	bl	801c4f6 <sys_mutex_unlock>
  return rmem;
 8010aca:	687b      	ldr	r3, [r7, #4]
}
 8010acc:	4618      	mov	r0, r3
 8010ace:	3720      	adds	r7, #32
 8010ad0:	46bd      	mov	sp, r7
 8010ad2:	bd80      	pop	{r7, pc}
 8010ad4:	200086d8 	.word	0x200086d8
 8010ad8:	200086dc 	.word	0x200086dc
 8010adc:	0801da54 	.word	0x0801da54
 8010ae0:	0801dbe0 	.word	0x0801dbe0
 8010ae4:	0801da9c 	.word	0x0801da9c
 8010ae8:	0801dbf8 	.word	0x0801dbf8
 8010aec:	200086e0 	.word	0x200086e0
 8010af0:	0801dc18 	.word	0x0801dc18
 8010af4:	200086e4 	.word	0x200086e4

08010af8 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8010af8:	b580      	push	{r7, lr}
 8010afa:	b088      	sub	sp, #32
 8010afc:	af00      	add	r7, sp, #0
 8010afe:	4603      	mov	r3, r0
 8010b00:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8010b02:	88fb      	ldrh	r3, [r7, #6]
 8010b04:	2b00      	cmp	r3, #0
 8010b06:	d101      	bne.n	8010b0c <mem_malloc+0x14>
    return NULL;
 8010b08:	2300      	movs	r3, #0
 8010b0a:	e0e2      	b.n	8010cd2 <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8010b0c:	88fb      	ldrh	r3, [r7, #6]
 8010b0e:	3303      	adds	r3, #3
 8010b10:	b29b      	uxth	r3, r3
 8010b12:	f023 0303 	bic.w	r3, r3, #3
 8010b16:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8010b18:	8bbb      	ldrh	r3, [r7, #28]
 8010b1a:	2b0b      	cmp	r3, #11
 8010b1c:	d801      	bhi.n	8010b22 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 8010b1e:	230c      	movs	r3, #12
 8010b20:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8010b22:	8bbb      	ldrh	r3, [r7, #28]
 8010b24:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010b28:	d803      	bhi.n	8010b32 <mem_malloc+0x3a>
 8010b2a:	8bba      	ldrh	r2, [r7, #28]
 8010b2c:	88fb      	ldrh	r3, [r7, #6]
 8010b2e:	429a      	cmp	r2, r3
 8010b30:	d201      	bcs.n	8010b36 <mem_malloc+0x3e>
    return NULL;
 8010b32:	2300      	movs	r3, #0
 8010b34:	e0cd      	b.n	8010cd2 <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8010b36:	4869      	ldr	r0, [pc, #420]	; (8010cdc <mem_malloc+0x1e4>)
 8010b38:	f00b fcce 	bl	801c4d8 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8010b3c:	4b68      	ldr	r3, [pc, #416]	; (8010ce0 <mem_malloc+0x1e8>)
 8010b3e:	681b      	ldr	r3, [r3, #0]
 8010b40:	4618      	mov	r0, r3
 8010b42:	f7ff fcfd 	bl	8010540 <mem_to_ptr>
 8010b46:	4603      	mov	r3, r0
 8010b48:	83fb      	strh	r3, [r7, #30]
 8010b4a:	e0b7      	b.n	8010cbc <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 8010b4c:	8bfb      	ldrh	r3, [r7, #30]
 8010b4e:	4618      	mov	r0, r3
 8010b50:	f7ff fce4 	bl	801051c <ptr_to_mem>
 8010b54:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 8010b56:	697b      	ldr	r3, [r7, #20]
 8010b58:	791b      	ldrb	r3, [r3, #4]
 8010b5a:	2b00      	cmp	r3, #0
 8010b5c:	f040 80a7 	bne.w	8010cae <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8010b60:	697b      	ldr	r3, [r7, #20]
 8010b62:	881b      	ldrh	r3, [r3, #0]
 8010b64:	461a      	mov	r2, r3
 8010b66:	8bfb      	ldrh	r3, [r7, #30]
 8010b68:	1ad3      	subs	r3, r2, r3
 8010b6a:	f1a3 0208 	sub.w	r2, r3, #8
 8010b6e:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 8010b70:	429a      	cmp	r2, r3
 8010b72:	f0c0 809c 	bcc.w	8010cae <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8010b76:	697b      	ldr	r3, [r7, #20]
 8010b78:	881b      	ldrh	r3, [r3, #0]
 8010b7a:	461a      	mov	r2, r3
 8010b7c:	8bfb      	ldrh	r3, [r7, #30]
 8010b7e:	1ad3      	subs	r3, r2, r3
 8010b80:	f1a3 0208 	sub.w	r2, r3, #8
 8010b84:	8bbb      	ldrh	r3, [r7, #28]
 8010b86:	3314      	adds	r3, #20
 8010b88:	429a      	cmp	r2, r3
 8010b8a:	d333      	bcc.n	8010bf4 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 8010b8c:	8bfa      	ldrh	r2, [r7, #30]
 8010b8e:	8bbb      	ldrh	r3, [r7, #28]
 8010b90:	4413      	add	r3, r2
 8010b92:	b29b      	uxth	r3, r3
 8010b94:	3308      	adds	r3, #8
 8010b96:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8010b98:	8a7b      	ldrh	r3, [r7, #18]
 8010b9a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010b9e:	d106      	bne.n	8010bae <mem_malloc+0xb6>
 8010ba0:	4b50      	ldr	r3, [pc, #320]	; (8010ce4 <mem_malloc+0x1ec>)
 8010ba2:	f240 3287 	movw	r2, #903	; 0x387
 8010ba6:	4950      	ldr	r1, [pc, #320]	; (8010ce8 <mem_malloc+0x1f0>)
 8010ba8:	4850      	ldr	r0, [pc, #320]	; (8010cec <mem_malloc+0x1f4>)
 8010baa:	f00b fd55 	bl	801c658 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 8010bae:	8a7b      	ldrh	r3, [r7, #18]
 8010bb0:	4618      	mov	r0, r3
 8010bb2:	f7ff fcb3 	bl	801051c <ptr_to_mem>
 8010bb6:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 8010bb8:	68fb      	ldr	r3, [r7, #12]
 8010bba:	2200      	movs	r2, #0
 8010bbc:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 8010bbe:	697b      	ldr	r3, [r7, #20]
 8010bc0:	881a      	ldrh	r2, [r3, #0]
 8010bc2:	68fb      	ldr	r3, [r7, #12]
 8010bc4:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8010bc6:	68fb      	ldr	r3, [r7, #12]
 8010bc8:	8bfa      	ldrh	r2, [r7, #30]
 8010bca:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 8010bcc:	697b      	ldr	r3, [r7, #20]
 8010bce:	8a7a      	ldrh	r2, [r7, #18]
 8010bd0:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 8010bd2:	697b      	ldr	r3, [r7, #20]
 8010bd4:	2201      	movs	r2, #1
 8010bd6:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8010bd8:	68fb      	ldr	r3, [r7, #12]
 8010bda:	881b      	ldrh	r3, [r3, #0]
 8010bdc:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010be0:	d00b      	beq.n	8010bfa <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8010be2:	68fb      	ldr	r3, [r7, #12]
 8010be4:	881b      	ldrh	r3, [r3, #0]
 8010be6:	4618      	mov	r0, r3
 8010be8:	f7ff fc98 	bl	801051c <ptr_to_mem>
 8010bec:	4602      	mov	r2, r0
 8010bee:	8a7b      	ldrh	r3, [r7, #18]
 8010bf0:	8053      	strh	r3, [r2, #2]
 8010bf2:	e002      	b.n	8010bfa <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8010bf4:	697b      	ldr	r3, [r7, #20]
 8010bf6:	2201      	movs	r2, #1
 8010bf8:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8010bfa:	4b39      	ldr	r3, [pc, #228]	; (8010ce0 <mem_malloc+0x1e8>)
 8010bfc:	681b      	ldr	r3, [r3, #0]
 8010bfe:	697a      	ldr	r2, [r7, #20]
 8010c00:	429a      	cmp	r2, r3
 8010c02:	d127      	bne.n	8010c54 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 8010c04:	4b36      	ldr	r3, [pc, #216]	; (8010ce0 <mem_malloc+0x1e8>)
 8010c06:	681b      	ldr	r3, [r3, #0]
 8010c08:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 8010c0a:	e005      	b.n	8010c18 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 8010c0c:	69bb      	ldr	r3, [r7, #24]
 8010c0e:	881b      	ldrh	r3, [r3, #0]
 8010c10:	4618      	mov	r0, r3
 8010c12:	f7ff fc83 	bl	801051c <ptr_to_mem>
 8010c16:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8010c18:	69bb      	ldr	r3, [r7, #24]
 8010c1a:	791b      	ldrb	r3, [r3, #4]
 8010c1c:	2b00      	cmp	r3, #0
 8010c1e:	d004      	beq.n	8010c2a <mem_malloc+0x132>
 8010c20:	4b33      	ldr	r3, [pc, #204]	; (8010cf0 <mem_malloc+0x1f8>)
 8010c22:	681b      	ldr	r3, [r3, #0]
 8010c24:	69ba      	ldr	r2, [r7, #24]
 8010c26:	429a      	cmp	r2, r3
 8010c28:	d1f0      	bne.n	8010c0c <mem_malloc+0x114>
          }
          lfree = cur;
 8010c2a:	4a2d      	ldr	r2, [pc, #180]	; (8010ce0 <mem_malloc+0x1e8>)
 8010c2c:	69bb      	ldr	r3, [r7, #24]
 8010c2e:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8010c30:	4b2b      	ldr	r3, [pc, #172]	; (8010ce0 <mem_malloc+0x1e8>)
 8010c32:	681a      	ldr	r2, [r3, #0]
 8010c34:	4b2e      	ldr	r3, [pc, #184]	; (8010cf0 <mem_malloc+0x1f8>)
 8010c36:	681b      	ldr	r3, [r3, #0]
 8010c38:	429a      	cmp	r2, r3
 8010c3a:	d00b      	beq.n	8010c54 <mem_malloc+0x15c>
 8010c3c:	4b28      	ldr	r3, [pc, #160]	; (8010ce0 <mem_malloc+0x1e8>)
 8010c3e:	681b      	ldr	r3, [r3, #0]
 8010c40:	791b      	ldrb	r3, [r3, #4]
 8010c42:	2b00      	cmp	r3, #0
 8010c44:	d006      	beq.n	8010c54 <mem_malloc+0x15c>
 8010c46:	4b27      	ldr	r3, [pc, #156]	; (8010ce4 <mem_malloc+0x1ec>)
 8010c48:	f240 32b5 	movw	r2, #949	; 0x3b5
 8010c4c:	4929      	ldr	r1, [pc, #164]	; (8010cf4 <mem_malloc+0x1fc>)
 8010c4e:	4827      	ldr	r0, [pc, #156]	; (8010cec <mem_malloc+0x1f4>)
 8010c50:	f00b fd02 	bl	801c658 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 8010c54:	4821      	ldr	r0, [pc, #132]	; (8010cdc <mem_malloc+0x1e4>)
 8010c56:	f00b fc4e 	bl	801c4f6 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8010c5a:	8bba      	ldrh	r2, [r7, #28]
 8010c5c:	697b      	ldr	r3, [r7, #20]
 8010c5e:	4413      	add	r3, r2
 8010c60:	3308      	adds	r3, #8
 8010c62:	4a23      	ldr	r2, [pc, #140]	; (8010cf0 <mem_malloc+0x1f8>)
 8010c64:	6812      	ldr	r2, [r2, #0]
 8010c66:	4293      	cmp	r3, r2
 8010c68:	d906      	bls.n	8010c78 <mem_malloc+0x180>
 8010c6a:	4b1e      	ldr	r3, [pc, #120]	; (8010ce4 <mem_malloc+0x1ec>)
 8010c6c:	f240 32ba 	movw	r2, #954	; 0x3ba
 8010c70:	4921      	ldr	r1, [pc, #132]	; (8010cf8 <mem_malloc+0x200>)
 8010c72:	481e      	ldr	r0, [pc, #120]	; (8010cec <mem_malloc+0x1f4>)
 8010c74:	f00b fcf0 	bl	801c658 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8010c78:	697b      	ldr	r3, [r7, #20]
 8010c7a:	f003 0303 	and.w	r3, r3, #3
 8010c7e:	2b00      	cmp	r3, #0
 8010c80:	d006      	beq.n	8010c90 <mem_malloc+0x198>
 8010c82:	4b18      	ldr	r3, [pc, #96]	; (8010ce4 <mem_malloc+0x1ec>)
 8010c84:	f44f 726f 	mov.w	r2, #956	; 0x3bc
 8010c88:	491c      	ldr	r1, [pc, #112]	; (8010cfc <mem_malloc+0x204>)
 8010c8a:	4818      	ldr	r0, [pc, #96]	; (8010cec <mem_malloc+0x1f4>)
 8010c8c:	f00b fce4 	bl	801c658 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8010c90:	697b      	ldr	r3, [r7, #20]
 8010c92:	f003 0303 	and.w	r3, r3, #3
 8010c96:	2b00      	cmp	r3, #0
 8010c98:	d006      	beq.n	8010ca8 <mem_malloc+0x1b0>
 8010c9a:	4b12      	ldr	r3, [pc, #72]	; (8010ce4 <mem_malloc+0x1ec>)
 8010c9c:	f240 32be 	movw	r2, #958	; 0x3be
 8010ca0:	4917      	ldr	r1, [pc, #92]	; (8010d00 <mem_malloc+0x208>)
 8010ca2:	4812      	ldr	r0, [pc, #72]	; (8010cec <mem_malloc+0x1f4>)
 8010ca4:	f00b fcd8 	bl	801c658 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8010ca8:	697b      	ldr	r3, [r7, #20]
 8010caa:	3308      	adds	r3, #8
 8010cac:	e011      	b.n	8010cd2 <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 8010cae:	8bfb      	ldrh	r3, [r7, #30]
 8010cb0:	4618      	mov	r0, r3
 8010cb2:	f7ff fc33 	bl	801051c <ptr_to_mem>
 8010cb6:	4603      	mov	r3, r0
 8010cb8:	881b      	ldrh	r3, [r3, #0]
 8010cba:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8010cbc:	8bfa      	ldrh	r2, [r7, #30]
 8010cbe:	8bbb      	ldrh	r3, [r7, #28]
 8010cc0:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 8010cc4:	429a      	cmp	r2, r3
 8010cc6:	f4ff af41 	bcc.w	8010b4c <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 8010cca:	4804      	ldr	r0, [pc, #16]	; (8010cdc <mem_malloc+0x1e4>)
 8010ccc:	f00b fc13 	bl	801c4f6 <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8010cd0:	2300      	movs	r3, #0
}
 8010cd2:	4618      	mov	r0, r3
 8010cd4:	3720      	adds	r7, #32
 8010cd6:	46bd      	mov	sp, r7
 8010cd8:	bd80      	pop	{r7, pc}
 8010cda:	bf00      	nop
 8010cdc:	200086e0 	.word	0x200086e0
 8010ce0:	200086e4 	.word	0x200086e4
 8010ce4:	0801da54 	.word	0x0801da54
 8010ce8:	0801dc18 	.word	0x0801dc18
 8010cec:	0801da9c 	.word	0x0801da9c
 8010cf0:	200086dc 	.word	0x200086dc
 8010cf4:	0801dc2c 	.word	0x0801dc2c
 8010cf8:	0801dc48 	.word	0x0801dc48
 8010cfc:	0801dc78 	.word	0x0801dc78
 8010d00:	0801dca8 	.word	0x0801dca8

08010d04 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8010d04:	b480      	push	{r7}
 8010d06:	b085      	sub	sp, #20
 8010d08:	af00      	add	r7, sp, #0
 8010d0a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8010d0c:	687b      	ldr	r3, [r7, #4]
 8010d0e:	689b      	ldr	r3, [r3, #8]
 8010d10:	2200      	movs	r2, #0
 8010d12:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8010d14:	687b      	ldr	r3, [r7, #4]
 8010d16:	685b      	ldr	r3, [r3, #4]
 8010d18:	3303      	adds	r3, #3
 8010d1a:	f023 0303 	bic.w	r3, r3, #3
 8010d1e:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8010d20:	2300      	movs	r3, #0
 8010d22:	60fb      	str	r3, [r7, #12]
 8010d24:	e011      	b.n	8010d4a <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8010d26:	687b      	ldr	r3, [r7, #4]
 8010d28:	689b      	ldr	r3, [r3, #8]
 8010d2a:	681a      	ldr	r2, [r3, #0]
 8010d2c:	68bb      	ldr	r3, [r7, #8]
 8010d2e:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8010d30:	687b      	ldr	r3, [r7, #4]
 8010d32:	689b      	ldr	r3, [r3, #8]
 8010d34:	68ba      	ldr	r2, [r7, #8]
 8010d36:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8010d38:	687b      	ldr	r3, [r7, #4]
 8010d3a:	881b      	ldrh	r3, [r3, #0]
 8010d3c:	461a      	mov	r2, r3
 8010d3e:	68bb      	ldr	r3, [r7, #8]
 8010d40:	4413      	add	r3, r2
 8010d42:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8010d44:	68fb      	ldr	r3, [r7, #12]
 8010d46:	3301      	adds	r3, #1
 8010d48:	60fb      	str	r3, [r7, #12]
 8010d4a:	687b      	ldr	r3, [r7, #4]
 8010d4c:	885b      	ldrh	r3, [r3, #2]
 8010d4e:	461a      	mov	r2, r3
 8010d50:	68fb      	ldr	r3, [r7, #12]
 8010d52:	4293      	cmp	r3, r2
 8010d54:	dbe7      	blt.n	8010d26 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 8010d56:	bf00      	nop
 8010d58:	3714      	adds	r7, #20
 8010d5a:	46bd      	mov	sp, r7
 8010d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d60:	4770      	bx	lr
	...

08010d64 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8010d64:	b580      	push	{r7, lr}
 8010d66:	b082      	sub	sp, #8
 8010d68:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8010d6a:	2300      	movs	r3, #0
 8010d6c:	80fb      	strh	r3, [r7, #6]
 8010d6e:	e009      	b.n	8010d84 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8010d70:	88fb      	ldrh	r3, [r7, #6]
 8010d72:	4a08      	ldr	r2, [pc, #32]	; (8010d94 <memp_init+0x30>)
 8010d74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010d78:	4618      	mov	r0, r3
 8010d7a:	f7ff ffc3 	bl	8010d04 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8010d7e:	88fb      	ldrh	r3, [r7, #6]
 8010d80:	3301      	adds	r3, #1
 8010d82:	80fb      	strh	r3, [r7, #6]
 8010d84:	88fb      	ldrh	r3, [r7, #6]
 8010d86:	2b0c      	cmp	r3, #12
 8010d88:	d9f2      	bls.n	8010d70 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 8010d8a:	bf00      	nop
 8010d8c:	3708      	adds	r7, #8
 8010d8e:	46bd      	mov	sp, r7
 8010d90:	bd80      	pop	{r7, pc}
 8010d92:	bf00      	nop
 8010d94:	08022784 	.word	0x08022784

08010d98 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8010d98:	b580      	push	{r7, lr}
 8010d9a:	b084      	sub	sp, #16
 8010d9c:	af00      	add	r7, sp, #0
 8010d9e:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 8010da0:	f00b fbdc 	bl	801c55c <sys_arch_protect>
 8010da4:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 8010da6:	687b      	ldr	r3, [r7, #4]
 8010da8:	689b      	ldr	r3, [r3, #8]
 8010daa:	681b      	ldr	r3, [r3, #0]
 8010dac:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8010dae:	68bb      	ldr	r3, [r7, #8]
 8010db0:	2b00      	cmp	r3, #0
 8010db2:	d015      	beq.n	8010de0 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8010db4:	687b      	ldr	r3, [r7, #4]
 8010db6:	689b      	ldr	r3, [r3, #8]
 8010db8:	68ba      	ldr	r2, [r7, #8]
 8010dba:	6812      	ldr	r2, [r2, #0]
 8010dbc:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8010dbe:	68bb      	ldr	r3, [r7, #8]
 8010dc0:	f003 0303 	and.w	r3, r3, #3
 8010dc4:	2b00      	cmp	r3, #0
 8010dc6:	d006      	beq.n	8010dd6 <do_memp_malloc_pool+0x3e>
 8010dc8:	4b09      	ldr	r3, [pc, #36]	; (8010df0 <do_memp_malloc_pool+0x58>)
 8010dca:	f240 1219 	movw	r2, #281	; 0x119
 8010dce:	4909      	ldr	r1, [pc, #36]	; (8010df4 <do_memp_malloc_pool+0x5c>)
 8010dd0:	4809      	ldr	r0, [pc, #36]	; (8010df8 <do_memp_malloc_pool+0x60>)
 8010dd2:	f00b fc41 	bl	801c658 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8010dd6:	68f8      	ldr	r0, [r7, #12]
 8010dd8:	f00b fbce 	bl	801c578 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8010ddc:	68bb      	ldr	r3, [r7, #8]
 8010dde:	e003      	b.n	8010de8 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8010de0:	68f8      	ldr	r0, [r7, #12]
 8010de2:	f00b fbc9 	bl	801c578 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 8010de6:	2300      	movs	r3, #0
}
 8010de8:	4618      	mov	r0, r3
 8010dea:	3710      	adds	r7, #16
 8010dec:	46bd      	mov	sp, r7
 8010dee:	bd80      	pop	{r7, pc}
 8010df0:	0801dccc 	.word	0x0801dccc
 8010df4:	0801dcfc 	.word	0x0801dcfc
 8010df8:	0801dd20 	.word	0x0801dd20

08010dfc <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 8010dfc:	b580      	push	{r7, lr}
 8010dfe:	b084      	sub	sp, #16
 8010e00:	af00      	add	r7, sp, #0
 8010e02:	4603      	mov	r3, r0
 8010e04:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8010e06:	79fb      	ldrb	r3, [r7, #7]
 8010e08:	2b0c      	cmp	r3, #12
 8010e0a:	d908      	bls.n	8010e1e <memp_malloc+0x22>
 8010e0c:	4b0a      	ldr	r3, [pc, #40]	; (8010e38 <memp_malloc+0x3c>)
 8010e0e:	f240 1257 	movw	r2, #343	; 0x157
 8010e12:	490a      	ldr	r1, [pc, #40]	; (8010e3c <memp_malloc+0x40>)
 8010e14:	480a      	ldr	r0, [pc, #40]	; (8010e40 <memp_malloc+0x44>)
 8010e16:	f00b fc1f 	bl	801c658 <iprintf>
 8010e1a:	2300      	movs	r3, #0
 8010e1c:	e008      	b.n	8010e30 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 8010e1e:	79fb      	ldrb	r3, [r7, #7]
 8010e20:	4a08      	ldr	r2, [pc, #32]	; (8010e44 <memp_malloc+0x48>)
 8010e22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010e26:	4618      	mov	r0, r3
 8010e28:	f7ff ffb6 	bl	8010d98 <do_memp_malloc_pool>
 8010e2c:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 8010e2e:	68fb      	ldr	r3, [r7, #12]
}
 8010e30:	4618      	mov	r0, r3
 8010e32:	3710      	adds	r7, #16
 8010e34:	46bd      	mov	sp, r7
 8010e36:	bd80      	pop	{r7, pc}
 8010e38:	0801dccc 	.word	0x0801dccc
 8010e3c:	0801dd5c 	.word	0x0801dd5c
 8010e40:	0801dd20 	.word	0x0801dd20
 8010e44:	08022784 	.word	0x08022784

08010e48 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8010e48:	b580      	push	{r7, lr}
 8010e4a:	b084      	sub	sp, #16
 8010e4c:	af00      	add	r7, sp, #0
 8010e4e:	6078      	str	r0, [r7, #4]
 8010e50:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8010e52:	683b      	ldr	r3, [r7, #0]
 8010e54:	f003 0303 	and.w	r3, r3, #3
 8010e58:	2b00      	cmp	r3, #0
 8010e5a:	d006      	beq.n	8010e6a <do_memp_free_pool+0x22>
 8010e5c:	4b0d      	ldr	r3, [pc, #52]	; (8010e94 <do_memp_free_pool+0x4c>)
 8010e5e:	f240 126d 	movw	r2, #365	; 0x16d
 8010e62:	490d      	ldr	r1, [pc, #52]	; (8010e98 <do_memp_free_pool+0x50>)
 8010e64:	480d      	ldr	r0, [pc, #52]	; (8010e9c <do_memp_free_pool+0x54>)
 8010e66:	f00b fbf7 	bl	801c658 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 8010e6a:	683b      	ldr	r3, [r7, #0]
 8010e6c:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 8010e6e:	f00b fb75 	bl	801c55c <sys_arch_protect>
 8010e72:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8010e74:	687b      	ldr	r3, [r7, #4]
 8010e76:	689b      	ldr	r3, [r3, #8]
 8010e78:	681a      	ldr	r2, [r3, #0]
 8010e7a:	68fb      	ldr	r3, [r7, #12]
 8010e7c:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8010e7e:	687b      	ldr	r3, [r7, #4]
 8010e80:	689b      	ldr	r3, [r3, #8]
 8010e82:	68fa      	ldr	r2, [r7, #12]
 8010e84:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 8010e86:	68b8      	ldr	r0, [r7, #8]
 8010e88:	f00b fb76 	bl	801c578 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 8010e8c:	bf00      	nop
 8010e8e:	3710      	adds	r7, #16
 8010e90:	46bd      	mov	sp, r7
 8010e92:	bd80      	pop	{r7, pc}
 8010e94:	0801dccc 	.word	0x0801dccc
 8010e98:	0801dd7c 	.word	0x0801dd7c
 8010e9c:	0801dd20 	.word	0x0801dd20

08010ea0 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8010ea0:	b580      	push	{r7, lr}
 8010ea2:	b082      	sub	sp, #8
 8010ea4:	af00      	add	r7, sp, #0
 8010ea6:	4603      	mov	r3, r0
 8010ea8:	6039      	str	r1, [r7, #0]
 8010eaa:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8010eac:	79fb      	ldrb	r3, [r7, #7]
 8010eae:	2b0c      	cmp	r3, #12
 8010eb0:	d907      	bls.n	8010ec2 <memp_free+0x22>
 8010eb2:	4b0c      	ldr	r3, [pc, #48]	; (8010ee4 <memp_free+0x44>)
 8010eb4:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 8010eb8:	490b      	ldr	r1, [pc, #44]	; (8010ee8 <memp_free+0x48>)
 8010eba:	480c      	ldr	r0, [pc, #48]	; (8010eec <memp_free+0x4c>)
 8010ebc:	f00b fbcc 	bl	801c658 <iprintf>
 8010ec0:	e00c      	b.n	8010edc <memp_free+0x3c>

  if (mem == NULL) {
 8010ec2:	683b      	ldr	r3, [r7, #0]
 8010ec4:	2b00      	cmp	r3, #0
 8010ec6:	d008      	beq.n	8010eda <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8010ec8:	79fb      	ldrb	r3, [r7, #7]
 8010eca:	4a09      	ldr	r2, [pc, #36]	; (8010ef0 <memp_free+0x50>)
 8010ecc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010ed0:	6839      	ldr	r1, [r7, #0]
 8010ed2:	4618      	mov	r0, r3
 8010ed4:	f7ff ffb8 	bl	8010e48 <do_memp_free_pool>
 8010ed8:	e000      	b.n	8010edc <memp_free+0x3c>
    return;
 8010eda:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8010edc:	3708      	adds	r7, #8
 8010ede:	46bd      	mov	sp, r7
 8010ee0:	bd80      	pop	{r7, pc}
 8010ee2:	bf00      	nop
 8010ee4:	0801dccc 	.word	0x0801dccc
 8010ee8:	0801dd9c 	.word	0x0801dd9c
 8010eec:	0801dd20 	.word	0x0801dd20
 8010ef0:	08022784 	.word	0x08022784

08010ef4 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8010ef4:	b480      	push	{r7}
 8010ef6:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8010ef8:	bf00      	nop
 8010efa:	46bd      	mov	sp, r7
 8010efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f00:	4770      	bx	lr
	...

08010f04 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8010f04:	b580      	push	{r7, lr}
 8010f06:	b086      	sub	sp, #24
 8010f08:	af00      	add	r7, sp, #0
 8010f0a:	60f8      	str	r0, [r7, #12]
 8010f0c:	60b9      	str	r1, [r7, #8]
 8010f0e:	607a      	str	r2, [r7, #4]
 8010f10:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8010f12:	68fb      	ldr	r3, [r7, #12]
 8010f14:	2b00      	cmp	r3, #0
 8010f16:	d108      	bne.n	8010f2a <netif_add+0x26>
 8010f18:	4b5b      	ldr	r3, [pc, #364]	; (8011088 <netif_add+0x184>)
 8010f1a:	f240 1227 	movw	r2, #295	; 0x127
 8010f1e:	495b      	ldr	r1, [pc, #364]	; (801108c <netif_add+0x188>)
 8010f20:	485b      	ldr	r0, [pc, #364]	; (8011090 <netif_add+0x18c>)
 8010f22:	f00b fb99 	bl	801c658 <iprintf>
 8010f26:	2300      	movs	r3, #0
 8010f28:	e0a9      	b.n	801107e <netif_add+0x17a>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 8010f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f2c:	2b00      	cmp	r3, #0
 8010f2e:	d108      	bne.n	8010f42 <netif_add+0x3e>
 8010f30:	4b55      	ldr	r3, [pc, #340]	; (8011088 <netif_add+0x184>)
 8010f32:	f44f 7294 	mov.w	r2, #296	; 0x128
 8010f36:	4957      	ldr	r1, [pc, #348]	; (8011094 <netif_add+0x190>)
 8010f38:	4855      	ldr	r0, [pc, #340]	; (8011090 <netif_add+0x18c>)
 8010f3a:	f00b fb8d 	bl	801c658 <iprintf>
 8010f3e:	2300      	movs	r3, #0
 8010f40:	e09d      	b.n	801107e <netif_add+0x17a>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 8010f42:	68bb      	ldr	r3, [r7, #8]
 8010f44:	2b00      	cmp	r3, #0
 8010f46:	d101      	bne.n	8010f4c <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8010f48:	4b53      	ldr	r3, [pc, #332]	; (8011098 <netif_add+0x194>)
 8010f4a:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8010f4c:	687b      	ldr	r3, [r7, #4]
 8010f4e:	2b00      	cmp	r3, #0
 8010f50:	d101      	bne.n	8010f56 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 8010f52:	4b51      	ldr	r3, [pc, #324]	; (8011098 <netif_add+0x194>)
 8010f54:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8010f56:	683b      	ldr	r3, [r7, #0]
 8010f58:	2b00      	cmp	r3, #0
 8010f5a:	d101      	bne.n	8010f60 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8010f5c:	4b4e      	ldr	r3, [pc, #312]	; (8011098 <netif_add+0x194>)
 8010f5e:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8010f60:	68fb      	ldr	r3, [r7, #12]
 8010f62:	2200      	movs	r2, #0
 8010f64:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8010f66:	68fb      	ldr	r3, [r7, #12]
 8010f68:	2200      	movs	r2, #0
 8010f6a:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8010f6c:	68fb      	ldr	r3, [r7, #12]
 8010f6e:	2200      	movs	r2, #0
 8010f70:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 8010f72:	68fb      	ldr	r3, [r7, #12]
 8010f74:	4a49      	ldr	r2, [pc, #292]	; (801109c <netif_add+0x198>)
 8010f76:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8010f78:	68fb      	ldr	r3, [r7, #12]
 8010f7a:	2200      	movs	r2, #0
 8010f7c:	851a      	strh	r2, [r3, #40]	; 0x28
  netif->flags = 0;
 8010f7e:	68fb      	ldr	r3, [r7, #12]
 8010f80:	2200      	movs	r2, #0
 8010f82:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
#ifdef netif_get_client_data
  memset(netif->client_data, 0, sizeof(netif->client_data));
 8010f86:	68fb      	ldr	r3, [r7, #12]
 8010f88:	3324      	adds	r3, #36	; 0x24
 8010f8a:	2204      	movs	r2, #4
 8010f8c:	2100      	movs	r1, #0
 8010f8e:	4618      	mov	r0, r3
 8010f90:	f00b fb59 	bl	801c646 <memset>
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8010f94:	68fb      	ldr	r3, [r7, #12]
 8010f96:	2200      	movs	r2, #0
 8010f98:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8010f9a:	68fb      	ldr	r3, [r7, #12]
 8010f9c:	6a3a      	ldr	r2, [r7, #32]
 8010f9e:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 8010fa0:	4b3f      	ldr	r3, [pc, #252]	; (80110a0 <netif_add+0x19c>)
 8010fa2:	781a      	ldrb	r2, [r3, #0]
 8010fa4:	68fb      	ldr	r3, [r7, #12]
 8010fa6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  netif->input = input;
 8010faa:	68fb      	ldr	r3, [r7, #12]
 8010fac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010fae:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 8010fb0:	683b      	ldr	r3, [r7, #0]
 8010fb2:	687a      	ldr	r2, [r7, #4]
 8010fb4:	68b9      	ldr	r1, [r7, #8]
 8010fb6:	68f8      	ldr	r0, [r7, #12]
 8010fb8:	f000 f914 	bl	80111e4 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 8010fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010fbe:	68f8      	ldr	r0, [r7, #12]
 8010fc0:	4798      	blx	r3
 8010fc2:	4603      	mov	r3, r0
 8010fc4:	2b00      	cmp	r3, #0
 8010fc6:	d001      	beq.n	8010fcc <netif_add+0xc8>
    return NULL;
 8010fc8:	2300      	movs	r3, #0
 8010fca:	e058      	b.n	801107e <netif_add+0x17a>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 8010fcc:	68fb      	ldr	r3, [r7, #12]
 8010fce:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8010fd2:	2bff      	cmp	r3, #255	; 0xff
 8010fd4:	d103      	bne.n	8010fde <netif_add+0xda>
        netif->num = 0;
 8010fd6:	68fb      	ldr	r3, [r7, #12]
 8010fd8:	2200      	movs	r2, #0
 8010fda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }
      num_netifs = 0;
 8010fde:	2300      	movs	r3, #0
 8010fe0:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8010fe2:	4b30      	ldr	r3, [pc, #192]	; (80110a4 <netif_add+0x1a0>)
 8010fe4:	681b      	ldr	r3, [r3, #0]
 8010fe6:	617b      	str	r3, [r7, #20]
 8010fe8:	e02b      	b.n	8011042 <netif_add+0x13e>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8010fea:	697a      	ldr	r2, [r7, #20]
 8010fec:	68fb      	ldr	r3, [r7, #12]
 8010fee:	429a      	cmp	r2, r3
 8010ff0:	d106      	bne.n	8011000 <netif_add+0xfc>
 8010ff2:	4b25      	ldr	r3, [pc, #148]	; (8011088 <netif_add+0x184>)
 8010ff4:	f240 128b 	movw	r2, #395	; 0x18b
 8010ff8:	492b      	ldr	r1, [pc, #172]	; (80110a8 <netif_add+0x1a4>)
 8010ffa:	4825      	ldr	r0, [pc, #148]	; (8011090 <netif_add+0x18c>)
 8010ffc:	f00b fb2c 	bl	801c658 <iprintf>
        num_netifs++;
 8011000:	693b      	ldr	r3, [r7, #16]
 8011002:	3301      	adds	r3, #1
 8011004:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8011006:	693b      	ldr	r3, [r7, #16]
 8011008:	2bff      	cmp	r3, #255	; 0xff
 801100a:	dd06      	ble.n	801101a <netif_add+0x116>
 801100c:	4b1e      	ldr	r3, [pc, #120]	; (8011088 <netif_add+0x184>)
 801100e:	f240 128d 	movw	r2, #397	; 0x18d
 8011012:	4926      	ldr	r1, [pc, #152]	; (80110ac <netif_add+0x1a8>)
 8011014:	481e      	ldr	r0, [pc, #120]	; (8011090 <netif_add+0x18c>)
 8011016:	f00b fb1f 	bl	801c658 <iprintf>
        if (netif2->num == netif->num) {
 801101a:	697b      	ldr	r3, [r7, #20]
 801101c:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 8011020:	68fb      	ldr	r3, [r7, #12]
 8011022:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8011026:	429a      	cmp	r2, r3
 8011028:	d108      	bne.n	801103c <netif_add+0x138>
          netif->num++;
 801102a:	68fb      	ldr	r3, [r7, #12]
 801102c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8011030:	3301      	adds	r3, #1
 8011032:	b2da      	uxtb	r2, r3
 8011034:	68fb      	ldr	r3, [r7, #12]
 8011036:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          break;
 801103a:	e005      	b.n	8011048 <netif_add+0x144>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 801103c:	697b      	ldr	r3, [r7, #20]
 801103e:	681b      	ldr	r3, [r3, #0]
 8011040:	617b      	str	r3, [r7, #20]
 8011042:	697b      	ldr	r3, [r7, #20]
 8011044:	2b00      	cmp	r3, #0
 8011046:	d1d0      	bne.n	8010fea <netif_add+0xe6>
        }
      }
    } while (netif2 != NULL);
 8011048:	697b      	ldr	r3, [r7, #20]
 801104a:	2b00      	cmp	r3, #0
 801104c:	d1be      	bne.n	8010fcc <netif_add+0xc8>
  }
  if (netif->num == 254) {
 801104e:	68fb      	ldr	r3, [r7, #12]
 8011050:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8011054:	2bfe      	cmp	r3, #254	; 0xfe
 8011056:	d103      	bne.n	8011060 <netif_add+0x15c>
    netif_num = 0;
 8011058:	4b11      	ldr	r3, [pc, #68]	; (80110a0 <netif_add+0x19c>)
 801105a:	2200      	movs	r2, #0
 801105c:	701a      	strb	r2, [r3, #0]
 801105e:	e006      	b.n	801106e <netif_add+0x16a>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 8011060:	68fb      	ldr	r3, [r7, #12]
 8011062:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8011066:	3301      	adds	r3, #1
 8011068:	b2da      	uxtb	r2, r3
 801106a:	4b0d      	ldr	r3, [pc, #52]	; (80110a0 <netif_add+0x19c>)
 801106c:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 801106e:	4b0d      	ldr	r3, [pc, #52]	; (80110a4 <netif_add+0x1a0>)
 8011070:	681a      	ldr	r2, [r3, #0]
 8011072:	68fb      	ldr	r3, [r7, #12]
 8011074:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8011076:	4a0b      	ldr	r2, [pc, #44]	; (80110a4 <netif_add+0x1a0>)
 8011078:	68fb      	ldr	r3, [r7, #12]
 801107a:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 801107c:	68fb      	ldr	r3, [r7, #12]
}
 801107e:	4618      	mov	r0, r3
 8011080:	3718      	adds	r7, #24
 8011082:	46bd      	mov	sp, r7
 8011084:	bd80      	pop	{r7, pc}
 8011086:	bf00      	nop
 8011088:	0801ddb8 	.word	0x0801ddb8
 801108c:	0801de4c 	.word	0x0801de4c
 8011090:	0801de08 	.word	0x0801de08
 8011094:	0801de68 	.word	0x0801de68
 8011098:	08022808 	.word	0x08022808
 801109c:	080114c7 	.word	0x080114c7
 80110a0:	2000871c 	.word	0x2000871c
 80110a4:	2000f7e0 	.word	0x2000f7e0
 80110a8:	0801de8c 	.word	0x0801de8c
 80110ac:	0801dea0 	.word	0x0801dea0

080110b0 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80110b0:	b580      	push	{r7, lr}
 80110b2:	b082      	sub	sp, #8
 80110b4:	af00      	add	r7, sp, #0
 80110b6:	6078      	str	r0, [r7, #4]
 80110b8:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 80110ba:	6839      	ldr	r1, [r7, #0]
 80110bc:	6878      	ldr	r0, [r7, #4]
 80110be:	f002 fb81 	bl	80137c4 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 80110c2:	6839      	ldr	r1, [r7, #0]
 80110c4:	6878      	ldr	r0, [r7, #4]
 80110c6:	f006 ffa1 	bl	801800c <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 80110ca:	bf00      	nop
 80110cc:	3708      	adds	r7, #8
 80110ce:	46bd      	mov	sp, r7
 80110d0:	bd80      	pop	{r7, pc}
	...

080110d4 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 80110d4:	b580      	push	{r7, lr}
 80110d6:	b086      	sub	sp, #24
 80110d8:	af00      	add	r7, sp, #0
 80110da:	60f8      	str	r0, [r7, #12]
 80110dc:	60b9      	str	r1, [r7, #8]
 80110de:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 80110e0:	68bb      	ldr	r3, [r7, #8]
 80110e2:	2b00      	cmp	r3, #0
 80110e4:	d106      	bne.n	80110f4 <netif_do_set_ipaddr+0x20>
 80110e6:	4b1d      	ldr	r3, [pc, #116]	; (801115c <netif_do_set_ipaddr+0x88>)
 80110e8:	f240 12cb 	movw	r2, #459	; 0x1cb
 80110ec:	491c      	ldr	r1, [pc, #112]	; (8011160 <netif_do_set_ipaddr+0x8c>)
 80110ee:	481d      	ldr	r0, [pc, #116]	; (8011164 <netif_do_set_ipaddr+0x90>)
 80110f0:	f00b fab2 	bl	801c658 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 80110f4:	687b      	ldr	r3, [r7, #4]
 80110f6:	2b00      	cmp	r3, #0
 80110f8:	d106      	bne.n	8011108 <netif_do_set_ipaddr+0x34>
 80110fa:	4b18      	ldr	r3, [pc, #96]	; (801115c <netif_do_set_ipaddr+0x88>)
 80110fc:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 8011100:	4917      	ldr	r1, [pc, #92]	; (8011160 <netif_do_set_ipaddr+0x8c>)
 8011102:	4818      	ldr	r0, [pc, #96]	; (8011164 <netif_do_set_ipaddr+0x90>)
 8011104:	f00b faa8 	bl	801c658 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 8011108:	68bb      	ldr	r3, [r7, #8]
 801110a:	681a      	ldr	r2, [r3, #0]
 801110c:	68fb      	ldr	r3, [r7, #12]
 801110e:	3304      	adds	r3, #4
 8011110:	681b      	ldr	r3, [r3, #0]
 8011112:	429a      	cmp	r2, r3
 8011114:	d01c      	beq.n	8011150 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 8011116:	68bb      	ldr	r3, [r7, #8]
 8011118:	681b      	ldr	r3, [r3, #0]
 801111a:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 801111c:	68fb      	ldr	r3, [r7, #12]
 801111e:	3304      	adds	r3, #4
 8011120:	681a      	ldr	r2, [r3, #0]
 8011122:	687b      	ldr	r3, [r7, #4]
 8011124:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 8011126:	f107 0314 	add.w	r3, r7, #20
 801112a:	4619      	mov	r1, r3
 801112c:	6878      	ldr	r0, [r7, #4]
 801112e:	f7ff ffbf 	bl	80110b0 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8011132:	68bb      	ldr	r3, [r7, #8]
 8011134:	2b00      	cmp	r3, #0
 8011136:	d002      	beq.n	801113e <netif_do_set_ipaddr+0x6a>
 8011138:	68bb      	ldr	r3, [r7, #8]
 801113a:	681b      	ldr	r3, [r3, #0]
 801113c:	e000      	b.n	8011140 <netif_do_set_ipaddr+0x6c>
 801113e:	2300      	movs	r3, #0
 8011140:	68fa      	ldr	r2, [r7, #12]
 8011142:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8011144:	2101      	movs	r1, #1
 8011146:	68f8      	ldr	r0, [r7, #12]
 8011148:	f000 f8d2 	bl	80112f0 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 801114c:	2301      	movs	r3, #1
 801114e:	e000      	b.n	8011152 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8011150:	2300      	movs	r3, #0
}
 8011152:	4618      	mov	r0, r3
 8011154:	3718      	adds	r7, #24
 8011156:	46bd      	mov	sp, r7
 8011158:	bd80      	pop	{r7, pc}
 801115a:	bf00      	nop
 801115c:	0801ddb8 	.word	0x0801ddb8
 8011160:	0801ded0 	.word	0x0801ded0
 8011164:	0801de08 	.word	0x0801de08

08011168 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8011168:	b480      	push	{r7}
 801116a:	b085      	sub	sp, #20
 801116c:	af00      	add	r7, sp, #0
 801116e:	60f8      	str	r0, [r7, #12]
 8011170:	60b9      	str	r1, [r7, #8]
 8011172:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8011174:	68bb      	ldr	r3, [r7, #8]
 8011176:	681a      	ldr	r2, [r3, #0]
 8011178:	68fb      	ldr	r3, [r7, #12]
 801117a:	3308      	adds	r3, #8
 801117c:	681b      	ldr	r3, [r3, #0]
 801117e:	429a      	cmp	r2, r3
 8011180:	d00a      	beq.n	8011198 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8011182:	68bb      	ldr	r3, [r7, #8]
 8011184:	2b00      	cmp	r3, #0
 8011186:	d002      	beq.n	801118e <netif_do_set_netmask+0x26>
 8011188:	68bb      	ldr	r3, [r7, #8]
 801118a:	681b      	ldr	r3, [r3, #0]
 801118c:	e000      	b.n	8011190 <netif_do_set_netmask+0x28>
 801118e:	2300      	movs	r3, #0
 8011190:	68fa      	ldr	r2, [r7, #12]
 8011192:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8011194:	2301      	movs	r3, #1
 8011196:	e000      	b.n	801119a <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8011198:	2300      	movs	r3, #0
}
 801119a:	4618      	mov	r0, r3
 801119c:	3714      	adds	r7, #20
 801119e:	46bd      	mov	sp, r7
 80111a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111a4:	4770      	bx	lr

080111a6 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 80111a6:	b480      	push	{r7}
 80111a8:	b085      	sub	sp, #20
 80111aa:	af00      	add	r7, sp, #0
 80111ac:	60f8      	str	r0, [r7, #12]
 80111ae:	60b9      	str	r1, [r7, #8]
 80111b0:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 80111b2:	68bb      	ldr	r3, [r7, #8]
 80111b4:	681a      	ldr	r2, [r3, #0]
 80111b6:	68fb      	ldr	r3, [r7, #12]
 80111b8:	330c      	adds	r3, #12
 80111ba:	681b      	ldr	r3, [r3, #0]
 80111bc:	429a      	cmp	r2, r3
 80111be:	d00a      	beq.n	80111d6 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 80111c0:	68bb      	ldr	r3, [r7, #8]
 80111c2:	2b00      	cmp	r3, #0
 80111c4:	d002      	beq.n	80111cc <netif_do_set_gw+0x26>
 80111c6:	68bb      	ldr	r3, [r7, #8]
 80111c8:	681b      	ldr	r3, [r3, #0]
 80111ca:	e000      	b.n	80111ce <netif_do_set_gw+0x28>
 80111cc:	2300      	movs	r3, #0
 80111ce:	68fa      	ldr	r2, [r7, #12]
 80111d0:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 80111d2:	2301      	movs	r3, #1
 80111d4:	e000      	b.n	80111d8 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 80111d6:	2300      	movs	r3, #0
}
 80111d8:	4618      	mov	r0, r3
 80111da:	3714      	adds	r7, #20
 80111dc:	46bd      	mov	sp, r7
 80111de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111e2:	4770      	bx	lr

080111e4 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 80111e4:	b580      	push	{r7, lr}
 80111e6:	b088      	sub	sp, #32
 80111e8:	af00      	add	r7, sp, #0
 80111ea:	60f8      	str	r0, [r7, #12]
 80111ec:	60b9      	str	r1, [r7, #8]
 80111ee:	607a      	str	r2, [r7, #4]
 80111f0:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 80111f2:	2300      	movs	r3, #0
 80111f4:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 80111f6:	2300      	movs	r3, #0
 80111f8:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80111fa:	68bb      	ldr	r3, [r7, #8]
 80111fc:	2b00      	cmp	r3, #0
 80111fe:	d101      	bne.n	8011204 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 8011200:	4b1c      	ldr	r3, [pc, #112]	; (8011274 <netif_set_addr+0x90>)
 8011202:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8011204:	687b      	ldr	r3, [r7, #4]
 8011206:	2b00      	cmp	r3, #0
 8011208:	d101      	bne.n	801120e <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 801120a:	4b1a      	ldr	r3, [pc, #104]	; (8011274 <netif_set_addr+0x90>)
 801120c:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 801120e:	683b      	ldr	r3, [r7, #0]
 8011210:	2b00      	cmp	r3, #0
 8011212:	d101      	bne.n	8011218 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8011214:	4b17      	ldr	r3, [pc, #92]	; (8011274 <netif_set_addr+0x90>)
 8011216:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8011218:	68bb      	ldr	r3, [r7, #8]
 801121a:	2b00      	cmp	r3, #0
 801121c:	d003      	beq.n	8011226 <netif_set_addr+0x42>
 801121e:	68bb      	ldr	r3, [r7, #8]
 8011220:	681b      	ldr	r3, [r3, #0]
 8011222:	2b00      	cmp	r3, #0
 8011224:	d101      	bne.n	801122a <netif_set_addr+0x46>
 8011226:	2301      	movs	r3, #1
 8011228:	e000      	b.n	801122c <netif_set_addr+0x48>
 801122a:	2300      	movs	r3, #0
 801122c:	617b      	str	r3, [r7, #20]
  if (remove) {
 801122e:	697b      	ldr	r3, [r7, #20]
 8011230:	2b00      	cmp	r3, #0
 8011232:	d006      	beq.n	8011242 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8011234:	f107 0310 	add.w	r3, r7, #16
 8011238:	461a      	mov	r2, r3
 801123a:	68b9      	ldr	r1, [r7, #8]
 801123c:	68f8      	ldr	r0, [r7, #12]
 801123e:	f7ff ff49 	bl	80110d4 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 8011242:	69fa      	ldr	r2, [r7, #28]
 8011244:	6879      	ldr	r1, [r7, #4]
 8011246:	68f8      	ldr	r0, [r7, #12]
 8011248:	f7ff ff8e 	bl	8011168 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 801124c:	69ba      	ldr	r2, [r7, #24]
 801124e:	6839      	ldr	r1, [r7, #0]
 8011250:	68f8      	ldr	r0, [r7, #12]
 8011252:	f7ff ffa8 	bl	80111a6 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8011256:	697b      	ldr	r3, [r7, #20]
 8011258:	2b00      	cmp	r3, #0
 801125a:	d106      	bne.n	801126a <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 801125c:	f107 0310 	add.w	r3, r7, #16
 8011260:	461a      	mov	r2, r3
 8011262:	68b9      	ldr	r1, [r7, #8]
 8011264:	68f8      	ldr	r0, [r7, #12]
 8011266:	f7ff ff35 	bl	80110d4 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 801126a:	bf00      	nop
 801126c:	3720      	adds	r7, #32
 801126e:	46bd      	mov	sp, r7
 8011270:	bd80      	pop	{r7, pc}
 8011272:	bf00      	nop
 8011274:	08022808 	.word	0x08022808

08011278 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8011278:	b480      	push	{r7}
 801127a:	b083      	sub	sp, #12
 801127c:	af00      	add	r7, sp, #0
 801127e:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8011280:	4a04      	ldr	r2, [pc, #16]	; (8011294 <netif_set_default+0x1c>)
 8011282:	687b      	ldr	r3, [r7, #4]
 8011284:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8011286:	bf00      	nop
 8011288:	370c      	adds	r7, #12
 801128a:	46bd      	mov	sp, r7
 801128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011290:	4770      	bx	lr
 8011292:	bf00      	nop
 8011294:	2000f7e4 	.word	0x2000f7e4

08011298 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8011298:	b580      	push	{r7, lr}
 801129a:	b082      	sub	sp, #8
 801129c:	af00      	add	r7, sp, #0
 801129e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 80112a0:	687b      	ldr	r3, [r7, #4]
 80112a2:	2b00      	cmp	r3, #0
 80112a4:	d107      	bne.n	80112b6 <netif_set_up+0x1e>
 80112a6:	4b0f      	ldr	r3, [pc, #60]	; (80112e4 <netif_set_up+0x4c>)
 80112a8:	f44f 7254 	mov.w	r2, #848	; 0x350
 80112ac:	490e      	ldr	r1, [pc, #56]	; (80112e8 <netif_set_up+0x50>)
 80112ae:	480f      	ldr	r0, [pc, #60]	; (80112ec <netif_set_up+0x54>)
 80112b0:	f00b f9d2 	bl	801c658 <iprintf>
 80112b4:	e013      	b.n	80112de <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 80112b6:	687b      	ldr	r3, [r7, #4]
 80112b8:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80112bc:	f003 0301 	and.w	r3, r3, #1
 80112c0:	2b00      	cmp	r3, #0
 80112c2:	d10c      	bne.n	80112de <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 80112c4:	687b      	ldr	r3, [r7, #4]
 80112c6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80112ca:	f043 0301 	orr.w	r3, r3, #1
 80112ce:	b2da      	uxtb	r2, r3
 80112d0:	687b      	ldr	r3, [r7, #4]
 80112d2:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 80112d6:	2103      	movs	r1, #3
 80112d8:	6878      	ldr	r0, [r7, #4]
 80112da:	f000 f809 	bl	80112f0 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 80112de:	3708      	adds	r7, #8
 80112e0:	46bd      	mov	sp, r7
 80112e2:	bd80      	pop	{r7, pc}
 80112e4:	0801ddb8 	.word	0x0801ddb8
 80112e8:	0801df40 	.word	0x0801df40
 80112ec:	0801de08 	.word	0x0801de08

080112f0 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 80112f0:	b580      	push	{r7, lr}
 80112f2:	b082      	sub	sp, #8
 80112f4:	af00      	add	r7, sp, #0
 80112f6:	6078      	str	r0, [r7, #4]
 80112f8:	460b      	mov	r3, r1
 80112fa:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 80112fc:	687b      	ldr	r3, [r7, #4]
 80112fe:	2b00      	cmp	r3, #0
 8011300:	d106      	bne.n	8011310 <netif_issue_reports+0x20>
 8011302:	4b18      	ldr	r3, [pc, #96]	; (8011364 <netif_issue_reports+0x74>)
 8011304:	f240 326d 	movw	r2, #877	; 0x36d
 8011308:	4917      	ldr	r1, [pc, #92]	; (8011368 <netif_issue_reports+0x78>)
 801130a:	4818      	ldr	r0, [pc, #96]	; (801136c <netif_issue_reports+0x7c>)
 801130c:	f00b f9a4 	bl	801c658 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8011310:	687b      	ldr	r3, [r7, #4]
 8011312:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8011316:	f003 0304 	and.w	r3, r3, #4
 801131a:	2b00      	cmp	r3, #0
 801131c:	d01e      	beq.n	801135c <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 801131e:	687b      	ldr	r3, [r7, #4]
 8011320:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8011324:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8011328:	2b00      	cmp	r3, #0
 801132a:	d017      	beq.n	801135c <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 801132c:	78fb      	ldrb	r3, [r7, #3]
 801132e:	f003 0301 	and.w	r3, r3, #1
 8011332:	2b00      	cmp	r3, #0
 8011334:	d013      	beq.n	801135e <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8011336:	687b      	ldr	r3, [r7, #4]
 8011338:	3304      	adds	r3, #4
 801133a:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 801133c:	2b00      	cmp	r3, #0
 801133e:	d00e      	beq.n	801135e <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8011340:	687b      	ldr	r3, [r7, #4]
 8011342:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8011346:	f003 0308 	and.w	r3, r3, #8
 801134a:	2b00      	cmp	r3, #0
 801134c:	d007      	beq.n	801135e <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 801134e:	687b      	ldr	r3, [r7, #4]
 8011350:	3304      	adds	r3, #4
 8011352:	4619      	mov	r1, r3
 8011354:	6878      	ldr	r0, [r7, #4]
 8011356:	f009 fc6b 	bl	801ac30 <etharp_request>
 801135a:	e000      	b.n	801135e <netif_issue_reports+0x6e>
    return;
 801135c:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 801135e:	3708      	adds	r7, #8
 8011360:	46bd      	mov	sp, r7
 8011362:	bd80      	pop	{r7, pc}
 8011364:	0801ddb8 	.word	0x0801ddb8
 8011368:	0801df5c 	.word	0x0801df5c
 801136c:	0801de08 	.word	0x0801de08

08011370 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8011370:	b580      	push	{r7, lr}
 8011372:	b082      	sub	sp, #8
 8011374:	af00      	add	r7, sp, #0
 8011376:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8011378:	687b      	ldr	r3, [r7, #4]
 801137a:	2b00      	cmp	r3, #0
 801137c:	d107      	bne.n	801138e <netif_set_down+0x1e>
 801137e:	4b12      	ldr	r3, [pc, #72]	; (80113c8 <netif_set_down+0x58>)
 8011380:	f240 329b 	movw	r2, #923	; 0x39b
 8011384:	4911      	ldr	r1, [pc, #68]	; (80113cc <netif_set_down+0x5c>)
 8011386:	4812      	ldr	r0, [pc, #72]	; (80113d0 <netif_set_down+0x60>)
 8011388:	f00b f966 	bl	801c658 <iprintf>
 801138c:	e019      	b.n	80113c2 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 801138e:	687b      	ldr	r3, [r7, #4]
 8011390:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8011394:	f003 0301 	and.w	r3, r3, #1
 8011398:	2b00      	cmp	r3, #0
 801139a:	d012      	beq.n	80113c2 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 801139c:	687b      	ldr	r3, [r7, #4]
 801139e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80113a2:	f023 0301 	bic.w	r3, r3, #1
 80113a6:	b2da      	uxtb	r2, r3
 80113a8:	687b      	ldr	r3, [r7, #4]
 80113aa:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 80113ae:	687b      	ldr	r3, [r7, #4]
 80113b0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80113b4:	f003 0308 	and.w	r3, r3, #8
 80113b8:	2b00      	cmp	r3, #0
 80113ba:	d002      	beq.n	80113c2 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 80113bc:	6878      	ldr	r0, [r7, #4]
 80113be:	f008 fff1 	bl	801a3a4 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 80113c2:	3708      	adds	r7, #8
 80113c4:	46bd      	mov	sp, r7
 80113c6:	bd80      	pop	{r7, pc}
 80113c8:	0801ddb8 	.word	0x0801ddb8
 80113cc:	0801df80 	.word	0x0801df80
 80113d0:	0801de08 	.word	0x0801de08

080113d4 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 80113d4:	b580      	push	{r7, lr}
 80113d6:	b082      	sub	sp, #8
 80113d8:	af00      	add	r7, sp, #0
 80113da:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 80113dc:	687b      	ldr	r3, [r7, #4]
 80113de:	2b00      	cmp	r3, #0
 80113e0:	d107      	bne.n	80113f2 <netif_set_link_up+0x1e>
 80113e2:	4b15      	ldr	r3, [pc, #84]	; (8011438 <netif_set_link_up+0x64>)
 80113e4:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 80113e8:	4914      	ldr	r1, [pc, #80]	; (801143c <netif_set_link_up+0x68>)
 80113ea:	4815      	ldr	r0, [pc, #84]	; (8011440 <netif_set_link_up+0x6c>)
 80113ec:	f00b f934 	bl	801c658 <iprintf>
 80113f0:	e01e      	b.n	8011430 <netif_set_link_up+0x5c>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 80113f2:	687b      	ldr	r3, [r7, #4]
 80113f4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80113f8:	f003 0304 	and.w	r3, r3, #4
 80113fc:	2b00      	cmp	r3, #0
 80113fe:	d117      	bne.n	8011430 <netif_set_link_up+0x5c>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 8011400:	687b      	ldr	r3, [r7, #4]
 8011402:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8011406:	f043 0304 	orr.w	r3, r3, #4
 801140a:	b2da      	uxtb	r2, r3
 801140c:	687b      	ldr	r3, [r7, #4]
 801140e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

#if LWIP_DHCP
    dhcp_network_changed(netif);
 8011412:	6878      	ldr	r0, [r7, #4]
 8011414:	f007 fa26 	bl	8018864 <dhcp_network_changed>

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8011418:	2103      	movs	r1, #3
 801141a:	6878      	ldr	r0, [r7, #4]
 801141c:	f7ff ff68 	bl	80112f0 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 8011420:	687b      	ldr	r3, [r7, #4]
 8011422:	69db      	ldr	r3, [r3, #28]
 8011424:	2b00      	cmp	r3, #0
 8011426:	d003      	beq.n	8011430 <netif_set_link_up+0x5c>
 8011428:	687b      	ldr	r3, [r7, #4]
 801142a:	69db      	ldr	r3, [r3, #28]
 801142c:	6878      	ldr	r0, [r7, #4]
 801142e:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8011430:	3708      	adds	r7, #8
 8011432:	46bd      	mov	sp, r7
 8011434:	bd80      	pop	{r7, pc}
 8011436:	bf00      	nop
 8011438:	0801ddb8 	.word	0x0801ddb8
 801143c:	0801dfa0 	.word	0x0801dfa0
 8011440:	0801de08 	.word	0x0801de08

08011444 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 8011444:	b580      	push	{r7, lr}
 8011446:	b082      	sub	sp, #8
 8011448:	af00      	add	r7, sp, #0
 801144a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 801144c:	687b      	ldr	r3, [r7, #4]
 801144e:	2b00      	cmp	r3, #0
 8011450:	d107      	bne.n	8011462 <netif_set_link_down+0x1e>
 8011452:	4b11      	ldr	r3, [pc, #68]	; (8011498 <netif_set_link_down+0x54>)
 8011454:	f240 4206 	movw	r2, #1030	; 0x406
 8011458:	4910      	ldr	r1, [pc, #64]	; (801149c <netif_set_link_down+0x58>)
 801145a:	4811      	ldr	r0, [pc, #68]	; (80114a0 <netif_set_link_down+0x5c>)
 801145c:	f00b f8fc 	bl	801c658 <iprintf>
 8011460:	e017      	b.n	8011492 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8011462:	687b      	ldr	r3, [r7, #4]
 8011464:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8011468:	f003 0304 	and.w	r3, r3, #4
 801146c:	2b00      	cmp	r3, #0
 801146e:	d010      	beq.n	8011492 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8011470:	687b      	ldr	r3, [r7, #4]
 8011472:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8011476:	f023 0304 	bic.w	r3, r3, #4
 801147a:	b2da      	uxtb	r2, r3
 801147c:	687b      	ldr	r3, [r7, #4]
 801147e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    NETIF_LINK_CALLBACK(netif);
 8011482:	687b      	ldr	r3, [r7, #4]
 8011484:	69db      	ldr	r3, [r3, #28]
 8011486:	2b00      	cmp	r3, #0
 8011488:	d003      	beq.n	8011492 <netif_set_link_down+0x4e>
 801148a:	687b      	ldr	r3, [r7, #4]
 801148c:	69db      	ldr	r3, [r3, #28]
 801148e:	6878      	ldr	r0, [r7, #4]
 8011490:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8011492:	3708      	adds	r7, #8
 8011494:	46bd      	mov	sp, r7
 8011496:	bd80      	pop	{r7, pc}
 8011498:	0801ddb8 	.word	0x0801ddb8
 801149c:	0801dfc4 	.word	0x0801dfc4
 80114a0:	0801de08 	.word	0x0801de08

080114a4 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 80114a4:	b480      	push	{r7}
 80114a6:	b083      	sub	sp, #12
 80114a8:	af00      	add	r7, sp, #0
 80114aa:	6078      	str	r0, [r7, #4]
 80114ac:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 80114ae:	687b      	ldr	r3, [r7, #4]
 80114b0:	2b00      	cmp	r3, #0
 80114b2:	d002      	beq.n	80114ba <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 80114b4:	687b      	ldr	r3, [r7, #4]
 80114b6:	683a      	ldr	r2, [r7, #0]
 80114b8:	61da      	str	r2, [r3, #28]
  }
}
 80114ba:	bf00      	nop
 80114bc:	370c      	adds	r7, #12
 80114be:	46bd      	mov	sp, r7
 80114c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114c4:	4770      	bx	lr

080114c6 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 80114c6:	b480      	push	{r7}
 80114c8:	b085      	sub	sp, #20
 80114ca:	af00      	add	r7, sp, #0
 80114cc:	60f8      	str	r0, [r7, #12]
 80114ce:	60b9      	str	r1, [r7, #8]
 80114d0:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 80114d2:	f06f 030b 	mvn.w	r3, #11
}
 80114d6:	4618      	mov	r0, r3
 80114d8:	3714      	adds	r7, #20
 80114da:	46bd      	mov	sp, r7
 80114dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114e0:	4770      	bx	lr
	...

080114e4 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 80114e4:	b480      	push	{r7}
 80114e6:	b085      	sub	sp, #20
 80114e8:	af00      	add	r7, sp, #0
 80114ea:	4603      	mov	r3, r0
 80114ec:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 80114ee:	79fb      	ldrb	r3, [r7, #7]
 80114f0:	2b00      	cmp	r3, #0
 80114f2:	d013      	beq.n	801151c <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 80114f4:	4b0d      	ldr	r3, [pc, #52]	; (801152c <netif_get_by_index+0x48>)
 80114f6:	681b      	ldr	r3, [r3, #0]
 80114f8:	60fb      	str	r3, [r7, #12]
 80114fa:	e00c      	b.n	8011516 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 80114fc:	68fb      	ldr	r3, [r7, #12]
 80114fe:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8011502:	3301      	adds	r3, #1
 8011504:	b2db      	uxtb	r3, r3
 8011506:	79fa      	ldrb	r2, [r7, #7]
 8011508:	429a      	cmp	r2, r3
 801150a:	d101      	bne.n	8011510 <netif_get_by_index+0x2c>
        return netif; /* found! */
 801150c:	68fb      	ldr	r3, [r7, #12]
 801150e:	e006      	b.n	801151e <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8011510:	68fb      	ldr	r3, [r7, #12]
 8011512:	681b      	ldr	r3, [r3, #0]
 8011514:	60fb      	str	r3, [r7, #12]
 8011516:	68fb      	ldr	r3, [r7, #12]
 8011518:	2b00      	cmp	r3, #0
 801151a:	d1ef      	bne.n	80114fc <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 801151c:	2300      	movs	r3, #0
}
 801151e:	4618      	mov	r0, r3
 8011520:	3714      	adds	r7, #20
 8011522:	46bd      	mov	sp, r7
 8011524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011528:	4770      	bx	lr
 801152a:	bf00      	nop
 801152c:	2000f7e0 	.word	0x2000f7e0

08011530 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8011530:	b580      	push	{r7, lr}
 8011532:	b082      	sub	sp, #8
 8011534:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8011536:	f00b f811 	bl	801c55c <sys_arch_protect>
 801153a:	6038      	str	r0, [r7, #0]
 801153c:	4b0d      	ldr	r3, [pc, #52]	; (8011574 <pbuf_free_ooseq+0x44>)
 801153e:	2200      	movs	r2, #0
 8011540:	701a      	strb	r2, [r3, #0]
 8011542:	6838      	ldr	r0, [r7, #0]
 8011544:	f00b f818 	bl	801c578 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8011548:	4b0b      	ldr	r3, [pc, #44]	; (8011578 <pbuf_free_ooseq+0x48>)
 801154a:	681b      	ldr	r3, [r3, #0]
 801154c:	607b      	str	r3, [r7, #4]
 801154e:	e00a      	b.n	8011566 <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 8011550:	687b      	ldr	r3, [r7, #4]
 8011552:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011554:	2b00      	cmp	r3, #0
 8011556:	d003      	beq.n	8011560 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8011558:	6878      	ldr	r0, [r7, #4]
 801155a:	f002 f971 	bl	8013840 <tcp_free_ooseq>
      return;
 801155e:	e005      	b.n	801156c <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8011560:	687b      	ldr	r3, [r7, #4]
 8011562:	68db      	ldr	r3, [r3, #12]
 8011564:	607b      	str	r3, [r7, #4]
 8011566:	687b      	ldr	r3, [r7, #4]
 8011568:	2b00      	cmp	r3, #0
 801156a:	d1f1      	bne.n	8011550 <pbuf_free_ooseq+0x20>
    }
  }
}
 801156c:	3708      	adds	r7, #8
 801156e:	46bd      	mov	sp, r7
 8011570:	bd80      	pop	{r7, pc}
 8011572:	bf00      	nop
 8011574:	2000f7e8 	.word	0x2000f7e8
 8011578:	2000f7f0 	.word	0x2000f7f0

0801157c <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 801157c:	b580      	push	{r7, lr}
 801157e:	b082      	sub	sp, #8
 8011580:	af00      	add	r7, sp, #0
 8011582:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 8011584:	f7ff ffd4 	bl	8011530 <pbuf_free_ooseq>
}
 8011588:	bf00      	nop
 801158a:	3708      	adds	r7, #8
 801158c:	46bd      	mov	sp, r7
 801158e:	bd80      	pop	{r7, pc}

08011590 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8011590:	b580      	push	{r7, lr}
 8011592:	b082      	sub	sp, #8
 8011594:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 8011596:	f00a ffe1 	bl	801c55c <sys_arch_protect>
 801159a:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 801159c:	4b0f      	ldr	r3, [pc, #60]	; (80115dc <pbuf_pool_is_empty+0x4c>)
 801159e:	781b      	ldrb	r3, [r3, #0]
 80115a0:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 80115a2:	4b0e      	ldr	r3, [pc, #56]	; (80115dc <pbuf_pool_is_empty+0x4c>)
 80115a4:	2201      	movs	r2, #1
 80115a6:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 80115a8:	6878      	ldr	r0, [r7, #4]
 80115aa:	f00a ffe5 	bl	801c578 <sys_arch_unprotect>

  if (!queued) {
 80115ae:	78fb      	ldrb	r3, [r7, #3]
 80115b0:	2b00      	cmp	r3, #0
 80115b2:	d10f      	bne.n	80115d4 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 80115b4:	2100      	movs	r1, #0
 80115b6:	480a      	ldr	r0, [pc, #40]	; (80115e0 <pbuf_pool_is_empty+0x50>)
 80115b8:	f7fe fee0 	bl	801037c <tcpip_try_callback>
 80115bc:	4603      	mov	r3, r0
 80115be:	2b00      	cmp	r3, #0
 80115c0:	d008      	beq.n	80115d4 <pbuf_pool_is_empty+0x44>
 80115c2:	f00a ffcb 	bl	801c55c <sys_arch_protect>
 80115c6:	6078      	str	r0, [r7, #4]
 80115c8:	4b04      	ldr	r3, [pc, #16]	; (80115dc <pbuf_pool_is_empty+0x4c>)
 80115ca:	2200      	movs	r2, #0
 80115cc:	701a      	strb	r2, [r3, #0]
 80115ce:	6878      	ldr	r0, [r7, #4]
 80115d0:	f00a ffd2 	bl	801c578 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 80115d4:	bf00      	nop
 80115d6:	3708      	adds	r7, #8
 80115d8:	46bd      	mov	sp, r7
 80115da:	bd80      	pop	{r7, pc}
 80115dc:	2000f7e8 	.word	0x2000f7e8
 80115e0:	0801157d 	.word	0x0801157d

080115e4 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 80115e4:	b480      	push	{r7}
 80115e6:	b085      	sub	sp, #20
 80115e8:	af00      	add	r7, sp, #0
 80115ea:	60f8      	str	r0, [r7, #12]
 80115ec:	60b9      	str	r1, [r7, #8]
 80115ee:	4611      	mov	r1, r2
 80115f0:	461a      	mov	r2, r3
 80115f2:	460b      	mov	r3, r1
 80115f4:	80fb      	strh	r3, [r7, #6]
 80115f6:	4613      	mov	r3, r2
 80115f8:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 80115fa:	68fb      	ldr	r3, [r7, #12]
 80115fc:	2200      	movs	r2, #0
 80115fe:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8011600:	68fb      	ldr	r3, [r7, #12]
 8011602:	68ba      	ldr	r2, [r7, #8]
 8011604:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 8011606:	68fb      	ldr	r3, [r7, #12]
 8011608:	88fa      	ldrh	r2, [r7, #6]
 801160a:	811a      	strh	r2, [r3, #8]
  p->len = len;
 801160c:	68fb      	ldr	r3, [r7, #12]
 801160e:	88ba      	ldrh	r2, [r7, #4]
 8011610:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 8011612:	8b3b      	ldrh	r3, [r7, #24]
 8011614:	b2da      	uxtb	r2, r3
 8011616:	68fb      	ldr	r3, [r7, #12]
 8011618:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 801161a:	68fb      	ldr	r3, [r7, #12]
 801161c:	7f3a      	ldrb	r2, [r7, #28]
 801161e:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8011620:	68fb      	ldr	r3, [r7, #12]
 8011622:	2201      	movs	r2, #1
 8011624:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 8011626:	68fb      	ldr	r3, [r7, #12]
 8011628:	2200      	movs	r2, #0
 801162a:	73da      	strb	r2, [r3, #15]
}
 801162c:	bf00      	nop
 801162e:	3714      	adds	r7, #20
 8011630:	46bd      	mov	sp, r7
 8011632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011636:	4770      	bx	lr

08011638 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8011638:	b580      	push	{r7, lr}
 801163a:	b08c      	sub	sp, #48	; 0x30
 801163c:	af02      	add	r7, sp, #8
 801163e:	4603      	mov	r3, r0
 8011640:	71fb      	strb	r3, [r7, #7]
 8011642:	460b      	mov	r3, r1
 8011644:	80bb      	strh	r3, [r7, #4]
 8011646:	4613      	mov	r3, r2
 8011648:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 801164a:	79fb      	ldrb	r3, [r7, #7]
 801164c:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 801164e:	887b      	ldrh	r3, [r7, #2]
 8011650:	2b41      	cmp	r3, #65	; 0x41
 8011652:	d00b      	beq.n	801166c <pbuf_alloc+0x34>
 8011654:	2b41      	cmp	r3, #65	; 0x41
 8011656:	dc02      	bgt.n	801165e <pbuf_alloc+0x26>
 8011658:	2b01      	cmp	r3, #1
 801165a:	d007      	beq.n	801166c <pbuf_alloc+0x34>
 801165c:	e0c2      	b.n	80117e4 <pbuf_alloc+0x1ac>
 801165e:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8011662:	d00b      	beq.n	801167c <pbuf_alloc+0x44>
 8011664:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8011668:	d070      	beq.n	801174c <pbuf_alloc+0x114>
 801166a:	e0bb      	b.n	80117e4 <pbuf_alloc+0x1ac>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 801166c:	887a      	ldrh	r2, [r7, #2]
 801166e:	88bb      	ldrh	r3, [r7, #4]
 8011670:	4619      	mov	r1, r3
 8011672:	2000      	movs	r0, #0
 8011674:	f000 f8d2 	bl	801181c <pbuf_alloc_reference>
 8011678:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 801167a:	e0bd      	b.n	80117f8 <pbuf_alloc+0x1c0>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 801167c:	2300      	movs	r3, #0
 801167e:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 8011680:	2300      	movs	r3, #0
 8011682:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8011684:	88bb      	ldrh	r3, [r7, #4]
 8011686:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8011688:	200c      	movs	r0, #12
 801168a:	f7ff fbb7 	bl	8010dfc <memp_malloc>
 801168e:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8011690:	693b      	ldr	r3, [r7, #16]
 8011692:	2b00      	cmp	r3, #0
 8011694:	d109      	bne.n	80116aa <pbuf_alloc+0x72>
          PBUF_POOL_IS_EMPTY();
 8011696:	f7ff ff7b 	bl	8011590 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 801169a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801169c:	2b00      	cmp	r3, #0
 801169e:	d002      	beq.n	80116a6 <pbuf_alloc+0x6e>
            pbuf_free(p);
 80116a0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80116a2:	f000 faa9 	bl	8011bf8 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 80116a6:	2300      	movs	r3, #0
 80116a8:	e0a7      	b.n	80117fa <pbuf_alloc+0x1c2>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 80116aa:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80116ac:	3303      	adds	r3, #3
 80116ae:	b29b      	uxth	r3, r3
 80116b0:	f023 0303 	bic.w	r3, r3, #3
 80116b4:	b29b      	uxth	r3, r3
 80116b6:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
 80116ba:	b29b      	uxth	r3, r3
 80116bc:	8b7a      	ldrh	r2, [r7, #26]
 80116be:	4293      	cmp	r3, r2
 80116c0:	bf28      	it	cs
 80116c2:	4613      	movcs	r3, r2
 80116c4:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 80116c6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80116c8:	3310      	adds	r3, #16
 80116ca:	693a      	ldr	r2, [r7, #16]
 80116cc:	4413      	add	r3, r2
 80116ce:	3303      	adds	r3, #3
 80116d0:	f023 0303 	bic.w	r3, r3, #3
 80116d4:	4618      	mov	r0, r3
 80116d6:	89f9      	ldrh	r1, [r7, #14]
 80116d8:	8b7a      	ldrh	r2, [r7, #26]
 80116da:	2300      	movs	r3, #0
 80116dc:	9301      	str	r3, [sp, #4]
 80116de:	887b      	ldrh	r3, [r7, #2]
 80116e0:	9300      	str	r3, [sp, #0]
 80116e2:	460b      	mov	r3, r1
 80116e4:	4601      	mov	r1, r0
 80116e6:	6938      	ldr	r0, [r7, #16]
 80116e8:	f7ff ff7c 	bl	80115e4 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 80116ec:	693b      	ldr	r3, [r7, #16]
 80116ee:	685b      	ldr	r3, [r3, #4]
 80116f0:	f003 0303 	and.w	r3, r3, #3
 80116f4:	2b00      	cmp	r3, #0
 80116f6:	d006      	beq.n	8011706 <pbuf_alloc+0xce>
 80116f8:	4b42      	ldr	r3, [pc, #264]	; (8011804 <pbuf_alloc+0x1cc>)
 80116fa:	f240 1201 	movw	r2, #257	; 0x101
 80116fe:	4942      	ldr	r1, [pc, #264]	; (8011808 <pbuf_alloc+0x1d0>)
 8011700:	4842      	ldr	r0, [pc, #264]	; (801180c <pbuf_alloc+0x1d4>)
 8011702:	f00a ffa9 	bl	801c658 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 8011706:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011708:	3303      	adds	r3, #3
 801170a:	f023 0303 	bic.w	r3, r3, #3
 801170e:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 8011712:	d106      	bne.n	8011722 <pbuf_alloc+0xea>
 8011714:	4b3b      	ldr	r3, [pc, #236]	; (8011804 <pbuf_alloc+0x1cc>)
 8011716:	f240 1203 	movw	r2, #259	; 0x103
 801171a:	493d      	ldr	r1, [pc, #244]	; (8011810 <pbuf_alloc+0x1d8>)
 801171c:	483b      	ldr	r0, [pc, #236]	; (801180c <pbuf_alloc+0x1d4>)
 801171e:	f00a ff9b 	bl	801c658 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8011722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011724:	2b00      	cmp	r3, #0
 8011726:	d102      	bne.n	801172e <pbuf_alloc+0xf6>
          /* allocated head of pbuf chain (into p) */
          p = q;
 8011728:	693b      	ldr	r3, [r7, #16]
 801172a:	627b      	str	r3, [r7, #36]	; 0x24
 801172c:	e002      	b.n	8011734 <pbuf_alloc+0xfc>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 801172e:	69fb      	ldr	r3, [r7, #28]
 8011730:	693a      	ldr	r2, [r7, #16]
 8011732:	601a      	str	r2, [r3, #0]
        }
        last = q;
 8011734:	693b      	ldr	r3, [r7, #16]
 8011736:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 8011738:	8b7a      	ldrh	r2, [r7, #26]
 801173a:	89fb      	ldrh	r3, [r7, #14]
 801173c:	1ad3      	subs	r3, r2, r3
 801173e:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8011740:	2300      	movs	r3, #0
 8011742:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 8011744:	8b7b      	ldrh	r3, [r7, #26]
 8011746:	2b00      	cmp	r3, #0
 8011748:	d19e      	bne.n	8011688 <pbuf_alloc+0x50>
      break;
 801174a:	e055      	b.n	80117f8 <pbuf_alloc+0x1c0>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 801174c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801174e:	3303      	adds	r3, #3
 8011750:	b29b      	uxth	r3, r3
 8011752:	f023 0303 	bic.w	r3, r3, #3
 8011756:	b29a      	uxth	r2, r3
 8011758:	88bb      	ldrh	r3, [r7, #4]
 801175a:	3303      	adds	r3, #3
 801175c:	b29b      	uxth	r3, r3
 801175e:	f023 0303 	bic.w	r3, r3, #3
 8011762:	b29b      	uxth	r3, r3
 8011764:	4413      	add	r3, r2
 8011766:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8011768:	8b3b      	ldrh	r3, [r7, #24]
 801176a:	3310      	adds	r3, #16
 801176c:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 801176e:	8b3a      	ldrh	r2, [r7, #24]
 8011770:	88bb      	ldrh	r3, [r7, #4]
 8011772:	3303      	adds	r3, #3
 8011774:	f023 0303 	bic.w	r3, r3, #3
 8011778:	429a      	cmp	r2, r3
 801177a:	d306      	bcc.n	801178a <pbuf_alloc+0x152>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 801177c:	8afa      	ldrh	r2, [r7, #22]
 801177e:	88bb      	ldrh	r3, [r7, #4]
 8011780:	3303      	adds	r3, #3
 8011782:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8011786:	429a      	cmp	r2, r3
 8011788:	d201      	bcs.n	801178e <pbuf_alloc+0x156>
        return NULL;
 801178a:	2300      	movs	r3, #0
 801178c:	e035      	b.n	80117fa <pbuf_alloc+0x1c2>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 801178e:	8afb      	ldrh	r3, [r7, #22]
 8011790:	4618      	mov	r0, r3
 8011792:	f7ff f9b1 	bl	8010af8 <mem_malloc>
 8011796:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 8011798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801179a:	2b00      	cmp	r3, #0
 801179c:	d101      	bne.n	80117a2 <pbuf_alloc+0x16a>
        return NULL;
 801179e:	2300      	movs	r3, #0
 80117a0:	e02b      	b.n	80117fa <pbuf_alloc+0x1c2>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 80117a2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80117a4:	3310      	adds	r3, #16
 80117a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80117a8:	4413      	add	r3, r2
 80117aa:	3303      	adds	r3, #3
 80117ac:	f023 0303 	bic.w	r3, r3, #3
 80117b0:	4618      	mov	r0, r3
 80117b2:	88b9      	ldrh	r1, [r7, #4]
 80117b4:	88ba      	ldrh	r2, [r7, #4]
 80117b6:	2300      	movs	r3, #0
 80117b8:	9301      	str	r3, [sp, #4]
 80117ba:	887b      	ldrh	r3, [r7, #2]
 80117bc:	9300      	str	r3, [sp, #0]
 80117be:	460b      	mov	r3, r1
 80117c0:	4601      	mov	r1, r0
 80117c2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80117c4:	f7ff ff0e 	bl	80115e4 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 80117c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80117ca:	685b      	ldr	r3, [r3, #4]
 80117cc:	f003 0303 	and.w	r3, r3, #3
 80117d0:	2b00      	cmp	r3, #0
 80117d2:	d010      	beq.n	80117f6 <pbuf_alloc+0x1be>
 80117d4:	4b0b      	ldr	r3, [pc, #44]	; (8011804 <pbuf_alloc+0x1cc>)
 80117d6:	f240 1223 	movw	r2, #291	; 0x123
 80117da:	490e      	ldr	r1, [pc, #56]	; (8011814 <pbuf_alloc+0x1dc>)
 80117dc:	480b      	ldr	r0, [pc, #44]	; (801180c <pbuf_alloc+0x1d4>)
 80117de:	f00a ff3b 	bl	801c658 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 80117e2:	e008      	b.n	80117f6 <pbuf_alloc+0x1be>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 80117e4:	4b07      	ldr	r3, [pc, #28]	; (8011804 <pbuf_alloc+0x1cc>)
 80117e6:	f240 1227 	movw	r2, #295	; 0x127
 80117ea:	490b      	ldr	r1, [pc, #44]	; (8011818 <pbuf_alloc+0x1e0>)
 80117ec:	4807      	ldr	r0, [pc, #28]	; (801180c <pbuf_alloc+0x1d4>)
 80117ee:	f00a ff33 	bl	801c658 <iprintf>
      return NULL;
 80117f2:	2300      	movs	r3, #0
 80117f4:	e001      	b.n	80117fa <pbuf_alloc+0x1c2>
      break;
 80117f6:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 80117f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80117fa:	4618      	mov	r0, r3
 80117fc:	3728      	adds	r7, #40	; 0x28
 80117fe:	46bd      	mov	sp, r7
 8011800:	bd80      	pop	{r7, pc}
 8011802:	bf00      	nop
 8011804:	0801dfe8 	.word	0x0801dfe8
 8011808:	0801e018 	.word	0x0801e018
 801180c:	0801e048 	.word	0x0801e048
 8011810:	0801e070 	.word	0x0801e070
 8011814:	0801e0a4 	.word	0x0801e0a4
 8011818:	0801e0d0 	.word	0x0801e0d0

0801181c <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 801181c:	b580      	push	{r7, lr}
 801181e:	b086      	sub	sp, #24
 8011820:	af02      	add	r7, sp, #8
 8011822:	6078      	str	r0, [r7, #4]
 8011824:	460b      	mov	r3, r1
 8011826:	807b      	strh	r3, [r7, #2]
 8011828:	4613      	mov	r3, r2
 801182a:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 801182c:	883b      	ldrh	r3, [r7, #0]
 801182e:	2b41      	cmp	r3, #65	; 0x41
 8011830:	d009      	beq.n	8011846 <pbuf_alloc_reference+0x2a>
 8011832:	883b      	ldrh	r3, [r7, #0]
 8011834:	2b01      	cmp	r3, #1
 8011836:	d006      	beq.n	8011846 <pbuf_alloc_reference+0x2a>
 8011838:	4b0f      	ldr	r3, [pc, #60]	; (8011878 <pbuf_alloc_reference+0x5c>)
 801183a:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 801183e:	490f      	ldr	r1, [pc, #60]	; (801187c <pbuf_alloc_reference+0x60>)
 8011840:	480f      	ldr	r0, [pc, #60]	; (8011880 <pbuf_alloc_reference+0x64>)
 8011842:	f00a ff09 	bl	801c658 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8011846:	200b      	movs	r0, #11
 8011848:	f7ff fad8 	bl	8010dfc <memp_malloc>
 801184c:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 801184e:	68fb      	ldr	r3, [r7, #12]
 8011850:	2b00      	cmp	r3, #0
 8011852:	d101      	bne.n	8011858 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8011854:	2300      	movs	r3, #0
 8011856:	e00b      	b.n	8011870 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8011858:	8879      	ldrh	r1, [r7, #2]
 801185a:	887a      	ldrh	r2, [r7, #2]
 801185c:	2300      	movs	r3, #0
 801185e:	9301      	str	r3, [sp, #4]
 8011860:	883b      	ldrh	r3, [r7, #0]
 8011862:	9300      	str	r3, [sp, #0]
 8011864:	460b      	mov	r3, r1
 8011866:	6879      	ldr	r1, [r7, #4]
 8011868:	68f8      	ldr	r0, [r7, #12]
 801186a:	f7ff febb 	bl	80115e4 <pbuf_init_alloced_pbuf>
  return p;
 801186e:	68fb      	ldr	r3, [r7, #12]
}
 8011870:	4618      	mov	r0, r3
 8011872:	3710      	adds	r7, #16
 8011874:	46bd      	mov	sp, r7
 8011876:	bd80      	pop	{r7, pc}
 8011878:	0801dfe8 	.word	0x0801dfe8
 801187c:	0801e0ec 	.word	0x0801e0ec
 8011880:	0801e048 	.word	0x0801e048

08011884 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8011884:	b580      	push	{r7, lr}
 8011886:	b088      	sub	sp, #32
 8011888:	af02      	add	r7, sp, #8
 801188a:	607b      	str	r3, [r7, #4]
 801188c:	4603      	mov	r3, r0
 801188e:	73fb      	strb	r3, [r7, #15]
 8011890:	460b      	mov	r3, r1
 8011892:	81bb      	strh	r3, [r7, #12]
 8011894:	4613      	mov	r3, r2
 8011896:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8011898:	7bfb      	ldrb	r3, [r7, #15]
 801189a:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 801189c:	8a7b      	ldrh	r3, [r7, #18]
 801189e:	3303      	adds	r3, #3
 80118a0:	f023 0203 	bic.w	r2, r3, #3
 80118a4:	89bb      	ldrh	r3, [r7, #12]
 80118a6:	441a      	add	r2, r3
 80118a8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80118aa:	429a      	cmp	r2, r3
 80118ac:	d901      	bls.n	80118b2 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 80118ae:	2300      	movs	r3, #0
 80118b0:	e018      	b.n	80118e4 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 80118b2:	6a3b      	ldr	r3, [r7, #32]
 80118b4:	2b00      	cmp	r3, #0
 80118b6:	d007      	beq.n	80118c8 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 80118b8:	8a7b      	ldrh	r3, [r7, #18]
 80118ba:	3303      	adds	r3, #3
 80118bc:	f023 0303 	bic.w	r3, r3, #3
 80118c0:	6a3a      	ldr	r2, [r7, #32]
 80118c2:	4413      	add	r3, r2
 80118c4:	617b      	str	r3, [r7, #20]
 80118c6:	e001      	b.n	80118cc <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 80118c8:	2300      	movs	r3, #0
 80118ca:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 80118cc:	6878      	ldr	r0, [r7, #4]
 80118ce:	89b9      	ldrh	r1, [r7, #12]
 80118d0:	89ba      	ldrh	r2, [r7, #12]
 80118d2:	2302      	movs	r3, #2
 80118d4:	9301      	str	r3, [sp, #4]
 80118d6:	897b      	ldrh	r3, [r7, #10]
 80118d8:	9300      	str	r3, [sp, #0]
 80118da:	460b      	mov	r3, r1
 80118dc:	6979      	ldr	r1, [r7, #20]
 80118de:	f7ff fe81 	bl	80115e4 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 80118e2:	687b      	ldr	r3, [r7, #4]
}
 80118e4:	4618      	mov	r0, r3
 80118e6:	3718      	adds	r7, #24
 80118e8:	46bd      	mov	sp, r7
 80118ea:	bd80      	pop	{r7, pc}

080118ec <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 80118ec:	b580      	push	{r7, lr}
 80118ee:	b084      	sub	sp, #16
 80118f0:	af00      	add	r7, sp, #0
 80118f2:	6078      	str	r0, [r7, #4]
 80118f4:	460b      	mov	r3, r1
 80118f6:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 80118f8:	687b      	ldr	r3, [r7, #4]
 80118fa:	2b00      	cmp	r3, #0
 80118fc:	d106      	bne.n	801190c <pbuf_realloc+0x20>
 80118fe:	4b3a      	ldr	r3, [pc, #232]	; (80119e8 <pbuf_realloc+0xfc>)
 8011900:	f44f 72cc 	mov.w	r2, #408	; 0x198
 8011904:	4939      	ldr	r1, [pc, #228]	; (80119ec <pbuf_realloc+0x100>)
 8011906:	483a      	ldr	r0, [pc, #232]	; (80119f0 <pbuf_realloc+0x104>)
 8011908:	f00a fea6 	bl	801c658 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 801190c:	687b      	ldr	r3, [r7, #4]
 801190e:	891b      	ldrh	r3, [r3, #8]
 8011910:	887a      	ldrh	r2, [r7, #2]
 8011912:	429a      	cmp	r2, r3
 8011914:	d264      	bcs.n	80119e0 <pbuf_realloc+0xf4>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 8011916:	687b      	ldr	r3, [r7, #4]
 8011918:	891a      	ldrh	r2, [r3, #8]
 801191a:	887b      	ldrh	r3, [r7, #2]
 801191c:	1ad3      	subs	r3, r2, r3
 801191e:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8011920:	887b      	ldrh	r3, [r7, #2]
 8011922:	817b      	strh	r3, [r7, #10]
  q = p;
 8011924:	687b      	ldr	r3, [r7, #4]
 8011926:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8011928:	e018      	b.n	801195c <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 801192a:	68fb      	ldr	r3, [r7, #12]
 801192c:	895b      	ldrh	r3, [r3, #10]
 801192e:	897a      	ldrh	r2, [r7, #10]
 8011930:	1ad3      	subs	r3, r2, r3
 8011932:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8011934:	68fb      	ldr	r3, [r7, #12]
 8011936:	891a      	ldrh	r2, [r3, #8]
 8011938:	893b      	ldrh	r3, [r7, #8]
 801193a:	1ad3      	subs	r3, r2, r3
 801193c:	b29a      	uxth	r2, r3
 801193e:	68fb      	ldr	r3, [r7, #12]
 8011940:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8011942:	68fb      	ldr	r3, [r7, #12]
 8011944:	681b      	ldr	r3, [r3, #0]
 8011946:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8011948:	68fb      	ldr	r3, [r7, #12]
 801194a:	2b00      	cmp	r3, #0
 801194c:	d106      	bne.n	801195c <pbuf_realloc+0x70>
 801194e:	4b26      	ldr	r3, [pc, #152]	; (80119e8 <pbuf_realloc+0xfc>)
 8011950:	f240 12af 	movw	r2, #431	; 0x1af
 8011954:	4927      	ldr	r1, [pc, #156]	; (80119f4 <pbuf_realloc+0x108>)
 8011956:	4826      	ldr	r0, [pc, #152]	; (80119f0 <pbuf_realloc+0x104>)
 8011958:	f00a fe7e 	bl	801c658 <iprintf>
  while (rem_len > q->len) {
 801195c:	68fb      	ldr	r3, [r7, #12]
 801195e:	895b      	ldrh	r3, [r3, #10]
 8011960:	897a      	ldrh	r2, [r7, #10]
 8011962:	429a      	cmp	r2, r3
 8011964:	d8e1      	bhi.n	801192a <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8011966:	68fb      	ldr	r3, [r7, #12]
 8011968:	7b1b      	ldrb	r3, [r3, #12]
 801196a:	f003 030f 	and.w	r3, r3, #15
 801196e:	2b00      	cmp	r3, #0
 8011970:	d122      	bne.n	80119b8 <pbuf_realloc+0xcc>
 8011972:	68fb      	ldr	r3, [r7, #12]
 8011974:	895b      	ldrh	r3, [r3, #10]
 8011976:	897a      	ldrh	r2, [r7, #10]
 8011978:	429a      	cmp	r2, r3
 801197a:	d01d      	beq.n	80119b8 <pbuf_realloc+0xcc>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 801197c:	68fb      	ldr	r3, [r7, #12]
 801197e:	7b5b      	ldrb	r3, [r3, #13]
 8011980:	f003 0302 	and.w	r3, r3, #2
 8011984:	2b00      	cmp	r3, #0
 8011986:	d117      	bne.n	80119b8 <pbuf_realloc+0xcc>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8011988:	68fb      	ldr	r3, [r7, #12]
 801198a:	685b      	ldr	r3, [r3, #4]
 801198c:	461a      	mov	r2, r3
 801198e:	68fb      	ldr	r3, [r7, #12]
 8011990:	1ad3      	subs	r3, r2, r3
 8011992:	b29a      	uxth	r2, r3
 8011994:	897b      	ldrh	r3, [r7, #10]
 8011996:	4413      	add	r3, r2
 8011998:	b29b      	uxth	r3, r3
 801199a:	4619      	mov	r1, r3
 801199c:	68f8      	ldr	r0, [r7, #12]
 801199e:	f7fe ffa1 	bl	80108e4 <mem_trim>
 80119a2:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 80119a4:	68fb      	ldr	r3, [r7, #12]
 80119a6:	2b00      	cmp	r3, #0
 80119a8:	d106      	bne.n	80119b8 <pbuf_realloc+0xcc>
 80119aa:	4b0f      	ldr	r3, [pc, #60]	; (80119e8 <pbuf_realloc+0xfc>)
 80119ac:	f240 12bd 	movw	r2, #445	; 0x1bd
 80119b0:	4911      	ldr	r1, [pc, #68]	; (80119f8 <pbuf_realloc+0x10c>)
 80119b2:	480f      	ldr	r0, [pc, #60]	; (80119f0 <pbuf_realloc+0x104>)
 80119b4:	f00a fe50 	bl	801c658 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 80119b8:	68fb      	ldr	r3, [r7, #12]
 80119ba:	897a      	ldrh	r2, [r7, #10]
 80119bc:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 80119be:	68fb      	ldr	r3, [r7, #12]
 80119c0:	895a      	ldrh	r2, [r3, #10]
 80119c2:	68fb      	ldr	r3, [r7, #12]
 80119c4:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 80119c6:	68fb      	ldr	r3, [r7, #12]
 80119c8:	681b      	ldr	r3, [r3, #0]
 80119ca:	2b00      	cmp	r3, #0
 80119cc:	d004      	beq.n	80119d8 <pbuf_realloc+0xec>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 80119ce:	68fb      	ldr	r3, [r7, #12]
 80119d0:	681b      	ldr	r3, [r3, #0]
 80119d2:	4618      	mov	r0, r3
 80119d4:	f000 f910 	bl	8011bf8 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 80119d8:	68fb      	ldr	r3, [r7, #12]
 80119da:	2200      	movs	r2, #0
 80119dc:	601a      	str	r2, [r3, #0]
 80119de:	e000      	b.n	80119e2 <pbuf_realloc+0xf6>
    return;
 80119e0:	bf00      	nop

}
 80119e2:	3710      	adds	r7, #16
 80119e4:	46bd      	mov	sp, r7
 80119e6:	bd80      	pop	{r7, pc}
 80119e8:	0801dfe8 	.word	0x0801dfe8
 80119ec:	0801e100 	.word	0x0801e100
 80119f0:	0801e048 	.word	0x0801e048
 80119f4:	0801e118 	.word	0x0801e118
 80119f8:	0801e130 	.word	0x0801e130

080119fc <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 80119fc:	b580      	push	{r7, lr}
 80119fe:	b086      	sub	sp, #24
 8011a00:	af00      	add	r7, sp, #0
 8011a02:	60f8      	str	r0, [r7, #12]
 8011a04:	60b9      	str	r1, [r7, #8]
 8011a06:	4613      	mov	r3, r2
 8011a08:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8011a0a:	68fb      	ldr	r3, [r7, #12]
 8011a0c:	2b00      	cmp	r3, #0
 8011a0e:	d106      	bne.n	8011a1e <pbuf_add_header_impl+0x22>
 8011a10:	4b2b      	ldr	r3, [pc, #172]	; (8011ac0 <pbuf_add_header_impl+0xc4>)
 8011a12:	f240 12df 	movw	r2, #479	; 0x1df
 8011a16:	492b      	ldr	r1, [pc, #172]	; (8011ac4 <pbuf_add_header_impl+0xc8>)
 8011a18:	482b      	ldr	r0, [pc, #172]	; (8011ac8 <pbuf_add_header_impl+0xcc>)
 8011a1a:	f00a fe1d 	bl	801c658 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8011a1e:	68fb      	ldr	r3, [r7, #12]
 8011a20:	2b00      	cmp	r3, #0
 8011a22:	d003      	beq.n	8011a2c <pbuf_add_header_impl+0x30>
 8011a24:	68bb      	ldr	r3, [r7, #8]
 8011a26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011a2a:	d301      	bcc.n	8011a30 <pbuf_add_header_impl+0x34>
    return 1;
 8011a2c:	2301      	movs	r3, #1
 8011a2e:	e043      	b.n	8011ab8 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8011a30:	68bb      	ldr	r3, [r7, #8]
 8011a32:	2b00      	cmp	r3, #0
 8011a34:	d101      	bne.n	8011a3a <pbuf_add_header_impl+0x3e>
    return 0;
 8011a36:	2300      	movs	r3, #0
 8011a38:	e03e      	b.n	8011ab8 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 8011a3a:	68bb      	ldr	r3, [r7, #8]
 8011a3c:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8011a3e:	68fb      	ldr	r3, [r7, #12]
 8011a40:	891a      	ldrh	r2, [r3, #8]
 8011a42:	8a7b      	ldrh	r3, [r7, #18]
 8011a44:	4413      	add	r3, r2
 8011a46:	b29b      	uxth	r3, r3
 8011a48:	8a7a      	ldrh	r2, [r7, #18]
 8011a4a:	429a      	cmp	r2, r3
 8011a4c:	d901      	bls.n	8011a52 <pbuf_add_header_impl+0x56>
    return 1;
 8011a4e:	2301      	movs	r3, #1
 8011a50:	e032      	b.n	8011ab8 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 8011a52:	68fb      	ldr	r3, [r7, #12]
 8011a54:	7b1b      	ldrb	r3, [r3, #12]
 8011a56:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8011a58:	8a3b      	ldrh	r3, [r7, #16]
 8011a5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011a5e:	2b00      	cmp	r3, #0
 8011a60:	d00c      	beq.n	8011a7c <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8011a62:	68fb      	ldr	r3, [r7, #12]
 8011a64:	685a      	ldr	r2, [r3, #4]
 8011a66:	68bb      	ldr	r3, [r7, #8]
 8011a68:	425b      	negs	r3, r3
 8011a6a:	4413      	add	r3, r2
 8011a6c:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8011a6e:	68fb      	ldr	r3, [r7, #12]
 8011a70:	3310      	adds	r3, #16
 8011a72:	697a      	ldr	r2, [r7, #20]
 8011a74:	429a      	cmp	r2, r3
 8011a76:	d20d      	bcs.n	8011a94 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8011a78:	2301      	movs	r3, #1
 8011a7a:	e01d      	b.n	8011ab8 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8011a7c:	79fb      	ldrb	r3, [r7, #7]
 8011a7e:	2b00      	cmp	r3, #0
 8011a80:	d006      	beq.n	8011a90 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8011a82:	68fb      	ldr	r3, [r7, #12]
 8011a84:	685a      	ldr	r2, [r3, #4]
 8011a86:	68bb      	ldr	r3, [r7, #8]
 8011a88:	425b      	negs	r3, r3
 8011a8a:	4413      	add	r3, r2
 8011a8c:	617b      	str	r3, [r7, #20]
 8011a8e:	e001      	b.n	8011a94 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8011a90:	2301      	movs	r3, #1
 8011a92:	e011      	b.n	8011ab8 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8011a94:	68fb      	ldr	r3, [r7, #12]
 8011a96:	697a      	ldr	r2, [r7, #20]
 8011a98:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8011a9a:	68fb      	ldr	r3, [r7, #12]
 8011a9c:	895a      	ldrh	r2, [r3, #10]
 8011a9e:	8a7b      	ldrh	r3, [r7, #18]
 8011aa0:	4413      	add	r3, r2
 8011aa2:	b29a      	uxth	r2, r3
 8011aa4:	68fb      	ldr	r3, [r7, #12]
 8011aa6:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8011aa8:	68fb      	ldr	r3, [r7, #12]
 8011aaa:	891a      	ldrh	r2, [r3, #8]
 8011aac:	8a7b      	ldrh	r3, [r7, #18]
 8011aae:	4413      	add	r3, r2
 8011ab0:	b29a      	uxth	r2, r3
 8011ab2:	68fb      	ldr	r3, [r7, #12]
 8011ab4:	811a      	strh	r2, [r3, #8]


  return 0;
 8011ab6:	2300      	movs	r3, #0
}
 8011ab8:	4618      	mov	r0, r3
 8011aba:	3718      	adds	r7, #24
 8011abc:	46bd      	mov	sp, r7
 8011abe:	bd80      	pop	{r7, pc}
 8011ac0:	0801dfe8 	.word	0x0801dfe8
 8011ac4:	0801e14c 	.word	0x0801e14c
 8011ac8:	0801e048 	.word	0x0801e048

08011acc <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 8011acc:	b580      	push	{r7, lr}
 8011ace:	b082      	sub	sp, #8
 8011ad0:	af00      	add	r7, sp, #0
 8011ad2:	6078      	str	r0, [r7, #4]
 8011ad4:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 8011ad6:	2200      	movs	r2, #0
 8011ad8:	6839      	ldr	r1, [r7, #0]
 8011ada:	6878      	ldr	r0, [r7, #4]
 8011adc:	f7ff ff8e 	bl	80119fc <pbuf_add_header_impl>
 8011ae0:	4603      	mov	r3, r0
}
 8011ae2:	4618      	mov	r0, r3
 8011ae4:	3708      	adds	r7, #8
 8011ae6:	46bd      	mov	sp, r7
 8011ae8:	bd80      	pop	{r7, pc}
	...

08011aec <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 8011aec:	b580      	push	{r7, lr}
 8011aee:	b084      	sub	sp, #16
 8011af0:	af00      	add	r7, sp, #0
 8011af2:	6078      	str	r0, [r7, #4]
 8011af4:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8011af6:	687b      	ldr	r3, [r7, #4]
 8011af8:	2b00      	cmp	r3, #0
 8011afa:	d106      	bne.n	8011b0a <pbuf_remove_header+0x1e>
 8011afc:	4b20      	ldr	r3, [pc, #128]	; (8011b80 <pbuf_remove_header+0x94>)
 8011afe:	f240 224b 	movw	r2, #587	; 0x24b
 8011b02:	4920      	ldr	r1, [pc, #128]	; (8011b84 <pbuf_remove_header+0x98>)
 8011b04:	4820      	ldr	r0, [pc, #128]	; (8011b88 <pbuf_remove_header+0x9c>)
 8011b06:	f00a fda7 	bl	801c658 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 8011b0a:	687b      	ldr	r3, [r7, #4]
 8011b0c:	2b00      	cmp	r3, #0
 8011b0e:	d003      	beq.n	8011b18 <pbuf_remove_header+0x2c>
 8011b10:	683b      	ldr	r3, [r7, #0]
 8011b12:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011b16:	d301      	bcc.n	8011b1c <pbuf_remove_header+0x30>
    return 1;
 8011b18:	2301      	movs	r3, #1
 8011b1a:	e02c      	b.n	8011b76 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 8011b1c:	683b      	ldr	r3, [r7, #0]
 8011b1e:	2b00      	cmp	r3, #0
 8011b20:	d101      	bne.n	8011b26 <pbuf_remove_header+0x3a>
    return 0;
 8011b22:	2300      	movs	r3, #0
 8011b24:	e027      	b.n	8011b76 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 8011b26:	683b      	ldr	r3, [r7, #0]
 8011b28:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8011b2a:	687b      	ldr	r3, [r7, #4]
 8011b2c:	895b      	ldrh	r3, [r3, #10]
 8011b2e:	89fa      	ldrh	r2, [r7, #14]
 8011b30:	429a      	cmp	r2, r3
 8011b32:	d908      	bls.n	8011b46 <pbuf_remove_header+0x5a>
 8011b34:	4b12      	ldr	r3, [pc, #72]	; (8011b80 <pbuf_remove_header+0x94>)
 8011b36:	f240 2255 	movw	r2, #597	; 0x255
 8011b3a:	4914      	ldr	r1, [pc, #80]	; (8011b8c <pbuf_remove_header+0xa0>)
 8011b3c:	4812      	ldr	r0, [pc, #72]	; (8011b88 <pbuf_remove_header+0x9c>)
 8011b3e:	f00a fd8b 	bl	801c658 <iprintf>
 8011b42:	2301      	movs	r3, #1
 8011b44:	e017      	b.n	8011b76 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 8011b46:	687b      	ldr	r3, [r7, #4]
 8011b48:	685b      	ldr	r3, [r3, #4]
 8011b4a:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8011b4c:	687b      	ldr	r3, [r7, #4]
 8011b4e:	685a      	ldr	r2, [r3, #4]
 8011b50:	683b      	ldr	r3, [r7, #0]
 8011b52:	441a      	add	r2, r3
 8011b54:	687b      	ldr	r3, [r7, #4]
 8011b56:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8011b58:	687b      	ldr	r3, [r7, #4]
 8011b5a:	895a      	ldrh	r2, [r3, #10]
 8011b5c:	89fb      	ldrh	r3, [r7, #14]
 8011b5e:	1ad3      	subs	r3, r2, r3
 8011b60:	b29a      	uxth	r2, r3
 8011b62:	687b      	ldr	r3, [r7, #4]
 8011b64:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8011b66:	687b      	ldr	r3, [r7, #4]
 8011b68:	891a      	ldrh	r2, [r3, #8]
 8011b6a:	89fb      	ldrh	r3, [r7, #14]
 8011b6c:	1ad3      	subs	r3, r2, r3
 8011b6e:	b29a      	uxth	r2, r3
 8011b70:	687b      	ldr	r3, [r7, #4]
 8011b72:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8011b74:	2300      	movs	r3, #0
}
 8011b76:	4618      	mov	r0, r3
 8011b78:	3710      	adds	r7, #16
 8011b7a:	46bd      	mov	sp, r7
 8011b7c:	bd80      	pop	{r7, pc}
 8011b7e:	bf00      	nop
 8011b80:	0801dfe8 	.word	0x0801dfe8
 8011b84:	0801e14c 	.word	0x0801e14c
 8011b88:	0801e048 	.word	0x0801e048
 8011b8c:	0801e158 	.word	0x0801e158

08011b90 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8011b90:	b580      	push	{r7, lr}
 8011b92:	b082      	sub	sp, #8
 8011b94:	af00      	add	r7, sp, #0
 8011b96:	6078      	str	r0, [r7, #4]
 8011b98:	460b      	mov	r3, r1
 8011b9a:	807b      	strh	r3, [r7, #2]
 8011b9c:	4613      	mov	r3, r2
 8011b9e:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8011ba0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011ba4:	2b00      	cmp	r3, #0
 8011ba6:	da08      	bge.n	8011bba <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8011ba8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011bac:	425b      	negs	r3, r3
 8011bae:	4619      	mov	r1, r3
 8011bb0:	6878      	ldr	r0, [r7, #4]
 8011bb2:	f7ff ff9b 	bl	8011aec <pbuf_remove_header>
 8011bb6:	4603      	mov	r3, r0
 8011bb8:	e007      	b.n	8011bca <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 8011bba:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011bbe:	787a      	ldrb	r2, [r7, #1]
 8011bc0:	4619      	mov	r1, r3
 8011bc2:	6878      	ldr	r0, [r7, #4]
 8011bc4:	f7ff ff1a 	bl	80119fc <pbuf_add_header_impl>
 8011bc8:	4603      	mov	r3, r0
  }
}
 8011bca:	4618      	mov	r0, r3
 8011bcc:	3708      	adds	r7, #8
 8011bce:	46bd      	mov	sp, r7
 8011bd0:	bd80      	pop	{r7, pc}

08011bd2 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8011bd2:	b580      	push	{r7, lr}
 8011bd4:	b082      	sub	sp, #8
 8011bd6:	af00      	add	r7, sp, #0
 8011bd8:	6078      	str	r0, [r7, #4]
 8011bda:	460b      	mov	r3, r1
 8011bdc:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 8011bde:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011be2:	2201      	movs	r2, #1
 8011be4:	4619      	mov	r1, r3
 8011be6:	6878      	ldr	r0, [r7, #4]
 8011be8:	f7ff ffd2 	bl	8011b90 <pbuf_header_impl>
 8011bec:	4603      	mov	r3, r0
}
 8011bee:	4618      	mov	r0, r3
 8011bf0:	3708      	adds	r7, #8
 8011bf2:	46bd      	mov	sp, r7
 8011bf4:	bd80      	pop	{r7, pc}
	...

08011bf8 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8011bf8:	b580      	push	{r7, lr}
 8011bfa:	b088      	sub	sp, #32
 8011bfc:	af00      	add	r7, sp, #0
 8011bfe:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8011c00:	687b      	ldr	r3, [r7, #4]
 8011c02:	2b00      	cmp	r3, #0
 8011c04:	d10b      	bne.n	8011c1e <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 8011c06:	687b      	ldr	r3, [r7, #4]
 8011c08:	2b00      	cmp	r3, #0
 8011c0a:	d106      	bne.n	8011c1a <pbuf_free+0x22>
 8011c0c:	4b3b      	ldr	r3, [pc, #236]	; (8011cfc <pbuf_free+0x104>)
 8011c0e:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 8011c12:	493b      	ldr	r1, [pc, #236]	; (8011d00 <pbuf_free+0x108>)
 8011c14:	483b      	ldr	r0, [pc, #236]	; (8011d04 <pbuf_free+0x10c>)
 8011c16:	f00a fd1f 	bl	801c658 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 8011c1a:	2300      	movs	r3, #0
 8011c1c:	e069      	b.n	8011cf2 <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8011c1e:	2300      	movs	r3, #0
 8011c20:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8011c22:	e062      	b.n	8011cea <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 8011c24:	f00a fc9a 	bl	801c55c <sys_arch_protect>
 8011c28:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8011c2a:	687b      	ldr	r3, [r7, #4]
 8011c2c:	7b9b      	ldrb	r3, [r3, #14]
 8011c2e:	2b00      	cmp	r3, #0
 8011c30:	d106      	bne.n	8011c40 <pbuf_free+0x48>
 8011c32:	4b32      	ldr	r3, [pc, #200]	; (8011cfc <pbuf_free+0x104>)
 8011c34:	f240 22f1 	movw	r2, #753	; 0x2f1
 8011c38:	4933      	ldr	r1, [pc, #204]	; (8011d08 <pbuf_free+0x110>)
 8011c3a:	4832      	ldr	r0, [pc, #200]	; (8011d04 <pbuf_free+0x10c>)
 8011c3c:	f00a fd0c 	bl	801c658 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8011c40:	687b      	ldr	r3, [r7, #4]
 8011c42:	7b9b      	ldrb	r3, [r3, #14]
 8011c44:	3b01      	subs	r3, #1
 8011c46:	b2da      	uxtb	r2, r3
 8011c48:	687b      	ldr	r3, [r7, #4]
 8011c4a:	739a      	strb	r2, [r3, #14]
 8011c4c:	687b      	ldr	r3, [r7, #4]
 8011c4e:	7b9b      	ldrb	r3, [r3, #14]
 8011c50:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 8011c52:	69b8      	ldr	r0, [r7, #24]
 8011c54:	f00a fc90 	bl	801c578 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8011c58:	7dfb      	ldrb	r3, [r7, #23]
 8011c5a:	2b00      	cmp	r3, #0
 8011c5c:	d143      	bne.n	8011ce6 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8011c5e:	687b      	ldr	r3, [r7, #4]
 8011c60:	681b      	ldr	r3, [r3, #0]
 8011c62:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8011c64:	687b      	ldr	r3, [r7, #4]
 8011c66:	7b1b      	ldrb	r3, [r3, #12]
 8011c68:	f003 030f 	and.w	r3, r3, #15
 8011c6c:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8011c6e:	687b      	ldr	r3, [r7, #4]
 8011c70:	7b5b      	ldrb	r3, [r3, #13]
 8011c72:	f003 0302 	and.w	r3, r3, #2
 8011c76:	2b00      	cmp	r3, #0
 8011c78:	d011      	beq.n	8011c9e <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8011c7a:	687b      	ldr	r3, [r7, #4]
 8011c7c:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8011c7e:	68bb      	ldr	r3, [r7, #8]
 8011c80:	691b      	ldr	r3, [r3, #16]
 8011c82:	2b00      	cmp	r3, #0
 8011c84:	d106      	bne.n	8011c94 <pbuf_free+0x9c>
 8011c86:	4b1d      	ldr	r3, [pc, #116]	; (8011cfc <pbuf_free+0x104>)
 8011c88:	f240 22ff 	movw	r2, #767	; 0x2ff
 8011c8c:	491f      	ldr	r1, [pc, #124]	; (8011d0c <pbuf_free+0x114>)
 8011c8e:	481d      	ldr	r0, [pc, #116]	; (8011d04 <pbuf_free+0x10c>)
 8011c90:	f00a fce2 	bl	801c658 <iprintf>
        pc->custom_free_function(p);
 8011c94:	68bb      	ldr	r3, [r7, #8]
 8011c96:	691b      	ldr	r3, [r3, #16]
 8011c98:	6878      	ldr	r0, [r7, #4]
 8011c9a:	4798      	blx	r3
 8011c9c:	e01d      	b.n	8011cda <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8011c9e:	7bfb      	ldrb	r3, [r7, #15]
 8011ca0:	2b02      	cmp	r3, #2
 8011ca2:	d104      	bne.n	8011cae <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 8011ca4:	6879      	ldr	r1, [r7, #4]
 8011ca6:	200c      	movs	r0, #12
 8011ca8:	f7ff f8fa 	bl	8010ea0 <memp_free>
 8011cac:	e015      	b.n	8011cda <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8011cae:	7bfb      	ldrb	r3, [r7, #15]
 8011cb0:	2b01      	cmp	r3, #1
 8011cb2:	d104      	bne.n	8011cbe <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 8011cb4:	6879      	ldr	r1, [r7, #4]
 8011cb6:	200b      	movs	r0, #11
 8011cb8:	f7ff f8f2 	bl	8010ea0 <memp_free>
 8011cbc:	e00d      	b.n	8011cda <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8011cbe:	7bfb      	ldrb	r3, [r7, #15]
 8011cc0:	2b00      	cmp	r3, #0
 8011cc2:	d103      	bne.n	8011ccc <pbuf_free+0xd4>
          mem_free(p);
 8011cc4:	6878      	ldr	r0, [r7, #4]
 8011cc6:	f7fe fd7d 	bl	80107c4 <mem_free>
 8011cca:	e006      	b.n	8011cda <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8011ccc:	4b0b      	ldr	r3, [pc, #44]	; (8011cfc <pbuf_free+0x104>)
 8011cce:	f240 320f 	movw	r2, #783	; 0x30f
 8011cd2:	490f      	ldr	r1, [pc, #60]	; (8011d10 <pbuf_free+0x118>)
 8011cd4:	480b      	ldr	r0, [pc, #44]	; (8011d04 <pbuf_free+0x10c>)
 8011cd6:	f00a fcbf 	bl	801c658 <iprintf>
        }
      }
      count++;
 8011cda:	7ffb      	ldrb	r3, [r7, #31]
 8011cdc:	3301      	adds	r3, #1
 8011cde:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 8011ce0:	693b      	ldr	r3, [r7, #16]
 8011ce2:	607b      	str	r3, [r7, #4]
 8011ce4:	e001      	b.n	8011cea <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 8011ce6:	2300      	movs	r3, #0
 8011ce8:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8011cea:	687b      	ldr	r3, [r7, #4]
 8011cec:	2b00      	cmp	r3, #0
 8011cee:	d199      	bne.n	8011c24 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8011cf0:	7ffb      	ldrb	r3, [r7, #31]
}
 8011cf2:	4618      	mov	r0, r3
 8011cf4:	3720      	adds	r7, #32
 8011cf6:	46bd      	mov	sp, r7
 8011cf8:	bd80      	pop	{r7, pc}
 8011cfa:	bf00      	nop
 8011cfc:	0801dfe8 	.word	0x0801dfe8
 8011d00:	0801e14c 	.word	0x0801e14c
 8011d04:	0801e048 	.word	0x0801e048
 8011d08:	0801e178 	.word	0x0801e178
 8011d0c:	0801e190 	.word	0x0801e190
 8011d10:	0801e1b4 	.word	0x0801e1b4

08011d14 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8011d14:	b480      	push	{r7}
 8011d16:	b085      	sub	sp, #20
 8011d18:	af00      	add	r7, sp, #0
 8011d1a:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8011d1c:	2300      	movs	r3, #0
 8011d1e:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8011d20:	e005      	b.n	8011d2e <pbuf_clen+0x1a>
    ++len;
 8011d22:	89fb      	ldrh	r3, [r7, #14]
 8011d24:	3301      	adds	r3, #1
 8011d26:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8011d28:	687b      	ldr	r3, [r7, #4]
 8011d2a:	681b      	ldr	r3, [r3, #0]
 8011d2c:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8011d2e:	687b      	ldr	r3, [r7, #4]
 8011d30:	2b00      	cmp	r3, #0
 8011d32:	d1f6      	bne.n	8011d22 <pbuf_clen+0xe>
  }
  return len;
 8011d34:	89fb      	ldrh	r3, [r7, #14]
}
 8011d36:	4618      	mov	r0, r3
 8011d38:	3714      	adds	r7, #20
 8011d3a:	46bd      	mov	sp, r7
 8011d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d40:	4770      	bx	lr
	...

08011d44 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8011d44:	b580      	push	{r7, lr}
 8011d46:	b084      	sub	sp, #16
 8011d48:	af00      	add	r7, sp, #0
 8011d4a:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8011d4c:	687b      	ldr	r3, [r7, #4]
 8011d4e:	2b00      	cmp	r3, #0
 8011d50:	d016      	beq.n	8011d80 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8011d52:	f00a fc03 	bl	801c55c <sys_arch_protect>
 8011d56:	60f8      	str	r0, [r7, #12]
 8011d58:	687b      	ldr	r3, [r7, #4]
 8011d5a:	7b9b      	ldrb	r3, [r3, #14]
 8011d5c:	3301      	adds	r3, #1
 8011d5e:	b2da      	uxtb	r2, r3
 8011d60:	687b      	ldr	r3, [r7, #4]
 8011d62:	739a      	strb	r2, [r3, #14]
 8011d64:	68f8      	ldr	r0, [r7, #12]
 8011d66:	f00a fc07 	bl	801c578 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8011d6a:	687b      	ldr	r3, [r7, #4]
 8011d6c:	7b9b      	ldrb	r3, [r3, #14]
 8011d6e:	2b00      	cmp	r3, #0
 8011d70:	d106      	bne.n	8011d80 <pbuf_ref+0x3c>
 8011d72:	4b05      	ldr	r3, [pc, #20]	; (8011d88 <pbuf_ref+0x44>)
 8011d74:	f240 3242 	movw	r2, #834	; 0x342
 8011d78:	4904      	ldr	r1, [pc, #16]	; (8011d8c <pbuf_ref+0x48>)
 8011d7a:	4805      	ldr	r0, [pc, #20]	; (8011d90 <pbuf_ref+0x4c>)
 8011d7c:	f00a fc6c 	bl	801c658 <iprintf>
  }
}
 8011d80:	bf00      	nop
 8011d82:	3710      	adds	r7, #16
 8011d84:	46bd      	mov	sp, r7
 8011d86:	bd80      	pop	{r7, pc}
 8011d88:	0801dfe8 	.word	0x0801dfe8
 8011d8c:	0801e1c8 	.word	0x0801e1c8
 8011d90:	0801e048 	.word	0x0801e048

08011d94 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8011d94:	b580      	push	{r7, lr}
 8011d96:	b084      	sub	sp, #16
 8011d98:	af00      	add	r7, sp, #0
 8011d9a:	6078      	str	r0, [r7, #4]
 8011d9c:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8011d9e:	687b      	ldr	r3, [r7, #4]
 8011da0:	2b00      	cmp	r3, #0
 8011da2:	d002      	beq.n	8011daa <pbuf_cat+0x16>
 8011da4:	683b      	ldr	r3, [r7, #0]
 8011da6:	2b00      	cmp	r3, #0
 8011da8:	d107      	bne.n	8011dba <pbuf_cat+0x26>
 8011daa:	4b20      	ldr	r3, [pc, #128]	; (8011e2c <pbuf_cat+0x98>)
 8011dac:	f240 325a 	movw	r2, #858	; 0x35a
 8011db0:	491f      	ldr	r1, [pc, #124]	; (8011e30 <pbuf_cat+0x9c>)
 8011db2:	4820      	ldr	r0, [pc, #128]	; (8011e34 <pbuf_cat+0xa0>)
 8011db4:	f00a fc50 	bl	801c658 <iprintf>
 8011db8:	e034      	b.n	8011e24 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8011dba:	687b      	ldr	r3, [r7, #4]
 8011dbc:	60fb      	str	r3, [r7, #12]
 8011dbe:	e00a      	b.n	8011dd6 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8011dc0:	68fb      	ldr	r3, [r7, #12]
 8011dc2:	891a      	ldrh	r2, [r3, #8]
 8011dc4:	683b      	ldr	r3, [r7, #0]
 8011dc6:	891b      	ldrh	r3, [r3, #8]
 8011dc8:	4413      	add	r3, r2
 8011dca:	b29a      	uxth	r2, r3
 8011dcc:	68fb      	ldr	r3, [r7, #12]
 8011dce:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8011dd0:	68fb      	ldr	r3, [r7, #12]
 8011dd2:	681b      	ldr	r3, [r3, #0]
 8011dd4:	60fb      	str	r3, [r7, #12]
 8011dd6:	68fb      	ldr	r3, [r7, #12]
 8011dd8:	681b      	ldr	r3, [r3, #0]
 8011dda:	2b00      	cmp	r3, #0
 8011ddc:	d1f0      	bne.n	8011dc0 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8011dde:	68fb      	ldr	r3, [r7, #12]
 8011de0:	891a      	ldrh	r2, [r3, #8]
 8011de2:	68fb      	ldr	r3, [r7, #12]
 8011de4:	895b      	ldrh	r3, [r3, #10]
 8011de6:	429a      	cmp	r2, r3
 8011de8:	d006      	beq.n	8011df8 <pbuf_cat+0x64>
 8011dea:	4b10      	ldr	r3, [pc, #64]	; (8011e2c <pbuf_cat+0x98>)
 8011dec:	f240 3262 	movw	r2, #866	; 0x362
 8011df0:	4911      	ldr	r1, [pc, #68]	; (8011e38 <pbuf_cat+0xa4>)
 8011df2:	4810      	ldr	r0, [pc, #64]	; (8011e34 <pbuf_cat+0xa0>)
 8011df4:	f00a fc30 	bl	801c658 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8011df8:	68fb      	ldr	r3, [r7, #12]
 8011dfa:	681b      	ldr	r3, [r3, #0]
 8011dfc:	2b00      	cmp	r3, #0
 8011dfe:	d006      	beq.n	8011e0e <pbuf_cat+0x7a>
 8011e00:	4b0a      	ldr	r3, [pc, #40]	; (8011e2c <pbuf_cat+0x98>)
 8011e02:	f240 3263 	movw	r2, #867	; 0x363
 8011e06:	490d      	ldr	r1, [pc, #52]	; (8011e3c <pbuf_cat+0xa8>)
 8011e08:	480a      	ldr	r0, [pc, #40]	; (8011e34 <pbuf_cat+0xa0>)
 8011e0a:	f00a fc25 	bl	801c658 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8011e0e:	68fb      	ldr	r3, [r7, #12]
 8011e10:	891a      	ldrh	r2, [r3, #8]
 8011e12:	683b      	ldr	r3, [r7, #0]
 8011e14:	891b      	ldrh	r3, [r3, #8]
 8011e16:	4413      	add	r3, r2
 8011e18:	b29a      	uxth	r2, r3
 8011e1a:	68fb      	ldr	r3, [r7, #12]
 8011e1c:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8011e1e:	68fb      	ldr	r3, [r7, #12]
 8011e20:	683a      	ldr	r2, [r7, #0]
 8011e22:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8011e24:	3710      	adds	r7, #16
 8011e26:	46bd      	mov	sp, r7
 8011e28:	bd80      	pop	{r7, pc}
 8011e2a:	bf00      	nop
 8011e2c:	0801dfe8 	.word	0x0801dfe8
 8011e30:	0801e1dc 	.word	0x0801e1dc
 8011e34:	0801e048 	.word	0x0801e048
 8011e38:	0801e214 	.word	0x0801e214
 8011e3c:	0801e244 	.word	0x0801e244

08011e40 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8011e40:	b580      	push	{r7, lr}
 8011e42:	b082      	sub	sp, #8
 8011e44:	af00      	add	r7, sp, #0
 8011e46:	6078      	str	r0, [r7, #4]
 8011e48:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 8011e4a:	6839      	ldr	r1, [r7, #0]
 8011e4c:	6878      	ldr	r0, [r7, #4]
 8011e4e:	f7ff ffa1 	bl	8011d94 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 8011e52:	6838      	ldr	r0, [r7, #0]
 8011e54:	f7ff ff76 	bl	8011d44 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 8011e58:	bf00      	nop
 8011e5a:	3708      	adds	r7, #8
 8011e5c:	46bd      	mov	sp, r7
 8011e5e:	bd80      	pop	{r7, pc}

08011e60 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8011e60:	b580      	push	{r7, lr}
 8011e62:	b086      	sub	sp, #24
 8011e64:	af00      	add	r7, sp, #0
 8011e66:	6078      	str	r0, [r7, #4]
 8011e68:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8011e6a:	2300      	movs	r3, #0
 8011e6c:	617b      	str	r3, [r7, #20]
 8011e6e:	2300      	movs	r3, #0
 8011e70:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8011e72:	687b      	ldr	r3, [r7, #4]
 8011e74:	2b00      	cmp	r3, #0
 8011e76:	d008      	beq.n	8011e8a <pbuf_copy+0x2a>
 8011e78:	683b      	ldr	r3, [r7, #0]
 8011e7a:	2b00      	cmp	r3, #0
 8011e7c:	d005      	beq.n	8011e8a <pbuf_copy+0x2a>
 8011e7e:	687b      	ldr	r3, [r7, #4]
 8011e80:	891a      	ldrh	r2, [r3, #8]
 8011e82:	683b      	ldr	r3, [r7, #0]
 8011e84:	891b      	ldrh	r3, [r3, #8]
 8011e86:	429a      	cmp	r2, r3
 8011e88:	d209      	bcs.n	8011e9e <pbuf_copy+0x3e>
 8011e8a:	4b57      	ldr	r3, [pc, #348]	; (8011fe8 <pbuf_copy+0x188>)
 8011e8c:	f240 32ca 	movw	r2, #970	; 0x3ca
 8011e90:	4956      	ldr	r1, [pc, #344]	; (8011fec <pbuf_copy+0x18c>)
 8011e92:	4857      	ldr	r0, [pc, #348]	; (8011ff0 <pbuf_copy+0x190>)
 8011e94:	f00a fbe0 	bl	801c658 <iprintf>
 8011e98:	f06f 030f 	mvn.w	r3, #15
 8011e9c:	e09f      	b.n	8011fde <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8011e9e:	687b      	ldr	r3, [r7, #4]
 8011ea0:	895b      	ldrh	r3, [r3, #10]
 8011ea2:	461a      	mov	r2, r3
 8011ea4:	697b      	ldr	r3, [r7, #20]
 8011ea6:	1ad2      	subs	r2, r2, r3
 8011ea8:	683b      	ldr	r3, [r7, #0]
 8011eaa:	895b      	ldrh	r3, [r3, #10]
 8011eac:	4619      	mov	r1, r3
 8011eae:	693b      	ldr	r3, [r7, #16]
 8011eb0:	1acb      	subs	r3, r1, r3
 8011eb2:	429a      	cmp	r2, r3
 8011eb4:	d306      	bcc.n	8011ec4 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8011eb6:	683b      	ldr	r3, [r7, #0]
 8011eb8:	895b      	ldrh	r3, [r3, #10]
 8011eba:	461a      	mov	r2, r3
 8011ebc:	693b      	ldr	r3, [r7, #16]
 8011ebe:	1ad3      	subs	r3, r2, r3
 8011ec0:	60fb      	str	r3, [r7, #12]
 8011ec2:	e005      	b.n	8011ed0 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8011ec4:	687b      	ldr	r3, [r7, #4]
 8011ec6:	895b      	ldrh	r3, [r3, #10]
 8011ec8:	461a      	mov	r2, r3
 8011eca:	697b      	ldr	r3, [r7, #20]
 8011ecc:	1ad3      	subs	r3, r2, r3
 8011ece:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8011ed0:	687b      	ldr	r3, [r7, #4]
 8011ed2:	685a      	ldr	r2, [r3, #4]
 8011ed4:	697b      	ldr	r3, [r7, #20]
 8011ed6:	18d0      	adds	r0, r2, r3
 8011ed8:	683b      	ldr	r3, [r7, #0]
 8011eda:	685a      	ldr	r2, [r3, #4]
 8011edc:	693b      	ldr	r3, [r7, #16]
 8011ede:	4413      	add	r3, r2
 8011ee0:	68fa      	ldr	r2, [r7, #12]
 8011ee2:	4619      	mov	r1, r3
 8011ee4:	f00a fb8b 	bl	801c5fe <memcpy>
    offset_to += len;
 8011ee8:	697a      	ldr	r2, [r7, #20]
 8011eea:	68fb      	ldr	r3, [r7, #12]
 8011eec:	4413      	add	r3, r2
 8011eee:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8011ef0:	693a      	ldr	r2, [r7, #16]
 8011ef2:	68fb      	ldr	r3, [r7, #12]
 8011ef4:	4413      	add	r3, r2
 8011ef6:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8011ef8:	687b      	ldr	r3, [r7, #4]
 8011efa:	895b      	ldrh	r3, [r3, #10]
 8011efc:	461a      	mov	r2, r3
 8011efe:	697b      	ldr	r3, [r7, #20]
 8011f00:	4293      	cmp	r3, r2
 8011f02:	d906      	bls.n	8011f12 <pbuf_copy+0xb2>
 8011f04:	4b38      	ldr	r3, [pc, #224]	; (8011fe8 <pbuf_copy+0x188>)
 8011f06:	f240 32d9 	movw	r2, #985	; 0x3d9
 8011f0a:	493a      	ldr	r1, [pc, #232]	; (8011ff4 <pbuf_copy+0x194>)
 8011f0c:	4838      	ldr	r0, [pc, #224]	; (8011ff0 <pbuf_copy+0x190>)
 8011f0e:	f00a fba3 	bl	801c658 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8011f12:	683b      	ldr	r3, [r7, #0]
 8011f14:	895b      	ldrh	r3, [r3, #10]
 8011f16:	461a      	mov	r2, r3
 8011f18:	693b      	ldr	r3, [r7, #16]
 8011f1a:	4293      	cmp	r3, r2
 8011f1c:	d906      	bls.n	8011f2c <pbuf_copy+0xcc>
 8011f1e:	4b32      	ldr	r3, [pc, #200]	; (8011fe8 <pbuf_copy+0x188>)
 8011f20:	f240 32da 	movw	r2, #986	; 0x3da
 8011f24:	4934      	ldr	r1, [pc, #208]	; (8011ff8 <pbuf_copy+0x198>)
 8011f26:	4832      	ldr	r0, [pc, #200]	; (8011ff0 <pbuf_copy+0x190>)
 8011f28:	f00a fb96 	bl	801c658 <iprintf>
    if (offset_from >= p_from->len) {
 8011f2c:	683b      	ldr	r3, [r7, #0]
 8011f2e:	895b      	ldrh	r3, [r3, #10]
 8011f30:	461a      	mov	r2, r3
 8011f32:	693b      	ldr	r3, [r7, #16]
 8011f34:	4293      	cmp	r3, r2
 8011f36:	d304      	bcc.n	8011f42 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8011f38:	2300      	movs	r3, #0
 8011f3a:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8011f3c:	683b      	ldr	r3, [r7, #0]
 8011f3e:	681b      	ldr	r3, [r3, #0]
 8011f40:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8011f42:	687b      	ldr	r3, [r7, #4]
 8011f44:	895b      	ldrh	r3, [r3, #10]
 8011f46:	461a      	mov	r2, r3
 8011f48:	697b      	ldr	r3, [r7, #20]
 8011f4a:	4293      	cmp	r3, r2
 8011f4c:	d114      	bne.n	8011f78 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8011f4e:	2300      	movs	r3, #0
 8011f50:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 8011f52:	687b      	ldr	r3, [r7, #4]
 8011f54:	681b      	ldr	r3, [r3, #0]
 8011f56:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8011f58:	687b      	ldr	r3, [r7, #4]
 8011f5a:	2b00      	cmp	r3, #0
 8011f5c:	d10c      	bne.n	8011f78 <pbuf_copy+0x118>
 8011f5e:	683b      	ldr	r3, [r7, #0]
 8011f60:	2b00      	cmp	r3, #0
 8011f62:	d009      	beq.n	8011f78 <pbuf_copy+0x118>
 8011f64:	4b20      	ldr	r3, [pc, #128]	; (8011fe8 <pbuf_copy+0x188>)
 8011f66:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 8011f6a:	4924      	ldr	r1, [pc, #144]	; (8011ffc <pbuf_copy+0x19c>)
 8011f6c:	4820      	ldr	r0, [pc, #128]	; (8011ff0 <pbuf_copy+0x190>)
 8011f6e:	f00a fb73 	bl	801c658 <iprintf>
 8011f72:	f06f 030f 	mvn.w	r3, #15
 8011f76:	e032      	b.n	8011fde <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8011f78:	683b      	ldr	r3, [r7, #0]
 8011f7a:	2b00      	cmp	r3, #0
 8011f7c:	d013      	beq.n	8011fa6 <pbuf_copy+0x146>
 8011f7e:	683b      	ldr	r3, [r7, #0]
 8011f80:	895a      	ldrh	r2, [r3, #10]
 8011f82:	683b      	ldr	r3, [r7, #0]
 8011f84:	891b      	ldrh	r3, [r3, #8]
 8011f86:	429a      	cmp	r2, r3
 8011f88:	d10d      	bne.n	8011fa6 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8011f8a:	683b      	ldr	r3, [r7, #0]
 8011f8c:	681b      	ldr	r3, [r3, #0]
 8011f8e:	2b00      	cmp	r3, #0
 8011f90:	d009      	beq.n	8011fa6 <pbuf_copy+0x146>
 8011f92:	4b15      	ldr	r3, [pc, #84]	; (8011fe8 <pbuf_copy+0x188>)
 8011f94:	f240 32ea 	movw	r2, #1002	; 0x3ea
 8011f98:	4919      	ldr	r1, [pc, #100]	; (8012000 <pbuf_copy+0x1a0>)
 8011f9a:	4815      	ldr	r0, [pc, #84]	; (8011ff0 <pbuf_copy+0x190>)
 8011f9c:	f00a fb5c 	bl	801c658 <iprintf>
 8011fa0:	f06f 0305 	mvn.w	r3, #5
 8011fa4:	e01b      	b.n	8011fde <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8011fa6:	687b      	ldr	r3, [r7, #4]
 8011fa8:	2b00      	cmp	r3, #0
 8011faa:	d013      	beq.n	8011fd4 <pbuf_copy+0x174>
 8011fac:	687b      	ldr	r3, [r7, #4]
 8011fae:	895a      	ldrh	r2, [r3, #10]
 8011fb0:	687b      	ldr	r3, [r7, #4]
 8011fb2:	891b      	ldrh	r3, [r3, #8]
 8011fb4:	429a      	cmp	r2, r3
 8011fb6:	d10d      	bne.n	8011fd4 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8011fb8:	687b      	ldr	r3, [r7, #4]
 8011fba:	681b      	ldr	r3, [r3, #0]
 8011fbc:	2b00      	cmp	r3, #0
 8011fbe:	d009      	beq.n	8011fd4 <pbuf_copy+0x174>
 8011fc0:	4b09      	ldr	r3, [pc, #36]	; (8011fe8 <pbuf_copy+0x188>)
 8011fc2:	f240 32ef 	movw	r2, #1007	; 0x3ef
 8011fc6:	490e      	ldr	r1, [pc, #56]	; (8012000 <pbuf_copy+0x1a0>)
 8011fc8:	4809      	ldr	r0, [pc, #36]	; (8011ff0 <pbuf_copy+0x190>)
 8011fca:	f00a fb45 	bl	801c658 <iprintf>
 8011fce:	f06f 0305 	mvn.w	r3, #5
 8011fd2:	e004      	b.n	8011fde <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8011fd4:	683b      	ldr	r3, [r7, #0]
 8011fd6:	2b00      	cmp	r3, #0
 8011fd8:	f47f af61 	bne.w	8011e9e <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8011fdc:	2300      	movs	r3, #0
}
 8011fde:	4618      	mov	r0, r3
 8011fe0:	3718      	adds	r7, #24
 8011fe2:	46bd      	mov	sp, r7
 8011fe4:	bd80      	pop	{r7, pc}
 8011fe6:	bf00      	nop
 8011fe8:	0801dfe8 	.word	0x0801dfe8
 8011fec:	0801e290 	.word	0x0801e290
 8011ff0:	0801e048 	.word	0x0801e048
 8011ff4:	0801e2c0 	.word	0x0801e2c0
 8011ff8:	0801e2d8 	.word	0x0801e2d8
 8011ffc:	0801e2f4 	.word	0x0801e2f4
 8012000:	0801e304 	.word	0x0801e304

08012004 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8012004:	b580      	push	{r7, lr}
 8012006:	b088      	sub	sp, #32
 8012008:	af00      	add	r7, sp, #0
 801200a:	60f8      	str	r0, [r7, #12]
 801200c:	60b9      	str	r1, [r7, #8]
 801200e:	4611      	mov	r1, r2
 8012010:	461a      	mov	r2, r3
 8012012:	460b      	mov	r3, r1
 8012014:	80fb      	strh	r3, [r7, #6]
 8012016:	4613      	mov	r3, r2
 8012018:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 801201a:	2300      	movs	r3, #0
 801201c:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 801201e:	2300      	movs	r3, #0
 8012020:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8012022:	68fb      	ldr	r3, [r7, #12]
 8012024:	2b00      	cmp	r3, #0
 8012026:	d108      	bne.n	801203a <pbuf_copy_partial+0x36>
 8012028:	4b2b      	ldr	r3, [pc, #172]	; (80120d8 <pbuf_copy_partial+0xd4>)
 801202a:	f240 420a 	movw	r2, #1034	; 0x40a
 801202e:	492b      	ldr	r1, [pc, #172]	; (80120dc <pbuf_copy_partial+0xd8>)
 8012030:	482b      	ldr	r0, [pc, #172]	; (80120e0 <pbuf_copy_partial+0xdc>)
 8012032:	f00a fb11 	bl	801c658 <iprintf>
 8012036:	2300      	movs	r3, #0
 8012038:	e04a      	b.n	80120d0 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 801203a:	68bb      	ldr	r3, [r7, #8]
 801203c:	2b00      	cmp	r3, #0
 801203e:	d108      	bne.n	8012052 <pbuf_copy_partial+0x4e>
 8012040:	4b25      	ldr	r3, [pc, #148]	; (80120d8 <pbuf_copy_partial+0xd4>)
 8012042:	f240 420b 	movw	r2, #1035	; 0x40b
 8012046:	4927      	ldr	r1, [pc, #156]	; (80120e4 <pbuf_copy_partial+0xe0>)
 8012048:	4825      	ldr	r0, [pc, #148]	; (80120e0 <pbuf_copy_partial+0xdc>)
 801204a:	f00a fb05 	bl	801c658 <iprintf>
 801204e:	2300      	movs	r3, #0
 8012050:	e03e      	b.n	80120d0 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8012052:	68fb      	ldr	r3, [r7, #12]
 8012054:	61fb      	str	r3, [r7, #28]
 8012056:	e034      	b.n	80120c2 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8012058:	88bb      	ldrh	r3, [r7, #4]
 801205a:	2b00      	cmp	r3, #0
 801205c:	d00a      	beq.n	8012074 <pbuf_copy_partial+0x70>
 801205e:	69fb      	ldr	r3, [r7, #28]
 8012060:	895b      	ldrh	r3, [r3, #10]
 8012062:	88ba      	ldrh	r2, [r7, #4]
 8012064:	429a      	cmp	r2, r3
 8012066:	d305      	bcc.n	8012074 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8012068:	69fb      	ldr	r3, [r7, #28]
 801206a:	895b      	ldrh	r3, [r3, #10]
 801206c:	88ba      	ldrh	r2, [r7, #4]
 801206e:	1ad3      	subs	r3, r2, r3
 8012070:	80bb      	strh	r3, [r7, #4]
 8012072:	e023      	b.n	80120bc <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8012074:	69fb      	ldr	r3, [r7, #28]
 8012076:	895a      	ldrh	r2, [r3, #10]
 8012078:	88bb      	ldrh	r3, [r7, #4]
 801207a:	1ad3      	subs	r3, r2, r3
 801207c:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 801207e:	8b3a      	ldrh	r2, [r7, #24]
 8012080:	88fb      	ldrh	r3, [r7, #6]
 8012082:	429a      	cmp	r2, r3
 8012084:	d901      	bls.n	801208a <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8012086:	88fb      	ldrh	r3, [r7, #6]
 8012088:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 801208a:	8b7b      	ldrh	r3, [r7, #26]
 801208c:	68ba      	ldr	r2, [r7, #8]
 801208e:	18d0      	adds	r0, r2, r3
 8012090:	69fb      	ldr	r3, [r7, #28]
 8012092:	685a      	ldr	r2, [r3, #4]
 8012094:	88bb      	ldrh	r3, [r7, #4]
 8012096:	4413      	add	r3, r2
 8012098:	8b3a      	ldrh	r2, [r7, #24]
 801209a:	4619      	mov	r1, r3
 801209c:	f00a faaf 	bl	801c5fe <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 80120a0:	8afa      	ldrh	r2, [r7, #22]
 80120a2:	8b3b      	ldrh	r3, [r7, #24]
 80120a4:	4413      	add	r3, r2
 80120a6:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 80120a8:	8b7a      	ldrh	r2, [r7, #26]
 80120aa:	8b3b      	ldrh	r3, [r7, #24]
 80120ac:	4413      	add	r3, r2
 80120ae:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 80120b0:	88fa      	ldrh	r2, [r7, #6]
 80120b2:	8b3b      	ldrh	r3, [r7, #24]
 80120b4:	1ad3      	subs	r3, r2, r3
 80120b6:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 80120b8:	2300      	movs	r3, #0
 80120ba:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 80120bc:	69fb      	ldr	r3, [r7, #28]
 80120be:	681b      	ldr	r3, [r3, #0]
 80120c0:	61fb      	str	r3, [r7, #28]
 80120c2:	88fb      	ldrh	r3, [r7, #6]
 80120c4:	2b00      	cmp	r3, #0
 80120c6:	d002      	beq.n	80120ce <pbuf_copy_partial+0xca>
 80120c8:	69fb      	ldr	r3, [r7, #28]
 80120ca:	2b00      	cmp	r3, #0
 80120cc:	d1c4      	bne.n	8012058 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 80120ce:	8afb      	ldrh	r3, [r7, #22]
}
 80120d0:	4618      	mov	r0, r3
 80120d2:	3720      	adds	r7, #32
 80120d4:	46bd      	mov	sp, r7
 80120d6:	bd80      	pop	{r7, pc}
 80120d8:	0801dfe8 	.word	0x0801dfe8
 80120dc:	0801e330 	.word	0x0801e330
 80120e0:	0801e048 	.word	0x0801e048
 80120e4:	0801e350 	.word	0x0801e350

080120e8 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 80120e8:	b580      	push	{r7, lr}
 80120ea:	b084      	sub	sp, #16
 80120ec:	af00      	add	r7, sp, #0
 80120ee:	4603      	mov	r3, r0
 80120f0:	603a      	str	r2, [r7, #0]
 80120f2:	71fb      	strb	r3, [r7, #7]
 80120f4:	460b      	mov	r3, r1
 80120f6:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 80120f8:	683b      	ldr	r3, [r7, #0]
 80120fa:	8919      	ldrh	r1, [r3, #8]
 80120fc:	88ba      	ldrh	r2, [r7, #4]
 80120fe:	79fb      	ldrb	r3, [r7, #7]
 8012100:	4618      	mov	r0, r3
 8012102:	f7ff fa99 	bl	8011638 <pbuf_alloc>
 8012106:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8012108:	68fb      	ldr	r3, [r7, #12]
 801210a:	2b00      	cmp	r3, #0
 801210c:	d101      	bne.n	8012112 <pbuf_clone+0x2a>
    return NULL;
 801210e:	2300      	movs	r3, #0
 8012110:	e011      	b.n	8012136 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8012112:	6839      	ldr	r1, [r7, #0]
 8012114:	68f8      	ldr	r0, [r7, #12]
 8012116:	f7ff fea3 	bl	8011e60 <pbuf_copy>
 801211a:	4603      	mov	r3, r0
 801211c:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 801211e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8012122:	2b00      	cmp	r3, #0
 8012124:	d006      	beq.n	8012134 <pbuf_clone+0x4c>
 8012126:	4b06      	ldr	r3, [pc, #24]	; (8012140 <pbuf_clone+0x58>)
 8012128:	f240 5224 	movw	r2, #1316	; 0x524
 801212c:	4905      	ldr	r1, [pc, #20]	; (8012144 <pbuf_clone+0x5c>)
 801212e:	4806      	ldr	r0, [pc, #24]	; (8012148 <pbuf_clone+0x60>)
 8012130:	f00a fa92 	bl	801c658 <iprintf>
  return q;
 8012134:	68fb      	ldr	r3, [r7, #12]
}
 8012136:	4618      	mov	r0, r3
 8012138:	3710      	adds	r7, #16
 801213a:	46bd      	mov	sp, r7
 801213c:	bd80      	pop	{r7, pc}
 801213e:	bf00      	nop
 8012140:	0801dfe8 	.word	0x0801dfe8
 8012144:	0801e45c 	.word	0x0801e45c
 8012148:	0801e048 	.word	0x0801e048

0801214c <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 801214c:	b580      	push	{r7, lr}
 801214e:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8012150:	f00a fa9a 	bl	801c688 <rand>
 8012154:	4603      	mov	r3, r0
 8012156:	b29b      	uxth	r3, r3
 8012158:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801215c:	b29b      	uxth	r3, r3
 801215e:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8012162:	b29a      	uxth	r2, r3
 8012164:	4b01      	ldr	r3, [pc, #4]	; (801216c <tcp_init+0x20>)
 8012166:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8012168:	bf00      	nop
 801216a:	bd80      	pop	{r7, pc}
 801216c:	20000068 	.word	0x20000068

08012170 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8012170:	b580      	push	{r7, lr}
 8012172:	b082      	sub	sp, #8
 8012174:	af00      	add	r7, sp, #0
 8012176:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8012178:	687b      	ldr	r3, [r7, #4]
 801217a:	7d1b      	ldrb	r3, [r3, #20]
 801217c:	2b01      	cmp	r3, #1
 801217e:	d105      	bne.n	801218c <tcp_free+0x1c>
 8012180:	4b06      	ldr	r3, [pc, #24]	; (801219c <tcp_free+0x2c>)
 8012182:	22d4      	movs	r2, #212	; 0xd4
 8012184:	4906      	ldr	r1, [pc, #24]	; (80121a0 <tcp_free+0x30>)
 8012186:	4807      	ldr	r0, [pc, #28]	; (80121a4 <tcp_free+0x34>)
 8012188:	f00a fa66 	bl	801c658 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 801218c:	6879      	ldr	r1, [r7, #4]
 801218e:	2001      	movs	r0, #1
 8012190:	f7fe fe86 	bl	8010ea0 <memp_free>
}
 8012194:	bf00      	nop
 8012196:	3708      	adds	r7, #8
 8012198:	46bd      	mov	sp, r7
 801219a:	bd80      	pop	{r7, pc}
 801219c:	0801e4e8 	.word	0x0801e4e8
 80121a0:	0801e518 	.word	0x0801e518
 80121a4:	0801e52c 	.word	0x0801e52c

080121a8 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 80121a8:	b580      	push	{r7, lr}
 80121aa:	b082      	sub	sp, #8
 80121ac:	af00      	add	r7, sp, #0
 80121ae:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 80121b0:	687b      	ldr	r3, [r7, #4]
 80121b2:	7d1b      	ldrb	r3, [r3, #20]
 80121b4:	2b01      	cmp	r3, #1
 80121b6:	d105      	bne.n	80121c4 <tcp_free_listen+0x1c>
 80121b8:	4b06      	ldr	r3, [pc, #24]	; (80121d4 <tcp_free_listen+0x2c>)
 80121ba:	22df      	movs	r2, #223	; 0xdf
 80121bc:	4906      	ldr	r1, [pc, #24]	; (80121d8 <tcp_free_listen+0x30>)
 80121be:	4807      	ldr	r0, [pc, #28]	; (80121dc <tcp_free_listen+0x34>)
 80121c0:	f00a fa4a 	bl	801c658 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 80121c4:	6879      	ldr	r1, [r7, #4]
 80121c6:	2002      	movs	r0, #2
 80121c8:	f7fe fe6a 	bl	8010ea0 <memp_free>
}
 80121cc:	bf00      	nop
 80121ce:	3708      	adds	r7, #8
 80121d0:	46bd      	mov	sp, r7
 80121d2:	bd80      	pop	{r7, pc}
 80121d4:	0801e4e8 	.word	0x0801e4e8
 80121d8:	0801e554 	.word	0x0801e554
 80121dc:	0801e52c 	.word	0x0801e52c

080121e0 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 80121e0:	b580      	push	{r7, lr}
 80121e2:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 80121e4:	f000 fe98 	bl	8012f18 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 80121e8:	4b07      	ldr	r3, [pc, #28]	; (8012208 <tcp_tmr+0x28>)
 80121ea:	781b      	ldrb	r3, [r3, #0]
 80121ec:	3301      	adds	r3, #1
 80121ee:	b2da      	uxtb	r2, r3
 80121f0:	4b05      	ldr	r3, [pc, #20]	; (8012208 <tcp_tmr+0x28>)
 80121f2:	701a      	strb	r2, [r3, #0]
 80121f4:	4b04      	ldr	r3, [pc, #16]	; (8012208 <tcp_tmr+0x28>)
 80121f6:	781b      	ldrb	r3, [r3, #0]
 80121f8:	f003 0301 	and.w	r3, r3, #1
 80121fc:	2b00      	cmp	r3, #0
 80121fe:	d001      	beq.n	8012204 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8012200:	f000 fb4c 	bl	801289c <tcp_slowtmr>
  }
}
 8012204:	bf00      	nop
 8012206:	bd80      	pop	{r7, pc}
 8012208:	2000871d 	.word	0x2000871d

0801220c <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 801220c:	b580      	push	{r7, lr}
 801220e:	b084      	sub	sp, #16
 8012210:	af00      	add	r7, sp, #0
 8012212:	6078      	str	r0, [r7, #4]
 8012214:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8012216:	683b      	ldr	r3, [r7, #0]
 8012218:	2b00      	cmp	r3, #0
 801221a:	d105      	bne.n	8012228 <tcp_remove_listener+0x1c>
 801221c:	4b0d      	ldr	r3, [pc, #52]	; (8012254 <tcp_remove_listener+0x48>)
 801221e:	22ff      	movs	r2, #255	; 0xff
 8012220:	490d      	ldr	r1, [pc, #52]	; (8012258 <tcp_remove_listener+0x4c>)
 8012222:	480e      	ldr	r0, [pc, #56]	; (801225c <tcp_remove_listener+0x50>)
 8012224:	f00a fa18 	bl	801c658 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8012228:	687b      	ldr	r3, [r7, #4]
 801222a:	60fb      	str	r3, [r7, #12]
 801222c:	e00a      	b.n	8012244 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 801222e:	68fb      	ldr	r3, [r7, #12]
 8012230:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8012232:	683a      	ldr	r2, [r7, #0]
 8012234:	429a      	cmp	r2, r3
 8012236:	d102      	bne.n	801223e <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8012238:	68fb      	ldr	r3, [r7, #12]
 801223a:	2200      	movs	r2, #0
 801223c:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 801223e:	68fb      	ldr	r3, [r7, #12]
 8012240:	68db      	ldr	r3, [r3, #12]
 8012242:	60fb      	str	r3, [r7, #12]
 8012244:	68fb      	ldr	r3, [r7, #12]
 8012246:	2b00      	cmp	r3, #0
 8012248:	d1f1      	bne.n	801222e <tcp_remove_listener+0x22>
    }
  }
}
 801224a:	bf00      	nop
 801224c:	3710      	adds	r7, #16
 801224e:	46bd      	mov	sp, r7
 8012250:	bd80      	pop	{r7, pc}
 8012252:	bf00      	nop
 8012254:	0801e4e8 	.word	0x0801e4e8
 8012258:	0801e570 	.word	0x0801e570
 801225c:	0801e52c 	.word	0x0801e52c

08012260 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8012260:	b580      	push	{r7, lr}
 8012262:	b084      	sub	sp, #16
 8012264:	af00      	add	r7, sp, #0
 8012266:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8012268:	687b      	ldr	r3, [r7, #4]
 801226a:	2b00      	cmp	r3, #0
 801226c:	d106      	bne.n	801227c <tcp_listen_closed+0x1c>
 801226e:	4b14      	ldr	r3, [pc, #80]	; (80122c0 <tcp_listen_closed+0x60>)
 8012270:	f240 1211 	movw	r2, #273	; 0x111
 8012274:	4913      	ldr	r1, [pc, #76]	; (80122c4 <tcp_listen_closed+0x64>)
 8012276:	4814      	ldr	r0, [pc, #80]	; (80122c8 <tcp_listen_closed+0x68>)
 8012278:	f00a f9ee 	bl	801c658 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 801227c:	687b      	ldr	r3, [r7, #4]
 801227e:	7d1b      	ldrb	r3, [r3, #20]
 8012280:	2b01      	cmp	r3, #1
 8012282:	d006      	beq.n	8012292 <tcp_listen_closed+0x32>
 8012284:	4b0e      	ldr	r3, [pc, #56]	; (80122c0 <tcp_listen_closed+0x60>)
 8012286:	f44f 7289 	mov.w	r2, #274	; 0x112
 801228a:	4910      	ldr	r1, [pc, #64]	; (80122cc <tcp_listen_closed+0x6c>)
 801228c:	480e      	ldr	r0, [pc, #56]	; (80122c8 <tcp_listen_closed+0x68>)
 801228e:	f00a f9e3 	bl	801c658 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8012292:	2301      	movs	r3, #1
 8012294:	60fb      	str	r3, [r7, #12]
 8012296:	e00b      	b.n	80122b0 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8012298:	4a0d      	ldr	r2, [pc, #52]	; (80122d0 <tcp_listen_closed+0x70>)
 801229a:	68fb      	ldr	r3, [r7, #12]
 801229c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80122a0:	681b      	ldr	r3, [r3, #0]
 80122a2:	6879      	ldr	r1, [r7, #4]
 80122a4:	4618      	mov	r0, r3
 80122a6:	f7ff ffb1 	bl	801220c <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 80122aa:	68fb      	ldr	r3, [r7, #12]
 80122ac:	3301      	adds	r3, #1
 80122ae:	60fb      	str	r3, [r7, #12]
 80122b0:	68fb      	ldr	r3, [r7, #12]
 80122b2:	2b03      	cmp	r3, #3
 80122b4:	d9f0      	bls.n	8012298 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 80122b6:	bf00      	nop
 80122b8:	3710      	adds	r7, #16
 80122ba:	46bd      	mov	sp, r7
 80122bc:	bd80      	pop	{r7, pc}
 80122be:	bf00      	nop
 80122c0:	0801e4e8 	.word	0x0801e4e8
 80122c4:	0801e598 	.word	0x0801e598
 80122c8:	0801e52c 	.word	0x0801e52c
 80122cc:	0801e5a4 	.word	0x0801e5a4
 80122d0:	080227d0 	.word	0x080227d0

080122d4 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 80122d4:	b5b0      	push	{r4, r5, r7, lr}
 80122d6:	b088      	sub	sp, #32
 80122d8:	af04      	add	r7, sp, #16
 80122da:	6078      	str	r0, [r7, #4]
 80122dc:	460b      	mov	r3, r1
 80122de:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 80122e0:	687b      	ldr	r3, [r7, #4]
 80122e2:	2b00      	cmp	r3, #0
 80122e4:	d106      	bne.n	80122f4 <tcp_close_shutdown+0x20>
 80122e6:	4b61      	ldr	r3, [pc, #388]	; (801246c <tcp_close_shutdown+0x198>)
 80122e8:	f44f 72af 	mov.w	r2, #350	; 0x15e
 80122ec:	4960      	ldr	r1, [pc, #384]	; (8012470 <tcp_close_shutdown+0x19c>)
 80122ee:	4861      	ldr	r0, [pc, #388]	; (8012474 <tcp_close_shutdown+0x1a0>)
 80122f0:	f00a f9b2 	bl	801c658 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 80122f4:	78fb      	ldrb	r3, [r7, #3]
 80122f6:	2b00      	cmp	r3, #0
 80122f8:	d066      	beq.n	80123c8 <tcp_close_shutdown+0xf4>
 80122fa:	687b      	ldr	r3, [r7, #4]
 80122fc:	7d1b      	ldrb	r3, [r3, #20]
 80122fe:	2b04      	cmp	r3, #4
 8012300:	d003      	beq.n	801230a <tcp_close_shutdown+0x36>
 8012302:	687b      	ldr	r3, [r7, #4]
 8012304:	7d1b      	ldrb	r3, [r3, #20]
 8012306:	2b07      	cmp	r3, #7
 8012308:	d15e      	bne.n	80123c8 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 801230a:	687b      	ldr	r3, [r7, #4]
 801230c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801230e:	2b00      	cmp	r3, #0
 8012310:	d104      	bne.n	801231c <tcp_close_shutdown+0x48>
 8012312:	687b      	ldr	r3, [r7, #4]
 8012314:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012316:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 801231a:	d055      	beq.n	80123c8 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 801231c:	687b      	ldr	r3, [r7, #4]
 801231e:	8b5b      	ldrh	r3, [r3, #26]
 8012320:	f003 0310 	and.w	r3, r3, #16
 8012324:	2b00      	cmp	r3, #0
 8012326:	d106      	bne.n	8012336 <tcp_close_shutdown+0x62>
 8012328:	4b50      	ldr	r3, [pc, #320]	; (801246c <tcp_close_shutdown+0x198>)
 801232a:	f44f 72b2 	mov.w	r2, #356	; 0x164
 801232e:	4952      	ldr	r1, [pc, #328]	; (8012478 <tcp_close_shutdown+0x1a4>)
 8012330:	4850      	ldr	r0, [pc, #320]	; (8012474 <tcp_close_shutdown+0x1a0>)
 8012332:	f00a f991 	bl	801c658 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8012336:	687b      	ldr	r3, [r7, #4]
 8012338:	6d18      	ldr	r0, [r3, #80]	; 0x50
 801233a:	687b      	ldr	r3, [r7, #4]
 801233c:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 801233e:	687d      	ldr	r5, [r7, #4]
 8012340:	687b      	ldr	r3, [r7, #4]
 8012342:	3304      	adds	r3, #4
 8012344:	687a      	ldr	r2, [r7, #4]
 8012346:	8ad2      	ldrh	r2, [r2, #22]
 8012348:	6879      	ldr	r1, [r7, #4]
 801234a:	8b09      	ldrh	r1, [r1, #24]
 801234c:	9102      	str	r1, [sp, #8]
 801234e:	9201      	str	r2, [sp, #4]
 8012350:	9300      	str	r3, [sp, #0]
 8012352:	462b      	mov	r3, r5
 8012354:	4622      	mov	r2, r4
 8012356:	4601      	mov	r1, r0
 8012358:	6878      	ldr	r0, [r7, #4]
 801235a:	f004 fe91 	bl	8017080 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 801235e:	6878      	ldr	r0, [r7, #4]
 8012360:	f001 f8ba 	bl	80134d8 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8012364:	4b45      	ldr	r3, [pc, #276]	; (801247c <tcp_close_shutdown+0x1a8>)
 8012366:	681b      	ldr	r3, [r3, #0]
 8012368:	687a      	ldr	r2, [r7, #4]
 801236a:	429a      	cmp	r2, r3
 801236c:	d105      	bne.n	801237a <tcp_close_shutdown+0xa6>
 801236e:	4b43      	ldr	r3, [pc, #268]	; (801247c <tcp_close_shutdown+0x1a8>)
 8012370:	681b      	ldr	r3, [r3, #0]
 8012372:	68db      	ldr	r3, [r3, #12]
 8012374:	4a41      	ldr	r2, [pc, #260]	; (801247c <tcp_close_shutdown+0x1a8>)
 8012376:	6013      	str	r3, [r2, #0]
 8012378:	e013      	b.n	80123a2 <tcp_close_shutdown+0xce>
 801237a:	4b40      	ldr	r3, [pc, #256]	; (801247c <tcp_close_shutdown+0x1a8>)
 801237c:	681b      	ldr	r3, [r3, #0]
 801237e:	60fb      	str	r3, [r7, #12]
 8012380:	e00c      	b.n	801239c <tcp_close_shutdown+0xc8>
 8012382:	68fb      	ldr	r3, [r7, #12]
 8012384:	68db      	ldr	r3, [r3, #12]
 8012386:	687a      	ldr	r2, [r7, #4]
 8012388:	429a      	cmp	r2, r3
 801238a:	d104      	bne.n	8012396 <tcp_close_shutdown+0xc2>
 801238c:	687b      	ldr	r3, [r7, #4]
 801238e:	68da      	ldr	r2, [r3, #12]
 8012390:	68fb      	ldr	r3, [r7, #12]
 8012392:	60da      	str	r2, [r3, #12]
 8012394:	e005      	b.n	80123a2 <tcp_close_shutdown+0xce>
 8012396:	68fb      	ldr	r3, [r7, #12]
 8012398:	68db      	ldr	r3, [r3, #12]
 801239a:	60fb      	str	r3, [r7, #12]
 801239c:	68fb      	ldr	r3, [r7, #12]
 801239e:	2b00      	cmp	r3, #0
 80123a0:	d1ef      	bne.n	8012382 <tcp_close_shutdown+0xae>
 80123a2:	687b      	ldr	r3, [r7, #4]
 80123a4:	2200      	movs	r2, #0
 80123a6:	60da      	str	r2, [r3, #12]
 80123a8:	4b35      	ldr	r3, [pc, #212]	; (8012480 <tcp_close_shutdown+0x1ac>)
 80123aa:	2201      	movs	r2, #1
 80123ac:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 80123ae:	4b35      	ldr	r3, [pc, #212]	; (8012484 <tcp_close_shutdown+0x1b0>)
 80123b0:	681b      	ldr	r3, [r3, #0]
 80123b2:	687a      	ldr	r2, [r7, #4]
 80123b4:	429a      	cmp	r2, r3
 80123b6:	d102      	bne.n	80123be <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 80123b8:	f003 fd4c 	bl	8015e54 <tcp_trigger_input_pcb_close>
 80123bc:	e002      	b.n	80123c4 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 80123be:	6878      	ldr	r0, [r7, #4]
 80123c0:	f7ff fed6 	bl	8012170 <tcp_free>
      }
      return ERR_OK;
 80123c4:	2300      	movs	r3, #0
 80123c6:	e04d      	b.n	8012464 <tcp_close_shutdown+0x190>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 80123c8:	687b      	ldr	r3, [r7, #4]
 80123ca:	7d1b      	ldrb	r3, [r3, #20]
 80123cc:	2b01      	cmp	r3, #1
 80123ce:	d02d      	beq.n	801242c <tcp_close_shutdown+0x158>
 80123d0:	2b02      	cmp	r3, #2
 80123d2:	d036      	beq.n	8012442 <tcp_close_shutdown+0x16e>
 80123d4:	2b00      	cmp	r3, #0
 80123d6:	d13f      	bne.n	8012458 <tcp_close_shutdown+0x184>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 80123d8:	687b      	ldr	r3, [r7, #4]
 80123da:	8adb      	ldrh	r3, [r3, #22]
 80123dc:	2b00      	cmp	r3, #0
 80123de:	d021      	beq.n	8012424 <tcp_close_shutdown+0x150>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80123e0:	4b29      	ldr	r3, [pc, #164]	; (8012488 <tcp_close_shutdown+0x1b4>)
 80123e2:	681b      	ldr	r3, [r3, #0]
 80123e4:	687a      	ldr	r2, [r7, #4]
 80123e6:	429a      	cmp	r2, r3
 80123e8:	d105      	bne.n	80123f6 <tcp_close_shutdown+0x122>
 80123ea:	4b27      	ldr	r3, [pc, #156]	; (8012488 <tcp_close_shutdown+0x1b4>)
 80123ec:	681b      	ldr	r3, [r3, #0]
 80123ee:	68db      	ldr	r3, [r3, #12]
 80123f0:	4a25      	ldr	r2, [pc, #148]	; (8012488 <tcp_close_shutdown+0x1b4>)
 80123f2:	6013      	str	r3, [r2, #0]
 80123f4:	e013      	b.n	801241e <tcp_close_shutdown+0x14a>
 80123f6:	4b24      	ldr	r3, [pc, #144]	; (8012488 <tcp_close_shutdown+0x1b4>)
 80123f8:	681b      	ldr	r3, [r3, #0]
 80123fa:	60bb      	str	r3, [r7, #8]
 80123fc:	e00c      	b.n	8012418 <tcp_close_shutdown+0x144>
 80123fe:	68bb      	ldr	r3, [r7, #8]
 8012400:	68db      	ldr	r3, [r3, #12]
 8012402:	687a      	ldr	r2, [r7, #4]
 8012404:	429a      	cmp	r2, r3
 8012406:	d104      	bne.n	8012412 <tcp_close_shutdown+0x13e>
 8012408:	687b      	ldr	r3, [r7, #4]
 801240a:	68da      	ldr	r2, [r3, #12]
 801240c:	68bb      	ldr	r3, [r7, #8]
 801240e:	60da      	str	r2, [r3, #12]
 8012410:	e005      	b.n	801241e <tcp_close_shutdown+0x14a>
 8012412:	68bb      	ldr	r3, [r7, #8]
 8012414:	68db      	ldr	r3, [r3, #12]
 8012416:	60bb      	str	r3, [r7, #8]
 8012418:	68bb      	ldr	r3, [r7, #8]
 801241a:	2b00      	cmp	r3, #0
 801241c:	d1ef      	bne.n	80123fe <tcp_close_shutdown+0x12a>
 801241e:	687b      	ldr	r3, [r7, #4]
 8012420:	2200      	movs	r2, #0
 8012422:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 8012424:	6878      	ldr	r0, [r7, #4]
 8012426:	f7ff fea3 	bl	8012170 <tcp_free>
      break;
 801242a:	e01a      	b.n	8012462 <tcp_close_shutdown+0x18e>
    case LISTEN:
      tcp_listen_closed(pcb);
 801242c:	6878      	ldr	r0, [r7, #4]
 801242e:	f7ff ff17 	bl	8012260 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8012432:	6879      	ldr	r1, [r7, #4]
 8012434:	4815      	ldr	r0, [pc, #84]	; (801248c <tcp_close_shutdown+0x1b8>)
 8012436:	f001 f89f 	bl	8013578 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 801243a:	6878      	ldr	r0, [r7, #4]
 801243c:	f7ff feb4 	bl	80121a8 <tcp_free_listen>
      break;
 8012440:	e00f      	b.n	8012462 <tcp_close_shutdown+0x18e>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8012442:	6879      	ldr	r1, [r7, #4]
 8012444:	480d      	ldr	r0, [pc, #52]	; (801247c <tcp_close_shutdown+0x1a8>)
 8012446:	f001 f897 	bl	8013578 <tcp_pcb_remove>
 801244a:	4b0d      	ldr	r3, [pc, #52]	; (8012480 <tcp_close_shutdown+0x1ac>)
 801244c:	2201      	movs	r2, #1
 801244e:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 8012450:	6878      	ldr	r0, [r7, #4]
 8012452:	f7ff fe8d 	bl	8012170 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 8012456:	e004      	b.n	8012462 <tcp_close_shutdown+0x18e>
    default:
      return tcp_close_shutdown_fin(pcb);
 8012458:	6878      	ldr	r0, [r7, #4]
 801245a:	f000 f819 	bl	8012490 <tcp_close_shutdown_fin>
 801245e:	4603      	mov	r3, r0
 8012460:	e000      	b.n	8012464 <tcp_close_shutdown+0x190>
  }
  return ERR_OK;
 8012462:	2300      	movs	r3, #0
}
 8012464:	4618      	mov	r0, r3
 8012466:	3710      	adds	r7, #16
 8012468:	46bd      	mov	sp, r7
 801246a:	bdb0      	pop	{r4, r5, r7, pc}
 801246c:	0801e4e8 	.word	0x0801e4e8
 8012470:	0801e5bc 	.word	0x0801e5bc
 8012474:	0801e52c 	.word	0x0801e52c
 8012478:	0801e5dc 	.word	0x0801e5dc
 801247c:	2000f7f0 	.word	0x2000f7f0
 8012480:	2000f7ec 	.word	0x2000f7ec
 8012484:	2000f804 	.word	0x2000f804
 8012488:	2000f7fc 	.word	0x2000f7fc
 801248c:	2000f7f8 	.word	0x2000f7f8

08012490 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8012490:	b580      	push	{r7, lr}
 8012492:	b084      	sub	sp, #16
 8012494:	af00      	add	r7, sp, #0
 8012496:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8012498:	687b      	ldr	r3, [r7, #4]
 801249a:	2b00      	cmp	r3, #0
 801249c:	d106      	bne.n	80124ac <tcp_close_shutdown_fin+0x1c>
 801249e:	4b2c      	ldr	r3, [pc, #176]	; (8012550 <tcp_close_shutdown_fin+0xc0>)
 80124a0:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 80124a4:	492b      	ldr	r1, [pc, #172]	; (8012554 <tcp_close_shutdown_fin+0xc4>)
 80124a6:	482c      	ldr	r0, [pc, #176]	; (8012558 <tcp_close_shutdown_fin+0xc8>)
 80124a8:	f00a f8d6 	bl	801c658 <iprintf>

  switch (pcb->state) {
 80124ac:	687b      	ldr	r3, [r7, #4]
 80124ae:	7d1b      	ldrb	r3, [r3, #20]
 80124b0:	2b04      	cmp	r3, #4
 80124b2:	d010      	beq.n	80124d6 <tcp_close_shutdown_fin+0x46>
 80124b4:	2b07      	cmp	r3, #7
 80124b6:	d01b      	beq.n	80124f0 <tcp_close_shutdown_fin+0x60>
 80124b8:	2b03      	cmp	r3, #3
 80124ba:	d126      	bne.n	801250a <tcp_close_shutdown_fin+0x7a>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 80124bc:	6878      	ldr	r0, [r7, #4]
 80124be:	f003 fedb 	bl	8016278 <tcp_send_fin>
 80124c2:	4603      	mov	r3, r0
 80124c4:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80124c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80124ca:	2b00      	cmp	r3, #0
 80124cc:	d11f      	bne.n	801250e <tcp_close_shutdown_fin+0x7e>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 80124ce:	687b      	ldr	r3, [r7, #4]
 80124d0:	2205      	movs	r2, #5
 80124d2:	751a      	strb	r2, [r3, #20]
      }
      break;
 80124d4:	e01b      	b.n	801250e <tcp_close_shutdown_fin+0x7e>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 80124d6:	6878      	ldr	r0, [r7, #4]
 80124d8:	f003 fece 	bl	8016278 <tcp_send_fin>
 80124dc:	4603      	mov	r3, r0
 80124de:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80124e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80124e4:	2b00      	cmp	r3, #0
 80124e6:	d114      	bne.n	8012512 <tcp_close_shutdown_fin+0x82>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 80124e8:	687b      	ldr	r3, [r7, #4]
 80124ea:	2205      	movs	r2, #5
 80124ec:	751a      	strb	r2, [r3, #20]
      }
      break;
 80124ee:	e010      	b.n	8012512 <tcp_close_shutdown_fin+0x82>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 80124f0:	6878      	ldr	r0, [r7, #4]
 80124f2:	f003 fec1 	bl	8016278 <tcp_send_fin>
 80124f6:	4603      	mov	r3, r0
 80124f8:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80124fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80124fe:	2b00      	cmp	r3, #0
 8012500:	d109      	bne.n	8012516 <tcp_close_shutdown_fin+0x86>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8012502:	687b      	ldr	r3, [r7, #4]
 8012504:	2209      	movs	r2, #9
 8012506:	751a      	strb	r2, [r3, #20]
      }
      break;
 8012508:	e005      	b.n	8012516 <tcp_close_shutdown_fin+0x86>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 801250a:	2300      	movs	r3, #0
 801250c:	e01c      	b.n	8012548 <tcp_close_shutdown_fin+0xb8>
      break;
 801250e:	bf00      	nop
 8012510:	e002      	b.n	8012518 <tcp_close_shutdown_fin+0x88>
      break;
 8012512:	bf00      	nop
 8012514:	e000      	b.n	8012518 <tcp_close_shutdown_fin+0x88>
      break;
 8012516:	bf00      	nop
  }

  if (err == ERR_OK) {
 8012518:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801251c:	2b00      	cmp	r3, #0
 801251e:	d103      	bne.n	8012528 <tcp_close_shutdown_fin+0x98>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8012520:	6878      	ldr	r0, [r7, #4]
 8012522:	f003 ffe7 	bl	80164f4 <tcp_output>
 8012526:	e00d      	b.n	8012544 <tcp_close_shutdown_fin+0xb4>
  } else if (err == ERR_MEM) {
 8012528:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801252c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012530:	d108      	bne.n	8012544 <tcp_close_shutdown_fin+0xb4>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8012532:	687b      	ldr	r3, [r7, #4]
 8012534:	8b5b      	ldrh	r3, [r3, #26]
 8012536:	f043 0308 	orr.w	r3, r3, #8
 801253a:	b29a      	uxth	r2, r3
 801253c:	687b      	ldr	r3, [r7, #4]
 801253e:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8012540:	2300      	movs	r3, #0
 8012542:	e001      	b.n	8012548 <tcp_close_shutdown_fin+0xb8>
  }
  return err;
 8012544:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8012548:	4618      	mov	r0, r3
 801254a:	3710      	adds	r7, #16
 801254c:	46bd      	mov	sp, r7
 801254e:	bd80      	pop	{r7, pc}
 8012550:	0801e4e8 	.word	0x0801e4e8
 8012554:	0801e598 	.word	0x0801e598
 8012558:	0801e52c 	.word	0x0801e52c

0801255c <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 801255c:	b580      	push	{r7, lr}
 801255e:	b082      	sub	sp, #8
 8012560:	af00      	add	r7, sp, #0
 8012562:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8012564:	687b      	ldr	r3, [r7, #4]
 8012566:	2b00      	cmp	r3, #0
 8012568:	d109      	bne.n	801257e <tcp_close+0x22>
 801256a:	4b0f      	ldr	r3, [pc, #60]	; (80125a8 <tcp_close+0x4c>)
 801256c:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 8012570:	490e      	ldr	r1, [pc, #56]	; (80125ac <tcp_close+0x50>)
 8012572:	480f      	ldr	r0, [pc, #60]	; (80125b0 <tcp_close+0x54>)
 8012574:	f00a f870 	bl	801c658 <iprintf>
 8012578:	f06f 030f 	mvn.w	r3, #15
 801257c:	e00f      	b.n	801259e <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 801257e:	687b      	ldr	r3, [r7, #4]
 8012580:	7d1b      	ldrb	r3, [r3, #20]
 8012582:	2b01      	cmp	r3, #1
 8012584:	d006      	beq.n	8012594 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8012586:	687b      	ldr	r3, [r7, #4]
 8012588:	8b5b      	ldrh	r3, [r3, #26]
 801258a:	f043 0310 	orr.w	r3, r3, #16
 801258e:	b29a      	uxth	r2, r3
 8012590:	687b      	ldr	r3, [r7, #4]
 8012592:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8012594:	2101      	movs	r1, #1
 8012596:	6878      	ldr	r0, [r7, #4]
 8012598:	f7ff fe9c 	bl	80122d4 <tcp_close_shutdown>
 801259c:	4603      	mov	r3, r0
}
 801259e:	4618      	mov	r0, r3
 80125a0:	3708      	adds	r7, #8
 80125a2:	46bd      	mov	sp, r7
 80125a4:	bd80      	pop	{r7, pc}
 80125a6:	bf00      	nop
 80125a8:	0801e4e8 	.word	0x0801e4e8
 80125ac:	0801e5f8 	.word	0x0801e5f8
 80125b0:	0801e52c 	.word	0x0801e52c

080125b4 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 80125b4:	b580      	push	{r7, lr}
 80125b6:	b08e      	sub	sp, #56	; 0x38
 80125b8:	af04      	add	r7, sp, #16
 80125ba:	6078      	str	r0, [r7, #4]
 80125bc:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 80125be:	687b      	ldr	r3, [r7, #4]
 80125c0:	2b00      	cmp	r3, #0
 80125c2:	d107      	bne.n	80125d4 <tcp_abandon+0x20>
 80125c4:	4b52      	ldr	r3, [pc, #328]	; (8012710 <tcp_abandon+0x15c>)
 80125c6:	f240 223d 	movw	r2, #573	; 0x23d
 80125ca:	4952      	ldr	r1, [pc, #328]	; (8012714 <tcp_abandon+0x160>)
 80125cc:	4852      	ldr	r0, [pc, #328]	; (8012718 <tcp_abandon+0x164>)
 80125ce:	f00a f843 	bl	801c658 <iprintf>
 80125d2:	e099      	b.n	8012708 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 80125d4:	687b      	ldr	r3, [r7, #4]
 80125d6:	7d1b      	ldrb	r3, [r3, #20]
 80125d8:	2b01      	cmp	r3, #1
 80125da:	d106      	bne.n	80125ea <tcp_abandon+0x36>
 80125dc:	4b4c      	ldr	r3, [pc, #304]	; (8012710 <tcp_abandon+0x15c>)
 80125de:	f240 2241 	movw	r2, #577	; 0x241
 80125e2:	494e      	ldr	r1, [pc, #312]	; (801271c <tcp_abandon+0x168>)
 80125e4:	484c      	ldr	r0, [pc, #304]	; (8012718 <tcp_abandon+0x164>)
 80125e6:	f00a f837 	bl	801c658 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 80125ea:	687b      	ldr	r3, [r7, #4]
 80125ec:	7d1b      	ldrb	r3, [r3, #20]
 80125ee:	2b0a      	cmp	r3, #10
 80125f0:	d107      	bne.n	8012602 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 80125f2:	6879      	ldr	r1, [r7, #4]
 80125f4:	484a      	ldr	r0, [pc, #296]	; (8012720 <tcp_abandon+0x16c>)
 80125f6:	f000 ffbf 	bl	8013578 <tcp_pcb_remove>
    tcp_free(pcb);
 80125fa:	6878      	ldr	r0, [r7, #4]
 80125fc:	f7ff fdb8 	bl	8012170 <tcp_free>
 8012600:	e082      	b.n	8012708 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 8012602:	2300      	movs	r3, #0
 8012604:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 8012606:	2300      	movs	r3, #0
 8012608:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 801260a:	687b      	ldr	r3, [r7, #4]
 801260c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801260e:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8012610:	687b      	ldr	r3, [r7, #4]
 8012612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012614:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 8012616:	687b      	ldr	r3, [r7, #4]
 8012618:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801261c:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 801261e:	687b      	ldr	r3, [r7, #4]
 8012620:	691b      	ldr	r3, [r3, #16]
 8012622:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8012624:	687b      	ldr	r3, [r7, #4]
 8012626:	7d1b      	ldrb	r3, [r3, #20]
 8012628:	2b00      	cmp	r3, #0
 801262a:	d126      	bne.n	801267a <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 801262c:	687b      	ldr	r3, [r7, #4]
 801262e:	8adb      	ldrh	r3, [r3, #22]
 8012630:	2b00      	cmp	r3, #0
 8012632:	d02e      	beq.n	8012692 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8012634:	4b3b      	ldr	r3, [pc, #236]	; (8012724 <tcp_abandon+0x170>)
 8012636:	681b      	ldr	r3, [r3, #0]
 8012638:	687a      	ldr	r2, [r7, #4]
 801263a:	429a      	cmp	r2, r3
 801263c:	d105      	bne.n	801264a <tcp_abandon+0x96>
 801263e:	4b39      	ldr	r3, [pc, #228]	; (8012724 <tcp_abandon+0x170>)
 8012640:	681b      	ldr	r3, [r3, #0]
 8012642:	68db      	ldr	r3, [r3, #12]
 8012644:	4a37      	ldr	r2, [pc, #220]	; (8012724 <tcp_abandon+0x170>)
 8012646:	6013      	str	r3, [r2, #0]
 8012648:	e013      	b.n	8012672 <tcp_abandon+0xbe>
 801264a:	4b36      	ldr	r3, [pc, #216]	; (8012724 <tcp_abandon+0x170>)
 801264c:	681b      	ldr	r3, [r3, #0]
 801264e:	61fb      	str	r3, [r7, #28]
 8012650:	e00c      	b.n	801266c <tcp_abandon+0xb8>
 8012652:	69fb      	ldr	r3, [r7, #28]
 8012654:	68db      	ldr	r3, [r3, #12]
 8012656:	687a      	ldr	r2, [r7, #4]
 8012658:	429a      	cmp	r2, r3
 801265a:	d104      	bne.n	8012666 <tcp_abandon+0xb2>
 801265c:	687b      	ldr	r3, [r7, #4]
 801265e:	68da      	ldr	r2, [r3, #12]
 8012660:	69fb      	ldr	r3, [r7, #28]
 8012662:	60da      	str	r2, [r3, #12]
 8012664:	e005      	b.n	8012672 <tcp_abandon+0xbe>
 8012666:	69fb      	ldr	r3, [r7, #28]
 8012668:	68db      	ldr	r3, [r3, #12]
 801266a:	61fb      	str	r3, [r7, #28]
 801266c:	69fb      	ldr	r3, [r7, #28]
 801266e:	2b00      	cmp	r3, #0
 8012670:	d1ef      	bne.n	8012652 <tcp_abandon+0x9e>
 8012672:	687b      	ldr	r3, [r7, #4]
 8012674:	2200      	movs	r2, #0
 8012676:	60da      	str	r2, [r3, #12]
 8012678:	e00b      	b.n	8012692 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 801267a:	683b      	ldr	r3, [r7, #0]
 801267c:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 801267e:	687b      	ldr	r3, [r7, #4]
 8012680:	8adb      	ldrh	r3, [r3, #22]
 8012682:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8012684:	6879      	ldr	r1, [r7, #4]
 8012686:	4828      	ldr	r0, [pc, #160]	; (8012728 <tcp_abandon+0x174>)
 8012688:	f000 ff76 	bl	8013578 <tcp_pcb_remove>
 801268c:	4b27      	ldr	r3, [pc, #156]	; (801272c <tcp_abandon+0x178>)
 801268e:	2201      	movs	r2, #1
 8012690:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 8012692:	687b      	ldr	r3, [r7, #4]
 8012694:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012696:	2b00      	cmp	r3, #0
 8012698:	d004      	beq.n	80126a4 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 801269a:	687b      	ldr	r3, [r7, #4]
 801269c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801269e:	4618      	mov	r0, r3
 80126a0:	f000 fd1a 	bl	80130d8 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 80126a4:	687b      	ldr	r3, [r7, #4]
 80126a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80126a8:	2b00      	cmp	r3, #0
 80126aa:	d004      	beq.n	80126b6 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 80126ac:	687b      	ldr	r3, [r7, #4]
 80126ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80126b0:	4618      	mov	r0, r3
 80126b2:	f000 fd11 	bl	80130d8 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 80126b6:	687b      	ldr	r3, [r7, #4]
 80126b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80126ba:	2b00      	cmp	r3, #0
 80126bc:	d004      	beq.n	80126c8 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 80126be:	687b      	ldr	r3, [r7, #4]
 80126c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80126c2:	4618      	mov	r0, r3
 80126c4:	f000 fd08 	bl	80130d8 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 80126c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80126ca:	2b00      	cmp	r3, #0
 80126cc:	d00e      	beq.n	80126ec <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 80126ce:	6879      	ldr	r1, [r7, #4]
 80126d0:	687b      	ldr	r3, [r7, #4]
 80126d2:	3304      	adds	r3, #4
 80126d4:	687a      	ldr	r2, [r7, #4]
 80126d6:	8b12      	ldrh	r2, [r2, #24]
 80126d8:	9202      	str	r2, [sp, #8]
 80126da:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80126dc:	9201      	str	r2, [sp, #4]
 80126de:	9300      	str	r3, [sp, #0]
 80126e0:	460b      	mov	r3, r1
 80126e2:	697a      	ldr	r2, [r7, #20]
 80126e4:	69b9      	ldr	r1, [r7, #24]
 80126e6:	6878      	ldr	r0, [r7, #4]
 80126e8:	f004 fcca 	bl	8017080 <tcp_rst>
    }
    last_state = pcb->state;
 80126ec:	687b      	ldr	r3, [r7, #4]
 80126ee:	7d1b      	ldrb	r3, [r3, #20]
 80126f0:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 80126f2:	6878      	ldr	r0, [r7, #4]
 80126f4:	f7ff fd3c 	bl	8012170 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 80126f8:	693b      	ldr	r3, [r7, #16]
 80126fa:	2b00      	cmp	r3, #0
 80126fc:	d004      	beq.n	8012708 <tcp_abandon+0x154>
 80126fe:	693b      	ldr	r3, [r7, #16]
 8012700:	f06f 010c 	mvn.w	r1, #12
 8012704:	68f8      	ldr	r0, [r7, #12]
 8012706:	4798      	blx	r3
  }
}
 8012708:	3728      	adds	r7, #40	; 0x28
 801270a:	46bd      	mov	sp, r7
 801270c:	bd80      	pop	{r7, pc}
 801270e:	bf00      	nop
 8012710:	0801e4e8 	.word	0x0801e4e8
 8012714:	0801e62c 	.word	0x0801e62c
 8012718:	0801e52c 	.word	0x0801e52c
 801271c:	0801e648 	.word	0x0801e648
 8012720:	2000f800 	.word	0x2000f800
 8012724:	2000f7fc 	.word	0x2000f7fc
 8012728:	2000f7f0 	.word	0x2000f7f0
 801272c:	2000f7ec 	.word	0x2000f7ec

08012730 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 8012730:	b580      	push	{r7, lr}
 8012732:	b082      	sub	sp, #8
 8012734:	af00      	add	r7, sp, #0
 8012736:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8012738:	2101      	movs	r1, #1
 801273a:	6878      	ldr	r0, [r7, #4]
 801273c:	f7ff ff3a 	bl	80125b4 <tcp_abandon>
}
 8012740:	bf00      	nop
 8012742:	3708      	adds	r7, #8
 8012744:	46bd      	mov	sp, r7
 8012746:	bd80      	pop	{r7, pc}

08012748 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8012748:	b580      	push	{r7, lr}
 801274a:	b084      	sub	sp, #16
 801274c:	af00      	add	r7, sp, #0
 801274e:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8012750:	687b      	ldr	r3, [r7, #4]
 8012752:	2b00      	cmp	r3, #0
 8012754:	d106      	bne.n	8012764 <tcp_update_rcv_ann_wnd+0x1c>
 8012756:	4b25      	ldr	r3, [pc, #148]	; (80127ec <tcp_update_rcv_ann_wnd+0xa4>)
 8012758:	f240 32a6 	movw	r2, #934	; 0x3a6
 801275c:	4924      	ldr	r1, [pc, #144]	; (80127f0 <tcp_update_rcv_ann_wnd+0xa8>)
 801275e:	4825      	ldr	r0, [pc, #148]	; (80127f4 <tcp_update_rcv_ann_wnd+0xac>)
 8012760:	f009 ff7a 	bl	801c658 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8012764:	687b      	ldr	r3, [r7, #4]
 8012766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012768:	687a      	ldr	r2, [r7, #4]
 801276a:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 801276c:	4413      	add	r3, r2
 801276e:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8012770:	687b      	ldr	r3, [r7, #4]
 8012772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012774:	687a      	ldr	r2, [r7, #4]
 8012776:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 8012778:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 801277c:	bf28      	it	cs
 801277e:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 8012782:	b292      	uxth	r2, r2
 8012784:	4413      	add	r3, r2
 8012786:	68fa      	ldr	r2, [r7, #12]
 8012788:	1ad3      	subs	r3, r2, r3
 801278a:	2b00      	cmp	r3, #0
 801278c:	db08      	blt.n	80127a0 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 801278e:	687b      	ldr	r3, [r7, #4]
 8012790:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8012792:	687b      	ldr	r3, [r7, #4]
 8012794:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8012796:	687b      	ldr	r3, [r7, #4]
 8012798:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801279a:	68fa      	ldr	r2, [r7, #12]
 801279c:	1ad3      	subs	r3, r2, r3
 801279e:	e020      	b.n	80127e2 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 80127a0:	687b      	ldr	r3, [r7, #4]
 80127a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80127a4:	687b      	ldr	r3, [r7, #4]
 80127a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80127a8:	1ad3      	subs	r3, r2, r3
 80127aa:	2b00      	cmp	r3, #0
 80127ac:	dd03      	ble.n	80127b6 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 80127ae:	687b      	ldr	r3, [r7, #4]
 80127b0:	2200      	movs	r2, #0
 80127b2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80127b4:	e014      	b.n	80127e0 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 80127b6:	687b      	ldr	r3, [r7, #4]
 80127b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80127ba:	687b      	ldr	r3, [r7, #4]
 80127bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80127be:	1ad3      	subs	r3, r2, r3
 80127c0:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 80127c2:	68bb      	ldr	r3, [r7, #8]
 80127c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80127c8:	d306      	bcc.n	80127d8 <tcp_update_rcv_ann_wnd+0x90>
 80127ca:	4b08      	ldr	r3, [pc, #32]	; (80127ec <tcp_update_rcv_ann_wnd+0xa4>)
 80127cc:	f240 32b6 	movw	r2, #950	; 0x3b6
 80127d0:	4909      	ldr	r1, [pc, #36]	; (80127f8 <tcp_update_rcv_ann_wnd+0xb0>)
 80127d2:	4808      	ldr	r0, [pc, #32]	; (80127f4 <tcp_update_rcv_ann_wnd+0xac>)
 80127d4:	f009 ff40 	bl	801c658 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 80127d8:	68bb      	ldr	r3, [r7, #8]
 80127da:	b29a      	uxth	r2, r3
 80127dc:	687b      	ldr	r3, [r7, #4]
 80127de:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 80127e0:	2300      	movs	r3, #0
  }
}
 80127e2:	4618      	mov	r0, r3
 80127e4:	3710      	adds	r7, #16
 80127e6:	46bd      	mov	sp, r7
 80127e8:	bd80      	pop	{r7, pc}
 80127ea:	bf00      	nop
 80127ec:	0801e4e8 	.word	0x0801e4e8
 80127f0:	0801e744 	.word	0x0801e744
 80127f4:	0801e52c 	.word	0x0801e52c
 80127f8:	0801e768 	.word	0x0801e768

080127fc <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 80127fc:	b580      	push	{r7, lr}
 80127fe:	b084      	sub	sp, #16
 8012800:	af00      	add	r7, sp, #0
 8012802:	6078      	str	r0, [r7, #4]
 8012804:	460b      	mov	r3, r1
 8012806:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8012808:	687b      	ldr	r3, [r7, #4]
 801280a:	2b00      	cmp	r3, #0
 801280c:	d107      	bne.n	801281e <tcp_recved+0x22>
 801280e:	4b1f      	ldr	r3, [pc, #124]	; (801288c <tcp_recved+0x90>)
 8012810:	f240 32cf 	movw	r2, #975	; 0x3cf
 8012814:	491e      	ldr	r1, [pc, #120]	; (8012890 <tcp_recved+0x94>)
 8012816:	481f      	ldr	r0, [pc, #124]	; (8012894 <tcp_recved+0x98>)
 8012818:	f009 ff1e 	bl	801c658 <iprintf>
 801281c:	e032      	b.n	8012884 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 801281e:	687b      	ldr	r3, [r7, #4]
 8012820:	7d1b      	ldrb	r3, [r3, #20]
 8012822:	2b01      	cmp	r3, #1
 8012824:	d106      	bne.n	8012834 <tcp_recved+0x38>
 8012826:	4b19      	ldr	r3, [pc, #100]	; (801288c <tcp_recved+0x90>)
 8012828:	f240 32d3 	movw	r2, #979	; 0x3d3
 801282c:	491a      	ldr	r1, [pc, #104]	; (8012898 <tcp_recved+0x9c>)
 801282e:	4819      	ldr	r0, [pc, #100]	; (8012894 <tcp_recved+0x98>)
 8012830:	f009 ff12 	bl	801c658 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8012834:	687b      	ldr	r3, [r7, #4]
 8012836:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8012838:	887b      	ldrh	r3, [r7, #2]
 801283a:	4413      	add	r3, r2
 801283c:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 801283e:	89fb      	ldrh	r3, [r7, #14]
 8012840:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8012844:	d804      	bhi.n	8012850 <tcp_recved+0x54>
 8012846:	687b      	ldr	r3, [r7, #4]
 8012848:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801284a:	89fa      	ldrh	r2, [r7, #14]
 801284c:	429a      	cmp	r2, r3
 801284e:	d204      	bcs.n	801285a <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8012850:	687b      	ldr	r3, [r7, #4]
 8012852:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8012856:	851a      	strh	r2, [r3, #40]	; 0x28
 8012858:	e002      	b.n	8012860 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 801285a:	687b      	ldr	r3, [r7, #4]
 801285c:	89fa      	ldrh	r2, [r7, #14]
 801285e:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8012860:	6878      	ldr	r0, [r7, #4]
 8012862:	f7ff ff71 	bl	8012748 <tcp_update_rcv_ann_wnd>
 8012866:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8012868:	68bb      	ldr	r3, [r7, #8]
 801286a:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 801286e:	d309      	bcc.n	8012884 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 8012870:	687b      	ldr	r3, [r7, #4]
 8012872:	8b5b      	ldrh	r3, [r3, #26]
 8012874:	f043 0302 	orr.w	r3, r3, #2
 8012878:	b29a      	uxth	r2, r3
 801287a:	687b      	ldr	r3, [r7, #4]
 801287c:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 801287e:	6878      	ldr	r0, [r7, #4]
 8012880:	f003 fe38 	bl	80164f4 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8012884:	3710      	adds	r7, #16
 8012886:	46bd      	mov	sp, r7
 8012888:	bd80      	pop	{r7, pc}
 801288a:	bf00      	nop
 801288c:	0801e4e8 	.word	0x0801e4e8
 8012890:	0801e784 	.word	0x0801e784
 8012894:	0801e52c 	.word	0x0801e52c
 8012898:	0801e79c 	.word	0x0801e79c

0801289c <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 801289c:	b5b0      	push	{r4, r5, r7, lr}
 801289e:	b090      	sub	sp, #64	; 0x40
 80128a0:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 80128a2:	2300      	movs	r3, #0
 80128a4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 80128a8:	4b94      	ldr	r3, [pc, #592]	; (8012afc <tcp_slowtmr+0x260>)
 80128aa:	681b      	ldr	r3, [r3, #0]
 80128ac:	3301      	adds	r3, #1
 80128ae:	4a93      	ldr	r2, [pc, #588]	; (8012afc <tcp_slowtmr+0x260>)
 80128b0:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 80128b2:	4b93      	ldr	r3, [pc, #588]	; (8012b00 <tcp_slowtmr+0x264>)
 80128b4:	781b      	ldrb	r3, [r3, #0]
 80128b6:	3301      	adds	r3, #1
 80128b8:	b2da      	uxtb	r2, r3
 80128ba:	4b91      	ldr	r3, [pc, #580]	; (8012b00 <tcp_slowtmr+0x264>)
 80128bc:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 80128be:	2300      	movs	r3, #0
 80128c0:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 80128c2:	4b90      	ldr	r3, [pc, #576]	; (8012b04 <tcp_slowtmr+0x268>)
 80128c4:	681b      	ldr	r3, [r3, #0]
 80128c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 80128c8:	e29d      	b.n	8012e06 <tcp_slowtmr+0x56a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 80128ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80128cc:	7d1b      	ldrb	r3, [r3, #20]
 80128ce:	2b00      	cmp	r3, #0
 80128d0:	d106      	bne.n	80128e0 <tcp_slowtmr+0x44>
 80128d2:	4b8d      	ldr	r3, [pc, #564]	; (8012b08 <tcp_slowtmr+0x26c>)
 80128d4:	f240 42be 	movw	r2, #1214	; 0x4be
 80128d8:	498c      	ldr	r1, [pc, #560]	; (8012b0c <tcp_slowtmr+0x270>)
 80128da:	488d      	ldr	r0, [pc, #564]	; (8012b10 <tcp_slowtmr+0x274>)
 80128dc:	f009 febc 	bl	801c658 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 80128e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80128e2:	7d1b      	ldrb	r3, [r3, #20]
 80128e4:	2b01      	cmp	r3, #1
 80128e6:	d106      	bne.n	80128f6 <tcp_slowtmr+0x5a>
 80128e8:	4b87      	ldr	r3, [pc, #540]	; (8012b08 <tcp_slowtmr+0x26c>)
 80128ea:	f240 42bf 	movw	r2, #1215	; 0x4bf
 80128ee:	4989      	ldr	r1, [pc, #548]	; (8012b14 <tcp_slowtmr+0x278>)
 80128f0:	4887      	ldr	r0, [pc, #540]	; (8012b10 <tcp_slowtmr+0x274>)
 80128f2:	f009 feb1 	bl	801c658 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 80128f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80128f8:	7d1b      	ldrb	r3, [r3, #20]
 80128fa:	2b0a      	cmp	r3, #10
 80128fc:	d106      	bne.n	801290c <tcp_slowtmr+0x70>
 80128fe:	4b82      	ldr	r3, [pc, #520]	; (8012b08 <tcp_slowtmr+0x26c>)
 8012900:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 8012904:	4984      	ldr	r1, [pc, #528]	; (8012b18 <tcp_slowtmr+0x27c>)
 8012906:	4882      	ldr	r0, [pc, #520]	; (8012b10 <tcp_slowtmr+0x274>)
 8012908:	f009 fea6 	bl	801c658 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 801290c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801290e:	7f9a      	ldrb	r2, [r3, #30]
 8012910:	4b7b      	ldr	r3, [pc, #492]	; (8012b00 <tcp_slowtmr+0x264>)
 8012912:	781b      	ldrb	r3, [r3, #0]
 8012914:	429a      	cmp	r2, r3
 8012916:	d105      	bne.n	8012924 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 8012918:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801291a:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 801291c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801291e:	68db      	ldr	r3, [r3, #12]
 8012920:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 8012922:	e270      	b.n	8012e06 <tcp_slowtmr+0x56a>
    }
    pcb->last_timer = tcp_timer_ctr;
 8012924:	4b76      	ldr	r3, [pc, #472]	; (8012b00 <tcp_slowtmr+0x264>)
 8012926:	781a      	ldrb	r2, [r3, #0]
 8012928:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801292a:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 801292c:	2300      	movs	r3, #0
 801292e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 8012932:	2300      	movs	r3, #0
 8012934:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8012938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801293a:	7d1b      	ldrb	r3, [r3, #20]
 801293c:	2b02      	cmp	r3, #2
 801293e:	d10a      	bne.n	8012956 <tcp_slowtmr+0xba>
 8012940:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012942:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8012946:	2b05      	cmp	r3, #5
 8012948:	d905      	bls.n	8012956 <tcp_slowtmr+0xba>
      ++pcb_remove;
 801294a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801294e:	3301      	adds	r3, #1
 8012950:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8012954:	e11e      	b.n	8012b94 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 8012956:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012958:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801295c:	2b0b      	cmp	r3, #11
 801295e:	d905      	bls.n	801296c <tcp_slowtmr+0xd0>
      ++pcb_remove;
 8012960:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012964:	3301      	adds	r3, #1
 8012966:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801296a:	e113      	b.n	8012b94 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 801296c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801296e:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8012972:	2b00      	cmp	r3, #0
 8012974:	d075      	beq.n	8012a62 <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 8012976:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012978:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801297a:	2b00      	cmp	r3, #0
 801297c:	d006      	beq.n	801298c <tcp_slowtmr+0xf0>
 801297e:	4b62      	ldr	r3, [pc, #392]	; (8012b08 <tcp_slowtmr+0x26c>)
 8012980:	f240 42d4 	movw	r2, #1236	; 0x4d4
 8012984:	4965      	ldr	r1, [pc, #404]	; (8012b1c <tcp_slowtmr+0x280>)
 8012986:	4862      	ldr	r0, [pc, #392]	; (8012b10 <tcp_slowtmr+0x274>)
 8012988:	f009 fe66 	bl	801c658 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 801298c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801298e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012990:	2b00      	cmp	r3, #0
 8012992:	d106      	bne.n	80129a2 <tcp_slowtmr+0x106>
 8012994:	4b5c      	ldr	r3, [pc, #368]	; (8012b08 <tcp_slowtmr+0x26c>)
 8012996:	f240 42d5 	movw	r2, #1237	; 0x4d5
 801299a:	4961      	ldr	r1, [pc, #388]	; (8012b20 <tcp_slowtmr+0x284>)
 801299c:	485c      	ldr	r0, [pc, #368]	; (8012b10 <tcp_slowtmr+0x274>)
 801299e:	f009 fe5b 	bl	801c658 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 80129a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80129a4:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 80129a8:	2b0b      	cmp	r3, #11
 80129aa:	d905      	bls.n	80129b8 <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 80129ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80129b0:	3301      	adds	r3, #1
 80129b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80129b6:	e0ed      	b.n	8012b94 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 80129b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80129ba:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80129be:	3b01      	subs	r3, #1
 80129c0:	4a58      	ldr	r2, [pc, #352]	; (8012b24 <tcp_slowtmr+0x288>)
 80129c2:	5cd3      	ldrb	r3, [r2, r3]
 80129c4:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 80129c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80129c8:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80129cc:	7c7a      	ldrb	r2, [r7, #17]
 80129ce:	429a      	cmp	r2, r3
 80129d0:	d907      	bls.n	80129e2 <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 80129d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80129d4:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80129d8:	3301      	adds	r3, #1
 80129da:	b2da      	uxtb	r2, r3
 80129dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80129de:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 80129e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80129e4:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80129e8:	7c7a      	ldrb	r2, [r7, #17]
 80129ea:	429a      	cmp	r2, r3
 80129ec:	f200 80d2 	bhi.w	8012b94 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 80129f0:	2301      	movs	r3, #1
 80129f2:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 80129f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80129f6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80129fa:	2b00      	cmp	r3, #0
 80129fc:	d108      	bne.n	8012a10 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 80129fe:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012a00:	f004 fc32 	bl	8017268 <tcp_zero_window_probe>
 8012a04:	4603      	mov	r3, r0
 8012a06:	2b00      	cmp	r3, #0
 8012a08:	d014      	beq.n	8012a34 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 8012a0a:	2300      	movs	r3, #0
 8012a0c:	623b      	str	r3, [r7, #32]
 8012a0e:	e011      	b.n	8012a34 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8012a10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a12:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8012a16:	4619      	mov	r1, r3
 8012a18:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012a1a:	f003 fae5 	bl	8015fe8 <tcp_split_unsent_seg>
 8012a1e:	4603      	mov	r3, r0
 8012a20:	2b00      	cmp	r3, #0
 8012a22:	d107      	bne.n	8012a34 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 8012a24:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012a26:	f003 fd65 	bl	80164f4 <tcp_output>
 8012a2a:	4603      	mov	r3, r0
 8012a2c:	2b00      	cmp	r3, #0
 8012a2e:	d101      	bne.n	8012a34 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 8012a30:	2300      	movs	r3, #0
 8012a32:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 8012a34:	6a3b      	ldr	r3, [r7, #32]
 8012a36:	2b00      	cmp	r3, #0
 8012a38:	f000 80ac 	beq.w	8012b94 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 8012a3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a3e:	2200      	movs	r2, #0
 8012a40:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8012a44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a46:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8012a4a:	2b06      	cmp	r3, #6
 8012a4c:	f200 80a2 	bhi.w	8012b94 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 8012a50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a52:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8012a56:	3301      	adds	r3, #1
 8012a58:	b2da      	uxtb	r2, r3
 8012a5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a5c:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 8012a60:	e098      	b.n	8012b94 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8012a62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a64:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8012a68:	2b00      	cmp	r3, #0
 8012a6a:	db0f      	blt.n	8012a8c <tcp_slowtmr+0x1f0>
 8012a6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a6e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8012a72:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8012a76:	4293      	cmp	r3, r2
 8012a78:	d008      	beq.n	8012a8c <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 8012a7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a7c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8012a80:	b29b      	uxth	r3, r3
 8012a82:	3301      	adds	r3, #1
 8012a84:	b29b      	uxth	r3, r3
 8012a86:	b21a      	sxth	r2, r3
 8012a88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a8a:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 8012a8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a8e:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 8012a92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a94:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8012a98:	429a      	cmp	r2, r3
 8012a9a:	db7b      	blt.n	8012b94 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8012a9c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012a9e:	f004 f821 	bl	8016ae4 <tcp_rexmit_rto_prepare>
 8012aa2:	4603      	mov	r3, r0
 8012aa4:	2b00      	cmp	r3, #0
 8012aa6:	d007      	beq.n	8012ab8 <tcp_slowtmr+0x21c>
 8012aa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012aaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012aac:	2b00      	cmp	r3, #0
 8012aae:	d171      	bne.n	8012b94 <tcp_slowtmr+0x2f8>
 8012ab0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012ab2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012ab4:	2b00      	cmp	r3, #0
 8012ab6:	d06d      	beq.n	8012b94 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 8012ab8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012aba:	7d1b      	ldrb	r3, [r3, #20]
 8012abc:	2b02      	cmp	r3, #2
 8012abe:	d03a      	beq.n	8012b36 <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8012ac0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012ac2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8012ac6:	2b0c      	cmp	r3, #12
 8012ac8:	bf28      	it	cs
 8012aca:	230c      	movcs	r3, #12
 8012acc:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8012ace:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012ad0:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8012ad4:	10db      	asrs	r3, r3, #3
 8012ad6:	b21b      	sxth	r3, r3
 8012ad8:	461a      	mov	r2, r3
 8012ada:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012adc:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8012ae0:	4413      	add	r3, r2
 8012ae2:	7efa      	ldrb	r2, [r7, #27]
 8012ae4:	4910      	ldr	r1, [pc, #64]	; (8012b28 <tcp_slowtmr+0x28c>)
 8012ae6:	5c8a      	ldrb	r2, [r1, r2]
 8012ae8:	4093      	lsls	r3, r2
 8012aea:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8012aec:	697b      	ldr	r3, [r7, #20]
 8012aee:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 8012af2:	4293      	cmp	r3, r2
 8012af4:	dc1a      	bgt.n	8012b2c <tcp_slowtmr+0x290>
 8012af6:	697b      	ldr	r3, [r7, #20]
 8012af8:	b21a      	sxth	r2, r3
 8012afa:	e019      	b.n	8012b30 <tcp_slowtmr+0x294>
 8012afc:	2000f7f4 	.word	0x2000f7f4
 8012b00:	2000871e 	.word	0x2000871e
 8012b04:	2000f7f0 	.word	0x2000f7f0
 8012b08:	0801e4e8 	.word	0x0801e4e8
 8012b0c:	0801e82c 	.word	0x0801e82c
 8012b10:	0801e52c 	.word	0x0801e52c
 8012b14:	0801e858 	.word	0x0801e858
 8012b18:	0801e884 	.word	0x0801e884
 8012b1c:	0801e8b4 	.word	0x0801e8b4
 8012b20:	0801e8e8 	.word	0x0801e8e8
 8012b24:	080227c8 	.word	0x080227c8
 8012b28:	080227b8 	.word	0x080227b8
 8012b2c:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8012b30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b32:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 8012b36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b38:	2200      	movs	r2, #0
 8012b3a:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8012b3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b3e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8012b42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b44:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8012b48:	4293      	cmp	r3, r2
 8012b4a:	bf28      	it	cs
 8012b4c:	4613      	movcs	r3, r2
 8012b4e:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8012b50:	8a7b      	ldrh	r3, [r7, #18]
 8012b52:	085b      	lsrs	r3, r3, #1
 8012b54:	b29a      	uxth	r2, r3
 8012b56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b58:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8012b5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b5e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8012b62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b64:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012b66:	005b      	lsls	r3, r3, #1
 8012b68:	b29b      	uxth	r3, r3
 8012b6a:	429a      	cmp	r2, r3
 8012b6c:	d206      	bcs.n	8012b7c <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8012b6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b70:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012b72:	005b      	lsls	r3, r3, #1
 8012b74:	b29a      	uxth	r2, r3
 8012b76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b78:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 8012b7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b7e:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8012b80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b82:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 8012b86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b88:	2200      	movs	r2, #0
 8012b8a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 8012b8e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012b90:	f004 f818 	bl	8016bc4 <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 8012b94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b96:	7d1b      	ldrb	r3, [r3, #20]
 8012b98:	2b06      	cmp	r3, #6
 8012b9a:	d111      	bne.n	8012bc0 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 8012b9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b9e:	8b5b      	ldrh	r3, [r3, #26]
 8012ba0:	f003 0310 	and.w	r3, r3, #16
 8012ba4:	2b00      	cmp	r3, #0
 8012ba6:	d00b      	beq.n	8012bc0 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8012ba8:	4b9c      	ldr	r3, [pc, #624]	; (8012e1c <tcp_slowtmr+0x580>)
 8012baa:	681a      	ldr	r2, [r3, #0]
 8012bac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012bae:	6a1b      	ldr	r3, [r3, #32]
 8012bb0:	1ad3      	subs	r3, r2, r3
 8012bb2:	2b28      	cmp	r3, #40	; 0x28
 8012bb4:	d904      	bls.n	8012bc0 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 8012bb6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012bba:	3301      	adds	r3, #1
 8012bbc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8012bc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012bc2:	7a5b      	ldrb	r3, [r3, #9]
 8012bc4:	f003 0308 	and.w	r3, r3, #8
 8012bc8:	2b00      	cmp	r3, #0
 8012bca:	d04a      	beq.n	8012c62 <tcp_slowtmr+0x3c6>
        ((pcb->state == ESTABLISHED) ||
 8012bcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012bce:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8012bd0:	2b04      	cmp	r3, #4
 8012bd2:	d003      	beq.n	8012bdc <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 8012bd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012bd6:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8012bd8:	2b07      	cmp	r3, #7
 8012bda:	d142      	bne.n	8012c62 <tcp_slowtmr+0x3c6>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8012bdc:	4b8f      	ldr	r3, [pc, #572]	; (8012e1c <tcp_slowtmr+0x580>)
 8012bde:	681a      	ldr	r2, [r3, #0]
 8012be0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012be2:	6a1b      	ldr	r3, [r3, #32]
 8012be4:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8012be6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012be8:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8012bec:	4b8c      	ldr	r3, [pc, #560]	; (8012e20 <tcp_slowtmr+0x584>)
 8012bee:	440b      	add	r3, r1
 8012bf0:	498c      	ldr	r1, [pc, #560]	; (8012e24 <tcp_slowtmr+0x588>)
 8012bf2:	fba1 1303 	umull	r1, r3, r1, r3
 8012bf6:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8012bf8:	429a      	cmp	r2, r3
 8012bfa:	d90a      	bls.n	8012c12 <tcp_slowtmr+0x376>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 8012bfc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012c00:	3301      	adds	r3, #1
 8012c02:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 8012c06:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8012c0a:	3301      	adds	r3, #1
 8012c0c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8012c10:	e027      	b.n	8012c62 <tcp_slowtmr+0x3c6>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8012c12:	4b82      	ldr	r3, [pc, #520]	; (8012e1c <tcp_slowtmr+0x580>)
 8012c14:	681a      	ldr	r2, [r3, #0]
 8012c16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c18:	6a1b      	ldr	r3, [r3, #32]
 8012c1a:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8012c1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c1e:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8012c22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c24:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8012c28:	4618      	mov	r0, r3
 8012c2a:	4b7f      	ldr	r3, [pc, #508]	; (8012e28 <tcp_slowtmr+0x58c>)
 8012c2c:	fb03 f300 	mul.w	r3, r3, r0
 8012c30:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 8012c32:	497c      	ldr	r1, [pc, #496]	; (8012e24 <tcp_slowtmr+0x588>)
 8012c34:	fba1 1303 	umull	r1, r3, r1, r3
 8012c38:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8012c3a:	429a      	cmp	r2, r3
 8012c3c:	d911      	bls.n	8012c62 <tcp_slowtmr+0x3c6>
        err = tcp_keepalive(pcb);
 8012c3e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012c40:	f004 fad2 	bl	80171e8 <tcp_keepalive>
 8012c44:	4603      	mov	r3, r0
 8012c46:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 8012c4a:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8012c4e:	2b00      	cmp	r3, #0
 8012c50:	d107      	bne.n	8012c62 <tcp_slowtmr+0x3c6>
          pcb->keep_cnt_sent++;
 8012c52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c54:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8012c58:	3301      	adds	r3, #1
 8012c5a:	b2da      	uxtb	r2, r3
 8012c5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c5e:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 8012c62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c64:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012c66:	2b00      	cmp	r3, #0
 8012c68:	d011      	beq.n	8012c8e <tcp_slowtmr+0x3f2>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 8012c6a:	4b6c      	ldr	r3, [pc, #432]	; (8012e1c <tcp_slowtmr+0x580>)
 8012c6c:	681a      	ldr	r2, [r3, #0]
 8012c6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c70:	6a1b      	ldr	r3, [r3, #32]
 8012c72:	1ad2      	subs	r2, r2, r3
 8012c74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c76:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8012c7a:	4619      	mov	r1, r3
 8012c7c:	460b      	mov	r3, r1
 8012c7e:	005b      	lsls	r3, r3, #1
 8012c80:	440b      	add	r3, r1
 8012c82:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8012c84:	429a      	cmp	r2, r3
 8012c86:	d302      	bcc.n	8012c8e <tcp_slowtmr+0x3f2>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 8012c88:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012c8a:	f000 fdd9 	bl	8013840 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 8012c8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c90:	7d1b      	ldrb	r3, [r3, #20]
 8012c92:	2b03      	cmp	r3, #3
 8012c94:	d10b      	bne.n	8012cae <tcp_slowtmr+0x412>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8012c96:	4b61      	ldr	r3, [pc, #388]	; (8012e1c <tcp_slowtmr+0x580>)
 8012c98:	681a      	ldr	r2, [r3, #0]
 8012c9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c9c:	6a1b      	ldr	r3, [r3, #32]
 8012c9e:	1ad3      	subs	r3, r2, r3
 8012ca0:	2b28      	cmp	r3, #40	; 0x28
 8012ca2:	d904      	bls.n	8012cae <tcp_slowtmr+0x412>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 8012ca4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012ca8:	3301      	adds	r3, #1
 8012caa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 8012cae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012cb0:	7d1b      	ldrb	r3, [r3, #20]
 8012cb2:	2b09      	cmp	r3, #9
 8012cb4:	d10b      	bne.n	8012cce <tcp_slowtmr+0x432>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8012cb6:	4b59      	ldr	r3, [pc, #356]	; (8012e1c <tcp_slowtmr+0x580>)
 8012cb8:	681a      	ldr	r2, [r3, #0]
 8012cba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012cbc:	6a1b      	ldr	r3, [r3, #32]
 8012cbe:	1ad3      	subs	r3, r2, r3
 8012cc0:	2bf0      	cmp	r3, #240	; 0xf0
 8012cc2:	d904      	bls.n	8012cce <tcp_slowtmr+0x432>
        ++pcb_remove;
 8012cc4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012cc8:	3301      	adds	r3, #1
 8012cca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8012cce:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012cd2:	2b00      	cmp	r3, #0
 8012cd4:	d060      	beq.n	8012d98 <tcp_slowtmr+0x4fc>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 8012cd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012cd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012cdc:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 8012cde:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012ce0:	f000 fbfa 	bl	80134d8 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 8012ce4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012ce6:	2b00      	cmp	r3, #0
 8012ce8:	d010      	beq.n	8012d0c <tcp_slowtmr+0x470>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8012cea:	4b50      	ldr	r3, [pc, #320]	; (8012e2c <tcp_slowtmr+0x590>)
 8012cec:	681b      	ldr	r3, [r3, #0]
 8012cee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012cf0:	429a      	cmp	r2, r3
 8012cf2:	d106      	bne.n	8012d02 <tcp_slowtmr+0x466>
 8012cf4:	4b4e      	ldr	r3, [pc, #312]	; (8012e30 <tcp_slowtmr+0x594>)
 8012cf6:	f240 526d 	movw	r2, #1389	; 0x56d
 8012cfa:	494e      	ldr	r1, [pc, #312]	; (8012e34 <tcp_slowtmr+0x598>)
 8012cfc:	484e      	ldr	r0, [pc, #312]	; (8012e38 <tcp_slowtmr+0x59c>)
 8012cfe:	f009 fcab 	bl	801c658 <iprintf>
        prev->next = pcb->next;
 8012d02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d04:	68da      	ldr	r2, [r3, #12]
 8012d06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012d08:	60da      	str	r2, [r3, #12]
 8012d0a:	e00f      	b.n	8012d2c <tcp_slowtmr+0x490>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8012d0c:	4b47      	ldr	r3, [pc, #284]	; (8012e2c <tcp_slowtmr+0x590>)
 8012d0e:	681b      	ldr	r3, [r3, #0]
 8012d10:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012d12:	429a      	cmp	r2, r3
 8012d14:	d006      	beq.n	8012d24 <tcp_slowtmr+0x488>
 8012d16:	4b46      	ldr	r3, [pc, #280]	; (8012e30 <tcp_slowtmr+0x594>)
 8012d18:	f240 5271 	movw	r2, #1393	; 0x571
 8012d1c:	4947      	ldr	r1, [pc, #284]	; (8012e3c <tcp_slowtmr+0x5a0>)
 8012d1e:	4846      	ldr	r0, [pc, #280]	; (8012e38 <tcp_slowtmr+0x59c>)
 8012d20:	f009 fc9a 	bl	801c658 <iprintf>
        tcp_active_pcbs = pcb->next;
 8012d24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d26:	68db      	ldr	r3, [r3, #12]
 8012d28:	4a40      	ldr	r2, [pc, #256]	; (8012e2c <tcp_slowtmr+0x590>)
 8012d2a:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 8012d2c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8012d30:	2b00      	cmp	r3, #0
 8012d32:	d013      	beq.n	8012d5c <tcp_slowtmr+0x4c0>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8012d34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d36:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8012d38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d3a:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8012d3c:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 8012d3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d40:	3304      	adds	r3, #4
 8012d42:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012d44:	8ad2      	ldrh	r2, [r2, #22]
 8012d46:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8012d48:	8b09      	ldrh	r1, [r1, #24]
 8012d4a:	9102      	str	r1, [sp, #8]
 8012d4c:	9201      	str	r2, [sp, #4]
 8012d4e:	9300      	str	r3, [sp, #0]
 8012d50:	462b      	mov	r3, r5
 8012d52:	4622      	mov	r2, r4
 8012d54:	4601      	mov	r1, r0
 8012d56:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012d58:	f004 f992 	bl	8017080 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 8012d5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d5e:	691b      	ldr	r3, [r3, #16]
 8012d60:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8012d62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d64:	7d1b      	ldrb	r3, [r3, #20]
 8012d66:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8012d68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d6a:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8012d6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d6e:	68db      	ldr	r3, [r3, #12]
 8012d70:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8012d72:	6838      	ldr	r0, [r7, #0]
 8012d74:	f7ff f9fc 	bl	8012170 <tcp_free>

      tcp_active_pcbs_changed = 0;
 8012d78:	4b31      	ldr	r3, [pc, #196]	; (8012e40 <tcp_slowtmr+0x5a4>)
 8012d7a:	2200      	movs	r2, #0
 8012d7c:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8012d7e:	68fb      	ldr	r3, [r7, #12]
 8012d80:	2b00      	cmp	r3, #0
 8012d82:	d004      	beq.n	8012d8e <tcp_slowtmr+0x4f2>
 8012d84:	68fb      	ldr	r3, [r7, #12]
 8012d86:	f06f 010c 	mvn.w	r1, #12
 8012d8a:	68b8      	ldr	r0, [r7, #8]
 8012d8c:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8012d8e:	4b2c      	ldr	r3, [pc, #176]	; (8012e40 <tcp_slowtmr+0x5a4>)
 8012d90:	781b      	ldrb	r3, [r3, #0]
 8012d92:	2b00      	cmp	r3, #0
 8012d94:	d037      	beq.n	8012e06 <tcp_slowtmr+0x56a>
        goto tcp_slowtmr_start;
 8012d96:	e592      	b.n	80128be <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 8012d98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d9a:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8012d9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d9e:	68db      	ldr	r3, [r3, #12]
 8012da0:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 8012da2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012da4:	7f1b      	ldrb	r3, [r3, #28]
 8012da6:	3301      	adds	r3, #1
 8012da8:	b2da      	uxtb	r2, r3
 8012daa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012dac:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8012dae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012db0:	7f1a      	ldrb	r2, [r3, #28]
 8012db2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012db4:	7f5b      	ldrb	r3, [r3, #29]
 8012db6:	429a      	cmp	r2, r3
 8012db8:	d325      	bcc.n	8012e06 <tcp_slowtmr+0x56a>
        prev->polltmr = 0;
 8012dba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012dbc:	2200      	movs	r2, #0
 8012dbe:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 8012dc0:	4b1f      	ldr	r3, [pc, #124]	; (8012e40 <tcp_slowtmr+0x5a4>)
 8012dc2:	2200      	movs	r2, #0
 8012dc4:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 8012dc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012dc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8012dcc:	2b00      	cmp	r3, #0
 8012dce:	d00b      	beq.n	8012de8 <tcp_slowtmr+0x54c>
 8012dd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012dd2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8012dd6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012dd8:	6912      	ldr	r2, [r2, #16]
 8012dda:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8012ddc:	4610      	mov	r0, r2
 8012dde:	4798      	blx	r3
 8012de0:	4603      	mov	r3, r0
 8012de2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8012de6:	e002      	b.n	8012dee <tcp_slowtmr+0x552>
 8012de8:	2300      	movs	r3, #0
 8012dea:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 8012dee:	4b14      	ldr	r3, [pc, #80]	; (8012e40 <tcp_slowtmr+0x5a4>)
 8012df0:	781b      	ldrb	r3, [r3, #0]
 8012df2:	2b00      	cmp	r3, #0
 8012df4:	d000      	beq.n	8012df8 <tcp_slowtmr+0x55c>
          goto tcp_slowtmr_start;
 8012df6:	e562      	b.n	80128be <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8012df8:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8012dfc:	2b00      	cmp	r3, #0
 8012dfe:	d102      	bne.n	8012e06 <tcp_slowtmr+0x56a>
          tcp_output(prev);
 8012e00:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012e02:	f003 fb77 	bl	80164f4 <tcp_output>
  while (pcb != NULL) {
 8012e06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e08:	2b00      	cmp	r3, #0
 8012e0a:	f47f ad5e 	bne.w	80128ca <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8012e0e:	2300      	movs	r3, #0
 8012e10:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 8012e12:	4b0c      	ldr	r3, [pc, #48]	; (8012e44 <tcp_slowtmr+0x5a8>)
 8012e14:	681b      	ldr	r3, [r3, #0]
 8012e16:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8012e18:	e069      	b.n	8012eee <tcp_slowtmr+0x652>
 8012e1a:	bf00      	nop
 8012e1c:	2000f7f4 	.word	0x2000f7f4
 8012e20:	000a4cb8 	.word	0x000a4cb8
 8012e24:	10624dd3 	.word	0x10624dd3
 8012e28:	000124f8 	.word	0x000124f8
 8012e2c:	2000f7f0 	.word	0x2000f7f0
 8012e30:	0801e4e8 	.word	0x0801e4e8
 8012e34:	0801e920 	.word	0x0801e920
 8012e38:	0801e52c 	.word	0x0801e52c
 8012e3c:	0801e94c 	.word	0x0801e94c
 8012e40:	2000f7ec 	.word	0x2000f7ec
 8012e44:	2000f800 	.word	0x2000f800
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8012e48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e4a:	7d1b      	ldrb	r3, [r3, #20]
 8012e4c:	2b0a      	cmp	r3, #10
 8012e4e:	d006      	beq.n	8012e5e <tcp_slowtmr+0x5c2>
 8012e50:	4b2a      	ldr	r3, [pc, #168]	; (8012efc <tcp_slowtmr+0x660>)
 8012e52:	f240 52a1 	movw	r2, #1441	; 0x5a1
 8012e56:	492a      	ldr	r1, [pc, #168]	; (8012f00 <tcp_slowtmr+0x664>)
 8012e58:	482a      	ldr	r0, [pc, #168]	; (8012f04 <tcp_slowtmr+0x668>)
 8012e5a:	f009 fbfd 	bl	801c658 <iprintf>
    pcb_remove = 0;
 8012e5e:	2300      	movs	r3, #0
 8012e60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8012e64:	4b28      	ldr	r3, [pc, #160]	; (8012f08 <tcp_slowtmr+0x66c>)
 8012e66:	681a      	ldr	r2, [r3, #0]
 8012e68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e6a:	6a1b      	ldr	r3, [r3, #32]
 8012e6c:	1ad3      	subs	r3, r2, r3
 8012e6e:	2bf0      	cmp	r3, #240	; 0xf0
 8012e70:	d904      	bls.n	8012e7c <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 8012e72:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012e76:	3301      	adds	r3, #1
 8012e78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8012e7c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012e80:	2b00      	cmp	r3, #0
 8012e82:	d02f      	beq.n	8012ee4 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8012e84:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012e86:	f000 fb27 	bl	80134d8 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8012e8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012e8c:	2b00      	cmp	r3, #0
 8012e8e:	d010      	beq.n	8012eb2 <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8012e90:	4b1e      	ldr	r3, [pc, #120]	; (8012f0c <tcp_slowtmr+0x670>)
 8012e92:	681b      	ldr	r3, [r3, #0]
 8012e94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012e96:	429a      	cmp	r2, r3
 8012e98:	d106      	bne.n	8012ea8 <tcp_slowtmr+0x60c>
 8012e9a:	4b18      	ldr	r3, [pc, #96]	; (8012efc <tcp_slowtmr+0x660>)
 8012e9c:	f240 52af 	movw	r2, #1455	; 0x5af
 8012ea0:	491b      	ldr	r1, [pc, #108]	; (8012f10 <tcp_slowtmr+0x674>)
 8012ea2:	4818      	ldr	r0, [pc, #96]	; (8012f04 <tcp_slowtmr+0x668>)
 8012ea4:	f009 fbd8 	bl	801c658 <iprintf>
        prev->next = pcb->next;
 8012ea8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012eaa:	68da      	ldr	r2, [r3, #12]
 8012eac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012eae:	60da      	str	r2, [r3, #12]
 8012eb0:	e00f      	b.n	8012ed2 <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8012eb2:	4b16      	ldr	r3, [pc, #88]	; (8012f0c <tcp_slowtmr+0x670>)
 8012eb4:	681b      	ldr	r3, [r3, #0]
 8012eb6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012eb8:	429a      	cmp	r2, r3
 8012eba:	d006      	beq.n	8012eca <tcp_slowtmr+0x62e>
 8012ebc:	4b0f      	ldr	r3, [pc, #60]	; (8012efc <tcp_slowtmr+0x660>)
 8012ebe:	f240 52b3 	movw	r2, #1459	; 0x5b3
 8012ec2:	4914      	ldr	r1, [pc, #80]	; (8012f14 <tcp_slowtmr+0x678>)
 8012ec4:	480f      	ldr	r0, [pc, #60]	; (8012f04 <tcp_slowtmr+0x668>)
 8012ec6:	f009 fbc7 	bl	801c658 <iprintf>
        tcp_tw_pcbs = pcb->next;
 8012eca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012ecc:	68db      	ldr	r3, [r3, #12]
 8012ece:	4a0f      	ldr	r2, [pc, #60]	; (8012f0c <tcp_slowtmr+0x670>)
 8012ed0:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8012ed2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012ed4:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 8012ed6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012ed8:	68db      	ldr	r3, [r3, #12]
 8012eda:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8012edc:	69f8      	ldr	r0, [r7, #28]
 8012ede:	f7ff f947 	bl	8012170 <tcp_free>
 8012ee2:	e004      	b.n	8012eee <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 8012ee4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012ee6:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8012ee8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012eea:	68db      	ldr	r3, [r3, #12]
 8012eec:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8012eee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012ef0:	2b00      	cmp	r3, #0
 8012ef2:	d1a9      	bne.n	8012e48 <tcp_slowtmr+0x5ac>
    }
  }
}
 8012ef4:	bf00      	nop
 8012ef6:	3730      	adds	r7, #48	; 0x30
 8012ef8:	46bd      	mov	sp, r7
 8012efa:	bdb0      	pop	{r4, r5, r7, pc}
 8012efc:	0801e4e8 	.word	0x0801e4e8
 8012f00:	0801e978 	.word	0x0801e978
 8012f04:	0801e52c 	.word	0x0801e52c
 8012f08:	2000f7f4 	.word	0x2000f7f4
 8012f0c:	2000f800 	.word	0x2000f800
 8012f10:	0801e9a8 	.word	0x0801e9a8
 8012f14:	0801e9d0 	.word	0x0801e9d0

08012f18 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8012f18:	b580      	push	{r7, lr}
 8012f1a:	b082      	sub	sp, #8
 8012f1c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8012f1e:	4b2d      	ldr	r3, [pc, #180]	; (8012fd4 <tcp_fasttmr+0xbc>)
 8012f20:	781b      	ldrb	r3, [r3, #0]
 8012f22:	3301      	adds	r3, #1
 8012f24:	b2da      	uxtb	r2, r3
 8012f26:	4b2b      	ldr	r3, [pc, #172]	; (8012fd4 <tcp_fasttmr+0xbc>)
 8012f28:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8012f2a:	4b2b      	ldr	r3, [pc, #172]	; (8012fd8 <tcp_fasttmr+0xc0>)
 8012f2c:	681b      	ldr	r3, [r3, #0]
 8012f2e:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8012f30:	e048      	b.n	8012fc4 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8012f32:	687b      	ldr	r3, [r7, #4]
 8012f34:	7f9a      	ldrb	r2, [r3, #30]
 8012f36:	4b27      	ldr	r3, [pc, #156]	; (8012fd4 <tcp_fasttmr+0xbc>)
 8012f38:	781b      	ldrb	r3, [r3, #0]
 8012f3a:	429a      	cmp	r2, r3
 8012f3c:	d03f      	beq.n	8012fbe <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8012f3e:	4b25      	ldr	r3, [pc, #148]	; (8012fd4 <tcp_fasttmr+0xbc>)
 8012f40:	781a      	ldrb	r2, [r3, #0]
 8012f42:	687b      	ldr	r3, [r7, #4]
 8012f44:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 8012f46:	687b      	ldr	r3, [r7, #4]
 8012f48:	8b5b      	ldrh	r3, [r3, #26]
 8012f4a:	f003 0301 	and.w	r3, r3, #1
 8012f4e:	2b00      	cmp	r3, #0
 8012f50:	d010      	beq.n	8012f74 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8012f52:	687b      	ldr	r3, [r7, #4]
 8012f54:	8b5b      	ldrh	r3, [r3, #26]
 8012f56:	f043 0302 	orr.w	r3, r3, #2
 8012f5a:	b29a      	uxth	r2, r3
 8012f5c:	687b      	ldr	r3, [r7, #4]
 8012f5e:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8012f60:	6878      	ldr	r0, [r7, #4]
 8012f62:	f003 fac7 	bl	80164f4 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8012f66:	687b      	ldr	r3, [r7, #4]
 8012f68:	8b5b      	ldrh	r3, [r3, #26]
 8012f6a:	f023 0303 	bic.w	r3, r3, #3
 8012f6e:	b29a      	uxth	r2, r3
 8012f70:	687b      	ldr	r3, [r7, #4]
 8012f72:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8012f74:	687b      	ldr	r3, [r7, #4]
 8012f76:	8b5b      	ldrh	r3, [r3, #26]
 8012f78:	f003 0308 	and.w	r3, r3, #8
 8012f7c:	2b00      	cmp	r3, #0
 8012f7e:	d009      	beq.n	8012f94 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8012f80:	687b      	ldr	r3, [r7, #4]
 8012f82:	8b5b      	ldrh	r3, [r3, #26]
 8012f84:	f023 0308 	bic.w	r3, r3, #8
 8012f88:	b29a      	uxth	r2, r3
 8012f8a:	687b      	ldr	r3, [r7, #4]
 8012f8c:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8012f8e:	6878      	ldr	r0, [r7, #4]
 8012f90:	f7ff fa7e 	bl	8012490 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8012f94:	687b      	ldr	r3, [r7, #4]
 8012f96:	68db      	ldr	r3, [r3, #12]
 8012f98:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8012f9a:	687b      	ldr	r3, [r7, #4]
 8012f9c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012f9e:	2b00      	cmp	r3, #0
 8012fa0:	d00a      	beq.n	8012fb8 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8012fa2:	4b0e      	ldr	r3, [pc, #56]	; (8012fdc <tcp_fasttmr+0xc4>)
 8012fa4:	2200      	movs	r2, #0
 8012fa6:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8012fa8:	6878      	ldr	r0, [r7, #4]
 8012faa:	f000 f819 	bl	8012fe0 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8012fae:	4b0b      	ldr	r3, [pc, #44]	; (8012fdc <tcp_fasttmr+0xc4>)
 8012fb0:	781b      	ldrb	r3, [r3, #0]
 8012fb2:	2b00      	cmp	r3, #0
 8012fb4:	d000      	beq.n	8012fb8 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 8012fb6:	e7b8      	b.n	8012f2a <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8012fb8:	683b      	ldr	r3, [r7, #0]
 8012fba:	607b      	str	r3, [r7, #4]
 8012fbc:	e002      	b.n	8012fc4 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8012fbe:	687b      	ldr	r3, [r7, #4]
 8012fc0:	68db      	ldr	r3, [r3, #12]
 8012fc2:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8012fc4:	687b      	ldr	r3, [r7, #4]
 8012fc6:	2b00      	cmp	r3, #0
 8012fc8:	d1b3      	bne.n	8012f32 <tcp_fasttmr+0x1a>
    }
  }
}
 8012fca:	bf00      	nop
 8012fcc:	3708      	adds	r7, #8
 8012fce:	46bd      	mov	sp, r7
 8012fd0:	bd80      	pop	{r7, pc}
 8012fd2:	bf00      	nop
 8012fd4:	2000871e 	.word	0x2000871e
 8012fd8:	2000f7f0 	.word	0x2000f7f0
 8012fdc:	2000f7ec 	.word	0x2000f7ec

08012fe0 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8012fe0:	b590      	push	{r4, r7, lr}
 8012fe2:	b085      	sub	sp, #20
 8012fe4:	af00      	add	r7, sp, #0
 8012fe6:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8012fe8:	687b      	ldr	r3, [r7, #4]
 8012fea:	2b00      	cmp	r3, #0
 8012fec:	d109      	bne.n	8013002 <tcp_process_refused_data+0x22>
 8012fee:	4b37      	ldr	r3, [pc, #220]	; (80130cc <tcp_process_refused_data+0xec>)
 8012ff0:	f240 6209 	movw	r2, #1545	; 0x609
 8012ff4:	4936      	ldr	r1, [pc, #216]	; (80130d0 <tcp_process_refused_data+0xf0>)
 8012ff6:	4837      	ldr	r0, [pc, #220]	; (80130d4 <tcp_process_refused_data+0xf4>)
 8012ff8:	f009 fb2e 	bl	801c658 <iprintf>
 8012ffc:	f06f 030f 	mvn.w	r3, #15
 8013000:	e060      	b.n	80130c4 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8013002:	687b      	ldr	r3, [r7, #4]
 8013004:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013006:	7b5b      	ldrb	r3, [r3, #13]
 8013008:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 801300a:	687b      	ldr	r3, [r7, #4]
 801300c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801300e:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8013010:	687b      	ldr	r3, [r7, #4]
 8013012:	2200      	movs	r2, #0
 8013014:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8013016:	687b      	ldr	r3, [r7, #4]
 8013018:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801301c:	2b00      	cmp	r3, #0
 801301e:	d00b      	beq.n	8013038 <tcp_process_refused_data+0x58>
 8013020:	687b      	ldr	r3, [r7, #4]
 8013022:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8013026:	687b      	ldr	r3, [r7, #4]
 8013028:	6918      	ldr	r0, [r3, #16]
 801302a:	2300      	movs	r3, #0
 801302c:	68ba      	ldr	r2, [r7, #8]
 801302e:	6879      	ldr	r1, [r7, #4]
 8013030:	47a0      	blx	r4
 8013032:	4603      	mov	r3, r0
 8013034:	73fb      	strb	r3, [r7, #15]
 8013036:	e007      	b.n	8013048 <tcp_process_refused_data+0x68>
 8013038:	2300      	movs	r3, #0
 801303a:	68ba      	ldr	r2, [r7, #8]
 801303c:	6879      	ldr	r1, [r7, #4]
 801303e:	2000      	movs	r0, #0
 8013040:	f000 f8a2 	bl	8013188 <tcp_recv_null>
 8013044:	4603      	mov	r3, r0
 8013046:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8013048:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801304c:	2b00      	cmp	r3, #0
 801304e:	d12a      	bne.n	80130a6 <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8013050:	7bbb      	ldrb	r3, [r7, #14]
 8013052:	f003 0320 	and.w	r3, r3, #32
 8013056:	2b00      	cmp	r3, #0
 8013058:	d033      	beq.n	80130c2 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801305a:	687b      	ldr	r3, [r7, #4]
 801305c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801305e:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8013062:	d005      	beq.n	8013070 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8013064:	687b      	ldr	r3, [r7, #4]
 8013066:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8013068:	3301      	adds	r3, #1
 801306a:	b29a      	uxth	r2, r3
 801306c:	687b      	ldr	r3, [r7, #4]
 801306e:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8013070:	687b      	ldr	r3, [r7, #4]
 8013072:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8013076:	2b00      	cmp	r3, #0
 8013078:	d00b      	beq.n	8013092 <tcp_process_refused_data+0xb2>
 801307a:	687b      	ldr	r3, [r7, #4]
 801307c:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8013080:	687b      	ldr	r3, [r7, #4]
 8013082:	6918      	ldr	r0, [r3, #16]
 8013084:	2300      	movs	r3, #0
 8013086:	2200      	movs	r2, #0
 8013088:	6879      	ldr	r1, [r7, #4]
 801308a:	47a0      	blx	r4
 801308c:	4603      	mov	r3, r0
 801308e:	73fb      	strb	r3, [r7, #15]
 8013090:	e001      	b.n	8013096 <tcp_process_refused_data+0xb6>
 8013092:	2300      	movs	r3, #0
 8013094:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8013096:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801309a:	f113 0f0d 	cmn.w	r3, #13
 801309e:	d110      	bne.n	80130c2 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 80130a0:	f06f 030c 	mvn.w	r3, #12
 80130a4:	e00e      	b.n	80130c4 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 80130a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80130aa:	f113 0f0d 	cmn.w	r3, #13
 80130ae:	d102      	bne.n	80130b6 <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 80130b0:	f06f 030c 	mvn.w	r3, #12
 80130b4:	e006      	b.n	80130c4 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 80130b6:	687b      	ldr	r3, [r7, #4]
 80130b8:	68ba      	ldr	r2, [r7, #8]
 80130ba:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 80130bc:	f06f 0304 	mvn.w	r3, #4
 80130c0:	e000      	b.n	80130c4 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 80130c2:	2300      	movs	r3, #0
}
 80130c4:	4618      	mov	r0, r3
 80130c6:	3714      	adds	r7, #20
 80130c8:	46bd      	mov	sp, r7
 80130ca:	bd90      	pop	{r4, r7, pc}
 80130cc:	0801e4e8 	.word	0x0801e4e8
 80130d0:	0801e9f8 	.word	0x0801e9f8
 80130d4:	0801e52c 	.word	0x0801e52c

080130d8 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 80130d8:	b580      	push	{r7, lr}
 80130da:	b084      	sub	sp, #16
 80130dc:	af00      	add	r7, sp, #0
 80130de:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 80130e0:	e007      	b.n	80130f2 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 80130e2:	687b      	ldr	r3, [r7, #4]
 80130e4:	681b      	ldr	r3, [r3, #0]
 80130e6:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 80130e8:	6878      	ldr	r0, [r7, #4]
 80130ea:	f000 f809 	bl	8013100 <tcp_seg_free>
    seg = next;
 80130ee:	68fb      	ldr	r3, [r7, #12]
 80130f0:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 80130f2:	687b      	ldr	r3, [r7, #4]
 80130f4:	2b00      	cmp	r3, #0
 80130f6:	d1f4      	bne.n	80130e2 <tcp_segs_free+0xa>
  }
}
 80130f8:	bf00      	nop
 80130fa:	3710      	adds	r7, #16
 80130fc:	46bd      	mov	sp, r7
 80130fe:	bd80      	pop	{r7, pc}

08013100 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8013100:	b580      	push	{r7, lr}
 8013102:	b082      	sub	sp, #8
 8013104:	af00      	add	r7, sp, #0
 8013106:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8013108:	687b      	ldr	r3, [r7, #4]
 801310a:	2b00      	cmp	r3, #0
 801310c:	d00c      	beq.n	8013128 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 801310e:	687b      	ldr	r3, [r7, #4]
 8013110:	685b      	ldr	r3, [r3, #4]
 8013112:	2b00      	cmp	r3, #0
 8013114:	d004      	beq.n	8013120 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8013116:	687b      	ldr	r3, [r7, #4]
 8013118:	685b      	ldr	r3, [r3, #4]
 801311a:	4618      	mov	r0, r3
 801311c:	f7fe fd6c 	bl	8011bf8 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8013120:	6879      	ldr	r1, [r7, #4]
 8013122:	2003      	movs	r0, #3
 8013124:	f7fd febc 	bl	8010ea0 <memp_free>
  }
}
 8013128:	bf00      	nop
 801312a:	3708      	adds	r7, #8
 801312c:	46bd      	mov	sp, r7
 801312e:	bd80      	pop	{r7, pc}

08013130 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8013130:	b580      	push	{r7, lr}
 8013132:	b084      	sub	sp, #16
 8013134:	af00      	add	r7, sp, #0
 8013136:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8013138:	687b      	ldr	r3, [r7, #4]
 801313a:	2b00      	cmp	r3, #0
 801313c:	d106      	bne.n	801314c <tcp_seg_copy+0x1c>
 801313e:	4b0f      	ldr	r3, [pc, #60]	; (801317c <tcp_seg_copy+0x4c>)
 8013140:	f240 6282 	movw	r2, #1666	; 0x682
 8013144:	490e      	ldr	r1, [pc, #56]	; (8013180 <tcp_seg_copy+0x50>)
 8013146:	480f      	ldr	r0, [pc, #60]	; (8013184 <tcp_seg_copy+0x54>)
 8013148:	f009 fa86 	bl	801c658 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 801314c:	2003      	movs	r0, #3
 801314e:	f7fd fe55 	bl	8010dfc <memp_malloc>
 8013152:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8013154:	68fb      	ldr	r3, [r7, #12]
 8013156:	2b00      	cmp	r3, #0
 8013158:	d101      	bne.n	801315e <tcp_seg_copy+0x2e>
    return NULL;
 801315a:	2300      	movs	r3, #0
 801315c:	e00a      	b.n	8013174 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 801315e:	2210      	movs	r2, #16
 8013160:	6879      	ldr	r1, [r7, #4]
 8013162:	68f8      	ldr	r0, [r7, #12]
 8013164:	f009 fa4b 	bl	801c5fe <memcpy>
  pbuf_ref(cseg->p);
 8013168:	68fb      	ldr	r3, [r7, #12]
 801316a:	685b      	ldr	r3, [r3, #4]
 801316c:	4618      	mov	r0, r3
 801316e:	f7fe fde9 	bl	8011d44 <pbuf_ref>
  return cseg;
 8013172:	68fb      	ldr	r3, [r7, #12]
}
 8013174:	4618      	mov	r0, r3
 8013176:	3710      	adds	r7, #16
 8013178:	46bd      	mov	sp, r7
 801317a:	bd80      	pop	{r7, pc}
 801317c:	0801e4e8 	.word	0x0801e4e8
 8013180:	0801ea3c 	.word	0x0801ea3c
 8013184:	0801e52c 	.word	0x0801e52c

08013188 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8013188:	b580      	push	{r7, lr}
 801318a:	b084      	sub	sp, #16
 801318c:	af00      	add	r7, sp, #0
 801318e:	60f8      	str	r0, [r7, #12]
 8013190:	60b9      	str	r1, [r7, #8]
 8013192:	607a      	str	r2, [r7, #4]
 8013194:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8013196:	68bb      	ldr	r3, [r7, #8]
 8013198:	2b00      	cmp	r3, #0
 801319a:	d109      	bne.n	80131b0 <tcp_recv_null+0x28>
 801319c:	4b12      	ldr	r3, [pc, #72]	; (80131e8 <tcp_recv_null+0x60>)
 801319e:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 80131a2:	4912      	ldr	r1, [pc, #72]	; (80131ec <tcp_recv_null+0x64>)
 80131a4:	4812      	ldr	r0, [pc, #72]	; (80131f0 <tcp_recv_null+0x68>)
 80131a6:	f009 fa57 	bl	801c658 <iprintf>
 80131aa:	f06f 030f 	mvn.w	r3, #15
 80131ae:	e016      	b.n	80131de <tcp_recv_null+0x56>

  if (p != NULL) {
 80131b0:	687b      	ldr	r3, [r7, #4]
 80131b2:	2b00      	cmp	r3, #0
 80131b4:	d009      	beq.n	80131ca <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 80131b6:	687b      	ldr	r3, [r7, #4]
 80131b8:	891b      	ldrh	r3, [r3, #8]
 80131ba:	4619      	mov	r1, r3
 80131bc:	68b8      	ldr	r0, [r7, #8]
 80131be:	f7ff fb1d 	bl	80127fc <tcp_recved>
    pbuf_free(p);
 80131c2:	6878      	ldr	r0, [r7, #4]
 80131c4:	f7fe fd18 	bl	8011bf8 <pbuf_free>
 80131c8:	e008      	b.n	80131dc <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 80131ca:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80131ce:	2b00      	cmp	r3, #0
 80131d0:	d104      	bne.n	80131dc <tcp_recv_null+0x54>
    return tcp_close(pcb);
 80131d2:	68b8      	ldr	r0, [r7, #8]
 80131d4:	f7ff f9c2 	bl	801255c <tcp_close>
 80131d8:	4603      	mov	r3, r0
 80131da:	e000      	b.n	80131de <tcp_recv_null+0x56>
  }
  return ERR_OK;
 80131dc:	2300      	movs	r3, #0
}
 80131de:	4618      	mov	r0, r3
 80131e0:	3710      	adds	r7, #16
 80131e2:	46bd      	mov	sp, r7
 80131e4:	bd80      	pop	{r7, pc}
 80131e6:	bf00      	nop
 80131e8:	0801e4e8 	.word	0x0801e4e8
 80131ec:	0801ea58 	.word	0x0801ea58
 80131f0:	0801e52c 	.word	0x0801e52c

080131f4 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 80131f4:	b580      	push	{r7, lr}
 80131f6:	b086      	sub	sp, #24
 80131f8:	af00      	add	r7, sp, #0
 80131fa:	4603      	mov	r3, r0
 80131fc:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 80131fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013202:	2b00      	cmp	r3, #0
 8013204:	db01      	blt.n	801320a <tcp_kill_prio+0x16>
 8013206:	79fb      	ldrb	r3, [r7, #7]
 8013208:	e000      	b.n	801320c <tcp_kill_prio+0x18>
 801320a:	237f      	movs	r3, #127	; 0x7f
 801320c:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 801320e:	7afb      	ldrb	r3, [r7, #11]
 8013210:	2b00      	cmp	r3, #0
 8013212:	d034      	beq.n	801327e <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8013214:	7afb      	ldrb	r3, [r7, #11]
 8013216:	3b01      	subs	r3, #1
 8013218:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 801321a:	2300      	movs	r3, #0
 801321c:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 801321e:	2300      	movs	r3, #0
 8013220:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8013222:	4b19      	ldr	r3, [pc, #100]	; (8013288 <tcp_kill_prio+0x94>)
 8013224:	681b      	ldr	r3, [r3, #0]
 8013226:	617b      	str	r3, [r7, #20]
 8013228:	e01f      	b.n	801326a <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 801322a:	697b      	ldr	r3, [r7, #20]
 801322c:	7d5b      	ldrb	r3, [r3, #21]
 801322e:	7afa      	ldrb	r2, [r7, #11]
 8013230:	429a      	cmp	r2, r3
 8013232:	d80c      	bhi.n	801324e <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8013234:	697b      	ldr	r3, [r7, #20]
 8013236:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8013238:	7afa      	ldrb	r2, [r7, #11]
 801323a:	429a      	cmp	r2, r3
 801323c:	d112      	bne.n	8013264 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 801323e:	4b13      	ldr	r3, [pc, #76]	; (801328c <tcp_kill_prio+0x98>)
 8013240:	681a      	ldr	r2, [r3, #0]
 8013242:	697b      	ldr	r3, [r7, #20]
 8013244:	6a1b      	ldr	r3, [r3, #32]
 8013246:	1ad3      	subs	r3, r2, r3
 8013248:	68fa      	ldr	r2, [r7, #12]
 801324a:	429a      	cmp	r2, r3
 801324c:	d80a      	bhi.n	8013264 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 801324e:	4b0f      	ldr	r3, [pc, #60]	; (801328c <tcp_kill_prio+0x98>)
 8013250:	681a      	ldr	r2, [r3, #0]
 8013252:	697b      	ldr	r3, [r7, #20]
 8013254:	6a1b      	ldr	r3, [r3, #32]
 8013256:	1ad3      	subs	r3, r2, r3
 8013258:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 801325a:	697b      	ldr	r3, [r7, #20]
 801325c:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 801325e:	697b      	ldr	r3, [r7, #20]
 8013260:	7d5b      	ldrb	r3, [r3, #21]
 8013262:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8013264:	697b      	ldr	r3, [r7, #20]
 8013266:	68db      	ldr	r3, [r3, #12]
 8013268:	617b      	str	r3, [r7, #20]
 801326a:	697b      	ldr	r3, [r7, #20]
 801326c:	2b00      	cmp	r3, #0
 801326e:	d1dc      	bne.n	801322a <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8013270:	693b      	ldr	r3, [r7, #16]
 8013272:	2b00      	cmp	r3, #0
 8013274:	d004      	beq.n	8013280 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8013276:	6938      	ldr	r0, [r7, #16]
 8013278:	f7ff fa5a 	bl	8012730 <tcp_abort>
 801327c:	e000      	b.n	8013280 <tcp_kill_prio+0x8c>
    return;
 801327e:	bf00      	nop
  }
}
 8013280:	3718      	adds	r7, #24
 8013282:	46bd      	mov	sp, r7
 8013284:	bd80      	pop	{r7, pc}
 8013286:	bf00      	nop
 8013288:	2000f7f0 	.word	0x2000f7f0
 801328c:	2000f7f4 	.word	0x2000f7f4

08013290 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8013290:	b580      	push	{r7, lr}
 8013292:	b086      	sub	sp, #24
 8013294:	af00      	add	r7, sp, #0
 8013296:	4603      	mov	r3, r0
 8013298:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 801329a:	79fb      	ldrb	r3, [r7, #7]
 801329c:	2b08      	cmp	r3, #8
 801329e:	d009      	beq.n	80132b4 <tcp_kill_state+0x24>
 80132a0:	79fb      	ldrb	r3, [r7, #7]
 80132a2:	2b09      	cmp	r3, #9
 80132a4:	d006      	beq.n	80132b4 <tcp_kill_state+0x24>
 80132a6:	4b1a      	ldr	r3, [pc, #104]	; (8013310 <tcp_kill_state+0x80>)
 80132a8:	f240 62dd 	movw	r2, #1757	; 0x6dd
 80132ac:	4919      	ldr	r1, [pc, #100]	; (8013314 <tcp_kill_state+0x84>)
 80132ae:	481a      	ldr	r0, [pc, #104]	; (8013318 <tcp_kill_state+0x88>)
 80132b0:	f009 f9d2 	bl	801c658 <iprintf>

  inactivity = 0;
 80132b4:	2300      	movs	r3, #0
 80132b6:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 80132b8:	2300      	movs	r3, #0
 80132ba:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80132bc:	4b17      	ldr	r3, [pc, #92]	; (801331c <tcp_kill_state+0x8c>)
 80132be:	681b      	ldr	r3, [r3, #0]
 80132c0:	617b      	str	r3, [r7, #20]
 80132c2:	e017      	b.n	80132f4 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 80132c4:	697b      	ldr	r3, [r7, #20]
 80132c6:	7d1b      	ldrb	r3, [r3, #20]
 80132c8:	79fa      	ldrb	r2, [r7, #7]
 80132ca:	429a      	cmp	r2, r3
 80132cc:	d10f      	bne.n	80132ee <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 80132ce:	4b14      	ldr	r3, [pc, #80]	; (8013320 <tcp_kill_state+0x90>)
 80132d0:	681a      	ldr	r2, [r3, #0]
 80132d2:	697b      	ldr	r3, [r7, #20]
 80132d4:	6a1b      	ldr	r3, [r3, #32]
 80132d6:	1ad3      	subs	r3, r2, r3
 80132d8:	68fa      	ldr	r2, [r7, #12]
 80132da:	429a      	cmp	r2, r3
 80132dc:	d807      	bhi.n	80132ee <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 80132de:	4b10      	ldr	r3, [pc, #64]	; (8013320 <tcp_kill_state+0x90>)
 80132e0:	681a      	ldr	r2, [r3, #0]
 80132e2:	697b      	ldr	r3, [r7, #20]
 80132e4:	6a1b      	ldr	r3, [r3, #32]
 80132e6:	1ad3      	subs	r3, r2, r3
 80132e8:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 80132ea:	697b      	ldr	r3, [r7, #20]
 80132ec:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80132ee:	697b      	ldr	r3, [r7, #20]
 80132f0:	68db      	ldr	r3, [r3, #12]
 80132f2:	617b      	str	r3, [r7, #20]
 80132f4:	697b      	ldr	r3, [r7, #20]
 80132f6:	2b00      	cmp	r3, #0
 80132f8:	d1e4      	bne.n	80132c4 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 80132fa:	693b      	ldr	r3, [r7, #16]
 80132fc:	2b00      	cmp	r3, #0
 80132fe:	d003      	beq.n	8013308 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8013300:	2100      	movs	r1, #0
 8013302:	6938      	ldr	r0, [r7, #16]
 8013304:	f7ff f956 	bl	80125b4 <tcp_abandon>
  }
}
 8013308:	bf00      	nop
 801330a:	3718      	adds	r7, #24
 801330c:	46bd      	mov	sp, r7
 801330e:	bd80      	pop	{r7, pc}
 8013310:	0801e4e8 	.word	0x0801e4e8
 8013314:	0801ea74 	.word	0x0801ea74
 8013318:	0801e52c 	.word	0x0801e52c
 801331c:	2000f7f0 	.word	0x2000f7f0
 8013320:	2000f7f4 	.word	0x2000f7f4

08013324 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8013324:	b580      	push	{r7, lr}
 8013326:	b084      	sub	sp, #16
 8013328:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 801332a:	2300      	movs	r3, #0
 801332c:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 801332e:	2300      	movs	r3, #0
 8013330:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8013332:	4b12      	ldr	r3, [pc, #72]	; (801337c <tcp_kill_timewait+0x58>)
 8013334:	681b      	ldr	r3, [r3, #0]
 8013336:	60fb      	str	r3, [r7, #12]
 8013338:	e012      	b.n	8013360 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801333a:	4b11      	ldr	r3, [pc, #68]	; (8013380 <tcp_kill_timewait+0x5c>)
 801333c:	681a      	ldr	r2, [r3, #0]
 801333e:	68fb      	ldr	r3, [r7, #12]
 8013340:	6a1b      	ldr	r3, [r3, #32]
 8013342:	1ad3      	subs	r3, r2, r3
 8013344:	687a      	ldr	r2, [r7, #4]
 8013346:	429a      	cmp	r2, r3
 8013348:	d807      	bhi.n	801335a <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 801334a:	4b0d      	ldr	r3, [pc, #52]	; (8013380 <tcp_kill_timewait+0x5c>)
 801334c:	681a      	ldr	r2, [r3, #0]
 801334e:	68fb      	ldr	r3, [r7, #12]
 8013350:	6a1b      	ldr	r3, [r3, #32]
 8013352:	1ad3      	subs	r3, r2, r3
 8013354:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8013356:	68fb      	ldr	r3, [r7, #12]
 8013358:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801335a:	68fb      	ldr	r3, [r7, #12]
 801335c:	68db      	ldr	r3, [r3, #12]
 801335e:	60fb      	str	r3, [r7, #12]
 8013360:	68fb      	ldr	r3, [r7, #12]
 8013362:	2b00      	cmp	r3, #0
 8013364:	d1e9      	bne.n	801333a <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8013366:	68bb      	ldr	r3, [r7, #8]
 8013368:	2b00      	cmp	r3, #0
 801336a:	d002      	beq.n	8013372 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 801336c:	68b8      	ldr	r0, [r7, #8]
 801336e:	f7ff f9df 	bl	8012730 <tcp_abort>
  }
}
 8013372:	bf00      	nop
 8013374:	3710      	adds	r7, #16
 8013376:	46bd      	mov	sp, r7
 8013378:	bd80      	pop	{r7, pc}
 801337a:	bf00      	nop
 801337c:	2000f800 	.word	0x2000f800
 8013380:	2000f7f4 	.word	0x2000f7f4

08013384 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8013384:	b580      	push	{r7, lr}
 8013386:	b082      	sub	sp, #8
 8013388:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 801338a:	4b10      	ldr	r3, [pc, #64]	; (80133cc <tcp_handle_closepend+0x48>)
 801338c:	681b      	ldr	r3, [r3, #0]
 801338e:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8013390:	e014      	b.n	80133bc <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8013392:	687b      	ldr	r3, [r7, #4]
 8013394:	68db      	ldr	r3, [r3, #12]
 8013396:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8013398:	687b      	ldr	r3, [r7, #4]
 801339a:	8b5b      	ldrh	r3, [r3, #26]
 801339c:	f003 0308 	and.w	r3, r3, #8
 80133a0:	2b00      	cmp	r3, #0
 80133a2:	d009      	beq.n	80133b8 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 80133a4:	687b      	ldr	r3, [r7, #4]
 80133a6:	8b5b      	ldrh	r3, [r3, #26]
 80133a8:	f023 0308 	bic.w	r3, r3, #8
 80133ac:	b29a      	uxth	r2, r3
 80133ae:	687b      	ldr	r3, [r7, #4]
 80133b0:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 80133b2:	6878      	ldr	r0, [r7, #4]
 80133b4:	f7ff f86c 	bl	8012490 <tcp_close_shutdown_fin>
    }
    pcb = next;
 80133b8:	683b      	ldr	r3, [r7, #0]
 80133ba:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80133bc:	687b      	ldr	r3, [r7, #4]
 80133be:	2b00      	cmp	r3, #0
 80133c0:	d1e7      	bne.n	8013392 <tcp_handle_closepend+0xe>
  }
}
 80133c2:	bf00      	nop
 80133c4:	3708      	adds	r7, #8
 80133c6:	46bd      	mov	sp, r7
 80133c8:	bd80      	pop	{r7, pc}
 80133ca:	bf00      	nop
 80133cc:	2000f7f0 	.word	0x2000f7f0

080133d0 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 80133d0:	b580      	push	{r7, lr}
 80133d2:	b084      	sub	sp, #16
 80133d4:	af00      	add	r7, sp, #0
 80133d6:	4603      	mov	r3, r0
 80133d8:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80133da:	2001      	movs	r0, #1
 80133dc:	f7fd fd0e 	bl	8010dfc <memp_malloc>
 80133e0:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 80133e2:	68fb      	ldr	r3, [r7, #12]
 80133e4:	2b00      	cmp	r3, #0
 80133e6:	d126      	bne.n	8013436 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 80133e8:	f7ff ffcc 	bl	8013384 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 80133ec:	f7ff ff9a 	bl	8013324 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80133f0:	2001      	movs	r0, #1
 80133f2:	f7fd fd03 	bl	8010dfc <memp_malloc>
 80133f6:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 80133f8:	68fb      	ldr	r3, [r7, #12]
 80133fa:	2b00      	cmp	r3, #0
 80133fc:	d11b      	bne.n	8013436 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 80133fe:	2009      	movs	r0, #9
 8013400:	f7ff ff46 	bl	8013290 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8013404:	2001      	movs	r0, #1
 8013406:	f7fd fcf9 	bl	8010dfc <memp_malloc>
 801340a:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 801340c:	68fb      	ldr	r3, [r7, #12]
 801340e:	2b00      	cmp	r3, #0
 8013410:	d111      	bne.n	8013436 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8013412:	2008      	movs	r0, #8
 8013414:	f7ff ff3c 	bl	8013290 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8013418:	2001      	movs	r0, #1
 801341a:	f7fd fcef 	bl	8010dfc <memp_malloc>
 801341e:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8013420:	68fb      	ldr	r3, [r7, #12]
 8013422:	2b00      	cmp	r3, #0
 8013424:	d107      	bne.n	8013436 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8013426:	79fb      	ldrb	r3, [r7, #7]
 8013428:	4618      	mov	r0, r3
 801342a:	f7ff fee3 	bl	80131f4 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801342e:	2001      	movs	r0, #1
 8013430:	f7fd fce4 	bl	8010dfc <memp_malloc>
 8013434:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8013436:	68fb      	ldr	r3, [r7, #12]
 8013438:	2b00      	cmp	r3, #0
 801343a:	d03f      	beq.n	80134bc <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 801343c:	229c      	movs	r2, #156	; 0x9c
 801343e:	2100      	movs	r1, #0
 8013440:	68f8      	ldr	r0, [r7, #12]
 8013442:	f009 f900 	bl	801c646 <memset>
    pcb->prio = prio;
 8013446:	68fb      	ldr	r3, [r7, #12]
 8013448:	79fa      	ldrb	r2, [r7, #7]
 801344a:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 801344c:	68fb      	ldr	r3, [r7, #12]
 801344e:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8013452:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8013456:	68fb      	ldr	r3, [r7, #12]
 8013458:	f44f 6206 	mov.w	r2, #2144	; 0x860
 801345c:	855a      	strh	r2, [r3, #42]	; 0x2a
 801345e:	68fb      	ldr	r3, [r7, #12]
 8013460:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8013462:	68fb      	ldr	r3, [r7, #12]
 8013464:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 8013466:	68fb      	ldr	r3, [r7, #12]
 8013468:	22ff      	movs	r2, #255	; 0xff
 801346a:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 801346c:	68fb      	ldr	r3, [r7, #12]
 801346e:	f44f 7206 	mov.w	r2, #536	; 0x218
 8013472:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8013474:	68fb      	ldr	r3, [r7, #12]
 8013476:	2206      	movs	r2, #6
 8013478:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 801347c:	68fb      	ldr	r3, [r7, #12]
 801347e:	2206      	movs	r2, #6
 8013480:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 8013482:	68fb      	ldr	r3, [r7, #12]
 8013484:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013488:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 801348a:	68fb      	ldr	r3, [r7, #12]
 801348c:	2201      	movs	r2, #1
 801348e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 8013492:	4b0d      	ldr	r3, [pc, #52]	; (80134c8 <tcp_alloc+0xf8>)
 8013494:	681a      	ldr	r2, [r3, #0]
 8013496:	68fb      	ldr	r3, [r7, #12]
 8013498:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 801349a:	4b0c      	ldr	r3, [pc, #48]	; (80134cc <tcp_alloc+0xfc>)
 801349c:	781a      	ldrb	r2, [r3, #0]
 801349e:	68fb      	ldr	r3, [r7, #12]
 80134a0:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 80134a2:	68fb      	ldr	r3, [r7, #12]
 80134a4:	f44f 6286 	mov.w	r2, #1072	; 0x430
 80134a8:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 80134ac:	68fb      	ldr	r3, [r7, #12]
 80134ae:	4a08      	ldr	r2, [pc, #32]	; (80134d0 <tcp_alloc+0x100>)
 80134b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 80134b4:	68fb      	ldr	r3, [r7, #12]
 80134b6:	4a07      	ldr	r2, [pc, #28]	; (80134d4 <tcp_alloc+0x104>)
 80134b8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 80134bc:	68fb      	ldr	r3, [r7, #12]
}
 80134be:	4618      	mov	r0, r3
 80134c0:	3710      	adds	r7, #16
 80134c2:	46bd      	mov	sp, r7
 80134c4:	bd80      	pop	{r7, pc}
 80134c6:	bf00      	nop
 80134c8:	2000f7f4 	.word	0x2000f7f4
 80134cc:	2000871e 	.word	0x2000871e
 80134d0:	08013189 	.word	0x08013189
 80134d4:	006ddd00 	.word	0x006ddd00

080134d8 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 80134d8:	b580      	push	{r7, lr}
 80134da:	b082      	sub	sp, #8
 80134dc:	af00      	add	r7, sp, #0
 80134de:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 80134e0:	687b      	ldr	r3, [r7, #4]
 80134e2:	2b00      	cmp	r3, #0
 80134e4:	d107      	bne.n	80134f6 <tcp_pcb_purge+0x1e>
 80134e6:	4b21      	ldr	r3, [pc, #132]	; (801356c <tcp_pcb_purge+0x94>)
 80134e8:	f640 0251 	movw	r2, #2129	; 0x851
 80134ec:	4920      	ldr	r1, [pc, #128]	; (8013570 <tcp_pcb_purge+0x98>)
 80134ee:	4821      	ldr	r0, [pc, #132]	; (8013574 <tcp_pcb_purge+0x9c>)
 80134f0:	f009 f8b2 	bl	801c658 <iprintf>
 80134f4:	e037      	b.n	8013566 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 80134f6:	687b      	ldr	r3, [r7, #4]
 80134f8:	7d1b      	ldrb	r3, [r3, #20]
 80134fa:	2b00      	cmp	r3, #0
 80134fc:	d033      	beq.n	8013566 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 80134fe:	687b      	ldr	r3, [r7, #4]
 8013500:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8013502:	2b0a      	cmp	r3, #10
 8013504:	d02f      	beq.n	8013566 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8013506:	687b      	ldr	r3, [r7, #4]
 8013508:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 801350a:	2b01      	cmp	r3, #1
 801350c:	d02b      	beq.n	8013566 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 801350e:	687b      	ldr	r3, [r7, #4]
 8013510:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013512:	2b00      	cmp	r3, #0
 8013514:	d007      	beq.n	8013526 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8013516:	687b      	ldr	r3, [r7, #4]
 8013518:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801351a:	4618      	mov	r0, r3
 801351c:	f7fe fb6c 	bl	8011bf8 <pbuf_free>
      pcb->refused_data = NULL;
 8013520:	687b      	ldr	r3, [r7, #4]
 8013522:	2200      	movs	r2, #0
 8013524:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8013526:	687b      	ldr	r3, [r7, #4]
 8013528:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801352a:	2b00      	cmp	r3, #0
 801352c:	d002      	beq.n	8013534 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 801352e:	6878      	ldr	r0, [r7, #4]
 8013530:	f000 f986 	bl	8013840 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8013534:	687b      	ldr	r3, [r7, #4]
 8013536:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801353a:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 801353c:	687b      	ldr	r3, [r7, #4]
 801353e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013540:	4618      	mov	r0, r3
 8013542:	f7ff fdc9 	bl	80130d8 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8013546:	687b      	ldr	r3, [r7, #4]
 8013548:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801354a:	4618      	mov	r0, r3
 801354c:	f7ff fdc4 	bl	80130d8 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8013550:	687b      	ldr	r3, [r7, #4]
 8013552:	2200      	movs	r2, #0
 8013554:	66da      	str	r2, [r3, #108]	; 0x6c
 8013556:	687b      	ldr	r3, [r7, #4]
 8013558:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 801355a:	687b      	ldr	r3, [r7, #4]
 801355c:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 801355e:	687b      	ldr	r3, [r7, #4]
 8013560:	2200      	movs	r2, #0
 8013562:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8013566:	3708      	adds	r7, #8
 8013568:	46bd      	mov	sp, r7
 801356a:	bd80      	pop	{r7, pc}
 801356c:	0801e4e8 	.word	0x0801e4e8
 8013570:	0801eb34 	.word	0x0801eb34
 8013574:	0801e52c 	.word	0x0801e52c

08013578 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8013578:	b580      	push	{r7, lr}
 801357a:	b084      	sub	sp, #16
 801357c:	af00      	add	r7, sp, #0
 801357e:	6078      	str	r0, [r7, #4]
 8013580:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8013582:	683b      	ldr	r3, [r7, #0]
 8013584:	2b00      	cmp	r3, #0
 8013586:	d106      	bne.n	8013596 <tcp_pcb_remove+0x1e>
 8013588:	4b3e      	ldr	r3, [pc, #248]	; (8013684 <tcp_pcb_remove+0x10c>)
 801358a:	f640 0283 	movw	r2, #2179	; 0x883
 801358e:	493e      	ldr	r1, [pc, #248]	; (8013688 <tcp_pcb_remove+0x110>)
 8013590:	483e      	ldr	r0, [pc, #248]	; (801368c <tcp_pcb_remove+0x114>)
 8013592:	f009 f861 	bl	801c658 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8013596:	687b      	ldr	r3, [r7, #4]
 8013598:	2b00      	cmp	r3, #0
 801359a:	d106      	bne.n	80135aa <tcp_pcb_remove+0x32>
 801359c:	4b39      	ldr	r3, [pc, #228]	; (8013684 <tcp_pcb_remove+0x10c>)
 801359e:	f640 0284 	movw	r2, #2180	; 0x884
 80135a2:	493b      	ldr	r1, [pc, #236]	; (8013690 <tcp_pcb_remove+0x118>)
 80135a4:	4839      	ldr	r0, [pc, #228]	; (801368c <tcp_pcb_remove+0x114>)
 80135a6:	f009 f857 	bl	801c658 <iprintf>

  TCP_RMV(pcblist, pcb);
 80135aa:	687b      	ldr	r3, [r7, #4]
 80135ac:	681b      	ldr	r3, [r3, #0]
 80135ae:	683a      	ldr	r2, [r7, #0]
 80135b0:	429a      	cmp	r2, r3
 80135b2:	d105      	bne.n	80135c0 <tcp_pcb_remove+0x48>
 80135b4:	687b      	ldr	r3, [r7, #4]
 80135b6:	681b      	ldr	r3, [r3, #0]
 80135b8:	68da      	ldr	r2, [r3, #12]
 80135ba:	687b      	ldr	r3, [r7, #4]
 80135bc:	601a      	str	r2, [r3, #0]
 80135be:	e013      	b.n	80135e8 <tcp_pcb_remove+0x70>
 80135c0:	687b      	ldr	r3, [r7, #4]
 80135c2:	681b      	ldr	r3, [r3, #0]
 80135c4:	60fb      	str	r3, [r7, #12]
 80135c6:	e00c      	b.n	80135e2 <tcp_pcb_remove+0x6a>
 80135c8:	68fb      	ldr	r3, [r7, #12]
 80135ca:	68db      	ldr	r3, [r3, #12]
 80135cc:	683a      	ldr	r2, [r7, #0]
 80135ce:	429a      	cmp	r2, r3
 80135d0:	d104      	bne.n	80135dc <tcp_pcb_remove+0x64>
 80135d2:	683b      	ldr	r3, [r7, #0]
 80135d4:	68da      	ldr	r2, [r3, #12]
 80135d6:	68fb      	ldr	r3, [r7, #12]
 80135d8:	60da      	str	r2, [r3, #12]
 80135da:	e005      	b.n	80135e8 <tcp_pcb_remove+0x70>
 80135dc:	68fb      	ldr	r3, [r7, #12]
 80135de:	68db      	ldr	r3, [r3, #12]
 80135e0:	60fb      	str	r3, [r7, #12]
 80135e2:	68fb      	ldr	r3, [r7, #12]
 80135e4:	2b00      	cmp	r3, #0
 80135e6:	d1ef      	bne.n	80135c8 <tcp_pcb_remove+0x50>
 80135e8:	683b      	ldr	r3, [r7, #0]
 80135ea:	2200      	movs	r2, #0
 80135ec:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 80135ee:	6838      	ldr	r0, [r7, #0]
 80135f0:	f7ff ff72 	bl	80134d8 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 80135f4:	683b      	ldr	r3, [r7, #0]
 80135f6:	7d1b      	ldrb	r3, [r3, #20]
 80135f8:	2b0a      	cmp	r3, #10
 80135fa:	d013      	beq.n	8013624 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 80135fc:	683b      	ldr	r3, [r7, #0]
 80135fe:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8013600:	2b01      	cmp	r3, #1
 8013602:	d00f      	beq.n	8013624 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8013604:	683b      	ldr	r3, [r7, #0]
 8013606:	8b5b      	ldrh	r3, [r3, #26]
 8013608:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 801360c:	2b00      	cmp	r3, #0
 801360e:	d009      	beq.n	8013624 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8013610:	683b      	ldr	r3, [r7, #0]
 8013612:	8b5b      	ldrh	r3, [r3, #26]
 8013614:	f043 0302 	orr.w	r3, r3, #2
 8013618:	b29a      	uxth	r2, r3
 801361a:	683b      	ldr	r3, [r7, #0]
 801361c:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 801361e:	6838      	ldr	r0, [r7, #0]
 8013620:	f002 ff68 	bl	80164f4 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8013624:	683b      	ldr	r3, [r7, #0]
 8013626:	7d1b      	ldrb	r3, [r3, #20]
 8013628:	2b01      	cmp	r3, #1
 801362a:	d020      	beq.n	801366e <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 801362c:	683b      	ldr	r3, [r7, #0]
 801362e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013630:	2b00      	cmp	r3, #0
 8013632:	d006      	beq.n	8013642 <tcp_pcb_remove+0xca>
 8013634:	4b13      	ldr	r3, [pc, #76]	; (8013684 <tcp_pcb_remove+0x10c>)
 8013636:	f640 0293 	movw	r2, #2195	; 0x893
 801363a:	4916      	ldr	r1, [pc, #88]	; (8013694 <tcp_pcb_remove+0x11c>)
 801363c:	4813      	ldr	r0, [pc, #76]	; (801368c <tcp_pcb_remove+0x114>)
 801363e:	f009 f80b 	bl	801c658 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8013642:	683b      	ldr	r3, [r7, #0]
 8013644:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013646:	2b00      	cmp	r3, #0
 8013648:	d006      	beq.n	8013658 <tcp_pcb_remove+0xe0>
 801364a:	4b0e      	ldr	r3, [pc, #56]	; (8013684 <tcp_pcb_remove+0x10c>)
 801364c:	f640 0294 	movw	r2, #2196	; 0x894
 8013650:	4911      	ldr	r1, [pc, #68]	; (8013698 <tcp_pcb_remove+0x120>)
 8013652:	480e      	ldr	r0, [pc, #56]	; (801368c <tcp_pcb_remove+0x114>)
 8013654:	f009 f800 	bl	801c658 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8013658:	683b      	ldr	r3, [r7, #0]
 801365a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801365c:	2b00      	cmp	r3, #0
 801365e:	d006      	beq.n	801366e <tcp_pcb_remove+0xf6>
 8013660:	4b08      	ldr	r3, [pc, #32]	; (8013684 <tcp_pcb_remove+0x10c>)
 8013662:	f640 0296 	movw	r2, #2198	; 0x896
 8013666:	490d      	ldr	r1, [pc, #52]	; (801369c <tcp_pcb_remove+0x124>)
 8013668:	4808      	ldr	r0, [pc, #32]	; (801368c <tcp_pcb_remove+0x114>)
 801366a:	f008 fff5 	bl	801c658 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 801366e:	683b      	ldr	r3, [r7, #0]
 8013670:	2200      	movs	r2, #0
 8013672:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8013674:	683b      	ldr	r3, [r7, #0]
 8013676:	2200      	movs	r2, #0
 8013678:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 801367a:	bf00      	nop
 801367c:	3710      	adds	r7, #16
 801367e:	46bd      	mov	sp, r7
 8013680:	bd80      	pop	{r7, pc}
 8013682:	bf00      	nop
 8013684:	0801e4e8 	.word	0x0801e4e8
 8013688:	0801eb50 	.word	0x0801eb50
 801368c:	0801e52c 	.word	0x0801e52c
 8013690:	0801eb6c 	.word	0x0801eb6c
 8013694:	0801eb8c 	.word	0x0801eb8c
 8013698:	0801eba4 	.word	0x0801eba4
 801369c:	0801ebc0 	.word	0x0801ebc0

080136a0 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 80136a0:	b580      	push	{r7, lr}
 80136a2:	b082      	sub	sp, #8
 80136a4:	af00      	add	r7, sp, #0
 80136a6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 80136a8:	687b      	ldr	r3, [r7, #4]
 80136aa:	2b00      	cmp	r3, #0
 80136ac:	d106      	bne.n	80136bc <tcp_next_iss+0x1c>
 80136ae:	4b0a      	ldr	r3, [pc, #40]	; (80136d8 <tcp_next_iss+0x38>)
 80136b0:	f640 02af 	movw	r2, #2223	; 0x8af
 80136b4:	4909      	ldr	r1, [pc, #36]	; (80136dc <tcp_next_iss+0x3c>)
 80136b6:	480a      	ldr	r0, [pc, #40]	; (80136e0 <tcp_next_iss+0x40>)
 80136b8:	f008 ffce 	bl	801c658 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 80136bc:	4b09      	ldr	r3, [pc, #36]	; (80136e4 <tcp_next_iss+0x44>)
 80136be:	681a      	ldr	r2, [r3, #0]
 80136c0:	4b09      	ldr	r3, [pc, #36]	; (80136e8 <tcp_next_iss+0x48>)
 80136c2:	681b      	ldr	r3, [r3, #0]
 80136c4:	4413      	add	r3, r2
 80136c6:	4a07      	ldr	r2, [pc, #28]	; (80136e4 <tcp_next_iss+0x44>)
 80136c8:	6013      	str	r3, [r2, #0]
  return iss;
 80136ca:	4b06      	ldr	r3, [pc, #24]	; (80136e4 <tcp_next_iss+0x44>)
 80136cc:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 80136ce:	4618      	mov	r0, r3
 80136d0:	3708      	adds	r7, #8
 80136d2:	46bd      	mov	sp, r7
 80136d4:	bd80      	pop	{r7, pc}
 80136d6:	bf00      	nop
 80136d8:	0801e4e8 	.word	0x0801e4e8
 80136dc:	0801ebd8 	.word	0x0801ebd8
 80136e0:	0801e52c 	.word	0x0801e52c
 80136e4:	2000006c 	.word	0x2000006c
 80136e8:	2000f7f4 	.word	0x2000f7f4

080136ec <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 80136ec:	b580      	push	{r7, lr}
 80136ee:	b086      	sub	sp, #24
 80136f0:	af00      	add	r7, sp, #0
 80136f2:	4603      	mov	r3, r0
 80136f4:	60b9      	str	r1, [r7, #8]
 80136f6:	607a      	str	r2, [r7, #4]
 80136f8:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 80136fa:	687b      	ldr	r3, [r7, #4]
 80136fc:	2b00      	cmp	r3, #0
 80136fe:	d106      	bne.n	801370e <tcp_eff_send_mss_netif+0x22>
 8013700:	4b14      	ldr	r3, [pc, #80]	; (8013754 <tcp_eff_send_mss_netif+0x68>)
 8013702:	f640 02c5 	movw	r2, #2245	; 0x8c5
 8013706:	4914      	ldr	r1, [pc, #80]	; (8013758 <tcp_eff_send_mss_netif+0x6c>)
 8013708:	4814      	ldr	r0, [pc, #80]	; (801375c <tcp_eff_send_mss_netif+0x70>)
 801370a:	f008 ffa5 	bl	801c658 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 801370e:	68bb      	ldr	r3, [r7, #8]
 8013710:	2b00      	cmp	r3, #0
 8013712:	d101      	bne.n	8013718 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8013714:	89fb      	ldrh	r3, [r7, #14]
 8013716:	e019      	b.n	801374c <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8013718:	68bb      	ldr	r3, [r7, #8]
 801371a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801371c:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 801371e:	8afb      	ldrh	r3, [r7, #22]
 8013720:	2b00      	cmp	r3, #0
 8013722:	d012      	beq.n	801374a <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8013724:	2328      	movs	r3, #40	; 0x28
 8013726:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8013728:	8afa      	ldrh	r2, [r7, #22]
 801372a:	8abb      	ldrh	r3, [r7, #20]
 801372c:	429a      	cmp	r2, r3
 801372e:	d904      	bls.n	801373a <tcp_eff_send_mss_netif+0x4e>
 8013730:	8afa      	ldrh	r2, [r7, #22]
 8013732:	8abb      	ldrh	r3, [r7, #20]
 8013734:	1ad3      	subs	r3, r2, r3
 8013736:	b29b      	uxth	r3, r3
 8013738:	e000      	b.n	801373c <tcp_eff_send_mss_netif+0x50>
 801373a:	2300      	movs	r3, #0
 801373c:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 801373e:	8a7a      	ldrh	r2, [r7, #18]
 8013740:	89fb      	ldrh	r3, [r7, #14]
 8013742:	4293      	cmp	r3, r2
 8013744:	bf28      	it	cs
 8013746:	4613      	movcs	r3, r2
 8013748:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 801374a:	89fb      	ldrh	r3, [r7, #14]
}
 801374c:	4618      	mov	r0, r3
 801374e:	3718      	adds	r7, #24
 8013750:	46bd      	mov	sp, r7
 8013752:	bd80      	pop	{r7, pc}
 8013754:	0801e4e8 	.word	0x0801e4e8
 8013758:	0801ebf4 	.word	0x0801ebf4
 801375c:	0801e52c 	.word	0x0801e52c

08013760 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8013760:	b580      	push	{r7, lr}
 8013762:	b084      	sub	sp, #16
 8013764:	af00      	add	r7, sp, #0
 8013766:	6078      	str	r0, [r7, #4]
 8013768:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 801376a:	683b      	ldr	r3, [r7, #0]
 801376c:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 801376e:	687b      	ldr	r3, [r7, #4]
 8013770:	2b00      	cmp	r3, #0
 8013772:	d119      	bne.n	80137a8 <tcp_netif_ip_addr_changed_pcblist+0x48>
 8013774:	4b10      	ldr	r3, [pc, #64]	; (80137b8 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 8013776:	f44f 6210 	mov.w	r2, #2304	; 0x900
 801377a:	4910      	ldr	r1, [pc, #64]	; (80137bc <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 801377c:	4810      	ldr	r0, [pc, #64]	; (80137c0 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 801377e:	f008 ff6b 	bl	801c658 <iprintf>

  while (pcb != NULL) {
 8013782:	e011      	b.n	80137a8 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8013784:	68fb      	ldr	r3, [r7, #12]
 8013786:	681a      	ldr	r2, [r3, #0]
 8013788:	687b      	ldr	r3, [r7, #4]
 801378a:	681b      	ldr	r3, [r3, #0]
 801378c:	429a      	cmp	r2, r3
 801378e:	d108      	bne.n	80137a2 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8013790:	68fb      	ldr	r3, [r7, #12]
 8013792:	68db      	ldr	r3, [r3, #12]
 8013794:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8013796:	68f8      	ldr	r0, [r7, #12]
 8013798:	f7fe ffca 	bl	8012730 <tcp_abort>
      pcb = next;
 801379c:	68bb      	ldr	r3, [r7, #8]
 801379e:	60fb      	str	r3, [r7, #12]
 80137a0:	e002      	b.n	80137a8 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 80137a2:	68fb      	ldr	r3, [r7, #12]
 80137a4:	68db      	ldr	r3, [r3, #12]
 80137a6:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 80137a8:	68fb      	ldr	r3, [r7, #12]
 80137aa:	2b00      	cmp	r3, #0
 80137ac:	d1ea      	bne.n	8013784 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 80137ae:	bf00      	nop
 80137b0:	3710      	adds	r7, #16
 80137b2:	46bd      	mov	sp, r7
 80137b4:	bd80      	pop	{r7, pc}
 80137b6:	bf00      	nop
 80137b8:	0801e4e8 	.word	0x0801e4e8
 80137bc:	0801ec1c 	.word	0x0801ec1c
 80137c0:	0801e52c 	.word	0x0801e52c

080137c4 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80137c4:	b580      	push	{r7, lr}
 80137c6:	b084      	sub	sp, #16
 80137c8:	af00      	add	r7, sp, #0
 80137ca:	6078      	str	r0, [r7, #4]
 80137cc:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 80137ce:	687b      	ldr	r3, [r7, #4]
 80137d0:	2b00      	cmp	r3, #0
 80137d2:	d02a      	beq.n	801382a <tcp_netif_ip_addr_changed+0x66>
 80137d4:	687b      	ldr	r3, [r7, #4]
 80137d6:	681b      	ldr	r3, [r3, #0]
 80137d8:	2b00      	cmp	r3, #0
 80137da:	d026      	beq.n	801382a <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 80137dc:	4b15      	ldr	r3, [pc, #84]	; (8013834 <tcp_netif_ip_addr_changed+0x70>)
 80137de:	681b      	ldr	r3, [r3, #0]
 80137e0:	4619      	mov	r1, r3
 80137e2:	6878      	ldr	r0, [r7, #4]
 80137e4:	f7ff ffbc 	bl	8013760 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 80137e8:	4b13      	ldr	r3, [pc, #76]	; (8013838 <tcp_netif_ip_addr_changed+0x74>)
 80137ea:	681b      	ldr	r3, [r3, #0]
 80137ec:	4619      	mov	r1, r3
 80137ee:	6878      	ldr	r0, [r7, #4]
 80137f0:	f7ff ffb6 	bl	8013760 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 80137f4:	683b      	ldr	r3, [r7, #0]
 80137f6:	2b00      	cmp	r3, #0
 80137f8:	d017      	beq.n	801382a <tcp_netif_ip_addr_changed+0x66>
 80137fa:	683b      	ldr	r3, [r7, #0]
 80137fc:	681b      	ldr	r3, [r3, #0]
 80137fe:	2b00      	cmp	r3, #0
 8013800:	d013      	beq.n	801382a <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8013802:	4b0e      	ldr	r3, [pc, #56]	; (801383c <tcp_netif_ip_addr_changed+0x78>)
 8013804:	681b      	ldr	r3, [r3, #0]
 8013806:	60fb      	str	r3, [r7, #12]
 8013808:	e00c      	b.n	8013824 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 801380a:	68fb      	ldr	r3, [r7, #12]
 801380c:	681a      	ldr	r2, [r3, #0]
 801380e:	687b      	ldr	r3, [r7, #4]
 8013810:	681b      	ldr	r3, [r3, #0]
 8013812:	429a      	cmp	r2, r3
 8013814:	d103      	bne.n	801381e <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8013816:	683b      	ldr	r3, [r7, #0]
 8013818:	681a      	ldr	r2, [r3, #0]
 801381a:	68fb      	ldr	r3, [r7, #12]
 801381c:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801381e:	68fb      	ldr	r3, [r7, #12]
 8013820:	68db      	ldr	r3, [r3, #12]
 8013822:	60fb      	str	r3, [r7, #12]
 8013824:	68fb      	ldr	r3, [r7, #12]
 8013826:	2b00      	cmp	r3, #0
 8013828:	d1ef      	bne.n	801380a <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 801382a:	bf00      	nop
 801382c:	3710      	adds	r7, #16
 801382e:	46bd      	mov	sp, r7
 8013830:	bd80      	pop	{r7, pc}
 8013832:	bf00      	nop
 8013834:	2000f7f0 	.word	0x2000f7f0
 8013838:	2000f7fc 	.word	0x2000f7fc
 801383c:	2000f7f8 	.word	0x2000f7f8

08013840 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8013840:	b580      	push	{r7, lr}
 8013842:	b082      	sub	sp, #8
 8013844:	af00      	add	r7, sp, #0
 8013846:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 8013848:	687b      	ldr	r3, [r7, #4]
 801384a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801384c:	2b00      	cmp	r3, #0
 801384e:	d007      	beq.n	8013860 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8013850:	687b      	ldr	r3, [r7, #4]
 8013852:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013854:	4618      	mov	r0, r3
 8013856:	f7ff fc3f 	bl	80130d8 <tcp_segs_free>
    pcb->ooseq = NULL;
 801385a:	687b      	ldr	r3, [r7, #4]
 801385c:	2200      	movs	r2, #0
 801385e:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8013860:	bf00      	nop
 8013862:	3708      	adds	r7, #8
 8013864:	46bd      	mov	sp, r7
 8013866:	bd80      	pop	{r7, pc}

08013868 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8013868:	b590      	push	{r4, r7, lr}
 801386a:	b08d      	sub	sp, #52	; 0x34
 801386c:	af04      	add	r7, sp, #16
 801386e:	6078      	str	r0, [r7, #4]
 8013870:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8013872:	687b      	ldr	r3, [r7, #4]
 8013874:	2b00      	cmp	r3, #0
 8013876:	d105      	bne.n	8013884 <tcp_input+0x1c>
 8013878:	4b9b      	ldr	r3, [pc, #620]	; (8013ae8 <tcp_input+0x280>)
 801387a:	2283      	movs	r2, #131	; 0x83
 801387c:	499b      	ldr	r1, [pc, #620]	; (8013aec <tcp_input+0x284>)
 801387e:	489c      	ldr	r0, [pc, #624]	; (8013af0 <tcp_input+0x288>)
 8013880:	f008 feea 	bl	801c658 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8013884:	687b      	ldr	r3, [r7, #4]
 8013886:	685b      	ldr	r3, [r3, #4]
 8013888:	4a9a      	ldr	r2, [pc, #616]	; (8013af4 <tcp_input+0x28c>)
 801388a:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 801388c:	687b      	ldr	r3, [r7, #4]
 801388e:	895b      	ldrh	r3, [r3, #10]
 8013890:	2b13      	cmp	r3, #19
 8013892:	f240 83c4 	bls.w	801401e <tcp_input+0x7b6>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8013896:	4b98      	ldr	r3, [pc, #608]	; (8013af8 <tcp_input+0x290>)
 8013898:	695a      	ldr	r2, [r3, #20]
 801389a:	4b97      	ldr	r3, [pc, #604]	; (8013af8 <tcp_input+0x290>)
 801389c:	681b      	ldr	r3, [r3, #0]
 801389e:	4619      	mov	r1, r3
 80138a0:	4610      	mov	r0, r2
 80138a2:	f007 fe17 	bl	801b4d4 <ip4_addr_isbroadcast_u32>
 80138a6:	4603      	mov	r3, r0
 80138a8:	2b00      	cmp	r3, #0
 80138aa:	f040 83ba 	bne.w	8014022 <tcp_input+0x7ba>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 80138ae:	4b92      	ldr	r3, [pc, #584]	; (8013af8 <tcp_input+0x290>)
 80138b0:	695b      	ldr	r3, [r3, #20]
 80138b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80138b6:	2be0      	cmp	r3, #224	; 0xe0
 80138b8:	f000 83b3 	beq.w	8014022 <tcp_input+0x7ba>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 80138bc:	4b8d      	ldr	r3, [pc, #564]	; (8013af4 <tcp_input+0x28c>)
 80138be:	681b      	ldr	r3, [r3, #0]
 80138c0:	899b      	ldrh	r3, [r3, #12]
 80138c2:	b29b      	uxth	r3, r3
 80138c4:	4618      	mov	r0, r3
 80138c6:	f7fc fde3 	bl	8010490 <lwip_htons>
 80138ca:	4603      	mov	r3, r0
 80138cc:	0b1b      	lsrs	r3, r3, #12
 80138ce:	b29b      	uxth	r3, r3
 80138d0:	b2db      	uxtb	r3, r3
 80138d2:	009b      	lsls	r3, r3, #2
 80138d4:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 80138d6:	7cbb      	ldrb	r3, [r7, #18]
 80138d8:	2b13      	cmp	r3, #19
 80138da:	f240 83a2 	bls.w	8014022 <tcp_input+0x7ba>
 80138de:	7cbb      	ldrb	r3, [r7, #18]
 80138e0:	b29a      	uxth	r2, r3
 80138e2:	687b      	ldr	r3, [r7, #4]
 80138e4:	891b      	ldrh	r3, [r3, #8]
 80138e6:	429a      	cmp	r2, r3
 80138e8:	f200 839b 	bhi.w	8014022 <tcp_input+0x7ba>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 80138ec:	7cbb      	ldrb	r3, [r7, #18]
 80138ee:	b29b      	uxth	r3, r3
 80138f0:	3b14      	subs	r3, #20
 80138f2:	b29a      	uxth	r2, r3
 80138f4:	4b81      	ldr	r3, [pc, #516]	; (8013afc <tcp_input+0x294>)
 80138f6:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 80138f8:	4b81      	ldr	r3, [pc, #516]	; (8013b00 <tcp_input+0x298>)
 80138fa:	2200      	movs	r2, #0
 80138fc:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 80138fe:	687b      	ldr	r3, [r7, #4]
 8013900:	895a      	ldrh	r2, [r3, #10]
 8013902:	7cbb      	ldrb	r3, [r7, #18]
 8013904:	b29b      	uxth	r3, r3
 8013906:	429a      	cmp	r2, r3
 8013908:	d309      	bcc.n	801391e <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 801390a:	4b7c      	ldr	r3, [pc, #496]	; (8013afc <tcp_input+0x294>)
 801390c:	881a      	ldrh	r2, [r3, #0]
 801390e:	4b7d      	ldr	r3, [pc, #500]	; (8013b04 <tcp_input+0x29c>)
 8013910:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8013912:	7cbb      	ldrb	r3, [r7, #18]
 8013914:	4619      	mov	r1, r3
 8013916:	6878      	ldr	r0, [r7, #4]
 8013918:	f7fe f8e8 	bl	8011aec <pbuf_remove_header>
 801391c:	e04e      	b.n	80139bc <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 801391e:	687b      	ldr	r3, [r7, #4]
 8013920:	681b      	ldr	r3, [r3, #0]
 8013922:	2b00      	cmp	r3, #0
 8013924:	d105      	bne.n	8013932 <tcp_input+0xca>
 8013926:	4b70      	ldr	r3, [pc, #448]	; (8013ae8 <tcp_input+0x280>)
 8013928:	22c2      	movs	r2, #194	; 0xc2
 801392a:	4977      	ldr	r1, [pc, #476]	; (8013b08 <tcp_input+0x2a0>)
 801392c:	4870      	ldr	r0, [pc, #448]	; (8013af0 <tcp_input+0x288>)
 801392e:	f008 fe93 	bl	801c658 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8013932:	2114      	movs	r1, #20
 8013934:	6878      	ldr	r0, [r7, #4]
 8013936:	f7fe f8d9 	bl	8011aec <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 801393a:	687b      	ldr	r3, [r7, #4]
 801393c:	895a      	ldrh	r2, [r3, #10]
 801393e:	4b71      	ldr	r3, [pc, #452]	; (8013b04 <tcp_input+0x29c>)
 8013940:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8013942:	4b6e      	ldr	r3, [pc, #440]	; (8013afc <tcp_input+0x294>)
 8013944:	881a      	ldrh	r2, [r3, #0]
 8013946:	4b6f      	ldr	r3, [pc, #444]	; (8013b04 <tcp_input+0x29c>)
 8013948:	881b      	ldrh	r3, [r3, #0]
 801394a:	1ad3      	subs	r3, r2, r3
 801394c:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 801394e:	4b6d      	ldr	r3, [pc, #436]	; (8013b04 <tcp_input+0x29c>)
 8013950:	881b      	ldrh	r3, [r3, #0]
 8013952:	4619      	mov	r1, r3
 8013954:	6878      	ldr	r0, [r7, #4]
 8013956:	f7fe f8c9 	bl	8011aec <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 801395a:	687b      	ldr	r3, [r7, #4]
 801395c:	681b      	ldr	r3, [r3, #0]
 801395e:	895b      	ldrh	r3, [r3, #10]
 8013960:	8a3a      	ldrh	r2, [r7, #16]
 8013962:	429a      	cmp	r2, r3
 8013964:	f200 835f 	bhi.w	8014026 <tcp_input+0x7be>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8013968:	687b      	ldr	r3, [r7, #4]
 801396a:	681b      	ldr	r3, [r3, #0]
 801396c:	685b      	ldr	r3, [r3, #4]
 801396e:	4a64      	ldr	r2, [pc, #400]	; (8013b00 <tcp_input+0x298>)
 8013970:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 8013972:	687b      	ldr	r3, [r7, #4]
 8013974:	681b      	ldr	r3, [r3, #0]
 8013976:	8a3a      	ldrh	r2, [r7, #16]
 8013978:	4611      	mov	r1, r2
 801397a:	4618      	mov	r0, r3
 801397c:	f7fe f8b6 	bl	8011aec <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8013980:	687b      	ldr	r3, [r7, #4]
 8013982:	891a      	ldrh	r2, [r3, #8]
 8013984:	8a3b      	ldrh	r3, [r7, #16]
 8013986:	1ad3      	subs	r3, r2, r3
 8013988:	b29a      	uxth	r2, r3
 801398a:	687b      	ldr	r3, [r7, #4]
 801398c:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 801398e:	687b      	ldr	r3, [r7, #4]
 8013990:	895b      	ldrh	r3, [r3, #10]
 8013992:	2b00      	cmp	r3, #0
 8013994:	d005      	beq.n	80139a2 <tcp_input+0x13a>
 8013996:	4b54      	ldr	r3, [pc, #336]	; (8013ae8 <tcp_input+0x280>)
 8013998:	22df      	movs	r2, #223	; 0xdf
 801399a:	495c      	ldr	r1, [pc, #368]	; (8013b0c <tcp_input+0x2a4>)
 801399c:	4854      	ldr	r0, [pc, #336]	; (8013af0 <tcp_input+0x288>)
 801399e:	f008 fe5b 	bl	801c658 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 80139a2:	687b      	ldr	r3, [r7, #4]
 80139a4:	891a      	ldrh	r2, [r3, #8]
 80139a6:	687b      	ldr	r3, [r7, #4]
 80139a8:	681b      	ldr	r3, [r3, #0]
 80139aa:	891b      	ldrh	r3, [r3, #8]
 80139ac:	429a      	cmp	r2, r3
 80139ae:	d005      	beq.n	80139bc <tcp_input+0x154>
 80139b0:	4b4d      	ldr	r3, [pc, #308]	; (8013ae8 <tcp_input+0x280>)
 80139b2:	22e0      	movs	r2, #224	; 0xe0
 80139b4:	4956      	ldr	r1, [pc, #344]	; (8013b10 <tcp_input+0x2a8>)
 80139b6:	484e      	ldr	r0, [pc, #312]	; (8013af0 <tcp_input+0x288>)
 80139b8:	f008 fe4e 	bl	801c658 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 80139bc:	4b4d      	ldr	r3, [pc, #308]	; (8013af4 <tcp_input+0x28c>)
 80139be:	681b      	ldr	r3, [r3, #0]
 80139c0:	881b      	ldrh	r3, [r3, #0]
 80139c2:	b29a      	uxth	r2, r3
 80139c4:	4b4b      	ldr	r3, [pc, #300]	; (8013af4 <tcp_input+0x28c>)
 80139c6:	681c      	ldr	r4, [r3, #0]
 80139c8:	4610      	mov	r0, r2
 80139ca:	f7fc fd61 	bl	8010490 <lwip_htons>
 80139ce:	4603      	mov	r3, r0
 80139d0:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 80139d2:	4b48      	ldr	r3, [pc, #288]	; (8013af4 <tcp_input+0x28c>)
 80139d4:	681b      	ldr	r3, [r3, #0]
 80139d6:	885b      	ldrh	r3, [r3, #2]
 80139d8:	b29a      	uxth	r2, r3
 80139da:	4b46      	ldr	r3, [pc, #280]	; (8013af4 <tcp_input+0x28c>)
 80139dc:	681c      	ldr	r4, [r3, #0]
 80139de:	4610      	mov	r0, r2
 80139e0:	f7fc fd56 	bl	8010490 <lwip_htons>
 80139e4:	4603      	mov	r3, r0
 80139e6:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 80139e8:	4b42      	ldr	r3, [pc, #264]	; (8013af4 <tcp_input+0x28c>)
 80139ea:	681b      	ldr	r3, [r3, #0]
 80139ec:	685a      	ldr	r2, [r3, #4]
 80139ee:	4b41      	ldr	r3, [pc, #260]	; (8013af4 <tcp_input+0x28c>)
 80139f0:	681c      	ldr	r4, [r3, #0]
 80139f2:	4610      	mov	r0, r2
 80139f4:	f7fc fd61 	bl	80104ba <lwip_htonl>
 80139f8:	4603      	mov	r3, r0
 80139fa:	6063      	str	r3, [r4, #4]
 80139fc:	6863      	ldr	r3, [r4, #4]
 80139fe:	4a45      	ldr	r2, [pc, #276]	; (8013b14 <tcp_input+0x2ac>)
 8013a00:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8013a02:	4b3c      	ldr	r3, [pc, #240]	; (8013af4 <tcp_input+0x28c>)
 8013a04:	681b      	ldr	r3, [r3, #0]
 8013a06:	689a      	ldr	r2, [r3, #8]
 8013a08:	4b3a      	ldr	r3, [pc, #232]	; (8013af4 <tcp_input+0x28c>)
 8013a0a:	681c      	ldr	r4, [r3, #0]
 8013a0c:	4610      	mov	r0, r2
 8013a0e:	f7fc fd54 	bl	80104ba <lwip_htonl>
 8013a12:	4603      	mov	r3, r0
 8013a14:	60a3      	str	r3, [r4, #8]
 8013a16:	68a3      	ldr	r3, [r4, #8]
 8013a18:	4a3f      	ldr	r2, [pc, #252]	; (8013b18 <tcp_input+0x2b0>)
 8013a1a:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8013a1c:	4b35      	ldr	r3, [pc, #212]	; (8013af4 <tcp_input+0x28c>)
 8013a1e:	681b      	ldr	r3, [r3, #0]
 8013a20:	89db      	ldrh	r3, [r3, #14]
 8013a22:	b29a      	uxth	r2, r3
 8013a24:	4b33      	ldr	r3, [pc, #204]	; (8013af4 <tcp_input+0x28c>)
 8013a26:	681c      	ldr	r4, [r3, #0]
 8013a28:	4610      	mov	r0, r2
 8013a2a:	f7fc fd31 	bl	8010490 <lwip_htons>
 8013a2e:	4603      	mov	r3, r0
 8013a30:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8013a32:	4b30      	ldr	r3, [pc, #192]	; (8013af4 <tcp_input+0x28c>)
 8013a34:	681b      	ldr	r3, [r3, #0]
 8013a36:	899b      	ldrh	r3, [r3, #12]
 8013a38:	b29b      	uxth	r3, r3
 8013a3a:	4618      	mov	r0, r3
 8013a3c:	f7fc fd28 	bl	8010490 <lwip_htons>
 8013a40:	4603      	mov	r3, r0
 8013a42:	b2db      	uxtb	r3, r3
 8013a44:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8013a48:	b2da      	uxtb	r2, r3
 8013a4a:	4b34      	ldr	r3, [pc, #208]	; (8013b1c <tcp_input+0x2b4>)
 8013a4c:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 8013a4e:	687b      	ldr	r3, [r7, #4]
 8013a50:	891a      	ldrh	r2, [r3, #8]
 8013a52:	4b33      	ldr	r3, [pc, #204]	; (8013b20 <tcp_input+0x2b8>)
 8013a54:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8013a56:	4b31      	ldr	r3, [pc, #196]	; (8013b1c <tcp_input+0x2b4>)
 8013a58:	781b      	ldrb	r3, [r3, #0]
 8013a5a:	f003 0303 	and.w	r3, r3, #3
 8013a5e:	2b00      	cmp	r3, #0
 8013a60:	d00c      	beq.n	8013a7c <tcp_input+0x214>
    tcplen++;
 8013a62:	4b2f      	ldr	r3, [pc, #188]	; (8013b20 <tcp_input+0x2b8>)
 8013a64:	881b      	ldrh	r3, [r3, #0]
 8013a66:	3301      	adds	r3, #1
 8013a68:	b29a      	uxth	r2, r3
 8013a6a:	4b2d      	ldr	r3, [pc, #180]	; (8013b20 <tcp_input+0x2b8>)
 8013a6c:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 8013a6e:	687b      	ldr	r3, [r7, #4]
 8013a70:	891a      	ldrh	r2, [r3, #8]
 8013a72:	4b2b      	ldr	r3, [pc, #172]	; (8013b20 <tcp_input+0x2b8>)
 8013a74:	881b      	ldrh	r3, [r3, #0]
 8013a76:	429a      	cmp	r2, r3
 8013a78:	f200 82d7 	bhi.w	801402a <tcp_input+0x7c2>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8013a7c:	2300      	movs	r3, #0
 8013a7e:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8013a80:	4b28      	ldr	r3, [pc, #160]	; (8013b24 <tcp_input+0x2bc>)
 8013a82:	681b      	ldr	r3, [r3, #0]
 8013a84:	61fb      	str	r3, [r7, #28]
 8013a86:	e09d      	b.n	8013bc4 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8013a88:	69fb      	ldr	r3, [r7, #28]
 8013a8a:	7d1b      	ldrb	r3, [r3, #20]
 8013a8c:	2b00      	cmp	r3, #0
 8013a8e:	d105      	bne.n	8013a9c <tcp_input+0x234>
 8013a90:	4b15      	ldr	r3, [pc, #84]	; (8013ae8 <tcp_input+0x280>)
 8013a92:	22fb      	movs	r2, #251	; 0xfb
 8013a94:	4924      	ldr	r1, [pc, #144]	; (8013b28 <tcp_input+0x2c0>)
 8013a96:	4816      	ldr	r0, [pc, #88]	; (8013af0 <tcp_input+0x288>)
 8013a98:	f008 fdde 	bl	801c658 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8013a9c:	69fb      	ldr	r3, [r7, #28]
 8013a9e:	7d1b      	ldrb	r3, [r3, #20]
 8013aa0:	2b0a      	cmp	r3, #10
 8013aa2:	d105      	bne.n	8013ab0 <tcp_input+0x248>
 8013aa4:	4b10      	ldr	r3, [pc, #64]	; (8013ae8 <tcp_input+0x280>)
 8013aa6:	22fc      	movs	r2, #252	; 0xfc
 8013aa8:	4920      	ldr	r1, [pc, #128]	; (8013b2c <tcp_input+0x2c4>)
 8013aaa:	4811      	ldr	r0, [pc, #68]	; (8013af0 <tcp_input+0x288>)
 8013aac:	f008 fdd4 	bl	801c658 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8013ab0:	69fb      	ldr	r3, [r7, #28]
 8013ab2:	7d1b      	ldrb	r3, [r3, #20]
 8013ab4:	2b01      	cmp	r3, #1
 8013ab6:	d105      	bne.n	8013ac4 <tcp_input+0x25c>
 8013ab8:	4b0b      	ldr	r3, [pc, #44]	; (8013ae8 <tcp_input+0x280>)
 8013aba:	22fd      	movs	r2, #253	; 0xfd
 8013abc:	491c      	ldr	r1, [pc, #112]	; (8013b30 <tcp_input+0x2c8>)
 8013abe:	480c      	ldr	r0, [pc, #48]	; (8013af0 <tcp_input+0x288>)
 8013ac0:	f008 fdca 	bl	801c658 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8013ac4:	69fb      	ldr	r3, [r7, #28]
 8013ac6:	7a1b      	ldrb	r3, [r3, #8]
 8013ac8:	2b00      	cmp	r3, #0
 8013aca:	d033      	beq.n	8013b34 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8013acc:	69fb      	ldr	r3, [r7, #28]
 8013ace:	7a1a      	ldrb	r2, [r3, #8]
 8013ad0:	4b09      	ldr	r3, [pc, #36]	; (8013af8 <tcp_input+0x290>)
 8013ad2:	685b      	ldr	r3, [r3, #4]
 8013ad4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8013ad8:	3301      	adds	r3, #1
 8013ada:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8013adc:	429a      	cmp	r2, r3
 8013ade:	d029      	beq.n	8013b34 <tcp_input+0x2cc>
      prev = pcb;
 8013ae0:	69fb      	ldr	r3, [r7, #28]
 8013ae2:	61bb      	str	r3, [r7, #24]
      continue;
 8013ae4:	e06b      	b.n	8013bbe <tcp_input+0x356>
 8013ae6:	bf00      	nop
 8013ae8:	0801ec50 	.word	0x0801ec50
 8013aec:	0801ec84 	.word	0x0801ec84
 8013af0:	0801ec9c 	.word	0x0801ec9c
 8013af4:	20008730 	.word	0x20008730
 8013af8:	2000c0bc 	.word	0x2000c0bc
 8013afc:	20008734 	.word	0x20008734
 8013b00:	20008738 	.word	0x20008738
 8013b04:	20008736 	.word	0x20008736
 8013b08:	0801ecc4 	.word	0x0801ecc4
 8013b0c:	0801ecd4 	.word	0x0801ecd4
 8013b10:	0801ece0 	.word	0x0801ece0
 8013b14:	20008740 	.word	0x20008740
 8013b18:	20008744 	.word	0x20008744
 8013b1c:	2000874c 	.word	0x2000874c
 8013b20:	2000874a 	.word	0x2000874a
 8013b24:	2000f7f0 	.word	0x2000f7f0
 8013b28:	0801ed00 	.word	0x0801ed00
 8013b2c:	0801ed28 	.word	0x0801ed28
 8013b30:	0801ed54 	.word	0x0801ed54
    }

    if (pcb->remote_port == tcphdr->src &&
 8013b34:	69fb      	ldr	r3, [r7, #28]
 8013b36:	8b1a      	ldrh	r2, [r3, #24]
 8013b38:	4b94      	ldr	r3, [pc, #592]	; (8013d8c <tcp_input+0x524>)
 8013b3a:	681b      	ldr	r3, [r3, #0]
 8013b3c:	881b      	ldrh	r3, [r3, #0]
 8013b3e:	b29b      	uxth	r3, r3
 8013b40:	429a      	cmp	r2, r3
 8013b42:	d13a      	bne.n	8013bba <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8013b44:	69fb      	ldr	r3, [r7, #28]
 8013b46:	8ada      	ldrh	r2, [r3, #22]
 8013b48:	4b90      	ldr	r3, [pc, #576]	; (8013d8c <tcp_input+0x524>)
 8013b4a:	681b      	ldr	r3, [r3, #0]
 8013b4c:	885b      	ldrh	r3, [r3, #2]
 8013b4e:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8013b50:	429a      	cmp	r2, r3
 8013b52:	d132      	bne.n	8013bba <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8013b54:	69fb      	ldr	r3, [r7, #28]
 8013b56:	685a      	ldr	r2, [r3, #4]
 8013b58:	4b8d      	ldr	r3, [pc, #564]	; (8013d90 <tcp_input+0x528>)
 8013b5a:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8013b5c:	429a      	cmp	r2, r3
 8013b5e:	d12c      	bne.n	8013bba <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8013b60:	69fb      	ldr	r3, [r7, #28]
 8013b62:	681a      	ldr	r2, [r3, #0]
 8013b64:	4b8a      	ldr	r3, [pc, #552]	; (8013d90 <tcp_input+0x528>)
 8013b66:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8013b68:	429a      	cmp	r2, r3
 8013b6a:	d126      	bne.n	8013bba <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8013b6c:	69fb      	ldr	r3, [r7, #28]
 8013b6e:	68db      	ldr	r3, [r3, #12]
 8013b70:	69fa      	ldr	r2, [r7, #28]
 8013b72:	429a      	cmp	r2, r3
 8013b74:	d106      	bne.n	8013b84 <tcp_input+0x31c>
 8013b76:	4b87      	ldr	r3, [pc, #540]	; (8013d94 <tcp_input+0x52c>)
 8013b78:	f240 120d 	movw	r2, #269	; 0x10d
 8013b7c:	4986      	ldr	r1, [pc, #536]	; (8013d98 <tcp_input+0x530>)
 8013b7e:	4887      	ldr	r0, [pc, #540]	; (8013d9c <tcp_input+0x534>)
 8013b80:	f008 fd6a 	bl	801c658 <iprintf>
      if (prev != NULL) {
 8013b84:	69bb      	ldr	r3, [r7, #24]
 8013b86:	2b00      	cmp	r3, #0
 8013b88:	d00a      	beq.n	8013ba0 <tcp_input+0x338>
        prev->next = pcb->next;
 8013b8a:	69fb      	ldr	r3, [r7, #28]
 8013b8c:	68da      	ldr	r2, [r3, #12]
 8013b8e:	69bb      	ldr	r3, [r7, #24]
 8013b90:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 8013b92:	4b83      	ldr	r3, [pc, #524]	; (8013da0 <tcp_input+0x538>)
 8013b94:	681a      	ldr	r2, [r3, #0]
 8013b96:	69fb      	ldr	r3, [r7, #28]
 8013b98:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 8013b9a:	4a81      	ldr	r2, [pc, #516]	; (8013da0 <tcp_input+0x538>)
 8013b9c:	69fb      	ldr	r3, [r7, #28]
 8013b9e:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8013ba0:	69fb      	ldr	r3, [r7, #28]
 8013ba2:	68db      	ldr	r3, [r3, #12]
 8013ba4:	69fa      	ldr	r2, [r7, #28]
 8013ba6:	429a      	cmp	r2, r3
 8013ba8:	d111      	bne.n	8013bce <tcp_input+0x366>
 8013baa:	4b7a      	ldr	r3, [pc, #488]	; (8013d94 <tcp_input+0x52c>)
 8013bac:	f240 1215 	movw	r2, #277	; 0x115
 8013bb0:	497c      	ldr	r1, [pc, #496]	; (8013da4 <tcp_input+0x53c>)
 8013bb2:	487a      	ldr	r0, [pc, #488]	; (8013d9c <tcp_input+0x534>)
 8013bb4:	f008 fd50 	bl	801c658 <iprintf>
      break;
 8013bb8:	e009      	b.n	8013bce <tcp_input+0x366>
    }
    prev = pcb;
 8013bba:	69fb      	ldr	r3, [r7, #28]
 8013bbc:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8013bbe:	69fb      	ldr	r3, [r7, #28]
 8013bc0:	68db      	ldr	r3, [r3, #12]
 8013bc2:	61fb      	str	r3, [r7, #28]
 8013bc4:	69fb      	ldr	r3, [r7, #28]
 8013bc6:	2b00      	cmp	r3, #0
 8013bc8:	f47f af5e 	bne.w	8013a88 <tcp_input+0x220>
 8013bcc:	e000      	b.n	8013bd0 <tcp_input+0x368>
      break;
 8013bce:	bf00      	nop
  }

  if (pcb == NULL) {
 8013bd0:	69fb      	ldr	r3, [r7, #28]
 8013bd2:	2b00      	cmp	r3, #0
 8013bd4:	f040 8095 	bne.w	8013d02 <tcp_input+0x49a>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8013bd8:	4b73      	ldr	r3, [pc, #460]	; (8013da8 <tcp_input+0x540>)
 8013bda:	681b      	ldr	r3, [r3, #0]
 8013bdc:	61fb      	str	r3, [r7, #28]
 8013bde:	e03f      	b.n	8013c60 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8013be0:	69fb      	ldr	r3, [r7, #28]
 8013be2:	7d1b      	ldrb	r3, [r3, #20]
 8013be4:	2b0a      	cmp	r3, #10
 8013be6:	d006      	beq.n	8013bf6 <tcp_input+0x38e>
 8013be8:	4b6a      	ldr	r3, [pc, #424]	; (8013d94 <tcp_input+0x52c>)
 8013bea:	f240 121f 	movw	r2, #287	; 0x11f
 8013bee:	496f      	ldr	r1, [pc, #444]	; (8013dac <tcp_input+0x544>)
 8013bf0:	486a      	ldr	r0, [pc, #424]	; (8013d9c <tcp_input+0x534>)
 8013bf2:	f008 fd31 	bl	801c658 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8013bf6:	69fb      	ldr	r3, [r7, #28]
 8013bf8:	7a1b      	ldrb	r3, [r3, #8]
 8013bfa:	2b00      	cmp	r3, #0
 8013bfc:	d009      	beq.n	8013c12 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8013bfe:	69fb      	ldr	r3, [r7, #28]
 8013c00:	7a1a      	ldrb	r2, [r3, #8]
 8013c02:	4b63      	ldr	r3, [pc, #396]	; (8013d90 <tcp_input+0x528>)
 8013c04:	685b      	ldr	r3, [r3, #4]
 8013c06:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8013c0a:	3301      	adds	r3, #1
 8013c0c:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8013c0e:	429a      	cmp	r2, r3
 8013c10:	d122      	bne.n	8013c58 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 8013c12:	69fb      	ldr	r3, [r7, #28]
 8013c14:	8b1a      	ldrh	r2, [r3, #24]
 8013c16:	4b5d      	ldr	r3, [pc, #372]	; (8013d8c <tcp_input+0x524>)
 8013c18:	681b      	ldr	r3, [r3, #0]
 8013c1a:	881b      	ldrh	r3, [r3, #0]
 8013c1c:	b29b      	uxth	r3, r3
 8013c1e:	429a      	cmp	r2, r3
 8013c20:	d11b      	bne.n	8013c5a <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 8013c22:	69fb      	ldr	r3, [r7, #28]
 8013c24:	8ada      	ldrh	r2, [r3, #22]
 8013c26:	4b59      	ldr	r3, [pc, #356]	; (8013d8c <tcp_input+0x524>)
 8013c28:	681b      	ldr	r3, [r3, #0]
 8013c2a:	885b      	ldrh	r3, [r3, #2]
 8013c2c:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 8013c2e:	429a      	cmp	r2, r3
 8013c30:	d113      	bne.n	8013c5a <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8013c32:	69fb      	ldr	r3, [r7, #28]
 8013c34:	685a      	ldr	r2, [r3, #4]
 8013c36:	4b56      	ldr	r3, [pc, #344]	; (8013d90 <tcp_input+0x528>)
 8013c38:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 8013c3a:	429a      	cmp	r2, r3
 8013c3c:	d10d      	bne.n	8013c5a <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8013c3e:	69fb      	ldr	r3, [r7, #28]
 8013c40:	681a      	ldr	r2, [r3, #0]
 8013c42:	4b53      	ldr	r3, [pc, #332]	; (8013d90 <tcp_input+0x528>)
 8013c44:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8013c46:	429a      	cmp	r2, r3
 8013c48:	d107      	bne.n	8013c5a <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 8013c4a:	69f8      	ldr	r0, [r7, #28]
 8013c4c:	f000 fb52 	bl	80142f4 <tcp_timewait_input>
        }
        pbuf_free(p);
 8013c50:	6878      	ldr	r0, [r7, #4]
 8013c52:	f7fd ffd1 	bl	8011bf8 <pbuf_free>
        return;
 8013c56:	e1ee      	b.n	8014036 <tcp_input+0x7ce>
        continue;
 8013c58:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8013c5a:	69fb      	ldr	r3, [r7, #28]
 8013c5c:	68db      	ldr	r3, [r3, #12]
 8013c5e:	61fb      	str	r3, [r7, #28]
 8013c60:	69fb      	ldr	r3, [r7, #28]
 8013c62:	2b00      	cmp	r3, #0
 8013c64:	d1bc      	bne.n	8013be0 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8013c66:	2300      	movs	r3, #0
 8013c68:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8013c6a:	4b51      	ldr	r3, [pc, #324]	; (8013db0 <tcp_input+0x548>)
 8013c6c:	681b      	ldr	r3, [r3, #0]
 8013c6e:	617b      	str	r3, [r7, #20]
 8013c70:	e02a      	b.n	8013cc8 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8013c72:	697b      	ldr	r3, [r7, #20]
 8013c74:	7a1b      	ldrb	r3, [r3, #8]
 8013c76:	2b00      	cmp	r3, #0
 8013c78:	d00c      	beq.n	8013c94 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8013c7a:	697b      	ldr	r3, [r7, #20]
 8013c7c:	7a1a      	ldrb	r2, [r3, #8]
 8013c7e:	4b44      	ldr	r3, [pc, #272]	; (8013d90 <tcp_input+0x528>)
 8013c80:	685b      	ldr	r3, [r3, #4]
 8013c82:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8013c86:	3301      	adds	r3, #1
 8013c88:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8013c8a:	429a      	cmp	r2, r3
 8013c8c:	d002      	beq.n	8013c94 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 8013c8e:	697b      	ldr	r3, [r7, #20]
 8013c90:	61bb      	str	r3, [r7, #24]
        continue;
 8013c92:	e016      	b.n	8013cc2 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8013c94:	697b      	ldr	r3, [r7, #20]
 8013c96:	8ada      	ldrh	r2, [r3, #22]
 8013c98:	4b3c      	ldr	r3, [pc, #240]	; (8013d8c <tcp_input+0x524>)
 8013c9a:	681b      	ldr	r3, [r3, #0]
 8013c9c:	885b      	ldrh	r3, [r3, #2]
 8013c9e:	b29b      	uxth	r3, r3
 8013ca0:	429a      	cmp	r2, r3
 8013ca2:	d10c      	bne.n	8013cbe <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8013ca4:	697b      	ldr	r3, [r7, #20]
 8013ca6:	681a      	ldr	r2, [r3, #0]
 8013ca8:	4b39      	ldr	r3, [pc, #228]	; (8013d90 <tcp_input+0x528>)
 8013caa:	695b      	ldr	r3, [r3, #20]
 8013cac:	429a      	cmp	r2, r3
 8013cae:	d00f      	beq.n	8013cd0 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8013cb0:	697b      	ldr	r3, [r7, #20]
 8013cb2:	2b00      	cmp	r3, #0
 8013cb4:	d00d      	beq.n	8013cd2 <tcp_input+0x46a>
 8013cb6:	697b      	ldr	r3, [r7, #20]
 8013cb8:	681b      	ldr	r3, [r3, #0]
 8013cba:	2b00      	cmp	r3, #0
 8013cbc:	d009      	beq.n	8013cd2 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 8013cbe:	697b      	ldr	r3, [r7, #20]
 8013cc0:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8013cc2:	697b      	ldr	r3, [r7, #20]
 8013cc4:	68db      	ldr	r3, [r3, #12]
 8013cc6:	617b      	str	r3, [r7, #20]
 8013cc8:	697b      	ldr	r3, [r7, #20]
 8013cca:	2b00      	cmp	r3, #0
 8013ccc:	d1d1      	bne.n	8013c72 <tcp_input+0x40a>
 8013cce:	e000      	b.n	8013cd2 <tcp_input+0x46a>
            break;
 8013cd0:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8013cd2:	697b      	ldr	r3, [r7, #20]
 8013cd4:	2b00      	cmp	r3, #0
 8013cd6:	d014      	beq.n	8013d02 <tcp_input+0x49a>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8013cd8:	69bb      	ldr	r3, [r7, #24]
 8013cda:	2b00      	cmp	r3, #0
 8013cdc:	d00a      	beq.n	8013cf4 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 8013cde:	697b      	ldr	r3, [r7, #20]
 8013ce0:	68da      	ldr	r2, [r3, #12]
 8013ce2:	69bb      	ldr	r3, [r7, #24]
 8013ce4:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8013ce6:	4b32      	ldr	r3, [pc, #200]	; (8013db0 <tcp_input+0x548>)
 8013ce8:	681a      	ldr	r2, [r3, #0]
 8013cea:	697b      	ldr	r3, [r7, #20]
 8013cec:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8013cee:	4a30      	ldr	r2, [pc, #192]	; (8013db0 <tcp_input+0x548>)
 8013cf0:	697b      	ldr	r3, [r7, #20]
 8013cf2:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8013cf4:	6978      	ldr	r0, [r7, #20]
 8013cf6:	f000 f9ff 	bl	80140f8 <tcp_listen_input>
      }
      pbuf_free(p);
 8013cfa:	6878      	ldr	r0, [r7, #4]
 8013cfc:	f7fd ff7c 	bl	8011bf8 <pbuf_free>
      return;
 8013d00:	e199      	b.n	8014036 <tcp_input+0x7ce>
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8013d02:	69fb      	ldr	r3, [r7, #28]
 8013d04:	2b00      	cmp	r3, #0
 8013d06:	f000 8160 	beq.w	8013fca <tcp_input+0x762>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8013d0a:	4b2a      	ldr	r3, [pc, #168]	; (8013db4 <tcp_input+0x54c>)
 8013d0c:	2200      	movs	r2, #0
 8013d0e:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8013d10:	687b      	ldr	r3, [r7, #4]
 8013d12:	891a      	ldrh	r2, [r3, #8]
 8013d14:	4b27      	ldr	r3, [pc, #156]	; (8013db4 <tcp_input+0x54c>)
 8013d16:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8013d18:	4a26      	ldr	r2, [pc, #152]	; (8013db4 <tcp_input+0x54c>)
 8013d1a:	687b      	ldr	r3, [r7, #4]
 8013d1c:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8013d1e:	4b1b      	ldr	r3, [pc, #108]	; (8013d8c <tcp_input+0x524>)
 8013d20:	681b      	ldr	r3, [r3, #0]
 8013d22:	4a24      	ldr	r2, [pc, #144]	; (8013db4 <tcp_input+0x54c>)
 8013d24:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8013d26:	4b24      	ldr	r3, [pc, #144]	; (8013db8 <tcp_input+0x550>)
 8013d28:	2200      	movs	r2, #0
 8013d2a:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8013d2c:	4b23      	ldr	r3, [pc, #140]	; (8013dbc <tcp_input+0x554>)
 8013d2e:	2200      	movs	r2, #0
 8013d30:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8013d32:	4b23      	ldr	r3, [pc, #140]	; (8013dc0 <tcp_input+0x558>)
 8013d34:	2200      	movs	r2, #0
 8013d36:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8013d38:	4b22      	ldr	r3, [pc, #136]	; (8013dc4 <tcp_input+0x55c>)
 8013d3a:	781b      	ldrb	r3, [r3, #0]
 8013d3c:	f003 0308 	and.w	r3, r3, #8
 8013d40:	2b00      	cmp	r3, #0
 8013d42:	d006      	beq.n	8013d52 <tcp_input+0x4ea>
      p->flags |= PBUF_FLAG_PUSH;
 8013d44:	687b      	ldr	r3, [r7, #4]
 8013d46:	7b5b      	ldrb	r3, [r3, #13]
 8013d48:	f043 0301 	orr.w	r3, r3, #1
 8013d4c:	b2da      	uxtb	r2, r3
 8013d4e:	687b      	ldr	r3, [r7, #4]
 8013d50:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8013d52:	69fb      	ldr	r3, [r7, #28]
 8013d54:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013d56:	2b00      	cmp	r3, #0
 8013d58:	d038      	beq.n	8013dcc <tcp_input+0x564>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8013d5a:	69f8      	ldr	r0, [r7, #28]
 8013d5c:	f7ff f940 	bl	8012fe0 <tcp_process_refused_data>
 8013d60:	4603      	mov	r3, r0
 8013d62:	f113 0f0d 	cmn.w	r3, #13
 8013d66:	d007      	beq.n	8013d78 <tcp_input+0x510>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8013d68:	69fb      	ldr	r3, [r7, #28]
 8013d6a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8013d6c:	2b00      	cmp	r3, #0
 8013d6e:	d02d      	beq.n	8013dcc <tcp_input+0x564>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8013d70:	4b15      	ldr	r3, [pc, #84]	; (8013dc8 <tcp_input+0x560>)
 8013d72:	881b      	ldrh	r3, [r3, #0]
 8013d74:	2b00      	cmp	r3, #0
 8013d76:	d029      	beq.n	8013dcc <tcp_input+0x564>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8013d78:	69fb      	ldr	r3, [r7, #28]
 8013d7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8013d7c:	2b00      	cmp	r3, #0
 8013d7e:	f040 8104 	bne.w	8013f8a <tcp_input+0x722>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8013d82:	69f8      	ldr	r0, [r7, #28]
 8013d84:	f003 f9ce 	bl	8017124 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8013d88:	e0ff      	b.n	8013f8a <tcp_input+0x722>
 8013d8a:	bf00      	nop
 8013d8c:	20008730 	.word	0x20008730
 8013d90:	2000c0bc 	.word	0x2000c0bc
 8013d94:	0801ec50 	.word	0x0801ec50
 8013d98:	0801ed7c 	.word	0x0801ed7c
 8013d9c:	0801ec9c 	.word	0x0801ec9c
 8013da0:	2000f7f0 	.word	0x2000f7f0
 8013da4:	0801eda8 	.word	0x0801eda8
 8013da8:	2000f800 	.word	0x2000f800
 8013dac:	0801edd4 	.word	0x0801edd4
 8013db0:	2000f7f8 	.word	0x2000f7f8
 8013db4:	20008720 	.word	0x20008720
 8013db8:	20008750 	.word	0x20008750
 8013dbc:	2000874d 	.word	0x2000874d
 8013dc0:	20008748 	.word	0x20008748
 8013dc4:	2000874c 	.word	0x2000874c
 8013dc8:	2000874a 	.word	0x2000874a
      }
    }
    tcp_input_pcb = pcb;
 8013dcc:	4a9b      	ldr	r2, [pc, #620]	; (801403c <tcp_input+0x7d4>)
 8013dce:	69fb      	ldr	r3, [r7, #28]
 8013dd0:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 8013dd2:	69f8      	ldr	r0, [r7, #28]
 8013dd4:	f000 fb0a 	bl	80143ec <tcp_process>
 8013dd8:	4603      	mov	r3, r0
 8013dda:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8013ddc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013de0:	f113 0f0d 	cmn.w	r3, #13
 8013de4:	f000 80d3 	beq.w	8013f8e <tcp_input+0x726>
      if (recv_flags & TF_RESET) {
 8013de8:	4b95      	ldr	r3, [pc, #596]	; (8014040 <tcp_input+0x7d8>)
 8013dea:	781b      	ldrb	r3, [r3, #0]
 8013dec:	f003 0308 	and.w	r3, r3, #8
 8013df0:	2b00      	cmp	r3, #0
 8013df2:	d015      	beq.n	8013e20 <tcp_input+0x5b8>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8013df4:	69fb      	ldr	r3, [r7, #28]
 8013df6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013dfa:	2b00      	cmp	r3, #0
 8013dfc:	d008      	beq.n	8013e10 <tcp_input+0x5a8>
 8013dfe:	69fb      	ldr	r3, [r7, #28]
 8013e00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013e04:	69fa      	ldr	r2, [r7, #28]
 8013e06:	6912      	ldr	r2, [r2, #16]
 8013e08:	f06f 010d 	mvn.w	r1, #13
 8013e0c:	4610      	mov	r0, r2
 8013e0e:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8013e10:	69f9      	ldr	r1, [r7, #28]
 8013e12:	488c      	ldr	r0, [pc, #560]	; (8014044 <tcp_input+0x7dc>)
 8013e14:	f7ff fbb0 	bl	8013578 <tcp_pcb_remove>
        tcp_free(pcb);
 8013e18:	69f8      	ldr	r0, [r7, #28]
 8013e1a:	f7fe f9a9 	bl	8012170 <tcp_free>
 8013e1e:	e0c1      	b.n	8013fa4 <tcp_input+0x73c>
      } else {
        err = ERR_OK;
 8013e20:	2300      	movs	r3, #0
 8013e22:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8013e24:	4b88      	ldr	r3, [pc, #544]	; (8014048 <tcp_input+0x7e0>)
 8013e26:	881b      	ldrh	r3, [r3, #0]
 8013e28:	2b00      	cmp	r3, #0
 8013e2a:	d01d      	beq.n	8013e68 <tcp_input+0x600>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8013e2c:	4b86      	ldr	r3, [pc, #536]	; (8014048 <tcp_input+0x7e0>)
 8013e2e:	881b      	ldrh	r3, [r3, #0]
 8013e30:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8013e32:	69fb      	ldr	r3, [r7, #28]
 8013e34:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8013e38:	2b00      	cmp	r3, #0
 8013e3a:	d00a      	beq.n	8013e52 <tcp_input+0x5ea>
 8013e3c:	69fb      	ldr	r3, [r7, #28]
 8013e3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8013e42:	69fa      	ldr	r2, [r7, #28]
 8013e44:	6910      	ldr	r0, [r2, #16]
 8013e46:	89fa      	ldrh	r2, [r7, #14]
 8013e48:	69f9      	ldr	r1, [r7, #28]
 8013e4a:	4798      	blx	r3
 8013e4c:	4603      	mov	r3, r0
 8013e4e:	74fb      	strb	r3, [r7, #19]
 8013e50:	e001      	b.n	8013e56 <tcp_input+0x5ee>
 8013e52:	2300      	movs	r3, #0
 8013e54:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8013e56:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013e5a:	f113 0f0d 	cmn.w	r3, #13
 8013e5e:	f000 8098 	beq.w	8013f92 <tcp_input+0x72a>
              goto aborted;
            }
          }
          recv_acked = 0;
 8013e62:	4b79      	ldr	r3, [pc, #484]	; (8014048 <tcp_input+0x7e0>)
 8013e64:	2200      	movs	r2, #0
 8013e66:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8013e68:	69f8      	ldr	r0, [r7, #28]
 8013e6a:	f000 f905 	bl	8014078 <tcp_input_delayed_close>
 8013e6e:	4603      	mov	r3, r0
 8013e70:	2b00      	cmp	r3, #0
 8013e72:	f040 8090 	bne.w	8013f96 <tcp_input+0x72e>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8013e76:	4b75      	ldr	r3, [pc, #468]	; (801404c <tcp_input+0x7e4>)
 8013e78:	681b      	ldr	r3, [r3, #0]
 8013e7a:	2b00      	cmp	r3, #0
 8013e7c:	d041      	beq.n	8013f02 <tcp_input+0x69a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8013e7e:	69fb      	ldr	r3, [r7, #28]
 8013e80:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013e82:	2b00      	cmp	r3, #0
 8013e84:	d006      	beq.n	8013e94 <tcp_input+0x62c>
 8013e86:	4b72      	ldr	r3, [pc, #456]	; (8014050 <tcp_input+0x7e8>)
 8013e88:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8013e8c:	4971      	ldr	r1, [pc, #452]	; (8014054 <tcp_input+0x7ec>)
 8013e8e:	4872      	ldr	r0, [pc, #456]	; (8014058 <tcp_input+0x7f0>)
 8013e90:	f008 fbe2 	bl	801c658 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8013e94:	69fb      	ldr	r3, [r7, #28]
 8013e96:	8b5b      	ldrh	r3, [r3, #26]
 8013e98:	f003 0310 	and.w	r3, r3, #16
 8013e9c:	2b00      	cmp	r3, #0
 8013e9e:	d008      	beq.n	8013eb2 <tcp_input+0x64a>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8013ea0:	4b6a      	ldr	r3, [pc, #424]	; (801404c <tcp_input+0x7e4>)
 8013ea2:	681b      	ldr	r3, [r3, #0]
 8013ea4:	4618      	mov	r0, r3
 8013ea6:	f7fd fea7 	bl	8011bf8 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8013eaa:	69f8      	ldr	r0, [r7, #28]
 8013eac:	f7fe fc40 	bl	8012730 <tcp_abort>
            goto aborted;
 8013eb0:	e078      	b.n	8013fa4 <tcp_input+0x73c>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8013eb2:	69fb      	ldr	r3, [r7, #28]
 8013eb4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8013eb8:	2b00      	cmp	r3, #0
 8013eba:	d00c      	beq.n	8013ed6 <tcp_input+0x66e>
 8013ebc:	69fb      	ldr	r3, [r7, #28]
 8013ebe:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8013ec2:	69fb      	ldr	r3, [r7, #28]
 8013ec4:	6918      	ldr	r0, [r3, #16]
 8013ec6:	4b61      	ldr	r3, [pc, #388]	; (801404c <tcp_input+0x7e4>)
 8013ec8:	681a      	ldr	r2, [r3, #0]
 8013eca:	2300      	movs	r3, #0
 8013ecc:	69f9      	ldr	r1, [r7, #28]
 8013ece:	47a0      	blx	r4
 8013ed0:	4603      	mov	r3, r0
 8013ed2:	74fb      	strb	r3, [r7, #19]
 8013ed4:	e008      	b.n	8013ee8 <tcp_input+0x680>
 8013ed6:	4b5d      	ldr	r3, [pc, #372]	; (801404c <tcp_input+0x7e4>)
 8013ed8:	681a      	ldr	r2, [r3, #0]
 8013eda:	2300      	movs	r3, #0
 8013edc:	69f9      	ldr	r1, [r7, #28]
 8013ede:	2000      	movs	r0, #0
 8013ee0:	f7ff f952 	bl	8013188 <tcp_recv_null>
 8013ee4:	4603      	mov	r3, r0
 8013ee6:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8013ee8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013eec:	f113 0f0d 	cmn.w	r3, #13
 8013ef0:	d053      	beq.n	8013f9a <tcp_input+0x732>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8013ef2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013ef6:	2b00      	cmp	r3, #0
 8013ef8:	d003      	beq.n	8013f02 <tcp_input+0x69a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8013efa:	4b54      	ldr	r3, [pc, #336]	; (801404c <tcp_input+0x7e4>)
 8013efc:	681a      	ldr	r2, [r3, #0]
 8013efe:	69fb      	ldr	r3, [r7, #28]
 8013f00:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8013f02:	4b4f      	ldr	r3, [pc, #316]	; (8014040 <tcp_input+0x7d8>)
 8013f04:	781b      	ldrb	r3, [r3, #0]
 8013f06:	f003 0320 	and.w	r3, r3, #32
 8013f0a:	2b00      	cmp	r3, #0
 8013f0c:	d030      	beq.n	8013f70 <tcp_input+0x708>
          if (pcb->refused_data != NULL) {
 8013f0e:	69fb      	ldr	r3, [r7, #28]
 8013f10:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013f12:	2b00      	cmp	r3, #0
 8013f14:	d009      	beq.n	8013f2a <tcp_input+0x6c2>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8013f16:	69fb      	ldr	r3, [r7, #28]
 8013f18:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013f1a:	7b5a      	ldrb	r2, [r3, #13]
 8013f1c:	69fb      	ldr	r3, [r7, #28]
 8013f1e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013f20:	f042 0220 	orr.w	r2, r2, #32
 8013f24:	b2d2      	uxtb	r2, r2
 8013f26:	735a      	strb	r2, [r3, #13]
 8013f28:	e022      	b.n	8013f70 <tcp_input+0x708>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8013f2a:	69fb      	ldr	r3, [r7, #28]
 8013f2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8013f2e:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8013f32:	d005      	beq.n	8013f40 <tcp_input+0x6d8>
              pcb->rcv_wnd++;
 8013f34:	69fb      	ldr	r3, [r7, #28]
 8013f36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8013f38:	3301      	adds	r3, #1
 8013f3a:	b29a      	uxth	r2, r3
 8013f3c:	69fb      	ldr	r3, [r7, #28]
 8013f3e:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8013f40:	69fb      	ldr	r3, [r7, #28]
 8013f42:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8013f46:	2b00      	cmp	r3, #0
 8013f48:	d00b      	beq.n	8013f62 <tcp_input+0x6fa>
 8013f4a:	69fb      	ldr	r3, [r7, #28]
 8013f4c:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8013f50:	69fb      	ldr	r3, [r7, #28]
 8013f52:	6918      	ldr	r0, [r3, #16]
 8013f54:	2300      	movs	r3, #0
 8013f56:	2200      	movs	r2, #0
 8013f58:	69f9      	ldr	r1, [r7, #28]
 8013f5a:	47a0      	blx	r4
 8013f5c:	4603      	mov	r3, r0
 8013f5e:	74fb      	strb	r3, [r7, #19]
 8013f60:	e001      	b.n	8013f66 <tcp_input+0x6fe>
 8013f62:	2300      	movs	r3, #0
 8013f64:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8013f66:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013f6a:	f113 0f0d 	cmn.w	r3, #13
 8013f6e:	d016      	beq.n	8013f9e <tcp_input+0x736>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8013f70:	4b32      	ldr	r3, [pc, #200]	; (801403c <tcp_input+0x7d4>)
 8013f72:	2200      	movs	r2, #0
 8013f74:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8013f76:	69f8      	ldr	r0, [r7, #28]
 8013f78:	f000 f87e 	bl	8014078 <tcp_input_delayed_close>
 8013f7c:	4603      	mov	r3, r0
 8013f7e:	2b00      	cmp	r3, #0
 8013f80:	d10f      	bne.n	8013fa2 <tcp_input+0x73a>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8013f82:	69f8      	ldr	r0, [r7, #28]
 8013f84:	f002 fab6 	bl	80164f4 <tcp_output>
 8013f88:	e00c      	b.n	8013fa4 <tcp_input+0x73c>
        goto aborted;
 8013f8a:	bf00      	nop
 8013f8c:	e00a      	b.n	8013fa4 <tcp_input+0x73c>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8013f8e:	bf00      	nop
 8013f90:	e008      	b.n	8013fa4 <tcp_input+0x73c>
              goto aborted;
 8013f92:	bf00      	nop
 8013f94:	e006      	b.n	8013fa4 <tcp_input+0x73c>
          goto aborted;
 8013f96:	bf00      	nop
 8013f98:	e004      	b.n	8013fa4 <tcp_input+0x73c>
            goto aborted;
 8013f9a:	bf00      	nop
 8013f9c:	e002      	b.n	8013fa4 <tcp_input+0x73c>
              goto aborted;
 8013f9e:	bf00      	nop
 8013fa0:	e000      	b.n	8013fa4 <tcp_input+0x73c>
          goto aborted;
 8013fa2:	bf00      	nop
    tcp_input_pcb = NULL;
 8013fa4:	4b25      	ldr	r3, [pc, #148]	; (801403c <tcp_input+0x7d4>)
 8013fa6:	2200      	movs	r2, #0
 8013fa8:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8013faa:	4b28      	ldr	r3, [pc, #160]	; (801404c <tcp_input+0x7e4>)
 8013fac:	2200      	movs	r2, #0
 8013fae:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 8013fb0:	4b2a      	ldr	r3, [pc, #168]	; (801405c <tcp_input+0x7f4>)
 8013fb2:	685b      	ldr	r3, [r3, #4]
 8013fb4:	2b00      	cmp	r3, #0
 8013fb6:	d03d      	beq.n	8014034 <tcp_input+0x7cc>
      pbuf_free(inseg.p);
 8013fb8:	4b28      	ldr	r3, [pc, #160]	; (801405c <tcp_input+0x7f4>)
 8013fba:	685b      	ldr	r3, [r3, #4]
 8013fbc:	4618      	mov	r0, r3
 8013fbe:	f7fd fe1b 	bl	8011bf8 <pbuf_free>
      inseg.p = NULL;
 8013fc2:	4b26      	ldr	r3, [pc, #152]	; (801405c <tcp_input+0x7f4>)
 8013fc4:	2200      	movs	r2, #0
 8013fc6:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8013fc8:	e034      	b.n	8014034 <tcp_input+0x7cc>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8013fca:	4b25      	ldr	r3, [pc, #148]	; (8014060 <tcp_input+0x7f8>)
 8013fcc:	681b      	ldr	r3, [r3, #0]
 8013fce:	899b      	ldrh	r3, [r3, #12]
 8013fd0:	b29b      	uxth	r3, r3
 8013fd2:	4618      	mov	r0, r3
 8013fd4:	f7fc fa5c 	bl	8010490 <lwip_htons>
 8013fd8:	4603      	mov	r3, r0
 8013fda:	b2db      	uxtb	r3, r3
 8013fdc:	f003 0304 	and.w	r3, r3, #4
 8013fe0:	2b00      	cmp	r3, #0
 8013fe2:	d118      	bne.n	8014016 <tcp_input+0x7ae>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013fe4:	4b1f      	ldr	r3, [pc, #124]	; (8014064 <tcp_input+0x7fc>)
 8013fe6:	6819      	ldr	r1, [r3, #0]
 8013fe8:	4b1f      	ldr	r3, [pc, #124]	; (8014068 <tcp_input+0x800>)
 8013fea:	881b      	ldrh	r3, [r3, #0]
 8013fec:	461a      	mov	r2, r3
 8013fee:	4b1f      	ldr	r3, [pc, #124]	; (801406c <tcp_input+0x804>)
 8013ff0:	681b      	ldr	r3, [r3, #0]
 8013ff2:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013ff4:	4b1a      	ldr	r3, [pc, #104]	; (8014060 <tcp_input+0x7f8>)
 8013ff6:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013ff8:	885b      	ldrh	r3, [r3, #2]
 8013ffa:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013ffc:	4a18      	ldr	r2, [pc, #96]	; (8014060 <tcp_input+0x7f8>)
 8013ffe:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014000:	8812      	ldrh	r2, [r2, #0]
 8014002:	b292      	uxth	r2, r2
 8014004:	9202      	str	r2, [sp, #8]
 8014006:	9301      	str	r3, [sp, #4]
 8014008:	4b19      	ldr	r3, [pc, #100]	; (8014070 <tcp_input+0x808>)
 801400a:	9300      	str	r3, [sp, #0]
 801400c:	4b19      	ldr	r3, [pc, #100]	; (8014074 <tcp_input+0x80c>)
 801400e:	4602      	mov	r2, r0
 8014010:	2000      	movs	r0, #0
 8014012:	f003 f835 	bl	8017080 <tcp_rst>
    pbuf_free(p);
 8014016:	6878      	ldr	r0, [r7, #4]
 8014018:	f7fd fdee 	bl	8011bf8 <pbuf_free>
  return;
 801401c:	e00a      	b.n	8014034 <tcp_input+0x7cc>
    goto dropped;
 801401e:	bf00      	nop
 8014020:	e004      	b.n	801402c <tcp_input+0x7c4>
dropped:
 8014022:	bf00      	nop
 8014024:	e002      	b.n	801402c <tcp_input+0x7c4>
      goto dropped;
 8014026:	bf00      	nop
 8014028:	e000      	b.n	801402c <tcp_input+0x7c4>
      goto dropped;
 801402a:	bf00      	nop
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 801402c:	6878      	ldr	r0, [r7, #4]
 801402e:	f7fd fde3 	bl	8011bf8 <pbuf_free>
 8014032:	e000      	b.n	8014036 <tcp_input+0x7ce>
  return;
 8014034:	bf00      	nop
}
 8014036:	3724      	adds	r7, #36	; 0x24
 8014038:	46bd      	mov	sp, r7
 801403a:	bd90      	pop	{r4, r7, pc}
 801403c:	2000f804 	.word	0x2000f804
 8014040:	2000874d 	.word	0x2000874d
 8014044:	2000f7f0 	.word	0x2000f7f0
 8014048:	20008748 	.word	0x20008748
 801404c:	20008750 	.word	0x20008750
 8014050:	0801ec50 	.word	0x0801ec50
 8014054:	0801ee04 	.word	0x0801ee04
 8014058:	0801ec9c 	.word	0x0801ec9c
 801405c:	20008720 	.word	0x20008720
 8014060:	20008730 	.word	0x20008730
 8014064:	20008744 	.word	0x20008744
 8014068:	2000874a 	.word	0x2000874a
 801406c:	20008740 	.word	0x20008740
 8014070:	2000c0cc 	.word	0x2000c0cc
 8014074:	2000c0d0 	.word	0x2000c0d0

08014078 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8014078:	b580      	push	{r7, lr}
 801407a:	b082      	sub	sp, #8
 801407c:	af00      	add	r7, sp, #0
 801407e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8014080:	687b      	ldr	r3, [r7, #4]
 8014082:	2b00      	cmp	r3, #0
 8014084:	d106      	bne.n	8014094 <tcp_input_delayed_close+0x1c>
 8014086:	4b17      	ldr	r3, [pc, #92]	; (80140e4 <tcp_input_delayed_close+0x6c>)
 8014088:	f240 225a 	movw	r2, #602	; 0x25a
 801408c:	4916      	ldr	r1, [pc, #88]	; (80140e8 <tcp_input_delayed_close+0x70>)
 801408e:	4817      	ldr	r0, [pc, #92]	; (80140ec <tcp_input_delayed_close+0x74>)
 8014090:	f008 fae2 	bl	801c658 <iprintf>

  if (recv_flags & TF_CLOSED) {
 8014094:	4b16      	ldr	r3, [pc, #88]	; (80140f0 <tcp_input_delayed_close+0x78>)
 8014096:	781b      	ldrb	r3, [r3, #0]
 8014098:	f003 0310 	and.w	r3, r3, #16
 801409c:	2b00      	cmp	r3, #0
 801409e:	d01c      	beq.n	80140da <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 80140a0:	687b      	ldr	r3, [r7, #4]
 80140a2:	8b5b      	ldrh	r3, [r3, #26]
 80140a4:	f003 0310 	and.w	r3, r3, #16
 80140a8:	2b00      	cmp	r3, #0
 80140aa:	d10d      	bne.n	80140c8 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 80140ac:	687b      	ldr	r3, [r7, #4]
 80140ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80140b2:	2b00      	cmp	r3, #0
 80140b4:	d008      	beq.n	80140c8 <tcp_input_delayed_close+0x50>
 80140b6:	687b      	ldr	r3, [r7, #4]
 80140b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80140bc:	687a      	ldr	r2, [r7, #4]
 80140be:	6912      	ldr	r2, [r2, #16]
 80140c0:	f06f 010e 	mvn.w	r1, #14
 80140c4:	4610      	mov	r0, r2
 80140c6:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 80140c8:	6879      	ldr	r1, [r7, #4]
 80140ca:	480a      	ldr	r0, [pc, #40]	; (80140f4 <tcp_input_delayed_close+0x7c>)
 80140cc:	f7ff fa54 	bl	8013578 <tcp_pcb_remove>
    tcp_free(pcb);
 80140d0:	6878      	ldr	r0, [r7, #4]
 80140d2:	f7fe f84d 	bl	8012170 <tcp_free>
    return 1;
 80140d6:	2301      	movs	r3, #1
 80140d8:	e000      	b.n	80140dc <tcp_input_delayed_close+0x64>
  }
  return 0;
 80140da:	2300      	movs	r3, #0
}
 80140dc:	4618      	mov	r0, r3
 80140de:	3708      	adds	r7, #8
 80140e0:	46bd      	mov	sp, r7
 80140e2:	bd80      	pop	{r7, pc}
 80140e4:	0801ec50 	.word	0x0801ec50
 80140e8:	0801ee20 	.word	0x0801ee20
 80140ec:	0801ec9c 	.word	0x0801ec9c
 80140f0:	2000874d 	.word	0x2000874d
 80140f4:	2000f7f0 	.word	0x2000f7f0

080140f8 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 80140f8:	b590      	push	{r4, r7, lr}
 80140fa:	b08b      	sub	sp, #44	; 0x2c
 80140fc:	af04      	add	r7, sp, #16
 80140fe:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8014100:	4b6f      	ldr	r3, [pc, #444]	; (80142c0 <tcp_listen_input+0x1c8>)
 8014102:	781b      	ldrb	r3, [r3, #0]
 8014104:	f003 0304 	and.w	r3, r3, #4
 8014108:	2b00      	cmp	r3, #0
 801410a:	f040 80d3 	bne.w	80142b4 <tcp_listen_input+0x1bc>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 801410e:	687b      	ldr	r3, [r7, #4]
 8014110:	2b00      	cmp	r3, #0
 8014112:	d106      	bne.n	8014122 <tcp_listen_input+0x2a>
 8014114:	4b6b      	ldr	r3, [pc, #428]	; (80142c4 <tcp_listen_input+0x1cc>)
 8014116:	f240 2281 	movw	r2, #641	; 0x281
 801411a:	496b      	ldr	r1, [pc, #428]	; (80142c8 <tcp_listen_input+0x1d0>)
 801411c:	486b      	ldr	r0, [pc, #428]	; (80142cc <tcp_listen_input+0x1d4>)
 801411e:	f008 fa9b 	bl	801c658 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8014122:	4b67      	ldr	r3, [pc, #412]	; (80142c0 <tcp_listen_input+0x1c8>)
 8014124:	781b      	ldrb	r3, [r3, #0]
 8014126:	f003 0310 	and.w	r3, r3, #16
 801412a:	2b00      	cmp	r3, #0
 801412c:	d019      	beq.n	8014162 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801412e:	4b68      	ldr	r3, [pc, #416]	; (80142d0 <tcp_listen_input+0x1d8>)
 8014130:	6819      	ldr	r1, [r3, #0]
 8014132:	4b68      	ldr	r3, [pc, #416]	; (80142d4 <tcp_listen_input+0x1dc>)
 8014134:	881b      	ldrh	r3, [r3, #0]
 8014136:	461a      	mov	r2, r3
 8014138:	4b67      	ldr	r3, [pc, #412]	; (80142d8 <tcp_listen_input+0x1e0>)
 801413a:	681b      	ldr	r3, [r3, #0]
 801413c:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801413e:	4b67      	ldr	r3, [pc, #412]	; (80142dc <tcp_listen_input+0x1e4>)
 8014140:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014142:	885b      	ldrh	r3, [r3, #2]
 8014144:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014146:	4a65      	ldr	r2, [pc, #404]	; (80142dc <tcp_listen_input+0x1e4>)
 8014148:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801414a:	8812      	ldrh	r2, [r2, #0]
 801414c:	b292      	uxth	r2, r2
 801414e:	9202      	str	r2, [sp, #8]
 8014150:	9301      	str	r3, [sp, #4]
 8014152:	4b63      	ldr	r3, [pc, #396]	; (80142e0 <tcp_listen_input+0x1e8>)
 8014154:	9300      	str	r3, [sp, #0]
 8014156:	4b63      	ldr	r3, [pc, #396]	; (80142e4 <tcp_listen_input+0x1ec>)
 8014158:	4602      	mov	r2, r0
 801415a:	6878      	ldr	r0, [r7, #4]
 801415c:	f002 ff90 	bl	8017080 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8014160:	e0aa      	b.n	80142b8 <tcp_listen_input+0x1c0>
  } else if (flags & TCP_SYN) {
 8014162:	4b57      	ldr	r3, [pc, #348]	; (80142c0 <tcp_listen_input+0x1c8>)
 8014164:	781b      	ldrb	r3, [r3, #0]
 8014166:	f003 0302 	and.w	r3, r3, #2
 801416a:	2b00      	cmp	r3, #0
 801416c:	f000 80a4 	beq.w	80142b8 <tcp_listen_input+0x1c0>
    npcb = tcp_alloc(pcb->prio);
 8014170:	687b      	ldr	r3, [r7, #4]
 8014172:	7d5b      	ldrb	r3, [r3, #21]
 8014174:	4618      	mov	r0, r3
 8014176:	f7ff f92b 	bl	80133d0 <tcp_alloc>
 801417a:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 801417c:	697b      	ldr	r3, [r7, #20]
 801417e:	2b00      	cmp	r3, #0
 8014180:	d111      	bne.n	80141a6 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8014182:	687b      	ldr	r3, [r7, #4]
 8014184:	699b      	ldr	r3, [r3, #24]
 8014186:	2b00      	cmp	r3, #0
 8014188:	d00a      	beq.n	80141a0 <tcp_listen_input+0xa8>
 801418a:	687b      	ldr	r3, [r7, #4]
 801418c:	699b      	ldr	r3, [r3, #24]
 801418e:	687a      	ldr	r2, [r7, #4]
 8014190:	6910      	ldr	r0, [r2, #16]
 8014192:	f04f 32ff 	mov.w	r2, #4294967295
 8014196:	2100      	movs	r1, #0
 8014198:	4798      	blx	r3
 801419a:	4603      	mov	r3, r0
 801419c:	73bb      	strb	r3, [r7, #14]
      return;
 801419e:	e08c      	b.n	80142ba <tcp_listen_input+0x1c2>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 80141a0:	23f0      	movs	r3, #240	; 0xf0
 80141a2:	73bb      	strb	r3, [r7, #14]
      return;
 80141a4:	e089      	b.n	80142ba <tcp_listen_input+0x1c2>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 80141a6:	4b50      	ldr	r3, [pc, #320]	; (80142e8 <tcp_listen_input+0x1f0>)
 80141a8:	695a      	ldr	r2, [r3, #20]
 80141aa:	697b      	ldr	r3, [r7, #20]
 80141ac:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 80141ae:	4b4e      	ldr	r3, [pc, #312]	; (80142e8 <tcp_listen_input+0x1f0>)
 80141b0:	691a      	ldr	r2, [r3, #16]
 80141b2:	697b      	ldr	r3, [r7, #20]
 80141b4:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 80141b6:	687b      	ldr	r3, [r7, #4]
 80141b8:	8ada      	ldrh	r2, [r3, #22]
 80141ba:	697b      	ldr	r3, [r7, #20]
 80141bc:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 80141be:	4b47      	ldr	r3, [pc, #284]	; (80142dc <tcp_listen_input+0x1e4>)
 80141c0:	681b      	ldr	r3, [r3, #0]
 80141c2:	881b      	ldrh	r3, [r3, #0]
 80141c4:	b29a      	uxth	r2, r3
 80141c6:	697b      	ldr	r3, [r7, #20]
 80141c8:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 80141ca:	697b      	ldr	r3, [r7, #20]
 80141cc:	2203      	movs	r2, #3
 80141ce:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 80141d0:	4b41      	ldr	r3, [pc, #260]	; (80142d8 <tcp_listen_input+0x1e0>)
 80141d2:	681b      	ldr	r3, [r3, #0]
 80141d4:	1c5a      	adds	r2, r3, #1
 80141d6:	697b      	ldr	r3, [r7, #20]
 80141d8:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 80141da:	697b      	ldr	r3, [r7, #20]
 80141dc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80141de:	697b      	ldr	r3, [r7, #20]
 80141e0:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 80141e2:	6978      	ldr	r0, [r7, #20]
 80141e4:	f7ff fa5c 	bl	80136a0 <tcp_next_iss>
 80141e8:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 80141ea:	697b      	ldr	r3, [r7, #20]
 80141ec:	693a      	ldr	r2, [r7, #16]
 80141ee:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 80141f0:	697b      	ldr	r3, [r7, #20]
 80141f2:	693a      	ldr	r2, [r7, #16]
 80141f4:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 80141f6:	697b      	ldr	r3, [r7, #20]
 80141f8:	693a      	ldr	r2, [r7, #16]
 80141fa:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 80141fc:	697b      	ldr	r3, [r7, #20]
 80141fe:	693a      	ldr	r2, [r7, #16]
 8014200:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8014202:	4b35      	ldr	r3, [pc, #212]	; (80142d8 <tcp_listen_input+0x1e0>)
 8014204:	681b      	ldr	r3, [r3, #0]
 8014206:	1e5a      	subs	r2, r3, #1
 8014208:	697b      	ldr	r3, [r7, #20]
 801420a:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 801420c:	687b      	ldr	r3, [r7, #4]
 801420e:	691a      	ldr	r2, [r3, #16]
 8014210:	697b      	ldr	r3, [r7, #20]
 8014212:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8014214:	697b      	ldr	r3, [r7, #20]
 8014216:	687a      	ldr	r2, [r7, #4]
 8014218:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 801421a:	687b      	ldr	r3, [r7, #4]
 801421c:	7a5b      	ldrb	r3, [r3, #9]
 801421e:	f003 030c 	and.w	r3, r3, #12
 8014222:	b2da      	uxtb	r2, r3
 8014224:	697b      	ldr	r3, [r7, #20]
 8014226:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8014228:	687b      	ldr	r3, [r7, #4]
 801422a:	7a1a      	ldrb	r2, [r3, #8]
 801422c:	697b      	ldr	r3, [r7, #20]
 801422e:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8014230:	4b2e      	ldr	r3, [pc, #184]	; (80142ec <tcp_listen_input+0x1f4>)
 8014232:	681a      	ldr	r2, [r3, #0]
 8014234:	697b      	ldr	r3, [r7, #20]
 8014236:	60da      	str	r2, [r3, #12]
 8014238:	4a2c      	ldr	r2, [pc, #176]	; (80142ec <tcp_listen_input+0x1f4>)
 801423a:	697b      	ldr	r3, [r7, #20]
 801423c:	6013      	str	r3, [r2, #0]
 801423e:	f003 f8e1 	bl	8017404 <tcp_timer_needed>
 8014242:	4b2b      	ldr	r3, [pc, #172]	; (80142f0 <tcp_listen_input+0x1f8>)
 8014244:	2201      	movs	r2, #1
 8014246:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8014248:	6978      	ldr	r0, [r7, #20]
 801424a:	f001 fd8f 	bl	8015d6c <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 801424e:	4b23      	ldr	r3, [pc, #140]	; (80142dc <tcp_listen_input+0x1e4>)
 8014250:	681b      	ldr	r3, [r3, #0]
 8014252:	89db      	ldrh	r3, [r3, #14]
 8014254:	b29a      	uxth	r2, r3
 8014256:	697b      	ldr	r3, [r7, #20]
 8014258:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 801425c:	697b      	ldr	r3, [r7, #20]
 801425e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8014262:	697b      	ldr	r3, [r7, #20]
 8014264:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8014268:	697b      	ldr	r3, [r7, #20]
 801426a:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 801426c:	697b      	ldr	r3, [r7, #20]
 801426e:	3304      	adds	r3, #4
 8014270:	4618      	mov	r0, r3
 8014272:	f006 fe7d 	bl	801af70 <ip4_route>
 8014276:	4601      	mov	r1, r0
 8014278:	697b      	ldr	r3, [r7, #20]
 801427a:	3304      	adds	r3, #4
 801427c:	461a      	mov	r2, r3
 801427e:	4620      	mov	r0, r4
 8014280:	f7ff fa34 	bl	80136ec <tcp_eff_send_mss_netif>
 8014284:	4603      	mov	r3, r0
 8014286:	461a      	mov	r2, r3
 8014288:	697b      	ldr	r3, [r7, #20]
 801428a:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 801428c:	2112      	movs	r1, #18
 801428e:	6978      	ldr	r0, [r7, #20]
 8014290:	f002 f842 	bl	8016318 <tcp_enqueue_flags>
 8014294:	4603      	mov	r3, r0
 8014296:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8014298:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801429c:	2b00      	cmp	r3, #0
 801429e:	d004      	beq.n	80142aa <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 80142a0:	2100      	movs	r1, #0
 80142a2:	6978      	ldr	r0, [r7, #20]
 80142a4:	f7fe f986 	bl	80125b4 <tcp_abandon>
      return;
 80142a8:	e007      	b.n	80142ba <tcp_listen_input+0x1c2>
    tcp_output(npcb);
 80142aa:	6978      	ldr	r0, [r7, #20]
 80142ac:	f002 f922 	bl	80164f4 <tcp_output>
  return;
 80142b0:	bf00      	nop
 80142b2:	e001      	b.n	80142b8 <tcp_listen_input+0x1c0>
    return;
 80142b4:	bf00      	nop
 80142b6:	e000      	b.n	80142ba <tcp_listen_input+0x1c2>
  return;
 80142b8:	bf00      	nop
}
 80142ba:	371c      	adds	r7, #28
 80142bc:	46bd      	mov	sp, r7
 80142be:	bd90      	pop	{r4, r7, pc}
 80142c0:	2000874c 	.word	0x2000874c
 80142c4:	0801ec50 	.word	0x0801ec50
 80142c8:	0801ee48 	.word	0x0801ee48
 80142cc:	0801ec9c 	.word	0x0801ec9c
 80142d0:	20008744 	.word	0x20008744
 80142d4:	2000874a 	.word	0x2000874a
 80142d8:	20008740 	.word	0x20008740
 80142dc:	20008730 	.word	0x20008730
 80142e0:	2000c0cc 	.word	0x2000c0cc
 80142e4:	2000c0d0 	.word	0x2000c0d0
 80142e8:	2000c0bc 	.word	0x2000c0bc
 80142ec:	2000f7f0 	.word	0x2000f7f0
 80142f0:	2000f7ec 	.word	0x2000f7ec

080142f4 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 80142f4:	b580      	push	{r7, lr}
 80142f6:	b086      	sub	sp, #24
 80142f8:	af04      	add	r7, sp, #16
 80142fa:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 80142fc:	4b30      	ldr	r3, [pc, #192]	; (80143c0 <tcp_timewait_input+0xcc>)
 80142fe:	781b      	ldrb	r3, [r3, #0]
 8014300:	f003 0304 	and.w	r3, r3, #4
 8014304:	2b00      	cmp	r3, #0
 8014306:	d154      	bne.n	80143b2 <tcp_timewait_input+0xbe>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8014308:	687b      	ldr	r3, [r7, #4]
 801430a:	2b00      	cmp	r3, #0
 801430c:	d106      	bne.n	801431c <tcp_timewait_input+0x28>
 801430e:	4b2d      	ldr	r3, [pc, #180]	; (80143c4 <tcp_timewait_input+0xd0>)
 8014310:	f240 22ee 	movw	r2, #750	; 0x2ee
 8014314:	492c      	ldr	r1, [pc, #176]	; (80143c8 <tcp_timewait_input+0xd4>)
 8014316:	482d      	ldr	r0, [pc, #180]	; (80143cc <tcp_timewait_input+0xd8>)
 8014318:	f008 f99e 	bl	801c658 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 801431c:	4b28      	ldr	r3, [pc, #160]	; (80143c0 <tcp_timewait_input+0xcc>)
 801431e:	781b      	ldrb	r3, [r3, #0]
 8014320:	f003 0302 	and.w	r3, r3, #2
 8014324:	2b00      	cmp	r3, #0
 8014326:	d02a      	beq.n	801437e <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8014328:	4b29      	ldr	r3, [pc, #164]	; (80143d0 <tcp_timewait_input+0xdc>)
 801432a:	681a      	ldr	r2, [r3, #0]
 801432c:	687b      	ldr	r3, [r7, #4]
 801432e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014330:	1ad3      	subs	r3, r2, r3
 8014332:	2b00      	cmp	r3, #0
 8014334:	db2d      	blt.n	8014392 <tcp_timewait_input+0x9e>
 8014336:	4b26      	ldr	r3, [pc, #152]	; (80143d0 <tcp_timewait_input+0xdc>)
 8014338:	681a      	ldr	r2, [r3, #0]
 801433a:	687b      	ldr	r3, [r7, #4]
 801433c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801433e:	6879      	ldr	r1, [r7, #4]
 8014340:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8014342:	440b      	add	r3, r1
 8014344:	1ad3      	subs	r3, r2, r3
 8014346:	2b00      	cmp	r3, #0
 8014348:	dc23      	bgt.n	8014392 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801434a:	4b22      	ldr	r3, [pc, #136]	; (80143d4 <tcp_timewait_input+0xe0>)
 801434c:	6819      	ldr	r1, [r3, #0]
 801434e:	4b22      	ldr	r3, [pc, #136]	; (80143d8 <tcp_timewait_input+0xe4>)
 8014350:	881b      	ldrh	r3, [r3, #0]
 8014352:	461a      	mov	r2, r3
 8014354:	4b1e      	ldr	r3, [pc, #120]	; (80143d0 <tcp_timewait_input+0xdc>)
 8014356:	681b      	ldr	r3, [r3, #0]
 8014358:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801435a:	4b20      	ldr	r3, [pc, #128]	; (80143dc <tcp_timewait_input+0xe8>)
 801435c:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801435e:	885b      	ldrh	r3, [r3, #2]
 8014360:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014362:	4a1e      	ldr	r2, [pc, #120]	; (80143dc <tcp_timewait_input+0xe8>)
 8014364:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014366:	8812      	ldrh	r2, [r2, #0]
 8014368:	b292      	uxth	r2, r2
 801436a:	9202      	str	r2, [sp, #8]
 801436c:	9301      	str	r3, [sp, #4]
 801436e:	4b1c      	ldr	r3, [pc, #112]	; (80143e0 <tcp_timewait_input+0xec>)
 8014370:	9300      	str	r3, [sp, #0]
 8014372:	4b1c      	ldr	r3, [pc, #112]	; (80143e4 <tcp_timewait_input+0xf0>)
 8014374:	4602      	mov	r2, r0
 8014376:	6878      	ldr	r0, [r7, #4]
 8014378:	f002 fe82 	bl	8017080 <tcp_rst>
      return;
 801437c:	e01c      	b.n	80143b8 <tcp_timewait_input+0xc4>
    }
  } else if (flags & TCP_FIN) {
 801437e:	4b10      	ldr	r3, [pc, #64]	; (80143c0 <tcp_timewait_input+0xcc>)
 8014380:	781b      	ldrb	r3, [r3, #0]
 8014382:	f003 0301 	and.w	r3, r3, #1
 8014386:	2b00      	cmp	r3, #0
 8014388:	d003      	beq.n	8014392 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 801438a:	4b17      	ldr	r3, [pc, #92]	; (80143e8 <tcp_timewait_input+0xf4>)
 801438c:	681a      	ldr	r2, [r3, #0]
 801438e:	687b      	ldr	r3, [r7, #4]
 8014390:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8014392:	4b11      	ldr	r3, [pc, #68]	; (80143d8 <tcp_timewait_input+0xe4>)
 8014394:	881b      	ldrh	r3, [r3, #0]
 8014396:	2b00      	cmp	r3, #0
 8014398:	d00d      	beq.n	80143b6 <tcp_timewait_input+0xc2>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 801439a:	687b      	ldr	r3, [r7, #4]
 801439c:	8b5b      	ldrh	r3, [r3, #26]
 801439e:	f043 0302 	orr.w	r3, r3, #2
 80143a2:	b29a      	uxth	r2, r3
 80143a4:	687b      	ldr	r3, [r7, #4]
 80143a6:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80143a8:	6878      	ldr	r0, [r7, #4]
 80143aa:	f002 f8a3 	bl	80164f4 <tcp_output>
  }
  return;
 80143ae:	bf00      	nop
 80143b0:	e001      	b.n	80143b6 <tcp_timewait_input+0xc2>
    return;
 80143b2:	bf00      	nop
 80143b4:	e000      	b.n	80143b8 <tcp_timewait_input+0xc4>
  return;
 80143b6:	bf00      	nop
}
 80143b8:	3708      	adds	r7, #8
 80143ba:	46bd      	mov	sp, r7
 80143bc:	bd80      	pop	{r7, pc}
 80143be:	bf00      	nop
 80143c0:	2000874c 	.word	0x2000874c
 80143c4:	0801ec50 	.word	0x0801ec50
 80143c8:	0801ee68 	.word	0x0801ee68
 80143cc:	0801ec9c 	.word	0x0801ec9c
 80143d0:	20008740 	.word	0x20008740
 80143d4:	20008744 	.word	0x20008744
 80143d8:	2000874a 	.word	0x2000874a
 80143dc:	20008730 	.word	0x20008730
 80143e0:	2000c0cc 	.word	0x2000c0cc
 80143e4:	2000c0d0 	.word	0x2000c0d0
 80143e8:	2000f7f4 	.word	0x2000f7f4

080143ec <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 80143ec:	b590      	push	{r4, r7, lr}
 80143ee:	b08d      	sub	sp, #52	; 0x34
 80143f0:	af04      	add	r7, sp, #16
 80143f2:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 80143f4:	2300      	movs	r3, #0
 80143f6:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 80143f8:	2300      	movs	r3, #0
 80143fa:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 80143fc:	687b      	ldr	r3, [r7, #4]
 80143fe:	2b00      	cmp	r3, #0
 8014400:	d106      	bne.n	8014410 <tcp_process+0x24>
 8014402:	4ba5      	ldr	r3, [pc, #660]	; (8014698 <tcp_process+0x2ac>)
 8014404:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8014408:	49a4      	ldr	r1, [pc, #656]	; (801469c <tcp_process+0x2b0>)
 801440a:	48a5      	ldr	r0, [pc, #660]	; (80146a0 <tcp_process+0x2b4>)
 801440c:	f008 f924 	bl	801c658 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8014410:	4ba4      	ldr	r3, [pc, #656]	; (80146a4 <tcp_process+0x2b8>)
 8014412:	781b      	ldrb	r3, [r3, #0]
 8014414:	f003 0304 	and.w	r3, r3, #4
 8014418:	2b00      	cmp	r3, #0
 801441a:	d04e      	beq.n	80144ba <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 801441c:	687b      	ldr	r3, [r7, #4]
 801441e:	7d1b      	ldrb	r3, [r3, #20]
 8014420:	2b02      	cmp	r3, #2
 8014422:	d108      	bne.n	8014436 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8014424:	687b      	ldr	r3, [r7, #4]
 8014426:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8014428:	4b9f      	ldr	r3, [pc, #636]	; (80146a8 <tcp_process+0x2bc>)
 801442a:	681b      	ldr	r3, [r3, #0]
 801442c:	429a      	cmp	r2, r3
 801442e:	d123      	bne.n	8014478 <tcp_process+0x8c>
        acceptable = 1;
 8014430:	2301      	movs	r3, #1
 8014432:	76fb      	strb	r3, [r7, #27]
 8014434:	e020      	b.n	8014478 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8014436:	687b      	ldr	r3, [r7, #4]
 8014438:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801443a:	4b9c      	ldr	r3, [pc, #624]	; (80146ac <tcp_process+0x2c0>)
 801443c:	681b      	ldr	r3, [r3, #0]
 801443e:	429a      	cmp	r2, r3
 8014440:	d102      	bne.n	8014448 <tcp_process+0x5c>
        acceptable = 1;
 8014442:	2301      	movs	r3, #1
 8014444:	76fb      	strb	r3, [r7, #27]
 8014446:	e017      	b.n	8014478 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8014448:	4b98      	ldr	r3, [pc, #608]	; (80146ac <tcp_process+0x2c0>)
 801444a:	681a      	ldr	r2, [r3, #0]
 801444c:	687b      	ldr	r3, [r7, #4]
 801444e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014450:	1ad3      	subs	r3, r2, r3
 8014452:	2b00      	cmp	r3, #0
 8014454:	db10      	blt.n	8014478 <tcp_process+0x8c>
 8014456:	4b95      	ldr	r3, [pc, #596]	; (80146ac <tcp_process+0x2c0>)
 8014458:	681a      	ldr	r2, [r3, #0]
 801445a:	687b      	ldr	r3, [r7, #4]
 801445c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801445e:	6879      	ldr	r1, [r7, #4]
 8014460:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8014462:	440b      	add	r3, r1
 8014464:	1ad3      	subs	r3, r2, r3
 8014466:	2b00      	cmp	r3, #0
 8014468:	dc06      	bgt.n	8014478 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 801446a:	687b      	ldr	r3, [r7, #4]
 801446c:	8b5b      	ldrh	r3, [r3, #26]
 801446e:	f043 0302 	orr.w	r3, r3, #2
 8014472:	b29a      	uxth	r2, r3
 8014474:	687b      	ldr	r3, [r7, #4]
 8014476:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8014478:	7efb      	ldrb	r3, [r7, #27]
 801447a:	2b00      	cmp	r3, #0
 801447c:	d01b      	beq.n	80144b6 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 801447e:	687b      	ldr	r3, [r7, #4]
 8014480:	7d1b      	ldrb	r3, [r3, #20]
 8014482:	2b00      	cmp	r3, #0
 8014484:	d106      	bne.n	8014494 <tcp_process+0xa8>
 8014486:	4b84      	ldr	r3, [pc, #528]	; (8014698 <tcp_process+0x2ac>)
 8014488:	f44f 724e 	mov.w	r2, #824	; 0x338
 801448c:	4988      	ldr	r1, [pc, #544]	; (80146b0 <tcp_process+0x2c4>)
 801448e:	4884      	ldr	r0, [pc, #528]	; (80146a0 <tcp_process+0x2b4>)
 8014490:	f008 f8e2 	bl	801c658 <iprintf>
      recv_flags |= TF_RESET;
 8014494:	4b87      	ldr	r3, [pc, #540]	; (80146b4 <tcp_process+0x2c8>)
 8014496:	781b      	ldrb	r3, [r3, #0]
 8014498:	f043 0308 	orr.w	r3, r3, #8
 801449c:	b2da      	uxtb	r2, r3
 801449e:	4b85      	ldr	r3, [pc, #532]	; (80146b4 <tcp_process+0x2c8>)
 80144a0:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 80144a2:	687b      	ldr	r3, [r7, #4]
 80144a4:	8b5b      	ldrh	r3, [r3, #26]
 80144a6:	f023 0301 	bic.w	r3, r3, #1
 80144aa:	b29a      	uxth	r2, r3
 80144ac:	687b      	ldr	r3, [r7, #4]
 80144ae:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 80144b0:	f06f 030d 	mvn.w	r3, #13
 80144b4:	e37a      	b.n	8014bac <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 80144b6:	2300      	movs	r3, #0
 80144b8:	e378      	b.n	8014bac <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 80144ba:	4b7a      	ldr	r3, [pc, #488]	; (80146a4 <tcp_process+0x2b8>)
 80144bc:	781b      	ldrb	r3, [r3, #0]
 80144be:	f003 0302 	and.w	r3, r3, #2
 80144c2:	2b00      	cmp	r3, #0
 80144c4:	d010      	beq.n	80144e8 <tcp_process+0xfc>
 80144c6:	687b      	ldr	r3, [r7, #4]
 80144c8:	7d1b      	ldrb	r3, [r3, #20]
 80144ca:	2b02      	cmp	r3, #2
 80144cc:	d00c      	beq.n	80144e8 <tcp_process+0xfc>
 80144ce:	687b      	ldr	r3, [r7, #4]
 80144d0:	7d1b      	ldrb	r3, [r3, #20]
 80144d2:	2b03      	cmp	r3, #3
 80144d4:	d008      	beq.n	80144e8 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 80144d6:	687b      	ldr	r3, [r7, #4]
 80144d8:	8b5b      	ldrh	r3, [r3, #26]
 80144da:	f043 0302 	orr.w	r3, r3, #2
 80144de:	b29a      	uxth	r2, r3
 80144e0:	687b      	ldr	r3, [r7, #4]
 80144e2:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 80144e4:	2300      	movs	r3, #0
 80144e6:	e361      	b.n	8014bac <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 80144e8:	687b      	ldr	r3, [r7, #4]
 80144ea:	8b5b      	ldrh	r3, [r3, #26]
 80144ec:	f003 0310 	and.w	r3, r3, #16
 80144f0:	2b00      	cmp	r3, #0
 80144f2:	d103      	bne.n	80144fc <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 80144f4:	4b70      	ldr	r3, [pc, #448]	; (80146b8 <tcp_process+0x2cc>)
 80144f6:	681a      	ldr	r2, [r3, #0]
 80144f8:	687b      	ldr	r3, [r7, #4]
 80144fa:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 80144fc:	687b      	ldr	r3, [r7, #4]
 80144fe:	2200      	movs	r2, #0
 8014500:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 8014504:	687b      	ldr	r3, [r7, #4]
 8014506:	2200      	movs	r2, #0
 8014508:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 801450c:	6878      	ldr	r0, [r7, #4]
 801450e:	f001 fc2d 	bl	8015d6c <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8014512:	687b      	ldr	r3, [r7, #4]
 8014514:	7d1b      	ldrb	r3, [r3, #20]
 8014516:	3b02      	subs	r3, #2
 8014518:	2b07      	cmp	r3, #7
 801451a:	f200 8337 	bhi.w	8014b8c <tcp_process+0x7a0>
 801451e:	a201      	add	r2, pc, #4	; (adr r2, 8014524 <tcp_process+0x138>)
 8014520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014524:	08014545 	.word	0x08014545
 8014528:	08014775 	.word	0x08014775
 801452c:	080148ed 	.word	0x080148ed
 8014530:	08014917 	.word	0x08014917
 8014534:	08014a3b 	.word	0x08014a3b
 8014538:	080148ed 	.word	0x080148ed
 801453c:	08014ac7 	.word	0x08014ac7
 8014540:	08014b57 	.word	0x08014b57
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8014544:	4b57      	ldr	r3, [pc, #348]	; (80146a4 <tcp_process+0x2b8>)
 8014546:	781b      	ldrb	r3, [r3, #0]
 8014548:	f003 0310 	and.w	r3, r3, #16
 801454c:	2b00      	cmp	r3, #0
 801454e:	f000 80e4 	beq.w	801471a <tcp_process+0x32e>
 8014552:	4b54      	ldr	r3, [pc, #336]	; (80146a4 <tcp_process+0x2b8>)
 8014554:	781b      	ldrb	r3, [r3, #0]
 8014556:	f003 0302 	and.w	r3, r3, #2
 801455a:	2b00      	cmp	r3, #0
 801455c:	f000 80dd 	beq.w	801471a <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8014560:	687b      	ldr	r3, [r7, #4]
 8014562:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014564:	1c5a      	adds	r2, r3, #1
 8014566:	4b50      	ldr	r3, [pc, #320]	; (80146a8 <tcp_process+0x2bc>)
 8014568:	681b      	ldr	r3, [r3, #0]
 801456a:	429a      	cmp	r2, r3
 801456c:	f040 80d5 	bne.w	801471a <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8014570:	4b4e      	ldr	r3, [pc, #312]	; (80146ac <tcp_process+0x2c0>)
 8014572:	681b      	ldr	r3, [r3, #0]
 8014574:	1c5a      	adds	r2, r3, #1
 8014576:	687b      	ldr	r3, [r7, #4]
 8014578:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 801457a:	687b      	ldr	r3, [r7, #4]
 801457c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801457e:	687b      	ldr	r3, [r7, #4]
 8014580:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 8014582:	4b49      	ldr	r3, [pc, #292]	; (80146a8 <tcp_process+0x2bc>)
 8014584:	681a      	ldr	r2, [r3, #0]
 8014586:	687b      	ldr	r3, [r7, #4]
 8014588:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 801458a:	4b4c      	ldr	r3, [pc, #304]	; (80146bc <tcp_process+0x2d0>)
 801458c:	681b      	ldr	r3, [r3, #0]
 801458e:	89db      	ldrh	r3, [r3, #14]
 8014590:	b29a      	uxth	r2, r3
 8014592:	687b      	ldr	r3, [r7, #4]
 8014594:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8014598:	687b      	ldr	r3, [r7, #4]
 801459a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801459e:	687b      	ldr	r3, [r7, #4]
 80145a0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 80145a4:	4b41      	ldr	r3, [pc, #260]	; (80146ac <tcp_process+0x2c0>)
 80145a6:	681b      	ldr	r3, [r3, #0]
 80145a8:	1e5a      	subs	r2, r3, #1
 80145aa:	687b      	ldr	r3, [r7, #4]
 80145ac:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 80145ae:	687b      	ldr	r3, [r7, #4]
 80145b0:	2204      	movs	r2, #4
 80145b2:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 80145b4:	687b      	ldr	r3, [r7, #4]
 80145b6:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 80145b8:	687b      	ldr	r3, [r7, #4]
 80145ba:	3304      	adds	r3, #4
 80145bc:	4618      	mov	r0, r3
 80145be:	f006 fcd7 	bl	801af70 <ip4_route>
 80145c2:	4601      	mov	r1, r0
 80145c4:	687b      	ldr	r3, [r7, #4]
 80145c6:	3304      	adds	r3, #4
 80145c8:	461a      	mov	r2, r3
 80145ca:	4620      	mov	r0, r4
 80145cc:	f7ff f88e 	bl	80136ec <tcp_eff_send_mss_netif>
 80145d0:	4603      	mov	r3, r0
 80145d2:	461a      	mov	r2, r3
 80145d4:	687b      	ldr	r3, [r7, #4]
 80145d6:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80145d8:	687b      	ldr	r3, [r7, #4]
 80145da:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80145dc:	009a      	lsls	r2, r3, #2
 80145de:	687b      	ldr	r3, [r7, #4]
 80145e0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80145e2:	005b      	lsls	r3, r3, #1
 80145e4:	f241 111c 	movw	r1, #4380	; 0x111c
 80145e8:	428b      	cmp	r3, r1
 80145ea:	bf38      	it	cc
 80145ec:	460b      	movcc	r3, r1
 80145ee:	429a      	cmp	r2, r3
 80145f0:	d204      	bcs.n	80145fc <tcp_process+0x210>
 80145f2:	687b      	ldr	r3, [r7, #4]
 80145f4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80145f6:	009b      	lsls	r3, r3, #2
 80145f8:	b29b      	uxth	r3, r3
 80145fa:	e00d      	b.n	8014618 <tcp_process+0x22c>
 80145fc:	687b      	ldr	r3, [r7, #4]
 80145fe:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014600:	005b      	lsls	r3, r3, #1
 8014602:	f241 121c 	movw	r2, #4380	; 0x111c
 8014606:	4293      	cmp	r3, r2
 8014608:	d904      	bls.n	8014614 <tcp_process+0x228>
 801460a:	687b      	ldr	r3, [r7, #4]
 801460c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801460e:	005b      	lsls	r3, r3, #1
 8014610:	b29b      	uxth	r3, r3
 8014612:	e001      	b.n	8014618 <tcp_process+0x22c>
 8014614:	f241 131c 	movw	r3, #4380	; 0x111c
 8014618:	687a      	ldr	r2, [r7, #4]
 801461a:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 801461e:	687b      	ldr	r3, [r7, #4]
 8014620:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014624:	2b00      	cmp	r3, #0
 8014626:	d106      	bne.n	8014636 <tcp_process+0x24a>
 8014628:	4b1b      	ldr	r3, [pc, #108]	; (8014698 <tcp_process+0x2ac>)
 801462a:	f44f 725b 	mov.w	r2, #876	; 0x36c
 801462e:	4924      	ldr	r1, [pc, #144]	; (80146c0 <tcp_process+0x2d4>)
 8014630:	481b      	ldr	r0, [pc, #108]	; (80146a0 <tcp_process+0x2b4>)
 8014632:	f008 f811 	bl	801c658 <iprintf>
        --pcb->snd_queuelen;
 8014636:	687b      	ldr	r3, [r7, #4]
 8014638:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801463c:	3b01      	subs	r3, #1
 801463e:	b29a      	uxth	r2, r3
 8014640:	687b      	ldr	r3, [r7, #4]
 8014642:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 8014646:	687b      	ldr	r3, [r7, #4]
 8014648:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801464a:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 801464c:	69fb      	ldr	r3, [r7, #28]
 801464e:	2b00      	cmp	r3, #0
 8014650:	d111      	bne.n	8014676 <tcp_process+0x28a>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8014652:	687b      	ldr	r3, [r7, #4]
 8014654:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014656:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8014658:	69fb      	ldr	r3, [r7, #28]
 801465a:	2b00      	cmp	r3, #0
 801465c:	d106      	bne.n	801466c <tcp_process+0x280>
 801465e:	4b0e      	ldr	r3, [pc, #56]	; (8014698 <tcp_process+0x2ac>)
 8014660:	f44f 725d 	mov.w	r2, #884	; 0x374
 8014664:	4917      	ldr	r1, [pc, #92]	; (80146c4 <tcp_process+0x2d8>)
 8014666:	480e      	ldr	r0, [pc, #56]	; (80146a0 <tcp_process+0x2b4>)
 8014668:	f007 fff6 	bl	801c658 <iprintf>
          pcb->unsent = rseg->next;
 801466c:	69fb      	ldr	r3, [r7, #28]
 801466e:	681a      	ldr	r2, [r3, #0]
 8014670:	687b      	ldr	r3, [r7, #4]
 8014672:	66da      	str	r2, [r3, #108]	; 0x6c
 8014674:	e003      	b.n	801467e <tcp_process+0x292>
        } else {
          pcb->unacked = rseg->next;
 8014676:	69fb      	ldr	r3, [r7, #28]
 8014678:	681a      	ldr	r2, [r3, #0]
 801467a:	687b      	ldr	r3, [r7, #4]
 801467c:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 801467e:	69f8      	ldr	r0, [r7, #28]
 8014680:	f7fe fd3e 	bl	8013100 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8014684:	687b      	ldr	r3, [r7, #4]
 8014686:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014688:	2b00      	cmp	r3, #0
 801468a:	d11d      	bne.n	80146c8 <tcp_process+0x2dc>
          pcb->rtime = -1;
 801468c:	687b      	ldr	r3, [r7, #4]
 801468e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014692:	861a      	strh	r2, [r3, #48]	; 0x30
 8014694:	e01f      	b.n	80146d6 <tcp_process+0x2ea>
 8014696:	bf00      	nop
 8014698:	0801ec50 	.word	0x0801ec50
 801469c:	0801ee88 	.word	0x0801ee88
 80146a0:	0801ec9c 	.word	0x0801ec9c
 80146a4:	2000874c 	.word	0x2000874c
 80146a8:	20008744 	.word	0x20008744
 80146ac:	20008740 	.word	0x20008740
 80146b0:	0801eea4 	.word	0x0801eea4
 80146b4:	2000874d 	.word	0x2000874d
 80146b8:	2000f7f4 	.word	0x2000f7f4
 80146bc:	20008730 	.word	0x20008730
 80146c0:	0801eec4 	.word	0x0801eec4
 80146c4:	0801eedc 	.word	0x0801eedc
        } else {
          pcb->rtime = 0;
 80146c8:	687b      	ldr	r3, [r7, #4]
 80146ca:	2200      	movs	r2, #0
 80146cc:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 80146ce:	687b      	ldr	r3, [r7, #4]
 80146d0:	2200      	movs	r2, #0
 80146d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 80146d6:	687b      	ldr	r3, [r7, #4]
 80146d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80146dc:	2b00      	cmp	r3, #0
 80146de:	d00a      	beq.n	80146f6 <tcp_process+0x30a>
 80146e0:	687b      	ldr	r3, [r7, #4]
 80146e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80146e6:	687a      	ldr	r2, [r7, #4]
 80146e8:	6910      	ldr	r0, [r2, #16]
 80146ea:	2200      	movs	r2, #0
 80146ec:	6879      	ldr	r1, [r7, #4]
 80146ee:	4798      	blx	r3
 80146f0:	4603      	mov	r3, r0
 80146f2:	76bb      	strb	r3, [r7, #26]
 80146f4:	e001      	b.n	80146fa <tcp_process+0x30e>
 80146f6:	2300      	movs	r3, #0
 80146f8:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 80146fa:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80146fe:	f113 0f0d 	cmn.w	r3, #13
 8014702:	d102      	bne.n	801470a <tcp_process+0x31e>
          return ERR_ABRT;
 8014704:	f06f 030c 	mvn.w	r3, #12
 8014708:	e250      	b.n	8014bac <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 801470a:	687b      	ldr	r3, [r7, #4]
 801470c:	8b5b      	ldrh	r3, [r3, #26]
 801470e:	f043 0302 	orr.w	r3, r3, #2
 8014712:	b29a      	uxth	r2, r3
 8014714:	687b      	ldr	r3, [r7, #4]
 8014716:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8014718:	e23a      	b.n	8014b90 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 801471a:	4b9d      	ldr	r3, [pc, #628]	; (8014990 <tcp_process+0x5a4>)
 801471c:	781b      	ldrb	r3, [r3, #0]
 801471e:	f003 0310 	and.w	r3, r3, #16
 8014722:	2b00      	cmp	r3, #0
 8014724:	f000 8234 	beq.w	8014b90 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014728:	4b9a      	ldr	r3, [pc, #616]	; (8014994 <tcp_process+0x5a8>)
 801472a:	6819      	ldr	r1, [r3, #0]
 801472c:	4b9a      	ldr	r3, [pc, #616]	; (8014998 <tcp_process+0x5ac>)
 801472e:	881b      	ldrh	r3, [r3, #0]
 8014730:	461a      	mov	r2, r3
 8014732:	4b9a      	ldr	r3, [pc, #616]	; (801499c <tcp_process+0x5b0>)
 8014734:	681b      	ldr	r3, [r3, #0]
 8014736:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014738:	4b99      	ldr	r3, [pc, #612]	; (80149a0 <tcp_process+0x5b4>)
 801473a:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801473c:	885b      	ldrh	r3, [r3, #2]
 801473e:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014740:	4a97      	ldr	r2, [pc, #604]	; (80149a0 <tcp_process+0x5b4>)
 8014742:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014744:	8812      	ldrh	r2, [r2, #0]
 8014746:	b292      	uxth	r2, r2
 8014748:	9202      	str	r2, [sp, #8]
 801474a:	9301      	str	r3, [sp, #4]
 801474c:	4b95      	ldr	r3, [pc, #596]	; (80149a4 <tcp_process+0x5b8>)
 801474e:	9300      	str	r3, [sp, #0]
 8014750:	4b95      	ldr	r3, [pc, #596]	; (80149a8 <tcp_process+0x5bc>)
 8014752:	4602      	mov	r2, r0
 8014754:	6878      	ldr	r0, [r7, #4]
 8014756:	f002 fc93 	bl	8017080 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 801475a:	687b      	ldr	r3, [r7, #4]
 801475c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8014760:	2b05      	cmp	r3, #5
 8014762:	f200 8215 	bhi.w	8014b90 <tcp_process+0x7a4>
          pcb->rtime = 0;
 8014766:	687b      	ldr	r3, [r7, #4]
 8014768:	2200      	movs	r2, #0
 801476a:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 801476c:	6878      	ldr	r0, [r7, #4]
 801476e:	f002 fa51 	bl	8016c14 <tcp_rexmit_rto>
      break;
 8014772:	e20d      	b.n	8014b90 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8014774:	4b86      	ldr	r3, [pc, #536]	; (8014990 <tcp_process+0x5a4>)
 8014776:	781b      	ldrb	r3, [r3, #0]
 8014778:	f003 0310 	and.w	r3, r3, #16
 801477c:	2b00      	cmp	r3, #0
 801477e:	f000 80a1 	beq.w	80148c4 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8014782:	4b84      	ldr	r3, [pc, #528]	; (8014994 <tcp_process+0x5a8>)
 8014784:	681a      	ldr	r2, [r3, #0]
 8014786:	687b      	ldr	r3, [r7, #4]
 8014788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801478a:	1ad3      	subs	r3, r2, r3
 801478c:	3b01      	subs	r3, #1
 801478e:	2b00      	cmp	r3, #0
 8014790:	db7e      	blt.n	8014890 <tcp_process+0x4a4>
 8014792:	4b80      	ldr	r3, [pc, #512]	; (8014994 <tcp_process+0x5a8>)
 8014794:	681a      	ldr	r2, [r3, #0]
 8014796:	687b      	ldr	r3, [r7, #4]
 8014798:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801479a:	1ad3      	subs	r3, r2, r3
 801479c:	2b00      	cmp	r3, #0
 801479e:	dc77      	bgt.n	8014890 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 80147a0:	687b      	ldr	r3, [r7, #4]
 80147a2:	2204      	movs	r2, #4
 80147a4:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 80147a6:	687b      	ldr	r3, [r7, #4]
 80147a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80147aa:	2b00      	cmp	r3, #0
 80147ac:	d102      	bne.n	80147b4 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 80147ae:	23fa      	movs	r3, #250	; 0xfa
 80147b0:	76bb      	strb	r3, [r7, #26]
 80147b2:	e01d      	b.n	80147f0 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 80147b4:	687b      	ldr	r3, [r7, #4]
 80147b6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80147b8:	699b      	ldr	r3, [r3, #24]
 80147ba:	2b00      	cmp	r3, #0
 80147bc:	d106      	bne.n	80147cc <tcp_process+0x3e0>
 80147be:	4b7b      	ldr	r3, [pc, #492]	; (80149ac <tcp_process+0x5c0>)
 80147c0:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 80147c4:	497a      	ldr	r1, [pc, #488]	; (80149b0 <tcp_process+0x5c4>)
 80147c6:	487b      	ldr	r0, [pc, #492]	; (80149b4 <tcp_process+0x5c8>)
 80147c8:	f007 ff46 	bl	801c658 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 80147cc:	687b      	ldr	r3, [r7, #4]
 80147ce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80147d0:	699b      	ldr	r3, [r3, #24]
 80147d2:	2b00      	cmp	r3, #0
 80147d4:	d00a      	beq.n	80147ec <tcp_process+0x400>
 80147d6:	687b      	ldr	r3, [r7, #4]
 80147d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80147da:	699b      	ldr	r3, [r3, #24]
 80147dc:	687a      	ldr	r2, [r7, #4]
 80147de:	6910      	ldr	r0, [r2, #16]
 80147e0:	2200      	movs	r2, #0
 80147e2:	6879      	ldr	r1, [r7, #4]
 80147e4:	4798      	blx	r3
 80147e6:	4603      	mov	r3, r0
 80147e8:	76bb      	strb	r3, [r7, #26]
 80147ea:	e001      	b.n	80147f0 <tcp_process+0x404>
 80147ec:	23f0      	movs	r3, #240	; 0xf0
 80147ee:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 80147f0:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80147f4:	2b00      	cmp	r3, #0
 80147f6:	d00a      	beq.n	801480e <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 80147f8:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80147fc:	f113 0f0d 	cmn.w	r3, #13
 8014800:	d002      	beq.n	8014808 <tcp_process+0x41c>
              tcp_abort(pcb);
 8014802:	6878      	ldr	r0, [r7, #4]
 8014804:	f7fd ff94 	bl	8012730 <tcp_abort>
            }
            return ERR_ABRT;
 8014808:	f06f 030c 	mvn.w	r3, #12
 801480c:	e1ce      	b.n	8014bac <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 801480e:	6878      	ldr	r0, [r7, #4]
 8014810:	f000 fae0 	bl	8014dd4 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8014814:	4b68      	ldr	r3, [pc, #416]	; (80149b8 <tcp_process+0x5cc>)
 8014816:	881b      	ldrh	r3, [r3, #0]
 8014818:	2b00      	cmp	r3, #0
 801481a:	d005      	beq.n	8014828 <tcp_process+0x43c>
            recv_acked--;
 801481c:	4b66      	ldr	r3, [pc, #408]	; (80149b8 <tcp_process+0x5cc>)
 801481e:	881b      	ldrh	r3, [r3, #0]
 8014820:	3b01      	subs	r3, #1
 8014822:	b29a      	uxth	r2, r3
 8014824:	4b64      	ldr	r3, [pc, #400]	; (80149b8 <tcp_process+0x5cc>)
 8014826:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8014828:	687b      	ldr	r3, [r7, #4]
 801482a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801482c:	009a      	lsls	r2, r3, #2
 801482e:	687b      	ldr	r3, [r7, #4]
 8014830:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014832:	005b      	lsls	r3, r3, #1
 8014834:	f241 111c 	movw	r1, #4380	; 0x111c
 8014838:	428b      	cmp	r3, r1
 801483a:	bf38      	it	cc
 801483c:	460b      	movcc	r3, r1
 801483e:	429a      	cmp	r2, r3
 8014840:	d204      	bcs.n	801484c <tcp_process+0x460>
 8014842:	687b      	ldr	r3, [r7, #4]
 8014844:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014846:	009b      	lsls	r3, r3, #2
 8014848:	b29b      	uxth	r3, r3
 801484a:	e00d      	b.n	8014868 <tcp_process+0x47c>
 801484c:	687b      	ldr	r3, [r7, #4]
 801484e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014850:	005b      	lsls	r3, r3, #1
 8014852:	f241 121c 	movw	r2, #4380	; 0x111c
 8014856:	4293      	cmp	r3, r2
 8014858:	d904      	bls.n	8014864 <tcp_process+0x478>
 801485a:	687b      	ldr	r3, [r7, #4]
 801485c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801485e:	005b      	lsls	r3, r3, #1
 8014860:	b29b      	uxth	r3, r3
 8014862:	e001      	b.n	8014868 <tcp_process+0x47c>
 8014864:	f241 131c 	movw	r3, #4380	; 0x111c
 8014868:	687a      	ldr	r2, [r7, #4]
 801486a:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 801486e:	4b53      	ldr	r3, [pc, #332]	; (80149bc <tcp_process+0x5d0>)
 8014870:	781b      	ldrb	r3, [r3, #0]
 8014872:	f003 0320 	and.w	r3, r3, #32
 8014876:	2b00      	cmp	r3, #0
 8014878:	d037      	beq.n	80148ea <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 801487a:	687b      	ldr	r3, [r7, #4]
 801487c:	8b5b      	ldrh	r3, [r3, #26]
 801487e:	f043 0302 	orr.w	r3, r3, #2
 8014882:	b29a      	uxth	r2, r3
 8014884:	687b      	ldr	r3, [r7, #4]
 8014886:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8014888:	687b      	ldr	r3, [r7, #4]
 801488a:	2207      	movs	r2, #7
 801488c:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 801488e:	e02c      	b.n	80148ea <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014890:	4b40      	ldr	r3, [pc, #256]	; (8014994 <tcp_process+0x5a8>)
 8014892:	6819      	ldr	r1, [r3, #0]
 8014894:	4b40      	ldr	r3, [pc, #256]	; (8014998 <tcp_process+0x5ac>)
 8014896:	881b      	ldrh	r3, [r3, #0]
 8014898:	461a      	mov	r2, r3
 801489a:	4b40      	ldr	r3, [pc, #256]	; (801499c <tcp_process+0x5b0>)
 801489c:	681b      	ldr	r3, [r3, #0]
 801489e:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80148a0:	4b3f      	ldr	r3, [pc, #252]	; (80149a0 <tcp_process+0x5b4>)
 80148a2:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80148a4:	885b      	ldrh	r3, [r3, #2]
 80148a6:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80148a8:	4a3d      	ldr	r2, [pc, #244]	; (80149a0 <tcp_process+0x5b4>)
 80148aa:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80148ac:	8812      	ldrh	r2, [r2, #0]
 80148ae:	b292      	uxth	r2, r2
 80148b0:	9202      	str	r2, [sp, #8]
 80148b2:	9301      	str	r3, [sp, #4]
 80148b4:	4b3b      	ldr	r3, [pc, #236]	; (80149a4 <tcp_process+0x5b8>)
 80148b6:	9300      	str	r3, [sp, #0]
 80148b8:	4b3b      	ldr	r3, [pc, #236]	; (80149a8 <tcp_process+0x5bc>)
 80148ba:	4602      	mov	r2, r0
 80148bc:	6878      	ldr	r0, [r7, #4]
 80148be:	f002 fbdf 	bl	8017080 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 80148c2:	e167      	b.n	8014b94 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 80148c4:	4b32      	ldr	r3, [pc, #200]	; (8014990 <tcp_process+0x5a4>)
 80148c6:	781b      	ldrb	r3, [r3, #0]
 80148c8:	f003 0302 	and.w	r3, r3, #2
 80148cc:	2b00      	cmp	r3, #0
 80148ce:	f000 8161 	beq.w	8014b94 <tcp_process+0x7a8>
 80148d2:	687b      	ldr	r3, [r7, #4]
 80148d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80148d6:	1e5a      	subs	r2, r3, #1
 80148d8:	4b30      	ldr	r3, [pc, #192]	; (801499c <tcp_process+0x5b0>)
 80148da:	681b      	ldr	r3, [r3, #0]
 80148dc:	429a      	cmp	r2, r3
 80148de:	f040 8159 	bne.w	8014b94 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 80148e2:	6878      	ldr	r0, [r7, #4]
 80148e4:	f002 f9b8 	bl	8016c58 <tcp_rexmit>
      break;
 80148e8:	e154      	b.n	8014b94 <tcp_process+0x7a8>
 80148ea:	e153      	b.n	8014b94 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 80148ec:	6878      	ldr	r0, [r7, #4]
 80148ee:	f000 fa71 	bl	8014dd4 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 80148f2:	4b32      	ldr	r3, [pc, #200]	; (80149bc <tcp_process+0x5d0>)
 80148f4:	781b      	ldrb	r3, [r3, #0]
 80148f6:	f003 0320 	and.w	r3, r3, #32
 80148fa:	2b00      	cmp	r3, #0
 80148fc:	f000 814c 	beq.w	8014b98 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8014900:	687b      	ldr	r3, [r7, #4]
 8014902:	8b5b      	ldrh	r3, [r3, #26]
 8014904:	f043 0302 	orr.w	r3, r3, #2
 8014908:	b29a      	uxth	r2, r3
 801490a:	687b      	ldr	r3, [r7, #4]
 801490c:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 801490e:	687b      	ldr	r3, [r7, #4]
 8014910:	2207      	movs	r2, #7
 8014912:	751a      	strb	r2, [r3, #20]
      }
      break;
 8014914:	e140      	b.n	8014b98 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 8014916:	6878      	ldr	r0, [r7, #4]
 8014918:	f000 fa5c 	bl	8014dd4 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 801491c:	4b27      	ldr	r3, [pc, #156]	; (80149bc <tcp_process+0x5d0>)
 801491e:	781b      	ldrb	r3, [r3, #0]
 8014920:	f003 0320 	and.w	r3, r3, #32
 8014924:	2b00      	cmp	r3, #0
 8014926:	d071      	beq.n	8014a0c <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8014928:	4b19      	ldr	r3, [pc, #100]	; (8014990 <tcp_process+0x5a4>)
 801492a:	781b      	ldrb	r3, [r3, #0]
 801492c:	f003 0310 	and.w	r3, r3, #16
 8014930:	2b00      	cmp	r3, #0
 8014932:	d060      	beq.n	80149f6 <tcp_process+0x60a>
 8014934:	687b      	ldr	r3, [r7, #4]
 8014936:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8014938:	4b16      	ldr	r3, [pc, #88]	; (8014994 <tcp_process+0x5a8>)
 801493a:	681b      	ldr	r3, [r3, #0]
 801493c:	429a      	cmp	r2, r3
 801493e:	d15a      	bne.n	80149f6 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8014940:	687b      	ldr	r3, [r7, #4]
 8014942:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8014944:	2b00      	cmp	r3, #0
 8014946:	d156      	bne.n	80149f6 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8014948:	687b      	ldr	r3, [r7, #4]
 801494a:	8b5b      	ldrh	r3, [r3, #26]
 801494c:	f043 0302 	orr.w	r3, r3, #2
 8014950:	b29a      	uxth	r2, r3
 8014952:	687b      	ldr	r3, [r7, #4]
 8014954:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 8014956:	6878      	ldr	r0, [r7, #4]
 8014958:	f7fe fdbe 	bl	80134d8 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 801495c:	4b18      	ldr	r3, [pc, #96]	; (80149c0 <tcp_process+0x5d4>)
 801495e:	681b      	ldr	r3, [r3, #0]
 8014960:	687a      	ldr	r2, [r7, #4]
 8014962:	429a      	cmp	r2, r3
 8014964:	d105      	bne.n	8014972 <tcp_process+0x586>
 8014966:	4b16      	ldr	r3, [pc, #88]	; (80149c0 <tcp_process+0x5d4>)
 8014968:	681b      	ldr	r3, [r3, #0]
 801496a:	68db      	ldr	r3, [r3, #12]
 801496c:	4a14      	ldr	r2, [pc, #80]	; (80149c0 <tcp_process+0x5d4>)
 801496e:	6013      	str	r3, [r2, #0]
 8014970:	e02e      	b.n	80149d0 <tcp_process+0x5e4>
 8014972:	4b13      	ldr	r3, [pc, #76]	; (80149c0 <tcp_process+0x5d4>)
 8014974:	681b      	ldr	r3, [r3, #0]
 8014976:	617b      	str	r3, [r7, #20]
 8014978:	e027      	b.n	80149ca <tcp_process+0x5de>
 801497a:	697b      	ldr	r3, [r7, #20]
 801497c:	68db      	ldr	r3, [r3, #12]
 801497e:	687a      	ldr	r2, [r7, #4]
 8014980:	429a      	cmp	r2, r3
 8014982:	d11f      	bne.n	80149c4 <tcp_process+0x5d8>
 8014984:	687b      	ldr	r3, [r7, #4]
 8014986:	68da      	ldr	r2, [r3, #12]
 8014988:	697b      	ldr	r3, [r7, #20]
 801498a:	60da      	str	r2, [r3, #12]
 801498c:	e020      	b.n	80149d0 <tcp_process+0x5e4>
 801498e:	bf00      	nop
 8014990:	2000874c 	.word	0x2000874c
 8014994:	20008744 	.word	0x20008744
 8014998:	2000874a 	.word	0x2000874a
 801499c:	20008740 	.word	0x20008740
 80149a0:	20008730 	.word	0x20008730
 80149a4:	2000c0cc 	.word	0x2000c0cc
 80149a8:	2000c0d0 	.word	0x2000c0d0
 80149ac:	0801ec50 	.word	0x0801ec50
 80149b0:	0801eef0 	.word	0x0801eef0
 80149b4:	0801ec9c 	.word	0x0801ec9c
 80149b8:	20008748 	.word	0x20008748
 80149bc:	2000874d 	.word	0x2000874d
 80149c0:	2000f7f0 	.word	0x2000f7f0
 80149c4:	697b      	ldr	r3, [r7, #20]
 80149c6:	68db      	ldr	r3, [r3, #12]
 80149c8:	617b      	str	r3, [r7, #20]
 80149ca:	697b      	ldr	r3, [r7, #20]
 80149cc:	2b00      	cmp	r3, #0
 80149ce:	d1d4      	bne.n	801497a <tcp_process+0x58e>
 80149d0:	687b      	ldr	r3, [r7, #4]
 80149d2:	2200      	movs	r2, #0
 80149d4:	60da      	str	r2, [r3, #12]
 80149d6:	4b77      	ldr	r3, [pc, #476]	; (8014bb4 <tcp_process+0x7c8>)
 80149d8:	2201      	movs	r2, #1
 80149da:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 80149dc:	687b      	ldr	r3, [r7, #4]
 80149de:	220a      	movs	r2, #10
 80149e0:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 80149e2:	4b75      	ldr	r3, [pc, #468]	; (8014bb8 <tcp_process+0x7cc>)
 80149e4:	681a      	ldr	r2, [r3, #0]
 80149e6:	687b      	ldr	r3, [r7, #4]
 80149e8:	60da      	str	r2, [r3, #12]
 80149ea:	4a73      	ldr	r2, [pc, #460]	; (8014bb8 <tcp_process+0x7cc>)
 80149ec:	687b      	ldr	r3, [r7, #4]
 80149ee:	6013      	str	r3, [r2, #0]
 80149f0:	f002 fd08 	bl	8017404 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 80149f4:	e0d2      	b.n	8014b9c <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 80149f6:	687b      	ldr	r3, [r7, #4]
 80149f8:	8b5b      	ldrh	r3, [r3, #26]
 80149fa:	f043 0302 	orr.w	r3, r3, #2
 80149fe:	b29a      	uxth	r2, r3
 8014a00:	687b      	ldr	r3, [r7, #4]
 8014a02:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8014a04:	687b      	ldr	r3, [r7, #4]
 8014a06:	2208      	movs	r2, #8
 8014a08:	751a      	strb	r2, [r3, #20]
      break;
 8014a0a:	e0c7      	b.n	8014b9c <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8014a0c:	4b6b      	ldr	r3, [pc, #428]	; (8014bbc <tcp_process+0x7d0>)
 8014a0e:	781b      	ldrb	r3, [r3, #0]
 8014a10:	f003 0310 	and.w	r3, r3, #16
 8014a14:	2b00      	cmp	r3, #0
 8014a16:	f000 80c1 	beq.w	8014b9c <tcp_process+0x7b0>
 8014a1a:	687b      	ldr	r3, [r7, #4]
 8014a1c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8014a1e:	4b68      	ldr	r3, [pc, #416]	; (8014bc0 <tcp_process+0x7d4>)
 8014a20:	681b      	ldr	r3, [r3, #0]
 8014a22:	429a      	cmp	r2, r3
 8014a24:	f040 80ba 	bne.w	8014b9c <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8014a28:	687b      	ldr	r3, [r7, #4]
 8014a2a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8014a2c:	2b00      	cmp	r3, #0
 8014a2e:	f040 80b5 	bne.w	8014b9c <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8014a32:	687b      	ldr	r3, [r7, #4]
 8014a34:	2206      	movs	r2, #6
 8014a36:	751a      	strb	r2, [r3, #20]
      break;
 8014a38:	e0b0      	b.n	8014b9c <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8014a3a:	6878      	ldr	r0, [r7, #4]
 8014a3c:	f000 f9ca 	bl	8014dd4 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8014a40:	4b60      	ldr	r3, [pc, #384]	; (8014bc4 <tcp_process+0x7d8>)
 8014a42:	781b      	ldrb	r3, [r3, #0]
 8014a44:	f003 0320 	and.w	r3, r3, #32
 8014a48:	2b00      	cmp	r3, #0
 8014a4a:	f000 80a9 	beq.w	8014ba0 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8014a4e:	687b      	ldr	r3, [r7, #4]
 8014a50:	8b5b      	ldrh	r3, [r3, #26]
 8014a52:	f043 0302 	orr.w	r3, r3, #2
 8014a56:	b29a      	uxth	r2, r3
 8014a58:	687b      	ldr	r3, [r7, #4]
 8014a5a:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8014a5c:	6878      	ldr	r0, [r7, #4]
 8014a5e:	f7fe fd3b 	bl	80134d8 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8014a62:	4b59      	ldr	r3, [pc, #356]	; (8014bc8 <tcp_process+0x7dc>)
 8014a64:	681b      	ldr	r3, [r3, #0]
 8014a66:	687a      	ldr	r2, [r7, #4]
 8014a68:	429a      	cmp	r2, r3
 8014a6a:	d105      	bne.n	8014a78 <tcp_process+0x68c>
 8014a6c:	4b56      	ldr	r3, [pc, #344]	; (8014bc8 <tcp_process+0x7dc>)
 8014a6e:	681b      	ldr	r3, [r3, #0]
 8014a70:	68db      	ldr	r3, [r3, #12]
 8014a72:	4a55      	ldr	r2, [pc, #340]	; (8014bc8 <tcp_process+0x7dc>)
 8014a74:	6013      	str	r3, [r2, #0]
 8014a76:	e013      	b.n	8014aa0 <tcp_process+0x6b4>
 8014a78:	4b53      	ldr	r3, [pc, #332]	; (8014bc8 <tcp_process+0x7dc>)
 8014a7a:	681b      	ldr	r3, [r3, #0]
 8014a7c:	613b      	str	r3, [r7, #16]
 8014a7e:	e00c      	b.n	8014a9a <tcp_process+0x6ae>
 8014a80:	693b      	ldr	r3, [r7, #16]
 8014a82:	68db      	ldr	r3, [r3, #12]
 8014a84:	687a      	ldr	r2, [r7, #4]
 8014a86:	429a      	cmp	r2, r3
 8014a88:	d104      	bne.n	8014a94 <tcp_process+0x6a8>
 8014a8a:	687b      	ldr	r3, [r7, #4]
 8014a8c:	68da      	ldr	r2, [r3, #12]
 8014a8e:	693b      	ldr	r3, [r7, #16]
 8014a90:	60da      	str	r2, [r3, #12]
 8014a92:	e005      	b.n	8014aa0 <tcp_process+0x6b4>
 8014a94:	693b      	ldr	r3, [r7, #16]
 8014a96:	68db      	ldr	r3, [r3, #12]
 8014a98:	613b      	str	r3, [r7, #16]
 8014a9a:	693b      	ldr	r3, [r7, #16]
 8014a9c:	2b00      	cmp	r3, #0
 8014a9e:	d1ef      	bne.n	8014a80 <tcp_process+0x694>
 8014aa0:	687b      	ldr	r3, [r7, #4]
 8014aa2:	2200      	movs	r2, #0
 8014aa4:	60da      	str	r2, [r3, #12]
 8014aa6:	4b43      	ldr	r3, [pc, #268]	; (8014bb4 <tcp_process+0x7c8>)
 8014aa8:	2201      	movs	r2, #1
 8014aaa:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8014aac:	687b      	ldr	r3, [r7, #4]
 8014aae:	220a      	movs	r2, #10
 8014ab0:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8014ab2:	4b41      	ldr	r3, [pc, #260]	; (8014bb8 <tcp_process+0x7cc>)
 8014ab4:	681a      	ldr	r2, [r3, #0]
 8014ab6:	687b      	ldr	r3, [r7, #4]
 8014ab8:	60da      	str	r2, [r3, #12]
 8014aba:	4a3f      	ldr	r2, [pc, #252]	; (8014bb8 <tcp_process+0x7cc>)
 8014abc:	687b      	ldr	r3, [r7, #4]
 8014abe:	6013      	str	r3, [r2, #0]
 8014ac0:	f002 fca0 	bl	8017404 <tcp_timer_needed>
      }
      break;
 8014ac4:	e06c      	b.n	8014ba0 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 8014ac6:	6878      	ldr	r0, [r7, #4]
 8014ac8:	f000 f984 	bl	8014dd4 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8014acc:	4b3b      	ldr	r3, [pc, #236]	; (8014bbc <tcp_process+0x7d0>)
 8014ace:	781b      	ldrb	r3, [r3, #0]
 8014ad0:	f003 0310 	and.w	r3, r3, #16
 8014ad4:	2b00      	cmp	r3, #0
 8014ad6:	d065      	beq.n	8014ba4 <tcp_process+0x7b8>
 8014ad8:	687b      	ldr	r3, [r7, #4]
 8014ada:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8014adc:	4b38      	ldr	r3, [pc, #224]	; (8014bc0 <tcp_process+0x7d4>)
 8014ade:	681b      	ldr	r3, [r3, #0]
 8014ae0:	429a      	cmp	r2, r3
 8014ae2:	d15f      	bne.n	8014ba4 <tcp_process+0x7b8>
 8014ae4:	687b      	ldr	r3, [r7, #4]
 8014ae6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014ae8:	2b00      	cmp	r3, #0
 8014aea:	d15b      	bne.n	8014ba4 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8014aec:	6878      	ldr	r0, [r7, #4]
 8014aee:	f7fe fcf3 	bl	80134d8 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8014af2:	4b35      	ldr	r3, [pc, #212]	; (8014bc8 <tcp_process+0x7dc>)
 8014af4:	681b      	ldr	r3, [r3, #0]
 8014af6:	687a      	ldr	r2, [r7, #4]
 8014af8:	429a      	cmp	r2, r3
 8014afa:	d105      	bne.n	8014b08 <tcp_process+0x71c>
 8014afc:	4b32      	ldr	r3, [pc, #200]	; (8014bc8 <tcp_process+0x7dc>)
 8014afe:	681b      	ldr	r3, [r3, #0]
 8014b00:	68db      	ldr	r3, [r3, #12]
 8014b02:	4a31      	ldr	r2, [pc, #196]	; (8014bc8 <tcp_process+0x7dc>)
 8014b04:	6013      	str	r3, [r2, #0]
 8014b06:	e013      	b.n	8014b30 <tcp_process+0x744>
 8014b08:	4b2f      	ldr	r3, [pc, #188]	; (8014bc8 <tcp_process+0x7dc>)
 8014b0a:	681b      	ldr	r3, [r3, #0]
 8014b0c:	60fb      	str	r3, [r7, #12]
 8014b0e:	e00c      	b.n	8014b2a <tcp_process+0x73e>
 8014b10:	68fb      	ldr	r3, [r7, #12]
 8014b12:	68db      	ldr	r3, [r3, #12]
 8014b14:	687a      	ldr	r2, [r7, #4]
 8014b16:	429a      	cmp	r2, r3
 8014b18:	d104      	bne.n	8014b24 <tcp_process+0x738>
 8014b1a:	687b      	ldr	r3, [r7, #4]
 8014b1c:	68da      	ldr	r2, [r3, #12]
 8014b1e:	68fb      	ldr	r3, [r7, #12]
 8014b20:	60da      	str	r2, [r3, #12]
 8014b22:	e005      	b.n	8014b30 <tcp_process+0x744>
 8014b24:	68fb      	ldr	r3, [r7, #12]
 8014b26:	68db      	ldr	r3, [r3, #12]
 8014b28:	60fb      	str	r3, [r7, #12]
 8014b2a:	68fb      	ldr	r3, [r7, #12]
 8014b2c:	2b00      	cmp	r3, #0
 8014b2e:	d1ef      	bne.n	8014b10 <tcp_process+0x724>
 8014b30:	687b      	ldr	r3, [r7, #4]
 8014b32:	2200      	movs	r2, #0
 8014b34:	60da      	str	r2, [r3, #12]
 8014b36:	4b1f      	ldr	r3, [pc, #124]	; (8014bb4 <tcp_process+0x7c8>)
 8014b38:	2201      	movs	r2, #1
 8014b3a:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8014b3c:	687b      	ldr	r3, [r7, #4]
 8014b3e:	220a      	movs	r2, #10
 8014b40:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8014b42:	4b1d      	ldr	r3, [pc, #116]	; (8014bb8 <tcp_process+0x7cc>)
 8014b44:	681a      	ldr	r2, [r3, #0]
 8014b46:	687b      	ldr	r3, [r7, #4]
 8014b48:	60da      	str	r2, [r3, #12]
 8014b4a:	4a1b      	ldr	r2, [pc, #108]	; (8014bb8 <tcp_process+0x7cc>)
 8014b4c:	687b      	ldr	r3, [r7, #4]
 8014b4e:	6013      	str	r3, [r2, #0]
 8014b50:	f002 fc58 	bl	8017404 <tcp_timer_needed>
      }
      break;
 8014b54:	e026      	b.n	8014ba4 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 8014b56:	6878      	ldr	r0, [r7, #4]
 8014b58:	f000 f93c 	bl	8014dd4 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8014b5c:	4b17      	ldr	r3, [pc, #92]	; (8014bbc <tcp_process+0x7d0>)
 8014b5e:	781b      	ldrb	r3, [r3, #0]
 8014b60:	f003 0310 	and.w	r3, r3, #16
 8014b64:	2b00      	cmp	r3, #0
 8014b66:	d01f      	beq.n	8014ba8 <tcp_process+0x7bc>
 8014b68:	687b      	ldr	r3, [r7, #4]
 8014b6a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8014b6c:	4b14      	ldr	r3, [pc, #80]	; (8014bc0 <tcp_process+0x7d4>)
 8014b6e:	681b      	ldr	r3, [r3, #0]
 8014b70:	429a      	cmp	r2, r3
 8014b72:	d119      	bne.n	8014ba8 <tcp_process+0x7bc>
 8014b74:	687b      	ldr	r3, [r7, #4]
 8014b76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014b78:	2b00      	cmp	r3, #0
 8014b7a:	d115      	bne.n	8014ba8 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8014b7c:	4b11      	ldr	r3, [pc, #68]	; (8014bc4 <tcp_process+0x7d8>)
 8014b7e:	781b      	ldrb	r3, [r3, #0]
 8014b80:	f043 0310 	orr.w	r3, r3, #16
 8014b84:	b2da      	uxtb	r2, r3
 8014b86:	4b0f      	ldr	r3, [pc, #60]	; (8014bc4 <tcp_process+0x7d8>)
 8014b88:	701a      	strb	r2, [r3, #0]
      }
      break;
 8014b8a:	e00d      	b.n	8014ba8 <tcp_process+0x7bc>
    default:
      break;
 8014b8c:	bf00      	nop
 8014b8e:	e00c      	b.n	8014baa <tcp_process+0x7be>
      break;
 8014b90:	bf00      	nop
 8014b92:	e00a      	b.n	8014baa <tcp_process+0x7be>
      break;
 8014b94:	bf00      	nop
 8014b96:	e008      	b.n	8014baa <tcp_process+0x7be>
      break;
 8014b98:	bf00      	nop
 8014b9a:	e006      	b.n	8014baa <tcp_process+0x7be>
      break;
 8014b9c:	bf00      	nop
 8014b9e:	e004      	b.n	8014baa <tcp_process+0x7be>
      break;
 8014ba0:	bf00      	nop
 8014ba2:	e002      	b.n	8014baa <tcp_process+0x7be>
      break;
 8014ba4:	bf00      	nop
 8014ba6:	e000      	b.n	8014baa <tcp_process+0x7be>
      break;
 8014ba8:	bf00      	nop
  }
  return ERR_OK;
 8014baa:	2300      	movs	r3, #0
}
 8014bac:	4618      	mov	r0, r3
 8014bae:	3724      	adds	r7, #36	; 0x24
 8014bb0:	46bd      	mov	sp, r7
 8014bb2:	bd90      	pop	{r4, r7, pc}
 8014bb4:	2000f7ec 	.word	0x2000f7ec
 8014bb8:	2000f800 	.word	0x2000f800
 8014bbc:	2000874c 	.word	0x2000874c
 8014bc0:	20008744 	.word	0x20008744
 8014bc4:	2000874d 	.word	0x2000874d
 8014bc8:	2000f7f0 	.word	0x2000f7f0

08014bcc <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8014bcc:	b590      	push	{r4, r7, lr}
 8014bce:	b085      	sub	sp, #20
 8014bd0:	af00      	add	r7, sp, #0
 8014bd2:	6078      	str	r0, [r7, #4]
 8014bd4:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8014bd6:	687b      	ldr	r3, [r7, #4]
 8014bd8:	2b00      	cmp	r3, #0
 8014bda:	d106      	bne.n	8014bea <tcp_oos_insert_segment+0x1e>
 8014bdc:	4b3b      	ldr	r3, [pc, #236]	; (8014ccc <tcp_oos_insert_segment+0x100>)
 8014bde:	f240 421f 	movw	r2, #1055	; 0x41f
 8014be2:	493b      	ldr	r1, [pc, #236]	; (8014cd0 <tcp_oos_insert_segment+0x104>)
 8014be4:	483b      	ldr	r0, [pc, #236]	; (8014cd4 <tcp_oos_insert_segment+0x108>)
 8014be6:	f007 fd37 	bl	801c658 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8014bea:	687b      	ldr	r3, [r7, #4]
 8014bec:	68db      	ldr	r3, [r3, #12]
 8014bee:	899b      	ldrh	r3, [r3, #12]
 8014bf0:	b29b      	uxth	r3, r3
 8014bf2:	4618      	mov	r0, r3
 8014bf4:	f7fb fc4c 	bl	8010490 <lwip_htons>
 8014bf8:	4603      	mov	r3, r0
 8014bfa:	b2db      	uxtb	r3, r3
 8014bfc:	f003 0301 	and.w	r3, r3, #1
 8014c00:	2b00      	cmp	r3, #0
 8014c02:	d028      	beq.n	8014c56 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8014c04:	6838      	ldr	r0, [r7, #0]
 8014c06:	f7fe fa67 	bl	80130d8 <tcp_segs_free>
    next = NULL;
 8014c0a:	2300      	movs	r3, #0
 8014c0c:	603b      	str	r3, [r7, #0]
 8014c0e:	e056      	b.n	8014cbe <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8014c10:	683b      	ldr	r3, [r7, #0]
 8014c12:	68db      	ldr	r3, [r3, #12]
 8014c14:	899b      	ldrh	r3, [r3, #12]
 8014c16:	b29b      	uxth	r3, r3
 8014c18:	4618      	mov	r0, r3
 8014c1a:	f7fb fc39 	bl	8010490 <lwip_htons>
 8014c1e:	4603      	mov	r3, r0
 8014c20:	b2db      	uxtb	r3, r3
 8014c22:	f003 0301 	and.w	r3, r3, #1
 8014c26:	2b00      	cmp	r3, #0
 8014c28:	d00d      	beq.n	8014c46 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8014c2a:	687b      	ldr	r3, [r7, #4]
 8014c2c:	68db      	ldr	r3, [r3, #12]
 8014c2e:	899b      	ldrh	r3, [r3, #12]
 8014c30:	b29c      	uxth	r4, r3
 8014c32:	2001      	movs	r0, #1
 8014c34:	f7fb fc2c 	bl	8010490 <lwip_htons>
 8014c38:	4603      	mov	r3, r0
 8014c3a:	461a      	mov	r2, r3
 8014c3c:	687b      	ldr	r3, [r7, #4]
 8014c3e:	68db      	ldr	r3, [r3, #12]
 8014c40:	4322      	orrs	r2, r4
 8014c42:	b292      	uxth	r2, r2
 8014c44:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 8014c46:	683b      	ldr	r3, [r7, #0]
 8014c48:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8014c4a:	683b      	ldr	r3, [r7, #0]
 8014c4c:	681b      	ldr	r3, [r3, #0]
 8014c4e:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8014c50:	68f8      	ldr	r0, [r7, #12]
 8014c52:	f7fe fa55 	bl	8013100 <tcp_seg_free>
    while (next &&
 8014c56:	683b      	ldr	r3, [r7, #0]
 8014c58:	2b00      	cmp	r3, #0
 8014c5a:	d00e      	beq.n	8014c7a <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8014c5c:	687b      	ldr	r3, [r7, #4]
 8014c5e:	891b      	ldrh	r3, [r3, #8]
 8014c60:	461a      	mov	r2, r3
 8014c62:	4b1d      	ldr	r3, [pc, #116]	; (8014cd8 <tcp_oos_insert_segment+0x10c>)
 8014c64:	681b      	ldr	r3, [r3, #0]
 8014c66:	441a      	add	r2, r3
 8014c68:	683b      	ldr	r3, [r7, #0]
 8014c6a:	68db      	ldr	r3, [r3, #12]
 8014c6c:	685b      	ldr	r3, [r3, #4]
 8014c6e:	6839      	ldr	r1, [r7, #0]
 8014c70:	8909      	ldrh	r1, [r1, #8]
 8014c72:	440b      	add	r3, r1
 8014c74:	1ad3      	subs	r3, r2, r3
    while (next &&
 8014c76:	2b00      	cmp	r3, #0
 8014c78:	daca      	bge.n	8014c10 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 8014c7a:	683b      	ldr	r3, [r7, #0]
 8014c7c:	2b00      	cmp	r3, #0
 8014c7e:	d01e      	beq.n	8014cbe <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8014c80:	687b      	ldr	r3, [r7, #4]
 8014c82:	891b      	ldrh	r3, [r3, #8]
 8014c84:	461a      	mov	r2, r3
 8014c86:	4b14      	ldr	r3, [pc, #80]	; (8014cd8 <tcp_oos_insert_segment+0x10c>)
 8014c88:	681b      	ldr	r3, [r3, #0]
 8014c8a:	441a      	add	r2, r3
 8014c8c:	683b      	ldr	r3, [r7, #0]
 8014c8e:	68db      	ldr	r3, [r3, #12]
 8014c90:	685b      	ldr	r3, [r3, #4]
 8014c92:	1ad3      	subs	r3, r2, r3
    if (next &&
 8014c94:	2b00      	cmp	r3, #0
 8014c96:	dd12      	ble.n	8014cbe <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8014c98:	683b      	ldr	r3, [r7, #0]
 8014c9a:	68db      	ldr	r3, [r3, #12]
 8014c9c:	685b      	ldr	r3, [r3, #4]
 8014c9e:	b29a      	uxth	r2, r3
 8014ca0:	4b0d      	ldr	r3, [pc, #52]	; (8014cd8 <tcp_oos_insert_segment+0x10c>)
 8014ca2:	681b      	ldr	r3, [r3, #0]
 8014ca4:	b29b      	uxth	r3, r3
 8014ca6:	1ad3      	subs	r3, r2, r3
 8014ca8:	b29a      	uxth	r2, r3
 8014caa:	687b      	ldr	r3, [r7, #4]
 8014cac:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8014cae:	687b      	ldr	r3, [r7, #4]
 8014cb0:	685a      	ldr	r2, [r3, #4]
 8014cb2:	687b      	ldr	r3, [r7, #4]
 8014cb4:	891b      	ldrh	r3, [r3, #8]
 8014cb6:	4619      	mov	r1, r3
 8014cb8:	4610      	mov	r0, r2
 8014cba:	f7fc fe17 	bl	80118ec <pbuf_realloc>
    }
  }
  cseg->next = next;
 8014cbe:	687b      	ldr	r3, [r7, #4]
 8014cc0:	683a      	ldr	r2, [r7, #0]
 8014cc2:	601a      	str	r2, [r3, #0]
}
 8014cc4:	bf00      	nop
 8014cc6:	3714      	adds	r7, #20
 8014cc8:	46bd      	mov	sp, r7
 8014cca:	bd90      	pop	{r4, r7, pc}
 8014ccc:	0801ec50 	.word	0x0801ec50
 8014cd0:	0801ef10 	.word	0x0801ef10
 8014cd4:	0801ec9c 	.word	0x0801ec9c
 8014cd8:	20008740 	.word	0x20008740

08014cdc <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8014cdc:	b5b0      	push	{r4, r5, r7, lr}
 8014cde:	b086      	sub	sp, #24
 8014ce0:	af00      	add	r7, sp, #0
 8014ce2:	60f8      	str	r0, [r7, #12]
 8014ce4:	60b9      	str	r1, [r7, #8]
 8014ce6:	607a      	str	r2, [r7, #4]
 8014ce8:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 8014cea:	e03e      	b.n	8014d6a <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8014cec:	68bb      	ldr	r3, [r7, #8]
 8014cee:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8014cf0:	68bb      	ldr	r3, [r7, #8]
 8014cf2:	681b      	ldr	r3, [r3, #0]
 8014cf4:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8014cf6:	697b      	ldr	r3, [r7, #20]
 8014cf8:	685b      	ldr	r3, [r3, #4]
 8014cfa:	4618      	mov	r0, r3
 8014cfc:	f7fd f80a 	bl	8011d14 <pbuf_clen>
 8014d00:	4603      	mov	r3, r0
 8014d02:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8014d04:	68fb      	ldr	r3, [r7, #12]
 8014d06:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014d0a:	8a7a      	ldrh	r2, [r7, #18]
 8014d0c:	429a      	cmp	r2, r3
 8014d0e:	d906      	bls.n	8014d1e <tcp_free_acked_segments+0x42>
 8014d10:	4b2a      	ldr	r3, [pc, #168]	; (8014dbc <tcp_free_acked_segments+0xe0>)
 8014d12:	f240 4257 	movw	r2, #1111	; 0x457
 8014d16:	492a      	ldr	r1, [pc, #168]	; (8014dc0 <tcp_free_acked_segments+0xe4>)
 8014d18:	482a      	ldr	r0, [pc, #168]	; (8014dc4 <tcp_free_acked_segments+0xe8>)
 8014d1a:	f007 fc9d 	bl	801c658 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 8014d1e:	68fb      	ldr	r3, [r7, #12]
 8014d20:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 8014d24:	8a7b      	ldrh	r3, [r7, #18]
 8014d26:	1ad3      	subs	r3, r2, r3
 8014d28:	b29a      	uxth	r2, r3
 8014d2a:	68fb      	ldr	r3, [r7, #12]
 8014d2c:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8014d30:	697b      	ldr	r3, [r7, #20]
 8014d32:	891a      	ldrh	r2, [r3, #8]
 8014d34:	4b24      	ldr	r3, [pc, #144]	; (8014dc8 <tcp_free_acked_segments+0xec>)
 8014d36:	881b      	ldrh	r3, [r3, #0]
 8014d38:	4413      	add	r3, r2
 8014d3a:	b29a      	uxth	r2, r3
 8014d3c:	4b22      	ldr	r3, [pc, #136]	; (8014dc8 <tcp_free_acked_segments+0xec>)
 8014d3e:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8014d40:	6978      	ldr	r0, [r7, #20]
 8014d42:	f7fe f9dd 	bl	8013100 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 8014d46:	68fb      	ldr	r3, [r7, #12]
 8014d48:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014d4c:	2b00      	cmp	r3, #0
 8014d4e:	d00c      	beq.n	8014d6a <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8014d50:	68bb      	ldr	r3, [r7, #8]
 8014d52:	2b00      	cmp	r3, #0
 8014d54:	d109      	bne.n	8014d6a <tcp_free_acked_segments+0x8e>
 8014d56:	683b      	ldr	r3, [r7, #0]
 8014d58:	2b00      	cmp	r3, #0
 8014d5a:	d106      	bne.n	8014d6a <tcp_free_acked_segments+0x8e>
 8014d5c:	4b17      	ldr	r3, [pc, #92]	; (8014dbc <tcp_free_acked_segments+0xe0>)
 8014d5e:	f240 4262 	movw	r2, #1122	; 0x462
 8014d62:	491a      	ldr	r1, [pc, #104]	; (8014dcc <tcp_free_acked_segments+0xf0>)
 8014d64:	4817      	ldr	r0, [pc, #92]	; (8014dc4 <tcp_free_acked_segments+0xe8>)
 8014d66:	f007 fc77 	bl	801c658 <iprintf>
  while (seg_list != NULL &&
 8014d6a:	68bb      	ldr	r3, [r7, #8]
 8014d6c:	2b00      	cmp	r3, #0
 8014d6e:	d020      	beq.n	8014db2 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8014d70:	68bb      	ldr	r3, [r7, #8]
 8014d72:	68db      	ldr	r3, [r3, #12]
 8014d74:	685b      	ldr	r3, [r3, #4]
 8014d76:	4618      	mov	r0, r3
 8014d78:	f7fb fb9f 	bl	80104ba <lwip_htonl>
 8014d7c:	4604      	mov	r4, r0
 8014d7e:	68bb      	ldr	r3, [r7, #8]
 8014d80:	891b      	ldrh	r3, [r3, #8]
 8014d82:	461d      	mov	r5, r3
 8014d84:	68bb      	ldr	r3, [r7, #8]
 8014d86:	68db      	ldr	r3, [r3, #12]
 8014d88:	899b      	ldrh	r3, [r3, #12]
 8014d8a:	b29b      	uxth	r3, r3
 8014d8c:	4618      	mov	r0, r3
 8014d8e:	f7fb fb7f 	bl	8010490 <lwip_htons>
 8014d92:	4603      	mov	r3, r0
 8014d94:	b2db      	uxtb	r3, r3
 8014d96:	f003 0303 	and.w	r3, r3, #3
 8014d9a:	2b00      	cmp	r3, #0
 8014d9c:	d001      	beq.n	8014da2 <tcp_free_acked_segments+0xc6>
 8014d9e:	2301      	movs	r3, #1
 8014da0:	e000      	b.n	8014da4 <tcp_free_acked_segments+0xc8>
 8014da2:	2300      	movs	r3, #0
 8014da4:	442b      	add	r3, r5
 8014da6:	18e2      	adds	r2, r4, r3
 8014da8:	4b09      	ldr	r3, [pc, #36]	; (8014dd0 <tcp_free_acked_segments+0xf4>)
 8014daa:	681b      	ldr	r3, [r3, #0]
 8014dac:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 8014dae:	2b00      	cmp	r3, #0
 8014db0:	dd9c      	ble.n	8014cec <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 8014db2:	68bb      	ldr	r3, [r7, #8]
}
 8014db4:	4618      	mov	r0, r3
 8014db6:	3718      	adds	r7, #24
 8014db8:	46bd      	mov	sp, r7
 8014dba:	bdb0      	pop	{r4, r5, r7, pc}
 8014dbc:	0801ec50 	.word	0x0801ec50
 8014dc0:	0801ef38 	.word	0x0801ef38
 8014dc4:	0801ec9c 	.word	0x0801ec9c
 8014dc8:	20008748 	.word	0x20008748
 8014dcc:	0801ef60 	.word	0x0801ef60
 8014dd0:	20008744 	.word	0x20008744

08014dd4 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8014dd4:	b5b0      	push	{r4, r5, r7, lr}
 8014dd6:	b094      	sub	sp, #80	; 0x50
 8014dd8:	af00      	add	r7, sp, #0
 8014dda:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8014ddc:	2300      	movs	r3, #0
 8014dde:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8014de0:	687b      	ldr	r3, [r7, #4]
 8014de2:	2b00      	cmp	r3, #0
 8014de4:	d106      	bne.n	8014df4 <tcp_receive+0x20>
 8014de6:	4ba6      	ldr	r3, [pc, #664]	; (8015080 <tcp_receive+0x2ac>)
 8014de8:	f240 427b 	movw	r2, #1147	; 0x47b
 8014dec:	49a5      	ldr	r1, [pc, #660]	; (8015084 <tcp_receive+0x2b0>)
 8014dee:	48a6      	ldr	r0, [pc, #664]	; (8015088 <tcp_receive+0x2b4>)
 8014df0:	f007 fc32 	bl	801c658 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8014df4:	687b      	ldr	r3, [r7, #4]
 8014df6:	7d1b      	ldrb	r3, [r3, #20]
 8014df8:	2b03      	cmp	r3, #3
 8014dfa:	d806      	bhi.n	8014e0a <tcp_receive+0x36>
 8014dfc:	4ba0      	ldr	r3, [pc, #640]	; (8015080 <tcp_receive+0x2ac>)
 8014dfe:	f240 427c 	movw	r2, #1148	; 0x47c
 8014e02:	49a2      	ldr	r1, [pc, #648]	; (801508c <tcp_receive+0x2b8>)
 8014e04:	48a0      	ldr	r0, [pc, #640]	; (8015088 <tcp_receive+0x2b4>)
 8014e06:	f007 fc27 	bl	801c658 <iprintf>

  if (flags & TCP_ACK) {
 8014e0a:	4ba1      	ldr	r3, [pc, #644]	; (8015090 <tcp_receive+0x2bc>)
 8014e0c:	781b      	ldrb	r3, [r3, #0]
 8014e0e:	f003 0310 	and.w	r3, r3, #16
 8014e12:	2b00      	cmp	r3, #0
 8014e14:	f000 8263 	beq.w	80152de <tcp_receive+0x50a>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8014e18:	687b      	ldr	r3, [r7, #4]
 8014e1a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8014e1e:	461a      	mov	r2, r3
 8014e20:	687b      	ldr	r3, [r7, #4]
 8014e22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8014e24:	4413      	add	r3, r2
 8014e26:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8014e28:	687b      	ldr	r3, [r7, #4]
 8014e2a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8014e2c:	4b99      	ldr	r3, [pc, #612]	; (8015094 <tcp_receive+0x2c0>)
 8014e2e:	681b      	ldr	r3, [r3, #0]
 8014e30:	1ad3      	subs	r3, r2, r3
 8014e32:	2b00      	cmp	r3, #0
 8014e34:	db1b      	blt.n	8014e6e <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8014e36:	687b      	ldr	r3, [r7, #4]
 8014e38:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8014e3a:	4b96      	ldr	r3, [pc, #600]	; (8015094 <tcp_receive+0x2c0>)
 8014e3c:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8014e3e:	429a      	cmp	r2, r3
 8014e40:	d106      	bne.n	8014e50 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8014e42:	687b      	ldr	r3, [r7, #4]
 8014e44:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8014e46:	4b94      	ldr	r3, [pc, #592]	; (8015098 <tcp_receive+0x2c4>)
 8014e48:	681b      	ldr	r3, [r3, #0]
 8014e4a:	1ad3      	subs	r3, r2, r3
 8014e4c:	2b00      	cmp	r3, #0
 8014e4e:	db0e      	blt.n	8014e6e <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8014e50:	687b      	ldr	r3, [r7, #4]
 8014e52:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8014e54:	4b90      	ldr	r3, [pc, #576]	; (8015098 <tcp_receive+0x2c4>)
 8014e56:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8014e58:	429a      	cmp	r2, r3
 8014e5a:	d125      	bne.n	8014ea8 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8014e5c:	4b8f      	ldr	r3, [pc, #572]	; (801509c <tcp_receive+0x2c8>)
 8014e5e:	681b      	ldr	r3, [r3, #0]
 8014e60:	89db      	ldrh	r3, [r3, #14]
 8014e62:	b29a      	uxth	r2, r3
 8014e64:	687b      	ldr	r3, [r7, #4]
 8014e66:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8014e6a:	429a      	cmp	r2, r3
 8014e6c:	d91c      	bls.n	8014ea8 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8014e6e:	4b8b      	ldr	r3, [pc, #556]	; (801509c <tcp_receive+0x2c8>)
 8014e70:	681b      	ldr	r3, [r3, #0]
 8014e72:	89db      	ldrh	r3, [r3, #14]
 8014e74:	b29a      	uxth	r2, r3
 8014e76:	687b      	ldr	r3, [r7, #4]
 8014e78:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8014e7c:	687b      	ldr	r3, [r7, #4]
 8014e7e:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 8014e82:	687b      	ldr	r3, [r7, #4]
 8014e84:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8014e88:	429a      	cmp	r2, r3
 8014e8a:	d205      	bcs.n	8014e98 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8014e8c:	687b      	ldr	r3, [r7, #4]
 8014e8e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8014e92:	687b      	ldr	r3, [r7, #4]
 8014e94:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 8014e98:	4b7e      	ldr	r3, [pc, #504]	; (8015094 <tcp_receive+0x2c0>)
 8014e9a:	681a      	ldr	r2, [r3, #0]
 8014e9c:	687b      	ldr	r3, [r7, #4]
 8014e9e:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 8014ea0:	4b7d      	ldr	r3, [pc, #500]	; (8015098 <tcp_receive+0x2c4>)
 8014ea2:	681a      	ldr	r2, [r3, #0]
 8014ea4:	687b      	ldr	r3, [r7, #4]
 8014ea6:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8014ea8:	4b7b      	ldr	r3, [pc, #492]	; (8015098 <tcp_receive+0x2c4>)
 8014eaa:	681a      	ldr	r2, [r3, #0]
 8014eac:	687b      	ldr	r3, [r7, #4]
 8014eae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014eb0:	1ad3      	subs	r3, r2, r3
 8014eb2:	2b00      	cmp	r3, #0
 8014eb4:	dc58      	bgt.n	8014f68 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8014eb6:	4b7a      	ldr	r3, [pc, #488]	; (80150a0 <tcp_receive+0x2cc>)
 8014eb8:	881b      	ldrh	r3, [r3, #0]
 8014eba:	2b00      	cmp	r3, #0
 8014ebc:	d14b      	bne.n	8014f56 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8014ebe:	687b      	ldr	r3, [r7, #4]
 8014ec0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8014ec2:	687a      	ldr	r2, [r7, #4]
 8014ec4:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 8014ec8:	4413      	add	r3, r2
 8014eca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014ecc:	429a      	cmp	r2, r3
 8014ece:	d142      	bne.n	8014f56 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8014ed0:	687b      	ldr	r3, [r7, #4]
 8014ed2:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8014ed6:	2b00      	cmp	r3, #0
 8014ed8:	db3d      	blt.n	8014f56 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8014eda:	687b      	ldr	r3, [r7, #4]
 8014edc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8014ede:	4b6e      	ldr	r3, [pc, #440]	; (8015098 <tcp_receive+0x2c4>)
 8014ee0:	681b      	ldr	r3, [r3, #0]
 8014ee2:	429a      	cmp	r2, r3
 8014ee4:	d137      	bne.n	8014f56 <tcp_receive+0x182>
              found_dupack = 1;
 8014ee6:	2301      	movs	r3, #1
 8014ee8:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8014eea:	687b      	ldr	r3, [r7, #4]
 8014eec:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8014ef0:	2bff      	cmp	r3, #255	; 0xff
 8014ef2:	d007      	beq.n	8014f04 <tcp_receive+0x130>
                ++pcb->dupacks;
 8014ef4:	687b      	ldr	r3, [r7, #4]
 8014ef6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8014efa:	3301      	adds	r3, #1
 8014efc:	b2da      	uxtb	r2, r3
 8014efe:	687b      	ldr	r3, [r7, #4]
 8014f00:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 8014f04:	687b      	ldr	r3, [r7, #4]
 8014f06:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8014f0a:	2b03      	cmp	r3, #3
 8014f0c:	d91b      	bls.n	8014f46 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8014f0e:	687b      	ldr	r3, [r7, #4]
 8014f10:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8014f14:	687b      	ldr	r3, [r7, #4]
 8014f16:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014f18:	4413      	add	r3, r2
 8014f1a:	b29a      	uxth	r2, r3
 8014f1c:	687b      	ldr	r3, [r7, #4]
 8014f1e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8014f22:	429a      	cmp	r2, r3
 8014f24:	d30a      	bcc.n	8014f3c <tcp_receive+0x168>
 8014f26:	687b      	ldr	r3, [r7, #4]
 8014f28:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8014f2c:	687b      	ldr	r3, [r7, #4]
 8014f2e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014f30:	4413      	add	r3, r2
 8014f32:	b29a      	uxth	r2, r3
 8014f34:	687b      	ldr	r3, [r7, #4]
 8014f36:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8014f3a:	e004      	b.n	8014f46 <tcp_receive+0x172>
 8014f3c:	687b      	ldr	r3, [r7, #4]
 8014f3e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014f42:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 8014f46:	687b      	ldr	r3, [r7, #4]
 8014f48:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8014f4c:	2b02      	cmp	r3, #2
 8014f4e:	d902      	bls.n	8014f56 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8014f50:	6878      	ldr	r0, [r7, #4]
 8014f52:	f001 feed 	bl	8016d30 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8014f56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014f58:	2b00      	cmp	r3, #0
 8014f5a:	f040 8160 	bne.w	801521e <tcp_receive+0x44a>
        pcb->dupacks = 0;
 8014f5e:	687b      	ldr	r3, [r7, #4]
 8014f60:	2200      	movs	r2, #0
 8014f62:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8014f66:	e15a      	b.n	801521e <tcp_receive+0x44a>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8014f68:	4b4b      	ldr	r3, [pc, #300]	; (8015098 <tcp_receive+0x2c4>)
 8014f6a:	681a      	ldr	r2, [r3, #0]
 8014f6c:	687b      	ldr	r3, [r7, #4]
 8014f6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014f70:	1ad3      	subs	r3, r2, r3
 8014f72:	3b01      	subs	r3, #1
 8014f74:	2b00      	cmp	r3, #0
 8014f76:	f2c0 814d 	blt.w	8015214 <tcp_receive+0x440>
 8014f7a:	4b47      	ldr	r3, [pc, #284]	; (8015098 <tcp_receive+0x2c4>)
 8014f7c:	681a      	ldr	r2, [r3, #0]
 8014f7e:	687b      	ldr	r3, [r7, #4]
 8014f80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8014f82:	1ad3      	subs	r3, r2, r3
 8014f84:	2b00      	cmp	r3, #0
 8014f86:	f300 8145 	bgt.w	8015214 <tcp_receive+0x440>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8014f8a:	687b      	ldr	r3, [r7, #4]
 8014f8c:	8b5b      	ldrh	r3, [r3, #26]
 8014f8e:	f003 0304 	and.w	r3, r3, #4
 8014f92:	2b00      	cmp	r3, #0
 8014f94:	d010      	beq.n	8014fb8 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8014f96:	687b      	ldr	r3, [r7, #4]
 8014f98:	8b5b      	ldrh	r3, [r3, #26]
 8014f9a:	f023 0304 	bic.w	r3, r3, #4
 8014f9e:	b29a      	uxth	r2, r3
 8014fa0:	687b      	ldr	r3, [r7, #4]
 8014fa2:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8014fa4:	687b      	ldr	r3, [r7, #4]
 8014fa6:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8014faa:	687b      	ldr	r3, [r7, #4]
 8014fac:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 8014fb0:	687b      	ldr	r3, [r7, #4]
 8014fb2:	2200      	movs	r2, #0
 8014fb4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8014fb8:	687b      	ldr	r3, [r7, #4]
 8014fba:	2200      	movs	r2, #0
 8014fbc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8014fc0:	687b      	ldr	r3, [r7, #4]
 8014fc2:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8014fc6:	10db      	asrs	r3, r3, #3
 8014fc8:	b21b      	sxth	r3, r3
 8014fca:	b29a      	uxth	r2, r3
 8014fcc:	687b      	ldr	r3, [r7, #4]
 8014fce:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8014fd2:	b29b      	uxth	r3, r3
 8014fd4:	4413      	add	r3, r2
 8014fd6:	b29b      	uxth	r3, r3
 8014fd8:	b21a      	sxth	r2, r3
 8014fda:	687b      	ldr	r3, [r7, #4]
 8014fdc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8014fe0:	4b2d      	ldr	r3, [pc, #180]	; (8015098 <tcp_receive+0x2c4>)
 8014fe2:	681b      	ldr	r3, [r3, #0]
 8014fe4:	b29a      	uxth	r2, r3
 8014fe6:	687b      	ldr	r3, [r7, #4]
 8014fe8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014fea:	b29b      	uxth	r3, r3
 8014fec:	1ad3      	subs	r3, r2, r3
 8014fee:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8014ff0:	687b      	ldr	r3, [r7, #4]
 8014ff2:	2200      	movs	r2, #0
 8014ff4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 8014ff8:	4b27      	ldr	r3, [pc, #156]	; (8015098 <tcp_receive+0x2c4>)
 8014ffa:	681a      	ldr	r2, [r3, #0]
 8014ffc:	687b      	ldr	r3, [r7, #4]
 8014ffe:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8015000:	687b      	ldr	r3, [r7, #4]
 8015002:	7d1b      	ldrb	r3, [r3, #20]
 8015004:	2b03      	cmp	r3, #3
 8015006:	f240 8096 	bls.w	8015136 <tcp_receive+0x362>
        if (pcb->cwnd < pcb->ssthresh) {
 801500a:	687b      	ldr	r3, [r7, #4]
 801500c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8015010:	687b      	ldr	r3, [r7, #4]
 8015012:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8015016:	429a      	cmp	r2, r3
 8015018:	d244      	bcs.n	80150a4 <tcp_receive+0x2d0>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 801501a:	687b      	ldr	r3, [r7, #4]
 801501c:	8b5b      	ldrh	r3, [r3, #26]
 801501e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8015022:	2b00      	cmp	r3, #0
 8015024:	d001      	beq.n	801502a <tcp_receive+0x256>
 8015026:	2301      	movs	r3, #1
 8015028:	e000      	b.n	801502c <tcp_receive+0x258>
 801502a:	2302      	movs	r3, #2
 801502c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8015030:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8015034:	b29a      	uxth	r2, r3
 8015036:	687b      	ldr	r3, [r7, #4]
 8015038:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801503a:	fb12 f303 	smulbb	r3, r2, r3
 801503e:	b29b      	uxth	r3, r3
 8015040:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8015042:	4293      	cmp	r3, r2
 8015044:	bf28      	it	cs
 8015046:	4613      	movcs	r3, r2
 8015048:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 801504a:	687b      	ldr	r3, [r7, #4]
 801504c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8015050:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8015052:	4413      	add	r3, r2
 8015054:	b29a      	uxth	r2, r3
 8015056:	687b      	ldr	r3, [r7, #4]
 8015058:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801505c:	429a      	cmp	r2, r3
 801505e:	d309      	bcc.n	8015074 <tcp_receive+0x2a0>
 8015060:	687b      	ldr	r3, [r7, #4]
 8015062:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8015066:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8015068:	4413      	add	r3, r2
 801506a:	b29a      	uxth	r2, r3
 801506c:	687b      	ldr	r3, [r7, #4]
 801506e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8015072:	e060      	b.n	8015136 <tcp_receive+0x362>
 8015074:	687b      	ldr	r3, [r7, #4]
 8015076:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801507a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 801507e:	e05a      	b.n	8015136 <tcp_receive+0x362>
 8015080:	0801ec50 	.word	0x0801ec50
 8015084:	0801ef80 	.word	0x0801ef80
 8015088:	0801ec9c 	.word	0x0801ec9c
 801508c:	0801ef9c 	.word	0x0801ef9c
 8015090:	2000874c 	.word	0x2000874c
 8015094:	20008740 	.word	0x20008740
 8015098:	20008744 	.word	0x20008744
 801509c:	20008730 	.word	0x20008730
 80150a0:	2000874a 	.word	0x2000874a
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 80150a4:	687b      	ldr	r3, [r7, #4]
 80150a6:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80150aa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80150ac:	4413      	add	r3, r2
 80150ae:	b29a      	uxth	r2, r3
 80150b0:	687b      	ldr	r3, [r7, #4]
 80150b2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80150b6:	429a      	cmp	r2, r3
 80150b8:	d309      	bcc.n	80150ce <tcp_receive+0x2fa>
 80150ba:	687b      	ldr	r3, [r7, #4]
 80150bc:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80150c0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80150c2:	4413      	add	r3, r2
 80150c4:	b29a      	uxth	r2, r3
 80150c6:	687b      	ldr	r3, [r7, #4]
 80150c8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 80150cc:	e004      	b.n	80150d8 <tcp_receive+0x304>
 80150ce:	687b      	ldr	r3, [r7, #4]
 80150d0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80150d4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 80150d8:	687b      	ldr	r3, [r7, #4]
 80150da:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80150de:	687b      	ldr	r3, [r7, #4]
 80150e0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80150e4:	429a      	cmp	r2, r3
 80150e6:	d326      	bcc.n	8015136 <tcp_receive+0x362>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 80150e8:	687b      	ldr	r3, [r7, #4]
 80150ea:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80150ee:	687b      	ldr	r3, [r7, #4]
 80150f0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80150f4:	1ad3      	subs	r3, r2, r3
 80150f6:	b29a      	uxth	r2, r3
 80150f8:	687b      	ldr	r3, [r7, #4]
 80150fa:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 80150fe:	687b      	ldr	r3, [r7, #4]
 8015100:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8015104:	687b      	ldr	r3, [r7, #4]
 8015106:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015108:	4413      	add	r3, r2
 801510a:	b29a      	uxth	r2, r3
 801510c:	687b      	ldr	r3, [r7, #4]
 801510e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8015112:	429a      	cmp	r2, r3
 8015114:	d30a      	bcc.n	801512c <tcp_receive+0x358>
 8015116:	687b      	ldr	r3, [r7, #4]
 8015118:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801511c:	687b      	ldr	r3, [r7, #4]
 801511e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015120:	4413      	add	r3, r2
 8015122:	b29a      	uxth	r2, r3
 8015124:	687b      	ldr	r3, [r7, #4]
 8015126:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 801512a:	e004      	b.n	8015136 <tcp_receive+0x362>
 801512c:	687b      	ldr	r3, [r7, #4]
 801512e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8015132:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8015136:	687b      	ldr	r3, [r7, #4]
 8015138:	6f19      	ldr	r1, [r3, #112]	; 0x70
 801513a:	687b      	ldr	r3, [r7, #4]
 801513c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801513e:	4a98      	ldr	r2, [pc, #608]	; (80153a0 <tcp_receive+0x5cc>)
 8015140:	6878      	ldr	r0, [r7, #4]
 8015142:	f7ff fdcb 	bl	8014cdc <tcp_free_acked_segments>
 8015146:	4602      	mov	r2, r0
 8015148:	687b      	ldr	r3, [r7, #4]
 801514a:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 801514c:	687b      	ldr	r3, [r7, #4]
 801514e:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 8015150:	687b      	ldr	r3, [r7, #4]
 8015152:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015154:	4a93      	ldr	r2, [pc, #588]	; (80153a4 <tcp_receive+0x5d0>)
 8015156:	6878      	ldr	r0, [r7, #4]
 8015158:	f7ff fdc0 	bl	8014cdc <tcp_free_acked_segments>
 801515c:	4602      	mov	r2, r0
 801515e:	687b      	ldr	r3, [r7, #4]
 8015160:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8015162:	687b      	ldr	r3, [r7, #4]
 8015164:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015166:	2b00      	cmp	r3, #0
 8015168:	d104      	bne.n	8015174 <tcp_receive+0x3a0>
        pcb->rtime = -1;
 801516a:	687b      	ldr	r3, [r7, #4]
 801516c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8015170:	861a      	strh	r2, [r3, #48]	; 0x30
 8015172:	e002      	b.n	801517a <tcp_receive+0x3a6>
      } else {
        pcb->rtime = 0;
 8015174:	687b      	ldr	r3, [r7, #4]
 8015176:	2200      	movs	r2, #0
 8015178:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 801517a:	687b      	ldr	r3, [r7, #4]
 801517c:	2200      	movs	r2, #0
 801517e:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8015180:	687b      	ldr	r3, [r7, #4]
 8015182:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015184:	2b00      	cmp	r3, #0
 8015186:	d103      	bne.n	8015190 <tcp_receive+0x3bc>
        pcb->unsent_oversize = 0;
 8015188:	687b      	ldr	r3, [r7, #4]
 801518a:	2200      	movs	r2, #0
 801518c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8015190:	687b      	ldr	r3, [r7, #4]
 8015192:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8015196:	4b84      	ldr	r3, [pc, #528]	; (80153a8 <tcp_receive+0x5d4>)
 8015198:	881b      	ldrh	r3, [r3, #0]
 801519a:	4413      	add	r3, r2
 801519c:	b29a      	uxth	r2, r3
 801519e:	687b      	ldr	r3, [r7, #4]
 80151a0:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 80151a4:	687b      	ldr	r3, [r7, #4]
 80151a6:	8b5b      	ldrh	r3, [r3, #26]
 80151a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80151ac:	2b00      	cmp	r3, #0
 80151ae:	d035      	beq.n	801521c <tcp_receive+0x448>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 80151b0:	687b      	ldr	r3, [r7, #4]
 80151b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80151b4:	2b00      	cmp	r3, #0
 80151b6:	d118      	bne.n	80151ea <tcp_receive+0x416>
          if ((pcb->unsent == NULL) ||
 80151b8:	687b      	ldr	r3, [r7, #4]
 80151ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80151bc:	2b00      	cmp	r3, #0
 80151be:	d00c      	beq.n	80151da <tcp_receive+0x406>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 80151c0:	687b      	ldr	r3, [r7, #4]
 80151c2:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 80151c4:	687b      	ldr	r3, [r7, #4]
 80151c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80151c8:	68db      	ldr	r3, [r3, #12]
 80151ca:	685b      	ldr	r3, [r3, #4]
 80151cc:	4618      	mov	r0, r3
 80151ce:	f7fb f974 	bl	80104ba <lwip_htonl>
 80151d2:	4603      	mov	r3, r0
 80151d4:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 80151d6:	2b00      	cmp	r3, #0
 80151d8:	dc20      	bgt.n	801521c <tcp_receive+0x448>
            tcp_clear_flags(pcb, TF_RTO);
 80151da:	687b      	ldr	r3, [r7, #4]
 80151dc:	8b5b      	ldrh	r3, [r3, #26]
 80151de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80151e2:	b29a      	uxth	r2, r3
 80151e4:	687b      	ldr	r3, [r7, #4]
 80151e6:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80151e8:	e018      	b.n	801521c <tcp_receive+0x448>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 80151ea:	687b      	ldr	r3, [r7, #4]
 80151ec:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 80151ee:	687b      	ldr	r3, [r7, #4]
 80151f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80151f2:	68db      	ldr	r3, [r3, #12]
 80151f4:	685b      	ldr	r3, [r3, #4]
 80151f6:	4618      	mov	r0, r3
 80151f8:	f7fb f95f 	bl	80104ba <lwip_htonl>
 80151fc:	4603      	mov	r3, r0
 80151fe:	1ae3      	subs	r3, r4, r3
 8015200:	2b00      	cmp	r3, #0
 8015202:	dc0b      	bgt.n	801521c <tcp_receive+0x448>
          tcp_clear_flags(pcb, TF_RTO);
 8015204:	687b      	ldr	r3, [r7, #4]
 8015206:	8b5b      	ldrh	r3, [r3, #26]
 8015208:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801520c:	b29a      	uxth	r2, r3
 801520e:	687b      	ldr	r3, [r7, #4]
 8015210:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8015212:	e003      	b.n	801521c <tcp_receive+0x448>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8015214:	6878      	ldr	r0, [r7, #4]
 8015216:	f001 ff85 	bl	8017124 <tcp_send_empty_ack>
 801521a:	e000      	b.n	801521e <tcp_receive+0x44a>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801521c:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 801521e:	687b      	ldr	r3, [r7, #4]
 8015220:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015222:	2b00      	cmp	r3, #0
 8015224:	d05b      	beq.n	80152de <tcp_receive+0x50a>
 8015226:	687b      	ldr	r3, [r7, #4]
 8015228:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801522a:	4b60      	ldr	r3, [pc, #384]	; (80153ac <tcp_receive+0x5d8>)
 801522c:	681b      	ldr	r3, [r3, #0]
 801522e:	1ad3      	subs	r3, r2, r3
 8015230:	2b00      	cmp	r3, #0
 8015232:	da54      	bge.n	80152de <tcp_receive+0x50a>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8015234:	4b5e      	ldr	r3, [pc, #376]	; (80153b0 <tcp_receive+0x5dc>)
 8015236:	681b      	ldr	r3, [r3, #0]
 8015238:	b29a      	uxth	r2, r3
 801523a:	687b      	ldr	r3, [r7, #4]
 801523c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801523e:	b29b      	uxth	r3, r3
 8015240:	1ad3      	subs	r3, r2, r3
 8015242:	b29b      	uxth	r3, r3
 8015244:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8015248:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 801524c:	687b      	ldr	r3, [r7, #4]
 801524e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8015252:	10db      	asrs	r3, r3, #3
 8015254:	b21b      	sxth	r3, r3
 8015256:	b29b      	uxth	r3, r3
 8015258:	1ad3      	subs	r3, r2, r3
 801525a:	b29b      	uxth	r3, r3
 801525c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8015260:	687b      	ldr	r3, [r7, #4]
 8015262:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8015266:	b29a      	uxth	r2, r3
 8015268:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 801526c:	4413      	add	r3, r2
 801526e:	b29b      	uxth	r3, r3
 8015270:	b21a      	sxth	r2, r3
 8015272:	687b      	ldr	r3, [r7, #4]
 8015274:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 8015276:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 801527a:	2b00      	cmp	r3, #0
 801527c:	da05      	bge.n	801528a <tcp_receive+0x4b6>
        m = (s16_t) - m;
 801527e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8015282:	425b      	negs	r3, r3
 8015284:	b29b      	uxth	r3, r3
 8015286:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 801528a:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 801528e:	687b      	ldr	r3, [r7, #4]
 8015290:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8015294:	109b      	asrs	r3, r3, #2
 8015296:	b21b      	sxth	r3, r3
 8015298:	b29b      	uxth	r3, r3
 801529a:	1ad3      	subs	r3, r2, r3
 801529c:	b29b      	uxth	r3, r3
 801529e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 80152a2:	687b      	ldr	r3, [r7, #4]
 80152a4:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80152a8:	b29a      	uxth	r2, r3
 80152aa:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80152ae:	4413      	add	r3, r2
 80152b0:	b29b      	uxth	r3, r3
 80152b2:	b21a      	sxth	r2, r3
 80152b4:	687b      	ldr	r3, [r7, #4]
 80152b6:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80152b8:	687b      	ldr	r3, [r7, #4]
 80152ba:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80152be:	10db      	asrs	r3, r3, #3
 80152c0:	b21b      	sxth	r3, r3
 80152c2:	b29a      	uxth	r2, r3
 80152c4:	687b      	ldr	r3, [r7, #4]
 80152c6:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80152ca:	b29b      	uxth	r3, r3
 80152cc:	4413      	add	r3, r2
 80152ce:	b29b      	uxth	r3, r3
 80152d0:	b21a      	sxth	r2, r3
 80152d2:	687b      	ldr	r3, [r7, #4]
 80152d4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 80152d8:	687b      	ldr	r3, [r7, #4]
 80152da:	2200      	movs	r2, #0
 80152dc:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 80152de:	4b35      	ldr	r3, [pc, #212]	; (80153b4 <tcp_receive+0x5e0>)
 80152e0:	881b      	ldrh	r3, [r3, #0]
 80152e2:	2b00      	cmp	r3, #0
 80152e4:	f000 84e1 	beq.w	8015caa <tcp_receive+0xed6>
 80152e8:	687b      	ldr	r3, [r7, #4]
 80152ea:	7d1b      	ldrb	r3, [r3, #20]
 80152ec:	2b06      	cmp	r3, #6
 80152ee:	f200 84dc 	bhi.w	8015caa <tcp_receive+0xed6>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 80152f2:	687b      	ldr	r3, [r7, #4]
 80152f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80152f6:	4b30      	ldr	r3, [pc, #192]	; (80153b8 <tcp_receive+0x5e4>)
 80152f8:	681b      	ldr	r3, [r3, #0]
 80152fa:	1ad3      	subs	r3, r2, r3
 80152fc:	3b01      	subs	r3, #1
 80152fe:	2b00      	cmp	r3, #0
 8015300:	f2c0 808e 	blt.w	8015420 <tcp_receive+0x64c>
 8015304:	687b      	ldr	r3, [r7, #4]
 8015306:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8015308:	4b2a      	ldr	r3, [pc, #168]	; (80153b4 <tcp_receive+0x5e0>)
 801530a:	881b      	ldrh	r3, [r3, #0]
 801530c:	4619      	mov	r1, r3
 801530e:	4b2a      	ldr	r3, [pc, #168]	; (80153b8 <tcp_receive+0x5e4>)
 8015310:	681b      	ldr	r3, [r3, #0]
 8015312:	440b      	add	r3, r1
 8015314:	1ad3      	subs	r3, r2, r3
 8015316:	3301      	adds	r3, #1
 8015318:	2b00      	cmp	r3, #0
 801531a:	f300 8081 	bgt.w	8015420 <tcp_receive+0x64c>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 801531e:	4b27      	ldr	r3, [pc, #156]	; (80153bc <tcp_receive+0x5e8>)
 8015320:	685b      	ldr	r3, [r3, #4]
 8015322:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8015324:	687b      	ldr	r3, [r7, #4]
 8015326:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8015328:	4b23      	ldr	r3, [pc, #140]	; (80153b8 <tcp_receive+0x5e4>)
 801532a:	681b      	ldr	r3, [r3, #0]
 801532c:	1ad3      	subs	r3, r2, r3
 801532e:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8015330:	4b22      	ldr	r3, [pc, #136]	; (80153bc <tcp_receive+0x5e8>)
 8015332:	685b      	ldr	r3, [r3, #4]
 8015334:	2b00      	cmp	r3, #0
 8015336:	d106      	bne.n	8015346 <tcp_receive+0x572>
 8015338:	4b21      	ldr	r3, [pc, #132]	; (80153c0 <tcp_receive+0x5ec>)
 801533a:	f240 5294 	movw	r2, #1428	; 0x594
 801533e:	4921      	ldr	r1, [pc, #132]	; (80153c4 <tcp_receive+0x5f0>)
 8015340:	4821      	ldr	r0, [pc, #132]	; (80153c8 <tcp_receive+0x5f4>)
 8015342:	f007 f989 	bl	801c658 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8015346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015348:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 801534c:	4293      	cmp	r3, r2
 801534e:	d906      	bls.n	801535e <tcp_receive+0x58a>
 8015350:	4b1b      	ldr	r3, [pc, #108]	; (80153c0 <tcp_receive+0x5ec>)
 8015352:	f240 5295 	movw	r2, #1429	; 0x595
 8015356:	491d      	ldr	r1, [pc, #116]	; (80153cc <tcp_receive+0x5f8>)
 8015358:	481b      	ldr	r0, [pc, #108]	; (80153c8 <tcp_receive+0x5f4>)
 801535a:	f007 f97d 	bl	801c658 <iprintf>
      off = (u16_t)off32;
 801535e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015360:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8015364:	4b15      	ldr	r3, [pc, #84]	; (80153bc <tcp_receive+0x5e8>)
 8015366:	685b      	ldr	r3, [r3, #4]
 8015368:	891b      	ldrh	r3, [r3, #8]
 801536a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801536e:	429a      	cmp	r2, r3
 8015370:	d906      	bls.n	8015380 <tcp_receive+0x5ac>
 8015372:	4b13      	ldr	r3, [pc, #76]	; (80153c0 <tcp_receive+0x5ec>)
 8015374:	f240 5297 	movw	r2, #1431	; 0x597
 8015378:	4915      	ldr	r1, [pc, #84]	; (80153d0 <tcp_receive+0x5fc>)
 801537a:	4813      	ldr	r0, [pc, #76]	; (80153c8 <tcp_receive+0x5f4>)
 801537c:	f007 f96c 	bl	801c658 <iprintf>
      inseg.len -= off;
 8015380:	4b0e      	ldr	r3, [pc, #56]	; (80153bc <tcp_receive+0x5e8>)
 8015382:	891a      	ldrh	r2, [r3, #8]
 8015384:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8015388:	1ad3      	subs	r3, r2, r3
 801538a:	b29a      	uxth	r2, r3
 801538c:	4b0b      	ldr	r3, [pc, #44]	; (80153bc <tcp_receive+0x5e8>)
 801538e:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8015390:	4b0a      	ldr	r3, [pc, #40]	; (80153bc <tcp_receive+0x5e8>)
 8015392:	685b      	ldr	r3, [r3, #4]
 8015394:	891a      	ldrh	r2, [r3, #8]
 8015396:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801539a:	1ad3      	subs	r3, r2, r3
 801539c:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 801539e:	e029      	b.n	80153f4 <tcp_receive+0x620>
 80153a0:	0801efb8 	.word	0x0801efb8
 80153a4:	0801efc0 	.word	0x0801efc0
 80153a8:	20008748 	.word	0x20008748
 80153ac:	20008744 	.word	0x20008744
 80153b0:	2000f7f4 	.word	0x2000f7f4
 80153b4:	2000874a 	.word	0x2000874a
 80153b8:	20008740 	.word	0x20008740
 80153bc:	20008720 	.word	0x20008720
 80153c0:	0801ec50 	.word	0x0801ec50
 80153c4:	0801efc8 	.word	0x0801efc8
 80153c8:	0801ec9c 	.word	0x0801ec9c
 80153cc:	0801efd8 	.word	0x0801efd8
 80153d0:	0801efe8 	.word	0x0801efe8
        off -= p->len;
 80153d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80153d6:	895b      	ldrh	r3, [r3, #10]
 80153d8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80153dc:	1ad3      	subs	r3, r2, r3
 80153de:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 80153e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80153e4:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80153e6:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 80153e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80153ea:	2200      	movs	r2, #0
 80153ec:	815a      	strh	r2, [r3, #10]
        p = p->next;
 80153ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80153f0:	681b      	ldr	r3, [r3, #0]
 80153f2:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 80153f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80153f6:	895b      	ldrh	r3, [r3, #10]
 80153f8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80153fc:	429a      	cmp	r2, r3
 80153fe:	d8e9      	bhi.n	80153d4 <tcp_receive+0x600>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8015400:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8015404:	4619      	mov	r1, r3
 8015406:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8015408:	f7fc fb70 	bl	8011aec <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 801540c:	687b      	ldr	r3, [r7, #4]
 801540e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015410:	4a91      	ldr	r2, [pc, #580]	; (8015658 <tcp_receive+0x884>)
 8015412:	6013      	str	r3, [r2, #0]
 8015414:	4b91      	ldr	r3, [pc, #580]	; (801565c <tcp_receive+0x888>)
 8015416:	68db      	ldr	r3, [r3, #12]
 8015418:	4a8f      	ldr	r2, [pc, #572]	; (8015658 <tcp_receive+0x884>)
 801541a:	6812      	ldr	r2, [r2, #0]
 801541c:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801541e:	e00d      	b.n	801543c <tcp_receive+0x668>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8015420:	4b8d      	ldr	r3, [pc, #564]	; (8015658 <tcp_receive+0x884>)
 8015422:	681a      	ldr	r2, [r3, #0]
 8015424:	687b      	ldr	r3, [r7, #4]
 8015426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015428:	1ad3      	subs	r3, r2, r3
 801542a:	2b00      	cmp	r3, #0
 801542c:	da06      	bge.n	801543c <tcp_receive+0x668>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 801542e:	687b      	ldr	r3, [r7, #4]
 8015430:	8b5b      	ldrh	r3, [r3, #26]
 8015432:	f043 0302 	orr.w	r3, r3, #2
 8015436:	b29a      	uxth	r2, r3
 8015438:	687b      	ldr	r3, [r7, #4]
 801543a:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801543c:	4b86      	ldr	r3, [pc, #536]	; (8015658 <tcp_receive+0x884>)
 801543e:	681a      	ldr	r2, [r3, #0]
 8015440:	687b      	ldr	r3, [r7, #4]
 8015442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015444:	1ad3      	subs	r3, r2, r3
 8015446:	2b00      	cmp	r3, #0
 8015448:	f2c0 842a 	blt.w	8015ca0 <tcp_receive+0xecc>
 801544c:	4b82      	ldr	r3, [pc, #520]	; (8015658 <tcp_receive+0x884>)
 801544e:	681a      	ldr	r2, [r3, #0]
 8015450:	687b      	ldr	r3, [r7, #4]
 8015452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015454:	6879      	ldr	r1, [r7, #4]
 8015456:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8015458:	440b      	add	r3, r1
 801545a:	1ad3      	subs	r3, r2, r3
 801545c:	3301      	adds	r3, #1
 801545e:	2b00      	cmp	r3, #0
 8015460:	f300 841e 	bgt.w	8015ca0 <tcp_receive+0xecc>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8015464:	687b      	ldr	r3, [r7, #4]
 8015466:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8015468:	4b7b      	ldr	r3, [pc, #492]	; (8015658 <tcp_receive+0x884>)
 801546a:	681b      	ldr	r3, [r3, #0]
 801546c:	429a      	cmp	r2, r3
 801546e:	f040 829a 	bne.w	80159a6 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8015472:	4b7a      	ldr	r3, [pc, #488]	; (801565c <tcp_receive+0x888>)
 8015474:	891c      	ldrh	r4, [r3, #8]
 8015476:	4b79      	ldr	r3, [pc, #484]	; (801565c <tcp_receive+0x888>)
 8015478:	68db      	ldr	r3, [r3, #12]
 801547a:	899b      	ldrh	r3, [r3, #12]
 801547c:	b29b      	uxth	r3, r3
 801547e:	4618      	mov	r0, r3
 8015480:	f7fb f806 	bl	8010490 <lwip_htons>
 8015484:	4603      	mov	r3, r0
 8015486:	b2db      	uxtb	r3, r3
 8015488:	f003 0303 	and.w	r3, r3, #3
 801548c:	2b00      	cmp	r3, #0
 801548e:	d001      	beq.n	8015494 <tcp_receive+0x6c0>
 8015490:	2301      	movs	r3, #1
 8015492:	e000      	b.n	8015496 <tcp_receive+0x6c2>
 8015494:	2300      	movs	r3, #0
 8015496:	4423      	add	r3, r4
 8015498:	b29a      	uxth	r2, r3
 801549a:	4b71      	ldr	r3, [pc, #452]	; (8015660 <tcp_receive+0x88c>)
 801549c:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 801549e:	687b      	ldr	r3, [r7, #4]
 80154a0:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80154a2:	4b6f      	ldr	r3, [pc, #444]	; (8015660 <tcp_receive+0x88c>)
 80154a4:	881b      	ldrh	r3, [r3, #0]
 80154a6:	429a      	cmp	r2, r3
 80154a8:	d275      	bcs.n	8015596 <tcp_receive+0x7c2>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80154aa:	4b6c      	ldr	r3, [pc, #432]	; (801565c <tcp_receive+0x888>)
 80154ac:	68db      	ldr	r3, [r3, #12]
 80154ae:	899b      	ldrh	r3, [r3, #12]
 80154b0:	b29b      	uxth	r3, r3
 80154b2:	4618      	mov	r0, r3
 80154b4:	f7fa ffec 	bl	8010490 <lwip_htons>
 80154b8:	4603      	mov	r3, r0
 80154ba:	b2db      	uxtb	r3, r3
 80154bc:	f003 0301 	and.w	r3, r3, #1
 80154c0:	2b00      	cmp	r3, #0
 80154c2:	d01f      	beq.n	8015504 <tcp_receive+0x730>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 80154c4:	4b65      	ldr	r3, [pc, #404]	; (801565c <tcp_receive+0x888>)
 80154c6:	68db      	ldr	r3, [r3, #12]
 80154c8:	899b      	ldrh	r3, [r3, #12]
 80154ca:	b29b      	uxth	r3, r3
 80154cc:	b21b      	sxth	r3, r3
 80154ce:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80154d2:	b21c      	sxth	r4, r3
 80154d4:	4b61      	ldr	r3, [pc, #388]	; (801565c <tcp_receive+0x888>)
 80154d6:	68db      	ldr	r3, [r3, #12]
 80154d8:	899b      	ldrh	r3, [r3, #12]
 80154da:	b29b      	uxth	r3, r3
 80154dc:	4618      	mov	r0, r3
 80154de:	f7fa ffd7 	bl	8010490 <lwip_htons>
 80154e2:	4603      	mov	r3, r0
 80154e4:	b2db      	uxtb	r3, r3
 80154e6:	b29b      	uxth	r3, r3
 80154e8:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80154ec:	b29b      	uxth	r3, r3
 80154ee:	4618      	mov	r0, r3
 80154f0:	f7fa ffce 	bl	8010490 <lwip_htons>
 80154f4:	4603      	mov	r3, r0
 80154f6:	b21b      	sxth	r3, r3
 80154f8:	4323      	orrs	r3, r4
 80154fa:	b21a      	sxth	r2, r3
 80154fc:	4b57      	ldr	r3, [pc, #348]	; (801565c <tcp_receive+0x888>)
 80154fe:	68db      	ldr	r3, [r3, #12]
 8015500:	b292      	uxth	r2, r2
 8015502:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8015504:	687b      	ldr	r3, [r7, #4]
 8015506:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8015508:	4b54      	ldr	r3, [pc, #336]	; (801565c <tcp_receive+0x888>)
 801550a:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801550c:	4b53      	ldr	r3, [pc, #332]	; (801565c <tcp_receive+0x888>)
 801550e:	68db      	ldr	r3, [r3, #12]
 8015510:	899b      	ldrh	r3, [r3, #12]
 8015512:	b29b      	uxth	r3, r3
 8015514:	4618      	mov	r0, r3
 8015516:	f7fa ffbb 	bl	8010490 <lwip_htons>
 801551a:	4603      	mov	r3, r0
 801551c:	b2db      	uxtb	r3, r3
 801551e:	f003 0302 	and.w	r3, r3, #2
 8015522:	2b00      	cmp	r3, #0
 8015524:	d005      	beq.n	8015532 <tcp_receive+0x75e>
            inseg.len -= 1;
 8015526:	4b4d      	ldr	r3, [pc, #308]	; (801565c <tcp_receive+0x888>)
 8015528:	891b      	ldrh	r3, [r3, #8]
 801552a:	3b01      	subs	r3, #1
 801552c:	b29a      	uxth	r2, r3
 801552e:	4b4b      	ldr	r3, [pc, #300]	; (801565c <tcp_receive+0x888>)
 8015530:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8015532:	4b4a      	ldr	r3, [pc, #296]	; (801565c <tcp_receive+0x888>)
 8015534:	685a      	ldr	r2, [r3, #4]
 8015536:	4b49      	ldr	r3, [pc, #292]	; (801565c <tcp_receive+0x888>)
 8015538:	891b      	ldrh	r3, [r3, #8]
 801553a:	4619      	mov	r1, r3
 801553c:	4610      	mov	r0, r2
 801553e:	f7fc f9d5 	bl	80118ec <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8015542:	4b46      	ldr	r3, [pc, #280]	; (801565c <tcp_receive+0x888>)
 8015544:	891c      	ldrh	r4, [r3, #8]
 8015546:	4b45      	ldr	r3, [pc, #276]	; (801565c <tcp_receive+0x888>)
 8015548:	68db      	ldr	r3, [r3, #12]
 801554a:	899b      	ldrh	r3, [r3, #12]
 801554c:	b29b      	uxth	r3, r3
 801554e:	4618      	mov	r0, r3
 8015550:	f7fa ff9e 	bl	8010490 <lwip_htons>
 8015554:	4603      	mov	r3, r0
 8015556:	b2db      	uxtb	r3, r3
 8015558:	f003 0303 	and.w	r3, r3, #3
 801555c:	2b00      	cmp	r3, #0
 801555e:	d001      	beq.n	8015564 <tcp_receive+0x790>
 8015560:	2301      	movs	r3, #1
 8015562:	e000      	b.n	8015566 <tcp_receive+0x792>
 8015564:	2300      	movs	r3, #0
 8015566:	4423      	add	r3, r4
 8015568:	b29a      	uxth	r2, r3
 801556a:	4b3d      	ldr	r3, [pc, #244]	; (8015660 <tcp_receive+0x88c>)
 801556c:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801556e:	4b3c      	ldr	r3, [pc, #240]	; (8015660 <tcp_receive+0x88c>)
 8015570:	881b      	ldrh	r3, [r3, #0]
 8015572:	461a      	mov	r2, r3
 8015574:	4b38      	ldr	r3, [pc, #224]	; (8015658 <tcp_receive+0x884>)
 8015576:	681b      	ldr	r3, [r3, #0]
 8015578:	441a      	add	r2, r3
 801557a:	687b      	ldr	r3, [r7, #4]
 801557c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801557e:	6879      	ldr	r1, [r7, #4]
 8015580:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8015582:	440b      	add	r3, r1
 8015584:	429a      	cmp	r2, r3
 8015586:	d006      	beq.n	8015596 <tcp_receive+0x7c2>
 8015588:	4b36      	ldr	r3, [pc, #216]	; (8015664 <tcp_receive+0x890>)
 801558a:	f240 52cc 	movw	r2, #1484	; 0x5cc
 801558e:	4936      	ldr	r1, [pc, #216]	; (8015668 <tcp_receive+0x894>)
 8015590:	4836      	ldr	r0, [pc, #216]	; (801566c <tcp_receive+0x898>)
 8015592:	f007 f861 	bl	801c658 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8015596:	687b      	ldr	r3, [r7, #4]
 8015598:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801559a:	2b00      	cmp	r3, #0
 801559c:	f000 80e7 	beq.w	801576e <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80155a0:	4b2e      	ldr	r3, [pc, #184]	; (801565c <tcp_receive+0x888>)
 80155a2:	68db      	ldr	r3, [r3, #12]
 80155a4:	899b      	ldrh	r3, [r3, #12]
 80155a6:	b29b      	uxth	r3, r3
 80155a8:	4618      	mov	r0, r3
 80155aa:	f7fa ff71 	bl	8010490 <lwip_htons>
 80155ae:	4603      	mov	r3, r0
 80155b0:	b2db      	uxtb	r3, r3
 80155b2:	f003 0301 	and.w	r3, r3, #1
 80155b6:	2b00      	cmp	r3, #0
 80155b8:	d010      	beq.n	80155dc <tcp_receive+0x808>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 80155ba:	e00a      	b.n	80155d2 <tcp_receive+0x7fe>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 80155bc:	687b      	ldr	r3, [r7, #4]
 80155be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80155c0:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 80155c2:	687b      	ldr	r3, [r7, #4]
 80155c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80155c6:	681a      	ldr	r2, [r3, #0]
 80155c8:	687b      	ldr	r3, [r7, #4]
 80155ca:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 80155cc:	68f8      	ldr	r0, [r7, #12]
 80155ce:	f7fd fd97 	bl	8013100 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 80155d2:	687b      	ldr	r3, [r7, #4]
 80155d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80155d6:	2b00      	cmp	r3, #0
 80155d8:	d1f0      	bne.n	80155bc <tcp_receive+0x7e8>
 80155da:	e0c8      	b.n	801576e <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 80155dc:	687b      	ldr	r3, [r7, #4]
 80155de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80155e0:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 80155e2:	e052      	b.n	801568a <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80155e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80155e6:	68db      	ldr	r3, [r3, #12]
 80155e8:	899b      	ldrh	r3, [r3, #12]
 80155ea:	b29b      	uxth	r3, r3
 80155ec:	4618      	mov	r0, r3
 80155ee:	f7fa ff4f 	bl	8010490 <lwip_htons>
 80155f2:	4603      	mov	r3, r0
 80155f4:	b2db      	uxtb	r3, r3
 80155f6:	f003 0301 	and.w	r3, r3, #1
 80155fa:	2b00      	cmp	r3, #0
 80155fc:	d03d      	beq.n	801567a <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 80155fe:	4b17      	ldr	r3, [pc, #92]	; (801565c <tcp_receive+0x888>)
 8015600:	68db      	ldr	r3, [r3, #12]
 8015602:	899b      	ldrh	r3, [r3, #12]
 8015604:	b29b      	uxth	r3, r3
 8015606:	4618      	mov	r0, r3
 8015608:	f7fa ff42 	bl	8010490 <lwip_htons>
 801560c:	4603      	mov	r3, r0
 801560e:	b2db      	uxtb	r3, r3
 8015610:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8015614:	2b00      	cmp	r3, #0
 8015616:	d130      	bne.n	801567a <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8015618:	4b10      	ldr	r3, [pc, #64]	; (801565c <tcp_receive+0x888>)
 801561a:	68db      	ldr	r3, [r3, #12]
 801561c:	899b      	ldrh	r3, [r3, #12]
 801561e:	b29c      	uxth	r4, r3
 8015620:	2001      	movs	r0, #1
 8015622:	f7fa ff35 	bl	8010490 <lwip_htons>
 8015626:	4603      	mov	r3, r0
 8015628:	461a      	mov	r2, r3
 801562a:	4b0c      	ldr	r3, [pc, #48]	; (801565c <tcp_receive+0x888>)
 801562c:	68db      	ldr	r3, [r3, #12]
 801562e:	4322      	orrs	r2, r4
 8015630:	b292      	uxth	r2, r2
 8015632:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8015634:	4b09      	ldr	r3, [pc, #36]	; (801565c <tcp_receive+0x888>)
 8015636:	891c      	ldrh	r4, [r3, #8]
 8015638:	4b08      	ldr	r3, [pc, #32]	; (801565c <tcp_receive+0x888>)
 801563a:	68db      	ldr	r3, [r3, #12]
 801563c:	899b      	ldrh	r3, [r3, #12]
 801563e:	b29b      	uxth	r3, r3
 8015640:	4618      	mov	r0, r3
 8015642:	f7fa ff25 	bl	8010490 <lwip_htons>
 8015646:	4603      	mov	r3, r0
 8015648:	b2db      	uxtb	r3, r3
 801564a:	f003 0303 	and.w	r3, r3, #3
 801564e:	2b00      	cmp	r3, #0
 8015650:	d00e      	beq.n	8015670 <tcp_receive+0x89c>
 8015652:	2301      	movs	r3, #1
 8015654:	e00d      	b.n	8015672 <tcp_receive+0x89e>
 8015656:	bf00      	nop
 8015658:	20008740 	.word	0x20008740
 801565c:	20008720 	.word	0x20008720
 8015660:	2000874a 	.word	0x2000874a
 8015664:	0801ec50 	.word	0x0801ec50
 8015668:	0801eff8 	.word	0x0801eff8
 801566c:	0801ec9c 	.word	0x0801ec9c
 8015670:	2300      	movs	r3, #0
 8015672:	4423      	add	r3, r4
 8015674:	b29a      	uxth	r2, r3
 8015676:	4b98      	ldr	r3, [pc, #608]	; (80158d8 <tcp_receive+0xb04>)
 8015678:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 801567a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801567c:	613b      	str	r3, [r7, #16]
              next = next->next;
 801567e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015680:	681b      	ldr	r3, [r3, #0]
 8015682:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 8015684:	6938      	ldr	r0, [r7, #16]
 8015686:	f7fd fd3b 	bl	8013100 <tcp_seg_free>
            while (next &&
 801568a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801568c:	2b00      	cmp	r3, #0
 801568e:	d00e      	beq.n	80156ae <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8015690:	4b91      	ldr	r3, [pc, #580]	; (80158d8 <tcp_receive+0xb04>)
 8015692:	881b      	ldrh	r3, [r3, #0]
 8015694:	461a      	mov	r2, r3
 8015696:	4b91      	ldr	r3, [pc, #580]	; (80158dc <tcp_receive+0xb08>)
 8015698:	681b      	ldr	r3, [r3, #0]
 801569a:	441a      	add	r2, r3
 801569c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801569e:	68db      	ldr	r3, [r3, #12]
 80156a0:	685b      	ldr	r3, [r3, #4]
 80156a2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80156a4:	8909      	ldrh	r1, [r1, #8]
 80156a6:	440b      	add	r3, r1
 80156a8:	1ad3      	subs	r3, r2, r3
            while (next &&
 80156aa:	2b00      	cmp	r3, #0
 80156ac:	da9a      	bge.n	80155e4 <tcp_receive+0x810>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 80156ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80156b0:	2b00      	cmp	r3, #0
 80156b2:	d059      	beq.n	8015768 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 80156b4:	4b88      	ldr	r3, [pc, #544]	; (80158d8 <tcp_receive+0xb04>)
 80156b6:	881b      	ldrh	r3, [r3, #0]
 80156b8:	461a      	mov	r2, r3
 80156ba:	4b88      	ldr	r3, [pc, #544]	; (80158dc <tcp_receive+0xb08>)
 80156bc:	681b      	ldr	r3, [r3, #0]
 80156be:	441a      	add	r2, r3
 80156c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80156c2:	68db      	ldr	r3, [r3, #12]
 80156c4:	685b      	ldr	r3, [r3, #4]
 80156c6:	1ad3      	subs	r3, r2, r3
            if (next &&
 80156c8:	2b00      	cmp	r3, #0
 80156ca:	dd4d      	ble.n	8015768 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 80156cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80156ce:	68db      	ldr	r3, [r3, #12]
 80156d0:	685b      	ldr	r3, [r3, #4]
 80156d2:	b29a      	uxth	r2, r3
 80156d4:	4b81      	ldr	r3, [pc, #516]	; (80158dc <tcp_receive+0xb08>)
 80156d6:	681b      	ldr	r3, [r3, #0]
 80156d8:	b29b      	uxth	r3, r3
 80156da:	1ad3      	subs	r3, r2, r3
 80156dc:	b29a      	uxth	r2, r3
 80156de:	4b80      	ldr	r3, [pc, #512]	; (80158e0 <tcp_receive+0xb0c>)
 80156e0:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80156e2:	4b7f      	ldr	r3, [pc, #508]	; (80158e0 <tcp_receive+0xb0c>)
 80156e4:	68db      	ldr	r3, [r3, #12]
 80156e6:	899b      	ldrh	r3, [r3, #12]
 80156e8:	b29b      	uxth	r3, r3
 80156ea:	4618      	mov	r0, r3
 80156ec:	f7fa fed0 	bl	8010490 <lwip_htons>
 80156f0:	4603      	mov	r3, r0
 80156f2:	b2db      	uxtb	r3, r3
 80156f4:	f003 0302 	and.w	r3, r3, #2
 80156f8:	2b00      	cmp	r3, #0
 80156fa:	d005      	beq.n	8015708 <tcp_receive+0x934>
                inseg.len -= 1;
 80156fc:	4b78      	ldr	r3, [pc, #480]	; (80158e0 <tcp_receive+0xb0c>)
 80156fe:	891b      	ldrh	r3, [r3, #8]
 8015700:	3b01      	subs	r3, #1
 8015702:	b29a      	uxth	r2, r3
 8015704:	4b76      	ldr	r3, [pc, #472]	; (80158e0 <tcp_receive+0xb0c>)
 8015706:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8015708:	4b75      	ldr	r3, [pc, #468]	; (80158e0 <tcp_receive+0xb0c>)
 801570a:	685a      	ldr	r2, [r3, #4]
 801570c:	4b74      	ldr	r3, [pc, #464]	; (80158e0 <tcp_receive+0xb0c>)
 801570e:	891b      	ldrh	r3, [r3, #8]
 8015710:	4619      	mov	r1, r3
 8015712:	4610      	mov	r0, r2
 8015714:	f7fc f8ea 	bl	80118ec <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8015718:	4b71      	ldr	r3, [pc, #452]	; (80158e0 <tcp_receive+0xb0c>)
 801571a:	891c      	ldrh	r4, [r3, #8]
 801571c:	4b70      	ldr	r3, [pc, #448]	; (80158e0 <tcp_receive+0xb0c>)
 801571e:	68db      	ldr	r3, [r3, #12]
 8015720:	899b      	ldrh	r3, [r3, #12]
 8015722:	b29b      	uxth	r3, r3
 8015724:	4618      	mov	r0, r3
 8015726:	f7fa feb3 	bl	8010490 <lwip_htons>
 801572a:	4603      	mov	r3, r0
 801572c:	b2db      	uxtb	r3, r3
 801572e:	f003 0303 	and.w	r3, r3, #3
 8015732:	2b00      	cmp	r3, #0
 8015734:	d001      	beq.n	801573a <tcp_receive+0x966>
 8015736:	2301      	movs	r3, #1
 8015738:	e000      	b.n	801573c <tcp_receive+0x968>
 801573a:	2300      	movs	r3, #0
 801573c:	4423      	add	r3, r4
 801573e:	b29a      	uxth	r2, r3
 8015740:	4b65      	ldr	r3, [pc, #404]	; (80158d8 <tcp_receive+0xb04>)
 8015742:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8015744:	4b64      	ldr	r3, [pc, #400]	; (80158d8 <tcp_receive+0xb04>)
 8015746:	881b      	ldrh	r3, [r3, #0]
 8015748:	461a      	mov	r2, r3
 801574a:	4b64      	ldr	r3, [pc, #400]	; (80158dc <tcp_receive+0xb08>)
 801574c:	681b      	ldr	r3, [r3, #0]
 801574e:	441a      	add	r2, r3
 8015750:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015752:	68db      	ldr	r3, [r3, #12]
 8015754:	685b      	ldr	r3, [r3, #4]
 8015756:	429a      	cmp	r2, r3
 8015758:	d006      	beq.n	8015768 <tcp_receive+0x994>
 801575a:	4b62      	ldr	r3, [pc, #392]	; (80158e4 <tcp_receive+0xb10>)
 801575c:	f240 52fd 	movw	r2, #1533	; 0x5fd
 8015760:	4961      	ldr	r1, [pc, #388]	; (80158e8 <tcp_receive+0xb14>)
 8015762:	4862      	ldr	r0, [pc, #392]	; (80158ec <tcp_receive+0xb18>)
 8015764:	f006 ff78 	bl	801c658 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8015768:	687b      	ldr	r3, [r7, #4]
 801576a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801576c:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 801576e:	4b5a      	ldr	r3, [pc, #360]	; (80158d8 <tcp_receive+0xb04>)
 8015770:	881b      	ldrh	r3, [r3, #0]
 8015772:	461a      	mov	r2, r3
 8015774:	4b59      	ldr	r3, [pc, #356]	; (80158dc <tcp_receive+0xb08>)
 8015776:	681b      	ldr	r3, [r3, #0]
 8015778:	441a      	add	r2, r3
 801577a:	687b      	ldr	r3, [r7, #4]
 801577c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 801577e:	687b      	ldr	r3, [r7, #4]
 8015780:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8015782:	4b55      	ldr	r3, [pc, #340]	; (80158d8 <tcp_receive+0xb04>)
 8015784:	881b      	ldrh	r3, [r3, #0]
 8015786:	429a      	cmp	r2, r3
 8015788:	d206      	bcs.n	8015798 <tcp_receive+0x9c4>
 801578a:	4b56      	ldr	r3, [pc, #344]	; (80158e4 <tcp_receive+0xb10>)
 801578c:	f240 6207 	movw	r2, #1543	; 0x607
 8015790:	4957      	ldr	r1, [pc, #348]	; (80158f0 <tcp_receive+0xb1c>)
 8015792:	4856      	ldr	r0, [pc, #344]	; (80158ec <tcp_receive+0xb18>)
 8015794:	f006 ff60 	bl	801c658 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8015798:	687b      	ldr	r3, [r7, #4]
 801579a:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801579c:	4b4e      	ldr	r3, [pc, #312]	; (80158d8 <tcp_receive+0xb04>)
 801579e:	881b      	ldrh	r3, [r3, #0]
 80157a0:	1ad3      	subs	r3, r2, r3
 80157a2:	b29a      	uxth	r2, r3
 80157a4:	687b      	ldr	r3, [r7, #4]
 80157a6:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 80157a8:	6878      	ldr	r0, [r7, #4]
 80157aa:	f7fc ffcd 	bl	8012748 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 80157ae:	4b4c      	ldr	r3, [pc, #304]	; (80158e0 <tcp_receive+0xb0c>)
 80157b0:	685b      	ldr	r3, [r3, #4]
 80157b2:	891b      	ldrh	r3, [r3, #8]
 80157b4:	2b00      	cmp	r3, #0
 80157b6:	d006      	beq.n	80157c6 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 80157b8:	4b49      	ldr	r3, [pc, #292]	; (80158e0 <tcp_receive+0xb0c>)
 80157ba:	685b      	ldr	r3, [r3, #4]
 80157bc:	4a4d      	ldr	r2, [pc, #308]	; (80158f4 <tcp_receive+0xb20>)
 80157be:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 80157c0:	4b47      	ldr	r3, [pc, #284]	; (80158e0 <tcp_receive+0xb0c>)
 80157c2:	2200      	movs	r2, #0
 80157c4:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80157c6:	4b46      	ldr	r3, [pc, #280]	; (80158e0 <tcp_receive+0xb0c>)
 80157c8:	68db      	ldr	r3, [r3, #12]
 80157ca:	899b      	ldrh	r3, [r3, #12]
 80157cc:	b29b      	uxth	r3, r3
 80157ce:	4618      	mov	r0, r3
 80157d0:	f7fa fe5e 	bl	8010490 <lwip_htons>
 80157d4:	4603      	mov	r3, r0
 80157d6:	b2db      	uxtb	r3, r3
 80157d8:	f003 0301 	and.w	r3, r3, #1
 80157dc:	2b00      	cmp	r3, #0
 80157de:	f000 80b8 	beq.w	8015952 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 80157e2:	4b45      	ldr	r3, [pc, #276]	; (80158f8 <tcp_receive+0xb24>)
 80157e4:	781b      	ldrb	r3, [r3, #0]
 80157e6:	f043 0320 	orr.w	r3, r3, #32
 80157ea:	b2da      	uxtb	r2, r3
 80157ec:	4b42      	ldr	r3, [pc, #264]	; (80158f8 <tcp_receive+0xb24>)
 80157ee:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 80157f0:	e0af      	b.n	8015952 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 80157f2:	687b      	ldr	r3, [r7, #4]
 80157f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80157f6:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 80157f8:	687b      	ldr	r3, [r7, #4]
 80157fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80157fc:	68db      	ldr	r3, [r3, #12]
 80157fe:	685b      	ldr	r3, [r3, #4]
 8015800:	4a36      	ldr	r2, [pc, #216]	; (80158dc <tcp_receive+0xb08>)
 8015802:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8015804:	68bb      	ldr	r3, [r7, #8]
 8015806:	891b      	ldrh	r3, [r3, #8]
 8015808:	461c      	mov	r4, r3
 801580a:	68bb      	ldr	r3, [r7, #8]
 801580c:	68db      	ldr	r3, [r3, #12]
 801580e:	899b      	ldrh	r3, [r3, #12]
 8015810:	b29b      	uxth	r3, r3
 8015812:	4618      	mov	r0, r3
 8015814:	f7fa fe3c 	bl	8010490 <lwip_htons>
 8015818:	4603      	mov	r3, r0
 801581a:	b2db      	uxtb	r3, r3
 801581c:	f003 0303 	and.w	r3, r3, #3
 8015820:	2b00      	cmp	r3, #0
 8015822:	d001      	beq.n	8015828 <tcp_receive+0xa54>
 8015824:	2301      	movs	r3, #1
 8015826:	e000      	b.n	801582a <tcp_receive+0xa56>
 8015828:	2300      	movs	r3, #0
 801582a:	191a      	adds	r2, r3, r4
 801582c:	687b      	ldr	r3, [r7, #4]
 801582e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015830:	441a      	add	r2, r3
 8015832:	687b      	ldr	r3, [r7, #4]
 8015834:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8015836:	687b      	ldr	r3, [r7, #4]
 8015838:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801583a:	461c      	mov	r4, r3
 801583c:	68bb      	ldr	r3, [r7, #8]
 801583e:	891b      	ldrh	r3, [r3, #8]
 8015840:	461d      	mov	r5, r3
 8015842:	68bb      	ldr	r3, [r7, #8]
 8015844:	68db      	ldr	r3, [r3, #12]
 8015846:	899b      	ldrh	r3, [r3, #12]
 8015848:	b29b      	uxth	r3, r3
 801584a:	4618      	mov	r0, r3
 801584c:	f7fa fe20 	bl	8010490 <lwip_htons>
 8015850:	4603      	mov	r3, r0
 8015852:	b2db      	uxtb	r3, r3
 8015854:	f003 0303 	and.w	r3, r3, #3
 8015858:	2b00      	cmp	r3, #0
 801585a:	d001      	beq.n	8015860 <tcp_receive+0xa8c>
 801585c:	2301      	movs	r3, #1
 801585e:	e000      	b.n	8015862 <tcp_receive+0xa8e>
 8015860:	2300      	movs	r3, #0
 8015862:	442b      	add	r3, r5
 8015864:	429c      	cmp	r4, r3
 8015866:	d206      	bcs.n	8015876 <tcp_receive+0xaa2>
 8015868:	4b1e      	ldr	r3, [pc, #120]	; (80158e4 <tcp_receive+0xb10>)
 801586a:	f240 622c 	movw	r2, #1580	; 0x62c
 801586e:	4923      	ldr	r1, [pc, #140]	; (80158fc <tcp_receive+0xb28>)
 8015870:	481e      	ldr	r0, [pc, #120]	; (80158ec <tcp_receive+0xb18>)
 8015872:	f006 fef1 	bl	801c658 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8015876:	68bb      	ldr	r3, [r7, #8]
 8015878:	891b      	ldrh	r3, [r3, #8]
 801587a:	461c      	mov	r4, r3
 801587c:	68bb      	ldr	r3, [r7, #8]
 801587e:	68db      	ldr	r3, [r3, #12]
 8015880:	899b      	ldrh	r3, [r3, #12]
 8015882:	b29b      	uxth	r3, r3
 8015884:	4618      	mov	r0, r3
 8015886:	f7fa fe03 	bl	8010490 <lwip_htons>
 801588a:	4603      	mov	r3, r0
 801588c:	b2db      	uxtb	r3, r3
 801588e:	f003 0303 	and.w	r3, r3, #3
 8015892:	2b00      	cmp	r3, #0
 8015894:	d001      	beq.n	801589a <tcp_receive+0xac6>
 8015896:	2301      	movs	r3, #1
 8015898:	e000      	b.n	801589c <tcp_receive+0xac8>
 801589a:	2300      	movs	r3, #0
 801589c:	1919      	adds	r1, r3, r4
 801589e:	687b      	ldr	r3, [r7, #4]
 80158a0:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80158a2:	b28b      	uxth	r3, r1
 80158a4:	1ad3      	subs	r3, r2, r3
 80158a6:	b29a      	uxth	r2, r3
 80158a8:	687b      	ldr	r3, [r7, #4]
 80158aa:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 80158ac:	6878      	ldr	r0, [r7, #4]
 80158ae:	f7fc ff4b 	bl	8012748 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 80158b2:	68bb      	ldr	r3, [r7, #8]
 80158b4:	685b      	ldr	r3, [r3, #4]
 80158b6:	891b      	ldrh	r3, [r3, #8]
 80158b8:	2b00      	cmp	r3, #0
 80158ba:	d028      	beq.n	801590e <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 80158bc:	4b0d      	ldr	r3, [pc, #52]	; (80158f4 <tcp_receive+0xb20>)
 80158be:	681b      	ldr	r3, [r3, #0]
 80158c0:	2b00      	cmp	r3, #0
 80158c2:	d01d      	beq.n	8015900 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 80158c4:	4b0b      	ldr	r3, [pc, #44]	; (80158f4 <tcp_receive+0xb20>)
 80158c6:	681a      	ldr	r2, [r3, #0]
 80158c8:	68bb      	ldr	r3, [r7, #8]
 80158ca:	685b      	ldr	r3, [r3, #4]
 80158cc:	4619      	mov	r1, r3
 80158ce:	4610      	mov	r0, r2
 80158d0:	f7fc fa60 	bl	8011d94 <pbuf_cat>
 80158d4:	e018      	b.n	8015908 <tcp_receive+0xb34>
 80158d6:	bf00      	nop
 80158d8:	2000874a 	.word	0x2000874a
 80158dc:	20008740 	.word	0x20008740
 80158e0:	20008720 	.word	0x20008720
 80158e4:	0801ec50 	.word	0x0801ec50
 80158e8:	0801f030 	.word	0x0801f030
 80158ec:	0801ec9c 	.word	0x0801ec9c
 80158f0:	0801f06c 	.word	0x0801f06c
 80158f4:	20008750 	.word	0x20008750
 80158f8:	2000874d 	.word	0x2000874d
 80158fc:	0801f08c 	.word	0x0801f08c
            } else {
              recv_data = cseg->p;
 8015900:	68bb      	ldr	r3, [r7, #8]
 8015902:	685b      	ldr	r3, [r3, #4]
 8015904:	4a70      	ldr	r2, [pc, #448]	; (8015ac8 <tcp_receive+0xcf4>)
 8015906:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8015908:	68bb      	ldr	r3, [r7, #8]
 801590a:	2200      	movs	r2, #0
 801590c:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801590e:	68bb      	ldr	r3, [r7, #8]
 8015910:	68db      	ldr	r3, [r3, #12]
 8015912:	899b      	ldrh	r3, [r3, #12]
 8015914:	b29b      	uxth	r3, r3
 8015916:	4618      	mov	r0, r3
 8015918:	f7fa fdba 	bl	8010490 <lwip_htons>
 801591c:	4603      	mov	r3, r0
 801591e:	b2db      	uxtb	r3, r3
 8015920:	f003 0301 	and.w	r3, r3, #1
 8015924:	2b00      	cmp	r3, #0
 8015926:	d00d      	beq.n	8015944 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8015928:	4b68      	ldr	r3, [pc, #416]	; (8015acc <tcp_receive+0xcf8>)
 801592a:	781b      	ldrb	r3, [r3, #0]
 801592c:	f043 0320 	orr.w	r3, r3, #32
 8015930:	b2da      	uxtb	r2, r3
 8015932:	4b66      	ldr	r3, [pc, #408]	; (8015acc <tcp_receive+0xcf8>)
 8015934:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8015936:	687b      	ldr	r3, [r7, #4]
 8015938:	7d1b      	ldrb	r3, [r3, #20]
 801593a:	2b04      	cmp	r3, #4
 801593c:	d102      	bne.n	8015944 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 801593e:	687b      	ldr	r3, [r7, #4]
 8015940:	2207      	movs	r2, #7
 8015942:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8015944:	68bb      	ldr	r3, [r7, #8]
 8015946:	681a      	ldr	r2, [r3, #0]
 8015948:	687b      	ldr	r3, [r7, #4]
 801594a:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 801594c:	68b8      	ldr	r0, [r7, #8]
 801594e:	f7fd fbd7 	bl	8013100 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8015952:	687b      	ldr	r3, [r7, #4]
 8015954:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015956:	2b00      	cmp	r3, #0
 8015958:	d008      	beq.n	801596c <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 801595a:	687b      	ldr	r3, [r7, #4]
 801595c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801595e:	68db      	ldr	r3, [r3, #12]
 8015960:	685a      	ldr	r2, [r3, #4]
 8015962:	687b      	ldr	r3, [r7, #4]
 8015964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 8015966:	429a      	cmp	r2, r3
 8015968:	f43f af43 	beq.w	80157f2 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 801596c:	687b      	ldr	r3, [r7, #4]
 801596e:	8b5b      	ldrh	r3, [r3, #26]
 8015970:	f003 0301 	and.w	r3, r3, #1
 8015974:	2b00      	cmp	r3, #0
 8015976:	d00e      	beq.n	8015996 <tcp_receive+0xbc2>
 8015978:	687b      	ldr	r3, [r7, #4]
 801597a:	8b5b      	ldrh	r3, [r3, #26]
 801597c:	f023 0301 	bic.w	r3, r3, #1
 8015980:	b29a      	uxth	r2, r3
 8015982:	687b      	ldr	r3, [r7, #4]
 8015984:	835a      	strh	r2, [r3, #26]
 8015986:	687b      	ldr	r3, [r7, #4]
 8015988:	8b5b      	ldrh	r3, [r3, #26]
 801598a:	f043 0302 	orr.w	r3, r3, #2
 801598e:	b29a      	uxth	r2, r3
 8015990:	687b      	ldr	r3, [r7, #4]
 8015992:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8015994:	e188      	b.n	8015ca8 <tcp_receive+0xed4>
        tcp_ack(pcb);
 8015996:	687b      	ldr	r3, [r7, #4]
 8015998:	8b5b      	ldrh	r3, [r3, #26]
 801599a:	f043 0301 	orr.w	r3, r3, #1
 801599e:	b29a      	uxth	r2, r3
 80159a0:	687b      	ldr	r3, [r7, #4]
 80159a2:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80159a4:	e180      	b.n	8015ca8 <tcp_receive+0xed4>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 80159a6:	687b      	ldr	r3, [r7, #4]
 80159a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80159aa:	2b00      	cmp	r3, #0
 80159ac:	d106      	bne.n	80159bc <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 80159ae:	4848      	ldr	r0, [pc, #288]	; (8015ad0 <tcp_receive+0xcfc>)
 80159b0:	f7fd fbbe 	bl	8013130 <tcp_seg_copy>
 80159b4:	4602      	mov	r2, r0
 80159b6:	687b      	ldr	r3, [r7, #4]
 80159b8:	675a      	str	r2, [r3, #116]	; 0x74
 80159ba:	e16d      	b.n	8015c98 <tcp_receive+0xec4>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 80159bc:	2300      	movs	r3, #0
 80159be:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80159c0:	687b      	ldr	r3, [r7, #4]
 80159c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80159c4:	63bb      	str	r3, [r7, #56]	; 0x38
 80159c6:	e157      	b.n	8015c78 <tcp_receive+0xea4>
            if (seqno == next->tcphdr->seqno) {
 80159c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80159ca:	68db      	ldr	r3, [r3, #12]
 80159cc:	685a      	ldr	r2, [r3, #4]
 80159ce:	4b41      	ldr	r3, [pc, #260]	; (8015ad4 <tcp_receive+0xd00>)
 80159d0:	681b      	ldr	r3, [r3, #0]
 80159d2:	429a      	cmp	r2, r3
 80159d4:	d11d      	bne.n	8015a12 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 80159d6:	4b3e      	ldr	r3, [pc, #248]	; (8015ad0 <tcp_receive+0xcfc>)
 80159d8:	891a      	ldrh	r2, [r3, #8]
 80159da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80159dc:	891b      	ldrh	r3, [r3, #8]
 80159de:	429a      	cmp	r2, r3
 80159e0:	f240 814f 	bls.w	8015c82 <tcp_receive+0xeae>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80159e4:	483a      	ldr	r0, [pc, #232]	; (8015ad0 <tcp_receive+0xcfc>)
 80159e6:	f7fd fba3 	bl	8013130 <tcp_seg_copy>
 80159ea:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 80159ec:	697b      	ldr	r3, [r7, #20]
 80159ee:	2b00      	cmp	r3, #0
 80159f0:	f000 8149 	beq.w	8015c86 <tcp_receive+0xeb2>
                  if (prev != NULL) {
 80159f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80159f6:	2b00      	cmp	r3, #0
 80159f8:	d003      	beq.n	8015a02 <tcp_receive+0xc2e>
                    prev->next = cseg;
 80159fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80159fc:	697a      	ldr	r2, [r7, #20]
 80159fe:	601a      	str	r2, [r3, #0]
 8015a00:	e002      	b.n	8015a08 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 8015a02:	687b      	ldr	r3, [r7, #4]
 8015a04:	697a      	ldr	r2, [r7, #20]
 8015a06:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8015a08:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8015a0a:	6978      	ldr	r0, [r7, #20]
 8015a0c:	f7ff f8de 	bl	8014bcc <tcp_oos_insert_segment>
                }
                break;
 8015a10:	e139      	b.n	8015c86 <tcp_receive+0xeb2>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8015a12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015a14:	2b00      	cmp	r3, #0
 8015a16:	d117      	bne.n	8015a48 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8015a18:	4b2e      	ldr	r3, [pc, #184]	; (8015ad4 <tcp_receive+0xd00>)
 8015a1a:	681a      	ldr	r2, [r3, #0]
 8015a1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015a1e:	68db      	ldr	r3, [r3, #12]
 8015a20:	685b      	ldr	r3, [r3, #4]
 8015a22:	1ad3      	subs	r3, r2, r3
 8015a24:	2b00      	cmp	r3, #0
 8015a26:	da57      	bge.n	8015ad8 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8015a28:	4829      	ldr	r0, [pc, #164]	; (8015ad0 <tcp_receive+0xcfc>)
 8015a2a:	f7fd fb81 	bl	8013130 <tcp_seg_copy>
 8015a2e:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8015a30:	69bb      	ldr	r3, [r7, #24]
 8015a32:	2b00      	cmp	r3, #0
 8015a34:	f000 8129 	beq.w	8015c8a <tcp_receive+0xeb6>
                    pcb->ooseq = cseg;
 8015a38:	687b      	ldr	r3, [r7, #4]
 8015a3a:	69ba      	ldr	r2, [r7, #24]
 8015a3c:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 8015a3e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8015a40:	69b8      	ldr	r0, [r7, #24]
 8015a42:	f7ff f8c3 	bl	8014bcc <tcp_oos_insert_segment>
                  }
                  break;
 8015a46:	e120      	b.n	8015c8a <tcp_receive+0xeb6>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8015a48:	4b22      	ldr	r3, [pc, #136]	; (8015ad4 <tcp_receive+0xd00>)
 8015a4a:	681a      	ldr	r2, [r3, #0]
 8015a4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015a4e:	68db      	ldr	r3, [r3, #12]
 8015a50:	685b      	ldr	r3, [r3, #4]
 8015a52:	1ad3      	subs	r3, r2, r3
 8015a54:	3b01      	subs	r3, #1
 8015a56:	2b00      	cmp	r3, #0
 8015a58:	db3e      	blt.n	8015ad8 <tcp_receive+0xd04>
 8015a5a:	4b1e      	ldr	r3, [pc, #120]	; (8015ad4 <tcp_receive+0xd00>)
 8015a5c:	681a      	ldr	r2, [r3, #0]
 8015a5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015a60:	68db      	ldr	r3, [r3, #12]
 8015a62:	685b      	ldr	r3, [r3, #4]
 8015a64:	1ad3      	subs	r3, r2, r3
 8015a66:	3301      	adds	r3, #1
 8015a68:	2b00      	cmp	r3, #0
 8015a6a:	dc35      	bgt.n	8015ad8 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8015a6c:	4818      	ldr	r0, [pc, #96]	; (8015ad0 <tcp_receive+0xcfc>)
 8015a6e:	f7fd fb5f 	bl	8013130 <tcp_seg_copy>
 8015a72:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8015a74:	69fb      	ldr	r3, [r7, #28]
 8015a76:	2b00      	cmp	r3, #0
 8015a78:	f000 8109 	beq.w	8015c8e <tcp_receive+0xeba>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8015a7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015a7e:	68db      	ldr	r3, [r3, #12]
 8015a80:	685b      	ldr	r3, [r3, #4]
 8015a82:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8015a84:	8912      	ldrh	r2, [r2, #8]
 8015a86:	441a      	add	r2, r3
 8015a88:	4b12      	ldr	r3, [pc, #72]	; (8015ad4 <tcp_receive+0xd00>)
 8015a8a:	681b      	ldr	r3, [r3, #0]
 8015a8c:	1ad3      	subs	r3, r2, r3
 8015a8e:	2b00      	cmp	r3, #0
 8015a90:	dd12      	ble.n	8015ab8 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8015a92:	4b10      	ldr	r3, [pc, #64]	; (8015ad4 <tcp_receive+0xd00>)
 8015a94:	681b      	ldr	r3, [r3, #0]
 8015a96:	b29a      	uxth	r2, r3
 8015a98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015a9a:	68db      	ldr	r3, [r3, #12]
 8015a9c:	685b      	ldr	r3, [r3, #4]
 8015a9e:	b29b      	uxth	r3, r3
 8015aa0:	1ad3      	subs	r3, r2, r3
 8015aa2:	b29a      	uxth	r2, r3
 8015aa4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015aa6:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8015aa8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015aaa:	685a      	ldr	r2, [r3, #4]
 8015aac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015aae:	891b      	ldrh	r3, [r3, #8]
 8015ab0:	4619      	mov	r1, r3
 8015ab2:	4610      	mov	r0, r2
 8015ab4:	f7fb ff1a 	bl	80118ec <pbuf_realloc>
                    }
                    prev->next = cseg;
 8015ab8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015aba:	69fa      	ldr	r2, [r7, #28]
 8015abc:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8015abe:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8015ac0:	69f8      	ldr	r0, [r7, #28]
 8015ac2:	f7ff f883 	bl	8014bcc <tcp_oos_insert_segment>
                  }
                  break;
 8015ac6:	e0e2      	b.n	8015c8e <tcp_receive+0xeba>
 8015ac8:	20008750 	.word	0x20008750
 8015acc:	2000874d 	.word	0x2000874d
 8015ad0:	20008720 	.word	0x20008720
 8015ad4:	20008740 	.word	0x20008740
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8015ad8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015ada:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8015adc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015ade:	681b      	ldr	r3, [r3, #0]
 8015ae0:	2b00      	cmp	r3, #0
 8015ae2:	f040 80c6 	bne.w	8015c72 <tcp_receive+0xe9e>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8015ae6:	4b80      	ldr	r3, [pc, #512]	; (8015ce8 <tcp_receive+0xf14>)
 8015ae8:	681a      	ldr	r2, [r3, #0]
 8015aea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015aec:	68db      	ldr	r3, [r3, #12]
 8015aee:	685b      	ldr	r3, [r3, #4]
 8015af0:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8015af2:	2b00      	cmp	r3, #0
 8015af4:	f340 80bd 	ble.w	8015c72 <tcp_receive+0xe9e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8015af8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015afa:	68db      	ldr	r3, [r3, #12]
 8015afc:	899b      	ldrh	r3, [r3, #12]
 8015afe:	b29b      	uxth	r3, r3
 8015b00:	4618      	mov	r0, r3
 8015b02:	f7fa fcc5 	bl	8010490 <lwip_htons>
 8015b06:	4603      	mov	r3, r0
 8015b08:	b2db      	uxtb	r3, r3
 8015b0a:	f003 0301 	and.w	r3, r3, #1
 8015b0e:	2b00      	cmp	r3, #0
 8015b10:	f040 80bf 	bne.w	8015c92 <tcp_receive+0xebe>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8015b14:	4875      	ldr	r0, [pc, #468]	; (8015cec <tcp_receive+0xf18>)
 8015b16:	f7fd fb0b 	bl	8013130 <tcp_seg_copy>
 8015b1a:	4602      	mov	r2, r0
 8015b1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015b1e:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8015b20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015b22:	681b      	ldr	r3, [r3, #0]
 8015b24:	2b00      	cmp	r3, #0
 8015b26:	f000 80b6 	beq.w	8015c96 <tcp_receive+0xec2>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8015b2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015b2c:	68db      	ldr	r3, [r3, #12]
 8015b2e:	685b      	ldr	r3, [r3, #4]
 8015b30:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8015b32:	8912      	ldrh	r2, [r2, #8]
 8015b34:	441a      	add	r2, r3
 8015b36:	4b6c      	ldr	r3, [pc, #432]	; (8015ce8 <tcp_receive+0xf14>)
 8015b38:	681b      	ldr	r3, [r3, #0]
 8015b3a:	1ad3      	subs	r3, r2, r3
 8015b3c:	2b00      	cmp	r3, #0
 8015b3e:	dd12      	ble.n	8015b66 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8015b40:	4b69      	ldr	r3, [pc, #420]	; (8015ce8 <tcp_receive+0xf14>)
 8015b42:	681b      	ldr	r3, [r3, #0]
 8015b44:	b29a      	uxth	r2, r3
 8015b46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015b48:	68db      	ldr	r3, [r3, #12]
 8015b4a:	685b      	ldr	r3, [r3, #4]
 8015b4c:	b29b      	uxth	r3, r3
 8015b4e:	1ad3      	subs	r3, r2, r3
 8015b50:	b29a      	uxth	r2, r3
 8015b52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015b54:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8015b56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015b58:	685a      	ldr	r2, [r3, #4]
 8015b5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015b5c:	891b      	ldrh	r3, [r3, #8]
 8015b5e:	4619      	mov	r1, r3
 8015b60:	4610      	mov	r0, r2
 8015b62:	f7fb fec3 	bl	80118ec <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8015b66:	4b62      	ldr	r3, [pc, #392]	; (8015cf0 <tcp_receive+0xf1c>)
 8015b68:	881b      	ldrh	r3, [r3, #0]
 8015b6a:	461a      	mov	r2, r3
 8015b6c:	4b5e      	ldr	r3, [pc, #376]	; (8015ce8 <tcp_receive+0xf14>)
 8015b6e:	681b      	ldr	r3, [r3, #0]
 8015b70:	441a      	add	r2, r3
 8015b72:	687b      	ldr	r3, [r7, #4]
 8015b74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015b76:	6879      	ldr	r1, [r7, #4]
 8015b78:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8015b7a:	440b      	add	r3, r1
 8015b7c:	1ad3      	subs	r3, r2, r3
 8015b7e:	2b00      	cmp	r3, #0
 8015b80:	f340 8089 	ble.w	8015c96 <tcp_receive+0xec2>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8015b84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015b86:	681b      	ldr	r3, [r3, #0]
 8015b88:	68db      	ldr	r3, [r3, #12]
 8015b8a:	899b      	ldrh	r3, [r3, #12]
 8015b8c:	b29b      	uxth	r3, r3
 8015b8e:	4618      	mov	r0, r3
 8015b90:	f7fa fc7e 	bl	8010490 <lwip_htons>
 8015b94:	4603      	mov	r3, r0
 8015b96:	b2db      	uxtb	r3, r3
 8015b98:	f003 0301 	and.w	r3, r3, #1
 8015b9c:	2b00      	cmp	r3, #0
 8015b9e:	d022      	beq.n	8015be6 <tcp_receive+0xe12>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8015ba0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015ba2:	681b      	ldr	r3, [r3, #0]
 8015ba4:	68db      	ldr	r3, [r3, #12]
 8015ba6:	899b      	ldrh	r3, [r3, #12]
 8015ba8:	b29b      	uxth	r3, r3
 8015baa:	b21b      	sxth	r3, r3
 8015bac:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8015bb0:	b21c      	sxth	r4, r3
 8015bb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015bb4:	681b      	ldr	r3, [r3, #0]
 8015bb6:	68db      	ldr	r3, [r3, #12]
 8015bb8:	899b      	ldrh	r3, [r3, #12]
 8015bba:	b29b      	uxth	r3, r3
 8015bbc:	4618      	mov	r0, r3
 8015bbe:	f7fa fc67 	bl	8010490 <lwip_htons>
 8015bc2:	4603      	mov	r3, r0
 8015bc4:	b2db      	uxtb	r3, r3
 8015bc6:	b29b      	uxth	r3, r3
 8015bc8:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8015bcc:	b29b      	uxth	r3, r3
 8015bce:	4618      	mov	r0, r3
 8015bd0:	f7fa fc5e 	bl	8010490 <lwip_htons>
 8015bd4:	4603      	mov	r3, r0
 8015bd6:	b21b      	sxth	r3, r3
 8015bd8:	4323      	orrs	r3, r4
 8015bda:	b21a      	sxth	r2, r3
 8015bdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015bde:	681b      	ldr	r3, [r3, #0]
 8015be0:	68db      	ldr	r3, [r3, #12]
 8015be2:	b292      	uxth	r2, r2
 8015be4:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8015be6:	687b      	ldr	r3, [r7, #4]
 8015be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015bea:	b29a      	uxth	r2, r3
 8015bec:	687b      	ldr	r3, [r7, #4]
 8015bee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015bf0:	4413      	add	r3, r2
 8015bf2:	b299      	uxth	r1, r3
 8015bf4:	4b3c      	ldr	r3, [pc, #240]	; (8015ce8 <tcp_receive+0xf14>)
 8015bf6:	681b      	ldr	r3, [r3, #0]
 8015bf8:	b29a      	uxth	r2, r3
 8015bfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015bfc:	681b      	ldr	r3, [r3, #0]
 8015bfe:	1a8a      	subs	r2, r1, r2
 8015c00:	b292      	uxth	r2, r2
 8015c02:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8015c04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015c06:	681b      	ldr	r3, [r3, #0]
 8015c08:	685a      	ldr	r2, [r3, #4]
 8015c0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015c0c:	681b      	ldr	r3, [r3, #0]
 8015c0e:	891b      	ldrh	r3, [r3, #8]
 8015c10:	4619      	mov	r1, r3
 8015c12:	4610      	mov	r0, r2
 8015c14:	f7fb fe6a 	bl	80118ec <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8015c18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015c1a:	681b      	ldr	r3, [r3, #0]
 8015c1c:	891c      	ldrh	r4, [r3, #8]
 8015c1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015c20:	681b      	ldr	r3, [r3, #0]
 8015c22:	68db      	ldr	r3, [r3, #12]
 8015c24:	899b      	ldrh	r3, [r3, #12]
 8015c26:	b29b      	uxth	r3, r3
 8015c28:	4618      	mov	r0, r3
 8015c2a:	f7fa fc31 	bl	8010490 <lwip_htons>
 8015c2e:	4603      	mov	r3, r0
 8015c30:	b2db      	uxtb	r3, r3
 8015c32:	f003 0303 	and.w	r3, r3, #3
 8015c36:	2b00      	cmp	r3, #0
 8015c38:	d001      	beq.n	8015c3e <tcp_receive+0xe6a>
 8015c3a:	2301      	movs	r3, #1
 8015c3c:	e000      	b.n	8015c40 <tcp_receive+0xe6c>
 8015c3e:	2300      	movs	r3, #0
 8015c40:	4423      	add	r3, r4
 8015c42:	b29a      	uxth	r2, r3
 8015c44:	4b2a      	ldr	r3, [pc, #168]	; (8015cf0 <tcp_receive+0xf1c>)
 8015c46:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8015c48:	4b29      	ldr	r3, [pc, #164]	; (8015cf0 <tcp_receive+0xf1c>)
 8015c4a:	881b      	ldrh	r3, [r3, #0]
 8015c4c:	461a      	mov	r2, r3
 8015c4e:	4b26      	ldr	r3, [pc, #152]	; (8015ce8 <tcp_receive+0xf14>)
 8015c50:	681b      	ldr	r3, [r3, #0]
 8015c52:	441a      	add	r2, r3
 8015c54:	687b      	ldr	r3, [r7, #4]
 8015c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015c58:	6879      	ldr	r1, [r7, #4]
 8015c5a:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8015c5c:	440b      	add	r3, r1
 8015c5e:	429a      	cmp	r2, r3
 8015c60:	d019      	beq.n	8015c96 <tcp_receive+0xec2>
 8015c62:	4b24      	ldr	r3, [pc, #144]	; (8015cf4 <tcp_receive+0xf20>)
 8015c64:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8015c68:	4923      	ldr	r1, [pc, #140]	; (8015cf8 <tcp_receive+0xf24>)
 8015c6a:	4824      	ldr	r0, [pc, #144]	; (8015cfc <tcp_receive+0xf28>)
 8015c6c:	f006 fcf4 	bl	801c658 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8015c70:	e011      	b.n	8015c96 <tcp_receive+0xec2>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8015c72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015c74:	681b      	ldr	r3, [r3, #0]
 8015c76:	63bb      	str	r3, [r7, #56]	; 0x38
 8015c78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015c7a:	2b00      	cmp	r3, #0
 8015c7c:	f47f aea4 	bne.w	80159c8 <tcp_receive+0xbf4>
 8015c80:	e00a      	b.n	8015c98 <tcp_receive+0xec4>
                break;
 8015c82:	bf00      	nop
 8015c84:	e008      	b.n	8015c98 <tcp_receive+0xec4>
                break;
 8015c86:	bf00      	nop
 8015c88:	e006      	b.n	8015c98 <tcp_receive+0xec4>
                  break;
 8015c8a:	bf00      	nop
 8015c8c:	e004      	b.n	8015c98 <tcp_receive+0xec4>
                  break;
 8015c8e:	bf00      	nop
 8015c90:	e002      	b.n	8015c98 <tcp_receive+0xec4>
                  break;
 8015c92:	bf00      	nop
 8015c94:	e000      	b.n	8015c98 <tcp_receive+0xec4>
                break;
 8015c96:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8015c98:	6878      	ldr	r0, [r7, #4]
 8015c9a:	f001 fa43 	bl	8017124 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8015c9e:	e003      	b.n	8015ca8 <tcp_receive+0xed4>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8015ca0:	6878      	ldr	r0, [r7, #4]
 8015ca2:	f001 fa3f 	bl	8017124 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8015ca6:	e01a      	b.n	8015cde <tcp_receive+0xf0a>
 8015ca8:	e019      	b.n	8015cde <tcp_receive+0xf0a>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8015caa:	4b0f      	ldr	r3, [pc, #60]	; (8015ce8 <tcp_receive+0xf14>)
 8015cac:	681a      	ldr	r2, [r3, #0]
 8015cae:	687b      	ldr	r3, [r7, #4]
 8015cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015cb2:	1ad3      	subs	r3, r2, r3
 8015cb4:	2b00      	cmp	r3, #0
 8015cb6:	db0a      	blt.n	8015cce <tcp_receive+0xefa>
 8015cb8:	4b0b      	ldr	r3, [pc, #44]	; (8015ce8 <tcp_receive+0xf14>)
 8015cba:	681a      	ldr	r2, [r3, #0]
 8015cbc:	687b      	ldr	r3, [r7, #4]
 8015cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015cc0:	6879      	ldr	r1, [r7, #4]
 8015cc2:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8015cc4:	440b      	add	r3, r1
 8015cc6:	1ad3      	subs	r3, r2, r3
 8015cc8:	3301      	adds	r3, #1
 8015cca:	2b00      	cmp	r3, #0
 8015ccc:	dd07      	ble.n	8015cde <tcp_receive+0xf0a>
      tcp_ack_now(pcb);
 8015cce:	687b      	ldr	r3, [r7, #4]
 8015cd0:	8b5b      	ldrh	r3, [r3, #26]
 8015cd2:	f043 0302 	orr.w	r3, r3, #2
 8015cd6:	b29a      	uxth	r2, r3
 8015cd8:	687b      	ldr	r3, [r7, #4]
 8015cda:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8015cdc:	e7ff      	b.n	8015cde <tcp_receive+0xf0a>
 8015cde:	bf00      	nop
 8015ce0:	3750      	adds	r7, #80	; 0x50
 8015ce2:	46bd      	mov	sp, r7
 8015ce4:	bdb0      	pop	{r4, r5, r7, pc}
 8015ce6:	bf00      	nop
 8015ce8:	20008740 	.word	0x20008740
 8015cec:	20008720 	.word	0x20008720
 8015cf0:	2000874a 	.word	0x2000874a
 8015cf4:	0801ec50 	.word	0x0801ec50
 8015cf8:	0801eff8 	.word	0x0801eff8
 8015cfc:	0801ec9c 	.word	0x0801ec9c

08015d00 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8015d00:	b480      	push	{r7}
 8015d02:	b083      	sub	sp, #12
 8015d04:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8015d06:	4b15      	ldr	r3, [pc, #84]	; (8015d5c <tcp_get_next_optbyte+0x5c>)
 8015d08:	881b      	ldrh	r3, [r3, #0]
 8015d0a:	1c5a      	adds	r2, r3, #1
 8015d0c:	b291      	uxth	r1, r2
 8015d0e:	4a13      	ldr	r2, [pc, #76]	; (8015d5c <tcp_get_next_optbyte+0x5c>)
 8015d10:	8011      	strh	r1, [r2, #0]
 8015d12:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8015d14:	4b12      	ldr	r3, [pc, #72]	; (8015d60 <tcp_get_next_optbyte+0x60>)
 8015d16:	681b      	ldr	r3, [r3, #0]
 8015d18:	2b00      	cmp	r3, #0
 8015d1a:	d004      	beq.n	8015d26 <tcp_get_next_optbyte+0x26>
 8015d1c:	4b11      	ldr	r3, [pc, #68]	; (8015d64 <tcp_get_next_optbyte+0x64>)
 8015d1e:	881b      	ldrh	r3, [r3, #0]
 8015d20:	88fa      	ldrh	r2, [r7, #6]
 8015d22:	429a      	cmp	r2, r3
 8015d24:	d208      	bcs.n	8015d38 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8015d26:	4b10      	ldr	r3, [pc, #64]	; (8015d68 <tcp_get_next_optbyte+0x68>)
 8015d28:	681b      	ldr	r3, [r3, #0]
 8015d2a:	3314      	adds	r3, #20
 8015d2c:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 8015d2e:	88fb      	ldrh	r3, [r7, #6]
 8015d30:	683a      	ldr	r2, [r7, #0]
 8015d32:	4413      	add	r3, r2
 8015d34:	781b      	ldrb	r3, [r3, #0]
 8015d36:	e00b      	b.n	8015d50 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8015d38:	88fb      	ldrh	r3, [r7, #6]
 8015d3a:	b2da      	uxtb	r2, r3
 8015d3c:	4b09      	ldr	r3, [pc, #36]	; (8015d64 <tcp_get_next_optbyte+0x64>)
 8015d3e:	881b      	ldrh	r3, [r3, #0]
 8015d40:	b2db      	uxtb	r3, r3
 8015d42:	1ad3      	subs	r3, r2, r3
 8015d44:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 8015d46:	4b06      	ldr	r3, [pc, #24]	; (8015d60 <tcp_get_next_optbyte+0x60>)
 8015d48:	681a      	ldr	r2, [r3, #0]
 8015d4a:	797b      	ldrb	r3, [r7, #5]
 8015d4c:	4413      	add	r3, r2
 8015d4e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8015d50:	4618      	mov	r0, r3
 8015d52:	370c      	adds	r7, #12
 8015d54:	46bd      	mov	sp, r7
 8015d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d5a:	4770      	bx	lr
 8015d5c:	2000873c 	.word	0x2000873c
 8015d60:	20008738 	.word	0x20008738
 8015d64:	20008736 	.word	0x20008736
 8015d68:	20008730 	.word	0x20008730

08015d6c <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8015d6c:	b580      	push	{r7, lr}
 8015d6e:	b084      	sub	sp, #16
 8015d70:	af00      	add	r7, sp, #0
 8015d72:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8015d74:	687b      	ldr	r3, [r7, #4]
 8015d76:	2b00      	cmp	r3, #0
 8015d78:	d106      	bne.n	8015d88 <tcp_parseopt+0x1c>
 8015d7a:	4b31      	ldr	r3, [pc, #196]	; (8015e40 <tcp_parseopt+0xd4>)
 8015d7c:	f240 727d 	movw	r2, #1917	; 0x77d
 8015d80:	4930      	ldr	r1, [pc, #192]	; (8015e44 <tcp_parseopt+0xd8>)
 8015d82:	4831      	ldr	r0, [pc, #196]	; (8015e48 <tcp_parseopt+0xdc>)
 8015d84:	f006 fc68 	bl	801c658 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8015d88:	4b30      	ldr	r3, [pc, #192]	; (8015e4c <tcp_parseopt+0xe0>)
 8015d8a:	881b      	ldrh	r3, [r3, #0]
 8015d8c:	2b00      	cmp	r3, #0
 8015d8e:	d053      	beq.n	8015e38 <tcp_parseopt+0xcc>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8015d90:	4b2f      	ldr	r3, [pc, #188]	; (8015e50 <tcp_parseopt+0xe4>)
 8015d92:	2200      	movs	r2, #0
 8015d94:	801a      	strh	r2, [r3, #0]
 8015d96:	e043      	b.n	8015e20 <tcp_parseopt+0xb4>
      u8_t opt = tcp_get_next_optbyte();
 8015d98:	f7ff ffb2 	bl	8015d00 <tcp_get_next_optbyte>
 8015d9c:	4603      	mov	r3, r0
 8015d9e:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8015da0:	7bfb      	ldrb	r3, [r7, #15]
 8015da2:	2b01      	cmp	r3, #1
 8015da4:	d03c      	beq.n	8015e20 <tcp_parseopt+0xb4>
 8015da6:	2b02      	cmp	r3, #2
 8015da8:	d002      	beq.n	8015db0 <tcp_parseopt+0x44>
 8015daa:	2b00      	cmp	r3, #0
 8015dac:	d03f      	beq.n	8015e2e <tcp_parseopt+0xc2>
 8015dae:	e026      	b.n	8015dfe <tcp_parseopt+0x92>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8015db0:	f7ff ffa6 	bl	8015d00 <tcp_get_next_optbyte>
 8015db4:	4603      	mov	r3, r0
 8015db6:	2b04      	cmp	r3, #4
 8015db8:	d13b      	bne.n	8015e32 <tcp_parseopt+0xc6>
 8015dba:	4b25      	ldr	r3, [pc, #148]	; (8015e50 <tcp_parseopt+0xe4>)
 8015dbc:	881b      	ldrh	r3, [r3, #0]
 8015dbe:	3302      	adds	r3, #2
 8015dc0:	4a22      	ldr	r2, [pc, #136]	; (8015e4c <tcp_parseopt+0xe0>)
 8015dc2:	8812      	ldrh	r2, [r2, #0]
 8015dc4:	4293      	cmp	r3, r2
 8015dc6:	dc34      	bgt.n	8015e32 <tcp_parseopt+0xc6>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8015dc8:	f7ff ff9a 	bl	8015d00 <tcp_get_next_optbyte>
 8015dcc:	4603      	mov	r3, r0
 8015dce:	b29b      	uxth	r3, r3
 8015dd0:	021b      	lsls	r3, r3, #8
 8015dd2:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8015dd4:	f7ff ff94 	bl	8015d00 <tcp_get_next_optbyte>
 8015dd8:	4603      	mov	r3, r0
 8015dda:	b29a      	uxth	r2, r3
 8015ddc:	89bb      	ldrh	r3, [r7, #12]
 8015dde:	4313      	orrs	r3, r2
 8015de0:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8015de2:	89bb      	ldrh	r3, [r7, #12]
 8015de4:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8015de8:	d804      	bhi.n	8015df4 <tcp_parseopt+0x88>
 8015dea:	89bb      	ldrh	r3, [r7, #12]
 8015dec:	2b00      	cmp	r3, #0
 8015dee:	d001      	beq.n	8015df4 <tcp_parseopt+0x88>
 8015df0:	89ba      	ldrh	r2, [r7, #12]
 8015df2:	e001      	b.n	8015df8 <tcp_parseopt+0x8c>
 8015df4:	f44f 7206 	mov.w	r2, #536	; 0x218
 8015df8:	687b      	ldr	r3, [r7, #4]
 8015dfa:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 8015dfc:	e010      	b.n	8015e20 <tcp_parseopt+0xb4>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8015dfe:	f7ff ff7f 	bl	8015d00 <tcp_get_next_optbyte>
 8015e02:	4603      	mov	r3, r0
 8015e04:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8015e06:	7afb      	ldrb	r3, [r7, #11]
 8015e08:	2b01      	cmp	r3, #1
 8015e0a:	d914      	bls.n	8015e36 <tcp_parseopt+0xca>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8015e0c:	7afb      	ldrb	r3, [r7, #11]
 8015e0e:	b29a      	uxth	r2, r3
 8015e10:	4b0f      	ldr	r3, [pc, #60]	; (8015e50 <tcp_parseopt+0xe4>)
 8015e12:	881b      	ldrh	r3, [r3, #0]
 8015e14:	4413      	add	r3, r2
 8015e16:	b29b      	uxth	r3, r3
 8015e18:	3b02      	subs	r3, #2
 8015e1a:	b29a      	uxth	r2, r3
 8015e1c:	4b0c      	ldr	r3, [pc, #48]	; (8015e50 <tcp_parseopt+0xe4>)
 8015e1e:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8015e20:	4b0b      	ldr	r3, [pc, #44]	; (8015e50 <tcp_parseopt+0xe4>)
 8015e22:	881a      	ldrh	r2, [r3, #0]
 8015e24:	4b09      	ldr	r3, [pc, #36]	; (8015e4c <tcp_parseopt+0xe0>)
 8015e26:	881b      	ldrh	r3, [r3, #0]
 8015e28:	429a      	cmp	r2, r3
 8015e2a:	d3b5      	bcc.n	8015d98 <tcp_parseopt+0x2c>
 8015e2c:	e004      	b.n	8015e38 <tcp_parseopt+0xcc>
          return;
 8015e2e:	bf00      	nop
 8015e30:	e002      	b.n	8015e38 <tcp_parseopt+0xcc>
            return;
 8015e32:	bf00      	nop
 8015e34:	e000      	b.n	8015e38 <tcp_parseopt+0xcc>
            return;
 8015e36:	bf00      	nop
      }
    }
  }
}
 8015e38:	3710      	adds	r7, #16
 8015e3a:	46bd      	mov	sp, r7
 8015e3c:	bd80      	pop	{r7, pc}
 8015e3e:	bf00      	nop
 8015e40:	0801ec50 	.word	0x0801ec50
 8015e44:	0801f0b4 	.word	0x0801f0b4
 8015e48:	0801ec9c 	.word	0x0801ec9c
 8015e4c:	20008734 	.word	0x20008734
 8015e50:	2000873c 	.word	0x2000873c

08015e54 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8015e54:	b480      	push	{r7}
 8015e56:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8015e58:	4b05      	ldr	r3, [pc, #20]	; (8015e70 <tcp_trigger_input_pcb_close+0x1c>)
 8015e5a:	781b      	ldrb	r3, [r3, #0]
 8015e5c:	f043 0310 	orr.w	r3, r3, #16
 8015e60:	b2da      	uxtb	r2, r3
 8015e62:	4b03      	ldr	r3, [pc, #12]	; (8015e70 <tcp_trigger_input_pcb_close+0x1c>)
 8015e64:	701a      	strb	r2, [r3, #0]
}
 8015e66:	bf00      	nop
 8015e68:	46bd      	mov	sp, r7
 8015e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e6e:	4770      	bx	lr
 8015e70:	2000874d 	.word	0x2000874d

08015e74 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8015e74:	b580      	push	{r7, lr}
 8015e76:	b084      	sub	sp, #16
 8015e78:	af00      	add	r7, sp, #0
 8015e7a:	60f8      	str	r0, [r7, #12]
 8015e7c:	60b9      	str	r1, [r7, #8]
 8015e7e:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8015e80:	68fb      	ldr	r3, [r7, #12]
 8015e82:	2b00      	cmp	r3, #0
 8015e84:	d00a      	beq.n	8015e9c <tcp_route+0x28>
 8015e86:	68fb      	ldr	r3, [r7, #12]
 8015e88:	7a1b      	ldrb	r3, [r3, #8]
 8015e8a:	2b00      	cmp	r3, #0
 8015e8c:	d006      	beq.n	8015e9c <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8015e8e:	68fb      	ldr	r3, [r7, #12]
 8015e90:	7a1b      	ldrb	r3, [r3, #8]
 8015e92:	4618      	mov	r0, r3
 8015e94:	f7fb fb26 	bl	80114e4 <netif_get_by_index>
 8015e98:	4603      	mov	r3, r0
 8015e9a:	e003      	b.n	8015ea4 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8015e9c:	6878      	ldr	r0, [r7, #4]
 8015e9e:	f005 f867 	bl	801af70 <ip4_route>
 8015ea2:	4603      	mov	r3, r0
  }
}
 8015ea4:	4618      	mov	r0, r3
 8015ea6:	3710      	adds	r7, #16
 8015ea8:	46bd      	mov	sp, r7
 8015eaa:	bd80      	pop	{r7, pc}

08015eac <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8015eac:	b590      	push	{r4, r7, lr}
 8015eae:	b087      	sub	sp, #28
 8015eb0:	af00      	add	r7, sp, #0
 8015eb2:	60f8      	str	r0, [r7, #12]
 8015eb4:	60b9      	str	r1, [r7, #8]
 8015eb6:	603b      	str	r3, [r7, #0]
 8015eb8:	4613      	mov	r3, r2
 8015eba:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8015ebc:	68fb      	ldr	r3, [r7, #12]
 8015ebe:	2b00      	cmp	r3, #0
 8015ec0:	d105      	bne.n	8015ece <tcp_create_segment+0x22>
 8015ec2:	4b44      	ldr	r3, [pc, #272]	; (8015fd4 <tcp_create_segment+0x128>)
 8015ec4:	22a3      	movs	r2, #163	; 0xa3
 8015ec6:	4944      	ldr	r1, [pc, #272]	; (8015fd8 <tcp_create_segment+0x12c>)
 8015ec8:	4844      	ldr	r0, [pc, #272]	; (8015fdc <tcp_create_segment+0x130>)
 8015eca:	f006 fbc5 	bl	801c658 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8015ece:	68bb      	ldr	r3, [r7, #8]
 8015ed0:	2b00      	cmp	r3, #0
 8015ed2:	d105      	bne.n	8015ee0 <tcp_create_segment+0x34>
 8015ed4:	4b3f      	ldr	r3, [pc, #252]	; (8015fd4 <tcp_create_segment+0x128>)
 8015ed6:	22a4      	movs	r2, #164	; 0xa4
 8015ed8:	4941      	ldr	r1, [pc, #260]	; (8015fe0 <tcp_create_segment+0x134>)
 8015eda:	4840      	ldr	r0, [pc, #256]	; (8015fdc <tcp_create_segment+0x130>)
 8015edc:	f006 fbbc 	bl	801c658 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8015ee0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8015ee4:	009b      	lsls	r3, r3, #2
 8015ee6:	b2db      	uxtb	r3, r3
 8015ee8:	f003 0304 	and.w	r3, r3, #4
 8015eec:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8015eee:	2003      	movs	r0, #3
 8015ef0:	f7fa ff84 	bl	8010dfc <memp_malloc>
 8015ef4:	6138      	str	r0, [r7, #16]
 8015ef6:	693b      	ldr	r3, [r7, #16]
 8015ef8:	2b00      	cmp	r3, #0
 8015efa:	d104      	bne.n	8015f06 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8015efc:	68b8      	ldr	r0, [r7, #8]
 8015efe:	f7fb fe7b 	bl	8011bf8 <pbuf_free>
    return NULL;
 8015f02:	2300      	movs	r3, #0
 8015f04:	e061      	b.n	8015fca <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 8015f06:	693b      	ldr	r3, [r7, #16]
 8015f08:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8015f0c:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8015f0e:	693b      	ldr	r3, [r7, #16]
 8015f10:	2200      	movs	r2, #0
 8015f12:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8015f14:	693b      	ldr	r3, [r7, #16]
 8015f16:	68ba      	ldr	r2, [r7, #8]
 8015f18:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8015f1a:	68bb      	ldr	r3, [r7, #8]
 8015f1c:	891a      	ldrh	r2, [r3, #8]
 8015f1e:	7dfb      	ldrb	r3, [r7, #23]
 8015f20:	b29b      	uxth	r3, r3
 8015f22:	429a      	cmp	r2, r3
 8015f24:	d205      	bcs.n	8015f32 <tcp_create_segment+0x86>
 8015f26:	4b2b      	ldr	r3, [pc, #172]	; (8015fd4 <tcp_create_segment+0x128>)
 8015f28:	22b0      	movs	r2, #176	; 0xb0
 8015f2a:	492e      	ldr	r1, [pc, #184]	; (8015fe4 <tcp_create_segment+0x138>)
 8015f2c:	482b      	ldr	r0, [pc, #172]	; (8015fdc <tcp_create_segment+0x130>)
 8015f2e:	f006 fb93 	bl	801c658 <iprintf>
  seg->len = p->tot_len - optlen;
 8015f32:	68bb      	ldr	r3, [r7, #8]
 8015f34:	891a      	ldrh	r2, [r3, #8]
 8015f36:	7dfb      	ldrb	r3, [r7, #23]
 8015f38:	b29b      	uxth	r3, r3
 8015f3a:	1ad3      	subs	r3, r2, r3
 8015f3c:	b29a      	uxth	r2, r3
 8015f3e:	693b      	ldr	r3, [r7, #16]
 8015f40:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8015f42:	2114      	movs	r1, #20
 8015f44:	68b8      	ldr	r0, [r7, #8]
 8015f46:	f7fb fdc1 	bl	8011acc <pbuf_add_header>
 8015f4a:	4603      	mov	r3, r0
 8015f4c:	2b00      	cmp	r3, #0
 8015f4e:	d004      	beq.n	8015f5a <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8015f50:	6938      	ldr	r0, [r7, #16]
 8015f52:	f7fd f8d5 	bl	8013100 <tcp_seg_free>
    return NULL;
 8015f56:	2300      	movs	r3, #0
 8015f58:	e037      	b.n	8015fca <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8015f5a:	693b      	ldr	r3, [r7, #16]
 8015f5c:	685b      	ldr	r3, [r3, #4]
 8015f5e:	685a      	ldr	r2, [r3, #4]
 8015f60:	693b      	ldr	r3, [r7, #16]
 8015f62:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8015f64:	68fb      	ldr	r3, [r7, #12]
 8015f66:	8ada      	ldrh	r2, [r3, #22]
 8015f68:	693b      	ldr	r3, [r7, #16]
 8015f6a:	68dc      	ldr	r4, [r3, #12]
 8015f6c:	4610      	mov	r0, r2
 8015f6e:	f7fa fa8f 	bl	8010490 <lwip_htons>
 8015f72:	4603      	mov	r3, r0
 8015f74:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8015f76:	68fb      	ldr	r3, [r7, #12]
 8015f78:	8b1a      	ldrh	r2, [r3, #24]
 8015f7a:	693b      	ldr	r3, [r7, #16]
 8015f7c:	68dc      	ldr	r4, [r3, #12]
 8015f7e:	4610      	mov	r0, r2
 8015f80:	f7fa fa86 	bl	8010490 <lwip_htons>
 8015f84:	4603      	mov	r3, r0
 8015f86:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8015f88:	693b      	ldr	r3, [r7, #16]
 8015f8a:	68dc      	ldr	r4, [r3, #12]
 8015f8c:	6838      	ldr	r0, [r7, #0]
 8015f8e:	f7fa fa94 	bl	80104ba <lwip_htonl>
 8015f92:	4603      	mov	r3, r0
 8015f94:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8015f96:	7dfb      	ldrb	r3, [r7, #23]
 8015f98:	089b      	lsrs	r3, r3, #2
 8015f9a:	b2db      	uxtb	r3, r3
 8015f9c:	b29b      	uxth	r3, r3
 8015f9e:	3305      	adds	r3, #5
 8015fa0:	b29b      	uxth	r3, r3
 8015fa2:	031b      	lsls	r3, r3, #12
 8015fa4:	b29a      	uxth	r2, r3
 8015fa6:	79fb      	ldrb	r3, [r7, #7]
 8015fa8:	b29b      	uxth	r3, r3
 8015faa:	4313      	orrs	r3, r2
 8015fac:	b29a      	uxth	r2, r3
 8015fae:	693b      	ldr	r3, [r7, #16]
 8015fb0:	68dc      	ldr	r4, [r3, #12]
 8015fb2:	4610      	mov	r0, r2
 8015fb4:	f7fa fa6c 	bl	8010490 <lwip_htons>
 8015fb8:	4603      	mov	r3, r0
 8015fba:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8015fbc:	693b      	ldr	r3, [r7, #16]
 8015fbe:	68db      	ldr	r3, [r3, #12]
 8015fc0:	2200      	movs	r2, #0
 8015fc2:	749a      	strb	r2, [r3, #18]
 8015fc4:	2200      	movs	r2, #0
 8015fc6:	74da      	strb	r2, [r3, #19]
  return seg;
 8015fc8:	693b      	ldr	r3, [r7, #16]
}
 8015fca:	4618      	mov	r0, r3
 8015fcc:	371c      	adds	r7, #28
 8015fce:	46bd      	mov	sp, r7
 8015fd0:	bd90      	pop	{r4, r7, pc}
 8015fd2:	bf00      	nop
 8015fd4:	0801f0d0 	.word	0x0801f0d0
 8015fd8:	0801f104 	.word	0x0801f104
 8015fdc:	0801f124 	.word	0x0801f124
 8015fe0:	0801f14c 	.word	0x0801f14c
 8015fe4:	0801f170 	.word	0x0801f170

08015fe8 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8015fe8:	b590      	push	{r4, r7, lr}
 8015fea:	b08b      	sub	sp, #44	; 0x2c
 8015fec:	af02      	add	r7, sp, #8
 8015fee:	6078      	str	r0, [r7, #4]
 8015ff0:	460b      	mov	r3, r1
 8015ff2:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8015ff4:	2300      	movs	r3, #0
 8015ff6:	61fb      	str	r3, [r7, #28]
 8015ff8:	2300      	movs	r3, #0
 8015ffa:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8015ffc:	2300      	movs	r3, #0
 8015ffe:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8016000:	687b      	ldr	r3, [r7, #4]
 8016002:	2b00      	cmp	r3, #0
 8016004:	d106      	bne.n	8016014 <tcp_split_unsent_seg+0x2c>
 8016006:	4b95      	ldr	r3, [pc, #596]	; (801625c <tcp_split_unsent_seg+0x274>)
 8016008:	f240 324b 	movw	r2, #843	; 0x34b
 801600c:	4994      	ldr	r1, [pc, #592]	; (8016260 <tcp_split_unsent_seg+0x278>)
 801600e:	4895      	ldr	r0, [pc, #596]	; (8016264 <tcp_split_unsent_seg+0x27c>)
 8016010:	f006 fb22 	bl	801c658 <iprintf>

  useg = pcb->unsent;
 8016014:	687b      	ldr	r3, [r7, #4]
 8016016:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016018:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 801601a:	697b      	ldr	r3, [r7, #20]
 801601c:	2b00      	cmp	r3, #0
 801601e:	d102      	bne.n	8016026 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8016020:	f04f 33ff 	mov.w	r3, #4294967295
 8016024:	e116      	b.n	8016254 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8016026:	887b      	ldrh	r3, [r7, #2]
 8016028:	2b00      	cmp	r3, #0
 801602a:	d109      	bne.n	8016040 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 801602c:	4b8b      	ldr	r3, [pc, #556]	; (801625c <tcp_split_unsent_seg+0x274>)
 801602e:	f240 3253 	movw	r2, #851	; 0x353
 8016032:	498d      	ldr	r1, [pc, #564]	; (8016268 <tcp_split_unsent_seg+0x280>)
 8016034:	488b      	ldr	r0, [pc, #556]	; (8016264 <tcp_split_unsent_seg+0x27c>)
 8016036:	f006 fb0f 	bl	801c658 <iprintf>
    return ERR_VAL;
 801603a:	f06f 0305 	mvn.w	r3, #5
 801603e:	e109      	b.n	8016254 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8016040:	697b      	ldr	r3, [r7, #20]
 8016042:	891b      	ldrh	r3, [r3, #8]
 8016044:	887a      	ldrh	r2, [r7, #2]
 8016046:	429a      	cmp	r2, r3
 8016048:	d301      	bcc.n	801604e <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 801604a:	2300      	movs	r3, #0
 801604c:	e102      	b.n	8016254 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 801604e:	687b      	ldr	r3, [r7, #4]
 8016050:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016052:	887a      	ldrh	r2, [r7, #2]
 8016054:	429a      	cmp	r2, r3
 8016056:	d906      	bls.n	8016066 <tcp_split_unsent_seg+0x7e>
 8016058:	4b80      	ldr	r3, [pc, #512]	; (801625c <tcp_split_unsent_seg+0x274>)
 801605a:	f240 325b 	movw	r2, #859	; 0x35b
 801605e:	4983      	ldr	r1, [pc, #524]	; (801626c <tcp_split_unsent_seg+0x284>)
 8016060:	4880      	ldr	r0, [pc, #512]	; (8016264 <tcp_split_unsent_seg+0x27c>)
 8016062:	f006 faf9 	bl	801c658 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8016066:	697b      	ldr	r3, [r7, #20]
 8016068:	891b      	ldrh	r3, [r3, #8]
 801606a:	2b00      	cmp	r3, #0
 801606c:	d106      	bne.n	801607c <tcp_split_unsent_seg+0x94>
 801606e:	4b7b      	ldr	r3, [pc, #492]	; (801625c <tcp_split_unsent_seg+0x274>)
 8016070:	f44f 7257 	mov.w	r2, #860	; 0x35c
 8016074:	497e      	ldr	r1, [pc, #504]	; (8016270 <tcp_split_unsent_seg+0x288>)
 8016076:	487b      	ldr	r0, [pc, #492]	; (8016264 <tcp_split_unsent_seg+0x27c>)
 8016078:	f006 faee 	bl	801c658 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 801607c:	697b      	ldr	r3, [r7, #20]
 801607e:	7a9b      	ldrb	r3, [r3, #10]
 8016080:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8016082:	7bfb      	ldrb	r3, [r7, #15]
 8016084:	009b      	lsls	r3, r3, #2
 8016086:	b2db      	uxtb	r3, r3
 8016088:	f003 0304 	and.w	r3, r3, #4
 801608c:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 801608e:	697b      	ldr	r3, [r7, #20]
 8016090:	891a      	ldrh	r2, [r3, #8]
 8016092:	887b      	ldrh	r3, [r7, #2]
 8016094:	1ad3      	subs	r3, r2, r3
 8016096:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8016098:	7bbb      	ldrb	r3, [r7, #14]
 801609a:	b29a      	uxth	r2, r3
 801609c:	89bb      	ldrh	r3, [r7, #12]
 801609e:	4413      	add	r3, r2
 80160a0:	b29b      	uxth	r3, r3
 80160a2:	f44f 7220 	mov.w	r2, #640	; 0x280
 80160a6:	4619      	mov	r1, r3
 80160a8:	2036      	movs	r0, #54	; 0x36
 80160aa:	f7fb fac5 	bl	8011638 <pbuf_alloc>
 80160ae:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80160b0:	693b      	ldr	r3, [r7, #16]
 80160b2:	2b00      	cmp	r3, #0
 80160b4:	f000 80b7 	beq.w	8016226 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 80160b8:	697b      	ldr	r3, [r7, #20]
 80160ba:	685b      	ldr	r3, [r3, #4]
 80160bc:	891a      	ldrh	r2, [r3, #8]
 80160be:	697b      	ldr	r3, [r7, #20]
 80160c0:	891b      	ldrh	r3, [r3, #8]
 80160c2:	1ad3      	subs	r3, r2, r3
 80160c4:	b29a      	uxth	r2, r3
 80160c6:	887b      	ldrh	r3, [r7, #2]
 80160c8:	4413      	add	r3, r2
 80160ca:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 80160cc:	697b      	ldr	r3, [r7, #20]
 80160ce:	6858      	ldr	r0, [r3, #4]
 80160d0:	693b      	ldr	r3, [r7, #16]
 80160d2:	685a      	ldr	r2, [r3, #4]
 80160d4:	7bbb      	ldrb	r3, [r7, #14]
 80160d6:	18d1      	adds	r1, r2, r3
 80160d8:	897b      	ldrh	r3, [r7, #10]
 80160da:	89ba      	ldrh	r2, [r7, #12]
 80160dc:	f7fb ff92 	bl	8012004 <pbuf_copy_partial>
 80160e0:	4603      	mov	r3, r0
 80160e2:	461a      	mov	r2, r3
 80160e4:	89bb      	ldrh	r3, [r7, #12]
 80160e6:	4293      	cmp	r3, r2
 80160e8:	f040 809f 	bne.w	801622a <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 80160ec:	697b      	ldr	r3, [r7, #20]
 80160ee:	68db      	ldr	r3, [r3, #12]
 80160f0:	899b      	ldrh	r3, [r3, #12]
 80160f2:	b29b      	uxth	r3, r3
 80160f4:	4618      	mov	r0, r3
 80160f6:	f7fa f9cb 	bl	8010490 <lwip_htons>
 80160fa:	4603      	mov	r3, r0
 80160fc:	b2db      	uxtb	r3, r3
 80160fe:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8016102:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8016104:	2300      	movs	r3, #0
 8016106:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8016108:	7efb      	ldrb	r3, [r7, #27]
 801610a:	f003 0308 	and.w	r3, r3, #8
 801610e:	2b00      	cmp	r3, #0
 8016110:	d007      	beq.n	8016122 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8016112:	7efb      	ldrb	r3, [r7, #27]
 8016114:	f023 0308 	bic.w	r3, r3, #8
 8016118:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 801611a:	7ebb      	ldrb	r3, [r7, #26]
 801611c:	f043 0308 	orr.w	r3, r3, #8
 8016120:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8016122:	7efb      	ldrb	r3, [r7, #27]
 8016124:	f003 0301 	and.w	r3, r3, #1
 8016128:	2b00      	cmp	r3, #0
 801612a:	d007      	beq.n	801613c <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 801612c:	7efb      	ldrb	r3, [r7, #27]
 801612e:	f023 0301 	bic.w	r3, r3, #1
 8016132:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8016134:	7ebb      	ldrb	r3, [r7, #26]
 8016136:	f043 0301 	orr.w	r3, r3, #1
 801613a:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 801613c:	697b      	ldr	r3, [r7, #20]
 801613e:	68db      	ldr	r3, [r3, #12]
 8016140:	685b      	ldr	r3, [r3, #4]
 8016142:	4618      	mov	r0, r3
 8016144:	f7fa f9b9 	bl	80104ba <lwip_htonl>
 8016148:	4602      	mov	r2, r0
 801614a:	887b      	ldrh	r3, [r7, #2]
 801614c:	18d1      	adds	r1, r2, r3
 801614e:	7eba      	ldrb	r2, [r7, #26]
 8016150:	7bfb      	ldrb	r3, [r7, #15]
 8016152:	9300      	str	r3, [sp, #0]
 8016154:	460b      	mov	r3, r1
 8016156:	6939      	ldr	r1, [r7, #16]
 8016158:	6878      	ldr	r0, [r7, #4]
 801615a:	f7ff fea7 	bl	8015eac <tcp_create_segment>
 801615e:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8016160:	69fb      	ldr	r3, [r7, #28]
 8016162:	2b00      	cmp	r3, #0
 8016164:	d063      	beq.n	801622e <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8016166:	697b      	ldr	r3, [r7, #20]
 8016168:	685b      	ldr	r3, [r3, #4]
 801616a:	4618      	mov	r0, r3
 801616c:	f7fb fdd2 	bl	8011d14 <pbuf_clen>
 8016170:	4603      	mov	r3, r0
 8016172:	461a      	mov	r2, r3
 8016174:	687b      	ldr	r3, [r7, #4]
 8016176:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801617a:	1a9b      	subs	r3, r3, r2
 801617c:	b29a      	uxth	r2, r3
 801617e:	687b      	ldr	r3, [r7, #4]
 8016180:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8016184:	697b      	ldr	r3, [r7, #20]
 8016186:	6858      	ldr	r0, [r3, #4]
 8016188:	697b      	ldr	r3, [r7, #20]
 801618a:	685b      	ldr	r3, [r3, #4]
 801618c:	891a      	ldrh	r2, [r3, #8]
 801618e:	89bb      	ldrh	r3, [r7, #12]
 8016190:	1ad3      	subs	r3, r2, r3
 8016192:	b29b      	uxth	r3, r3
 8016194:	4619      	mov	r1, r3
 8016196:	f7fb fba9 	bl	80118ec <pbuf_realloc>
  useg->len -= remainder;
 801619a:	697b      	ldr	r3, [r7, #20]
 801619c:	891a      	ldrh	r2, [r3, #8]
 801619e:	89bb      	ldrh	r3, [r7, #12]
 80161a0:	1ad3      	subs	r3, r2, r3
 80161a2:	b29a      	uxth	r2, r3
 80161a4:	697b      	ldr	r3, [r7, #20]
 80161a6:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 80161a8:	697b      	ldr	r3, [r7, #20]
 80161aa:	68db      	ldr	r3, [r3, #12]
 80161ac:	899b      	ldrh	r3, [r3, #12]
 80161ae:	b29c      	uxth	r4, r3
 80161b0:	7efb      	ldrb	r3, [r7, #27]
 80161b2:	b29b      	uxth	r3, r3
 80161b4:	4618      	mov	r0, r3
 80161b6:	f7fa f96b 	bl	8010490 <lwip_htons>
 80161ba:	4603      	mov	r3, r0
 80161bc:	461a      	mov	r2, r3
 80161be:	697b      	ldr	r3, [r7, #20]
 80161c0:	68db      	ldr	r3, [r3, #12]
 80161c2:	4322      	orrs	r2, r4
 80161c4:	b292      	uxth	r2, r2
 80161c6:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 80161c8:	697b      	ldr	r3, [r7, #20]
 80161ca:	685b      	ldr	r3, [r3, #4]
 80161cc:	4618      	mov	r0, r3
 80161ce:	f7fb fda1 	bl	8011d14 <pbuf_clen>
 80161d2:	4603      	mov	r3, r0
 80161d4:	461a      	mov	r2, r3
 80161d6:	687b      	ldr	r3, [r7, #4]
 80161d8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80161dc:	4413      	add	r3, r2
 80161de:	b29a      	uxth	r2, r3
 80161e0:	687b      	ldr	r3, [r7, #4]
 80161e2:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80161e6:	69fb      	ldr	r3, [r7, #28]
 80161e8:	685b      	ldr	r3, [r3, #4]
 80161ea:	4618      	mov	r0, r3
 80161ec:	f7fb fd92 	bl	8011d14 <pbuf_clen>
 80161f0:	4603      	mov	r3, r0
 80161f2:	461a      	mov	r2, r3
 80161f4:	687b      	ldr	r3, [r7, #4]
 80161f6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80161fa:	4413      	add	r3, r2
 80161fc:	b29a      	uxth	r2, r3
 80161fe:	687b      	ldr	r3, [r7, #4]
 8016200:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8016204:	697b      	ldr	r3, [r7, #20]
 8016206:	681a      	ldr	r2, [r3, #0]
 8016208:	69fb      	ldr	r3, [r7, #28]
 801620a:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 801620c:	697b      	ldr	r3, [r7, #20]
 801620e:	69fa      	ldr	r2, [r7, #28]
 8016210:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8016212:	69fb      	ldr	r3, [r7, #28]
 8016214:	681b      	ldr	r3, [r3, #0]
 8016216:	2b00      	cmp	r3, #0
 8016218:	d103      	bne.n	8016222 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 801621a:	687b      	ldr	r3, [r7, #4]
 801621c:	2200      	movs	r2, #0
 801621e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8016222:	2300      	movs	r3, #0
 8016224:	e016      	b.n	8016254 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8016226:	bf00      	nop
 8016228:	e002      	b.n	8016230 <tcp_split_unsent_seg+0x248>
    goto memerr;
 801622a:	bf00      	nop
 801622c:	e000      	b.n	8016230 <tcp_split_unsent_seg+0x248>
    goto memerr;
 801622e:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8016230:	69fb      	ldr	r3, [r7, #28]
 8016232:	2b00      	cmp	r3, #0
 8016234:	d006      	beq.n	8016244 <tcp_split_unsent_seg+0x25c>
 8016236:	4b09      	ldr	r3, [pc, #36]	; (801625c <tcp_split_unsent_seg+0x274>)
 8016238:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 801623c:	490d      	ldr	r1, [pc, #52]	; (8016274 <tcp_split_unsent_seg+0x28c>)
 801623e:	4809      	ldr	r0, [pc, #36]	; (8016264 <tcp_split_unsent_seg+0x27c>)
 8016240:	f006 fa0a 	bl	801c658 <iprintf>
  if (p != NULL) {
 8016244:	693b      	ldr	r3, [r7, #16]
 8016246:	2b00      	cmp	r3, #0
 8016248:	d002      	beq.n	8016250 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 801624a:	6938      	ldr	r0, [r7, #16]
 801624c:	f7fb fcd4 	bl	8011bf8 <pbuf_free>
  }

  return ERR_MEM;
 8016250:	f04f 33ff 	mov.w	r3, #4294967295
}
 8016254:	4618      	mov	r0, r3
 8016256:	3724      	adds	r7, #36	; 0x24
 8016258:	46bd      	mov	sp, r7
 801625a:	bd90      	pop	{r4, r7, pc}
 801625c:	0801f0d0 	.word	0x0801f0d0
 8016260:	0801f464 	.word	0x0801f464
 8016264:	0801f124 	.word	0x0801f124
 8016268:	0801f488 	.word	0x0801f488
 801626c:	0801f4ac 	.word	0x0801f4ac
 8016270:	0801f4bc 	.word	0x0801f4bc
 8016274:	0801f4cc 	.word	0x0801f4cc

08016278 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8016278:	b590      	push	{r4, r7, lr}
 801627a:	b085      	sub	sp, #20
 801627c:	af00      	add	r7, sp, #0
 801627e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8016280:	687b      	ldr	r3, [r7, #4]
 8016282:	2b00      	cmp	r3, #0
 8016284:	d106      	bne.n	8016294 <tcp_send_fin+0x1c>
 8016286:	4b21      	ldr	r3, [pc, #132]	; (801630c <tcp_send_fin+0x94>)
 8016288:	f240 32eb 	movw	r2, #1003	; 0x3eb
 801628c:	4920      	ldr	r1, [pc, #128]	; (8016310 <tcp_send_fin+0x98>)
 801628e:	4821      	ldr	r0, [pc, #132]	; (8016314 <tcp_send_fin+0x9c>)
 8016290:	f006 f9e2 	bl	801c658 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8016294:	687b      	ldr	r3, [r7, #4]
 8016296:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016298:	2b00      	cmp	r3, #0
 801629a:	d02e      	beq.n	80162fa <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801629c:	687b      	ldr	r3, [r7, #4]
 801629e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80162a0:	60fb      	str	r3, [r7, #12]
 80162a2:	e002      	b.n	80162aa <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 80162a4:	68fb      	ldr	r3, [r7, #12]
 80162a6:	681b      	ldr	r3, [r3, #0]
 80162a8:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80162aa:	68fb      	ldr	r3, [r7, #12]
 80162ac:	681b      	ldr	r3, [r3, #0]
 80162ae:	2b00      	cmp	r3, #0
 80162b0:	d1f8      	bne.n	80162a4 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 80162b2:	68fb      	ldr	r3, [r7, #12]
 80162b4:	68db      	ldr	r3, [r3, #12]
 80162b6:	899b      	ldrh	r3, [r3, #12]
 80162b8:	b29b      	uxth	r3, r3
 80162ba:	4618      	mov	r0, r3
 80162bc:	f7fa f8e8 	bl	8010490 <lwip_htons>
 80162c0:	4603      	mov	r3, r0
 80162c2:	b2db      	uxtb	r3, r3
 80162c4:	f003 0307 	and.w	r3, r3, #7
 80162c8:	2b00      	cmp	r3, #0
 80162ca:	d116      	bne.n	80162fa <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 80162cc:	68fb      	ldr	r3, [r7, #12]
 80162ce:	68db      	ldr	r3, [r3, #12]
 80162d0:	899b      	ldrh	r3, [r3, #12]
 80162d2:	b29c      	uxth	r4, r3
 80162d4:	2001      	movs	r0, #1
 80162d6:	f7fa f8db 	bl	8010490 <lwip_htons>
 80162da:	4603      	mov	r3, r0
 80162dc:	461a      	mov	r2, r3
 80162de:	68fb      	ldr	r3, [r7, #12]
 80162e0:	68db      	ldr	r3, [r3, #12]
 80162e2:	4322      	orrs	r2, r4
 80162e4:	b292      	uxth	r2, r2
 80162e6:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 80162e8:	687b      	ldr	r3, [r7, #4]
 80162ea:	8b5b      	ldrh	r3, [r3, #26]
 80162ec:	f043 0320 	orr.w	r3, r3, #32
 80162f0:	b29a      	uxth	r2, r3
 80162f2:	687b      	ldr	r3, [r7, #4]
 80162f4:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 80162f6:	2300      	movs	r3, #0
 80162f8:	e004      	b.n	8016304 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 80162fa:	2101      	movs	r1, #1
 80162fc:	6878      	ldr	r0, [r7, #4]
 80162fe:	f000 f80b 	bl	8016318 <tcp_enqueue_flags>
 8016302:	4603      	mov	r3, r0
}
 8016304:	4618      	mov	r0, r3
 8016306:	3714      	adds	r7, #20
 8016308:	46bd      	mov	sp, r7
 801630a:	bd90      	pop	{r4, r7, pc}
 801630c:	0801f0d0 	.word	0x0801f0d0
 8016310:	0801f4d8 	.word	0x0801f4d8
 8016314:	0801f124 	.word	0x0801f124

08016318 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8016318:	b580      	push	{r7, lr}
 801631a:	b08a      	sub	sp, #40	; 0x28
 801631c:	af02      	add	r7, sp, #8
 801631e:	6078      	str	r0, [r7, #4]
 8016320:	460b      	mov	r3, r1
 8016322:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8016324:	2300      	movs	r3, #0
 8016326:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8016328:	2300      	movs	r3, #0
 801632a:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 801632c:	78fb      	ldrb	r3, [r7, #3]
 801632e:	f003 0303 	and.w	r3, r3, #3
 8016332:	2b00      	cmp	r3, #0
 8016334:	d106      	bne.n	8016344 <tcp_enqueue_flags+0x2c>
 8016336:	4b67      	ldr	r3, [pc, #412]	; (80164d4 <tcp_enqueue_flags+0x1bc>)
 8016338:	f240 4212 	movw	r2, #1042	; 0x412
 801633c:	4966      	ldr	r1, [pc, #408]	; (80164d8 <tcp_enqueue_flags+0x1c0>)
 801633e:	4867      	ldr	r0, [pc, #412]	; (80164dc <tcp_enqueue_flags+0x1c4>)
 8016340:	f006 f98a 	bl	801c658 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8016344:	687b      	ldr	r3, [r7, #4]
 8016346:	2b00      	cmp	r3, #0
 8016348:	d106      	bne.n	8016358 <tcp_enqueue_flags+0x40>
 801634a:	4b62      	ldr	r3, [pc, #392]	; (80164d4 <tcp_enqueue_flags+0x1bc>)
 801634c:	f240 4213 	movw	r2, #1043	; 0x413
 8016350:	4963      	ldr	r1, [pc, #396]	; (80164e0 <tcp_enqueue_flags+0x1c8>)
 8016352:	4862      	ldr	r0, [pc, #392]	; (80164dc <tcp_enqueue_flags+0x1c4>)
 8016354:	f006 f980 	bl	801c658 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8016358:	78fb      	ldrb	r3, [r7, #3]
 801635a:	f003 0302 	and.w	r3, r3, #2
 801635e:	2b00      	cmp	r3, #0
 8016360:	d001      	beq.n	8016366 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8016362:	2301      	movs	r3, #1
 8016364:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8016366:	7ffb      	ldrb	r3, [r7, #31]
 8016368:	009b      	lsls	r3, r3, #2
 801636a:	b2db      	uxtb	r3, r3
 801636c:	f003 0304 	and.w	r3, r3, #4
 8016370:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8016372:	7dfb      	ldrb	r3, [r7, #23]
 8016374:	b29b      	uxth	r3, r3
 8016376:	f44f 7220 	mov.w	r2, #640	; 0x280
 801637a:	4619      	mov	r1, r3
 801637c:	2036      	movs	r0, #54	; 0x36
 801637e:	f7fb f95b 	bl	8011638 <pbuf_alloc>
 8016382:	6138      	str	r0, [r7, #16]
 8016384:	693b      	ldr	r3, [r7, #16]
 8016386:	2b00      	cmp	r3, #0
 8016388:	d109      	bne.n	801639e <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801638a:	687b      	ldr	r3, [r7, #4]
 801638c:	8b5b      	ldrh	r3, [r3, #26]
 801638e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016392:	b29a      	uxth	r2, r3
 8016394:	687b      	ldr	r3, [r7, #4]
 8016396:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8016398:	f04f 33ff 	mov.w	r3, #4294967295
 801639c:	e095      	b.n	80164ca <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 801639e:	693b      	ldr	r3, [r7, #16]
 80163a0:	895a      	ldrh	r2, [r3, #10]
 80163a2:	7dfb      	ldrb	r3, [r7, #23]
 80163a4:	b29b      	uxth	r3, r3
 80163a6:	429a      	cmp	r2, r3
 80163a8:	d206      	bcs.n	80163b8 <tcp_enqueue_flags+0xa0>
 80163aa:	4b4a      	ldr	r3, [pc, #296]	; (80164d4 <tcp_enqueue_flags+0x1bc>)
 80163ac:	f240 423a 	movw	r2, #1082	; 0x43a
 80163b0:	494c      	ldr	r1, [pc, #304]	; (80164e4 <tcp_enqueue_flags+0x1cc>)
 80163b2:	484a      	ldr	r0, [pc, #296]	; (80164dc <tcp_enqueue_flags+0x1c4>)
 80163b4:	f006 f950 	bl	801c658 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 80163b8:	687b      	ldr	r3, [r7, #4]
 80163ba:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 80163bc:	78fa      	ldrb	r2, [r7, #3]
 80163be:	7ffb      	ldrb	r3, [r7, #31]
 80163c0:	9300      	str	r3, [sp, #0]
 80163c2:	460b      	mov	r3, r1
 80163c4:	6939      	ldr	r1, [r7, #16]
 80163c6:	6878      	ldr	r0, [r7, #4]
 80163c8:	f7ff fd70 	bl	8015eac <tcp_create_segment>
 80163cc:	60f8      	str	r0, [r7, #12]
 80163ce:	68fb      	ldr	r3, [r7, #12]
 80163d0:	2b00      	cmp	r3, #0
 80163d2:	d109      	bne.n	80163e8 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80163d4:	687b      	ldr	r3, [r7, #4]
 80163d6:	8b5b      	ldrh	r3, [r3, #26]
 80163d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80163dc:	b29a      	uxth	r2, r3
 80163de:	687b      	ldr	r3, [r7, #4]
 80163e0:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 80163e2:	f04f 33ff 	mov.w	r3, #4294967295
 80163e6:	e070      	b.n	80164ca <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 80163e8:	68fb      	ldr	r3, [r7, #12]
 80163ea:	68db      	ldr	r3, [r3, #12]
 80163ec:	f003 0303 	and.w	r3, r3, #3
 80163f0:	2b00      	cmp	r3, #0
 80163f2:	d006      	beq.n	8016402 <tcp_enqueue_flags+0xea>
 80163f4:	4b37      	ldr	r3, [pc, #220]	; (80164d4 <tcp_enqueue_flags+0x1bc>)
 80163f6:	f240 4242 	movw	r2, #1090	; 0x442
 80163fa:	493b      	ldr	r1, [pc, #236]	; (80164e8 <tcp_enqueue_flags+0x1d0>)
 80163fc:	4837      	ldr	r0, [pc, #220]	; (80164dc <tcp_enqueue_flags+0x1c4>)
 80163fe:	f006 f92b 	bl	801c658 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8016402:	68fb      	ldr	r3, [r7, #12]
 8016404:	891b      	ldrh	r3, [r3, #8]
 8016406:	2b00      	cmp	r3, #0
 8016408:	d006      	beq.n	8016418 <tcp_enqueue_flags+0x100>
 801640a:	4b32      	ldr	r3, [pc, #200]	; (80164d4 <tcp_enqueue_flags+0x1bc>)
 801640c:	f240 4243 	movw	r2, #1091	; 0x443
 8016410:	4936      	ldr	r1, [pc, #216]	; (80164ec <tcp_enqueue_flags+0x1d4>)
 8016412:	4832      	ldr	r0, [pc, #200]	; (80164dc <tcp_enqueue_flags+0x1c4>)
 8016414:	f006 f920 	bl	801c658 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8016418:	687b      	ldr	r3, [r7, #4]
 801641a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801641c:	2b00      	cmp	r3, #0
 801641e:	d103      	bne.n	8016428 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8016420:	687b      	ldr	r3, [r7, #4]
 8016422:	68fa      	ldr	r2, [r7, #12]
 8016424:	66da      	str	r2, [r3, #108]	; 0x6c
 8016426:	e00d      	b.n	8016444 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8016428:	687b      	ldr	r3, [r7, #4]
 801642a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801642c:	61bb      	str	r3, [r7, #24]
 801642e:	e002      	b.n	8016436 <tcp_enqueue_flags+0x11e>
 8016430:	69bb      	ldr	r3, [r7, #24]
 8016432:	681b      	ldr	r3, [r3, #0]
 8016434:	61bb      	str	r3, [r7, #24]
 8016436:	69bb      	ldr	r3, [r7, #24]
 8016438:	681b      	ldr	r3, [r3, #0]
 801643a:	2b00      	cmp	r3, #0
 801643c:	d1f8      	bne.n	8016430 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 801643e:	69bb      	ldr	r3, [r7, #24]
 8016440:	68fa      	ldr	r2, [r7, #12]
 8016442:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8016444:	687b      	ldr	r3, [r7, #4]
 8016446:	2200      	movs	r2, #0
 8016448:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 801644c:	78fb      	ldrb	r3, [r7, #3]
 801644e:	f003 0302 	and.w	r3, r3, #2
 8016452:	2b00      	cmp	r3, #0
 8016454:	d104      	bne.n	8016460 <tcp_enqueue_flags+0x148>
 8016456:	78fb      	ldrb	r3, [r7, #3]
 8016458:	f003 0301 	and.w	r3, r3, #1
 801645c:	2b00      	cmp	r3, #0
 801645e:	d004      	beq.n	801646a <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8016460:	687b      	ldr	r3, [r7, #4]
 8016462:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8016464:	1c5a      	adds	r2, r3, #1
 8016466:	687b      	ldr	r3, [r7, #4]
 8016468:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 801646a:	78fb      	ldrb	r3, [r7, #3]
 801646c:	f003 0301 	and.w	r3, r3, #1
 8016470:	2b00      	cmp	r3, #0
 8016472:	d006      	beq.n	8016482 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8016474:	687b      	ldr	r3, [r7, #4]
 8016476:	8b5b      	ldrh	r3, [r3, #26]
 8016478:	f043 0320 	orr.w	r3, r3, #32
 801647c:	b29a      	uxth	r2, r3
 801647e:	687b      	ldr	r3, [r7, #4]
 8016480:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8016482:	68fb      	ldr	r3, [r7, #12]
 8016484:	685b      	ldr	r3, [r3, #4]
 8016486:	4618      	mov	r0, r3
 8016488:	f7fb fc44 	bl	8011d14 <pbuf_clen>
 801648c:	4603      	mov	r3, r0
 801648e:	461a      	mov	r2, r3
 8016490:	687b      	ldr	r3, [r7, #4]
 8016492:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016496:	4413      	add	r3, r2
 8016498:	b29a      	uxth	r2, r3
 801649a:	687b      	ldr	r3, [r7, #4]
 801649c:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80164a0:	687b      	ldr	r3, [r7, #4]
 80164a2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80164a6:	2b00      	cmp	r3, #0
 80164a8:	d00e      	beq.n	80164c8 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 80164aa:	687b      	ldr	r3, [r7, #4]
 80164ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80164ae:	2b00      	cmp	r3, #0
 80164b0:	d10a      	bne.n	80164c8 <tcp_enqueue_flags+0x1b0>
 80164b2:	687b      	ldr	r3, [r7, #4]
 80164b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80164b6:	2b00      	cmp	r3, #0
 80164b8:	d106      	bne.n	80164c8 <tcp_enqueue_flags+0x1b0>
 80164ba:	4b06      	ldr	r3, [pc, #24]	; (80164d4 <tcp_enqueue_flags+0x1bc>)
 80164bc:	f240 4266 	movw	r2, #1126	; 0x466
 80164c0:	490b      	ldr	r1, [pc, #44]	; (80164f0 <tcp_enqueue_flags+0x1d8>)
 80164c2:	4806      	ldr	r0, [pc, #24]	; (80164dc <tcp_enqueue_flags+0x1c4>)
 80164c4:	f006 f8c8 	bl	801c658 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 80164c8:	2300      	movs	r3, #0
}
 80164ca:	4618      	mov	r0, r3
 80164cc:	3720      	adds	r7, #32
 80164ce:	46bd      	mov	sp, r7
 80164d0:	bd80      	pop	{r7, pc}
 80164d2:	bf00      	nop
 80164d4:	0801f0d0 	.word	0x0801f0d0
 80164d8:	0801f4f4 	.word	0x0801f4f4
 80164dc:	0801f124 	.word	0x0801f124
 80164e0:	0801f54c 	.word	0x0801f54c
 80164e4:	0801f56c 	.word	0x0801f56c
 80164e8:	0801f5a8 	.word	0x0801f5a8
 80164ec:	0801f5c0 	.word	0x0801f5c0
 80164f0:	0801f5ec 	.word	0x0801f5ec

080164f4 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 80164f4:	b5b0      	push	{r4, r5, r7, lr}
 80164f6:	b08a      	sub	sp, #40	; 0x28
 80164f8:	af00      	add	r7, sp, #0
 80164fa:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 80164fc:	687b      	ldr	r3, [r7, #4]
 80164fe:	2b00      	cmp	r3, #0
 8016500:	d106      	bne.n	8016510 <tcp_output+0x1c>
 8016502:	4ba0      	ldr	r3, [pc, #640]	; (8016784 <tcp_output+0x290>)
 8016504:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8016508:	499f      	ldr	r1, [pc, #636]	; (8016788 <tcp_output+0x294>)
 801650a:	48a0      	ldr	r0, [pc, #640]	; (801678c <tcp_output+0x298>)
 801650c:	f006 f8a4 	bl	801c658 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8016510:	687b      	ldr	r3, [r7, #4]
 8016512:	7d1b      	ldrb	r3, [r3, #20]
 8016514:	2b01      	cmp	r3, #1
 8016516:	d106      	bne.n	8016526 <tcp_output+0x32>
 8016518:	4b9a      	ldr	r3, [pc, #616]	; (8016784 <tcp_output+0x290>)
 801651a:	f240 42e4 	movw	r2, #1252	; 0x4e4
 801651e:	499c      	ldr	r1, [pc, #624]	; (8016790 <tcp_output+0x29c>)
 8016520:	489a      	ldr	r0, [pc, #616]	; (801678c <tcp_output+0x298>)
 8016522:	f006 f899 	bl	801c658 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8016526:	4b9b      	ldr	r3, [pc, #620]	; (8016794 <tcp_output+0x2a0>)
 8016528:	681b      	ldr	r3, [r3, #0]
 801652a:	687a      	ldr	r2, [r7, #4]
 801652c:	429a      	cmp	r2, r3
 801652e:	d101      	bne.n	8016534 <tcp_output+0x40>
    return ERR_OK;
 8016530:	2300      	movs	r3, #0
 8016532:	e1d2      	b.n	80168da <tcp_output+0x3e6>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8016534:	687b      	ldr	r3, [r7, #4]
 8016536:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801653a:	687b      	ldr	r3, [r7, #4]
 801653c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8016540:	429a      	cmp	r2, r3
 8016542:	d203      	bcs.n	801654c <tcp_output+0x58>
 8016544:	687b      	ldr	r3, [r7, #4]
 8016546:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801654a:	e002      	b.n	8016552 <tcp_output+0x5e>
 801654c:	687b      	ldr	r3, [r7, #4]
 801654e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8016552:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8016554:	687b      	ldr	r3, [r7, #4]
 8016556:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016558:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 801655a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801655c:	2b00      	cmp	r3, #0
 801655e:	d10b      	bne.n	8016578 <tcp_output+0x84>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8016560:	687b      	ldr	r3, [r7, #4]
 8016562:	8b5b      	ldrh	r3, [r3, #26]
 8016564:	f003 0302 	and.w	r3, r3, #2
 8016568:	2b00      	cmp	r3, #0
 801656a:	f000 81a9 	beq.w	80168c0 <tcp_output+0x3cc>
      return tcp_send_empty_ack(pcb);
 801656e:	6878      	ldr	r0, [r7, #4]
 8016570:	f000 fdd8 	bl	8017124 <tcp_send_empty_ack>
 8016574:	4603      	mov	r3, r0
 8016576:	e1b0      	b.n	80168da <tcp_output+0x3e6>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8016578:	6879      	ldr	r1, [r7, #4]
 801657a:	687b      	ldr	r3, [r7, #4]
 801657c:	3304      	adds	r3, #4
 801657e:	461a      	mov	r2, r3
 8016580:	6878      	ldr	r0, [r7, #4]
 8016582:	f7ff fc77 	bl	8015e74 <tcp_route>
 8016586:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8016588:	697b      	ldr	r3, [r7, #20]
 801658a:	2b00      	cmp	r3, #0
 801658c:	d102      	bne.n	8016594 <tcp_output+0xa0>
    return ERR_RTE;
 801658e:	f06f 0303 	mvn.w	r3, #3
 8016592:	e1a2      	b.n	80168da <tcp_output+0x3e6>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8016594:	687b      	ldr	r3, [r7, #4]
 8016596:	2b00      	cmp	r3, #0
 8016598:	d003      	beq.n	80165a2 <tcp_output+0xae>
 801659a:	687b      	ldr	r3, [r7, #4]
 801659c:	681b      	ldr	r3, [r3, #0]
 801659e:	2b00      	cmp	r3, #0
 80165a0:	d111      	bne.n	80165c6 <tcp_output+0xd2>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 80165a2:	697b      	ldr	r3, [r7, #20]
 80165a4:	2b00      	cmp	r3, #0
 80165a6:	d002      	beq.n	80165ae <tcp_output+0xba>
 80165a8:	697b      	ldr	r3, [r7, #20]
 80165aa:	3304      	adds	r3, #4
 80165ac:	e000      	b.n	80165b0 <tcp_output+0xbc>
 80165ae:	2300      	movs	r3, #0
 80165b0:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 80165b2:	693b      	ldr	r3, [r7, #16]
 80165b4:	2b00      	cmp	r3, #0
 80165b6:	d102      	bne.n	80165be <tcp_output+0xca>
      return ERR_RTE;
 80165b8:	f06f 0303 	mvn.w	r3, #3
 80165bc:	e18d      	b.n	80168da <tcp_output+0x3e6>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 80165be:	693b      	ldr	r3, [r7, #16]
 80165c0:	681a      	ldr	r2, [r3, #0]
 80165c2:	687b      	ldr	r3, [r7, #4]
 80165c4:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 80165c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80165c8:	68db      	ldr	r3, [r3, #12]
 80165ca:	685b      	ldr	r3, [r3, #4]
 80165cc:	4618      	mov	r0, r3
 80165ce:	f7f9 ff74 	bl	80104ba <lwip_htonl>
 80165d2:	4602      	mov	r2, r0
 80165d4:	687b      	ldr	r3, [r7, #4]
 80165d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80165d8:	1ad3      	subs	r3, r2, r3
 80165da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80165dc:	8912      	ldrh	r2, [r2, #8]
 80165de:	4413      	add	r3, r2
 80165e0:	69ba      	ldr	r2, [r7, #24]
 80165e2:	429a      	cmp	r2, r3
 80165e4:	d227      	bcs.n	8016636 <tcp_output+0x142>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 80165e6:	687b      	ldr	r3, [r7, #4]
 80165e8:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80165ec:	461a      	mov	r2, r3
 80165ee:	69bb      	ldr	r3, [r7, #24]
 80165f0:	4293      	cmp	r3, r2
 80165f2:	d114      	bne.n	801661e <tcp_output+0x12a>
 80165f4:	687b      	ldr	r3, [r7, #4]
 80165f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80165f8:	2b00      	cmp	r3, #0
 80165fa:	d110      	bne.n	801661e <tcp_output+0x12a>
 80165fc:	687b      	ldr	r3, [r7, #4]
 80165fe:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8016602:	2b00      	cmp	r3, #0
 8016604:	d10b      	bne.n	801661e <tcp_output+0x12a>
      pcb->persist_cnt = 0;
 8016606:	687b      	ldr	r3, [r7, #4]
 8016608:	2200      	movs	r2, #0
 801660a:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 801660e:	687b      	ldr	r3, [r7, #4]
 8016610:	2201      	movs	r2, #1
 8016612:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 8016616:	687b      	ldr	r3, [r7, #4]
 8016618:	2200      	movs	r2, #0
 801661a:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 801661e:	687b      	ldr	r3, [r7, #4]
 8016620:	8b5b      	ldrh	r3, [r3, #26]
 8016622:	f003 0302 	and.w	r3, r3, #2
 8016626:	2b00      	cmp	r3, #0
 8016628:	f000 814c 	beq.w	80168c4 <tcp_output+0x3d0>
      return tcp_send_empty_ack(pcb);
 801662c:	6878      	ldr	r0, [r7, #4]
 801662e:	f000 fd79 	bl	8017124 <tcp_send_empty_ack>
 8016632:	4603      	mov	r3, r0
 8016634:	e151      	b.n	80168da <tcp_output+0x3e6>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8016636:	687b      	ldr	r3, [r7, #4]
 8016638:	2200      	movs	r2, #0
 801663a:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 801663e:	687b      	ldr	r3, [r7, #4]
 8016640:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016642:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8016644:	6a3b      	ldr	r3, [r7, #32]
 8016646:	2b00      	cmp	r3, #0
 8016648:	f000 811b 	beq.w	8016882 <tcp_output+0x38e>
    for (; useg->next != NULL; useg = useg->next);
 801664c:	e002      	b.n	8016654 <tcp_output+0x160>
 801664e:	6a3b      	ldr	r3, [r7, #32]
 8016650:	681b      	ldr	r3, [r3, #0]
 8016652:	623b      	str	r3, [r7, #32]
 8016654:	6a3b      	ldr	r3, [r7, #32]
 8016656:	681b      	ldr	r3, [r3, #0]
 8016658:	2b00      	cmp	r3, #0
 801665a:	d1f8      	bne.n	801664e <tcp_output+0x15a>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 801665c:	e111      	b.n	8016882 <tcp_output+0x38e>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 801665e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016660:	68db      	ldr	r3, [r3, #12]
 8016662:	899b      	ldrh	r3, [r3, #12]
 8016664:	b29b      	uxth	r3, r3
 8016666:	4618      	mov	r0, r3
 8016668:	f7f9 ff12 	bl	8010490 <lwip_htons>
 801666c:	4603      	mov	r3, r0
 801666e:	b2db      	uxtb	r3, r3
 8016670:	f003 0304 	and.w	r3, r3, #4
 8016674:	2b00      	cmp	r3, #0
 8016676:	d006      	beq.n	8016686 <tcp_output+0x192>
 8016678:	4b42      	ldr	r3, [pc, #264]	; (8016784 <tcp_output+0x290>)
 801667a:	f240 5237 	movw	r2, #1335	; 0x537
 801667e:	4946      	ldr	r1, [pc, #280]	; (8016798 <tcp_output+0x2a4>)
 8016680:	4842      	ldr	r0, [pc, #264]	; (801678c <tcp_output+0x298>)
 8016682:	f005 ffe9 	bl	801c658 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8016686:	687b      	ldr	r3, [r7, #4]
 8016688:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801668a:	2b00      	cmp	r3, #0
 801668c:	d01f      	beq.n	80166ce <tcp_output+0x1da>
 801668e:	687b      	ldr	r3, [r7, #4]
 8016690:	8b5b      	ldrh	r3, [r3, #26]
 8016692:	f003 0344 	and.w	r3, r3, #68	; 0x44
 8016696:	2b00      	cmp	r3, #0
 8016698:	d119      	bne.n	80166ce <tcp_output+0x1da>
 801669a:	687b      	ldr	r3, [r7, #4]
 801669c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801669e:	2b00      	cmp	r3, #0
 80166a0:	d00b      	beq.n	80166ba <tcp_output+0x1c6>
 80166a2:	687b      	ldr	r3, [r7, #4]
 80166a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80166a6:	681b      	ldr	r3, [r3, #0]
 80166a8:	2b00      	cmp	r3, #0
 80166aa:	d110      	bne.n	80166ce <tcp_output+0x1da>
 80166ac:	687b      	ldr	r3, [r7, #4]
 80166ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80166b0:	891a      	ldrh	r2, [r3, #8]
 80166b2:	687b      	ldr	r3, [r7, #4]
 80166b4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80166b6:	429a      	cmp	r2, r3
 80166b8:	d209      	bcs.n	80166ce <tcp_output+0x1da>
 80166ba:	687b      	ldr	r3, [r7, #4]
 80166bc:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80166c0:	2b00      	cmp	r3, #0
 80166c2:	d004      	beq.n	80166ce <tcp_output+0x1da>
 80166c4:	687b      	ldr	r3, [r7, #4]
 80166c6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80166ca:	2b08      	cmp	r3, #8
 80166cc:	d901      	bls.n	80166d2 <tcp_output+0x1de>
 80166ce:	2301      	movs	r3, #1
 80166d0:	e000      	b.n	80166d4 <tcp_output+0x1e0>
 80166d2:	2300      	movs	r3, #0
 80166d4:	2b00      	cmp	r3, #0
 80166d6:	d106      	bne.n	80166e6 <tcp_output+0x1f2>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 80166d8:	687b      	ldr	r3, [r7, #4]
 80166da:	8b5b      	ldrh	r3, [r3, #26]
 80166dc:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80166e0:	2b00      	cmp	r3, #0
 80166e2:	f000 80e3 	beq.w	80168ac <tcp_output+0x3b8>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 80166e6:	687b      	ldr	r3, [r7, #4]
 80166e8:	7d1b      	ldrb	r3, [r3, #20]
 80166ea:	2b02      	cmp	r3, #2
 80166ec:	d00d      	beq.n	801670a <tcp_output+0x216>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 80166ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80166f0:	68db      	ldr	r3, [r3, #12]
 80166f2:	899b      	ldrh	r3, [r3, #12]
 80166f4:	b29c      	uxth	r4, r3
 80166f6:	2010      	movs	r0, #16
 80166f8:	f7f9 feca 	bl	8010490 <lwip_htons>
 80166fc:	4603      	mov	r3, r0
 80166fe:	461a      	mov	r2, r3
 8016700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016702:	68db      	ldr	r3, [r3, #12]
 8016704:	4322      	orrs	r2, r4
 8016706:	b292      	uxth	r2, r2
 8016708:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 801670a:	697a      	ldr	r2, [r7, #20]
 801670c:	6879      	ldr	r1, [r7, #4]
 801670e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8016710:	f000 f908 	bl	8016924 <tcp_output_segment>
 8016714:	4603      	mov	r3, r0
 8016716:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8016718:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801671c:	2b00      	cmp	r3, #0
 801671e:	d009      	beq.n	8016734 <tcp_output+0x240>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8016720:	687b      	ldr	r3, [r7, #4]
 8016722:	8b5b      	ldrh	r3, [r3, #26]
 8016724:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016728:	b29a      	uxth	r2, r3
 801672a:	687b      	ldr	r3, [r7, #4]
 801672c:	835a      	strh	r2, [r3, #26]
      return err;
 801672e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016732:	e0d2      	b.n	80168da <tcp_output+0x3e6>
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8016734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016736:	681a      	ldr	r2, [r3, #0]
 8016738:	687b      	ldr	r3, [r7, #4]
 801673a:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 801673c:	687b      	ldr	r3, [r7, #4]
 801673e:	7d1b      	ldrb	r3, [r3, #20]
 8016740:	2b02      	cmp	r3, #2
 8016742:	d006      	beq.n	8016752 <tcp_output+0x25e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8016744:	687b      	ldr	r3, [r7, #4]
 8016746:	8b5b      	ldrh	r3, [r3, #26]
 8016748:	f023 0303 	bic.w	r3, r3, #3
 801674c:	b29a      	uxth	r2, r3
 801674e:	687b      	ldr	r3, [r7, #4]
 8016750:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8016752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016754:	68db      	ldr	r3, [r3, #12]
 8016756:	685b      	ldr	r3, [r3, #4]
 8016758:	4618      	mov	r0, r3
 801675a:	f7f9 feae 	bl	80104ba <lwip_htonl>
 801675e:	4604      	mov	r4, r0
 8016760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016762:	891b      	ldrh	r3, [r3, #8]
 8016764:	461d      	mov	r5, r3
 8016766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016768:	68db      	ldr	r3, [r3, #12]
 801676a:	899b      	ldrh	r3, [r3, #12]
 801676c:	b29b      	uxth	r3, r3
 801676e:	4618      	mov	r0, r3
 8016770:	f7f9 fe8e 	bl	8010490 <lwip_htons>
 8016774:	4603      	mov	r3, r0
 8016776:	b2db      	uxtb	r3, r3
 8016778:	f003 0303 	and.w	r3, r3, #3
 801677c:	2b00      	cmp	r3, #0
 801677e:	d00d      	beq.n	801679c <tcp_output+0x2a8>
 8016780:	2301      	movs	r3, #1
 8016782:	e00c      	b.n	801679e <tcp_output+0x2aa>
 8016784:	0801f0d0 	.word	0x0801f0d0
 8016788:	0801f614 	.word	0x0801f614
 801678c:	0801f124 	.word	0x0801f124
 8016790:	0801f62c 	.word	0x0801f62c
 8016794:	2000f804 	.word	0x2000f804
 8016798:	0801f654 	.word	0x0801f654
 801679c:	2300      	movs	r3, #0
 801679e:	442b      	add	r3, r5
 80167a0:	4423      	add	r3, r4
 80167a2:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80167a4:	687b      	ldr	r3, [r7, #4]
 80167a6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80167a8:	68bb      	ldr	r3, [r7, #8]
 80167aa:	1ad3      	subs	r3, r2, r3
 80167ac:	2b00      	cmp	r3, #0
 80167ae:	da02      	bge.n	80167b6 <tcp_output+0x2c2>
      pcb->snd_nxt = snd_nxt;
 80167b0:	687b      	ldr	r3, [r7, #4]
 80167b2:	68ba      	ldr	r2, [r7, #8]
 80167b4:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 80167b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80167b8:	891b      	ldrh	r3, [r3, #8]
 80167ba:	461c      	mov	r4, r3
 80167bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80167be:	68db      	ldr	r3, [r3, #12]
 80167c0:	899b      	ldrh	r3, [r3, #12]
 80167c2:	b29b      	uxth	r3, r3
 80167c4:	4618      	mov	r0, r3
 80167c6:	f7f9 fe63 	bl	8010490 <lwip_htons>
 80167ca:	4603      	mov	r3, r0
 80167cc:	b2db      	uxtb	r3, r3
 80167ce:	f003 0303 	and.w	r3, r3, #3
 80167d2:	2b00      	cmp	r3, #0
 80167d4:	d001      	beq.n	80167da <tcp_output+0x2e6>
 80167d6:	2301      	movs	r3, #1
 80167d8:	e000      	b.n	80167dc <tcp_output+0x2e8>
 80167da:	2300      	movs	r3, #0
 80167dc:	4423      	add	r3, r4
 80167de:	2b00      	cmp	r3, #0
 80167e0:	d049      	beq.n	8016876 <tcp_output+0x382>
      seg->next = NULL;
 80167e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80167e4:	2200      	movs	r2, #0
 80167e6:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 80167e8:	687b      	ldr	r3, [r7, #4]
 80167ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80167ec:	2b00      	cmp	r3, #0
 80167ee:	d105      	bne.n	80167fc <tcp_output+0x308>
        pcb->unacked = seg;
 80167f0:	687b      	ldr	r3, [r7, #4]
 80167f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80167f4:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 80167f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80167f8:	623b      	str	r3, [r7, #32]
 80167fa:	e03f      	b.n	801687c <tcp_output+0x388>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 80167fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80167fe:	68db      	ldr	r3, [r3, #12]
 8016800:	685b      	ldr	r3, [r3, #4]
 8016802:	4618      	mov	r0, r3
 8016804:	f7f9 fe59 	bl	80104ba <lwip_htonl>
 8016808:	4604      	mov	r4, r0
 801680a:	6a3b      	ldr	r3, [r7, #32]
 801680c:	68db      	ldr	r3, [r3, #12]
 801680e:	685b      	ldr	r3, [r3, #4]
 8016810:	4618      	mov	r0, r3
 8016812:	f7f9 fe52 	bl	80104ba <lwip_htonl>
 8016816:	4603      	mov	r3, r0
 8016818:	1ae3      	subs	r3, r4, r3
 801681a:	2b00      	cmp	r3, #0
 801681c:	da24      	bge.n	8016868 <tcp_output+0x374>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801681e:	687b      	ldr	r3, [r7, #4]
 8016820:	3370      	adds	r3, #112	; 0x70
 8016822:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8016824:	e002      	b.n	801682c <tcp_output+0x338>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8016826:	69fb      	ldr	r3, [r7, #28]
 8016828:	681b      	ldr	r3, [r3, #0]
 801682a:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801682c:	69fb      	ldr	r3, [r7, #28]
 801682e:	681b      	ldr	r3, [r3, #0]
 8016830:	2b00      	cmp	r3, #0
 8016832:	d011      	beq.n	8016858 <tcp_output+0x364>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8016834:	69fb      	ldr	r3, [r7, #28]
 8016836:	681b      	ldr	r3, [r3, #0]
 8016838:	68db      	ldr	r3, [r3, #12]
 801683a:	685b      	ldr	r3, [r3, #4]
 801683c:	4618      	mov	r0, r3
 801683e:	f7f9 fe3c 	bl	80104ba <lwip_htonl>
 8016842:	4604      	mov	r4, r0
 8016844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016846:	68db      	ldr	r3, [r3, #12]
 8016848:	685b      	ldr	r3, [r3, #4]
 801684a:	4618      	mov	r0, r3
 801684c:	f7f9 fe35 	bl	80104ba <lwip_htonl>
 8016850:	4603      	mov	r3, r0
 8016852:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8016854:	2b00      	cmp	r3, #0
 8016856:	dbe6      	blt.n	8016826 <tcp_output+0x332>
          }
          seg->next = (*cur_seg);
 8016858:	69fb      	ldr	r3, [r7, #28]
 801685a:	681a      	ldr	r2, [r3, #0]
 801685c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801685e:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8016860:	69fb      	ldr	r3, [r7, #28]
 8016862:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8016864:	601a      	str	r2, [r3, #0]
 8016866:	e009      	b.n	801687c <tcp_output+0x388>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8016868:	6a3b      	ldr	r3, [r7, #32]
 801686a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801686c:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 801686e:	6a3b      	ldr	r3, [r7, #32]
 8016870:	681b      	ldr	r3, [r3, #0]
 8016872:	623b      	str	r3, [r7, #32]
 8016874:	e002      	b.n	801687c <tcp_output+0x388>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8016876:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8016878:	f7fc fc42 	bl	8013100 <tcp_seg_free>
    }
    seg = pcb->unsent;
 801687c:	687b      	ldr	r3, [r7, #4]
 801687e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016880:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 8016882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016884:	2b00      	cmp	r3, #0
 8016886:	d012      	beq.n	80168ae <tcp_output+0x3ba>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8016888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801688a:	68db      	ldr	r3, [r3, #12]
 801688c:	685b      	ldr	r3, [r3, #4]
 801688e:	4618      	mov	r0, r3
 8016890:	f7f9 fe13 	bl	80104ba <lwip_htonl>
 8016894:	4602      	mov	r2, r0
 8016896:	687b      	ldr	r3, [r7, #4]
 8016898:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801689a:	1ad3      	subs	r3, r2, r3
 801689c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801689e:	8912      	ldrh	r2, [r2, #8]
 80168a0:	4413      	add	r3, r2
  while (seg != NULL &&
 80168a2:	69ba      	ldr	r2, [r7, #24]
 80168a4:	429a      	cmp	r2, r3
 80168a6:	f4bf aeda 	bcs.w	801665e <tcp_output+0x16a>
 80168aa:	e000      	b.n	80168ae <tcp_output+0x3ba>
      break;
 80168ac:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 80168ae:	687b      	ldr	r3, [r7, #4]
 80168b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80168b2:	2b00      	cmp	r3, #0
 80168b4:	d108      	bne.n	80168c8 <tcp_output+0x3d4>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80168b6:	687b      	ldr	r3, [r7, #4]
 80168b8:	2200      	movs	r2, #0
 80168ba:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 80168be:	e004      	b.n	80168ca <tcp_output+0x3d6>
    goto output_done;
 80168c0:	bf00      	nop
 80168c2:	e002      	b.n	80168ca <tcp_output+0x3d6>
    goto output_done;
 80168c4:	bf00      	nop
 80168c6:	e000      	b.n	80168ca <tcp_output+0x3d6>
  }
#endif /* TCP_OVERSIZE */

output_done:
 80168c8:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 80168ca:	687b      	ldr	r3, [r7, #4]
 80168cc:	8b5b      	ldrh	r3, [r3, #26]
 80168ce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80168d2:	b29a      	uxth	r2, r3
 80168d4:	687b      	ldr	r3, [r7, #4]
 80168d6:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 80168d8:	2300      	movs	r3, #0
}
 80168da:	4618      	mov	r0, r3
 80168dc:	3728      	adds	r7, #40	; 0x28
 80168de:	46bd      	mov	sp, r7
 80168e0:	bdb0      	pop	{r4, r5, r7, pc}
 80168e2:	bf00      	nop

080168e4 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 80168e4:	b580      	push	{r7, lr}
 80168e6:	b082      	sub	sp, #8
 80168e8:	af00      	add	r7, sp, #0
 80168ea:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 80168ec:	687b      	ldr	r3, [r7, #4]
 80168ee:	2b00      	cmp	r3, #0
 80168f0:	d106      	bne.n	8016900 <tcp_output_segment_busy+0x1c>
 80168f2:	4b09      	ldr	r3, [pc, #36]	; (8016918 <tcp_output_segment_busy+0x34>)
 80168f4:	f240 529a 	movw	r2, #1434	; 0x59a
 80168f8:	4908      	ldr	r1, [pc, #32]	; (801691c <tcp_output_segment_busy+0x38>)
 80168fa:	4809      	ldr	r0, [pc, #36]	; (8016920 <tcp_output_segment_busy+0x3c>)
 80168fc:	f005 feac 	bl	801c658 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8016900:	687b      	ldr	r3, [r7, #4]
 8016902:	685b      	ldr	r3, [r3, #4]
 8016904:	7b9b      	ldrb	r3, [r3, #14]
 8016906:	2b01      	cmp	r3, #1
 8016908:	d001      	beq.n	801690e <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 801690a:	2301      	movs	r3, #1
 801690c:	e000      	b.n	8016910 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 801690e:	2300      	movs	r3, #0
}
 8016910:	4618      	mov	r0, r3
 8016912:	3708      	adds	r7, #8
 8016914:	46bd      	mov	sp, r7
 8016916:	bd80      	pop	{r7, pc}
 8016918:	0801f0d0 	.word	0x0801f0d0
 801691c:	0801f66c 	.word	0x0801f66c
 8016920:	0801f124 	.word	0x0801f124

08016924 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8016924:	b5b0      	push	{r4, r5, r7, lr}
 8016926:	b08c      	sub	sp, #48	; 0x30
 8016928:	af04      	add	r7, sp, #16
 801692a:	60f8      	str	r0, [r7, #12]
 801692c:	60b9      	str	r1, [r7, #8]
 801692e:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8016930:	68fb      	ldr	r3, [r7, #12]
 8016932:	2b00      	cmp	r3, #0
 8016934:	d106      	bne.n	8016944 <tcp_output_segment+0x20>
 8016936:	4b64      	ldr	r3, [pc, #400]	; (8016ac8 <tcp_output_segment+0x1a4>)
 8016938:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 801693c:	4963      	ldr	r1, [pc, #396]	; (8016acc <tcp_output_segment+0x1a8>)
 801693e:	4864      	ldr	r0, [pc, #400]	; (8016ad0 <tcp_output_segment+0x1ac>)
 8016940:	f005 fe8a 	bl	801c658 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8016944:	68bb      	ldr	r3, [r7, #8]
 8016946:	2b00      	cmp	r3, #0
 8016948:	d106      	bne.n	8016958 <tcp_output_segment+0x34>
 801694a:	4b5f      	ldr	r3, [pc, #380]	; (8016ac8 <tcp_output_segment+0x1a4>)
 801694c:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8016950:	4960      	ldr	r1, [pc, #384]	; (8016ad4 <tcp_output_segment+0x1b0>)
 8016952:	485f      	ldr	r0, [pc, #380]	; (8016ad0 <tcp_output_segment+0x1ac>)
 8016954:	f005 fe80 	bl	801c658 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8016958:	687b      	ldr	r3, [r7, #4]
 801695a:	2b00      	cmp	r3, #0
 801695c:	d106      	bne.n	801696c <tcp_output_segment+0x48>
 801695e:	4b5a      	ldr	r3, [pc, #360]	; (8016ac8 <tcp_output_segment+0x1a4>)
 8016960:	f240 52ba 	movw	r2, #1466	; 0x5ba
 8016964:	495c      	ldr	r1, [pc, #368]	; (8016ad8 <tcp_output_segment+0x1b4>)
 8016966:	485a      	ldr	r0, [pc, #360]	; (8016ad0 <tcp_output_segment+0x1ac>)
 8016968:	f005 fe76 	bl	801c658 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 801696c:	68f8      	ldr	r0, [r7, #12]
 801696e:	f7ff ffb9 	bl	80168e4 <tcp_output_segment_busy>
 8016972:	4603      	mov	r3, r0
 8016974:	2b00      	cmp	r3, #0
 8016976:	d001      	beq.n	801697c <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8016978:	2300      	movs	r3, #0
 801697a:	e0a0      	b.n	8016abe <tcp_output_segment+0x19a>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 801697c:	68bb      	ldr	r3, [r7, #8]
 801697e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8016980:	68fb      	ldr	r3, [r7, #12]
 8016982:	68dc      	ldr	r4, [r3, #12]
 8016984:	4610      	mov	r0, r2
 8016986:	f7f9 fd98 	bl	80104ba <lwip_htonl>
 801698a:	4603      	mov	r3, r0
 801698c:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801698e:	68bb      	ldr	r3, [r7, #8]
 8016990:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8016992:	68fb      	ldr	r3, [r7, #12]
 8016994:	68dc      	ldr	r4, [r3, #12]
 8016996:	4610      	mov	r0, r2
 8016998:	f7f9 fd7a 	bl	8010490 <lwip_htons>
 801699c:	4603      	mov	r3, r0
 801699e:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80169a0:	68bb      	ldr	r3, [r7, #8]
 80169a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80169a4:	68ba      	ldr	r2, [r7, #8]
 80169a6:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 80169a8:	441a      	add	r2, r3
 80169aa:	68bb      	ldr	r3, [r7, #8]
 80169ac:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 80169ae:	68fb      	ldr	r3, [r7, #12]
 80169b0:	68db      	ldr	r3, [r3, #12]
 80169b2:	3314      	adds	r3, #20
 80169b4:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 80169b6:	68fb      	ldr	r3, [r7, #12]
 80169b8:	7a9b      	ldrb	r3, [r3, #10]
 80169ba:	f003 0301 	and.w	r3, r3, #1
 80169be:	2b00      	cmp	r3, #0
 80169c0:	d015      	beq.n	80169ee <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 80169c2:	68bb      	ldr	r3, [r7, #8]
 80169c4:	3304      	adds	r3, #4
 80169c6:	461a      	mov	r2, r3
 80169c8:	6879      	ldr	r1, [r7, #4]
 80169ca:	f44f 7006 	mov.w	r0, #536	; 0x218
 80169ce:	f7fc fe8d 	bl	80136ec <tcp_eff_send_mss_netif>
 80169d2:	4603      	mov	r3, r0
 80169d4:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 80169d6:	8b7b      	ldrh	r3, [r7, #26]
 80169d8:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 80169dc:	4618      	mov	r0, r3
 80169de:	f7f9 fd6c 	bl	80104ba <lwip_htonl>
 80169e2:	4602      	mov	r2, r0
 80169e4:	69fb      	ldr	r3, [r7, #28]
 80169e6:	601a      	str	r2, [r3, #0]
    opts += 1;
 80169e8:	69fb      	ldr	r3, [r7, #28]
 80169ea:	3304      	adds	r3, #4
 80169ec:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 80169ee:	68bb      	ldr	r3, [r7, #8]
 80169f0:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80169f4:	2b00      	cmp	r3, #0
 80169f6:	da02      	bge.n	80169fe <tcp_output_segment+0xda>
    pcb->rtime = 0;
 80169f8:	68bb      	ldr	r3, [r7, #8]
 80169fa:	2200      	movs	r2, #0
 80169fc:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 80169fe:	68bb      	ldr	r3, [r7, #8]
 8016a00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016a02:	2b00      	cmp	r3, #0
 8016a04:	d10c      	bne.n	8016a20 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8016a06:	4b35      	ldr	r3, [pc, #212]	; (8016adc <tcp_output_segment+0x1b8>)
 8016a08:	681a      	ldr	r2, [r3, #0]
 8016a0a:	68bb      	ldr	r3, [r7, #8]
 8016a0c:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8016a0e:	68fb      	ldr	r3, [r7, #12]
 8016a10:	68db      	ldr	r3, [r3, #12]
 8016a12:	685b      	ldr	r3, [r3, #4]
 8016a14:	4618      	mov	r0, r3
 8016a16:	f7f9 fd50 	bl	80104ba <lwip_htonl>
 8016a1a:	4602      	mov	r2, r0
 8016a1c:	68bb      	ldr	r3, [r7, #8]
 8016a1e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8016a20:	68fb      	ldr	r3, [r7, #12]
 8016a22:	68db      	ldr	r3, [r3, #12]
 8016a24:	461a      	mov	r2, r3
 8016a26:	68fb      	ldr	r3, [r7, #12]
 8016a28:	685b      	ldr	r3, [r3, #4]
 8016a2a:	685b      	ldr	r3, [r3, #4]
 8016a2c:	1ad3      	subs	r3, r2, r3
 8016a2e:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8016a30:	68fb      	ldr	r3, [r7, #12]
 8016a32:	685b      	ldr	r3, [r3, #4]
 8016a34:	8959      	ldrh	r1, [r3, #10]
 8016a36:	68fb      	ldr	r3, [r7, #12]
 8016a38:	685b      	ldr	r3, [r3, #4]
 8016a3a:	8b3a      	ldrh	r2, [r7, #24]
 8016a3c:	1a8a      	subs	r2, r1, r2
 8016a3e:	b292      	uxth	r2, r2
 8016a40:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8016a42:	68fb      	ldr	r3, [r7, #12]
 8016a44:	685b      	ldr	r3, [r3, #4]
 8016a46:	8919      	ldrh	r1, [r3, #8]
 8016a48:	68fb      	ldr	r3, [r7, #12]
 8016a4a:	685b      	ldr	r3, [r3, #4]
 8016a4c:	8b3a      	ldrh	r2, [r7, #24]
 8016a4e:	1a8a      	subs	r2, r1, r2
 8016a50:	b292      	uxth	r2, r2
 8016a52:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8016a54:	68fb      	ldr	r3, [r7, #12]
 8016a56:	685b      	ldr	r3, [r3, #4]
 8016a58:	68fa      	ldr	r2, [r7, #12]
 8016a5a:	68d2      	ldr	r2, [r2, #12]
 8016a5c:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8016a5e:	68fb      	ldr	r3, [r7, #12]
 8016a60:	68db      	ldr	r3, [r3, #12]
 8016a62:	2200      	movs	r2, #0
 8016a64:	741a      	strb	r2, [r3, #16]
 8016a66:	2200      	movs	r2, #0
 8016a68:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8016a6a:	68fb      	ldr	r3, [r7, #12]
 8016a6c:	68db      	ldr	r3, [r3, #12]
 8016a6e:	f103 0214 	add.w	r2, r3, #20
 8016a72:	68fb      	ldr	r3, [r7, #12]
 8016a74:	7a9b      	ldrb	r3, [r3, #10]
 8016a76:	009b      	lsls	r3, r3, #2
 8016a78:	f003 0304 	and.w	r3, r3, #4
 8016a7c:	4413      	add	r3, r2
 8016a7e:	69fa      	ldr	r2, [r7, #28]
 8016a80:	429a      	cmp	r2, r3
 8016a82:	d006      	beq.n	8016a92 <tcp_output_segment+0x16e>
 8016a84:	4b10      	ldr	r3, [pc, #64]	; (8016ac8 <tcp_output_segment+0x1a4>)
 8016a86:	f240 621c 	movw	r2, #1564	; 0x61c
 8016a8a:	4915      	ldr	r1, [pc, #84]	; (8016ae0 <tcp_output_segment+0x1bc>)
 8016a8c:	4810      	ldr	r0, [pc, #64]	; (8016ad0 <tcp_output_segment+0x1ac>)
 8016a8e:	f005 fde3 	bl	801c658 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8016a92:	68fb      	ldr	r3, [r7, #12]
 8016a94:	6858      	ldr	r0, [r3, #4]
 8016a96:	68b9      	ldr	r1, [r7, #8]
 8016a98:	68bb      	ldr	r3, [r7, #8]
 8016a9a:	1d1c      	adds	r4, r3, #4
 8016a9c:	68bb      	ldr	r3, [r7, #8]
 8016a9e:	7add      	ldrb	r5, [r3, #11]
 8016aa0:	68bb      	ldr	r3, [r7, #8]
 8016aa2:	7a9b      	ldrb	r3, [r3, #10]
 8016aa4:	687a      	ldr	r2, [r7, #4]
 8016aa6:	9202      	str	r2, [sp, #8]
 8016aa8:	2206      	movs	r2, #6
 8016aaa:	9201      	str	r2, [sp, #4]
 8016aac:	9300      	str	r3, [sp, #0]
 8016aae:	462b      	mov	r3, r5
 8016ab0:	4622      	mov	r2, r4
 8016ab2:	f004 fc37 	bl	801b324 <ip4_output_if>
 8016ab6:	4603      	mov	r3, r0
 8016ab8:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8016aba:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8016abe:	4618      	mov	r0, r3
 8016ac0:	3720      	adds	r7, #32
 8016ac2:	46bd      	mov	sp, r7
 8016ac4:	bdb0      	pop	{r4, r5, r7, pc}
 8016ac6:	bf00      	nop
 8016ac8:	0801f0d0 	.word	0x0801f0d0
 8016acc:	0801f694 	.word	0x0801f694
 8016ad0:	0801f124 	.word	0x0801f124
 8016ad4:	0801f6b4 	.word	0x0801f6b4
 8016ad8:	0801f6d4 	.word	0x0801f6d4
 8016adc:	2000f7f4 	.word	0x2000f7f4
 8016ae0:	0801f6f8 	.word	0x0801f6f8

08016ae4 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8016ae4:	b5b0      	push	{r4, r5, r7, lr}
 8016ae6:	b084      	sub	sp, #16
 8016ae8:	af00      	add	r7, sp, #0
 8016aea:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8016aec:	687b      	ldr	r3, [r7, #4]
 8016aee:	2b00      	cmp	r3, #0
 8016af0:	d106      	bne.n	8016b00 <tcp_rexmit_rto_prepare+0x1c>
 8016af2:	4b31      	ldr	r3, [pc, #196]	; (8016bb8 <tcp_rexmit_rto_prepare+0xd4>)
 8016af4:	f240 6263 	movw	r2, #1635	; 0x663
 8016af8:	4930      	ldr	r1, [pc, #192]	; (8016bbc <tcp_rexmit_rto_prepare+0xd8>)
 8016afa:	4831      	ldr	r0, [pc, #196]	; (8016bc0 <tcp_rexmit_rto_prepare+0xdc>)
 8016afc:	f005 fdac 	bl	801c658 <iprintf>

  if (pcb->unacked == NULL) {
 8016b00:	687b      	ldr	r3, [r7, #4]
 8016b02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016b04:	2b00      	cmp	r3, #0
 8016b06:	d102      	bne.n	8016b0e <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8016b08:	f06f 0305 	mvn.w	r3, #5
 8016b0c:	e050      	b.n	8016bb0 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8016b0e:	687b      	ldr	r3, [r7, #4]
 8016b10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016b12:	60fb      	str	r3, [r7, #12]
 8016b14:	e00b      	b.n	8016b2e <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8016b16:	68f8      	ldr	r0, [r7, #12]
 8016b18:	f7ff fee4 	bl	80168e4 <tcp_output_segment_busy>
 8016b1c:	4603      	mov	r3, r0
 8016b1e:	2b00      	cmp	r3, #0
 8016b20:	d002      	beq.n	8016b28 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 8016b22:	f06f 0305 	mvn.w	r3, #5
 8016b26:	e043      	b.n	8016bb0 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8016b28:	68fb      	ldr	r3, [r7, #12]
 8016b2a:	681b      	ldr	r3, [r3, #0]
 8016b2c:	60fb      	str	r3, [r7, #12]
 8016b2e:	68fb      	ldr	r3, [r7, #12]
 8016b30:	681b      	ldr	r3, [r3, #0]
 8016b32:	2b00      	cmp	r3, #0
 8016b34:	d1ef      	bne.n	8016b16 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8016b36:	68f8      	ldr	r0, [r7, #12]
 8016b38:	f7ff fed4 	bl	80168e4 <tcp_output_segment_busy>
 8016b3c:	4603      	mov	r3, r0
 8016b3e:	2b00      	cmp	r3, #0
 8016b40:	d002      	beq.n	8016b48 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 8016b42:	f06f 0305 	mvn.w	r3, #5
 8016b46:	e033      	b.n	8016bb0 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8016b48:	687b      	ldr	r3, [r7, #4]
 8016b4a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8016b4c:	68fb      	ldr	r3, [r7, #12]
 8016b4e:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8016b50:	687b      	ldr	r3, [r7, #4]
 8016b52:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8016b54:	687b      	ldr	r3, [r7, #4]
 8016b56:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8016b58:	687b      	ldr	r3, [r7, #4]
 8016b5a:	2200      	movs	r2, #0
 8016b5c:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 8016b5e:	687b      	ldr	r3, [r7, #4]
 8016b60:	8b5b      	ldrh	r3, [r3, #26]
 8016b62:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8016b66:	b29a      	uxth	r2, r3
 8016b68:	687b      	ldr	r3, [r7, #4]
 8016b6a:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8016b6c:	68fb      	ldr	r3, [r7, #12]
 8016b6e:	68db      	ldr	r3, [r3, #12]
 8016b70:	685b      	ldr	r3, [r3, #4]
 8016b72:	4618      	mov	r0, r3
 8016b74:	f7f9 fca1 	bl	80104ba <lwip_htonl>
 8016b78:	4604      	mov	r4, r0
 8016b7a:	68fb      	ldr	r3, [r7, #12]
 8016b7c:	891b      	ldrh	r3, [r3, #8]
 8016b7e:	461d      	mov	r5, r3
 8016b80:	68fb      	ldr	r3, [r7, #12]
 8016b82:	68db      	ldr	r3, [r3, #12]
 8016b84:	899b      	ldrh	r3, [r3, #12]
 8016b86:	b29b      	uxth	r3, r3
 8016b88:	4618      	mov	r0, r3
 8016b8a:	f7f9 fc81 	bl	8010490 <lwip_htons>
 8016b8e:	4603      	mov	r3, r0
 8016b90:	b2db      	uxtb	r3, r3
 8016b92:	f003 0303 	and.w	r3, r3, #3
 8016b96:	2b00      	cmp	r3, #0
 8016b98:	d001      	beq.n	8016b9e <tcp_rexmit_rto_prepare+0xba>
 8016b9a:	2301      	movs	r3, #1
 8016b9c:	e000      	b.n	8016ba0 <tcp_rexmit_rto_prepare+0xbc>
 8016b9e:	2300      	movs	r3, #0
 8016ba0:	442b      	add	r3, r5
 8016ba2:	18e2      	adds	r2, r4, r3
 8016ba4:	687b      	ldr	r3, [r7, #4]
 8016ba6:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8016ba8:	687b      	ldr	r3, [r7, #4]
 8016baa:	2200      	movs	r2, #0
 8016bac:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 8016bae:	2300      	movs	r3, #0
}
 8016bb0:	4618      	mov	r0, r3
 8016bb2:	3710      	adds	r7, #16
 8016bb4:	46bd      	mov	sp, r7
 8016bb6:	bdb0      	pop	{r4, r5, r7, pc}
 8016bb8:	0801f0d0 	.word	0x0801f0d0
 8016bbc:	0801f70c 	.word	0x0801f70c
 8016bc0:	0801f124 	.word	0x0801f124

08016bc4 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8016bc4:	b580      	push	{r7, lr}
 8016bc6:	b082      	sub	sp, #8
 8016bc8:	af00      	add	r7, sp, #0
 8016bca:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8016bcc:	687b      	ldr	r3, [r7, #4]
 8016bce:	2b00      	cmp	r3, #0
 8016bd0:	d106      	bne.n	8016be0 <tcp_rexmit_rto_commit+0x1c>
 8016bd2:	4b0d      	ldr	r3, [pc, #52]	; (8016c08 <tcp_rexmit_rto_commit+0x44>)
 8016bd4:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8016bd8:	490c      	ldr	r1, [pc, #48]	; (8016c0c <tcp_rexmit_rto_commit+0x48>)
 8016bda:	480d      	ldr	r0, [pc, #52]	; (8016c10 <tcp_rexmit_rto_commit+0x4c>)
 8016bdc:	f005 fd3c 	bl	801c658 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8016be0:	687b      	ldr	r3, [r7, #4]
 8016be2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8016be6:	2bff      	cmp	r3, #255	; 0xff
 8016be8:	d007      	beq.n	8016bfa <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8016bea:	687b      	ldr	r3, [r7, #4]
 8016bec:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8016bf0:	3301      	adds	r3, #1
 8016bf2:	b2da      	uxtb	r2, r3
 8016bf4:	687b      	ldr	r3, [r7, #4]
 8016bf6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8016bfa:	6878      	ldr	r0, [r7, #4]
 8016bfc:	f7ff fc7a 	bl	80164f4 <tcp_output>
}
 8016c00:	bf00      	nop
 8016c02:	3708      	adds	r7, #8
 8016c04:	46bd      	mov	sp, r7
 8016c06:	bd80      	pop	{r7, pc}
 8016c08:	0801f0d0 	.word	0x0801f0d0
 8016c0c:	0801f730 	.word	0x0801f730
 8016c10:	0801f124 	.word	0x0801f124

08016c14 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8016c14:	b580      	push	{r7, lr}
 8016c16:	b082      	sub	sp, #8
 8016c18:	af00      	add	r7, sp, #0
 8016c1a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8016c1c:	687b      	ldr	r3, [r7, #4]
 8016c1e:	2b00      	cmp	r3, #0
 8016c20:	d106      	bne.n	8016c30 <tcp_rexmit_rto+0x1c>
 8016c22:	4b0a      	ldr	r3, [pc, #40]	; (8016c4c <tcp_rexmit_rto+0x38>)
 8016c24:	f240 62ad 	movw	r2, #1709	; 0x6ad
 8016c28:	4909      	ldr	r1, [pc, #36]	; (8016c50 <tcp_rexmit_rto+0x3c>)
 8016c2a:	480a      	ldr	r0, [pc, #40]	; (8016c54 <tcp_rexmit_rto+0x40>)
 8016c2c:	f005 fd14 	bl	801c658 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8016c30:	6878      	ldr	r0, [r7, #4]
 8016c32:	f7ff ff57 	bl	8016ae4 <tcp_rexmit_rto_prepare>
 8016c36:	4603      	mov	r3, r0
 8016c38:	2b00      	cmp	r3, #0
 8016c3a:	d102      	bne.n	8016c42 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8016c3c:	6878      	ldr	r0, [r7, #4]
 8016c3e:	f7ff ffc1 	bl	8016bc4 <tcp_rexmit_rto_commit>
  }
}
 8016c42:	bf00      	nop
 8016c44:	3708      	adds	r7, #8
 8016c46:	46bd      	mov	sp, r7
 8016c48:	bd80      	pop	{r7, pc}
 8016c4a:	bf00      	nop
 8016c4c:	0801f0d0 	.word	0x0801f0d0
 8016c50:	0801f754 	.word	0x0801f754
 8016c54:	0801f124 	.word	0x0801f124

08016c58 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8016c58:	b590      	push	{r4, r7, lr}
 8016c5a:	b085      	sub	sp, #20
 8016c5c:	af00      	add	r7, sp, #0
 8016c5e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8016c60:	687b      	ldr	r3, [r7, #4]
 8016c62:	2b00      	cmp	r3, #0
 8016c64:	d106      	bne.n	8016c74 <tcp_rexmit+0x1c>
 8016c66:	4b2f      	ldr	r3, [pc, #188]	; (8016d24 <tcp_rexmit+0xcc>)
 8016c68:	f240 62c1 	movw	r2, #1729	; 0x6c1
 8016c6c:	492e      	ldr	r1, [pc, #184]	; (8016d28 <tcp_rexmit+0xd0>)
 8016c6e:	482f      	ldr	r0, [pc, #188]	; (8016d2c <tcp_rexmit+0xd4>)
 8016c70:	f005 fcf2 	bl	801c658 <iprintf>

  if (pcb->unacked == NULL) {
 8016c74:	687b      	ldr	r3, [r7, #4]
 8016c76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016c78:	2b00      	cmp	r3, #0
 8016c7a:	d102      	bne.n	8016c82 <tcp_rexmit+0x2a>
    return ERR_VAL;
 8016c7c:	f06f 0305 	mvn.w	r3, #5
 8016c80:	e04c      	b.n	8016d1c <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 8016c82:	687b      	ldr	r3, [r7, #4]
 8016c84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016c86:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8016c88:	68b8      	ldr	r0, [r7, #8]
 8016c8a:	f7ff fe2b 	bl	80168e4 <tcp_output_segment_busy>
 8016c8e:	4603      	mov	r3, r0
 8016c90:	2b00      	cmp	r3, #0
 8016c92:	d002      	beq.n	8016c9a <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8016c94:	f06f 0305 	mvn.w	r3, #5
 8016c98:	e040      	b.n	8016d1c <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 8016c9a:	68bb      	ldr	r3, [r7, #8]
 8016c9c:	681a      	ldr	r2, [r3, #0]
 8016c9e:	687b      	ldr	r3, [r7, #4]
 8016ca0:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 8016ca2:	687b      	ldr	r3, [r7, #4]
 8016ca4:	336c      	adds	r3, #108	; 0x6c
 8016ca6:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8016ca8:	e002      	b.n	8016cb0 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8016caa:	68fb      	ldr	r3, [r7, #12]
 8016cac:	681b      	ldr	r3, [r3, #0]
 8016cae:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8016cb0:	68fb      	ldr	r3, [r7, #12]
 8016cb2:	681b      	ldr	r3, [r3, #0]
 8016cb4:	2b00      	cmp	r3, #0
 8016cb6:	d011      	beq.n	8016cdc <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8016cb8:	68fb      	ldr	r3, [r7, #12]
 8016cba:	681b      	ldr	r3, [r3, #0]
 8016cbc:	68db      	ldr	r3, [r3, #12]
 8016cbe:	685b      	ldr	r3, [r3, #4]
 8016cc0:	4618      	mov	r0, r3
 8016cc2:	f7f9 fbfa 	bl	80104ba <lwip_htonl>
 8016cc6:	4604      	mov	r4, r0
 8016cc8:	68bb      	ldr	r3, [r7, #8]
 8016cca:	68db      	ldr	r3, [r3, #12]
 8016ccc:	685b      	ldr	r3, [r3, #4]
 8016cce:	4618      	mov	r0, r3
 8016cd0:	f7f9 fbf3 	bl	80104ba <lwip_htonl>
 8016cd4:	4603      	mov	r3, r0
 8016cd6:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8016cd8:	2b00      	cmp	r3, #0
 8016cda:	dbe6      	blt.n	8016caa <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8016cdc:	68fb      	ldr	r3, [r7, #12]
 8016cde:	681a      	ldr	r2, [r3, #0]
 8016ce0:	68bb      	ldr	r3, [r7, #8]
 8016ce2:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8016ce4:	68fb      	ldr	r3, [r7, #12]
 8016ce6:	68ba      	ldr	r2, [r7, #8]
 8016ce8:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8016cea:	68bb      	ldr	r3, [r7, #8]
 8016cec:	681b      	ldr	r3, [r3, #0]
 8016cee:	2b00      	cmp	r3, #0
 8016cf0:	d103      	bne.n	8016cfa <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8016cf2:	687b      	ldr	r3, [r7, #4]
 8016cf4:	2200      	movs	r2, #0
 8016cf6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8016cfa:	687b      	ldr	r3, [r7, #4]
 8016cfc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8016d00:	2bff      	cmp	r3, #255	; 0xff
 8016d02:	d007      	beq.n	8016d14 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8016d04:	687b      	ldr	r3, [r7, #4]
 8016d06:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8016d0a:	3301      	adds	r3, #1
 8016d0c:	b2da      	uxtb	r2, r3
 8016d0e:	687b      	ldr	r3, [r7, #4]
 8016d10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8016d14:	687b      	ldr	r3, [r7, #4]
 8016d16:	2200      	movs	r2, #0
 8016d18:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8016d1a:	2300      	movs	r3, #0
}
 8016d1c:	4618      	mov	r0, r3
 8016d1e:	3714      	adds	r7, #20
 8016d20:	46bd      	mov	sp, r7
 8016d22:	bd90      	pop	{r4, r7, pc}
 8016d24:	0801f0d0 	.word	0x0801f0d0
 8016d28:	0801f770 	.word	0x0801f770
 8016d2c:	0801f124 	.word	0x0801f124

08016d30 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8016d30:	b580      	push	{r7, lr}
 8016d32:	b082      	sub	sp, #8
 8016d34:	af00      	add	r7, sp, #0
 8016d36:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8016d38:	687b      	ldr	r3, [r7, #4]
 8016d3a:	2b00      	cmp	r3, #0
 8016d3c:	d106      	bne.n	8016d4c <tcp_rexmit_fast+0x1c>
 8016d3e:	4b2f      	ldr	r3, [pc, #188]	; (8016dfc <tcp_rexmit_fast+0xcc>)
 8016d40:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8016d44:	492e      	ldr	r1, [pc, #184]	; (8016e00 <tcp_rexmit_fast+0xd0>)
 8016d46:	482f      	ldr	r0, [pc, #188]	; (8016e04 <tcp_rexmit_fast+0xd4>)
 8016d48:	f005 fc86 	bl	801c658 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8016d4c:	687b      	ldr	r3, [r7, #4]
 8016d4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016d50:	2b00      	cmp	r3, #0
 8016d52:	d04f      	beq.n	8016df4 <tcp_rexmit_fast+0xc4>
 8016d54:	687b      	ldr	r3, [r7, #4]
 8016d56:	8b5b      	ldrh	r3, [r3, #26]
 8016d58:	f003 0304 	and.w	r3, r3, #4
 8016d5c:	2b00      	cmp	r3, #0
 8016d5e:	d149      	bne.n	8016df4 <tcp_rexmit_fast+0xc4>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8016d60:	6878      	ldr	r0, [r7, #4]
 8016d62:	f7ff ff79 	bl	8016c58 <tcp_rexmit>
 8016d66:	4603      	mov	r3, r0
 8016d68:	2b00      	cmp	r3, #0
 8016d6a:	d143      	bne.n	8016df4 <tcp_rexmit_fast+0xc4>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8016d6c:	687b      	ldr	r3, [r7, #4]
 8016d6e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8016d72:	687b      	ldr	r3, [r7, #4]
 8016d74:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8016d78:	429a      	cmp	r2, r3
 8016d7a:	d208      	bcs.n	8016d8e <tcp_rexmit_fast+0x5e>
 8016d7c:	687b      	ldr	r3, [r7, #4]
 8016d7e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8016d82:	2b00      	cmp	r3, #0
 8016d84:	da00      	bge.n	8016d88 <tcp_rexmit_fast+0x58>
 8016d86:	3301      	adds	r3, #1
 8016d88:	105b      	asrs	r3, r3, #1
 8016d8a:	b29b      	uxth	r3, r3
 8016d8c:	e007      	b.n	8016d9e <tcp_rexmit_fast+0x6e>
 8016d8e:	687b      	ldr	r3, [r7, #4]
 8016d90:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8016d94:	2b00      	cmp	r3, #0
 8016d96:	da00      	bge.n	8016d9a <tcp_rexmit_fast+0x6a>
 8016d98:	3301      	adds	r3, #1
 8016d9a:	105b      	asrs	r3, r3, #1
 8016d9c:	b29b      	uxth	r3, r3
 8016d9e:	687a      	ldr	r2, [r7, #4]
 8016da0:	f8a2 304a 	strh.w	r3, [r2, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8016da4:	687b      	ldr	r3, [r7, #4]
 8016da6:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8016daa:	461a      	mov	r2, r3
 8016dac:	687b      	ldr	r3, [r7, #4]
 8016dae:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016db0:	005b      	lsls	r3, r3, #1
 8016db2:	429a      	cmp	r2, r3
 8016db4:	d206      	bcs.n	8016dc4 <tcp_rexmit_fast+0x94>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8016db6:	687b      	ldr	r3, [r7, #4]
 8016db8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016dba:	005b      	lsls	r3, r3, #1
 8016dbc:	b29a      	uxth	r2, r3
 8016dbe:	687b      	ldr	r3, [r7, #4]
 8016dc0:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8016dc4:	687b      	ldr	r3, [r7, #4]
 8016dc6:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8016dca:	687b      	ldr	r3, [r7, #4]
 8016dcc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016dce:	4619      	mov	r1, r3
 8016dd0:	0049      	lsls	r1, r1, #1
 8016dd2:	440b      	add	r3, r1
 8016dd4:	b29b      	uxth	r3, r3
 8016dd6:	4413      	add	r3, r2
 8016dd8:	b29a      	uxth	r2, r3
 8016dda:	687b      	ldr	r3, [r7, #4]
 8016ddc:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 8016de0:	687b      	ldr	r3, [r7, #4]
 8016de2:	8b5b      	ldrh	r3, [r3, #26]
 8016de4:	f043 0304 	orr.w	r3, r3, #4
 8016de8:	b29a      	uxth	r2, r3
 8016dea:	687b      	ldr	r3, [r7, #4]
 8016dec:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8016dee:	687b      	ldr	r3, [r7, #4]
 8016df0:	2200      	movs	r2, #0
 8016df2:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 8016df4:	bf00      	nop
 8016df6:	3708      	adds	r7, #8
 8016df8:	46bd      	mov	sp, r7
 8016dfa:	bd80      	pop	{r7, pc}
 8016dfc:	0801f0d0 	.word	0x0801f0d0
 8016e00:	0801f788 	.word	0x0801f788
 8016e04:	0801f124 	.word	0x0801f124

08016e08 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8016e08:	b580      	push	{r7, lr}
 8016e0a:	b086      	sub	sp, #24
 8016e0c:	af00      	add	r7, sp, #0
 8016e0e:	60f8      	str	r0, [r7, #12]
 8016e10:	607b      	str	r3, [r7, #4]
 8016e12:	460b      	mov	r3, r1
 8016e14:	817b      	strh	r3, [r7, #10]
 8016e16:	4613      	mov	r3, r2
 8016e18:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8016e1a:	897a      	ldrh	r2, [r7, #10]
 8016e1c:	893b      	ldrh	r3, [r7, #8]
 8016e1e:	4413      	add	r3, r2
 8016e20:	b29b      	uxth	r3, r3
 8016e22:	3314      	adds	r3, #20
 8016e24:	b29b      	uxth	r3, r3
 8016e26:	f44f 7220 	mov.w	r2, #640	; 0x280
 8016e2a:	4619      	mov	r1, r3
 8016e2c:	2022      	movs	r0, #34	; 0x22
 8016e2e:	f7fa fc03 	bl	8011638 <pbuf_alloc>
 8016e32:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8016e34:	697b      	ldr	r3, [r7, #20]
 8016e36:	2b00      	cmp	r3, #0
 8016e38:	d04e      	beq.n	8016ed8 <tcp_output_alloc_header_common+0xd0>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8016e3a:	697b      	ldr	r3, [r7, #20]
 8016e3c:	895b      	ldrh	r3, [r3, #10]
 8016e3e:	461a      	mov	r2, r3
 8016e40:	897b      	ldrh	r3, [r7, #10]
 8016e42:	3314      	adds	r3, #20
 8016e44:	429a      	cmp	r2, r3
 8016e46:	da06      	bge.n	8016e56 <tcp_output_alloc_header_common+0x4e>
 8016e48:	4b26      	ldr	r3, [pc, #152]	; (8016ee4 <tcp_output_alloc_header_common+0xdc>)
 8016e4a:	f240 7224 	movw	r2, #1828	; 0x724
 8016e4e:	4926      	ldr	r1, [pc, #152]	; (8016ee8 <tcp_output_alloc_header_common+0xe0>)
 8016e50:	4826      	ldr	r0, [pc, #152]	; (8016eec <tcp_output_alloc_header_common+0xe4>)
 8016e52:	f005 fc01 	bl	801c658 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8016e56:	697b      	ldr	r3, [r7, #20]
 8016e58:	685b      	ldr	r3, [r3, #4]
 8016e5a:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8016e5c:	8c3b      	ldrh	r3, [r7, #32]
 8016e5e:	4618      	mov	r0, r3
 8016e60:	f7f9 fb16 	bl	8010490 <lwip_htons>
 8016e64:	4603      	mov	r3, r0
 8016e66:	461a      	mov	r2, r3
 8016e68:	693b      	ldr	r3, [r7, #16]
 8016e6a:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8016e6c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8016e6e:	4618      	mov	r0, r3
 8016e70:	f7f9 fb0e 	bl	8010490 <lwip_htons>
 8016e74:	4603      	mov	r3, r0
 8016e76:	461a      	mov	r2, r3
 8016e78:	693b      	ldr	r3, [r7, #16]
 8016e7a:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8016e7c:	693b      	ldr	r3, [r7, #16]
 8016e7e:	687a      	ldr	r2, [r7, #4]
 8016e80:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8016e82:	68f8      	ldr	r0, [r7, #12]
 8016e84:	f7f9 fb19 	bl	80104ba <lwip_htonl>
 8016e88:	4602      	mov	r2, r0
 8016e8a:	693b      	ldr	r3, [r7, #16]
 8016e8c:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8016e8e:	897b      	ldrh	r3, [r7, #10]
 8016e90:	089b      	lsrs	r3, r3, #2
 8016e92:	b29b      	uxth	r3, r3
 8016e94:	3305      	adds	r3, #5
 8016e96:	b29b      	uxth	r3, r3
 8016e98:	031b      	lsls	r3, r3, #12
 8016e9a:	b29a      	uxth	r2, r3
 8016e9c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8016ea0:	b29b      	uxth	r3, r3
 8016ea2:	4313      	orrs	r3, r2
 8016ea4:	b29b      	uxth	r3, r3
 8016ea6:	4618      	mov	r0, r3
 8016ea8:	f7f9 faf2 	bl	8010490 <lwip_htons>
 8016eac:	4603      	mov	r3, r0
 8016eae:	461a      	mov	r2, r3
 8016eb0:	693b      	ldr	r3, [r7, #16]
 8016eb2:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8016eb4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8016eb6:	4618      	mov	r0, r3
 8016eb8:	f7f9 faea 	bl	8010490 <lwip_htons>
 8016ebc:	4603      	mov	r3, r0
 8016ebe:	461a      	mov	r2, r3
 8016ec0:	693b      	ldr	r3, [r7, #16]
 8016ec2:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8016ec4:	693b      	ldr	r3, [r7, #16]
 8016ec6:	2200      	movs	r2, #0
 8016ec8:	741a      	strb	r2, [r3, #16]
 8016eca:	2200      	movs	r2, #0
 8016ecc:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8016ece:	693b      	ldr	r3, [r7, #16]
 8016ed0:	2200      	movs	r2, #0
 8016ed2:	749a      	strb	r2, [r3, #18]
 8016ed4:	2200      	movs	r2, #0
 8016ed6:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8016ed8:	697b      	ldr	r3, [r7, #20]
}
 8016eda:	4618      	mov	r0, r3
 8016edc:	3718      	adds	r7, #24
 8016ede:	46bd      	mov	sp, r7
 8016ee0:	bd80      	pop	{r7, pc}
 8016ee2:	bf00      	nop
 8016ee4:	0801f0d0 	.word	0x0801f0d0
 8016ee8:	0801f7a8 	.word	0x0801f7a8
 8016eec:	0801f124 	.word	0x0801f124

08016ef0 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8016ef0:	b5b0      	push	{r4, r5, r7, lr}
 8016ef2:	b08a      	sub	sp, #40	; 0x28
 8016ef4:	af04      	add	r7, sp, #16
 8016ef6:	60f8      	str	r0, [r7, #12]
 8016ef8:	607b      	str	r3, [r7, #4]
 8016efa:	460b      	mov	r3, r1
 8016efc:	817b      	strh	r3, [r7, #10]
 8016efe:	4613      	mov	r3, r2
 8016f00:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8016f02:	68fb      	ldr	r3, [r7, #12]
 8016f04:	2b00      	cmp	r3, #0
 8016f06:	d106      	bne.n	8016f16 <tcp_output_alloc_header+0x26>
 8016f08:	4b15      	ldr	r3, [pc, #84]	; (8016f60 <tcp_output_alloc_header+0x70>)
 8016f0a:	f240 7242 	movw	r2, #1858	; 0x742
 8016f0e:	4915      	ldr	r1, [pc, #84]	; (8016f64 <tcp_output_alloc_header+0x74>)
 8016f10:	4815      	ldr	r0, [pc, #84]	; (8016f68 <tcp_output_alloc_header+0x78>)
 8016f12:	f005 fba1 	bl	801c658 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8016f16:	68fb      	ldr	r3, [r7, #12]
 8016f18:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8016f1a:	68fb      	ldr	r3, [r7, #12]
 8016f1c:	8adb      	ldrh	r3, [r3, #22]
 8016f1e:	68fa      	ldr	r2, [r7, #12]
 8016f20:	8b12      	ldrh	r2, [r2, #24]
 8016f22:	68f9      	ldr	r1, [r7, #12]
 8016f24:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 8016f26:	893d      	ldrh	r5, [r7, #8]
 8016f28:	897c      	ldrh	r4, [r7, #10]
 8016f2a:	9103      	str	r1, [sp, #12]
 8016f2c:	2110      	movs	r1, #16
 8016f2e:	9102      	str	r1, [sp, #8]
 8016f30:	9201      	str	r2, [sp, #4]
 8016f32:	9300      	str	r3, [sp, #0]
 8016f34:	687b      	ldr	r3, [r7, #4]
 8016f36:	462a      	mov	r2, r5
 8016f38:	4621      	mov	r1, r4
 8016f3a:	f7ff ff65 	bl	8016e08 <tcp_output_alloc_header_common>
 8016f3e:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8016f40:	697b      	ldr	r3, [r7, #20]
 8016f42:	2b00      	cmp	r3, #0
 8016f44:	d006      	beq.n	8016f54 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8016f46:	68fb      	ldr	r3, [r7, #12]
 8016f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016f4a:	68fa      	ldr	r2, [r7, #12]
 8016f4c:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8016f4e:	441a      	add	r2, r3
 8016f50:	68fb      	ldr	r3, [r7, #12]
 8016f52:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 8016f54:	697b      	ldr	r3, [r7, #20]
}
 8016f56:	4618      	mov	r0, r3
 8016f58:	3718      	adds	r7, #24
 8016f5a:	46bd      	mov	sp, r7
 8016f5c:	bdb0      	pop	{r4, r5, r7, pc}
 8016f5e:	bf00      	nop
 8016f60:	0801f0d0 	.word	0x0801f0d0
 8016f64:	0801f7d8 	.word	0x0801f7d8
 8016f68:	0801f124 	.word	0x0801f124

08016f6c <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8016f6c:	b580      	push	{r7, lr}
 8016f6e:	b088      	sub	sp, #32
 8016f70:	af00      	add	r7, sp, #0
 8016f72:	60f8      	str	r0, [r7, #12]
 8016f74:	60b9      	str	r1, [r7, #8]
 8016f76:	4611      	mov	r1, r2
 8016f78:	461a      	mov	r2, r3
 8016f7a:	460b      	mov	r3, r1
 8016f7c:	71fb      	strb	r3, [r7, #7]
 8016f7e:	4613      	mov	r3, r2
 8016f80:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8016f82:	2300      	movs	r3, #0
 8016f84:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8016f86:	68bb      	ldr	r3, [r7, #8]
 8016f88:	2b00      	cmp	r3, #0
 8016f8a:	d106      	bne.n	8016f9a <tcp_output_fill_options+0x2e>
 8016f8c:	4b13      	ldr	r3, [pc, #76]	; (8016fdc <tcp_output_fill_options+0x70>)
 8016f8e:	f240 7256 	movw	r2, #1878	; 0x756
 8016f92:	4913      	ldr	r1, [pc, #76]	; (8016fe0 <tcp_output_fill_options+0x74>)
 8016f94:	4813      	ldr	r0, [pc, #76]	; (8016fe4 <tcp_output_fill_options+0x78>)
 8016f96:	f005 fb5f 	bl	801c658 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8016f9a:	68bb      	ldr	r3, [r7, #8]
 8016f9c:	685b      	ldr	r3, [r3, #4]
 8016f9e:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8016fa0:	69bb      	ldr	r3, [r7, #24]
 8016fa2:	3314      	adds	r3, #20
 8016fa4:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8016fa6:	69bb      	ldr	r3, [r7, #24]
 8016fa8:	f103 0214 	add.w	r2, r3, #20
 8016fac:	8bfb      	ldrh	r3, [r7, #30]
 8016fae:	009b      	lsls	r3, r3, #2
 8016fb0:	4619      	mov	r1, r3
 8016fb2:	79fb      	ldrb	r3, [r7, #7]
 8016fb4:	009b      	lsls	r3, r3, #2
 8016fb6:	f003 0304 	and.w	r3, r3, #4
 8016fba:	440b      	add	r3, r1
 8016fbc:	4413      	add	r3, r2
 8016fbe:	697a      	ldr	r2, [r7, #20]
 8016fc0:	429a      	cmp	r2, r3
 8016fc2:	d006      	beq.n	8016fd2 <tcp_output_fill_options+0x66>
 8016fc4:	4b05      	ldr	r3, [pc, #20]	; (8016fdc <tcp_output_fill_options+0x70>)
 8016fc6:	f240 7275 	movw	r2, #1909	; 0x775
 8016fca:	4907      	ldr	r1, [pc, #28]	; (8016fe8 <tcp_output_fill_options+0x7c>)
 8016fcc:	4805      	ldr	r0, [pc, #20]	; (8016fe4 <tcp_output_fill_options+0x78>)
 8016fce:	f005 fb43 	bl	801c658 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8016fd2:	bf00      	nop
 8016fd4:	3720      	adds	r7, #32
 8016fd6:	46bd      	mov	sp, r7
 8016fd8:	bd80      	pop	{r7, pc}
 8016fda:	bf00      	nop
 8016fdc:	0801f0d0 	.word	0x0801f0d0
 8016fe0:	0801f800 	.word	0x0801f800
 8016fe4:	0801f124 	.word	0x0801f124
 8016fe8:	0801f6f8 	.word	0x0801f6f8

08016fec <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8016fec:	b580      	push	{r7, lr}
 8016fee:	b08a      	sub	sp, #40	; 0x28
 8016ff0:	af04      	add	r7, sp, #16
 8016ff2:	60f8      	str	r0, [r7, #12]
 8016ff4:	60b9      	str	r1, [r7, #8]
 8016ff6:	607a      	str	r2, [r7, #4]
 8016ff8:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8016ffa:	68bb      	ldr	r3, [r7, #8]
 8016ffc:	2b00      	cmp	r3, #0
 8016ffe:	d106      	bne.n	801700e <tcp_output_control_segment+0x22>
 8017000:	4b1c      	ldr	r3, [pc, #112]	; (8017074 <tcp_output_control_segment+0x88>)
 8017002:	f240 7287 	movw	r2, #1927	; 0x787
 8017006:	491c      	ldr	r1, [pc, #112]	; (8017078 <tcp_output_control_segment+0x8c>)
 8017008:	481c      	ldr	r0, [pc, #112]	; (801707c <tcp_output_control_segment+0x90>)
 801700a:	f005 fb25 	bl	801c658 <iprintf>

  netif = tcp_route(pcb, src, dst);
 801700e:	683a      	ldr	r2, [r7, #0]
 8017010:	6879      	ldr	r1, [r7, #4]
 8017012:	68f8      	ldr	r0, [r7, #12]
 8017014:	f7fe ff2e 	bl	8015e74 <tcp_route>
 8017018:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 801701a:	693b      	ldr	r3, [r7, #16]
 801701c:	2b00      	cmp	r3, #0
 801701e:	d102      	bne.n	8017026 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8017020:	23fc      	movs	r3, #252	; 0xfc
 8017022:	75fb      	strb	r3, [r7, #23]
 8017024:	e01c      	b.n	8017060 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8017026:	68fb      	ldr	r3, [r7, #12]
 8017028:	2b00      	cmp	r3, #0
 801702a:	d006      	beq.n	801703a <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 801702c:	68fb      	ldr	r3, [r7, #12]
 801702e:	7adb      	ldrb	r3, [r3, #11]
 8017030:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8017032:	68fb      	ldr	r3, [r7, #12]
 8017034:	7a9b      	ldrb	r3, [r3, #10]
 8017036:	757b      	strb	r3, [r7, #21]
 8017038:	e003      	b.n	8017042 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 801703a:	23ff      	movs	r3, #255	; 0xff
 801703c:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 801703e:	2300      	movs	r3, #0
 8017040:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8017042:	7dba      	ldrb	r2, [r7, #22]
 8017044:	693b      	ldr	r3, [r7, #16]
 8017046:	9302      	str	r3, [sp, #8]
 8017048:	2306      	movs	r3, #6
 801704a:	9301      	str	r3, [sp, #4]
 801704c:	7d7b      	ldrb	r3, [r7, #21]
 801704e:	9300      	str	r3, [sp, #0]
 8017050:	4613      	mov	r3, r2
 8017052:	683a      	ldr	r2, [r7, #0]
 8017054:	6879      	ldr	r1, [r7, #4]
 8017056:	68b8      	ldr	r0, [r7, #8]
 8017058:	f004 f964 	bl	801b324 <ip4_output_if>
 801705c:	4603      	mov	r3, r0
 801705e:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8017060:	68b8      	ldr	r0, [r7, #8]
 8017062:	f7fa fdc9 	bl	8011bf8 <pbuf_free>
  return err;
 8017066:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801706a:	4618      	mov	r0, r3
 801706c:	3718      	adds	r7, #24
 801706e:	46bd      	mov	sp, r7
 8017070:	bd80      	pop	{r7, pc}
 8017072:	bf00      	nop
 8017074:	0801f0d0 	.word	0x0801f0d0
 8017078:	0801f828 	.word	0x0801f828
 801707c:	0801f124 	.word	0x0801f124

08017080 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8017080:	b590      	push	{r4, r7, lr}
 8017082:	b08b      	sub	sp, #44	; 0x2c
 8017084:	af04      	add	r7, sp, #16
 8017086:	60f8      	str	r0, [r7, #12]
 8017088:	60b9      	str	r1, [r7, #8]
 801708a:	607a      	str	r2, [r7, #4]
 801708c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801708e:	683b      	ldr	r3, [r7, #0]
 8017090:	2b00      	cmp	r3, #0
 8017092:	d106      	bne.n	80170a2 <tcp_rst+0x22>
 8017094:	4b1f      	ldr	r3, [pc, #124]	; (8017114 <tcp_rst+0x94>)
 8017096:	f240 72c4 	movw	r2, #1988	; 0x7c4
 801709a:	491f      	ldr	r1, [pc, #124]	; (8017118 <tcp_rst+0x98>)
 801709c:	481f      	ldr	r0, [pc, #124]	; (801711c <tcp_rst+0x9c>)
 801709e:	f005 fadb 	bl	801c658 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 80170a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80170a4:	2b00      	cmp	r3, #0
 80170a6:	d106      	bne.n	80170b6 <tcp_rst+0x36>
 80170a8:	4b1a      	ldr	r3, [pc, #104]	; (8017114 <tcp_rst+0x94>)
 80170aa:	f240 72c5 	movw	r2, #1989	; 0x7c5
 80170ae:	491c      	ldr	r1, [pc, #112]	; (8017120 <tcp_rst+0xa0>)
 80170b0:	481a      	ldr	r0, [pc, #104]	; (801711c <tcp_rst+0x9c>)
 80170b2:	f005 fad1 	bl	801c658 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80170b6:	2300      	movs	r3, #0
 80170b8:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 80170ba:	f246 0308 	movw	r3, #24584	; 0x6008
 80170be:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 80170c0:	7dfb      	ldrb	r3, [r7, #23]
 80170c2:	b29c      	uxth	r4, r3
 80170c4:	68b8      	ldr	r0, [r7, #8]
 80170c6:	f7f9 f9f8 	bl	80104ba <lwip_htonl>
 80170ca:	4602      	mov	r2, r0
 80170cc:	8abb      	ldrh	r3, [r7, #20]
 80170ce:	9303      	str	r3, [sp, #12]
 80170d0:	2314      	movs	r3, #20
 80170d2:	9302      	str	r3, [sp, #8]
 80170d4:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80170d6:	9301      	str	r3, [sp, #4]
 80170d8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80170da:	9300      	str	r3, [sp, #0]
 80170dc:	4613      	mov	r3, r2
 80170de:	2200      	movs	r2, #0
 80170e0:	4621      	mov	r1, r4
 80170e2:	6878      	ldr	r0, [r7, #4]
 80170e4:	f7ff fe90 	bl	8016e08 <tcp_output_alloc_header_common>
 80170e8:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 80170ea:	693b      	ldr	r3, [r7, #16]
 80170ec:	2b00      	cmp	r3, #0
 80170ee:	d00c      	beq.n	801710a <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 80170f0:	7dfb      	ldrb	r3, [r7, #23]
 80170f2:	2200      	movs	r2, #0
 80170f4:	6939      	ldr	r1, [r7, #16]
 80170f6:	68f8      	ldr	r0, [r7, #12]
 80170f8:	f7ff ff38 	bl	8016f6c <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 80170fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80170fe:	683a      	ldr	r2, [r7, #0]
 8017100:	6939      	ldr	r1, [r7, #16]
 8017102:	68f8      	ldr	r0, [r7, #12]
 8017104:	f7ff ff72 	bl	8016fec <tcp_output_control_segment>
 8017108:	e000      	b.n	801710c <tcp_rst+0x8c>
    return;
 801710a:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 801710c:	371c      	adds	r7, #28
 801710e:	46bd      	mov	sp, r7
 8017110:	bd90      	pop	{r4, r7, pc}
 8017112:	bf00      	nop
 8017114:	0801f0d0 	.word	0x0801f0d0
 8017118:	0801f854 	.word	0x0801f854
 801711c:	0801f124 	.word	0x0801f124
 8017120:	0801f870 	.word	0x0801f870

08017124 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8017124:	b590      	push	{r4, r7, lr}
 8017126:	b087      	sub	sp, #28
 8017128:	af00      	add	r7, sp, #0
 801712a:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 801712c:	2300      	movs	r3, #0
 801712e:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8017130:	2300      	movs	r3, #0
 8017132:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8017134:	687b      	ldr	r3, [r7, #4]
 8017136:	2b00      	cmp	r3, #0
 8017138:	d106      	bne.n	8017148 <tcp_send_empty_ack+0x24>
 801713a:	4b28      	ldr	r3, [pc, #160]	; (80171dc <tcp_send_empty_ack+0xb8>)
 801713c:	f240 72ea 	movw	r2, #2026	; 0x7ea
 8017140:	4927      	ldr	r1, [pc, #156]	; (80171e0 <tcp_send_empty_ack+0xbc>)
 8017142:	4828      	ldr	r0, [pc, #160]	; (80171e4 <tcp_send_empty_ack+0xc0>)
 8017144:	f005 fa88 	bl	801c658 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8017148:	7dfb      	ldrb	r3, [r7, #23]
 801714a:	009b      	lsls	r3, r3, #2
 801714c:	b2db      	uxtb	r3, r3
 801714e:	f003 0304 	and.w	r3, r3, #4
 8017152:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8017154:	7d7b      	ldrb	r3, [r7, #21]
 8017156:	b29c      	uxth	r4, r3
 8017158:	687b      	ldr	r3, [r7, #4]
 801715a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801715c:	4618      	mov	r0, r3
 801715e:	f7f9 f9ac 	bl	80104ba <lwip_htonl>
 8017162:	4603      	mov	r3, r0
 8017164:	2200      	movs	r2, #0
 8017166:	4621      	mov	r1, r4
 8017168:	6878      	ldr	r0, [r7, #4]
 801716a:	f7ff fec1 	bl	8016ef0 <tcp_output_alloc_header>
 801716e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8017170:	693b      	ldr	r3, [r7, #16]
 8017172:	2b00      	cmp	r3, #0
 8017174:	d109      	bne.n	801718a <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8017176:	687b      	ldr	r3, [r7, #4]
 8017178:	8b5b      	ldrh	r3, [r3, #26]
 801717a:	f043 0303 	orr.w	r3, r3, #3
 801717e:	b29a      	uxth	r2, r3
 8017180:	687b      	ldr	r3, [r7, #4]
 8017182:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8017184:	f06f 0301 	mvn.w	r3, #1
 8017188:	e023      	b.n	80171d2 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 801718a:	7dbb      	ldrb	r3, [r7, #22]
 801718c:	7dfa      	ldrb	r2, [r7, #23]
 801718e:	6939      	ldr	r1, [r7, #16]
 8017190:	6878      	ldr	r0, [r7, #4]
 8017192:	f7ff feeb 	bl	8016f6c <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8017196:	687a      	ldr	r2, [r7, #4]
 8017198:	687b      	ldr	r3, [r7, #4]
 801719a:	3304      	adds	r3, #4
 801719c:	6939      	ldr	r1, [r7, #16]
 801719e:	6878      	ldr	r0, [r7, #4]
 80171a0:	f7ff ff24 	bl	8016fec <tcp_output_control_segment>
 80171a4:	4603      	mov	r3, r0
 80171a6:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 80171a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80171ac:	2b00      	cmp	r3, #0
 80171ae:	d007      	beq.n	80171c0 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80171b0:	687b      	ldr	r3, [r7, #4]
 80171b2:	8b5b      	ldrh	r3, [r3, #26]
 80171b4:	f043 0303 	orr.w	r3, r3, #3
 80171b8:	b29a      	uxth	r2, r3
 80171ba:	687b      	ldr	r3, [r7, #4]
 80171bc:	835a      	strh	r2, [r3, #26]
 80171be:	e006      	b.n	80171ce <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80171c0:	687b      	ldr	r3, [r7, #4]
 80171c2:	8b5b      	ldrh	r3, [r3, #26]
 80171c4:	f023 0303 	bic.w	r3, r3, #3
 80171c8:	b29a      	uxth	r2, r3
 80171ca:	687b      	ldr	r3, [r7, #4]
 80171cc:	835a      	strh	r2, [r3, #26]
  }

  return err;
 80171ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80171d2:	4618      	mov	r0, r3
 80171d4:	371c      	adds	r7, #28
 80171d6:	46bd      	mov	sp, r7
 80171d8:	bd90      	pop	{r4, r7, pc}
 80171da:	bf00      	nop
 80171dc:	0801f0d0 	.word	0x0801f0d0
 80171e0:	0801f88c 	.word	0x0801f88c
 80171e4:	0801f124 	.word	0x0801f124

080171e8 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 80171e8:	b590      	push	{r4, r7, lr}
 80171ea:	b087      	sub	sp, #28
 80171ec:	af00      	add	r7, sp, #0
 80171ee:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80171f0:	2300      	movs	r3, #0
 80171f2:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 80171f4:	687b      	ldr	r3, [r7, #4]
 80171f6:	2b00      	cmp	r3, #0
 80171f8:	d106      	bne.n	8017208 <tcp_keepalive+0x20>
 80171fa:	4b18      	ldr	r3, [pc, #96]	; (801725c <tcp_keepalive+0x74>)
 80171fc:	f640 0224 	movw	r2, #2084	; 0x824
 8017200:	4917      	ldr	r1, [pc, #92]	; (8017260 <tcp_keepalive+0x78>)
 8017202:	4818      	ldr	r0, [pc, #96]	; (8017264 <tcp_keepalive+0x7c>)
 8017204:	f005 fa28 	bl	801c658 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8017208:	7dfb      	ldrb	r3, [r7, #23]
 801720a:	b29c      	uxth	r4, r3
 801720c:	687b      	ldr	r3, [r7, #4]
 801720e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8017210:	3b01      	subs	r3, #1
 8017212:	4618      	mov	r0, r3
 8017214:	f7f9 f951 	bl	80104ba <lwip_htonl>
 8017218:	4603      	mov	r3, r0
 801721a:	2200      	movs	r2, #0
 801721c:	4621      	mov	r1, r4
 801721e:	6878      	ldr	r0, [r7, #4]
 8017220:	f7ff fe66 	bl	8016ef0 <tcp_output_alloc_header>
 8017224:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8017226:	693b      	ldr	r3, [r7, #16]
 8017228:	2b00      	cmp	r3, #0
 801722a:	d102      	bne.n	8017232 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 801722c:	f04f 33ff 	mov.w	r3, #4294967295
 8017230:	e010      	b.n	8017254 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8017232:	7dfb      	ldrb	r3, [r7, #23]
 8017234:	2200      	movs	r2, #0
 8017236:	6939      	ldr	r1, [r7, #16]
 8017238:	6878      	ldr	r0, [r7, #4]
 801723a:	f7ff fe97 	bl	8016f6c <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801723e:	687a      	ldr	r2, [r7, #4]
 8017240:	687b      	ldr	r3, [r7, #4]
 8017242:	3304      	adds	r3, #4
 8017244:	6939      	ldr	r1, [r7, #16]
 8017246:	6878      	ldr	r0, [r7, #4]
 8017248:	f7ff fed0 	bl	8016fec <tcp_output_control_segment>
 801724c:	4603      	mov	r3, r0
 801724e:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8017250:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8017254:	4618      	mov	r0, r3
 8017256:	371c      	adds	r7, #28
 8017258:	46bd      	mov	sp, r7
 801725a:	bd90      	pop	{r4, r7, pc}
 801725c:	0801f0d0 	.word	0x0801f0d0
 8017260:	0801f8ac 	.word	0x0801f8ac
 8017264:	0801f124 	.word	0x0801f124

08017268 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8017268:	b590      	push	{r4, r7, lr}
 801726a:	b08b      	sub	sp, #44	; 0x2c
 801726c:	af00      	add	r7, sp, #0
 801726e:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8017270:	2300      	movs	r3, #0
 8017272:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8017276:	687b      	ldr	r3, [r7, #4]
 8017278:	2b00      	cmp	r3, #0
 801727a:	d106      	bne.n	801728a <tcp_zero_window_probe+0x22>
 801727c:	4b4c      	ldr	r3, [pc, #304]	; (80173b0 <tcp_zero_window_probe+0x148>)
 801727e:	f640 024f 	movw	r2, #2127	; 0x84f
 8017282:	494c      	ldr	r1, [pc, #304]	; (80173b4 <tcp_zero_window_probe+0x14c>)
 8017284:	484c      	ldr	r0, [pc, #304]	; (80173b8 <tcp_zero_window_probe+0x150>)
 8017286:	f005 f9e7 	bl	801c658 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 801728a:	687b      	ldr	r3, [r7, #4]
 801728c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801728e:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8017290:	6a3b      	ldr	r3, [r7, #32]
 8017292:	2b00      	cmp	r3, #0
 8017294:	d101      	bne.n	801729a <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8017296:	2300      	movs	r3, #0
 8017298:	e086      	b.n	80173a8 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 801729a:	687b      	ldr	r3, [r7, #4]
 801729c:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 80172a0:	2bff      	cmp	r3, #255	; 0xff
 80172a2:	d007      	beq.n	80172b4 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 80172a4:	687b      	ldr	r3, [r7, #4]
 80172a6:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 80172aa:	3301      	adds	r3, #1
 80172ac:	b2da      	uxtb	r2, r3
 80172ae:	687b      	ldr	r3, [r7, #4]
 80172b0:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 80172b4:	6a3b      	ldr	r3, [r7, #32]
 80172b6:	68db      	ldr	r3, [r3, #12]
 80172b8:	899b      	ldrh	r3, [r3, #12]
 80172ba:	b29b      	uxth	r3, r3
 80172bc:	4618      	mov	r0, r3
 80172be:	f7f9 f8e7 	bl	8010490 <lwip_htons>
 80172c2:	4603      	mov	r3, r0
 80172c4:	b2db      	uxtb	r3, r3
 80172c6:	f003 0301 	and.w	r3, r3, #1
 80172ca:	2b00      	cmp	r3, #0
 80172cc:	d005      	beq.n	80172da <tcp_zero_window_probe+0x72>
 80172ce:	6a3b      	ldr	r3, [r7, #32]
 80172d0:	891b      	ldrh	r3, [r3, #8]
 80172d2:	2b00      	cmp	r3, #0
 80172d4:	d101      	bne.n	80172da <tcp_zero_window_probe+0x72>
 80172d6:	2301      	movs	r3, #1
 80172d8:	e000      	b.n	80172dc <tcp_zero_window_probe+0x74>
 80172da:	2300      	movs	r3, #0
 80172dc:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 80172de:	7ffb      	ldrb	r3, [r7, #31]
 80172e0:	2b00      	cmp	r3, #0
 80172e2:	bf0c      	ite	eq
 80172e4:	2301      	moveq	r3, #1
 80172e6:	2300      	movne	r3, #0
 80172e8:	b2db      	uxtb	r3, r3
 80172ea:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 80172ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80172f0:	b299      	uxth	r1, r3
 80172f2:	6a3b      	ldr	r3, [r7, #32]
 80172f4:	68db      	ldr	r3, [r3, #12]
 80172f6:	685b      	ldr	r3, [r3, #4]
 80172f8:	8bba      	ldrh	r2, [r7, #28]
 80172fa:	6878      	ldr	r0, [r7, #4]
 80172fc:	f7ff fdf8 	bl	8016ef0 <tcp_output_alloc_header>
 8017300:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8017302:	69bb      	ldr	r3, [r7, #24]
 8017304:	2b00      	cmp	r3, #0
 8017306:	d102      	bne.n	801730e <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8017308:	f04f 33ff 	mov.w	r3, #4294967295
 801730c:	e04c      	b.n	80173a8 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 801730e:	69bb      	ldr	r3, [r7, #24]
 8017310:	685b      	ldr	r3, [r3, #4]
 8017312:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8017314:	7ffb      	ldrb	r3, [r7, #31]
 8017316:	2b00      	cmp	r3, #0
 8017318:	d011      	beq.n	801733e <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801731a:	697b      	ldr	r3, [r7, #20]
 801731c:	899b      	ldrh	r3, [r3, #12]
 801731e:	b29b      	uxth	r3, r3
 8017320:	b21b      	sxth	r3, r3
 8017322:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8017326:	b21c      	sxth	r4, r3
 8017328:	2011      	movs	r0, #17
 801732a:	f7f9 f8b1 	bl	8010490 <lwip_htons>
 801732e:	4603      	mov	r3, r0
 8017330:	b21b      	sxth	r3, r3
 8017332:	4323      	orrs	r3, r4
 8017334:	b21b      	sxth	r3, r3
 8017336:	b29a      	uxth	r2, r3
 8017338:	697b      	ldr	r3, [r7, #20]
 801733a:	819a      	strh	r2, [r3, #12]
 801733c:	e010      	b.n	8017360 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 801733e:	69bb      	ldr	r3, [r7, #24]
 8017340:	685b      	ldr	r3, [r3, #4]
 8017342:	3314      	adds	r3, #20
 8017344:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8017346:	6a3b      	ldr	r3, [r7, #32]
 8017348:	6858      	ldr	r0, [r3, #4]
 801734a:	6a3b      	ldr	r3, [r7, #32]
 801734c:	685b      	ldr	r3, [r3, #4]
 801734e:	891a      	ldrh	r2, [r3, #8]
 8017350:	6a3b      	ldr	r3, [r7, #32]
 8017352:	891b      	ldrh	r3, [r3, #8]
 8017354:	1ad3      	subs	r3, r2, r3
 8017356:	b29b      	uxth	r3, r3
 8017358:	2201      	movs	r2, #1
 801735a:	6939      	ldr	r1, [r7, #16]
 801735c:	f7fa fe52 	bl	8012004 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8017360:	6a3b      	ldr	r3, [r7, #32]
 8017362:	68db      	ldr	r3, [r3, #12]
 8017364:	685b      	ldr	r3, [r3, #4]
 8017366:	4618      	mov	r0, r3
 8017368:	f7f9 f8a7 	bl	80104ba <lwip_htonl>
 801736c:	4603      	mov	r3, r0
 801736e:	3301      	adds	r3, #1
 8017370:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8017372:	687b      	ldr	r3, [r7, #4]
 8017374:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8017376:	68fb      	ldr	r3, [r7, #12]
 8017378:	1ad3      	subs	r3, r2, r3
 801737a:	2b00      	cmp	r3, #0
 801737c:	da02      	bge.n	8017384 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 801737e:	687b      	ldr	r3, [r7, #4]
 8017380:	68fa      	ldr	r2, [r7, #12]
 8017382:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8017384:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017388:	2200      	movs	r2, #0
 801738a:	69b9      	ldr	r1, [r7, #24]
 801738c:	6878      	ldr	r0, [r7, #4]
 801738e:	f7ff fded 	bl	8016f6c <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8017392:	687a      	ldr	r2, [r7, #4]
 8017394:	687b      	ldr	r3, [r7, #4]
 8017396:	3304      	adds	r3, #4
 8017398:	69b9      	ldr	r1, [r7, #24]
 801739a:	6878      	ldr	r0, [r7, #4]
 801739c:	f7ff fe26 	bl	8016fec <tcp_output_control_segment>
 80173a0:	4603      	mov	r3, r0
 80173a2:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 80173a4:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 80173a8:	4618      	mov	r0, r3
 80173aa:	372c      	adds	r7, #44	; 0x2c
 80173ac:	46bd      	mov	sp, r7
 80173ae:	bd90      	pop	{r4, r7, pc}
 80173b0:	0801f0d0 	.word	0x0801f0d0
 80173b4:	0801f8c8 	.word	0x0801f8c8
 80173b8:	0801f124 	.word	0x0801f124

080173bc <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 80173bc:	b580      	push	{r7, lr}
 80173be:	b082      	sub	sp, #8
 80173c0:	af00      	add	r7, sp, #0
 80173c2:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 80173c4:	f7fa ff0c 	bl	80121e0 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 80173c8:	4b0a      	ldr	r3, [pc, #40]	; (80173f4 <tcpip_tcp_timer+0x38>)
 80173ca:	681b      	ldr	r3, [r3, #0]
 80173cc:	2b00      	cmp	r3, #0
 80173ce:	d103      	bne.n	80173d8 <tcpip_tcp_timer+0x1c>
 80173d0:	4b09      	ldr	r3, [pc, #36]	; (80173f8 <tcpip_tcp_timer+0x3c>)
 80173d2:	681b      	ldr	r3, [r3, #0]
 80173d4:	2b00      	cmp	r3, #0
 80173d6:	d005      	beq.n	80173e4 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 80173d8:	2200      	movs	r2, #0
 80173da:	4908      	ldr	r1, [pc, #32]	; (80173fc <tcpip_tcp_timer+0x40>)
 80173dc:	20fa      	movs	r0, #250	; 0xfa
 80173de:	f000 f8f1 	bl	80175c4 <sys_timeout>
 80173e2:	e002      	b.n	80173ea <tcpip_tcp_timer+0x2e>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 80173e4:	4b06      	ldr	r3, [pc, #24]	; (8017400 <tcpip_tcp_timer+0x44>)
 80173e6:	2200      	movs	r2, #0
 80173e8:	601a      	str	r2, [r3, #0]
  }
}
 80173ea:	bf00      	nop
 80173ec:	3708      	adds	r7, #8
 80173ee:	46bd      	mov	sp, r7
 80173f0:	bd80      	pop	{r7, pc}
 80173f2:	bf00      	nop
 80173f4:	2000f7f0 	.word	0x2000f7f0
 80173f8:	2000f800 	.word	0x2000f800
 80173fc:	080173bd 	.word	0x080173bd
 8017400:	2000875c 	.word	0x2000875c

08017404 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8017404:	b580      	push	{r7, lr}
 8017406:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8017408:	4b0a      	ldr	r3, [pc, #40]	; (8017434 <tcp_timer_needed+0x30>)
 801740a:	681b      	ldr	r3, [r3, #0]
 801740c:	2b00      	cmp	r3, #0
 801740e:	d10f      	bne.n	8017430 <tcp_timer_needed+0x2c>
 8017410:	4b09      	ldr	r3, [pc, #36]	; (8017438 <tcp_timer_needed+0x34>)
 8017412:	681b      	ldr	r3, [r3, #0]
 8017414:	2b00      	cmp	r3, #0
 8017416:	d103      	bne.n	8017420 <tcp_timer_needed+0x1c>
 8017418:	4b08      	ldr	r3, [pc, #32]	; (801743c <tcp_timer_needed+0x38>)
 801741a:	681b      	ldr	r3, [r3, #0]
 801741c:	2b00      	cmp	r3, #0
 801741e:	d007      	beq.n	8017430 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8017420:	4b04      	ldr	r3, [pc, #16]	; (8017434 <tcp_timer_needed+0x30>)
 8017422:	2201      	movs	r2, #1
 8017424:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8017426:	2200      	movs	r2, #0
 8017428:	4905      	ldr	r1, [pc, #20]	; (8017440 <tcp_timer_needed+0x3c>)
 801742a:	20fa      	movs	r0, #250	; 0xfa
 801742c:	f000 f8ca 	bl	80175c4 <sys_timeout>
  }
}
 8017430:	bf00      	nop
 8017432:	bd80      	pop	{r7, pc}
 8017434:	2000875c 	.word	0x2000875c
 8017438:	2000f7f0 	.word	0x2000f7f0
 801743c:	2000f800 	.word	0x2000f800
 8017440:	080173bd 	.word	0x080173bd

08017444 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8017444:	b580      	push	{r7, lr}
 8017446:	b086      	sub	sp, #24
 8017448:	af00      	add	r7, sp, #0
 801744a:	60f8      	str	r0, [r7, #12]
 801744c:	60b9      	str	r1, [r7, #8]
 801744e:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8017450:	200a      	movs	r0, #10
 8017452:	f7f9 fcd3 	bl	8010dfc <memp_malloc>
 8017456:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8017458:	693b      	ldr	r3, [r7, #16]
 801745a:	2b00      	cmp	r3, #0
 801745c:	d109      	bne.n	8017472 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801745e:	693b      	ldr	r3, [r7, #16]
 8017460:	2b00      	cmp	r3, #0
 8017462:	d151      	bne.n	8017508 <sys_timeout_abs+0xc4>
 8017464:	4b2a      	ldr	r3, [pc, #168]	; (8017510 <sys_timeout_abs+0xcc>)
 8017466:	22be      	movs	r2, #190	; 0xbe
 8017468:	492a      	ldr	r1, [pc, #168]	; (8017514 <sys_timeout_abs+0xd0>)
 801746a:	482b      	ldr	r0, [pc, #172]	; (8017518 <sys_timeout_abs+0xd4>)
 801746c:	f005 f8f4 	bl	801c658 <iprintf>
    return;
 8017470:	e04a      	b.n	8017508 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8017472:	693b      	ldr	r3, [r7, #16]
 8017474:	2200      	movs	r2, #0
 8017476:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8017478:	693b      	ldr	r3, [r7, #16]
 801747a:	68ba      	ldr	r2, [r7, #8]
 801747c:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801747e:	693b      	ldr	r3, [r7, #16]
 8017480:	687a      	ldr	r2, [r7, #4]
 8017482:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8017484:	693b      	ldr	r3, [r7, #16]
 8017486:	68fa      	ldr	r2, [r7, #12]
 8017488:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801748a:	4b24      	ldr	r3, [pc, #144]	; (801751c <sys_timeout_abs+0xd8>)
 801748c:	681b      	ldr	r3, [r3, #0]
 801748e:	2b00      	cmp	r3, #0
 8017490:	d103      	bne.n	801749a <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8017492:	4a22      	ldr	r2, [pc, #136]	; (801751c <sys_timeout_abs+0xd8>)
 8017494:	693b      	ldr	r3, [r7, #16]
 8017496:	6013      	str	r3, [r2, #0]
    return;
 8017498:	e037      	b.n	801750a <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801749a:	693b      	ldr	r3, [r7, #16]
 801749c:	685a      	ldr	r2, [r3, #4]
 801749e:	4b1f      	ldr	r3, [pc, #124]	; (801751c <sys_timeout_abs+0xd8>)
 80174a0:	681b      	ldr	r3, [r3, #0]
 80174a2:	685b      	ldr	r3, [r3, #4]
 80174a4:	1ad3      	subs	r3, r2, r3
 80174a6:	0fdb      	lsrs	r3, r3, #31
 80174a8:	f003 0301 	and.w	r3, r3, #1
 80174ac:	b2db      	uxtb	r3, r3
 80174ae:	2b00      	cmp	r3, #0
 80174b0:	d007      	beq.n	80174c2 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 80174b2:	4b1a      	ldr	r3, [pc, #104]	; (801751c <sys_timeout_abs+0xd8>)
 80174b4:	681a      	ldr	r2, [r3, #0]
 80174b6:	693b      	ldr	r3, [r7, #16]
 80174b8:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 80174ba:	4a18      	ldr	r2, [pc, #96]	; (801751c <sys_timeout_abs+0xd8>)
 80174bc:	693b      	ldr	r3, [r7, #16]
 80174be:	6013      	str	r3, [r2, #0]
 80174c0:	e023      	b.n	801750a <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 80174c2:	4b16      	ldr	r3, [pc, #88]	; (801751c <sys_timeout_abs+0xd8>)
 80174c4:	681b      	ldr	r3, [r3, #0]
 80174c6:	617b      	str	r3, [r7, #20]
 80174c8:	e01a      	b.n	8017500 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 80174ca:	697b      	ldr	r3, [r7, #20]
 80174cc:	681b      	ldr	r3, [r3, #0]
 80174ce:	2b00      	cmp	r3, #0
 80174d0:	d00b      	beq.n	80174ea <sys_timeout_abs+0xa6>
 80174d2:	693b      	ldr	r3, [r7, #16]
 80174d4:	685a      	ldr	r2, [r3, #4]
 80174d6:	697b      	ldr	r3, [r7, #20]
 80174d8:	681b      	ldr	r3, [r3, #0]
 80174da:	685b      	ldr	r3, [r3, #4]
 80174dc:	1ad3      	subs	r3, r2, r3
 80174de:	0fdb      	lsrs	r3, r3, #31
 80174e0:	f003 0301 	and.w	r3, r3, #1
 80174e4:	b2db      	uxtb	r3, r3
 80174e6:	2b00      	cmp	r3, #0
 80174e8:	d007      	beq.n	80174fa <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 80174ea:	697b      	ldr	r3, [r7, #20]
 80174ec:	681a      	ldr	r2, [r3, #0]
 80174ee:	693b      	ldr	r3, [r7, #16]
 80174f0:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 80174f2:	697b      	ldr	r3, [r7, #20]
 80174f4:	693a      	ldr	r2, [r7, #16]
 80174f6:	601a      	str	r2, [r3, #0]
        break;
 80174f8:	e007      	b.n	801750a <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 80174fa:	697b      	ldr	r3, [r7, #20]
 80174fc:	681b      	ldr	r3, [r3, #0]
 80174fe:	617b      	str	r3, [r7, #20]
 8017500:	697b      	ldr	r3, [r7, #20]
 8017502:	2b00      	cmp	r3, #0
 8017504:	d1e1      	bne.n	80174ca <sys_timeout_abs+0x86>
 8017506:	e000      	b.n	801750a <sys_timeout_abs+0xc6>
    return;
 8017508:	bf00      	nop
      }
    }
  }
}
 801750a:	3718      	adds	r7, #24
 801750c:	46bd      	mov	sp, r7
 801750e:	bd80      	pop	{r7, pc}
 8017510:	0801f8ec 	.word	0x0801f8ec
 8017514:	0801f920 	.word	0x0801f920
 8017518:	0801f960 	.word	0x0801f960
 801751c:	20008754 	.word	0x20008754

08017520 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8017520:	b580      	push	{r7, lr}
 8017522:	b086      	sub	sp, #24
 8017524:	af00      	add	r7, sp, #0
 8017526:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8017528:	687b      	ldr	r3, [r7, #4]
 801752a:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801752c:	697b      	ldr	r3, [r7, #20]
 801752e:	685b      	ldr	r3, [r3, #4]
 8017530:	4798      	blx	r3

  now = sys_now();
 8017532:	f7f5 fce9 	bl	800cf08 <sys_now>
 8017536:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8017538:	697b      	ldr	r3, [r7, #20]
 801753a:	681a      	ldr	r2, [r3, #0]
 801753c:	4b0f      	ldr	r3, [pc, #60]	; (801757c <lwip_cyclic_timer+0x5c>)
 801753e:	681b      	ldr	r3, [r3, #0]
 8017540:	4413      	add	r3, r2
 8017542:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8017544:	68fa      	ldr	r2, [r7, #12]
 8017546:	693b      	ldr	r3, [r7, #16]
 8017548:	1ad3      	subs	r3, r2, r3
 801754a:	0fdb      	lsrs	r3, r3, #31
 801754c:	f003 0301 	and.w	r3, r3, #1
 8017550:	b2db      	uxtb	r3, r3
 8017552:	2b00      	cmp	r3, #0
 8017554:	d009      	beq.n	801756a <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8017556:	697b      	ldr	r3, [r7, #20]
 8017558:	681a      	ldr	r2, [r3, #0]
 801755a:	693b      	ldr	r3, [r7, #16]
 801755c:	4413      	add	r3, r2
 801755e:	687a      	ldr	r2, [r7, #4]
 8017560:	4907      	ldr	r1, [pc, #28]	; (8017580 <lwip_cyclic_timer+0x60>)
 8017562:	4618      	mov	r0, r3
 8017564:	f7ff ff6e 	bl	8017444 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8017568:	e004      	b.n	8017574 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801756a:	687a      	ldr	r2, [r7, #4]
 801756c:	4904      	ldr	r1, [pc, #16]	; (8017580 <lwip_cyclic_timer+0x60>)
 801756e:	68f8      	ldr	r0, [r7, #12]
 8017570:	f7ff ff68 	bl	8017444 <sys_timeout_abs>
}
 8017574:	bf00      	nop
 8017576:	3718      	adds	r7, #24
 8017578:	46bd      	mov	sp, r7
 801757a:	bd80      	pop	{r7, pc}
 801757c:	20008758 	.word	0x20008758
 8017580:	08017521 	.word	0x08017521

08017584 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8017584:	b580      	push	{r7, lr}
 8017586:	b082      	sub	sp, #8
 8017588:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801758a:	2301      	movs	r3, #1
 801758c:	607b      	str	r3, [r7, #4]
 801758e:	e00e      	b.n	80175ae <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8017590:	4a0a      	ldr	r2, [pc, #40]	; (80175bc <sys_timeouts_init+0x38>)
 8017592:	687b      	ldr	r3, [r7, #4]
 8017594:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8017598:	687b      	ldr	r3, [r7, #4]
 801759a:	00db      	lsls	r3, r3, #3
 801759c:	4a07      	ldr	r2, [pc, #28]	; (80175bc <sys_timeouts_init+0x38>)
 801759e:	4413      	add	r3, r2
 80175a0:	461a      	mov	r2, r3
 80175a2:	4907      	ldr	r1, [pc, #28]	; (80175c0 <sys_timeouts_init+0x3c>)
 80175a4:	f000 f80e 	bl	80175c4 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80175a8:	687b      	ldr	r3, [r7, #4]
 80175aa:	3301      	adds	r3, #1
 80175ac:	607b      	str	r3, [r7, #4]
 80175ae:	687b      	ldr	r3, [r7, #4]
 80175b0:	2b04      	cmp	r3, #4
 80175b2:	d9ed      	bls.n	8017590 <sys_timeouts_init+0xc>
  }
}
 80175b4:	bf00      	nop
 80175b6:	3708      	adds	r7, #8
 80175b8:	46bd      	mov	sp, r7
 80175ba:	bd80      	pop	{r7, pc}
 80175bc:	080227e0 	.word	0x080227e0
 80175c0:	08017521 	.word	0x08017521

080175c4 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 80175c4:	b580      	push	{r7, lr}
 80175c6:	b086      	sub	sp, #24
 80175c8:	af00      	add	r7, sp, #0
 80175ca:	60f8      	str	r0, [r7, #12]
 80175cc:	60b9      	str	r1, [r7, #8]
 80175ce:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 80175d0:	68fb      	ldr	r3, [r7, #12]
 80175d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80175d6:	d306      	bcc.n	80175e6 <sys_timeout+0x22>
 80175d8:	4b0a      	ldr	r3, [pc, #40]	; (8017604 <sys_timeout+0x40>)
 80175da:	f240 1229 	movw	r2, #297	; 0x129
 80175de:	490a      	ldr	r1, [pc, #40]	; (8017608 <sys_timeout+0x44>)
 80175e0:	480a      	ldr	r0, [pc, #40]	; (801760c <sys_timeout+0x48>)
 80175e2:	f005 f839 	bl	801c658 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 80175e6:	f7f5 fc8f 	bl	800cf08 <sys_now>
 80175ea:	4602      	mov	r2, r0
 80175ec:	68fb      	ldr	r3, [r7, #12]
 80175ee:	4413      	add	r3, r2
 80175f0:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 80175f2:	687a      	ldr	r2, [r7, #4]
 80175f4:	68b9      	ldr	r1, [r7, #8]
 80175f6:	6978      	ldr	r0, [r7, #20]
 80175f8:	f7ff ff24 	bl	8017444 <sys_timeout_abs>
#endif
}
 80175fc:	bf00      	nop
 80175fe:	3718      	adds	r7, #24
 8017600:	46bd      	mov	sp, r7
 8017602:	bd80      	pop	{r7, pc}
 8017604:	0801f8ec 	.word	0x0801f8ec
 8017608:	0801f988 	.word	0x0801f988
 801760c:	0801f960 	.word	0x0801f960

08017610 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8017610:	b580      	push	{r7, lr}
 8017612:	b084      	sub	sp, #16
 8017614:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8017616:	f7f5 fc77 	bl	800cf08 <sys_now>
 801761a:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 801761c:	4b17      	ldr	r3, [pc, #92]	; (801767c <sys_check_timeouts+0x6c>)
 801761e:	681b      	ldr	r3, [r3, #0]
 8017620:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8017622:	68bb      	ldr	r3, [r7, #8]
 8017624:	2b00      	cmp	r3, #0
 8017626:	d022      	beq.n	801766e <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8017628:	68bb      	ldr	r3, [r7, #8]
 801762a:	685b      	ldr	r3, [r3, #4]
 801762c:	68fa      	ldr	r2, [r7, #12]
 801762e:	1ad3      	subs	r3, r2, r3
 8017630:	0fdb      	lsrs	r3, r3, #31
 8017632:	f003 0301 	and.w	r3, r3, #1
 8017636:	b2db      	uxtb	r3, r3
 8017638:	2b00      	cmp	r3, #0
 801763a:	d11a      	bne.n	8017672 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 801763c:	68bb      	ldr	r3, [r7, #8]
 801763e:	681b      	ldr	r3, [r3, #0]
 8017640:	4a0e      	ldr	r2, [pc, #56]	; (801767c <sys_check_timeouts+0x6c>)
 8017642:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8017644:	68bb      	ldr	r3, [r7, #8]
 8017646:	689b      	ldr	r3, [r3, #8]
 8017648:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 801764a:	68bb      	ldr	r3, [r7, #8]
 801764c:	68db      	ldr	r3, [r3, #12]
 801764e:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8017650:	68bb      	ldr	r3, [r7, #8]
 8017652:	685b      	ldr	r3, [r3, #4]
 8017654:	4a0a      	ldr	r2, [pc, #40]	; (8017680 <sys_check_timeouts+0x70>)
 8017656:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8017658:	68b9      	ldr	r1, [r7, #8]
 801765a:	200a      	movs	r0, #10
 801765c:	f7f9 fc20 	bl	8010ea0 <memp_free>
    if (handler != NULL) {
 8017660:	687b      	ldr	r3, [r7, #4]
 8017662:	2b00      	cmp	r3, #0
 8017664:	d0da      	beq.n	801761c <sys_check_timeouts+0xc>
      handler(arg);
 8017666:	687b      	ldr	r3, [r7, #4]
 8017668:	6838      	ldr	r0, [r7, #0]
 801766a:	4798      	blx	r3
  do {
 801766c:	e7d6      	b.n	801761c <sys_check_timeouts+0xc>
      return;
 801766e:	bf00      	nop
 8017670:	e000      	b.n	8017674 <sys_check_timeouts+0x64>
      return;
 8017672:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8017674:	3710      	adds	r7, #16
 8017676:	46bd      	mov	sp, r7
 8017678:	bd80      	pop	{r7, pc}
 801767a:	bf00      	nop
 801767c:	20008754 	.word	0x20008754
 8017680:	20008758 	.word	0x20008758

08017684 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 8017684:	b580      	push	{r7, lr}
 8017686:	b082      	sub	sp, #8
 8017688:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801768a:	4b16      	ldr	r3, [pc, #88]	; (80176e4 <sys_timeouts_sleeptime+0x60>)
 801768c:	681b      	ldr	r3, [r3, #0]
 801768e:	2b00      	cmp	r3, #0
 8017690:	d102      	bne.n	8017698 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 8017692:	f04f 33ff 	mov.w	r3, #4294967295
 8017696:	e020      	b.n	80176da <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 8017698:	f7f5 fc36 	bl	800cf08 <sys_now>
 801769c:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 801769e:	4b11      	ldr	r3, [pc, #68]	; (80176e4 <sys_timeouts_sleeptime+0x60>)
 80176a0:	681b      	ldr	r3, [r3, #0]
 80176a2:	685a      	ldr	r2, [r3, #4]
 80176a4:	687b      	ldr	r3, [r7, #4]
 80176a6:	1ad3      	subs	r3, r2, r3
 80176a8:	0fdb      	lsrs	r3, r3, #31
 80176aa:	f003 0301 	and.w	r3, r3, #1
 80176ae:	b2db      	uxtb	r3, r3
 80176b0:	2b00      	cmp	r3, #0
 80176b2:	d001      	beq.n	80176b8 <sys_timeouts_sleeptime+0x34>
    return 0;
 80176b4:	2300      	movs	r3, #0
 80176b6:	e010      	b.n	80176da <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 80176b8:	4b0a      	ldr	r3, [pc, #40]	; (80176e4 <sys_timeouts_sleeptime+0x60>)
 80176ba:	681b      	ldr	r3, [r3, #0]
 80176bc:	685a      	ldr	r2, [r3, #4]
 80176be:	687b      	ldr	r3, [r7, #4]
 80176c0:	1ad3      	subs	r3, r2, r3
 80176c2:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 80176c4:	683b      	ldr	r3, [r7, #0]
 80176c6:	2b00      	cmp	r3, #0
 80176c8:	da06      	bge.n	80176d8 <sys_timeouts_sleeptime+0x54>
 80176ca:	4b07      	ldr	r3, [pc, #28]	; (80176e8 <sys_timeouts_sleeptime+0x64>)
 80176cc:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 80176d0:	4906      	ldr	r1, [pc, #24]	; (80176ec <sys_timeouts_sleeptime+0x68>)
 80176d2:	4807      	ldr	r0, [pc, #28]	; (80176f0 <sys_timeouts_sleeptime+0x6c>)
 80176d4:	f004 ffc0 	bl	801c658 <iprintf>
    return ret;
 80176d8:	683b      	ldr	r3, [r7, #0]
  }
}
 80176da:	4618      	mov	r0, r3
 80176dc:	3708      	adds	r7, #8
 80176de:	46bd      	mov	sp, r7
 80176e0:	bd80      	pop	{r7, pc}
 80176e2:	bf00      	nop
 80176e4:	20008754 	.word	0x20008754
 80176e8:	0801f8ec 	.word	0x0801f8ec
 80176ec:	0801f9c0 	.word	0x0801f9c0
 80176f0:	0801f960 	.word	0x0801f960

080176f4 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 80176f4:	b580      	push	{r7, lr}
 80176f6:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 80176f8:	f004 ffc6 	bl	801c688 <rand>
 80176fc:	4603      	mov	r3, r0
 80176fe:	b29b      	uxth	r3, r3
 8017700:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8017704:	b29b      	uxth	r3, r3
 8017706:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 801770a:	b29a      	uxth	r2, r3
 801770c:	4b01      	ldr	r3, [pc, #4]	; (8017714 <udp_init+0x20>)
 801770e:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8017710:	bf00      	nop
 8017712:	bd80      	pop	{r7, pc}
 8017714:	20000070 	.word	0x20000070

08017718 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 8017718:	b480      	push	{r7}
 801771a:	b083      	sub	sp, #12
 801771c:	af00      	add	r7, sp, #0
  u16_t n = 0;
 801771e:	2300      	movs	r3, #0
 8017720:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 8017722:	4b17      	ldr	r3, [pc, #92]	; (8017780 <udp_new_port+0x68>)
 8017724:	881b      	ldrh	r3, [r3, #0]
 8017726:	1c5a      	adds	r2, r3, #1
 8017728:	b291      	uxth	r1, r2
 801772a:	4a15      	ldr	r2, [pc, #84]	; (8017780 <udp_new_port+0x68>)
 801772c:	8011      	strh	r1, [r2, #0]
 801772e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8017732:	4293      	cmp	r3, r2
 8017734:	d103      	bne.n	801773e <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 8017736:	4b12      	ldr	r3, [pc, #72]	; (8017780 <udp_new_port+0x68>)
 8017738:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 801773c:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801773e:	4b11      	ldr	r3, [pc, #68]	; (8017784 <udp_new_port+0x6c>)
 8017740:	681b      	ldr	r3, [r3, #0]
 8017742:	603b      	str	r3, [r7, #0]
 8017744:	e011      	b.n	801776a <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 8017746:	683b      	ldr	r3, [r7, #0]
 8017748:	8a5a      	ldrh	r2, [r3, #18]
 801774a:	4b0d      	ldr	r3, [pc, #52]	; (8017780 <udp_new_port+0x68>)
 801774c:	881b      	ldrh	r3, [r3, #0]
 801774e:	429a      	cmp	r2, r3
 8017750:	d108      	bne.n	8017764 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 8017752:	88fb      	ldrh	r3, [r7, #6]
 8017754:	3301      	adds	r3, #1
 8017756:	80fb      	strh	r3, [r7, #6]
 8017758:	88fb      	ldrh	r3, [r7, #6]
 801775a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 801775e:	d3e0      	bcc.n	8017722 <udp_new_port+0xa>
        return 0;
 8017760:	2300      	movs	r3, #0
 8017762:	e007      	b.n	8017774 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8017764:	683b      	ldr	r3, [r7, #0]
 8017766:	68db      	ldr	r3, [r3, #12]
 8017768:	603b      	str	r3, [r7, #0]
 801776a:	683b      	ldr	r3, [r7, #0]
 801776c:	2b00      	cmp	r3, #0
 801776e:	d1ea      	bne.n	8017746 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 8017770:	4b03      	ldr	r3, [pc, #12]	; (8017780 <udp_new_port+0x68>)
 8017772:	881b      	ldrh	r3, [r3, #0]
}
 8017774:	4618      	mov	r0, r3
 8017776:	370c      	adds	r7, #12
 8017778:	46bd      	mov	sp, r7
 801777a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801777e:	4770      	bx	lr
 8017780:	20000070 	.word	0x20000070
 8017784:	2000f808 	.word	0x2000f808

08017788 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8017788:	b580      	push	{r7, lr}
 801778a:	b084      	sub	sp, #16
 801778c:	af00      	add	r7, sp, #0
 801778e:	60f8      	str	r0, [r7, #12]
 8017790:	60b9      	str	r1, [r7, #8]
 8017792:	4613      	mov	r3, r2
 8017794:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8017796:	68fb      	ldr	r3, [r7, #12]
 8017798:	2b00      	cmp	r3, #0
 801779a:	d105      	bne.n	80177a8 <udp_input_local_match+0x20>
 801779c:	4b27      	ldr	r3, [pc, #156]	; (801783c <udp_input_local_match+0xb4>)
 801779e:	2287      	movs	r2, #135	; 0x87
 80177a0:	4927      	ldr	r1, [pc, #156]	; (8017840 <udp_input_local_match+0xb8>)
 80177a2:	4828      	ldr	r0, [pc, #160]	; (8017844 <udp_input_local_match+0xbc>)
 80177a4:	f004 ff58 	bl	801c658 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 80177a8:	68bb      	ldr	r3, [r7, #8]
 80177aa:	2b00      	cmp	r3, #0
 80177ac:	d105      	bne.n	80177ba <udp_input_local_match+0x32>
 80177ae:	4b23      	ldr	r3, [pc, #140]	; (801783c <udp_input_local_match+0xb4>)
 80177b0:	2288      	movs	r2, #136	; 0x88
 80177b2:	4925      	ldr	r1, [pc, #148]	; (8017848 <udp_input_local_match+0xc0>)
 80177b4:	4823      	ldr	r0, [pc, #140]	; (8017844 <udp_input_local_match+0xbc>)
 80177b6:	f004 ff4f 	bl	801c658 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80177ba:	68fb      	ldr	r3, [r7, #12]
 80177bc:	7a1b      	ldrb	r3, [r3, #8]
 80177be:	2b00      	cmp	r3, #0
 80177c0:	d00b      	beq.n	80177da <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80177c2:	68fb      	ldr	r3, [r7, #12]
 80177c4:	7a1a      	ldrb	r2, [r3, #8]
 80177c6:	4b21      	ldr	r3, [pc, #132]	; (801784c <udp_input_local_match+0xc4>)
 80177c8:	685b      	ldr	r3, [r3, #4]
 80177ca:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80177ce:	3301      	adds	r3, #1
 80177d0:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80177d2:	429a      	cmp	r2, r3
 80177d4:	d001      	beq.n	80177da <udp_input_local_match+0x52>
    return 0;
 80177d6:	2300      	movs	r3, #0
 80177d8:	e02b      	b.n	8017832 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 80177da:	79fb      	ldrb	r3, [r7, #7]
 80177dc:	2b00      	cmp	r3, #0
 80177de:	d018      	beq.n	8017812 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80177e0:	68fb      	ldr	r3, [r7, #12]
 80177e2:	2b00      	cmp	r3, #0
 80177e4:	d013      	beq.n	801780e <udp_input_local_match+0x86>
 80177e6:	68fb      	ldr	r3, [r7, #12]
 80177e8:	681b      	ldr	r3, [r3, #0]
 80177ea:	2b00      	cmp	r3, #0
 80177ec:	d00f      	beq.n	801780e <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80177ee:	4b17      	ldr	r3, [pc, #92]	; (801784c <udp_input_local_match+0xc4>)
 80177f0:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80177f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80177f6:	d00a      	beq.n	801780e <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 80177f8:	68fb      	ldr	r3, [r7, #12]
 80177fa:	681a      	ldr	r2, [r3, #0]
 80177fc:	4b13      	ldr	r3, [pc, #76]	; (801784c <udp_input_local_match+0xc4>)
 80177fe:	695b      	ldr	r3, [r3, #20]
 8017800:	405a      	eors	r2, r3
 8017802:	68bb      	ldr	r3, [r7, #8]
 8017804:	3308      	adds	r3, #8
 8017806:	681b      	ldr	r3, [r3, #0]
 8017808:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801780a:	2b00      	cmp	r3, #0
 801780c:	d110      	bne.n	8017830 <udp_input_local_match+0xa8>
          return 1;
 801780e:	2301      	movs	r3, #1
 8017810:	e00f      	b.n	8017832 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8017812:	68fb      	ldr	r3, [r7, #12]
 8017814:	2b00      	cmp	r3, #0
 8017816:	d009      	beq.n	801782c <udp_input_local_match+0xa4>
 8017818:	68fb      	ldr	r3, [r7, #12]
 801781a:	681b      	ldr	r3, [r3, #0]
 801781c:	2b00      	cmp	r3, #0
 801781e:	d005      	beq.n	801782c <udp_input_local_match+0xa4>
 8017820:	68fb      	ldr	r3, [r7, #12]
 8017822:	681a      	ldr	r2, [r3, #0]
 8017824:	4b09      	ldr	r3, [pc, #36]	; (801784c <udp_input_local_match+0xc4>)
 8017826:	695b      	ldr	r3, [r3, #20]
 8017828:	429a      	cmp	r2, r3
 801782a:	d101      	bne.n	8017830 <udp_input_local_match+0xa8>
        return 1;
 801782c:	2301      	movs	r3, #1
 801782e:	e000      	b.n	8017832 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8017830:	2300      	movs	r3, #0
}
 8017832:	4618      	mov	r0, r3
 8017834:	3710      	adds	r7, #16
 8017836:	46bd      	mov	sp, r7
 8017838:	bd80      	pop	{r7, pc}
 801783a:	bf00      	nop
 801783c:	0801f9d4 	.word	0x0801f9d4
 8017840:	0801fa04 	.word	0x0801fa04
 8017844:	0801fa28 	.word	0x0801fa28
 8017848:	0801fa50 	.word	0x0801fa50
 801784c:	2000c0bc 	.word	0x2000c0bc

08017850 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8017850:	b590      	push	{r4, r7, lr}
 8017852:	b08d      	sub	sp, #52	; 0x34
 8017854:	af02      	add	r7, sp, #8
 8017856:	6078      	str	r0, [r7, #4]
 8017858:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801785a:	2300      	movs	r3, #0
 801785c:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801785e:	687b      	ldr	r3, [r7, #4]
 8017860:	2b00      	cmp	r3, #0
 8017862:	d105      	bne.n	8017870 <udp_input+0x20>
 8017864:	4b7c      	ldr	r3, [pc, #496]	; (8017a58 <udp_input+0x208>)
 8017866:	22cf      	movs	r2, #207	; 0xcf
 8017868:	497c      	ldr	r1, [pc, #496]	; (8017a5c <udp_input+0x20c>)
 801786a:	487d      	ldr	r0, [pc, #500]	; (8017a60 <udp_input+0x210>)
 801786c:	f004 fef4 	bl	801c658 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8017870:	683b      	ldr	r3, [r7, #0]
 8017872:	2b00      	cmp	r3, #0
 8017874:	d105      	bne.n	8017882 <udp_input+0x32>
 8017876:	4b78      	ldr	r3, [pc, #480]	; (8017a58 <udp_input+0x208>)
 8017878:	22d0      	movs	r2, #208	; 0xd0
 801787a:	497a      	ldr	r1, [pc, #488]	; (8017a64 <udp_input+0x214>)
 801787c:	4878      	ldr	r0, [pc, #480]	; (8017a60 <udp_input+0x210>)
 801787e:	f004 feeb 	bl	801c658 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8017882:	687b      	ldr	r3, [r7, #4]
 8017884:	895b      	ldrh	r3, [r3, #10]
 8017886:	2b07      	cmp	r3, #7
 8017888:	d803      	bhi.n	8017892 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801788a:	6878      	ldr	r0, [r7, #4]
 801788c:	f7fa f9b4 	bl	8011bf8 <pbuf_free>
    goto end;
 8017890:	e0de      	b.n	8017a50 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8017892:	687b      	ldr	r3, [r7, #4]
 8017894:	685b      	ldr	r3, [r3, #4]
 8017896:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8017898:	4b73      	ldr	r3, [pc, #460]	; (8017a68 <udp_input+0x218>)
 801789a:	695a      	ldr	r2, [r3, #20]
 801789c:	4b72      	ldr	r3, [pc, #456]	; (8017a68 <udp_input+0x218>)
 801789e:	681b      	ldr	r3, [r3, #0]
 80178a0:	4619      	mov	r1, r3
 80178a2:	4610      	mov	r0, r2
 80178a4:	f003 fe16 	bl	801b4d4 <ip4_addr_isbroadcast_u32>
 80178a8:	4603      	mov	r3, r0
 80178aa:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 80178ac:	697b      	ldr	r3, [r7, #20]
 80178ae:	881b      	ldrh	r3, [r3, #0]
 80178b0:	b29b      	uxth	r3, r3
 80178b2:	4618      	mov	r0, r3
 80178b4:	f7f8 fdec 	bl	8010490 <lwip_htons>
 80178b8:	4603      	mov	r3, r0
 80178ba:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 80178bc:	697b      	ldr	r3, [r7, #20]
 80178be:	885b      	ldrh	r3, [r3, #2]
 80178c0:	b29b      	uxth	r3, r3
 80178c2:	4618      	mov	r0, r3
 80178c4:	f7f8 fde4 	bl	8010490 <lwip_htons>
 80178c8:	4603      	mov	r3, r0
 80178ca:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 80178cc:	2300      	movs	r3, #0
 80178ce:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 80178d0:	2300      	movs	r3, #0
 80178d2:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 80178d4:	2300      	movs	r3, #0
 80178d6:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80178d8:	4b64      	ldr	r3, [pc, #400]	; (8017a6c <udp_input+0x21c>)
 80178da:	681b      	ldr	r3, [r3, #0]
 80178dc:	627b      	str	r3, [r7, #36]	; 0x24
 80178de:	e054      	b.n	801798a <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 80178e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80178e2:	8a5b      	ldrh	r3, [r3, #18]
 80178e4:	89fa      	ldrh	r2, [r7, #14]
 80178e6:	429a      	cmp	r2, r3
 80178e8:	d14a      	bne.n	8017980 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 80178ea:	7cfb      	ldrb	r3, [r7, #19]
 80178ec:	461a      	mov	r2, r3
 80178ee:	6839      	ldr	r1, [r7, #0]
 80178f0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80178f2:	f7ff ff49 	bl	8017788 <udp_input_local_match>
 80178f6:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 80178f8:	2b00      	cmp	r3, #0
 80178fa:	d041      	beq.n	8017980 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 80178fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80178fe:	7c1b      	ldrb	r3, [r3, #16]
 8017900:	f003 0304 	and.w	r3, r3, #4
 8017904:	2b00      	cmp	r3, #0
 8017906:	d11d      	bne.n	8017944 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8017908:	69fb      	ldr	r3, [r7, #28]
 801790a:	2b00      	cmp	r3, #0
 801790c:	d102      	bne.n	8017914 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801790e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017910:	61fb      	str	r3, [r7, #28]
 8017912:	e017      	b.n	8017944 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8017914:	7cfb      	ldrb	r3, [r7, #19]
 8017916:	2b00      	cmp	r3, #0
 8017918:	d014      	beq.n	8017944 <udp_input+0xf4>
 801791a:	4b53      	ldr	r3, [pc, #332]	; (8017a68 <udp_input+0x218>)
 801791c:	695b      	ldr	r3, [r3, #20]
 801791e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017922:	d10f      	bne.n	8017944 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8017924:	69fb      	ldr	r3, [r7, #28]
 8017926:	681a      	ldr	r2, [r3, #0]
 8017928:	683b      	ldr	r3, [r7, #0]
 801792a:	3304      	adds	r3, #4
 801792c:	681b      	ldr	r3, [r3, #0]
 801792e:	429a      	cmp	r2, r3
 8017930:	d008      	beq.n	8017944 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 8017932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017934:	681a      	ldr	r2, [r3, #0]
 8017936:	683b      	ldr	r3, [r7, #0]
 8017938:	3304      	adds	r3, #4
 801793a:	681b      	ldr	r3, [r3, #0]
 801793c:	429a      	cmp	r2, r3
 801793e:	d101      	bne.n	8017944 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8017940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017942:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8017944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017946:	8a9b      	ldrh	r3, [r3, #20]
 8017948:	8a3a      	ldrh	r2, [r7, #16]
 801794a:	429a      	cmp	r2, r3
 801794c:	d118      	bne.n	8017980 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801794e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017950:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8017952:	2b00      	cmp	r3, #0
 8017954:	d005      	beq.n	8017962 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8017956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017958:	685a      	ldr	r2, [r3, #4]
 801795a:	4b43      	ldr	r3, [pc, #268]	; (8017a68 <udp_input+0x218>)
 801795c:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801795e:	429a      	cmp	r2, r3
 8017960:	d10e      	bne.n	8017980 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8017962:	6a3b      	ldr	r3, [r7, #32]
 8017964:	2b00      	cmp	r3, #0
 8017966:	d014      	beq.n	8017992 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8017968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801796a:	68da      	ldr	r2, [r3, #12]
 801796c:	6a3b      	ldr	r3, [r7, #32]
 801796e:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8017970:	4b3e      	ldr	r3, [pc, #248]	; (8017a6c <udp_input+0x21c>)
 8017972:	681a      	ldr	r2, [r3, #0]
 8017974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017976:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8017978:	4a3c      	ldr	r2, [pc, #240]	; (8017a6c <udp_input+0x21c>)
 801797a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801797c:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801797e:	e008      	b.n	8017992 <udp_input+0x142>
      }
    }

    prev = pcb;
 8017980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017982:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8017984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017986:	68db      	ldr	r3, [r3, #12]
 8017988:	627b      	str	r3, [r7, #36]	; 0x24
 801798a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801798c:	2b00      	cmp	r3, #0
 801798e:	d1a7      	bne.n	80178e0 <udp_input+0x90>
 8017990:	e000      	b.n	8017994 <udp_input+0x144>
        break;
 8017992:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8017994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017996:	2b00      	cmp	r3, #0
 8017998:	d101      	bne.n	801799e <udp_input+0x14e>
    pcb = uncon_pcb;
 801799a:	69fb      	ldr	r3, [r7, #28]
 801799c:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801799e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80179a0:	2b00      	cmp	r3, #0
 80179a2:	d002      	beq.n	80179aa <udp_input+0x15a>
    for_us = 1;
 80179a4:	2301      	movs	r3, #1
 80179a6:	76fb      	strb	r3, [r7, #27]
 80179a8:	e00a      	b.n	80179c0 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 80179aa:	683b      	ldr	r3, [r7, #0]
 80179ac:	3304      	adds	r3, #4
 80179ae:	681a      	ldr	r2, [r3, #0]
 80179b0:	4b2d      	ldr	r3, [pc, #180]	; (8017a68 <udp_input+0x218>)
 80179b2:	695b      	ldr	r3, [r3, #20]
 80179b4:	429a      	cmp	r2, r3
 80179b6:	bf0c      	ite	eq
 80179b8:	2301      	moveq	r3, #1
 80179ba:	2300      	movne	r3, #0
 80179bc:	b2db      	uxtb	r3, r3
 80179be:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 80179c0:	7efb      	ldrb	r3, [r7, #27]
 80179c2:	2b00      	cmp	r3, #0
 80179c4:	d041      	beq.n	8017a4a <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 80179c6:	2108      	movs	r1, #8
 80179c8:	6878      	ldr	r0, [r7, #4]
 80179ca:	f7fa f88f 	bl	8011aec <pbuf_remove_header>
 80179ce:	4603      	mov	r3, r0
 80179d0:	2b00      	cmp	r3, #0
 80179d2:	d00a      	beq.n	80179ea <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 80179d4:	4b20      	ldr	r3, [pc, #128]	; (8017a58 <udp_input+0x208>)
 80179d6:	f44f 72b8 	mov.w	r2, #368	; 0x170
 80179da:	4925      	ldr	r1, [pc, #148]	; (8017a70 <udp_input+0x220>)
 80179dc:	4820      	ldr	r0, [pc, #128]	; (8017a60 <udp_input+0x210>)
 80179de:	f004 fe3b 	bl	801c658 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 80179e2:	6878      	ldr	r0, [r7, #4]
 80179e4:	f7fa f908 	bl	8011bf8 <pbuf_free>
      goto end;
 80179e8:	e032      	b.n	8017a50 <udp_input+0x200>
    }

    if (pcb != NULL) {
 80179ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80179ec:	2b00      	cmp	r3, #0
 80179ee:	d012      	beq.n	8017a16 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 80179f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80179f2:	699b      	ldr	r3, [r3, #24]
 80179f4:	2b00      	cmp	r3, #0
 80179f6:	d00a      	beq.n	8017a0e <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 80179f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80179fa:	699c      	ldr	r4, [r3, #24]
 80179fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80179fe:	69d8      	ldr	r0, [r3, #28]
 8017a00:	8a3b      	ldrh	r3, [r7, #16]
 8017a02:	9300      	str	r3, [sp, #0]
 8017a04:	4b1b      	ldr	r3, [pc, #108]	; (8017a74 <udp_input+0x224>)
 8017a06:	687a      	ldr	r2, [r7, #4]
 8017a08:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8017a0a:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8017a0c:	e021      	b.n	8017a52 <udp_input+0x202>
        pbuf_free(p);
 8017a0e:	6878      	ldr	r0, [r7, #4]
 8017a10:	f7fa f8f2 	bl	8011bf8 <pbuf_free>
        goto end;
 8017a14:	e01c      	b.n	8017a50 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8017a16:	7cfb      	ldrb	r3, [r7, #19]
 8017a18:	2b00      	cmp	r3, #0
 8017a1a:	d112      	bne.n	8017a42 <udp_input+0x1f2>
 8017a1c:	4b12      	ldr	r3, [pc, #72]	; (8017a68 <udp_input+0x218>)
 8017a1e:	695b      	ldr	r3, [r3, #20]
 8017a20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8017a24:	2be0      	cmp	r3, #224	; 0xe0
 8017a26:	d00c      	beq.n	8017a42 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8017a28:	4b0f      	ldr	r3, [pc, #60]	; (8017a68 <udp_input+0x218>)
 8017a2a:	899b      	ldrh	r3, [r3, #12]
 8017a2c:	3308      	adds	r3, #8
 8017a2e:	b29b      	uxth	r3, r3
 8017a30:	b21b      	sxth	r3, r3
 8017a32:	4619      	mov	r1, r3
 8017a34:	6878      	ldr	r0, [r7, #4]
 8017a36:	f7fa f8cc 	bl	8011bd2 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8017a3a:	2103      	movs	r1, #3
 8017a3c:	6878      	ldr	r0, [r7, #4]
 8017a3e:	f003 fa0d 	bl	801ae5c <icmp_dest_unreach>
      pbuf_free(p);
 8017a42:	6878      	ldr	r0, [r7, #4]
 8017a44:	f7fa f8d8 	bl	8011bf8 <pbuf_free>
  return;
 8017a48:	e003      	b.n	8017a52 <udp_input+0x202>
    pbuf_free(p);
 8017a4a:	6878      	ldr	r0, [r7, #4]
 8017a4c:	f7fa f8d4 	bl	8011bf8 <pbuf_free>
  return;
 8017a50:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8017a52:	372c      	adds	r7, #44	; 0x2c
 8017a54:	46bd      	mov	sp, r7
 8017a56:	bd90      	pop	{r4, r7, pc}
 8017a58:	0801f9d4 	.word	0x0801f9d4
 8017a5c:	0801fa78 	.word	0x0801fa78
 8017a60:	0801fa28 	.word	0x0801fa28
 8017a64:	0801fa90 	.word	0x0801fa90
 8017a68:	2000c0bc 	.word	0x2000c0bc
 8017a6c:	2000f808 	.word	0x2000f808
 8017a70:	0801faac 	.word	0x0801faac
 8017a74:	2000c0cc 	.word	0x2000c0cc

08017a78 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 8017a78:	b580      	push	{r7, lr}
 8017a7a:	b088      	sub	sp, #32
 8017a7c:	af02      	add	r7, sp, #8
 8017a7e:	60f8      	str	r0, [r7, #12]
 8017a80:	60b9      	str	r1, [r7, #8]
 8017a82:	607a      	str	r2, [r7, #4]
 8017a84:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 8017a86:	68fb      	ldr	r3, [r7, #12]
 8017a88:	2b00      	cmp	r3, #0
 8017a8a:	d109      	bne.n	8017aa0 <udp_sendto_if+0x28>
 8017a8c:	4b2e      	ldr	r3, [pc, #184]	; (8017b48 <udp_sendto_if+0xd0>)
 8017a8e:	f44f 7220 	mov.w	r2, #640	; 0x280
 8017a92:	492e      	ldr	r1, [pc, #184]	; (8017b4c <udp_sendto_if+0xd4>)
 8017a94:	482e      	ldr	r0, [pc, #184]	; (8017b50 <udp_sendto_if+0xd8>)
 8017a96:	f004 fddf 	bl	801c658 <iprintf>
 8017a9a:	f06f 030f 	mvn.w	r3, #15
 8017a9e:	e04f      	b.n	8017b40 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 8017aa0:	68bb      	ldr	r3, [r7, #8]
 8017aa2:	2b00      	cmp	r3, #0
 8017aa4:	d109      	bne.n	8017aba <udp_sendto_if+0x42>
 8017aa6:	4b28      	ldr	r3, [pc, #160]	; (8017b48 <udp_sendto_if+0xd0>)
 8017aa8:	f240 2281 	movw	r2, #641	; 0x281
 8017aac:	4929      	ldr	r1, [pc, #164]	; (8017b54 <udp_sendto_if+0xdc>)
 8017aae:	4828      	ldr	r0, [pc, #160]	; (8017b50 <udp_sendto_if+0xd8>)
 8017ab0:	f004 fdd2 	bl	801c658 <iprintf>
 8017ab4:	f06f 030f 	mvn.w	r3, #15
 8017ab8:	e042      	b.n	8017b40 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8017aba:	687b      	ldr	r3, [r7, #4]
 8017abc:	2b00      	cmp	r3, #0
 8017abe:	d109      	bne.n	8017ad4 <udp_sendto_if+0x5c>
 8017ac0:	4b21      	ldr	r3, [pc, #132]	; (8017b48 <udp_sendto_if+0xd0>)
 8017ac2:	f240 2282 	movw	r2, #642	; 0x282
 8017ac6:	4924      	ldr	r1, [pc, #144]	; (8017b58 <udp_sendto_if+0xe0>)
 8017ac8:	4821      	ldr	r0, [pc, #132]	; (8017b50 <udp_sendto_if+0xd8>)
 8017aca:	f004 fdc5 	bl	801c658 <iprintf>
 8017ace:	f06f 030f 	mvn.w	r3, #15
 8017ad2:	e035      	b.n	8017b40 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 8017ad4:	6a3b      	ldr	r3, [r7, #32]
 8017ad6:	2b00      	cmp	r3, #0
 8017ad8:	d109      	bne.n	8017aee <udp_sendto_if+0x76>
 8017ada:	4b1b      	ldr	r3, [pc, #108]	; (8017b48 <udp_sendto_if+0xd0>)
 8017adc:	f240 2283 	movw	r2, #643	; 0x283
 8017ae0:	491e      	ldr	r1, [pc, #120]	; (8017b5c <udp_sendto_if+0xe4>)
 8017ae2:	481b      	ldr	r0, [pc, #108]	; (8017b50 <udp_sendto_if+0xd8>)
 8017ae4:	f004 fdb8 	bl	801c658 <iprintf>
 8017ae8:	f06f 030f 	mvn.w	r3, #15
 8017aec:	e028      	b.n	8017b40 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8017aee:	68fb      	ldr	r3, [r7, #12]
 8017af0:	2b00      	cmp	r3, #0
 8017af2:	d009      	beq.n	8017b08 <udp_sendto_if+0x90>
 8017af4:	68fb      	ldr	r3, [r7, #12]
 8017af6:	681b      	ldr	r3, [r3, #0]
 8017af8:	2b00      	cmp	r3, #0
 8017afa:	d005      	beq.n	8017b08 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 8017afc:	68fb      	ldr	r3, [r7, #12]
 8017afe:	681b      	ldr	r3, [r3, #0]
 8017b00:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8017b04:	2be0      	cmp	r3, #224	; 0xe0
 8017b06:	d103      	bne.n	8017b10 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 8017b08:	6a3b      	ldr	r3, [r7, #32]
 8017b0a:	3304      	adds	r3, #4
 8017b0c:	617b      	str	r3, [r7, #20]
 8017b0e:	e00b      	b.n	8017b28 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 8017b10:	68fb      	ldr	r3, [r7, #12]
 8017b12:	681a      	ldr	r2, [r3, #0]
 8017b14:	6a3b      	ldr	r3, [r7, #32]
 8017b16:	3304      	adds	r3, #4
 8017b18:	681b      	ldr	r3, [r3, #0]
 8017b1a:	429a      	cmp	r2, r3
 8017b1c:	d002      	beq.n	8017b24 <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 8017b1e:	f06f 0303 	mvn.w	r3, #3
 8017b22:	e00d      	b.n	8017b40 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 8017b24:	68fb      	ldr	r3, [r7, #12]
 8017b26:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 8017b28:	887a      	ldrh	r2, [r7, #2]
 8017b2a:	697b      	ldr	r3, [r7, #20]
 8017b2c:	9301      	str	r3, [sp, #4]
 8017b2e:	6a3b      	ldr	r3, [r7, #32]
 8017b30:	9300      	str	r3, [sp, #0]
 8017b32:	4613      	mov	r3, r2
 8017b34:	687a      	ldr	r2, [r7, #4]
 8017b36:	68b9      	ldr	r1, [r7, #8]
 8017b38:	68f8      	ldr	r0, [r7, #12]
 8017b3a:	f000 f811 	bl	8017b60 <udp_sendto_if_src>
 8017b3e:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8017b40:	4618      	mov	r0, r3
 8017b42:	3718      	adds	r7, #24
 8017b44:	46bd      	mov	sp, r7
 8017b46:	bd80      	pop	{r7, pc}
 8017b48:	0801f9d4 	.word	0x0801f9d4
 8017b4c:	0801fb48 	.word	0x0801fb48
 8017b50:	0801fa28 	.word	0x0801fa28
 8017b54:	0801fb64 	.word	0x0801fb64
 8017b58:	0801fb80 	.word	0x0801fb80
 8017b5c:	0801fba0 	.word	0x0801fba0

08017b60 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 8017b60:	b580      	push	{r7, lr}
 8017b62:	b08c      	sub	sp, #48	; 0x30
 8017b64:	af04      	add	r7, sp, #16
 8017b66:	60f8      	str	r0, [r7, #12]
 8017b68:	60b9      	str	r1, [r7, #8]
 8017b6a:	607a      	str	r2, [r7, #4]
 8017b6c:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 8017b6e:	68fb      	ldr	r3, [r7, #12]
 8017b70:	2b00      	cmp	r3, #0
 8017b72:	d109      	bne.n	8017b88 <udp_sendto_if_src+0x28>
 8017b74:	4b65      	ldr	r3, [pc, #404]	; (8017d0c <udp_sendto_if_src+0x1ac>)
 8017b76:	f240 22d1 	movw	r2, #721	; 0x2d1
 8017b7a:	4965      	ldr	r1, [pc, #404]	; (8017d10 <udp_sendto_if_src+0x1b0>)
 8017b7c:	4865      	ldr	r0, [pc, #404]	; (8017d14 <udp_sendto_if_src+0x1b4>)
 8017b7e:	f004 fd6b 	bl	801c658 <iprintf>
 8017b82:	f06f 030f 	mvn.w	r3, #15
 8017b86:	e0bc      	b.n	8017d02 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 8017b88:	68bb      	ldr	r3, [r7, #8]
 8017b8a:	2b00      	cmp	r3, #0
 8017b8c:	d109      	bne.n	8017ba2 <udp_sendto_if_src+0x42>
 8017b8e:	4b5f      	ldr	r3, [pc, #380]	; (8017d0c <udp_sendto_if_src+0x1ac>)
 8017b90:	f240 22d2 	movw	r2, #722	; 0x2d2
 8017b94:	4960      	ldr	r1, [pc, #384]	; (8017d18 <udp_sendto_if_src+0x1b8>)
 8017b96:	485f      	ldr	r0, [pc, #380]	; (8017d14 <udp_sendto_if_src+0x1b4>)
 8017b98:	f004 fd5e 	bl	801c658 <iprintf>
 8017b9c:	f06f 030f 	mvn.w	r3, #15
 8017ba0:	e0af      	b.n	8017d02 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8017ba2:	687b      	ldr	r3, [r7, #4]
 8017ba4:	2b00      	cmp	r3, #0
 8017ba6:	d109      	bne.n	8017bbc <udp_sendto_if_src+0x5c>
 8017ba8:	4b58      	ldr	r3, [pc, #352]	; (8017d0c <udp_sendto_if_src+0x1ac>)
 8017baa:	f240 22d3 	movw	r2, #723	; 0x2d3
 8017bae:	495b      	ldr	r1, [pc, #364]	; (8017d1c <udp_sendto_if_src+0x1bc>)
 8017bb0:	4858      	ldr	r0, [pc, #352]	; (8017d14 <udp_sendto_if_src+0x1b4>)
 8017bb2:	f004 fd51 	bl	801c658 <iprintf>
 8017bb6:	f06f 030f 	mvn.w	r3, #15
 8017bba:	e0a2      	b.n	8017d02 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 8017bbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017bbe:	2b00      	cmp	r3, #0
 8017bc0:	d109      	bne.n	8017bd6 <udp_sendto_if_src+0x76>
 8017bc2:	4b52      	ldr	r3, [pc, #328]	; (8017d0c <udp_sendto_if_src+0x1ac>)
 8017bc4:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 8017bc8:	4955      	ldr	r1, [pc, #340]	; (8017d20 <udp_sendto_if_src+0x1c0>)
 8017bca:	4852      	ldr	r0, [pc, #328]	; (8017d14 <udp_sendto_if_src+0x1b4>)
 8017bcc:	f004 fd44 	bl	801c658 <iprintf>
 8017bd0:	f06f 030f 	mvn.w	r3, #15
 8017bd4:	e095      	b.n	8017d02 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 8017bd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017bd8:	2b00      	cmp	r3, #0
 8017bda:	d109      	bne.n	8017bf0 <udp_sendto_if_src+0x90>
 8017bdc:	4b4b      	ldr	r3, [pc, #300]	; (8017d0c <udp_sendto_if_src+0x1ac>)
 8017bde:	f240 22d5 	movw	r2, #725	; 0x2d5
 8017be2:	4950      	ldr	r1, [pc, #320]	; (8017d24 <udp_sendto_if_src+0x1c4>)
 8017be4:	484b      	ldr	r0, [pc, #300]	; (8017d14 <udp_sendto_if_src+0x1b4>)
 8017be6:	f004 fd37 	bl	801c658 <iprintf>
 8017bea:	f06f 030f 	mvn.w	r3, #15
 8017bee:	e088      	b.n	8017d02 <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 8017bf0:	68fb      	ldr	r3, [r7, #12]
 8017bf2:	8a5b      	ldrh	r3, [r3, #18]
 8017bf4:	2b00      	cmp	r3, #0
 8017bf6:	d10f      	bne.n	8017c18 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8017bf8:	68f9      	ldr	r1, [r7, #12]
 8017bfa:	68fb      	ldr	r3, [r7, #12]
 8017bfc:	8a5b      	ldrh	r3, [r3, #18]
 8017bfe:	461a      	mov	r2, r3
 8017c00:	68f8      	ldr	r0, [r7, #12]
 8017c02:	f000 f893 	bl	8017d2c <udp_bind>
 8017c06:	4603      	mov	r3, r0
 8017c08:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 8017c0a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8017c0e:	2b00      	cmp	r3, #0
 8017c10:	d002      	beq.n	8017c18 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 8017c12:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8017c16:	e074      	b.n	8017d02 <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 8017c18:	68bb      	ldr	r3, [r7, #8]
 8017c1a:	891b      	ldrh	r3, [r3, #8]
 8017c1c:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 8017c20:	4293      	cmp	r3, r2
 8017c22:	d902      	bls.n	8017c2a <udp_sendto_if_src+0xca>
    return ERR_MEM;
 8017c24:	f04f 33ff 	mov.w	r3, #4294967295
 8017c28:	e06b      	b.n	8017d02 <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 8017c2a:	2108      	movs	r1, #8
 8017c2c:	68b8      	ldr	r0, [r7, #8]
 8017c2e:	f7f9 ff4d 	bl	8011acc <pbuf_add_header>
 8017c32:	4603      	mov	r3, r0
 8017c34:	2b00      	cmp	r3, #0
 8017c36:	d015      	beq.n	8017c64 <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 8017c38:	f44f 7220 	mov.w	r2, #640	; 0x280
 8017c3c:	2108      	movs	r1, #8
 8017c3e:	2022      	movs	r0, #34	; 0x22
 8017c40:	f7f9 fcfa 	bl	8011638 <pbuf_alloc>
 8017c44:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 8017c46:	69fb      	ldr	r3, [r7, #28]
 8017c48:	2b00      	cmp	r3, #0
 8017c4a:	d102      	bne.n	8017c52 <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 8017c4c:	f04f 33ff 	mov.w	r3, #4294967295
 8017c50:	e057      	b.n	8017d02 <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 8017c52:	68bb      	ldr	r3, [r7, #8]
 8017c54:	891b      	ldrh	r3, [r3, #8]
 8017c56:	2b00      	cmp	r3, #0
 8017c58:	d006      	beq.n	8017c68 <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 8017c5a:	68b9      	ldr	r1, [r7, #8]
 8017c5c:	69f8      	ldr	r0, [r7, #28]
 8017c5e:	f7fa f8ef 	bl	8011e40 <pbuf_chain>
 8017c62:	e001      	b.n	8017c68 <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 8017c64:	68bb      	ldr	r3, [r7, #8]
 8017c66:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 8017c68:	69fb      	ldr	r3, [r7, #28]
 8017c6a:	895b      	ldrh	r3, [r3, #10]
 8017c6c:	2b07      	cmp	r3, #7
 8017c6e:	d806      	bhi.n	8017c7e <udp_sendto_if_src+0x11e>
 8017c70:	4b26      	ldr	r3, [pc, #152]	; (8017d0c <udp_sendto_if_src+0x1ac>)
 8017c72:	f240 320e 	movw	r2, #782	; 0x30e
 8017c76:	492c      	ldr	r1, [pc, #176]	; (8017d28 <udp_sendto_if_src+0x1c8>)
 8017c78:	4826      	ldr	r0, [pc, #152]	; (8017d14 <udp_sendto_if_src+0x1b4>)
 8017c7a:	f004 fced 	bl	801c658 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 8017c7e:	69fb      	ldr	r3, [r7, #28]
 8017c80:	685b      	ldr	r3, [r3, #4]
 8017c82:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 8017c84:	68fb      	ldr	r3, [r7, #12]
 8017c86:	8a5b      	ldrh	r3, [r3, #18]
 8017c88:	4618      	mov	r0, r3
 8017c8a:	f7f8 fc01 	bl	8010490 <lwip_htons>
 8017c8e:	4603      	mov	r3, r0
 8017c90:	461a      	mov	r2, r3
 8017c92:	697b      	ldr	r3, [r7, #20]
 8017c94:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 8017c96:	887b      	ldrh	r3, [r7, #2]
 8017c98:	4618      	mov	r0, r3
 8017c9a:	f7f8 fbf9 	bl	8010490 <lwip_htons>
 8017c9e:	4603      	mov	r3, r0
 8017ca0:	461a      	mov	r2, r3
 8017ca2:	697b      	ldr	r3, [r7, #20]
 8017ca4:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 8017ca6:	697b      	ldr	r3, [r7, #20]
 8017ca8:	2200      	movs	r2, #0
 8017caa:	719a      	strb	r2, [r3, #6]
 8017cac:	2200      	movs	r2, #0
 8017cae:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 8017cb0:	69fb      	ldr	r3, [r7, #28]
 8017cb2:	891b      	ldrh	r3, [r3, #8]
 8017cb4:	4618      	mov	r0, r3
 8017cb6:	f7f8 fbeb 	bl	8010490 <lwip_htons>
 8017cba:	4603      	mov	r3, r0
 8017cbc:	461a      	mov	r2, r3
 8017cbe:	697b      	ldr	r3, [r7, #20]
 8017cc0:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 8017cc2:	2311      	movs	r3, #17
 8017cc4:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 8017cc6:	68fb      	ldr	r3, [r7, #12]
 8017cc8:	7adb      	ldrb	r3, [r3, #11]
 8017cca:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 8017ccc:	68fb      	ldr	r3, [r7, #12]
 8017cce:	7a9b      	ldrb	r3, [r3, #10]
 8017cd0:	7cb9      	ldrb	r1, [r7, #18]
 8017cd2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8017cd4:	9202      	str	r2, [sp, #8]
 8017cd6:	7cfa      	ldrb	r2, [r7, #19]
 8017cd8:	9201      	str	r2, [sp, #4]
 8017cda:	9300      	str	r3, [sp, #0]
 8017cdc:	460b      	mov	r3, r1
 8017cde:	687a      	ldr	r2, [r7, #4]
 8017ce0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8017ce2:	69f8      	ldr	r0, [r7, #28]
 8017ce4:	f003 fb48 	bl	801b378 <ip4_output_if_src>
 8017ce8:	4603      	mov	r3, r0
 8017cea:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 8017cec:	69fa      	ldr	r2, [r7, #28]
 8017cee:	68bb      	ldr	r3, [r7, #8]
 8017cf0:	429a      	cmp	r2, r3
 8017cf2:	d004      	beq.n	8017cfe <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 8017cf4:	69f8      	ldr	r0, [r7, #28]
 8017cf6:	f7f9 ff7f 	bl	8011bf8 <pbuf_free>
    q = NULL;
 8017cfa:	2300      	movs	r3, #0
 8017cfc:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 8017cfe:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 8017d02:	4618      	mov	r0, r3
 8017d04:	3720      	adds	r7, #32
 8017d06:	46bd      	mov	sp, r7
 8017d08:	bd80      	pop	{r7, pc}
 8017d0a:	bf00      	nop
 8017d0c:	0801f9d4 	.word	0x0801f9d4
 8017d10:	0801fbc0 	.word	0x0801fbc0
 8017d14:	0801fa28 	.word	0x0801fa28
 8017d18:	0801fbe0 	.word	0x0801fbe0
 8017d1c:	0801fc00 	.word	0x0801fc00
 8017d20:	0801fc24 	.word	0x0801fc24
 8017d24:	0801fc48 	.word	0x0801fc48
 8017d28:	0801fc6c 	.word	0x0801fc6c

08017d2c <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8017d2c:	b580      	push	{r7, lr}
 8017d2e:	b086      	sub	sp, #24
 8017d30:	af00      	add	r7, sp, #0
 8017d32:	60f8      	str	r0, [r7, #12]
 8017d34:	60b9      	str	r1, [r7, #8]
 8017d36:	4613      	mov	r3, r2
 8017d38:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8017d3a:	68bb      	ldr	r3, [r7, #8]
 8017d3c:	2b00      	cmp	r3, #0
 8017d3e:	d101      	bne.n	8017d44 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 8017d40:	4b39      	ldr	r3, [pc, #228]	; (8017e28 <udp_bind+0xfc>)
 8017d42:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8017d44:	68fb      	ldr	r3, [r7, #12]
 8017d46:	2b00      	cmp	r3, #0
 8017d48:	d109      	bne.n	8017d5e <udp_bind+0x32>
 8017d4a:	4b38      	ldr	r3, [pc, #224]	; (8017e2c <udp_bind+0x100>)
 8017d4c:	f240 32b7 	movw	r2, #951	; 0x3b7
 8017d50:	4937      	ldr	r1, [pc, #220]	; (8017e30 <udp_bind+0x104>)
 8017d52:	4838      	ldr	r0, [pc, #224]	; (8017e34 <udp_bind+0x108>)
 8017d54:	f004 fc80 	bl	801c658 <iprintf>
 8017d58:	f06f 030f 	mvn.w	r3, #15
 8017d5c:	e060      	b.n	8017e20 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 8017d5e:	2300      	movs	r3, #0
 8017d60:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8017d62:	4b35      	ldr	r3, [pc, #212]	; (8017e38 <udp_bind+0x10c>)
 8017d64:	681b      	ldr	r3, [r3, #0]
 8017d66:	617b      	str	r3, [r7, #20]
 8017d68:	e009      	b.n	8017d7e <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 8017d6a:	68fa      	ldr	r2, [r7, #12]
 8017d6c:	697b      	ldr	r3, [r7, #20]
 8017d6e:	429a      	cmp	r2, r3
 8017d70:	d102      	bne.n	8017d78 <udp_bind+0x4c>
      rebind = 1;
 8017d72:	2301      	movs	r3, #1
 8017d74:	74fb      	strb	r3, [r7, #19]
      break;
 8017d76:	e005      	b.n	8017d84 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8017d78:	697b      	ldr	r3, [r7, #20]
 8017d7a:	68db      	ldr	r3, [r3, #12]
 8017d7c:	617b      	str	r3, [r7, #20]
 8017d7e:	697b      	ldr	r3, [r7, #20]
 8017d80:	2b00      	cmp	r3, #0
 8017d82:	d1f2      	bne.n	8017d6a <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 8017d84:	88fb      	ldrh	r3, [r7, #6]
 8017d86:	2b00      	cmp	r3, #0
 8017d88:	d109      	bne.n	8017d9e <udp_bind+0x72>
    port = udp_new_port();
 8017d8a:	f7ff fcc5 	bl	8017718 <udp_new_port>
 8017d8e:	4603      	mov	r3, r0
 8017d90:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8017d92:	88fb      	ldrh	r3, [r7, #6]
 8017d94:	2b00      	cmp	r3, #0
 8017d96:	d12c      	bne.n	8017df2 <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 8017d98:	f06f 0307 	mvn.w	r3, #7
 8017d9c:	e040      	b.n	8017e20 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8017d9e:	4b26      	ldr	r3, [pc, #152]	; (8017e38 <udp_bind+0x10c>)
 8017da0:	681b      	ldr	r3, [r3, #0]
 8017da2:	617b      	str	r3, [r7, #20]
 8017da4:	e022      	b.n	8017dec <udp_bind+0xc0>
      if (pcb != ipcb) {
 8017da6:	68fa      	ldr	r2, [r7, #12]
 8017da8:	697b      	ldr	r3, [r7, #20]
 8017daa:	429a      	cmp	r2, r3
 8017dac:	d01b      	beq.n	8017de6 <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 8017dae:	697b      	ldr	r3, [r7, #20]
 8017db0:	8a5b      	ldrh	r3, [r3, #18]
 8017db2:	88fa      	ldrh	r2, [r7, #6]
 8017db4:	429a      	cmp	r2, r3
 8017db6:	d116      	bne.n	8017de6 <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8017db8:	697b      	ldr	r3, [r7, #20]
 8017dba:	681a      	ldr	r2, [r3, #0]
 8017dbc:	68bb      	ldr	r3, [r7, #8]
 8017dbe:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 8017dc0:	429a      	cmp	r2, r3
 8017dc2:	d00d      	beq.n	8017de0 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8017dc4:	68bb      	ldr	r3, [r7, #8]
 8017dc6:	2b00      	cmp	r3, #0
 8017dc8:	d00a      	beq.n	8017de0 <udp_bind+0xb4>
 8017dca:	68bb      	ldr	r3, [r7, #8]
 8017dcc:	681b      	ldr	r3, [r3, #0]
 8017dce:	2b00      	cmp	r3, #0
 8017dd0:	d006      	beq.n	8017de0 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8017dd2:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8017dd4:	2b00      	cmp	r3, #0
 8017dd6:	d003      	beq.n	8017de0 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8017dd8:	697b      	ldr	r3, [r7, #20]
 8017dda:	681b      	ldr	r3, [r3, #0]
 8017ddc:	2b00      	cmp	r3, #0
 8017dde:	d102      	bne.n	8017de6 <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 8017de0:	f06f 0307 	mvn.w	r3, #7
 8017de4:	e01c      	b.n	8017e20 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8017de6:	697b      	ldr	r3, [r7, #20]
 8017de8:	68db      	ldr	r3, [r3, #12]
 8017dea:	617b      	str	r3, [r7, #20]
 8017dec:	697b      	ldr	r3, [r7, #20]
 8017dee:	2b00      	cmp	r3, #0
 8017df0:	d1d9      	bne.n	8017da6 <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8017df2:	68bb      	ldr	r3, [r7, #8]
 8017df4:	2b00      	cmp	r3, #0
 8017df6:	d002      	beq.n	8017dfe <udp_bind+0xd2>
 8017df8:	68bb      	ldr	r3, [r7, #8]
 8017dfa:	681b      	ldr	r3, [r3, #0]
 8017dfc:	e000      	b.n	8017e00 <udp_bind+0xd4>
 8017dfe:	2300      	movs	r3, #0
 8017e00:	68fa      	ldr	r2, [r7, #12]
 8017e02:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 8017e04:	68fb      	ldr	r3, [r7, #12]
 8017e06:	88fa      	ldrh	r2, [r7, #6]
 8017e08:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 8017e0a:	7cfb      	ldrb	r3, [r7, #19]
 8017e0c:	2b00      	cmp	r3, #0
 8017e0e:	d106      	bne.n	8017e1e <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 8017e10:	4b09      	ldr	r3, [pc, #36]	; (8017e38 <udp_bind+0x10c>)
 8017e12:	681a      	ldr	r2, [r3, #0]
 8017e14:	68fb      	ldr	r3, [r7, #12]
 8017e16:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 8017e18:	4a07      	ldr	r2, [pc, #28]	; (8017e38 <udp_bind+0x10c>)
 8017e1a:	68fb      	ldr	r3, [r7, #12]
 8017e1c:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 8017e1e:	2300      	movs	r3, #0
}
 8017e20:	4618      	mov	r0, r3
 8017e22:	3718      	adds	r7, #24
 8017e24:	46bd      	mov	sp, r7
 8017e26:	bd80      	pop	{r7, pc}
 8017e28:	08022808 	.word	0x08022808
 8017e2c:	0801f9d4 	.word	0x0801f9d4
 8017e30:	0801fc9c 	.word	0x0801fc9c
 8017e34:	0801fa28 	.word	0x0801fa28
 8017e38:	2000f808 	.word	0x2000f808

08017e3c <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8017e3c:	b580      	push	{r7, lr}
 8017e3e:	b086      	sub	sp, #24
 8017e40:	af00      	add	r7, sp, #0
 8017e42:	60f8      	str	r0, [r7, #12]
 8017e44:	60b9      	str	r1, [r7, #8]
 8017e46:	4613      	mov	r3, r2
 8017e48:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 8017e4a:	68fb      	ldr	r3, [r7, #12]
 8017e4c:	2b00      	cmp	r3, #0
 8017e4e:	d109      	bne.n	8017e64 <udp_connect+0x28>
 8017e50:	4b2c      	ldr	r3, [pc, #176]	; (8017f04 <udp_connect+0xc8>)
 8017e52:	f240 4235 	movw	r2, #1077	; 0x435
 8017e56:	492c      	ldr	r1, [pc, #176]	; (8017f08 <udp_connect+0xcc>)
 8017e58:	482c      	ldr	r0, [pc, #176]	; (8017f0c <udp_connect+0xd0>)
 8017e5a:	f004 fbfd 	bl	801c658 <iprintf>
 8017e5e:	f06f 030f 	mvn.w	r3, #15
 8017e62:	e04b      	b.n	8017efc <udp_connect+0xc0>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 8017e64:	68bb      	ldr	r3, [r7, #8]
 8017e66:	2b00      	cmp	r3, #0
 8017e68:	d109      	bne.n	8017e7e <udp_connect+0x42>
 8017e6a:	4b26      	ldr	r3, [pc, #152]	; (8017f04 <udp_connect+0xc8>)
 8017e6c:	f240 4236 	movw	r2, #1078	; 0x436
 8017e70:	4927      	ldr	r1, [pc, #156]	; (8017f10 <udp_connect+0xd4>)
 8017e72:	4826      	ldr	r0, [pc, #152]	; (8017f0c <udp_connect+0xd0>)
 8017e74:	f004 fbf0 	bl	801c658 <iprintf>
 8017e78:	f06f 030f 	mvn.w	r3, #15
 8017e7c:	e03e      	b.n	8017efc <udp_connect+0xc0>

  if (pcb->local_port == 0) {
 8017e7e:	68fb      	ldr	r3, [r7, #12]
 8017e80:	8a5b      	ldrh	r3, [r3, #18]
 8017e82:	2b00      	cmp	r3, #0
 8017e84:	d10f      	bne.n	8017ea6 <udp_connect+0x6a>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8017e86:	68f9      	ldr	r1, [r7, #12]
 8017e88:	68fb      	ldr	r3, [r7, #12]
 8017e8a:	8a5b      	ldrh	r3, [r3, #18]
 8017e8c:	461a      	mov	r2, r3
 8017e8e:	68f8      	ldr	r0, [r7, #12]
 8017e90:	f7ff ff4c 	bl	8017d2c <udp_bind>
 8017e94:	4603      	mov	r3, r0
 8017e96:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 8017e98:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8017e9c:	2b00      	cmp	r3, #0
 8017e9e:	d002      	beq.n	8017ea6 <udp_connect+0x6a>
      return err;
 8017ea0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8017ea4:	e02a      	b.n	8017efc <udp_connect+0xc0>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 8017ea6:	68bb      	ldr	r3, [r7, #8]
 8017ea8:	2b00      	cmp	r3, #0
 8017eaa:	d002      	beq.n	8017eb2 <udp_connect+0x76>
 8017eac:	68bb      	ldr	r3, [r7, #8]
 8017eae:	681b      	ldr	r3, [r3, #0]
 8017eb0:	e000      	b.n	8017eb4 <udp_connect+0x78>
 8017eb2:	2300      	movs	r3, #0
 8017eb4:	68fa      	ldr	r2, [r7, #12]
 8017eb6:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 8017eb8:	68fb      	ldr	r3, [r7, #12]
 8017eba:	88fa      	ldrh	r2, [r7, #6]
 8017ebc:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 8017ebe:	68fb      	ldr	r3, [r7, #12]
 8017ec0:	7c1b      	ldrb	r3, [r3, #16]
 8017ec2:	f043 0304 	orr.w	r3, r3, #4
 8017ec6:	b2da      	uxtb	r2, r3
 8017ec8:	68fb      	ldr	r3, [r7, #12]
 8017eca:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8017ecc:	4b11      	ldr	r3, [pc, #68]	; (8017f14 <udp_connect+0xd8>)
 8017ece:	681b      	ldr	r3, [r3, #0]
 8017ed0:	617b      	str	r3, [r7, #20]
 8017ed2:	e008      	b.n	8017ee6 <udp_connect+0xaa>
    if (pcb == ipcb) {
 8017ed4:	68fa      	ldr	r2, [r7, #12]
 8017ed6:	697b      	ldr	r3, [r7, #20]
 8017ed8:	429a      	cmp	r2, r3
 8017eda:	d101      	bne.n	8017ee0 <udp_connect+0xa4>
      /* already on the list, just return */
      return ERR_OK;
 8017edc:	2300      	movs	r3, #0
 8017ede:	e00d      	b.n	8017efc <udp_connect+0xc0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8017ee0:	697b      	ldr	r3, [r7, #20]
 8017ee2:	68db      	ldr	r3, [r3, #12]
 8017ee4:	617b      	str	r3, [r7, #20]
 8017ee6:	697b      	ldr	r3, [r7, #20]
 8017ee8:	2b00      	cmp	r3, #0
 8017eea:	d1f3      	bne.n	8017ed4 <udp_connect+0x98>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 8017eec:	4b09      	ldr	r3, [pc, #36]	; (8017f14 <udp_connect+0xd8>)
 8017eee:	681a      	ldr	r2, [r3, #0]
 8017ef0:	68fb      	ldr	r3, [r7, #12]
 8017ef2:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 8017ef4:	4a07      	ldr	r2, [pc, #28]	; (8017f14 <udp_connect+0xd8>)
 8017ef6:	68fb      	ldr	r3, [r7, #12]
 8017ef8:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 8017efa:	2300      	movs	r3, #0
}
 8017efc:	4618      	mov	r0, r3
 8017efe:	3718      	adds	r7, #24
 8017f00:	46bd      	mov	sp, r7
 8017f02:	bd80      	pop	{r7, pc}
 8017f04:	0801f9d4 	.word	0x0801f9d4
 8017f08:	0801fcb4 	.word	0x0801fcb4
 8017f0c:	0801fa28 	.word	0x0801fa28
 8017f10:	0801fcd0 	.word	0x0801fcd0
 8017f14:	2000f808 	.word	0x2000f808

08017f18 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 8017f18:	b580      	push	{r7, lr}
 8017f1a:	b084      	sub	sp, #16
 8017f1c:	af00      	add	r7, sp, #0
 8017f1e:	60f8      	str	r0, [r7, #12]
 8017f20:	60b9      	str	r1, [r7, #8]
 8017f22:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 8017f24:	68fb      	ldr	r3, [r7, #12]
 8017f26:	2b00      	cmp	r3, #0
 8017f28:	d107      	bne.n	8017f3a <udp_recv+0x22>
 8017f2a:	4b08      	ldr	r3, [pc, #32]	; (8017f4c <udp_recv+0x34>)
 8017f2c:	f240 428a 	movw	r2, #1162	; 0x48a
 8017f30:	4907      	ldr	r1, [pc, #28]	; (8017f50 <udp_recv+0x38>)
 8017f32:	4808      	ldr	r0, [pc, #32]	; (8017f54 <udp_recv+0x3c>)
 8017f34:	f004 fb90 	bl	801c658 <iprintf>
 8017f38:	e005      	b.n	8017f46 <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 8017f3a:	68fb      	ldr	r3, [r7, #12]
 8017f3c:	68ba      	ldr	r2, [r7, #8]
 8017f3e:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 8017f40:	68fb      	ldr	r3, [r7, #12]
 8017f42:	687a      	ldr	r2, [r7, #4]
 8017f44:	61da      	str	r2, [r3, #28]
}
 8017f46:	3710      	adds	r7, #16
 8017f48:	46bd      	mov	sp, r7
 8017f4a:	bd80      	pop	{r7, pc}
 8017f4c:	0801f9d4 	.word	0x0801f9d4
 8017f50:	0801fd08 	.word	0x0801fd08
 8017f54:	0801fa28 	.word	0x0801fa28

08017f58 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 8017f58:	b580      	push	{r7, lr}
 8017f5a:	b084      	sub	sp, #16
 8017f5c:	af00      	add	r7, sp, #0
 8017f5e:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 8017f60:	687b      	ldr	r3, [r7, #4]
 8017f62:	2b00      	cmp	r3, #0
 8017f64:	d107      	bne.n	8017f76 <udp_remove+0x1e>
 8017f66:	4b19      	ldr	r3, [pc, #100]	; (8017fcc <udp_remove+0x74>)
 8017f68:	f240 42a1 	movw	r2, #1185	; 0x4a1
 8017f6c:	4918      	ldr	r1, [pc, #96]	; (8017fd0 <udp_remove+0x78>)
 8017f6e:	4819      	ldr	r0, [pc, #100]	; (8017fd4 <udp_remove+0x7c>)
 8017f70:	f004 fb72 	bl	801c658 <iprintf>
 8017f74:	e026      	b.n	8017fc4 <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 8017f76:	4b18      	ldr	r3, [pc, #96]	; (8017fd8 <udp_remove+0x80>)
 8017f78:	681b      	ldr	r3, [r3, #0]
 8017f7a:	687a      	ldr	r2, [r7, #4]
 8017f7c:	429a      	cmp	r2, r3
 8017f7e:	d105      	bne.n	8017f8c <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 8017f80:	4b15      	ldr	r3, [pc, #84]	; (8017fd8 <udp_remove+0x80>)
 8017f82:	681b      	ldr	r3, [r3, #0]
 8017f84:	68db      	ldr	r3, [r3, #12]
 8017f86:	4a14      	ldr	r2, [pc, #80]	; (8017fd8 <udp_remove+0x80>)
 8017f88:	6013      	str	r3, [r2, #0]
 8017f8a:	e017      	b.n	8017fbc <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8017f8c:	4b12      	ldr	r3, [pc, #72]	; (8017fd8 <udp_remove+0x80>)
 8017f8e:	681b      	ldr	r3, [r3, #0]
 8017f90:	60fb      	str	r3, [r7, #12]
 8017f92:	e010      	b.n	8017fb6 <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 8017f94:	68fb      	ldr	r3, [r7, #12]
 8017f96:	68db      	ldr	r3, [r3, #12]
 8017f98:	2b00      	cmp	r3, #0
 8017f9a:	d009      	beq.n	8017fb0 <udp_remove+0x58>
 8017f9c:	68fb      	ldr	r3, [r7, #12]
 8017f9e:	68db      	ldr	r3, [r3, #12]
 8017fa0:	687a      	ldr	r2, [r7, #4]
 8017fa2:	429a      	cmp	r2, r3
 8017fa4:	d104      	bne.n	8017fb0 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 8017fa6:	687b      	ldr	r3, [r7, #4]
 8017fa8:	68da      	ldr	r2, [r3, #12]
 8017faa:	68fb      	ldr	r3, [r7, #12]
 8017fac:	60da      	str	r2, [r3, #12]
        break;
 8017fae:	e005      	b.n	8017fbc <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8017fb0:	68fb      	ldr	r3, [r7, #12]
 8017fb2:	68db      	ldr	r3, [r3, #12]
 8017fb4:	60fb      	str	r3, [r7, #12]
 8017fb6:	68fb      	ldr	r3, [r7, #12]
 8017fb8:	2b00      	cmp	r3, #0
 8017fba:	d1eb      	bne.n	8017f94 <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 8017fbc:	6879      	ldr	r1, [r7, #4]
 8017fbe:	2000      	movs	r0, #0
 8017fc0:	f7f8 ff6e 	bl	8010ea0 <memp_free>
}
 8017fc4:	3710      	adds	r7, #16
 8017fc6:	46bd      	mov	sp, r7
 8017fc8:	bd80      	pop	{r7, pc}
 8017fca:	bf00      	nop
 8017fcc:	0801f9d4 	.word	0x0801f9d4
 8017fd0:	0801fd20 	.word	0x0801fd20
 8017fd4:	0801fa28 	.word	0x0801fa28
 8017fd8:	2000f808 	.word	0x2000f808

08017fdc <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 8017fdc:	b580      	push	{r7, lr}
 8017fde:	b082      	sub	sp, #8
 8017fe0:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 8017fe2:	2000      	movs	r0, #0
 8017fe4:	f7f8 ff0a 	bl	8010dfc <memp_malloc>
 8017fe8:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 8017fea:	687b      	ldr	r3, [r7, #4]
 8017fec:	2b00      	cmp	r3, #0
 8017fee:	d007      	beq.n	8018000 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 8017ff0:	2220      	movs	r2, #32
 8017ff2:	2100      	movs	r1, #0
 8017ff4:	6878      	ldr	r0, [r7, #4]
 8017ff6:	f004 fb26 	bl	801c646 <memset>
    pcb->ttl = UDP_TTL;
 8017ffa:	687b      	ldr	r3, [r7, #4]
 8017ffc:	22ff      	movs	r2, #255	; 0xff
 8017ffe:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 8018000:	687b      	ldr	r3, [r7, #4]
}
 8018002:	4618      	mov	r0, r3
 8018004:	3708      	adds	r7, #8
 8018006:	46bd      	mov	sp, r7
 8018008:	bd80      	pop	{r7, pc}
	...

0801800c <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801800c:	b480      	push	{r7}
 801800e:	b085      	sub	sp, #20
 8018010:	af00      	add	r7, sp, #0
 8018012:	6078      	str	r0, [r7, #4]
 8018014:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8018016:	687b      	ldr	r3, [r7, #4]
 8018018:	2b00      	cmp	r3, #0
 801801a:	d01e      	beq.n	801805a <udp_netif_ip_addr_changed+0x4e>
 801801c:	687b      	ldr	r3, [r7, #4]
 801801e:	681b      	ldr	r3, [r3, #0]
 8018020:	2b00      	cmp	r3, #0
 8018022:	d01a      	beq.n	801805a <udp_netif_ip_addr_changed+0x4e>
 8018024:	683b      	ldr	r3, [r7, #0]
 8018026:	2b00      	cmp	r3, #0
 8018028:	d017      	beq.n	801805a <udp_netif_ip_addr_changed+0x4e>
 801802a:	683b      	ldr	r3, [r7, #0]
 801802c:	681b      	ldr	r3, [r3, #0]
 801802e:	2b00      	cmp	r3, #0
 8018030:	d013      	beq.n	801805a <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8018032:	4b0d      	ldr	r3, [pc, #52]	; (8018068 <udp_netif_ip_addr_changed+0x5c>)
 8018034:	681b      	ldr	r3, [r3, #0]
 8018036:	60fb      	str	r3, [r7, #12]
 8018038:	e00c      	b.n	8018054 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801803a:	68fb      	ldr	r3, [r7, #12]
 801803c:	681a      	ldr	r2, [r3, #0]
 801803e:	687b      	ldr	r3, [r7, #4]
 8018040:	681b      	ldr	r3, [r3, #0]
 8018042:	429a      	cmp	r2, r3
 8018044:	d103      	bne.n	801804e <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8018046:	683b      	ldr	r3, [r7, #0]
 8018048:	681a      	ldr	r2, [r3, #0]
 801804a:	68fb      	ldr	r3, [r7, #12]
 801804c:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801804e:	68fb      	ldr	r3, [r7, #12]
 8018050:	68db      	ldr	r3, [r3, #12]
 8018052:	60fb      	str	r3, [r7, #12]
 8018054:	68fb      	ldr	r3, [r7, #12]
 8018056:	2b00      	cmp	r3, #0
 8018058:	d1ef      	bne.n	801803a <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801805a:	bf00      	nop
 801805c:	3714      	adds	r7, #20
 801805e:	46bd      	mov	sp, r7
 8018060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018064:	4770      	bx	lr
 8018066:	bf00      	nop
 8018068:	2000f808 	.word	0x2000f808

0801806c <dhcp_inc_pcb_refcount>:
static void dhcp_option_trailer(u16_t options_out_len, u8_t *options, struct pbuf *p_out);

/** Ensure DHCP PCB is allocated and bound */
static err_t
dhcp_inc_pcb_refcount(void)
{
 801806c:	b580      	push	{r7, lr}
 801806e:	af00      	add	r7, sp, #0
  if (dhcp_pcb_refcount == 0) {
 8018070:	4b20      	ldr	r3, [pc, #128]	; (80180f4 <dhcp_inc_pcb_refcount+0x88>)
 8018072:	781b      	ldrb	r3, [r3, #0]
 8018074:	2b00      	cmp	r3, #0
 8018076:	d133      	bne.n	80180e0 <dhcp_inc_pcb_refcount+0x74>
    LWIP_ASSERT("dhcp_inc_pcb_refcount(): memory leak", dhcp_pcb == NULL);
 8018078:	4b1f      	ldr	r3, [pc, #124]	; (80180f8 <dhcp_inc_pcb_refcount+0x8c>)
 801807a:	681b      	ldr	r3, [r3, #0]
 801807c:	2b00      	cmp	r3, #0
 801807e:	d005      	beq.n	801808c <dhcp_inc_pcb_refcount+0x20>
 8018080:	4b1e      	ldr	r3, [pc, #120]	; (80180fc <dhcp_inc_pcb_refcount+0x90>)
 8018082:	22e5      	movs	r2, #229	; 0xe5
 8018084:	491e      	ldr	r1, [pc, #120]	; (8018100 <dhcp_inc_pcb_refcount+0x94>)
 8018086:	481f      	ldr	r0, [pc, #124]	; (8018104 <dhcp_inc_pcb_refcount+0x98>)
 8018088:	f004 fae6 	bl	801c658 <iprintf>

    /* allocate UDP PCB */
    dhcp_pcb = udp_new();
 801808c:	f7ff ffa6 	bl	8017fdc <udp_new>
 8018090:	4602      	mov	r2, r0
 8018092:	4b19      	ldr	r3, [pc, #100]	; (80180f8 <dhcp_inc_pcb_refcount+0x8c>)
 8018094:	601a      	str	r2, [r3, #0]

    if (dhcp_pcb == NULL) {
 8018096:	4b18      	ldr	r3, [pc, #96]	; (80180f8 <dhcp_inc_pcb_refcount+0x8c>)
 8018098:	681b      	ldr	r3, [r3, #0]
 801809a:	2b00      	cmp	r3, #0
 801809c:	d102      	bne.n	80180a4 <dhcp_inc_pcb_refcount+0x38>
      return ERR_MEM;
 801809e:	f04f 33ff 	mov.w	r3, #4294967295
 80180a2:	e024      	b.n	80180ee <dhcp_inc_pcb_refcount+0x82>
    }

    ip_set_option(dhcp_pcb, SOF_BROADCAST);
 80180a4:	4b14      	ldr	r3, [pc, #80]	; (80180f8 <dhcp_inc_pcb_refcount+0x8c>)
 80180a6:	681b      	ldr	r3, [r3, #0]
 80180a8:	7a5a      	ldrb	r2, [r3, #9]
 80180aa:	4b13      	ldr	r3, [pc, #76]	; (80180f8 <dhcp_inc_pcb_refcount+0x8c>)
 80180ac:	681b      	ldr	r3, [r3, #0]
 80180ae:	f042 0220 	orr.w	r2, r2, #32
 80180b2:	b2d2      	uxtb	r2, r2
 80180b4:	725a      	strb	r2, [r3, #9]

    /* set up local and remote port for the pcb -> listen on all interfaces on all src/dest IPs */
    udp_bind(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_CLIENT);
 80180b6:	4b10      	ldr	r3, [pc, #64]	; (80180f8 <dhcp_inc_pcb_refcount+0x8c>)
 80180b8:	681b      	ldr	r3, [r3, #0]
 80180ba:	2244      	movs	r2, #68	; 0x44
 80180bc:	4912      	ldr	r1, [pc, #72]	; (8018108 <dhcp_inc_pcb_refcount+0x9c>)
 80180be:	4618      	mov	r0, r3
 80180c0:	f7ff fe34 	bl	8017d2c <udp_bind>
    udp_connect(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_SERVER);
 80180c4:	4b0c      	ldr	r3, [pc, #48]	; (80180f8 <dhcp_inc_pcb_refcount+0x8c>)
 80180c6:	681b      	ldr	r3, [r3, #0]
 80180c8:	2243      	movs	r2, #67	; 0x43
 80180ca:	490f      	ldr	r1, [pc, #60]	; (8018108 <dhcp_inc_pcb_refcount+0x9c>)
 80180cc:	4618      	mov	r0, r3
 80180ce:	f7ff feb5 	bl	8017e3c <udp_connect>
    udp_recv(dhcp_pcb, dhcp_recv, NULL);
 80180d2:	4b09      	ldr	r3, [pc, #36]	; (80180f8 <dhcp_inc_pcb_refcount+0x8c>)
 80180d4:	681b      	ldr	r3, [r3, #0]
 80180d6:	2200      	movs	r2, #0
 80180d8:	490c      	ldr	r1, [pc, #48]	; (801810c <dhcp_inc_pcb_refcount+0xa0>)
 80180da:	4618      	mov	r0, r3
 80180dc:	f7ff ff1c 	bl	8017f18 <udp_recv>
  }

  dhcp_pcb_refcount++;
 80180e0:	4b04      	ldr	r3, [pc, #16]	; (80180f4 <dhcp_inc_pcb_refcount+0x88>)
 80180e2:	781b      	ldrb	r3, [r3, #0]
 80180e4:	3301      	adds	r3, #1
 80180e6:	b2da      	uxtb	r2, r3
 80180e8:	4b02      	ldr	r3, [pc, #8]	; (80180f4 <dhcp_inc_pcb_refcount+0x88>)
 80180ea:	701a      	strb	r2, [r3, #0]

  return ERR_OK;
 80180ec:	2300      	movs	r3, #0
}
 80180ee:	4618      	mov	r0, r3
 80180f0:	bd80      	pop	{r7, pc}
 80180f2:	bf00      	nop
 80180f4:	20008764 	.word	0x20008764
 80180f8:	20008760 	.word	0x20008760
 80180fc:	0801fd38 	.word	0x0801fd38
 8018100:	0801fd70 	.word	0x0801fd70
 8018104:	0801fd98 	.word	0x0801fd98
 8018108:	08022808 	.word	0x08022808
 801810c:	080199c9 	.word	0x080199c9

08018110 <dhcp_dec_pcb_refcount>:

/** Free DHCP PCB if the last netif stops using it */
static void
dhcp_dec_pcb_refcount(void)
{
 8018110:	b580      	push	{r7, lr}
 8018112:	af00      	add	r7, sp, #0
  LWIP_ASSERT("dhcp_pcb_refcount(): refcount error", (dhcp_pcb_refcount > 0));
 8018114:	4b0e      	ldr	r3, [pc, #56]	; (8018150 <dhcp_dec_pcb_refcount+0x40>)
 8018116:	781b      	ldrb	r3, [r3, #0]
 8018118:	2b00      	cmp	r3, #0
 801811a:	d105      	bne.n	8018128 <dhcp_dec_pcb_refcount+0x18>
 801811c:	4b0d      	ldr	r3, [pc, #52]	; (8018154 <dhcp_dec_pcb_refcount+0x44>)
 801811e:	22ff      	movs	r2, #255	; 0xff
 8018120:	490d      	ldr	r1, [pc, #52]	; (8018158 <dhcp_dec_pcb_refcount+0x48>)
 8018122:	480e      	ldr	r0, [pc, #56]	; (801815c <dhcp_dec_pcb_refcount+0x4c>)
 8018124:	f004 fa98 	bl	801c658 <iprintf>
  dhcp_pcb_refcount--;
 8018128:	4b09      	ldr	r3, [pc, #36]	; (8018150 <dhcp_dec_pcb_refcount+0x40>)
 801812a:	781b      	ldrb	r3, [r3, #0]
 801812c:	3b01      	subs	r3, #1
 801812e:	b2da      	uxtb	r2, r3
 8018130:	4b07      	ldr	r3, [pc, #28]	; (8018150 <dhcp_dec_pcb_refcount+0x40>)
 8018132:	701a      	strb	r2, [r3, #0]

  if (dhcp_pcb_refcount == 0) {
 8018134:	4b06      	ldr	r3, [pc, #24]	; (8018150 <dhcp_dec_pcb_refcount+0x40>)
 8018136:	781b      	ldrb	r3, [r3, #0]
 8018138:	2b00      	cmp	r3, #0
 801813a:	d107      	bne.n	801814c <dhcp_dec_pcb_refcount+0x3c>
    udp_remove(dhcp_pcb);
 801813c:	4b08      	ldr	r3, [pc, #32]	; (8018160 <dhcp_dec_pcb_refcount+0x50>)
 801813e:	681b      	ldr	r3, [r3, #0]
 8018140:	4618      	mov	r0, r3
 8018142:	f7ff ff09 	bl	8017f58 <udp_remove>
    dhcp_pcb = NULL;
 8018146:	4b06      	ldr	r3, [pc, #24]	; (8018160 <dhcp_dec_pcb_refcount+0x50>)
 8018148:	2200      	movs	r2, #0
 801814a:	601a      	str	r2, [r3, #0]
  }
}
 801814c:	bf00      	nop
 801814e:	bd80      	pop	{r7, pc}
 8018150:	20008764 	.word	0x20008764
 8018154:	0801fd38 	.word	0x0801fd38
 8018158:	0801fdc0 	.word	0x0801fdc0
 801815c:	0801fd98 	.word	0x0801fd98
 8018160:	20008760 	.word	0x20008760

08018164 <dhcp_handle_nak>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_nak(struct netif *netif)
{
 8018164:	b580      	push	{r7, lr}
 8018166:	b084      	sub	sp, #16
 8018168:	af00      	add	r7, sp, #0
 801816a:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801816c:	687b      	ldr	r3, [r7, #4]
 801816e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018170:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_handle_nak(netif=%p) %c%c%"U16_F"\n",
              (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  /* Change to a defined state - set this before assigning the address
     to ensure the callback can use dhcp_supplied_address() */
  dhcp_set_state(dhcp, DHCP_STATE_BACKING_OFF);
 8018172:	210c      	movs	r1, #12
 8018174:	68f8      	ldr	r0, [r7, #12]
 8018176:	f001 f869 	bl	801924c <dhcp_set_state>
  /* remove IP address from interface (must no longer be used, as per RFC2131) */
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 801817a:	4b06      	ldr	r3, [pc, #24]	; (8018194 <dhcp_handle_nak+0x30>)
 801817c:	4a05      	ldr	r2, [pc, #20]	; (8018194 <dhcp_handle_nak+0x30>)
 801817e:	4905      	ldr	r1, [pc, #20]	; (8018194 <dhcp_handle_nak+0x30>)
 8018180:	6878      	ldr	r0, [r7, #4]
 8018182:	f7f9 f82f 	bl	80111e4 <netif_set_addr>
  /* We can immediately restart discovery */
  dhcp_discover(netif);
 8018186:	6878      	ldr	r0, [r7, #4]
 8018188:	f000 fc5c 	bl	8018a44 <dhcp_discover>
}
 801818c:	bf00      	nop
 801818e:	3710      	adds	r7, #16
 8018190:	46bd      	mov	sp, r7
 8018192:	bd80      	pop	{r7, pc}
 8018194:	08022808 	.word	0x08022808

08018198 <dhcp_check>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_check(struct netif *netif)
{
 8018198:	b580      	push	{r7, lr}
 801819a:	b084      	sub	sp, #16
 801819c:	af00      	add	r7, sp, #0
 801819e:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80181a0:	687b      	ldr	r3, [r7, #4]
 80181a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80181a4:	60fb      	str	r3, [r7, #12]
  err_t result;
  u16_t msecs;
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_check(netif=%p) %c%c\n", (void *)netif, (s16_t)netif->name[0],
              (s16_t)netif->name[1]));
  dhcp_set_state(dhcp, DHCP_STATE_CHECKING);
 80181a6:	2108      	movs	r1, #8
 80181a8:	68f8      	ldr	r0, [r7, #12]
 80181aa:	f001 f84f 	bl	801924c <dhcp_set_state>
  /* create an ARP query for the offered IP address, expecting that no host
     responds, as the IP address should not be in use. */
  result = etharp_query(netif, &dhcp->offered_ip_addr, NULL);
 80181ae:	68fb      	ldr	r3, [r7, #12]
 80181b0:	331c      	adds	r3, #28
 80181b2:	2200      	movs	r2, #0
 80181b4:	4619      	mov	r1, r3
 80181b6:	6878      	ldr	r0, [r7, #4]
 80181b8:	f002 fb4e 	bl	801a858 <etharp_query>
 80181bc:	4603      	mov	r3, r0
 80181be:	72fb      	strb	r3, [r7, #11]
  if (result != ERR_OK) {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("dhcp_check: could not perform ARP query\n"));
  }
  if (dhcp->tries < 255) {
 80181c0:	68fb      	ldr	r3, [r7, #12]
 80181c2:	799b      	ldrb	r3, [r3, #6]
 80181c4:	2bff      	cmp	r3, #255	; 0xff
 80181c6:	d005      	beq.n	80181d4 <dhcp_check+0x3c>
    dhcp->tries++;
 80181c8:	68fb      	ldr	r3, [r7, #12]
 80181ca:	799b      	ldrb	r3, [r3, #6]
 80181cc:	3301      	adds	r3, #1
 80181ce:	b2da      	uxtb	r2, r3
 80181d0:	68fb      	ldr	r3, [r7, #12]
 80181d2:	719a      	strb	r2, [r3, #6]
  }
  msecs = 500;
 80181d4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80181d8:	813b      	strh	r3, [r7, #8]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 80181da:	893b      	ldrh	r3, [r7, #8]
 80181dc:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 80181e0:	4a06      	ldr	r2, [pc, #24]	; (80181fc <dhcp_check+0x64>)
 80181e2:	fb82 1203 	smull	r1, r2, r2, r3
 80181e6:	1152      	asrs	r2, r2, #5
 80181e8:	17db      	asrs	r3, r3, #31
 80181ea:	1ad3      	subs	r3, r2, r3
 80181ec:	b29a      	uxth	r2, r3
 80181ee:	68fb      	ldr	r3, [r7, #12]
 80181f0:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_check(): set request timeout %"U16_F" msecs\n", msecs));
}
 80181f2:	bf00      	nop
 80181f4:	3710      	adds	r7, #16
 80181f6:	46bd      	mov	sp, r7
 80181f8:	bd80      	pop	{r7, pc}
 80181fa:	bf00      	nop
 80181fc:	10624dd3 	.word	0x10624dd3

08018200 <dhcp_handle_offer>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_offer(struct netif *netif, struct dhcp_msg *msg_in)
{
 8018200:	b580      	push	{r7, lr}
 8018202:	b084      	sub	sp, #16
 8018204:	af00      	add	r7, sp, #0
 8018206:	6078      	str	r0, [r7, #4]
 8018208:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801820a:	687b      	ldr	r3, [r7, #4]
 801820c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801820e:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_handle_offer(netif=%p) %c%c%"U16_F"\n",
              (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  /* obtain the server address */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SERVER_ID)) {
 8018210:	4b0c      	ldr	r3, [pc, #48]	; (8018244 <dhcp_handle_offer+0x44>)
 8018212:	789b      	ldrb	r3, [r3, #2]
 8018214:	2b00      	cmp	r3, #0
 8018216:	d011      	beq.n	801823c <dhcp_handle_offer+0x3c>
    dhcp->request_timeout = 0; /* stop timer */
 8018218:	68fb      	ldr	r3, [r7, #12]
 801821a:	2200      	movs	r2, #0
 801821c:	811a      	strh	r2, [r3, #8]

    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 801821e:	4b0a      	ldr	r3, [pc, #40]	; (8018248 <dhcp_handle_offer+0x48>)
 8018220:	689b      	ldr	r3, [r3, #8]
 8018222:	4618      	mov	r0, r3
 8018224:	f7f8 f949 	bl	80104ba <lwip_htonl>
 8018228:	4602      	mov	r2, r0
 801822a:	68fb      	ldr	r3, [r7, #12]
 801822c:	619a      	str	r2, [r3, #24]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_handle_offer(): server 0x%08"X32_F"\n",
                ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
    /* remember offered address */
    ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 801822e:	683b      	ldr	r3, [r7, #0]
 8018230:	691a      	ldr	r2, [r3, #16]
 8018232:	68fb      	ldr	r3, [r7, #12]
 8018234:	61da      	str	r2, [r3, #28]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_handle_offer(): offer for 0x%08"X32_F"\n",
                ip4_addr_get_u32(&dhcp->offered_ip_addr)));

    dhcp_select(netif);
 8018236:	6878      	ldr	r0, [r7, #4]
 8018238:	f000 f808 	bl	801824c <dhcp_select>
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_handle_offer(netif=%p) did not get server ID!\n", (void *)netif));
  }
}
 801823c:	bf00      	nop
 801823e:	3710      	adds	r7, #16
 8018240:	46bd      	mov	sp, r7
 8018242:	bd80      	pop	{r7, pc}
 8018244:	2000f80c 	.word	0x2000f80c
 8018248:	2000f814 	.word	0x2000f814

0801824c <dhcp_select>:
 * @param netif the netif under DHCP control
 * @return lwIP specific error (see error.h)
 */
static err_t
dhcp_select(struct netif *netif)
{
 801824c:	b5b0      	push	{r4, r5, r7, lr}
 801824e:	b08a      	sub	sp, #40	; 0x28
 8018250:	af02      	add	r7, sp, #8
 8018252:	6078      	str	r0, [r7, #4]
  u16_t msecs;
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_ERROR("dhcp_select: netif != NULL", (netif != NULL), return ERR_ARG;);
 8018254:	687b      	ldr	r3, [r7, #4]
 8018256:	2b00      	cmp	r3, #0
 8018258:	d109      	bne.n	801826e <dhcp_select+0x22>
 801825a:	4b71      	ldr	r3, [pc, #452]	; (8018420 <dhcp_select+0x1d4>)
 801825c:	f240 1277 	movw	r2, #375	; 0x177
 8018260:	4970      	ldr	r1, [pc, #448]	; (8018424 <dhcp_select+0x1d8>)
 8018262:	4871      	ldr	r0, [pc, #452]	; (8018428 <dhcp_select+0x1dc>)
 8018264:	f004 f9f8 	bl	801c658 <iprintf>
 8018268:	f06f 030f 	mvn.w	r3, #15
 801826c:	e0d3      	b.n	8018416 <dhcp_select+0x1ca>
  dhcp = netif_dhcp_data(netif);
 801826e:	687b      	ldr	r3, [r7, #4]
 8018270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018272:	61bb      	str	r3, [r7, #24]
  LWIP_ERROR("dhcp_select: dhcp != NULL", (dhcp != NULL), return ERR_VAL;);
 8018274:	69bb      	ldr	r3, [r7, #24]
 8018276:	2b00      	cmp	r3, #0
 8018278:	d109      	bne.n	801828e <dhcp_select+0x42>
 801827a:	4b69      	ldr	r3, [pc, #420]	; (8018420 <dhcp_select+0x1d4>)
 801827c:	f240 1279 	movw	r2, #377	; 0x179
 8018280:	496a      	ldr	r1, [pc, #424]	; (801842c <dhcp_select+0x1e0>)
 8018282:	4869      	ldr	r0, [pc, #420]	; (8018428 <dhcp_select+0x1dc>)
 8018284:	f004 f9e8 	bl	801c658 <iprintf>
 8018288:	f06f 0305 	mvn.w	r3, #5
 801828c:	e0c3      	b.n	8018416 <dhcp_select+0x1ca>

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_select(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  dhcp_set_state(dhcp, DHCP_STATE_REQUESTING);
 801828e:	2101      	movs	r1, #1
 8018290:	69b8      	ldr	r0, [r7, #24]
 8018292:	f000 ffdb 	bl	801924c <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 8018296:	f107 030c 	add.w	r3, r7, #12
 801829a:	2203      	movs	r2, #3
 801829c:	69b9      	ldr	r1, [r7, #24]
 801829e:	6878      	ldr	r0, [r7, #4]
 80182a0:	f001 fc5e 	bl	8019b60 <dhcp_create_msg>
 80182a4:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 80182a6:	697b      	ldr	r3, [r7, #20]
 80182a8:	2b00      	cmp	r3, #0
 80182aa:	f000 8085 	beq.w	80183b8 <dhcp_select+0x16c>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 80182ae:	697b      	ldr	r3, [r7, #20]
 80182b0:	685b      	ldr	r3, [r3, #4]
 80182b2:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 80182b4:	89b8      	ldrh	r0, [r7, #12]
 80182b6:	693b      	ldr	r3, [r7, #16]
 80182b8:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80182bc:	2302      	movs	r3, #2
 80182be:	2239      	movs	r2, #57	; 0x39
 80182c0:	f000 ffde 	bl	8019280 <dhcp_option>
 80182c4:	4603      	mov	r3, r0
 80182c6:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 80182c8:	89b8      	ldrh	r0, [r7, #12]
 80182ca:	693b      	ldr	r3, [r7, #16]
 80182cc:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80182d0:	687b      	ldr	r3, [r7, #4]
 80182d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80182d4:	461a      	mov	r2, r3
 80182d6:	f001 f82d 	bl	8019334 <dhcp_option_short>
 80182da:	4603      	mov	r3, r0
 80182dc:	81bb      	strh	r3, [r7, #12]

    /* MUST request the offered IP address */
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 80182de:	89b8      	ldrh	r0, [r7, #12]
 80182e0:	693b      	ldr	r3, [r7, #16]
 80182e2:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80182e6:	2304      	movs	r3, #4
 80182e8:	2232      	movs	r2, #50	; 0x32
 80182ea:	f000 ffc9 	bl	8019280 <dhcp_option>
 80182ee:	4603      	mov	r3, r0
 80182f0:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 80182f2:	89bc      	ldrh	r4, [r7, #12]
 80182f4:	693b      	ldr	r3, [r7, #16]
 80182f6:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 80182fa:	69bb      	ldr	r3, [r7, #24]
 80182fc:	69db      	ldr	r3, [r3, #28]
 80182fe:	4618      	mov	r0, r3
 8018300:	f7f8 f8db 	bl	80104ba <lwip_htonl>
 8018304:	4603      	mov	r3, r0
 8018306:	461a      	mov	r2, r3
 8018308:	4629      	mov	r1, r5
 801830a:	4620      	mov	r0, r4
 801830c:	f001 f844 	bl	8019398 <dhcp_option_long>
 8018310:	4603      	mov	r3, r0
 8018312:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 8018314:	89b8      	ldrh	r0, [r7, #12]
 8018316:	693b      	ldr	r3, [r7, #16]
 8018318:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801831c:	2304      	movs	r3, #4
 801831e:	2236      	movs	r2, #54	; 0x36
 8018320:	f000 ffae 	bl	8019280 <dhcp_option>
 8018324:	4603      	mov	r3, r0
 8018326:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 8018328:	89bc      	ldrh	r4, [r7, #12]
 801832a:	693b      	ldr	r3, [r7, #16]
 801832c:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 8018330:	69bb      	ldr	r3, [r7, #24]
 8018332:	699b      	ldr	r3, [r3, #24]
 8018334:	4618      	mov	r0, r3
 8018336:	f7f8 f8c0 	bl	80104ba <lwip_htonl>
 801833a:	4603      	mov	r3, r0
 801833c:	461a      	mov	r2, r3
 801833e:	4629      	mov	r1, r5
 8018340:	4620      	mov	r0, r4
 8018342:	f001 f829 	bl	8019398 <dhcp_option_long>
 8018346:	4603      	mov	r3, r0
 8018348:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801834a:	89b8      	ldrh	r0, [r7, #12]
 801834c:	693b      	ldr	r3, [r7, #16]
 801834e:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8018352:	2303      	movs	r3, #3
 8018354:	2237      	movs	r2, #55	; 0x37
 8018356:	f000 ff93 	bl	8019280 <dhcp_option>
 801835a:	4603      	mov	r3, r0
 801835c:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801835e:	2300      	movs	r3, #0
 8018360:	77bb      	strb	r3, [r7, #30]
 8018362:	e00e      	b.n	8018382 <dhcp_select+0x136>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8018364:	89b8      	ldrh	r0, [r7, #12]
 8018366:	693b      	ldr	r3, [r7, #16]
 8018368:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801836c:	7fbb      	ldrb	r3, [r7, #30]
 801836e:	4a30      	ldr	r2, [pc, #192]	; (8018430 <dhcp_select+0x1e4>)
 8018370:	5cd3      	ldrb	r3, [r2, r3]
 8018372:	461a      	mov	r2, r3
 8018374:	f000 ffb8 	bl	80192e8 <dhcp_option_byte>
 8018378:	4603      	mov	r3, r0
 801837a:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801837c:	7fbb      	ldrb	r3, [r7, #30]
 801837e:	3301      	adds	r3, #1
 8018380:	77bb      	strb	r3, [r7, #30]
 8018382:	7fbb      	ldrb	r3, [r7, #30]
 8018384:	2b02      	cmp	r3, #2
 8018386:	d9ed      	bls.n	8018364 <dhcp_select+0x118>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REQUESTING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8018388:	89b8      	ldrh	r0, [r7, #12]
 801838a:	693b      	ldr	r3, [r7, #16]
 801838c:	33f0      	adds	r3, #240	; 0xf0
 801838e:	697a      	ldr	r2, [r7, #20]
 8018390:	4619      	mov	r1, r3
 8018392:	f001 fcbb 	bl	8019d0c <dhcp_option_trailer>

    /* send broadcast to any DHCP server */
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 8018396:	4b27      	ldr	r3, [pc, #156]	; (8018434 <dhcp_select+0x1e8>)
 8018398:	6818      	ldr	r0, [r3, #0]
 801839a:	4b27      	ldr	r3, [pc, #156]	; (8018438 <dhcp_select+0x1ec>)
 801839c:	9301      	str	r3, [sp, #4]
 801839e:	687b      	ldr	r3, [r7, #4]
 80183a0:	9300      	str	r3, [sp, #0]
 80183a2:	2343      	movs	r3, #67	; 0x43
 80183a4:	4a25      	ldr	r2, [pc, #148]	; (801843c <dhcp_select+0x1f0>)
 80183a6:	6979      	ldr	r1, [r7, #20]
 80183a8:	f7ff fbda 	bl	8017b60 <udp_sendto_if_src>
 80183ac:	4603      	mov	r3, r0
 80183ae:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 80183b0:	6978      	ldr	r0, [r7, #20]
 80183b2:	f7f9 fc21 	bl	8011bf8 <pbuf_free>
 80183b6:	e001      	b.n	80183bc <dhcp_select+0x170>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_select: REQUESTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("dhcp_select: could not allocate DHCP request\n"));
    result = ERR_MEM;
 80183b8:	23ff      	movs	r3, #255	; 0xff
 80183ba:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 80183bc:	69bb      	ldr	r3, [r7, #24]
 80183be:	799b      	ldrb	r3, [r3, #6]
 80183c0:	2bff      	cmp	r3, #255	; 0xff
 80183c2:	d005      	beq.n	80183d0 <dhcp_select+0x184>
    dhcp->tries++;
 80183c4:	69bb      	ldr	r3, [r7, #24]
 80183c6:	799b      	ldrb	r3, [r3, #6]
 80183c8:	3301      	adds	r3, #1
 80183ca:	b2da      	uxtb	r2, r3
 80183cc:	69bb      	ldr	r3, [r7, #24]
 80183ce:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 80183d0:	69bb      	ldr	r3, [r7, #24]
 80183d2:	799b      	ldrb	r3, [r3, #6]
 80183d4:	2b05      	cmp	r3, #5
 80183d6:	d80d      	bhi.n	80183f4 <dhcp_select+0x1a8>
 80183d8:	69bb      	ldr	r3, [r7, #24]
 80183da:	799b      	ldrb	r3, [r3, #6]
 80183dc:	461a      	mov	r2, r3
 80183de:	2301      	movs	r3, #1
 80183e0:	4093      	lsls	r3, r2
 80183e2:	b29b      	uxth	r3, r3
 80183e4:	461a      	mov	r2, r3
 80183e6:	0152      	lsls	r2, r2, #5
 80183e8:	1ad2      	subs	r2, r2, r3
 80183ea:	0092      	lsls	r2, r2, #2
 80183ec:	4413      	add	r3, r2
 80183ee:	00db      	lsls	r3, r3, #3
 80183f0:	b29b      	uxth	r3, r3
 80183f2:	e001      	b.n	80183f8 <dhcp_select+0x1ac>
 80183f4:	f64e 2360 	movw	r3, #60000	; 0xea60
 80183f8:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 80183fa:	89fb      	ldrh	r3, [r7, #14]
 80183fc:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8018400:	4a0f      	ldr	r2, [pc, #60]	; (8018440 <dhcp_select+0x1f4>)
 8018402:	fb82 1203 	smull	r1, r2, r2, r3
 8018406:	1152      	asrs	r2, r2, #5
 8018408:	17db      	asrs	r3, r3, #31
 801840a:	1ad3      	subs	r3, r2, r3
 801840c:	b29a      	uxth	r2, r3
 801840e:	69bb      	ldr	r3, [r7, #24]
 8018410:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_select(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 8018412:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8018416:	4618      	mov	r0, r3
 8018418:	3720      	adds	r7, #32
 801841a:	46bd      	mov	sp, r7
 801841c:	bdb0      	pop	{r4, r5, r7, pc}
 801841e:	bf00      	nop
 8018420:	0801fd38 	.word	0x0801fd38
 8018424:	0801fde4 	.word	0x0801fde4
 8018428:	0801fd98 	.word	0x0801fd98
 801842c:	0801fe00 	.word	0x0801fe00
 8018430:	20000074 	.word	0x20000074
 8018434:	20008760 	.word	0x20008760
 8018438:	08022808 	.word	0x08022808
 801843c:	0802280c 	.word	0x0802280c
 8018440:	10624dd3 	.word	0x10624dd3

08018444 <dhcp_coarse_tmr>:
 * The DHCP timer that checks for lease renewal/rebind timeouts.
 * Must be called once a minute (see @ref DHCP_COARSE_TIMER_SECS).
 */
void
dhcp_coarse_tmr(void)
{
 8018444:	b580      	push	{r7, lr}
 8018446:	b082      	sub	sp, #8
 8018448:	af00      	add	r7, sp, #0
  struct netif *netif;
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_coarse_tmr()\n"));
  /* iterate through all network interfaces */
  NETIF_FOREACH(netif) {
 801844a:	4b27      	ldr	r3, [pc, #156]	; (80184e8 <dhcp_coarse_tmr+0xa4>)
 801844c:	681b      	ldr	r3, [r3, #0]
 801844e:	607b      	str	r3, [r7, #4]
 8018450:	e042      	b.n	80184d8 <dhcp_coarse_tmr+0x94>
    /* only act on DHCP configured interfaces */
    struct dhcp *dhcp = netif_dhcp_data(netif);
 8018452:	687b      	ldr	r3, [r7, #4]
 8018454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018456:	603b      	str	r3, [r7, #0]
    if ((dhcp != NULL) && (dhcp->state != DHCP_STATE_OFF)) {
 8018458:	683b      	ldr	r3, [r7, #0]
 801845a:	2b00      	cmp	r3, #0
 801845c:	d039      	beq.n	80184d2 <dhcp_coarse_tmr+0x8e>
 801845e:	683b      	ldr	r3, [r7, #0]
 8018460:	795b      	ldrb	r3, [r3, #5]
 8018462:	2b00      	cmp	r3, #0
 8018464:	d035      	beq.n	80184d2 <dhcp_coarse_tmr+0x8e>
      /* compare lease time to expire timeout */
      if (dhcp->t0_timeout && (++dhcp->lease_used == dhcp->t0_timeout)) {
 8018466:	683b      	ldr	r3, [r7, #0]
 8018468:	8a9b      	ldrh	r3, [r3, #20]
 801846a:	2b00      	cmp	r3, #0
 801846c:	d012      	beq.n	8018494 <dhcp_coarse_tmr+0x50>
 801846e:	683b      	ldr	r3, [r7, #0]
 8018470:	8a5b      	ldrh	r3, [r3, #18]
 8018472:	3301      	adds	r3, #1
 8018474:	b29a      	uxth	r2, r3
 8018476:	683b      	ldr	r3, [r7, #0]
 8018478:	825a      	strh	r2, [r3, #18]
 801847a:	683b      	ldr	r3, [r7, #0]
 801847c:	8a5a      	ldrh	r2, [r3, #18]
 801847e:	683b      	ldr	r3, [r7, #0]
 8018480:	8a9b      	ldrh	r3, [r3, #20]
 8018482:	429a      	cmp	r2, r3
 8018484:	d106      	bne.n	8018494 <dhcp_coarse_tmr+0x50>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t0 timeout\n"));
        /* this clients' lease time has expired */
        dhcp_release_and_stop(netif);
 8018486:	6878      	ldr	r0, [r7, #4]
 8018488:	f000 fe46 	bl	8019118 <dhcp_release_and_stop>
        dhcp_start(netif);
 801848c:	6878      	ldr	r0, [r7, #4]
 801848e:	f000 f96b 	bl	8018768 <dhcp_start>
 8018492:	e01e      	b.n	80184d2 <dhcp_coarse_tmr+0x8e>
        /* timer is active (non zero), and triggers (zeroes) now? */
      } else if (dhcp->t2_rebind_time && (dhcp->t2_rebind_time-- == 1)) {
 8018494:	683b      	ldr	r3, [r7, #0]
 8018496:	8a1b      	ldrh	r3, [r3, #16]
 8018498:	2b00      	cmp	r3, #0
 801849a:	d00b      	beq.n	80184b4 <dhcp_coarse_tmr+0x70>
 801849c:	683b      	ldr	r3, [r7, #0]
 801849e:	8a1b      	ldrh	r3, [r3, #16]
 80184a0:	1e5a      	subs	r2, r3, #1
 80184a2:	b291      	uxth	r1, r2
 80184a4:	683a      	ldr	r2, [r7, #0]
 80184a6:	8211      	strh	r1, [r2, #16]
 80184a8:	2b01      	cmp	r3, #1
 80184aa:	d103      	bne.n	80184b4 <dhcp_coarse_tmr+0x70>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t2 timeout\n"));
        /* this clients' rebind timeout triggered */
        dhcp_t2_timeout(netif);
 80184ac:	6878      	ldr	r0, [r7, #4]
 80184ae:	f000 f8c7 	bl	8018640 <dhcp_t2_timeout>
 80184b2:	e00e      	b.n	80184d2 <dhcp_coarse_tmr+0x8e>
        /* timer is active (non zero), and triggers (zeroes) now */
      } else if (dhcp->t1_renew_time && (dhcp->t1_renew_time-- == 1)) {
 80184b4:	683b      	ldr	r3, [r7, #0]
 80184b6:	89db      	ldrh	r3, [r3, #14]
 80184b8:	2b00      	cmp	r3, #0
 80184ba:	d00a      	beq.n	80184d2 <dhcp_coarse_tmr+0x8e>
 80184bc:	683b      	ldr	r3, [r7, #0]
 80184be:	89db      	ldrh	r3, [r3, #14]
 80184c0:	1e5a      	subs	r2, r3, #1
 80184c2:	b291      	uxth	r1, r2
 80184c4:	683a      	ldr	r2, [r7, #0]
 80184c6:	81d1      	strh	r1, [r2, #14]
 80184c8:	2b01      	cmp	r3, #1
 80184ca:	d102      	bne.n	80184d2 <dhcp_coarse_tmr+0x8e>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t1 timeout\n"));
        /* this clients' renewal timeout triggered */
        dhcp_t1_timeout(netif);
 80184cc:	6878      	ldr	r0, [r7, #4]
 80184ce:	f000 f888 	bl	80185e2 <dhcp_t1_timeout>
  NETIF_FOREACH(netif) {
 80184d2:	687b      	ldr	r3, [r7, #4]
 80184d4:	681b      	ldr	r3, [r3, #0]
 80184d6:	607b      	str	r3, [r7, #4]
 80184d8:	687b      	ldr	r3, [r7, #4]
 80184da:	2b00      	cmp	r3, #0
 80184dc:	d1b9      	bne.n	8018452 <dhcp_coarse_tmr+0xe>
      }
    }
  }
}
 80184de:	bf00      	nop
 80184e0:	3708      	adds	r7, #8
 80184e2:	46bd      	mov	sp, r7
 80184e4:	bd80      	pop	{r7, pc}
 80184e6:	bf00      	nop
 80184e8:	2000f7e0 	.word	0x2000f7e0

080184ec <dhcp_fine_tmr>:
 * A DHCP server is expected to respond within a short period of time.
 * This timer checks whether an outstanding DHCP request is timed out.
 */
void
dhcp_fine_tmr(void)
{
 80184ec:	b580      	push	{r7, lr}
 80184ee:	b082      	sub	sp, #8
 80184f0:	af00      	add	r7, sp, #0
  struct netif *netif;
  /* loop through netif's */
  NETIF_FOREACH(netif) {
 80184f2:	4b16      	ldr	r3, [pc, #88]	; (801854c <dhcp_fine_tmr+0x60>)
 80184f4:	681b      	ldr	r3, [r3, #0]
 80184f6:	607b      	str	r3, [r7, #4]
 80184f8:	e020      	b.n	801853c <dhcp_fine_tmr+0x50>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 80184fa:	687b      	ldr	r3, [r7, #4]
 80184fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80184fe:	603b      	str	r3, [r7, #0]
    /* only act on DHCP configured interfaces */
    if (dhcp != NULL) {
 8018500:	683b      	ldr	r3, [r7, #0]
 8018502:	2b00      	cmp	r3, #0
 8018504:	d017      	beq.n	8018536 <dhcp_fine_tmr+0x4a>
      /* timer is active (non zero), and is about to trigger now */
      if (dhcp->request_timeout > 1) {
 8018506:	683b      	ldr	r3, [r7, #0]
 8018508:	891b      	ldrh	r3, [r3, #8]
 801850a:	2b01      	cmp	r3, #1
 801850c:	d906      	bls.n	801851c <dhcp_fine_tmr+0x30>
        dhcp->request_timeout--;
 801850e:	683b      	ldr	r3, [r7, #0]
 8018510:	891b      	ldrh	r3, [r3, #8]
 8018512:	3b01      	subs	r3, #1
 8018514:	b29a      	uxth	r2, r3
 8018516:	683b      	ldr	r3, [r7, #0]
 8018518:	811a      	strh	r2, [r3, #8]
 801851a:	e00c      	b.n	8018536 <dhcp_fine_tmr+0x4a>
      } else if (dhcp->request_timeout == 1) {
 801851c:	683b      	ldr	r3, [r7, #0]
 801851e:	891b      	ldrh	r3, [r3, #8]
 8018520:	2b01      	cmp	r3, #1
 8018522:	d108      	bne.n	8018536 <dhcp_fine_tmr+0x4a>
        dhcp->request_timeout--;
 8018524:	683b      	ldr	r3, [r7, #0]
 8018526:	891b      	ldrh	r3, [r3, #8]
 8018528:	3b01      	subs	r3, #1
 801852a:	b29a      	uxth	r2, r3
 801852c:	683b      	ldr	r3, [r7, #0]
 801852e:	811a      	strh	r2, [r3, #8]
        /* { dhcp->request_timeout == 0 } */
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_fine_tmr(): request timeout\n"));
        /* this client's request timeout triggered */
        dhcp_timeout(netif);
 8018530:	6878      	ldr	r0, [r7, #4]
 8018532:	f000 f80d 	bl	8018550 <dhcp_timeout>
  NETIF_FOREACH(netif) {
 8018536:	687b      	ldr	r3, [r7, #4]
 8018538:	681b      	ldr	r3, [r3, #0]
 801853a:	607b      	str	r3, [r7, #4]
 801853c:	687b      	ldr	r3, [r7, #4]
 801853e:	2b00      	cmp	r3, #0
 8018540:	d1db      	bne.n	80184fa <dhcp_fine_tmr+0xe>
      }
    }
  }
}
 8018542:	bf00      	nop
 8018544:	3708      	adds	r7, #8
 8018546:	46bd      	mov	sp, r7
 8018548:	bd80      	pop	{r7, pc}
 801854a:	bf00      	nop
 801854c:	2000f7e0 	.word	0x2000f7e0

08018550 <dhcp_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_timeout(struct netif *netif)
{
 8018550:	b580      	push	{r7, lr}
 8018552:	b084      	sub	sp, #16
 8018554:	af00      	add	r7, sp, #0
 8018556:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8018558:	687b      	ldr	r3, [r7, #4]
 801855a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801855c:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_timeout()\n"));
  /* back-off period has passed, or server selection timed out */
  if ((dhcp->state == DHCP_STATE_BACKING_OFF) || (dhcp->state == DHCP_STATE_SELECTING)) {
 801855e:	68fb      	ldr	r3, [r7, #12]
 8018560:	795b      	ldrb	r3, [r3, #5]
 8018562:	2b0c      	cmp	r3, #12
 8018564:	d003      	beq.n	801856e <dhcp_timeout+0x1e>
 8018566:	68fb      	ldr	r3, [r7, #12]
 8018568:	795b      	ldrb	r3, [r3, #5]
 801856a:	2b06      	cmp	r3, #6
 801856c:	d103      	bne.n	8018576 <dhcp_timeout+0x26>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_timeout(): restarting discovery\n"));
    dhcp_discover(netif);
 801856e:	6878      	ldr	r0, [r7, #4]
 8018570:	f000 fa68 	bl	8018a44 <dhcp_discover>
      dhcp_reboot(netif);
    } else {
      dhcp_discover(netif);
    }
  }
}
 8018574:	e031      	b.n	80185da <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_REQUESTING) {
 8018576:	68fb      	ldr	r3, [r7, #12]
 8018578:	795b      	ldrb	r3, [r3, #5]
 801857a:	2b01      	cmp	r3, #1
 801857c:	d10e      	bne.n	801859c <dhcp_timeout+0x4c>
    if (dhcp->tries <= 5) {
 801857e:	68fb      	ldr	r3, [r7, #12]
 8018580:	799b      	ldrb	r3, [r3, #6]
 8018582:	2b05      	cmp	r3, #5
 8018584:	d803      	bhi.n	801858e <dhcp_timeout+0x3e>
      dhcp_select(netif);
 8018586:	6878      	ldr	r0, [r7, #4]
 8018588:	f7ff fe60 	bl	801824c <dhcp_select>
}
 801858c:	e025      	b.n	80185da <dhcp_timeout+0x8a>
      dhcp_release_and_stop(netif);
 801858e:	6878      	ldr	r0, [r7, #4]
 8018590:	f000 fdc2 	bl	8019118 <dhcp_release_and_stop>
      dhcp_start(netif);
 8018594:	6878      	ldr	r0, [r7, #4]
 8018596:	f000 f8e7 	bl	8018768 <dhcp_start>
}
 801859a:	e01e      	b.n	80185da <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_CHECKING) {
 801859c:	68fb      	ldr	r3, [r7, #12]
 801859e:	795b      	ldrb	r3, [r3, #5]
 80185a0:	2b08      	cmp	r3, #8
 80185a2:	d10b      	bne.n	80185bc <dhcp_timeout+0x6c>
    if (dhcp->tries <= 1) {
 80185a4:	68fb      	ldr	r3, [r7, #12]
 80185a6:	799b      	ldrb	r3, [r3, #6]
 80185a8:	2b01      	cmp	r3, #1
 80185aa:	d803      	bhi.n	80185b4 <dhcp_timeout+0x64>
      dhcp_check(netif);
 80185ac:	6878      	ldr	r0, [r7, #4]
 80185ae:	f7ff fdf3 	bl	8018198 <dhcp_check>
}
 80185b2:	e012      	b.n	80185da <dhcp_timeout+0x8a>
      dhcp_bind(netif);
 80185b4:	6878      	ldr	r0, [r7, #4]
 80185b6:	f000 fae7 	bl	8018b88 <dhcp_bind>
}
 80185ba:	e00e      	b.n	80185da <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_REBOOTING) {
 80185bc:	68fb      	ldr	r3, [r7, #12]
 80185be:	795b      	ldrb	r3, [r3, #5]
 80185c0:	2b03      	cmp	r3, #3
 80185c2:	d10a      	bne.n	80185da <dhcp_timeout+0x8a>
    if (dhcp->tries < REBOOT_TRIES) {
 80185c4:	68fb      	ldr	r3, [r7, #12]
 80185c6:	799b      	ldrb	r3, [r3, #6]
 80185c8:	2b01      	cmp	r3, #1
 80185ca:	d803      	bhi.n	80185d4 <dhcp_timeout+0x84>
      dhcp_reboot(netif);
 80185cc:	6878      	ldr	r0, [r7, #4]
 80185ce:	f000 fced 	bl	8018fac <dhcp_reboot>
}
 80185d2:	e002      	b.n	80185da <dhcp_timeout+0x8a>
      dhcp_discover(netif);
 80185d4:	6878      	ldr	r0, [r7, #4]
 80185d6:	f000 fa35 	bl	8018a44 <dhcp_discover>
}
 80185da:	bf00      	nop
 80185dc:	3710      	adds	r7, #16
 80185de:	46bd      	mov	sp, r7
 80185e0:	bd80      	pop	{r7, pc}

080185e2 <dhcp_t1_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_t1_timeout(struct netif *netif)
{
 80185e2:	b580      	push	{r7, lr}
 80185e4:	b084      	sub	sp, #16
 80185e6:	af00      	add	r7, sp, #0
 80185e8:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80185ea:	687b      	ldr	r3, [r7, #4]
 80185ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80185ee:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_t1_timeout()\n"));
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 80185f0:	68fb      	ldr	r3, [r7, #12]
 80185f2:	795b      	ldrb	r3, [r3, #5]
 80185f4:	2b01      	cmp	r3, #1
 80185f6:	d007      	beq.n	8018608 <dhcp_t1_timeout+0x26>
 80185f8:	68fb      	ldr	r3, [r7, #12]
 80185fa:	795b      	ldrb	r3, [r3, #5]
 80185fc:	2b0a      	cmp	r3, #10
 80185fe:	d003      	beq.n	8018608 <dhcp_t1_timeout+0x26>
      (dhcp->state == DHCP_STATE_RENEWING)) {
 8018600:	68fb      	ldr	r3, [r7, #12]
 8018602:	795b      	ldrb	r3, [r3, #5]
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8018604:	2b05      	cmp	r3, #5
 8018606:	d117      	bne.n	8018638 <dhcp_t1_timeout+0x56>
     * eventually time-out if renew tries fail. */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                ("dhcp_t1_timeout(): must renew\n"));
    /* This slightly different to RFC2131: DHCPREQUEST will be sent from state
       DHCP_STATE_RENEWING, not DHCP_STATE_BOUND */
    dhcp_renew(netif);
 8018608:	6878      	ldr	r0, [r7, #4]
 801860a:	f000 fb97 	bl	8018d3c <dhcp_renew>
    /* Calculate next timeout */
    if (((dhcp->t2_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 801860e:	68fb      	ldr	r3, [r7, #12]
 8018610:	899b      	ldrh	r3, [r3, #12]
 8018612:	461a      	mov	r2, r3
 8018614:	68fb      	ldr	r3, [r7, #12]
 8018616:	8a5b      	ldrh	r3, [r3, #18]
 8018618:	1ad3      	subs	r3, r2, r3
 801861a:	2b01      	cmp	r3, #1
 801861c:	dd0c      	ble.n	8018638 <dhcp_t1_timeout+0x56>
      dhcp->t1_renew_time = (u16_t)((dhcp->t2_timeout - dhcp->lease_used) / 2);
 801861e:	68fb      	ldr	r3, [r7, #12]
 8018620:	899b      	ldrh	r3, [r3, #12]
 8018622:	461a      	mov	r2, r3
 8018624:	68fb      	ldr	r3, [r7, #12]
 8018626:	8a5b      	ldrh	r3, [r3, #18]
 8018628:	1ad3      	subs	r3, r2, r3
 801862a:	2b00      	cmp	r3, #0
 801862c:	da00      	bge.n	8018630 <dhcp_t1_timeout+0x4e>
 801862e:	3301      	adds	r3, #1
 8018630:	105b      	asrs	r3, r3, #1
 8018632:	b29a      	uxth	r2, r3
 8018634:	68fb      	ldr	r3, [r7, #12]
 8018636:	81da      	strh	r2, [r3, #14]
    }
  }
}
 8018638:	bf00      	nop
 801863a:	3710      	adds	r7, #16
 801863c:	46bd      	mov	sp, r7
 801863e:	bd80      	pop	{r7, pc}

08018640 <dhcp_t2_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_t2_timeout(struct netif *netif)
{
 8018640:	b580      	push	{r7, lr}
 8018642:	b084      	sub	sp, #16
 8018644:	af00      	add	r7, sp, #0
 8018646:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8018648:	687b      	ldr	r3, [r7, #4]
 801864a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801864c:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_t2_timeout()\n"));
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 801864e:	68fb      	ldr	r3, [r7, #12]
 8018650:	795b      	ldrb	r3, [r3, #5]
 8018652:	2b01      	cmp	r3, #1
 8018654:	d00b      	beq.n	801866e <dhcp_t2_timeout+0x2e>
 8018656:	68fb      	ldr	r3, [r7, #12]
 8018658:	795b      	ldrb	r3, [r3, #5]
 801865a:	2b0a      	cmp	r3, #10
 801865c:	d007      	beq.n	801866e <dhcp_t2_timeout+0x2e>
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 801865e:	68fb      	ldr	r3, [r7, #12]
 8018660:	795b      	ldrb	r3, [r3, #5]
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8018662:	2b05      	cmp	r3, #5
 8018664:	d003      	beq.n	801866e <dhcp_t2_timeout+0x2e>
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 8018666:	68fb      	ldr	r3, [r7, #12]
 8018668:	795b      	ldrb	r3, [r3, #5]
 801866a:	2b04      	cmp	r3, #4
 801866c:	d117      	bne.n	801869e <dhcp_t2_timeout+0x5e>
    /* just retry to rebind */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                ("dhcp_t2_timeout(): must rebind\n"));
    /* This slightly different to RFC2131: DHCPREQUEST will be sent from state
       DHCP_STATE_REBINDING, not DHCP_STATE_BOUND */
    dhcp_rebind(netif);
 801866e:	6878      	ldr	r0, [r7, #4]
 8018670:	f000 fc00 	bl	8018e74 <dhcp_rebind>
    /* Calculate next timeout */
    if (((dhcp->t0_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 8018674:	68fb      	ldr	r3, [r7, #12]
 8018676:	8a9b      	ldrh	r3, [r3, #20]
 8018678:	461a      	mov	r2, r3
 801867a:	68fb      	ldr	r3, [r7, #12]
 801867c:	8a5b      	ldrh	r3, [r3, #18]
 801867e:	1ad3      	subs	r3, r2, r3
 8018680:	2b01      	cmp	r3, #1
 8018682:	dd0c      	ble.n	801869e <dhcp_t2_timeout+0x5e>
      dhcp->t2_rebind_time = (u16_t)((dhcp->t0_timeout - dhcp->lease_used) / 2);
 8018684:	68fb      	ldr	r3, [r7, #12]
 8018686:	8a9b      	ldrh	r3, [r3, #20]
 8018688:	461a      	mov	r2, r3
 801868a:	68fb      	ldr	r3, [r7, #12]
 801868c:	8a5b      	ldrh	r3, [r3, #18]
 801868e:	1ad3      	subs	r3, r2, r3
 8018690:	2b00      	cmp	r3, #0
 8018692:	da00      	bge.n	8018696 <dhcp_t2_timeout+0x56>
 8018694:	3301      	adds	r3, #1
 8018696:	105b      	asrs	r3, r3, #1
 8018698:	b29a      	uxth	r2, r3
 801869a:	68fb      	ldr	r3, [r7, #12]
 801869c:	821a      	strh	r2, [r3, #16]
    }
  }
}
 801869e:	bf00      	nop
 80186a0:	3710      	adds	r7, #16
 80186a2:	46bd      	mov	sp, r7
 80186a4:	bd80      	pop	{r7, pc}
	...

080186a8 <dhcp_handle_ack>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_ack(struct netif *netif, struct dhcp_msg *msg_in)
{
 80186a8:	b580      	push	{r7, lr}
 80186aa:	b084      	sub	sp, #16
 80186ac:	af00      	add	r7, sp, #0
 80186ae:	6078      	str	r0, [r7, #4]
 80186b0:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80186b2:	687b      	ldr	r3, [r7, #4]
 80186b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80186b6:	60fb      	str	r3, [r7, #12]
#if LWIP_DHCP_GET_NTP_SRV
  ip4_addr_t ntp_server_addrs[LWIP_DHCP_MAX_NTP_SERVERS];
#endif

  /* clear options we might not get from the ACK */
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 80186b8:	68fb      	ldr	r3, [r7, #12]
 80186ba:	2200      	movs	r2, #0
 80186bc:	621a      	str	r2, [r3, #32]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 80186be:	68fb      	ldr	r3, [r7, #12]
 80186c0:	2200      	movs	r2, #0
 80186c2:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_DHCP_BOOTP_FILE
  ip4_addr_set_zero(&dhcp->offered_si_addr);
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* lease time given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 80186c4:	4b26      	ldr	r3, [pc, #152]	; (8018760 <dhcp_handle_ack+0xb8>)
 80186c6:	78db      	ldrb	r3, [r3, #3]
 80186c8:	2b00      	cmp	r3, #0
 80186ca:	d003      	beq.n	80186d4 <dhcp_handle_ack+0x2c>
    /* remember offered lease time */
    dhcp->offered_t0_lease = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_LEASE_TIME);
 80186cc:	4b25      	ldr	r3, [pc, #148]	; (8018764 <dhcp_handle_ack+0xbc>)
 80186ce:	68da      	ldr	r2, [r3, #12]
 80186d0:	68fb      	ldr	r3, [r7, #12]
 80186d2:	629a      	str	r2, [r3, #40]	; 0x28
  }
  /* renewal period given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T1)) {
 80186d4:	4b22      	ldr	r3, [pc, #136]	; (8018760 <dhcp_handle_ack+0xb8>)
 80186d6:	791b      	ldrb	r3, [r3, #4]
 80186d8:	2b00      	cmp	r3, #0
 80186da:	d004      	beq.n	80186e6 <dhcp_handle_ack+0x3e>
    /* remember given renewal period */
    dhcp->offered_t1_renew = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T1);
 80186dc:	4b21      	ldr	r3, [pc, #132]	; (8018764 <dhcp_handle_ack+0xbc>)
 80186de:	691a      	ldr	r2, [r3, #16]
 80186e0:	68fb      	ldr	r3, [r7, #12]
 80186e2:	62da      	str	r2, [r3, #44]	; 0x2c
 80186e4:	e004      	b.n	80186f0 <dhcp_handle_ack+0x48>
  } else {
    /* calculate safe periods for renewal */
    dhcp->offered_t1_renew = dhcp->offered_t0_lease / 2;
 80186e6:	68fb      	ldr	r3, [r7, #12]
 80186e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80186ea:	085a      	lsrs	r2, r3, #1
 80186ec:	68fb      	ldr	r3, [r7, #12]
 80186ee:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* renewal period given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T2)) {
 80186f0:	4b1b      	ldr	r3, [pc, #108]	; (8018760 <dhcp_handle_ack+0xb8>)
 80186f2:	795b      	ldrb	r3, [r3, #5]
 80186f4:	2b00      	cmp	r3, #0
 80186f6:	d004      	beq.n	8018702 <dhcp_handle_ack+0x5a>
    /* remember given rebind period */
    dhcp->offered_t2_rebind = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T2);
 80186f8:	4b1a      	ldr	r3, [pc, #104]	; (8018764 <dhcp_handle_ack+0xbc>)
 80186fa:	695a      	ldr	r2, [r3, #20]
 80186fc:	68fb      	ldr	r3, [r7, #12]
 80186fe:	631a      	str	r2, [r3, #48]	; 0x30
 8018700:	e007      	b.n	8018712 <dhcp_handle_ack+0x6a>
  } else {
    /* calculate safe periods for rebinding (offered_t0_lease * 0.875 -> 87.5%)*/
    dhcp->offered_t2_rebind = (dhcp->offered_t0_lease * 7U) / 8U;
 8018702:	68fb      	ldr	r3, [r7, #12]
 8018704:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8018706:	4613      	mov	r3, r2
 8018708:	00db      	lsls	r3, r3, #3
 801870a:	1a9b      	subs	r3, r3, r2
 801870c:	08da      	lsrs	r2, r3, #3
 801870e:	68fb      	ldr	r3, [r7, #12]
 8018710:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* (y)our internet address */
  ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 8018712:	683b      	ldr	r3, [r7, #0]
 8018714:	691a      	ldr	r2, [r3, #16]
 8018716:	68fb      	ldr	r3, [r7, #12]
 8018718:	61da      	str	r2, [r3, #28]
     boot file name copied in dhcp_parse_reply if not overloaded */
  ip4_addr_copy(dhcp->offered_si_addr, msg_in->siaddr);
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* subnet mask given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 801871a:	4b11      	ldr	r3, [pc, #68]	; (8018760 <dhcp_handle_ack+0xb8>)
 801871c:	799b      	ldrb	r3, [r3, #6]
 801871e:	2b00      	cmp	r3, #0
 8018720:	d00b      	beq.n	801873a <dhcp_handle_ack+0x92>
    /* remember given subnet mask */
    ip4_addr_set_u32(&dhcp->offered_sn_mask, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)));
 8018722:	4b10      	ldr	r3, [pc, #64]	; (8018764 <dhcp_handle_ack+0xbc>)
 8018724:	699b      	ldr	r3, [r3, #24]
 8018726:	4618      	mov	r0, r3
 8018728:	f7f7 fec7 	bl	80104ba <lwip_htonl>
 801872c:	4602      	mov	r2, r0
 801872e:	68fb      	ldr	r3, [r7, #12]
 8018730:	621a      	str	r2, [r3, #32]
    dhcp->subnet_mask_given = 1;
 8018732:	68fb      	ldr	r3, [r7, #12]
 8018734:	2201      	movs	r2, #1
 8018736:	71da      	strb	r2, [r3, #7]
 8018738:	e002      	b.n	8018740 <dhcp_handle_ack+0x98>
  } else {
    dhcp->subnet_mask_given = 0;
 801873a:	68fb      	ldr	r3, [r7, #12]
 801873c:	2200      	movs	r2, #0
 801873e:	71da      	strb	r2, [r3, #7]
  }

  /* gateway router */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_ROUTER)) {
 8018740:	4b07      	ldr	r3, [pc, #28]	; (8018760 <dhcp_handle_ack+0xb8>)
 8018742:	79db      	ldrb	r3, [r3, #7]
 8018744:	2b00      	cmp	r3, #0
 8018746:	d007      	beq.n	8018758 <dhcp_handle_ack+0xb0>
    ip4_addr_set_u32(&dhcp->offered_gw_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_ROUTER)));
 8018748:	4b06      	ldr	r3, [pc, #24]	; (8018764 <dhcp_handle_ack+0xbc>)
 801874a:	69db      	ldr	r3, [r3, #28]
 801874c:	4618      	mov	r0, r3
 801874e:	f7f7 feb4 	bl	80104ba <lwip_htonl>
 8018752:	4602      	mov	r2, r0
 8018754:	68fb      	ldr	r3, [r7, #12]
 8018756:	625a      	str	r2, [r3, #36]	; 0x24
    ip_addr_t dns_addr;
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
    dns_setserver(n, &dns_addr);
  }
#endif /* LWIP_DHCP_PROVIDE_DNS_SERVERS */
}
 8018758:	bf00      	nop
 801875a:	3710      	adds	r7, #16
 801875c:	46bd      	mov	sp, r7
 801875e:	bd80      	pop	{r7, pc}
 8018760:	2000f80c 	.word	0x2000f80c
 8018764:	2000f814 	.word	0x2000f814

08018768 <dhcp_start>:
 * - ERR_OK - No error
 * - ERR_MEM - Out of memory
 */
err_t
dhcp_start(struct netif *netif)
{
 8018768:	b580      	push	{r7, lr}
 801876a:	b084      	sub	sp, #16
 801876c:	af00      	add	r7, sp, #0
 801876e:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp;
  err_t result;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ERROR("netif != NULL", (netif != NULL), return ERR_ARG;);
 8018770:	687b      	ldr	r3, [r7, #4]
 8018772:	2b00      	cmp	r3, #0
 8018774:	d109      	bne.n	801878a <dhcp_start+0x22>
 8018776:	4b37      	ldr	r3, [pc, #220]	; (8018854 <dhcp_start+0xec>)
 8018778:	f240 22e7 	movw	r2, #743	; 0x2e7
 801877c:	4936      	ldr	r1, [pc, #216]	; (8018858 <dhcp_start+0xf0>)
 801877e:	4837      	ldr	r0, [pc, #220]	; (801885c <dhcp_start+0xf4>)
 8018780:	f003 ff6a 	bl	801c658 <iprintf>
 8018784:	f06f 030f 	mvn.w	r3, #15
 8018788:	e060      	b.n	801884c <dhcp_start+0xe4>
  LWIP_ERROR("netif is not up, old style port?", netif_is_up(netif), return ERR_ARG;);
 801878a:	687b      	ldr	r3, [r7, #4]
 801878c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8018790:	f003 0301 	and.w	r3, r3, #1
 8018794:	2b00      	cmp	r3, #0
 8018796:	d109      	bne.n	80187ac <dhcp_start+0x44>
 8018798:	4b2e      	ldr	r3, [pc, #184]	; (8018854 <dhcp_start+0xec>)
 801879a:	f44f 723a 	mov.w	r2, #744	; 0x2e8
 801879e:	4930      	ldr	r1, [pc, #192]	; (8018860 <dhcp_start+0xf8>)
 80187a0:	482e      	ldr	r0, [pc, #184]	; (801885c <dhcp_start+0xf4>)
 80187a2:	f003 ff59 	bl	801c658 <iprintf>
 80187a6:	f06f 030f 	mvn.w	r3, #15
 80187aa:	e04f      	b.n	801884c <dhcp_start+0xe4>
  dhcp = netif_dhcp_data(netif);
 80187ac:	687b      	ldr	r3, [r7, #4]
 80187ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80187b0:	60fb      	str	r3, [r7, #12]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_start(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));

  /* check MTU of the netif */
  if (netif->mtu < DHCP_MAX_MSG_LEN_MIN_REQUIRED) {
 80187b2:	687b      	ldr	r3, [r7, #4]
 80187b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80187b6:	f5b3 7f10 	cmp.w	r3, #576	; 0x240
 80187ba:	d202      	bcs.n	80187c2 <dhcp_start+0x5a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): Cannot use this netif with DHCP: MTU is too small\n"));
    return ERR_MEM;
 80187bc:	f04f 33ff 	mov.w	r3, #4294967295
 80187c0:	e044      	b.n	801884c <dhcp_start+0xe4>
  }

  /* no DHCP client attached yet? */
  if (dhcp == NULL) {
 80187c2:	68fb      	ldr	r3, [r7, #12]
 80187c4:	2b00      	cmp	r3, #0
 80187c6:	d10d      	bne.n	80187e4 <dhcp_start+0x7c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): mallocing new DHCP client\n"));
    dhcp = (struct dhcp *)mem_malloc(sizeof(struct dhcp));
 80187c8:	2034      	movs	r0, #52	; 0x34
 80187ca:	f7f8 f995 	bl	8010af8 <mem_malloc>
 80187ce:	60f8      	str	r0, [r7, #12]
    if (dhcp == NULL) {
 80187d0:	68fb      	ldr	r3, [r7, #12]
 80187d2:	2b00      	cmp	r3, #0
 80187d4:	d102      	bne.n	80187dc <dhcp_start+0x74>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): could not allocate dhcp\n"));
      return ERR_MEM;
 80187d6:	f04f 33ff 	mov.w	r3, #4294967295
 80187da:	e037      	b.n	801884c <dhcp_start+0xe4>
    }

    /* store this dhcp client in the netif */
    netif_set_client_data(netif, LWIP_NETIF_CLIENT_DATA_INDEX_DHCP, dhcp);
 80187dc:	687b      	ldr	r3, [r7, #4]
 80187de:	68fa      	ldr	r2, [r7, #12]
 80187e0:	625a      	str	r2, [r3, #36]	; 0x24
 80187e2:	e005      	b.n	80187f0 <dhcp_start+0x88>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): allocated dhcp"));
    /* already has DHCP client attached */
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_start(): restarting DHCP configuration\n"));

    if (dhcp->pcb_allocated != 0) {
 80187e4:	68fb      	ldr	r3, [r7, #12]
 80187e6:	791b      	ldrb	r3, [r3, #4]
 80187e8:	2b00      	cmp	r3, #0
 80187ea:	d001      	beq.n	80187f0 <dhcp_start+0x88>
      dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 80187ec:	f7ff fc90 	bl	8018110 <dhcp_dec_pcb_refcount>
    }
    /* dhcp is cleared below, no need to reset flag*/
  }

  /* clear data structure */
  memset(dhcp, 0, sizeof(struct dhcp));
 80187f0:	2234      	movs	r2, #52	; 0x34
 80187f2:	2100      	movs	r1, #0
 80187f4:	68f8      	ldr	r0, [r7, #12]
 80187f6:	f003 ff26 	bl	801c646 <memset>
  /* dhcp_set_state(&dhcp, DHCP_STATE_OFF); */

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): starting DHCP configuration\n"));

  if (dhcp_inc_pcb_refcount() != ERR_OK) { /* ensure DHCP PCB is allocated */
 80187fa:	f7ff fc37 	bl	801806c <dhcp_inc_pcb_refcount>
 80187fe:	4603      	mov	r3, r0
 8018800:	2b00      	cmp	r3, #0
 8018802:	d002      	beq.n	801880a <dhcp_start+0xa2>
    return ERR_MEM;
 8018804:	f04f 33ff 	mov.w	r3, #4294967295
 8018808:	e020      	b.n	801884c <dhcp_start+0xe4>
  }
  dhcp->pcb_allocated = 1;
 801880a:	68fb      	ldr	r3, [r7, #12]
 801880c:	2201      	movs	r2, #1
 801880e:	711a      	strb	r2, [r3, #4]

  if (!netif_is_link_up(netif)) {
 8018810:	687b      	ldr	r3, [r7, #4]
 8018812:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8018816:	f003 0304 	and.w	r3, r3, #4
 801881a:	2b00      	cmp	r3, #0
 801881c:	d105      	bne.n	801882a <dhcp_start+0xc2>
    /* set state INIT and wait for dhcp_network_changed() to call dhcp_discover() */
    dhcp_set_state(dhcp, DHCP_STATE_INIT);
 801881e:	2102      	movs	r1, #2
 8018820:	68f8      	ldr	r0, [r7, #12]
 8018822:	f000 fd13 	bl	801924c <dhcp_set_state>
    return ERR_OK;
 8018826:	2300      	movs	r3, #0
 8018828:	e010      	b.n	801884c <dhcp_start+0xe4>
  }

  /* (re)start the DHCP negotiation */
  result = dhcp_discover(netif);
 801882a:	6878      	ldr	r0, [r7, #4]
 801882c:	f000 f90a 	bl	8018a44 <dhcp_discover>
 8018830:	4603      	mov	r3, r0
 8018832:	72fb      	strb	r3, [r7, #11]
  if (result != ERR_OK) {
 8018834:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8018838:	2b00      	cmp	r3, #0
 801883a:	d005      	beq.n	8018848 <dhcp_start+0xe0>
    /* free resources allocated above */
    dhcp_release_and_stop(netif);
 801883c:	6878      	ldr	r0, [r7, #4]
 801883e:	f000 fc6b 	bl	8019118 <dhcp_release_and_stop>
    return ERR_MEM;
 8018842:	f04f 33ff 	mov.w	r3, #4294967295
 8018846:	e001      	b.n	801884c <dhcp_start+0xe4>
  }
  return result;
 8018848:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 801884c:	4618      	mov	r0, r3
 801884e:	3710      	adds	r7, #16
 8018850:	46bd      	mov	sp, r7
 8018852:	bd80      	pop	{r7, pc}
 8018854:	0801fd38 	.word	0x0801fd38
 8018858:	0801fe1c 	.word	0x0801fe1c
 801885c:	0801fd98 	.word	0x0801fd98
 8018860:	0801fe60 	.word	0x0801fe60

08018864 <dhcp_network_changed>:
 * This enters the REBOOTING state to verify that the currently bound
 * address is still valid.
 */
void
dhcp_network_changed(struct netif *netif)
{
 8018864:	b580      	push	{r7, lr}
 8018866:	b084      	sub	sp, #16
 8018868:	af00      	add	r7, sp, #0
 801886a:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801886c:	687b      	ldr	r3, [r7, #4]
 801886e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018870:	60fb      	str	r3, [r7, #12]

  if (!dhcp) {
 8018872:	68fb      	ldr	r3, [r7, #12]
 8018874:	2b00      	cmp	r3, #0
 8018876:	d037      	beq.n	80188e8 <dhcp_network_changed+0x84>
    return;
  }
  switch (dhcp->state) {
 8018878:	68fb      	ldr	r3, [r7, #12]
 801887a:	795b      	ldrb	r3, [r3, #5]
 801887c:	2b0a      	cmp	r3, #10
 801887e:	d820      	bhi.n	80188c2 <dhcp_network_changed+0x5e>
 8018880:	a201      	add	r2, pc, #4	; (adr r2, 8018888 <dhcp_network_changed+0x24>)
 8018882:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018886:	bf00      	nop
 8018888:	080188ed 	.word	0x080188ed
 801888c:	080188c3 	.word	0x080188c3
 8018890:	080188c3 	.word	0x080188c3
 8018894:	080188b5 	.word	0x080188b5
 8018898:	080188b5 	.word	0x080188b5
 801889c:	080188b5 	.word	0x080188b5
 80188a0:	080188c3 	.word	0x080188c3
 80188a4:	080188c3 	.word	0x080188c3
 80188a8:	080188c3 	.word	0x080188c3
 80188ac:	080188c3 	.word	0x080188c3
 80188b0:	080188b5 	.word	0x080188b5
    case DHCP_STATE_REBINDING:
    case DHCP_STATE_RENEWING:
    case DHCP_STATE_BOUND:
    case DHCP_STATE_REBOOTING:
      dhcp->tries = 0;
 80188b4:	68fb      	ldr	r3, [r7, #12]
 80188b6:	2200      	movs	r2, #0
 80188b8:	719a      	strb	r2, [r3, #6]
      dhcp_reboot(netif);
 80188ba:	6878      	ldr	r0, [r7, #4]
 80188bc:	f000 fb76 	bl	8018fac <dhcp_reboot>
      break;
 80188c0:	e015      	b.n	80188ee <dhcp_network_changed+0x8a>
    case DHCP_STATE_OFF:
      /* stay off */
      break;
    default:
      LWIP_ASSERT("invalid dhcp->state", dhcp->state <= DHCP_STATE_BACKING_OFF);
 80188c2:	68fb      	ldr	r3, [r7, #12]
 80188c4:	795b      	ldrb	r3, [r3, #5]
 80188c6:	2b0c      	cmp	r3, #12
 80188c8:	d906      	bls.n	80188d8 <dhcp_network_changed+0x74>
 80188ca:	4b0a      	ldr	r3, [pc, #40]	; (80188f4 <dhcp_network_changed+0x90>)
 80188cc:	f240 326d 	movw	r2, #877	; 0x36d
 80188d0:	4909      	ldr	r1, [pc, #36]	; (80188f8 <dhcp_network_changed+0x94>)
 80188d2:	480a      	ldr	r0, [pc, #40]	; (80188fc <dhcp_network_changed+0x98>)
 80188d4:	f003 fec0 	bl	801c658 <iprintf>
        autoip_stop(netif);
        dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_OFF;
      }
#endif /* LWIP_DHCP_AUTOIP_COOP */
      /* ensure we start with short timeouts, even if already discovering */
      dhcp->tries = 0;
 80188d8:	68fb      	ldr	r3, [r7, #12]
 80188da:	2200      	movs	r2, #0
 80188dc:	719a      	strb	r2, [r3, #6]
      dhcp_discover(netif);
 80188de:	6878      	ldr	r0, [r7, #4]
 80188e0:	f000 f8b0 	bl	8018a44 <dhcp_discover>
      break;
 80188e4:	bf00      	nop
 80188e6:	e002      	b.n	80188ee <dhcp_network_changed+0x8a>
    return;
 80188e8:	bf00      	nop
 80188ea:	e000      	b.n	80188ee <dhcp_network_changed+0x8a>
      break;
 80188ec:	bf00      	nop
  }
}
 80188ee:	3710      	adds	r7, #16
 80188f0:	46bd      	mov	sp, r7
 80188f2:	bd80      	pop	{r7, pc}
 80188f4:	0801fd38 	.word	0x0801fd38
 80188f8:	0801fe84 	.word	0x0801fe84
 80188fc:	0801fd98 	.word	0x0801fd98

08018900 <dhcp_arp_reply>:
 * @param netif the network interface on which the reply was received
 * @param addr The IP address we received a reply from
 */
void
dhcp_arp_reply(struct netif *netif, const ip4_addr_t *addr)
{
 8018900:	b580      	push	{r7, lr}
 8018902:	b084      	sub	sp, #16
 8018904:	af00      	add	r7, sp, #0
 8018906:	6078      	str	r0, [r7, #4]
 8018908:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801890a:	687b      	ldr	r3, [r7, #4]
 801890c:	2b00      	cmp	r3, #0
 801890e:	d107      	bne.n	8018920 <dhcp_arp_reply+0x20>
 8018910:	4b0e      	ldr	r3, [pc, #56]	; (801894c <dhcp_arp_reply+0x4c>)
 8018912:	f240 328b 	movw	r2, #907	; 0x38b
 8018916:	490e      	ldr	r1, [pc, #56]	; (8018950 <dhcp_arp_reply+0x50>)
 8018918:	480e      	ldr	r0, [pc, #56]	; (8018954 <dhcp_arp_reply+0x54>)
 801891a:	f003 fe9d 	bl	801c658 <iprintf>
 801891e:	e012      	b.n	8018946 <dhcp_arp_reply+0x46>
  dhcp = netif_dhcp_data(netif);
 8018920:	687b      	ldr	r3, [r7, #4]
 8018922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018924:	60fb      	str	r3, [r7, #12]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_arp_reply()\n"));
  /* is a DHCP client doing an ARP check? */
  if ((dhcp != NULL) && (dhcp->state == DHCP_STATE_CHECKING)) {
 8018926:	68fb      	ldr	r3, [r7, #12]
 8018928:	2b00      	cmp	r3, #0
 801892a:	d00c      	beq.n	8018946 <dhcp_arp_reply+0x46>
 801892c:	68fb      	ldr	r3, [r7, #12]
 801892e:	795b      	ldrb	r3, [r3, #5]
 8018930:	2b08      	cmp	r3, #8
 8018932:	d108      	bne.n	8018946 <dhcp_arp_reply+0x46>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_arp_reply(): CHECKING, arp reply for 0x%08"X32_F"\n",
                ip4_addr_get_u32(addr)));
    /* did a host respond with the address we
       were offered by the DHCP server? */
    if (ip4_addr_cmp(addr, &dhcp->offered_ip_addr)) {
 8018934:	683b      	ldr	r3, [r7, #0]
 8018936:	681a      	ldr	r2, [r3, #0]
 8018938:	68fb      	ldr	r3, [r7, #12]
 801893a:	69db      	ldr	r3, [r3, #28]
 801893c:	429a      	cmp	r2, r3
 801893e:	d102      	bne.n	8018946 <dhcp_arp_reply+0x46>
      /* we will not accept the offered address */
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE | LWIP_DBG_LEVEL_WARNING,
                  ("dhcp_arp_reply(): arp reply matched with offered address, declining\n"));
      dhcp_decline(netif);
 8018940:	6878      	ldr	r0, [r7, #4]
 8018942:	f000 f809 	bl	8018958 <dhcp_decline>
    }
  }
}
 8018946:	3710      	adds	r7, #16
 8018948:	46bd      	mov	sp, r7
 801894a:	bd80      	pop	{r7, pc}
 801894c:	0801fd38 	.word	0x0801fd38
 8018950:	0801fe1c 	.word	0x0801fe1c
 8018954:	0801fd98 	.word	0x0801fd98

08018958 <dhcp_decline>:
 *
 * @param netif the netif under DHCP control
 */
static err_t
dhcp_decline(struct netif *netif)
{
 8018958:	b5b0      	push	{r4, r5, r7, lr}
 801895a:	b08a      	sub	sp, #40	; 0x28
 801895c:	af02      	add	r7, sp, #8
 801895e:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8018960:	687b      	ldr	r3, [r7, #4]
 8018962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018964:	61bb      	str	r3, [r7, #24]
  u16_t msecs;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_decline()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_BACKING_OFF);
 8018966:	210c      	movs	r1, #12
 8018968:	69b8      	ldr	r0, [r7, #24]
 801896a:	f000 fc6f 	bl	801924c <dhcp_set_state>
  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 801896e:	f107 030c 	add.w	r3, r7, #12
 8018972:	2204      	movs	r2, #4
 8018974:	69b9      	ldr	r1, [r7, #24]
 8018976:	6878      	ldr	r0, [r7, #4]
 8018978:	f001 f8f2 	bl	8019b60 <dhcp_create_msg>
 801897c:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 801897e:	697b      	ldr	r3, [r7, #20]
 8018980:	2b00      	cmp	r3, #0
 8018982:	d035      	beq.n	80189f0 <dhcp_decline+0x98>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8018984:	697b      	ldr	r3, [r7, #20]
 8018986:	685b      	ldr	r3, [r3, #4]
 8018988:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801898a:	89b8      	ldrh	r0, [r7, #12]
 801898c:	693b      	ldr	r3, [r7, #16]
 801898e:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8018992:	2304      	movs	r3, #4
 8018994:	2232      	movs	r2, #50	; 0x32
 8018996:	f000 fc73 	bl	8019280 <dhcp_option>
 801899a:	4603      	mov	r3, r0
 801899c:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801899e:	89bc      	ldrh	r4, [r7, #12]
 80189a0:	693b      	ldr	r3, [r7, #16]
 80189a2:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 80189a6:	69bb      	ldr	r3, [r7, #24]
 80189a8:	69db      	ldr	r3, [r3, #28]
 80189aa:	4618      	mov	r0, r3
 80189ac:	f7f7 fd85 	bl	80104ba <lwip_htonl>
 80189b0:	4603      	mov	r3, r0
 80189b2:	461a      	mov	r2, r3
 80189b4:	4629      	mov	r1, r5
 80189b6:	4620      	mov	r0, r4
 80189b8:	f000 fcee 	bl	8019398 <dhcp_option_long>
 80189bc:	4603      	mov	r3, r0
 80189be:	81bb      	strh	r3, [r7, #12]

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_BACKING_OFF, msg_out, DHCP_DECLINE, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 80189c0:	89b8      	ldrh	r0, [r7, #12]
 80189c2:	693b      	ldr	r3, [r7, #16]
 80189c4:	33f0      	adds	r3, #240	; 0xf0
 80189c6:	697a      	ldr	r2, [r7, #20]
 80189c8:	4619      	mov	r1, r3
 80189ca:	f001 f99f 	bl	8019d0c <dhcp_option_trailer>

    /* per section 4.4.4, broadcast DECLINE messages */
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 80189ce:	4b19      	ldr	r3, [pc, #100]	; (8018a34 <dhcp_decline+0xdc>)
 80189d0:	6818      	ldr	r0, [r3, #0]
 80189d2:	4b19      	ldr	r3, [pc, #100]	; (8018a38 <dhcp_decline+0xe0>)
 80189d4:	9301      	str	r3, [sp, #4]
 80189d6:	687b      	ldr	r3, [r7, #4]
 80189d8:	9300      	str	r3, [sp, #0]
 80189da:	2343      	movs	r3, #67	; 0x43
 80189dc:	4a17      	ldr	r2, [pc, #92]	; (8018a3c <dhcp_decline+0xe4>)
 80189de:	6979      	ldr	r1, [r7, #20]
 80189e0:	f7ff f8be 	bl	8017b60 <udp_sendto_if_src>
 80189e4:	4603      	mov	r3, r0
 80189e6:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 80189e8:	6978      	ldr	r0, [r7, #20]
 80189ea:	f7f9 f905 	bl	8011bf8 <pbuf_free>
 80189ee:	e001      	b.n	80189f4 <dhcp_decline+0x9c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_decline: BACKING OFF\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_decline: could not allocate DHCP request\n"));
    result = ERR_MEM;
 80189f0:	23ff      	movs	r3, #255	; 0xff
 80189f2:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 80189f4:	69bb      	ldr	r3, [r7, #24]
 80189f6:	799b      	ldrb	r3, [r3, #6]
 80189f8:	2bff      	cmp	r3, #255	; 0xff
 80189fa:	d005      	beq.n	8018a08 <dhcp_decline+0xb0>
    dhcp->tries++;
 80189fc:	69bb      	ldr	r3, [r7, #24]
 80189fe:	799b      	ldrb	r3, [r3, #6]
 8018a00:	3301      	adds	r3, #1
 8018a02:	b2da      	uxtb	r2, r3
 8018a04:	69bb      	ldr	r3, [r7, #24]
 8018a06:	719a      	strb	r2, [r3, #6]
  }
  msecs = 10 * 1000;
 8018a08:	f242 7310 	movw	r3, #10000	; 0x2710
 8018a0c:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8018a0e:	89fb      	ldrh	r3, [r7, #14]
 8018a10:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8018a14:	4a0a      	ldr	r2, [pc, #40]	; (8018a40 <dhcp_decline+0xe8>)
 8018a16:	fb82 1203 	smull	r1, r2, r2, r3
 8018a1a:	1152      	asrs	r2, r2, #5
 8018a1c:	17db      	asrs	r3, r3, #31
 8018a1e:	1ad3      	subs	r3, r2, r3
 8018a20:	b29a      	uxth	r2, r3
 8018a22:	69bb      	ldr	r3, [r7, #24]
 8018a24:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_decline(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 8018a26:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8018a2a:	4618      	mov	r0, r3
 8018a2c:	3720      	adds	r7, #32
 8018a2e:	46bd      	mov	sp, r7
 8018a30:	bdb0      	pop	{r4, r5, r7, pc}
 8018a32:	bf00      	nop
 8018a34:	20008760 	.word	0x20008760
 8018a38:	08022808 	.word	0x08022808
 8018a3c:	0802280c 	.word	0x0802280c
 8018a40:	10624dd3 	.word	0x10624dd3

08018a44 <dhcp_discover>:
 *
 * @param netif the netif under DHCP control
 */
static err_t
dhcp_discover(struct netif *netif)
{
 8018a44:	b580      	push	{r7, lr}
 8018a46:	b08a      	sub	sp, #40	; 0x28
 8018a48:	af02      	add	r7, sp, #8
 8018a4a:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8018a4c:	687b      	ldr	r3, [r7, #4]
 8018a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018a50:	61bb      	str	r3, [r7, #24]
  err_t result = ERR_OK;
 8018a52:	2300      	movs	r3, #0
 8018a54:	75fb      	strb	r3, [r7, #23]
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover()\n"));

  ip4_addr_set_any(&dhcp->offered_ip_addr);
 8018a56:	69bb      	ldr	r3, [r7, #24]
 8018a58:	2200      	movs	r2, #0
 8018a5a:	61da      	str	r2, [r3, #28]
  dhcp_set_state(dhcp, DHCP_STATE_SELECTING);
 8018a5c:	2106      	movs	r1, #6
 8018a5e:	69b8      	ldr	r0, [r7, #24]
 8018a60:	f000 fbf4 	bl	801924c <dhcp_set_state>
  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DISCOVER, &options_out_len);
 8018a64:	f107 0308 	add.w	r3, r7, #8
 8018a68:	2201      	movs	r2, #1
 8018a6a:	69b9      	ldr	r1, [r7, #24]
 8018a6c:	6878      	ldr	r0, [r7, #4]
 8018a6e:	f001 f877 	bl	8019b60 <dhcp_create_msg>
 8018a72:	6138      	str	r0, [r7, #16]
  if (p_out != NULL) {
 8018a74:	693b      	ldr	r3, [r7, #16]
 8018a76:	2b00      	cmp	r3, #0
 8018a78:	d04b      	beq.n	8018b12 <dhcp_discover+0xce>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8018a7a:	693b      	ldr	r3, [r7, #16]
 8018a7c:	685b      	ldr	r3, [r3, #4]
 8018a7e:	60fb      	str	r3, [r7, #12]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: making request\n"));

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8018a80:	8938      	ldrh	r0, [r7, #8]
 8018a82:	68fb      	ldr	r3, [r7, #12]
 8018a84:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8018a88:	2302      	movs	r3, #2
 8018a8a:	2239      	movs	r2, #57	; 0x39
 8018a8c:	f000 fbf8 	bl	8019280 <dhcp_option>
 8018a90:	4603      	mov	r3, r0
 8018a92:	813b      	strh	r3, [r7, #8]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8018a94:	8938      	ldrh	r0, [r7, #8]
 8018a96:	68fb      	ldr	r3, [r7, #12]
 8018a98:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8018a9c:	687b      	ldr	r3, [r7, #4]
 8018a9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8018aa0:	461a      	mov	r2, r3
 8018aa2:	f000 fc47 	bl	8019334 <dhcp_option_short>
 8018aa6:	4603      	mov	r3, r0
 8018aa8:	813b      	strh	r3, [r7, #8]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8018aaa:	8938      	ldrh	r0, [r7, #8]
 8018aac:	68fb      	ldr	r3, [r7, #12]
 8018aae:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8018ab2:	2303      	movs	r3, #3
 8018ab4:	2237      	movs	r2, #55	; 0x37
 8018ab6:	f000 fbe3 	bl	8019280 <dhcp_option>
 8018aba:	4603      	mov	r3, r0
 8018abc:	813b      	strh	r3, [r7, #8]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8018abe:	2300      	movs	r3, #0
 8018ac0:	77fb      	strb	r3, [r7, #31]
 8018ac2:	e00e      	b.n	8018ae2 <dhcp_discover+0x9e>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8018ac4:	8938      	ldrh	r0, [r7, #8]
 8018ac6:	68fb      	ldr	r3, [r7, #12]
 8018ac8:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8018acc:	7ffb      	ldrb	r3, [r7, #31]
 8018ace:	4a29      	ldr	r2, [pc, #164]	; (8018b74 <dhcp_discover+0x130>)
 8018ad0:	5cd3      	ldrb	r3, [r2, r3]
 8018ad2:	461a      	mov	r2, r3
 8018ad4:	f000 fc08 	bl	80192e8 <dhcp_option_byte>
 8018ad8:	4603      	mov	r3, r0
 8018ada:	813b      	strh	r3, [r7, #8]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8018adc:	7ffb      	ldrb	r3, [r7, #31]
 8018ade:	3301      	adds	r3, #1
 8018ae0:	77fb      	strb	r3, [r7, #31]
 8018ae2:	7ffb      	ldrb	r3, [r7, #31]
 8018ae4:	2b02      	cmp	r3, #2
 8018ae6:	d9ed      	bls.n	8018ac4 <dhcp_discover+0x80>
    }
    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_SELECTING, msg_out, DHCP_DISCOVER, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8018ae8:	8938      	ldrh	r0, [r7, #8]
 8018aea:	68fb      	ldr	r3, [r7, #12]
 8018aec:	33f0      	adds	r3, #240	; 0xf0
 8018aee:	693a      	ldr	r2, [r7, #16]
 8018af0:	4619      	mov	r1, r3
 8018af2:	f001 f90b 	bl	8019d0c <dhcp_option_trailer>

    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: sendto(DISCOVER, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER)\n"));
    udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 8018af6:	4b20      	ldr	r3, [pc, #128]	; (8018b78 <dhcp_discover+0x134>)
 8018af8:	6818      	ldr	r0, [r3, #0]
 8018afa:	4b20      	ldr	r3, [pc, #128]	; (8018b7c <dhcp_discover+0x138>)
 8018afc:	9301      	str	r3, [sp, #4]
 8018afe:	687b      	ldr	r3, [r7, #4]
 8018b00:	9300      	str	r3, [sp, #0]
 8018b02:	2343      	movs	r3, #67	; 0x43
 8018b04:	4a1e      	ldr	r2, [pc, #120]	; (8018b80 <dhcp_discover+0x13c>)
 8018b06:	6939      	ldr	r1, [r7, #16]
 8018b08:	f7ff f82a 	bl	8017b60 <udp_sendto_if_src>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: deleting()ing\n"));
    pbuf_free(p_out);
 8018b0c:	6938      	ldr	r0, [r7, #16]
 8018b0e:	f7f9 f873 	bl	8011bf8 <pbuf_free>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_discover: SELECTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_discover: could not allocate DHCP request\n"));
  }
  if (dhcp->tries < 255) {
 8018b12:	69bb      	ldr	r3, [r7, #24]
 8018b14:	799b      	ldrb	r3, [r3, #6]
 8018b16:	2bff      	cmp	r3, #255	; 0xff
 8018b18:	d005      	beq.n	8018b26 <dhcp_discover+0xe2>
    dhcp->tries++;
 8018b1a:	69bb      	ldr	r3, [r7, #24]
 8018b1c:	799b      	ldrb	r3, [r3, #6]
 8018b1e:	3301      	adds	r3, #1
 8018b20:	b2da      	uxtb	r2, r3
 8018b22:	69bb      	ldr	r3, [r7, #24]
 8018b24:	719a      	strb	r2, [r3, #6]
  if (dhcp->tries >= LWIP_DHCP_AUTOIP_COOP_TRIES && dhcp->autoip_coop_state == DHCP_AUTOIP_COOP_STATE_OFF) {
    dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_ON;
    autoip_start(netif);
  }
#endif /* LWIP_DHCP_AUTOIP_COOP */
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 8018b26:	69bb      	ldr	r3, [r7, #24]
 8018b28:	799b      	ldrb	r3, [r3, #6]
 8018b2a:	2b05      	cmp	r3, #5
 8018b2c:	d80d      	bhi.n	8018b4a <dhcp_discover+0x106>
 8018b2e:	69bb      	ldr	r3, [r7, #24]
 8018b30:	799b      	ldrb	r3, [r3, #6]
 8018b32:	461a      	mov	r2, r3
 8018b34:	2301      	movs	r3, #1
 8018b36:	4093      	lsls	r3, r2
 8018b38:	b29b      	uxth	r3, r3
 8018b3a:	461a      	mov	r2, r3
 8018b3c:	0152      	lsls	r2, r2, #5
 8018b3e:	1ad2      	subs	r2, r2, r3
 8018b40:	0092      	lsls	r2, r2, #2
 8018b42:	4413      	add	r3, r2
 8018b44:	00db      	lsls	r3, r3, #3
 8018b46:	b29b      	uxth	r3, r3
 8018b48:	e001      	b.n	8018b4e <dhcp_discover+0x10a>
 8018b4a:	f64e 2360 	movw	r3, #60000	; 0xea60
 8018b4e:	817b      	strh	r3, [r7, #10]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8018b50:	897b      	ldrh	r3, [r7, #10]
 8018b52:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8018b56:	4a0b      	ldr	r2, [pc, #44]	; (8018b84 <dhcp_discover+0x140>)
 8018b58:	fb82 1203 	smull	r1, r2, r2, r3
 8018b5c:	1152      	asrs	r2, r2, #5
 8018b5e:	17db      	asrs	r3, r3, #31
 8018b60:	1ad3      	subs	r3, r2, r3
 8018b62:	b29a      	uxth	r2, r3
 8018b64:	69bb      	ldr	r3, [r7, #24]
 8018b66:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_discover(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 8018b68:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8018b6c:	4618      	mov	r0, r3
 8018b6e:	3720      	adds	r7, #32
 8018b70:	46bd      	mov	sp, r7
 8018b72:	bd80      	pop	{r7, pc}
 8018b74:	20000074 	.word	0x20000074
 8018b78:	20008760 	.word	0x20008760
 8018b7c:	08022808 	.word	0x08022808
 8018b80:	0802280c 	.word	0x0802280c
 8018b84:	10624dd3 	.word	0x10624dd3

08018b88 <dhcp_bind>:
 *
 * @param netif network interface to bind to the offered address
 */
static void
dhcp_bind(struct netif *netif)
{
 8018b88:	b580      	push	{r7, lr}
 8018b8a:	b088      	sub	sp, #32
 8018b8c:	af00      	add	r7, sp, #0
 8018b8e:	6078      	str	r0, [r7, #4]
  u32_t timeout;
  struct dhcp *dhcp;
  ip4_addr_t sn_mask, gw_addr;
  LWIP_ERROR("dhcp_bind: netif != NULL", (netif != NULL), return;);
 8018b90:	687b      	ldr	r3, [r7, #4]
 8018b92:	2b00      	cmp	r3, #0
 8018b94:	d107      	bne.n	8018ba6 <dhcp_bind+0x1e>
 8018b96:	4b64      	ldr	r3, [pc, #400]	; (8018d28 <dhcp_bind+0x1a0>)
 8018b98:	f240 4215 	movw	r2, #1045	; 0x415
 8018b9c:	4963      	ldr	r1, [pc, #396]	; (8018d2c <dhcp_bind+0x1a4>)
 8018b9e:	4864      	ldr	r0, [pc, #400]	; (8018d30 <dhcp_bind+0x1a8>)
 8018ba0:	f003 fd5a 	bl	801c658 <iprintf>
 8018ba4:	e0bc      	b.n	8018d20 <dhcp_bind+0x198>
  dhcp = netif_dhcp_data(netif);
 8018ba6:	687b      	ldr	r3, [r7, #4]
 8018ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018baa:	61bb      	str	r3, [r7, #24]
  LWIP_ERROR("dhcp_bind: dhcp != NULL", (dhcp != NULL), return;);
 8018bac:	69bb      	ldr	r3, [r7, #24]
 8018bae:	2b00      	cmp	r3, #0
 8018bb0:	d107      	bne.n	8018bc2 <dhcp_bind+0x3a>
 8018bb2:	4b5d      	ldr	r3, [pc, #372]	; (8018d28 <dhcp_bind+0x1a0>)
 8018bb4:	f240 4217 	movw	r2, #1047	; 0x417
 8018bb8:	495e      	ldr	r1, [pc, #376]	; (8018d34 <dhcp_bind+0x1ac>)
 8018bba:	485d      	ldr	r0, [pc, #372]	; (8018d30 <dhcp_bind+0x1a8>)
 8018bbc:	f003 fd4c 	bl	801c658 <iprintf>
 8018bc0:	e0ae      	b.n	8018d20 <dhcp_bind+0x198>
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));

  /* reset time used of lease */
  dhcp->lease_used = 0;
 8018bc2:	69bb      	ldr	r3, [r7, #24]
 8018bc4:	2200      	movs	r2, #0
 8018bc6:	825a      	strh	r2, [r3, #18]

  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 8018bc8:	69bb      	ldr	r3, [r7, #24]
 8018bca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8018bcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018bd0:	d019      	beq.n	8018c06 <dhcp_bind+0x7e>
    /* set renewal period timer */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t0 renewal timer %"U32_F" secs\n", dhcp->offered_t0_lease));
    timeout = (dhcp->offered_t0_lease + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 8018bd2:	69bb      	ldr	r3, [r7, #24]
 8018bd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8018bd6:	331e      	adds	r3, #30
 8018bd8:	4a57      	ldr	r2, [pc, #348]	; (8018d38 <dhcp_bind+0x1b0>)
 8018bda:	fba2 2303 	umull	r2, r3, r2, r3
 8018bde:	095b      	lsrs	r3, r3, #5
 8018be0:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 8018be2:	69fb      	ldr	r3, [r7, #28]
 8018be4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8018be8:	d302      	bcc.n	8018bf0 <dhcp_bind+0x68>
      timeout = 0xffff;
 8018bea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8018bee:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t0_timeout = (u16_t)timeout;
 8018bf0:	69fb      	ldr	r3, [r7, #28]
 8018bf2:	b29a      	uxth	r2, r3
 8018bf4:	69bb      	ldr	r3, [r7, #24]
 8018bf6:	829a      	strh	r2, [r3, #20]
    if (dhcp->t0_timeout == 0) {
 8018bf8:	69bb      	ldr	r3, [r7, #24]
 8018bfa:	8a9b      	ldrh	r3, [r3, #20]
 8018bfc:	2b00      	cmp	r3, #0
 8018bfe:	d102      	bne.n	8018c06 <dhcp_bind+0x7e>
      dhcp->t0_timeout = 1;
 8018c00:	69bb      	ldr	r3, [r7, #24]
 8018c02:	2201      	movs	r2, #1
 8018c04:	829a      	strh	r2, [r3, #20]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t0_lease * 1000));
  }

  /* temporary DHCP lease? */
  if (dhcp->offered_t1_renew != 0xffffffffUL) {
 8018c06:	69bb      	ldr	r3, [r7, #24]
 8018c08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018c0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018c0e:	d01d      	beq.n	8018c4c <dhcp_bind+0xc4>
    /* set renewal period timer */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t1 renewal timer %"U32_F" secs\n", dhcp->offered_t1_renew));
    timeout = (dhcp->offered_t1_renew + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 8018c10:	69bb      	ldr	r3, [r7, #24]
 8018c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018c14:	331e      	adds	r3, #30
 8018c16:	4a48      	ldr	r2, [pc, #288]	; (8018d38 <dhcp_bind+0x1b0>)
 8018c18:	fba2 2303 	umull	r2, r3, r2, r3
 8018c1c:	095b      	lsrs	r3, r3, #5
 8018c1e:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 8018c20:	69fb      	ldr	r3, [r7, #28]
 8018c22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8018c26:	d302      	bcc.n	8018c2e <dhcp_bind+0xa6>
      timeout = 0xffff;
 8018c28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8018c2c:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t1_timeout = (u16_t)timeout;
 8018c2e:	69fb      	ldr	r3, [r7, #28]
 8018c30:	b29a      	uxth	r2, r3
 8018c32:	69bb      	ldr	r3, [r7, #24]
 8018c34:	815a      	strh	r2, [r3, #10]
    if (dhcp->t1_timeout == 0) {
 8018c36:	69bb      	ldr	r3, [r7, #24]
 8018c38:	895b      	ldrh	r3, [r3, #10]
 8018c3a:	2b00      	cmp	r3, #0
 8018c3c:	d102      	bne.n	8018c44 <dhcp_bind+0xbc>
      dhcp->t1_timeout = 1;
 8018c3e:	69bb      	ldr	r3, [r7, #24]
 8018c40:	2201      	movs	r2, #1
 8018c42:	815a      	strh	r2, [r3, #10]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t1_renew * 1000));
    dhcp->t1_renew_time = dhcp->t1_timeout;
 8018c44:	69bb      	ldr	r3, [r7, #24]
 8018c46:	895a      	ldrh	r2, [r3, #10]
 8018c48:	69bb      	ldr	r3, [r7, #24]
 8018c4a:	81da      	strh	r2, [r3, #14]
  }
  /* set renewal period timer */
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 8018c4c:	69bb      	ldr	r3, [r7, #24]
 8018c4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8018c50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018c54:	d01d      	beq.n	8018c92 <dhcp_bind+0x10a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t2 rebind timer %"U32_F" secs\n", dhcp->offered_t2_rebind));
    timeout = (dhcp->offered_t2_rebind + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 8018c56:	69bb      	ldr	r3, [r7, #24]
 8018c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8018c5a:	331e      	adds	r3, #30
 8018c5c:	4a36      	ldr	r2, [pc, #216]	; (8018d38 <dhcp_bind+0x1b0>)
 8018c5e:	fba2 2303 	umull	r2, r3, r2, r3
 8018c62:	095b      	lsrs	r3, r3, #5
 8018c64:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 8018c66:	69fb      	ldr	r3, [r7, #28]
 8018c68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8018c6c:	d302      	bcc.n	8018c74 <dhcp_bind+0xec>
      timeout = 0xffff;
 8018c6e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8018c72:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t2_timeout = (u16_t)timeout;
 8018c74:	69fb      	ldr	r3, [r7, #28]
 8018c76:	b29a      	uxth	r2, r3
 8018c78:	69bb      	ldr	r3, [r7, #24]
 8018c7a:	819a      	strh	r2, [r3, #12]
    if (dhcp->t2_timeout == 0) {
 8018c7c:	69bb      	ldr	r3, [r7, #24]
 8018c7e:	899b      	ldrh	r3, [r3, #12]
 8018c80:	2b00      	cmp	r3, #0
 8018c82:	d102      	bne.n	8018c8a <dhcp_bind+0x102>
      dhcp->t2_timeout = 1;
 8018c84:	69bb      	ldr	r3, [r7, #24]
 8018c86:	2201      	movs	r2, #1
 8018c88:	819a      	strh	r2, [r3, #12]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t2_rebind * 1000));
    dhcp->t2_rebind_time = dhcp->t2_timeout;
 8018c8a:	69bb      	ldr	r3, [r7, #24]
 8018c8c:	899a      	ldrh	r2, [r3, #12]
 8018c8e:	69bb      	ldr	r3, [r7, #24]
 8018c90:	821a      	strh	r2, [r3, #16]
  }

  /* If we have sub 1 minute lease, t2 and t1 will kick in at the same time. */
  if ((dhcp->t1_timeout >= dhcp->t2_timeout) && (dhcp->t2_timeout > 0)) {
 8018c92:	69bb      	ldr	r3, [r7, #24]
 8018c94:	895a      	ldrh	r2, [r3, #10]
 8018c96:	69bb      	ldr	r3, [r7, #24]
 8018c98:	899b      	ldrh	r3, [r3, #12]
 8018c9a:	429a      	cmp	r2, r3
 8018c9c:	d306      	bcc.n	8018cac <dhcp_bind+0x124>
 8018c9e:	69bb      	ldr	r3, [r7, #24]
 8018ca0:	899b      	ldrh	r3, [r3, #12]
 8018ca2:	2b00      	cmp	r3, #0
 8018ca4:	d002      	beq.n	8018cac <dhcp_bind+0x124>
    dhcp->t1_timeout = 0;
 8018ca6:	69bb      	ldr	r3, [r7, #24]
 8018ca8:	2200      	movs	r2, #0
 8018caa:	815a      	strh	r2, [r3, #10]
  }

  if (dhcp->subnet_mask_given) {
 8018cac:	69bb      	ldr	r3, [r7, #24]
 8018cae:	79db      	ldrb	r3, [r3, #7]
 8018cb0:	2b00      	cmp	r3, #0
 8018cb2:	d003      	beq.n	8018cbc <dhcp_bind+0x134>
    /* copy offered network mask */
    ip4_addr_copy(sn_mask, dhcp->offered_sn_mask);
 8018cb4:	69bb      	ldr	r3, [r7, #24]
 8018cb6:	6a1b      	ldr	r3, [r3, #32]
 8018cb8:	613b      	str	r3, [r7, #16]
 8018cba:	e014      	b.n	8018ce6 <dhcp_bind+0x15e>
  } else {
    /* subnet mask not given, choose a safe subnet mask given the network class */
    u8_t first_octet = ip4_addr1(&dhcp->offered_ip_addr);
 8018cbc:	69bb      	ldr	r3, [r7, #24]
 8018cbe:	331c      	adds	r3, #28
 8018cc0:	781b      	ldrb	r3, [r3, #0]
 8018cc2:	75fb      	strb	r3, [r7, #23]
    if (first_octet <= 127) {
 8018cc4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8018cc8:	2b00      	cmp	r3, #0
 8018cca:	db02      	blt.n	8018cd2 <dhcp_bind+0x14a>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xff000000UL));
 8018ccc:	23ff      	movs	r3, #255	; 0xff
 8018cce:	613b      	str	r3, [r7, #16]
 8018cd0:	e009      	b.n	8018ce6 <dhcp_bind+0x15e>
    } else if (first_octet >= 192) {
 8018cd2:	7dfb      	ldrb	r3, [r7, #23]
 8018cd4:	2bbf      	cmp	r3, #191	; 0xbf
 8018cd6:	d903      	bls.n	8018ce0 <dhcp_bind+0x158>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffffff00UL));
 8018cd8:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8018cdc:	613b      	str	r3, [r7, #16]
 8018cde:	e002      	b.n	8018ce6 <dhcp_bind+0x15e>
    } else {
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffff0000UL));
 8018ce0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8018ce4:	613b      	str	r3, [r7, #16]
    }
  }

  ip4_addr_copy(gw_addr, dhcp->offered_gw_addr);
 8018ce6:	69bb      	ldr	r3, [r7, #24]
 8018ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018cea:	60fb      	str	r3, [r7, #12]
  /* gateway address not given? */
  if (ip4_addr_isany_val(gw_addr)) {
 8018cec:	68fb      	ldr	r3, [r7, #12]
 8018cee:	2b00      	cmp	r3, #0
 8018cf0:	d108      	bne.n	8018d04 <dhcp_bind+0x17c>
    /* copy network address */
    ip4_addr_get_network(&gw_addr, &dhcp->offered_ip_addr, &sn_mask);
 8018cf2:	69bb      	ldr	r3, [r7, #24]
 8018cf4:	69da      	ldr	r2, [r3, #28]
 8018cf6:	693b      	ldr	r3, [r7, #16]
 8018cf8:	4013      	ands	r3, r2
 8018cfa:	60fb      	str	r3, [r7, #12]
    /* use first host address on network as gateway */
    ip4_addr_set_u32(&gw_addr, ip4_addr_get_u32(&gw_addr) | PP_HTONL(0x00000001UL));
 8018cfc:	68fb      	ldr	r3, [r7, #12]
 8018cfe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8018d02:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_bind(): IP: 0x%08"X32_F" SN: 0x%08"X32_F" GW: 0x%08"X32_F"\n",
              ip4_addr_get_u32(&dhcp->offered_ip_addr), ip4_addr_get_u32(&sn_mask), ip4_addr_get_u32(&gw_addr)));
  /* netif is now bound to DHCP leased address - set this before assigning the address
     to ensure the callback can use dhcp_supplied_address() */
  dhcp_set_state(dhcp, DHCP_STATE_BOUND);
 8018d04:	210a      	movs	r1, #10
 8018d06:	69b8      	ldr	r0, [r7, #24]
 8018d08:	f000 faa0 	bl	801924c <dhcp_set_state>

  netif_set_addr(netif, &dhcp->offered_ip_addr, &sn_mask, &gw_addr);
 8018d0c:	69bb      	ldr	r3, [r7, #24]
 8018d0e:	f103 011c 	add.w	r1, r3, #28
 8018d12:	f107 030c 	add.w	r3, r7, #12
 8018d16:	f107 0210 	add.w	r2, r7, #16
 8018d1a:	6878      	ldr	r0, [r7, #4]
 8018d1c:	f7f8 fa62 	bl	80111e4 <netif_set_addr>
  /* interface is used by routing now that an address is set */
}
 8018d20:	3720      	adds	r7, #32
 8018d22:	46bd      	mov	sp, r7
 8018d24:	bd80      	pop	{r7, pc}
 8018d26:	bf00      	nop
 8018d28:	0801fd38 	.word	0x0801fd38
 8018d2c:	0801fe98 	.word	0x0801fe98
 8018d30:	0801fd98 	.word	0x0801fd98
 8018d34:	0801feb4 	.word	0x0801feb4
 8018d38:	88888889 	.word	0x88888889

08018d3c <dhcp_renew>:
 *
 * @param netif network interface which must renew its lease
 */
err_t
dhcp_renew(struct netif *netif)
{
 8018d3c:	b580      	push	{r7, lr}
 8018d3e:	b08a      	sub	sp, #40	; 0x28
 8018d40:	af02      	add	r7, sp, #8
 8018d42:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8018d44:	687b      	ldr	r3, [r7, #4]
 8018d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018d48:	61bb      	str	r3, [r7, #24]
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_renew()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_RENEWING);
 8018d4a:	2105      	movs	r1, #5
 8018d4c:	69b8      	ldr	r0, [r7, #24]
 8018d4e:	f000 fa7d 	bl	801924c <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 8018d52:	f107 030c 	add.w	r3, r7, #12
 8018d56:	2203      	movs	r2, #3
 8018d58:	69b9      	ldr	r1, [r7, #24]
 8018d5a:	6878      	ldr	r0, [r7, #4]
 8018d5c:	f000 ff00 	bl	8019b60 <dhcp_create_msg>
 8018d60:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 8018d62:	697b      	ldr	r3, [r7, #20]
 8018d64:	2b00      	cmp	r3, #0
 8018d66:	d04e      	beq.n	8018e06 <dhcp_renew+0xca>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8018d68:	697b      	ldr	r3, [r7, #20]
 8018d6a:	685b      	ldr	r3, [r3, #4]
 8018d6c:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8018d6e:	89b8      	ldrh	r0, [r7, #12]
 8018d70:	693b      	ldr	r3, [r7, #16]
 8018d72:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8018d76:	2302      	movs	r3, #2
 8018d78:	2239      	movs	r2, #57	; 0x39
 8018d7a:	f000 fa81 	bl	8019280 <dhcp_option>
 8018d7e:	4603      	mov	r3, r0
 8018d80:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8018d82:	89b8      	ldrh	r0, [r7, #12]
 8018d84:	693b      	ldr	r3, [r7, #16]
 8018d86:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8018d8a:	687b      	ldr	r3, [r7, #4]
 8018d8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8018d8e:	461a      	mov	r2, r3
 8018d90:	f000 fad0 	bl	8019334 <dhcp_option_short>
 8018d94:	4603      	mov	r3, r0
 8018d96:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8018d98:	89b8      	ldrh	r0, [r7, #12]
 8018d9a:	693b      	ldr	r3, [r7, #16]
 8018d9c:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8018da0:	2303      	movs	r3, #3
 8018da2:	2237      	movs	r2, #55	; 0x37
 8018da4:	f000 fa6c 	bl	8019280 <dhcp_option>
 8018da8:	4603      	mov	r3, r0
 8018daa:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8018dac:	2300      	movs	r3, #0
 8018dae:	77bb      	strb	r3, [r7, #30]
 8018db0:	e00e      	b.n	8018dd0 <dhcp_renew+0x94>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8018db2:	89b8      	ldrh	r0, [r7, #12]
 8018db4:	693b      	ldr	r3, [r7, #16]
 8018db6:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8018dba:	7fbb      	ldrb	r3, [r7, #30]
 8018dbc:	4a2a      	ldr	r2, [pc, #168]	; (8018e68 <dhcp_renew+0x12c>)
 8018dbe:	5cd3      	ldrb	r3, [r2, r3]
 8018dc0:	461a      	mov	r2, r3
 8018dc2:	f000 fa91 	bl	80192e8 <dhcp_option_byte>
 8018dc6:	4603      	mov	r3, r0
 8018dc8:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8018dca:	7fbb      	ldrb	r3, [r7, #30]
 8018dcc:	3301      	adds	r3, #1
 8018dce:	77bb      	strb	r3, [r7, #30]
 8018dd0:	7fbb      	ldrb	r3, [r7, #30]
 8018dd2:	2b02      	cmp	r3, #2
 8018dd4:	d9ed      	bls.n	8018db2 <dhcp_renew+0x76>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_RENEWING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8018dd6:	89b8      	ldrh	r0, [r7, #12]
 8018dd8:	693b      	ldr	r3, [r7, #16]
 8018dda:	33f0      	adds	r3, #240	; 0xf0
 8018ddc:	697a      	ldr	r2, [r7, #20]
 8018dde:	4619      	mov	r1, r3
 8018de0:	f000 ff94 	bl	8019d0c <dhcp_option_trailer>

    result = udp_sendto_if(dhcp_pcb, p_out, &dhcp->server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8018de4:	4b21      	ldr	r3, [pc, #132]	; (8018e6c <dhcp_renew+0x130>)
 8018de6:	6818      	ldr	r0, [r3, #0]
 8018de8:	69bb      	ldr	r3, [r7, #24]
 8018dea:	f103 0218 	add.w	r2, r3, #24
 8018dee:	687b      	ldr	r3, [r7, #4]
 8018df0:	9300      	str	r3, [sp, #0]
 8018df2:	2343      	movs	r3, #67	; 0x43
 8018df4:	6979      	ldr	r1, [r7, #20]
 8018df6:	f7fe fe3f 	bl	8017a78 <udp_sendto_if>
 8018dfa:	4603      	mov	r3, r0
 8018dfc:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 8018dfe:	6978      	ldr	r0, [r7, #20]
 8018e00:	f7f8 fefa 	bl	8011bf8 <pbuf_free>
 8018e04:	e001      	b.n	8018e0a <dhcp_renew+0xce>

    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_renew: RENEWING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_renew: could not allocate DHCP request\n"));
    result = ERR_MEM;
 8018e06:	23ff      	movs	r3, #255	; 0xff
 8018e08:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 8018e0a:	69bb      	ldr	r3, [r7, #24]
 8018e0c:	799b      	ldrb	r3, [r3, #6]
 8018e0e:	2bff      	cmp	r3, #255	; 0xff
 8018e10:	d005      	beq.n	8018e1e <dhcp_renew+0xe2>
    dhcp->tries++;
 8018e12:	69bb      	ldr	r3, [r7, #24]
 8018e14:	799b      	ldrb	r3, [r3, #6]
 8018e16:	3301      	adds	r3, #1
 8018e18:	b2da      	uxtb	r2, r3
 8018e1a:	69bb      	ldr	r3, [r7, #24]
 8018e1c:	719a      	strb	r2, [r3, #6]
  }
  /* back-off on retries, but to a maximum of 20 seconds */
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 8018e1e:	69bb      	ldr	r3, [r7, #24]
 8018e20:	799b      	ldrb	r3, [r3, #6]
 8018e22:	2b09      	cmp	r3, #9
 8018e24:	d80a      	bhi.n	8018e3c <dhcp_renew+0x100>
 8018e26:	69bb      	ldr	r3, [r7, #24]
 8018e28:	799b      	ldrb	r3, [r3, #6]
 8018e2a:	b29b      	uxth	r3, r3
 8018e2c:	461a      	mov	r2, r3
 8018e2e:	0152      	lsls	r2, r2, #5
 8018e30:	1ad2      	subs	r2, r2, r3
 8018e32:	0092      	lsls	r2, r2, #2
 8018e34:	4413      	add	r3, r2
 8018e36:	011b      	lsls	r3, r3, #4
 8018e38:	b29b      	uxth	r3, r3
 8018e3a:	e001      	b.n	8018e40 <dhcp_renew+0x104>
 8018e3c:	f644 6320 	movw	r3, #20000	; 0x4e20
 8018e40:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8018e42:	89fb      	ldrh	r3, [r7, #14]
 8018e44:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8018e48:	4a09      	ldr	r2, [pc, #36]	; (8018e70 <dhcp_renew+0x134>)
 8018e4a:	fb82 1203 	smull	r1, r2, r2, r3
 8018e4e:	1152      	asrs	r2, r2, #5
 8018e50:	17db      	asrs	r3, r3, #31
 8018e52:	1ad3      	subs	r3, r2, r3
 8018e54:	b29a      	uxth	r2, r3
 8018e56:	69bb      	ldr	r3, [r7, #24]
 8018e58:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_renew(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 8018e5a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8018e5e:	4618      	mov	r0, r3
 8018e60:	3720      	adds	r7, #32
 8018e62:	46bd      	mov	sp, r7
 8018e64:	bd80      	pop	{r7, pc}
 8018e66:	bf00      	nop
 8018e68:	20000074 	.word	0x20000074
 8018e6c:	20008760 	.word	0x20008760
 8018e70:	10624dd3 	.word	0x10624dd3

08018e74 <dhcp_rebind>:
 *
 * @param netif network interface which must rebind with a DHCP server
 */
static err_t
dhcp_rebind(struct netif *netif)
{
 8018e74:	b580      	push	{r7, lr}
 8018e76:	b08a      	sub	sp, #40	; 0x28
 8018e78:	af02      	add	r7, sp, #8
 8018e7a:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8018e7c:	687b      	ldr	r3, [r7, #4]
 8018e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018e80:	61bb      	str	r3, [r7, #24]
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_REBINDING);
 8018e82:	2104      	movs	r1, #4
 8018e84:	69b8      	ldr	r0, [r7, #24]
 8018e86:	f000 f9e1 	bl	801924c <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 8018e8a:	f107 030c 	add.w	r3, r7, #12
 8018e8e:	2203      	movs	r2, #3
 8018e90:	69b9      	ldr	r1, [r7, #24]
 8018e92:	6878      	ldr	r0, [r7, #4]
 8018e94:	f000 fe64 	bl	8019b60 <dhcp_create_msg>
 8018e98:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 8018e9a:	697b      	ldr	r3, [r7, #20]
 8018e9c:	2b00      	cmp	r3, #0
 8018e9e:	d04c      	beq.n	8018f3a <dhcp_rebind+0xc6>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8018ea0:	697b      	ldr	r3, [r7, #20]
 8018ea2:	685b      	ldr	r3, [r3, #4]
 8018ea4:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8018ea6:	89b8      	ldrh	r0, [r7, #12]
 8018ea8:	693b      	ldr	r3, [r7, #16]
 8018eaa:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8018eae:	2302      	movs	r3, #2
 8018eb0:	2239      	movs	r2, #57	; 0x39
 8018eb2:	f000 f9e5 	bl	8019280 <dhcp_option>
 8018eb6:	4603      	mov	r3, r0
 8018eb8:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8018eba:	89b8      	ldrh	r0, [r7, #12]
 8018ebc:	693b      	ldr	r3, [r7, #16]
 8018ebe:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8018ec2:	687b      	ldr	r3, [r7, #4]
 8018ec4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8018ec6:	461a      	mov	r2, r3
 8018ec8:	f000 fa34 	bl	8019334 <dhcp_option_short>
 8018ecc:	4603      	mov	r3, r0
 8018ece:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8018ed0:	89b8      	ldrh	r0, [r7, #12]
 8018ed2:	693b      	ldr	r3, [r7, #16]
 8018ed4:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8018ed8:	2303      	movs	r3, #3
 8018eda:	2237      	movs	r2, #55	; 0x37
 8018edc:	f000 f9d0 	bl	8019280 <dhcp_option>
 8018ee0:	4603      	mov	r3, r0
 8018ee2:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8018ee4:	2300      	movs	r3, #0
 8018ee6:	77bb      	strb	r3, [r7, #30]
 8018ee8:	e00e      	b.n	8018f08 <dhcp_rebind+0x94>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8018eea:	89b8      	ldrh	r0, [r7, #12]
 8018eec:	693b      	ldr	r3, [r7, #16]
 8018eee:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8018ef2:	7fbb      	ldrb	r3, [r7, #30]
 8018ef4:	4a29      	ldr	r2, [pc, #164]	; (8018f9c <dhcp_rebind+0x128>)
 8018ef6:	5cd3      	ldrb	r3, [r2, r3]
 8018ef8:	461a      	mov	r2, r3
 8018efa:	f000 f9f5 	bl	80192e8 <dhcp_option_byte>
 8018efe:	4603      	mov	r3, r0
 8018f00:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8018f02:	7fbb      	ldrb	r3, [r7, #30]
 8018f04:	3301      	adds	r3, #1
 8018f06:	77bb      	strb	r3, [r7, #30]
 8018f08:	7fbb      	ldrb	r3, [r7, #30]
 8018f0a:	2b02      	cmp	r3, #2
 8018f0c:	d9ed      	bls.n	8018eea <dhcp_rebind+0x76>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REBINDING, msg_out, DHCP_DISCOVER, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8018f0e:	89b8      	ldrh	r0, [r7, #12]
 8018f10:	693b      	ldr	r3, [r7, #16]
 8018f12:	33f0      	adds	r3, #240	; 0xf0
 8018f14:	697a      	ldr	r2, [r7, #20]
 8018f16:	4619      	mov	r1, r3
 8018f18:	f000 fef8 	bl	8019d0c <dhcp_option_trailer>

    /* broadcast to server */
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8018f1c:	4b20      	ldr	r3, [pc, #128]	; (8018fa0 <dhcp_rebind+0x12c>)
 8018f1e:	6818      	ldr	r0, [r3, #0]
 8018f20:	687b      	ldr	r3, [r7, #4]
 8018f22:	9300      	str	r3, [sp, #0]
 8018f24:	2343      	movs	r3, #67	; 0x43
 8018f26:	4a1f      	ldr	r2, [pc, #124]	; (8018fa4 <dhcp_rebind+0x130>)
 8018f28:	6979      	ldr	r1, [r7, #20]
 8018f2a:	f7fe fda5 	bl	8017a78 <udp_sendto_if>
 8018f2e:	4603      	mov	r3, r0
 8018f30:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 8018f32:	6978      	ldr	r0, [r7, #20]
 8018f34:	f7f8 fe60 	bl	8011bf8 <pbuf_free>
 8018f38:	e001      	b.n	8018f3e <dhcp_rebind+0xca>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind: REBINDING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_rebind: could not allocate DHCP request\n"));
    result = ERR_MEM;
 8018f3a:	23ff      	movs	r3, #255	; 0xff
 8018f3c:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 8018f3e:	69bb      	ldr	r3, [r7, #24]
 8018f40:	799b      	ldrb	r3, [r3, #6]
 8018f42:	2bff      	cmp	r3, #255	; 0xff
 8018f44:	d005      	beq.n	8018f52 <dhcp_rebind+0xde>
    dhcp->tries++;
 8018f46:	69bb      	ldr	r3, [r7, #24]
 8018f48:	799b      	ldrb	r3, [r3, #6]
 8018f4a:	3301      	adds	r3, #1
 8018f4c:	b2da      	uxtb	r2, r3
 8018f4e:	69bb      	ldr	r3, [r7, #24]
 8018f50:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 8018f52:	69bb      	ldr	r3, [r7, #24]
 8018f54:	799b      	ldrb	r3, [r3, #6]
 8018f56:	2b09      	cmp	r3, #9
 8018f58:	d80a      	bhi.n	8018f70 <dhcp_rebind+0xfc>
 8018f5a:	69bb      	ldr	r3, [r7, #24]
 8018f5c:	799b      	ldrb	r3, [r3, #6]
 8018f5e:	b29b      	uxth	r3, r3
 8018f60:	461a      	mov	r2, r3
 8018f62:	0152      	lsls	r2, r2, #5
 8018f64:	1ad2      	subs	r2, r2, r3
 8018f66:	0092      	lsls	r2, r2, #2
 8018f68:	4413      	add	r3, r2
 8018f6a:	00db      	lsls	r3, r3, #3
 8018f6c:	b29b      	uxth	r3, r3
 8018f6e:	e001      	b.n	8018f74 <dhcp_rebind+0x100>
 8018f70:	f242 7310 	movw	r3, #10000	; 0x2710
 8018f74:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8018f76:	89fb      	ldrh	r3, [r7, #14]
 8018f78:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8018f7c:	4a0a      	ldr	r2, [pc, #40]	; (8018fa8 <dhcp_rebind+0x134>)
 8018f7e:	fb82 1203 	smull	r1, r2, r2, r3
 8018f82:	1152      	asrs	r2, r2, #5
 8018f84:	17db      	asrs	r3, r3, #31
 8018f86:	1ad3      	subs	r3, r2, r3
 8018f88:	b29a      	uxth	r2, r3
 8018f8a:	69bb      	ldr	r3, [r7, #24]
 8018f8c:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 8018f8e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8018f92:	4618      	mov	r0, r3
 8018f94:	3720      	adds	r7, #32
 8018f96:	46bd      	mov	sp, r7
 8018f98:	bd80      	pop	{r7, pc}
 8018f9a:	bf00      	nop
 8018f9c:	20000074 	.word	0x20000074
 8018fa0:	20008760 	.word	0x20008760
 8018fa4:	0802280c 	.word	0x0802280c
 8018fa8:	10624dd3 	.word	0x10624dd3

08018fac <dhcp_reboot>:
 *
 * @param netif network interface which must reboot
 */
static err_t
dhcp_reboot(struct netif *netif)
{
 8018fac:	b5b0      	push	{r4, r5, r7, lr}
 8018fae:	b08a      	sub	sp, #40	; 0x28
 8018fb0:	af02      	add	r7, sp, #8
 8018fb2:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8018fb4:	687b      	ldr	r3, [r7, #4]
 8018fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018fb8:	61bb      	str	r3, [r7, #24]
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_REBOOTING);
 8018fba:	2103      	movs	r1, #3
 8018fbc:	69b8      	ldr	r0, [r7, #24]
 8018fbe:	f000 f945 	bl	801924c <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 8018fc2:	f107 030c 	add.w	r3, r7, #12
 8018fc6:	2203      	movs	r2, #3
 8018fc8:	69b9      	ldr	r1, [r7, #24]
 8018fca:	6878      	ldr	r0, [r7, #4]
 8018fcc:	f000 fdc8 	bl	8019b60 <dhcp_create_msg>
 8018fd0:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 8018fd2:	697b      	ldr	r3, [r7, #20]
 8018fd4:	2b00      	cmp	r3, #0
 8018fd6:	d066      	beq.n	80190a6 <dhcp_reboot+0xfa>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8018fd8:	697b      	ldr	r3, [r7, #20]
 8018fda:	685b      	ldr	r3, [r3, #4]
 8018fdc:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8018fde:	89b8      	ldrh	r0, [r7, #12]
 8018fe0:	693b      	ldr	r3, [r7, #16]
 8018fe2:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8018fe6:	2302      	movs	r3, #2
 8018fe8:	2239      	movs	r2, #57	; 0x39
 8018fea:	f000 f949 	bl	8019280 <dhcp_option>
 8018fee:	4603      	mov	r3, r0
 8018ff0:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN_MIN_REQUIRED);
 8018ff2:	89b8      	ldrh	r0, [r7, #12]
 8018ff4:	693b      	ldr	r3, [r7, #16]
 8018ff6:	33f0      	adds	r3, #240	; 0xf0
 8018ff8:	f44f 7210 	mov.w	r2, #576	; 0x240
 8018ffc:	4619      	mov	r1, r3
 8018ffe:	f000 f999 	bl	8019334 <dhcp_option_short>
 8019002:	4603      	mov	r3, r0
 8019004:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 8019006:	89b8      	ldrh	r0, [r7, #12]
 8019008:	693b      	ldr	r3, [r7, #16]
 801900a:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801900e:	2304      	movs	r3, #4
 8019010:	2232      	movs	r2, #50	; 0x32
 8019012:	f000 f935 	bl	8019280 <dhcp_option>
 8019016:	4603      	mov	r3, r0
 8019018:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801901a:	89bc      	ldrh	r4, [r7, #12]
 801901c:	693b      	ldr	r3, [r7, #16]
 801901e:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 8019022:	69bb      	ldr	r3, [r7, #24]
 8019024:	69db      	ldr	r3, [r3, #28]
 8019026:	4618      	mov	r0, r3
 8019028:	f7f7 fa47 	bl	80104ba <lwip_htonl>
 801902c:	4603      	mov	r3, r0
 801902e:	461a      	mov	r2, r3
 8019030:	4629      	mov	r1, r5
 8019032:	4620      	mov	r0, r4
 8019034:	f000 f9b0 	bl	8019398 <dhcp_option_long>
 8019038:	4603      	mov	r3, r0
 801903a:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801903c:	89b8      	ldrh	r0, [r7, #12]
 801903e:	693b      	ldr	r3, [r7, #16]
 8019040:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8019044:	2303      	movs	r3, #3
 8019046:	2237      	movs	r2, #55	; 0x37
 8019048:	f000 f91a 	bl	8019280 <dhcp_option>
 801904c:	4603      	mov	r3, r0
 801904e:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8019050:	2300      	movs	r3, #0
 8019052:	77bb      	strb	r3, [r7, #30]
 8019054:	e00e      	b.n	8019074 <dhcp_reboot+0xc8>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8019056:	89b8      	ldrh	r0, [r7, #12]
 8019058:	693b      	ldr	r3, [r7, #16]
 801905a:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801905e:	7fbb      	ldrb	r3, [r7, #30]
 8019060:	4a29      	ldr	r2, [pc, #164]	; (8019108 <dhcp_reboot+0x15c>)
 8019062:	5cd3      	ldrb	r3, [r2, r3]
 8019064:	461a      	mov	r2, r3
 8019066:	f000 f93f 	bl	80192e8 <dhcp_option_byte>
 801906a:	4603      	mov	r3, r0
 801906c:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801906e:	7fbb      	ldrb	r3, [r7, #30]
 8019070:	3301      	adds	r3, #1
 8019072:	77bb      	strb	r3, [r7, #30]
 8019074:	7fbb      	ldrb	r3, [r7, #30]
 8019076:	2b02      	cmp	r3, #2
 8019078:	d9ed      	bls.n	8019056 <dhcp_reboot+0xaa>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REBOOTING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801907a:	89b8      	ldrh	r0, [r7, #12]
 801907c:	693b      	ldr	r3, [r7, #16]
 801907e:	33f0      	adds	r3, #240	; 0xf0
 8019080:	697a      	ldr	r2, [r7, #20]
 8019082:	4619      	mov	r1, r3
 8019084:	f000 fe42 	bl	8019d0c <dhcp_option_trailer>

    /* broadcast to server */
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8019088:	4b20      	ldr	r3, [pc, #128]	; (801910c <dhcp_reboot+0x160>)
 801908a:	6818      	ldr	r0, [r3, #0]
 801908c:	687b      	ldr	r3, [r7, #4]
 801908e:	9300      	str	r3, [sp, #0]
 8019090:	2343      	movs	r3, #67	; 0x43
 8019092:	4a1f      	ldr	r2, [pc, #124]	; (8019110 <dhcp_reboot+0x164>)
 8019094:	6979      	ldr	r1, [r7, #20]
 8019096:	f7fe fcef 	bl	8017a78 <udp_sendto_if>
 801909a:	4603      	mov	r3, r0
 801909c:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 801909e:	6978      	ldr	r0, [r7, #20]
 80190a0:	f7f8 fdaa 	bl	8011bf8 <pbuf_free>
 80190a4:	e001      	b.n	80190aa <dhcp_reboot+0xfe>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot: REBOOTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_reboot: could not allocate DHCP request\n"));
    result = ERR_MEM;
 80190a6:	23ff      	movs	r3, #255	; 0xff
 80190a8:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 80190aa:	69bb      	ldr	r3, [r7, #24]
 80190ac:	799b      	ldrb	r3, [r3, #6]
 80190ae:	2bff      	cmp	r3, #255	; 0xff
 80190b0:	d005      	beq.n	80190be <dhcp_reboot+0x112>
    dhcp->tries++;
 80190b2:	69bb      	ldr	r3, [r7, #24]
 80190b4:	799b      	ldrb	r3, [r3, #6]
 80190b6:	3301      	adds	r3, #1
 80190b8:	b2da      	uxtb	r2, r3
 80190ba:	69bb      	ldr	r3, [r7, #24]
 80190bc:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 80190be:	69bb      	ldr	r3, [r7, #24]
 80190c0:	799b      	ldrb	r3, [r3, #6]
 80190c2:	2b09      	cmp	r3, #9
 80190c4:	d80a      	bhi.n	80190dc <dhcp_reboot+0x130>
 80190c6:	69bb      	ldr	r3, [r7, #24]
 80190c8:	799b      	ldrb	r3, [r3, #6]
 80190ca:	b29b      	uxth	r3, r3
 80190cc:	461a      	mov	r2, r3
 80190ce:	0152      	lsls	r2, r2, #5
 80190d0:	1ad2      	subs	r2, r2, r3
 80190d2:	0092      	lsls	r2, r2, #2
 80190d4:	4413      	add	r3, r2
 80190d6:	00db      	lsls	r3, r3, #3
 80190d8:	b29b      	uxth	r3, r3
 80190da:	e001      	b.n	80190e0 <dhcp_reboot+0x134>
 80190dc:	f242 7310 	movw	r3, #10000	; 0x2710
 80190e0:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 80190e2:	89fb      	ldrh	r3, [r7, #14]
 80190e4:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 80190e8:	4a0a      	ldr	r2, [pc, #40]	; (8019114 <dhcp_reboot+0x168>)
 80190ea:	fb82 1203 	smull	r1, r2, r2, r3
 80190ee:	1152      	asrs	r2, r2, #5
 80190f0:	17db      	asrs	r3, r3, #31
 80190f2:	1ad3      	subs	r3, r2, r3
 80190f4:	b29a      	uxth	r2, r3
 80190f6:	69bb      	ldr	r3, [r7, #24]
 80190f8:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 80190fa:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80190fe:	4618      	mov	r0, r3
 8019100:	3720      	adds	r7, #32
 8019102:	46bd      	mov	sp, r7
 8019104:	bdb0      	pop	{r4, r5, r7, pc}
 8019106:	bf00      	nop
 8019108:	20000074 	.word	0x20000074
 801910c:	20008760 	.word	0x20008760
 8019110:	0802280c 	.word	0x0802280c
 8019114:	10624dd3 	.word	0x10624dd3

08019118 <dhcp_release_and_stop>:
 *
 * @param netif network interface
 */
void
dhcp_release_and_stop(struct netif *netif)
{
 8019118:	b5b0      	push	{r4, r5, r7, lr}
 801911a:	b08a      	sub	sp, #40	; 0x28
 801911c:	af02      	add	r7, sp, #8
 801911e:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8019120:	687b      	ldr	r3, [r7, #4]
 8019122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019124:	61fb      	str	r3, [r7, #28]
  ip_addr_t server_ip_addr;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_release_and_stop()\n"));
  if (dhcp == NULL) {
 8019126:	69fb      	ldr	r3, [r7, #28]
 8019128:	2b00      	cmp	r3, #0
 801912a:	f000 8084 	beq.w	8019236 <dhcp_release_and_stop+0x11e>
    return;
  }

  /* already off? -> nothing to do */
  if (dhcp->state == DHCP_STATE_OFF) {
 801912e:	69fb      	ldr	r3, [r7, #28]
 8019130:	795b      	ldrb	r3, [r3, #5]
 8019132:	2b00      	cmp	r3, #0
 8019134:	f000 8081 	beq.w	801923a <dhcp_release_and_stop+0x122>
    return;
  }

  ip_addr_copy(server_ip_addr, dhcp->server_ip_addr);
 8019138:	69fb      	ldr	r3, [r7, #28]
 801913a:	699b      	ldr	r3, [r3, #24]
 801913c:	613b      	str	r3, [r7, #16]

  /* clean old DHCP offer */
  ip_addr_set_zero_ip4(&dhcp->server_ip_addr);
 801913e:	69fb      	ldr	r3, [r7, #28]
 8019140:	2200      	movs	r2, #0
 8019142:	619a      	str	r2, [r3, #24]
  ip4_addr_set_zero(&dhcp->offered_ip_addr);
 8019144:	69fb      	ldr	r3, [r7, #28]
 8019146:	2200      	movs	r2, #0
 8019148:	61da      	str	r2, [r3, #28]
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 801914a:	69fb      	ldr	r3, [r7, #28]
 801914c:	2200      	movs	r2, #0
 801914e:	621a      	str	r2, [r3, #32]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 8019150:	69fb      	ldr	r3, [r7, #28]
 8019152:	2200      	movs	r2, #0
 8019154:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_DHCP_BOOTP_FILE
  ip4_addr_set_zero(&dhcp->offered_si_addr);
#endif /* LWIP_DHCP_BOOTP_FILE */
  dhcp->offered_t0_lease = dhcp->offered_t1_renew = dhcp->offered_t2_rebind = 0;
 8019156:	69fb      	ldr	r3, [r7, #28]
 8019158:	2200      	movs	r2, #0
 801915a:	631a      	str	r2, [r3, #48]	; 0x30
 801915c:	69fb      	ldr	r3, [r7, #28]
 801915e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8019160:	69fb      	ldr	r3, [r7, #28]
 8019162:	62da      	str	r2, [r3, #44]	; 0x2c
 8019164:	69fb      	ldr	r3, [r7, #28]
 8019166:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8019168:	69fb      	ldr	r3, [r7, #28]
 801916a:	629a      	str	r2, [r3, #40]	; 0x28
  dhcp->t1_renew_time = dhcp->t2_rebind_time = dhcp->lease_used = dhcp->t0_timeout = 0;
 801916c:	69fb      	ldr	r3, [r7, #28]
 801916e:	2200      	movs	r2, #0
 8019170:	829a      	strh	r2, [r3, #20]
 8019172:	69fb      	ldr	r3, [r7, #28]
 8019174:	8a9a      	ldrh	r2, [r3, #20]
 8019176:	69fb      	ldr	r3, [r7, #28]
 8019178:	825a      	strh	r2, [r3, #18]
 801917a:	69fb      	ldr	r3, [r7, #28]
 801917c:	8a5a      	ldrh	r2, [r3, #18]
 801917e:	69fb      	ldr	r3, [r7, #28]
 8019180:	821a      	strh	r2, [r3, #16]
 8019182:	69fb      	ldr	r3, [r7, #28]
 8019184:	8a1a      	ldrh	r2, [r3, #16]
 8019186:	69fb      	ldr	r3, [r7, #28]
 8019188:	81da      	strh	r2, [r3, #14]

  /* send release message when current IP was assigned via DHCP */
  if (dhcp_supplied_address(netif)) {
 801918a:	6878      	ldr	r0, [r7, #4]
 801918c:	f000 fdec 	bl	8019d68 <dhcp_supplied_address>
 8019190:	4603      	mov	r3, r0
 8019192:	2b00      	cmp	r3, #0
 8019194:	d03b      	beq.n	801920e <dhcp_release_and_stop+0xf6>
    /* create and initialize the DHCP message header */
    struct pbuf *p_out;
    u16_t options_out_len;
    p_out = dhcp_create_msg(netif, dhcp, DHCP_RELEASE, &options_out_len);
 8019196:	f107 030e 	add.w	r3, r7, #14
 801919a:	2207      	movs	r2, #7
 801919c:	69f9      	ldr	r1, [r7, #28]
 801919e:	6878      	ldr	r0, [r7, #4]
 80191a0:	f000 fcde 	bl	8019b60 <dhcp_create_msg>
 80191a4:	61b8      	str	r0, [r7, #24]
    if (p_out != NULL) {
 80191a6:	69bb      	ldr	r3, [r7, #24]
 80191a8:	2b00      	cmp	r3, #0
 80191aa:	d030      	beq.n	801920e <dhcp_release_and_stop+0xf6>
      struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 80191ac:	69bb      	ldr	r3, [r7, #24]
 80191ae:	685b      	ldr	r3, [r3, #4]
 80191b0:	617b      	str	r3, [r7, #20]
      options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 80191b2:	89f8      	ldrh	r0, [r7, #14]
 80191b4:	697b      	ldr	r3, [r7, #20]
 80191b6:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80191ba:	2304      	movs	r3, #4
 80191bc:	2236      	movs	r2, #54	; 0x36
 80191be:	f000 f85f 	bl	8019280 <dhcp_option>
 80191c2:	4603      	mov	r3, r0
 80191c4:	81fb      	strh	r3, [r7, #14]
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 80191c6:	89fc      	ldrh	r4, [r7, #14]
 80191c8:	697b      	ldr	r3, [r7, #20]
 80191ca:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 80191ce:	693b      	ldr	r3, [r7, #16]
 80191d0:	4618      	mov	r0, r3
 80191d2:	f7f7 f972 	bl	80104ba <lwip_htonl>
 80191d6:	4603      	mov	r3, r0
 80191d8:	461a      	mov	r2, r3
 80191da:	4629      	mov	r1, r5
 80191dc:	4620      	mov	r0, r4
 80191de:	f000 f8db 	bl	8019398 <dhcp_option_long>
 80191e2:	4603      	mov	r3, r0
 80191e4:	81fb      	strh	r3, [r7, #14]

      LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, dhcp->state, msg_out, DHCP_RELEASE, &options_out_len);
      dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 80191e6:	89f8      	ldrh	r0, [r7, #14]
 80191e8:	697b      	ldr	r3, [r7, #20]
 80191ea:	33f0      	adds	r3, #240	; 0xf0
 80191ec:	69ba      	ldr	r2, [r7, #24]
 80191ee:	4619      	mov	r1, r3
 80191f0:	f000 fd8c 	bl	8019d0c <dhcp_option_trailer>

      udp_sendto_if(dhcp_pcb, p_out, &server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 80191f4:	4b13      	ldr	r3, [pc, #76]	; (8019244 <dhcp_release_and_stop+0x12c>)
 80191f6:	6818      	ldr	r0, [r3, #0]
 80191f8:	f107 0210 	add.w	r2, r7, #16
 80191fc:	687b      	ldr	r3, [r7, #4]
 80191fe:	9300      	str	r3, [sp, #0]
 8019200:	2343      	movs	r3, #67	; 0x43
 8019202:	69b9      	ldr	r1, [r7, #24]
 8019204:	f7fe fc38 	bl	8017a78 <udp_sendto_if>
      pbuf_free(p_out);
 8019208:	69b8      	ldr	r0, [r7, #24]
 801920a:	f7f8 fcf5 	bl	8011bf8 <pbuf_free>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_release: could not allocate DHCP request\n"));
    }
  }

  /* remove IP address from interface (prevents routing from selecting this interface) */
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 801920e:	4b0e      	ldr	r3, [pc, #56]	; (8019248 <dhcp_release_and_stop+0x130>)
 8019210:	4a0d      	ldr	r2, [pc, #52]	; (8019248 <dhcp_release_and_stop+0x130>)
 8019212:	490d      	ldr	r1, [pc, #52]	; (8019248 <dhcp_release_and_stop+0x130>)
 8019214:	6878      	ldr	r0, [r7, #4]
 8019216:	f7f7 ffe5 	bl	80111e4 <netif_set_addr>
    autoip_stop(netif);
    dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_OFF;
  }
#endif /* LWIP_DHCP_AUTOIP_COOP */

  dhcp_set_state(dhcp, DHCP_STATE_OFF);
 801921a:	2100      	movs	r1, #0
 801921c:	69f8      	ldr	r0, [r7, #28]
 801921e:	f000 f815 	bl	801924c <dhcp_set_state>

  if (dhcp->pcb_allocated != 0) {
 8019222:	69fb      	ldr	r3, [r7, #28]
 8019224:	791b      	ldrb	r3, [r3, #4]
 8019226:	2b00      	cmp	r3, #0
 8019228:	d008      	beq.n	801923c <dhcp_release_and_stop+0x124>
    dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 801922a:	f7fe ff71 	bl	8018110 <dhcp_dec_pcb_refcount>
    dhcp->pcb_allocated = 0;
 801922e:	69fb      	ldr	r3, [r7, #28]
 8019230:	2200      	movs	r2, #0
 8019232:	711a      	strb	r2, [r3, #4]
 8019234:	e002      	b.n	801923c <dhcp_release_and_stop+0x124>
    return;
 8019236:	bf00      	nop
 8019238:	e000      	b.n	801923c <dhcp_release_and_stop+0x124>
    return;
 801923a:	bf00      	nop
  }
}
 801923c:	3720      	adds	r7, #32
 801923e:	46bd      	mov	sp, r7
 8019240:	bdb0      	pop	{r4, r5, r7, pc}
 8019242:	bf00      	nop
 8019244:	20008760 	.word	0x20008760
 8019248:	08022808 	.word	0x08022808

0801924c <dhcp_set_state>:
 *
 * If the state changed, reset the number of tries.
 */
static void
dhcp_set_state(struct dhcp *dhcp, u8_t new_state)
{
 801924c:	b480      	push	{r7}
 801924e:	b083      	sub	sp, #12
 8019250:	af00      	add	r7, sp, #0
 8019252:	6078      	str	r0, [r7, #4]
 8019254:	460b      	mov	r3, r1
 8019256:	70fb      	strb	r3, [r7, #3]
  if (new_state != dhcp->state) {
 8019258:	687b      	ldr	r3, [r7, #4]
 801925a:	795b      	ldrb	r3, [r3, #5]
 801925c:	78fa      	ldrb	r2, [r7, #3]
 801925e:	429a      	cmp	r2, r3
 8019260:	d008      	beq.n	8019274 <dhcp_set_state+0x28>
    dhcp->state = new_state;
 8019262:	687b      	ldr	r3, [r7, #4]
 8019264:	78fa      	ldrb	r2, [r7, #3]
 8019266:	715a      	strb	r2, [r3, #5]
    dhcp->tries = 0;
 8019268:	687b      	ldr	r3, [r7, #4]
 801926a:	2200      	movs	r2, #0
 801926c:	719a      	strb	r2, [r3, #6]
    dhcp->request_timeout = 0;
 801926e:	687b      	ldr	r3, [r7, #4]
 8019270:	2200      	movs	r2, #0
 8019272:	811a      	strh	r2, [r3, #8]
  }
}
 8019274:	bf00      	nop
 8019276:	370c      	adds	r7, #12
 8019278:	46bd      	mov	sp, r7
 801927a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801927e:	4770      	bx	lr

08019280 <dhcp_option>:
 * DHCP message.
 *
 */
static u16_t
dhcp_option(u16_t options_out_len, u8_t *options, u8_t option_type, u8_t option_len)
{
 8019280:	b580      	push	{r7, lr}
 8019282:	b082      	sub	sp, #8
 8019284:	af00      	add	r7, sp, #0
 8019286:	6039      	str	r1, [r7, #0]
 8019288:	4611      	mov	r1, r2
 801928a:	461a      	mov	r2, r3
 801928c:	4603      	mov	r3, r0
 801928e:	80fb      	strh	r3, [r7, #6]
 8019290:	460b      	mov	r3, r1
 8019292:	717b      	strb	r3, [r7, #5]
 8019294:	4613      	mov	r3, r2
 8019296:	713b      	strb	r3, [r7, #4]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8019298:	88fa      	ldrh	r2, [r7, #6]
 801929a:	793b      	ldrb	r3, [r7, #4]
 801929c:	4413      	add	r3, r2
 801929e:	3302      	adds	r3, #2
 80192a0:	2b44      	cmp	r3, #68	; 0x44
 80192a2:	d906      	bls.n	80192b2 <dhcp_option+0x32>
 80192a4:	4b0d      	ldr	r3, [pc, #52]	; (80192dc <dhcp_option+0x5c>)
 80192a6:	f240 529a 	movw	r2, #1434	; 0x59a
 80192aa:	490d      	ldr	r1, [pc, #52]	; (80192e0 <dhcp_option+0x60>)
 80192ac:	480d      	ldr	r0, [pc, #52]	; (80192e4 <dhcp_option+0x64>)
 80192ae:	f003 f9d3 	bl	801c658 <iprintf>
  options[options_out_len++] = option_type;
 80192b2:	88fb      	ldrh	r3, [r7, #6]
 80192b4:	1c5a      	adds	r2, r3, #1
 80192b6:	80fa      	strh	r2, [r7, #6]
 80192b8:	461a      	mov	r2, r3
 80192ba:	683b      	ldr	r3, [r7, #0]
 80192bc:	4413      	add	r3, r2
 80192be:	797a      	ldrb	r2, [r7, #5]
 80192c0:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = option_len;
 80192c2:	88fb      	ldrh	r3, [r7, #6]
 80192c4:	1c5a      	adds	r2, r3, #1
 80192c6:	80fa      	strh	r2, [r7, #6]
 80192c8:	461a      	mov	r2, r3
 80192ca:	683b      	ldr	r3, [r7, #0]
 80192cc:	4413      	add	r3, r2
 80192ce:	793a      	ldrb	r2, [r7, #4]
 80192d0:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 80192d2:	88fb      	ldrh	r3, [r7, #6]
}
 80192d4:	4618      	mov	r0, r3
 80192d6:	3708      	adds	r7, #8
 80192d8:	46bd      	mov	sp, r7
 80192da:	bd80      	pop	{r7, pc}
 80192dc:	0801fd38 	.word	0x0801fd38
 80192e0:	0801fecc 	.word	0x0801fecc
 80192e4:	0801fd98 	.word	0x0801fd98

080192e8 <dhcp_option_byte>:
 * Concatenate a single byte to the outgoing DHCP message.
 *
 */
static u16_t
dhcp_option_byte(u16_t options_out_len, u8_t *options, u8_t value)
{
 80192e8:	b580      	push	{r7, lr}
 80192ea:	b082      	sub	sp, #8
 80192ec:	af00      	add	r7, sp, #0
 80192ee:	4603      	mov	r3, r0
 80192f0:	6039      	str	r1, [r7, #0]
 80192f2:	80fb      	strh	r3, [r7, #6]
 80192f4:	4613      	mov	r3, r2
 80192f6:	717b      	strb	r3, [r7, #5]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 80192f8:	88fb      	ldrh	r3, [r7, #6]
 80192fa:	2b43      	cmp	r3, #67	; 0x43
 80192fc:	d906      	bls.n	801930c <dhcp_option_byte+0x24>
 80192fe:	4b0a      	ldr	r3, [pc, #40]	; (8019328 <dhcp_option_byte+0x40>)
 8019300:	f240 52a6 	movw	r2, #1446	; 0x5a6
 8019304:	4909      	ldr	r1, [pc, #36]	; (801932c <dhcp_option_byte+0x44>)
 8019306:	480a      	ldr	r0, [pc, #40]	; (8019330 <dhcp_option_byte+0x48>)
 8019308:	f003 f9a6 	bl	801c658 <iprintf>
  options[options_out_len++] = value;
 801930c:	88fb      	ldrh	r3, [r7, #6]
 801930e:	1c5a      	adds	r2, r3, #1
 8019310:	80fa      	strh	r2, [r7, #6]
 8019312:	461a      	mov	r2, r3
 8019314:	683b      	ldr	r3, [r7, #0]
 8019316:	4413      	add	r3, r2
 8019318:	797a      	ldrb	r2, [r7, #5]
 801931a:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 801931c:	88fb      	ldrh	r3, [r7, #6]
}
 801931e:	4618      	mov	r0, r3
 8019320:	3708      	adds	r7, #8
 8019322:	46bd      	mov	sp, r7
 8019324:	bd80      	pop	{r7, pc}
 8019326:	bf00      	nop
 8019328:	0801fd38 	.word	0x0801fd38
 801932c:	0801ff10 	.word	0x0801ff10
 8019330:	0801fd98 	.word	0x0801fd98

08019334 <dhcp_option_short>:

static u16_t
dhcp_option_short(u16_t options_out_len, u8_t *options, u16_t value)
{
 8019334:	b580      	push	{r7, lr}
 8019336:	b082      	sub	sp, #8
 8019338:	af00      	add	r7, sp, #0
 801933a:	4603      	mov	r3, r0
 801933c:	6039      	str	r1, [r7, #0]
 801933e:	80fb      	strh	r3, [r7, #6]
 8019340:	4613      	mov	r3, r2
 8019342:	80bb      	strh	r3, [r7, #4]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8019344:	88fb      	ldrh	r3, [r7, #6]
 8019346:	3302      	adds	r3, #2
 8019348:	2b44      	cmp	r3, #68	; 0x44
 801934a:	d906      	bls.n	801935a <dhcp_option_short+0x26>
 801934c:	4b0f      	ldr	r3, [pc, #60]	; (801938c <dhcp_option_short+0x58>)
 801934e:	f240 52ae 	movw	r2, #1454	; 0x5ae
 8019352:	490f      	ldr	r1, [pc, #60]	; (8019390 <dhcp_option_short+0x5c>)
 8019354:	480f      	ldr	r0, [pc, #60]	; (8019394 <dhcp_option_short+0x60>)
 8019356:	f003 f97f 	bl	801c658 <iprintf>
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 801935a:	88bb      	ldrh	r3, [r7, #4]
 801935c:	0a1b      	lsrs	r3, r3, #8
 801935e:	b29a      	uxth	r2, r3
 8019360:	88fb      	ldrh	r3, [r7, #6]
 8019362:	1c59      	adds	r1, r3, #1
 8019364:	80f9      	strh	r1, [r7, #6]
 8019366:	4619      	mov	r1, r3
 8019368:	683b      	ldr	r3, [r7, #0]
 801936a:	440b      	add	r3, r1
 801936c:	b2d2      	uxtb	r2, r2
 801936e:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 8019370:	88fb      	ldrh	r3, [r7, #6]
 8019372:	1c5a      	adds	r2, r3, #1
 8019374:	80fa      	strh	r2, [r7, #6]
 8019376:	461a      	mov	r2, r3
 8019378:	683b      	ldr	r3, [r7, #0]
 801937a:	4413      	add	r3, r2
 801937c:	88ba      	ldrh	r2, [r7, #4]
 801937e:	b2d2      	uxtb	r2, r2
 8019380:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 8019382:	88fb      	ldrh	r3, [r7, #6]
}
 8019384:	4618      	mov	r0, r3
 8019386:	3708      	adds	r7, #8
 8019388:	46bd      	mov	sp, r7
 801938a:	bd80      	pop	{r7, pc}
 801938c:	0801fd38 	.word	0x0801fd38
 8019390:	0801ff48 	.word	0x0801ff48
 8019394:	0801fd98 	.word	0x0801fd98

08019398 <dhcp_option_long>:

static u16_t
dhcp_option_long(u16_t options_out_len, u8_t *options, u32_t value)
{
 8019398:	b580      	push	{r7, lr}
 801939a:	b084      	sub	sp, #16
 801939c:	af00      	add	r7, sp, #0
 801939e:	4603      	mov	r3, r0
 80193a0:	60b9      	str	r1, [r7, #8]
 80193a2:	607a      	str	r2, [r7, #4]
 80193a4:	81fb      	strh	r3, [r7, #14]
  LWIP_ASSERT("dhcp_option_long: options_out_len + 4 <= DHCP_OPTIONS_LEN", options_out_len + 4U <= DHCP_OPTIONS_LEN);
 80193a6:	89fb      	ldrh	r3, [r7, #14]
 80193a8:	3304      	adds	r3, #4
 80193aa:	2b44      	cmp	r3, #68	; 0x44
 80193ac:	d906      	bls.n	80193bc <dhcp_option_long+0x24>
 80193ae:	4b19      	ldr	r3, [pc, #100]	; (8019414 <dhcp_option_long+0x7c>)
 80193b0:	f240 52b7 	movw	r2, #1463	; 0x5b7
 80193b4:	4918      	ldr	r1, [pc, #96]	; (8019418 <dhcp_option_long+0x80>)
 80193b6:	4819      	ldr	r0, [pc, #100]	; (801941c <dhcp_option_long+0x84>)
 80193b8:	f003 f94e 	bl	801c658 <iprintf>
  options[options_out_len++] = (u8_t)((value & 0xff000000UL) >> 24);
 80193bc:	687b      	ldr	r3, [r7, #4]
 80193be:	0e1a      	lsrs	r2, r3, #24
 80193c0:	89fb      	ldrh	r3, [r7, #14]
 80193c2:	1c59      	adds	r1, r3, #1
 80193c4:	81f9      	strh	r1, [r7, #14]
 80193c6:	4619      	mov	r1, r3
 80193c8:	68bb      	ldr	r3, [r7, #8]
 80193ca:	440b      	add	r3, r1
 80193cc:	b2d2      	uxtb	r2, r2
 80193ce:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 80193d0:	687b      	ldr	r3, [r7, #4]
 80193d2:	0c1a      	lsrs	r2, r3, #16
 80193d4:	89fb      	ldrh	r3, [r7, #14]
 80193d6:	1c59      	adds	r1, r3, #1
 80193d8:	81f9      	strh	r1, [r7, #14]
 80193da:	4619      	mov	r1, r3
 80193dc:	68bb      	ldr	r3, [r7, #8]
 80193de:	440b      	add	r3, r1
 80193e0:	b2d2      	uxtb	r2, r2
 80193e2:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 80193e4:	687b      	ldr	r3, [r7, #4]
 80193e6:	0a1a      	lsrs	r2, r3, #8
 80193e8:	89fb      	ldrh	r3, [r7, #14]
 80193ea:	1c59      	adds	r1, r3, #1
 80193ec:	81f9      	strh	r1, [r7, #14]
 80193ee:	4619      	mov	r1, r3
 80193f0:	68bb      	ldr	r3, [r7, #8]
 80193f2:	440b      	add	r3, r1
 80193f4:	b2d2      	uxtb	r2, r2
 80193f6:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x000000ffUL));
 80193f8:	89fb      	ldrh	r3, [r7, #14]
 80193fa:	1c5a      	adds	r2, r3, #1
 80193fc:	81fa      	strh	r2, [r7, #14]
 80193fe:	461a      	mov	r2, r3
 8019400:	68bb      	ldr	r3, [r7, #8]
 8019402:	4413      	add	r3, r2
 8019404:	687a      	ldr	r2, [r7, #4]
 8019406:	b2d2      	uxtb	r2, r2
 8019408:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 801940a:	89fb      	ldrh	r3, [r7, #14]
}
 801940c:	4618      	mov	r0, r3
 801940e:	3710      	adds	r7, #16
 8019410:	46bd      	mov	sp, r7
 8019412:	bd80      	pop	{r7, pc}
 8019414:	0801fd38 	.word	0x0801fd38
 8019418:	0801ff84 	.word	0x0801ff84
 801941c:	0801fd98 	.word	0x0801fd98

08019420 <dhcp_parse_reply>:
 * use that further on.
 *
 */
static err_t
dhcp_parse_reply(struct pbuf *p, struct dhcp *dhcp)
{
 8019420:	b580      	push	{r7, lr}
 8019422:	b090      	sub	sp, #64	; 0x40
 8019424:	af00      	add	r7, sp, #0
 8019426:	6078      	str	r0, [r7, #4]
 8019428:	6039      	str	r1, [r7, #0]
  u16_t offset;
  u16_t offset_max;
  u16_t options_idx;
  u16_t options_idx_max;
  struct pbuf *q;
  int parse_file_as_options = 0;
 801942a:	2300      	movs	r3, #0
 801942c:	62fb      	str	r3, [r7, #44]	; 0x2c
  int parse_sname_as_options = 0;
 801942e:	2300      	movs	r3, #0
 8019430:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

  LWIP_UNUSED_ARG(dhcp);

  /* clear received options */
  dhcp_clear_all_options(dhcp);
 8019432:	2208      	movs	r2, #8
 8019434:	2100      	movs	r1, #0
 8019436:	48be      	ldr	r0, [pc, #760]	; (8019730 <dhcp_parse_reply+0x310>)
 8019438:	f003 f905 	bl	801c646 <memset>
  /* check that beginning of dhcp_msg (up to and including chaddr) is in first pbuf */
  if (p->len < DHCP_SNAME_OFS) {
 801943c:	687b      	ldr	r3, [r7, #4]
 801943e:	895b      	ldrh	r3, [r3, #10]
 8019440:	2b2b      	cmp	r3, #43	; 0x2b
 8019442:	d802      	bhi.n	801944a <dhcp_parse_reply+0x2a>
    return ERR_BUF;
 8019444:	f06f 0301 	mvn.w	r3, #1
 8019448:	e2a8      	b.n	801999c <dhcp_parse_reply+0x57c>
  }
  msg_in = (struct dhcp_msg *)p->payload;
 801944a:	687b      	ldr	r3, [r7, #4]
 801944c:	685b      	ldr	r3, [r3, #4]
 801944e:	61bb      	str	r3, [r7, #24]
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* parse options */

  /* start with options field */
  options_idx = DHCP_OPTIONS_OFS;
 8019450:	23f0      	movs	r3, #240	; 0xf0
 8019452:	86fb      	strh	r3, [r7, #54]	; 0x36
  /* parse options to the end of the received packet */
  options_idx_max = p->tot_len;
 8019454:	687b      	ldr	r3, [r7, #4]
 8019456:	891b      	ldrh	r3, [r3, #8]
 8019458:	86bb      	strh	r3, [r7, #52]	; 0x34
again:
  q = p;
 801945a:	687b      	ldr	r3, [r7, #4]
 801945c:	633b      	str	r3, [r7, #48]	; 0x30
  while ((q != NULL) && (options_idx >= q->len)) {
 801945e:	e00c      	b.n	801947a <dhcp_parse_reply+0x5a>
    options_idx = (u16_t)(options_idx - q->len);
 8019460:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019462:	895b      	ldrh	r3, [r3, #10]
 8019464:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8019466:	1ad3      	subs	r3, r2, r3
 8019468:	86fb      	strh	r3, [r7, #54]	; 0x36
    options_idx_max = (u16_t)(options_idx_max - q->len);
 801946a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801946c:	895b      	ldrh	r3, [r3, #10]
 801946e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8019470:	1ad3      	subs	r3, r2, r3
 8019472:	86bb      	strh	r3, [r7, #52]	; 0x34
    q = q->next;
 8019474:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019476:	681b      	ldr	r3, [r3, #0]
 8019478:	633b      	str	r3, [r7, #48]	; 0x30
  while ((q != NULL) && (options_idx >= q->len)) {
 801947a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801947c:	2b00      	cmp	r3, #0
 801947e:	d004      	beq.n	801948a <dhcp_parse_reply+0x6a>
 8019480:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019482:	895b      	ldrh	r3, [r3, #10]
 8019484:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8019486:	429a      	cmp	r2, r3
 8019488:	d2ea      	bcs.n	8019460 <dhcp_parse_reply+0x40>
  }
  if (q == NULL) {
 801948a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801948c:	2b00      	cmp	r3, #0
 801948e:	d102      	bne.n	8019496 <dhcp_parse_reply+0x76>
    return ERR_BUF;
 8019490:	f06f 0301 	mvn.w	r3, #1
 8019494:	e282      	b.n	801999c <dhcp_parse_reply+0x57c>
  }
  offset = options_idx;
 8019496:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8019498:	877b      	strh	r3, [r7, #58]	; 0x3a
  offset_max = options_idx_max;
 801949a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801949c:	873b      	strh	r3, [r7, #56]	; 0x38
  options = (u8_t *)q->payload;
 801949e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80194a0:	685b      	ldr	r3, [r3, #4]
 80194a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* at least 1 byte to read and no end marker, then at least 3 bytes to read? */
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 80194a4:	e23a      	b.n	801991c <dhcp_parse_reply+0x4fc>
    u8_t op = options[offset];
 80194a6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80194a8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80194aa:	4413      	add	r3, r2
 80194ac:	781b      	ldrb	r3, [r3, #0]
 80194ae:	75fb      	strb	r3, [r7, #23]
    u8_t len;
    u8_t decode_len = 0;
 80194b0:	2300      	movs	r3, #0
 80194b2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    int decode_idx = -1;
 80194b6:	f04f 33ff 	mov.w	r3, #4294967295
 80194ba:	623b      	str	r3, [r7, #32]
    u16_t val_offset = (u16_t)(offset + 2);
 80194bc:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80194be:	3302      	adds	r3, #2
 80194c0:	83fb      	strh	r3, [r7, #30]
    if (val_offset < offset) {
 80194c2:	8bfa      	ldrh	r2, [r7, #30]
 80194c4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80194c6:	429a      	cmp	r2, r3
 80194c8:	d202      	bcs.n	80194d0 <dhcp_parse_reply+0xb0>
      /* overflow */
      return ERR_BUF;
 80194ca:	f06f 0301 	mvn.w	r3, #1
 80194ce:	e265      	b.n	801999c <dhcp_parse_reply+0x57c>
    }
    /* len byte might be in the next pbuf */
    if ((offset + 1) < q->len) {
 80194d0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80194d2:	3301      	adds	r3, #1
 80194d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80194d6:	8952      	ldrh	r2, [r2, #10]
 80194d8:	4293      	cmp	r3, r2
 80194da:	da07      	bge.n	80194ec <dhcp_parse_reply+0xcc>
      len = options[offset + 1];
 80194dc:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80194de:	3301      	adds	r3, #1
 80194e0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80194e2:	4413      	add	r3, r2
 80194e4:	781b      	ldrb	r3, [r3, #0]
 80194e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80194ea:	e00b      	b.n	8019504 <dhcp_parse_reply+0xe4>
    } else {
      len = (q->next != NULL ? ((u8_t *)q->next->payload)[0] : 0);
 80194ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80194ee:	681b      	ldr	r3, [r3, #0]
 80194f0:	2b00      	cmp	r3, #0
 80194f2:	d004      	beq.n	80194fe <dhcp_parse_reply+0xde>
 80194f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80194f6:	681b      	ldr	r3, [r3, #0]
 80194f8:	685b      	ldr	r3, [r3, #4]
 80194fa:	781b      	ldrb	r3, [r3, #0]
 80194fc:	e000      	b.n	8019500 <dhcp_parse_reply+0xe0>
 80194fe:	2300      	movs	r3, #0
 8019500:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
    /* LWIP_DEBUGF(DHCP_DEBUG, ("msg_offset=%"U16_F", q->len=%"U16_F, msg_offset, q->len)); */
    decode_len = len;
 8019504:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019508:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    switch (op) {
 801950c:	7dfb      	ldrb	r3, [r7, #23]
 801950e:	2b3b      	cmp	r3, #59	; 0x3b
 8019510:	f200 812d 	bhi.w	801976e <dhcp_parse_reply+0x34e>
 8019514:	a201      	add	r2, pc, #4	; (adr r2, 801951c <dhcp_parse_reply+0xfc>)
 8019516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801951a:	bf00      	nop
 801951c:	0801960d 	.word	0x0801960d
 8019520:	0801961d 	.word	0x0801961d
 8019524:	0801976f 	.word	0x0801976f
 8019528:	0801963f 	.word	0x0801963f
 801952c:	0801976f 	.word	0x0801976f
 8019530:	0801976f 	.word	0x0801976f
 8019534:	0801976f 	.word	0x0801976f
 8019538:	0801976f 	.word	0x0801976f
 801953c:	0801976f 	.word	0x0801976f
 8019540:	0801976f 	.word	0x0801976f
 8019544:	0801976f 	.word	0x0801976f
 8019548:	0801976f 	.word	0x0801976f
 801954c:	0801976f 	.word	0x0801976f
 8019550:	0801976f 	.word	0x0801976f
 8019554:	0801976f 	.word	0x0801976f
 8019558:	0801976f 	.word	0x0801976f
 801955c:	0801976f 	.word	0x0801976f
 8019560:	0801976f 	.word	0x0801976f
 8019564:	0801976f 	.word	0x0801976f
 8019568:	0801976f 	.word	0x0801976f
 801956c:	0801976f 	.word	0x0801976f
 8019570:	0801976f 	.word	0x0801976f
 8019574:	0801976f 	.word	0x0801976f
 8019578:	0801976f 	.word	0x0801976f
 801957c:	0801976f 	.word	0x0801976f
 8019580:	0801976f 	.word	0x0801976f
 8019584:	0801976f 	.word	0x0801976f
 8019588:	0801976f 	.word	0x0801976f
 801958c:	0801976f 	.word	0x0801976f
 8019590:	0801976f 	.word	0x0801976f
 8019594:	0801976f 	.word	0x0801976f
 8019598:	0801976f 	.word	0x0801976f
 801959c:	0801976f 	.word	0x0801976f
 80195a0:	0801976f 	.word	0x0801976f
 80195a4:	0801976f 	.word	0x0801976f
 80195a8:	0801976f 	.word	0x0801976f
 80195ac:	0801976f 	.word	0x0801976f
 80195b0:	0801976f 	.word	0x0801976f
 80195b4:	0801976f 	.word	0x0801976f
 80195b8:	0801976f 	.word	0x0801976f
 80195bc:	0801976f 	.word	0x0801976f
 80195c0:	0801976f 	.word	0x0801976f
 80195c4:	0801976f 	.word	0x0801976f
 80195c8:	0801976f 	.word	0x0801976f
 80195cc:	0801976f 	.word	0x0801976f
 80195d0:	0801976f 	.word	0x0801976f
 80195d4:	0801976f 	.word	0x0801976f
 80195d8:	0801976f 	.word	0x0801976f
 80195dc:	0801976f 	.word	0x0801976f
 80195e0:	0801976f 	.word	0x0801976f
 80195e4:	0801976f 	.word	0x0801976f
 80195e8:	0801966b 	.word	0x0801966b
 80195ec:	0801968d 	.word	0x0801968d
 80195f0:	080196c9 	.word	0x080196c9
 80195f4:	080196eb 	.word	0x080196eb
 80195f8:	0801976f 	.word	0x0801976f
 80195fc:	0801976f 	.word	0x0801976f
 8019600:	0801976f 	.word	0x0801976f
 8019604:	0801970d 	.word	0x0801970d
 8019608:	0801974d 	.word	0x0801974d
      /* case(DHCP_OPTION_END): handled above */
      case (DHCP_OPTION_PAD):
        /* special option: no len encoded */
        decode_len = len = 0;
 801960c:	2300      	movs	r3, #0
 801960e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8019612:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019616:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        /* will be increased below */
        break;
 801961a:	e0ac      	b.n	8019776 <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_SUBNET_MASK):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801961c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019620:	2b04      	cmp	r3, #4
 8019622:	d009      	beq.n	8019638 <dhcp_parse_reply+0x218>
 8019624:	4b43      	ldr	r3, [pc, #268]	; (8019734 <dhcp_parse_reply+0x314>)
 8019626:	f240 622e 	movw	r2, #1582	; 0x62e
 801962a:	4943      	ldr	r1, [pc, #268]	; (8019738 <dhcp_parse_reply+0x318>)
 801962c:	4843      	ldr	r0, [pc, #268]	; (801973c <dhcp_parse_reply+0x31c>)
 801962e:	f003 f813 	bl	801c658 <iprintf>
 8019632:	f06f 0305 	mvn.w	r3, #5
 8019636:	e1b1      	b.n	801999c <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_SUBNET_MASK;
 8019638:	2306      	movs	r3, #6
 801963a:	623b      	str	r3, [r7, #32]
        break;
 801963c:	e09b      	b.n	8019776 <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_ROUTER):
        decode_len = 4; /* only copy the first given router */
 801963e:	2304      	movs	r3, #4
 8019640:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 8019644:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8019648:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801964c:	429a      	cmp	r2, r3
 801964e:	d209      	bcs.n	8019664 <dhcp_parse_reply+0x244>
 8019650:	4b38      	ldr	r3, [pc, #224]	; (8019734 <dhcp_parse_reply+0x314>)
 8019652:	f240 6233 	movw	r2, #1587	; 0x633
 8019656:	493a      	ldr	r1, [pc, #232]	; (8019740 <dhcp_parse_reply+0x320>)
 8019658:	4838      	ldr	r0, [pc, #224]	; (801973c <dhcp_parse_reply+0x31c>)
 801965a:	f002 fffd 	bl	801c658 <iprintf>
 801965e:	f06f 0305 	mvn.w	r3, #5
 8019662:	e19b      	b.n	801999c <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_ROUTER;
 8019664:	2307      	movs	r3, #7
 8019666:	623b      	str	r3, [r7, #32]
        break;
 8019668:	e085      	b.n	8019776 <dhcp_parse_reply+0x356>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
        decode_idx = DHCP_OPTION_IDX_DNS_SERVER;
        break;
#endif /* LWIP_DHCP_PROVIDE_DNS_SERVERS */
      case (DHCP_OPTION_LEASE_TIME):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801966a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801966e:	2b04      	cmp	r3, #4
 8019670:	d009      	beq.n	8019686 <dhcp_parse_reply+0x266>
 8019672:	4b30      	ldr	r3, [pc, #192]	; (8019734 <dhcp_parse_reply+0x314>)
 8019674:	f240 6241 	movw	r2, #1601	; 0x641
 8019678:	492f      	ldr	r1, [pc, #188]	; (8019738 <dhcp_parse_reply+0x318>)
 801967a:	4830      	ldr	r0, [pc, #192]	; (801973c <dhcp_parse_reply+0x31c>)
 801967c:	f002 ffec 	bl	801c658 <iprintf>
 8019680:	f06f 0305 	mvn.w	r3, #5
 8019684:	e18a      	b.n	801999c <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_LEASE_TIME;
 8019686:	2303      	movs	r3, #3
 8019688:	623b      	str	r3, [r7, #32]
        break;
 801968a:	e074      	b.n	8019776 <dhcp_parse_reply+0x356>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
        decode_idx = DHCP_OPTION_IDX_NTP_SERVER;
        break;
#endif /* LWIP_DHCP_GET_NTP_SRV*/
      case (DHCP_OPTION_OVERLOAD):
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 801968c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019690:	2b01      	cmp	r3, #1
 8019692:	d009      	beq.n	80196a8 <dhcp_parse_reply+0x288>
 8019694:	4b27      	ldr	r3, [pc, #156]	; (8019734 <dhcp_parse_reply+0x314>)
 8019696:	f240 624f 	movw	r2, #1615	; 0x64f
 801969a:	492a      	ldr	r1, [pc, #168]	; (8019744 <dhcp_parse_reply+0x324>)
 801969c:	4827      	ldr	r0, [pc, #156]	; (801973c <dhcp_parse_reply+0x31c>)
 801969e:	f002 ffdb 	bl	801c658 <iprintf>
 80196a2:	f06f 0305 	mvn.w	r3, #5
 80196a6:	e179      	b.n	801999c <dhcp_parse_reply+0x57c>
        /* decode overload only in options, not in file/sname: invalid packet */
        LWIP_ERROR("overload in file/sname", options_idx == DHCP_OPTIONS_OFS, return ERR_VAL;);
 80196a8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80196aa:	2bf0      	cmp	r3, #240	; 0xf0
 80196ac:	d009      	beq.n	80196c2 <dhcp_parse_reply+0x2a2>
 80196ae:	4b21      	ldr	r3, [pc, #132]	; (8019734 <dhcp_parse_reply+0x314>)
 80196b0:	f240 6251 	movw	r2, #1617	; 0x651
 80196b4:	4924      	ldr	r1, [pc, #144]	; (8019748 <dhcp_parse_reply+0x328>)
 80196b6:	4821      	ldr	r0, [pc, #132]	; (801973c <dhcp_parse_reply+0x31c>)
 80196b8:	f002 ffce 	bl	801c658 <iprintf>
 80196bc:	f06f 0305 	mvn.w	r3, #5
 80196c0:	e16c      	b.n	801999c <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_OVERLOAD;
 80196c2:	2300      	movs	r3, #0
 80196c4:	623b      	str	r3, [r7, #32]
        break;
 80196c6:	e056      	b.n	8019776 <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_MESSAGE_TYPE):
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 80196c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80196cc:	2b01      	cmp	r3, #1
 80196ce:	d009      	beq.n	80196e4 <dhcp_parse_reply+0x2c4>
 80196d0:	4b18      	ldr	r3, [pc, #96]	; (8019734 <dhcp_parse_reply+0x314>)
 80196d2:	f240 6255 	movw	r2, #1621	; 0x655
 80196d6:	491b      	ldr	r1, [pc, #108]	; (8019744 <dhcp_parse_reply+0x324>)
 80196d8:	4818      	ldr	r0, [pc, #96]	; (801973c <dhcp_parse_reply+0x31c>)
 80196da:	f002 ffbd 	bl	801c658 <iprintf>
 80196de:	f06f 0305 	mvn.w	r3, #5
 80196e2:	e15b      	b.n	801999c <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_MSG_TYPE;
 80196e4:	2301      	movs	r3, #1
 80196e6:	623b      	str	r3, [r7, #32]
        break;
 80196e8:	e045      	b.n	8019776 <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_SERVER_ID):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 80196ea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80196ee:	2b04      	cmp	r3, #4
 80196f0:	d009      	beq.n	8019706 <dhcp_parse_reply+0x2e6>
 80196f2:	4b10      	ldr	r3, [pc, #64]	; (8019734 <dhcp_parse_reply+0x314>)
 80196f4:	f240 6259 	movw	r2, #1625	; 0x659
 80196f8:	490f      	ldr	r1, [pc, #60]	; (8019738 <dhcp_parse_reply+0x318>)
 80196fa:	4810      	ldr	r0, [pc, #64]	; (801973c <dhcp_parse_reply+0x31c>)
 80196fc:	f002 ffac 	bl	801c658 <iprintf>
 8019700:	f06f 0305 	mvn.w	r3, #5
 8019704:	e14a      	b.n	801999c <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_SERVER_ID;
 8019706:	2302      	movs	r3, #2
 8019708:	623b      	str	r3, [r7, #32]
        break;
 801970a:	e034      	b.n	8019776 <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_T1):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801970c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019710:	2b04      	cmp	r3, #4
 8019712:	d009      	beq.n	8019728 <dhcp_parse_reply+0x308>
 8019714:	4b07      	ldr	r3, [pc, #28]	; (8019734 <dhcp_parse_reply+0x314>)
 8019716:	f240 625d 	movw	r2, #1629	; 0x65d
 801971a:	4907      	ldr	r1, [pc, #28]	; (8019738 <dhcp_parse_reply+0x318>)
 801971c:	4807      	ldr	r0, [pc, #28]	; (801973c <dhcp_parse_reply+0x31c>)
 801971e:	f002 ff9b 	bl	801c658 <iprintf>
 8019722:	f06f 0305 	mvn.w	r3, #5
 8019726:	e139      	b.n	801999c <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_T1;
 8019728:	2304      	movs	r3, #4
 801972a:	623b      	str	r3, [r7, #32]
        break;
 801972c:	e023      	b.n	8019776 <dhcp_parse_reply+0x356>
 801972e:	bf00      	nop
 8019730:	2000f80c 	.word	0x2000f80c
 8019734:	0801fd38 	.word	0x0801fd38
 8019738:	0801ffc0 	.word	0x0801ffc0
 801973c:	0801fd98 	.word	0x0801fd98
 8019740:	0801ffcc 	.word	0x0801ffcc
 8019744:	0801ffe0 	.word	0x0801ffe0
 8019748:	0801ffec 	.word	0x0801ffec
      case (DHCP_OPTION_T2):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801974c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019750:	2b04      	cmp	r3, #4
 8019752:	d009      	beq.n	8019768 <dhcp_parse_reply+0x348>
 8019754:	4b93      	ldr	r3, [pc, #588]	; (80199a4 <dhcp_parse_reply+0x584>)
 8019756:	f240 6261 	movw	r2, #1633	; 0x661
 801975a:	4993      	ldr	r1, [pc, #588]	; (80199a8 <dhcp_parse_reply+0x588>)
 801975c:	4893      	ldr	r0, [pc, #588]	; (80199ac <dhcp_parse_reply+0x58c>)
 801975e:	f002 ff7b 	bl	801c658 <iprintf>
 8019762:	f06f 0305 	mvn.w	r3, #5
 8019766:	e119      	b.n	801999c <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_T2;
 8019768:	2305      	movs	r3, #5
 801976a:	623b      	str	r3, [r7, #32]
        break;
 801976c:	e003      	b.n	8019776 <dhcp_parse_reply+0x356>
      default:
        decode_len = 0;
 801976e:	2300      	movs	r3, #0
 8019770:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        LWIP_DEBUGF(DHCP_DEBUG, ("skipping option %"U16_F" in options\n", (u16_t)op));
        LWIP_HOOK_DHCP_PARSE_OPTION(ip_current_netif(), dhcp, dhcp->state, msg_in,
                                    dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE) ? (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE) : 0,
                                    op, len, q, val_offset);
        break;
 8019774:	bf00      	nop
    }
    if (op == DHCP_OPTION_PAD) {
 8019776:	7dfb      	ldrb	r3, [r7, #23]
 8019778:	2b00      	cmp	r3, #0
 801977a:	d103      	bne.n	8019784 <dhcp_parse_reply+0x364>
      offset++;
 801977c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801977e:	3301      	adds	r3, #1
 8019780:	877b      	strh	r3, [r7, #58]	; 0x3a
 8019782:	e0a1      	b.n	80198c8 <dhcp_parse_reply+0x4a8>
    } else {
      if (offset + len + 2 > 0xFFFF) {
 8019784:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8019786:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801978a:	4413      	add	r3, r2
 801978c:	3302      	adds	r3, #2
 801978e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8019792:	db02      	blt.n	801979a <dhcp_parse_reply+0x37a>
        /* overflow */
        return ERR_BUF;
 8019794:	f06f 0301 	mvn.w	r3, #1
 8019798:	e100      	b.n	801999c <dhcp_parse_reply+0x57c>
      }
      offset = (u16_t)(offset + len + 2);
 801979a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801979e:	b29a      	uxth	r2, r3
 80197a0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80197a2:	4413      	add	r3, r2
 80197a4:	b29b      	uxth	r3, r3
 80197a6:	3302      	adds	r3, #2
 80197a8:	877b      	strh	r3, [r7, #58]	; 0x3a
      if (decode_len > 0) {
 80197aa:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80197ae:	2b00      	cmp	r3, #0
 80197b0:	f000 808a 	beq.w	80198c8 <dhcp_parse_reply+0x4a8>
        u32_t value = 0;
 80197b4:	2300      	movs	r3, #0
 80197b6:	60bb      	str	r3, [r7, #8]
        u16_t copy_len;
decode_next:
        LWIP_ASSERT("check decode_idx", decode_idx >= 0 && decode_idx < DHCP_OPTION_IDX_MAX);
 80197b8:	6a3b      	ldr	r3, [r7, #32]
 80197ba:	2b00      	cmp	r3, #0
 80197bc:	db02      	blt.n	80197c4 <dhcp_parse_reply+0x3a4>
 80197be:	6a3b      	ldr	r3, [r7, #32]
 80197c0:	2b07      	cmp	r3, #7
 80197c2:	dd06      	ble.n	80197d2 <dhcp_parse_reply+0x3b2>
 80197c4:	4b77      	ldr	r3, [pc, #476]	; (80199a4 <dhcp_parse_reply+0x584>)
 80197c6:	f44f 62cf 	mov.w	r2, #1656	; 0x678
 80197ca:	4979      	ldr	r1, [pc, #484]	; (80199b0 <dhcp_parse_reply+0x590>)
 80197cc:	4877      	ldr	r0, [pc, #476]	; (80199ac <dhcp_parse_reply+0x58c>)
 80197ce:	f002 ff43 	bl	801c658 <iprintf>
        if (!dhcp_option_given(dhcp, decode_idx)) {
 80197d2:	4a78      	ldr	r2, [pc, #480]	; (80199b4 <dhcp_parse_reply+0x594>)
 80197d4:	6a3b      	ldr	r3, [r7, #32]
 80197d6:	4413      	add	r3, r2
 80197d8:	781b      	ldrb	r3, [r3, #0]
 80197da:	2b00      	cmp	r3, #0
 80197dc:	d174      	bne.n	80198c8 <dhcp_parse_reply+0x4a8>
          copy_len = LWIP_MIN(decode_len, 4);
 80197de:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80197e2:	2b04      	cmp	r3, #4
 80197e4:	bf28      	it	cs
 80197e6:	2304      	movcs	r3, #4
 80197e8:	b2db      	uxtb	r3, r3
 80197ea:	82bb      	strh	r3, [r7, #20]
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 80197ec:	8bfb      	ldrh	r3, [r7, #30]
 80197ee:	8aba      	ldrh	r2, [r7, #20]
 80197f0:	f107 0108 	add.w	r1, r7, #8
 80197f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80197f6:	f7f8 fc05 	bl	8012004 <pbuf_copy_partial>
 80197fa:	4603      	mov	r3, r0
 80197fc:	461a      	mov	r2, r3
 80197fe:	8abb      	ldrh	r3, [r7, #20]
 8019800:	4293      	cmp	r3, r2
 8019802:	d002      	beq.n	801980a <dhcp_parse_reply+0x3ea>
            return ERR_BUF;
 8019804:	f06f 0301 	mvn.w	r3, #1
 8019808:	e0c8      	b.n	801999c <dhcp_parse_reply+0x57c>
          }
          if (decode_len > 4) {
 801980a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801980e:	2b04      	cmp	r3, #4
 8019810:	d933      	bls.n	801987a <dhcp_parse_reply+0x45a>
            /* decode more than one u32_t */
            u16_t next_val_offset;
            LWIP_ERROR("decode_len %% 4 == 0", decode_len % 4 == 0, return ERR_VAL;);
 8019812:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8019816:	f003 0303 	and.w	r3, r3, #3
 801981a:	b2db      	uxtb	r3, r3
 801981c:	2b00      	cmp	r3, #0
 801981e:	d009      	beq.n	8019834 <dhcp_parse_reply+0x414>
 8019820:	4b60      	ldr	r3, [pc, #384]	; (80199a4 <dhcp_parse_reply+0x584>)
 8019822:	f240 6281 	movw	r2, #1665	; 0x681
 8019826:	4964      	ldr	r1, [pc, #400]	; (80199b8 <dhcp_parse_reply+0x598>)
 8019828:	4860      	ldr	r0, [pc, #384]	; (80199ac <dhcp_parse_reply+0x58c>)
 801982a:	f002 ff15 	bl	801c658 <iprintf>
 801982e:	f06f 0305 	mvn.w	r3, #5
 8019832:	e0b3      	b.n	801999c <dhcp_parse_reply+0x57c>
            dhcp_got_option(dhcp, decode_idx);
 8019834:	4a5f      	ldr	r2, [pc, #380]	; (80199b4 <dhcp_parse_reply+0x594>)
 8019836:	6a3b      	ldr	r3, [r7, #32]
 8019838:	4413      	add	r3, r2
 801983a:	2201      	movs	r2, #1
 801983c:	701a      	strb	r2, [r3, #0]
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 801983e:	68bb      	ldr	r3, [r7, #8]
 8019840:	4618      	mov	r0, r3
 8019842:	f7f6 fe3a 	bl	80104ba <lwip_htonl>
 8019846:	4601      	mov	r1, r0
 8019848:	4a5c      	ldr	r2, [pc, #368]	; (80199bc <dhcp_parse_reply+0x59c>)
 801984a:	6a3b      	ldr	r3, [r7, #32]
 801984c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            decode_len = (u8_t)(decode_len - 4);
 8019850:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8019854:	3b04      	subs	r3, #4
 8019856:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            next_val_offset = (u16_t)(val_offset + 4);
 801985a:	8bfb      	ldrh	r3, [r7, #30]
 801985c:	3304      	adds	r3, #4
 801985e:	827b      	strh	r3, [r7, #18]
            if (next_val_offset < val_offset) {
 8019860:	8a7a      	ldrh	r2, [r7, #18]
 8019862:	8bfb      	ldrh	r3, [r7, #30]
 8019864:	429a      	cmp	r2, r3
 8019866:	d202      	bcs.n	801986e <dhcp_parse_reply+0x44e>
              /* overflow */
              return ERR_BUF;
 8019868:	f06f 0301 	mvn.w	r3, #1
 801986c:	e096      	b.n	801999c <dhcp_parse_reply+0x57c>
            }
            val_offset = next_val_offset;
 801986e:	8a7b      	ldrh	r3, [r7, #18]
 8019870:	83fb      	strh	r3, [r7, #30]
            decode_idx++;
 8019872:	6a3b      	ldr	r3, [r7, #32]
 8019874:	3301      	adds	r3, #1
 8019876:	623b      	str	r3, [r7, #32]
            goto decode_next;
 8019878:	e79e      	b.n	80197b8 <dhcp_parse_reply+0x398>
          } else if (decode_len == 4) {
 801987a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801987e:	2b04      	cmp	r3, #4
 8019880:	d106      	bne.n	8019890 <dhcp_parse_reply+0x470>
            value = lwip_ntohl(value);
 8019882:	68bb      	ldr	r3, [r7, #8]
 8019884:	4618      	mov	r0, r3
 8019886:	f7f6 fe18 	bl	80104ba <lwip_htonl>
 801988a:	4603      	mov	r3, r0
 801988c:	60bb      	str	r3, [r7, #8]
 801988e:	e011      	b.n	80198b4 <dhcp_parse_reply+0x494>
          } else {
            LWIP_ERROR("invalid decode_len", decode_len == 1, return ERR_VAL;);
 8019890:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8019894:	2b01      	cmp	r3, #1
 8019896:	d009      	beq.n	80198ac <dhcp_parse_reply+0x48c>
 8019898:	4b42      	ldr	r3, [pc, #264]	; (80199a4 <dhcp_parse_reply+0x584>)
 801989a:	f44f 62d2 	mov.w	r2, #1680	; 0x690
 801989e:	4948      	ldr	r1, [pc, #288]	; (80199c0 <dhcp_parse_reply+0x5a0>)
 80198a0:	4842      	ldr	r0, [pc, #264]	; (80199ac <dhcp_parse_reply+0x58c>)
 80198a2:	f002 fed9 	bl	801c658 <iprintf>
 80198a6:	f06f 0305 	mvn.w	r3, #5
 80198aa:	e077      	b.n	801999c <dhcp_parse_reply+0x57c>
            value = ((u8_t *)&value)[0];
 80198ac:	f107 0308 	add.w	r3, r7, #8
 80198b0:	781b      	ldrb	r3, [r3, #0]
 80198b2:	60bb      	str	r3, [r7, #8]
          }
          dhcp_got_option(dhcp, decode_idx);
 80198b4:	4a3f      	ldr	r2, [pc, #252]	; (80199b4 <dhcp_parse_reply+0x594>)
 80198b6:	6a3b      	ldr	r3, [r7, #32]
 80198b8:	4413      	add	r3, r2
 80198ba:	2201      	movs	r2, #1
 80198bc:	701a      	strb	r2, [r3, #0]
          dhcp_set_option_value(dhcp, decode_idx, value);
 80198be:	68ba      	ldr	r2, [r7, #8]
 80198c0:	493e      	ldr	r1, [pc, #248]	; (80199bc <dhcp_parse_reply+0x59c>)
 80198c2:	6a3b      	ldr	r3, [r7, #32]
 80198c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        }
      }
    }
    if (offset >= q->len) {
 80198c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80198ca:	895b      	ldrh	r3, [r3, #10]
 80198cc:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80198ce:	429a      	cmp	r2, r3
 80198d0:	d324      	bcc.n	801991c <dhcp_parse_reply+0x4fc>
      offset = (u16_t)(offset - q->len);
 80198d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80198d4:	895b      	ldrh	r3, [r3, #10]
 80198d6:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80198d8:	1ad3      	subs	r3, r2, r3
 80198da:	877b      	strh	r3, [r7, #58]	; 0x3a
      offset_max = (u16_t)(offset_max - q->len);
 80198dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80198de:	895b      	ldrh	r3, [r3, #10]
 80198e0:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80198e2:	1ad3      	subs	r3, r2, r3
 80198e4:	873b      	strh	r3, [r7, #56]	; 0x38
      if (offset < offset_max) {
 80198e6:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80198e8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80198ea:	429a      	cmp	r2, r3
 80198ec:	d213      	bcs.n	8019916 <dhcp_parse_reply+0x4f6>
        q = q->next;
 80198ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80198f0:	681b      	ldr	r3, [r3, #0]
 80198f2:	633b      	str	r3, [r7, #48]	; 0x30
        LWIP_ERROR("next pbuf was null", q != NULL, return ERR_VAL;);
 80198f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80198f6:	2b00      	cmp	r3, #0
 80198f8:	d109      	bne.n	801990e <dhcp_parse_reply+0x4ee>
 80198fa:	4b2a      	ldr	r3, [pc, #168]	; (80199a4 <dhcp_parse_reply+0x584>)
 80198fc:	f240 629d 	movw	r2, #1693	; 0x69d
 8019900:	4930      	ldr	r1, [pc, #192]	; (80199c4 <dhcp_parse_reply+0x5a4>)
 8019902:	482a      	ldr	r0, [pc, #168]	; (80199ac <dhcp_parse_reply+0x58c>)
 8019904:	f002 fea8 	bl	801c658 <iprintf>
 8019908:	f06f 0305 	mvn.w	r3, #5
 801990c:	e046      	b.n	801999c <dhcp_parse_reply+0x57c>
        options = (u8_t *)q->payload;
 801990e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019910:	685b      	ldr	r3, [r3, #4]
 8019912:	63fb      	str	r3, [r7, #60]	; 0x3c
 8019914:	e002      	b.n	801991c <dhcp_parse_reply+0x4fc>
      } else {
        /* We've run out of bytes, probably no end marker. Don't proceed. */
        return ERR_BUF;
 8019916:	f06f 0301 	mvn.w	r3, #1
 801991a:	e03f      	b.n	801999c <dhcp_parse_reply+0x57c>
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 801991c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801991e:	2b00      	cmp	r3, #0
 8019920:	d00a      	beq.n	8019938 <dhcp_parse_reply+0x518>
 8019922:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8019924:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8019926:	429a      	cmp	r2, r3
 8019928:	d206      	bcs.n	8019938 <dhcp_parse_reply+0x518>
 801992a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801992c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801992e:	4413      	add	r3, r2
 8019930:	781b      	ldrb	r3, [r3, #0]
 8019932:	2bff      	cmp	r3, #255	; 0xff
 8019934:	f47f adb7 	bne.w	80194a6 <dhcp_parse_reply+0x86>
      }
    }
  }
  /* is this an overloaded message? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_OVERLOAD)) {
 8019938:	4b1e      	ldr	r3, [pc, #120]	; (80199b4 <dhcp_parse_reply+0x594>)
 801993a:	781b      	ldrb	r3, [r3, #0]
 801993c:	2b00      	cmp	r3, #0
 801993e:	d018      	beq.n	8019972 <dhcp_parse_reply+0x552>
    u32_t overload = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 8019940:	4b1e      	ldr	r3, [pc, #120]	; (80199bc <dhcp_parse_reply+0x59c>)
 8019942:	681b      	ldr	r3, [r3, #0]
 8019944:	60fb      	str	r3, [r7, #12]
    dhcp_clear_option(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 8019946:	4b1b      	ldr	r3, [pc, #108]	; (80199b4 <dhcp_parse_reply+0x594>)
 8019948:	2200      	movs	r2, #0
 801994a:	701a      	strb	r2, [r3, #0]
    if (overload == DHCP_OVERLOAD_FILE) {
 801994c:	68fb      	ldr	r3, [r7, #12]
 801994e:	2b01      	cmp	r3, #1
 8019950:	d102      	bne.n	8019958 <dhcp_parse_reply+0x538>
      parse_file_as_options = 1;
 8019952:	2301      	movs	r3, #1
 8019954:	62fb      	str	r3, [r7, #44]	; 0x2c
 8019956:	e00c      	b.n	8019972 <dhcp_parse_reply+0x552>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded file field\n"));
    } else if (overload == DHCP_OVERLOAD_SNAME) {
 8019958:	68fb      	ldr	r3, [r7, #12]
 801995a:	2b02      	cmp	r3, #2
 801995c:	d102      	bne.n	8019964 <dhcp_parse_reply+0x544>
      parse_sname_as_options = 1;
 801995e:	2301      	movs	r3, #1
 8019960:	62bb      	str	r3, [r7, #40]	; 0x28
 8019962:	e006      	b.n	8019972 <dhcp_parse_reply+0x552>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded sname field\n"));
    } else if (overload == DHCP_OVERLOAD_SNAME_FILE) {
 8019964:	68fb      	ldr	r3, [r7, #12]
 8019966:	2b03      	cmp	r3, #3
 8019968:	d103      	bne.n	8019972 <dhcp_parse_reply+0x552>
      parse_sname_as_options = 1;
 801996a:	2301      	movs	r3, #1
 801996c:	62bb      	str	r3, [r7, #40]	; 0x28
      parse_file_as_options = 1;
 801996e:	2301      	movs	r3, #1
 8019970:	62fb      	str	r3, [r7, #44]	; 0x2c
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded sname and file field\n"));
    } else {
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("invalid overload option: %d\n", (int)overload));
    }
  }
  if (parse_file_as_options) {
 8019972:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019974:	2b00      	cmp	r3, #0
 8019976:	d006      	beq.n	8019986 <dhcp_parse_reply+0x566>
    /* if both are overloaded, parse file first and then sname (RFC 2131 ch. 4.1) */
    parse_file_as_options = 0;
 8019978:	2300      	movs	r3, #0
 801997a:	62fb      	str	r3, [r7, #44]	; 0x2c
    options_idx = DHCP_FILE_OFS;
 801997c:	236c      	movs	r3, #108	; 0x6c
 801997e:	86fb      	strh	r3, [r7, #54]	; 0x36
    options_idx_max = DHCP_FILE_OFS + DHCP_FILE_LEN;
 8019980:	23ec      	movs	r3, #236	; 0xec
 8019982:	86bb      	strh	r3, [r7, #52]	; 0x34
#if LWIP_DHCP_BOOTP_FILE
    file_overloaded = 1;
#endif
    goto again;
 8019984:	e569      	b.n	801945a <dhcp_parse_reply+0x3a>
  } else if (parse_sname_as_options) {
 8019986:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019988:	2b00      	cmp	r3, #0
 801998a:	d006      	beq.n	801999a <dhcp_parse_reply+0x57a>
    parse_sname_as_options = 0;
 801998c:	2300      	movs	r3, #0
 801998e:	62bb      	str	r3, [r7, #40]	; 0x28
    options_idx = DHCP_SNAME_OFS;
 8019990:	232c      	movs	r3, #44	; 0x2c
 8019992:	86fb      	strh	r3, [r7, #54]	; 0x36
    options_idx_max = DHCP_SNAME_OFS + DHCP_SNAME_LEN;
 8019994:	236c      	movs	r3, #108	; 0x6c
 8019996:	86bb      	strh	r3, [r7, #52]	; 0x34
    goto again;
 8019998:	e55f      	b.n	801945a <dhcp_parse_reply+0x3a>
    }
    /* make sure the string is really NULL-terminated */
    dhcp->boot_file_name[DHCP_FILE_LEN-1] = 0;
  }
#endif /* LWIP_DHCP_BOOTP_FILE */ 
  return ERR_OK;
 801999a:	2300      	movs	r3, #0
}
 801999c:	4618      	mov	r0, r3
 801999e:	3740      	adds	r7, #64	; 0x40
 80199a0:	46bd      	mov	sp, r7
 80199a2:	bd80      	pop	{r7, pc}
 80199a4:	0801fd38 	.word	0x0801fd38
 80199a8:	0801ffc0 	.word	0x0801ffc0
 80199ac:	0801fd98 	.word	0x0801fd98
 80199b0:	08020004 	.word	0x08020004
 80199b4:	2000f80c 	.word	0x2000f80c
 80199b8:	08020018 	.word	0x08020018
 80199bc:	2000f814 	.word	0x2000f814
 80199c0:	08020030 	.word	0x08020030
 80199c4:	08020044 	.word	0x08020044

080199c8 <dhcp_recv>:
/**
 * If an incoming DHCP message is in response to us, then trigger the state machine
 */
static void
dhcp_recv(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 80199c8:	b580      	push	{r7, lr}
 80199ca:	b08a      	sub	sp, #40	; 0x28
 80199cc:	af00      	add	r7, sp, #0
 80199ce:	60f8      	str	r0, [r7, #12]
 80199d0:	60b9      	str	r1, [r7, #8]
 80199d2:	607a      	str	r2, [r7, #4]
 80199d4:	603b      	str	r3, [r7, #0]
  struct netif *netif = ip_current_input_netif();
 80199d6:	4b5f      	ldr	r3, [pc, #380]	; (8019b54 <dhcp_recv+0x18c>)
 80199d8:	685b      	ldr	r3, [r3, #4]
 80199da:	623b      	str	r3, [r7, #32]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80199dc:	6a3b      	ldr	r3, [r7, #32]
 80199de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80199e0:	61fb      	str	r3, [r7, #28]
  struct dhcp_msg *reply_msg = (struct dhcp_msg *)p->payload;
 80199e2:	687b      	ldr	r3, [r7, #4]
 80199e4:	685b      	ldr	r3, [r3, #4]
 80199e6:	61bb      	str	r3, [r7, #24]
  struct dhcp_msg *msg_in;

  LWIP_UNUSED_ARG(arg);

  /* Caught DHCP message from netif that does not have DHCP enabled? -> not interested */
  if ((dhcp == NULL) || (dhcp->pcb_allocated == 0)) {
 80199e8:	69fb      	ldr	r3, [r7, #28]
 80199ea:	2b00      	cmp	r3, #0
 80199ec:	f000 809d 	beq.w	8019b2a <dhcp_recv+0x162>
 80199f0:	69fb      	ldr	r3, [r7, #28]
 80199f2:	791b      	ldrb	r3, [r3, #4]
 80199f4:	2b00      	cmp	r3, #0
 80199f6:	f000 8098 	beq.w	8019b2a <dhcp_recv+0x162>
  /* prevent warnings about unused arguments */
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(addr);
  LWIP_UNUSED_ARG(port);

  if (p->len < DHCP_MIN_REPLY_LEN) {
 80199fa:	687b      	ldr	r3, [r7, #4]
 80199fc:	895b      	ldrh	r3, [r3, #10]
 80199fe:	2b2b      	cmp	r3, #43	; 0x2b
 8019a00:	f240 8095 	bls.w	8019b2e <dhcp_recv+0x166>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("DHCP reply message or pbuf too short\n"));
    goto free_pbuf_and_return;
  }

  if (reply_msg->op != DHCP_BOOTREPLY) {
 8019a04:	69bb      	ldr	r3, [r7, #24]
 8019a06:	781b      	ldrb	r3, [r3, #0]
 8019a08:	2b02      	cmp	r3, #2
 8019a0a:	f040 8092 	bne.w	8019b32 <dhcp_recv+0x16a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("not a DHCP reply message, but type %"U16_F"\n", (u16_t)reply_msg->op));
    goto free_pbuf_and_return;
  }
  /* iterate through hardware address and match against DHCP message */
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 8019a0e:	2300      	movs	r3, #0
 8019a10:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8019a14:	e012      	b.n	8019a3c <dhcp_recv+0x74>
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 8019a16:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019a1a:	6a3a      	ldr	r2, [r7, #32]
 8019a1c:	4413      	add	r3, r2
 8019a1e:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 8019a22:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019a26:	69b9      	ldr	r1, [r7, #24]
 8019a28:	440b      	add	r3, r1
 8019a2a:	7f1b      	ldrb	r3, [r3, #28]
 8019a2c:	429a      	cmp	r2, r3
 8019a2e:	f040 8082 	bne.w	8019b36 <dhcp_recv+0x16e>
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 8019a32:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019a36:	3301      	adds	r3, #1
 8019a38:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8019a3c:	6a3b      	ldr	r3, [r7, #32]
 8019a3e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8019a42:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8019a46:	429a      	cmp	r2, r3
 8019a48:	d203      	bcs.n	8019a52 <dhcp_recv+0x8a>
 8019a4a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019a4e:	2b05      	cmp	r3, #5
 8019a50:	d9e1      	bls.n	8019a16 <dhcp_recv+0x4e>
                   (u16_t)i, (u16_t)netif->hwaddr[i], (u16_t)i, (u16_t)reply_msg->chaddr[i]));
      goto free_pbuf_and_return;
    }
  }
  /* match transaction ID against what we expected */
  if (lwip_ntohl(reply_msg->xid) != dhcp->xid) {
 8019a52:	69bb      	ldr	r3, [r7, #24]
 8019a54:	685b      	ldr	r3, [r3, #4]
 8019a56:	4618      	mov	r0, r3
 8019a58:	f7f6 fd2f 	bl	80104ba <lwip_htonl>
 8019a5c:	4602      	mov	r2, r0
 8019a5e:	69fb      	ldr	r3, [r7, #28]
 8019a60:	681b      	ldr	r3, [r3, #0]
 8019a62:	429a      	cmp	r2, r3
 8019a64:	d169      	bne.n	8019b3a <dhcp_recv+0x172>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("transaction id mismatch reply_msg->xid(%"X32_F")!=dhcp->xid(%"X32_F")\n", lwip_ntohl(reply_msg->xid), dhcp->xid));
    goto free_pbuf_and_return;
  }
  /* option fields could be unfold? */
  if (dhcp_parse_reply(p, dhcp) != ERR_OK) {
 8019a66:	69f9      	ldr	r1, [r7, #28]
 8019a68:	6878      	ldr	r0, [r7, #4]
 8019a6a:	f7ff fcd9 	bl	8019420 <dhcp_parse_reply>
 8019a6e:	4603      	mov	r3, r0
 8019a70:	2b00      	cmp	r3, #0
 8019a72:	d164      	bne.n	8019b3e <dhcp_recv+0x176>
    goto free_pbuf_and_return;
  }

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("searching DHCP_OPTION_MESSAGE_TYPE\n"));
  /* obtain pointer to DHCP message type */
  if (!dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE)) {
 8019a74:	4b38      	ldr	r3, [pc, #224]	; (8019b58 <dhcp_recv+0x190>)
 8019a76:	785b      	ldrb	r3, [r3, #1]
 8019a78:	2b00      	cmp	r3, #0
 8019a7a:	d062      	beq.n	8019b42 <dhcp_recv+0x17a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("DHCP_OPTION_MESSAGE_TYPE option not found\n"));
    goto free_pbuf_and_return;
  }

  msg_in = (struct dhcp_msg *)p->payload;
 8019a7c:	687b      	ldr	r3, [r7, #4]
 8019a7e:	685b      	ldr	r3, [r3, #4]
 8019a80:	617b      	str	r3, [r7, #20]
  /* read DHCP message type */
  msg_type = (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE);
 8019a82:	4b36      	ldr	r3, [pc, #216]	; (8019b5c <dhcp_recv+0x194>)
 8019a84:	685b      	ldr	r3, [r3, #4]
 8019a86:	74fb      	strb	r3, [r7, #19]
  /* message type is DHCP ACK? */
  if (msg_type == DHCP_ACK) {
 8019a88:	7cfb      	ldrb	r3, [r7, #19]
 8019a8a:	2b05      	cmp	r3, #5
 8019a8c:	d12a      	bne.n	8019ae4 <dhcp_recv+0x11c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_ACK received\n"));
    /* in requesting state? */
    if (dhcp->state == DHCP_STATE_REQUESTING) {
 8019a8e:	69fb      	ldr	r3, [r7, #28]
 8019a90:	795b      	ldrb	r3, [r3, #5]
 8019a92:	2b01      	cmp	r3, #1
 8019a94:	d112      	bne.n	8019abc <dhcp_recv+0xf4>
      dhcp_handle_ack(netif, msg_in);
 8019a96:	6979      	ldr	r1, [r7, #20]
 8019a98:	6a38      	ldr	r0, [r7, #32]
 8019a9a:	f7fe fe05 	bl	80186a8 <dhcp_handle_ack>
#if DHCP_DOES_ARP_CHECK
      if ((netif->flags & NETIF_FLAG_ETHARP) != 0) {
 8019a9e:	6a3b      	ldr	r3, [r7, #32]
 8019aa0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8019aa4:	f003 0308 	and.w	r3, r3, #8
 8019aa8:	2b00      	cmp	r3, #0
 8019aaa:	d003      	beq.n	8019ab4 <dhcp_recv+0xec>
        /* check if the acknowledged lease address is already in use */
        dhcp_check(netif);
 8019aac:	6a38      	ldr	r0, [r7, #32]
 8019aae:	f7fe fb73 	bl	8018198 <dhcp_check>
 8019ab2:	e047      	b.n	8019b44 <dhcp_recv+0x17c>
      } else {
        /* bind interface to the acknowledged lease address */
        dhcp_bind(netif);
 8019ab4:	6a38      	ldr	r0, [r7, #32]
 8019ab6:	f7ff f867 	bl	8018b88 <dhcp_bind>
 8019aba:	e043      	b.n	8019b44 <dhcp_recv+0x17c>
      /* bind interface to the acknowledged lease address */
      dhcp_bind(netif);
#endif
    }
    /* already bound to the given lease address? */
    else if ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REBINDING) ||
 8019abc:	69fb      	ldr	r3, [r7, #28]
 8019abe:	795b      	ldrb	r3, [r3, #5]
 8019ac0:	2b03      	cmp	r3, #3
 8019ac2:	d007      	beq.n	8019ad4 <dhcp_recv+0x10c>
 8019ac4:	69fb      	ldr	r3, [r7, #28]
 8019ac6:	795b      	ldrb	r3, [r3, #5]
 8019ac8:	2b04      	cmp	r3, #4
 8019aca:	d003      	beq.n	8019ad4 <dhcp_recv+0x10c>
             (dhcp->state == DHCP_STATE_RENEWING)) {
 8019acc:	69fb      	ldr	r3, [r7, #28]
 8019ace:	795b      	ldrb	r3, [r3, #5]
    else if ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REBINDING) ||
 8019ad0:	2b05      	cmp	r3, #5
 8019ad2:	d137      	bne.n	8019b44 <dhcp_recv+0x17c>
      dhcp_handle_ack(netif, msg_in);
 8019ad4:	6979      	ldr	r1, [r7, #20]
 8019ad6:	6a38      	ldr	r0, [r7, #32]
 8019ad8:	f7fe fde6 	bl	80186a8 <dhcp_handle_ack>
      dhcp_bind(netif);
 8019adc:	6a38      	ldr	r0, [r7, #32]
 8019ade:	f7ff f853 	bl	8018b88 <dhcp_bind>
 8019ae2:	e02f      	b.n	8019b44 <dhcp_recv+0x17c>
    }
  }
  /* received a DHCP_NAK in appropriate state? */
  else if ((msg_type == DHCP_NAK) &&
 8019ae4:	7cfb      	ldrb	r3, [r7, #19]
 8019ae6:	2b06      	cmp	r3, #6
 8019ae8:	d113      	bne.n	8019b12 <dhcp_recv+0x14a>
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 8019aea:	69fb      	ldr	r3, [r7, #28]
 8019aec:	795b      	ldrb	r3, [r3, #5]
  else if ((msg_type == DHCP_NAK) &&
 8019aee:	2b03      	cmp	r3, #3
 8019af0:	d00b      	beq.n	8019b0a <dhcp_recv+0x142>
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 8019af2:	69fb      	ldr	r3, [r7, #28]
 8019af4:	795b      	ldrb	r3, [r3, #5]
 8019af6:	2b01      	cmp	r3, #1
 8019af8:	d007      	beq.n	8019b0a <dhcp_recv+0x142>
            (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 8019afa:	69fb      	ldr	r3, [r7, #28]
 8019afc:	795b      	ldrb	r3, [r3, #5]
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 8019afe:	2b04      	cmp	r3, #4
 8019b00:	d003      	beq.n	8019b0a <dhcp_recv+0x142>
            (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 8019b02:	69fb      	ldr	r3, [r7, #28]
 8019b04:	795b      	ldrb	r3, [r3, #5]
 8019b06:	2b05      	cmp	r3, #5
 8019b08:	d103      	bne.n	8019b12 <dhcp_recv+0x14a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_NAK received\n"));
    dhcp_handle_nak(netif);
 8019b0a:	6a38      	ldr	r0, [r7, #32]
 8019b0c:	f7fe fb2a 	bl	8018164 <dhcp_handle_nak>
 8019b10:	e018      	b.n	8019b44 <dhcp_recv+0x17c>
  }
  /* received a DHCP_OFFER in DHCP_STATE_SELECTING state? */
  else if ((msg_type == DHCP_OFFER) && (dhcp->state == DHCP_STATE_SELECTING)) {
 8019b12:	7cfb      	ldrb	r3, [r7, #19]
 8019b14:	2b02      	cmp	r3, #2
 8019b16:	d108      	bne.n	8019b2a <dhcp_recv+0x162>
 8019b18:	69fb      	ldr	r3, [r7, #28]
 8019b1a:	795b      	ldrb	r3, [r3, #5]
 8019b1c:	2b06      	cmp	r3, #6
 8019b1e:	d104      	bne.n	8019b2a <dhcp_recv+0x162>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_OFFER received in DHCP_STATE_SELECTING state\n"));
    /* remember offered lease */
    dhcp_handle_offer(netif, msg_in);
 8019b20:	6979      	ldr	r1, [r7, #20]
 8019b22:	6a38      	ldr	r0, [r7, #32]
 8019b24:	f7fe fb6c 	bl	8018200 <dhcp_handle_offer>
 8019b28:	e00c      	b.n	8019b44 <dhcp_recv+0x17c>
  }

free_pbuf_and_return:
 8019b2a:	bf00      	nop
 8019b2c:	e00a      	b.n	8019b44 <dhcp_recv+0x17c>
    goto free_pbuf_and_return;
 8019b2e:	bf00      	nop
 8019b30:	e008      	b.n	8019b44 <dhcp_recv+0x17c>
    goto free_pbuf_and_return;
 8019b32:	bf00      	nop
 8019b34:	e006      	b.n	8019b44 <dhcp_recv+0x17c>
      goto free_pbuf_and_return;
 8019b36:	bf00      	nop
 8019b38:	e004      	b.n	8019b44 <dhcp_recv+0x17c>
    goto free_pbuf_and_return;
 8019b3a:	bf00      	nop
 8019b3c:	e002      	b.n	8019b44 <dhcp_recv+0x17c>
    goto free_pbuf_and_return;
 8019b3e:	bf00      	nop
 8019b40:	e000      	b.n	8019b44 <dhcp_recv+0x17c>
    goto free_pbuf_and_return;
 8019b42:	bf00      	nop
  pbuf_free(p);
 8019b44:	6878      	ldr	r0, [r7, #4]
 8019b46:	f7f8 f857 	bl	8011bf8 <pbuf_free>
}
 8019b4a:	bf00      	nop
 8019b4c:	3728      	adds	r7, #40	; 0x28
 8019b4e:	46bd      	mov	sp, r7
 8019b50:	bd80      	pop	{r7, pc}
 8019b52:	bf00      	nop
 8019b54:	2000c0bc 	.word	0x2000c0bc
 8019b58:	2000f80c 	.word	0x2000f80c
 8019b5c:	2000f814 	.word	0x2000f814

08019b60 <dhcp_create_msg>:
 * @param dhcp dhcp control struct
 * @param message_type message type of the request
 */
static struct pbuf *
dhcp_create_msg(struct netif *netif, struct dhcp *dhcp, u8_t message_type, u16_t *options_out_len)
{
 8019b60:	b580      	push	{r7, lr}
 8019b62:	b088      	sub	sp, #32
 8019b64:	af00      	add	r7, sp, #0
 8019b66:	60f8      	str	r0, [r7, #12]
 8019b68:	60b9      	str	r1, [r7, #8]
 8019b6a:	603b      	str	r3, [r7, #0]
 8019b6c:	4613      	mov	r3, r2
 8019b6e:	71fb      	strb	r3, [r7, #7]
  if (!xid_initialised) {
    xid = DHCP_GLOBAL_XID;
    xid_initialised = !xid_initialised;
  }
#endif
  LWIP_ERROR("dhcp_create_msg: netif != NULL", (netif != NULL), return NULL;);
 8019b70:	68fb      	ldr	r3, [r7, #12]
 8019b72:	2b00      	cmp	r3, #0
 8019b74:	d108      	bne.n	8019b88 <dhcp_create_msg+0x28>
 8019b76:	4b5f      	ldr	r3, [pc, #380]	; (8019cf4 <dhcp_create_msg+0x194>)
 8019b78:	f240 7269 	movw	r2, #1897	; 0x769
 8019b7c:	495e      	ldr	r1, [pc, #376]	; (8019cf8 <dhcp_create_msg+0x198>)
 8019b7e:	485f      	ldr	r0, [pc, #380]	; (8019cfc <dhcp_create_msg+0x19c>)
 8019b80:	f002 fd6a 	bl	801c658 <iprintf>
 8019b84:	2300      	movs	r3, #0
 8019b86:	e0b1      	b.n	8019cec <dhcp_create_msg+0x18c>
  LWIP_ERROR("dhcp_create_msg: dhcp != NULL", (dhcp != NULL), return NULL;);
 8019b88:	68bb      	ldr	r3, [r7, #8]
 8019b8a:	2b00      	cmp	r3, #0
 8019b8c:	d108      	bne.n	8019ba0 <dhcp_create_msg+0x40>
 8019b8e:	4b59      	ldr	r3, [pc, #356]	; (8019cf4 <dhcp_create_msg+0x194>)
 8019b90:	f240 726a 	movw	r2, #1898	; 0x76a
 8019b94:	495a      	ldr	r1, [pc, #360]	; (8019d00 <dhcp_create_msg+0x1a0>)
 8019b96:	4859      	ldr	r0, [pc, #356]	; (8019cfc <dhcp_create_msg+0x19c>)
 8019b98:	f002 fd5e 	bl	801c658 <iprintf>
 8019b9c:	2300      	movs	r3, #0
 8019b9e:	e0a5      	b.n	8019cec <dhcp_create_msg+0x18c>
  p_out = pbuf_alloc(PBUF_TRANSPORT, sizeof(struct dhcp_msg), PBUF_RAM);
 8019ba0:	f44f 7220 	mov.w	r2, #640	; 0x280
 8019ba4:	f44f 719a 	mov.w	r1, #308	; 0x134
 8019ba8:	2036      	movs	r0, #54	; 0x36
 8019baa:	f7f7 fd45 	bl	8011638 <pbuf_alloc>
 8019bae:	61b8      	str	r0, [r7, #24]
  if (p_out == NULL) {
 8019bb0:	69bb      	ldr	r3, [r7, #24]
 8019bb2:	2b00      	cmp	r3, #0
 8019bb4:	d101      	bne.n	8019bba <dhcp_create_msg+0x5a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_create_msg(): could not allocate pbuf\n"));
    return NULL;
 8019bb6:	2300      	movs	r3, #0
 8019bb8:	e098      	b.n	8019cec <dhcp_create_msg+0x18c>
  }
  LWIP_ASSERT("dhcp_create_msg: check that first pbuf can hold struct dhcp_msg",
 8019bba:	69bb      	ldr	r3, [r7, #24]
 8019bbc:	895b      	ldrh	r3, [r3, #10]
 8019bbe:	f5b3 7f9a 	cmp.w	r3, #308	; 0x134
 8019bc2:	d206      	bcs.n	8019bd2 <dhcp_create_msg+0x72>
 8019bc4:	4b4b      	ldr	r3, [pc, #300]	; (8019cf4 <dhcp_create_msg+0x194>)
 8019bc6:	f240 7272 	movw	r2, #1906	; 0x772
 8019bca:	494e      	ldr	r1, [pc, #312]	; (8019d04 <dhcp_create_msg+0x1a4>)
 8019bcc:	484b      	ldr	r0, [pc, #300]	; (8019cfc <dhcp_create_msg+0x19c>)
 8019bce:	f002 fd43 	bl	801c658 <iprintf>
              (p_out->len >= sizeof(struct dhcp_msg)));

  /* DHCP_REQUEST should reuse 'xid' from DHCPOFFER */
  if ((message_type != DHCP_REQUEST) || (dhcp->state == DHCP_STATE_REBOOTING)) {
 8019bd2:	79fb      	ldrb	r3, [r7, #7]
 8019bd4:	2b03      	cmp	r3, #3
 8019bd6:	d103      	bne.n	8019be0 <dhcp_create_msg+0x80>
 8019bd8:	68bb      	ldr	r3, [r7, #8]
 8019bda:	795b      	ldrb	r3, [r3, #5]
 8019bdc:	2b03      	cmp	r3, #3
 8019bde:	d10d      	bne.n	8019bfc <dhcp_create_msg+0x9c>
    /* reuse transaction identifier in retransmissions */
    if (dhcp->tries == 0) {
 8019be0:	68bb      	ldr	r3, [r7, #8]
 8019be2:	799b      	ldrb	r3, [r3, #6]
 8019be4:	2b00      	cmp	r3, #0
 8019be6:	d105      	bne.n	8019bf4 <dhcp_create_msg+0x94>
#if DHCP_CREATE_RAND_XID && defined(LWIP_RAND)
      xid = LWIP_RAND();
 8019be8:	f002 fd4e 	bl	801c688 <rand>
 8019bec:	4603      	mov	r3, r0
 8019bee:	461a      	mov	r2, r3
 8019bf0:	4b45      	ldr	r3, [pc, #276]	; (8019d08 <dhcp_create_msg+0x1a8>)
 8019bf2:	601a      	str	r2, [r3, #0]
#else /* DHCP_CREATE_RAND_XID && defined(LWIP_RAND) */
      xid++;
#endif /* DHCP_CREATE_RAND_XID && defined(LWIP_RAND) */
    }
    dhcp->xid = xid;
 8019bf4:	4b44      	ldr	r3, [pc, #272]	; (8019d08 <dhcp_create_msg+0x1a8>)
 8019bf6:	681a      	ldr	r2, [r3, #0]
 8019bf8:	68bb      	ldr	r3, [r7, #8]
 8019bfa:	601a      	str	r2, [r3, #0]
  }
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE,
              ("transaction id xid(%"X32_F")\n", xid));

  msg_out = (struct dhcp_msg *)p_out->payload;
 8019bfc:	69bb      	ldr	r3, [r7, #24]
 8019bfe:	685b      	ldr	r3, [r3, #4]
 8019c00:	617b      	str	r3, [r7, #20]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 8019c02:	f44f 729a 	mov.w	r2, #308	; 0x134
 8019c06:	2100      	movs	r1, #0
 8019c08:	6978      	ldr	r0, [r7, #20]
 8019c0a:	f002 fd1c 	bl	801c646 <memset>

  msg_out->op = DHCP_BOOTREQUEST;
 8019c0e:	697b      	ldr	r3, [r7, #20]
 8019c10:	2201      	movs	r2, #1
 8019c12:	701a      	strb	r2, [r3, #0]
  /* @todo: make link layer independent */
  msg_out->htype = LWIP_IANA_HWTYPE_ETHERNET;
 8019c14:	697b      	ldr	r3, [r7, #20]
 8019c16:	2201      	movs	r2, #1
 8019c18:	705a      	strb	r2, [r3, #1]
  msg_out->hlen = netif->hwaddr_len;
 8019c1a:	68fb      	ldr	r3, [r7, #12]
 8019c1c:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8019c20:	697b      	ldr	r3, [r7, #20]
 8019c22:	709a      	strb	r2, [r3, #2]
  msg_out->xid = lwip_htonl(dhcp->xid);
 8019c24:	68bb      	ldr	r3, [r7, #8]
 8019c26:	681b      	ldr	r3, [r3, #0]
 8019c28:	4618      	mov	r0, r3
 8019c2a:	f7f6 fc46 	bl	80104ba <lwip_htonl>
 8019c2e:	4602      	mov	r2, r0
 8019c30:	697b      	ldr	r3, [r7, #20]
 8019c32:	605a      	str	r2, [r3, #4]
  /* we don't need the broadcast flag since we can receive unicast traffic
     before being fully configured! */
  /* set ciaddr to netif->ip_addr based on message_type and state */
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 8019c34:	79fb      	ldrb	r3, [r7, #7]
 8019c36:	2b08      	cmp	r3, #8
 8019c38:	d010      	beq.n	8019c5c <dhcp_create_msg+0xfc>
 8019c3a:	79fb      	ldrb	r3, [r7, #7]
 8019c3c:	2b04      	cmp	r3, #4
 8019c3e:	d00d      	beq.n	8019c5c <dhcp_create_msg+0xfc>
 8019c40:	79fb      	ldrb	r3, [r7, #7]
 8019c42:	2b07      	cmp	r3, #7
 8019c44:	d00a      	beq.n	8019c5c <dhcp_create_msg+0xfc>
 8019c46:	79fb      	ldrb	r3, [r7, #7]
 8019c48:	2b03      	cmp	r3, #3
 8019c4a:	d10c      	bne.n	8019c66 <dhcp_create_msg+0x106>
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
 8019c4c:	68bb      	ldr	r3, [r7, #8]
 8019c4e:	795b      	ldrb	r3, [r3, #5]
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
 8019c50:	2b05      	cmp	r3, #5
 8019c52:	d003      	beq.n	8019c5c <dhcp_create_msg+0xfc>
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
 8019c54:	68bb      	ldr	r3, [r7, #8]
 8019c56:	795b      	ldrb	r3, [r3, #5]
 8019c58:	2b04      	cmp	r3, #4
 8019c5a:	d104      	bne.n	8019c66 <dhcp_create_msg+0x106>
    ip4_addr_copy(msg_out->ciaddr, *netif_ip4_addr(netif));
 8019c5c:	68fb      	ldr	r3, [r7, #12]
 8019c5e:	3304      	adds	r3, #4
 8019c60:	681a      	ldr	r2, [r3, #0]
 8019c62:	697b      	ldr	r3, [r7, #20]
 8019c64:	60da      	str	r2, [r3, #12]
  }
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 8019c66:	2300      	movs	r3, #0
 8019c68:	83fb      	strh	r3, [r7, #30]
 8019c6a:	e00c      	b.n	8019c86 <dhcp_create_msg+0x126>
    /* copy netif hardware address (padded with zeroes through memset already) */
    msg_out->chaddr[i] = netif->hwaddr[i];
 8019c6c:	8bfa      	ldrh	r2, [r7, #30]
 8019c6e:	8bfb      	ldrh	r3, [r7, #30]
 8019c70:	68f9      	ldr	r1, [r7, #12]
 8019c72:	440a      	add	r2, r1
 8019c74:	f892 102a 	ldrb.w	r1, [r2, #42]	; 0x2a
 8019c78:	697a      	ldr	r2, [r7, #20]
 8019c7a:	4413      	add	r3, r2
 8019c7c:	460a      	mov	r2, r1
 8019c7e:	771a      	strb	r2, [r3, #28]
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 8019c80:	8bfb      	ldrh	r3, [r7, #30]
 8019c82:	3301      	adds	r3, #1
 8019c84:	83fb      	strh	r3, [r7, #30]
 8019c86:	8bfb      	ldrh	r3, [r7, #30]
 8019c88:	2b05      	cmp	r3, #5
 8019c8a:	d9ef      	bls.n	8019c6c <dhcp_create_msg+0x10c>
  }
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 8019c8c:	697b      	ldr	r3, [r7, #20]
 8019c8e:	2200      	movs	r2, #0
 8019c90:	f042 0263 	orr.w	r2, r2, #99	; 0x63
 8019c94:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
 8019c98:	2200      	movs	r2, #0
 8019c9a:	f062 027d 	orn	r2, r2, #125	; 0x7d
 8019c9e:	f883 20ed 	strb.w	r2, [r3, #237]	; 0xed
 8019ca2:	2200      	movs	r2, #0
 8019ca4:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 8019ca8:	f883 20ee 	strb.w	r2, [r3, #238]	; 0xee
 8019cac:	2200      	movs	r2, #0
 8019cae:	f042 0263 	orr.w	r2, r2, #99	; 0x63
 8019cb2:	f883 20ef 	strb.w	r2, [r3, #239]	; 0xef
  /* Add option MESSAGE_TYPE */
  options_out_len_loc = dhcp_option(0, msg_out->options, DHCP_OPTION_MESSAGE_TYPE, DHCP_OPTION_MESSAGE_TYPE_LEN);
 8019cb6:	697b      	ldr	r3, [r7, #20]
 8019cb8:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8019cbc:	2301      	movs	r3, #1
 8019cbe:	2235      	movs	r2, #53	; 0x35
 8019cc0:	2000      	movs	r0, #0
 8019cc2:	f7ff fadd 	bl	8019280 <dhcp_option>
 8019cc6:	4603      	mov	r3, r0
 8019cc8:	827b      	strh	r3, [r7, #18]
  options_out_len_loc = dhcp_option_byte(options_out_len_loc, msg_out->options, message_type);
 8019cca:	697b      	ldr	r3, [r7, #20]
 8019ccc:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8019cd0:	79fa      	ldrb	r2, [r7, #7]
 8019cd2:	8a7b      	ldrh	r3, [r7, #18]
 8019cd4:	4618      	mov	r0, r3
 8019cd6:	f7ff fb07 	bl	80192e8 <dhcp_option_byte>
 8019cda:	4603      	mov	r3, r0
 8019cdc:	827b      	strh	r3, [r7, #18]
  if (options_out_len) {
 8019cde:	683b      	ldr	r3, [r7, #0]
 8019ce0:	2b00      	cmp	r3, #0
 8019ce2:	d002      	beq.n	8019cea <dhcp_create_msg+0x18a>
    *options_out_len = options_out_len_loc;
 8019ce4:	683b      	ldr	r3, [r7, #0]
 8019ce6:	8a7a      	ldrh	r2, [r7, #18]
 8019ce8:	801a      	strh	r2, [r3, #0]
  }
  return p_out;
 8019cea:	69bb      	ldr	r3, [r7, #24]
}
 8019cec:	4618      	mov	r0, r3
 8019cee:	3720      	adds	r7, #32
 8019cf0:	46bd      	mov	sp, r7
 8019cf2:	bd80      	pop	{r7, pc}
 8019cf4:	0801fd38 	.word	0x0801fd38
 8019cf8:	08020058 	.word	0x08020058
 8019cfc:	0801fd98 	.word	0x0801fd98
 8019d00:	08020078 	.word	0x08020078
 8019d04:	08020098 	.word	0x08020098
 8019d08:	20008768 	.word	0x20008768

08019d0c <dhcp_option_trailer>:
 * Adds the END option to the DHCP message, and if
 * necessary, up to three padding bytes.
 */
static void
dhcp_option_trailer(u16_t options_out_len, u8_t *options, struct pbuf *p_out)
{
 8019d0c:	b580      	push	{r7, lr}
 8019d0e:	b084      	sub	sp, #16
 8019d10:	af00      	add	r7, sp, #0
 8019d12:	4603      	mov	r3, r0
 8019d14:	60b9      	str	r1, [r7, #8]
 8019d16:	607a      	str	r2, [r7, #4]
 8019d18:	81fb      	strh	r3, [r7, #14]
  options[options_out_len++] = DHCP_OPTION_END;
 8019d1a:	89fb      	ldrh	r3, [r7, #14]
 8019d1c:	1c5a      	adds	r2, r3, #1
 8019d1e:	81fa      	strh	r2, [r7, #14]
 8019d20:	461a      	mov	r2, r3
 8019d22:	68bb      	ldr	r3, [r7, #8]
 8019d24:	4413      	add	r3, r2
 8019d26:	22ff      	movs	r2, #255	; 0xff
 8019d28:	701a      	strb	r2, [r3, #0]
  /* packet is too small, or not 4 byte aligned? */
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8019d2a:	e007      	b.n	8019d3c <dhcp_option_trailer+0x30>
         (options_out_len < DHCP_OPTIONS_LEN)) {
    /* add a fill/padding byte */
    options[options_out_len++] = 0;
 8019d2c:	89fb      	ldrh	r3, [r7, #14]
 8019d2e:	1c5a      	adds	r2, r3, #1
 8019d30:	81fa      	strh	r2, [r7, #14]
 8019d32:	461a      	mov	r2, r3
 8019d34:	68bb      	ldr	r3, [r7, #8]
 8019d36:	4413      	add	r3, r2
 8019d38:	2200      	movs	r2, #0
 8019d3a:	701a      	strb	r2, [r3, #0]
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8019d3c:	89fb      	ldrh	r3, [r7, #14]
 8019d3e:	2b43      	cmp	r3, #67	; 0x43
 8019d40:	d904      	bls.n	8019d4c <dhcp_option_trailer+0x40>
 8019d42:	89fb      	ldrh	r3, [r7, #14]
 8019d44:	f003 0303 	and.w	r3, r3, #3
 8019d48:	2b00      	cmp	r3, #0
 8019d4a:	d002      	beq.n	8019d52 <dhcp_option_trailer+0x46>
 8019d4c:	89fb      	ldrh	r3, [r7, #14]
 8019d4e:	2b43      	cmp	r3, #67	; 0x43
 8019d50:	d9ec      	bls.n	8019d2c <dhcp_option_trailer+0x20>
  }
  /* shrink the pbuf to the actual content length */
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 8019d52:	89fb      	ldrh	r3, [r7, #14]
 8019d54:	33f0      	adds	r3, #240	; 0xf0
 8019d56:	b29b      	uxth	r3, r3
 8019d58:	4619      	mov	r1, r3
 8019d5a:	6878      	ldr	r0, [r7, #4]
 8019d5c:	f7f7 fdc6 	bl	80118ec <pbuf_realloc>
}
 8019d60:	bf00      	nop
 8019d62:	3710      	adds	r7, #16
 8019d64:	46bd      	mov	sp, r7
 8019d66:	bd80      	pop	{r7, pc}

08019d68 <dhcp_supplied_address>:
 * @return 1 if DHCP supplied netif->ip_addr (states BOUND or RENEWING),
 *         0 otherwise
 */
u8_t
dhcp_supplied_address(const struct netif *netif)
{
 8019d68:	b480      	push	{r7}
 8019d6a:	b085      	sub	sp, #20
 8019d6c:	af00      	add	r7, sp, #0
 8019d6e:	6078      	str	r0, [r7, #4]
  if ((netif != NULL) && (netif_dhcp_data(netif) != NULL)) {
 8019d70:	687b      	ldr	r3, [r7, #4]
 8019d72:	2b00      	cmp	r3, #0
 8019d74:	d017      	beq.n	8019da6 <dhcp_supplied_address+0x3e>
 8019d76:	687b      	ldr	r3, [r7, #4]
 8019d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019d7a:	2b00      	cmp	r3, #0
 8019d7c:	d013      	beq.n	8019da6 <dhcp_supplied_address+0x3e>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 8019d7e:	687b      	ldr	r3, [r7, #4]
 8019d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019d82:	60fb      	str	r3, [r7, #12]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 8019d84:	68fb      	ldr	r3, [r7, #12]
 8019d86:	795b      	ldrb	r3, [r3, #5]
 8019d88:	2b0a      	cmp	r3, #10
 8019d8a:	d007      	beq.n	8019d9c <dhcp_supplied_address+0x34>
 8019d8c:	68fb      	ldr	r3, [r7, #12]
 8019d8e:	795b      	ldrb	r3, [r3, #5]
 8019d90:	2b05      	cmp	r3, #5
 8019d92:	d003      	beq.n	8019d9c <dhcp_supplied_address+0x34>
           (dhcp->state == DHCP_STATE_REBINDING);
 8019d94:	68fb      	ldr	r3, [r7, #12]
 8019d96:	795b      	ldrb	r3, [r3, #5]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 8019d98:	2b04      	cmp	r3, #4
 8019d9a:	d101      	bne.n	8019da0 <dhcp_supplied_address+0x38>
 8019d9c:	2301      	movs	r3, #1
 8019d9e:	e000      	b.n	8019da2 <dhcp_supplied_address+0x3a>
 8019da0:	2300      	movs	r3, #0
 8019da2:	b2db      	uxtb	r3, r3
 8019da4:	e000      	b.n	8019da8 <dhcp_supplied_address+0x40>
  }
  return 0;
 8019da6:	2300      	movs	r3, #0
}
 8019da8:	4618      	mov	r0, r3
 8019daa:	3714      	adds	r7, #20
 8019dac:	46bd      	mov	sp, r7
 8019dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019db2:	4770      	bx	lr

08019db4 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8019db4:	b580      	push	{r7, lr}
 8019db6:	b082      	sub	sp, #8
 8019db8:	af00      	add	r7, sp, #0
 8019dba:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8019dbc:	4915      	ldr	r1, [pc, #84]	; (8019e14 <etharp_free_entry+0x60>)
 8019dbe:	687a      	ldr	r2, [r7, #4]
 8019dc0:	4613      	mov	r3, r2
 8019dc2:	005b      	lsls	r3, r3, #1
 8019dc4:	4413      	add	r3, r2
 8019dc6:	00db      	lsls	r3, r3, #3
 8019dc8:	440b      	add	r3, r1
 8019dca:	681b      	ldr	r3, [r3, #0]
 8019dcc:	2b00      	cmp	r3, #0
 8019dce:	d013      	beq.n	8019df8 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8019dd0:	4910      	ldr	r1, [pc, #64]	; (8019e14 <etharp_free_entry+0x60>)
 8019dd2:	687a      	ldr	r2, [r7, #4]
 8019dd4:	4613      	mov	r3, r2
 8019dd6:	005b      	lsls	r3, r3, #1
 8019dd8:	4413      	add	r3, r2
 8019dda:	00db      	lsls	r3, r3, #3
 8019ddc:	440b      	add	r3, r1
 8019dde:	681b      	ldr	r3, [r3, #0]
 8019de0:	4618      	mov	r0, r3
 8019de2:	f7f7 ff09 	bl	8011bf8 <pbuf_free>
    arp_table[i].q = NULL;
 8019de6:	490b      	ldr	r1, [pc, #44]	; (8019e14 <etharp_free_entry+0x60>)
 8019de8:	687a      	ldr	r2, [r7, #4]
 8019dea:	4613      	mov	r3, r2
 8019dec:	005b      	lsls	r3, r3, #1
 8019dee:	4413      	add	r3, r2
 8019df0:	00db      	lsls	r3, r3, #3
 8019df2:	440b      	add	r3, r1
 8019df4:	2200      	movs	r2, #0
 8019df6:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8019df8:	4906      	ldr	r1, [pc, #24]	; (8019e14 <etharp_free_entry+0x60>)
 8019dfa:	687a      	ldr	r2, [r7, #4]
 8019dfc:	4613      	mov	r3, r2
 8019dfe:	005b      	lsls	r3, r3, #1
 8019e00:	4413      	add	r3, r2
 8019e02:	00db      	lsls	r3, r3, #3
 8019e04:	440b      	add	r3, r1
 8019e06:	3314      	adds	r3, #20
 8019e08:	2200      	movs	r2, #0
 8019e0a:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8019e0c:	bf00      	nop
 8019e0e:	3708      	adds	r7, #8
 8019e10:	46bd      	mov	sp, r7
 8019e12:	bd80      	pop	{r7, pc}
 8019e14:	2000876c 	.word	0x2000876c

08019e18 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8019e18:	b580      	push	{r7, lr}
 8019e1a:	b082      	sub	sp, #8
 8019e1c:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8019e1e:	2300      	movs	r3, #0
 8019e20:	607b      	str	r3, [r7, #4]
 8019e22:	e096      	b.n	8019f52 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8019e24:	494f      	ldr	r1, [pc, #316]	; (8019f64 <etharp_tmr+0x14c>)
 8019e26:	687a      	ldr	r2, [r7, #4]
 8019e28:	4613      	mov	r3, r2
 8019e2a:	005b      	lsls	r3, r3, #1
 8019e2c:	4413      	add	r3, r2
 8019e2e:	00db      	lsls	r3, r3, #3
 8019e30:	440b      	add	r3, r1
 8019e32:	3314      	adds	r3, #20
 8019e34:	781b      	ldrb	r3, [r3, #0]
 8019e36:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8019e38:	78fb      	ldrb	r3, [r7, #3]
 8019e3a:	2b00      	cmp	r3, #0
 8019e3c:	f000 8086 	beq.w	8019f4c <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8019e40:	4948      	ldr	r1, [pc, #288]	; (8019f64 <etharp_tmr+0x14c>)
 8019e42:	687a      	ldr	r2, [r7, #4]
 8019e44:	4613      	mov	r3, r2
 8019e46:	005b      	lsls	r3, r3, #1
 8019e48:	4413      	add	r3, r2
 8019e4a:	00db      	lsls	r3, r3, #3
 8019e4c:	440b      	add	r3, r1
 8019e4e:	3312      	adds	r3, #18
 8019e50:	881b      	ldrh	r3, [r3, #0]
 8019e52:	3301      	adds	r3, #1
 8019e54:	b298      	uxth	r0, r3
 8019e56:	4943      	ldr	r1, [pc, #268]	; (8019f64 <etharp_tmr+0x14c>)
 8019e58:	687a      	ldr	r2, [r7, #4]
 8019e5a:	4613      	mov	r3, r2
 8019e5c:	005b      	lsls	r3, r3, #1
 8019e5e:	4413      	add	r3, r2
 8019e60:	00db      	lsls	r3, r3, #3
 8019e62:	440b      	add	r3, r1
 8019e64:	3312      	adds	r3, #18
 8019e66:	4602      	mov	r2, r0
 8019e68:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8019e6a:	493e      	ldr	r1, [pc, #248]	; (8019f64 <etharp_tmr+0x14c>)
 8019e6c:	687a      	ldr	r2, [r7, #4]
 8019e6e:	4613      	mov	r3, r2
 8019e70:	005b      	lsls	r3, r3, #1
 8019e72:	4413      	add	r3, r2
 8019e74:	00db      	lsls	r3, r3, #3
 8019e76:	440b      	add	r3, r1
 8019e78:	3312      	adds	r3, #18
 8019e7a:	881b      	ldrh	r3, [r3, #0]
 8019e7c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8019e80:	d215      	bcs.n	8019eae <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8019e82:	4938      	ldr	r1, [pc, #224]	; (8019f64 <etharp_tmr+0x14c>)
 8019e84:	687a      	ldr	r2, [r7, #4]
 8019e86:	4613      	mov	r3, r2
 8019e88:	005b      	lsls	r3, r3, #1
 8019e8a:	4413      	add	r3, r2
 8019e8c:	00db      	lsls	r3, r3, #3
 8019e8e:	440b      	add	r3, r1
 8019e90:	3314      	adds	r3, #20
 8019e92:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8019e94:	2b01      	cmp	r3, #1
 8019e96:	d10e      	bne.n	8019eb6 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8019e98:	4932      	ldr	r1, [pc, #200]	; (8019f64 <etharp_tmr+0x14c>)
 8019e9a:	687a      	ldr	r2, [r7, #4]
 8019e9c:	4613      	mov	r3, r2
 8019e9e:	005b      	lsls	r3, r3, #1
 8019ea0:	4413      	add	r3, r2
 8019ea2:	00db      	lsls	r3, r3, #3
 8019ea4:	440b      	add	r3, r1
 8019ea6:	3312      	adds	r3, #18
 8019ea8:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8019eaa:	2b04      	cmp	r3, #4
 8019eac:	d903      	bls.n	8019eb6 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8019eae:	6878      	ldr	r0, [r7, #4]
 8019eb0:	f7ff ff80 	bl	8019db4 <etharp_free_entry>
 8019eb4:	e04a      	b.n	8019f4c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8019eb6:	492b      	ldr	r1, [pc, #172]	; (8019f64 <etharp_tmr+0x14c>)
 8019eb8:	687a      	ldr	r2, [r7, #4]
 8019eba:	4613      	mov	r3, r2
 8019ebc:	005b      	lsls	r3, r3, #1
 8019ebe:	4413      	add	r3, r2
 8019ec0:	00db      	lsls	r3, r3, #3
 8019ec2:	440b      	add	r3, r1
 8019ec4:	3314      	adds	r3, #20
 8019ec6:	781b      	ldrb	r3, [r3, #0]
 8019ec8:	2b03      	cmp	r3, #3
 8019eca:	d10a      	bne.n	8019ee2 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8019ecc:	4925      	ldr	r1, [pc, #148]	; (8019f64 <etharp_tmr+0x14c>)
 8019ece:	687a      	ldr	r2, [r7, #4]
 8019ed0:	4613      	mov	r3, r2
 8019ed2:	005b      	lsls	r3, r3, #1
 8019ed4:	4413      	add	r3, r2
 8019ed6:	00db      	lsls	r3, r3, #3
 8019ed8:	440b      	add	r3, r1
 8019eda:	3314      	adds	r3, #20
 8019edc:	2204      	movs	r2, #4
 8019ede:	701a      	strb	r2, [r3, #0]
 8019ee0:	e034      	b.n	8019f4c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8019ee2:	4920      	ldr	r1, [pc, #128]	; (8019f64 <etharp_tmr+0x14c>)
 8019ee4:	687a      	ldr	r2, [r7, #4]
 8019ee6:	4613      	mov	r3, r2
 8019ee8:	005b      	lsls	r3, r3, #1
 8019eea:	4413      	add	r3, r2
 8019eec:	00db      	lsls	r3, r3, #3
 8019eee:	440b      	add	r3, r1
 8019ef0:	3314      	adds	r3, #20
 8019ef2:	781b      	ldrb	r3, [r3, #0]
 8019ef4:	2b04      	cmp	r3, #4
 8019ef6:	d10a      	bne.n	8019f0e <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8019ef8:	491a      	ldr	r1, [pc, #104]	; (8019f64 <etharp_tmr+0x14c>)
 8019efa:	687a      	ldr	r2, [r7, #4]
 8019efc:	4613      	mov	r3, r2
 8019efe:	005b      	lsls	r3, r3, #1
 8019f00:	4413      	add	r3, r2
 8019f02:	00db      	lsls	r3, r3, #3
 8019f04:	440b      	add	r3, r1
 8019f06:	3314      	adds	r3, #20
 8019f08:	2202      	movs	r2, #2
 8019f0a:	701a      	strb	r2, [r3, #0]
 8019f0c:	e01e      	b.n	8019f4c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8019f0e:	4915      	ldr	r1, [pc, #84]	; (8019f64 <etharp_tmr+0x14c>)
 8019f10:	687a      	ldr	r2, [r7, #4]
 8019f12:	4613      	mov	r3, r2
 8019f14:	005b      	lsls	r3, r3, #1
 8019f16:	4413      	add	r3, r2
 8019f18:	00db      	lsls	r3, r3, #3
 8019f1a:	440b      	add	r3, r1
 8019f1c:	3314      	adds	r3, #20
 8019f1e:	781b      	ldrb	r3, [r3, #0]
 8019f20:	2b01      	cmp	r3, #1
 8019f22:	d113      	bne.n	8019f4c <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8019f24:	490f      	ldr	r1, [pc, #60]	; (8019f64 <etharp_tmr+0x14c>)
 8019f26:	687a      	ldr	r2, [r7, #4]
 8019f28:	4613      	mov	r3, r2
 8019f2a:	005b      	lsls	r3, r3, #1
 8019f2c:	4413      	add	r3, r2
 8019f2e:	00db      	lsls	r3, r3, #3
 8019f30:	440b      	add	r3, r1
 8019f32:	3308      	adds	r3, #8
 8019f34:	6818      	ldr	r0, [r3, #0]
 8019f36:	687a      	ldr	r2, [r7, #4]
 8019f38:	4613      	mov	r3, r2
 8019f3a:	005b      	lsls	r3, r3, #1
 8019f3c:	4413      	add	r3, r2
 8019f3e:	00db      	lsls	r3, r3, #3
 8019f40:	4a08      	ldr	r2, [pc, #32]	; (8019f64 <etharp_tmr+0x14c>)
 8019f42:	4413      	add	r3, r2
 8019f44:	3304      	adds	r3, #4
 8019f46:	4619      	mov	r1, r3
 8019f48:	f000 fe72 	bl	801ac30 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8019f4c:	687b      	ldr	r3, [r7, #4]
 8019f4e:	3301      	adds	r3, #1
 8019f50:	607b      	str	r3, [r7, #4]
 8019f52:	687b      	ldr	r3, [r7, #4]
 8019f54:	2b09      	cmp	r3, #9
 8019f56:	f77f af65 	ble.w	8019e24 <etharp_tmr+0xc>
      }
    }
  }
}
 8019f5a:	bf00      	nop
 8019f5c:	3708      	adds	r7, #8
 8019f5e:	46bd      	mov	sp, r7
 8019f60:	bd80      	pop	{r7, pc}
 8019f62:	bf00      	nop
 8019f64:	2000876c 	.word	0x2000876c

08019f68 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8019f68:	b580      	push	{r7, lr}
 8019f6a:	b08a      	sub	sp, #40	; 0x28
 8019f6c:	af00      	add	r7, sp, #0
 8019f6e:	60f8      	str	r0, [r7, #12]
 8019f70:	460b      	mov	r3, r1
 8019f72:	607a      	str	r2, [r7, #4]
 8019f74:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8019f76:	230a      	movs	r3, #10
 8019f78:	84fb      	strh	r3, [r7, #38]	; 0x26
 8019f7a:	230a      	movs	r3, #10
 8019f7c:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 8019f7e:	230a      	movs	r3, #10
 8019f80:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 8019f82:	2300      	movs	r3, #0
 8019f84:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8019f86:	230a      	movs	r3, #10
 8019f88:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8019f8a:	2300      	movs	r3, #0
 8019f8c:	83bb      	strh	r3, [r7, #28]
 8019f8e:	2300      	movs	r3, #0
 8019f90:	837b      	strh	r3, [r7, #26]
 8019f92:	2300      	movs	r3, #0
 8019f94:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8019f96:	2300      	movs	r3, #0
 8019f98:	843b      	strh	r3, [r7, #32]
 8019f9a:	e0ae      	b.n	801a0fa <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8019f9c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8019fa0:	49a6      	ldr	r1, [pc, #664]	; (801a23c <etharp_find_entry+0x2d4>)
 8019fa2:	4613      	mov	r3, r2
 8019fa4:	005b      	lsls	r3, r3, #1
 8019fa6:	4413      	add	r3, r2
 8019fa8:	00db      	lsls	r3, r3, #3
 8019faa:	440b      	add	r3, r1
 8019fac:	3314      	adds	r3, #20
 8019fae:	781b      	ldrb	r3, [r3, #0]
 8019fb0:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8019fb2:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8019fb6:	2b0a      	cmp	r3, #10
 8019fb8:	d105      	bne.n	8019fc6 <etharp_find_entry+0x5e>
 8019fba:	7dfb      	ldrb	r3, [r7, #23]
 8019fbc:	2b00      	cmp	r3, #0
 8019fbe:	d102      	bne.n	8019fc6 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8019fc0:	8c3b      	ldrh	r3, [r7, #32]
 8019fc2:	847b      	strh	r3, [r7, #34]	; 0x22
 8019fc4:	e095      	b.n	801a0f2 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 8019fc6:	7dfb      	ldrb	r3, [r7, #23]
 8019fc8:	2b00      	cmp	r3, #0
 8019fca:	f000 8092 	beq.w	801a0f2 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8019fce:	7dfb      	ldrb	r3, [r7, #23]
 8019fd0:	2b01      	cmp	r3, #1
 8019fd2:	d009      	beq.n	8019fe8 <etharp_find_entry+0x80>
 8019fd4:	7dfb      	ldrb	r3, [r7, #23]
 8019fd6:	2b01      	cmp	r3, #1
 8019fd8:	d806      	bhi.n	8019fe8 <etharp_find_entry+0x80>
 8019fda:	4b99      	ldr	r3, [pc, #612]	; (801a240 <etharp_find_entry+0x2d8>)
 8019fdc:	f44f 7292 	mov.w	r2, #292	; 0x124
 8019fe0:	4998      	ldr	r1, [pc, #608]	; (801a244 <etharp_find_entry+0x2dc>)
 8019fe2:	4899      	ldr	r0, [pc, #612]	; (801a248 <etharp_find_entry+0x2e0>)
 8019fe4:	f002 fb38 	bl	801c658 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8019fe8:	68fb      	ldr	r3, [r7, #12]
 8019fea:	2b00      	cmp	r3, #0
 8019fec:	d020      	beq.n	801a030 <etharp_find_entry+0xc8>
 8019fee:	68fb      	ldr	r3, [r7, #12]
 8019ff0:	6819      	ldr	r1, [r3, #0]
 8019ff2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8019ff6:	4891      	ldr	r0, [pc, #580]	; (801a23c <etharp_find_entry+0x2d4>)
 8019ff8:	4613      	mov	r3, r2
 8019ffa:	005b      	lsls	r3, r3, #1
 8019ffc:	4413      	add	r3, r2
 8019ffe:	00db      	lsls	r3, r3, #3
 801a000:	4403      	add	r3, r0
 801a002:	3304      	adds	r3, #4
 801a004:	681b      	ldr	r3, [r3, #0]
 801a006:	4299      	cmp	r1, r3
 801a008:	d112      	bne.n	801a030 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801a00a:	687b      	ldr	r3, [r7, #4]
 801a00c:	2b00      	cmp	r3, #0
 801a00e:	d00c      	beq.n	801a02a <etharp_find_entry+0xc2>
 801a010:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a014:	4989      	ldr	r1, [pc, #548]	; (801a23c <etharp_find_entry+0x2d4>)
 801a016:	4613      	mov	r3, r2
 801a018:	005b      	lsls	r3, r3, #1
 801a01a:	4413      	add	r3, r2
 801a01c:	00db      	lsls	r3, r3, #3
 801a01e:	440b      	add	r3, r1
 801a020:	3308      	adds	r3, #8
 801a022:	681b      	ldr	r3, [r3, #0]
 801a024:	687a      	ldr	r2, [r7, #4]
 801a026:	429a      	cmp	r2, r3
 801a028:	d102      	bne.n	801a030 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801a02a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a02e:	e100      	b.n	801a232 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801a030:	7dfb      	ldrb	r3, [r7, #23]
 801a032:	2b01      	cmp	r3, #1
 801a034:	d140      	bne.n	801a0b8 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801a036:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a03a:	4980      	ldr	r1, [pc, #512]	; (801a23c <etharp_find_entry+0x2d4>)
 801a03c:	4613      	mov	r3, r2
 801a03e:	005b      	lsls	r3, r3, #1
 801a040:	4413      	add	r3, r2
 801a042:	00db      	lsls	r3, r3, #3
 801a044:	440b      	add	r3, r1
 801a046:	681b      	ldr	r3, [r3, #0]
 801a048:	2b00      	cmp	r3, #0
 801a04a:	d01a      	beq.n	801a082 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801a04c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a050:	497a      	ldr	r1, [pc, #488]	; (801a23c <etharp_find_entry+0x2d4>)
 801a052:	4613      	mov	r3, r2
 801a054:	005b      	lsls	r3, r3, #1
 801a056:	4413      	add	r3, r2
 801a058:	00db      	lsls	r3, r3, #3
 801a05a:	440b      	add	r3, r1
 801a05c:	3312      	adds	r3, #18
 801a05e:	881b      	ldrh	r3, [r3, #0]
 801a060:	8bba      	ldrh	r2, [r7, #28]
 801a062:	429a      	cmp	r2, r3
 801a064:	d845      	bhi.n	801a0f2 <etharp_find_entry+0x18a>
            old_queue = i;
 801a066:	8c3b      	ldrh	r3, [r7, #32]
 801a068:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801a06a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a06e:	4973      	ldr	r1, [pc, #460]	; (801a23c <etharp_find_entry+0x2d4>)
 801a070:	4613      	mov	r3, r2
 801a072:	005b      	lsls	r3, r3, #1
 801a074:	4413      	add	r3, r2
 801a076:	00db      	lsls	r3, r3, #3
 801a078:	440b      	add	r3, r1
 801a07a:	3312      	adds	r3, #18
 801a07c:	881b      	ldrh	r3, [r3, #0]
 801a07e:	83bb      	strh	r3, [r7, #28]
 801a080:	e037      	b.n	801a0f2 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801a082:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a086:	496d      	ldr	r1, [pc, #436]	; (801a23c <etharp_find_entry+0x2d4>)
 801a088:	4613      	mov	r3, r2
 801a08a:	005b      	lsls	r3, r3, #1
 801a08c:	4413      	add	r3, r2
 801a08e:	00db      	lsls	r3, r3, #3
 801a090:	440b      	add	r3, r1
 801a092:	3312      	adds	r3, #18
 801a094:	881b      	ldrh	r3, [r3, #0]
 801a096:	8b7a      	ldrh	r2, [r7, #26]
 801a098:	429a      	cmp	r2, r3
 801a09a:	d82a      	bhi.n	801a0f2 <etharp_find_entry+0x18a>
            old_pending = i;
 801a09c:	8c3b      	ldrh	r3, [r7, #32]
 801a09e:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 801a0a0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a0a4:	4965      	ldr	r1, [pc, #404]	; (801a23c <etharp_find_entry+0x2d4>)
 801a0a6:	4613      	mov	r3, r2
 801a0a8:	005b      	lsls	r3, r3, #1
 801a0aa:	4413      	add	r3, r2
 801a0ac:	00db      	lsls	r3, r3, #3
 801a0ae:	440b      	add	r3, r1
 801a0b0:	3312      	adds	r3, #18
 801a0b2:	881b      	ldrh	r3, [r3, #0]
 801a0b4:	837b      	strh	r3, [r7, #26]
 801a0b6:	e01c      	b.n	801a0f2 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801a0b8:	7dfb      	ldrb	r3, [r7, #23]
 801a0ba:	2b01      	cmp	r3, #1
 801a0bc:	d919      	bls.n	801a0f2 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801a0be:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a0c2:	495e      	ldr	r1, [pc, #376]	; (801a23c <etharp_find_entry+0x2d4>)
 801a0c4:	4613      	mov	r3, r2
 801a0c6:	005b      	lsls	r3, r3, #1
 801a0c8:	4413      	add	r3, r2
 801a0ca:	00db      	lsls	r3, r3, #3
 801a0cc:	440b      	add	r3, r1
 801a0ce:	3312      	adds	r3, #18
 801a0d0:	881b      	ldrh	r3, [r3, #0]
 801a0d2:	8b3a      	ldrh	r2, [r7, #24]
 801a0d4:	429a      	cmp	r2, r3
 801a0d6:	d80c      	bhi.n	801a0f2 <etharp_find_entry+0x18a>
            old_stable = i;
 801a0d8:	8c3b      	ldrh	r3, [r7, #32]
 801a0da:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 801a0dc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a0e0:	4956      	ldr	r1, [pc, #344]	; (801a23c <etharp_find_entry+0x2d4>)
 801a0e2:	4613      	mov	r3, r2
 801a0e4:	005b      	lsls	r3, r3, #1
 801a0e6:	4413      	add	r3, r2
 801a0e8:	00db      	lsls	r3, r3, #3
 801a0ea:	440b      	add	r3, r1
 801a0ec:	3312      	adds	r3, #18
 801a0ee:	881b      	ldrh	r3, [r3, #0]
 801a0f0:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a0f2:	8c3b      	ldrh	r3, [r7, #32]
 801a0f4:	3301      	adds	r3, #1
 801a0f6:	b29b      	uxth	r3, r3
 801a0f8:	843b      	strh	r3, [r7, #32]
 801a0fa:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a0fe:	2b09      	cmp	r3, #9
 801a100:	f77f af4c 	ble.w	8019f9c <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801a104:	7afb      	ldrb	r3, [r7, #11]
 801a106:	f003 0302 	and.w	r3, r3, #2
 801a10a:	2b00      	cmp	r3, #0
 801a10c:	d108      	bne.n	801a120 <etharp_find_entry+0x1b8>
 801a10e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801a112:	2b0a      	cmp	r3, #10
 801a114:	d107      	bne.n	801a126 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801a116:	7afb      	ldrb	r3, [r7, #11]
 801a118:	f003 0301 	and.w	r3, r3, #1
 801a11c:	2b00      	cmp	r3, #0
 801a11e:	d102      	bne.n	801a126 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801a120:	f04f 33ff 	mov.w	r3, #4294967295
 801a124:	e085      	b.n	801a232 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801a126:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801a12a:	2b09      	cmp	r3, #9
 801a12c:	dc02      	bgt.n	801a134 <etharp_find_entry+0x1cc>
    i = empty;
 801a12e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801a130:	843b      	strh	r3, [r7, #32]
 801a132:	e039      	b.n	801a1a8 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801a134:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 801a138:	2b09      	cmp	r3, #9
 801a13a:	dc14      	bgt.n	801a166 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 801a13c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a13e:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801a140:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a144:	493d      	ldr	r1, [pc, #244]	; (801a23c <etharp_find_entry+0x2d4>)
 801a146:	4613      	mov	r3, r2
 801a148:	005b      	lsls	r3, r3, #1
 801a14a:	4413      	add	r3, r2
 801a14c:	00db      	lsls	r3, r3, #3
 801a14e:	440b      	add	r3, r1
 801a150:	681b      	ldr	r3, [r3, #0]
 801a152:	2b00      	cmp	r3, #0
 801a154:	d018      	beq.n	801a188 <etharp_find_entry+0x220>
 801a156:	4b3a      	ldr	r3, [pc, #232]	; (801a240 <etharp_find_entry+0x2d8>)
 801a158:	f240 126d 	movw	r2, #365	; 0x16d
 801a15c:	493b      	ldr	r1, [pc, #236]	; (801a24c <etharp_find_entry+0x2e4>)
 801a15e:	483a      	ldr	r0, [pc, #232]	; (801a248 <etharp_find_entry+0x2e0>)
 801a160:	f002 fa7a 	bl	801c658 <iprintf>
 801a164:	e010      	b.n	801a188 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801a166:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 801a16a:	2b09      	cmp	r3, #9
 801a16c:	dc02      	bgt.n	801a174 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801a16e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801a170:	843b      	strh	r3, [r7, #32]
 801a172:	e009      	b.n	801a188 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801a174:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801a178:	2b09      	cmp	r3, #9
 801a17a:	dc02      	bgt.n	801a182 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801a17c:	8bfb      	ldrh	r3, [r7, #30]
 801a17e:	843b      	strh	r3, [r7, #32]
 801a180:	e002      	b.n	801a188 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801a182:	f04f 33ff 	mov.w	r3, #4294967295
 801a186:	e054      	b.n	801a232 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801a188:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a18c:	2b09      	cmp	r3, #9
 801a18e:	dd06      	ble.n	801a19e <etharp_find_entry+0x236>
 801a190:	4b2b      	ldr	r3, [pc, #172]	; (801a240 <etharp_find_entry+0x2d8>)
 801a192:	f240 127f 	movw	r2, #383	; 0x17f
 801a196:	492e      	ldr	r1, [pc, #184]	; (801a250 <etharp_find_entry+0x2e8>)
 801a198:	482b      	ldr	r0, [pc, #172]	; (801a248 <etharp_find_entry+0x2e0>)
 801a19a:	f002 fa5d 	bl	801c658 <iprintf>
    etharp_free_entry(i);
 801a19e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a1a2:	4618      	mov	r0, r3
 801a1a4:	f7ff fe06 	bl	8019db4 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801a1a8:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a1ac:	2b09      	cmp	r3, #9
 801a1ae:	dd06      	ble.n	801a1be <etharp_find_entry+0x256>
 801a1b0:	4b23      	ldr	r3, [pc, #140]	; (801a240 <etharp_find_entry+0x2d8>)
 801a1b2:	f240 1283 	movw	r2, #387	; 0x183
 801a1b6:	4926      	ldr	r1, [pc, #152]	; (801a250 <etharp_find_entry+0x2e8>)
 801a1b8:	4823      	ldr	r0, [pc, #140]	; (801a248 <etharp_find_entry+0x2e0>)
 801a1ba:	f002 fa4d 	bl	801c658 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801a1be:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a1c2:	491e      	ldr	r1, [pc, #120]	; (801a23c <etharp_find_entry+0x2d4>)
 801a1c4:	4613      	mov	r3, r2
 801a1c6:	005b      	lsls	r3, r3, #1
 801a1c8:	4413      	add	r3, r2
 801a1ca:	00db      	lsls	r3, r3, #3
 801a1cc:	440b      	add	r3, r1
 801a1ce:	3314      	adds	r3, #20
 801a1d0:	781b      	ldrb	r3, [r3, #0]
 801a1d2:	2b00      	cmp	r3, #0
 801a1d4:	d006      	beq.n	801a1e4 <etharp_find_entry+0x27c>
 801a1d6:	4b1a      	ldr	r3, [pc, #104]	; (801a240 <etharp_find_entry+0x2d8>)
 801a1d8:	f240 1285 	movw	r2, #389	; 0x185
 801a1dc:	491d      	ldr	r1, [pc, #116]	; (801a254 <etharp_find_entry+0x2ec>)
 801a1de:	481a      	ldr	r0, [pc, #104]	; (801a248 <etharp_find_entry+0x2e0>)
 801a1e0:	f002 fa3a 	bl	801c658 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801a1e4:	68fb      	ldr	r3, [r7, #12]
 801a1e6:	2b00      	cmp	r3, #0
 801a1e8:	d00b      	beq.n	801a202 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801a1ea:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a1ee:	68fb      	ldr	r3, [r7, #12]
 801a1f0:	6819      	ldr	r1, [r3, #0]
 801a1f2:	4812      	ldr	r0, [pc, #72]	; (801a23c <etharp_find_entry+0x2d4>)
 801a1f4:	4613      	mov	r3, r2
 801a1f6:	005b      	lsls	r3, r3, #1
 801a1f8:	4413      	add	r3, r2
 801a1fa:	00db      	lsls	r3, r3, #3
 801a1fc:	4403      	add	r3, r0
 801a1fe:	3304      	adds	r3, #4
 801a200:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801a202:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a206:	490d      	ldr	r1, [pc, #52]	; (801a23c <etharp_find_entry+0x2d4>)
 801a208:	4613      	mov	r3, r2
 801a20a:	005b      	lsls	r3, r3, #1
 801a20c:	4413      	add	r3, r2
 801a20e:	00db      	lsls	r3, r3, #3
 801a210:	440b      	add	r3, r1
 801a212:	3312      	adds	r3, #18
 801a214:	2200      	movs	r2, #0
 801a216:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801a218:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a21c:	4907      	ldr	r1, [pc, #28]	; (801a23c <etharp_find_entry+0x2d4>)
 801a21e:	4613      	mov	r3, r2
 801a220:	005b      	lsls	r3, r3, #1
 801a222:	4413      	add	r3, r2
 801a224:	00db      	lsls	r3, r3, #3
 801a226:	440b      	add	r3, r1
 801a228:	3308      	adds	r3, #8
 801a22a:	687a      	ldr	r2, [r7, #4]
 801a22c:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801a22e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801a232:	4618      	mov	r0, r3
 801a234:	3728      	adds	r7, #40	; 0x28
 801a236:	46bd      	mov	sp, r7
 801a238:	bd80      	pop	{r7, pc}
 801a23a:	bf00      	nop
 801a23c:	2000876c 	.word	0x2000876c
 801a240:	080200d8 	.word	0x080200d8
 801a244:	08020110 	.word	0x08020110
 801a248:	08020150 	.word	0x08020150
 801a24c:	08020178 	.word	0x08020178
 801a250:	08020190 	.word	0x08020190
 801a254:	080201a4 	.word	0x080201a4

0801a258 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801a258:	b580      	push	{r7, lr}
 801a25a:	b088      	sub	sp, #32
 801a25c:	af02      	add	r7, sp, #8
 801a25e:	60f8      	str	r0, [r7, #12]
 801a260:	60b9      	str	r1, [r7, #8]
 801a262:	607a      	str	r2, [r7, #4]
 801a264:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801a266:	68fb      	ldr	r3, [r7, #12]
 801a268:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801a26c:	2b06      	cmp	r3, #6
 801a26e:	d006      	beq.n	801a27e <etharp_update_arp_entry+0x26>
 801a270:	4b48      	ldr	r3, [pc, #288]	; (801a394 <etharp_update_arp_entry+0x13c>)
 801a272:	f240 12a9 	movw	r2, #425	; 0x1a9
 801a276:	4948      	ldr	r1, [pc, #288]	; (801a398 <etharp_update_arp_entry+0x140>)
 801a278:	4848      	ldr	r0, [pc, #288]	; (801a39c <etharp_update_arp_entry+0x144>)
 801a27a:	f002 f9ed 	bl	801c658 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801a27e:	68bb      	ldr	r3, [r7, #8]
 801a280:	2b00      	cmp	r3, #0
 801a282:	d012      	beq.n	801a2aa <etharp_update_arp_entry+0x52>
 801a284:	68bb      	ldr	r3, [r7, #8]
 801a286:	681b      	ldr	r3, [r3, #0]
 801a288:	2b00      	cmp	r3, #0
 801a28a:	d00e      	beq.n	801a2aa <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801a28c:	68bb      	ldr	r3, [r7, #8]
 801a28e:	681b      	ldr	r3, [r3, #0]
 801a290:	68f9      	ldr	r1, [r7, #12]
 801a292:	4618      	mov	r0, r3
 801a294:	f001 f91e 	bl	801b4d4 <ip4_addr_isbroadcast_u32>
 801a298:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801a29a:	2b00      	cmp	r3, #0
 801a29c:	d105      	bne.n	801a2aa <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801a29e:	68bb      	ldr	r3, [r7, #8]
 801a2a0:	681b      	ldr	r3, [r3, #0]
 801a2a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801a2a6:	2be0      	cmp	r3, #224	; 0xe0
 801a2a8:	d102      	bne.n	801a2b0 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801a2aa:	f06f 030f 	mvn.w	r3, #15
 801a2ae:	e06c      	b.n	801a38a <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801a2b0:	78fb      	ldrb	r3, [r7, #3]
 801a2b2:	68fa      	ldr	r2, [r7, #12]
 801a2b4:	4619      	mov	r1, r3
 801a2b6:	68b8      	ldr	r0, [r7, #8]
 801a2b8:	f7ff fe56 	bl	8019f68 <etharp_find_entry>
 801a2bc:	4603      	mov	r3, r0
 801a2be:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 801a2c0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801a2c4:	2b00      	cmp	r3, #0
 801a2c6:	da02      	bge.n	801a2ce <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801a2c8:	8afb      	ldrh	r3, [r7, #22]
 801a2ca:	b25b      	sxtb	r3, r3
 801a2cc:	e05d      	b.n	801a38a <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801a2ce:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a2d2:	4933      	ldr	r1, [pc, #204]	; (801a3a0 <etharp_update_arp_entry+0x148>)
 801a2d4:	4613      	mov	r3, r2
 801a2d6:	005b      	lsls	r3, r3, #1
 801a2d8:	4413      	add	r3, r2
 801a2da:	00db      	lsls	r3, r3, #3
 801a2dc:	440b      	add	r3, r1
 801a2de:	3314      	adds	r3, #20
 801a2e0:	2202      	movs	r2, #2
 801a2e2:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 801a2e4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a2e8:	492d      	ldr	r1, [pc, #180]	; (801a3a0 <etharp_update_arp_entry+0x148>)
 801a2ea:	4613      	mov	r3, r2
 801a2ec:	005b      	lsls	r3, r3, #1
 801a2ee:	4413      	add	r3, r2
 801a2f0:	00db      	lsls	r3, r3, #3
 801a2f2:	440b      	add	r3, r1
 801a2f4:	3308      	adds	r3, #8
 801a2f6:	68fa      	ldr	r2, [r7, #12]
 801a2f8:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801a2fa:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a2fe:	4613      	mov	r3, r2
 801a300:	005b      	lsls	r3, r3, #1
 801a302:	4413      	add	r3, r2
 801a304:	00db      	lsls	r3, r3, #3
 801a306:	3308      	adds	r3, #8
 801a308:	4a25      	ldr	r2, [pc, #148]	; (801a3a0 <etharp_update_arp_entry+0x148>)
 801a30a:	4413      	add	r3, r2
 801a30c:	3304      	adds	r3, #4
 801a30e:	2206      	movs	r2, #6
 801a310:	6879      	ldr	r1, [r7, #4]
 801a312:	4618      	mov	r0, r3
 801a314:	f002 f973 	bl	801c5fe <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801a318:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a31c:	4920      	ldr	r1, [pc, #128]	; (801a3a0 <etharp_update_arp_entry+0x148>)
 801a31e:	4613      	mov	r3, r2
 801a320:	005b      	lsls	r3, r3, #1
 801a322:	4413      	add	r3, r2
 801a324:	00db      	lsls	r3, r3, #3
 801a326:	440b      	add	r3, r1
 801a328:	3312      	adds	r3, #18
 801a32a:	2200      	movs	r2, #0
 801a32c:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801a32e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a332:	491b      	ldr	r1, [pc, #108]	; (801a3a0 <etharp_update_arp_entry+0x148>)
 801a334:	4613      	mov	r3, r2
 801a336:	005b      	lsls	r3, r3, #1
 801a338:	4413      	add	r3, r2
 801a33a:	00db      	lsls	r3, r3, #3
 801a33c:	440b      	add	r3, r1
 801a33e:	681b      	ldr	r3, [r3, #0]
 801a340:	2b00      	cmp	r3, #0
 801a342:	d021      	beq.n	801a388 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801a344:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a348:	4915      	ldr	r1, [pc, #84]	; (801a3a0 <etharp_update_arp_entry+0x148>)
 801a34a:	4613      	mov	r3, r2
 801a34c:	005b      	lsls	r3, r3, #1
 801a34e:	4413      	add	r3, r2
 801a350:	00db      	lsls	r3, r3, #3
 801a352:	440b      	add	r3, r1
 801a354:	681b      	ldr	r3, [r3, #0]
 801a356:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801a358:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a35c:	4910      	ldr	r1, [pc, #64]	; (801a3a0 <etharp_update_arp_entry+0x148>)
 801a35e:	4613      	mov	r3, r2
 801a360:	005b      	lsls	r3, r3, #1
 801a362:	4413      	add	r3, r2
 801a364:	00db      	lsls	r3, r3, #3
 801a366:	440b      	add	r3, r1
 801a368:	2200      	movs	r2, #0
 801a36a:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801a36c:	68fb      	ldr	r3, [r7, #12]
 801a36e:	f103 022a 	add.w	r2, r3, #42	; 0x2a
 801a372:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801a376:	9300      	str	r3, [sp, #0]
 801a378:	687b      	ldr	r3, [r7, #4]
 801a37a:	6939      	ldr	r1, [r7, #16]
 801a37c:	68f8      	ldr	r0, [r7, #12]
 801a37e:	f001 ffad 	bl	801c2dc <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801a382:	6938      	ldr	r0, [r7, #16]
 801a384:	f7f7 fc38 	bl	8011bf8 <pbuf_free>
  }
  return ERR_OK;
 801a388:	2300      	movs	r3, #0
}
 801a38a:	4618      	mov	r0, r3
 801a38c:	3718      	adds	r7, #24
 801a38e:	46bd      	mov	sp, r7
 801a390:	bd80      	pop	{r7, pc}
 801a392:	bf00      	nop
 801a394:	080200d8 	.word	0x080200d8
 801a398:	080201d0 	.word	0x080201d0
 801a39c:	08020150 	.word	0x08020150
 801a3a0:	2000876c 	.word	0x2000876c

0801a3a4 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 801a3a4:	b580      	push	{r7, lr}
 801a3a6:	b084      	sub	sp, #16
 801a3a8:	af00      	add	r7, sp, #0
 801a3aa:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a3ac:	2300      	movs	r3, #0
 801a3ae:	60fb      	str	r3, [r7, #12]
 801a3b0:	e01e      	b.n	801a3f0 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801a3b2:	4913      	ldr	r1, [pc, #76]	; (801a400 <etharp_cleanup_netif+0x5c>)
 801a3b4:	68fa      	ldr	r2, [r7, #12]
 801a3b6:	4613      	mov	r3, r2
 801a3b8:	005b      	lsls	r3, r3, #1
 801a3ba:	4413      	add	r3, r2
 801a3bc:	00db      	lsls	r3, r3, #3
 801a3be:	440b      	add	r3, r1
 801a3c0:	3314      	adds	r3, #20
 801a3c2:	781b      	ldrb	r3, [r3, #0]
 801a3c4:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801a3c6:	7afb      	ldrb	r3, [r7, #11]
 801a3c8:	2b00      	cmp	r3, #0
 801a3ca:	d00e      	beq.n	801a3ea <etharp_cleanup_netif+0x46>
 801a3cc:	490c      	ldr	r1, [pc, #48]	; (801a400 <etharp_cleanup_netif+0x5c>)
 801a3ce:	68fa      	ldr	r2, [r7, #12]
 801a3d0:	4613      	mov	r3, r2
 801a3d2:	005b      	lsls	r3, r3, #1
 801a3d4:	4413      	add	r3, r2
 801a3d6:	00db      	lsls	r3, r3, #3
 801a3d8:	440b      	add	r3, r1
 801a3da:	3308      	adds	r3, #8
 801a3dc:	681b      	ldr	r3, [r3, #0]
 801a3de:	687a      	ldr	r2, [r7, #4]
 801a3e0:	429a      	cmp	r2, r3
 801a3e2:	d102      	bne.n	801a3ea <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 801a3e4:	68f8      	ldr	r0, [r7, #12]
 801a3e6:	f7ff fce5 	bl	8019db4 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a3ea:	68fb      	ldr	r3, [r7, #12]
 801a3ec:	3301      	adds	r3, #1
 801a3ee:	60fb      	str	r3, [r7, #12]
 801a3f0:	68fb      	ldr	r3, [r7, #12]
 801a3f2:	2b09      	cmp	r3, #9
 801a3f4:	dddd      	ble.n	801a3b2 <etharp_cleanup_netif+0xe>
    }
  }
}
 801a3f6:	bf00      	nop
 801a3f8:	3710      	adds	r7, #16
 801a3fa:	46bd      	mov	sp, r7
 801a3fc:	bd80      	pop	{r7, pc}
 801a3fe:	bf00      	nop
 801a400:	2000876c 	.word	0x2000876c

0801a404 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801a404:	b5b0      	push	{r4, r5, r7, lr}
 801a406:	b08a      	sub	sp, #40	; 0x28
 801a408:	af04      	add	r7, sp, #16
 801a40a:	6078      	str	r0, [r7, #4]
 801a40c:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801a40e:	683b      	ldr	r3, [r7, #0]
 801a410:	2b00      	cmp	r3, #0
 801a412:	d107      	bne.n	801a424 <etharp_input+0x20>
 801a414:	4b3f      	ldr	r3, [pc, #252]	; (801a514 <etharp_input+0x110>)
 801a416:	f240 228a 	movw	r2, #650	; 0x28a
 801a41a:	493f      	ldr	r1, [pc, #252]	; (801a518 <etharp_input+0x114>)
 801a41c:	483f      	ldr	r0, [pc, #252]	; (801a51c <etharp_input+0x118>)
 801a41e:	f002 f91b 	bl	801c658 <iprintf>
 801a422:	e074      	b.n	801a50e <etharp_input+0x10a>

  hdr = (struct etharp_hdr *)p->payload;
 801a424:	687b      	ldr	r3, [r7, #4]
 801a426:	685b      	ldr	r3, [r3, #4]
 801a428:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801a42a:	693b      	ldr	r3, [r7, #16]
 801a42c:	881b      	ldrh	r3, [r3, #0]
 801a42e:	b29b      	uxth	r3, r3
 801a430:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801a434:	d10c      	bne.n	801a450 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801a436:	693b      	ldr	r3, [r7, #16]
 801a438:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801a43a:	2b06      	cmp	r3, #6
 801a43c:	d108      	bne.n	801a450 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801a43e:	693b      	ldr	r3, [r7, #16]
 801a440:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801a442:	2b04      	cmp	r3, #4
 801a444:	d104      	bne.n	801a450 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801a446:	693b      	ldr	r3, [r7, #16]
 801a448:	885b      	ldrh	r3, [r3, #2]
 801a44a:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801a44c:	2b08      	cmp	r3, #8
 801a44e:	d003      	beq.n	801a458 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801a450:	6878      	ldr	r0, [r7, #4]
 801a452:	f7f7 fbd1 	bl	8011bf8 <pbuf_free>
    return;
 801a456:	e05a      	b.n	801a50e <etharp_input+0x10a>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801a458:	693b      	ldr	r3, [r7, #16]
 801a45a:	330e      	adds	r3, #14
 801a45c:	681b      	ldr	r3, [r3, #0]
 801a45e:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801a460:	693b      	ldr	r3, [r7, #16]
 801a462:	3318      	adds	r3, #24
 801a464:	681b      	ldr	r3, [r3, #0]
 801a466:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801a468:	683b      	ldr	r3, [r7, #0]
 801a46a:	3304      	adds	r3, #4
 801a46c:	681b      	ldr	r3, [r3, #0]
 801a46e:	2b00      	cmp	r3, #0
 801a470:	d102      	bne.n	801a478 <etharp_input+0x74>
    for_us = 0;
 801a472:	2300      	movs	r3, #0
 801a474:	75fb      	strb	r3, [r7, #23]
 801a476:	e009      	b.n	801a48c <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801a478:	68ba      	ldr	r2, [r7, #8]
 801a47a:	683b      	ldr	r3, [r7, #0]
 801a47c:	3304      	adds	r3, #4
 801a47e:	681b      	ldr	r3, [r3, #0]
 801a480:	429a      	cmp	r2, r3
 801a482:	bf0c      	ite	eq
 801a484:	2301      	moveq	r3, #1
 801a486:	2300      	movne	r3, #0
 801a488:	b2db      	uxtb	r3, r3
 801a48a:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801a48c:	693b      	ldr	r3, [r7, #16]
 801a48e:	f103 0208 	add.w	r2, r3, #8
 801a492:	7dfb      	ldrb	r3, [r7, #23]
 801a494:	2b00      	cmp	r3, #0
 801a496:	d001      	beq.n	801a49c <etharp_input+0x98>
 801a498:	2301      	movs	r3, #1
 801a49a:	e000      	b.n	801a49e <etharp_input+0x9a>
 801a49c:	2302      	movs	r3, #2
 801a49e:	f107 010c 	add.w	r1, r7, #12
 801a4a2:	6838      	ldr	r0, [r7, #0]
 801a4a4:	f7ff fed8 	bl	801a258 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801a4a8:	693b      	ldr	r3, [r7, #16]
 801a4aa:	88db      	ldrh	r3, [r3, #6]
 801a4ac:	b29b      	uxth	r3, r3
 801a4ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801a4b2:	d003      	beq.n	801a4bc <etharp_input+0xb8>
 801a4b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801a4b8:	d01e      	beq.n	801a4f8 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801a4ba:	e025      	b.n	801a508 <etharp_input+0x104>
      if (for_us) {
 801a4bc:	7dfb      	ldrb	r3, [r7, #23]
 801a4be:	2b00      	cmp	r3, #0
 801a4c0:	d021      	beq.n	801a506 <etharp_input+0x102>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801a4c2:	683b      	ldr	r3, [r7, #0]
 801a4c4:	f103 002a 	add.w	r0, r3, #42	; 0x2a
 801a4c8:	693b      	ldr	r3, [r7, #16]
 801a4ca:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801a4ce:	683b      	ldr	r3, [r7, #0]
 801a4d0:	f103 052a 	add.w	r5, r3, #42	; 0x2a
 801a4d4:	683b      	ldr	r3, [r7, #0]
 801a4d6:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 801a4d8:	693a      	ldr	r2, [r7, #16]
 801a4da:	3208      	adds	r2, #8
        etharp_raw(netif,
 801a4dc:	2102      	movs	r1, #2
 801a4de:	9103      	str	r1, [sp, #12]
 801a4e0:	f107 010c 	add.w	r1, r7, #12
 801a4e4:	9102      	str	r1, [sp, #8]
 801a4e6:	9201      	str	r2, [sp, #4]
 801a4e8:	9300      	str	r3, [sp, #0]
 801a4ea:	462b      	mov	r3, r5
 801a4ec:	4622      	mov	r2, r4
 801a4ee:	4601      	mov	r1, r0
 801a4f0:	6838      	ldr	r0, [r7, #0]
 801a4f2:	f000 faef 	bl	801aad4 <etharp_raw>
      break;
 801a4f6:	e006      	b.n	801a506 <etharp_input+0x102>
      dhcp_arp_reply(netif, &sipaddr);
 801a4f8:	f107 030c 	add.w	r3, r7, #12
 801a4fc:	4619      	mov	r1, r3
 801a4fe:	6838      	ldr	r0, [r7, #0]
 801a500:	f7fe f9fe 	bl	8018900 <dhcp_arp_reply>
      break;
 801a504:	e000      	b.n	801a508 <etharp_input+0x104>
      break;
 801a506:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801a508:	6878      	ldr	r0, [r7, #4]
 801a50a:	f7f7 fb75 	bl	8011bf8 <pbuf_free>
}
 801a50e:	3718      	adds	r7, #24
 801a510:	46bd      	mov	sp, r7
 801a512:	bdb0      	pop	{r4, r5, r7, pc}
 801a514:	080200d8 	.word	0x080200d8
 801a518:	08020228 	.word	0x08020228
 801a51c:	08020150 	.word	0x08020150

0801a520 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801a520:	b580      	push	{r7, lr}
 801a522:	b086      	sub	sp, #24
 801a524:	af02      	add	r7, sp, #8
 801a526:	60f8      	str	r0, [r7, #12]
 801a528:	60b9      	str	r1, [r7, #8]
 801a52a:	4613      	mov	r3, r2
 801a52c:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801a52e:	79fa      	ldrb	r2, [r7, #7]
 801a530:	4944      	ldr	r1, [pc, #272]	; (801a644 <etharp_output_to_arp_index+0x124>)
 801a532:	4613      	mov	r3, r2
 801a534:	005b      	lsls	r3, r3, #1
 801a536:	4413      	add	r3, r2
 801a538:	00db      	lsls	r3, r3, #3
 801a53a:	440b      	add	r3, r1
 801a53c:	3314      	adds	r3, #20
 801a53e:	781b      	ldrb	r3, [r3, #0]
 801a540:	2b01      	cmp	r3, #1
 801a542:	d806      	bhi.n	801a552 <etharp_output_to_arp_index+0x32>
 801a544:	4b40      	ldr	r3, [pc, #256]	; (801a648 <etharp_output_to_arp_index+0x128>)
 801a546:	f240 22ef 	movw	r2, #751	; 0x2ef
 801a54a:	4940      	ldr	r1, [pc, #256]	; (801a64c <etharp_output_to_arp_index+0x12c>)
 801a54c:	4840      	ldr	r0, [pc, #256]	; (801a650 <etharp_output_to_arp_index+0x130>)
 801a54e:	f002 f883 	bl	801c658 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801a552:	79fa      	ldrb	r2, [r7, #7]
 801a554:	493b      	ldr	r1, [pc, #236]	; (801a644 <etharp_output_to_arp_index+0x124>)
 801a556:	4613      	mov	r3, r2
 801a558:	005b      	lsls	r3, r3, #1
 801a55a:	4413      	add	r3, r2
 801a55c:	00db      	lsls	r3, r3, #3
 801a55e:	440b      	add	r3, r1
 801a560:	3314      	adds	r3, #20
 801a562:	781b      	ldrb	r3, [r3, #0]
 801a564:	2b02      	cmp	r3, #2
 801a566:	d153      	bne.n	801a610 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801a568:	79fa      	ldrb	r2, [r7, #7]
 801a56a:	4936      	ldr	r1, [pc, #216]	; (801a644 <etharp_output_to_arp_index+0x124>)
 801a56c:	4613      	mov	r3, r2
 801a56e:	005b      	lsls	r3, r3, #1
 801a570:	4413      	add	r3, r2
 801a572:	00db      	lsls	r3, r3, #3
 801a574:	440b      	add	r3, r1
 801a576:	3312      	adds	r3, #18
 801a578:	881b      	ldrh	r3, [r3, #0]
 801a57a:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 801a57e:	d919      	bls.n	801a5b4 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801a580:	79fa      	ldrb	r2, [r7, #7]
 801a582:	4613      	mov	r3, r2
 801a584:	005b      	lsls	r3, r3, #1
 801a586:	4413      	add	r3, r2
 801a588:	00db      	lsls	r3, r3, #3
 801a58a:	4a2e      	ldr	r2, [pc, #184]	; (801a644 <etharp_output_to_arp_index+0x124>)
 801a58c:	4413      	add	r3, r2
 801a58e:	3304      	adds	r3, #4
 801a590:	4619      	mov	r1, r3
 801a592:	68f8      	ldr	r0, [r7, #12]
 801a594:	f000 fb4c 	bl	801ac30 <etharp_request>
 801a598:	4603      	mov	r3, r0
 801a59a:	2b00      	cmp	r3, #0
 801a59c:	d138      	bne.n	801a610 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801a59e:	79fa      	ldrb	r2, [r7, #7]
 801a5a0:	4928      	ldr	r1, [pc, #160]	; (801a644 <etharp_output_to_arp_index+0x124>)
 801a5a2:	4613      	mov	r3, r2
 801a5a4:	005b      	lsls	r3, r3, #1
 801a5a6:	4413      	add	r3, r2
 801a5a8:	00db      	lsls	r3, r3, #3
 801a5aa:	440b      	add	r3, r1
 801a5ac:	3314      	adds	r3, #20
 801a5ae:	2203      	movs	r2, #3
 801a5b0:	701a      	strb	r2, [r3, #0]
 801a5b2:	e02d      	b.n	801a610 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801a5b4:	79fa      	ldrb	r2, [r7, #7]
 801a5b6:	4923      	ldr	r1, [pc, #140]	; (801a644 <etharp_output_to_arp_index+0x124>)
 801a5b8:	4613      	mov	r3, r2
 801a5ba:	005b      	lsls	r3, r3, #1
 801a5bc:	4413      	add	r3, r2
 801a5be:	00db      	lsls	r3, r3, #3
 801a5c0:	440b      	add	r3, r1
 801a5c2:	3312      	adds	r3, #18
 801a5c4:	881b      	ldrh	r3, [r3, #0]
 801a5c6:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 801a5ca:	d321      	bcc.n	801a610 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801a5cc:	79fa      	ldrb	r2, [r7, #7]
 801a5ce:	4613      	mov	r3, r2
 801a5d0:	005b      	lsls	r3, r3, #1
 801a5d2:	4413      	add	r3, r2
 801a5d4:	00db      	lsls	r3, r3, #3
 801a5d6:	4a1b      	ldr	r2, [pc, #108]	; (801a644 <etharp_output_to_arp_index+0x124>)
 801a5d8:	4413      	add	r3, r2
 801a5da:	1d19      	adds	r1, r3, #4
 801a5dc:	79fa      	ldrb	r2, [r7, #7]
 801a5de:	4613      	mov	r3, r2
 801a5e0:	005b      	lsls	r3, r3, #1
 801a5e2:	4413      	add	r3, r2
 801a5e4:	00db      	lsls	r3, r3, #3
 801a5e6:	3308      	adds	r3, #8
 801a5e8:	4a16      	ldr	r2, [pc, #88]	; (801a644 <etharp_output_to_arp_index+0x124>)
 801a5ea:	4413      	add	r3, r2
 801a5ec:	3304      	adds	r3, #4
 801a5ee:	461a      	mov	r2, r3
 801a5f0:	68f8      	ldr	r0, [r7, #12]
 801a5f2:	f000 fafb 	bl	801abec <etharp_request_dst>
 801a5f6:	4603      	mov	r3, r0
 801a5f8:	2b00      	cmp	r3, #0
 801a5fa:	d109      	bne.n	801a610 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801a5fc:	79fa      	ldrb	r2, [r7, #7]
 801a5fe:	4911      	ldr	r1, [pc, #68]	; (801a644 <etharp_output_to_arp_index+0x124>)
 801a600:	4613      	mov	r3, r2
 801a602:	005b      	lsls	r3, r3, #1
 801a604:	4413      	add	r3, r2
 801a606:	00db      	lsls	r3, r3, #3
 801a608:	440b      	add	r3, r1
 801a60a:	3314      	adds	r3, #20
 801a60c:	2203      	movs	r2, #3
 801a60e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801a610:	68fb      	ldr	r3, [r7, #12]
 801a612:	f103 012a 	add.w	r1, r3, #42	; 0x2a
 801a616:	79fa      	ldrb	r2, [r7, #7]
 801a618:	4613      	mov	r3, r2
 801a61a:	005b      	lsls	r3, r3, #1
 801a61c:	4413      	add	r3, r2
 801a61e:	00db      	lsls	r3, r3, #3
 801a620:	3308      	adds	r3, #8
 801a622:	4a08      	ldr	r2, [pc, #32]	; (801a644 <etharp_output_to_arp_index+0x124>)
 801a624:	4413      	add	r3, r2
 801a626:	1d1a      	adds	r2, r3, #4
 801a628:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801a62c:	9300      	str	r3, [sp, #0]
 801a62e:	4613      	mov	r3, r2
 801a630:	460a      	mov	r2, r1
 801a632:	68b9      	ldr	r1, [r7, #8]
 801a634:	68f8      	ldr	r0, [r7, #12]
 801a636:	f001 fe51 	bl	801c2dc <ethernet_output>
 801a63a:	4603      	mov	r3, r0
}
 801a63c:	4618      	mov	r0, r3
 801a63e:	3710      	adds	r7, #16
 801a640:	46bd      	mov	sp, r7
 801a642:	bd80      	pop	{r7, pc}
 801a644:	2000876c 	.word	0x2000876c
 801a648:	080200d8 	.word	0x080200d8
 801a64c:	08020248 	.word	0x08020248
 801a650:	08020150 	.word	0x08020150

0801a654 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801a654:	b580      	push	{r7, lr}
 801a656:	b08a      	sub	sp, #40	; 0x28
 801a658:	af02      	add	r7, sp, #8
 801a65a:	60f8      	str	r0, [r7, #12]
 801a65c:	60b9      	str	r1, [r7, #8]
 801a65e:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801a660:	687b      	ldr	r3, [r7, #4]
 801a662:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801a664:	68fb      	ldr	r3, [r7, #12]
 801a666:	2b00      	cmp	r3, #0
 801a668:	d106      	bne.n	801a678 <etharp_output+0x24>
 801a66a:	4b73      	ldr	r3, [pc, #460]	; (801a838 <etharp_output+0x1e4>)
 801a66c:	f240 321e 	movw	r2, #798	; 0x31e
 801a670:	4972      	ldr	r1, [pc, #456]	; (801a83c <etharp_output+0x1e8>)
 801a672:	4873      	ldr	r0, [pc, #460]	; (801a840 <etharp_output+0x1ec>)
 801a674:	f001 fff0 	bl	801c658 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801a678:	68bb      	ldr	r3, [r7, #8]
 801a67a:	2b00      	cmp	r3, #0
 801a67c:	d106      	bne.n	801a68c <etharp_output+0x38>
 801a67e:	4b6e      	ldr	r3, [pc, #440]	; (801a838 <etharp_output+0x1e4>)
 801a680:	f240 321f 	movw	r2, #799	; 0x31f
 801a684:	496f      	ldr	r1, [pc, #444]	; (801a844 <etharp_output+0x1f0>)
 801a686:	486e      	ldr	r0, [pc, #440]	; (801a840 <etharp_output+0x1ec>)
 801a688:	f001 ffe6 	bl	801c658 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801a68c:	687b      	ldr	r3, [r7, #4]
 801a68e:	2b00      	cmp	r3, #0
 801a690:	d106      	bne.n	801a6a0 <etharp_output+0x4c>
 801a692:	4b69      	ldr	r3, [pc, #420]	; (801a838 <etharp_output+0x1e4>)
 801a694:	f44f 7248 	mov.w	r2, #800	; 0x320
 801a698:	496b      	ldr	r1, [pc, #428]	; (801a848 <etharp_output+0x1f4>)
 801a69a:	4869      	ldr	r0, [pc, #420]	; (801a840 <etharp_output+0x1ec>)
 801a69c:	f001 ffdc 	bl	801c658 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801a6a0:	687b      	ldr	r3, [r7, #4]
 801a6a2:	681b      	ldr	r3, [r3, #0]
 801a6a4:	68f9      	ldr	r1, [r7, #12]
 801a6a6:	4618      	mov	r0, r3
 801a6a8:	f000 ff14 	bl	801b4d4 <ip4_addr_isbroadcast_u32>
 801a6ac:	4603      	mov	r3, r0
 801a6ae:	2b00      	cmp	r3, #0
 801a6b0:	d002      	beq.n	801a6b8 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801a6b2:	4b66      	ldr	r3, [pc, #408]	; (801a84c <etharp_output+0x1f8>)
 801a6b4:	61fb      	str	r3, [r7, #28]
 801a6b6:	e0af      	b.n	801a818 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801a6b8:	687b      	ldr	r3, [r7, #4]
 801a6ba:	681b      	ldr	r3, [r3, #0]
 801a6bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801a6c0:	2be0      	cmp	r3, #224	; 0xe0
 801a6c2:	d118      	bne.n	801a6f6 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801a6c4:	2301      	movs	r3, #1
 801a6c6:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801a6c8:	2300      	movs	r3, #0
 801a6ca:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801a6cc:	235e      	movs	r3, #94	; 0x5e
 801a6ce:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801a6d0:	687b      	ldr	r3, [r7, #4]
 801a6d2:	3301      	adds	r3, #1
 801a6d4:	781b      	ldrb	r3, [r3, #0]
 801a6d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801a6da:	b2db      	uxtb	r3, r3
 801a6dc:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801a6de:	687b      	ldr	r3, [r7, #4]
 801a6e0:	3302      	adds	r3, #2
 801a6e2:	781b      	ldrb	r3, [r3, #0]
 801a6e4:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801a6e6:	687b      	ldr	r3, [r7, #4]
 801a6e8:	3303      	adds	r3, #3
 801a6ea:	781b      	ldrb	r3, [r3, #0]
 801a6ec:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801a6ee:	f107 0310 	add.w	r3, r7, #16
 801a6f2:	61fb      	str	r3, [r7, #28]
 801a6f4:	e090      	b.n	801a818 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801a6f6:	687b      	ldr	r3, [r7, #4]
 801a6f8:	681a      	ldr	r2, [r3, #0]
 801a6fa:	68fb      	ldr	r3, [r7, #12]
 801a6fc:	3304      	adds	r3, #4
 801a6fe:	681b      	ldr	r3, [r3, #0]
 801a700:	405a      	eors	r2, r3
 801a702:	68fb      	ldr	r3, [r7, #12]
 801a704:	3308      	adds	r3, #8
 801a706:	681b      	ldr	r3, [r3, #0]
 801a708:	4013      	ands	r3, r2
 801a70a:	2b00      	cmp	r3, #0
 801a70c:	d012      	beq.n	801a734 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801a70e:	687b      	ldr	r3, [r7, #4]
 801a710:	681b      	ldr	r3, [r3, #0]
 801a712:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801a714:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 801a718:	4293      	cmp	r3, r2
 801a71a:	d00b      	beq.n	801a734 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801a71c:	68fb      	ldr	r3, [r7, #12]
 801a71e:	330c      	adds	r3, #12
 801a720:	681b      	ldr	r3, [r3, #0]
 801a722:	2b00      	cmp	r3, #0
 801a724:	d003      	beq.n	801a72e <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801a726:	68fb      	ldr	r3, [r7, #12]
 801a728:	330c      	adds	r3, #12
 801a72a:	61bb      	str	r3, [r7, #24]
 801a72c:	e002      	b.n	801a734 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801a72e:	f06f 0303 	mvn.w	r3, #3
 801a732:	e07d      	b.n	801a830 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801a734:	4b46      	ldr	r3, [pc, #280]	; (801a850 <etharp_output+0x1fc>)
 801a736:	781b      	ldrb	r3, [r3, #0]
 801a738:	4619      	mov	r1, r3
 801a73a:	4a46      	ldr	r2, [pc, #280]	; (801a854 <etharp_output+0x200>)
 801a73c:	460b      	mov	r3, r1
 801a73e:	005b      	lsls	r3, r3, #1
 801a740:	440b      	add	r3, r1
 801a742:	00db      	lsls	r3, r3, #3
 801a744:	4413      	add	r3, r2
 801a746:	3314      	adds	r3, #20
 801a748:	781b      	ldrb	r3, [r3, #0]
 801a74a:	2b01      	cmp	r3, #1
 801a74c:	d925      	bls.n	801a79a <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801a74e:	4b40      	ldr	r3, [pc, #256]	; (801a850 <etharp_output+0x1fc>)
 801a750:	781b      	ldrb	r3, [r3, #0]
 801a752:	4619      	mov	r1, r3
 801a754:	4a3f      	ldr	r2, [pc, #252]	; (801a854 <etharp_output+0x200>)
 801a756:	460b      	mov	r3, r1
 801a758:	005b      	lsls	r3, r3, #1
 801a75a:	440b      	add	r3, r1
 801a75c:	00db      	lsls	r3, r3, #3
 801a75e:	4413      	add	r3, r2
 801a760:	3308      	adds	r3, #8
 801a762:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801a764:	68fa      	ldr	r2, [r7, #12]
 801a766:	429a      	cmp	r2, r3
 801a768:	d117      	bne.n	801a79a <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801a76a:	69bb      	ldr	r3, [r7, #24]
 801a76c:	681a      	ldr	r2, [r3, #0]
 801a76e:	4b38      	ldr	r3, [pc, #224]	; (801a850 <etharp_output+0x1fc>)
 801a770:	781b      	ldrb	r3, [r3, #0]
 801a772:	4618      	mov	r0, r3
 801a774:	4937      	ldr	r1, [pc, #220]	; (801a854 <etharp_output+0x200>)
 801a776:	4603      	mov	r3, r0
 801a778:	005b      	lsls	r3, r3, #1
 801a77a:	4403      	add	r3, r0
 801a77c:	00db      	lsls	r3, r3, #3
 801a77e:	440b      	add	r3, r1
 801a780:	3304      	adds	r3, #4
 801a782:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801a784:	429a      	cmp	r2, r3
 801a786:	d108      	bne.n	801a79a <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801a788:	4b31      	ldr	r3, [pc, #196]	; (801a850 <etharp_output+0x1fc>)
 801a78a:	781b      	ldrb	r3, [r3, #0]
 801a78c:	461a      	mov	r2, r3
 801a78e:	68b9      	ldr	r1, [r7, #8]
 801a790:	68f8      	ldr	r0, [r7, #12]
 801a792:	f7ff fec5 	bl	801a520 <etharp_output_to_arp_index>
 801a796:	4603      	mov	r3, r0
 801a798:	e04a      	b.n	801a830 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801a79a:	2300      	movs	r3, #0
 801a79c:	75fb      	strb	r3, [r7, #23]
 801a79e:	e031      	b.n	801a804 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801a7a0:	7dfa      	ldrb	r2, [r7, #23]
 801a7a2:	492c      	ldr	r1, [pc, #176]	; (801a854 <etharp_output+0x200>)
 801a7a4:	4613      	mov	r3, r2
 801a7a6:	005b      	lsls	r3, r3, #1
 801a7a8:	4413      	add	r3, r2
 801a7aa:	00db      	lsls	r3, r3, #3
 801a7ac:	440b      	add	r3, r1
 801a7ae:	3314      	adds	r3, #20
 801a7b0:	781b      	ldrb	r3, [r3, #0]
 801a7b2:	2b01      	cmp	r3, #1
 801a7b4:	d923      	bls.n	801a7fe <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801a7b6:	7dfa      	ldrb	r2, [r7, #23]
 801a7b8:	4926      	ldr	r1, [pc, #152]	; (801a854 <etharp_output+0x200>)
 801a7ba:	4613      	mov	r3, r2
 801a7bc:	005b      	lsls	r3, r3, #1
 801a7be:	4413      	add	r3, r2
 801a7c0:	00db      	lsls	r3, r3, #3
 801a7c2:	440b      	add	r3, r1
 801a7c4:	3308      	adds	r3, #8
 801a7c6:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801a7c8:	68fa      	ldr	r2, [r7, #12]
 801a7ca:	429a      	cmp	r2, r3
 801a7cc:	d117      	bne.n	801a7fe <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801a7ce:	69bb      	ldr	r3, [r7, #24]
 801a7d0:	6819      	ldr	r1, [r3, #0]
 801a7d2:	7dfa      	ldrb	r2, [r7, #23]
 801a7d4:	481f      	ldr	r0, [pc, #124]	; (801a854 <etharp_output+0x200>)
 801a7d6:	4613      	mov	r3, r2
 801a7d8:	005b      	lsls	r3, r3, #1
 801a7da:	4413      	add	r3, r2
 801a7dc:	00db      	lsls	r3, r3, #3
 801a7de:	4403      	add	r3, r0
 801a7e0:	3304      	adds	r3, #4
 801a7e2:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801a7e4:	4299      	cmp	r1, r3
 801a7e6:	d10a      	bne.n	801a7fe <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801a7e8:	4a19      	ldr	r2, [pc, #100]	; (801a850 <etharp_output+0x1fc>)
 801a7ea:	7dfb      	ldrb	r3, [r7, #23]
 801a7ec:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801a7ee:	7dfb      	ldrb	r3, [r7, #23]
 801a7f0:	461a      	mov	r2, r3
 801a7f2:	68b9      	ldr	r1, [r7, #8]
 801a7f4:	68f8      	ldr	r0, [r7, #12]
 801a7f6:	f7ff fe93 	bl	801a520 <etharp_output_to_arp_index>
 801a7fa:	4603      	mov	r3, r0
 801a7fc:	e018      	b.n	801a830 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801a7fe:	7dfb      	ldrb	r3, [r7, #23]
 801a800:	3301      	adds	r3, #1
 801a802:	75fb      	strb	r3, [r7, #23]
 801a804:	7dfb      	ldrb	r3, [r7, #23]
 801a806:	2b09      	cmp	r3, #9
 801a808:	d9ca      	bls.n	801a7a0 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801a80a:	68ba      	ldr	r2, [r7, #8]
 801a80c:	69b9      	ldr	r1, [r7, #24]
 801a80e:	68f8      	ldr	r0, [r7, #12]
 801a810:	f000 f822 	bl	801a858 <etharp_query>
 801a814:	4603      	mov	r3, r0
 801a816:	e00b      	b.n	801a830 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801a818:	68fb      	ldr	r3, [r7, #12]
 801a81a:	f103 022a 	add.w	r2, r3, #42	; 0x2a
 801a81e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801a822:	9300      	str	r3, [sp, #0]
 801a824:	69fb      	ldr	r3, [r7, #28]
 801a826:	68b9      	ldr	r1, [r7, #8]
 801a828:	68f8      	ldr	r0, [r7, #12]
 801a82a:	f001 fd57 	bl	801c2dc <ethernet_output>
 801a82e:	4603      	mov	r3, r0
}
 801a830:	4618      	mov	r0, r3
 801a832:	3720      	adds	r7, #32
 801a834:	46bd      	mov	sp, r7
 801a836:	bd80      	pop	{r7, pc}
 801a838:	080200d8 	.word	0x080200d8
 801a83c:	08020228 	.word	0x08020228
 801a840:	08020150 	.word	0x08020150
 801a844:	08020278 	.word	0x08020278
 801a848:	08020218 	.word	0x08020218
 801a84c:	08022810 	.word	0x08022810
 801a850:	2000885c 	.word	0x2000885c
 801a854:	2000876c 	.word	0x2000876c

0801a858 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801a858:	b580      	push	{r7, lr}
 801a85a:	b08c      	sub	sp, #48	; 0x30
 801a85c:	af02      	add	r7, sp, #8
 801a85e:	60f8      	str	r0, [r7, #12]
 801a860:	60b9      	str	r1, [r7, #8]
 801a862:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801a864:	68fb      	ldr	r3, [r7, #12]
 801a866:	332a      	adds	r3, #42	; 0x2a
 801a868:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801a86a:	23ff      	movs	r3, #255	; 0xff
 801a86c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 801a870:	2300      	movs	r3, #0
 801a872:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801a874:	68bb      	ldr	r3, [r7, #8]
 801a876:	681b      	ldr	r3, [r3, #0]
 801a878:	68f9      	ldr	r1, [r7, #12]
 801a87a:	4618      	mov	r0, r3
 801a87c:	f000 fe2a 	bl	801b4d4 <ip4_addr_isbroadcast_u32>
 801a880:	4603      	mov	r3, r0
 801a882:	2b00      	cmp	r3, #0
 801a884:	d10c      	bne.n	801a8a0 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801a886:	68bb      	ldr	r3, [r7, #8]
 801a888:	681b      	ldr	r3, [r3, #0]
 801a88a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801a88e:	2be0      	cmp	r3, #224	; 0xe0
 801a890:	d006      	beq.n	801a8a0 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801a892:	68bb      	ldr	r3, [r7, #8]
 801a894:	2b00      	cmp	r3, #0
 801a896:	d003      	beq.n	801a8a0 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801a898:	68bb      	ldr	r3, [r7, #8]
 801a89a:	681b      	ldr	r3, [r3, #0]
 801a89c:	2b00      	cmp	r3, #0
 801a89e:	d102      	bne.n	801a8a6 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801a8a0:	f06f 030f 	mvn.w	r3, #15
 801a8a4:	e102      	b.n	801aaac <etharp_query+0x254>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801a8a6:	68fa      	ldr	r2, [r7, #12]
 801a8a8:	2101      	movs	r1, #1
 801a8aa:	68b8      	ldr	r0, [r7, #8]
 801a8ac:	f7ff fb5c 	bl	8019f68 <etharp_find_entry>
 801a8b0:	4603      	mov	r3, r0
 801a8b2:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801a8b4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801a8b8:	2b00      	cmp	r3, #0
 801a8ba:	da02      	bge.n	801a8c2 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801a8bc:	8a7b      	ldrh	r3, [r7, #18]
 801a8be:	b25b      	sxtb	r3, r3
 801a8c0:	e0f4      	b.n	801aaac <etharp_query+0x254>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801a8c2:	8a7b      	ldrh	r3, [r7, #18]
 801a8c4:	2b7e      	cmp	r3, #126	; 0x7e
 801a8c6:	d906      	bls.n	801a8d6 <etharp_query+0x7e>
 801a8c8:	4b7a      	ldr	r3, [pc, #488]	; (801aab4 <etharp_query+0x25c>)
 801a8ca:	f240 32c1 	movw	r2, #961	; 0x3c1
 801a8ce:	497a      	ldr	r1, [pc, #488]	; (801aab8 <etharp_query+0x260>)
 801a8d0:	487a      	ldr	r0, [pc, #488]	; (801aabc <etharp_query+0x264>)
 801a8d2:	f001 fec1 	bl	801c658 <iprintf>
  i = (netif_addr_idx_t)i_err;
 801a8d6:	8a7b      	ldrh	r3, [r7, #18]
 801a8d8:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801a8da:	7c7a      	ldrb	r2, [r7, #17]
 801a8dc:	4978      	ldr	r1, [pc, #480]	; (801aac0 <etharp_query+0x268>)
 801a8de:	4613      	mov	r3, r2
 801a8e0:	005b      	lsls	r3, r3, #1
 801a8e2:	4413      	add	r3, r2
 801a8e4:	00db      	lsls	r3, r3, #3
 801a8e6:	440b      	add	r3, r1
 801a8e8:	3314      	adds	r3, #20
 801a8ea:	781b      	ldrb	r3, [r3, #0]
 801a8ec:	2b00      	cmp	r3, #0
 801a8ee:	d115      	bne.n	801a91c <etharp_query+0xc4>
    is_new_entry = 1;
 801a8f0:	2301      	movs	r3, #1
 801a8f2:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801a8f4:	7c7a      	ldrb	r2, [r7, #17]
 801a8f6:	4972      	ldr	r1, [pc, #456]	; (801aac0 <etharp_query+0x268>)
 801a8f8:	4613      	mov	r3, r2
 801a8fa:	005b      	lsls	r3, r3, #1
 801a8fc:	4413      	add	r3, r2
 801a8fe:	00db      	lsls	r3, r3, #3
 801a900:	440b      	add	r3, r1
 801a902:	3314      	adds	r3, #20
 801a904:	2201      	movs	r2, #1
 801a906:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801a908:	7c7a      	ldrb	r2, [r7, #17]
 801a90a:	496d      	ldr	r1, [pc, #436]	; (801aac0 <etharp_query+0x268>)
 801a90c:	4613      	mov	r3, r2
 801a90e:	005b      	lsls	r3, r3, #1
 801a910:	4413      	add	r3, r2
 801a912:	00db      	lsls	r3, r3, #3
 801a914:	440b      	add	r3, r1
 801a916:	3308      	adds	r3, #8
 801a918:	68fa      	ldr	r2, [r7, #12]
 801a91a:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801a91c:	7c7a      	ldrb	r2, [r7, #17]
 801a91e:	4968      	ldr	r1, [pc, #416]	; (801aac0 <etharp_query+0x268>)
 801a920:	4613      	mov	r3, r2
 801a922:	005b      	lsls	r3, r3, #1
 801a924:	4413      	add	r3, r2
 801a926:	00db      	lsls	r3, r3, #3
 801a928:	440b      	add	r3, r1
 801a92a:	3314      	adds	r3, #20
 801a92c:	781b      	ldrb	r3, [r3, #0]
 801a92e:	2b01      	cmp	r3, #1
 801a930:	d011      	beq.n	801a956 <etharp_query+0xfe>
 801a932:	7c7a      	ldrb	r2, [r7, #17]
 801a934:	4962      	ldr	r1, [pc, #392]	; (801aac0 <etharp_query+0x268>)
 801a936:	4613      	mov	r3, r2
 801a938:	005b      	lsls	r3, r3, #1
 801a93a:	4413      	add	r3, r2
 801a93c:	00db      	lsls	r3, r3, #3
 801a93e:	440b      	add	r3, r1
 801a940:	3314      	adds	r3, #20
 801a942:	781b      	ldrb	r3, [r3, #0]
 801a944:	2b01      	cmp	r3, #1
 801a946:	d806      	bhi.n	801a956 <etharp_query+0xfe>
 801a948:	4b5a      	ldr	r3, [pc, #360]	; (801aab4 <etharp_query+0x25c>)
 801a94a:	f240 32cf 	movw	r2, #975	; 0x3cf
 801a94e:	495d      	ldr	r1, [pc, #372]	; (801aac4 <etharp_query+0x26c>)
 801a950:	485a      	ldr	r0, [pc, #360]	; (801aabc <etharp_query+0x264>)
 801a952:	f001 fe81 	bl	801c658 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801a956:	6a3b      	ldr	r3, [r7, #32]
 801a958:	2b00      	cmp	r3, #0
 801a95a:	d102      	bne.n	801a962 <etharp_query+0x10a>
 801a95c:	687b      	ldr	r3, [r7, #4]
 801a95e:	2b00      	cmp	r3, #0
 801a960:	d10c      	bne.n	801a97c <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801a962:	68b9      	ldr	r1, [r7, #8]
 801a964:	68f8      	ldr	r0, [r7, #12]
 801a966:	f000 f963 	bl	801ac30 <etharp_request>
 801a96a:	4603      	mov	r3, r0
 801a96c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801a970:	687b      	ldr	r3, [r7, #4]
 801a972:	2b00      	cmp	r3, #0
 801a974:	d102      	bne.n	801a97c <etharp_query+0x124>
      return result;
 801a976:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801a97a:	e097      	b.n	801aaac <etharp_query+0x254>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801a97c:	687b      	ldr	r3, [r7, #4]
 801a97e:	2b00      	cmp	r3, #0
 801a980:	d106      	bne.n	801a990 <etharp_query+0x138>
 801a982:	4b4c      	ldr	r3, [pc, #304]	; (801aab4 <etharp_query+0x25c>)
 801a984:	f240 32e1 	movw	r2, #993	; 0x3e1
 801a988:	494f      	ldr	r1, [pc, #316]	; (801aac8 <etharp_query+0x270>)
 801a98a:	484c      	ldr	r0, [pc, #304]	; (801aabc <etharp_query+0x264>)
 801a98c:	f001 fe64 	bl	801c658 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801a990:	7c7a      	ldrb	r2, [r7, #17]
 801a992:	494b      	ldr	r1, [pc, #300]	; (801aac0 <etharp_query+0x268>)
 801a994:	4613      	mov	r3, r2
 801a996:	005b      	lsls	r3, r3, #1
 801a998:	4413      	add	r3, r2
 801a99a:	00db      	lsls	r3, r3, #3
 801a99c:	440b      	add	r3, r1
 801a99e:	3314      	adds	r3, #20
 801a9a0:	781b      	ldrb	r3, [r3, #0]
 801a9a2:	2b01      	cmp	r3, #1
 801a9a4:	d918      	bls.n	801a9d8 <etharp_query+0x180>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801a9a6:	4a49      	ldr	r2, [pc, #292]	; (801aacc <etharp_query+0x274>)
 801a9a8:	7c7b      	ldrb	r3, [r7, #17]
 801a9aa:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801a9ac:	7c7a      	ldrb	r2, [r7, #17]
 801a9ae:	4613      	mov	r3, r2
 801a9b0:	005b      	lsls	r3, r3, #1
 801a9b2:	4413      	add	r3, r2
 801a9b4:	00db      	lsls	r3, r3, #3
 801a9b6:	3308      	adds	r3, #8
 801a9b8:	4a41      	ldr	r2, [pc, #260]	; (801aac0 <etharp_query+0x268>)
 801a9ba:	4413      	add	r3, r2
 801a9bc:	1d1a      	adds	r2, r3, #4
 801a9be:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801a9c2:	9300      	str	r3, [sp, #0]
 801a9c4:	4613      	mov	r3, r2
 801a9c6:	697a      	ldr	r2, [r7, #20]
 801a9c8:	6879      	ldr	r1, [r7, #4]
 801a9ca:	68f8      	ldr	r0, [r7, #12]
 801a9cc:	f001 fc86 	bl	801c2dc <ethernet_output>
 801a9d0:	4603      	mov	r3, r0
 801a9d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801a9d6:	e067      	b.n	801aaa8 <etharp_query+0x250>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801a9d8:	7c7a      	ldrb	r2, [r7, #17]
 801a9da:	4939      	ldr	r1, [pc, #228]	; (801aac0 <etharp_query+0x268>)
 801a9dc:	4613      	mov	r3, r2
 801a9de:	005b      	lsls	r3, r3, #1
 801a9e0:	4413      	add	r3, r2
 801a9e2:	00db      	lsls	r3, r3, #3
 801a9e4:	440b      	add	r3, r1
 801a9e6:	3314      	adds	r3, #20
 801a9e8:	781b      	ldrb	r3, [r3, #0]
 801a9ea:	2b01      	cmp	r3, #1
 801a9ec:	d15c      	bne.n	801aaa8 <etharp_query+0x250>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801a9ee:	2300      	movs	r3, #0
 801a9f0:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801a9f2:	687b      	ldr	r3, [r7, #4]
 801a9f4:	61fb      	str	r3, [r7, #28]
    while (p) {
 801a9f6:	e01c      	b.n	801aa32 <etharp_query+0x1da>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801a9f8:	69fb      	ldr	r3, [r7, #28]
 801a9fa:	895a      	ldrh	r2, [r3, #10]
 801a9fc:	69fb      	ldr	r3, [r7, #28]
 801a9fe:	891b      	ldrh	r3, [r3, #8]
 801aa00:	429a      	cmp	r2, r3
 801aa02:	d10a      	bne.n	801aa1a <etharp_query+0x1c2>
 801aa04:	69fb      	ldr	r3, [r7, #28]
 801aa06:	681b      	ldr	r3, [r3, #0]
 801aa08:	2b00      	cmp	r3, #0
 801aa0a:	d006      	beq.n	801aa1a <etharp_query+0x1c2>
 801aa0c:	4b29      	ldr	r3, [pc, #164]	; (801aab4 <etharp_query+0x25c>)
 801aa0e:	f240 32f1 	movw	r2, #1009	; 0x3f1
 801aa12:	492f      	ldr	r1, [pc, #188]	; (801aad0 <etharp_query+0x278>)
 801aa14:	4829      	ldr	r0, [pc, #164]	; (801aabc <etharp_query+0x264>)
 801aa16:	f001 fe1f 	bl	801c658 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801aa1a:	69fb      	ldr	r3, [r7, #28]
 801aa1c:	7b1b      	ldrb	r3, [r3, #12]
 801aa1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801aa22:	2b00      	cmp	r3, #0
 801aa24:	d002      	beq.n	801aa2c <etharp_query+0x1d4>
        copy_needed = 1;
 801aa26:	2301      	movs	r3, #1
 801aa28:	61bb      	str	r3, [r7, #24]
        break;
 801aa2a:	e005      	b.n	801aa38 <etharp_query+0x1e0>
      }
      p = p->next;
 801aa2c:	69fb      	ldr	r3, [r7, #28]
 801aa2e:	681b      	ldr	r3, [r3, #0]
 801aa30:	61fb      	str	r3, [r7, #28]
    while (p) {
 801aa32:	69fb      	ldr	r3, [r7, #28]
 801aa34:	2b00      	cmp	r3, #0
 801aa36:	d1df      	bne.n	801a9f8 <etharp_query+0x1a0>
    }
    if (copy_needed) {
 801aa38:	69bb      	ldr	r3, [r7, #24]
 801aa3a:	2b00      	cmp	r3, #0
 801aa3c:	d007      	beq.n	801aa4e <etharp_query+0x1f6>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801aa3e:	687a      	ldr	r2, [r7, #4]
 801aa40:	f44f 7120 	mov.w	r1, #640	; 0x280
 801aa44:	200e      	movs	r0, #14
 801aa46:	f7f7 fb4f 	bl	80120e8 <pbuf_clone>
 801aa4a:	61f8      	str	r0, [r7, #28]
 801aa4c:	e004      	b.n	801aa58 <etharp_query+0x200>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801aa4e:	687b      	ldr	r3, [r7, #4]
 801aa50:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801aa52:	69f8      	ldr	r0, [r7, #28]
 801aa54:	f7f7 f976 	bl	8011d44 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801aa58:	69fb      	ldr	r3, [r7, #28]
 801aa5a:	2b00      	cmp	r3, #0
 801aa5c:	d021      	beq.n	801aaa2 <etharp_query+0x24a>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801aa5e:	7c7a      	ldrb	r2, [r7, #17]
 801aa60:	4917      	ldr	r1, [pc, #92]	; (801aac0 <etharp_query+0x268>)
 801aa62:	4613      	mov	r3, r2
 801aa64:	005b      	lsls	r3, r3, #1
 801aa66:	4413      	add	r3, r2
 801aa68:	00db      	lsls	r3, r3, #3
 801aa6a:	440b      	add	r3, r1
 801aa6c:	681b      	ldr	r3, [r3, #0]
 801aa6e:	2b00      	cmp	r3, #0
 801aa70:	d00a      	beq.n	801aa88 <etharp_query+0x230>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801aa72:	7c7a      	ldrb	r2, [r7, #17]
 801aa74:	4912      	ldr	r1, [pc, #72]	; (801aac0 <etharp_query+0x268>)
 801aa76:	4613      	mov	r3, r2
 801aa78:	005b      	lsls	r3, r3, #1
 801aa7a:	4413      	add	r3, r2
 801aa7c:	00db      	lsls	r3, r3, #3
 801aa7e:	440b      	add	r3, r1
 801aa80:	681b      	ldr	r3, [r3, #0]
 801aa82:	4618      	mov	r0, r3
 801aa84:	f7f7 f8b8 	bl	8011bf8 <pbuf_free>
      }
      arp_table[i].q = p;
 801aa88:	7c7a      	ldrb	r2, [r7, #17]
 801aa8a:	490d      	ldr	r1, [pc, #52]	; (801aac0 <etharp_query+0x268>)
 801aa8c:	4613      	mov	r3, r2
 801aa8e:	005b      	lsls	r3, r3, #1
 801aa90:	4413      	add	r3, r2
 801aa92:	00db      	lsls	r3, r3, #3
 801aa94:	440b      	add	r3, r1
 801aa96:	69fa      	ldr	r2, [r7, #28]
 801aa98:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801aa9a:	2300      	movs	r3, #0
 801aa9c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801aaa0:	e002      	b.n	801aaa8 <etharp_query+0x250>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801aaa2:	23ff      	movs	r3, #255	; 0xff
 801aaa4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 801aaa8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 801aaac:	4618      	mov	r0, r3
 801aaae:	3728      	adds	r7, #40	; 0x28
 801aab0:	46bd      	mov	sp, r7
 801aab2:	bd80      	pop	{r7, pc}
 801aab4:	080200d8 	.word	0x080200d8
 801aab8:	08020284 	.word	0x08020284
 801aabc:	08020150 	.word	0x08020150
 801aac0:	2000876c 	.word	0x2000876c
 801aac4:	08020294 	.word	0x08020294
 801aac8:	08020278 	.word	0x08020278
 801aacc:	2000885c 	.word	0x2000885c
 801aad0:	080202bc 	.word	0x080202bc

0801aad4 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801aad4:	b580      	push	{r7, lr}
 801aad6:	b08a      	sub	sp, #40	; 0x28
 801aad8:	af02      	add	r7, sp, #8
 801aada:	60f8      	str	r0, [r7, #12]
 801aadc:	60b9      	str	r1, [r7, #8]
 801aade:	607a      	str	r2, [r7, #4]
 801aae0:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801aae2:	2300      	movs	r3, #0
 801aae4:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801aae6:	68fb      	ldr	r3, [r7, #12]
 801aae8:	2b00      	cmp	r3, #0
 801aaea:	d106      	bne.n	801aafa <etharp_raw+0x26>
 801aaec:	4b3a      	ldr	r3, [pc, #232]	; (801abd8 <etharp_raw+0x104>)
 801aaee:	f240 4257 	movw	r2, #1111	; 0x457
 801aaf2:	493a      	ldr	r1, [pc, #232]	; (801abdc <etharp_raw+0x108>)
 801aaf4:	483a      	ldr	r0, [pc, #232]	; (801abe0 <etharp_raw+0x10c>)
 801aaf6:	f001 fdaf 	bl	801c658 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801aafa:	f44f 7220 	mov.w	r2, #640	; 0x280
 801aafe:	211c      	movs	r1, #28
 801ab00:	200e      	movs	r0, #14
 801ab02:	f7f6 fd99 	bl	8011638 <pbuf_alloc>
 801ab06:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801ab08:	69bb      	ldr	r3, [r7, #24]
 801ab0a:	2b00      	cmp	r3, #0
 801ab0c:	d102      	bne.n	801ab14 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801ab0e:	f04f 33ff 	mov.w	r3, #4294967295
 801ab12:	e05d      	b.n	801abd0 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801ab14:	69bb      	ldr	r3, [r7, #24]
 801ab16:	895b      	ldrh	r3, [r3, #10]
 801ab18:	2b1b      	cmp	r3, #27
 801ab1a:	d806      	bhi.n	801ab2a <etharp_raw+0x56>
 801ab1c:	4b2e      	ldr	r3, [pc, #184]	; (801abd8 <etharp_raw+0x104>)
 801ab1e:	f240 4263 	movw	r2, #1123	; 0x463
 801ab22:	4930      	ldr	r1, [pc, #192]	; (801abe4 <etharp_raw+0x110>)
 801ab24:	482e      	ldr	r0, [pc, #184]	; (801abe0 <etharp_raw+0x10c>)
 801ab26:	f001 fd97 	bl	801c658 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801ab2a:	69bb      	ldr	r3, [r7, #24]
 801ab2c:	685b      	ldr	r3, [r3, #4]
 801ab2e:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801ab30:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801ab32:	4618      	mov	r0, r3
 801ab34:	f7f5 fcac 	bl	8010490 <lwip_htons>
 801ab38:	4603      	mov	r3, r0
 801ab3a:	461a      	mov	r2, r3
 801ab3c:	697b      	ldr	r3, [r7, #20]
 801ab3e:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801ab40:	68fb      	ldr	r3, [r7, #12]
 801ab42:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801ab46:	2b06      	cmp	r3, #6
 801ab48:	d006      	beq.n	801ab58 <etharp_raw+0x84>
 801ab4a:	4b23      	ldr	r3, [pc, #140]	; (801abd8 <etharp_raw+0x104>)
 801ab4c:	f240 426a 	movw	r2, #1130	; 0x46a
 801ab50:	4925      	ldr	r1, [pc, #148]	; (801abe8 <etharp_raw+0x114>)
 801ab52:	4823      	ldr	r0, [pc, #140]	; (801abe0 <etharp_raw+0x10c>)
 801ab54:	f001 fd80 	bl	801c658 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801ab58:	697b      	ldr	r3, [r7, #20]
 801ab5a:	3308      	adds	r3, #8
 801ab5c:	2206      	movs	r2, #6
 801ab5e:	6839      	ldr	r1, [r7, #0]
 801ab60:	4618      	mov	r0, r3
 801ab62:	f001 fd4c 	bl	801c5fe <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801ab66:	697b      	ldr	r3, [r7, #20]
 801ab68:	3312      	adds	r3, #18
 801ab6a:	2206      	movs	r2, #6
 801ab6c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801ab6e:	4618      	mov	r0, r3
 801ab70:	f001 fd45 	bl	801c5fe <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801ab74:	697b      	ldr	r3, [r7, #20]
 801ab76:	330e      	adds	r3, #14
 801ab78:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801ab7a:	6812      	ldr	r2, [r2, #0]
 801ab7c:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801ab7e:	697b      	ldr	r3, [r7, #20]
 801ab80:	3318      	adds	r3, #24
 801ab82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801ab84:	6812      	ldr	r2, [r2, #0]
 801ab86:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801ab88:	697b      	ldr	r3, [r7, #20]
 801ab8a:	2200      	movs	r2, #0
 801ab8c:	701a      	strb	r2, [r3, #0]
 801ab8e:	2200      	movs	r2, #0
 801ab90:	f042 0201 	orr.w	r2, r2, #1
 801ab94:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801ab96:	697b      	ldr	r3, [r7, #20]
 801ab98:	2200      	movs	r2, #0
 801ab9a:	f042 0208 	orr.w	r2, r2, #8
 801ab9e:	709a      	strb	r2, [r3, #2]
 801aba0:	2200      	movs	r2, #0
 801aba2:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801aba4:	697b      	ldr	r3, [r7, #20]
 801aba6:	2206      	movs	r2, #6
 801aba8:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801abaa:	697b      	ldr	r3, [r7, #20]
 801abac:	2204      	movs	r2, #4
 801abae:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801abb0:	f640 0306 	movw	r3, #2054	; 0x806
 801abb4:	9300      	str	r3, [sp, #0]
 801abb6:	687b      	ldr	r3, [r7, #4]
 801abb8:	68ba      	ldr	r2, [r7, #8]
 801abba:	69b9      	ldr	r1, [r7, #24]
 801abbc:	68f8      	ldr	r0, [r7, #12]
 801abbe:	f001 fb8d 	bl	801c2dc <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801abc2:	69b8      	ldr	r0, [r7, #24]
 801abc4:	f7f7 f818 	bl	8011bf8 <pbuf_free>
  p = NULL;
 801abc8:	2300      	movs	r3, #0
 801abca:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801abcc:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801abd0:	4618      	mov	r0, r3
 801abd2:	3720      	adds	r7, #32
 801abd4:	46bd      	mov	sp, r7
 801abd6:	bd80      	pop	{r7, pc}
 801abd8:	080200d8 	.word	0x080200d8
 801abdc:	08020228 	.word	0x08020228
 801abe0:	08020150 	.word	0x08020150
 801abe4:	080202d8 	.word	0x080202d8
 801abe8:	0802030c 	.word	0x0802030c

0801abec <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801abec:	b580      	push	{r7, lr}
 801abee:	b088      	sub	sp, #32
 801abf0:	af04      	add	r7, sp, #16
 801abf2:	60f8      	str	r0, [r7, #12]
 801abf4:	60b9      	str	r1, [r7, #8]
 801abf6:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801abf8:	68fb      	ldr	r3, [r7, #12]
 801abfa:	f103 012a 	add.w	r1, r3, #42	; 0x2a
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801abfe:	68fb      	ldr	r3, [r7, #12]
 801ac00:	f103 002a 	add.w	r0, r3, #42	; 0x2a
 801ac04:	68fb      	ldr	r3, [r7, #12]
 801ac06:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801ac08:	2201      	movs	r2, #1
 801ac0a:	9203      	str	r2, [sp, #12]
 801ac0c:	68ba      	ldr	r2, [r7, #8]
 801ac0e:	9202      	str	r2, [sp, #8]
 801ac10:	4a06      	ldr	r2, [pc, #24]	; (801ac2c <etharp_request_dst+0x40>)
 801ac12:	9201      	str	r2, [sp, #4]
 801ac14:	9300      	str	r3, [sp, #0]
 801ac16:	4603      	mov	r3, r0
 801ac18:	687a      	ldr	r2, [r7, #4]
 801ac1a:	68f8      	ldr	r0, [r7, #12]
 801ac1c:	f7ff ff5a 	bl	801aad4 <etharp_raw>
 801ac20:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801ac22:	4618      	mov	r0, r3
 801ac24:	3710      	adds	r7, #16
 801ac26:	46bd      	mov	sp, r7
 801ac28:	bd80      	pop	{r7, pc}
 801ac2a:	bf00      	nop
 801ac2c:	08022818 	.word	0x08022818

0801ac30 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801ac30:	b580      	push	{r7, lr}
 801ac32:	b082      	sub	sp, #8
 801ac34:	af00      	add	r7, sp, #0
 801ac36:	6078      	str	r0, [r7, #4]
 801ac38:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801ac3a:	4a05      	ldr	r2, [pc, #20]	; (801ac50 <etharp_request+0x20>)
 801ac3c:	6839      	ldr	r1, [r7, #0]
 801ac3e:	6878      	ldr	r0, [r7, #4]
 801ac40:	f7ff ffd4 	bl	801abec <etharp_request_dst>
 801ac44:	4603      	mov	r3, r0
}
 801ac46:	4618      	mov	r0, r3
 801ac48:	3708      	adds	r7, #8
 801ac4a:	46bd      	mov	sp, r7
 801ac4c:	bd80      	pop	{r7, pc}
 801ac4e:	bf00      	nop
 801ac50:	08022810 	.word	0x08022810

0801ac54 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801ac54:	b580      	push	{r7, lr}
 801ac56:	b08e      	sub	sp, #56	; 0x38
 801ac58:	af04      	add	r7, sp, #16
 801ac5a:	6078      	str	r0, [r7, #4]
 801ac5c:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801ac5e:	4b79      	ldr	r3, [pc, #484]	; (801ae44 <icmp_input+0x1f0>)
 801ac60:	689b      	ldr	r3, [r3, #8]
 801ac62:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 801ac64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ac66:	781b      	ldrb	r3, [r3, #0]
 801ac68:	f003 030f 	and.w	r3, r3, #15
 801ac6c:	b2db      	uxtb	r3, r3
 801ac6e:	009b      	lsls	r3, r3, #2
 801ac70:	b2db      	uxtb	r3, r3
 801ac72:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 801ac74:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801ac76:	2b13      	cmp	r3, #19
 801ac78:	f240 80cd 	bls.w	801ae16 <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801ac7c:	687b      	ldr	r3, [r7, #4]
 801ac7e:	895b      	ldrh	r3, [r3, #10]
 801ac80:	2b03      	cmp	r3, #3
 801ac82:	f240 80ca 	bls.w	801ae1a <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801ac86:	687b      	ldr	r3, [r7, #4]
 801ac88:	685b      	ldr	r3, [r3, #4]
 801ac8a:	781b      	ldrb	r3, [r3, #0]
 801ac8c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801ac90:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 801ac94:	2b00      	cmp	r3, #0
 801ac96:	f000 80b7 	beq.w	801ae08 <icmp_input+0x1b4>
 801ac9a:	2b08      	cmp	r3, #8
 801ac9c:	f040 80b7 	bne.w	801ae0e <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801aca0:	4b69      	ldr	r3, [pc, #420]	; (801ae48 <icmp_input+0x1f4>)
 801aca2:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801aca4:	4b67      	ldr	r3, [pc, #412]	; (801ae44 <icmp_input+0x1f0>)
 801aca6:	695b      	ldr	r3, [r3, #20]
 801aca8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801acac:	2be0      	cmp	r3, #224	; 0xe0
 801acae:	f000 80bb 	beq.w	801ae28 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801acb2:	4b64      	ldr	r3, [pc, #400]	; (801ae44 <icmp_input+0x1f0>)
 801acb4:	695a      	ldr	r2, [r3, #20]
 801acb6:	4b63      	ldr	r3, [pc, #396]	; (801ae44 <icmp_input+0x1f0>)
 801acb8:	681b      	ldr	r3, [r3, #0]
 801acba:	4619      	mov	r1, r3
 801acbc:	4610      	mov	r0, r2
 801acbe:	f000 fc09 	bl	801b4d4 <ip4_addr_isbroadcast_u32>
 801acc2:	4603      	mov	r3, r0
 801acc4:	2b00      	cmp	r3, #0
 801acc6:	f040 80b1 	bne.w	801ae2c <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801acca:	687b      	ldr	r3, [r7, #4]
 801accc:	891b      	ldrh	r3, [r3, #8]
 801acce:	2b07      	cmp	r3, #7
 801acd0:	f240 80a5 	bls.w	801ae1e <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801acd4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801acd6:	330e      	adds	r3, #14
 801acd8:	4619      	mov	r1, r3
 801acda:	6878      	ldr	r0, [r7, #4]
 801acdc:	f7f6 fef6 	bl	8011acc <pbuf_add_header>
 801ace0:	4603      	mov	r3, r0
 801ace2:	2b00      	cmp	r3, #0
 801ace4:	d04b      	beq.n	801ad7e <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801ace6:	687b      	ldr	r3, [r7, #4]
 801ace8:	891a      	ldrh	r2, [r3, #8]
 801acea:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801acec:	4413      	add	r3, r2
 801acee:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801acf0:	687b      	ldr	r3, [r7, #4]
 801acf2:	891b      	ldrh	r3, [r3, #8]
 801acf4:	8b7a      	ldrh	r2, [r7, #26]
 801acf6:	429a      	cmp	r2, r3
 801acf8:	f0c0 809a 	bcc.w	801ae30 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801acfc:	8b7b      	ldrh	r3, [r7, #26]
 801acfe:	f44f 7220 	mov.w	r2, #640	; 0x280
 801ad02:	4619      	mov	r1, r3
 801ad04:	200e      	movs	r0, #14
 801ad06:	f7f6 fc97 	bl	8011638 <pbuf_alloc>
 801ad0a:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801ad0c:	697b      	ldr	r3, [r7, #20]
 801ad0e:	2b00      	cmp	r3, #0
 801ad10:	f000 8090 	beq.w	801ae34 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801ad14:	697b      	ldr	r3, [r7, #20]
 801ad16:	895b      	ldrh	r3, [r3, #10]
 801ad18:	461a      	mov	r2, r3
 801ad1a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801ad1c:	3308      	adds	r3, #8
 801ad1e:	429a      	cmp	r2, r3
 801ad20:	d203      	bcs.n	801ad2a <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801ad22:	6978      	ldr	r0, [r7, #20]
 801ad24:	f7f6 ff68 	bl	8011bf8 <pbuf_free>
          goto icmperr;
 801ad28:	e085      	b.n	801ae36 <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801ad2a:	697b      	ldr	r3, [r7, #20]
 801ad2c:	685b      	ldr	r3, [r3, #4]
 801ad2e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801ad30:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801ad32:	4618      	mov	r0, r3
 801ad34:	f001 fc63 	bl	801c5fe <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801ad38:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801ad3a:	4619      	mov	r1, r3
 801ad3c:	6978      	ldr	r0, [r7, #20]
 801ad3e:	f7f6 fed5 	bl	8011aec <pbuf_remove_header>
 801ad42:	4603      	mov	r3, r0
 801ad44:	2b00      	cmp	r3, #0
 801ad46:	d009      	beq.n	801ad5c <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801ad48:	4b40      	ldr	r3, [pc, #256]	; (801ae4c <icmp_input+0x1f8>)
 801ad4a:	22b6      	movs	r2, #182	; 0xb6
 801ad4c:	4940      	ldr	r1, [pc, #256]	; (801ae50 <icmp_input+0x1fc>)
 801ad4e:	4841      	ldr	r0, [pc, #260]	; (801ae54 <icmp_input+0x200>)
 801ad50:	f001 fc82 	bl	801c658 <iprintf>
          pbuf_free(r);
 801ad54:	6978      	ldr	r0, [r7, #20]
 801ad56:	f7f6 ff4f 	bl	8011bf8 <pbuf_free>
          goto icmperr;
 801ad5a:	e06c      	b.n	801ae36 <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801ad5c:	6879      	ldr	r1, [r7, #4]
 801ad5e:	6978      	ldr	r0, [r7, #20]
 801ad60:	f7f7 f87e 	bl	8011e60 <pbuf_copy>
 801ad64:	4603      	mov	r3, r0
 801ad66:	2b00      	cmp	r3, #0
 801ad68:	d003      	beq.n	801ad72 <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801ad6a:	6978      	ldr	r0, [r7, #20]
 801ad6c:	f7f6 ff44 	bl	8011bf8 <pbuf_free>
          goto icmperr;
 801ad70:	e061      	b.n	801ae36 <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 801ad72:	6878      	ldr	r0, [r7, #4]
 801ad74:	f7f6 ff40 	bl	8011bf8 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801ad78:	697b      	ldr	r3, [r7, #20]
 801ad7a:	607b      	str	r3, [r7, #4]
 801ad7c:	e00f      	b.n	801ad9e <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801ad7e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801ad80:	330e      	adds	r3, #14
 801ad82:	4619      	mov	r1, r3
 801ad84:	6878      	ldr	r0, [r7, #4]
 801ad86:	f7f6 feb1 	bl	8011aec <pbuf_remove_header>
 801ad8a:	4603      	mov	r3, r0
 801ad8c:	2b00      	cmp	r3, #0
 801ad8e:	d006      	beq.n	801ad9e <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801ad90:	4b2e      	ldr	r3, [pc, #184]	; (801ae4c <icmp_input+0x1f8>)
 801ad92:	22c7      	movs	r2, #199	; 0xc7
 801ad94:	4930      	ldr	r1, [pc, #192]	; (801ae58 <icmp_input+0x204>)
 801ad96:	482f      	ldr	r0, [pc, #188]	; (801ae54 <icmp_input+0x200>)
 801ad98:	f001 fc5e 	bl	801c658 <iprintf>
          goto icmperr;
 801ad9c:	e04b      	b.n	801ae36 <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801ad9e:	687b      	ldr	r3, [r7, #4]
 801ada0:	685b      	ldr	r3, [r3, #4]
 801ada2:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801ada4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801ada6:	4619      	mov	r1, r3
 801ada8:	6878      	ldr	r0, [r7, #4]
 801adaa:	f7f6 fe8f 	bl	8011acc <pbuf_add_header>
 801adae:	4603      	mov	r3, r0
 801adb0:	2b00      	cmp	r3, #0
 801adb2:	d12b      	bne.n	801ae0c <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801adb4:	687b      	ldr	r3, [r7, #4]
 801adb6:	685b      	ldr	r3, [r3, #4]
 801adb8:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801adba:	69fb      	ldr	r3, [r7, #28]
 801adbc:	681a      	ldr	r2, [r3, #0]
 801adbe:	68fb      	ldr	r3, [r7, #12]
 801adc0:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801adc2:	4b20      	ldr	r3, [pc, #128]	; (801ae44 <icmp_input+0x1f0>)
 801adc4:	691a      	ldr	r2, [r3, #16]
 801adc6:	68fb      	ldr	r3, [r7, #12]
 801adc8:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801adca:	693b      	ldr	r3, [r7, #16]
 801adcc:	2200      	movs	r2, #0
 801adce:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 801add0:	693b      	ldr	r3, [r7, #16]
 801add2:	2200      	movs	r2, #0
 801add4:	709a      	strb	r2, [r3, #2]
 801add6:	2200      	movs	r2, #0
 801add8:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801adda:	68fb      	ldr	r3, [r7, #12]
 801addc:	22ff      	movs	r2, #255	; 0xff
 801adde:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801ade0:	68fb      	ldr	r3, [r7, #12]
 801ade2:	2200      	movs	r2, #0
 801ade4:	729a      	strb	r2, [r3, #10]
 801ade6:	2200      	movs	r2, #0
 801ade8:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801adea:	683b      	ldr	r3, [r7, #0]
 801adec:	9302      	str	r3, [sp, #8]
 801adee:	2301      	movs	r3, #1
 801adf0:	9301      	str	r3, [sp, #4]
 801adf2:	2300      	movs	r3, #0
 801adf4:	9300      	str	r3, [sp, #0]
 801adf6:	23ff      	movs	r3, #255	; 0xff
 801adf8:	2200      	movs	r2, #0
 801adfa:	69f9      	ldr	r1, [r7, #28]
 801adfc:	6878      	ldr	r0, [r7, #4]
 801adfe:	f000 fa91 	bl	801b324 <ip4_output_if>
 801ae02:	4603      	mov	r3, r0
 801ae04:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801ae06:	e001      	b.n	801ae0c <icmp_input+0x1b8>
      break;
 801ae08:	bf00      	nop
 801ae0a:	e000      	b.n	801ae0e <icmp_input+0x1ba>
      break;
 801ae0c:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801ae0e:	6878      	ldr	r0, [r7, #4]
 801ae10:	f7f6 fef2 	bl	8011bf8 <pbuf_free>
  return;
 801ae14:	e013      	b.n	801ae3e <icmp_input+0x1ea>
    goto lenerr;
 801ae16:	bf00      	nop
 801ae18:	e002      	b.n	801ae20 <icmp_input+0x1cc>
    goto lenerr;
 801ae1a:	bf00      	nop
 801ae1c:	e000      	b.n	801ae20 <icmp_input+0x1cc>
        goto lenerr;
 801ae1e:	bf00      	nop
lenerr:
  pbuf_free(p);
 801ae20:	6878      	ldr	r0, [r7, #4]
 801ae22:	f7f6 fee9 	bl	8011bf8 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801ae26:	e00a      	b.n	801ae3e <icmp_input+0x1ea>
        goto icmperr;
 801ae28:	bf00      	nop
 801ae2a:	e004      	b.n	801ae36 <icmp_input+0x1e2>
        goto icmperr;
 801ae2c:	bf00      	nop
 801ae2e:	e002      	b.n	801ae36 <icmp_input+0x1e2>
          goto icmperr;
 801ae30:	bf00      	nop
 801ae32:	e000      	b.n	801ae36 <icmp_input+0x1e2>
          goto icmperr;
 801ae34:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801ae36:	6878      	ldr	r0, [r7, #4]
 801ae38:	f7f6 fede 	bl	8011bf8 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801ae3c:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801ae3e:	3728      	adds	r7, #40	; 0x28
 801ae40:	46bd      	mov	sp, r7
 801ae42:	bd80      	pop	{r7, pc}
 801ae44:	2000c0bc 	.word	0x2000c0bc
 801ae48:	2000c0d0 	.word	0x2000c0d0
 801ae4c:	08020350 	.word	0x08020350
 801ae50:	08020388 	.word	0x08020388
 801ae54:	080203c0 	.word	0x080203c0
 801ae58:	080203e8 	.word	0x080203e8

0801ae5c <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801ae5c:	b580      	push	{r7, lr}
 801ae5e:	b082      	sub	sp, #8
 801ae60:	af00      	add	r7, sp, #0
 801ae62:	6078      	str	r0, [r7, #4]
 801ae64:	460b      	mov	r3, r1
 801ae66:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801ae68:	78fb      	ldrb	r3, [r7, #3]
 801ae6a:	461a      	mov	r2, r3
 801ae6c:	2103      	movs	r1, #3
 801ae6e:	6878      	ldr	r0, [r7, #4]
 801ae70:	f000 f814 	bl	801ae9c <icmp_send_response>
}
 801ae74:	bf00      	nop
 801ae76:	3708      	adds	r7, #8
 801ae78:	46bd      	mov	sp, r7
 801ae7a:	bd80      	pop	{r7, pc}

0801ae7c <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801ae7c:	b580      	push	{r7, lr}
 801ae7e:	b082      	sub	sp, #8
 801ae80:	af00      	add	r7, sp, #0
 801ae82:	6078      	str	r0, [r7, #4]
 801ae84:	460b      	mov	r3, r1
 801ae86:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801ae88:	78fb      	ldrb	r3, [r7, #3]
 801ae8a:	461a      	mov	r2, r3
 801ae8c:	210b      	movs	r1, #11
 801ae8e:	6878      	ldr	r0, [r7, #4]
 801ae90:	f000 f804 	bl	801ae9c <icmp_send_response>
}
 801ae94:	bf00      	nop
 801ae96:	3708      	adds	r7, #8
 801ae98:	46bd      	mov	sp, r7
 801ae9a:	bd80      	pop	{r7, pc}

0801ae9c <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801ae9c:	b580      	push	{r7, lr}
 801ae9e:	b08c      	sub	sp, #48	; 0x30
 801aea0:	af04      	add	r7, sp, #16
 801aea2:	6078      	str	r0, [r7, #4]
 801aea4:	460b      	mov	r3, r1
 801aea6:	70fb      	strb	r3, [r7, #3]
 801aea8:	4613      	mov	r3, r2
 801aeaa:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801aeac:	f44f 7220 	mov.w	r2, #640	; 0x280
 801aeb0:	2124      	movs	r1, #36	; 0x24
 801aeb2:	2022      	movs	r0, #34	; 0x22
 801aeb4:	f7f6 fbc0 	bl	8011638 <pbuf_alloc>
 801aeb8:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801aeba:	69fb      	ldr	r3, [r7, #28]
 801aebc:	2b00      	cmp	r3, #0
 801aebe:	d04c      	beq.n	801af5a <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801aec0:	69fb      	ldr	r3, [r7, #28]
 801aec2:	895b      	ldrh	r3, [r3, #10]
 801aec4:	2b23      	cmp	r3, #35	; 0x23
 801aec6:	d806      	bhi.n	801aed6 <icmp_send_response+0x3a>
 801aec8:	4b26      	ldr	r3, [pc, #152]	; (801af64 <icmp_send_response+0xc8>)
 801aeca:	f240 1269 	movw	r2, #361	; 0x169
 801aece:	4926      	ldr	r1, [pc, #152]	; (801af68 <icmp_send_response+0xcc>)
 801aed0:	4826      	ldr	r0, [pc, #152]	; (801af6c <icmp_send_response+0xd0>)
 801aed2:	f001 fbc1 	bl	801c658 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801aed6:	687b      	ldr	r3, [r7, #4]
 801aed8:	685b      	ldr	r3, [r3, #4]
 801aeda:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801aedc:	69fb      	ldr	r3, [r7, #28]
 801aede:	685b      	ldr	r3, [r3, #4]
 801aee0:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801aee2:	697b      	ldr	r3, [r7, #20]
 801aee4:	78fa      	ldrb	r2, [r7, #3]
 801aee6:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801aee8:	697b      	ldr	r3, [r7, #20]
 801aeea:	78ba      	ldrb	r2, [r7, #2]
 801aeec:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801aeee:	697b      	ldr	r3, [r7, #20]
 801aef0:	2200      	movs	r2, #0
 801aef2:	711a      	strb	r2, [r3, #4]
 801aef4:	2200      	movs	r2, #0
 801aef6:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801aef8:	697b      	ldr	r3, [r7, #20]
 801aefa:	2200      	movs	r2, #0
 801aefc:	719a      	strb	r2, [r3, #6]
 801aefe:	2200      	movs	r2, #0
 801af00:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801af02:	69fb      	ldr	r3, [r7, #28]
 801af04:	685b      	ldr	r3, [r3, #4]
 801af06:	f103 0008 	add.w	r0, r3, #8
 801af0a:	687b      	ldr	r3, [r7, #4]
 801af0c:	685b      	ldr	r3, [r3, #4]
 801af0e:	221c      	movs	r2, #28
 801af10:	4619      	mov	r1, r3
 801af12:	f001 fb74 	bl	801c5fe <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801af16:	69bb      	ldr	r3, [r7, #24]
 801af18:	68db      	ldr	r3, [r3, #12]
 801af1a:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801af1c:	f107 030c 	add.w	r3, r7, #12
 801af20:	4618      	mov	r0, r3
 801af22:	f000 f825 	bl	801af70 <ip4_route>
 801af26:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801af28:	693b      	ldr	r3, [r7, #16]
 801af2a:	2b00      	cmp	r3, #0
 801af2c:	d011      	beq.n	801af52 <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801af2e:	697b      	ldr	r3, [r7, #20]
 801af30:	2200      	movs	r2, #0
 801af32:	709a      	strb	r2, [r3, #2]
 801af34:	2200      	movs	r2, #0
 801af36:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801af38:	f107 020c 	add.w	r2, r7, #12
 801af3c:	693b      	ldr	r3, [r7, #16]
 801af3e:	9302      	str	r3, [sp, #8]
 801af40:	2301      	movs	r3, #1
 801af42:	9301      	str	r3, [sp, #4]
 801af44:	2300      	movs	r3, #0
 801af46:	9300      	str	r3, [sp, #0]
 801af48:	23ff      	movs	r3, #255	; 0xff
 801af4a:	2100      	movs	r1, #0
 801af4c:	69f8      	ldr	r0, [r7, #28]
 801af4e:	f000 f9e9 	bl	801b324 <ip4_output_if>
  }
  pbuf_free(q);
 801af52:	69f8      	ldr	r0, [r7, #28]
 801af54:	f7f6 fe50 	bl	8011bf8 <pbuf_free>
 801af58:	e000      	b.n	801af5c <icmp_send_response+0xc0>
    return;
 801af5a:	bf00      	nop
}
 801af5c:	3720      	adds	r7, #32
 801af5e:	46bd      	mov	sp, r7
 801af60:	bd80      	pop	{r7, pc}
 801af62:	bf00      	nop
 801af64:	08020350 	.word	0x08020350
 801af68:	0802041c 	.word	0x0802041c
 801af6c:	080203c0 	.word	0x080203c0

0801af70 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801af70:	b480      	push	{r7}
 801af72:	b085      	sub	sp, #20
 801af74:	af00      	add	r7, sp, #0
 801af76:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801af78:	4b33      	ldr	r3, [pc, #204]	; (801b048 <ip4_route+0xd8>)
 801af7a:	681b      	ldr	r3, [r3, #0]
 801af7c:	60fb      	str	r3, [r7, #12]
 801af7e:	e036      	b.n	801afee <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801af80:	68fb      	ldr	r3, [r7, #12]
 801af82:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801af86:	f003 0301 	and.w	r3, r3, #1
 801af8a:	b2db      	uxtb	r3, r3
 801af8c:	2b00      	cmp	r3, #0
 801af8e:	d02b      	beq.n	801afe8 <ip4_route+0x78>
 801af90:	68fb      	ldr	r3, [r7, #12]
 801af92:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801af96:	089b      	lsrs	r3, r3, #2
 801af98:	f003 0301 	and.w	r3, r3, #1
 801af9c:	b2db      	uxtb	r3, r3
 801af9e:	2b00      	cmp	r3, #0
 801afa0:	d022      	beq.n	801afe8 <ip4_route+0x78>
 801afa2:	68fb      	ldr	r3, [r7, #12]
 801afa4:	3304      	adds	r3, #4
 801afa6:	681b      	ldr	r3, [r3, #0]
 801afa8:	2b00      	cmp	r3, #0
 801afaa:	d01d      	beq.n	801afe8 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801afac:	687b      	ldr	r3, [r7, #4]
 801afae:	681a      	ldr	r2, [r3, #0]
 801afb0:	68fb      	ldr	r3, [r7, #12]
 801afb2:	3304      	adds	r3, #4
 801afb4:	681b      	ldr	r3, [r3, #0]
 801afb6:	405a      	eors	r2, r3
 801afb8:	68fb      	ldr	r3, [r7, #12]
 801afba:	3308      	adds	r3, #8
 801afbc:	681b      	ldr	r3, [r3, #0]
 801afbe:	4013      	ands	r3, r2
 801afc0:	2b00      	cmp	r3, #0
 801afc2:	d101      	bne.n	801afc8 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801afc4:	68fb      	ldr	r3, [r7, #12]
 801afc6:	e038      	b.n	801b03a <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801afc8:	68fb      	ldr	r3, [r7, #12]
 801afca:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801afce:	f003 0302 	and.w	r3, r3, #2
 801afd2:	2b00      	cmp	r3, #0
 801afd4:	d108      	bne.n	801afe8 <ip4_route+0x78>
 801afd6:	687b      	ldr	r3, [r7, #4]
 801afd8:	681a      	ldr	r2, [r3, #0]
 801afda:	68fb      	ldr	r3, [r7, #12]
 801afdc:	330c      	adds	r3, #12
 801afde:	681b      	ldr	r3, [r3, #0]
 801afe0:	429a      	cmp	r2, r3
 801afe2:	d101      	bne.n	801afe8 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801afe4:	68fb      	ldr	r3, [r7, #12]
 801afe6:	e028      	b.n	801b03a <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801afe8:	68fb      	ldr	r3, [r7, #12]
 801afea:	681b      	ldr	r3, [r3, #0]
 801afec:	60fb      	str	r3, [r7, #12]
 801afee:	68fb      	ldr	r3, [r7, #12]
 801aff0:	2b00      	cmp	r3, #0
 801aff2:	d1c5      	bne.n	801af80 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801aff4:	4b15      	ldr	r3, [pc, #84]	; (801b04c <ip4_route+0xdc>)
 801aff6:	681b      	ldr	r3, [r3, #0]
 801aff8:	2b00      	cmp	r3, #0
 801affa:	d01a      	beq.n	801b032 <ip4_route+0xc2>
 801affc:	4b13      	ldr	r3, [pc, #76]	; (801b04c <ip4_route+0xdc>)
 801affe:	681b      	ldr	r3, [r3, #0]
 801b000:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801b004:	f003 0301 	and.w	r3, r3, #1
 801b008:	2b00      	cmp	r3, #0
 801b00a:	d012      	beq.n	801b032 <ip4_route+0xc2>
 801b00c:	4b0f      	ldr	r3, [pc, #60]	; (801b04c <ip4_route+0xdc>)
 801b00e:	681b      	ldr	r3, [r3, #0]
 801b010:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801b014:	f003 0304 	and.w	r3, r3, #4
 801b018:	2b00      	cmp	r3, #0
 801b01a:	d00a      	beq.n	801b032 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801b01c:	4b0b      	ldr	r3, [pc, #44]	; (801b04c <ip4_route+0xdc>)
 801b01e:	681b      	ldr	r3, [r3, #0]
 801b020:	3304      	adds	r3, #4
 801b022:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801b024:	2b00      	cmp	r3, #0
 801b026:	d004      	beq.n	801b032 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801b028:	687b      	ldr	r3, [r7, #4]
 801b02a:	681b      	ldr	r3, [r3, #0]
 801b02c:	b2db      	uxtb	r3, r3
 801b02e:	2b7f      	cmp	r3, #127	; 0x7f
 801b030:	d101      	bne.n	801b036 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801b032:	2300      	movs	r3, #0
 801b034:	e001      	b.n	801b03a <ip4_route+0xca>
  }

  return netif_default;
 801b036:	4b05      	ldr	r3, [pc, #20]	; (801b04c <ip4_route+0xdc>)
 801b038:	681b      	ldr	r3, [r3, #0]
}
 801b03a:	4618      	mov	r0, r3
 801b03c:	3714      	adds	r7, #20
 801b03e:	46bd      	mov	sp, r7
 801b040:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b044:	4770      	bx	lr
 801b046:	bf00      	nop
 801b048:	2000f7e0 	.word	0x2000f7e0
 801b04c:	2000f7e4 	.word	0x2000f7e4

0801b050 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801b050:	b580      	push	{r7, lr}
 801b052:	b082      	sub	sp, #8
 801b054:	af00      	add	r7, sp, #0
 801b056:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801b058:	687b      	ldr	r3, [r7, #4]
 801b05a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801b05e:	f003 0301 	and.w	r3, r3, #1
 801b062:	b2db      	uxtb	r3, r3
 801b064:	2b00      	cmp	r3, #0
 801b066:	d016      	beq.n	801b096 <ip4_input_accept+0x46>
 801b068:	687b      	ldr	r3, [r7, #4]
 801b06a:	3304      	adds	r3, #4
 801b06c:	681b      	ldr	r3, [r3, #0]
 801b06e:	2b00      	cmp	r3, #0
 801b070:	d011      	beq.n	801b096 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801b072:	4b0b      	ldr	r3, [pc, #44]	; (801b0a0 <ip4_input_accept+0x50>)
 801b074:	695a      	ldr	r2, [r3, #20]
 801b076:	687b      	ldr	r3, [r7, #4]
 801b078:	3304      	adds	r3, #4
 801b07a:	681b      	ldr	r3, [r3, #0]
 801b07c:	429a      	cmp	r2, r3
 801b07e:	d008      	beq.n	801b092 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801b080:	4b07      	ldr	r3, [pc, #28]	; (801b0a0 <ip4_input_accept+0x50>)
 801b082:	695b      	ldr	r3, [r3, #20]
 801b084:	6879      	ldr	r1, [r7, #4]
 801b086:	4618      	mov	r0, r3
 801b088:	f000 fa24 	bl	801b4d4 <ip4_addr_isbroadcast_u32>
 801b08c:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801b08e:	2b00      	cmp	r3, #0
 801b090:	d001      	beq.n	801b096 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801b092:	2301      	movs	r3, #1
 801b094:	e000      	b.n	801b098 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801b096:	2300      	movs	r3, #0
}
 801b098:	4618      	mov	r0, r3
 801b09a:	3708      	adds	r7, #8
 801b09c:	46bd      	mov	sp, r7
 801b09e:	bd80      	pop	{r7, pc}
 801b0a0:	2000c0bc 	.word	0x2000c0bc

0801b0a4 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801b0a4:	b580      	push	{r7, lr}
 801b0a6:	b088      	sub	sp, #32
 801b0a8:	af00      	add	r7, sp, #0
 801b0aa:	6078      	str	r0, [r7, #4]
 801b0ac:	6039      	str	r1, [r7, #0]
  const struct ip_hdr *iphdr;
  struct netif *netif;
  u16_t iphdr_hlen;
  u16_t iphdr_len;
#if IP_ACCEPT_LINK_LAYER_ADDRESSING || LWIP_IGMP
  int check_ip_src = 1;
 801b0ae:	2301      	movs	r3, #1
 801b0b0:	617b      	str	r3, [r7, #20]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801b0b2:	687b      	ldr	r3, [r7, #4]
 801b0b4:	685b      	ldr	r3, [r3, #4]
 801b0b6:	61fb      	str	r3, [r7, #28]
  if (IPH_V(iphdr) != 4) {
 801b0b8:	69fb      	ldr	r3, [r7, #28]
 801b0ba:	781b      	ldrb	r3, [r3, #0]
 801b0bc:	091b      	lsrs	r3, r3, #4
 801b0be:	b2db      	uxtb	r3, r3
 801b0c0:	2b04      	cmp	r3, #4
 801b0c2:	d004      	beq.n	801b0ce <ip4_input+0x2a>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801b0c4:	6878      	ldr	r0, [r7, #4]
 801b0c6:	f7f6 fd97 	bl	8011bf8 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801b0ca:	2300      	movs	r3, #0
 801b0cc:	e121      	b.n	801b312 <ip4_input+0x26e>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801b0ce:	69fb      	ldr	r3, [r7, #28]
 801b0d0:	781b      	ldrb	r3, [r3, #0]
 801b0d2:	f003 030f 	and.w	r3, r3, #15
 801b0d6:	b2db      	uxtb	r3, r3
 801b0d8:	009b      	lsls	r3, r3, #2
 801b0da:	b2db      	uxtb	r3, r3
 801b0dc:	827b      	strh	r3, [r7, #18]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801b0de:	69fb      	ldr	r3, [r7, #28]
 801b0e0:	885b      	ldrh	r3, [r3, #2]
 801b0e2:	b29b      	uxth	r3, r3
 801b0e4:	4618      	mov	r0, r3
 801b0e6:	f7f5 f9d3 	bl	8010490 <lwip_htons>
 801b0ea:	4603      	mov	r3, r0
 801b0ec:	823b      	strh	r3, [r7, #16]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801b0ee:	687b      	ldr	r3, [r7, #4]
 801b0f0:	891b      	ldrh	r3, [r3, #8]
 801b0f2:	8a3a      	ldrh	r2, [r7, #16]
 801b0f4:	429a      	cmp	r2, r3
 801b0f6:	d204      	bcs.n	801b102 <ip4_input+0x5e>
    pbuf_realloc(p, iphdr_len);
 801b0f8:	8a3b      	ldrh	r3, [r7, #16]
 801b0fa:	4619      	mov	r1, r3
 801b0fc:	6878      	ldr	r0, [r7, #4]
 801b0fe:	f7f6 fbf5 	bl	80118ec <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801b102:	687b      	ldr	r3, [r7, #4]
 801b104:	895b      	ldrh	r3, [r3, #10]
 801b106:	8a7a      	ldrh	r2, [r7, #18]
 801b108:	429a      	cmp	r2, r3
 801b10a:	d807      	bhi.n	801b11c <ip4_input+0x78>
 801b10c:	687b      	ldr	r3, [r7, #4]
 801b10e:	891b      	ldrh	r3, [r3, #8]
 801b110:	8a3a      	ldrh	r2, [r7, #16]
 801b112:	429a      	cmp	r2, r3
 801b114:	d802      	bhi.n	801b11c <ip4_input+0x78>
 801b116:	8a7b      	ldrh	r3, [r7, #18]
 801b118:	2b13      	cmp	r3, #19
 801b11a:	d804      	bhi.n	801b126 <ip4_input+0x82>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801b11c:	6878      	ldr	r0, [r7, #4]
 801b11e:	f7f6 fd6b 	bl	8011bf8 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801b122:	2300      	movs	r3, #0
 801b124:	e0f5      	b.n	801b312 <ip4_input+0x26e>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801b126:	69fb      	ldr	r3, [r7, #28]
 801b128:	691b      	ldr	r3, [r3, #16]
 801b12a:	4a7c      	ldr	r2, [pc, #496]	; (801b31c <ip4_input+0x278>)
 801b12c:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801b12e:	69fb      	ldr	r3, [r7, #28]
 801b130:	68db      	ldr	r3, [r3, #12]
 801b132:	4a7a      	ldr	r2, [pc, #488]	; (801b31c <ip4_input+0x278>)
 801b134:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801b136:	4b79      	ldr	r3, [pc, #484]	; (801b31c <ip4_input+0x278>)
 801b138:	695b      	ldr	r3, [r3, #20]
 801b13a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801b13e:	2be0      	cmp	r3, #224	; 0xe0
 801b140:	d112      	bne.n	801b168 <ip4_input+0xc4>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801b142:	683b      	ldr	r3, [r7, #0]
 801b144:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801b148:	f003 0301 	and.w	r3, r3, #1
 801b14c:	b2db      	uxtb	r3, r3
 801b14e:	2b00      	cmp	r3, #0
 801b150:	d007      	beq.n	801b162 <ip4_input+0xbe>
 801b152:	683b      	ldr	r3, [r7, #0]
 801b154:	3304      	adds	r3, #4
 801b156:	681b      	ldr	r3, [r3, #0]
 801b158:	2b00      	cmp	r3, #0
 801b15a:	d002      	beq.n	801b162 <ip4_input+0xbe>
      netif = inp;
 801b15c:	683b      	ldr	r3, [r7, #0]
 801b15e:	61bb      	str	r3, [r7, #24]
 801b160:	e02a      	b.n	801b1b8 <ip4_input+0x114>
    } else {
      netif = NULL;
 801b162:	2300      	movs	r3, #0
 801b164:	61bb      	str	r3, [r7, #24]
 801b166:	e027      	b.n	801b1b8 <ip4_input+0x114>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801b168:	6838      	ldr	r0, [r7, #0]
 801b16a:	f7ff ff71 	bl	801b050 <ip4_input_accept>
 801b16e:	4603      	mov	r3, r0
 801b170:	2b00      	cmp	r3, #0
 801b172:	d002      	beq.n	801b17a <ip4_input+0xd6>
      netif = inp;
 801b174:	683b      	ldr	r3, [r7, #0]
 801b176:	61bb      	str	r3, [r7, #24]
 801b178:	e01e      	b.n	801b1b8 <ip4_input+0x114>
    } else {
      netif = NULL;
 801b17a:	2300      	movs	r3, #0
 801b17c:	61bb      	str	r3, [r7, #24]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801b17e:	4b67      	ldr	r3, [pc, #412]	; (801b31c <ip4_input+0x278>)
 801b180:	695b      	ldr	r3, [r3, #20]
 801b182:	b2db      	uxtb	r3, r3
 801b184:	2b7f      	cmp	r3, #127	; 0x7f
 801b186:	d017      	beq.n	801b1b8 <ip4_input+0x114>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801b188:	4b65      	ldr	r3, [pc, #404]	; (801b320 <ip4_input+0x27c>)
 801b18a:	681b      	ldr	r3, [r3, #0]
 801b18c:	61bb      	str	r3, [r7, #24]
 801b18e:	e00e      	b.n	801b1ae <ip4_input+0x10a>
          if (netif == inp) {
 801b190:	69ba      	ldr	r2, [r7, #24]
 801b192:	683b      	ldr	r3, [r7, #0]
 801b194:	429a      	cmp	r2, r3
 801b196:	d006      	beq.n	801b1a6 <ip4_input+0x102>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801b198:	69b8      	ldr	r0, [r7, #24]
 801b19a:	f7ff ff59 	bl	801b050 <ip4_input_accept>
 801b19e:	4603      	mov	r3, r0
 801b1a0:	2b00      	cmp	r3, #0
 801b1a2:	d108      	bne.n	801b1b6 <ip4_input+0x112>
 801b1a4:	e000      	b.n	801b1a8 <ip4_input+0x104>
            continue;
 801b1a6:	bf00      	nop
        NETIF_FOREACH(netif) {
 801b1a8:	69bb      	ldr	r3, [r7, #24]
 801b1aa:	681b      	ldr	r3, [r3, #0]
 801b1ac:	61bb      	str	r3, [r7, #24]
 801b1ae:	69bb      	ldr	r3, [r7, #24]
 801b1b0:	2b00      	cmp	r3, #0
 801b1b2:	d1ed      	bne.n	801b190 <ip4_input+0xec>
 801b1b4:	e000      	b.n	801b1b8 <ip4_input+0x114>
            break;
 801b1b6:	bf00      	nop
   * If you want to accept private broadcast communication while a netif is down,
   * define LWIP_IP_ACCEPT_UDP_PORT(dst_port), e.g.:
   *
   * #define LWIP_IP_ACCEPT_UDP_PORT(dst_port) ((dst_port) == PP_NTOHS(12345))
   */
  if (netif == NULL) {
 801b1b8:	69bb      	ldr	r3, [r7, #24]
 801b1ba:	2b00      	cmp	r3, #0
 801b1bc:	d111      	bne.n	801b1e2 <ip4_input+0x13e>
    /* remote port is DHCP server? */
    if (IPH_PROTO(iphdr) == IP_PROTO_UDP) {
 801b1be:	69fb      	ldr	r3, [r7, #28]
 801b1c0:	7a5b      	ldrb	r3, [r3, #9]
 801b1c2:	2b11      	cmp	r3, #17
 801b1c4:	d10d      	bne.n	801b1e2 <ip4_input+0x13e>
      const struct udp_hdr *udphdr = (const struct udp_hdr *)((const u8_t *)iphdr + iphdr_hlen);
 801b1c6:	8a7b      	ldrh	r3, [r7, #18]
 801b1c8:	69fa      	ldr	r2, [r7, #28]
 801b1ca:	4413      	add	r3, r2
 801b1cc:	60fb      	str	r3, [r7, #12]
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE, ("ip4_input: UDP packet to DHCP client port %"U16_F"\n",
                                              lwip_ntohs(udphdr->dest)));
      if (IP_ACCEPT_LINK_LAYER_ADDRESSED_PORT(udphdr->dest)) {
 801b1ce:	68fb      	ldr	r3, [r7, #12]
 801b1d0:	885b      	ldrh	r3, [r3, #2]
 801b1d2:	b29b      	uxth	r3, r3
 801b1d4:	f5b3 4f88 	cmp.w	r3, #17408	; 0x4400
 801b1d8:	d103      	bne.n	801b1e2 <ip4_input+0x13e>
        LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE, ("ip4_input: DHCP packet accepted.\n"));
        netif = inp;
 801b1da:	683b      	ldr	r3, [r7, #0]
 801b1dc:	61bb      	str	r3, [r7, #24]
        check_ip_src = 0;
 801b1de:	2300      	movs	r3, #0
 801b1e0:	617b      	str	r3, [r7, #20]
  }
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */

  /* broadcast or multicast packet source address? Compliant with RFC 1122: 3.2.1.3 */
#if LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING
  if (check_ip_src
 801b1e2:	697b      	ldr	r3, [r7, #20]
 801b1e4:	2b00      	cmp	r3, #0
 801b1e6:	d017      	beq.n	801b218 <ip4_input+0x174>
#if IP_ACCEPT_LINK_LAYER_ADDRESSING
      /* DHCP servers need 0.0.0.0 to be allowed as source address (RFC 1.1.2.2: 3.2.1.3/a) */
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 801b1e8:	4b4c      	ldr	r3, [pc, #304]	; (801b31c <ip4_input+0x278>)
 801b1ea:	691b      	ldr	r3, [r3, #16]
 801b1ec:	2b00      	cmp	r3, #0
 801b1ee:	d013      	beq.n	801b218 <ip4_input+0x174>
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801b1f0:	4b4a      	ldr	r3, [pc, #296]	; (801b31c <ip4_input+0x278>)
 801b1f2:	691b      	ldr	r3, [r3, #16]
 801b1f4:	6839      	ldr	r1, [r7, #0]
 801b1f6:	4618      	mov	r0, r3
 801b1f8:	f000 f96c 	bl	801b4d4 <ip4_addr_isbroadcast_u32>
 801b1fc:	4603      	mov	r3, r0
 801b1fe:	2b00      	cmp	r3, #0
 801b200:	d105      	bne.n	801b20e <ip4_input+0x16a>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801b202:	4b46      	ldr	r3, [pc, #280]	; (801b31c <ip4_input+0x278>)
 801b204:	691b      	ldr	r3, [r3, #16]
 801b206:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801b20a:	2be0      	cmp	r3, #224	; 0xe0
 801b20c:	d104      	bne.n	801b218 <ip4_input+0x174>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801b20e:	6878      	ldr	r0, [r7, #4]
 801b210:	f7f6 fcf2 	bl	8011bf8 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801b214:	2300      	movs	r3, #0
 801b216:	e07c      	b.n	801b312 <ip4_input+0x26e>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801b218:	69bb      	ldr	r3, [r7, #24]
 801b21a:	2b00      	cmp	r3, #0
 801b21c:	d104      	bne.n	801b228 <ip4_input+0x184>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801b21e:	6878      	ldr	r0, [r7, #4]
 801b220:	f7f6 fcea 	bl	8011bf8 <pbuf_free>
    return ERR_OK;
 801b224:	2300      	movs	r3, #0
 801b226:	e074      	b.n	801b312 <ip4_input+0x26e>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801b228:	69fb      	ldr	r3, [r7, #28]
 801b22a:	88db      	ldrh	r3, [r3, #6]
 801b22c:	b29b      	uxth	r3, r3
 801b22e:	461a      	mov	r2, r3
 801b230:	f64f 733f 	movw	r3, #65343	; 0xff3f
 801b234:	4013      	ands	r3, r2
 801b236:	2b00      	cmp	r3, #0
 801b238:	d00b      	beq.n	801b252 <ip4_input+0x1ae>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801b23a:	6878      	ldr	r0, [r7, #4]
 801b23c:	f000 fc90 	bl	801bb60 <ip4_reass>
 801b240:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801b242:	687b      	ldr	r3, [r7, #4]
 801b244:	2b00      	cmp	r3, #0
 801b246:	d101      	bne.n	801b24c <ip4_input+0x1a8>
      return ERR_OK;
 801b248:	2300      	movs	r3, #0
 801b24a:	e062      	b.n	801b312 <ip4_input+0x26e>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801b24c:	687b      	ldr	r3, [r7, #4]
 801b24e:	685b      	ldr	r3, [r3, #4]
 801b250:	61fb      	str	r3, [r7, #28]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801b252:	4a32      	ldr	r2, [pc, #200]	; (801b31c <ip4_input+0x278>)
 801b254:	69bb      	ldr	r3, [r7, #24]
 801b256:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801b258:	4a30      	ldr	r2, [pc, #192]	; (801b31c <ip4_input+0x278>)
 801b25a:	683b      	ldr	r3, [r7, #0]
 801b25c:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801b25e:	4a2f      	ldr	r2, [pc, #188]	; (801b31c <ip4_input+0x278>)
 801b260:	69fb      	ldr	r3, [r7, #28]
 801b262:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801b264:	69fb      	ldr	r3, [r7, #28]
 801b266:	781b      	ldrb	r3, [r3, #0]
 801b268:	f003 030f 	and.w	r3, r3, #15
 801b26c:	b2db      	uxtb	r3, r3
 801b26e:	009b      	lsls	r3, r3, #2
 801b270:	b2db      	uxtb	r3, r3
 801b272:	b29a      	uxth	r2, r3
 801b274:	4b29      	ldr	r3, [pc, #164]	; (801b31c <ip4_input+0x278>)
 801b276:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801b278:	8a7b      	ldrh	r3, [r7, #18]
 801b27a:	4619      	mov	r1, r3
 801b27c:	6878      	ldr	r0, [r7, #4]
 801b27e:	f7f6 fc35 	bl	8011aec <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801b282:	69fb      	ldr	r3, [r7, #28]
 801b284:	7a5b      	ldrb	r3, [r3, #9]
 801b286:	2b06      	cmp	r3, #6
 801b288:	d009      	beq.n	801b29e <ip4_input+0x1fa>
 801b28a:	2b11      	cmp	r3, #17
 801b28c:	d002      	beq.n	801b294 <ip4_input+0x1f0>
 801b28e:	2b01      	cmp	r3, #1
 801b290:	d00a      	beq.n	801b2a8 <ip4_input+0x204>
 801b292:	e00e      	b.n	801b2b2 <ip4_input+0x20e>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801b294:	6839      	ldr	r1, [r7, #0]
 801b296:	6878      	ldr	r0, [r7, #4]
 801b298:	f7fc fada 	bl	8017850 <udp_input>
        break;
 801b29c:	e026      	b.n	801b2ec <ip4_input+0x248>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801b29e:	6839      	ldr	r1, [r7, #0]
 801b2a0:	6878      	ldr	r0, [r7, #4]
 801b2a2:	f7f8 fae1 	bl	8013868 <tcp_input>
        break;
 801b2a6:	e021      	b.n	801b2ec <ip4_input+0x248>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801b2a8:	6839      	ldr	r1, [r7, #0]
 801b2aa:	6878      	ldr	r0, [r7, #4]
 801b2ac:	f7ff fcd2 	bl	801ac54 <icmp_input>
        break;
 801b2b0:	e01c      	b.n	801b2ec <ip4_input+0x248>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801b2b2:	4b1a      	ldr	r3, [pc, #104]	; (801b31c <ip4_input+0x278>)
 801b2b4:	695b      	ldr	r3, [r3, #20]
 801b2b6:	69b9      	ldr	r1, [r7, #24]
 801b2b8:	4618      	mov	r0, r3
 801b2ba:	f000 f90b 	bl	801b4d4 <ip4_addr_isbroadcast_u32>
 801b2be:	4603      	mov	r3, r0
 801b2c0:	2b00      	cmp	r3, #0
 801b2c2:	d10f      	bne.n	801b2e4 <ip4_input+0x240>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801b2c4:	4b15      	ldr	r3, [pc, #84]	; (801b31c <ip4_input+0x278>)
 801b2c6:	695b      	ldr	r3, [r3, #20]
 801b2c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801b2cc:	2be0      	cmp	r3, #224	; 0xe0
 801b2ce:	d009      	beq.n	801b2e4 <ip4_input+0x240>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801b2d0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801b2d4:	4619      	mov	r1, r3
 801b2d6:	6878      	ldr	r0, [r7, #4]
 801b2d8:	f7f6 fc7b 	bl	8011bd2 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801b2dc:	2102      	movs	r1, #2
 801b2de:	6878      	ldr	r0, [r7, #4]
 801b2e0:	f7ff fdbc 	bl	801ae5c <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801b2e4:	6878      	ldr	r0, [r7, #4]
 801b2e6:	f7f6 fc87 	bl	8011bf8 <pbuf_free>
        break;
 801b2ea:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801b2ec:	4b0b      	ldr	r3, [pc, #44]	; (801b31c <ip4_input+0x278>)
 801b2ee:	2200      	movs	r2, #0
 801b2f0:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801b2f2:	4b0a      	ldr	r3, [pc, #40]	; (801b31c <ip4_input+0x278>)
 801b2f4:	2200      	movs	r2, #0
 801b2f6:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801b2f8:	4b08      	ldr	r3, [pc, #32]	; (801b31c <ip4_input+0x278>)
 801b2fa:	2200      	movs	r2, #0
 801b2fc:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801b2fe:	4b07      	ldr	r3, [pc, #28]	; (801b31c <ip4_input+0x278>)
 801b300:	2200      	movs	r2, #0
 801b302:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801b304:	4b05      	ldr	r3, [pc, #20]	; (801b31c <ip4_input+0x278>)
 801b306:	2200      	movs	r2, #0
 801b308:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801b30a:	4b04      	ldr	r3, [pc, #16]	; (801b31c <ip4_input+0x278>)
 801b30c:	2200      	movs	r2, #0
 801b30e:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801b310:	2300      	movs	r3, #0
}
 801b312:	4618      	mov	r0, r3
 801b314:	3720      	adds	r7, #32
 801b316:	46bd      	mov	sp, r7
 801b318:	bd80      	pop	{r7, pc}
 801b31a:	bf00      	nop
 801b31c:	2000c0bc 	.word	0x2000c0bc
 801b320:	2000f7e0 	.word	0x2000f7e0

0801b324 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801b324:	b580      	push	{r7, lr}
 801b326:	b08a      	sub	sp, #40	; 0x28
 801b328:	af04      	add	r7, sp, #16
 801b32a:	60f8      	str	r0, [r7, #12]
 801b32c:	60b9      	str	r1, [r7, #8]
 801b32e:	607a      	str	r2, [r7, #4]
 801b330:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801b332:	68bb      	ldr	r3, [r7, #8]
 801b334:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801b336:	687b      	ldr	r3, [r7, #4]
 801b338:	2b00      	cmp	r3, #0
 801b33a:	d009      	beq.n	801b350 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801b33c:	68bb      	ldr	r3, [r7, #8]
 801b33e:	2b00      	cmp	r3, #0
 801b340:	d003      	beq.n	801b34a <ip4_output_if+0x26>
 801b342:	68bb      	ldr	r3, [r7, #8]
 801b344:	681b      	ldr	r3, [r3, #0]
 801b346:	2b00      	cmp	r3, #0
 801b348:	d102      	bne.n	801b350 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801b34a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b34c:	3304      	adds	r3, #4
 801b34e:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801b350:	78fa      	ldrb	r2, [r7, #3]
 801b352:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b354:	9302      	str	r3, [sp, #8]
 801b356:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801b35a:	9301      	str	r3, [sp, #4]
 801b35c:	f897 3020 	ldrb.w	r3, [r7, #32]
 801b360:	9300      	str	r3, [sp, #0]
 801b362:	4613      	mov	r3, r2
 801b364:	687a      	ldr	r2, [r7, #4]
 801b366:	6979      	ldr	r1, [r7, #20]
 801b368:	68f8      	ldr	r0, [r7, #12]
 801b36a:	f000 f805 	bl	801b378 <ip4_output_if_src>
 801b36e:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801b370:	4618      	mov	r0, r3
 801b372:	3718      	adds	r7, #24
 801b374:	46bd      	mov	sp, r7
 801b376:	bd80      	pop	{r7, pc}

0801b378 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801b378:	b580      	push	{r7, lr}
 801b37a:	b088      	sub	sp, #32
 801b37c:	af00      	add	r7, sp, #0
 801b37e:	60f8      	str	r0, [r7, #12]
 801b380:	60b9      	str	r1, [r7, #8]
 801b382:	607a      	str	r2, [r7, #4]
 801b384:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801b386:	68fb      	ldr	r3, [r7, #12]
 801b388:	7b9b      	ldrb	r3, [r3, #14]
 801b38a:	2b01      	cmp	r3, #1
 801b38c:	d006      	beq.n	801b39c <ip4_output_if_src+0x24>
 801b38e:	4b4b      	ldr	r3, [pc, #300]	; (801b4bc <ip4_output_if_src+0x144>)
 801b390:	f44f 7255 	mov.w	r2, #852	; 0x354
 801b394:	494a      	ldr	r1, [pc, #296]	; (801b4c0 <ip4_output_if_src+0x148>)
 801b396:	484b      	ldr	r0, [pc, #300]	; (801b4c4 <ip4_output_if_src+0x14c>)
 801b398:	f001 f95e 	bl	801c658 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801b39c:	687b      	ldr	r3, [r7, #4]
 801b39e:	2b00      	cmp	r3, #0
 801b3a0:	d060      	beq.n	801b464 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801b3a2:	2314      	movs	r3, #20
 801b3a4:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801b3a6:	2114      	movs	r1, #20
 801b3a8:	68f8      	ldr	r0, [r7, #12]
 801b3aa:	f7f6 fb8f 	bl	8011acc <pbuf_add_header>
 801b3ae:	4603      	mov	r3, r0
 801b3b0:	2b00      	cmp	r3, #0
 801b3b2:	d002      	beq.n	801b3ba <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801b3b4:	f06f 0301 	mvn.w	r3, #1
 801b3b8:	e07c      	b.n	801b4b4 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801b3ba:	68fb      	ldr	r3, [r7, #12]
 801b3bc:	685b      	ldr	r3, [r3, #4]
 801b3be:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801b3c0:	68fb      	ldr	r3, [r7, #12]
 801b3c2:	895b      	ldrh	r3, [r3, #10]
 801b3c4:	2b13      	cmp	r3, #19
 801b3c6:	d806      	bhi.n	801b3d6 <ip4_output_if_src+0x5e>
 801b3c8:	4b3c      	ldr	r3, [pc, #240]	; (801b4bc <ip4_output_if_src+0x144>)
 801b3ca:	f240 3289 	movw	r2, #905	; 0x389
 801b3ce:	493e      	ldr	r1, [pc, #248]	; (801b4c8 <ip4_output_if_src+0x150>)
 801b3d0:	483c      	ldr	r0, [pc, #240]	; (801b4c4 <ip4_output_if_src+0x14c>)
 801b3d2:	f001 f941 	bl	801c658 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801b3d6:	69fb      	ldr	r3, [r7, #28]
 801b3d8:	78fa      	ldrb	r2, [r7, #3]
 801b3da:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801b3dc:	69fb      	ldr	r3, [r7, #28]
 801b3de:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 801b3e2:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801b3e4:	687b      	ldr	r3, [r7, #4]
 801b3e6:	681a      	ldr	r2, [r3, #0]
 801b3e8:	69fb      	ldr	r3, [r7, #28]
 801b3ea:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801b3ec:	8b7b      	ldrh	r3, [r7, #26]
 801b3ee:	089b      	lsrs	r3, r3, #2
 801b3f0:	b29b      	uxth	r3, r3
 801b3f2:	b2db      	uxtb	r3, r3
 801b3f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b3f8:	b2da      	uxtb	r2, r3
 801b3fa:	69fb      	ldr	r3, [r7, #28]
 801b3fc:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801b3fe:	69fb      	ldr	r3, [r7, #28]
 801b400:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 801b404:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801b406:	68fb      	ldr	r3, [r7, #12]
 801b408:	891b      	ldrh	r3, [r3, #8]
 801b40a:	4618      	mov	r0, r3
 801b40c:	f7f5 f840 	bl	8010490 <lwip_htons>
 801b410:	4603      	mov	r3, r0
 801b412:	461a      	mov	r2, r3
 801b414:	69fb      	ldr	r3, [r7, #28]
 801b416:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801b418:	69fb      	ldr	r3, [r7, #28]
 801b41a:	2200      	movs	r2, #0
 801b41c:	719a      	strb	r2, [r3, #6]
 801b41e:	2200      	movs	r2, #0
 801b420:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801b422:	4b2a      	ldr	r3, [pc, #168]	; (801b4cc <ip4_output_if_src+0x154>)
 801b424:	881b      	ldrh	r3, [r3, #0]
 801b426:	4618      	mov	r0, r3
 801b428:	f7f5 f832 	bl	8010490 <lwip_htons>
 801b42c:	4603      	mov	r3, r0
 801b42e:	461a      	mov	r2, r3
 801b430:	69fb      	ldr	r3, [r7, #28]
 801b432:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801b434:	4b25      	ldr	r3, [pc, #148]	; (801b4cc <ip4_output_if_src+0x154>)
 801b436:	881b      	ldrh	r3, [r3, #0]
 801b438:	3301      	adds	r3, #1
 801b43a:	b29a      	uxth	r2, r3
 801b43c:	4b23      	ldr	r3, [pc, #140]	; (801b4cc <ip4_output_if_src+0x154>)
 801b43e:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801b440:	68bb      	ldr	r3, [r7, #8]
 801b442:	2b00      	cmp	r3, #0
 801b444:	d104      	bne.n	801b450 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801b446:	4b22      	ldr	r3, [pc, #136]	; (801b4d0 <ip4_output_if_src+0x158>)
 801b448:	681a      	ldr	r2, [r3, #0]
 801b44a:	69fb      	ldr	r3, [r7, #28]
 801b44c:	60da      	str	r2, [r3, #12]
 801b44e:	e003      	b.n	801b458 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801b450:	68bb      	ldr	r3, [r7, #8]
 801b452:	681a      	ldr	r2, [r3, #0]
 801b454:	69fb      	ldr	r3, [r7, #28]
 801b456:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801b458:	69fb      	ldr	r3, [r7, #28]
 801b45a:	2200      	movs	r2, #0
 801b45c:	729a      	strb	r2, [r3, #10]
 801b45e:	2200      	movs	r2, #0
 801b460:	72da      	strb	r2, [r3, #11]
 801b462:	e00f      	b.n	801b484 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801b464:	68fb      	ldr	r3, [r7, #12]
 801b466:	895b      	ldrh	r3, [r3, #10]
 801b468:	2b13      	cmp	r3, #19
 801b46a:	d802      	bhi.n	801b472 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801b46c:	f06f 0301 	mvn.w	r3, #1
 801b470:	e020      	b.n	801b4b4 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801b472:	68fb      	ldr	r3, [r7, #12]
 801b474:	685b      	ldr	r3, [r3, #4]
 801b476:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801b478:	69fb      	ldr	r3, [r7, #28]
 801b47a:	691b      	ldr	r3, [r3, #16]
 801b47c:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801b47e:	f107 0314 	add.w	r3, r7, #20
 801b482:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801b484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b486:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801b488:	2b00      	cmp	r3, #0
 801b48a:	d00c      	beq.n	801b4a6 <ip4_output_if_src+0x12e>
 801b48c:	68fb      	ldr	r3, [r7, #12]
 801b48e:	891a      	ldrh	r2, [r3, #8]
 801b490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b492:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801b494:	429a      	cmp	r2, r3
 801b496:	d906      	bls.n	801b4a6 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801b498:	687a      	ldr	r2, [r7, #4]
 801b49a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801b49c:	68f8      	ldr	r0, [r7, #12]
 801b49e:	f000 fd4b 	bl	801bf38 <ip4_frag>
 801b4a2:	4603      	mov	r3, r0
 801b4a4:	e006      	b.n	801b4b4 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801b4a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b4a8:	695b      	ldr	r3, [r3, #20]
 801b4aa:	687a      	ldr	r2, [r7, #4]
 801b4ac:	68f9      	ldr	r1, [r7, #12]
 801b4ae:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801b4b0:	4798      	blx	r3
 801b4b2:	4603      	mov	r3, r0
}
 801b4b4:	4618      	mov	r0, r3
 801b4b6:	3720      	adds	r7, #32
 801b4b8:	46bd      	mov	sp, r7
 801b4ba:	bd80      	pop	{r7, pc}
 801b4bc:	08020448 	.word	0x08020448
 801b4c0:	0802047c 	.word	0x0802047c
 801b4c4:	08020488 	.word	0x08020488
 801b4c8:	080204b0 	.word	0x080204b0
 801b4cc:	2000885e 	.word	0x2000885e
 801b4d0:	08022808 	.word	0x08022808

0801b4d4 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801b4d4:	b480      	push	{r7}
 801b4d6:	b085      	sub	sp, #20
 801b4d8:	af00      	add	r7, sp, #0
 801b4da:	6078      	str	r0, [r7, #4]
 801b4dc:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801b4de:	687b      	ldr	r3, [r7, #4]
 801b4e0:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801b4e2:	687b      	ldr	r3, [r7, #4]
 801b4e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b4e8:	d002      	beq.n	801b4f0 <ip4_addr_isbroadcast_u32+0x1c>
 801b4ea:	687b      	ldr	r3, [r7, #4]
 801b4ec:	2b00      	cmp	r3, #0
 801b4ee:	d101      	bne.n	801b4f4 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801b4f0:	2301      	movs	r3, #1
 801b4f2:	e02a      	b.n	801b54a <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801b4f4:	683b      	ldr	r3, [r7, #0]
 801b4f6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801b4fa:	f003 0302 	and.w	r3, r3, #2
 801b4fe:	2b00      	cmp	r3, #0
 801b500:	d101      	bne.n	801b506 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801b502:	2300      	movs	r3, #0
 801b504:	e021      	b.n	801b54a <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801b506:	683b      	ldr	r3, [r7, #0]
 801b508:	3304      	adds	r3, #4
 801b50a:	681b      	ldr	r3, [r3, #0]
 801b50c:	687a      	ldr	r2, [r7, #4]
 801b50e:	429a      	cmp	r2, r3
 801b510:	d101      	bne.n	801b516 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801b512:	2300      	movs	r3, #0
 801b514:	e019      	b.n	801b54a <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801b516:	68fa      	ldr	r2, [r7, #12]
 801b518:	683b      	ldr	r3, [r7, #0]
 801b51a:	3304      	adds	r3, #4
 801b51c:	681b      	ldr	r3, [r3, #0]
 801b51e:	405a      	eors	r2, r3
 801b520:	683b      	ldr	r3, [r7, #0]
 801b522:	3308      	adds	r3, #8
 801b524:	681b      	ldr	r3, [r3, #0]
 801b526:	4013      	ands	r3, r2
 801b528:	2b00      	cmp	r3, #0
 801b52a:	d10d      	bne.n	801b548 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801b52c:	683b      	ldr	r3, [r7, #0]
 801b52e:	3308      	adds	r3, #8
 801b530:	681b      	ldr	r3, [r3, #0]
 801b532:	43da      	mvns	r2, r3
 801b534:	687b      	ldr	r3, [r7, #4]
 801b536:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801b538:	683b      	ldr	r3, [r7, #0]
 801b53a:	3308      	adds	r3, #8
 801b53c:	681b      	ldr	r3, [r3, #0]
 801b53e:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801b540:	429a      	cmp	r2, r3
 801b542:	d101      	bne.n	801b548 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801b544:	2301      	movs	r3, #1
 801b546:	e000      	b.n	801b54a <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801b548:	2300      	movs	r3, #0
  }
}
 801b54a:	4618      	mov	r0, r3
 801b54c:	3714      	adds	r7, #20
 801b54e:	46bd      	mov	sp, r7
 801b550:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b554:	4770      	bx	lr
	...

0801b558 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801b558:	b580      	push	{r7, lr}
 801b55a:	b084      	sub	sp, #16
 801b55c:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801b55e:	2300      	movs	r3, #0
 801b560:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801b562:	4b12      	ldr	r3, [pc, #72]	; (801b5ac <ip_reass_tmr+0x54>)
 801b564:	681b      	ldr	r3, [r3, #0]
 801b566:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801b568:	e018      	b.n	801b59c <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801b56a:	68fb      	ldr	r3, [r7, #12]
 801b56c:	7fdb      	ldrb	r3, [r3, #31]
 801b56e:	2b00      	cmp	r3, #0
 801b570:	d00b      	beq.n	801b58a <ip_reass_tmr+0x32>
      r->timer--;
 801b572:	68fb      	ldr	r3, [r7, #12]
 801b574:	7fdb      	ldrb	r3, [r3, #31]
 801b576:	3b01      	subs	r3, #1
 801b578:	b2da      	uxtb	r2, r3
 801b57a:	68fb      	ldr	r3, [r7, #12]
 801b57c:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801b57e:	68fb      	ldr	r3, [r7, #12]
 801b580:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801b582:	68fb      	ldr	r3, [r7, #12]
 801b584:	681b      	ldr	r3, [r3, #0]
 801b586:	60fb      	str	r3, [r7, #12]
 801b588:	e008      	b.n	801b59c <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801b58a:	68fb      	ldr	r3, [r7, #12]
 801b58c:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801b58e:	68fb      	ldr	r3, [r7, #12]
 801b590:	681b      	ldr	r3, [r3, #0]
 801b592:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801b594:	68b9      	ldr	r1, [r7, #8]
 801b596:	6878      	ldr	r0, [r7, #4]
 801b598:	f000 f80a 	bl	801b5b0 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801b59c:	68fb      	ldr	r3, [r7, #12]
 801b59e:	2b00      	cmp	r3, #0
 801b5a0:	d1e3      	bne.n	801b56a <ip_reass_tmr+0x12>
    }
  }
}
 801b5a2:	bf00      	nop
 801b5a4:	3710      	adds	r7, #16
 801b5a6:	46bd      	mov	sp, r7
 801b5a8:	bd80      	pop	{r7, pc}
 801b5aa:	bf00      	nop
 801b5ac:	20008860 	.word	0x20008860

0801b5b0 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801b5b0:	b580      	push	{r7, lr}
 801b5b2:	b088      	sub	sp, #32
 801b5b4:	af00      	add	r7, sp, #0
 801b5b6:	6078      	str	r0, [r7, #4]
 801b5b8:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801b5ba:	2300      	movs	r3, #0
 801b5bc:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801b5be:	683a      	ldr	r2, [r7, #0]
 801b5c0:	687b      	ldr	r3, [r7, #4]
 801b5c2:	429a      	cmp	r2, r3
 801b5c4:	d105      	bne.n	801b5d2 <ip_reass_free_complete_datagram+0x22>
 801b5c6:	4b45      	ldr	r3, [pc, #276]	; (801b6dc <ip_reass_free_complete_datagram+0x12c>)
 801b5c8:	22ab      	movs	r2, #171	; 0xab
 801b5ca:	4945      	ldr	r1, [pc, #276]	; (801b6e0 <ip_reass_free_complete_datagram+0x130>)
 801b5cc:	4845      	ldr	r0, [pc, #276]	; (801b6e4 <ip_reass_free_complete_datagram+0x134>)
 801b5ce:	f001 f843 	bl	801c658 <iprintf>
  if (prev != NULL) {
 801b5d2:	683b      	ldr	r3, [r7, #0]
 801b5d4:	2b00      	cmp	r3, #0
 801b5d6:	d00a      	beq.n	801b5ee <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801b5d8:	683b      	ldr	r3, [r7, #0]
 801b5da:	681b      	ldr	r3, [r3, #0]
 801b5dc:	687a      	ldr	r2, [r7, #4]
 801b5de:	429a      	cmp	r2, r3
 801b5e0:	d005      	beq.n	801b5ee <ip_reass_free_complete_datagram+0x3e>
 801b5e2:	4b3e      	ldr	r3, [pc, #248]	; (801b6dc <ip_reass_free_complete_datagram+0x12c>)
 801b5e4:	22ad      	movs	r2, #173	; 0xad
 801b5e6:	4940      	ldr	r1, [pc, #256]	; (801b6e8 <ip_reass_free_complete_datagram+0x138>)
 801b5e8:	483e      	ldr	r0, [pc, #248]	; (801b6e4 <ip_reass_free_complete_datagram+0x134>)
 801b5ea:	f001 f835 	bl	801c658 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801b5ee:	687b      	ldr	r3, [r7, #4]
 801b5f0:	685b      	ldr	r3, [r3, #4]
 801b5f2:	685b      	ldr	r3, [r3, #4]
 801b5f4:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801b5f6:	697b      	ldr	r3, [r7, #20]
 801b5f8:	889b      	ldrh	r3, [r3, #4]
 801b5fa:	b29b      	uxth	r3, r3
 801b5fc:	2b00      	cmp	r3, #0
 801b5fe:	d12a      	bne.n	801b656 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801b600:	687b      	ldr	r3, [r7, #4]
 801b602:	685b      	ldr	r3, [r3, #4]
 801b604:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801b606:	697b      	ldr	r3, [r7, #20]
 801b608:	681a      	ldr	r2, [r3, #0]
 801b60a:	687b      	ldr	r3, [r7, #4]
 801b60c:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801b60e:	69bb      	ldr	r3, [r7, #24]
 801b610:	6858      	ldr	r0, [r3, #4]
 801b612:	687b      	ldr	r3, [r7, #4]
 801b614:	3308      	adds	r3, #8
 801b616:	2214      	movs	r2, #20
 801b618:	4619      	mov	r1, r3
 801b61a:	f000 fff0 	bl	801c5fe <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801b61e:	2101      	movs	r1, #1
 801b620:	69b8      	ldr	r0, [r7, #24]
 801b622:	f7ff fc2b 	bl	801ae7c <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801b626:	69b8      	ldr	r0, [r7, #24]
 801b628:	f7f6 fb74 	bl	8011d14 <pbuf_clen>
 801b62c:	4603      	mov	r3, r0
 801b62e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801b630:	8bfa      	ldrh	r2, [r7, #30]
 801b632:	8a7b      	ldrh	r3, [r7, #18]
 801b634:	4413      	add	r3, r2
 801b636:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801b63a:	db05      	blt.n	801b648 <ip_reass_free_complete_datagram+0x98>
 801b63c:	4b27      	ldr	r3, [pc, #156]	; (801b6dc <ip_reass_free_complete_datagram+0x12c>)
 801b63e:	22bc      	movs	r2, #188	; 0xbc
 801b640:	492a      	ldr	r1, [pc, #168]	; (801b6ec <ip_reass_free_complete_datagram+0x13c>)
 801b642:	4828      	ldr	r0, [pc, #160]	; (801b6e4 <ip_reass_free_complete_datagram+0x134>)
 801b644:	f001 f808 	bl	801c658 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801b648:	8bfa      	ldrh	r2, [r7, #30]
 801b64a:	8a7b      	ldrh	r3, [r7, #18]
 801b64c:	4413      	add	r3, r2
 801b64e:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801b650:	69b8      	ldr	r0, [r7, #24]
 801b652:	f7f6 fad1 	bl	8011bf8 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801b656:	687b      	ldr	r3, [r7, #4]
 801b658:	685b      	ldr	r3, [r3, #4]
 801b65a:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801b65c:	e01f      	b.n	801b69e <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801b65e:	69bb      	ldr	r3, [r7, #24]
 801b660:	685b      	ldr	r3, [r3, #4]
 801b662:	617b      	str	r3, [r7, #20]
    pcur = p;
 801b664:	69bb      	ldr	r3, [r7, #24]
 801b666:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801b668:	697b      	ldr	r3, [r7, #20]
 801b66a:	681b      	ldr	r3, [r3, #0]
 801b66c:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801b66e:	68f8      	ldr	r0, [r7, #12]
 801b670:	f7f6 fb50 	bl	8011d14 <pbuf_clen>
 801b674:	4603      	mov	r3, r0
 801b676:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801b678:	8bfa      	ldrh	r2, [r7, #30]
 801b67a:	8a7b      	ldrh	r3, [r7, #18]
 801b67c:	4413      	add	r3, r2
 801b67e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801b682:	db05      	blt.n	801b690 <ip_reass_free_complete_datagram+0xe0>
 801b684:	4b15      	ldr	r3, [pc, #84]	; (801b6dc <ip_reass_free_complete_datagram+0x12c>)
 801b686:	22cc      	movs	r2, #204	; 0xcc
 801b688:	4918      	ldr	r1, [pc, #96]	; (801b6ec <ip_reass_free_complete_datagram+0x13c>)
 801b68a:	4816      	ldr	r0, [pc, #88]	; (801b6e4 <ip_reass_free_complete_datagram+0x134>)
 801b68c:	f000 ffe4 	bl	801c658 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801b690:	8bfa      	ldrh	r2, [r7, #30]
 801b692:	8a7b      	ldrh	r3, [r7, #18]
 801b694:	4413      	add	r3, r2
 801b696:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801b698:	68f8      	ldr	r0, [r7, #12]
 801b69a:	f7f6 faad 	bl	8011bf8 <pbuf_free>
  while (p != NULL) {
 801b69e:	69bb      	ldr	r3, [r7, #24]
 801b6a0:	2b00      	cmp	r3, #0
 801b6a2:	d1dc      	bne.n	801b65e <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801b6a4:	6839      	ldr	r1, [r7, #0]
 801b6a6:	6878      	ldr	r0, [r7, #4]
 801b6a8:	f000 f8c2 	bl	801b830 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801b6ac:	4b10      	ldr	r3, [pc, #64]	; (801b6f0 <ip_reass_free_complete_datagram+0x140>)
 801b6ae:	881b      	ldrh	r3, [r3, #0]
 801b6b0:	8bfa      	ldrh	r2, [r7, #30]
 801b6b2:	429a      	cmp	r2, r3
 801b6b4:	d905      	bls.n	801b6c2 <ip_reass_free_complete_datagram+0x112>
 801b6b6:	4b09      	ldr	r3, [pc, #36]	; (801b6dc <ip_reass_free_complete_datagram+0x12c>)
 801b6b8:	22d2      	movs	r2, #210	; 0xd2
 801b6ba:	490e      	ldr	r1, [pc, #56]	; (801b6f4 <ip_reass_free_complete_datagram+0x144>)
 801b6bc:	4809      	ldr	r0, [pc, #36]	; (801b6e4 <ip_reass_free_complete_datagram+0x134>)
 801b6be:	f000 ffcb 	bl	801c658 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801b6c2:	4b0b      	ldr	r3, [pc, #44]	; (801b6f0 <ip_reass_free_complete_datagram+0x140>)
 801b6c4:	881a      	ldrh	r2, [r3, #0]
 801b6c6:	8bfb      	ldrh	r3, [r7, #30]
 801b6c8:	1ad3      	subs	r3, r2, r3
 801b6ca:	b29a      	uxth	r2, r3
 801b6cc:	4b08      	ldr	r3, [pc, #32]	; (801b6f0 <ip_reass_free_complete_datagram+0x140>)
 801b6ce:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801b6d0:	8bfb      	ldrh	r3, [r7, #30]
}
 801b6d2:	4618      	mov	r0, r3
 801b6d4:	3720      	adds	r7, #32
 801b6d6:	46bd      	mov	sp, r7
 801b6d8:	bd80      	pop	{r7, pc}
 801b6da:	bf00      	nop
 801b6dc:	080204e0 	.word	0x080204e0
 801b6e0:	0802051c 	.word	0x0802051c
 801b6e4:	08020528 	.word	0x08020528
 801b6e8:	08020550 	.word	0x08020550
 801b6ec:	08020564 	.word	0x08020564
 801b6f0:	20008864 	.word	0x20008864
 801b6f4:	08020584 	.word	0x08020584

0801b6f8 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801b6f8:	b580      	push	{r7, lr}
 801b6fa:	b08a      	sub	sp, #40	; 0x28
 801b6fc:	af00      	add	r7, sp, #0
 801b6fe:	6078      	str	r0, [r7, #4]
 801b700:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801b702:	2300      	movs	r3, #0
 801b704:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801b706:	2300      	movs	r3, #0
 801b708:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801b70a:	2300      	movs	r3, #0
 801b70c:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801b70e:	2300      	movs	r3, #0
 801b710:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801b712:	2300      	movs	r3, #0
 801b714:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801b716:	4b28      	ldr	r3, [pc, #160]	; (801b7b8 <ip_reass_remove_oldest_datagram+0xc0>)
 801b718:	681b      	ldr	r3, [r3, #0]
 801b71a:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801b71c:	e030      	b.n	801b780 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801b71e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b720:	695a      	ldr	r2, [r3, #20]
 801b722:	687b      	ldr	r3, [r7, #4]
 801b724:	68db      	ldr	r3, [r3, #12]
 801b726:	429a      	cmp	r2, r3
 801b728:	d10c      	bne.n	801b744 <ip_reass_remove_oldest_datagram+0x4c>
 801b72a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b72c:	699a      	ldr	r2, [r3, #24]
 801b72e:	687b      	ldr	r3, [r7, #4]
 801b730:	691b      	ldr	r3, [r3, #16]
 801b732:	429a      	cmp	r2, r3
 801b734:	d106      	bne.n	801b744 <ip_reass_remove_oldest_datagram+0x4c>
 801b736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b738:	899a      	ldrh	r2, [r3, #12]
 801b73a:	687b      	ldr	r3, [r7, #4]
 801b73c:	889b      	ldrh	r3, [r3, #4]
 801b73e:	b29b      	uxth	r3, r3
 801b740:	429a      	cmp	r2, r3
 801b742:	d014      	beq.n	801b76e <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801b744:	693b      	ldr	r3, [r7, #16]
 801b746:	3301      	adds	r3, #1
 801b748:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801b74a:	6a3b      	ldr	r3, [r7, #32]
 801b74c:	2b00      	cmp	r3, #0
 801b74e:	d104      	bne.n	801b75a <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801b750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b752:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801b754:	69fb      	ldr	r3, [r7, #28]
 801b756:	61bb      	str	r3, [r7, #24]
 801b758:	e009      	b.n	801b76e <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801b75a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b75c:	7fda      	ldrb	r2, [r3, #31]
 801b75e:	6a3b      	ldr	r3, [r7, #32]
 801b760:	7fdb      	ldrb	r3, [r3, #31]
 801b762:	429a      	cmp	r2, r3
 801b764:	d803      	bhi.n	801b76e <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801b766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b768:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801b76a:	69fb      	ldr	r3, [r7, #28]
 801b76c:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801b76e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b770:	681b      	ldr	r3, [r3, #0]
 801b772:	2b00      	cmp	r3, #0
 801b774:	d001      	beq.n	801b77a <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801b776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b778:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801b77a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b77c:	681b      	ldr	r3, [r3, #0]
 801b77e:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801b780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b782:	2b00      	cmp	r3, #0
 801b784:	d1cb      	bne.n	801b71e <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801b786:	6a3b      	ldr	r3, [r7, #32]
 801b788:	2b00      	cmp	r3, #0
 801b78a:	d008      	beq.n	801b79e <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801b78c:	69b9      	ldr	r1, [r7, #24]
 801b78e:	6a38      	ldr	r0, [r7, #32]
 801b790:	f7ff ff0e 	bl	801b5b0 <ip_reass_free_complete_datagram>
 801b794:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801b796:	697a      	ldr	r2, [r7, #20]
 801b798:	68fb      	ldr	r3, [r7, #12]
 801b79a:	4413      	add	r3, r2
 801b79c:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801b79e:	697a      	ldr	r2, [r7, #20]
 801b7a0:	683b      	ldr	r3, [r7, #0]
 801b7a2:	429a      	cmp	r2, r3
 801b7a4:	da02      	bge.n	801b7ac <ip_reass_remove_oldest_datagram+0xb4>
 801b7a6:	693b      	ldr	r3, [r7, #16]
 801b7a8:	2b01      	cmp	r3, #1
 801b7aa:	dcac      	bgt.n	801b706 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801b7ac:	697b      	ldr	r3, [r7, #20]
}
 801b7ae:	4618      	mov	r0, r3
 801b7b0:	3728      	adds	r7, #40	; 0x28
 801b7b2:	46bd      	mov	sp, r7
 801b7b4:	bd80      	pop	{r7, pc}
 801b7b6:	bf00      	nop
 801b7b8:	20008860 	.word	0x20008860

0801b7bc <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801b7bc:	b580      	push	{r7, lr}
 801b7be:	b084      	sub	sp, #16
 801b7c0:	af00      	add	r7, sp, #0
 801b7c2:	6078      	str	r0, [r7, #4]
 801b7c4:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801b7c6:	2004      	movs	r0, #4
 801b7c8:	f7f5 fb18 	bl	8010dfc <memp_malloc>
 801b7cc:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801b7ce:	68fb      	ldr	r3, [r7, #12]
 801b7d0:	2b00      	cmp	r3, #0
 801b7d2:	d110      	bne.n	801b7f6 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801b7d4:	6839      	ldr	r1, [r7, #0]
 801b7d6:	6878      	ldr	r0, [r7, #4]
 801b7d8:	f7ff ff8e 	bl	801b6f8 <ip_reass_remove_oldest_datagram>
 801b7dc:	4602      	mov	r2, r0
 801b7de:	683b      	ldr	r3, [r7, #0]
 801b7e0:	4293      	cmp	r3, r2
 801b7e2:	dc03      	bgt.n	801b7ec <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801b7e4:	2004      	movs	r0, #4
 801b7e6:	f7f5 fb09 	bl	8010dfc <memp_malloc>
 801b7ea:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801b7ec:	68fb      	ldr	r3, [r7, #12]
 801b7ee:	2b00      	cmp	r3, #0
 801b7f0:	d101      	bne.n	801b7f6 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801b7f2:	2300      	movs	r3, #0
 801b7f4:	e016      	b.n	801b824 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801b7f6:	2220      	movs	r2, #32
 801b7f8:	2100      	movs	r1, #0
 801b7fa:	68f8      	ldr	r0, [r7, #12]
 801b7fc:	f000 ff23 	bl	801c646 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801b800:	68fb      	ldr	r3, [r7, #12]
 801b802:	220f      	movs	r2, #15
 801b804:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801b806:	4b09      	ldr	r3, [pc, #36]	; (801b82c <ip_reass_enqueue_new_datagram+0x70>)
 801b808:	681a      	ldr	r2, [r3, #0]
 801b80a:	68fb      	ldr	r3, [r7, #12]
 801b80c:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801b80e:	4a07      	ldr	r2, [pc, #28]	; (801b82c <ip_reass_enqueue_new_datagram+0x70>)
 801b810:	68fb      	ldr	r3, [r7, #12]
 801b812:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801b814:	68fb      	ldr	r3, [r7, #12]
 801b816:	3308      	adds	r3, #8
 801b818:	2214      	movs	r2, #20
 801b81a:	6879      	ldr	r1, [r7, #4]
 801b81c:	4618      	mov	r0, r3
 801b81e:	f000 feee 	bl	801c5fe <memcpy>
  return ipr;
 801b822:	68fb      	ldr	r3, [r7, #12]
}
 801b824:	4618      	mov	r0, r3
 801b826:	3710      	adds	r7, #16
 801b828:	46bd      	mov	sp, r7
 801b82a:	bd80      	pop	{r7, pc}
 801b82c:	20008860 	.word	0x20008860

0801b830 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801b830:	b580      	push	{r7, lr}
 801b832:	b082      	sub	sp, #8
 801b834:	af00      	add	r7, sp, #0
 801b836:	6078      	str	r0, [r7, #4]
 801b838:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801b83a:	4b10      	ldr	r3, [pc, #64]	; (801b87c <ip_reass_dequeue_datagram+0x4c>)
 801b83c:	681b      	ldr	r3, [r3, #0]
 801b83e:	687a      	ldr	r2, [r7, #4]
 801b840:	429a      	cmp	r2, r3
 801b842:	d104      	bne.n	801b84e <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801b844:	687b      	ldr	r3, [r7, #4]
 801b846:	681b      	ldr	r3, [r3, #0]
 801b848:	4a0c      	ldr	r2, [pc, #48]	; (801b87c <ip_reass_dequeue_datagram+0x4c>)
 801b84a:	6013      	str	r3, [r2, #0]
 801b84c:	e00d      	b.n	801b86a <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801b84e:	683b      	ldr	r3, [r7, #0]
 801b850:	2b00      	cmp	r3, #0
 801b852:	d106      	bne.n	801b862 <ip_reass_dequeue_datagram+0x32>
 801b854:	4b0a      	ldr	r3, [pc, #40]	; (801b880 <ip_reass_dequeue_datagram+0x50>)
 801b856:	f240 1245 	movw	r2, #325	; 0x145
 801b85a:	490a      	ldr	r1, [pc, #40]	; (801b884 <ip_reass_dequeue_datagram+0x54>)
 801b85c:	480a      	ldr	r0, [pc, #40]	; (801b888 <ip_reass_dequeue_datagram+0x58>)
 801b85e:	f000 fefb 	bl	801c658 <iprintf>
    prev->next = ipr->next;
 801b862:	687b      	ldr	r3, [r7, #4]
 801b864:	681a      	ldr	r2, [r3, #0]
 801b866:	683b      	ldr	r3, [r7, #0]
 801b868:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801b86a:	6879      	ldr	r1, [r7, #4]
 801b86c:	2004      	movs	r0, #4
 801b86e:	f7f5 fb17 	bl	8010ea0 <memp_free>
}
 801b872:	bf00      	nop
 801b874:	3708      	adds	r7, #8
 801b876:	46bd      	mov	sp, r7
 801b878:	bd80      	pop	{r7, pc}
 801b87a:	bf00      	nop
 801b87c:	20008860 	.word	0x20008860
 801b880:	080204e0 	.word	0x080204e0
 801b884:	080205a8 	.word	0x080205a8
 801b888:	08020528 	.word	0x08020528

0801b88c <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801b88c:	b580      	push	{r7, lr}
 801b88e:	b08c      	sub	sp, #48	; 0x30
 801b890:	af00      	add	r7, sp, #0
 801b892:	60f8      	str	r0, [r7, #12]
 801b894:	60b9      	str	r1, [r7, #8]
 801b896:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801b898:	2300      	movs	r3, #0
 801b89a:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801b89c:	2301      	movs	r3, #1
 801b89e:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801b8a0:	68bb      	ldr	r3, [r7, #8]
 801b8a2:	685b      	ldr	r3, [r3, #4]
 801b8a4:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801b8a6:	69fb      	ldr	r3, [r7, #28]
 801b8a8:	885b      	ldrh	r3, [r3, #2]
 801b8aa:	b29b      	uxth	r3, r3
 801b8ac:	4618      	mov	r0, r3
 801b8ae:	f7f4 fdef 	bl	8010490 <lwip_htons>
 801b8b2:	4603      	mov	r3, r0
 801b8b4:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801b8b6:	69fb      	ldr	r3, [r7, #28]
 801b8b8:	781b      	ldrb	r3, [r3, #0]
 801b8ba:	f003 030f 	and.w	r3, r3, #15
 801b8be:	b2db      	uxtb	r3, r3
 801b8c0:	009b      	lsls	r3, r3, #2
 801b8c2:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801b8c4:	7e7b      	ldrb	r3, [r7, #25]
 801b8c6:	b29b      	uxth	r3, r3
 801b8c8:	8b7a      	ldrh	r2, [r7, #26]
 801b8ca:	429a      	cmp	r2, r3
 801b8cc:	d202      	bcs.n	801b8d4 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801b8ce:	f04f 33ff 	mov.w	r3, #4294967295
 801b8d2:	e135      	b.n	801bb40 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801b8d4:	7e7b      	ldrb	r3, [r7, #25]
 801b8d6:	b29b      	uxth	r3, r3
 801b8d8:	8b7a      	ldrh	r2, [r7, #26]
 801b8da:	1ad3      	subs	r3, r2, r3
 801b8dc:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801b8de:	69fb      	ldr	r3, [r7, #28]
 801b8e0:	88db      	ldrh	r3, [r3, #6]
 801b8e2:	b29b      	uxth	r3, r3
 801b8e4:	4618      	mov	r0, r3
 801b8e6:	f7f4 fdd3 	bl	8010490 <lwip_htons>
 801b8ea:	4603      	mov	r3, r0
 801b8ec:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801b8f0:	b29b      	uxth	r3, r3
 801b8f2:	00db      	lsls	r3, r3, #3
 801b8f4:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801b8f6:	68bb      	ldr	r3, [r7, #8]
 801b8f8:	685b      	ldr	r3, [r3, #4]
 801b8fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 801b8fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b8fe:	2200      	movs	r2, #0
 801b900:	701a      	strb	r2, [r3, #0]
 801b902:	2200      	movs	r2, #0
 801b904:	705a      	strb	r2, [r3, #1]
 801b906:	2200      	movs	r2, #0
 801b908:	709a      	strb	r2, [r3, #2]
 801b90a:	2200      	movs	r2, #0
 801b90c:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801b90e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b910:	8afa      	ldrh	r2, [r7, #22]
 801b912:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801b914:	8afa      	ldrh	r2, [r7, #22]
 801b916:	8b7b      	ldrh	r3, [r7, #26]
 801b918:	4413      	add	r3, r2
 801b91a:	b29a      	uxth	r2, r3
 801b91c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b91e:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801b920:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b922:	88db      	ldrh	r3, [r3, #6]
 801b924:	b29b      	uxth	r3, r3
 801b926:	8afa      	ldrh	r2, [r7, #22]
 801b928:	429a      	cmp	r2, r3
 801b92a:	d902      	bls.n	801b932 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801b92c:	f04f 33ff 	mov.w	r3, #4294967295
 801b930:	e106      	b.n	801bb40 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801b932:	68fb      	ldr	r3, [r7, #12]
 801b934:	685b      	ldr	r3, [r3, #4]
 801b936:	627b      	str	r3, [r7, #36]	; 0x24
 801b938:	e068      	b.n	801ba0c <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801b93a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b93c:	685b      	ldr	r3, [r3, #4]
 801b93e:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801b940:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b942:	889b      	ldrh	r3, [r3, #4]
 801b944:	b29a      	uxth	r2, r3
 801b946:	693b      	ldr	r3, [r7, #16]
 801b948:	889b      	ldrh	r3, [r3, #4]
 801b94a:	b29b      	uxth	r3, r3
 801b94c:	429a      	cmp	r2, r3
 801b94e:	d235      	bcs.n	801b9bc <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801b950:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b952:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801b954:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801b956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b958:	2b00      	cmp	r3, #0
 801b95a:	d020      	beq.n	801b99e <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801b95c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b95e:	889b      	ldrh	r3, [r3, #4]
 801b960:	b29a      	uxth	r2, r3
 801b962:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b964:	88db      	ldrh	r3, [r3, #6]
 801b966:	b29b      	uxth	r3, r3
 801b968:	429a      	cmp	r2, r3
 801b96a:	d307      	bcc.n	801b97c <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801b96c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b96e:	88db      	ldrh	r3, [r3, #6]
 801b970:	b29a      	uxth	r2, r3
 801b972:	693b      	ldr	r3, [r7, #16]
 801b974:	889b      	ldrh	r3, [r3, #4]
 801b976:	b29b      	uxth	r3, r3
 801b978:	429a      	cmp	r2, r3
 801b97a:	d902      	bls.n	801b982 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801b97c:	f04f 33ff 	mov.w	r3, #4294967295
 801b980:	e0de      	b.n	801bb40 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801b982:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b984:	68ba      	ldr	r2, [r7, #8]
 801b986:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801b988:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b98a:	88db      	ldrh	r3, [r3, #6]
 801b98c:	b29a      	uxth	r2, r3
 801b98e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b990:	889b      	ldrh	r3, [r3, #4]
 801b992:	b29b      	uxth	r3, r3
 801b994:	429a      	cmp	r2, r3
 801b996:	d03d      	beq.n	801ba14 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801b998:	2300      	movs	r3, #0
 801b99a:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801b99c:	e03a      	b.n	801ba14 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801b99e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b9a0:	88db      	ldrh	r3, [r3, #6]
 801b9a2:	b29a      	uxth	r2, r3
 801b9a4:	693b      	ldr	r3, [r7, #16]
 801b9a6:	889b      	ldrh	r3, [r3, #4]
 801b9a8:	b29b      	uxth	r3, r3
 801b9aa:	429a      	cmp	r2, r3
 801b9ac:	d902      	bls.n	801b9b4 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801b9ae:	f04f 33ff 	mov.w	r3, #4294967295
 801b9b2:	e0c5      	b.n	801bb40 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801b9b4:	68fb      	ldr	r3, [r7, #12]
 801b9b6:	68ba      	ldr	r2, [r7, #8]
 801b9b8:	605a      	str	r2, [r3, #4]
      break;
 801b9ba:	e02b      	b.n	801ba14 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801b9bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b9be:	889b      	ldrh	r3, [r3, #4]
 801b9c0:	b29a      	uxth	r2, r3
 801b9c2:	693b      	ldr	r3, [r7, #16]
 801b9c4:	889b      	ldrh	r3, [r3, #4]
 801b9c6:	b29b      	uxth	r3, r3
 801b9c8:	429a      	cmp	r2, r3
 801b9ca:	d102      	bne.n	801b9d2 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801b9cc:	f04f 33ff 	mov.w	r3, #4294967295
 801b9d0:	e0b6      	b.n	801bb40 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801b9d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b9d4:	889b      	ldrh	r3, [r3, #4]
 801b9d6:	b29a      	uxth	r2, r3
 801b9d8:	693b      	ldr	r3, [r7, #16]
 801b9da:	88db      	ldrh	r3, [r3, #6]
 801b9dc:	b29b      	uxth	r3, r3
 801b9de:	429a      	cmp	r2, r3
 801b9e0:	d202      	bcs.n	801b9e8 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801b9e2:	f04f 33ff 	mov.w	r3, #4294967295
 801b9e6:	e0ab      	b.n	801bb40 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801b9e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b9ea:	2b00      	cmp	r3, #0
 801b9ec:	d009      	beq.n	801ba02 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801b9ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b9f0:	88db      	ldrh	r3, [r3, #6]
 801b9f2:	b29a      	uxth	r2, r3
 801b9f4:	693b      	ldr	r3, [r7, #16]
 801b9f6:	889b      	ldrh	r3, [r3, #4]
 801b9f8:	b29b      	uxth	r3, r3
 801b9fa:	429a      	cmp	r2, r3
 801b9fc:	d001      	beq.n	801ba02 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801b9fe:	2300      	movs	r3, #0
 801ba00:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801ba02:	693b      	ldr	r3, [r7, #16]
 801ba04:	681b      	ldr	r3, [r3, #0]
 801ba06:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 801ba08:	693b      	ldr	r3, [r7, #16]
 801ba0a:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 801ba0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ba0e:	2b00      	cmp	r3, #0
 801ba10:	d193      	bne.n	801b93a <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801ba12:	e000      	b.n	801ba16 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801ba14:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801ba16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ba18:	2b00      	cmp	r3, #0
 801ba1a:	d12d      	bne.n	801ba78 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801ba1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ba1e:	2b00      	cmp	r3, #0
 801ba20:	d01c      	beq.n	801ba5c <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801ba22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ba24:	88db      	ldrh	r3, [r3, #6]
 801ba26:	b29a      	uxth	r2, r3
 801ba28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ba2a:	889b      	ldrh	r3, [r3, #4]
 801ba2c:	b29b      	uxth	r3, r3
 801ba2e:	429a      	cmp	r2, r3
 801ba30:	d906      	bls.n	801ba40 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801ba32:	4b45      	ldr	r3, [pc, #276]	; (801bb48 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801ba34:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 801ba38:	4944      	ldr	r1, [pc, #272]	; (801bb4c <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801ba3a:	4845      	ldr	r0, [pc, #276]	; (801bb50 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801ba3c:	f000 fe0c 	bl	801c658 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801ba40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ba42:	68ba      	ldr	r2, [r7, #8]
 801ba44:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801ba46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ba48:	88db      	ldrh	r3, [r3, #6]
 801ba4a:	b29a      	uxth	r2, r3
 801ba4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ba4e:	889b      	ldrh	r3, [r3, #4]
 801ba50:	b29b      	uxth	r3, r3
 801ba52:	429a      	cmp	r2, r3
 801ba54:	d010      	beq.n	801ba78 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801ba56:	2300      	movs	r3, #0
 801ba58:	623b      	str	r3, [r7, #32]
 801ba5a:	e00d      	b.n	801ba78 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801ba5c:	68fb      	ldr	r3, [r7, #12]
 801ba5e:	685b      	ldr	r3, [r3, #4]
 801ba60:	2b00      	cmp	r3, #0
 801ba62:	d006      	beq.n	801ba72 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801ba64:	4b38      	ldr	r3, [pc, #224]	; (801bb48 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801ba66:	f240 12bf 	movw	r2, #447	; 0x1bf
 801ba6a:	493a      	ldr	r1, [pc, #232]	; (801bb54 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801ba6c:	4838      	ldr	r0, [pc, #224]	; (801bb50 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801ba6e:	f000 fdf3 	bl	801c658 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801ba72:	68fb      	ldr	r3, [r7, #12]
 801ba74:	68ba      	ldr	r2, [r7, #8]
 801ba76:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801ba78:	687b      	ldr	r3, [r7, #4]
 801ba7a:	2b00      	cmp	r3, #0
 801ba7c:	d105      	bne.n	801ba8a <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801ba7e:	68fb      	ldr	r3, [r7, #12]
 801ba80:	7f9b      	ldrb	r3, [r3, #30]
 801ba82:	f003 0301 	and.w	r3, r3, #1
 801ba86:	2b00      	cmp	r3, #0
 801ba88:	d059      	beq.n	801bb3e <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801ba8a:	6a3b      	ldr	r3, [r7, #32]
 801ba8c:	2b00      	cmp	r3, #0
 801ba8e:	d04f      	beq.n	801bb30 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801ba90:	68fb      	ldr	r3, [r7, #12]
 801ba92:	685b      	ldr	r3, [r3, #4]
 801ba94:	2b00      	cmp	r3, #0
 801ba96:	d006      	beq.n	801baa6 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801ba98:	68fb      	ldr	r3, [r7, #12]
 801ba9a:	685b      	ldr	r3, [r3, #4]
 801ba9c:	685b      	ldr	r3, [r3, #4]
 801ba9e:	889b      	ldrh	r3, [r3, #4]
 801baa0:	b29b      	uxth	r3, r3
 801baa2:	2b00      	cmp	r3, #0
 801baa4:	d002      	beq.n	801baac <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801baa6:	2300      	movs	r3, #0
 801baa8:	623b      	str	r3, [r7, #32]
 801baaa:	e041      	b.n	801bb30 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801baac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801baae:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 801bab0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801bab2:	681b      	ldr	r3, [r3, #0]
 801bab4:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801bab6:	e012      	b.n	801bade <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801bab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801baba:	685b      	ldr	r3, [r3, #4]
 801babc:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 801babe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bac0:	88db      	ldrh	r3, [r3, #6]
 801bac2:	b29a      	uxth	r2, r3
 801bac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801bac6:	889b      	ldrh	r3, [r3, #4]
 801bac8:	b29b      	uxth	r3, r3
 801baca:	429a      	cmp	r2, r3
 801bacc:	d002      	beq.n	801bad4 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801bace:	2300      	movs	r3, #0
 801bad0:	623b      	str	r3, [r7, #32]
            break;
 801bad2:	e007      	b.n	801bae4 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801bad4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801bad6:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 801bad8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801bada:	681b      	ldr	r3, [r3, #0]
 801badc:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801bade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bae0:	2b00      	cmp	r3, #0
 801bae2:	d1e9      	bne.n	801bab8 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801bae4:	6a3b      	ldr	r3, [r7, #32]
 801bae6:	2b00      	cmp	r3, #0
 801bae8:	d022      	beq.n	801bb30 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801baea:	68fb      	ldr	r3, [r7, #12]
 801baec:	685b      	ldr	r3, [r3, #4]
 801baee:	2b00      	cmp	r3, #0
 801baf0:	d106      	bne.n	801bb00 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801baf2:	4b15      	ldr	r3, [pc, #84]	; (801bb48 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801baf4:	f240 12df 	movw	r2, #479	; 0x1df
 801baf8:	4917      	ldr	r1, [pc, #92]	; (801bb58 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801bafa:	4815      	ldr	r0, [pc, #84]	; (801bb50 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801bafc:	f000 fdac 	bl	801c658 <iprintf>
          LWIP_ASSERT("sanity check",
 801bb00:	68fb      	ldr	r3, [r7, #12]
 801bb02:	685b      	ldr	r3, [r3, #4]
 801bb04:	685b      	ldr	r3, [r3, #4]
 801bb06:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801bb08:	429a      	cmp	r2, r3
 801bb0a:	d106      	bne.n	801bb1a <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801bb0c:	4b0e      	ldr	r3, [pc, #56]	; (801bb48 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801bb0e:	f240 12e1 	movw	r2, #481	; 0x1e1
 801bb12:	4911      	ldr	r1, [pc, #68]	; (801bb58 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801bb14:	480e      	ldr	r0, [pc, #56]	; (801bb50 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801bb16:	f000 fd9f 	bl	801c658 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801bb1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801bb1c:	681b      	ldr	r3, [r3, #0]
 801bb1e:	2b00      	cmp	r3, #0
 801bb20:	d006      	beq.n	801bb30 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801bb22:	4b09      	ldr	r3, [pc, #36]	; (801bb48 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801bb24:	f240 12e3 	movw	r2, #483	; 0x1e3
 801bb28:	490c      	ldr	r1, [pc, #48]	; (801bb5c <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801bb2a:	4809      	ldr	r0, [pc, #36]	; (801bb50 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801bb2c:	f000 fd94 	bl	801c658 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801bb30:	6a3b      	ldr	r3, [r7, #32]
 801bb32:	2b00      	cmp	r3, #0
 801bb34:	bf14      	ite	ne
 801bb36:	2301      	movne	r3, #1
 801bb38:	2300      	moveq	r3, #0
 801bb3a:	b2db      	uxtb	r3, r3
 801bb3c:	e000      	b.n	801bb40 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801bb3e:	2300      	movs	r3, #0
}
 801bb40:	4618      	mov	r0, r3
 801bb42:	3730      	adds	r7, #48	; 0x30
 801bb44:	46bd      	mov	sp, r7
 801bb46:	bd80      	pop	{r7, pc}
 801bb48:	080204e0 	.word	0x080204e0
 801bb4c:	080205c4 	.word	0x080205c4
 801bb50:	08020528 	.word	0x08020528
 801bb54:	080205e4 	.word	0x080205e4
 801bb58:	0802061c 	.word	0x0802061c
 801bb5c:	0802062c 	.word	0x0802062c

0801bb60 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801bb60:	b580      	push	{r7, lr}
 801bb62:	b08e      	sub	sp, #56	; 0x38
 801bb64:	af00      	add	r7, sp, #0
 801bb66:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801bb68:	687b      	ldr	r3, [r7, #4]
 801bb6a:	685b      	ldr	r3, [r3, #4]
 801bb6c:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801bb6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bb70:	781b      	ldrb	r3, [r3, #0]
 801bb72:	f003 030f 	and.w	r3, r3, #15
 801bb76:	b2db      	uxtb	r3, r3
 801bb78:	009b      	lsls	r3, r3, #2
 801bb7a:	b2db      	uxtb	r3, r3
 801bb7c:	2b14      	cmp	r3, #20
 801bb7e:	f040 8167 	bne.w	801be50 <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801bb82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bb84:	88db      	ldrh	r3, [r3, #6]
 801bb86:	b29b      	uxth	r3, r3
 801bb88:	4618      	mov	r0, r3
 801bb8a:	f7f4 fc81 	bl	8010490 <lwip_htons>
 801bb8e:	4603      	mov	r3, r0
 801bb90:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801bb94:	b29b      	uxth	r3, r3
 801bb96:	00db      	lsls	r3, r3, #3
 801bb98:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801bb9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bb9c:	885b      	ldrh	r3, [r3, #2]
 801bb9e:	b29b      	uxth	r3, r3
 801bba0:	4618      	mov	r0, r3
 801bba2:	f7f4 fc75 	bl	8010490 <lwip_htons>
 801bba6:	4603      	mov	r3, r0
 801bba8:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801bbaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bbac:	781b      	ldrb	r3, [r3, #0]
 801bbae:	f003 030f 	and.w	r3, r3, #15
 801bbb2:	b2db      	uxtb	r3, r3
 801bbb4:	009b      	lsls	r3, r3, #2
 801bbb6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 801bbba:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801bbbe:	b29b      	uxth	r3, r3
 801bbc0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801bbc2:	429a      	cmp	r2, r3
 801bbc4:	f0c0 8146 	bcc.w	801be54 <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801bbc8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801bbcc:	b29b      	uxth	r3, r3
 801bbce:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801bbd0:	1ad3      	subs	r3, r2, r3
 801bbd2:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801bbd4:	6878      	ldr	r0, [r7, #4]
 801bbd6:	f7f6 f89d 	bl	8011d14 <pbuf_clen>
 801bbda:	4603      	mov	r3, r0
 801bbdc:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801bbde:	4ba3      	ldr	r3, [pc, #652]	; (801be6c <ip4_reass+0x30c>)
 801bbe0:	881b      	ldrh	r3, [r3, #0]
 801bbe2:	461a      	mov	r2, r3
 801bbe4:	8c3b      	ldrh	r3, [r7, #32]
 801bbe6:	4413      	add	r3, r2
 801bbe8:	2b0a      	cmp	r3, #10
 801bbea:	dd10      	ble.n	801bc0e <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801bbec:	8c3b      	ldrh	r3, [r7, #32]
 801bbee:	4619      	mov	r1, r3
 801bbf0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801bbf2:	f7ff fd81 	bl	801b6f8 <ip_reass_remove_oldest_datagram>
 801bbf6:	4603      	mov	r3, r0
 801bbf8:	2b00      	cmp	r3, #0
 801bbfa:	f000 812d 	beq.w	801be58 <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801bbfe:	4b9b      	ldr	r3, [pc, #620]	; (801be6c <ip4_reass+0x30c>)
 801bc00:	881b      	ldrh	r3, [r3, #0]
 801bc02:	461a      	mov	r2, r3
 801bc04:	8c3b      	ldrh	r3, [r7, #32]
 801bc06:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801bc08:	2b0a      	cmp	r3, #10
 801bc0a:	f300 8125 	bgt.w	801be58 <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801bc0e:	4b98      	ldr	r3, [pc, #608]	; (801be70 <ip4_reass+0x310>)
 801bc10:	681b      	ldr	r3, [r3, #0]
 801bc12:	633b      	str	r3, [r7, #48]	; 0x30
 801bc14:	e015      	b.n	801bc42 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801bc16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bc18:	695a      	ldr	r2, [r3, #20]
 801bc1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bc1c:	68db      	ldr	r3, [r3, #12]
 801bc1e:	429a      	cmp	r2, r3
 801bc20:	d10c      	bne.n	801bc3c <ip4_reass+0xdc>
 801bc22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bc24:	699a      	ldr	r2, [r3, #24]
 801bc26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bc28:	691b      	ldr	r3, [r3, #16]
 801bc2a:	429a      	cmp	r2, r3
 801bc2c:	d106      	bne.n	801bc3c <ip4_reass+0xdc>
 801bc2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bc30:	899a      	ldrh	r2, [r3, #12]
 801bc32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bc34:	889b      	ldrh	r3, [r3, #4]
 801bc36:	b29b      	uxth	r3, r3
 801bc38:	429a      	cmp	r2, r3
 801bc3a:	d006      	beq.n	801bc4a <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801bc3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bc3e:	681b      	ldr	r3, [r3, #0]
 801bc40:	633b      	str	r3, [r7, #48]	; 0x30
 801bc42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bc44:	2b00      	cmp	r3, #0
 801bc46:	d1e6      	bne.n	801bc16 <ip4_reass+0xb6>
 801bc48:	e000      	b.n	801bc4c <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801bc4a:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801bc4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bc4e:	2b00      	cmp	r3, #0
 801bc50:	d109      	bne.n	801bc66 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801bc52:	8c3b      	ldrh	r3, [r7, #32]
 801bc54:	4619      	mov	r1, r3
 801bc56:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801bc58:	f7ff fdb0 	bl	801b7bc <ip_reass_enqueue_new_datagram>
 801bc5c:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801bc5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bc60:	2b00      	cmp	r3, #0
 801bc62:	d11c      	bne.n	801bc9e <ip4_reass+0x13e>
      goto nullreturn;
 801bc64:	e0f9      	b.n	801be5a <ip4_reass+0x2fa>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801bc66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bc68:	88db      	ldrh	r3, [r3, #6]
 801bc6a:	b29b      	uxth	r3, r3
 801bc6c:	4618      	mov	r0, r3
 801bc6e:	f7f4 fc0f 	bl	8010490 <lwip_htons>
 801bc72:	4603      	mov	r3, r0
 801bc74:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801bc78:	2b00      	cmp	r3, #0
 801bc7a:	d110      	bne.n	801bc9e <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801bc7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bc7e:	89db      	ldrh	r3, [r3, #14]
 801bc80:	4618      	mov	r0, r3
 801bc82:	f7f4 fc05 	bl	8010490 <lwip_htons>
 801bc86:	4603      	mov	r3, r0
 801bc88:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801bc8c:	2b00      	cmp	r3, #0
 801bc8e:	d006      	beq.n	801bc9e <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801bc90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bc92:	3308      	adds	r3, #8
 801bc94:	2214      	movs	r2, #20
 801bc96:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801bc98:	4618      	mov	r0, r3
 801bc9a:	f000 fcb0 	bl	801c5fe <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801bc9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bca0:	88db      	ldrh	r3, [r3, #6]
 801bca2:	b29b      	uxth	r3, r3
 801bca4:	f003 0320 	and.w	r3, r3, #32
 801bca8:	2b00      	cmp	r3, #0
 801bcaa:	bf0c      	ite	eq
 801bcac:	2301      	moveq	r3, #1
 801bcae:	2300      	movne	r3, #0
 801bcb0:	b2db      	uxtb	r3, r3
 801bcb2:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801bcb4:	69fb      	ldr	r3, [r7, #28]
 801bcb6:	2b00      	cmp	r3, #0
 801bcb8:	d00e      	beq.n	801bcd8 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801bcba:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801bcbc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801bcbe:	4413      	add	r3, r2
 801bcc0:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801bcc2:	8b7a      	ldrh	r2, [r7, #26]
 801bcc4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801bcc6:	429a      	cmp	r2, r3
 801bcc8:	f0c0 80a0 	bcc.w	801be0c <ip4_reass+0x2ac>
 801bccc:	8b7b      	ldrh	r3, [r7, #26]
 801bcce:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 801bcd2:	4293      	cmp	r3, r2
 801bcd4:	f200 809a 	bhi.w	801be0c <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801bcd8:	69fa      	ldr	r2, [r7, #28]
 801bcda:	6879      	ldr	r1, [r7, #4]
 801bcdc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801bcde:	f7ff fdd5 	bl	801b88c <ip_reass_chain_frag_into_datagram_and_validate>
 801bce2:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801bce4:	697b      	ldr	r3, [r7, #20]
 801bce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 801bcea:	f000 8091 	beq.w	801be10 <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801bcee:	4b5f      	ldr	r3, [pc, #380]	; (801be6c <ip4_reass+0x30c>)
 801bcf0:	881a      	ldrh	r2, [r3, #0]
 801bcf2:	8c3b      	ldrh	r3, [r7, #32]
 801bcf4:	4413      	add	r3, r2
 801bcf6:	b29a      	uxth	r2, r3
 801bcf8:	4b5c      	ldr	r3, [pc, #368]	; (801be6c <ip4_reass+0x30c>)
 801bcfa:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801bcfc:	69fb      	ldr	r3, [r7, #28]
 801bcfe:	2b00      	cmp	r3, #0
 801bd00:	d00d      	beq.n	801bd1e <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801bd02:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801bd04:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801bd06:	4413      	add	r3, r2
 801bd08:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801bd0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bd0c:	8a7a      	ldrh	r2, [r7, #18]
 801bd0e:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801bd10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bd12:	7f9b      	ldrb	r3, [r3, #30]
 801bd14:	f043 0301 	orr.w	r3, r3, #1
 801bd18:	b2da      	uxtb	r2, r3
 801bd1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bd1c:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801bd1e:	697b      	ldr	r3, [r7, #20]
 801bd20:	2b01      	cmp	r3, #1
 801bd22:	d171      	bne.n	801be08 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801bd24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bd26:	8b9b      	ldrh	r3, [r3, #28]
 801bd28:	3314      	adds	r3, #20
 801bd2a:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801bd2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bd2e:	685b      	ldr	r3, [r3, #4]
 801bd30:	685b      	ldr	r3, [r3, #4]
 801bd32:	681b      	ldr	r3, [r3, #0]
 801bd34:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801bd36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bd38:	685b      	ldr	r3, [r3, #4]
 801bd3a:	685b      	ldr	r3, [r3, #4]
 801bd3c:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801bd3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bd40:	3308      	adds	r3, #8
 801bd42:	2214      	movs	r2, #20
 801bd44:	4619      	mov	r1, r3
 801bd46:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801bd48:	f000 fc59 	bl	801c5fe <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801bd4c:	8a3b      	ldrh	r3, [r7, #16]
 801bd4e:	4618      	mov	r0, r3
 801bd50:	f7f4 fb9e 	bl	8010490 <lwip_htons>
 801bd54:	4603      	mov	r3, r0
 801bd56:	461a      	mov	r2, r3
 801bd58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bd5a:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801bd5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bd5e:	2200      	movs	r2, #0
 801bd60:	719a      	strb	r2, [r3, #6]
 801bd62:	2200      	movs	r2, #0
 801bd64:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801bd66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bd68:	2200      	movs	r2, #0
 801bd6a:	729a      	strb	r2, [r3, #10]
 801bd6c:	2200      	movs	r2, #0
 801bd6e:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801bd70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bd72:	685b      	ldr	r3, [r3, #4]
 801bd74:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801bd76:	e00d      	b.n	801bd94 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801bd78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801bd7a:	685b      	ldr	r3, [r3, #4]
 801bd7c:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801bd7e:	2114      	movs	r1, #20
 801bd80:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801bd82:	f7f5 feb3 	bl	8011aec <pbuf_remove_header>
      pbuf_cat(p, r);
 801bd86:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801bd88:	6878      	ldr	r0, [r7, #4]
 801bd8a:	f7f6 f803 	bl	8011d94 <pbuf_cat>
      r = iprh->next_pbuf;
 801bd8e:	68fb      	ldr	r3, [r7, #12]
 801bd90:	681b      	ldr	r3, [r3, #0]
 801bd92:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 801bd94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801bd96:	2b00      	cmp	r3, #0
 801bd98:	d1ee      	bne.n	801bd78 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801bd9a:	4b35      	ldr	r3, [pc, #212]	; (801be70 <ip4_reass+0x310>)
 801bd9c:	681b      	ldr	r3, [r3, #0]
 801bd9e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801bda0:	429a      	cmp	r2, r3
 801bda2:	d102      	bne.n	801bdaa <ip4_reass+0x24a>
      ipr_prev = NULL;
 801bda4:	2300      	movs	r3, #0
 801bda6:	62fb      	str	r3, [r7, #44]	; 0x2c
 801bda8:	e010      	b.n	801bdcc <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801bdaa:	4b31      	ldr	r3, [pc, #196]	; (801be70 <ip4_reass+0x310>)
 801bdac:	681b      	ldr	r3, [r3, #0]
 801bdae:	62fb      	str	r3, [r7, #44]	; 0x2c
 801bdb0:	e007      	b.n	801bdc2 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801bdb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801bdb4:	681b      	ldr	r3, [r3, #0]
 801bdb6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801bdb8:	429a      	cmp	r2, r3
 801bdba:	d006      	beq.n	801bdca <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801bdbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801bdbe:	681b      	ldr	r3, [r3, #0]
 801bdc0:	62fb      	str	r3, [r7, #44]	; 0x2c
 801bdc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801bdc4:	2b00      	cmp	r3, #0
 801bdc6:	d1f4      	bne.n	801bdb2 <ip4_reass+0x252>
 801bdc8:	e000      	b.n	801bdcc <ip4_reass+0x26c>
          break;
 801bdca:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801bdcc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801bdce:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801bdd0:	f7ff fd2e 	bl	801b830 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801bdd4:	6878      	ldr	r0, [r7, #4]
 801bdd6:	f7f5 ff9d 	bl	8011d14 <pbuf_clen>
 801bdda:	4603      	mov	r3, r0
 801bddc:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801bdde:	4b23      	ldr	r3, [pc, #140]	; (801be6c <ip4_reass+0x30c>)
 801bde0:	881b      	ldrh	r3, [r3, #0]
 801bde2:	8c3a      	ldrh	r2, [r7, #32]
 801bde4:	429a      	cmp	r2, r3
 801bde6:	d906      	bls.n	801bdf6 <ip4_reass+0x296>
 801bde8:	4b22      	ldr	r3, [pc, #136]	; (801be74 <ip4_reass+0x314>)
 801bdea:	f240 229b 	movw	r2, #667	; 0x29b
 801bdee:	4922      	ldr	r1, [pc, #136]	; (801be78 <ip4_reass+0x318>)
 801bdf0:	4822      	ldr	r0, [pc, #136]	; (801be7c <ip4_reass+0x31c>)
 801bdf2:	f000 fc31 	bl	801c658 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801bdf6:	4b1d      	ldr	r3, [pc, #116]	; (801be6c <ip4_reass+0x30c>)
 801bdf8:	881a      	ldrh	r2, [r3, #0]
 801bdfa:	8c3b      	ldrh	r3, [r7, #32]
 801bdfc:	1ad3      	subs	r3, r2, r3
 801bdfe:	b29a      	uxth	r2, r3
 801be00:	4b1a      	ldr	r3, [pc, #104]	; (801be6c <ip4_reass+0x30c>)
 801be02:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801be04:	687b      	ldr	r3, [r7, #4]
 801be06:	e02c      	b.n	801be62 <ip4_reass+0x302>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801be08:	2300      	movs	r3, #0
 801be0a:	e02a      	b.n	801be62 <ip4_reass+0x302>

nullreturn_ipr:
 801be0c:	bf00      	nop
 801be0e:	e000      	b.n	801be12 <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 801be10:	bf00      	nop
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801be12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801be14:	2b00      	cmp	r3, #0
 801be16:	d106      	bne.n	801be26 <ip4_reass+0x2c6>
 801be18:	4b16      	ldr	r3, [pc, #88]	; (801be74 <ip4_reass+0x314>)
 801be1a:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 801be1e:	4918      	ldr	r1, [pc, #96]	; (801be80 <ip4_reass+0x320>)
 801be20:	4816      	ldr	r0, [pc, #88]	; (801be7c <ip4_reass+0x31c>)
 801be22:	f000 fc19 	bl	801c658 <iprintf>
  if (ipr->p == NULL) {
 801be26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801be28:	685b      	ldr	r3, [r3, #4]
 801be2a:	2b00      	cmp	r3, #0
 801be2c:	d114      	bne.n	801be58 <ip4_reass+0x2f8>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801be2e:	4b10      	ldr	r3, [pc, #64]	; (801be70 <ip4_reass+0x310>)
 801be30:	681b      	ldr	r3, [r3, #0]
 801be32:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801be34:	429a      	cmp	r2, r3
 801be36:	d006      	beq.n	801be46 <ip4_reass+0x2e6>
 801be38:	4b0e      	ldr	r3, [pc, #56]	; (801be74 <ip4_reass+0x314>)
 801be3a:	f240 22ab 	movw	r2, #683	; 0x2ab
 801be3e:	4911      	ldr	r1, [pc, #68]	; (801be84 <ip4_reass+0x324>)
 801be40:	480e      	ldr	r0, [pc, #56]	; (801be7c <ip4_reass+0x31c>)
 801be42:	f000 fc09 	bl	801c658 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801be46:	2100      	movs	r1, #0
 801be48:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801be4a:	f7ff fcf1 	bl	801b830 <ip_reass_dequeue_datagram>
 801be4e:	e004      	b.n	801be5a <ip4_reass+0x2fa>
    goto nullreturn;
 801be50:	bf00      	nop
 801be52:	e002      	b.n	801be5a <ip4_reass+0x2fa>
    goto nullreturn;
 801be54:	bf00      	nop
 801be56:	e000      	b.n	801be5a <ip4_reass+0x2fa>
  }

nullreturn:
 801be58:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801be5a:	6878      	ldr	r0, [r7, #4]
 801be5c:	f7f5 fecc 	bl	8011bf8 <pbuf_free>
  return NULL;
 801be60:	2300      	movs	r3, #0
}
 801be62:	4618      	mov	r0, r3
 801be64:	3738      	adds	r7, #56	; 0x38
 801be66:	46bd      	mov	sp, r7
 801be68:	bd80      	pop	{r7, pc}
 801be6a:	bf00      	nop
 801be6c:	20008864 	.word	0x20008864
 801be70:	20008860 	.word	0x20008860
 801be74:	080204e0 	.word	0x080204e0
 801be78:	08020650 	.word	0x08020650
 801be7c:	08020528 	.word	0x08020528
 801be80:	0802066c 	.word	0x0802066c
 801be84:	08020678 	.word	0x08020678

0801be88 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801be88:	b580      	push	{r7, lr}
 801be8a:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801be8c:	2005      	movs	r0, #5
 801be8e:	f7f4 ffb5 	bl	8010dfc <memp_malloc>
 801be92:	4603      	mov	r3, r0
}
 801be94:	4618      	mov	r0, r3
 801be96:	bd80      	pop	{r7, pc}

0801be98 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801be98:	b580      	push	{r7, lr}
 801be9a:	b082      	sub	sp, #8
 801be9c:	af00      	add	r7, sp, #0
 801be9e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801bea0:	687b      	ldr	r3, [r7, #4]
 801bea2:	2b00      	cmp	r3, #0
 801bea4:	d106      	bne.n	801beb4 <ip_frag_free_pbuf_custom_ref+0x1c>
 801bea6:	4b07      	ldr	r3, [pc, #28]	; (801bec4 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801bea8:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 801beac:	4906      	ldr	r1, [pc, #24]	; (801bec8 <ip_frag_free_pbuf_custom_ref+0x30>)
 801beae:	4807      	ldr	r0, [pc, #28]	; (801becc <ip_frag_free_pbuf_custom_ref+0x34>)
 801beb0:	f000 fbd2 	bl	801c658 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801beb4:	6879      	ldr	r1, [r7, #4]
 801beb6:	2005      	movs	r0, #5
 801beb8:	f7f4 fff2 	bl	8010ea0 <memp_free>
}
 801bebc:	bf00      	nop
 801bebe:	3708      	adds	r7, #8
 801bec0:	46bd      	mov	sp, r7
 801bec2:	bd80      	pop	{r7, pc}
 801bec4:	080204e0 	.word	0x080204e0
 801bec8:	08020698 	.word	0x08020698
 801becc:	08020528 	.word	0x08020528

0801bed0 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801bed0:	b580      	push	{r7, lr}
 801bed2:	b084      	sub	sp, #16
 801bed4:	af00      	add	r7, sp, #0
 801bed6:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801bed8:	687b      	ldr	r3, [r7, #4]
 801beda:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801bedc:	68fb      	ldr	r3, [r7, #12]
 801bede:	2b00      	cmp	r3, #0
 801bee0:	d106      	bne.n	801bef0 <ipfrag_free_pbuf_custom+0x20>
 801bee2:	4b11      	ldr	r3, [pc, #68]	; (801bf28 <ipfrag_free_pbuf_custom+0x58>)
 801bee4:	f240 22ce 	movw	r2, #718	; 0x2ce
 801bee8:	4910      	ldr	r1, [pc, #64]	; (801bf2c <ipfrag_free_pbuf_custom+0x5c>)
 801beea:	4811      	ldr	r0, [pc, #68]	; (801bf30 <ipfrag_free_pbuf_custom+0x60>)
 801beec:	f000 fbb4 	bl	801c658 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801bef0:	68fa      	ldr	r2, [r7, #12]
 801bef2:	687b      	ldr	r3, [r7, #4]
 801bef4:	429a      	cmp	r2, r3
 801bef6:	d006      	beq.n	801bf06 <ipfrag_free_pbuf_custom+0x36>
 801bef8:	4b0b      	ldr	r3, [pc, #44]	; (801bf28 <ipfrag_free_pbuf_custom+0x58>)
 801befa:	f240 22cf 	movw	r2, #719	; 0x2cf
 801befe:	490d      	ldr	r1, [pc, #52]	; (801bf34 <ipfrag_free_pbuf_custom+0x64>)
 801bf00:	480b      	ldr	r0, [pc, #44]	; (801bf30 <ipfrag_free_pbuf_custom+0x60>)
 801bf02:	f000 fba9 	bl	801c658 <iprintf>
  if (pcr->original != NULL) {
 801bf06:	68fb      	ldr	r3, [r7, #12]
 801bf08:	695b      	ldr	r3, [r3, #20]
 801bf0a:	2b00      	cmp	r3, #0
 801bf0c:	d004      	beq.n	801bf18 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801bf0e:	68fb      	ldr	r3, [r7, #12]
 801bf10:	695b      	ldr	r3, [r3, #20]
 801bf12:	4618      	mov	r0, r3
 801bf14:	f7f5 fe70 	bl	8011bf8 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801bf18:	68f8      	ldr	r0, [r7, #12]
 801bf1a:	f7ff ffbd 	bl	801be98 <ip_frag_free_pbuf_custom_ref>
}
 801bf1e:	bf00      	nop
 801bf20:	3710      	adds	r7, #16
 801bf22:	46bd      	mov	sp, r7
 801bf24:	bd80      	pop	{r7, pc}
 801bf26:	bf00      	nop
 801bf28:	080204e0 	.word	0x080204e0
 801bf2c:	080206a4 	.word	0x080206a4
 801bf30:	08020528 	.word	0x08020528
 801bf34:	080206b0 	.word	0x080206b0

0801bf38 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801bf38:	b580      	push	{r7, lr}
 801bf3a:	b094      	sub	sp, #80	; 0x50
 801bf3c:	af02      	add	r7, sp, #8
 801bf3e:	60f8      	str	r0, [r7, #12]
 801bf40:	60b9      	str	r1, [r7, #8]
 801bf42:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801bf44:	2300      	movs	r3, #0
 801bf46:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801bf4a:	68bb      	ldr	r3, [r7, #8]
 801bf4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801bf4e:	3b14      	subs	r3, #20
 801bf50:	2b00      	cmp	r3, #0
 801bf52:	da00      	bge.n	801bf56 <ip4_frag+0x1e>
 801bf54:	3307      	adds	r3, #7
 801bf56:	10db      	asrs	r3, r3, #3
 801bf58:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801bf5a:	2314      	movs	r3, #20
 801bf5c:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801bf5e:	68fb      	ldr	r3, [r7, #12]
 801bf60:	685b      	ldr	r3, [r3, #4]
 801bf62:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 801bf64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801bf66:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801bf68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bf6a:	781b      	ldrb	r3, [r3, #0]
 801bf6c:	f003 030f 	and.w	r3, r3, #15
 801bf70:	b2db      	uxtb	r3, r3
 801bf72:	009b      	lsls	r3, r3, #2
 801bf74:	b2db      	uxtb	r3, r3
 801bf76:	2b14      	cmp	r3, #20
 801bf78:	d002      	beq.n	801bf80 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801bf7a:	f06f 0305 	mvn.w	r3, #5
 801bf7e:	e10f      	b.n	801c1a0 <ip4_frag+0x268>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801bf80:	68fb      	ldr	r3, [r7, #12]
 801bf82:	895b      	ldrh	r3, [r3, #10]
 801bf84:	2b13      	cmp	r3, #19
 801bf86:	d809      	bhi.n	801bf9c <ip4_frag+0x64>
 801bf88:	4b87      	ldr	r3, [pc, #540]	; (801c1a8 <ip4_frag+0x270>)
 801bf8a:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 801bf8e:	4987      	ldr	r1, [pc, #540]	; (801c1ac <ip4_frag+0x274>)
 801bf90:	4887      	ldr	r0, [pc, #540]	; (801c1b0 <ip4_frag+0x278>)
 801bf92:	f000 fb61 	bl	801c658 <iprintf>
 801bf96:	f06f 0305 	mvn.w	r3, #5
 801bf9a:	e101      	b.n	801c1a0 <ip4_frag+0x268>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801bf9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bf9e:	88db      	ldrh	r3, [r3, #6]
 801bfa0:	b29b      	uxth	r3, r3
 801bfa2:	4618      	mov	r0, r3
 801bfa4:	f7f4 fa74 	bl	8010490 <lwip_htons>
 801bfa8:	4603      	mov	r3, r0
 801bfaa:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 801bfac:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801bfae:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801bfb2:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801bfb6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801bfb8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801bfbc:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801bfbe:	68fb      	ldr	r3, [r7, #12]
 801bfc0:	891b      	ldrh	r3, [r3, #8]
 801bfc2:	3b14      	subs	r3, #20
 801bfc4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 801bfc8:	e0e0      	b.n	801c18c <ip4_frag+0x254>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801bfca:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801bfcc:	00db      	lsls	r3, r3, #3
 801bfce:	b29b      	uxth	r3, r3
 801bfd0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801bfd4:	4293      	cmp	r3, r2
 801bfd6:	bf28      	it	cs
 801bfd8:	4613      	movcs	r3, r2
 801bfda:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801bfdc:	f44f 7220 	mov.w	r2, #640	; 0x280
 801bfe0:	2114      	movs	r1, #20
 801bfe2:	200e      	movs	r0, #14
 801bfe4:	f7f5 fb28 	bl	8011638 <pbuf_alloc>
 801bfe8:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 801bfea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bfec:	2b00      	cmp	r3, #0
 801bfee:	f000 80d4 	beq.w	801c19a <ip4_frag+0x262>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801bff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bff4:	895b      	ldrh	r3, [r3, #10]
 801bff6:	2b13      	cmp	r3, #19
 801bff8:	d806      	bhi.n	801c008 <ip4_frag+0xd0>
 801bffa:	4b6b      	ldr	r3, [pc, #428]	; (801c1a8 <ip4_frag+0x270>)
 801bffc:	f240 3225 	movw	r2, #805	; 0x325
 801c000:	496c      	ldr	r1, [pc, #432]	; (801c1b4 <ip4_frag+0x27c>)
 801c002:	486b      	ldr	r0, [pc, #428]	; (801c1b0 <ip4_frag+0x278>)
 801c004:	f000 fb28 	bl	801c658 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801c008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c00a:	685b      	ldr	r3, [r3, #4]
 801c00c:	2214      	movs	r2, #20
 801c00e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801c010:	4618      	mov	r0, r3
 801c012:	f000 faf4 	bl	801c5fe <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801c016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c018:	685b      	ldr	r3, [r3, #4]
 801c01a:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 801c01c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801c01e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 801c022:	e064      	b.n	801c0ee <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801c024:	68fb      	ldr	r3, [r7, #12]
 801c026:	895a      	ldrh	r2, [r3, #10]
 801c028:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801c02a:	1ad3      	subs	r3, r2, r3
 801c02c:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801c02e:	68fb      	ldr	r3, [r7, #12]
 801c030:	895b      	ldrh	r3, [r3, #10]
 801c032:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801c034:	429a      	cmp	r2, r3
 801c036:	d906      	bls.n	801c046 <ip4_frag+0x10e>
 801c038:	4b5b      	ldr	r3, [pc, #364]	; (801c1a8 <ip4_frag+0x270>)
 801c03a:	f240 322d 	movw	r2, #813	; 0x32d
 801c03e:	495e      	ldr	r1, [pc, #376]	; (801c1b8 <ip4_frag+0x280>)
 801c040:	485b      	ldr	r0, [pc, #364]	; (801c1b0 <ip4_frag+0x278>)
 801c042:	f000 fb09 	bl	801c658 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801c046:	8bfa      	ldrh	r2, [r7, #30]
 801c048:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801c04c:	4293      	cmp	r3, r2
 801c04e:	bf28      	it	cs
 801c050:	4613      	movcs	r3, r2
 801c052:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801c056:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801c05a:	2b00      	cmp	r3, #0
 801c05c:	d105      	bne.n	801c06a <ip4_frag+0x132>
        poff = 0;
 801c05e:	2300      	movs	r3, #0
 801c060:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801c062:	68fb      	ldr	r3, [r7, #12]
 801c064:	681b      	ldr	r3, [r3, #0]
 801c066:	60fb      	str	r3, [r7, #12]
        continue;
 801c068:	e041      	b.n	801c0ee <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801c06a:	f7ff ff0d 	bl	801be88 <ip_frag_alloc_pbuf_custom_ref>
 801c06e:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801c070:	69bb      	ldr	r3, [r7, #24]
 801c072:	2b00      	cmp	r3, #0
 801c074:	d103      	bne.n	801c07e <ip4_frag+0x146>
        pbuf_free(rambuf);
 801c076:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801c078:	f7f5 fdbe 	bl	8011bf8 <pbuf_free>
        goto memerr;
 801c07c:	e08e      	b.n	801c19c <ip4_frag+0x264>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801c07e:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801c080:	68fb      	ldr	r3, [r7, #12]
 801c082:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801c084:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801c086:	4413      	add	r3, r2
 801c088:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 801c08c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 801c090:	9201      	str	r2, [sp, #4]
 801c092:	9300      	str	r3, [sp, #0]
 801c094:	4603      	mov	r3, r0
 801c096:	2241      	movs	r2, #65	; 0x41
 801c098:	2000      	movs	r0, #0
 801c09a:	f7f5 fbf3 	bl	8011884 <pbuf_alloced_custom>
 801c09e:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801c0a0:	697b      	ldr	r3, [r7, #20]
 801c0a2:	2b00      	cmp	r3, #0
 801c0a4:	d106      	bne.n	801c0b4 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801c0a6:	69b8      	ldr	r0, [r7, #24]
 801c0a8:	f7ff fef6 	bl	801be98 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801c0ac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801c0ae:	f7f5 fda3 	bl	8011bf8 <pbuf_free>
        goto memerr;
 801c0b2:	e073      	b.n	801c19c <ip4_frag+0x264>
      }
      pbuf_ref(p);
 801c0b4:	68f8      	ldr	r0, [r7, #12]
 801c0b6:	f7f5 fe45 	bl	8011d44 <pbuf_ref>
      pcr->original = p;
 801c0ba:	69bb      	ldr	r3, [r7, #24]
 801c0bc:	68fa      	ldr	r2, [r7, #12]
 801c0be:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801c0c0:	69bb      	ldr	r3, [r7, #24]
 801c0c2:	4a3e      	ldr	r2, [pc, #248]	; (801c1bc <ip4_frag+0x284>)
 801c0c4:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801c0c6:	6979      	ldr	r1, [r7, #20]
 801c0c8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801c0ca:	f7f5 fe63 	bl	8011d94 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801c0ce:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 801c0d2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801c0d6:	1ad3      	subs	r3, r2, r3
 801c0d8:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 801c0dc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801c0e0:	2b00      	cmp	r3, #0
 801c0e2:	d004      	beq.n	801c0ee <ip4_frag+0x1b6>
        poff = 0;
 801c0e4:	2300      	movs	r3, #0
 801c0e6:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801c0e8:	68fb      	ldr	r3, [r7, #12]
 801c0ea:	681b      	ldr	r3, [r3, #0]
 801c0ec:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801c0ee:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801c0f2:	2b00      	cmp	r3, #0
 801c0f4:	d196      	bne.n	801c024 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801c0f6:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801c0f8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801c0fc:	4413      	add	r3, r2
 801c0fe:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801c100:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801c104:	68bb      	ldr	r3, [r7, #8]
 801c106:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801c108:	3b14      	subs	r3, #20
 801c10a:	429a      	cmp	r2, r3
 801c10c:	bfd4      	ite	le
 801c10e:	2301      	movle	r3, #1
 801c110:	2300      	movgt	r3, #0
 801c112:	b2db      	uxtb	r3, r3
 801c114:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801c116:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801c11a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c11e:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 801c120:	6a3b      	ldr	r3, [r7, #32]
 801c122:	2b00      	cmp	r3, #0
 801c124:	d002      	beq.n	801c12c <ip4_frag+0x1f4>
 801c126:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c128:	2b00      	cmp	r3, #0
 801c12a:	d003      	beq.n	801c134 <ip4_frag+0x1fc>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801c12c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801c12e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 801c132:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801c134:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801c136:	4618      	mov	r0, r3
 801c138:	f7f4 f9aa 	bl	8010490 <lwip_htons>
 801c13c:	4603      	mov	r3, r0
 801c13e:	461a      	mov	r2, r3
 801c140:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c142:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801c144:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801c146:	3314      	adds	r3, #20
 801c148:	b29b      	uxth	r3, r3
 801c14a:	4618      	mov	r0, r3
 801c14c:	f7f4 f9a0 	bl	8010490 <lwip_htons>
 801c150:	4603      	mov	r3, r0
 801c152:	461a      	mov	r2, r3
 801c154:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c156:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801c158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c15a:	2200      	movs	r2, #0
 801c15c:	729a      	strb	r2, [r3, #10]
 801c15e:	2200      	movs	r2, #0
 801c160:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801c162:	68bb      	ldr	r3, [r7, #8]
 801c164:	695b      	ldr	r3, [r3, #20]
 801c166:	687a      	ldr	r2, [r7, #4]
 801c168:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801c16a:	68b8      	ldr	r0, [r7, #8]
 801c16c:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801c16e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801c170:	f7f5 fd42 	bl	8011bf8 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801c174:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801c178:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801c17a:	1ad3      	subs	r3, r2, r3
 801c17c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 801c180:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 801c184:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801c186:	4413      	add	r3, r2
 801c188:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 801c18c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801c190:	2b00      	cmp	r3, #0
 801c192:	f47f af1a 	bne.w	801bfca <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801c196:	2300      	movs	r3, #0
 801c198:	e002      	b.n	801c1a0 <ip4_frag+0x268>
      goto memerr;
 801c19a:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801c19c:	f04f 33ff 	mov.w	r3, #4294967295
}
 801c1a0:	4618      	mov	r0, r3
 801c1a2:	3748      	adds	r7, #72	; 0x48
 801c1a4:	46bd      	mov	sp, r7
 801c1a6:	bd80      	pop	{r7, pc}
 801c1a8:	080204e0 	.word	0x080204e0
 801c1ac:	080206bc 	.word	0x080206bc
 801c1b0:	08020528 	.word	0x08020528
 801c1b4:	080206d8 	.word	0x080206d8
 801c1b8:	080206f8 	.word	0x080206f8
 801c1bc:	0801bed1 	.word	0x0801bed1

0801c1c0 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801c1c0:	b580      	push	{r7, lr}
 801c1c2:	b086      	sub	sp, #24
 801c1c4:	af00      	add	r7, sp, #0
 801c1c6:	6078      	str	r0, [r7, #4]
 801c1c8:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801c1ca:	230e      	movs	r3, #14
 801c1cc:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801c1ce:	687b      	ldr	r3, [r7, #4]
 801c1d0:	895b      	ldrh	r3, [r3, #10]
 801c1d2:	2b0e      	cmp	r3, #14
 801c1d4:	d96e      	bls.n	801c2b4 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801c1d6:	687b      	ldr	r3, [r7, #4]
 801c1d8:	7bdb      	ldrb	r3, [r3, #15]
 801c1da:	2b00      	cmp	r3, #0
 801c1dc:	d106      	bne.n	801c1ec <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801c1de:	683b      	ldr	r3, [r7, #0]
 801c1e0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801c1e4:	3301      	adds	r3, #1
 801c1e6:	b2da      	uxtb	r2, r3
 801c1e8:	687b      	ldr	r3, [r7, #4]
 801c1ea:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801c1ec:	687b      	ldr	r3, [r7, #4]
 801c1ee:	685b      	ldr	r3, [r3, #4]
 801c1f0:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801c1f2:	693b      	ldr	r3, [r7, #16]
 801c1f4:	7b1a      	ldrb	r2, [r3, #12]
 801c1f6:	7b5b      	ldrb	r3, [r3, #13]
 801c1f8:	021b      	lsls	r3, r3, #8
 801c1fa:	4313      	orrs	r3, r2
 801c1fc:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801c1fe:	693b      	ldr	r3, [r7, #16]
 801c200:	781b      	ldrb	r3, [r3, #0]
 801c202:	f003 0301 	and.w	r3, r3, #1
 801c206:	2b00      	cmp	r3, #0
 801c208:	d023      	beq.n	801c252 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801c20a:	693b      	ldr	r3, [r7, #16]
 801c20c:	781b      	ldrb	r3, [r3, #0]
 801c20e:	2b01      	cmp	r3, #1
 801c210:	d10f      	bne.n	801c232 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801c212:	693b      	ldr	r3, [r7, #16]
 801c214:	785b      	ldrb	r3, [r3, #1]
 801c216:	2b00      	cmp	r3, #0
 801c218:	d11b      	bne.n	801c252 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801c21a:	693b      	ldr	r3, [r7, #16]
 801c21c:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801c21e:	2b5e      	cmp	r3, #94	; 0x5e
 801c220:	d117      	bne.n	801c252 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801c222:	687b      	ldr	r3, [r7, #4]
 801c224:	7b5b      	ldrb	r3, [r3, #13]
 801c226:	f043 0310 	orr.w	r3, r3, #16
 801c22a:	b2da      	uxtb	r2, r3
 801c22c:	687b      	ldr	r3, [r7, #4]
 801c22e:	735a      	strb	r2, [r3, #13]
 801c230:	e00f      	b.n	801c252 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801c232:	693b      	ldr	r3, [r7, #16]
 801c234:	2206      	movs	r2, #6
 801c236:	4928      	ldr	r1, [pc, #160]	; (801c2d8 <ethernet_input+0x118>)
 801c238:	4618      	mov	r0, r3
 801c23a:	f000 f9d1 	bl	801c5e0 <memcmp>
 801c23e:	4603      	mov	r3, r0
 801c240:	2b00      	cmp	r3, #0
 801c242:	d106      	bne.n	801c252 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801c244:	687b      	ldr	r3, [r7, #4]
 801c246:	7b5b      	ldrb	r3, [r3, #13]
 801c248:	f043 0308 	orr.w	r3, r3, #8
 801c24c:	b2da      	uxtb	r2, r3
 801c24e:	687b      	ldr	r3, [r7, #4]
 801c250:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801c252:	89fb      	ldrh	r3, [r7, #14]
 801c254:	2b08      	cmp	r3, #8
 801c256:	d003      	beq.n	801c260 <ethernet_input+0xa0>
 801c258:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 801c25c:	d014      	beq.n	801c288 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801c25e:	e032      	b.n	801c2c6 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801c260:	683b      	ldr	r3, [r7, #0]
 801c262:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801c266:	f003 0308 	and.w	r3, r3, #8
 801c26a:	2b00      	cmp	r3, #0
 801c26c:	d024      	beq.n	801c2b8 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801c26e:	8afb      	ldrh	r3, [r7, #22]
 801c270:	4619      	mov	r1, r3
 801c272:	6878      	ldr	r0, [r7, #4]
 801c274:	f7f5 fc3a 	bl	8011aec <pbuf_remove_header>
 801c278:	4603      	mov	r3, r0
 801c27a:	2b00      	cmp	r3, #0
 801c27c:	d11e      	bne.n	801c2bc <ethernet_input+0xfc>
        ip4_input(p, netif);
 801c27e:	6839      	ldr	r1, [r7, #0]
 801c280:	6878      	ldr	r0, [r7, #4]
 801c282:	f7fe ff0f 	bl	801b0a4 <ip4_input>
      break;
 801c286:	e013      	b.n	801c2b0 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801c288:	683b      	ldr	r3, [r7, #0]
 801c28a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801c28e:	f003 0308 	and.w	r3, r3, #8
 801c292:	2b00      	cmp	r3, #0
 801c294:	d014      	beq.n	801c2c0 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801c296:	8afb      	ldrh	r3, [r7, #22]
 801c298:	4619      	mov	r1, r3
 801c29a:	6878      	ldr	r0, [r7, #4]
 801c29c:	f7f5 fc26 	bl	8011aec <pbuf_remove_header>
 801c2a0:	4603      	mov	r3, r0
 801c2a2:	2b00      	cmp	r3, #0
 801c2a4:	d10e      	bne.n	801c2c4 <ethernet_input+0x104>
        etharp_input(p, netif);
 801c2a6:	6839      	ldr	r1, [r7, #0]
 801c2a8:	6878      	ldr	r0, [r7, #4]
 801c2aa:	f7fe f8ab 	bl	801a404 <etharp_input>
      break;
 801c2ae:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801c2b0:	2300      	movs	r3, #0
 801c2b2:	e00c      	b.n	801c2ce <ethernet_input+0x10e>
    goto free_and_return;
 801c2b4:	bf00      	nop
 801c2b6:	e006      	b.n	801c2c6 <ethernet_input+0x106>
        goto free_and_return;
 801c2b8:	bf00      	nop
 801c2ba:	e004      	b.n	801c2c6 <ethernet_input+0x106>
        goto free_and_return;
 801c2bc:	bf00      	nop
 801c2be:	e002      	b.n	801c2c6 <ethernet_input+0x106>
        goto free_and_return;
 801c2c0:	bf00      	nop
 801c2c2:	e000      	b.n	801c2c6 <ethernet_input+0x106>
        goto free_and_return;
 801c2c4:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801c2c6:	6878      	ldr	r0, [r7, #4]
 801c2c8:	f7f5 fc96 	bl	8011bf8 <pbuf_free>
  return ERR_OK;
 801c2cc:	2300      	movs	r3, #0
}
 801c2ce:	4618      	mov	r0, r3
 801c2d0:	3718      	adds	r7, #24
 801c2d2:	46bd      	mov	sp, r7
 801c2d4:	bd80      	pop	{r7, pc}
 801c2d6:	bf00      	nop
 801c2d8:	08022810 	.word	0x08022810

0801c2dc <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801c2dc:	b580      	push	{r7, lr}
 801c2de:	b086      	sub	sp, #24
 801c2e0:	af00      	add	r7, sp, #0
 801c2e2:	60f8      	str	r0, [r7, #12]
 801c2e4:	60b9      	str	r1, [r7, #8]
 801c2e6:	607a      	str	r2, [r7, #4]
 801c2e8:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801c2ea:	8c3b      	ldrh	r3, [r7, #32]
 801c2ec:	4618      	mov	r0, r3
 801c2ee:	f7f4 f8cf 	bl	8010490 <lwip_htons>
 801c2f2:	4603      	mov	r3, r0
 801c2f4:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801c2f6:	210e      	movs	r1, #14
 801c2f8:	68b8      	ldr	r0, [r7, #8]
 801c2fa:	f7f5 fbe7 	bl	8011acc <pbuf_add_header>
 801c2fe:	4603      	mov	r3, r0
 801c300:	2b00      	cmp	r3, #0
 801c302:	d125      	bne.n	801c350 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801c304:	68bb      	ldr	r3, [r7, #8]
 801c306:	685b      	ldr	r3, [r3, #4]
 801c308:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801c30a:	693b      	ldr	r3, [r7, #16]
 801c30c:	8afa      	ldrh	r2, [r7, #22]
 801c30e:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801c310:	693b      	ldr	r3, [r7, #16]
 801c312:	2206      	movs	r2, #6
 801c314:	6839      	ldr	r1, [r7, #0]
 801c316:	4618      	mov	r0, r3
 801c318:	f000 f971 	bl	801c5fe <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801c31c:	693b      	ldr	r3, [r7, #16]
 801c31e:	3306      	adds	r3, #6
 801c320:	2206      	movs	r2, #6
 801c322:	6879      	ldr	r1, [r7, #4]
 801c324:	4618      	mov	r0, r3
 801c326:	f000 f96a 	bl	801c5fe <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801c32a:	68fb      	ldr	r3, [r7, #12]
 801c32c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801c330:	2b06      	cmp	r3, #6
 801c332:	d006      	beq.n	801c342 <ethernet_output+0x66>
 801c334:	4b0a      	ldr	r3, [pc, #40]	; (801c360 <ethernet_output+0x84>)
 801c336:	f240 1233 	movw	r2, #307	; 0x133
 801c33a:	490a      	ldr	r1, [pc, #40]	; (801c364 <ethernet_output+0x88>)
 801c33c:	480a      	ldr	r0, [pc, #40]	; (801c368 <ethernet_output+0x8c>)
 801c33e:	f000 f98b 	bl	801c658 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801c342:	68fb      	ldr	r3, [r7, #12]
 801c344:	699b      	ldr	r3, [r3, #24]
 801c346:	68b9      	ldr	r1, [r7, #8]
 801c348:	68f8      	ldr	r0, [r7, #12]
 801c34a:	4798      	blx	r3
 801c34c:	4603      	mov	r3, r0
 801c34e:	e002      	b.n	801c356 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801c350:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801c352:	f06f 0301 	mvn.w	r3, #1
}
 801c356:	4618      	mov	r0, r3
 801c358:	3718      	adds	r7, #24
 801c35a:	46bd      	mov	sp, r7
 801c35c:	bd80      	pop	{r7, pc}
 801c35e:	bf00      	nop
 801c360:	08020708 	.word	0x08020708
 801c364:	08020740 	.word	0x08020740
 801c368:	08020774 	.word	0x08020774

0801c36c <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801c36c:	b580      	push	{r7, lr}
 801c36e:	b086      	sub	sp, #24
 801c370:	af00      	add	r7, sp, #0
 801c372:	6078      	str	r0, [r7, #4]
 801c374:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 801c376:	683b      	ldr	r3, [r7, #0]
 801c378:	60bb      	str	r3, [r7, #8]
 801c37a:	2304      	movs	r3, #4
 801c37c:	60fb      	str	r3, [r7, #12]
 801c37e:	2300      	movs	r3, #0
 801c380:	613b      	str	r3, [r7, #16]
 801c382:	2300      	movs	r3, #0
 801c384:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 801c386:	f107 0308 	add.w	r3, r7, #8
 801c38a:	2100      	movs	r1, #0
 801c38c:	4618      	mov	r0, r3
 801c38e:	f7f1 f887 	bl	800d4a0 <osMessageCreate>
 801c392:	4602      	mov	r2, r0
 801c394:	687b      	ldr	r3, [r7, #4]
 801c396:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801c398:	687b      	ldr	r3, [r7, #4]
 801c39a:	681b      	ldr	r3, [r3, #0]
 801c39c:	2b00      	cmp	r3, #0
 801c39e:	d102      	bne.n	801c3a6 <sys_mbox_new+0x3a>
    return ERR_MEM;
 801c3a0:	f04f 33ff 	mov.w	r3, #4294967295
 801c3a4:	e000      	b.n	801c3a8 <sys_mbox_new+0x3c>

  return ERR_OK;
 801c3a6:	2300      	movs	r3, #0
}
 801c3a8:	4618      	mov	r0, r3
 801c3aa:	3718      	adds	r7, #24
 801c3ac:	46bd      	mov	sp, r7
 801c3ae:	bd80      	pop	{r7, pc}

0801c3b0 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801c3b0:	b580      	push	{r7, lr}
 801c3b2:	b084      	sub	sp, #16
 801c3b4:	af00      	add	r7, sp, #0
 801c3b6:	6078      	str	r0, [r7, #4]
 801c3b8:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 801c3ba:	687b      	ldr	r3, [r7, #4]
 801c3bc:	681b      	ldr	r3, [r3, #0]
 801c3be:	6839      	ldr	r1, [r7, #0]
 801c3c0:	2200      	movs	r2, #0
 801c3c2:	4618      	mov	r0, r3
 801c3c4:	f7f1 f896 	bl	800d4f4 <osMessagePut>
 801c3c8:	4603      	mov	r3, r0
 801c3ca:	2b00      	cmp	r3, #0
 801c3cc:	d102      	bne.n	801c3d4 <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 801c3ce:	2300      	movs	r3, #0
 801c3d0:	73fb      	strb	r3, [r7, #15]
 801c3d2:	e001      	b.n	801c3d8 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 801c3d4:	23ff      	movs	r3, #255	; 0xff
 801c3d6:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801c3d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801c3dc:	4618      	mov	r0, r3
 801c3de:	3710      	adds	r7, #16
 801c3e0:	46bd      	mov	sp, r7
 801c3e2:	bd80      	pop	{r7, pc}

0801c3e4 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801c3e4:	b580      	push	{r7, lr}
 801c3e6:	b08c      	sub	sp, #48	; 0x30
 801c3e8:	af00      	add	r7, sp, #0
 801c3ea:	61f8      	str	r0, [r7, #28]
 801c3ec:	61b9      	str	r1, [r7, #24]
 801c3ee:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 801c3f0:	f7f0 fe85 	bl	800d0fe <osKernelSysTick>
 801c3f4:	62f8      	str	r0, [r7, #44]	; 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801c3f6:	697b      	ldr	r3, [r7, #20]
 801c3f8:	2b00      	cmp	r3, #0
 801c3fa:	d017      	beq.n	801c42c <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 801c3fc:	69fb      	ldr	r3, [r7, #28]
 801c3fe:	6819      	ldr	r1, [r3, #0]
 801c400:	f107 0320 	add.w	r3, r7, #32
 801c404:	697a      	ldr	r2, [r7, #20]
 801c406:	4618      	mov	r0, r3
 801c408:	f7f1 f8b4 	bl	800d574 <osMessageGet>

    if(event.status == osEventMessage)
 801c40c:	6a3b      	ldr	r3, [r7, #32]
 801c40e:	2b10      	cmp	r3, #16
 801c410:	d109      	bne.n	801c426 <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 801c412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c414:	461a      	mov	r2, r3
 801c416:	69bb      	ldr	r3, [r7, #24]
 801c418:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 801c41a:	f7f0 fe70 	bl	800d0fe <osKernelSysTick>
 801c41e:	4602      	mov	r2, r0
 801c420:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c422:	1ad3      	subs	r3, r2, r3
 801c424:	e019      	b.n	801c45a <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801c426:	f04f 33ff 	mov.w	r3, #4294967295
 801c42a:	e016      	b.n	801c45a <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 801c42c:	69fb      	ldr	r3, [r7, #28]
 801c42e:	6819      	ldr	r1, [r3, #0]
 801c430:	463b      	mov	r3, r7
 801c432:	f04f 32ff 	mov.w	r2, #4294967295
 801c436:	4618      	mov	r0, r3
 801c438:	f7f1 f89c 	bl	800d574 <osMessageGet>
 801c43c:	f107 0320 	add.w	r3, r7, #32
 801c440:	463a      	mov	r2, r7
 801c442:	ca07      	ldmia	r2, {r0, r1, r2}
 801c444:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 801c448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c44a:	461a      	mov	r2, r3
 801c44c:	69bb      	ldr	r3, [r7, #24]
 801c44e:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 801c450:	f7f0 fe55 	bl	800d0fe <osKernelSysTick>
 801c454:	4602      	mov	r2, r0
 801c456:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c458:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801c45a:	4618      	mov	r0, r3
 801c45c:	3730      	adds	r7, #48	; 0x30
 801c45e:	46bd      	mov	sp, r7
 801c460:	bd80      	pop	{r7, pc}

0801c462 <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 801c462:	b480      	push	{r7}
 801c464:	b083      	sub	sp, #12
 801c466:	af00      	add	r7, sp, #0
 801c468:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801c46a:	687b      	ldr	r3, [r7, #4]
 801c46c:	681b      	ldr	r3, [r3, #0]
 801c46e:	2b00      	cmp	r3, #0
 801c470:	d101      	bne.n	801c476 <sys_mbox_valid+0x14>
    return 0;
 801c472:	2300      	movs	r3, #0
 801c474:	e000      	b.n	801c478 <sys_mbox_valid+0x16>
  else
    return 1;
 801c476:	2301      	movs	r3, #1
}
 801c478:	4618      	mov	r0, r3
 801c47a:	370c      	adds	r7, #12
 801c47c:	46bd      	mov	sp, r7
 801c47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c482:	4770      	bx	lr

0801c484 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801c484:	b580      	push	{r7, lr}
 801c486:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 801c488:	4803      	ldr	r0, [pc, #12]	; (801c498 <sys_init+0x14>)
 801c48a:	f7f0 fea8 	bl	800d1de <osMutexCreate>
 801c48e:	4602      	mov	r2, r0
 801c490:	4b02      	ldr	r3, [pc, #8]	; (801c49c <sys_init+0x18>)
 801c492:	601a      	str	r2, [r3, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 801c494:	bf00      	nop
 801c496:	bd80      	pop	{r7, pc}
 801c498:	08022820 	.word	0x08022820
 801c49c:	2000f838 	.word	0x2000f838

0801c4a0 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801c4a0:	b580      	push	{r7, lr}
 801c4a2:	b084      	sub	sp, #16
 801c4a4:	af00      	add	r7, sp, #0
 801c4a6:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 801c4a8:	2300      	movs	r3, #0
 801c4aa:	60bb      	str	r3, [r7, #8]
 801c4ac:	2300      	movs	r3, #0
 801c4ae:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 801c4b0:	f107 0308 	add.w	r3, r7, #8
 801c4b4:	4618      	mov	r0, r3
 801c4b6:	f7f0 fe92 	bl	800d1de <osMutexCreate>
 801c4ba:	4602      	mov	r2, r0
 801c4bc:	687b      	ldr	r3, [r7, #4]
 801c4be:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 801c4c0:	687b      	ldr	r3, [r7, #4]
 801c4c2:	681b      	ldr	r3, [r3, #0]
 801c4c4:	2b00      	cmp	r3, #0
 801c4c6:	d102      	bne.n	801c4ce <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801c4c8:	f04f 33ff 	mov.w	r3, #4294967295
 801c4cc:	e000      	b.n	801c4d0 <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801c4ce:	2300      	movs	r3, #0
}
 801c4d0:	4618      	mov	r0, r3
 801c4d2:	3710      	adds	r7, #16
 801c4d4:	46bd      	mov	sp, r7
 801c4d6:	bd80      	pop	{r7, pc}

0801c4d8 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 801c4d8:	b580      	push	{r7, lr}
 801c4da:	b082      	sub	sp, #8
 801c4dc:	af00      	add	r7, sp, #0
 801c4de:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 801c4e0:	687b      	ldr	r3, [r7, #4]
 801c4e2:	681b      	ldr	r3, [r3, #0]
 801c4e4:	f04f 31ff 	mov.w	r1, #4294967295
 801c4e8:	4618      	mov	r0, r3
 801c4ea:	f7f0 fe91 	bl	800d210 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 801c4ee:	bf00      	nop
 801c4f0:	3708      	adds	r7, #8
 801c4f2:	46bd      	mov	sp, r7
 801c4f4:	bd80      	pop	{r7, pc}

0801c4f6 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801c4f6:	b580      	push	{r7, lr}
 801c4f8:	b082      	sub	sp, #8
 801c4fa:	af00      	add	r7, sp, #0
 801c4fc:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801c4fe:	687b      	ldr	r3, [r7, #4]
 801c500:	681b      	ldr	r3, [r3, #0]
 801c502:	4618      	mov	r0, r3
 801c504:	f7f0 fed2 	bl	800d2ac <osMutexRelease>
}
 801c508:	bf00      	nop
 801c50a:	3708      	adds	r7, #8
 801c50c:	46bd      	mov	sp, r7
 801c50e:	bd80      	pop	{r7, pc}

0801c510 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801c510:	b580      	push	{r7, lr}
 801c512:	b08c      	sub	sp, #48	; 0x30
 801c514:	af00      	add	r7, sp, #0
 801c516:	60f8      	str	r0, [r7, #12]
 801c518:	60b9      	str	r1, [r7, #8]
 801c51a:	607a      	str	r2, [r7, #4]
 801c51c:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 801c51e:	f107 0314 	add.w	r3, r7, #20
 801c522:	2200      	movs	r2, #0
 801c524:	601a      	str	r2, [r3, #0]
 801c526:	605a      	str	r2, [r3, #4]
 801c528:	609a      	str	r2, [r3, #8]
 801c52a:	60da      	str	r2, [r3, #12]
 801c52c:	611a      	str	r2, [r3, #16]
 801c52e:	615a      	str	r2, [r3, #20]
 801c530:	619a      	str	r2, [r3, #24]
 801c532:	68fb      	ldr	r3, [r7, #12]
 801c534:	617b      	str	r3, [r7, #20]
 801c536:	68bb      	ldr	r3, [r7, #8]
 801c538:	61bb      	str	r3, [r7, #24]
 801c53a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801c53c:	b21b      	sxth	r3, r3
 801c53e:	83bb      	strh	r3, [r7, #28]
 801c540:	683b      	ldr	r3, [r7, #0]
 801c542:	627b      	str	r3, [r7, #36]	; 0x24
  return osThreadCreate(&os_thread_def, arg);
 801c544:	f107 0314 	add.w	r3, r7, #20
 801c548:	6879      	ldr	r1, [r7, #4]
 801c54a:	4618      	mov	r0, r3
 801c54c:	f7f0 fde7 	bl	800d11e <osThreadCreate>
 801c550:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 801c552:	4618      	mov	r0, r3
 801c554:	3730      	adds	r7, #48	; 0x30
 801c556:	46bd      	mov	sp, r7
 801c558:	bd80      	pop	{r7, pc}
	...

0801c55c <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 801c55c:	b580      	push	{r7, lr}
 801c55e:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 801c560:	4b04      	ldr	r3, [pc, #16]	; (801c574 <sys_arch_protect+0x18>)
 801c562:	681b      	ldr	r3, [r3, #0]
 801c564:	f04f 31ff 	mov.w	r1, #4294967295
 801c568:	4618      	mov	r0, r3
 801c56a:	f7f0 fe51 	bl	800d210 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 801c56e:	2301      	movs	r3, #1
}
 801c570:	4618      	mov	r0, r3
 801c572:	bd80      	pop	{r7, pc}
 801c574:	2000f838 	.word	0x2000f838

0801c578 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801c578:	b580      	push	{r7, lr}
 801c57a:	b082      	sub	sp, #8
 801c57c:	af00      	add	r7, sp, #0
 801c57e:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801c580:	4b04      	ldr	r3, [pc, #16]	; (801c594 <sys_arch_unprotect+0x1c>)
 801c582:	681b      	ldr	r3, [r3, #0]
 801c584:	4618      	mov	r0, r3
 801c586:	f7f0 fe91 	bl	800d2ac <osMutexRelease>
}
 801c58a:	bf00      	nop
 801c58c:	3708      	adds	r7, #8
 801c58e:	46bd      	mov	sp, r7
 801c590:	bd80      	pop	{r7, pc}
 801c592:	bf00      	nop
 801c594:	2000f838 	.word	0x2000f838

0801c598 <__libc_init_array>:
 801c598:	b570      	push	{r4, r5, r6, lr}
 801c59a:	4e0d      	ldr	r6, [pc, #52]	; (801c5d0 <__libc_init_array+0x38>)
 801c59c:	4c0d      	ldr	r4, [pc, #52]	; (801c5d4 <__libc_init_array+0x3c>)
 801c59e:	1ba4      	subs	r4, r4, r6
 801c5a0:	10a4      	asrs	r4, r4, #2
 801c5a2:	2500      	movs	r5, #0
 801c5a4:	42a5      	cmp	r5, r4
 801c5a6:	d109      	bne.n	801c5bc <__libc_init_array+0x24>
 801c5a8:	4e0b      	ldr	r6, [pc, #44]	; (801c5d8 <__libc_init_array+0x40>)
 801c5aa:	4c0c      	ldr	r4, [pc, #48]	; (801c5dc <__libc_init_array+0x44>)
 801c5ac:	f001 f914 	bl	801d7d8 <_init>
 801c5b0:	1ba4      	subs	r4, r4, r6
 801c5b2:	10a4      	asrs	r4, r4, #2
 801c5b4:	2500      	movs	r5, #0
 801c5b6:	42a5      	cmp	r5, r4
 801c5b8:	d105      	bne.n	801c5c6 <__libc_init_array+0x2e>
 801c5ba:	bd70      	pop	{r4, r5, r6, pc}
 801c5bc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801c5c0:	4798      	blx	r3
 801c5c2:	3501      	adds	r5, #1
 801c5c4:	e7ee      	b.n	801c5a4 <__libc_init_array+0xc>
 801c5c6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801c5ca:	4798      	blx	r3
 801c5cc:	3501      	adds	r5, #1
 801c5ce:	e7f2      	b.n	801c5b6 <__libc_init_array+0x1e>
 801c5d0:	080228c8 	.word	0x080228c8
 801c5d4:	080228c8 	.word	0x080228c8
 801c5d8:	080228c8 	.word	0x080228c8
 801c5dc:	080228cc 	.word	0x080228cc

0801c5e0 <memcmp>:
 801c5e0:	b530      	push	{r4, r5, lr}
 801c5e2:	2400      	movs	r4, #0
 801c5e4:	42a2      	cmp	r2, r4
 801c5e6:	d101      	bne.n	801c5ec <memcmp+0xc>
 801c5e8:	2000      	movs	r0, #0
 801c5ea:	e007      	b.n	801c5fc <memcmp+0x1c>
 801c5ec:	5d03      	ldrb	r3, [r0, r4]
 801c5ee:	3401      	adds	r4, #1
 801c5f0:	190d      	adds	r5, r1, r4
 801c5f2:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 801c5f6:	42ab      	cmp	r3, r5
 801c5f8:	d0f4      	beq.n	801c5e4 <memcmp+0x4>
 801c5fa:	1b58      	subs	r0, r3, r5
 801c5fc:	bd30      	pop	{r4, r5, pc}

0801c5fe <memcpy>:
 801c5fe:	b510      	push	{r4, lr}
 801c600:	1e43      	subs	r3, r0, #1
 801c602:	440a      	add	r2, r1
 801c604:	4291      	cmp	r1, r2
 801c606:	d100      	bne.n	801c60a <memcpy+0xc>
 801c608:	bd10      	pop	{r4, pc}
 801c60a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801c60e:	f803 4f01 	strb.w	r4, [r3, #1]!
 801c612:	e7f7      	b.n	801c604 <memcpy+0x6>

0801c614 <memmove>:
 801c614:	4288      	cmp	r0, r1
 801c616:	b510      	push	{r4, lr}
 801c618:	eb01 0302 	add.w	r3, r1, r2
 801c61c:	d807      	bhi.n	801c62e <memmove+0x1a>
 801c61e:	1e42      	subs	r2, r0, #1
 801c620:	4299      	cmp	r1, r3
 801c622:	d00a      	beq.n	801c63a <memmove+0x26>
 801c624:	f811 4b01 	ldrb.w	r4, [r1], #1
 801c628:	f802 4f01 	strb.w	r4, [r2, #1]!
 801c62c:	e7f8      	b.n	801c620 <memmove+0xc>
 801c62e:	4283      	cmp	r3, r0
 801c630:	d9f5      	bls.n	801c61e <memmove+0xa>
 801c632:	1881      	adds	r1, r0, r2
 801c634:	1ad2      	subs	r2, r2, r3
 801c636:	42d3      	cmn	r3, r2
 801c638:	d100      	bne.n	801c63c <memmove+0x28>
 801c63a:	bd10      	pop	{r4, pc}
 801c63c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801c640:	f801 4d01 	strb.w	r4, [r1, #-1]!
 801c644:	e7f7      	b.n	801c636 <memmove+0x22>

0801c646 <memset>:
 801c646:	4402      	add	r2, r0
 801c648:	4603      	mov	r3, r0
 801c64a:	4293      	cmp	r3, r2
 801c64c:	d100      	bne.n	801c650 <memset+0xa>
 801c64e:	4770      	bx	lr
 801c650:	f803 1b01 	strb.w	r1, [r3], #1
 801c654:	e7f9      	b.n	801c64a <memset+0x4>
	...

0801c658 <iprintf>:
 801c658:	b40f      	push	{r0, r1, r2, r3}
 801c65a:	4b0a      	ldr	r3, [pc, #40]	; (801c684 <iprintf+0x2c>)
 801c65c:	b513      	push	{r0, r1, r4, lr}
 801c65e:	681c      	ldr	r4, [r3, #0]
 801c660:	b124      	cbz	r4, 801c66c <iprintf+0x14>
 801c662:	69a3      	ldr	r3, [r4, #24]
 801c664:	b913      	cbnz	r3, 801c66c <iprintf+0x14>
 801c666:	4620      	mov	r0, r4
 801c668:	f000 f8a2 	bl	801c7b0 <__sinit>
 801c66c:	ab05      	add	r3, sp, #20
 801c66e:	9a04      	ldr	r2, [sp, #16]
 801c670:	68a1      	ldr	r1, [r4, #8]
 801c672:	9301      	str	r3, [sp, #4]
 801c674:	4620      	mov	r0, r4
 801c676:	f000 fb51 	bl	801cd1c <_vfiprintf_r>
 801c67a:	b002      	add	sp, #8
 801c67c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c680:	b004      	add	sp, #16
 801c682:	4770      	bx	lr
 801c684:	20000078 	.word	0x20000078

0801c688 <rand>:
 801c688:	b538      	push	{r3, r4, r5, lr}
 801c68a:	4b13      	ldr	r3, [pc, #76]	; (801c6d8 <rand+0x50>)
 801c68c:	681c      	ldr	r4, [r3, #0]
 801c68e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801c690:	b97b      	cbnz	r3, 801c6b2 <rand+0x2a>
 801c692:	2018      	movs	r0, #24
 801c694:	f000 f916 	bl	801c8c4 <malloc>
 801c698:	4a10      	ldr	r2, [pc, #64]	; (801c6dc <rand+0x54>)
 801c69a:	4b11      	ldr	r3, [pc, #68]	; (801c6e0 <rand+0x58>)
 801c69c:	63a0      	str	r0, [r4, #56]	; 0x38
 801c69e:	e9c0 2300 	strd	r2, r3, [r0]
 801c6a2:	4b10      	ldr	r3, [pc, #64]	; (801c6e4 <rand+0x5c>)
 801c6a4:	6083      	str	r3, [r0, #8]
 801c6a6:	230b      	movs	r3, #11
 801c6a8:	8183      	strh	r3, [r0, #12]
 801c6aa:	2201      	movs	r2, #1
 801c6ac:	2300      	movs	r3, #0
 801c6ae:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801c6b2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801c6b4:	480c      	ldr	r0, [pc, #48]	; (801c6e8 <rand+0x60>)
 801c6b6:	690a      	ldr	r2, [r1, #16]
 801c6b8:	694b      	ldr	r3, [r1, #20]
 801c6ba:	4c0c      	ldr	r4, [pc, #48]	; (801c6ec <rand+0x64>)
 801c6bc:	4350      	muls	r0, r2
 801c6be:	fb04 0003 	mla	r0, r4, r3, r0
 801c6c2:	fba2 2304 	umull	r2, r3, r2, r4
 801c6c6:	4403      	add	r3, r0
 801c6c8:	1c54      	adds	r4, r2, #1
 801c6ca:	f143 0500 	adc.w	r5, r3, #0
 801c6ce:	e9c1 4504 	strd	r4, r5, [r1, #16]
 801c6d2:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 801c6d6:	bd38      	pop	{r3, r4, r5, pc}
 801c6d8:	20000078 	.word	0x20000078
 801c6dc:	abcd330e 	.word	0xabcd330e
 801c6e0:	e66d1234 	.word	0xe66d1234
 801c6e4:	0005deec 	.word	0x0005deec
 801c6e8:	5851f42d 	.word	0x5851f42d
 801c6ec:	4c957f2d 	.word	0x4c957f2d

0801c6f0 <siprintf>:
 801c6f0:	b40e      	push	{r1, r2, r3}
 801c6f2:	b500      	push	{lr}
 801c6f4:	b09c      	sub	sp, #112	; 0x70
 801c6f6:	ab1d      	add	r3, sp, #116	; 0x74
 801c6f8:	9002      	str	r0, [sp, #8]
 801c6fa:	9006      	str	r0, [sp, #24]
 801c6fc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801c700:	4809      	ldr	r0, [pc, #36]	; (801c728 <siprintf+0x38>)
 801c702:	9107      	str	r1, [sp, #28]
 801c704:	9104      	str	r1, [sp, #16]
 801c706:	4909      	ldr	r1, [pc, #36]	; (801c72c <siprintf+0x3c>)
 801c708:	f853 2b04 	ldr.w	r2, [r3], #4
 801c70c:	9105      	str	r1, [sp, #20]
 801c70e:	6800      	ldr	r0, [r0, #0]
 801c710:	9301      	str	r3, [sp, #4]
 801c712:	a902      	add	r1, sp, #8
 801c714:	f000 f9e0 	bl	801cad8 <_svfiprintf_r>
 801c718:	9b02      	ldr	r3, [sp, #8]
 801c71a:	2200      	movs	r2, #0
 801c71c:	701a      	strb	r2, [r3, #0]
 801c71e:	b01c      	add	sp, #112	; 0x70
 801c720:	f85d eb04 	ldr.w	lr, [sp], #4
 801c724:	b003      	add	sp, #12
 801c726:	4770      	bx	lr
 801c728:	20000078 	.word	0x20000078
 801c72c:	ffff0208 	.word	0xffff0208

0801c730 <std>:
 801c730:	2300      	movs	r3, #0
 801c732:	b510      	push	{r4, lr}
 801c734:	4604      	mov	r4, r0
 801c736:	e9c0 3300 	strd	r3, r3, [r0]
 801c73a:	6083      	str	r3, [r0, #8]
 801c73c:	8181      	strh	r1, [r0, #12]
 801c73e:	6643      	str	r3, [r0, #100]	; 0x64
 801c740:	81c2      	strh	r2, [r0, #14]
 801c742:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801c746:	6183      	str	r3, [r0, #24]
 801c748:	4619      	mov	r1, r3
 801c74a:	2208      	movs	r2, #8
 801c74c:	305c      	adds	r0, #92	; 0x5c
 801c74e:	f7ff ff7a 	bl	801c646 <memset>
 801c752:	4b05      	ldr	r3, [pc, #20]	; (801c768 <std+0x38>)
 801c754:	6263      	str	r3, [r4, #36]	; 0x24
 801c756:	4b05      	ldr	r3, [pc, #20]	; (801c76c <std+0x3c>)
 801c758:	62a3      	str	r3, [r4, #40]	; 0x28
 801c75a:	4b05      	ldr	r3, [pc, #20]	; (801c770 <std+0x40>)
 801c75c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801c75e:	4b05      	ldr	r3, [pc, #20]	; (801c774 <std+0x44>)
 801c760:	6224      	str	r4, [r4, #32]
 801c762:	6323      	str	r3, [r4, #48]	; 0x30
 801c764:	bd10      	pop	{r4, pc}
 801c766:	bf00      	nop
 801c768:	0801d279 	.word	0x0801d279
 801c76c:	0801d29b 	.word	0x0801d29b
 801c770:	0801d2d3 	.word	0x0801d2d3
 801c774:	0801d2f7 	.word	0x0801d2f7

0801c778 <_cleanup_r>:
 801c778:	4901      	ldr	r1, [pc, #4]	; (801c780 <_cleanup_r+0x8>)
 801c77a:	f000 b885 	b.w	801c888 <_fwalk_reent>
 801c77e:	bf00      	nop
 801c780:	0801d5d1 	.word	0x0801d5d1

0801c784 <__sfmoreglue>:
 801c784:	b570      	push	{r4, r5, r6, lr}
 801c786:	1e4a      	subs	r2, r1, #1
 801c788:	2568      	movs	r5, #104	; 0x68
 801c78a:	4355      	muls	r5, r2
 801c78c:	460e      	mov	r6, r1
 801c78e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801c792:	f000 f8ed 	bl	801c970 <_malloc_r>
 801c796:	4604      	mov	r4, r0
 801c798:	b140      	cbz	r0, 801c7ac <__sfmoreglue+0x28>
 801c79a:	2100      	movs	r1, #0
 801c79c:	e9c0 1600 	strd	r1, r6, [r0]
 801c7a0:	300c      	adds	r0, #12
 801c7a2:	60a0      	str	r0, [r4, #8]
 801c7a4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801c7a8:	f7ff ff4d 	bl	801c646 <memset>
 801c7ac:	4620      	mov	r0, r4
 801c7ae:	bd70      	pop	{r4, r5, r6, pc}

0801c7b0 <__sinit>:
 801c7b0:	6983      	ldr	r3, [r0, #24]
 801c7b2:	b510      	push	{r4, lr}
 801c7b4:	4604      	mov	r4, r0
 801c7b6:	bb33      	cbnz	r3, 801c806 <__sinit+0x56>
 801c7b8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 801c7bc:	6503      	str	r3, [r0, #80]	; 0x50
 801c7be:	4b12      	ldr	r3, [pc, #72]	; (801c808 <__sinit+0x58>)
 801c7c0:	4a12      	ldr	r2, [pc, #72]	; (801c80c <__sinit+0x5c>)
 801c7c2:	681b      	ldr	r3, [r3, #0]
 801c7c4:	6282      	str	r2, [r0, #40]	; 0x28
 801c7c6:	4298      	cmp	r0, r3
 801c7c8:	bf04      	itt	eq
 801c7ca:	2301      	moveq	r3, #1
 801c7cc:	6183      	streq	r3, [r0, #24]
 801c7ce:	f000 f81f 	bl	801c810 <__sfp>
 801c7d2:	6060      	str	r0, [r4, #4]
 801c7d4:	4620      	mov	r0, r4
 801c7d6:	f000 f81b 	bl	801c810 <__sfp>
 801c7da:	60a0      	str	r0, [r4, #8]
 801c7dc:	4620      	mov	r0, r4
 801c7de:	f000 f817 	bl	801c810 <__sfp>
 801c7e2:	2200      	movs	r2, #0
 801c7e4:	60e0      	str	r0, [r4, #12]
 801c7e6:	2104      	movs	r1, #4
 801c7e8:	6860      	ldr	r0, [r4, #4]
 801c7ea:	f7ff ffa1 	bl	801c730 <std>
 801c7ee:	2201      	movs	r2, #1
 801c7f0:	2109      	movs	r1, #9
 801c7f2:	68a0      	ldr	r0, [r4, #8]
 801c7f4:	f7ff ff9c 	bl	801c730 <std>
 801c7f8:	2202      	movs	r2, #2
 801c7fa:	2112      	movs	r1, #18
 801c7fc:	68e0      	ldr	r0, [r4, #12]
 801c7fe:	f7ff ff97 	bl	801c730 <std>
 801c802:	2301      	movs	r3, #1
 801c804:	61a3      	str	r3, [r4, #24]
 801c806:	bd10      	pop	{r4, pc}
 801c808:	08022828 	.word	0x08022828
 801c80c:	0801c779 	.word	0x0801c779

0801c810 <__sfp>:
 801c810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c812:	4b1b      	ldr	r3, [pc, #108]	; (801c880 <__sfp+0x70>)
 801c814:	681e      	ldr	r6, [r3, #0]
 801c816:	69b3      	ldr	r3, [r6, #24]
 801c818:	4607      	mov	r7, r0
 801c81a:	b913      	cbnz	r3, 801c822 <__sfp+0x12>
 801c81c:	4630      	mov	r0, r6
 801c81e:	f7ff ffc7 	bl	801c7b0 <__sinit>
 801c822:	3648      	adds	r6, #72	; 0x48
 801c824:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801c828:	3b01      	subs	r3, #1
 801c82a:	d503      	bpl.n	801c834 <__sfp+0x24>
 801c82c:	6833      	ldr	r3, [r6, #0]
 801c82e:	b133      	cbz	r3, 801c83e <__sfp+0x2e>
 801c830:	6836      	ldr	r6, [r6, #0]
 801c832:	e7f7      	b.n	801c824 <__sfp+0x14>
 801c834:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801c838:	b16d      	cbz	r5, 801c856 <__sfp+0x46>
 801c83a:	3468      	adds	r4, #104	; 0x68
 801c83c:	e7f4      	b.n	801c828 <__sfp+0x18>
 801c83e:	2104      	movs	r1, #4
 801c840:	4638      	mov	r0, r7
 801c842:	f7ff ff9f 	bl	801c784 <__sfmoreglue>
 801c846:	6030      	str	r0, [r6, #0]
 801c848:	2800      	cmp	r0, #0
 801c84a:	d1f1      	bne.n	801c830 <__sfp+0x20>
 801c84c:	230c      	movs	r3, #12
 801c84e:	603b      	str	r3, [r7, #0]
 801c850:	4604      	mov	r4, r0
 801c852:	4620      	mov	r0, r4
 801c854:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801c856:	4b0b      	ldr	r3, [pc, #44]	; (801c884 <__sfp+0x74>)
 801c858:	6665      	str	r5, [r4, #100]	; 0x64
 801c85a:	e9c4 5500 	strd	r5, r5, [r4]
 801c85e:	60a5      	str	r5, [r4, #8]
 801c860:	e9c4 3503 	strd	r3, r5, [r4, #12]
 801c864:	e9c4 5505 	strd	r5, r5, [r4, #20]
 801c868:	2208      	movs	r2, #8
 801c86a:	4629      	mov	r1, r5
 801c86c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801c870:	f7ff fee9 	bl	801c646 <memset>
 801c874:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801c878:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801c87c:	e7e9      	b.n	801c852 <__sfp+0x42>
 801c87e:	bf00      	nop
 801c880:	08022828 	.word	0x08022828
 801c884:	ffff0001 	.word	0xffff0001

0801c888 <_fwalk_reent>:
 801c888:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c88c:	4680      	mov	r8, r0
 801c88e:	4689      	mov	r9, r1
 801c890:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801c894:	2600      	movs	r6, #0
 801c896:	b914      	cbnz	r4, 801c89e <_fwalk_reent+0x16>
 801c898:	4630      	mov	r0, r6
 801c89a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801c89e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 801c8a2:	3f01      	subs	r7, #1
 801c8a4:	d501      	bpl.n	801c8aa <_fwalk_reent+0x22>
 801c8a6:	6824      	ldr	r4, [r4, #0]
 801c8a8:	e7f5      	b.n	801c896 <_fwalk_reent+0xe>
 801c8aa:	89ab      	ldrh	r3, [r5, #12]
 801c8ac:	2b01      	cmp	r3, #1
 801c8ae:	d907      	bls.n	801c8c0 <_fwalk_reent+0x38>
 801c8b0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801c8b4:	3301      	adds	r3, #1
 801c8b6:	d003      	beq.n	801c8c0 <_fwalk_reent+0x38>
 801c8b8:	4629      	mov	r1, r5
 801c8ba:	4640      	mov	r0, r8
 801c8bc:	47c8      	blx	r9
 801c8be:	4306      	orrs	r6, r0
 801c8c0:	3568      	adds	r5, #104	; 0x68
 801c8c2:	e7ee      	b.n	801c8a2 <_fwalk_reent+0x1a>

0801c8c4 <malloc>:
 801c8c4:	4b02      	ldr	r3, [pc, #8]	; (801c8d0 <malloc+0xc>)
 801c8c6:	4601      	mov	r1, r0
 801c8c8:	6818      	ldr	r0, [r3, #0]
 801c8ca:	f000 b851 	b.w	801c970 <_malloc_r>
 801c8ce:	bf00      	nop
 801c8d0:	20000078 	.word	0x20000078

0801c8d4 <_free_r>:
 801c8d4:	b538      	push	{r3, r4, r5, lr}
 801c8d6:	4605      	mov	r5, r0
 801c8d8:	2900      	cmp	r1, #0
 801c8da:	d045      	beq.n	801c968 <_free_r+0x94>
 801c8dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c8e0:	1f0c      	subs	r4, r1, #4
 801c8e2:	2b00      	cmp	r3, #0
 801c8e4:	bfb8      	it	lt
 801c8e6:	18e4      	addlt	r4, r4, r3
 801c8e8:	f000 ff12 	bl	801d710 <__malloc_lock>
 801c8ec:	4a1f      	ldr	r2, [pc, #124]	; (801c96c <_free_r+0x98>)
 801c8ee:	6813      	ldr	r3, [r2, #0]
 801c8f0:	4610      	mov	r0, r2
 801c8f2:	b933      	cbnz	r3, 801c902 <_free_r+0x2e>
 801c8f4:	6063      	str	r3, [r4, #4]
 801c8f6:	6014      	str	r4, [r2, #0]
 801c8f8:	4628      	mov	r0, r5
 801c8fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c8fe:	f000 bf08 	b.w	801d712 <__malloc_unlock>
 801c902:	42a3      	cmp	r3, r4
 801c904:	d90c      	bls.n	801c920 <_free_r+0x4c>
 801c906:	6821      	ldr	r1, [r4, #0]
 801c908:	1862      	adds	r2, r4, r1
 801c90a:	4293      	cmp	r3, r2
 801c90c:	bf04      	itt	eq
 801c90e:	681a      	ldreq	r2, [r3, #0]
 801c910:	685b      	ldreq	r3, [r3, #4]
 801c912:	6063      	str	r3, [r4, #4]
 801c914:	bf04      	itt	eq
 801c916:	1852      	addeq	r2, r2, r1
 801c918:	6022      	streq	r2, [r4, #0]
 801c91a:	6004      	str	r4, [r0, #0]
 801c91c:	e7ec      	b.n	801c8f8 <_free_r+0x24>
 801c91e:	4613      	mov	r3, r2
 801c920:	685a      	ldr	r2, [r3, #4]
 801c922:	b10a      	cbz	r2, 801c928 <_free_r+0x54>
 801c924:	42a2      	cmp	r2, r4
 801c926:	d9fa      	bls.n	801c91e <_free_r+0x4a>
 801c928:	6819      	ldr	r1, [r3, #0]
 801c92a:	1858      	adds	r0, r3, r1
 801c92c:	42a0      	cmp	r0, r4
 801c92e:	d10b      	bne.n	801c948 <_free_r+0x74>
 801c930:	6820      	ldr	r0, [r4, #0]
 801c932:	4401      	add	r1, r0
 801c934:	1858      	adds	r0, r3, r1
 801c936:	4282      	cmp	r2, r0
 801c938:	6019      	str	r1, [r3, #0]
 801c93a:	d1dd      	bne.n	801c8f8 <_free_r+0x24>
 801c93c:	6810      	ldr	r0, [r2, #0]
 801c93e:	6852      	ldr	r2, [r2, #4]
 801c940:	605a      	str	r2, [r3, #4]
 801c942:	4401      	add	r1, r0
 801c944:	6019      	str	r1, [r3, #0]
 801c946:	e7d7      	b.n	801c8f8 <_free_r+0x24>
 801c948:	d902      	bls.n	801c950 <_free_r+0x7c>
 801c94a:	230c      	movs	r3, #12
 801c94c:	602b      	str	r3, [r5, #0]
 801c94e:	e7d3      	b.n	801c8f8 <_free_r+0x24>
 801c950:	6820      	ldr	r0, [r4, #0]
 801c952:	1821      	adds	r1, r4, r0
 801c954:	428a      	cmp	r2, r1
 801c956:	bf04      	itt	eq
 801c958:	6811      	ldreq	r1, [r2, #0]
 801c95a:	6852      	ldreq	r2, [r2, #4]
 801c95c:	6062      	str	r2, [r4, #4]
 801c95e:	bf04      	itt	eq
 801c960:	1809      	addeq	r1, r1, r0
 801c962:	6021      	streq	r1, [r4, #0]
 801c964:	605c      	str	r4, [r3, #4]
 801c966:	e7c7      	b.n	801c8f8 <_free_r+0x24>
 801c968:	bd38      	pop	{r3, r4, r5, pc}
 801c96a:	bf00      	nop
 801c96c:	20008868 	.word	0x20008868

0801c970 <_malloc_r>:
 801c970:	b570      	push	{r4, r5, r6, lr}
 801c972:	1ccd      	adds	r5, r1, #3
 801c974:	f025 0503 	bic.w	r5, r5, #3
 801c978:	3508      	adds	r5, #8
 801c97a:	2d0c      	cmp	r5, #12
 801c97c:	bf38      	it	cc
 801c97e:	250c      	movcc	r5, #12
 801c980:	2d00      	cmp	r5, #0
 801c982:	4606      	mov	r6, r0
 801c984:	db01      	blt.n	801c98a <_malloc_r+0x1a>
 801c986:	42a9      	cmp	r1, r5
 801c988:	d903      	bls.n	801c992 <_malloc_r+0x22>
 801c98a:	230c      	movs	r3, #12
 801c98c:	6033      	str	r3, [r6, #0]
 801c98e:	2000      	movs	r0, #0
 801c990:	bd70      	pop	{r4, r5, r6, pc}
 801c992:	f000 febd 	bl	801d710 <__malloc_lock>
 801c996:	4a21      	ldr	r2, [pc, #132]	; (801ca1c <_malloc_r+0xac>)
 801c998:	6814      	ldr	r4, [r2, #0]
 801c99a:	4621      	mov	r1, r4
 801c99c:	b991      	cbnz	r1, 801c9c4 <_malloc_r+0x54>
 801c99e:	4c20      	ldr	r4, [pc, #128]	; (801ca20 <_malloc_r+0xb0>)
 801c9a0:	6823      	ldr	r3, [r4, #0]
 801c9a2:	b91b      	cbnz	r3, 801c9ac <_malloc_r+0x3c>
 801c9a4:	4630      	mov	r0, r6
 801c9a6:	f000 fc57 	bl	801d258 <_sbrk_r>
 801c9aa:	6020      	str	r0, [r4, #0]
 801c9ac:	4629      	mov	r1, r5
 801c9ae:	4630      	mov	r0, r6
 801c9b0:	f000 fc52 	bl	801d258 <_sbrk_r>
 801c9b4:	1c43      	adds	r3, r0, #1
 801c9b6:	d124      	bne.n	801ca02 <_malloc_r+0x92>
 801c9b8:	230c      	movs	r3, #12
 801c9ba:	6033      	str	r3, [r6, #0]
 801c9bc:	4630      	mov	r0, r6
 801c9be:	f000 fea8 	bl	801d712 <__malloc_unlock>
 801c9c2:	e7e4      	b.n	801c98e <_malloc_r+0x1e>
 801c9c4:	680b      	ldr	r3, [r1, #0]
 801c9c6:	1b5b      	subs	r3, r3, r5
 801c9c8:	d418      	bmi.n	801c9fc <_malloc_r+0x8c>
 801c9ca:	2b0b      	cmp	r3, #11
 801c9cc:	d90f      	bls.n	801c9ee <_malloc_r+0x7e>
 801c9ce:	600b      	str	r3, [r1, #0]
 801c9d0:	50cd      	str	r5, [r1, r3]
 801c9d2:	18cc      	adds	r4, r1, r3
 801c9d4:	4630      	mov	r0, r6
 801c9d6:	f000 fe9c 	bl	801d712 <__malloc_unlock>
 801c9da:	f104 000b 	add.w	r0, r4, #11
 801c9de:	1d23      	adds	r3, r4, #4
 801c9e0:	f020 0007 	bic.w	r0, r0, #7
 801c9e4:	1ac3      	subs	r3, r0, r3
 801c9e6:	d0d3      	beq.n	801c990 <_malloc_r+0x20>
 801c9e8:	425a      	negs	r2, r3
 801c9ea:	50e2      	str	r2, [r4, r3]
 801c9ec:	e7d0      	b.n	801c990 <_malloc_r+0x20>
 801c9ee:	428c      	cmp	r4, r1
 801c9f0:	684b      	ldr	r3, [r1, #4]
 801c9f2:	bf16      	itet	ne
 801c9f4:	6063      	strne	r3, [r4, #4]
 801c9f6:	6013      	streq	r3, [r2, #0]
 801c9f8:	460c      	movne	r4, r1
 801c9fa:	e7eb      	b.n	801c9d4 <_malloc_r+0x64>
 801c9fc:	460c      	mov	r4, r1
 801c9fe:	6849      	ldr	r1, [r1, #4]
 801ca00:	e7cc      	b.n	801c99c <_malloc_r+0x2c>
 801ca02:	1cc4      	adds	r4, r0, #3
 801ca04:	f024 0403 	bic.w	r4, r4, #3
 801ca08:	42a0      	cmp	r0, r4
 801ca0a:	d005      	beq.n	801ca18 <_malloc_r+0xa8>
 801ca0c:	1a21      	subs	r1, r4, r0
 801ca0e:	4630      	mov	r0, r6
 801ca10:	f000 fc22 	bl	801d258 <_sbrk_r>
 801ca14:	3001      	adds	r0, #1
 801ca16:	d0cf      	beq.n	801c9b8 <_malloc_r+0x48>
 801ca18:	6025      	str	r5, [r4, #0]
 801ca1a:	e7db      	b.n	801c9d4 <_malloc_r+0x64>
 801ca1c:	20008868 	.word	0x20008868
 801ca20:	2000886c 	.word	0x2000886c

0801ca24 <__ssputs_r>:
 801ca24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ca28:	688e      	ldr	r6, [r1, #8]
 801ca2a:	429e      	cmp	r6, r3
 801ca2c:	4682      	mov	sl, r0
 801ca2e:	460c      	mov	r4, r1
 801ca30:	4690      	mov	r8, r2
 801ca32:	4699      	mov	r9, r3
 801ca34:	d837      	bhi.n	801caa6 <__ssputs_r+0x82>
 801ca36:	898a      	ldrh	r2, [r1, #12]
 801ca38:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801ca3c:	d031      	beq.n	801caa2 <__ssputs_r+0x7e>
 801ca3e:	6825      	ldr	r5, [r4, #0]
 801ca40:	6909      	ldr	r1, [r1, #16]
 801ca42:	1a6f      	subs	r7, r5, r1
 801ca44:	6965      	ldr	r5, [r4, #20]
 801ca46:	2302      	movs	r3, #2
 801ca48:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801ca4c:	fb95 f5f3 	sdiv	r5, r5, r3
 801ca50:	f109 0301 	add.w	r3, r9, #1
 801ca54:	443b      	add	r3, r7
 801ca56:	429d      	cmp	r5, r3
 801ca58:	bf38      	it	cc
 801ca5a:	461d      	movcc	r5, r3
 801ca5c:	0553      	lsls	r3, r2, #21
 801ca5e:	d530      	bpl.n	801cac2 <__ssputs_r+0x9e>
 801ca60:	4629      	mov	r1, r5
 801ca62:	f7ff ff85 	bl	801c970 <_malloc_r>
 801ca66:	4606      	mov	r6, r0
 801ca68:	b950      	cbnz	r0, 801ca80 <__ssputs_r+0x5c>
 801ca6a:	230c      	movs	r3, #12
 801ca6c:	f8ca 3000 	str.w	r3, [sl]
 801ca70:	89a3      	ldrh	r3, [r4, #12]
 801ca72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ca76:	81a3      	strh	r3, [r4, #12]
 801ca78:	f04f 30ff 	mov.w	r0, #4294967295
 801ca7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ca80:	463a      	mov	r2, r7
 801ca82:	6921      	ldr	r1, [r4, #16]
 801ca84:	f7ff fdbb 	bl	801c5fe <memcpy>
 801ca88:	89a3      	ldrh	r3, [r4, #12]
 801ca8a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801ca8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801ca92:	81a3      	strh	r3, [r4, #12]
 801ca94:	6126      	str	r6, [r4, #16]
 801ca96:	6165      	str	r5, [r4, #20]
 801ca98:	443e      	add	r6, r7
 801ca9a:	1bed      	subs	r5, r5, r7
 801ca9c:	6026      	str	r6, [r4, #0]
 801ca9e:	60a5      	str	r5, [r4, #8]
 801caa0:	464e      	mov	r6, r9
 801caa2:	454e      	cmp	r6, r9
 801caa4:	d900      	bls.n	801caa8 <__ssputs_r+0x84>
 801caa6:	464e      	mov	r6, r9
 801caa8:	4632      	mov	r2, r6
 801caaa:	4641      	mov	r1, r8
 801caac:	6820      	ldr	r0, [r4, #0]
 801caae:	f7ff fdb1 	bl	801c614 <memmove>
 801cab2:	68a3      	ldr	r3, [r4, #8]
 801cab4:	1b9b      	subs	r3, r3, r6
 801cab6:	60a3      	str	r3, [r4, #8]
 801cab8:	6823      	ldr	r3, [r4, #0]
 801caba:	441e      	add	r6, r3
 801cabc:	6026      	str	r6, [r4, #0]
 801cabe:	2000      	movs	r0, #0
 801cac0:	e7dc      	b.n	801ca7c <__ssputs_r+0x58>
 801cac2:	462a      	mov	r2, r5
 801cac4:	f000 fe26 	bl	801d714 <_realloc_r>
 801cac8:	4606      	mov	r6, r0
 801caca:	2800      	cmp	r0, #0
 801cacc:	d1e2      	bne.n	801ca94 <__ssputs_r+0x70>
 801cace:	6921      	ldr	r1, [r4, #16]
 801cad0:	4650      	mov	r0, sl
 801cad2:	f7ff feff 	bl	801c8d4 <_free_r>
 801cad6:	e7c8      	b.n	801ca6a <__ssputs_r+0x46>

0801cad8 <_svfiprintf_r>:
 801cad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cadc:	461d      	mov	r5, r3
 801cade:	898b      	ldrh	r3, [r1, #12]
 801cae0:	061f      	lsls	r7, r3, #24
 801cae2:	b09d      	sub	sp, #116	; 0x74
 801cae4:	4680      	mov	r8, r0
 801cae6:	460c      	mov	r4, r1
 801cae8:	4616      	mov	r6, r2
 801caea:	d50f      	bpl.n	801cb0c <_svfiprintf_r+0x34>
 801caec:	690b      	ldr	r3, [r1, #16]
 801caee:	b96b      	cbnz	r3, 801cb0c <_svfiprintf_r+0x34>
 801caf0:	2140      	movs	r1, #64	; 0x40
 801caf2:	f7ff ff3d 	bl	801c970 <_malloc_r>
 801caf6:	6020      	str	r0, [r4, #0]
 801caf8:	6120      	str	r0, [r4, #16]
 801cafa:	b928      	cbnz	r0, 801cb08 <_svfiprintf_r+0x30>
 801cafc:	230c      	movs	r3, #12
 801cafe:	f8c8 3000 	str.w	r3, [r8]
 801cb02:	f04f 30ff 	mov.w	r0, #4294967295
 801cb06:	e0c8      	b.n	801cc9a <_svfiprintf_r+0x1c2>
 801cb08:	2340      	movs	r3, #64	; 0x40
 801cb0a:	6163      	str	r3, [r4, #20]
 801cb0c:	2300      	movs	r3, #0
 801cb0e:	9309      	str	r3, [sp, #36]	; 0x24
 801cb10:	2320      	movs	r3, #32
 801cb12:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801cb16:	2330      	movs	r3, #48	; 0x30
 801cb18:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801cb1c:	9503      	str	r5, [sp, #12]
 801cb1e:	f04f 0b01 	mov.w	fp, #1
 801cb22:	4637      	mov	r7, r6
 801cb24:	463d      	mov	r5, r7
 801cb26:	f815 3b01 	ldrb.w	r3, [r5], #1
 801cb2a:	b10b      	cbz	r3, 801cb30 <_svfiprintf_r+0x58>
 801cb2c:	2b25      	cmp	r3, #37	; 0x25
 801cb2e:	d13e      	bne.n	801cbae <_svfiprintf_r+0xd6>
 801cb30:	ebb7 0a06 	subs.w	sl, r7, r6
 801cb34:	d00b      	beq.n	801cb4e <_svfiprintf_r+0x76>
 801cb36:	4653      	mov	r3, sl
 801cb38:	4632      	mov	r2, r6
 801cb3a:	4621      	mov	r1, r4
 801cb3c:	4640      	mov	r0, r8
 801cb3e:	f7ff ff71 	bl	801ca24 <__ssputs_r>
 801cb42:	3001      	adds	r0, #1
 801cb44:	f000 80a4 	beq.w	801cc90 <_svfiprintf_r+0x1b8>
 801cb48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801cb4a:	4453      	add	r3, sl
 801cb4c:	9309      	str	r3, [sp, #36]	; 0x24
 801cb4e:	783b      	ldrb	r3, [r7, #0]
 801cb50:	2b00      	cmp	r3, #0
 801cb52:	f000 809d 	beq.w	801cc90 <_svfiprintf_r+0x1b8>
 801cb56:	2300      	movs	r3, #0
 801cb58:	f04f 32ff 	mov.w	r2, #4294967295
 801cb5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801cb60:	9304      	str	r3, [sp, #16]
 801cb62:	9307      	str	r3, [sp, #28]
 801cb64:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801cb68:	931a      	str	r3, [sp, #104]	; 0x68
 801cb6a:	462f      	mov	r7, r5
 801cb6c:	2205      	movs	r2, #5
 801cb6e:	f817 1b01 	ldrb.w	r1, [r7], #1
 801cb72:	4850      	ldr	r0, [pc, #320]	; (801ccb4 <_svfiprintf_r+0x1dc>)
 801cb74:	f7e3 fb4c 	bl	8000210 <memchr>
 801cb78:	9b04      	ldr	r3, [sp, #16]
 801cb7a:	b9d0      	cbnz	r0, 801cbb2 <_svfiprintf_r+0xda>
 801cb7c:	06d9      	lsls	r1, r3, #27
 801cb7e:	bf44      	itt	mi
 801cb80:	2220      	movmi	r2, #32
 801cb82:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801cb86:	071a      	lsls	r2, r3, #28
 801cb88:	bf44      	itt	mi
 801cb8a:	222b      	movmi	r2, #43	; 0x2b
 801cb8c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801cb90:	782a      	ldrb	r2, [r5, #0]
 801cb92:	2a2a      	cmp	r2, #42	; 0x2a
 801cb94:	d015      	beq.n	801cbc2 <_svfiprintf_r+0xea>
 801cb96:	9a07      	ldr	r2, [sp, #28]
 801cb98:	462f      	mov	r7, r5
 801cb9a:	2000      	movs	r0, #0
 801cb9c:	250a      	movs	r5, #10
 801cb9e:	4639      	mov	r1, r7
 801cba0:	f811 3b01 	ldrb.w	r3, [r1], #1
 801cba4:	3b30      	subs	r3, #48	; 0x30
 801cba6:	2b09      	cmp	r3, #9
 801cba8:	d94d      	bls.n	801cc46 <_svfiprintf_r+0x16e>
 801cbaa:	b1b8      	cbz	r0, 801cbdc <_svfiprintf_r+0x104>
 801cbac:	e00f      	b.n	801cbce <_svfiprintf_r+0xf6>
 801cbae:	462f      	mov	r7, r5
 801cbb0:	e7b8      	b.n	801cb24 <_svfiprintf_r+0x4c>
 801cbb2:	4a40      	ldr	r2, [pc, #256]	; (801ccb4 <_svfiprintf_r+0x1dc>)
 801cbb4:	1a80      	subs	r0, r0, r2
 801cbb6:	fa0b f000 	lsl.w	r0, fp, r0
 801cbba:	4318      	orrs	r0, r3
 801cbbc:	9004      	str	r0, [sp, #16]
 801cbbe:	463d      	mov	r5, r7
 801cbc0:	e7d3      	b.n	801cb6a <_svfiprintf_r+0x92>
 801cbc2:	9a03      	ldr	r2, [sp, #12]
 801cbc4:	1d11      	adds	r1, r2, #4
 801cbc6:	6812      	ldr	r2, [r2, #0]
 801cbc8:	9103      	str	r1, [sp, #12]
 801cbca:	2a00      	cmp	r2, #0
 801cbcc:	db01      	blt.n	801cbd2 <_svfiprintf_r+0xfa>
 801cbce:	9207      	str	r2, [sp, #28]
 801cbd0:	e004      	b.n	801cbdc <_svfiprintf_r+0x104>
 801cbd2:	4252      	negs	r2, r2
 801cbd4:	f043 0302 	orr.w	r3, r3, #2
 801cbd8:	9207      	str	r2, [sp, #28]
 801cbda:	9304      	str	r3, [sp, #16]
 801cbdc:	783b      	ldrb	r3, [r7, #0]
 801cbde:	2b2e      	cmp	r3, #46	; 0x2e
 801cbe0:	d10c      	bne.n	801cbfc <_svfiprintf_r+0x124>
 801cbe2:	787b      	ldrb	r3, [r7, #1]
 801cbe4:	2b2a      	cmp	r3, #42	; 0x2a
 801cbe6:	d133      	bne.n	801cc50 <_svfiprintf_r+0x178>
 801cbe8:	9b03      	ldr	r3, [sp, #12]
 801cbea:	1d1a      	adds	r2, r3, #4
 801cbec:	681b      	ldr	r3, [r3, #0]
 801cbee:	9203      	str	r2, [sp, #12]
 801cbf0:	2b00      	cmp	r3, #0
 801cbf2:	bfb8      	it	lt
 801cbf4:	f04f 33ff 	movlt.w	r3, #4294967295
 801cbf8:	3702      	adds	r7, #2
 801cbfa:	9305      	str	r3, [sp, #20]
 801cbfc:	4d2e      	ldr	r5, [pc, #184]	; (801ccb8 <_svfiprintf_r+0x1e0>)
 801cbfe:	7839      	ldrb	r1, [r7, #0]
 801cc00:	2203      	movs	r2, #3
 801cc02:	4628      	mov	r0, r5
 801cc04:	f7e3 fb04 	bl	8000210 <memchr>
 801cc08:	b138      	cbz	r0, 801cc1a <_svfiprintf_r+0x142>
 801cc0a:	2340      	movs	r3, #64	; 0x40
 801cc0c:	1b40      	subs	r0, r0, r5
 801cc0e:	fa03 f000 	lsl.w	r0, r3, r0
 801cc12:	9b04      	ldr	r3, [sp, #16]
 801cc14:	4303      	orrs	r3, r0
 801cc16:	3701      	adds	r7, #1
 801cc18:	9304      	str	r3, [sp, #16]
 801cc1a:	7839      	ldrb	r1, [r7, #0]
 801cc1c:	4827      	ldr	r0, [pc, #156]	; (801ccbc <_svfiprintf_r+0x1e4>)
 801cc1e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801cc22:	2206      	movs	r2, #6
 801cc24:	1c7e      	adds	r6, r7, #1
 801cc26:	f7e3 faf3 	bl	8000210 <memchr>
 801cc2a:	2800      	cmp	r0, #0
 801cc2c:	d038      	beq.n	801cca0 <_svfiprintf_r+0x1c8>
 801cc2e:	4b24      	ldr	r3, [pc, #144]	; (801ccc0 <_svfiprintf_r+0x1e8>)
 801cc30:	bb13      	cbnz	r3, 801cc78 <_svfiprintf_r+0x1a0>
 801cc32:	9b03      	ldr	r3, [sp, #12]
 801cc34:	3307      	adds	r3, #7
 801cc36:	f023 0307 	bic.w	r3, r3, #7
 801cc3a:	3308      	adds	r3, #8
 801cc3c:	9303      	str	r3, [sp, #12]
 801cc3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801cc40:	444b      	add	r3, r9
 801cc42:	9309      	str	r3, [sp, #36]	; 0x24
 801cc44:	e76d      	b.n	801cb22 <_svfiprintf_r+0x4a>
 801cc46:	fb05 3202 	mla	r2, r5, r2, r3
 801cc4a:	2001      	movs	r0, #1
 801cc4c:	460f      	mov	r7, r1
 801cc4e:	e7a6      	b.n	801cb9e <_svfiprintf_r+0xc6>
 801cc50:	2300      	movs	r3, #0
 801cc52:	3701      	adds	r7, #1
 801cc54:	9305      	str	r3, [sp, #20]
 801cc56:	4619      	mov	r1, r3
 801cc58:	250a      	movs	r5, #10
 801cc5a:	4638      	mov	r0, r7
 801cc5c:	f810 2b01 	ldrb.w	r2, [r0], #1
 801cc60:	3a30      	subs	r2, #48	; 0x30
 801cc62:	2a09      	cmp	r2, #9
 801cc64:	d903      	bls.n	801cc6e <_svfiprintf_r+0x196>
 801cc66:	2b00      	cmp	r3, #0
 801cc68:	d0c8      	beq.n	801cbfc <_svfiprintf_r+0x124>
 801cc6a:	9105      	str	r1, [sp, #20]
 801cc6c:	e7c6      	b.n	801cbfc <_svfiprintf_r+0x124>
 801cc6e:	fb05 2101 	mla	r1, r5, r1, r2
 801cc72:	2301      	movs	r3, #1
 801cc74:	4607      	mov	r7, r0
 801cc76:	e7f0      	b.n	801cc5a <_svfiprintf_r+0x182>
 801cc78:	ab03      	add	r3, sp, #12
 801cc7a:	9300      	str	r3, [sp, #0]
 801cc7c:	4622      	mov	r2, r4
 801cc7e:	4b11      	ldr	r3, [pc, #68]	; (801ccc4 <_svfiprintf_r+0x1ec>)
 801cc80:	a904      	add	r1, sp, #16
 801cc82:	4640      	mov	r0, r8
 801cc84:	f3af 8000 	nop.w
 801cc88:	f1b0 3fff 	cmp.w	r0, #4294967295
 801cc8c:	4681      	mov	r9, r0
 801cc8e:	d1d6      	bne.n	801cc3e <_svfiprintf_r+0x166>
 801cc90:	89a3      	ldrh	r3, [r4, #12]
 801cc92:	065b      	lsls	r3, r3, #25
 801cc94:	f53f af35 	bmi.w	801cb02 <_svfiprintf_r+0x2a>
 801cc98:	9809      	ldr	r0, [sp, #36]	; 0x24
 801cc9a:	b01d      	add	sp, #116	; 0x74
 801cc9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cca0:	ab03      	add	r3, sp, #12
 801cca2:	9300      	str	r3, [sp, #0]
 801cca4:	4622      	mov	r2, r4
 801cca6:	4b07      	ldr	r3, [pc, #28]	; (801ccc4 <_svfiprintf_r+0x1ec>)
 801cca8:	a904      	add	r1, sp, #16
 801ccaa:	4640      	mov	r0, r8
 801ccac:	f000 f9c2 	bl	801d034 <_printf_i>
 801ccb0:	e7ea      	b.n	801cc88 <_svfiprintf_r+0x1b0>
 801ccb2:	bf00      	nop
 801ccb4:	0802288c 	.word	0x0802288c
 801ccb8:	08022892 	.word	0x08022892
 801ccbc:	08022896 	.word	0x08022896
 801ccc0:	00000000 	.word	0x00000000
 801ccc4:	0801ca25 	.word	0x0801ca25

0801ccc8 <__sfputc_r>:
 801ccc8:	6893      	ldr	r3, [r2, #8]
 801ccca:	3b01      	subs	r3, #1
 801cccc:	2b00      	cmp	r3, #0
 801ccce:	b410      	push	{r4}
 801ccd0:	6093      	str	r3, [r2, #8]
 801ccd2:	da08      	bge.n	801cce6 <__sfputc_r+0x1e>
 801ccd4:	6994      	ldr	r4, [r2, #24]
 801ccd6:	42a3      	cmp	r3, r4
 801ccd8:	db01      	blt.n	801ccde <__sfputc_r+0x16>
 801ccda:	290a      	cmp	r1, #10
 801ccdc:	d103      	bne.n	801cce6 <__sfputc_r+0x1e>
 801ccde:	f85d 4b04 	ldr.w	r4, [sp], #4
 801cce2:	f000 bb0d 	b.w	801d300 <__swbuf_r>
 801cce6:	6813      	ldr	r3, [r2, #0]
 801cce8:	1c58      	adds	r0, r3, #1
 801ccea:	6010      	str	r0, [r2, #0]
 801ccec:	7019      	strb	r1, [r3, #0]
 801ccee:	4608      	mov	r0, r1
 801ccf0:	f85d 4b04 	ldr.w	r4, [sp], #4
 801ccf4:	4770      	bx	lr

0801ccf6 <__sfputs_r>:
 801ccf6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ccf8:	4606      	mov	r6, r0
 801ccfa:	460f      	mov	r7, r1
 801ccfc:	4614      	mov	r4, r2
 801ccfe:	18d5      	adds	r5, r2, r3
 801cd00:	42ac      	cmp	r4, r5
 801cd02:	d101      	bne.n	801cd08 <__sfputs_r+0x12>
 801cd04:	2000      	movs	r0, #0
 801cd06:	e007      	b.n	801cd18 <__sfputs_r+0x22>
 801cd08:	463a      	mov	r2, r7
 801cd0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801cd0e:	4630      	mov	r0, r6
 801cd10:	f7ff ffda 	bl	801ccc8 <__sfputc_r>
 801cd14:	1c43      	adds	r3, r0, #1
 801cd16:	d1f3      	bne.n	801cd00 <__sfputs_r+0xa>
 801cd18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801cd1c <_vfiprintf_r>:
 801cd1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cd20:	460c      	mov	r4, r1
 801cd22:	b09d      	sub	sp, #116	; 0x74
 801cd24:	4617      	mov	r7, r2
 801cd26:	461d      	mov	r5, r3
 801cd28:	4606      	mov	r6, r0
 801cd2a:	b118      	cbz	r0, 801cd34 <_vfiprintf_r+0x18>
 801cd2c:	6983      	ldr	r3, [r0, #24]
 801cd2e:	b90b      	cbnz	r3, 801cd34 <_vfiprintf_r+0x18>
 801cd30:	f7ff fd3e 	bl	801c7b0 <__sinit>
 801cd34:	4b7c      	ldr	r3, [pc, #496]	; (801cf28 <_vfiprintf_r+0x20c>)
 801cd36:	429c      	cmp	r4, r3
 801cd38:	d158      	bne.n	801cdec <_vfiprintf_r+0xd0>
 801cd3a:	6874      	ldr	r4, [r6, #4]
 801cd3c:	89a3      	ldrh	r3, [r4, #12]
 801cd3e:	0718      	lsls	r0, r3, #28
 801cd40:	d55e      	bpl.n	801ce00 <_vfiprintf_r+0xe4>
 801cd42:	6923      	ldr	r3, [r4, #16]
 801cd44:	2b00      	cmp	r3, #0
 801cd46:	d05b      	beq.n	801ce00 <_vfiprintf_r+0xe4>
 801cd48:	2300      	movs	r3, #0
 801cd4a:	9309      	str	r3, [sp, #36]	; 0x24
 801cd4c:	2320      	movs	r3, #32
 801cd4e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801cd52:	2330      	movs	r3, #48	; 0x30
 801cd54:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801cd58:	9503      	str	r5, [sp, #12]
 801cd5a:	f04f 0b01 	mov.w	fp, #1
 801cd5e:	46b8      	mov	r8, r7
 801cd60:	4645      	mov	r5, r8
 801cd62:	f815 3b01 	ldrb.w	r3, [r5], #1
 801cd66:	b10b      	cbz	r3, 801cd6c <_vfiprintf_r+0x50>
 801cd68:	2b25      	cmp	r3, #37	; 0x25
 801cd6a:	d154      	bne.n	801ce16 <_vfiprintf_r+0xfa>
 801cd6c:	ebb8 0a07 	subs.w	sl, r8, r7
 801cd70:	d00b      	beq.n	801cd8a <_vfiprintf_r+0x6e>
 801cd72:	4653      	mov	r3, sl
 801cd74:	463a      	mov	r2, r7
 801cd76:	4621      	mov	r1, r4
 801cd78:	4630      	mov	r0, r6
 801cd7a:	f7ff ffbc 	bl	801ccf6 <__sfputs_r>
 801cd7e:	3001      	adds	r0, #1
 801cd80:	f000 80c2 	beq.w	801cf08 <_vfiprintf_r+0x1ec>
 801cd84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801cd86:	4453      	add	r3, sl
 801cd88:	9309      	str	r3, [sp, #36]	; 0x24
 801cd8a:	f898 3000 	ldrb.w	r3, [r8]
 801cd8e:	2b00      	cmp	r3, #0
 801cd90:	f000 80ba 	beq.w	801cf08 <_vfiprintf_r+0x1ec>
 801cd94:	2300      	movs	r3, #0
 801cd96:	f04f 32ff 	mov.w	r2, #4294967295
 801cd9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801cd9e:	9304      	str	r3, [sp, #16]
 801cda0:	9307      	str	r3, [sp, #28]
 801cda2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801cda6:	931a      	str	r3, [sp, #104]	; 0x68
 801cda8:	46a8      	mov	r8, r5
 801cdaa:	2205      	movs	r2, #5
 801cdac:	f818 1b01 	ldrb.w	r1, [r8], #1
 801cdb0:	485e      	ldr	r0, [pc, #376]	; (801cf2c <_vfiprintf_r+0x210>)
 801cdb2:	f7e3 fa2d 	bl	8000210 <memchr>
 801cdb6:	9b04      	ldr	r3, [sp, #16]
 801cdb8:	bb78      	cbnz	r0, 801ce1a <_vfiprintf_r+0xfe>
 801cdba:	06d9      	lsls	r1, r3, #27
 801cdbc:	bf44      	itt	mi
 801cdbe:	2220      	movmi	r2, #32
 801cdc0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801cdc4:	071a      	lsls	r2, r3, #28
 801cdc6:	bf44      	itt	mi
 801cdc8:	222b      	movmi	r2, #43	; 0x2b
 801cdca:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801cdce:	782a      	ldrb	r2, [r5, #0]
 801cdd0:	2a2a      	cmp	r2, #42	; 0x2a
 801cdd2:	d02a      	beq.n	801ce2a <_vfiprintf_r+0x10e>
 801cdd4:	9a07      	ldr	r2, [sp, #28]
 801cdd6:	46a8      	mov	r8, r5
 801cdd8:	2000      	movs	r0, #0
 801cdda:	250a      	movs	r5, #10
 801cddc:	4641      	mov	r1, r8
 801cdde:	f811 3b01 	ldrb.w	r3, [r1], #1
 801cde2:	3b30      	subs	r3, #48	; 0x30
 801cde4:	2b09      	cmp	r3, #9
 801cde6:	d969      	bls.n	801cebc <_vfiprintf_r+0x1a0>
 801cde8:	b360      	cbz	r0, 801ce44 <_vfiprintf_r+0x128>
 801cdea:	e024      	b.n	801ce36 <_vfiprintf_r+0x11a>
 801cdec:	4b50      	ldr	r3, [pc, #320]	; (801cf30 <_vfiprintf_r+0x214>)
 801cdee:	429c      	cmp	r4, r3
 801cdf0:	d101      	bne.n	801cdf6 <_vfiprintf_r+0xda>
 801cdf2:	68b4      	ldr	r4, [r6, #8]
 801cdf4:	e7a2      	b.n	801cd3c <_vfiprintf_r+0x20>
 801cdf6:	4b4f      	ldr	r3, [pc, #316]	; (801cf34 <_vfiprintf_r+0x218>)
 801cdf8:	429c      	cmp	r4, r3
 801cdfa:	bf08      	it	eq
 801cdfc:	68f4      	ldreq	r4, [r6, #12]
 801cdfe:	e79d      	b.n	801cd3c <_vfiprintf_r+0x20>
 801ce00:	4621      	mov	r1, r4
 801ce02:	4630      	mov	r0, r6
 801ce04:	f000 fae0 	bl	801d3c8 <__swsetup_r>
 801ce08:	2800      	cmp	r0, #0
 801ce0a:	d09d      	beq.n	801cd48 <_vfiprintf_r+0x2c>
 801ce0c:	f04f 30ff 	mov.w	r0, #4294967295
 801ce10:	b01d      	add	sp, #116	; 0x74
 801ce12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ce16:	46a8      	mov	r8, r5
 801ce18:	e7a2      	b.n	801cd60 <_vfiprintf_r+0x44>
 801ce1a:	4a44      	ldr	r2, [pc, #272]	; (801cf2c <_vfiprintf_r+0x210>)
 801ce1c:	1a80      	subs	r0, r0, r2
 801ce1e:	fa0b f000 	lsl.w	r0, fp, r0
 801ce22:	4318      	orrs	r0, r3
 801ce24:	9004      	str	r0, [sp, #16]
 801ce26:	4645      	mov	r5, r8
 801ce28:	e7be      	b.n	801cda8 <_vfiprintf_r+0x8c>
 801ce2a:	9a03      	ldr	r2, [sp, #12]
 801ce2c:	1d11      	adds	r1, r2, #4
 801ce2e:	6812      	ldr	r2, [r2, #0]
 801ce30:	9103      	str	r1, [sp, #12]
 801ce32:	2a00      	cmp	r2, #0
 801ce34:	db01      	blt.n	801ce3a <_vfiprintf_r+0x11e>
 801ce36:	9207      	str	r2, [sp, #28]
 801ce38:	e004      	b.n	801ce44 <_vfiprintf_r+0x128>
 801ce3a:	4252      	negs	r2, r2
 801ce3c:	f043 0302 	orr.w	r3, r3, #2
 801ce40:	9207      	str	r2, [sp, #28]
 801ce42:	9304      	str	r3, [sp, #16]
 801ce44:	f898 3000 	ldrb.w	r3, [r8]
 801ce48:	2b2e      	cmp	r3, #46	; 0x2e
 801ce4a:	d10e      	bne.n	801ce6a <_vfiprintf_r+0x14e>
 801ce4c:	f898 3001 	ldrb.w	r3, [r8, #1]
 801ce50:	2b2a      	cmp	r3, #42	; 0x2a
 801ce52:	d138      	bne.n	801cec6 <_vfiprintf_r+0x1aa>
 801ce54:	9b03      	ldr	r3, [sp, #12]
 801ce56:	1d1a      	adds	r2, r3, #4
 801ce58:	681b      	ldr	r3, [r3, #0]
 801ce5a:	9203      	str	r2, [sp, #12]
 801ce5c:	2b00      	cmp	r3, #0
 801ce5e:	bfb8      	it	lt
 801ce60:	f04f 33ff 	movlt.w	r3, #4294967295
 801ce64:	f108 0802 	add.w	r8, r8, #2
 801ce68:	9305      	str	r3, [sp, #20]
 801ce6a:	4d33      	ldr	r5, [pc, #204]	; (801cf38 <_vfiprintf_r+0x21c>)
 801ce6c:	f898 1000 	ldrb.w	r1, [r8]
 801ce70:	2203      	movs	r2, #3
 801ce72:	4628      	mov	r0, r5
 801ce74:	f7e3 f9cc 	bl	8000210 <memchr>
 801ce78:	b140      	cbz	r0, 801ce8c <_vfiprintf_r+0x170>
 801ce7a:	2340      	movs	r3, #64	; 0x40
 801ce7c:	1b40      	subs	r0, r0, r5
 801ce7e:	fa03 f000 	lsl.w	r0, r3, r0
 801ce82:	9b04      	ldr	r3, [sp, #16]
 801ce84:	4303      	orrs	r3, r0
 801ce86:	f108 0801 	add.w	r8, r8, #1
 801ce8a:	9304      	str	r3, [sp, #16]
 801ce8c:	f898 1000 	ldrb.w	r1, [r8]
 801ce90:	482a      	ldr	r0, [pc, #168]	; (801cf3c <_vfiprintf_r+0x220>)
 801ce92:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801ce96:	2206      	movs	r2, #6
 801ce98:	f108 0701 	add.w	r7, r8, #1
 801ce9c:	f7e3 f9b8 	bl	8000210 <memchr>
 801cea0:	2800      	cmp	r0, #0
 801cea2:	d037      	beq.n	801cf14 <_vfiprintf_r+0x1f8>
 801cea4:	4b26      	ldr	r3, [pc, #152]	; (801cf40 <_vfiprintf_r+0x224>)
 801cea6:	bb1b      	cbnz	r3, 801cef0 <_vfiprintf_r+0x1d4>
 801cea8:	9b03      	ldr	r3, [sp, #12]
 801ceaa:	3307      	adds	r3, #7
 801ceac:	f023 0307 	bic.w	r3, r3, #7
 801ceb0:	3308      	adds	r3, #8
 801ceb2:	9303      	str	r3, [sp, #12]
 801ceb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ceb6:	444b      	add	r3, r9
 801ceb8:	9309      	str	r3, [sp, #36]	; 0x24
 801ceba:	e750      	b.n	801cd5e <_vfiprintf_r+0x42>
 801cebc:	fb05 3202 	mla	r2, r5, r2, r3
 801cec0:	2001      	movs	r0, #1
 801cec2:	4688      	mov	r8, r1
 801cec4:	e78a      	b.n	801cddc <_vfiprintf_r+0xc0>
 801cec6:	2300      	movs	r3, #0
 801cec8:	f108 0801 	add.w	r8, r8, #1
 801cecc:	9305      	str	r3, [sp, #20]
 801cece:	4619      	mov	r1, r3
 801ced0:	250a      	movs	r5, #10
 801ced2:	4640      	mov	r0, r8
 801ced4:	f810 2b01 	ldrb.w	r2, [r0], #1
 801ced8:	3a30      	subs	r2, #48	; 0x30
 801ceda:	2a09      	cmp	r2, #9
 801cedc:	d903      	bls.n	801cee6 <_vfiprintf_r+0x1ca>
 801cede:	2b00      	cmp	r3, #0
 801cee0:	d0c3      	beq.n	801ce6a <_vfiprintf_r+0x14e>
 801cee2:	9105      	str	r1, [sp, #20]
 801cee4:	e7c1      	b.n	801ce6a <_vfiprintf_r+0x14e>
 801cee6:	fb05 2101 	mla	r1, r5, r1, r2
 801ceea:	2301      	movs	r3, #1
 801ceec:	4680      	mov	r8, r0
 801ceee:	e7f0      	b.n	801ced2 <_vfiprintf_r+0x1b6>
 801cef0:	ab03      	add	r3, sp, #12
 801cef2:	9300      	str	r3, [sp, #0]
 801cef4:	4622      	mov	r2, r4
 801cef6:	4b13      	ldr	r3, [pc, #76]	; (801cf44 <_vfiprintf_r+0x228>)
 801cef8:	a904      	add	r1, sp, #16
 801cefa:	4630      	mov	r0, r6
 801cefc:	f3af 8000 	nop.w
 801cf00:	f1b0 3fff 	cmp.w	r0, #4294967295
 801cf04:	4681      	mov	r9, r0
 801cf06:	d1d5      	bne.n	801ceb4 <_vfiprintf_r+0x198>
 801cf08:	89a3      	ldrh	r3, [r4, #12]
 801cf0a:	065b      	lsls	r3, r3, #25
 801cf0c:	f53f af7e 	bmi.w	801ce0c <_vfiprintf_r+0xf0>
 801cf10:	9809      	ldr	r0, [sp, #36]	; 0x24
 801cf12:	e77d      	b.n	801ce10 <_vfiprintf_r+0xf4>
 801cf14:	ab03      	add	r3, sp, #12
 801cf16:	9300      	str	r3, [sp, #0]
 801cf18:	4622      	mov	r2, r4
 801cf1a:	4b0a      	ldr	r3, [pc, #40]	; (801cf44 <_vfiprintf_r+0x228>)
 801cf1c:	a904      	add	r1, sp, #16
 801cf1e:	4630      	mov	r0, r6
 801cf20:	f000 f888 	bl	801d034 <_printf_i>
 801cf24:	e7ec      	b.n	801cf00 <_vfiprintf_r+0x1e4>
 801cf26:	bf00      	nop
 801cf28:	0802284c 	.word	0x0802284c
 801cf2c:	0802288c 	.word	0x0802288c
 801cf30:	0802286c 	.word	0x0802286c
 801cf34:	0802282c 	.word	0x0802282c
 801cf38:	08022892 	.word	0x08022892
 801cf3c:	08022896 	.word	0x08022896
 801cf40:	00000000 	.word	0x00000000
 801cf44:	0801ccf7 	.word	0x0801ccf7

0801cf48 <_printf_common>:
 801cf48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801cf4c:	4691      	mov	r9, r2
 801cf4e:	461f      	mov	r7, r3
 801cf50:	688a      	ldr	r2, [r1, #8]
 801cf52:	690b      	ldr	r3, [r1, #16]
 801cf54:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801cf58:	4293      	cmp	r3, r2
 801cf5a:	bfb8      	it	lt
 801cf5c:	4613      	movlt	r3, r2
 801cf5e:	f8c9 3000 	str.w	r3, [r9]
 801cf62:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801cf66:	4606      	mov	r6, r0
 801cf68:	460c      	mov	r4, r1
 801cf6a:	b112      	cbz	r2, 801cf72 <_printf_common+0x2a>
 801cf6c:	3301      	adds	r3, #1
 801cf6e:	f8c9 3000 	str.w	r3, [r9]
 801cf72:	6823      	ldr	r3, [r4, #0]
 801cf74:	0699      	lsls	r1, r3, #26
 801cf76:	bf42      	ittt	mi
 801cf78:	f8d9 3000 	ldrmi.w	r3, [r9]
 801cf7c:	3302      	addmi	r3, #2
 801cf7e:	f8c9 3000 	strmi.w	r3, [r9]
 801cf82:	6825      	ldr	r5, [r4, #0]
 801cf84:	f015 0506 	ands.w	r5, r5, #6
 801cf88:	d107      	bne.n	801cf9a <_printf_common+0x52>
 801cf8a:	f104 0a19 	add.w	sl, r4, #25
 801cf8e:	68e3      	ldr	r3, [r4, #12]
 801cf90:	f8d9 2000 	ldr.w	r2, [r9]
 801cf94:	1a9b      	subs	r3, r3, r2
 801cf96:	42ab      	cmp	r3, r5
 801cf98:	dc28      	bgt.n	801cfec <_printf_common+0xa4>
 801cf9a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 801cf9e:	6822      	ldr	r2, [r4, #0]
 801cfa0:	3300      	adds	r3, #0
 801cfa2:	bf18      	it	ne
 801cfa4:	2301      	movne	r3, #1
 801cfa6:	0692      	lsls	r2, r2, #26
 801cfa8:	d42d      	bmi.n	801d006 <_printf_common+0xbe>
 801cfaa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801cfae:	4639      	mov	r1, r7
 801cfb0:	4630      	mov	r0, r6
 801cfb2:	47c0      	blx	r8
 801cfb4:	3001      	adds	r0, #1
 801cfb6:	d020      	beq.n	801cffa <_printf_common+0xb2>
 801cfb8:	6823      	ldr	r3, [r4, #0]
 801cfba:	68e5      	ldr	r5, [r4, #12]
 801cfbc:	f8d9 2000 	ldr.w	r2, [r9]
 801cfc0:	f003 0306 	and.w	r3, r3, #6
 801cfc4:	2b04      	cmp	r3, #4
 801cfc6:	bf08      	it	eq
 801cfc8:	1aad      	subeq	r5, r5, r2
 801cfca:	68a3      	ldr	r3, [r4, #8]
 801cfcc:	6922      	ldr	r2, [r4, #16]
 801cfce:	bf0c      	ite	eq
 801cfd0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801cfd4:	2500      	movne	r5, #0
 801cfd6:	4293      	cmp	r3, r2
 801cfd8:	bfc4      	itt	gt
 801cfda:	1a9b      	subgt	r3, r3, r2
 801cfdc:	18ed      	addgt	r5, r5, r3
 801cfde:	f04f 0900 	mov.w	r9, #0
 801cfe2:	341a      	adds	r4, #26
 801cfe4:	454d      	cmp	r5, r9
 801cfe6:	d11a      	bne.n	801d01e <_printf_common+0xd6>
 801cfe8:	2000      	movs	r0, #0
 801cfea:	e008      	b.n	801cffe <_printf_common+0xb6>
 801cfec:	2301      	movs	r3, #1
 801cfee:	4652      	mov	r2, sl
 801cff0:	4639      	mov	r1, r7
 801cff2:	4630      	mov	r0, r6
 801cff4:	47c0      	blx	r8
 801cff6:	3001      	adds	r0, #1
 801cff8:	d103      	bne.n	801d002 <_printf_common+0xba>
 801cffa:	f04f 30ff 	mov.w	r0, #4294967295
 801cffe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d002:	3501      	adds	r5, #1
 801d004:	e7c3      	b.n	801cf8e <_printf_common+0x46>
 801d006:	18e1      	adds	r1, r4, r3
 801d008:	1c5a      	adds	r2, r3, #1
 801d00a:	2030      	movs	r0, #48	; 0x30
 801d00c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801d010:	4422      	add	r2, r4
 801d012:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801d016:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801d01a:	3302      	adds	r3, #2
 801d01c:	e7c5      	b.n	801cfaa <_printf_common+0x62>
 801d01e:	2301      	movs	r3, #1
 801d020:	4622      	mov	r2, r4
 801d022:	4639      	mov	r1, r7
 801d024:	4630      	mov	r0, r6
 801d026:	47c0      	blx	r8
 801d028:	3001      	adds	r0, #1
 801d02a:	d0e6      	beq.n	801cffa <_printf_common+0xb2>
 801d02c:	f109 0901 	add.w	r9, r9, #1
 801d030:	e7d8      	b.n	801cfe4 <_printf_common+0x9c>
	...

0801d034 <_printf_i>:
 801d034:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801d038:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 801d03c:	460c      	mov	r4, r1
 801d03e:	7e09      	ldrb	r1, [r1, #24]
 801d040:	b085      	sub	sp, #20
 801d042:	296e      	cmp	r1, #110	; 0x6e
 801d044:	4617      	mov	r7, r2
 801d046:	4606      	mov	r6, r0
 801d048:	4698      	mov	r8, r3
 801d04a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801d04c:	f000 80b3 	beq.w	801d1b6 <_printf_i+0x182>
 801d050:	d822      	bhi.n	801d098 <_printf_i+0x64>
 801d052:	2963      	cmp	r1, #99	; 0x63
 801d054:	d036      	beq.n	801d0c4 <_printf_i+0x90>
 801d056:	d80a      	bhi.n	801d06e <_printf_i+0x3a>
 801d058:	2900      	cmp	r1, #0
 801d05a:	f000 80b9 	beq.w	801d1d0 <_printf_i+0x19c>
 801d05e:	2958      	cmp	r1, #88	; 0x58
 801d060:	f000 8083 	beq.w	801d16a <_printf_i+0x136>
 801d064:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801d068:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 801d06c:	e032      	b.n	801d0d4 <_printf_i+0xa0>
 801d06e:	2964      	cmp	r1, #100	; 0x64
 801d070:	d001      	beq.n	801d076 <_printf_i+0x42>
 801d072:	2969      	cmp	r1, #105	; 0x69
 801d074:	d1f6      	bne.n	801d064 <_printf_i+0x30>
 801d076:	6820      	ldr	r0, [r4, #0]
 801d078:	6813      	ldr	r3, [r2, #0]
 801d07a:	0605      	lsls	r5, r0, #24
 801d07c:	f103 0104 	add.w	r1, r3, #4
 801d080:	d52a      	bpl.n	801d0d8 <_printf_i+0xa4>
 801d082:	681b      	ldr	r3, [r3, #0]
 801d084:	6011      	str	r1, [r2, #0]
 801d086:	2b00      	cmp	r3, #0
 801d088:	da03      	bge.n	801d092 <_printf_i+0x5e>
 801d08a:	222d      	movs	r2, #45	; 0x2d
 801d08c:	425b      	negs	r3, r3
 801d08e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801d092:	486f      	ldr	r0, [pc, #444]	; (801d250 <_printf_i+0x21c>)
 801d094:	220a      	movs	r2, #10
 801d096:	e039      	b.n	801d10c <_printf_i+0xd8>
 801d098:	2973      	cmp	r1, #115	; 0x73
 801d09a:	f000 809d 	beq.w	801d1d8 <_printf_i+0x1a4>
 801d09e:	d808      	bhi.n	801d0b2 <_printf_i+0x7e>
 801d0a0:	296f      	cmp	r1, #111	; 0x6f
 801d0a2:	d020      	beq.n	801d0e6 <_printf_i+0xb2>
 801d0a4:	2970      	cmp	r1, #112	; 0x70
 801d0a6:	d1dd      	bne.n	801d064 <_printf_i+0x30>
 801d0a8:	6823      	ldr	r3, [r4, #0]
 801d0aa:	f043 0320 	orr.w	r3, r3, #32
 801d0ae:	6023      	str	r3, [r4, #0]
 801d0b0:	e003      	b.n	801d0ba <_printf_i+0x86>
 801d0b2:	2975      	cmp	r1, #117	; 0x75
 801d0b4:	d017      	beq.n	801d0e6 <_printf_i+0xb2>
 801d0b6:	2978      	cmp	r1, #120	; 0x78
 801d0b8:	d1d4      	bne.n	801d064 <_printf_i+0x30>
 801d0ba:	2378      	movs	r3, #120	; 0x78
 801d0bc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801d0c0:	4864      	ldr	r0, [pc, #400]	; (801d254 <_printf_i+0x220>)
 801d0c2:	e055      	b.n	801d170 <_printf_i+0x13c>
 801d0c4:	6813      	ldr	r3, [r2, #0]
 801d0c6:	1d19      	adds	r1, r3, #4
 801d0c8:	681b      	ldr	r3, [r3, #0]
 801d0ca:	6011      	str	r1, [r2, #0]
 801d0cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801d0d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801d0d4:	2301      	movs	r3, #1
 801d0d6:	e08c      	b.n	801d1f2 <_printf_i+0x1be>
 801d0d8:	681b      	ldr	r3, [r3, #0]
 801d0da:	6011      	str	r1, [r2, #0]
 801d0dc:	f010 0f40 	tst.w	r0, #64	; 0x40
 801d0e0:	bf18      	it	ne
 801d0e2:	b21b      	sxthne	r3, r3
 801d0e4:	e7cf      	b.n	801d086 <_printf_i+0x52>
 801d0e6:	6813      	ldr	r3, [r2, #0]
 801d0e8:	6825      	ldr	r5, [r4, #0]
 801d0ea:	1d18      	adds	r0, r3, #4
 801d0ec:	6010      	str	r0, [r2, #0]
 801d0ee:	0628      	lsls	r0, r5, #24
 801d0f0:	d501      	bpl.n	801d0f6 <_printf_i+0xc2>
 801d0f2:	681b      	ldr	r3, [r3, #0]
 801d0f4:	e002      	b.n	801d0fc <_printf_i+0xc8>
 801d0f6:	0668      	lsls	r0, r5, #25
 801d0f8:	d5fb      	bpl.n	801d0f2 <_printf_i+0xbe>
 801d0fa:	881b      	ldrh	r3, [r3, #0]
 801d0fc:	4854      	ldr	r0, [pc, #336]	; (801d250 <_printf_i+0x21c>)
 801d0fe:	296f      	cmp	r1, #111	; 0x6f
 801d100:	bf14      	ite	ne
 801d102:	220a      	movne	r2, #10
 801d104:	2208      	moveq	r2, #8
 801d106:	2100      	movs	r1, #0
 801d108:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801d10c:	6865      	ldr	r5, [r4, #4]
 801d10e:	60a5      	str	r5, [r4, #8]
 801d110:	2d00      	cmp	r5, #0
 801d112:	f2c0 8095 	blt.w	801d240 <_printf_i+0x20c>
 801d116:	6821      	ldr	r1, [r4, #0]
 801d118:	f021 0104 	bic.w	r1, r1, #4
 801d11c:	6021      	str	r1, [r4, #0]
 801d11e:	2b00      	cmp	r3, #0
 801d120:	d13d      	bne.n	801d19e <_printf_i+0x16a>
 801d122:	2d00      	cmp	r5, #0
 801d124:	f040 808e 	bne.w	801d244 <_printf_i+0x210>
 801d128:	4665      	mov	r5, ip
 801d12a:	2a08      	cmp	r2, #8
 801d12c:	d10b      	bne.n	801d146 <_printf_i+0x112>
 801d12e:	6823      	ldr	r3, [r4, #0]
 801d130:	07db      	lsls	r3, r3, #31
 801d132:	d508      	bpl.n	801d146 <_printf_i+0x112>
 801d134:	6923      	ldr	r3, [r4, #16]
 801d136:	6862      	ldr	r2, [r4, #4]
 801d138:	429a      	cmp	r2, r3
 801d13a:	bfde      	ittt	le
 801d13c:	2330      	movle	r3, #48	; 0x30
 801d13e:	f805 3c01 	strble.w	r3, [r5, #-1]
 801d142:	f105 35ff 	addle.w	r5, r5, #4294967295
 801d146:	ebac 0305 	sub.w	r3, ip, r5
 801d14a:	6123      	str	r3, [r4, #16]
 801d14c:	f8cd 8000 	str.w	r8, [sp]
 801d150:	463b      	mov	r3, r7
 801d152:	aa03      	add	r2, sp, #12
 801d154:	4621      	mov	r1, r4
 801d156:	4630      	mov	r0, r6
 801d158:	f7ff fef6 	bl	801cf48 <_printf_common>
 801d15c:	3001      	adds	r0, #1
 801d15e:	d14d      	bne.n	801d1fc <_printf_i+0x1c8>
 801d160:	f04f 30ff 	mov.w	r0, #4294967295
 801d164:	b005      	add	sp, #20
 801d166:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801d16a:	4839      	ldr	r0, [pc, #228]	; (801d250 <_printf_i+0x21c>)
 801d16c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 801d170:	6813      	ldr	r3, [r2, #0]
 801d172:	6821      	ldr	r1, [r4, #0]
 801d174:	1d1d      	adds	r5, r3, #4
 801d176:	681b      	ldr	r3, [r3, #0]
 801d178:	6015      	str	r5, [r2, #0]
 801d17a:	060a      	lsls	r2, r1, #24
 801d17c:	d50b      	bpl.n	801d196 <_printf_i+0x162>
 801d17e:	07ca      	lsls	r2, r1, #31
 801d180:	bf44      	itt	mi
 801d182:	f041 0120 	orrmi.w	r1, r1, #32
 801d186:	6021      	strmi	r1, [r4, #0]
 801d188:	b91b      	cbnz	r3, 801d192 <_printf_i+0x15e>
 801d18a:	6822      	ldr	r2, [r4, #0]
 801d18c:	f022 0220 	bic.w	r2, r2, #32
 801d190:	6022      	str	r2, [r4, #0]
 801d192:	2210      	movs	r2, #16
 801d194:	e7b7      	b.n	801d106 <_printf_i+0xd2>
 801d196:	064d      	lsls	r5, r1, #25
 801d198:	bf48      	it	mi
 801d19a:	b29b      	uxthmi	r3, r3
 801d19c:	e7ef      	b.n	801d17e <_printf_i+0x14a>
 801d19e:	4665      	mov	r5, ip
 801d1a0:	fbb3 f1f2 	udiv	r1, r3, r2
 801d1a4:	fb02 3311 	mls	r3, r2, r1, r3
 801d1a8:	5cc3      	ldrb	r3, [r0, r3]
 801d1aa:	f805 3d01 	strb.w	r3, [r5, #-1]!
 801d1ae:	460b      	mov	r3, r1
 801d1b0:	2900      	cmp	r1, #0
 801d1b2:	d1f5      	bne.n	801d1a0 <_printf_i+0x16c>
 801d1b4:	e7b9      	b.n	801d12a <_printf_i+0xf6>
 801d1b6:	6813      	ldr	r3, [r2, #0]
 801d1b8:	6825      	ldr	r5, [r4, #0]
 801d1ba:	6961      	ldr	r1, [r4, #20]
 801d1bc:	1d18      	adds	r0, r3, #4
 801d1be:	6010      	str	r0, [r2, #0]
 801d1c0:	0628      	lsls	r0, r5, #24
 801d1c2:	681b      	ldr	r3, [r3, #0]
 801d1c4:	d501      	bpl.n	801d1ca <_printf_i+0x196>
 801d1c6:	6019      	str	r1, [r3, #0]
 801d1c8:	e002      	b.n	801d1d0 <_printf_i+0x19c>
 801d1ca:	066a      	lsls	r2, r5, #25
 801d1cc:	d5fb      	bpl.n	801d1c6 <_printf_i+0x192>
 801d1ce:	8019      	strh	r1, [r3, #0]
 801d1d0:	2300      	movs	r3, #0
 801d1d2:	6123      	str	r3, [r4, #16]
 801d1d4:	4665      	mov	r5, ip
 801d1d6:	e7b9      	b.n	801d14c <_printf_i+0x118>
 801d1d8:	6813      	ldr	r3, [r2, #0]
 801d1da:	1d19      	adds	r1, r3, #4
 801d1dc:	6011      	str	r1, [r2, #0]
 801d1de:	681d      	ldr	r5, [r3, #0]
 801d1e0:	6862      	ldr	r2, [r4, #4]
 801d1e2:	2100      	movs	r1, #0
 801d1e4:	4628      	mov	r0, r5
 801d1e6:	f7e3 f813 	bl	8000210 <memchr>
 801d1ea:	b108      	cbz	r0, 801d1f0 <_printf_i+0x1bc>
 801d1ec:	1b40      	subs	r0, r0, r5
 801d1ee:	6060      	str	r0, [r4, #4]
 801d1f0:	6863      	ldr	r3, [r4, #4]
 801d1f2:	6123      	str	r3, [r4, #16]
 801d1f4:	2300      	movs	r3, #0
 801d1f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801d1fa:	e7a7      	b.n	801d14c <_printf_i+0x118>
 801d1fc:	6923      	ldr	r3, [r4, #16]
 801d1fe:	462a      	mov	r2, r5
 801d200:	4639      	mov	r1, r7
 801d202:	4630      	mov	r0, r6
 801d204:	47c0      	blx	r8
 801d206:	3001      	adds	r0, #1
 801d208:	d0aa      	beq.n	801d160 <_printf_i+0x12c>
 801d20a:	6823      	ldr	r3, [r4, #0]
 801d20c:	079b      	lsls	r3, r3, #30
 801d20e:	d413      	bmi.n	801d238 <_printf_i+0x204>
 801d210:	68e0      	ldr	r0, [r4, #12]
 801d212:	9b03      	ldr	r3, [sp, #12]
 801d214:	4298      	cmp	r0, r3
 801d216:	bfb8      	it	lt
 801d218:	4618      	movlt	r0, r3
 801d21a:	e7a3      	b.n	801d164 <_printf_i+0x130>
 801d21c:	2301      	movs	r3, #1
 801d21e:	464a      	mov	r2, r9
 801d220:	4639      	mov	r1, r7
 801d222:	4630      	mov	r0, r6
 801d224:	47c0      	blx	r8
 801d226:	3001      	adds	r0, #1
 801d228:	d09a      	beq.n	801d160 <_printf_i+0x12c>
 801d22a:	3501      	adds	r5, #1
 801d22c:	68e3      	ldr	r3, [r4, #12]
 801d22e:	9a03      	ldr	r2, [sp, #12]
 801d230:	1a9b      	subs	r3, r3, r2
 801d232:	42ab      	cmp	r3, r5
 801d234:	dcf2      	bgt.n	801d21c <_printf_i+0x1e8>
 801d236:	e7eb      	b.n	801d210 <_printf_i+0x1dc>
 801d238:	2500      	movs	r5, #0
 801d23a:	f104 0919 	add.w	r9, r4, #25
 801d23e:	e7f5      	b.n	801d22c <_printf_i+0x1f8>
 801d240:	2b00      	cmp	r3, #0
 801d242:	d1ac      	bne.n	801d19e <_printf_i+0x16a>
 801d244:	7803      	ldrb	r3, [r0, #0]
 801d246:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801d24a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801d24e:	e76c      	b.n	801d12a <_printf_i+0xf6>
 801d250:	0802289d 	.word	0x0802289d
 801d254:	080228ae 	.word	0x080228ae

0801d258 <_sbrk_r>:
 801d258:	b538      	push	{r3, r4, r5, lr}
 801d25a:	4c06      	ldr	r4, [pc, #24]	; (801d274 <_sbrk_r+0x1c>)
 801d25c:	2300      	movs	r3, #0
 801d25e:	4605      	mov	r5, r0
 801d260:	4608      	mov	r0, r1
 801d262:	6023      	str	r3, [r4, #0]
 801d264:	f7e7 fd96 	bl	8004d94 <_sbrk>
 801d268:	1c43      	adds	r3, r0, #1
 801d26a:	d102      	bne.n	801d272 <_sbrk_r+0x1a>
 801d26c:	6823      	ldr	r3, [r4, #0]
 801d26e:	b103      	cbz	r3, 801d272 <_sbrk_r+0x1a>
 801d270:	602b      	str	r3, [r5, #0]
 801d272:	bd38      	pop	{r3, r4, r5, pc}
 801d274:	2000f834 	.word	0x2000f834

0801d278 <__sread>:
 801d278:	b510      	push	{r4, lr}
 801d27a:	460c      	mov	r4, r1
 801d27c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d280:	f000 fa6e 	bl	801d760 <_read_r>
 801d284:	2800      	cmp	r0, #0
 801d286:	bfab      	itete	ge
 801d288:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801d28a:	89a3      	ldrhlt	r3, [r4, #12]
 801d28c:	181b      	addge	r3, r3, r0
 801d28e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801d292:	bfac      	ite	ge
 801d294:	6563      	strge	r3, [r4, #84]	; 0x54
 801d296:	81a3      	strhlt	r3, [r4, #12]
 801d298:	bd10      	pop	{r4, pc}

0801d29a <__swrite>:
 801d29a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d29e:	461f      	mov	r7, r3
 801d2a0:	898b      	ldrh	r3, [r1, #12]
 801d2a2:	05db      	lsls	r3, r3, #23
 801d2a4:	4605      	mov	r5, r0
 801d2a6:	460c      	mov	r4, r1
 801d2a8:	4616      	mov	r6, r2
 801d2aa:	d505      	bpl.n	801d2b8 <__swrite+0x1e>
 801d2ac:	2302      	movs	r3, #2
 801d2ae:	2200      	movs	r2, #0
 801d2b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d2b4:	f000 f9b6 	bl	801d624 <_lseek_r>
 801d2b8:	89a3      	ldrh	r3, [r4, #12]
 801d2ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801d2be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801d2c2:	81a3      	strh	r3, [r4, #12]
 801d2c4:	4632      	mov	r2, r6
 801d2c6:	463b      	mov	r3, r7
 801d2c8:	4628      	mov	r0, r5
 801d2ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801d2ce:	f000 b869 	b.w	801d3a4 <_write_r>

0801d2d2 <__sseek>:
 801d2d2:	b510      	push	{r4, lr}
 801d2d4:	460c      	mov	r4, r1
 801d2d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d2da:	f000 f9a3 	bl	801d624 <_lseek_r>
 801d2de:	1c43      	adds	r3, r0, #1
 801d2e0:	89a3      	ldrh	r3, [r4, #12]
 801d2e2:	bf15      	itete	ne
 801d2e4:	6560      	strne	r0, [r4, #84]	; 0x54
 801d2e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801d2ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801d2ee:	81a3      	strheq	r3, [r4, #12]
 801d2f0:	bf18      	it	ne
 801d2f2:	81a3      	strhne	r3, [r4, #12]
 801d2f4:	bd10      	pop	{r4, pc}

0801d2f6 <__sclose>:
 801d2f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d2fa:	f000 b8d3 	b.w	801d4a4 <_close_r>
	...

0801d300 <__swbuf_r>:
 801d300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d302:	460e      	mov	r6, r1
 801d304:	4614      	mov	r4, r2
 801d306:	4605      	mov	r5, r0
 801d308:	b118      	cbz	r0, 801d312 <__swbuf_r+0x12>
 801d30a:	6983      	ldr	r3, [r0, #24]
 801d30c:	b90b      	cbnz	r3, 801d312 <__swbuf_r+0x12>
 801d30e:	f7ff fa4f 	bl	801c7b0 <__sinit>
 801d312:	4b21      	ldr	r3, [pc, #132]	; (801d398 <__swbuf_r+0x98>)
 801d314:	429c      	cmp	r4, r3
 801d316:	d12a      	bne.n	801d36e <__swbuf_r+0x6e>
 801d318:	686c      	ldr	r4, [r5, #4]
 801d31a:	69a3      	ldr	r3, [r4, #24]
 801d31c:	60a3      	str	r3, [r4, #8]
 801d31e:	89a3      	ldrh	r3, [r4, #12]
 801d320:	071a      	lsls	r2, r3, #28
 801d322:	d52e      	bpl.n	801d382 <__swbuf_r+0x82>
 801d324:	6923      	ldr	r3, [r4, #16]
 801d326:	b363      	cbz	r3, 801d382 <__swbuf_r+0x82>
 801d328:	6923      	ldr	r3, [r4, #16]
 801d32a:	6820      	ldr	r0, [r4, #0]
 801d32c:	1ac0      	subs	r0, r0, r3
 801d32e:	6963      	ldr	r3, [r4, #20]
 801d330:	b2f6      	uxtb	r6, r6
 801d332:	4283      	cmp	r3, r0
 801d334:	4637      	mov	r7, r6
 801d336:	dc04      	bgt.n	801d342 <__swbuf_r+0x42>
 801d338:	4621      	mov	r1, r4
 801d33a:	4628      	mov	r0, r5
 801d33c:	f000 f948 	bl	801d5d0 <_fflush_r>
 801d340:	bb28      	cbnz	r0, 801d38e <__swbuf_r+0x8e>
 801d342:	68a3      	ldr	r3, [r4, #8]
 801d344:	3b01      	subs	r3, #1
 801d346:	60a3      	str	r3, [r4, #8]
 801d348:	6823      	ldr	r3, [r4, #0]
 801d34a:	1c5a      	adds	r2, r3, #1
 801d34c:	6022      	str	r2, [r4, #0]
 801d34e:	701e      	strb	r6, [r3, #0]
 801d350:	6963      	ldr	r3, [r4, #20]
 801d352:	3001      	adds	r0, #1
 801d354:	4283      	cmp	r3, r0
 801d356:	d004      	beq.n	801d362 <__swbuf_r+0x62>
 801d358:	89a3      	ldrh	r3, [r4, #12]
 801d35a:	07db      	lsls	r3, r3, #31
 801d35c:	d519      	bpl.n	801d392 <__swbuf_r+0x92>
 801d35e:	2e0a      	cmp	r6, #10
 801d360:	d117      	bne.n	801d392 <__swbuf_r+0x92>
 801d362:	4621      	mov	r1, r4
 801d364:	4628      	mov	r0, r5
 801d366:	f000 f933 	bl	801d5d0 <_fflush_r>
 801d36a:	b190      	cbz	r0, 801d392 <__swbuf_r+0x92>
 801d36c:	e00f      	b.n	801d38e <__swbuf_r+0x8e>
 801d36e:	4b0b      	ldr	r3, [pc, #44]	; (801d39c <__swbuf_r+0x9c>)
 801d370:	429c      	cmp	r4, r3
 801d372:	d101      	bne.n	801d378 <__swbuf_r+0x78>
 801d374:	68ac      	ldr	r4, [r5, #8]
 801d376:	e7d0      	b.n	801d31a <__swbuf_r+0x1a>
 801d378:	4b09      	ldr	r3, [pc, #36]	; (801d3a0 <__swbuf_r+0xa0>)
 801d37a:	429c      	cmp	r4, r3
 801d37c:	bf08      	it	eq
 801d37e:	68ec      	ldreq	r4, [r5, #12]
 801d380:	e7cb      	b.n	801d31a <__swbuf_r+0x1a>
 801d382:	4621      	mov	r1, r4
 801d384:	4628      	mov	r0, r5
 801d386:	f000 f81f 	bl	801d3c8 <__swsetup_r>
 801d38a:	2800      	cmp	r0, #0
 801d38c:	d0cc      	beq.n	801d328 <__swbuf_r+0x28>
 801d38e:	f04f 37ff 	mov.w	r7, #4294967295
 801d392:	4638      	mov	r0, r7
 801d394:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801d396:	bf00      	nop
 801d398:	0802284c 	.word	0x0802284c
 801d39c:	0802286c 	.word	0x0802286c
 801d3a0:	0802282c 	.word	0x0802282c

0801d3a4 <_write_r>:
 801d3a4:	b538      	push	{r3, r4, r5, lr}
 801d3a6:	4c07      	ldr	r4, [pc, #28]	; (801d3c4 <_write_r+0x20>)
 801d3a8:	4605      	mov	r5, r0
 801d3aa:	4608      	mov	r0, r1
 801d3ac:	4611      	mov	r1, r2
 801d3ae:	2200      	movs	r2, #0
 801d3b0:	6022      	str	r2, [r4, #0]
 801d3b2:	461a      	mov	r2, r3
 801d3b4:	f7e7 fc9d 	bl	8004cf2 <_write>
 801d3b8:	1c43      	adds	r3, r0, #1
 801d3ba:	d102      	bne.n	801d3c2 <_write_r+0x1e>
 801d3bc:	6823      	ldr	r3, [r4, #0]
 801d3be:	b103      	cbz	r3, 801d3c2 <_write_r+0x1e>
 801d3c0:	602b      	str	r3, [r5, #0]
 801d3c2:	bd38      	pop	{r3, r4, r5, pc}
 801d3c4:	2000f834 	.word	0x2000f834

0801d3c8 <__swsetup_r>:
 801d3c8:	4b32      	ldr	r3, [pc, #200]	; (801d494 <__swsetup_r+0xcc>)
 801d3ca:	b570      	push	{r4, r5, r6, lr}
 801d3cc:	681d      	ldr	r5, [r3, #0]
 801d3ce:	4606      	mov	r6, r0
 801d3d0:	460c      	mov	r4, r1
 801d3d2:	b125      	cbz	r5, 801d3de <__swsetup_r+0x16>
 801d3d4:	69ab      	ldr	r3, [r5, #24]
 801d3d6:	b913      	cbnz	r3, 801d3de <__swsetup_r+0x16>
 801d3d8:	4628      	mov	r0, r5
 801d3da:	f7ff f9e9 	bl	801c7b0 <__sinit>
 801d3de:	4b2e      	ldr	r3, [pc, #184]	; (801d498 <__swsetup_r+0xd0>)
 801d3e0:	429c      	cmp	r4, r3
 801d3e2:	d10f      	bne.n	801d404 <__swsetup_r+0x3c>
 801d3e4:	686c      	ldr	r4, [r5, #4]
 801d3e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d3ea:	b29a      	uxth	r2, r3
 801d3ec:	0715      	lsls	r5, r2, #28
 801d3ee:	d42c      	bmi.n	801d44a <__swsetup_r+0x82>
 801d3f0:	06d0      	lsls	r0, r2, #27
 801d3f2:	d411      	bmi.n	801d418 <__swsetup_r+0x50>
 801d3f4:	2209      	movs	r2, #9
 801d3f6:	6032      	str	r2, [r6, #0]
 801d3f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801d3fc:	81a3      	strh	r3, [r4, #12]
 801d3fe:	f04f 30ff 	mov.w	r0, #4294967295
 801d402:	e03e      	b.n	801d482 <__swsetup_r+0xba>
 801d404:	4b25      	ldr	r3, [pc, #148]	; (801d49c <__swsetup_r+0xd4>)
 801d406:	429c      	cmp	r4, r3
 801d408:	d101      	bne.n	801d40e <__swsetup_r+0x46>
 801d40a:	68ac      	ldr	r4, [r5, #8]
 801d40c:	e7eb      	b.n	801d3e6 <__swsetup_r+0x1e>
 801d40e:	4b24      	ldr	r3, [pc, #144]	; (801d4a0 <__swsetup_r+0xd8>)
 801d410:	429c      	cmp	r4, r3
 801d412:	bf08      	it	eq
 801d414:	68ec      	ldreq	r4, [r5, #12]
 801d416:	e7e6      	b.n	801d3e6 <__swsetup_r+0x1e>
 801d418:	0751      	lsls	r1, r2, #29
 801d41a:	d512      	bpl.n	801d442 <__swsetup_r+0x7a>
 801d41c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801d41e:	b141      	cbz	r1, 801d432 <__swsetup_r+0x6a>
 801d420:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801d424:	4299      	cmp	r1, r3
 801d426:	d002      	beq.n	801d42e <__swsetup_r+0x66>
 801d428:	4630      	mov	r0, r6
 801d42a:	f7ff fa53 	bl	801c8d4 <_free_r>
 801d42e:	2300      	movs	r3, #0
 801d430:	6363      	str	r3, [r4, #52]	; 0x34
 801d432:	89a3      	ldrh	r3, [r4, #12]
 801d434:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801d438:	81a3      	strh	r3, [r4, #12]
 801d43a:	2300      	movs	r3, #0
 801d43c:	6063      	str	r3, [r4, #4]
 801d43e:	6923      	ldr	r3, [r4, #16]
 801d440:	6023      	str	r3, [r4, #0]
 801d442:	89a3      	ldrh	r3, [r4, #12]
 801d444:	f043 0308 	orr.w	r3, r3, #8
 801d448:	81a3      	strh	r3, [r4, #12]
 801d44a:	6923      	ldr	r3, [r4, #16]
 801d44c:	b94b      	cbnz	r3, 801d462 <__swsetup_r+0x9a>
 801d44e:	89a3      	ldrh	r3, [r4, #12]
 801d450:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801d454:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801d458:	d003      	beq.n	801d462 <__swsetup_r+0x9a>
 801d45a:	4621      	mov	r1, r4
 801d45c:	4630      	mov	r0, r6
 801d45e:	f000 f917 	bl	801d690 <__smakebuf_r>
 801d462:	89a2      	ldrh	r2, [r4, #12]
 801d464:	f012 0301 	ands.w	r3, r2, #1
 801d468:	d00c      	beq.n	801d484 <__swsetup_r+0xbc>
 801d46a:	2300      	movs	r3, #0
 801d46c:	60a3      	str	r3, [r4, #8]
 801d46e:	6963      	ldr	r3, [r4, #20]
 801d470:	425b      	negs	r3, r3
 801d472:	61a3      	str	r3, [r4, #24]
 801d474:	6923      	ldr	r3, [r4, #16]
 801d476:	b953      	cbnz	r3, 801d48e <__swsetup_r+0xc6>
 801d478:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d47c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 801d480:	d1ba      	bne.n	801d3f8 <__swsetup_r+0x30>
 801d482:	bd70      	pop	{r4, r5, r6, pc}
 801d484:	0792      	lsls	r2, r2, #30
 801d486:	bf58      	it	pl
 801d488:	6963      	ldrpl	r3, [r4, #20]
 801d48a:	60a3      	str	r3, [r4, #8]
 801d48c:	e7f2      	b.n	801d474 <__swsetup_r+0xac>
 801d48e:	2000      	movs	r0, #0
 801d490:	e7f7      	b.n	801d482 <__swsetup_r+0xba>
 801d492:	bf00      	nop
 801d494:	20000078 	.word	0x20000078
 801d498:	0802284c 	.word	0x0802284c
 801d49c:	0802286c 	.word	0x0802286c
 801d4a0:	0802282c 	.word	0x0802282c

0801d4a4 <_close_r>:
 801d4a4:	b538      	push	{r3, r4, r5, lr}
 801d4a6:	4c06      	ldr	r4, [pc, #24]	; (801d4c0 <_close_r+0x1c>)
 801d4a8:	2300      	movs	r3, #0
 801d4aa:	4605      	mov	r5, r0
 801d4ac:	4608      	mov	r0, r1
 801d4ae:	6023      	str	r3, [r4, #0]
 801d4b0:	f7e7 fc3b 	bl	8004d2a <_close>
 801d4b4:	1c43      	adds	r3, r0, #1
 801d4b6:	d102      	bne.n	801d4be <_close_r+0x1a>
 801d4b8:	6823      	ldr	r3, [r4, #0]
 801d4ba:	b103      	cbz	r3, 801d4be <_close_r+0x1a>
 801d4bc:	602b      	str	r3, [r5, #0]
 801d4be:	bd38      	pop	{r3, r4, r5, pc}
 801d4c0:	2000f834 	.word	0x2000f834

0801d4c4 <__sflush_r>:
 801d4c4:	898a      	ldrh	r2, [r1, #12]
 801d4c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d4ca:	4605      	mov	r5, r0
 801d4cc:	0710      	lsls	r0, r2, #28
 801d4ce:	460c      	mov	r4, r1
 801d4d0:	d458      	bmi.n	801d584 <__sflush_r+0xc0>
 801d4d2:	684b      	ldr	r3, [r1, #4]
 801d4d4:	2b00      	cmp	r3, #0
 801d4d6:	dc05      	bgt.n	801d4e4 <__sflush_r+0x20>
 801d4d8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801d4da:	2b00      	cmp	r3, #0
 801d4dc:	dc02      	bgt.n	801d4e4 <__sflush_r+0x20>
 801d4de:	2000      	movs	r0, #0
 801d4e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d4e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801d4e6:	2e00      	cmp	r6, #0
 801d4e8:	d0f9      	beq.n	801d4de <__sflush_r+0x1a>
 801d4ea:	2300      	movs	r3, #0
 801d4ec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801d4f0:	682f      	ldr	r7, [r5, #0]
 801d4f2:	6a21      	ldr	r1, [r4, #32]
 801d4f4:	602b      	str	r3, [r5, #0]
 801d4f6:	d032      	beq.n	801d55e <__sflush_r+0x9a>
 801d4f8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801d4fa:	89a3      	ldrh	r3, [r4, #12]
 801d4fc:	075a      	lsls	r2, r3, #29
 801d4fe:	d505      	bpl.n	801d50c <__sflush_r+0x48>
 801d500:	6863      	ldr	r3, [r4, #4]
 801d502:	1ac0      	subs	r0, r0, r3
 801d504:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801d506:	b10b      	cbz	r3, 801d50c <__sflush_r+0x48>
 801d508:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801d50a:	1ac0      	subs	r0, r0, r3
 801d50c:	2300      	movs	r3, #0
 801d50e:	4602      	mov	r2, r0
 801d510:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801d512:	6a21      	ldr	r1, [r4, #32]
 801d514:	4628      	mov	r0, r5
 801d516:	47b0      	blx	r6
 801d518:	1c43      	adds	r3, r0, #1
 801d51a:	89a3      	ldrh	r3, [r4, #12]
 801d51c:	d106      	bne.n	801d52c <__sflush_r+0x68>
 801d51e:	6829      	ldr	r1, [r5, #0]
 801d520:	291d      	cmp	r1, #29
 801d522:	d848      	bhi.n	801d5b6 <__sflush_r+0xf2>
 801d524:	4a29      	ldr	r2, [pc, #164]	; (801d5cc <__sflush_r+0x108>)
 801d526:	40ca      	lsrs	r2, r1
 801d528:	07d6      	lsls	r6, r2, #31
 801d52a:	d544      	bpl.n	801d5b6 <__sflush_r+0xf2>
 801d52c:	2200      	movs	r2, #0
 801d52e:	6062      	str	r2, [r4, #4]
 801d530:	04d9      	lsls	r1, r3, #19
 801d532:	6922      	ldr	r2, [r4, #16]
 801d534:	6022      	str	r2, [r4, #0]
 801d536:	d504      	bpl.n	801d542 <__sflush_r+0x7e>
 801d538:	1c42      	adds	r2, r0, #1
 801d53a:	d101      	bne.n	801d540 <__sflush_r+0x7c>
 801d53c:	682b      	ldr	r3, [r5, #0]
 801d53e:	b903      	cbnz	r3, 801d542 <__sflush_r+0x7e>
 801d540:	6560      	str	r0, [r4, #84]	; 0x54
 801d542:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801d544:	602f      	str	r7, [r5, #0]
 801d546:	2900      	cmp	r1, #0
 801d548:	d0c9      	beq.n	801d4de <__sflush_r+0x1a>
 801d54a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801d54e:	4299      	cmp	r1, r3
 801d550:	d002      	beq.n	801d558 <__sflush_r+0x94>
 801d552:	4628      	mov	r0, r5
 801d554:	f7ff f9be 	bl	801c8d4 <_free_r>
 801d558:	2000      	movs	r0, #0
 801d55a:	6360      	str	r0, [r4, #52]	; 0x34
 801d55c:	e7c0      	b.n	801d4e0 <__sflush_r+0x1c>
 801d55e:	2301      	movs	r3, #1
 801d560:	4628      	mov	r0, r5
 801d562:	47b0      	blx	r6
 801d564:	1c41      	adds	r1, r0, #1
 801d566:	d1c8      	bne.n	801d4fa <__sflush_r+0x36>
 801d568:	682b      	ldr	r3, [r5, #0]
 801d56a:	2b00      	cmp	r3, #0
 801d56c:	d0c5      	beq.n	801d4fa <__sflush_r+0x36>
 801d56e:	2b1d      	cmp	r3, #29
 801d570:	d001      	beq.n	801d576 <__sflush_r+0xb2>
 801d572:	2b16      	cmp	r3, #22
 801d574:	d101      	bne.n	801d57a <__sflush_r+0xb6>
 801d576:	602f      	str	r7, [r5, #0]
 801d578:	e7b1      	b.n	801d4de <__sflush_r+0x1a>
 801d57a:	89a3      	ldrh	r3, [r4, #12]
 801d57c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801d580:	81a3      	strh	r3, [r4, #12]
 801d582:	e7ad      	b.n	801d4e0 <__sflush_r+0x1c>
 801d584:	690f      	ldr	r7, [r1, #16]
 801d586:	2f00      	cmp	r7, #0
 801d588:	d0a9      	beq.n	801d4de <__sflush_r+0x1a>
 801d58a:	0793      	lsls	r3, r2, #30
 801d58c:	680e      	ldr	r6, [r1, #0]
 801d58e:	bf08      	it	eq
 801d590:	694b      	ldreq	r3, [r1, #20]
 801d592:	600f      	str	r7, [r1, #0]
 801d594:	bf18      	it	ne
 801d596:	2300      	movne	r3, #0
 801d598:	eba6 0807 	sub.w	r8, r6, r7
 801d59c:	608b      	str	r3, [r1, #8]
 801d59e:	f1b8 0f00 	cmp.w	r8, #0
 801d5a2:	dd9c      	ble.n	801d4de <__sflush_r+0x1a>
 801d5a4:	4643      	mov	r3, r8
 801d5a6:	463a      	mov	r2, r7
 801d5a8:	6a21      	ldr	r1, [r4, #32]
 801d5aa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801d5ac:	4628      	mov	r0, r5
 801d5ae:	47b0      	blx	r6
 801d5b0:	2800      	cmp	r0, #0
 801d5b2:	dc06      	bgt.n	801d5c2 <__sflush_r+0xfe>
 801d5b4:	89a3      	ldrh	r3, [r4, #12]
 801d5b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801d5ba:	81a3      	strh	r3, [r4, #12]
 801d5bc:	f04f 30ff 	mov.w	r0, #4294967295
 801d5c0:	e78e      	b.n	801d4e0 <__sflush_r+0x1c>
 801d5c2:	4407      	add	r7, r0
 801d5c4:	eba8 0800 	sub.w	r8, r8, r0
 801d5c8:	e7e9      	b.n	801d59e <__sflush_r+0xda>
 801d5ca:	bf00      	nop
 801d5cc:	20400001 	.word	0x20400001

0801d5d0 <_fflush_r>:
 801d5d0:	b538      	push	{r3, r4, r5, lr}
 801d5d2:	690b      	ldr	r3, [r1, #16]
 801d5d4:	4605      	mov	r5, r0
 801d5d6:	460c      	mov	r4, r1
 801d5d8:	b1db      	cbz	r3, 801d612 <_fflush_r+0x42>
 801d5da:	b118      	cbz	r0, 801d5e4 <_fflush_r+0x14>
 801d5dc:	6983      	ldr	r3, [r0, #24]
 801d5de:	b90b      	cbnz	r3, 801d5e4 <_fflush_r+0x14>
 801d5e0:	f7ff f8e6 	bl	801c7b0 <__sinit>
 801d5e4:	4b0c      	ldr	r3, [pc, #48]	; (801d618 <_fflush_r+0x48>)
 801d5e6:	429c      	cmp	r4, r3
 801d5e8:	d109      	bne.n	801d5fe <_fflush_r+0x2e>
 801d5ea:	686c      	ldr	r4, [r5, #4]
 801d5ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d5f0:	b17b      	cbz	r3, 801d612 <_fflush_r+0x42>
 801d5f2:	4621      	mov	r1, r4
 801d5f4:	4628      	mov	r0, r5
 801d5f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801d5fa:	f7ff bf63 	b.w	801d4c4 <__sflush_r>
 801d5fe:	4b07      	ldr	r3, [pc, #28]	; (801d61c <_fflush_r+0x4c>)
 801d600:	429c      	cmp	r4, r3
 801d602:	d101      	bne.n	801d608 <_fflush_r+0x38>
 801d604:	68ac      	ldr	r4, [r5, #8]
 801d606:	e7f1      	b.n	801d5ec <_fflush_r+0x1c>
 801d608:	4b05      	ldr	r3, [pc, #20]	; (801d620 <_fflush_r+0x50>)
 801d60a:	429c      	cmp	r4, r3
 801d60c:	bf08      	it	eq
 801d60e:	68ec      	ldreq	r4, [r5, #12]
 801d610:	e7ec      	b.n	801d5ec <_fflush_r+0x1c>
 801d612:	2000      	movs	r0, #0
 801d614:	bd38      	pop	{r3, r4, r5, pc}
 801d616:	bf00      	nop
 801d618:	0802284c 	.word	0x0802284c
 801d61c:	0802286c 	.word	0x0802286c
 801d620:	0802282c 	.word	0x0802282c

0801d624 <_lseek_r>:
 801d624:	b538      	push	{r3, r4, r5, lr}
 801d626:	4c07      	ldr	r4, [pc, #28]	; (801d644 <_lseek_r+0x20>)
 801d628:	4605      	mov	r5, r0
 801d62a:	4608      	mov	r0, r1
 801d62c:	4611      	mov	r1, r2
 801d62e:	2200      	movs	r2, #0
 801d630:	6022      	str	r2, [r4, #0]
 801d632:	461a      	mov	r2, r3
 801d634:	f7e7 fba0 	bl	8004d78 <_lseek>
 801d638:	1c43      	adds	r3, r0, #1
 801d63a:	d102      	bne.n	801d642 <_lseek_r+0x1e>
 801d63c:	6823      	ldr	r3, [r4, #0]
 801d63e:	b103      	cbz	r3, 801d642 <_lseek_r+0x1e>
 801d640:	602b      	str	r3, [r5, #0]
 801d642:	bd38      	pop	{r3, r4, r5, pc}
 801d644:	2000f834 	.word	0x2000f834

0801d648 <__swhatbuf_r>:
 801d648:	b570      	push	{r4, r5, r6, lr}
 801d64a:	460e      	mov	r6, r1
 801d64c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d650:	2900      	cmp	r1, #0
 801d652:	b096      	sub	sp, #88	; 0x58
 801d654:	4614      	mov	r4, r2
 801d656:	461d      	mov	r5, r3
 801d658:	da07      	bge.n	801d66a <__swhatbuf_r+0x22>
 801d65a:	2300      	movs	r3, #0
 801d65c:	602b      	str	r3, [r5, #0]
 801d65e:	89b3      	ldrh	r3, [r6, #12]
 801d660:	061a      	lsls	r2, r3, #24
 801d662:	d410      	bmi.n	801d686 <__swhatbuf_r+0x3e>
 801d664:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801d668:	e00e      	b.n	801d688 <__swhatbuf_r+0x40>
 801d66a:	466a      	mov	r2, sp
 801d66c:	f000 f88a 	bl	801d784 <_fstat_r>
 801d670:	2800      	cmp	r0, #0
 801d672:	dbf2      	blt.n	801d65a <__swhatbuf_r+0x12>
 801d674:	9a01      	ldr	r2, [sp, #4]
 801d676:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801d67a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801d67e:	425a      	negs	r2, r3
 801d680:	415a      	adcs	r2, r3
 801d682:	602a      	str	r2, [r5, #0]
 801d684:	e7ee      	b.n	801d664 <__swhatbuf_r+0x1c>
 801d686:	2340      	movs	r3, #64	; 0x40
 801d688:	2000      	movs	r0, #0
 801d68a:	6023      	str	r3, [r4, #0]
 801d68c:	b016      	add	sp, #88	; 0x58
 801d68e:	bd70      	pop	{r4, r5, r6, pc}

0801d690 <__smakebuf_r>:
 801d690:	898b      	ldrh	r3, [r1, #12]
 801d692:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801d694:	079d      	lsls	r5, r3, #30
 801d696:	4606      	mov	r6, r0
 801d698:	460c      	mov	r4, r1
 801d69a:	d507      	bpl.n	801d6ac <__smakebuf_r+0x1c>
 801d69c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801d6a0:	6023      	str	r3, [r4, #0]
 801d6a2:	6123      	str	r3, [r4, #16]
 801d6a4:	2301      	movs	r3, #1
 801d6a6:	6163      	str	r3, [r4, #20]
 801d6a8:	b002      	add	sp, #8
 801d6aa:	bd70      	pop	{r4, r5, r6, pc}
 801d6ac:	ab01      	add	r3, sp, #4
 801d6ae:	466a      	mov	r2, sp
 801d6b0:	f7ff ffca 	bl	801d648 <__swhatbuf_r>
 801d6b4:	9900      	ldr	r1, [sp, #0]
 801d6b6:	4605      	mov	r5, r0
 801d6b8:	4630      	mov	r0, r6
 801d6ba:	f7ff f959 	bl	801c970 <_malloc_r>
 801d6be:	b948      	cbnz	r0, 801d6d4 <__smakebuf_r+0x44>
 801d6c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d6c4:	059a      	lsls	r2, r3, #22
 801d6c6:	d4ef      	bmi.n	801d6a8 <__smakebuf_r+0x18>
 801d6c8:	f023 0303 	bic.w	r3, r3, #3
 801d6cc:	f043 0302 	orr.w	r3, r3, #2
 801d6d0:	81a3      	strh	r3, [r4, #12]
 801d6d2:	e7e3      	b.n	801d69c <__smakebuf_r+0xc>
 801d6d4:	4b0d      	ldr	r3, [pc, #52]	; (801d70c <__smakebuf_r+0x7c>)
 801d6d6:	62b3      	str	r3, [r6, #40]	; 0x28
 801d6d8:	89a3      	ldrh	r3, [r4, #12]
 801d6da:	6020      	str	r0, [r4, #0]
 801d6dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801d6e0:	81a3      	strh	r3, [r4, #12]
 801d6e2:	9b00      	ldr	r3, [sp, #0]
 801d6e4:	6163      	str	r3, [r4, #20]
 801d6e6:	9b01      	ldr	r3, [sp, #4]
 801d6e8:	6120      	str	r0, [r4, #16]
 801d6ea:	b15b      	cbz	r3, 801d704 <__smakebuf_r+0x74>
 801d6ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801d6f0:	4630      	mov	r0, r6
 801d6f2:	f000 f859 	bl	801d7a8 <_isatty_r>
 801d6f6:	b128      	cbz	r0, 801d704 <__smakebuf_r+0x74>
 801d6f8:	89a3      	ldrh	r3, [r4, #12]
 801d6fa:	f023 0303 	bic.w	r3, r3, #3
 801d6fe:	f043 0301 	orr.w	r3, r3, #1
 801d702:	81a3      	strh	r3, [r4, #12]
 801d704:	89a3      	ldrh	r3, [r4, #12]
 801d706:	431d      	orrs	r5, r3
 801d708:	81a5      	strh	r5, [r4, #12]
 801d70a:	e7cd      	b.n	801d6a8 <__smakebuf_r+0x18>
 801d70c:	0801c779 	.word	0x0801c779

0801d710 <__malloc_lock>:
 801d710:	4770      	bx	lr

0801d712 <__malloc_unlock>:
 801d712:	4770      	bx	lr

0801d714 <_realloc_r>:
 801d714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d716:	4607      	mov	r7, r0
 801d718:	4614      	mov	r4, r2
 801d71a:	460e      	mov	r6, r1
 801d71c:	b921      	cbnz	r1, 801d728 <_realloc_r+0x14>
 801d71e:	4611      	mov	r1, r2
 801d720:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801d724:	f7ff b924 	b.w	801c970 <_malloc_r>
 801d728:	b922      	cbnz	r2, 801d734 <_realloc_r+0x20>
 801d72a:	f7ff f8d3 	bl	801c8d4 <_free_r>
 801d72e:	4625      	mov	r5, r4
 801d730:	4628      	mov	r0, r5
 801d732:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801d734:	f000 f848 	bl	801d7c8 <_malloc_usable_size_r>
 801d738:	42a0      	cmp	r0, r4
 801d73a:	d20f      	bcs.n	801d75c <_realloc_r+0x48>
 801d73c:	4621      	mov	r1, r4
 801d73e:	4638      	mov	r0, r7
 801d740:	f7ff f916 	bl	801c970 <_malloc_r>
 801d744:	4605      	mov	r5, r0
 801d746:	2800      	cmp	r0, #0
 801d748:	d0f2      	beq.n	801d730 <_realloc_r+0x1c>
 801d74a:	4631      	mov	r1, r6
 801d74c:	4622      	mov	r2, r4
 801d74e:	f7fe ff56 	bl	801c5fe <memcpy>
 801d752:	4631      	mov	r1, r6
 801d754:	4638      	mov	r0, r7
 801d756:	f7ff f8bd 	bl	801c8d4 <_free_r>
 801d75a:	e7e9      	b.n	801d730 <_realloc_r+0x1c>
 801d75c:	4635      	mov	r5, r6
 801d75e:	e7e7      	b.n	801d730 <_realloc_r+0x1c>

0801d760 <_read_r>:
 801d760:	b538      	push	{r3, r4, r5, lr}
 801d762:	4c07      	ldr	r4, [pc, #28]	; (801d780 <_read_r+0x20>)
 801d764:	4605      	mov	r5, r0
 801d766:	4608      	mov	r0, r1
 801d768:	4611      	mov	r1, r2
 801d76a:	2200      	movs	r2, #0
 801d76c:	6022      	str	r2, [r4, #0]
 801d76e:	461a      	mov	r2, r3
 801d770:	f7e7 faa2 	bl	8004cb8 <_read>
 801d774:	1c43      	adds	r3, r0, #1
 801d776:	d102      	bne.n	801d77e <_read_r+0x1e>
 801d778:	6823      	ldr	r3, [r4, #0]
 801d77a:	b103      	cbz	r3, 801d77e <_read_r+0x1e>
 801d77c:	602b      	str	r3, [r5, #0]
 801d77e:	bd38      	pop	{r3, r4, r5, pc}
 801d780:	2000f834 	.word	0x2000f834

0801d784 <_fstat_r>:
 801d784:	b538      	push	{r3, r4, r5, lr}
 801d786:	4c07      	ldr	r4, [pc, #28]	; (801d7a4 <_fstat_r+0x20>)
 801d788:	2300      	movs	r3, #0
 801d78a:	4605      	mov	r5, r0
 801d78c:	4608      	mov	r0, r1
 801d78e:	4611      	mov	r1, r2
 801d790:	6023      	str	r3, [r4, #0]
 801d792:	f7e7 fad6 	bl	8004d42 <_fstat>
 801d796:	1c43      	adds	r3, r0, #1
 801d798:	d102      	bne.n	801d7a0 <_fstat_r+0x1c>
 801d79a:	6823      	ldr	r3, [r4, #0]
 801d79c:	b103      	cbz	r3, 801d7a0 <_fstat_r+0x1c>
 801d79e:	602b      	str	r3, [r5, #0]
 801d7a0:	bd38      	pop	{r3, r4, r5, pc}
 801d7a2:	bf00      	nop
 801d7a4:	2000f834 	.word	0x2000f834

0801d7a8 <_isatty_r>:
 801d7a8:	b538      	push	{r3, r4, r5, lr}
 801d7aa:	4c06      	ldr	r4, [pc, #24]	; (801d7c4 <_isatty_r+0x1c>)
 801d7ac:	2300      	movs	r3, #0
 801d7ae:	4605      	mov	r5, r0
 801d7b0:	4608      	mov	r0, r1
 801d7b2:	6023      	str	r3, [r4, #0]
 801d7b4:	f7e7 fad5 	bl	8004d62 <_isatty>
 801d7b8:	1c43      	adds	r3, r0, #1
 801d7ba:	d102      	bne.n	801d7c2 <_isatty_r+0x1a>
 801d7bc:	6823      	ldr	r3, [r4, #0]
 801d7be:	b103      	cbz	r3, 801d7c2 <_isatty_r+0x1a>
 801d7c0:	602b      	str	r3, [r5, #0]
 801d7c2:	bd38      	pop	{r3, r4, r5, pc}
 801d7c4:	2000f834 	.word	0x2000f834

0801d7c8 <_malloc_usable_size_r>:
 801d7c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801d7cc:	1f18      	subs	r0, r3, #4
 801d7ce:	2b00      	cmp	r3, #0
 801d7d0:	bfbc      	itt	lt
 801d7d2:	580b      	ldrlt	r3, [r1, r0]
 801d7d4:	18c0      	addlt	r0, r0, r3
 801d7d6:	4770      	bx	lr

0801d7d8 <_init>:
 801d7d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d7da:	bf00      	nop
 801d7dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801d7de:	bc08      	pop	{r3}
 801d7e0:	469e      	mov	lr, r3
 801d7e2:	4770      	bx	lr

0801d7e4 <_fini>:
 801d7e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d7e6:	bf00      	nop
 801d7e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801d7ea:	bc08      	pop	{r3}
 801d7ec:	469e      	mov	lr, r3
 801d7ee:	4770      	bx	lr
