{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 13:04:50 2019 " "Info: Processing started: Thu May 09 13:04:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PQP -c PQP " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off PQP -c PQP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "PQP EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design PQP" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S30F484C3 " "Info: Device EP2S30F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3 " "Info: Device EP2S60F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3ES " "Info: Device EP2S60F484C3ES is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 2184 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "238 238 " "Critical Warning: No exact pin location assignment(s) for 238 pins of 238 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceAOut\[0\] " "Info: Pin MuxALUSourceAOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceAOut[0] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceAOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1294 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceAOut\[1\] " "Info: Pin MuxALUSourceAOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceAOut[1] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceAOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1295 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceAOut\[2\] " "Info: Pin MuxALUSourceAOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceAOut[2] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceAOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1296 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceAOut\[3\] " "Info: Pin MuxALUSourceAOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceAOut[3] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceAOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1297 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceAOut\[4\] " "Info: Pin MuxALUSourceAOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceAOut[4] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceAOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1298 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceAOut\[5\] " "Info: Pin MuxALUSourceAOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceAOut[5] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceAOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1299 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceAOut\[6\] " "Info: Pin MuxALUSourceAOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceAOut[6] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceAOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1300 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceAOut\[7\] " "Info: Pin MuxALUSourceAOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceAOut[7] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceAOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1301 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceAOut\[8\] " "Info: Pin MuxALUSourceAOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceAOut[8] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceAOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1302 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceAOut\[9\] " "Info: Pin MuxALUSourceAOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceAOut[9] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceAOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1303 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceAOut\[10\] " "Info: Pin MuxALUSourceAOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceAOut[10] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceAOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1304 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceAOut\[11\] " "Info: Pin MuxALUSourceAOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceAOut[11] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceAOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1305 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceAOut\[12\] " "Info: Pin MuxALUSourceAOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceAOut[12] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceAOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1306 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceAOut\[13\] " "Info: Pin MuxALUSourceAOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceAOut[13] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceAOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1307 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceAOut\[14\] " "Info: Pin MuxALUSourceAOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceAOut[14] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceAOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1308 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceAOut\[15\] " "Info: Pin MuxALUSourceAOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceAOut[15] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceAOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1309 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceAOut\[16\] " "Info: Pin MuxALUSourceAOut\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceAOut[16] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceAOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1310 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceAOut\[17\] " "Info: Pin MuxALUSourceAOut\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceAOut[17] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceAOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1311 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceAOut\[18\] " "Info: Pin MuxALUSourceAOut\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceAOut[18] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceAOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1312 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceAOut\[19\] " "Info: Pin MuxALUSourceAOut\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceAOut[19] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceAOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1313 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceAOut\[20\] " "Info: Pin MuxALUSourceAOut\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceAOut[20] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceAOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1314 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceAOut\[21\] " "Info: Pin MuxALUSourceAOut\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceAOut[21] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceAOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1315 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceAOut\[22\] " "Info: Pin MuxALUSourceAOut\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceAOut[22] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceAOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1316 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceAOut\[23\] " "Info: Pin MuxALUSourceAOut\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceAOut[23] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceAOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1317 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceAOut\[24\] " "Info: Pin MuxALUSourceAOut\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceAOut[24] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceAOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1318 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceAOut\[25\] " "Info: Pin MuxALUSourceAOut\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceAOut[25] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceAOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1319 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceAOut\[26\] " "Info: Pin MuxALUSourceAOut\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceAOut[26] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceAOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1320 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceAOut\[27\] " "Info: Pin MuxALUSourceAOut\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceAOut[27] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceAOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1321 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceAOut\[28\] " "Info: Pin MuxALUSourceAOut\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceAOut[28] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceAOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1322 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceAOut\[29\] " "Info: Pin MuxALUSourceAOut\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceAOut[29] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceAOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1323 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceAOut\[30\] " "Info: Pin MuxALUSourceAOut\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceAOut[30] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceAOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1324 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceAOut\[31\] " "Info: Pin MuxALUSourceAOut\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceAOut[31] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceAOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1325 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceBOut\[0\] " "Info: Pin MuxALUSourceBOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceBOut[0] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceBOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1326 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceBOut\[1\] " "Info: Pin MuxALUSourceBOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceBOut[1] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceBOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1327 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceBOut\[2\] " "Info: Pin MuxALUSourceBOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceBOut[2] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceBOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1328 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceBOut\[3\] " "Info: Pin MuxALUSourceBOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceBOut[3] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceBOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1329 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceBOut\[4\] " "Info: Pin MuxALUSourceBOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceBOut[4] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceBOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1330 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceBOut\[5\] " "Info: Pin MuxALUSourceBOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceBOut[5] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceBOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1331 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceBOut\[6\] " "Info: Pin MuxALUSourceBOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceBOut[6] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceBOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1332 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceBOut\[7\] " "Info: Pin MuxALUSourceBOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceBOut[7] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceBOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1333 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceBOut\[8\] " "Info: Pin MuxALUSourceBOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceBOut[8] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceBOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1334 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceBOut\[9\] " "Info: Pin MuxALUSourceBOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceBOut[9] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceBOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1335 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceBOut\[10\] " "Info: Pin MuxALUSourceBOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceBOut[10] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceBOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1336 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceBOut\[11\] " "Info: Pin MuxALUSourceBOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceBOut[11] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceBOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1337 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceBOut\[12\] " "Info: Pin MuxALUSourceBOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceBOut[12] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceBOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1338 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceBOut\[13\] " "Info: Pin MuxALUSourceBOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceBOut[13] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceBOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1339 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceBOut\[14\] " "Info: Pin MuxALUSourceBOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceBOut[14] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceBOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1340 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceBOut\[15\] " "Info: Pin MuxALUSourceBOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceBOut[15] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceBOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1341 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceBOut\[16\] " "Info: Pin MuxALUSourceBOut\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceBOut[16] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceBOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1342 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceBOut\[17\] " "Info: Pin MuxALUSourceBOut\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceBOut[17] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceBOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1343 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceBOut\[18\] " "Info: Pin MuxALUSourceBOut\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceBOut[18] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceBOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1344 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceBOut\[19\] " "Info: Pin MuxALUSourceBOut\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceBOut[19] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceBOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1345 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceBOut\[20\] " "Info: Pin MuxALUSourceBOut\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceBOut[20] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceBOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1346 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceBOut\[21\] " "Info: Pin MuxALUSourceBOut\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceBOut[21] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceBOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1347 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceBOut\[22\] " "Info: Pin MuxALUSourceBOut\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceBOut[22] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceBOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1348 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceBOut\[23\] " "Info: Pin MuxALUSourceBOut\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceBOut[23] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceBOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1349 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceBOut\[24\] " "Info: Pin MuxALUSourceBOut\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceBOut[24] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceBOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1350 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceBOut\[25\] " "Info: Pin MuxALUSourceBOut\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceBOut[25] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceBOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1351 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceBOut\[26\] " "Info: Pin MuxALUSourceBOut\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceBOut[26] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceBOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1352 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceBOut\[27\] " "Info: Pin MuxALUSourceBOut\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceBOut[27] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceBOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1353 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceBOut\[28\] " "Info: Pin MuxALUSourceBOut\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceBOut[28] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceBOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1354 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceBOut\[29\] " "Info: Pin MuxALUSourceBOut\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceBOut[29] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceBOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1355 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceBOut\[30\] " "Info: Pin MuxALUSourceBOut\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceBOut[30] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceBOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1356 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxALUSourceBOut\[31\] " "Info: Pin MuxALUSourceBOut\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxALUSourceBOut[31] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxALUSourceBOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1357 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stateout\[0\] " "Info: Pin stateout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { stateout[0] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stateout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1358 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stateout\[1\] " "Info: Pin stateout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { stateout[1] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stateout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1359 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stateout\[2\] " "Info: Pin stateout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { stateout[2] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stateout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1360 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stateout\[3\] " "Info: Pin stateout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { stateout[3] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stateout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1361 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stateout\[4\] " "Info: Pin stateout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { stateout[4] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stateout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1362 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stateout\[5\] " "Info: Pin stateout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { stateout[5] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stateout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1363 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stateout\[6\] " "Info: Pin stateout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { stateout[6] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stateout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1364 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[0\] " "Info: Pin Reg1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Reg1[0] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1365 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[1\] " "Info: Pin Reg1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Reg1[1] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1366 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[2\] " "Info: Pin Reg1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Reg1[2] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1367 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[3\] " "Info: Pin Reg1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Reg1[3] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1368 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[4\] " "Info: Pin Reg1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Reg1[4] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1369 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[0\] " "Info: Pin Reg2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Reg2[0] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1370 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[1\] " "Info: Pin Reg2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Reg2[1] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1371 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[2\] " "Info: Pin Reg2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Reg2[2] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1372 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[3\] " "Info: Pin Reg2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Reg2[3] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1373 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[4\] " "Info: Pin Reg2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Reg2[4] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1374 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut1\[0\] " "Info: Pin RegWriteOut1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut1[0] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1375 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut1\[1\] " "Info: Pin RegWriteOut1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut1[1] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1376 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut1\[2\] " "Info: Pin RegWriteOut1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut1[2] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1377 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut1\[3\] " "Info: Pin RegWriteOut1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut1[3] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1378 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut1\[4\] " "Info: Pin RegWriteOut1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut1[4] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1379 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut1\[5\] " "Info: Pin RegWriteOut1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut1[5] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1380 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut1\[6\] " "Info: Pin RegWriteOut1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut1[6] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1381 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut1\[7\] " "Info: Pin RegWriteOut1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut1[7] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1382 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut1\[8\] " "Info: Pin RegWriteOut1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut1[8] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1383 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut1\[9\] " "Info: Pin RegWriteOut1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut1[9] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1384 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut1\[10\] " "Info: Pin RegWriteOut1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut1[10] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1385 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut1\[11\] " "Info: Pin RegWriteOut1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut1[11] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1386 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut1\[12\] " "Info: Pin RegWriteOut1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut1[12] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1387 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut1\[13\] " "Info: Pin RegWriteOut1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut1[13] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1388 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut1\[14\] " "Info: Pin RegWriteOut1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut1[14] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1389 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut1\[15\] " "Info: Pin RegWriteOut1\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut1[15] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1390 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut1\[16\] " "Info: Pin RegWriteOut1\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut1[16] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1391 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut1\[17\] " "Info: Pin RegWriteOut1\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut1[17] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1392 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut1\[18\] " "Info: Pin RegWriteOut1\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut1[18] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1393 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut1\[19\] " "Info: Pin RegWriteOut1\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut1[19] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1394 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut1\[20\] " "Info: Pin RegWriteOut1\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut1[20] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1395 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut1\[21\] " "Info: Pin RegWriteOut1\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut1[21] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1396 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut1\[22\] " "Info: Pin RegWriteOut1\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut1[22] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1397 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut1\[23\] " "Info: Pin RegWriteOut1\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut1[23] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1398 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut1\[24\] " "Info: Pin RegWriteOut1\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut1[24] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1399 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut1\[25\] " "Info: Pin RegWriteOut1\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut1[25] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1400 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut1\[26\] " "Info: Pin RegWriteOut1\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut1[26] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1401 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut1\[27\] " "Info: Pin RegWriteOut1\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut1[27] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1402 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut1\[28\] " "Info: Pin RegWriteOut1\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut1[28] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1403 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut1\[29\] " "Info: Pin RegWriteOut1\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut1[29] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1404 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut1\[30\] " "Info: Pin RegWriteOut1\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut1[30] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1405 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut1\[31\] " "Info: Pin RegWriteOut1\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut1[31] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1406 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut2\[0\] " "Info: Pin RegWriteOut2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut2[0] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1407 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut2\[1\] " "Info: Pin RegWriteOut2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut2[1] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1408 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut2\[2\] " "Info: Pin RegWriteOut2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut2[2] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1409 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut2\[3\] " "Info: Pin RegWriteOut2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut2[3] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1410 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut2\[4\] " "Info: Pin RegWriteOut2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut2[4] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1411 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut2\[5\] " "Info: Pin RegWriteOut2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut2[5] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1412 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut2\[6\] " "Info: Pin RegWriteOut2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut2[6] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1413 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut2\[7\] " "Info: Pin RegWriteOut2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut2[7] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1414 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut2\[8\] " "Info: Pin RegWriteOut2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut2[8] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1415 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut2\[9\] " "Info: Pin RegWriteOut2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut2[9] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1416 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut2\[10\] " "Info: Pin RegWriteOut2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut2[10] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1417 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut2\[11\] " "Info: Pin RegWriteOut2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut2[11] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1418 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut2\[12\] " "Info: Pin RegWriteOut2\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut2[12] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1419 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut2\[13\] " "Info: Pin RegWriteOut2\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut2[13] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1420 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut2\[14\] " "Info: Pin RegWriteOut2\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut2[14] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1421 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut2\[15\] " "Info: Pin RegWriteOut2\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut2[15] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1422 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut2\[16\] " "Info: Pin RegWriteOut2\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut2[16] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut2[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1423 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut2\[17\] " "Info: Pin RegWriteOut2\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut2[17] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut2[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1424 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut2\[18\] " "Info: Pin RegWriteOut2\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut2[18] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut2[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1425 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut2\[19\] " "Info: Pin RegWriteOut2\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut2[19] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut2[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1426 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut2\[20\] " "Info: Pin RegWriteOut2\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut2[20] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut2[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1427 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut2\[21\] " "Info: Pin RegWriteOut2\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut2[21] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut2[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1428 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut2\[22\] " "Info: Pin RegWriteOut2\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut2[22] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut2[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1429 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut2\[23\] " "Info: Pin RegWriteOut2\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut2[23] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut2[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1430 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut2\[24\] " "Info: Pin RegWriteOut2\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut2[24] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut2[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1431 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut2\[25\] " "Info: Pin RegWriteOut2\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut2[25] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut2[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1432 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut2\[26\] " "Info: Pin RegWriteOut2\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut2[26] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut2[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1433 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut2\[27\] " "Info: Pin RegWriteOut2\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut2[27] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut2[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1434 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut2\[28\] " "Info: Pin RegWriteOut2\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut2[28] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut2[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1435 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut2\[29\] " "Info: Pin RegWriteOut2\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut2[29] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut2[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1436 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut2\[30\] " "Info: Pin RegWriteOut2\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut2[30] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut2[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1437 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut2\[31\] " "Info: Pin RegWriteOut2\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWriteOut2[31] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut2[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1438 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[0\] " "Info: Pin MuxMemToRegOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxMemToRegOut[0] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1439 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[1\] " "Info: Pin MuxMemToRegOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxMemToRegOut[1] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1440 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[2\] " "Info: Pin MuxMemToRegOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxMemToRegOut[2] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1441 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[3\] " "Info: Pin MuxMemToRegOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxMemToRegOut[3] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1442 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[4\] " "Info: Pin MuxMemToRegOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxMemToRegOut[4] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1443 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[5\] " "Info: Pin MuxMemToRegOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxMemToRegOut[5] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1444 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[6\] " "Info: Pin MuxMemToRegOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxMemToRegOut[6] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1445 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[7\] " "Info: Pin MuxMemToRegOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxMemToRegOut[7] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1446 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[8\] " "Info: Pin MuxMemToRegOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxMemToRegOut[8] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1447 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[9\] " "Info: Pin MuxMemToRegOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxMemToRegOut[9] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1448 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[10\] " "Info: Pin MuxMemToRegOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxMemToRegOut[10] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1449 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[11\] " "Info: Pin MuxMemToRegOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxMemToRegOut[11] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1450 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[12\] " "Info: Pin MuxMemToRegOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxMemToRegOut[12] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1451 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[13\] " "Info: Pin MuxMemToRegOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxMemToRegOut[13] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1452 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[14\] " "Info: Pin MuxMemToRegOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxMemToRegOut[14] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1453 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[15\] " "Info: Pin MuxMemToRegOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxMemToRegOut[15] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1454 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[16\] " "Info: Pin MuxMemToRegOut\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxMemToRegOut[16] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1455 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[17\] " "Info: Pin MuxMemToRegOut\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxMemToRegOut[17] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1456 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[18\] " "Info: Pin MuxMemToRegOut\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxMemToRegOut[18] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1457 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[19\] " "Info: Pin MuxMemToRegOut\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxMemToRegOut[19] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1458 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[20\] " "Info: Pin MuxMemToRegOut\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxMemToRegOut[20] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1459 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[21\] " "Info: Pin MuxMemToRegOut\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxMemToRegOut[21] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1460 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[22\] " "Info: Pin MuxMemToRegOut\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxMemToRegOut[22] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1461 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[23\] " "Info: Pin MuxMemToRegOut\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxMemToRegOut[23] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1462 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[24\] " "Info: Pin MuxMemToRegOut\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxMemToRegOut[24] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1463 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[25\] " "Info: Pin MuxMemToRegOut\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxMemToRegOut[25] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1464 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[26\] " "Info: Pin MuxMemToRegOut\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxMemToRegOut[26] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1465 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[27\] " "Info: Pin MuxMemToRegOut\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxMemToRegOut[27] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1466 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[28\] " "Info: Pin MuxMemToRegOut\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxMemToRegOut[28] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1467 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[29\] " "Info: Pin MuxMemToRegOut\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxMemToRegOut[29] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1468 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[30\] " "Info: Pin MuxMemToRegOut\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxMemToRegOut[30] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1469 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[31\] " "Info: Pin MuxMemToRegOut\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxMemToRegOut[31] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1470 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[0\] " "Info: Pin ALUResult\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ALUResult[0] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1471 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[1\] " "Info: Pin ALUResult\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ALUResult[1] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1472 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[2\] " "Info: Pin ALUResult\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ALUResult[2] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1473 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[3\] " "Info: Pin ALUResult\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ALUResult[3] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1474 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[4\] " "Info: Pin ALUResult\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ALUResult[4] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1475 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[5\] " "Info: Pin ALUResult\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ALUResult[5] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1476 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[6\] " "Info: Pin ALUResult\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ALUResult[6] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1477 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[7\] " "Info: Pin ALUResult\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ALUResult[7] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1478 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[8\] " "Info: Pin ALUResult\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ALUResult[8] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1479 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[9\] " "Info: Pin ALUResult\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ALUResult[9] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1480 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[10\] " "Info: Pin ALUResult\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ALUResult[10] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1481 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[11\] " "Info: Pin ALUResult\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ALUResult[11] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1482 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[12\] " "Info: Pin ALUResult\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ALUResult[12] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1483 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[13\] " "Info: Pin ALUResult\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ALUResult[13] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1484 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[14\] " "Info: Pin ALUResult\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ALUResult[14] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1485 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[15\] " "Info: Pin ALUResult\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ALUResult[15] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1486 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[16\] " "Info: Pin ALUResult\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ALUResult[16] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1487 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[17\] " "Info: Pin ALUResult\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ALUResult[17] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1488 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[18\] " "Info: Pin ALUResult\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ALUResult[18] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1489 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[19\] " "Info: Pin ALUResult\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ALUResult[19] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1490 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[20\] " "Info: Pin ALUResult\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ALUResult[20] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1491 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[21\] " "Info: Pin ALUResult\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ALUResult[21] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1492 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[22\] " "Info: Pin ALUResult\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ALUResult[22] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1493 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[23\] " "Info: Pin ALUResult\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ALUResult[23] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1494 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[24\] " "Info: Pin ALUResult\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ALUResult[24] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1495 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[25\] " "Info: Pin ALUResult\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ALUResult[25] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1496 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[26\] " "Info: Pin ALUResult\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ALUResult[26] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1497 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[27\] " "Info: Pin ALUResult\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ALUResult[27] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1498 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[28\] " "Info: Pin ALUResult\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ALUResult[28] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1499 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[29\] " "Info: Pin ALUResult\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ALUResult[29] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1500 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[30\] " "Info: Pin ALUResult\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ALUResult[30] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1501 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[31\] " "Info: Pin ALUResult\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ALUResult[31] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1502 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDstOut\[0\] " "Info: Pin MuxRegDstOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxRegDstOut[0] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxRegDstOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1503 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDstOut\[1\] " "Info: Pin MuxRegDstOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxRegDstOut[1] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxRegDstOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1504 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDstOut\[2\] " "Info: Pin MuxRegDstOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxRegDstOut[2] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxRegDstOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1505 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDstOut\[3\] " "Info: Pin MuxRegDstOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxRegDstOut[3] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxRegDstOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1506 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDstOut\[4\] " "Info: Pin MuxRegDstOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { MuxRegDstOut[4] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxRegDstOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1507 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWrite " "Info: Pin RegWrite not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { RegWrite } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1531 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Imediato\[0\] " "Info: Pin Imediato\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Imediato[0] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Imediato[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1508 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Imediato\[1\] " "Info: Pin Imediato\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Imediato[1] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Imediato[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1509 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Imediato\[2\] " "Info: Pin Imediato\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Imediato[2] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Imediato[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1510 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Imediato\[3\] " "Info: Pin Imediato\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Imediato[3] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Imediato[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1511 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Imediato\[4\] " "Info: Pin Imediato\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Imediato[4] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Imediato[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1512 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Imediato\[5\] " "Info: Pin Imediato\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Imediato[5] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Imediato[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1513 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Imediato\[6\] " "Info: Pin Imediato\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Imediato[6] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Imediato[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1514 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Imediato\[7\] " "Info: Pin Imediato\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Imediato[7] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Imediato[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1515 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Imediato\[8\] " "Info: Pin Imediato\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Imediato[8] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Imediato[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1516 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Imediato\[9\] " "Info: Pin Imediato\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Imediato[9] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Imediato[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1517 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Imediato\[10\] " "Info: Pin Imediato\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Imediato[10] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Imediato[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1518 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Imediato\[11\] " "Info: Pin Imediato\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Imediato[11] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Imediato[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1519 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Imediato\[12\] " "Info: Pin Imediato\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Imediato[12] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Imediato[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1520 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Imediato\[13\] " "Info: Pin Imediato\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Imediato[13] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Imediato[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1521 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Imediato\[14\] " "Info: Pin Imediato\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Imediato[14] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Imediato[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1522 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Imediato\[15\] " "Info: Pin Imediato\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { Imediato[15] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Imediato[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1523 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[0\] " "Info: Pin rd\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { rd[0] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1524 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[1\] " "Info: Pin rd\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { rd[1] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1525 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[2\] " "Info: Pin rd\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { rd[2] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1526 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[3\] " "Info: Pin rd\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { rd[3] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1527 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[4\] " "Info: Pin rd\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { rd[4] } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1528 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { clock } } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1529 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1530 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clock (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { clock } } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1529 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node reset (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hsrf/Downloads/IHW-master/Teste/" 0 { } { { 0 { 0 ""} 0 1530 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "236 unused 3.3V 0 236 0 " "Info: Number of I/O pins in group: 236 (unused VREF, 3.3V VCCIO, 0 input, 236 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "10.477 ns register register " "Info: Estimated most critical path is register to register delay of 10.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:PC\|Saida\[3\] 1 REG LAB_X19_Y23 31 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y23; Fanout = 31; REG Node = 'Registrador:PC\|Saida\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Registrador:PC|Saida[3] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.053 ns) 0.510 ns Ula32:ULA\|carry_temp\[5\]~0 2 COMB LAB_X18_Y23 3 " "Info: 2: + IC(0.457 ns) + CELL(0.053 ns) = 0.510 ns; Loc. = LAB_X18_Y23; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[5\]~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.510 ns" { Registrador:PC|Saida[3] Ula32:ULA|carry_temp[5]~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 0.911 ns Ula32:ULA\|carry_temp\[7\]~1 3 COMB LAB_X18_Y23 2 " "Info: 3: + IC(0.129 ns) + CELL(0.272 ns) = 0.911 ns; Loc. = LAB_X18_Y23; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[7\]~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[5]~0 Ula32:ULA|carry_temp[7]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 1.312 ns Ula32:ULA\|carry_temp\[8\]~2 4 COMB LAB_X18_Y23 2 " "Info: 4: + IC(0.044 ns) + CELL(0.357 ns) = 1.312 ns; Loc. = LAB_X18_Y23; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[8\]~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[7]~1 Ula32:ULA|carry_temp[8]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 1.713 ns Ula32:ULA\|carry_temp\[9\]~3 5 COMB LAB_X18_Y23 2 " "Info: 5: + IC(0.044 ns) + CELL(0.357 ns) = 1.713 ns; Loc. = LAB_X18_Y23; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[9\]~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[8]~2 Ula32:ULA|carry_temp[9]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 2.114 ns Ula32:ULA\|carry_temp\[10\]~4 6 COMB LAB_X18_Y23 2 " "Info: 6: + IC(0.044 ns) + CELL(0.357 ns) = 2.114 ns; Loc. = LAB_X18_Y23; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[10\]~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[9]~3 Ula32:ULA|carry_temp[10]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 2.515 ns Ula32:ULA\|carry_temp\[11\]~5 7 COMB LAB_X18_Y23 2 " "Info: 7: + IC(0.044 ns) + CELL(0.357 ns) = 2.515 ns; Loc. = LAB_X18_Y23; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[11\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[10]~4 Ula32:ULA|carry_temp[11]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 2.916 ns Ula32:ULA\|carry_temp\[12\]~6 8 COMB LAB_X18_Y23 2 " "Info: 8: + IC(0.044 ns) + CELL(0.357 ns) = 2.916 ns; Loc. = LAB_X18_Y23; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[12\]~6'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[11]~5 Ula32:ULA|carry_temp[12]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 3.317 ns Ula32:ULA\|carry_temp\[13\]~7 9 COMB LAB_X18_Y23 2 " "Info: 9: + IC(0.044 ns) + CELL(0.357 ns) = 3.317 ns; Loc. = LAB_X18_Y23; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[13\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[12]~6 Ula32:ULA|carry_temp[13]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 3.718 ns Ula32:ULA\|carry_temp\[14\]~8 10 COMB LAB_X18_Y23 2 " "Info: 10: + IC(0.044 ns) + CELL(0.357 ns) = 3.718 ns; Loc. = LAB_X18_Y23; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[14\]~8'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[13]~7 Ula32:ULA|carry_temp[14]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.138 ns) + CELL(0.357 ns) 4.213 ns Ula32:ULA\|carry_temp\[15\]~9 11 COMB LAB_X17_Y23 2 " "Info: 11: + IC(0.138 ns) + CELL(0.357 ns) = 4.213 ns; Loc. = LAB_X17_Y23; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[15\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.495 ns" { Ula32:ULA|carry_temp[14]~8 Ula32:ULA|carry_temp[15]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 4.614 ns Ula32:ULA\|carry_temp\[16\]~10 12 COMB LAB_X17_Y23 2 " "Info: 12: + IC(0.044 ns) + CELL(0.357 ns) = 4.614 ns; Loc. = LAB_X17_Y23; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[16\]~10'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[15]~9 Ula32:ULA|carry_temp[16]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 5.015 ns Ula32:ULA\|carry_temp\[17\]~11 13 COMB LAB_X17_Y23 2 " "Info: 13: + IC(0.044 ns) + CELL(0.357 ns) = 5.015 ns; Loc. = LAB_X17_Y23; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[17\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[16]~10 Ula32:ULA|carry_temp[17]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 5.416 ns Ula32:ULA\|carry_temp\[18\]~12 14 COMB LAB_X17_Y23 2 " "Info: 14: + IC(0.044 ns) + CELL(0.357 ns) = 5.416 ns; Loc. = LAB_X17_Y23; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[18\]~12'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[17]~11 Ula32:ULA|carry_temp[18]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 5.817 ns Ula32:ULA\|carry_temp\[19\]~13 15 COMB LAB_X17_Y23 2 " "Info: 15: + IC(0.044 ns) + CELL(0.357 ns) = 5.817 ns; Loc. = LAB_X17_Y23; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[19\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[18]~12 Ula32:ULA|carry_temp[19]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 6.218 ns Ula32:ULA\|carry_temp\[20\]~14 16 COMB LAB_X17_Y23 2 " "Info: 16: + IC(0.044 ns) + CELL(0.357 ns) = 6.218 ns; Loc. = LAB_X17_Y23; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[20\]~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[19]~13 Ula32:ULA|carry_temp[20]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 6.619 ns Ula32:ULA\|carry_temp\[21\]~15 17 COMB LAB_X17_Y23 2 " "Info: 17: + IC(0.044 ns) + CELL(0.357 ns) = 6.619 ns; Loc. = LAB_X17_Y23; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[21\]~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[20]~14 Ula32:ULA|carry_temp[21]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 7.020 ns Ula32:ULA\|carry_temp\[22\]~16 18 COMB LAB_X17_Y23 2 " "Info: 18: + IC(0.044 ns) + CELL(0.357 ns) = 7.020 ns; Loc. = LAB_X17_Y23; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[22\]~16'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[21]~15 Ula32:ULA|carry_temp[22]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 7.421 ns Ula32:ULA\|carry_temp\[23\]~17 19 COMB LAB_X17_Y23 2 " "Info: 19: + IC(0.044 ns) + CELL(0.357 ns) = 7.421 ns; Loc. = LAB_X17_Y23; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[23\]~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[22]~16 Ula32:ULA|carry_temp[23]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 7.822 ns Ula32:ULA\|carry_temp\[24\]~18 20 COMB LAB_X17_Y23 2 " "Info: 20: + IC(0.044 ns) + CELL(0.357 ns) = 7.822 ns; Loc. = LAB_X17_Y23; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[24\]~18'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[23]~17 Ula32:ULA|carry_temp[24]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 8.223 ns Ula32:ULA\|carry_temp\[25\]~19 21 COMB LAB_X17_Y23 2 " "Info: 21: + IC(0.044 ns) + CELL(0.357 ns) = 8.223 ns; Loc. = LAB_X17_Y23; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[25\]~19'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[24]~18 Ula32:ULA|carry_temp[25]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 8.624 ns Ula32:ULA\|carry_temp\[26\]~20 22 COMB LAB_X17_Y23 2 " "Info: 22: + IC(0.044 ns) + CELL(0.357 ns) = 8.624 ns; Loc. = LAB_X17_Y23; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[26\]~20'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[25]~19 Ula32:ULA|carry_temp[26]~20 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 9.025 ns Ula32:ULA\|carry_temp\[27\]~21 23 COMB LAB_X17_Y23 2 " "Info: 23: + IC(0.044 ns) + CELL(0.357 ns) = 9.025 ns; Loc. = LAB_X17_Y23; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[27\]~21'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[26]~20 Ula32:ULA|carry_temp[27]~21 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 9.426 ns Ula32:ULA\|carry_temp\[28\]~22 24 COMB LAB_X17_Y23 2 " "Info: 24: + IC(0.044 ns) + CELL(0.357 ns) = 9.426 ns; Loc. = LAB_X17_Y23; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[28\]~22'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[27]~21 Ula32:ULA|carry_temp[28]~22 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 9.827 ns Ula32:ULA\|carry_temp\[29\]~23 25 COMB LAB_X17_Y23 2 " "Info: 25: + IC(0.044 ns) + CELL(0.357 ns) = 9.827 ns; Loc. = LAB_X17_Y23; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~23'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[28]~22 Ula32:ULA|carry_temp[29]~23 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.138 ns) + CELL(0.357 ns) 10.322 ns Ula32:ULA\|Mux0~0 26 COMB LAB_X18_Y23 2 " "Info: 26: + IC(0.138 ns) + CELL(0.357 ns) = 10.322 ns; Loc. = LAB_X18_Y23; Fanout = 2; COMB Node = 'Ula32:ULA\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.495 ns" { Ula32:ULA|carry_temp[29]~23 Ula32:ULA|Mux0~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 10.477 ns Registrador:PC\|Saida\[31\] 27 REG LAB_X18_Y23 2 " "Info: 27: + IC(0.000 ns) + CELL(0.155 ns) = 10.477 ns; Loc. = LAB_X18_Y23; Fanout = 2; REG Node = 'Registrador:PC\|Saida\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { Ula32:ULA|Mux0~0 Registrador:PC|Saida[31] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.691 ns ( 82.95 % ) " "Info: Total cell delay = 8.691 ns ( 82.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.786 ns ( 17.05 % ) " "Info: Total interconnect delay = 1.786 ns ( 17.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "10.477 ns" { Registrador:PC|Saida[3] Ula32:ULA|carry_temp[5]~0 Ula32:ULA|carry_temp[7]~1 Ula32:ULA|carry_temp[8]~2 Ula32:ULA|carry_temp[9]~3 Ula32:ULA|carry_temp[10]~4 Ula32:ULA|carry_temp[11]~5 Ula32:ULA|carry_temp[12]~6 Ula32:ULA|carry_temp[13]~7 Ula32:ULA|carry_temp[14]~8 Ula32:ULA|carry_temp[15]~9 Ula32:ULA|carry_temp[16]~10 Ula32:ULA|carry_temp[17]~11 Ula32:ULA|carry_temp[18]~12 Ula32:ULA|carry_temp[19]~13 Ula32:ULA|carry_temp[20]~14 Ula32:ULA|carry_temp[21]~15 Ula32:ULA|carry_temp[22]~16 Ula32:ULA|carry_temp[23]~17 Ula32:ULA|carry_temp[24]~18 Ula32:ULA|carry_temp[25]~19 Ula32:ULA|carry_temp[26]~20 Ula32:ULA|carry_temp[27]~21 Ula32:ULA|carry_temp[28]~22 Ula32:ULA|carry_temp[29]~23 Ula32:ULA|Mux0~0 Registrador:PC|Saida[31] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "236 " "Warning: Found 236 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceAOut\[0\] 0 " "Info: Pin \"MuxALUSourceAOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceAOut\[1\] 0 " "Info: Pin \"MuxALUSourceAOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceAOut\[2\] 0 " "Info: Pin \"MuxALUSourceAOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceAOut\[3\] 0 " "Info: Pin \"MuxALUSourceAOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceAOut\[4\] 0 " "Info: Pin \"MuxALUSourceAOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceAOut\[5\] 0 " "Info: Pin \"MuxALUSourceAOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceAOut\[6\] 0 " "Info: Pin \"MuxALUSourceAOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceAOut\[7\] 0 " "Info: Pin \"MuxALUSourceAOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceAOut\[8\] 0 " "Info: Pin \"MuxALUSourceAOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceAOut\[9\] 0 " "Info: Pin \"MuxALUSourceAOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceAOut\[10\] 0 " "Info: Pin \"MuxALUSourceAOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceAOut\[11\] 0 " "Info: Pin \"MuxALUSourceAOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceAOut\[12\] 0 " "Info: Pin \"MuxALUSourceAOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceAOut\[13\] 0 " "Info: Pin \"MuxALUSourceAOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceAOut\[14\] 0 " "Info: Pin \"MuxALUSourceAOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceAOut\[15\] 0 " "Info: Pin \"MuxALUSourceAOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceAOut\[16\] 0 " "Info: Pin \"MuxALUSourceAOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceAOut\[17\] 0 " "Info: Pin \"MuxALUSourceAOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceAOut\[18\] 0 " "Info: Pin \"MuxALUSourceAOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceAOut\[19\] 0 " "Info: Pin \"MuxALUSourceAOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceAOut\[20\] 0 " "Info: Pin \"MuxALUSourceAOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceAOut\[21\] 0 " "Info: Pin \"MuxALUSourceAOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceAOut\[22\] 0 " "Info: Pin \"MuxALUSourceAOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceAOut\[23\] 0 " "Info: Pin \"MuxALUSourceAOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceAOut\[24\] 0 " "Info: Pin \"MuxALUSourceAOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceAOut\[25\] 0 " "Info: Pin \"MuxALUSourceAOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceAOut\[26\] 0 " "Info: Pin \"MuxALUSourceAOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceAOut\[27\] 0 " "Info: Pin \"MuxALUSourceAOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceAOut\[28\] 0 " "Info: Pin \"MuxALUSourceAOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceAOut\[29\] 0 " "Info: Pin \"MuxALUSourceAOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceAOut\[30\] 0 " "Info: Pin \"MuxALUSourceAOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceAOut\[31\] 0 " "Info: Pin \"MuxALUSourceAOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceBOut\[0\] 0 " "Info: Pin \"MuxALUSourceBOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceBOut\[1\] 0 " "Info: Pin \"MuxALUSourceBOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceBOut\[2\] 0 " "Info: Pin \"MuxALUSourceBOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceBOut\[3\] 0 " "Info: Pin \"MuxALUSourceBOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceBOut\[4\] 0 " "Info: Pin \"MuxALUSourceBOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceBOut\[5\] 0 " "Info: Pin \"MuxALUSourceBOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceBOut\[6\] 0 " "Info: Pin \"MuxALUSourceBOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceBOut\[7\] 0 " "Info: Pin \"MuxALUSourceBOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceBOut\[8\] 0 " "Info: Pin \"MuxALUSourceBOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceBOut\[9\] 0 " "Info: Pin \"MuxALUSourceBOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceBOut\[10\] 0 " "Info: Pin \"MuxALUSourceBOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceBOut\[11\] 0 " "Info: Pin \"MuxALUSourceBOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceBOut\[12\] 0 " "Info: Pin \"MuxALUSourceBOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceBOut\[13\] 0 " "Info: Pin \"MuxALUSourceBOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceBOut\[14\] 0 " "Info: Pin \"MuxALUSourceBOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceBOut\[15\] 0 " "Info: Pin \"MuxALUSourceBOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceBOut\[16\] 0 " "Info: Pin \"MuxALUSourceBOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceBOut\[17\] 0 " "Info: Pin \"MuxALUSourceBOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceBOut\[18\] 0 " "Info: Pin \"MuxALUSourceBOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceBOut\[19\] 0 " "Info: Pin \"MuxALUSourceBOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceBOut\[20\] 0 " "Info: Pin \"MuxALUSourceBOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceBOut\[21\] 0 " "Info: Pin \"MuxALUSourceBOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceBOut\[22\] 0 " "Info: Pin \"MuxALUSourceBOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceBOut\[23\] 0 " "Info: Pin \"MuxALUSourceBOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceBOut\[24\] 0 " "Info: Pin \"MuxALUSourceBOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceBOut\[25\] 0 " "Info: Pin \"MuxALUSourceBOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceBOut\[26\] 0 " "Info: Pin \"MuxALUSourceBOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceBOut\[27\] 0 " "Info: Pin \"MuxALUSourceBOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceBOut\[28\] 0 " "Info: Pin \"MuxALUSourceBOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceBOut\[29\] 0 " "Info: Pin \"MuxALUSourceBOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceBOut\[30\] 0 " "Info: Pin \"MuxALUSourceBOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxALUSourceBOut\[31\] 0 " "Info: Pin \"MuxALUSourceBOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[0\] 0 " "Info: Pin \"stateout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[1\] 0 " "Info: Pin \"stateout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[2\] 0 " "Info: Pin \"stateout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[3\] 0 " "Info: Pin \"stateout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[4\] 0 " "Info: Pin \"stateout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[5\] 0 " "Info: Pin \"stateout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[6\] 0 " "Info: Pin \"stateout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg1\[0\] 0 " "Info: Pin \"Reg1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg1\[1\] 0 " "Info: Pin \"Reg1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg1\[2\] 0 " "Info: Pin \"Reg1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg1\[3\] 0 " "Info: Pin \"Reg1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg1\[4\] 0 " "Info: Pin \"Reg1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg2\[0\] 0 " "Info: Pin \"Reg2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg2\[1\] 0 " "Info: Pin \"Reg2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg2\[2\] 0 " "Info: Pin \"Reg2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg2\[3\] 0 " "Info: Pin \"Reg2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg2\[4\] 0 " "Info: Pin \"Reg2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut1\[0\] 0 " "Info: Pin \"RegWriteOut1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut1\[1\] 0 " "Info: Pin \"RegWriteOut1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut1\[2\] 0 " "Info: Pin \"RegWriteOut1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut1\[3\] 0 " "Info: Pin \"RegWriteOut1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut1\[4\] 0 " "Info: Pin \"RegWriteOut1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut1\[5\] 0 " "Info: Pin \"RegWriteOut1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut1\[6\] 0 " "Info: Pin \"RegWriteOut1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut1\[7\] 0 " "Info: Pin \"RegWriteOut1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut1\[8\] 0 " "Info: Pin \"RegWriteOut1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut1\[9\] 0 " "Info: Pin \"RegWriteOut1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut1\[10\] 0 " "Info: Pin \"RegWriteOut1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut1\[11\] 0 " "Info: Pin \"RegWriteOut1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut1\[12\] 0 " "Info: Pin \"RegWriteOut1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut1\[13\] 0 " "Info: Pin \"RegWriteOut1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut1\[14\] 0 " "Info: Pin \"RegWriteOut1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut1\[15\] 0 " "Info: Pin \"RegWriteOut1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut1\[16\] 0 " "Info: Pin \"RegWriteOut1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut1\[17\] 0 " "Info: Pin \"RegWriteOut1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut1\[18\] 0 " "Info: Pin \"RegWriteOut1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut1\[19\] 0 " "Info: Pin \"RegWriteOut1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut1\[20\] 0 " "Info: Pin \"RegWriteOut1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut1\[21\] 0 " "Info: Pin \"RegWriteOut1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut1\[22\] 0 " "Info: Pin \"RegWriteOut1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut1\[23\] 0 " "Info: Pin \"RegWriteOut1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut1\[24\] 0 " "Info: Pin \"RegWriteOut1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut1\[25\] 0 " "Info: Pin \"RegWriteOut1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut1\[26\] 0 " "Info: Pin \"RegWriteOut1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut1\[27\] 0 " "Info: Pin \"RegWriteOut1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut1\[28\] 0 " "Info: Pin \"RegWriteOut1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut1\[29\] 0 " "Info: Pin \"RegWriteOut1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut1\[30\] 0 " "Info: Pin \"RegWriteOut1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut1\[31\] 0 " "Info: Pin \"RegWriteOut1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut2\[0\] 0 " "Info: Pin \"RegWriteOut2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut2\[1\] 0 " "Info: Pin \"RegWriteOut2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut2\[2\] 0 " "Info: Pin \"RegWriteOut2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut2\[3\] 0 " "Info: Pin \"RegWriteOut2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut2\[4\] 0 " "Info: Pin \"RegWriteOut2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut2\[5\] 0 " "Info: Pin \"RegWriteOut2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut2\[6\] 0 " "Info: Pin \"RegWriteOut2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut2\[7\] 0 " "Info: Pin \"RegWriteOut2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut2\[8\] 0 " "Info: Pin \"RegWriteOut2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut2\[9\] 0 " "Info: Pin \"RegWriteOut2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut2\[10\] 0 " "Info: Pin \"RegWriteOut2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut2\[11\] 0 " "Info: Pin \"RegWriteOut2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut2\[12\] 0 " "Info: Pin \"RegWriteOut2\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut2\[13\] 0 " "Info: Pin \"RegWriteOut2\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut2\[14\] 0 " "Info: Pin \"RegWriteOut2\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut2\[15\] 0 " "Info: Pin \"RegWriteOut2\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut2\[16\] 0 " "Info: Pin \"RegWriteOut2\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut2\[17\] 0 " "Info: Pin \"RegWriteOut2\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut2\[18\] 0 " "Info: Pin \"RegWriteOut2\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut2\[19\] 0 " "Info: Pin \"RegWriteOut2\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut2\[20\] 0 " "Info: Pin \"RegWriteOut2\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut2\[21\] 0 " "Info: Pin \"RegWriteOut2\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut2\[22\] 0 " "Info: Pin \"RegWriteOut2\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut2\[23\] 0 " "Info: Pin \"RegWriteOut2\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut2\[24\] 0 " "Info: Pin \"RegWriteOut2\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut2\[25\] 0 " "Info: Pin \"RegWriteOut2\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut2\[26\] 0 " "Info: Pin \"RegWriteOut2\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut2\[27\] 0 " "Info: Pin \"RegWriteOut2\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut2\[28\] 0 " "Info: Pin \"RegWriteOut2\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut2\[29\] 0 " "Info: Pin \"RegWriteOut2\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut2\[30\] 0 " "Info: Pin \"RegWriteOut2\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteOut2\[31\] 0 " "Info: Pin \"RegWriteOut2\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[0\] 0 " "Info: Pin \"MuxMemToRegOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[1\] 0 " "Info: Pin \"MuxMemToRegOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[2\] 0 " "Info: Pin \"MuxMemToRegOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[3\] 0 " "Info: Pin \"MuxMemToRegOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[4\] 0 " "Info: Pin \"MuxMemToRegOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[5\] 0 " "Info: Pin \"MuxMemToRegOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[6\] 0 " "Info: Pin \"MuxMemToRegOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[7\] 0 " "Info: Pin \"MuxMemToRegOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[8\] 0 " "Info: Pin \"MuxMemToRegOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[9\] 0 " "Info: Pin \"MuxMemToRegOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[10\] 0 " "Info: Pin \"MuxMemToRegOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[11\] 0 " "Info: Pin \"MuxMemToRegOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[12\] 0 " "Info: Pin \"MuxMemToRegOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[13\] 0 " "Info: Pin \"MuxMemToRegOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[14\] 0 " "Info: Pin \"MuxMemToRegOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[15\] 0 " "Info: Pin \"MuxMemToRegOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[16\] 0 " "Info: Pin \"MuxMemToRegOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[17\] 0 " "Info: Pin \"MuxMemToRegOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[18\] 0 " "Info: Pin \"MuxMemToRegOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[19\] 0 " "Info: Pin \"MuxMemToRegOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[20\] 0 " "Info: Pin \"MuxMemToRegOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[21\] 0 " "Info: Pin \"MuxMemToRegOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[22\] 0 " "Info: Pin \"MuxMemToRegOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[23\] 0 " "Info: Pin \"MuxMemToRegOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[24\] 0 " "Info: Pin \"MuxMemToRegOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[25\] 0 " "Info: Pin \"MuxMemToRegOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[26\] 0 " "Info: Pin \"MuxMemToRegOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[27\] 0 " "Info: Pin \"MuxMemToRegOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[28\] 0 " "Info: Pin \"MuxMemToRegOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[29\] 0 " "Info: Pin \"MuxMemToRegOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[30\] 0 " "Info: Pin \"MuxMemToRegOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[31\] 0 " "Info: Pin \"MuxMemToRegOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[0\] 0 " "Info: Pin \"ALUResult\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[1\] 0 " "Info: Pin \"ALUResult\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[2\] 0 " "Info: Pin \"ALUResult\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[3\] 0 " "Info: Pin \"ALUResult\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[4\] 0 " "Info: Pin \"ALUResult\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[5\] 0 " "Info: Pin \"ALUResult\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[6\] 0 " "Info: Pin \"ALUResult\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[7\] 0 " "Info: Pin \"ALUResult\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[8\] 0 " "Info: Pin \"ALUResult\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[9\] 0 " "Info: Pin \"ALUResult\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[10\] 0 " "Info: Pin \"ALUResult\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[11\] 0 " "Info: Pin \"ALUResult\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[12\] 0 " "Info: Pin \"ALUResult\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[13\] 0 " "Info: Pin \"ALUResult\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[14\] 0 " "Info: Pin \"ALUResult\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[15\] 0 " "Info: Pin \"ALUResult\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[16\] 0 " "Info: Pin \"ALUResult\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[17\] 0 " "Info: Pin \"ALUResult\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[18\] 0 " "Info: Pin \"ALUResult\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[19\] 0 " "Info: Pin \"ALUResult\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[20\] 0 " "Info: Pin \"ALUResult\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[21\] 0 " "Info: Pin \"ALUResult\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[22\] 0 " "Info: Pin \"ALUResult\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[23\] 0 " "Info: Pin \"ALUResult\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[24\] 0 " "Info: Pin \"ALUResult\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[25\] 0 " "Info: Pin \"ALUResult\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[26\] 0 " "Info: Pin \"ALUResult\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[27\] 0 " "Info: Pin \"ALUResult\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[28\] 0 " "Info: Pin \"ALUResult\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[29\] 0 " "Info: Pin \"ALUResult\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[30\] 0 " "Info: Pin \"ALUResult\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[31\] 0 " "Info: Pin \"ALUResult\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDstOut\[0\] 0 " "Info: Pin \"MuxRegDstOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDstOut\[1\] 0 " "Info: Pin \"MuxRegDstOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDstOut\[2\] 0 " "Info: Pin \"MuxRegDstOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDstOut\[3\] 0 " "Info: Pin \"MuxRegDstOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDstOut\[4\] 0 " "Info: Pin \"MuxRegDstOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWrite 0 " "Info: Pin \"RegWrite\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Imediato\[0\] 0 " "Info: Pin \"Imediato\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Imediato\[1\] 0 " "Info: Pin \"Imediato\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Imediato\[2\] 0 " "Info: Pin \"Imediato\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Imediato\[3\] 0 " "Info: Pin \"Imediato\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Imediato\[4\] 0 " "Info: Pin \"Imediato\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Imediato\[5\] 0 " "Info: Pin \"Imediato\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Imediato\[6\] 0 " "Info: Pin \"Imediato\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Imediato\[7\] 0 " "Info: Pin \"Imediato\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Imediato\[8\] 0 " "Info: Pin \"Imediato\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Imediato\[9\] 0 " "Info: Pin \"Imediato\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Imediato\[10\] 0 " "Info: Pin \"Imediato\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Imediato\[11\] 0 " "Info: Pin \"Imediato\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Imediato\[12\] 0 " "Info: Pin \"Imediato\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Imediato\[13\] 0 " "Info: Pin \"Imediato\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Imediato\[14\] 0 " "Info: Pin \"Imediato\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Imediato\[15\] 0 " "Info: Pin \"Imediato\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd\[0\] 0 " "Info: Pin \"rd\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd\[1\] 0 " "Info: Pin \"rd\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd\[2\] 0 " "Info: Pin \"rd\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd\[3\] 0 " "Info: Pin \"rd\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd\[4\] 0 " "Info: Pin \"rd\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hsrf/Downloads/IHW-master/Teste/PQP.fit.smsg " "Info: Generated suppressed messages file C:/Users/hsrf/Downloads/IHW-master/Teste/PQP.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Info: Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 13:04:55 2019 " "Info: Processing ended: Thu May 09 13:04:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
