git clone --depth 1 --no-tags https://github.com/pulp-platform/apb_i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52028134
git clone --depth 1 --no-tags https://github.com/pulp-platform/apb_gpio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52028124
git clone --depth 1 --no-tags https://github.com/tudortimi/verification-gentleman-blog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52144150
git clone --depth 1 --no-tags https://github.com/ObviouslyGreen/JZ-Wentworth-Cache-Now.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43982799
git clone --depth 1 --no-tags https://github.com/ericgineer/ADCinterface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35998764
git clone --depth 1 --no-tags https://github.com/alexzhang007/wishbone_uvc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52726749
git clone --depth 1 --no-tags https://github.com/emmanouil-komninos/jtag_vip_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41545305
git clone --depth 1 --no-tags https://github.com/blargony/uvm_agent_gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/37558693
git clone --depth 1 --no-tags https://github.com/kippy620/uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52324964
git clone --depth 1 --no-tags https://github.com/lowRISC/socip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39448509
git clone --depth 1 --no-tags https://github.com/apoorvvw/ASIC-Implementation-of-2D-GPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56252049
git clone --depth 1 --no-tags https://github.com/pradyuman/aes-encryption-engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45492285
git clone --depth 1 --no-tags https://github.com/pulp-platform/axi_slice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52028382
git clone --depth 1 --no-tags https://github.com/bphunter1972/hawkins.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46395237
git clone --depth 1 --no-tags https://github.com/pulp-platform/apb_node.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58751137
git clone --depth 1 --no-tags https://github.com/AmeerAbdelhadi/Linear-Feedback-Shift-Register-LFSR-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36403668
git clone --depth 1 --no-tags https://github.com/andrewandrepowell/System-Snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54229632
git clone --depth 1 --no-tags https://github.com/patricksheehan/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31690038
git clone --depth 1 --no-tags https://github.com/genrnd/ethond.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46918657
git clone --depth 1 --no-tags https://github.com/pulp-platform/core2axi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55148482
git clone --depth 1 --no-tags https://github.com/Des333/soc-fb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40452755
git clone --depth 1 --no-tags https://github.com/gitvcs/N-bit-Multiplier-and-Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47329188
git clone --depth 1 --no-tags https://github.com/pulp-platform/axi_mem_if_DP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52028369
git clone --depth 1 --no-tags https://github.com/C-L-G/stream-to-file-package.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43049989
git clone --depth 1 --no-tags https://github.com/AmeerAbdelhadi/LUT-Input-Permutations-Enumerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49268037
git clone --depth 1 --no-tags https://github.com/scott7950/SystemVerilog_TB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38817864
git clone --depth 1 --no-tags https://github.com/asicguy/axi-bfm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35333170
git clone --depth 1 --no-tags https://github.com/tudortimi/prog_assert.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42392309
git clone --depth 1 --no-tags https://github.com/Lianghao-Yuan/UVM-Verification-IP-for-switch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38129238
git clone --depth 1 --no-tags https://github.com/ajaybin/APB-UART-bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46592693
git clone --depth 1 --no-tags https://github.com/hmomkar/UVM_primer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54234722
git clone --depth 1 --no-tags https://github.com/amiq-consulting/amiq_dcr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30703457
git clone --depth 1 --no-tags https://github.com/mballance/sv_bfms.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56800655
git clone --depth 1 --no-tags https://github.com/rdustinb/GADev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31335325
git clone --depth 1 --no-tags https://github.com/avichalkaria/Async_3D_NOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30480438
git clone --depth 1 --no-tags https://github.com/wallento/pmod_switchbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54825736
git clone --depth 1 --no-tags https://github.com/mohitgogri/Binary-Tree-Algorithm-for-System-Verilog-Classes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48391869
git clone --depth 1 --no-tags https://github.com/j-marjanovic/FSM-in-HW-solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30378477
git clone --depth 1 --no-tags https://github.com/losteiner/lsd_cv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55842422
git clone --depth 1 --no-tags https://github.com/ameetgohil/eth-uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51115879
git clone --depth 1 --no-tags https://github.com/mcai/Cozim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50324637
git clone --depth 1 --no-tags https://github.com/pbing/J1_WB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50282913
git clone --depth 1 --no-tags https://github.com/jinz2014/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32086379
git clone --depth 1 --no-tags https://github.com/LEAP-Core/leap-platforms-intel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38453463
git clone --depth 1 --no-tags https://github.com/JakeStevens/RISCVBusiness.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57341782
git clone --depth 1 --no-tags https://github.com/ridvancelikcs/Digital-piano-in-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58090784
git clone --depth 1 --no-tags https://github.com/luadch/translations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39412844
git clone --depth 1 --no-tags https://github.com/five-elephants/nux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44121799
git clone --depth 1 --no-tags https://github.com/cpulabs/mist32e-cpubook.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51449153
git clone --depth 1 --no-tags https://github.com/DevilFruit99/HardwareGenerationTool.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49342302
git clone --depth 1 --no-tags https://github.com/rdou/UVM-Verification-Testbench-For-APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59086822
git clone --depth 1 --no-tags https://github.com/vaibhavviswanathan/CGoL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54231277
git clone --depth 1 --no-tags https://github.com/tyly324/ARC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30156903
git clone --depth 1 --no-tags https://github.com/matthewly/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28797689
git clone --depth 1 --no-tags https://github.com/AeroHand/Pipelined-LC3-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34516015
git clone --depth 1 --no-tags https://github.com/glk47/resim-simulating-partial-reconfiguration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38551915
git clone --depth 1 --no-tags https://github.com/shaoxq1205/LC3_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45885327
git clone --depth 1 --no-tags https://github.com/brian-rieder/EthernetSniffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45501188
git clone --depth 1 --no-tags https://github.com/jmacheta/Zynq-PL-GPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46009615
git clone --depth 1 --no-tags https://github.com/kayws426/axi-bfm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33557992
git clone --depth 1 --no-tags https://github.com/aditn/ece447.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49789878
git clone --depth 1 --no-tags https://github.com/mballance/wb_sys_ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56253477
git clone --depth 1 --no-tags https://github.com/asicguy/ecc-generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44262325
git clone --depth 1 --no-tags https://github.com/adsc-hls/fcuda-backend.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51973714
git clone --depth 1 --no-tags https://github.com/a145213/the-437-repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30658240
git clone --depth 1 --no-tags https://github.com/AndyShi12/verilog-fp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33053259
git clone --depth 1 --no-tags https://github.com/kcmonkey/Purdue-ECE437-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53160109
git clone --depth 1 --no-tags https://github.com/beeflobill/uvm-1.2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33671774
git clone --depth 1 --no-tags https://github.com/gldmtr/code-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53985112
git clone --depth 1 --no-tags https://github.com/purdoo/DaltonizationASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33484331
git clone --depth 1 --no-tags https://github.com/dbretwolfe/UARTsv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46694419
git clone --depth 1 --no-tags https://github.com/pulp-platform/apb_pulpino.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52028142
git clone --depth 1 --no-tags https://github.com/qwuau06/Verilog_Huffman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53990510
git clone --depth 1 --no-tags https://github.com/williamthing/Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34039120
git clone --depth 1 --no-tags https://github.com/tudortimi/vgm_abstract_registry.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51248875
git clone --depth 1 --no-tags https://github.com/mohitgogri/BusArbitrator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48389183
git clone --depth 1 --no-tags https://github.com/qiuzou/axi-bfm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38317596
git clone --depth 1 --no-tags https://github.com/bhunt2/ImageProcessorCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33558030
git clone --depth 1 --no-tags https://github.com/gl-research/hdl-make.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53234259
git clone --depth 1 --no-tags https://github.com/Kixantrix/EE471_Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44696607
git clone --depth 1 --no-tags https://github.com/PSOCER/de2i150_BFM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57049643
git clone --depth 1 --no-tags https://github.com/dawood95/simd-simt-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43478367
git clone --depth 1 --no-tags https://github.com/cjubb39/cache_tag_bank_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47371363
git clone --depth 1 --no-tags https://github.com/Zulu-Platform/Zulu-DataPlane.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36858560
git clone --depth 1 --no-tags https://github.com/wallento/fusesoc_cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54890507
git clone --depth 1 --no-tags https://github.com/nqbit/fpgabits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/29666496
git clone --depth 1 --no-tags https://github.com/aggarw13/ECE337---Floating-Point-Co-Processo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34074921
git clone --depth 1 --no-tags https://github.com/shradhash/x86-superscalar-machine-with-5-stage-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44885220
git clone --depth 1 --no-tags https://github.com/gsw73/find_first_set.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44565823
git clone --depth 1 --no-tags https://github.com/huangniuniu/learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44898972
git clone --depth 1 --no-tags https://github.com/pulp-platform/apb2per.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58751184
git clone --depth 1 --no-tags https://github.com/lparkjordan/VLSIFinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32954921
git clone --depth 1 --no-tags https://github.com/fromGoogleCode/resim-simulating-partial-reconfiguration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32768231
git clone --depth 1 --no-tags https://github.com/C-L-G/spi-model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/37503011
git clone --depth 1 --no-tags https://github.com/C-L-G/file-class-package.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/37575085
git clone --depth 1 --no-tags https://github.com/parth2488/UVM_PROJECT_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38344973
git clone --depth 1 --no-tags https://github.com/tenthousandfailures/parameter_bind.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46099158
git clone --depth 1 --no-tags https://github.com/adamryman/fpga-vga-pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46036232
git clone --depth 1 --no-tags https://github.com/DavidWatkins/Chip8-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58599338
git clone --depth 1 --no-tags https://github.com/dawood95/mips-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30564591
