Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue May 22 11:24:29 2018
| Host         : 803-005 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file dynamic_scan_timing_summary_routed.rpt -rpx dynamic_scan_timing_summary_routed.rpx
| Design       : dynamic_scan
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line9/clk_N_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.018        0.000                      0                   65        0.263        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.018        0.000                      0                   65        0.263        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.018ns  (required time - arrival time)
  Source:                 nolabel_line9/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line9/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.518ns  (logic 2.274ns (41.213%)  route 3.244ns (58.787%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.725     5.084    nolabel_line9/clk
    SLICE_X85Y86         FDRE                                         r  nolabel_line9/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y86         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  nolabel_line9/counter_reg[0]/Q
                         net (fo=3, routed)           0.544     6.083    nolabel_line9/counter_reg[0]
    SLICE_X84Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.678 r  nolabel_line9/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.678    nolabel_line9/counter_reg[0]_i_16_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.795 r  nolabel_line9/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.795    nolabel_line9/counter_reg[0]_i_17_n_0
    SLICE_X84Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.912 r  nolabel_line9/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.912    nolabel_line9/counter_reg[0]_i_18_n_0
    SLICE_X84Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.029 r  nolabel_line9/counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.029    nolabel_line9/counter_reg[0]_i_20_n_0
    SLICE_X84Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.146 r  nolabel_line9/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.146    nolabel_line9/counter_reg[0]_i_19_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.263 r  nolabel_line9/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.263    nolabel_line9/counter_reg[0]_i_15_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.482 f  nolabel_line9/counter_reg[0]_i_13/O[0]
                         net (fo=1, routed)           0.825     8.307    nolabel_line9/counter_reg[0]_i_13_n_7
    SLICE_X86Y92         LUT6 (Prop_lut6_I4_O)        0.295     8.602 r  nolabel_line9/counter[0]_i_3/O
                         net (fo=1, routed)           0.800     9.401    nolabel_line9/counter[0]_i_3_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.525 r  nolabel_line9/counter[0]_i_1/O
                         net (fo=33, routed)          1.076    10.601    nolabel_line9/counter[0]_i_1_n_0
    SLICE_X85Y86         FDRE                                         r  nolabel_line9/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.605    14.791    nolabel_line9/clk
    SLICE_X85Y86         FDRE                                         r  nolabel_line9/counter_reg[0]/C
                         clock pessimism              0.293    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X85Y86         FDRE (Setup_fdre_C_R)       -0.429    14.619    nolabel_line9/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -10.601    
  -------------------------------------------------------------------
                         slack                                  4.018    

Slack (MET) :             4.018ns  (required time - arrival time)
  Source:                 nolabel_line9/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line9/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.518ns  (logic 2.274ns (41.213%)  route 3.244ns (58.787%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.725     5.084    nolabel_line9/clk
    SLICE_X85Y86         FDRE                                         r  nolabel_line9/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y86         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  nolabel_line9/counter_reg[0]/Q
                         net (fo=3, routed)           0.544     6.083    nolabel_line9/counter_reg[0]
    SLICE_X84Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.678 r  nolabel_line9/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.678    nolabel_line9/counter_reg[0]_i_16_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.795 r  nolabel_line9/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.795    nolabel_line9/counter_reg[0]_i_17_n_0
    SLICE_X84Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.912 r  nolabel_line9/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.912    nolabel_line9/counter_reg[0]_i_18_n_0
    SLICE_X84Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.029 r  nolabel_line9/counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.029    nolabel_line9/counter_reg[0]_i_20_n_0
    SLICE_X84Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.146 r  nolabel_line9/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.146    nolabel_line9/counter_reg[0]_i_19_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.263 r  nolabel_line9/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.263    nolabel_line9/counter_reg[0]_i_15_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.482 f  nolabel_line9/counter_reg[0]_i_13/O[0]
                         net (fo=1, routed)           0.825     8.307    nolabel_line9/counter_reg[0]_i_13_n_7
    SLICE_X86Y92         LUT6 (Prop_lut6_I4_O)        0.295     8.602 r  nolabel_line9/counter[0]_i_3/O
                         net (fo=1, routed)           0.800     9.401    nolabel_line9/counter[0]_i_3_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.525 r  nolabel_line9/counter[0]_i_1/O
                         net (fo=33, routed)          1.076    10.601    nolabel_line9/counter[0]_i_1_n_0
    SLICE_X85Y86         FDRE                                         r  nolabel_line9/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.605    14.791    nolabel_line9/clk
    SLICE_X85Y86         FDRE                                         r  nolabel_line9/counter_reg[1]/C
                         clock pessimism              0.293    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X85Y86         FDRE (Setup_fdre_C_R)       -0.429    14.619    nolabel_line9/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -10.601    
  -------------------------------------------------------------------
                         slack                                  4.018    

Slack (MET) :             4.018ns  (required time - arrival time)
  Source:                 nolabel_line9/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line9/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.518ns  (logic 2.274ns (41.213%)  route 3.244ns (58.787%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.725     5.084    nolabel_line9/clk
    SLICE_X85Y86         FDRE                                         r  nolabel_line9/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y86         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  nolabel_line9/counter_reg[0]/Q
                         net (fo=3, routed)           0.544     6.083    nolabel_line9/counter_reg[0]
    SLICE_X84Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.678 r  nolabel_line9/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.678    nolabel_line9/counter_reg[0]_i_16_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.795 r  nolabel_line9/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.795    nolabel_line9/counter_reg[0]_i_17_n_0
    SLICE_X84Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.912 r  nolabel_line9/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.912    nolabel_line9/counter_reg[0]_i_18_n_0
    SLICE_X84Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.029 r  nolabel_line9/counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.029    nolabel_line9/counter_reg[0]_i_20_n_0
    SLICE_X84Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.146 r  nolabel_line9/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.146    nolabel_line9/counter_reg[0]_i_19_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.263 r  nolabel_line9/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.263    nolabel_line9/counter_reg[0]_i_15_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.482 f  nolabel_line9/counter_reg[0]_i_13/O[0]
                         net (fo=1, routed)           0.825     8.307    nolabel_line9/counter_reg[0]_i_13_n_7
    SLICE_X86Y92         LUT6 (Prop_lut6_I4_O)        0.295     8.602 r  nolabel_line9/counter[0]_i_3/O
                         net (fo=1, routed)           0.800     9.401    nolabel_line9/counter[0]_i_3_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.525 r  nolabel_line9/counter[0]_i_1/O
                         net (fo=33, routed)          1.076    10.601    nolabel_line9/counter[0]_i_1_n_0
    SLICE_X85Y86         FDRE                                         r  nolabel_line9/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.605    14.791    nolabel_line9/clk
    SLICE_X85Y86         FDRE                                         r  nolabel_line9/counter_reg[2]/C
                         clock pessimism              0.293    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X85Y86         FDRE (Setup_fdre_C_R)       -0.429    14.619    nolabel_line9/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -10.601    
  -------------------------------------------------------------------
                         slack                                  4.018    

Slack (MET) :             4.018ns  (required time - arrival time)
  Source:                 nolabel_line9/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line9/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.518ns  (logic 2.274ns (41.213%)  route 3.244ns (58.787%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.725     5.084    nolabel_line9/clk
    SLICE_X85Y86         FDRE                                         r  nolabel_line9/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y86         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  nolabel_line9/counter_reg[0]/Q
                         net (fo=3, routed)           0.544     6.083    nolabel_line9/counter_reg[0]
    SLICE_X84Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.678 r  nolabel_line9/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.678    nolabel_line9/counter_reg[0]_i_16_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.795 r  nolabel_line9/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.795    nolabel_line9/counter_reg[0]_i_17_n_0
    SLICE_X84Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.912 r  nolabel_line9/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.912    nolabel_line9/counter_reg[0]_i_18_n_0
    SLICE_X84Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.029 r  nolabel_line9/counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.029    nolabel_line9/counter_reg[0]_i_20_n_0
    SLICE_X84Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.146 r  nolabel_line9/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.146    nolabel_line9/counter_reg[0]_i_19_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.263 r  nolabel_line9/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.263    nolabel_line9/counter_reg[0]_i_15_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.482 f  nolabel_line9/counter_reg[0]_i_13/O[0]
                         net (fo=1, routed)           0.825     8.307    nolabel_line9/counter_reg[0]_i_13_n_7
    SLICE_X86Y92         LUT6 (Prop_lut6_I4_O)        0.295     8.602 r  nolabel_line9/counter[0]_i_3/O
                         net (fo=1, routed)           0.800     9.401    nolabel_line9/counter[0]_i_3_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.525 r  nolabel_line9/counter[0]_i_1/O
                         net (fo=33, routed)          1.076    10.601    nolabel_line9/counter[0]_i_1_n_0
    SLICE_X85Y86         FDRE                                         r  nolabel_line9/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.605    14.791    nolabel_line9/clk
    SLICE_X85Y86         FDRE                                         r  nolabel_line9/counter_reg[3]/C
                         clock pessimism              0.293    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X85Y86         FDRE (Setup_fdre_C_R)       -0.429    14.619    nolabel_line9/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -10.601    
  -------------------------------------------------------------------
                         slack                                  4.018    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 nolabel_line9/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line9/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.377ns  (logic 2.274ns (42.293%)  route 3.103ns (57.707%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.725     5.084    nolabel_line9/clk
    SLICE_X85Y86         FDRE                                         r  nolabel_line9/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y86         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  nolabel_line9/counter_reg[0]/Q
                         net (fo=3, routed)           0.544     6.083    nolabel_line9/counter_reg[0]
    SLICE_X84Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.678 r  nolabel_line9/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.678    nolabel_line9/counter_reg[0]_i_16_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.795 r  nolabel_line9/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.795    nolabel_line9/counter_reg[0]_i_17_n_0
    SLICE_X84Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.912 r  nolabel_line9/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.912    nolabel_line9/counter_reg[0]_i_18_n_0
    SLICE_X84Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.029 r  nolabel_line9/counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.029    nolabel_line9/counter_reg[0]_i_20_n_0
    SLICE_X84Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.146 r  nolabel_line9/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.146    nolabel_line9/counter_reg[0]_i_19_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.263 r  nolabel_line9/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.263    nolabel_line9/counter_reg[0]_i_15_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.482 f  nolabel_line9/counter_reg[0]_i_13/O[0]
                         net (fo=1, routed)           0.825     8.307    nolabel_line9/counter_reg[0]_i_13_n_7
    SLICE_X86Y92         LUT6 (Prop_lut6_I4_O)        0.295     8.602 r  nolabel_line9/counter[0]_i_3/O
                         net (fo=1, routed)           0.800     9.401    nolabel_line9/counter[0]_i_3_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.525 r  nolabel_line9/counter[0]_i_1/O
                         net (fo=33, routed)          0.935    10.460    nolabel_line9/counter[0]_i_1_n_0
    SLICE_X85Y87         FDRE                                         r  nolabel_line9/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.606    14.792    nolabel_line9/clk
    SLICE_X85Y87         FDRE                                         r  nolabel_line9/counter_reg[4]/C
                         clock pessimism              0.268    15.060    
                         clock uncertainty           -0.035    15.024    
    SLICE_X85Y87         FDRE (Setup_fdre_C_R)       -0.429    14.595    nolabel_line9/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.460    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 nolabel_line9/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line9/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.377ns  (logic 2.274ns (42.293%)  route 3.103ns (57.707%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.725     5.084    nolabel_line9/clk
    SLICE_X85Y86         FDRE                                         r  nolabel_line9/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y86         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  nolabel_line9/counter_reg[0]/Q
                         net (fo=3, routed)           0.544     6.083    nolabel_line9/counter_reg[0]
    SLICE_X84Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.678 r  nolabel_line9/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.678    nolabel_line9/counter_reg[0]_i_16_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.795 r  nolabel_line9/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.795    nolabel_line9/counter_reg[0]_i_17_n_0
    SLICE_X84Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.912 r  nolabel_line9/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.912    nolabel_line9/counter_reg[0]_i_18_n_0
    SLICE_X84Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.029 r  nolabel_line9/counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.029    nolabel_line9/counter_reg[0]_i_20_n_0
    SLICE_X84Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.146 r  nolabel_line9/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.146    nolabel_line9/counter_reg[0]_i_19_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.263 r  nolabel_line9/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.263    nolabel_line9/counter_reg[0]_i_15_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.482 f  nolabel_line9/counter_reg[0]_i_13/O[0]
                         net (fo=1, routed)           0.825     8.307    nolabel_line9/counter_reg[0]_i_13_n_7
    SLICE_X86Y92         LUT6 (Prop_lut6_I4_O)        0.295     8.602 r  nolabel_line9/counter[0]_i_3/O
                         net (fo=1, routed)           0.800     9.401    nolabel_line9/counter[0]_i_3_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.525 r  nolabel_line9/counter[0]_i_1/O
                         net (fo=33, routed)          0.935    10.460    nolabel_line9/counter[0]_i_1_n_0
    SLICE_X85Y87         FDRE                                         r  nolabel_line9/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.606    14.792    nolabel_line9/clk
    SLICE_X85Y87         FDRE                                         r  nolabel_line9/counter_reg[5]/C
                         clock pessimism              0.268    15.060    
                         clock uncertainty           -0.035    15.024    
    SLICE_X85Y87         FDRE (Setup_fdre_C_R)       -0.429    14.595    nolabel_line9/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.460    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 nolabel_line9/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line9/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.377ns  (logic 2.274ns (42.293%)  route 3.103ns (57.707%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.725     5.084    nolabel_line9/clk
    SLICE_X85Y86         FDRE                                         r  nolabel_line9/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y86         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  nolabel_line9/counter_reg[0]/Q
                         net (fo=3, routed)           0.544     6.083    nolabel_line9/counter_reg[0]
    SLICE_X84Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.678 r  nolabel_line9/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.678    nolabel_line9/counter_reg[0]_i_16_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.795 r  nolabel_line9/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.795    nolabel_line9/counter_reg[0]_i_17_n_0
    SLICE_X84Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.912 r  nolabel_line9/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.912    nolabel_line9/counter_reg[0]_i_18_n_0
    SLICE_X84Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.029 r  nolabel_line9/counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.029    nolabel_line9/counter_reg[0]_i_20_n_0
    SLICE_X84Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.146 r  nolabel_line9/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.146    nolabel_line9/counter_reg[0]_i_19_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.263 r  nolabel_line9/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.263    nolabel_line9/counter_reg[0]_i_15_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.482 f  nolabel_line9/counter_reg[0]_i_13/O[0]
                         net (fo=1, routed)           0.825     8.307    nolabel_line9/counter_reg[0]_i_13_n_7
    SLICE_X86Y92         LUT6 (Prop_lut6_I4_O)        0.295     8.602 r  nolabel_line9/counter[0]_i_3/O
                         net (fo=1, routed)           0.800     9.401    nolabel_line9/counter[0]_i_3_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.525 r  nolabel_line9/counter[0]_i_1/O
                         net (fo=33, routed)          0.935    10.460    nolabel_line9/counter[0]_i_1_n_0
    SLICE_X85Y87         FDRE                                         r  nolabel_line9/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.606    14.792    nolabel_line9/clk
    SLICE_X85Y87         FDRE                                         r  nolabel_line9/counter_reg[6]/C
                         clock pessimism              0.268    15.060    
                         clock uncertainty           -0.035    15.024    
    SLICE_X85Y87         FDRE (Setup_fdre_C_R)       -0.429    14.595    nolabel_line9/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.460    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 nolabel_line9/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line9/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.377ns  (logic 2.274ns (42.293%)  route 3.103ns (57.707%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.725     5.084    nolabel_line9/clk
    SLICE_X85Y86         FDRE                                         r  nolabel_line9/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y86         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  nolabel_line9/counter_reg[0]/Q
                         net (fo=3, routed)           0.544     6.083    nolabel_line9/counter_reg[0]
    SLICE_X84Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.678 r  nolabel_line9/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.678    nolabel_line9/counter_reg[0]_i_16_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.795 r  nolabel_line9/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.795    nolabel_line9/counter_reg[0]_i_17_n_0
    SLICE_X84Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.912 r  nolabel_line9/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.912    nolabel_line9/counter_reg[0]_i_18_n_0
    SLICE_X84Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.029 r  nolabel_line9/counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.029    nolabel_line9/counter_reg[0]_i_20_n_0
    SLICE_X84Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.146 r  nolabel_line9/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.146    nolabel_line9/counter_reg[0]_i_19_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.263 r  nolabel_line9/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.263    nolabel_line9/counter_reg[0]_i_15_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.482 f  nolabel_line9/counter_reg[0]_i_13/O[0]
                         net (fo=1, routed)           0.825     8.307    nolabel_line9/counter_reg[0]_i_13_n_7
    SLICE_X86Y92         LUT6 (Prop_lut6_I4_O)        0.295     8.602 r  nolabel_line9/counter[0]_i_3/O
                         net (fo=1, routed)           0.800     9.401    nolabel_line9/counter[0]_i_3_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.525 r  nolabel_line9/counter[0]_i_1/O
                         net (fo=33, routed)          0.935    10.460    nolabel_line9/counter[0]_i_1_n_0
    SLICE_X85Y87         FDRE                                         r  nolabel_line9/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.606    14.792    nolabel_line9/clk
    SLICE_X85Y87         FDRE                                         r  nolabel_line9/counter_reg[7]/C
                         clock pessimism              0.268    15.060    
                         clock uncertainty           -0.035    15.024    
    SLICE_X85Y87         FDRE (Setup_fdre_C_R)       -0.429    14.595    nolabel_line9/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.460    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 nolabel_line9/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line9/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.370ns  (logic 2.274ns (42.344%)  route 3.096ns (57.656%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.725     5.084    nolabel_line9/clk
    SLICE_X85Y86         FDRE                                         r  nolabel_line9/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y86         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  nolabel_line9/counter_reg[0]/Q
                         net (fo=3, routed)           0.544     6.083    nolabel_line9/counter_reg[0]
    SLICE_X84Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.678 r  nolabel_line9/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.678    nolabel_line9/counter_reg[0]_i_16_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.795 r  nolabel_line9/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.795    nolabel_line9/counter_reg[0]_i_17_n_0
    SLICE_X84Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.912 r  nolabel_line9/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.912    nolabel_line9/counter_reg[0]_i_18_n_0
    SLICE_X84Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.029 r  nolabel_line9/counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.029    nolabel_line9/counter_reg[0]_i_20_n_0
    SLICE_X84Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.146 r  nolabel_line9/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.146    nolabel_line9/counter_reg[0]_i_19_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.263 r  nolabel_line9/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.263    nolabel_line9/counter_reg[0]_i_15_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.482 f  nolabel_line9/counter_reg[0]_i_13/O[0]
                         net (fo=1, routed)           0.825     8.307    nolabel_line9/counter_reg[0]_i_13_n_7
    SLICE_X86Y92         LUT6 (Prop_lut6_I4_O)        0.295     8.602 r  nolabel_line9/counter[0]_i_3/O
                         net (fo=1, routed)           0.800     9.401    nolabel_line9/counter[0]_i_3_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.525 r  nolabel_line9/counter[0]_i_1/O
                         net (fo=33, routed)          0.929    10.454    nolabel_line9/counter[0]_i_1_n_0
    SLICE_X85Y93         FDRE                                         r  nolabel_line9/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.610    14.796    nolabel_line9/clk
    SLICE_X85Y93         FDRE                                         r  nolabel_line9/counter_reg[28]/C
                         clock pessimism              0.268    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X85Y93         FDRE (Setup_fdre_C_R)       -0.429    14.599    nolabel_line9/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -10.454    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 nolabel_line9/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line9/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.370ns  (logic 2.274ns (42.344%)  route 3.096ns (57.656%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.725     5.084    nolabel_line9/clk
    SLICE_X85Y86         FDRE                                         r  nolabel_line9/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y86         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  nolabel_line9/counter_reg[0]/Q
                         net (fo=3, routed)           0.544     6.083    nolabel_line9/counter_reg[0]
    SLICE_X84Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.678 r  nolabel_line9/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.678    nolabel_line9/counter_reg[0]_i_16_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.795 r  nolabel_line9/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.795    nolabel_line9/counter_reg[0]_i_17_n_0
    SLICE_X84Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.912 r  nolabel_line9/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.912    nolabel_line9/counter_reg[0]_i_18_n_0
    SLICE_X84Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.029 r  nolabel_line9/counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.029    nolabel_line9/counter_reg[0]_i_20_n_0
    SLICE_X84Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.146 r  nolabel_line9/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.146    nolabel_line9/counter_reg[0]_i_19_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.263 r  nolabel_line9/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.263    nolabel_line9/counter_reg[0]_i_15_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.482 f  nolabel_line9/counter_reg[0]_i_13/O[0]
                         net (fo=1, routed)           0.825     8.307    nolabel_line9/counter_reg[0]_i_13_n_7
    SLICE_X86Y92         LUT6 (Prop_lut6_I4_O)        0.295     8.602 r  nolabel_line9/counter[0]_i_3/O
                         net (fo=1, routed)           0.800     9.401    nolabel_line9/counter[0]_i_3_n_0
    SLICE_X86Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.525 r  nolabel_line9/counter[0]_i_1/O
                         net (fo=33, routed)          0.929    10.454    nolabel_line9/counter[0]_i_1_n_0
    SLICE_X85Y93         FDRE                                         r  nolabel_line9/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.610    14.796    nolabel_line9/clk
    SLICE_X85Y93         FDRE                                         r  nolabel_line9/counter_reg[29]/C
                         clock pessimism              0.268    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X85Y93         FDRE (Setup_fdre_C_R)       -0.429    14.599    nolabel_line9/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -10.454    
  -------------------------------------------------------------------
                         slack                                  4.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line9/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line9/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.606     1.439    nolabel_line9/clk
    SLICE_X85Y93         FDRE                                         r  nolabel_line9/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y93         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  nolabel_line9/counter_reg[31]/Q
                         net (fo=2, routed)           0.119     1.699    nolabel_line9/counter_reg[31]
    SLICE_X85Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  nolabel_line9/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    nolabel_line9/counter_reg[28]_i_1_n_4
    SLICE_X85Y93         FDRE                                         r  nolabel_line9/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.878     1.947    nolabel_line9/clk
    SLICE_X85Y93         FDRE                                         r  nolabel_line9/counter_reg[31]/C
                         clock pessimism             -0.507     1.439    
    SLICE_X85Y93         FDRE (Hold_fdre_C_D)         0.105     1.544    nolabel_line9/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line9/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line9/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.438    nolabel_line9/clk
    SLICE_X85Y90         FDRE                                         r  nolabel_line9/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  nolabel_line9/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.698    nolabel_line9/counter_reg[19]
    SLICE_X85Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  nolabel_line9/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    nolabel_line9/counter_reg[16]_i_1_n_4
    SLICE_X85Y90         FDRE                                         r  nolabel_line9/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.877     1.946    nolabel_line9/clk
    SLICE_X85Y90         FDRE                                         r  nolabel_line9/counter_reg[19]/C
                         clock pessimism             -0.507     1.438    
    SLICE_X85Y90         FDRE (Hold_fdre_C_D)         0.105     1.543    nolabel_line9/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line9/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line9/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.438    nolabel_line9/clk
    SLICE_X85Y91         FDRE                                         r  nolabel_line9/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  nolabel_line9/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.698    nolabel_line9/counter_reg[23]
    SLICE_X85Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  nolabel_line9/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    nolabel_line9/counter_reg[20]_i_1_n_4
    SLICE_X85Y91         FDRE                                         r  nolabel_line9/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.877     1.946    nolabel_line9/clk
    SLICE_X85Y91         FDRE                                         r  nolabel_line9/counter_reg[23]/C
                         clock pessimism             -0.507     1.438    
    SLICE_X85Y91         FDRE (Hold_fdre_C_D)         0.105     1.543    nolabel_line9/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line9/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line9/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.438    nolabel_line9/clk
    SLICE_X85Y92         FDRE                                         r  nolabel_line9/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  nolabel_line9/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.698    nolabel_line9/counter_reg[27]
    SLICE_X85Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  nolabel_line9/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    nolabel_line9/counter_reg[24]_i_1_n_4
    SLICE_X85Y92         FDRE                                         r  nolabel_line9/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.877     1.946    nolabel_line9/clk
    SLICE_X85Y92         FDRE                                         r  nolabel_line9/counter_reg[27]/C
                         clock pessimism             -0.507     1.438    
    SLICE_X85Y92         FDRE (Hold_fdre_C_D)         0.105     1.543    nolabel_line9/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line9/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line9/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.602     1.435    nolabel_line9/clk
    SLICE_X85Y86         FDRE                                         r  nolabel_line9/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y86         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  nolabel_line9/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.695    nolabel_line9/counter_reg[3]
    SLICE_X85Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  nolabel_line9/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.803    nolabel_line9/counter_reg[0]_i_2_n_4
    SLICE_X85Y86         FDRE                                         r  nolabel_line9/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.873     1.942    nolabel_line9/clk
    SLICE_X85Y86         FDRE                                         r  nolabel_line9/counter_reg[3]/C
                         clock pessimism             -0.506     1.435    
    SLICE_X85Y86         FDRE (Hold_fdre_C_D)         0.105     1.540    nolabel_line9/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line9/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line9/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.603     1.436    nolabel_line9/clk
    SLICE_X85Y87         FDRE                                         r  nolabel_line9/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  nolabel_line9/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.696    nolabel_line9/counter_reg[7]
    SLICE_X85Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  nolabel_line9/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    nolabel_line9/counter_reg[4]_i_1_n_4
    SLICE_X85Y87         FDRE                                         r  nolabel_line9/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.874     1.943    nolabel_line9/clk
    SLICE_X85Y87         FDRE                                         r  nolabel_line9/counter_reg[7]/C
                         clock pessimism             -0.506     1.436    
    SLICE_X85Y87         FDRE (Hold_fdre_C_D)         0.105     1.541    nolabel_line9/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line9/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line9/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.604     1.437    nolabel_line9/clk
    SLICE_X85Y88         FDRE                                         r  nolabel_line9/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line9/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.697    nolabel_line9/counter_reg[11]
    SLICE_X85Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  nolabel_line9/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    nolabel_line9/counter_reg[8]_i_1_n_4
    SLICE_X85Y88         FDRE                                         r  nolabel_line9/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.876     1.945    nolabel_line9/clk
    SLICE_X85Y88         FDRE                                         r  nolabel_line9/counter_reg[11]/C
                         clock pessimism             -0.507     1.437    
    SLICE_X85Y88         FDRE (Hold_fdre_C_D)         0.105     1.542    nolabel_line9/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line9/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line9/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.604     1.437    nolabel_line9/clk
    SLICE_X85Y89         FDRE                                         r  nolabel_line9/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line9/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.697    nolabel_line9/counter_reg[15]
    SLICE_X85Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  nolabel_line9/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    nolabel_line9/counter_reg[12]_i_1_n_4
    SLICE_X85Y89         FDRE                                         r  nolabel_line9/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.876     1.945    nolabel_line9/clk
    SLICE_X85Y89         FDRE                                         r  nolabel_line9/counter_reg[15]/C
                         clock pessimism             -0.507     1.437    
    SLICE_X85Y89         FDRE (Hold_fdre_C_D)         0.105     1.542    nolabel_line9/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line9/clk_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line9/clk_N_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.606     1.439    nolabel_line9/clk
    SLICE_X88Y90         FDRE                                         r  nolabel_line9/clk_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  nolabel_line9/clk_N_reg/Q
                         net (fo=4, routed)           0.175     1.779    nolabel_line9/out_reg[0]
    SLICE_X88Y90         LUT2 (Prop_lut2_I1_O)        0.045     1.824 r  nolabel_line9/clk_N_i_1/O
                         net (fo=1, routed)           0.000     1.824    nolabel_line9/clk_N_i_1_n_0
    SLICE_X88Y90         FDRE                                         r  nolabel_line9/clk_N_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.878     1.947    nolabel_line9/clk
    SLICE_X88Y90         FDRE                                         r  nolabel_line9/clk_N_reg/C
                         clock pessimism             -0.507     1.439    
    SLICE_X88Y90         FDRE (Hold_fdre_C_D)         0.120     1.559    nolabel_line9/clk_N_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line9/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line9/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.602     1.435    nolabel_line9/clk
    SLICE_X85Y86         FDRE                                         r  nolabel_line9/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y86         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  nolabel_line9/counter_reg[2]/Q
                         net (fo=2, routed)           0.120     1.697    nolabel_line9/counter_reg[2]
    SLICE_X85Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.808 r  nolabel_line9/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.808    nolabel_line9/counter_reg[0]_i_2_n_5
    SLICE_X85Y86         FDRE                                         r  nolabel_line9/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.873     1.942    nolabel_line9/clk
    SLICE_X85Y86         FDRE                                         r  nolabel_line9/counter_reg[2]/C
                         clock pessimism             -0.506     1.435    
    SLICE_X85Y86         FDRE (Hold_fdre_C_D)         0.105     1.540    nolabel_line9/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y90    nolabel_line9/clk_N_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y86    nolabel_line9/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y88    nolabel_line9/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y88    nolabel_line9/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y89    nolabel_line9/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y89    nolabel_line9/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y89    nolabel_line9/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y89    nolabel_line9/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y90    nolabel_line9/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y90    nolabel_line9/clk_N_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y88    nolabel_line9/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y88    nolabel_line9/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y88    nolabel_line9/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y88    nolabel_line9/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y89    nolabel_line9/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y89    nolabel_line9/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y89    nolabel_line9/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y89    nolabel_line9/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y90    nolabel_line9/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y89    nolabel_line9/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y89    nolabel_line9/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y89    nolabel_line9/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y89    nolabel_line9/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y90    nolabel_line9/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y90    nolabel_line9/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y90    nolabel_line9/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y90    nolabel_line9/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y90    nolabel_line9/clk_N_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y86    nolabel_line9/counter_reg[0]/C



