// Seed: 3125169278
module module_0;
  wire id_1;
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wand id_0,
    output wire id_1
);
  logic id_3 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  module_0 modCall_1 ();
endmodule
program module_3 #(
    parameter id_0 = 32'd40,
    parameter id_1 = 32'd34
) (
    output supply1 _id_0[id_1  ?  id_0 : 1 : id_0]
    , id_3, id_4,
    input tri0 _id_1
);
  always id_3 <= id_3;
  module_0 modCall_1 ();
  assign id_3 = -1;
  assign id_4 = {id_3, -1} ? -1 : 1;
endprogram
