/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/procedures/hwp/corecache/p10_hcd_eq_stopclocks.C $ */
/*                                                                        */
/* OpenPOWER sbe Project                                                  */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019,2021                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

///
/// @file  p10_hcd_eq_stopclocks.C
/// @brief
///


// *HWP HWP Owner          : David Du         <daviddu@us.ibm.com>
// *HWP Backup HWP Owner   : Greg Still       <stillgs@us.ibm.com>
// *HWP FW Owner           : Prem Shanker Jha <premjha2@in.ibm.com>
// *HWP Team               : PM
// *HWP Consumed by        : SBE:Cronus
// *HWP Level              : 2

//------------------------------------------------------------------------------
// Includes
//------------------------------------------------------------------------------

#include "p10_hcd_eq_stopclocks.H"
#include "p10_hcd_corecache_clock_control.H"
#include "p10_hcd_common.H"

#include "p10_scom_eq.H"
using namespace scomt::eq;

//------------------------------------------------------------------------------
// Constant Definitions
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
// Procedure: p10_hcd_eq_stopclocks
//------------------------------------------------------------------------------

fapi2::ReturnCode
p10_hcd_eq_stopclocks(
    const fapi2::Target < fapi2::TARGET_TYPE_EQ | fapi2::TARGET_TYPE_MULTICAST, fapi2::MULTICAST_AND > & i_target)
{
    fapi2::buffer<uint64_t> l_scomData = 0;

    FAPI_INF(">>p10_hcd_eq_stopclocks");

    FAPI_DBG("Disable ALL EQ Regional PSCOMs via CPLT_CTRL3[4-18]");
    FAPI_TRY( HCD_PUTSCOM_Q( i_target, CPLT_CTRL3_WO_CLEAR, SCOM_LOAD32H( HCD_CLK_REGION_ALL) ) );

    FAPI_DBG("Enable ALL EQ Regional Fences via CPLT_CTRL1[4-18]");
    FAPI_TRY( HCD_PUTSCOM_Q( i_target, CPLT_CTRL1_WO_OR, SCOM_LOAD32H( HCD_CLK_REGION_ALL) ) );

    FAPI_TRY( p10_hcd_corecache_clock_control( i_target, HCD_CLK_REGION_ALL, HCD_CLK_STOP ) );

#ifndef __PPE_QME

    FAPI_DBG("Drop TC_SRAM_ABIST_MODE_DC only for Scan via BIST[1]");
    FAPI_TRY( putScom(i_target, BIST, 0));

#endif

fapi_try_exit:

    FAPI_INF("<<p10_hcd_eq_stopclocks");

    return fapi2::current_err;
}
