Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:63]
WARNING: [VRFC 10-278] actual bit length 96 differs from formal bit length 120 for port D [C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:70]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:114]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 32 for port a [C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:119]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 185 differs from formal bit length 251 for port D [C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 185 differs from formal bit length 251 for port out [C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 169 differs from formal bit length 175 for port D [C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:301]
WARNING: [VRFC 10-278] actual bit length 169 differs from formal bit length 175 for port out [C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:302]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=120)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=251)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.fence_ebreak
Compiling module xil_defaultlib.N_bit_register(N=175)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
