strict digraph "" {
	node [label="\N"];
	"147:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fcd1837b3d0>",
		def_var="['last_byte']",
		fillcolor=deepskyblue,
		label="147:AS
last_byte = (size_in == BYTE) && (state_byte == BYTE_0) || (size_in == HALF_WORD) && (state_byte == BYTE_1) || (size_in == \
WORD) && (state_byte == BYTE_3);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['size_in', 'BYTE', 'state_byte', 'BYTE_0', 'size_in', 'HALF_WORD', 'state_byte', 'BYTE_1', 'size_in', 'WORD', 'state_byte', 'BYTE_\
3']"];
}
