 
# Yosys synthesis script for aes_256_sr_top
# Read source files
read -sv ${ROOT_PATH}/yosys/install/share/yosys/rapidsilicon/${ARCHITECTURE}/cell_sim_blackbox.v
verific -vlog-incdir 
verific -vlog-libdir 
verific -vlog-define 
verific -vlog2k ${ROOT_PATH}/RTL_Benchmark/Verilog/yosys_validation/EDA-1091/aes_256_sr_top.sv
verific -vlog2k ${ROOT_PATH}/RTL_Benchmark/Verilog/yosys_validation/EDA-1091/aes_256.sv
verific -vlog2k ${ROOT_PATH}/RTL_Benchmark/Verilog/yosys_validation/EDA-1091/round.sv
verific -vlog2k ${ROOT_PATH}/RTL_Benchmark/Verilog/yosys_validation/EDA-1091/table.sv
verific -import aes_256_sr_top

# Technology mapping
hierarchy -top aes_256_sr_top

plugin -i synth-rs

synth_rs -tech ${ARCHITECTURE} ${SYNTH_SETTING}
write_blif aes_256_sr_top_post_synth.blif

  write_verilog -noexpr -nohex ${TOP}_post_synth.v
