

================================================================
== Vitis HLS Report for 'lenet_predict'
================================================================
* Date:           Tue Nov 26 16:16:03 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   472233|   472233|  4.722 ms|  4.722 ms|  472234|  472234|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_conv2d_fu_232                                  |conv2d                                  |   240016|   240016|   2.400 ms|   2.400 ms|  240016|  240016|       no|
        |grp_relu_fu_246                                    |relu                                    |     4707|     4707|  47.070 us|  47.070 us|    4707|    4707|       no|
        |grp_maxpool2d_fu_251                               |maxpool2d                               |     1185|     1185|  11.850 us|  11.850 us|    1185|    1185|       no|
        |grp_conv2d_5_fu_257                                |conv2d_5                                |    41690|    41690|   0.417 ms|   0.417 ms|   41690|   41690|       no|
        |grp_relu_1_fu_267                                  |relu_1                                  |     1603|     1603|  16.030 us|  16.030 us|    1603|    1603|       no|
        |grp_maxpool2d_2_fu_272                             |maxpool2d_2                             |      159|      159|   1.590 us|   1.590 us|     159|     159|       no|
        |grp_fully_connected_fu_278                         |fully_connected                         |   147241|   147241|   1.472 ms|   1.472 ms|  147241|  147241|       no|
        |grp_relu_3_fu_288                                  |relu_3                                  |      123|      123|   1.230 us|   1.230 us|     123|     123|       no|
        |grp_fully_connected_6_fu_293                       |fully_connected_6                       |    32509|    32509|   0.325 ms|   0.325 ms|   32509|   32509|       no|
        |grp_relu_4_fu_303                                  |relu_4                                  |       87|       87|   0.870 us|   0.870 us|      87|      87|       no|
        |grp_fully_connected_7_fu_308                       |fully_connected_7                       |     2791|     2791|  27.910 us|  27.910 us|    2791|    2791|       no|
        |grp_softmax_fu_318                                 |softmax                                 |       82|       82|   0.820 us|   0.820 us|      82|      82|       no|
        |grp_lenet_predict_Pipeline_VITIS_LOOP_67_1_fu_323  |lenet_predict_Pipeline_VITIS_LOOP_67_1  |       12|       12|   0.120 us|   0.120 us|      12|      12|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        4|    17|   18573|   19146|    0|
|Memory           |       63|     -|      64|       5|    0|
|Multiplexer      |        -|     -|       -|    1424|    -|
|Register         |        -|     -|     778|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       67|    17|   19415|   20575|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       10|    ~0|       4|       8|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |control_r_s_axi_U                                  |control_r_s_axi                         |        0|   0|   800|  1448|    0|
    |control_s_axi_U                                    |control_s_axi                           |        0|   0|    74|   104|    0|
    |grp_conv2d_fu_232                                  |conv2d                                  |        0|   1|  6527|  5460|    0|
    |grp_conv2d_5_fu_257                                |conv2d_5                                |        0|   0|  5342|  4180|    0|
    |faddfsub_32ns_32ns_32_4_full_dsp_1_U118            |faddfsub_32ns_32ns_32_4_full_dsp_1      |        0|   2|   227|   218|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U120                   |fcmp_32ns_32ns_1_2_no_dsp_1             |        0|   0|     0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U121                   |fcmp_32ns_32ns_1_2_no_dsp_1             |        0|   0|     0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U122                   |fcmp_32ns_32ns_1_2_no_dsp_1             |        0|   0|     0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U123                   |fcmp_32ns_32ns_1_2_no_dsp_1             |        0|   0|     0|     0|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U119                 |fmul_32ns_32ns_32_3_max_dsp_1           |        0|   3|   128|   137|    0|
    |grp_fully_connected_fu_278                         |fully_connected                         |        0|   0|   770|   833|    0|
    |grp_fully_connected_6_fu_293                       |fully_connected_6                       |        0|   0|   746|   817|    0|
    |grp_fully_connected_7_fu_308                       |fully_connected_7                       |        0|   0|   745|   817|    0|
    |gmem_m_axi_U                                       |gmem_m_axi                              |        4|   0|   830|   694|    0|
    |grp_lenet_predict_Pipeline_VITIS_LOOP_67_1_fu_323  |lenet_predict_Pipeline_VITIS_LOOP_67_1  |        0|   0|   146|   251|    0|
    |grp_maxpool2d_fu_251                               |maxpool2d                               |        0|   2|   637|  1047|    0|
    |grp_maxpool2d_2_fu_272                             |maxpool2d_2                             |        0|   2|   627|   984|    0|
    |grp_relu_fu_246                                    |relu                                    |        0|   0|    76|   159|    0|
    |grp_relu_1_fu_267                                  |relu_1                                  |        0|   0|    70|   155|    0|
    |grp_relu_3_fu_288                                  |relu_3                                  |        0|   0|    58|   147|    0|
    |grp_relu_4_fu_303                                  |relu_4                                  |        0|   0|    58|   147|    0|
    |grp_softmax_fu_318                                 |softmax                                 |        0|   7|   712|  1548|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |Total                                              |                                        |        4|  17| 18573| 19146|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |              Module             | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv1_output_U  |conv1_output_RAM_1WNR_AUTO_1R1W  |       42|   0|   0|    0|  4704|   32|     1|       150528|
    |conv2_output_U  |conv2_output_RAM_1WNR_AUTO_1R1W  |       12|   0|   0|    0|  1600|   32|     1|        51200|
    |fc1_output_U    |fc1_output_RAM_AUTO_1R1W         |        2|   0|   0|    0|   120|   32|     1|         3840|
    |fc2_output_U    |fc2_output_RAM_AUTO_1R1W         |        2|   0|   0|    0|    84|   32|     1|         2688|
    |fc3_output_U    |fc3_output_RAM_AUTO_1R1W         |        0|  64|   5|    0|    10|   32|     1|          320|
    |pool1_output_U  |pool1_output_RAM_1WNR_AUTO_1R1W  |        4|   0|   0|    0|  1176|   32|     1|        37632|
    |pool2_output_U  |pool2_output_RAM_AUTO_1R1W       |        1|   0|   0|    0|   400|   32|     1|        12800|
    +----------------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                                 |       63|  64|   5|    0|  8094|  224|     7|       259008|
    +----------------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  141|         30|    1|         30|
    |conv1_output_address0  |   20|          4|   13|         52|
    |conv1_output_address1  |   14|          3|   13|         39|
    |conv1_output_ce0       |   20|          4|    1|          4|
    |conv1_output_ce1       |   14|          3|    1|          3|
    |conv1_output_ce2       |    9|          2|    1|          2|
    |conv1_output_ce3       |    9|          2|    1|          2|
    |conv1_output_d0        |   14|          3|   32|         96|
    |conv1_output_we0       |   14|          3|    1|          3|
    |conv2_output_address0  |   20|          4|   11|         44|
    |conv2_output_address1  |   14|          3|   11|         33|
    |conv2_output_ce0       |   20|          4|    1|          4|
    |conv2_output_ce1       |   14|          3|    1|          3|
    |conv2_output_ce2       |    9|          2|    1|          2|
    |conv2_output_ce3       |    9|          2|    1|          2|
    |conv2_output_d0        |   14|          3|   32|         96|
    |conv2_output_we0       |   14|          3|    1|          3|
    |fc1_output_address0    |   20|          4|    7|         28|
    |fc1_output_ce0         |   20|          4|    1|          4|
    |fc1_output_ce1         |    9|          2|    1|          2|
    |fc1_output_d0          |   14|          3|   32|         96|
    |fc1_output_we0         |   14|          3|    1|          3|
    |fc2_output_address0    |   20|          4|    7|         28|
    |fc2_output_ce0         |   20|          4|    1|          4|
    |fc2_output_ce1         |    9|          2|    1|          2|
    |fc2_output_d0          |   14|          3|   32|         96|
    |fc2_output_we0         |   14|          3|    1|          3|
    |fc3_output_address0    |   26|          5|    4|         20|
    |fc3_output_ce0         |   26|          5|    1|          5|
    |fc3_output_ce1         |    9|          2|    1|          2|
    |fc3_output_d0          |   14|          3|   32|         96|
    |fc3_output_we0         |   14|          3|    1|          3|
    |gmem_ARADDR            |   31|          6|   64|        384|
    |gmem_ARLEN             |   31|          6|   32|        192|
    |gmem_ARVALID           |   31|          6|    1|          6|
    |gmem_RREADY            |   31|          6|    1|          6|
    |grp_fu_405_ce          |   37|          7|    1|          7|
    |grp_fu_405_opcode      |   37|          7|    2|         14|
    |grp_fu_405_p0          |   37|          7|   32|        224|
    |grp_fu_405_p1          |   37|          7|   32|        224|
    |grp_fu_409_ce          |   31|          6|    1|          6|
    |grp_fu_409_p0          |   31|          6|   32|        192|
    |grp_fu_409_p1          |   31|          6|   32|        192|
    |grp_fu_413_ce          |   49|          9|    1|          9|
    |grp_fu_413_opcode      |   49|          9|    5|         45|
    |grp_fu_413_p0          |   49|          9|   32|        288|
    |grp_fu_413_p1          |   49|          9|   32|        288|
    |grp_fu_417_ce          |   14|          3|    1|          3|
    |grp_fu_417_opcode      |   14|          3|    5|         15|
    |grp_fu_417_p0          |   14|          3|   32|         96|
    |grp_fu_417_p1          |   14|          3|   32|         96|
    |grp_fu_421_ce          |   14|          3|    1|          3|
    |grp_fu_421_opcode      |   14|          3|    5|         15|
    |grp_fu_421_p0          |   14|          3|   32|         96|
    |grp_fu_421_p1          |   14|          3|   32|         96|
    |grp_fu_425_ce          |   14|          3|    1|          3|
    |grp_fu_425_opcode      |   14|          3|    5|         15|
    |grp_fu_425_p0          |   14|          3|   32|         96|
    |grp_fu_425_p1          |   14|          3|   32|         96|
    |pool1_output_address0  |   14|          3|   11|         33|
    |pool1_output_ce0       |   14|          3|    1|          3|
    |pool1_output_ce1       |    9|          2|    1|          2|
    |pool1_output_we0       |    9|          2|    1|          2|
    |pool2_output_address0  |   14|          3|    9|         27|
    |pool2_output_ce0       |   14|          3|    1|          3|
    |pool2_output_we0       |    9|          2|    1|          2|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  | 1424|        288|  781|       3589|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |  29|   0|   29|          0|
    |conv1_bias_read_reg_374                                         |  64|   0|   64|          0|
    |conv1_filters_read_reg_379                                      |  64|   0|   64|          0|
    |conv2_bias_read_reg_364                                         |  64|   0|   64|          0|
    |conv2_filters_read_reg_369                                      |  64|   0|   64|          0|
    |fc1_bias_read_reg_354                                           |  64|   0|   64|          0|
    |fc1_weights_read_reg_359                                        |  64|   0|   64|          0|
    |fc2_bias_read_reg_344                                           |  64|   0|   64|          0|
    |fc2_weights_read_reg_349                                        |  64|   0|   64|          0|
    |fc3_bias_read_reg_334                                           |  64|   0|   64|          0|
    |fc3_weights_read_reg_339                                        |  64|   0|   64|          0|
    |grp_conv2d_5_fu_257_ap_start_reg                                |   1|   0|    1|          0|
    |grp_conv2d_fu_232_ap_start_reg                                  |   1|   0|    1|          0|
    |grp_fully_connected_6_fu_293_ap_start_reg                       |   1|   0|    1|          0|
    |grp_fully_connected_7_fu_308_ap_start_reg                       |   1|   0|    1|          0|
    |grp_fully_connected_fu_278_ap_start_reg                         |   1|   0|    1|          0|
    |grp_lenet_predict_Pipeline_VITIS_LOOP_67_1_fu_323_ap_start_reg  |   1|   0|    1|          0|
    |grp_maxpool2d_2_fu_272_ap_start_reg                             |   1|   0|    1|          0|
    |grp_maxpool2d_fu_251_ap_start_reg                               |   1|   0|    1|          0|
    |grp_relu_1_fu_267_ap_start_reg                                  |   1|   0|    1|          0|
    |grp_relu_3_fu_288_ap_start_reg                                  |   1|   0|    1|          0|
    |grp_relu_4_fu_303_ap_start_reg                                  |   1|   0|    1|          0|
    |grp_relu_fu_246_ap_start_reg                                    |   1|   0|    1|          0|
    |grp_softmax_fu_318_ap_start_reg                                 |   1|   0|    1|          0|
    |input_r_read_reg_384                                            |  64|   0|   64|          0|
    |max_prob_reg_400                                                |  32|   0|   32|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 778|   0|  778|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID    |   in|    1|       s_axi|        control|       pointer|
|s_axi_control_AWREADY    |  out|    1|       s_axi|        control|       pointer|
|s_axi_control_AWADDR     |   in|    5|       s_axi|        control|       pointer|
|s_axi_control_WVALID     |   in|    1|       s_axi|        control|       pointer|
|s_axi_control_WREADY     |  out|    1|       s_axi|        control|       pointer|
|s_axi_control_WDATA      |   in|   32|       s_axi|        control|       pointer|
|s_axi_control_WSTRB      |   in|    4|       s_axi|        control|       pointer|
|s_axi_control_ARVALID    |   in|    1|       s_axi|        control|       pointer|
|s_axi_control_ARREADY    |  out|    1|       s_axi|        control|       pointer|
|s_axi_control_ARADDR     |   in|    5|       s_axi|        control|       pointer|
|s_axi_control_RVALID     |  out|    1|       s_axi|        control|       pointer|
|s_axi_control_RREADY     |   in|    1|       s_axi|        control|       pointer|
|s_axi_control_RDATA      |  out|   32|       s_axi|        control|       pointer|
|s_axi_control_RRESP      |  out|    2|       s_axi|        control|       pointer|
|s_axi_control_BVALID     |  out|    1|       s_axi|        control|       pointer|
|s_axi_control_BREADY     |   in|    1|       s_axi|        control|       pointer|
|s_axi_control_BRESP      |  out|    2|       s_axi|        control|       pointer|
|s_axi_control_r_AWVALID  |   in|    1|       s_axi|      control_r|        scalar|
|s_axi_control_r_AWREADY  |  out|    1|       s_axi|      control_r|        scalar|
|s_axi_control_r_AWADDR   |   in|    8|       s_axi|      control_r|        scalar|
|s_axi_control_r_WVALID   |   in|    1|       s_axi|      control_r|        scalar|
|s_axi_control_r_WREADY   |  out|    1|       s_axi|      control_r|        scalar|
|s_axi_control_r_WDATA    |   in|   32|       s_axi|      control_r|        scalar|
|s_axi_control_r_WSTRB    |   in|    4|       s_axi|      control_r|        scalar|
|s_axi_control_r_ARVALID  |   in|    1|       s_axi|      control_r|        scalar|
|s_axi_control_r_ARREADY  |  out|    1|       s_axi|      control_r|        scalar|
|s_axi_control_r_ARADDR   |   in|    8|       s_axi|      control_r|        scalar|
|s_axi_control_r_RVALID   |  out|    1|       s_axi|      control_r|        scalar|
|s_axi_control_r_RREADY   |   in|    1|       s_axi|      control_r|        scalar|
|s_axi_control_r_RDATA    |  out|   32|       s_axi|      control_r|        scalar|
|s_axi_control_r_RRESP    |  out|    2|       s_axi|      control_r|        scalar|
|s_axi_control_r_BVALID   |  out|    1|       s_axi|      control_r|        scalar|
|s_axi_control_r_BREADY   |   in|    1|       s_axi|      control_r|        scalar|
|s_axi_control_r_BRESP    |  out|    2|       s_axi|      control_r|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|  lenet_predict|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|  lenet_predict|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|  lenet_predict|  return value|
|m_axi_gmem_AWVALID       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREADY       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWADDR        |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWID          |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLEN         |  out|    8|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWSIZE        |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWBURST       |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLOCK        |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWCACHE       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWPROT        |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWQOS         |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREGION      |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWUSER        |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WVALID        |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WREADY        |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WDATA         |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_WSTRB         |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_WLAST         |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WID           |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WUSER         |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARVALID       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREADY       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARADDR        |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARID          |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLEN         |  out|    8|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARSIZE        |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARBURST       |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLOCK        |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARCACHE       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARPROT        |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARQOS         |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREGION      |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARUSER        |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RVALID        |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RREADY        |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RDATA         |   in|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_RLAST         |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RID           |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RUSER         |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RRESP         |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BVALID        |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BREADY        |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BRESP         |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BID           |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BUSER         |   in|    1|       m_axi|           gmem|       pointer|
+-------------------------+-----+-----+------------+---------------+--------------+

