$date
	Thu Jun 08 11:09:41 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module restador_tb $end
$var wire 4 ! test_S_out [3:0] $end
$var wire 1 " test_Cout_out $end
$var reg 1 # clk $end
$var reg 4 $ test_A_in [3:0] $end
$var reg 4 % test_B_in [3:0] $end
$scope module UUT $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 ( Cin0 $end
$var wire 1 ) Cin1 $end
$var wire 1 * Cin2 $end
$var wire 1 + Cin3 $end
$var wire 1 " Cout $end
$var wire 1 , Cout0 $end
$var wire 1 - Cout1 $end
$var wire 1 . Cout2 $end
$var wire 1 / S0 $end
$var wire 1 0 S1 $end
$var wire 1 1 S2 $end
$var wire 1 2 S3 $end
$var wire 4 3 S [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 3
02
11
00
0/
0.
0-
0,
0+
0*
0)
0(
b1011 '
b1111 &
b1011 %
b1111 $
0#
0"
b100 !
$end
#50000
1#
#100000
0#
#150000
1#
#200000
0#
#250000
1#
#300000
0#
#350000
1#
#400000
0#
#450000
1#
#500000
0#
#550000
1#
#600000
0#
#650000
1#
#700000
0#
#750000
1#
#800000
0#
#850000
1#
#900000
0#
#950000
1#
#1000000
0#
