#add_file options
add_file -verilog "Z:/fpga_vision/fs_backscatter/hdl/clock_divider.v"
add_file -verilog "Z:/fpga_vision/fs_backscatter/hdl/modulator.v"
add_file -verilog "Z:/fpga_vision/fs_backscatter/smartgen/pll_core/pll_core.v"
add_file -verilog "Z:/fpga_vision/fs_backscatter/hdl/trigger_signal_gen.v"
add_file -verilog "Z:/fpga_vision/fs_backscatter/component/work/top/top.v"


#project files


#implementation: "synthesis"
impl -add synthesis -type fpga

#
#implementation attributes

set_option -vlog_std v2001

#device options
set_option -technology IGLOO
set_option -part AGLN250V2
set_option -package VQFP100
set_option -speed_grade STD
#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module top

# mapper_options
set_option -frequency 1
set_option -write_verilog 0
set_option -write_vhdl 0
set_option -srs_instrumentation 1

# actel_options
set_option -RWCheckOnRam 0

# Microsemi 500K
set_option -run_prop_extract 1
set_option -maxfan 24
set_option -retiming 0
set_option -report_path 0
set_option -opcond COMWC
set_option -update_models_cp 0
set_option -preserve_registers 0
# Microsemi 500K
set_option -globalthreshold 50

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "Z:/fpga_vision/fs_backscatter/synthesis/top.edn"
impl -active "synthesis"
