/*
 * Lower NeonSdotOp → LLVM SDOT intrinsic
 * Lower CpuSdotGemvOp → runtime call to sdot_gemv_m1_prepacked()
 */

#include "cpu/include/TritonCPUToLLVM/Passes.h"
#include "triton/Dialect/Triton/IR/Dialect.h"
#include "triton/Dialect/TritonCPU/IR/Dialect.h"

#include "mlir/Conversion/LLVMCommon/Pattern.h"
#include "mlir/Dialect/LLVMIR/LLVMDialect.h"
#include "mlir/IR/PatternMatch.h"
#include "mlir/Transforms/GreedyPatternRewriteDriver.h"

using namespace mlir;
using namespace mlir::triton;
using namespace mlir::triton::cpu;

// ---------- NeonSdotOp → LLVM intrinsic ----------

struct NeonSdotOpLowering : public OpRewritePattern<NeonSdotOp> {
  using OpRewritePattern::OpRewritePattern;

  LogicalResult matchAndRewrite(NeonSdotOp op,
                                PatternRewriter &rewriter) const override {
    auto loc = op.getLoc();
    auto ctx = rewriter.getContext();
    auto v4i32Ty = VectorType::get({4}, rewriter.getI32Type());
    auto sdotName = StringAttr::get(ctx, "llvm.aarch64.neon.sdot.v4i32.v16i8");
    auto result = rewriter.create<LLVM::CallIntrinsicOp>(
        loc, v4i32Ty, sdotName,
        ValueRange{op.getAcc(), op.getA(), op.getB()},
        LLVM::FastmathFlagsAttr());
    rewriter.replaceOp(op, result.getResult(0));
    return success();
  }
};

// ---------- CpuSdotGemvOp → runtime function call ----------

struct SdotGemvOpLowering : public OpRewritePattern<triton::CpuSdotGemvOp> {
  using OpRewritePattern::OpRewritePattern;

  LogicalResult matchAndRewrite(triton::CpuSdotGemvOp op,
                                PatternRewriter &rewriter) const override {
    auto loc = op.getLoc();
    auto ctx = rewriter.getContext();
    auto module = op->getParentOfType<ModuleOp>();

    auto i64Ty = IntegerType::get(ctx, 64);
    auto ptrTy = LLVM::LLVMPointerType::get(ctx);

    // Get or declare the runtime function
    auto funcName = "sdot_gemv_m1_prepacked";
    auto funcOp = module.lookupSymbol<LLVM::LLVMFuncOp>(funcName);
    if (!funcOp) {
      auto voidTy = LLVM::LLVMVoidType::get(ctx);
      auto funcType = LLVM::LLVMFunctionType::get(
          voidTy, {ptrTy, ptrTy, ptrTy, i64Ty, i64Ty, i64Ty}, false);
      OpBuilder::InsertionGuard guard(rewriter);
      rewriter.setInsertionPointToStart(module.getBody());
      funcOp = rewriter.create<LLVM::LLVMFuncOp>(
          UnknownLoc::get(ctx), funcName, funcType);
    }

    // Convert tt.ptr to llvm.ptr via unrealized_conversion_cast
    auto castToLLVMPtr = [&](Value v) -> Value {
      if (isa<LLVM::LLVMPointerType>(v.getType()))
        return v;
      return rewriter.create<UnrealizedConversionCastOp>(loc, ptrTy, v)
          .getResult(0);
    };

    auto aPtr = castToLLVMPtr(op.getAPtr());
    auto bPtr = castToLLVMPtr(op.getBPackedPtr());
    auto cPtr = castToLLVMPtr(op.getCPtr());

    auto four = rewriter.create<LLVM::ConstantOp>(
        loc, i64Ty, rewriter.getI64IntegerAttr(4));
    auto N4 = rewriter.create<LLVM::SDivOp>(loc, i64Ty, op.getN(), four);

    rewriter.create<LLVM::CallOp>(
        loc, funcOp, ValueRange{aPtr, bPtr, cPtr, op.getK(), op.getN(), N4});
    rewriter.eraseOp(op);
    return success();
  }
};

// ---------- CpuFusedDecodeStepOp → runtime call (returns i64) ----------

struct FusedDecodeStepOpLowering
    : public OpRewritePattern<triton::CpuFusedDecodeStepOp> {
  using OpRewritePattern::OpRewritePattern;

  LogicalResult matchAndRewrite(triton::CpuFusedDecodeStepOp op,
                                PatternRewriter &rewriter) const override {
    auto loc = op.getLoc();
    auto ctx = rewriter.getContext();
    auto module = op->getParentOfType<ModuleOp>();
    auto i64Ty = IntegerType::get(ctx, 64);
    auto f32Ty = Float32Type::get(ctx);
    auto ptrTy = LLVM::LLVMPointerType::get(ctx);

    auto funcName = "fused_decode_step";
    auto funcOp = module.lookupSymbol<LLVM::LLVMFuncOp>(funcName);
    if (!funcOp) {
      // 2 i64 + 9 ptr + 8 i64 + 1 f32 = 20 args, returns i64
      SmallVector<Type, 20> argTypes;
      argTypes.push_back(i64Ty);  // token_id
      argTypes.push_back(i64Ty);  // pos
      for (int i = 0; i < 9; i++) argTypes.push_back(ptrTy);  // 9 ptrs
      for (int i = 0; i < 8; i++) argTypes.push_back(i64Ty);  // 8 dims
      argTypes.push_back(f32Ty);  // rms_eps
      auto funcType = LLVM::LLVMFunctionType::get(i64Ty, argTypes, false);
      OpBuilder::InsertionGuard guard(rewriter);
      rewriter.setInsertionPointToStart(module.getBody());
      funcOp = rewriter.create<LLVM::LLVMFuncOp>(
          UnknownLoc::get(ctx), funcName, funcType);
    }

    auto castPtr = [&](Value v) -> Value {
      if (isa<LLVM::LLVMPointerType>(v.getType())) return v;
      return rewriter.create<UnrealizedConversionCastOp>(loc, ptrTy, v)
          .getResult(0);
    };
    auto toI64 = [&](Value v) -> Value {
      if (v.getType() == i64Ty) return v;
      return rewriter.create<LLVM::SExtOp>(loc, i64Ty, v);
    };

    auto epsVal = rewriter.create<LLVM::ConstantOp>(loc, f32Ty, op.getRmsEpsAttr());

    SmallVector<Value, 20> args;
    args.push_back(toI64(op.getTokenId()));
    args.push_back(toI64(op.getPos()));
    args.push_back(castPtr(op.getEmbedTable()));
    args.push_back(castPtr(op.getLayerPtrs()));
    args.push_back(castPtr(op.getKCache()));
    args.push_back(castPtr(op.getVCache()));
    args.push_back(castPtr(op.getRopeCos()));
    args.push_back(castPtr(op.getRopeSin()));
    args.push_back(castPtr(op.getFinalNormW()));
    args.push_back(castPtr(op.getLmHeadPacked()));
    args.push_back(castPtr(op.getLmHeadScale()));
    args.push_back(toI64(op.getHiddenDim()));
    args.push_back(toI64(op.getHeadDim()));
    args.push_back(toI64(op.getNHeads()));
    args.push_back(toI64(op.getNKvHeads()));
    args.push_back(toI64(op.getIntermediate()));
    args.push_back(toI64(op.getVocabSize()));
    args.push_back(toI64(op.getNLayers()));
    args.push_back(toI64(op.getMaxSeq()));
    args.push_back(epsVal);

    auto callOp = rewriter.create<LLVM::CallOp>(loc, funcOp, args);
    rewriter.replaceOp(op, callOp.getResult());
    return success();
  }
};

// ---------- CpuFusedTransformerLayerOp → runtime call ----------

struct FusedTransformerLayerOpLowering
    : public OpRewritePattern<triton::CpuFusedTransformerLayerOp> {
  using OpRewritePattern::OpRewritePattern;

  LogicalResult matchAndRewrite(triton::CpuFusedTransformerLayerOp op,
                                PatternRewriter &rewriter) const override {
    auto loc = op.getLoc();
    auto ctx = rewriter.getContext();
    auto module = op->getParentOfType<ModuleOp>();
    auto i64Ty = IntegerType::get(ctx, 64);
    auto f32Ty = Float32Type::get(ctx);
    auto ptrTy = LLVM::LLVMPointerType::get(ctx);

    auto funcName = "fused_transformer_decode_layer";
    auto funcOp = module.lookupSymbol<LLVM::LLVMFuncOp>(funcName);
    if (!funcOp) {
      auto voidTy = LLVM::LLVMVoidType::get(ctx);
      // 26 ptr + 5 i64 + 1 f32 = 32 args
      SmallVector<Type, 32> argTypes;
      // hidden_states
      argTypes.push_back(ptrTy);
      // wq wk wv wo wq_s wk_s wv_s wo_s (8 ptrs)
      for (int i = 0; i < 8; i++) argTypes.push_back(ptrTy);
      // q_norm k_norm cos sin (4 ptrs)
      for (int i = 0; i < 4; i++) argTypes.push_back(ptrTy);
      // k_cache v_cache (2 ptrs)
      argTypes.push_back(ptrTy); argTypes.push_back(ptrTy);
      // cache_pos max_seq (2 i64)
      argTypes.push_back(i64Ty); argTypes.push_back(i64Ty);
      // gate up down gate_s up_s down_s (6 ptrs)
      for (int i = 0; i < 6; i++) argTypes.push_back(ptrTy);
      // input_norm post_norm (2 ptrs)
      argTypes.push_back(ptrTy); argTypes.push_back(ptrTy);
      // hidden head_dim n_heads n_kv_heads intermediate (5 i64)
      for (int i = 0; i < 5; i++) argTypes.push_back(i64Ty);
      // rms_eps (1 f32)
      argTypes.push_back(f32Ty);

      auto funcType = LLVM::LLVMFunctionType::get(voidTy, argTypes, false);
      OpBuilder::InsertionGuard guard(rewriter);
      rewriter.setInsertionPointToStart(module.getBody());
      funcOp = rewriter.create<LLVM::LLVMFuncOp>(
          UnknownLoc::get(ctx), funcName, funcType);
    }

    auto castPtr = [&](Value v) -> Value {
      if (isa<LLVM::LLVMPointerType>(v.getType())) return v;
      return rewriter.create<UnrealizedConversionCastOp>(loc, ptrTy, v)
          .getResult(0);
    };

    auto epsVal = rewriter.create<LLVM::ConstantOp>(loc, f32Ty, op.getRmsEpsAttr());

    SmallVector<Value, 32> args;
    args.push_back(castPtr(op.getHiddenStates()));
    args.push_back(castPtr(op.getWq()));
    args.push_back(castPtr(op.getWk()));
    args.push_back(castPtr(op.getWv()));
    args.push_back(castPtr(op.getWo()));
    args.push_back(castPtr(op.getWqS()));
    args.push_back(castPtr(op.getWkS()));
    args.push_back(castPtr(op.getWvS()));
    args.push_back(castPtr(op.getWoS()));
    args.push_back(castPtr(op.getQNormW()));
    args.push_back(castPtr(op.getKNormW()));
    args.push_back(castPtr(op.getCosEmb()));
    args.push_back(castPtr(op.getSinEmb()));
    args.push_back(castPtr(op.getKCache()));
    args.push_back(castPtr(op.getVCache()));
    args.push_back(op.getCachePos());
    args.push_back(op.getMaxSeqLen());
    args.push_back(castPtr(op.getGateW()));
    args.push_back(castPtr(op.getUpW()));
    args.push_back(castPtr(op.getDownW()));
    args.push_back(castPtr(op.getGateS()));
    args.push_back(castPtr(op.getUpS()));
    args.push_back(castPtr(op.getDownS()));
    args.push_back(castPtr(op.getInputNormW()));
    args.push_back(castPtr(op.getPostNormW()));
    args.push_back(op.getHiddenDim());
    args.push_back(op.getHeadDim());
    args.push_back(op.getNHeads());
    args.push_back(op.getNKvHeads());
    args.push_back(op.getIntermediate());
    args.push_back(epsVal);

    rewriter.create<LLVM::CallOp>(loc, funcOp, args);
    rewriter.eraseOp(op);
    return success();
  }
};

// ---------- CpuSdotGemvFusedBf16Op → runtime call ----------

struct SdotGemvFusedBf16OpLowering
    : public OpRewritePattern<triton::CpuSdotGemvFusedBf16Op> {
  using OpRewritePattern::OpRewritePattern;

  LogicalResult matchAndRewrite(triton::CpuSdotGemvFusedBf16Op op,
                                PatternRewriter &rewriter) const override {
    auto loc = op.getLoc();
    auto ctx = rewriter.getContext();
    auto module = op->getParentOfType<ModuleOp>();
    auto i64Ty = IntegerType::get(ctx, 64);
    auto ptrTy = LLVM::LLVMPointerType::get(ctx);

    auto funcName = "sdot_gemv_m1_fused_bf16";
    auto funcOp = module.lookupSymbol<LLVM::LLVMFuncOp>(funcName);
    if (!funcOp) {
      auto voidTy = LLVM::LLVMVoidType::get(ctx);
      // 7 args: x_bf16, B_packed, w_scale, out_bf16, K, N, N4
      auto funcType = LLVM::LLVMFunctionType::get(
          voidTy, {ptrTy, ptrTy, ptrTy, ptrTy, i64Ty, i64Ty, i64Ty}, false);
      OpBuilder::InsertionGuard guard(rewriter);
      rewriter.setInsertionPointToStart(module.getBody());
      funcOp = rewriter.create<LLVM::LLVMFuncOp>(
          UnknownLoc::get(ctx), funcName, funcType);
    }

    auto castPtr = [&](Value v) -> Value {
      if (isa<LLVM::LLVMPointerType>(v.getType())) return v;
      return rewriter.create<UnrealizedConversionCastOp>(loc, ptrTy, v)
          .getResult(0);
    };

    // N4 = N / 4
    auto four = rewriter.create<LLVM::ConstantOp>(
        loc, i64Ty, rewriter.getI64IntegerAttr(4));
    auto N4 = rewriter.create<LLVM::SDivOp>(loc, i64Ty, op.getN(), four);

    rewriter.create<LLVM::CallOp>(
        loc, funcOp,
        ValueRange{castPtr(op.getXPtr()), castPtr(op.getBPackedPtr()),
                   castPtr(op.getWScalePtr()), castPtr(op.getOutPtr()),
                   op.getK(), op.getN(), N4});
    rewriter.eraseOp(op);
    return success();
  }
};

// ---------- CpuGemmQ40V2SmmlaBf16Op → runtime call ----------

struct GemmQ40V2SmmlaBf16OpLowering
    : public OpRewritePattern<triton::CpuGemmQ40V2SmmlaBf16Op> {
  using OpRewritePattern::OpRewritePattern;

  LogicalResult matchAndRewrite(triton::CpuGemmQ40V2SmmlaBf16Op op,
                                PatternRewriter &rewriter) const override {
    auto loc = op.getLoc();
    auto ctx = rewriter.getContext();
    auto module = op->getParentOfType<ModuleOp>();
    auto i64Ty = IntegerType::get(ctx, 64);
    auto ptrTy = LLVM::LLVMPointerType::get(ctx);

    auto funcName = "sdot_gemm_q4_0_v2_smmla_bf16";
    auto funcOp = module.lookupSymbol<LLVM::LLVMFuncOp>(funcName);
    if (!funcOp) {
      auto voidTy = LLVM::LLVMVoidType::get(ctx);
      auto funcType = LLVM::LLVMFunctionType::get(
          voidTy, {ptrTy, ptrTy, ptrTy, i64Ty, i64Ty, i64Ty}, false);
      OpBuilder::InsertionGuard guard(rewriter);
      rewriter.setInsertionPointToStart(module.getBody());
      funcOp = rewriter.create<LLVM::LLVMFuncOp>(
          UnknownLoc::get(ctx), funcName, funcType);
    }

    auto castPtr = [&](Value v) -> Value {
      if (isa<LLVM::LLVMPointerType>(v.getType())) return v;
      return rewriter.create<UnrealizedConversionCastOp>(loc, ptrTy, v)
          .getResult(0);
    };

    rewriter.create<LLVM::CallOp>(
        loc, funcOp,
        ValueRange{castPtr(op.getXPtr()), castPtr(op.getWPackedPtr()),
                   castPtr(op.getOutPtr()),
                   op.getM(), op.getK(), op.getN()});
    rewriter.eraseOp(op);
    return success();
  }
};

// ---------- CpuSdotGemvQ40V2Bf16Op → runtime call ----------

struct SdotGemvQ40V2Bf16OpLowering
    : public OpRewritePattern<triton::CpuSdotGemvQ40V2Bf16Op> {
  using OpRewritePattern::OpRewritePattern;

  LogicalResult matchAndRewrite(triton::CpuSdotGemvQ40V2Bf16Op op,
                                PatternRewriter &rewriter) const override {
    auto loc = op.getLoc();
    auto ctx = rewriter.getContext();
    auto module = op->getParentOfType<ModuleOp>();
    auto i64Ty = IntegerType::get(ctx, 64);
    auto ptrTy = LLVM::LLVMPointerType::get(ctx);

    auto funcName = "sdot_gemv_m1_q4_0_v2_fused_bf16";
    auto funcOp = module.lookupSymbol<LLVM::LLVMFuncOp>(funcName);
    if (!funcOp) {
      auto voidTy = LLVM::LLVMVoidType::get(ctx);
      // 5 args: x_bf16, W_packed, out_bf16, K, N
      auto funcType = LLVM::LLVMFunctionType::get(
          voidTy, {ptrTy, ptrTy, ptrTy, i64Ty, i64Ty}, false);
      OpBuilder::InsertionGuard guard(rewriter);
      rewriter.setInsertionPointToStart(module.getBody());
      funcOp = rewriter.create<LLVM::LLVMFuncOp>(
          UnknownLoc::get(ctx), funcName, funcType);
    }

    auto castPtr = [&](Value v) -> Value {
      if (isa<LLVM::LLVMPointerType>(v.getType())) return v;
      return rewriter.create<UnrealizedConversionCastOp>(loc, ptrTy, v)
          .getResult(0);
    };

    rewriter.create<LLVM::CallOp>(
        loc, funcOp,
        ValueRange{castPtr(op.getXPtr()), castPtr(op.getWPackedPtr()),
                   castPtr(op.getOutPtr()),
                   op.getK(), op.getN()});
    rewriter.eraseOp(op);
    return success();
  }
};

// ---------- CpuSdotGemvQ40Bf16Op → runtime call ----------

struct SdotGemvQ40Bf16OpLowering
    : public OpRewritePattern<triton::CpuSdotGemvQ40Bf16Op> {
  using OpRewritePattern::OpRewritePattern;

  LogicalResult matchAndRewrite(triton::CpuSdotGemvQ40Bf16Op op,
                                PatternRewriter &rewriter) const override {
    auto loc = op.getLoc();
    auto ctx = rewriter.getContext();
    auto module = op->getParentOfType<ModuleOp>();
    auto i64Ty = IntegerType::get(ctx, 64);
    auto ptrTy = LLVM::LLVMPointerType::get(ctx);

    auto funcName = "sdot_gemv_m1_q4_0_fused_bf16";
    auto funcOp = module.lookupSymbol<LLVM::LLVMFuncOp>(funcName);
    if (!funcOp) {
      auto voidTy = LLVM::LLVMVoidType::get(ctx);
      // 6 args: x_bf16, B_w4, block_scales_fp16, out_bf16, K, N
      auto funcType = LLVM::LLVMFunctionType::get(
          voidTy, {ptrTy, ptrTy, ptrTy, ptrTy, i64Ty, i64Ty}, false);
      OpBuilder::InsertionGuard guard(rewriter);
      rewriter.setInsertionPointToStart(module.getBody());
      funcOp = rewriter.create<LLVM::LLVMFuncOp>(
          UnknownLoc::get(ctx), funcName, funcType);
    }

    auto castPtr = [&](Value v) -> Value {
      if (isa<LLVM::LLVMPointerType>(v.getType())) return v;
      return rewriter.create<UnrealizedConversionCastOp>(loc, ptrTy, v)
          .getResult(0);
    };

    rewriter.create<LLVM::CallOp>(
        loc, funcOp,
        ValueRange{castPtr(op.getXPtr()), castPtr(op.getBPackedPtr()),
                   castPtr(op.getBlockScalesPtr()), castPtr(op.getOutPtr()),
                   op.getK(), op.getN()});
    rewriter.eraseOp(op);
    return success();
  }
};

// ---------- CpuSdotGemvW4A8Bf16Op → runtime call ----------

struct SdotGemvW4A8Bf16OpLowering
    : public OpRewritePattern<triton::CpuSdotGemvW4A8Bf16Op> {
  using OpRewritePattern::OpRewritePattern;

  LogicalResult matchAndRewrite(triton::CpuSdotGemvW4A8Bf16Op op,
                                PatternRewriter &rewriter) const override {
    auto loc = op.getLoc();
    auto ctx = rewriter.getContext();
    auto module = op->getParentOfType<ModuleOp>();
    auto i64Ty = IntegerType::get(ctx, 64);
    auto ptrTy = LLVM::LLVMPointerType::get(ctx);

    auto funcName = "sdot_gemv_m1_w4_fused_bf16";
    auto funcOp = module.lookupSymbol<LLVM::LLVMFuncOp>(funcName);
    if (!funcOp) {
      auto voidTy = LLVM::LLVMVoidType::get(ctx);
      // 6 args: x_bf16, B_w4, w_scale, out_bf16, K, N
      auto funcType = LLVM::LLVMFunctionType::get(
          voidTy, {ptrTy, ptrTy, ptrTy, ptrTy, i64Ty, i64Ty}, false);
      OpBuilder::InsertionGuard guard(rewriter);
      rewriter.setInsertionPointToStart(module.getBody());
      funcOp = rewriter.create<LLVM::LLVMFuncOp>(
          UnknownLoc::get(ctx), funcName, funcType);
    }

    auto castPtr = [&](Value v) -> Value {
      if (isa<LLVM::LLVMPointerType>(v.getType())) return v;
      return rewriter.create<UnrealizedConversionCastOp>(loc, ptrTy, v)
          .getResult(0);
    };

    rewriter.create<LLVM::CallOp>(
        loc, funcOp,
        ValueRange{castPtr(op.getXPtr()), castPtr(op.getBPackedPtr()),
                   castPtr(op.getWScalePtr()), castPtr(op.getOutPtr()),
                   op.getK(), op.getN()});
    rewriter.eraseOp(op);
    return success();
  }
};

// ---------- CpuSdotPackWeightsOp → runtime call ----------

struct SdotPackWeightsOpLowering
    : public OpRewritePattern<triton::CpuSdotPackWeightsOp> {
  using OpRewritePattern::OpRewritePattern;

  LogicalResult matchAndRewrite(triton::CpuSdotPackWeightsOp op,
                                PatternRewriter &rewriter) const override {
    auto loc = op.getLoc();
    auto ctx = rewriter.getContext();
    auto module = op->getParentOfType<ModuleOp>();
    auto i64Ty = IntegerType::get(ctx, 64);
    auto ptrTy = LLVM::LLVMPointerType::get(ctx);

    auto funcName = "sdot_pack_weights";
    auto funcOp = module.lookupSymbol<LLVM::LLVMFuncOp>(funcName);
    if (!funcOp) {
      auto voidTy = LLVM::LLVMVoidType::get(ctx);
      auto funcType = LLVM::LLVMFunctionType::get(
          voidTy, {ptrTy, ptrTy, i64Ty, i64Ty}, false);
      OpBuilder::InsertionGuard guard(rewriter);
      rewriter.setInsertionPointToStart(module.getBody());
      funcOp = rewriter.create<LLVM::LLVMFuncOp>(
          UnknownLoc::get(ctx), funcName, funcType);
    }

    auto castPtr = [&](Value v) -> Value {
      if (isa<LLVM::LLVMPointerType>(v.getType())) return v;
      return rewriter.create<UnrealizedConversionCastOp>(loc, ptrTy, v)
          .getResult(0);
    };

    rewriter.create<LLVM::CallOp>(
        loc, funcOp,
        ValueRange{castPtr(op.getBPtr()), castPtr(op.getBPackedPtr()),
                   op.getK(), op.getN()});
    rewriter.eraseOp(op);
    return success();
  }
};

// ---------- CpuFusedMlpOp → runtime call ----------

struct FusedMlpOpLowering : public OpRewritePattern<triton::CpuFusedMlpOp> {
  using OpRewritePattern::OpRewritePattern;

  LogicalResult matchAndRewrite(triton::CpuFusedMlpOp op,
                                PatternRewriter &rewriter) const override {
    auto loc = op.getLoc();
    auto ctx = rewriter.getContext();
    auto module = op->getParentOfType<ModuleOp>();
    auto i64Ty = IntegerType::get(ctx, 64);
    auto ptrTy = LLVM::LLVMPointerType::get(ctx);

    auto funcName = "fused_mlp_bf16";
    auto funcOp = module.lookupSymbol<LLVM::LLVMFuncOp>(funcName);
    if (!funcOp) {
      auto voidTy = LLVM::LLVMVoidType::get(ctx);
      auto funcType = LLVM::LLVMFunctionType::get(
          voidTy, {ptrTy, ptrTy, ptrTy, ptrTy, ptrTy, ptrTy, i64Ty, i64Ty},
          false);
      OpBuilder::InsertionGuard guard(rewriter);
      rewriter.setInsertionPointToStart(module.getBody());
      funcOp = rewriter.create<LLVM::LLVMFuncOp>(
          UnknownLoc::get(ctx), funcName, funcType);
    }

    auto castPtr = [&](Value v) -> Value {
      if (isa<LLVM::LLVMPointerType>(v.getType())) return v;
      return rewriter.create<UnrealizedConversionCastOp>(loc, ptrTy, v)
          .getResult(0);
    };

    rewriter.create<LLVM::CallOp>(
        loc, funcOp,
        ValueRange{castPtr(op.getXPtr()),
                   castPtr(op.getGatePackedPtr()),
                   castPtr(op.getUpPackedPtr()),
                   castPtr(op.getGateScalePtr()),
                   castPtr(op.getUpScalePtr()),
                   castPtr(op.getOutPtr()),
                   op.getK(), op.getN()});
    rewriter.eraseOp(op);
    return success();
  }
};

// ---------- CpuFlashAttnDecodeOp → runtime call ----------

struct FlashAttnDecodeOpLowering
    : public OpRewritePattern<triton::CpuFlashAttnDecodeOp> {
  using OpRewritePattern::OpRewritePattern;

  LogicalResult matchAndRewrite(triton::CpuFlashAttnDecodeOp op,
                                PatternRewriter &rewriter) const override {
    auto loc = op.getLoc();
    auto ctx = rewriter.getContext();
    auto module = op->getParentOfType<ModuleOp>();
    auto i64Ty = IntegerType::get(ctx, 64);
    auto f32Ty = Float32Type::get(ctx);
    auto ptrTy = LLVM::LLVMPointerType::get(ctx);

    auto funcName = "flash_attn_decode_bf16";
    auto funcOp = module.lookupSymbol<LLVM::LLVMFuncOp>(funcName);
    if (!funcOp) {
      auto voidTy = LLVM::LLVMVoidType::get(ctx);
      auto funcType = LLVM::LLVMFunctionType::get(
          voidTy, {ptrTy, ptrTy, ptrTy, ptrTy,
                   i64Ty, i64Ty, f32Ty, i64Ty, i64Ty, i64Ty, i64Ty}, false);
      OpBuilder::InsertionGuard guard(rewriter);
      rewriter.setInsertionPointToStart(module.getBody());
      funcOp = rewriter.create<LLVM::LLVMFuncOp>(
          UnknownLoc::get(ctx), funcName, funcType);
    }

    auto castPtr = [&](Value v) -> Value {
      if (isa<LLVM::LLVMPointerType>(v.getType())) return v;
      return rewriter.create<UnrealizedConversionCastOp>(loc, ptrTy, v)
          .getResult(0);
    };

    auto smScaleVal = rewriter.create<LLVM::ConstantOp>(
        loc, f32Ty, op.getSmScaleAttr());

    rewriter.create<LLVM::CallOp>(
        loc, funcOp,
        ValueRange{castPtr(op.getQPtr()), castPtr(op.getKPtr()),
                   castPtr(op.getVPtr()), castPtr(op.getOutPtr()),
                   op.getSeqLen(), op.getHeadDim(), smScaleVal,
                   op.getNumHeads(), op.getNumKvHeads(),
                   op.getStrideKn(), op.getStrideVn()});
    rewriter.eraseOp(op);
    return success();
  }
};

// ---------- CpuRmsNormGatedOp → runtime call ----------

struct RmsNormGatedOpLowering
    : public OpRewritePattern<triton::CpuRmsNormGatedOp> {
  using OpRewritePattern::OpRewritePattern;

  LogicalResult matchAndRewrite(triton::CpuRmsNormGatedOp op,
                                PatternRewriter &rewriter) const override {
    auto loc = op.getLoc();
    auto ctx = rewriter.getContext();
    auto module = op->getParentOfType<ModuleOp>();
    auto i64Ty = IntegerType::get(ctx, 64);
    auto f32Ty = Float32Type::get(ctx);
    auto ptrTy = LLVM::LLVMPointerType::get(ctx);

    auto funcName = "standalone_rms_norm_gated_bf16";
    auto funcOp = module.lookupSymbol<LLVM::LLVMFuncOp>(funcName);
    if (!funcOp) {
      auto voidTy = LLVM::LLVMVoidType::get(ctx);
      auto funcType = LLVM::LLVMFunctionType::get(
          voidTy, {ptrTy, ptrTy, ptrTy, ptrTy, i64Ty, i64Ty, f32Ty}, false);
      OpBuilder::InsertionGuard guard(rewriter);
      rewriter.setInsertionPointToStart(module.getBody());
      funcOp = rewriter.create<LLVM::LLVMFuncOp>(
          UnknownLoc::get(ctx), funcName, funcType);
    }

    auto castPtr = [&](Value v) -> Value {
      if (isa<LLVM::LLVMPointerType>(v.getType())) return v;
      return rewriter.create<UnrealizedConversionCastOp>(loc, ptrTy, v)
          .getResult(0);
    };
    auto epsVal = rewriter.create<LLVM::ConstantOp>(
        loc, f32Ty, op.getEpsAttr());

    rewriter.create<LLVM::CallOp>(
        loc, funcOp,
        ValueRange{castPtr(op.getXPtr()), castPtr(op.getGatePtr()),
                   castPtr(op.getWeightPtr()), castPtr(op.getOutPtr()),
                   op.getM(), op.getD(), epsVal});
    rewriter.eraseOp(op);
    return success();
  }
};

// ---------- CpuKleidiQ4GemvBf16Op → runtime call ----------

struct KleidiQ4GemvBf16OpLowering
    : public OpRewritePattern<triton::CpuKleidiQ4GemvBf16Op> {
  using OpRewritePattern::OpRewritePattern;

  LogicalResult matchAndRewrite(triton::CpuKleidiQ4GemvBf16Op op,
                                PatternRewriter &rewriter) const override {
    auto loc = op.getLoc();
    auto ctx = rewriter.getContext();
    auto module = op->getParentOfType<ModuleOp>();
    auto i64Ty = IntegerType::get(ctx, 64);
    auto ptrTy = LLVM::LLVMPointerType::get(ctx);

    auto funcName = "kleidi_q4_gemv_bf16";
    auto funcOp = module.lookupSymbol<LLVM::LLVMFuncOp>(funcName);
    if (!funcOp) {
      auto voidTy = LLVM::LLVMVoidType::get(ctx);
      auto funcType = LLVM::LLVMFunctionType::get(
          voidTy, {ptrTy, ptrTy, ptrTy, i64Ty, i64Ty}, false);
      OpBuilder::InsertionGuard guard(rewriter);
      rewriter.setInsertionPointToStart(module.getBody());
      funcOp = rewriter.create<LLVM::LLVMFuncOp>(
          UnknownLoc::get(ctx), funcName, funcType);
    }

    auto castPtr = [&](Value v) -> Value {
      if (isa<LLVM::LLVMPointerType>(v.getType())) return v;
      return rewriter.create<UnrealizedConversionCastOp>(loc, ptrTy, v)
          .getResult(0);
    };

    rewriter.create<LLVM::CallOp>(
        loc, funcOp,
        ValueRange{castPtr(op.getXPtr()), castPtr(op.getRhsPackedPtr()),
                   castPtr(op.getOutPtr()), op.getK(), op.getN()});
    rewriter.eraseOp(op);
    return success();
  }
};

// ---------- CpuFusedSwigluQ40V2Op → runtime call ----------

struct FusedSwigluQ40V2OpLowering
    : public OpRewritePattern<triton::CpuFusedSwigluQ40V2Op> {
  using OpRewritePattern::OpRewritePattern;

  LogicalResult matchAndRewrite(triton::CpuFusedSwigluQ40V2Op op,
                                PatternRewriter &rewriter) const override {
    auto loc = op.getLoc();
    auto ctx = rewriter.getContext();
    auto module = op->getParentOfType<ModuleOp>();
    auto i64Ty = IntegerType::get(ctx, 64);
    auto ptrTy = LLVM::LLVMPointerType::get(ctx);

    auto funcName = "fused_swiglu_q4_0_v2_bf16";
    auto funcOp = module.lookupSymbol<LLVM::LLVMFuncOp>(funcName);
    if (!funcOp) {
      auto voidTy = LLVM::LLVMVoidType::get(ctx);
      auto funcType = LLVM::LLVMFunctionType::get(
          voidTy, {ptrTy, ptrTy, ptrTy, ptrTy, i64Ty, i64Ty}, false);
      OpBuilder::InsertionGuard guard(rewriter);
      rewriter.setInsertionPointToStart(module.getBody());
      funcOp = rewriter.create<LLVM::LLVMFuncOp>(
          UnknownLoc::get(ctx), funcName, funcType);
    }

    auto castPtr = [&](Value v) -> Value {
      if (isa<LLVM::LLVMPointerType>(v.getType())) return v;
      return rewriter.create<UnrealizedConversionCastOp>(loc, ptrTy, v)
          .getResult(0);
    };

    rewriter.create<LLVM::CallOp>(
        loc, funcOp,
        ValueRange{castPtr(op.getXPtr()), castPtr(op.getGatePackedPtr()),
                   castPtr(op.getUpPackedPtr()), castPtr(op.getOutPtr()),
                   op.getK(), op.getN()});
    rewriter.eraseOp(op);
    return success();
  }
};

// ---------- CpuRmsNormOp → runtime call ----------

struct RmsNormOpLowering : public OpRewritePattern<triton::CpuRmsNormOp> {
  using OpRewritePattern::OpRewritePattern;

  LogicalResult matchAndRewrite(triton::CpuRmsNormOp op,
                                PatternRewriter &rewriter) const override {
    auto loc = op.getLoc();
    auto ctx = rewriter.getContext();
    auto module = op->getParentOfType<ModuleOp>();
    auto i64Ty = IntegerType::get(ctx, 64);
    auto f32Ty = Float32Type::get(ctx);
    auto ptrTy = LLVM::LLVMPointerType::get(ctx);

    auto funcName = "standalone_rms_norm_bf16";
    auto funcOp = module.lookupSymbol<LLVM::LLVMFuncOp>(funcName);
    if (!funcOp) {
      auto voidTy = LLVM::LLVMVoidType::get(ctx);
      auto funcType = LLVM::LLVMFunctionType::get(
          voidTy, {ptrTy, ptrTy, ptrTy, i64Ty, f32Ty}, false);
      OpBuilder::InsertionGuard guard(rewriter);
      rewriter.setInsertionPointToStart(module.getBody());
      funcOp = rewriter.create<LLVM::LLVMFuncOp>(
          UnknownLoc::get(ctx), funcName, funcType);
    }

    auto castPtr = [&](Value v) -> Value {
      if (isa<LLVM::LLVMPointerType>(v.getType())) return v;
      return rewriter.create<UnrealizedConversionCastOp>(loc, ptrTy, v)
          .getResult(0);
    };

    // Extract eps from F32Attr
    auto epsVal = rewriter.create<LLVM::ConstantOp>(
        loc, f32Ty, op.getEpsAttr());

    rewriter.create<LLVM::CallOp>(
        loc, funcOp,
        ValueRange{castPtr(op.getXPtr()), castPtr(op.getWeightPtr()),
                   castPtr(op.getOutPtr()), op.getD(), epsVal});
    rewriter.eraseOp(op);
    return success();
  }
};

// ---------- CpuCausalConv1dUpdateOp → runtime call ----------

struct CausalConv1dUpdateOpLowering
    : public OpRewritePattern<triton::CpuCausalConv1dUpdateOp> {
  using OpRewritePattern::OpRewritePattern;

  LogicalResult matchAndRewrite(triton::CpuCausalConv1dUpdateOp op,
                                PatternRewriter &rewriter) const override {
    auto loc = op.getLoc();
    auto ctx = rewriter.getContext();
    auto module = op->getParentOfType<ModuleOp>();
    auto i64Ty = IntegerType::get(ctx, 64);
    auto ptrTy = LLVM::LLVMPointerType::get(ctx);

    auto funcName = "standalone_causal_conv1d_update_bf16";
    auto funcOp = module.lookupSymbol<LLVM::LLVMFuncOp>(funcName);
    if (!funcOp) {
      auto voidTy = LLVM::LLVMVoidType::get(ctx);
      // 5 ptrs + 4 i64
      auto funcType = LLVM::LLVMFunctionType::get(
          voidTy,
          {ptrTy, ptrTy, ptrTy, ptrTy, ptrTy,
           i64Ty, i64Ty, i64Ty, i64Ty, i64Ty},
          false);
      OpBuilder::InsertionGuard guard(rewriter);
      rewriter.setInsertionPointToStart(module.getBody());
      funcOp = rewriter.create<LLVM::LLVMFuncOp>(
          UnknownLoc::get(ctx), funcName, funcType);
    }

    auto castPtr = [&](Value v) -> Value {
      if (isa<LLVM::LLVMPointerType>(v.getType())) return v;
      return rewriter.create<UnrealizedConversionCastOp>(loc, ptrTy, v)
          .getResult(0);
    };

    SmallVector<Value, 10> args;
    args.push_back(castPtr(op.getHiddenPtr()));
    args.push_back(castPtr(op.getStatePtr()));
    args.push_back(castPtr(op.getWeightPtr()));
    args.push_back(castPtr(op.getBiasPtr()));
    args.push_back(castPtr(op.getOutPtr()));
    args.push_back(op.getB());
    args.push_back(op.getC());
    args.push_back(op.getKernelSize());
    args.push_back(op.getSilu());
    args.push_back(op.getHasBias());
    rewriter.create<LLVM::CallOp>(loc, funcOp, args);
    rewriter.eraseOp(op);
    return success();
  }
};

// ---------- CpuGatedDeltaDecodeOp → runtime call ----------

struct GatedDeltaDecodeOpLowering
    : public OpRewritePattern<triton::CpuGatedDeltaDecodeOp> {
  using OpRewritePattern::OpRewritePattern;

  LogicalResult matchAndRewrite(triton::CpuGatedDeltaDecodeOp op,
                                PatternRewriter &rewriter) const override {
    auto loc = op.getLoc();
    auto ctx = rewriter.getContext();
    auto module = op->getParentOfType<ModuleOp>();
    auto i64Ty = IntegerType::get(ctx, 64);
    auto ptrTy = LLVM::LLVMPointerType::get(ctx);

    auto funcName = "standalone_gated_delta_decode_fp32";
    auto funcOp = module.lookupSymbol<LLVM::LLVMFuncOp>(funcName);
    if (!funcOp) {
      auto voidTy = LLVM::LLVMVoidType::get(ctx);
      // 7 ptrs + 5 i64
      auto funcType = LLVM::LLVMFunctionType::get(
          voidTy,
          {ptrTy, ptrTy, ptrTy, ptrTy, ptrTy, ptrTy, ptrTy,
           i64Ty, i64Ty, i64Ty, i64Ty, i64Ty},
          false);
      OpBuilder::InsertionGuard guard(rewriter);
      rewriter.setInsertionPointToStart(module.getBody());
      funcOp = rewriter.create<LLVM::LLVMFuncOp>(
          UnknownLoc::get(ctx), funcName, funcType);
    }

    auto castPtr = [&](Value v) -> Value {
      if (isa<LLVM::LLVMPointerType>(v.getType())) return v;
      return rewriter.create<UnrealizedConversionCastOp>(loc, ptrTy, v)
          .getResult(0);
    };

    SmallVector<Value, 12> args;
    args.push_back(castPtr(op.getQPtr()));
    args.push_back(castPtr(op.getKPtr()));
    args.push_back(castPtr(op.getVPtr()));
    args.push_back(castPtr(op.getGPtr()));
    args.push_back(castPtr(op.getBetaPtr()));
    args.push_back(castPtr(op.getStatePtr()));
    args.push_back(castPtr(op.getOutPtr()));
    args.push_back(op.getB());
    args.push_back(op.getH());
    args.push_back(op.getKDim());
    args.push_back(op.getVDim());
    args.push_back(op.getUseL2norm());
    rewriter.create<LLVM::CallOp>(loc, funcOp, args);
    rewriter.eraseOp(op);
    return success();
  }
};

// ---------- CpuSwigluOp → runtime call ----------

struct SwigluOpLowering : public OpRewritePattern<triton::CpuSwigluOp> {
  using OpRewritePattern::OpRewritePattern;

  LogicalResult matchAndRewrite(triton::CpuSwigluOp op,
                                PatternRewriter &rewriter) const override {
    auto loc = op.getLoc();
    auto ctx = rewriter.getContext();
    auto module = op->getParentOfType<ModuleOp>();
    auto i64Ty = IntegerType::get(ctx, 64);
    auto ptrTy = LLVM::LLVMPointerType::get(ctx);

    auto funcName = "swiglu_bf16";
    auto funcOp = module.lookupSymbol<LLVM::LLVMFuncOp>(funcName);
    if (!funcOp) {
      auto voidTy = LLVM::LLVMVoidType::get(ctx);
      auto funcType = LLVM::LLVMFunctionType::get(
          voidTy, {ptrTy, ptrTy, ptrTy, i64Ty}, false);
      OpBuilder::InsertionGuard guard(rewriter);
      rewriter.setInsertionPointToStart(module.getBody());
      funcOp = rewriter.create<LLVM::LLVMFuncOp>(
          UnknownLoc::get(ctx), funcName, funcType);
    }

    auto castPtr = [&](Value v) -> Value {
      if (isa<LLVM::LLVMPointerType>(v.getType())) return v;
      return rewriter.create<UnrealizedConversionCastOp>(loc, ptrTy, v)
          .getResult(0);
    };

    rewriter.create<LLVM::CallOp>(
        loc, funcOp,
        ValueRange{castPtr(op.getGatePtr()), castPtr(op.getUpPtr()),
                   castPtr(op.getOutPtr()), op.getN()});
    rewriter.eraseOp(op);
    return success();
  }
};

// ---------- Pass ----------

namespace mlir::triton::cpu {

std::unique_ptr<Pass> createNeonSdotToLLVMPass() {
  struct NeonSdotToLLVMPass : public OperationPass<ModuleOp> {
    MLIR_DEFINE_EXPLICIT_INTERNAL_INLINE_TYPE_ID(NeonSdotToLLVMPass)
    NeonSdotToLLVMPass()
        : OperationPass<ModuleOp>(TypeID::get<NeonSdotToLLVMPass>()) {}
    StringRef getName() const override { return "NeonSdotToLLVM"; }
    std::unique_ptr<Pass> clonePass() const override {
      return std::make_unique<NeonSdotToLLVMPass>();
    }
    StringRef getArgument() const override {
      return "convert-neon-sdot-to-llvm";
    }
    void runOnOperation() override {
      auto *ctx = &getContext();
      RewritePatternSet patterns(ctx);
      patterns.add<NeonSdotOpLowering>(ctx);
      patterns.add<SdotGemvOpLowering>(ctx);
      patterns.add<SdotGemvFusedBf16OpLowering>(ctx);
      patterns.add<SdotGemvW4A8Bf16OpLowering>(ctx);
      patterns.add<SdotGemvQ40Bf16OpLowering>(ctx);
      patterns.add<SdotGemvQ40V2Bf16OpLowering>(ctx);
      patterns.add<GemmQ40V2SmmlaBf16OpLowering>(ctx);
      patterns.add<SdotPackWeightsOpLowering>(ctx);
      patterns.add<RmsNormOpLowering>(ctx);
      patterns.add<RmsNormGatedOpLowering>(ctx);
      patterns.add<FusedSwigluQ40V2OpLowering>(ctx);
      patterns.add<KleidiQ4GemvBf16OpLowering>(ctx);
      patterns.add<GatedDeltaDecodeOpLowering>(ctx);
      patterns.add<CausalConv1dUpdateOpLowering>(ctx);
      patterns.add<SwigluOpLowering>(ctx);
      patterns.add<FlashAttnDecodeOpLowering>(ctx);
      patterns.add<FusedMlpOpLowering>(ctx);
      patterns.add<FusedTransformerLayerOpLowering>(ctx);
      patterns.add<FusedDecodeStepOpLowering>(ctx);
      if (failed(applyPatternsGreedily(getOperation(),
                                               std::move(patterns))))
        signalPassFailure();
    }
  };
  return std::make_unique<NeonSdotToLLVMPass>();
}

} // namespace mlir::triton::cpu
