$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 4 # gray_in [3:0] $end
  $var wire 4 $ binary_out [3:0] $end
  $scope module gray_to_binary $end
   $var wire 32 % WIDTH [31:0] $end
   $var wire 4 # gray_in [3:0] $end
   $var wire 4 $ binary_out [3:0] $end
   $var wire 32 & i [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000 #
b0000 $
b00000000000000000000000000000100 %
b11111111111111111111111111111111 &
#1
b0001 #
b0001 $
#2
b0010 #
b0011 $
#3
b0011 #
b0010 $
#4
b0100 #
b0111 $
#5
b0101 #
b0110 $
#6
b0110 #
b0100 $
#7
b0111 #
b0101 $
#8
b1000 #
b1111 $
#9
b1001 #
b1110 $
#10
b1010 #
b1100 $
#11
b1011 #
b1101 $
#12
b1100 #
b1000 $
#13
b1101 #
b1001 $
#14
b1110 #
b1011 $
#15
b1111 #
b1010 $
