

================================================================
== Vivado HLS Report for 'bigint_math'
================================================================
* Date:           Sun Mar 19 09:53:26 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        BigInt
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|     13.51|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+---------------------------+-----+-----+-----+-----+---------+
        |                                     |                           |  Latency  |  Interval | Pipeline|
        |               Instance              |           Module          | min | max | min | max |   Type  |
        +-------------------------------------+---------------------------+-----+-----+-----+-----+---------+
        |grp_bigint_math_bigint_modexp_fu_82  |bigint_math_bigint_modexp  |    ?|    ?|    ?|    ?|   none  |
        +-------------------------------------+---------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  256|  256|         1|          -|          -|   256|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     13|
|FIFO             |        -|      -|       -|      -|
|Instance         |       46|      6|    4193|   7084|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     28|
|Register         |        -|      -|      13|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       46|      6|    4206|   7125|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       16|      2|       3|     13|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+------------------------------+---------+-------+------+------+
    |               Instance              |            Module            | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------------------+------------------------------+---------+-------+------+------+
    |bigint_math_PERIPH_BUS_s_axi_U       |bigint_math_PERIPH_BUS_s_axi  |        8|      0|   356|   320|
    |grp_bigint_math_bigint_modexp_fu_82  |bigint_math_bigint_modexp     |       38|      6|  3837|  6764|
    +-------------------------------------+------------------------------+---------+-------+------+------+
    |Total                                |                              |       46|      6|  4193|  7084|
    +-------------------------------------+------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_104_p2          |     +    |      0|  0|   9|           9|           1|
    |exitcond_i_fu_98_p2  |   icmp   |      0|  0|   4|           9|          10|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  13|          18|          11|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |a_address0  |   8|          3|    8|         24|
    |a_ce0       |   1|          3|    1|          3|
    |a_d0        |   8|          3|    8|         24|
    |a_we0       |   1|          3|    1|          3|
    |ap_NS_fsm   |   1|          4|    1|          4|
    |i_i_reg_71  |   9|          2|    9|         18|
    +------------+----+-----------+-----+-----------+
    |Total       |  28|         18|   28|         76|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+---+----+-----+-----------+
    |                         Name                        | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                            |  3|   0|    3|          0|
    |ap_reg_grp_bigint_math_bigint_modexp_fu_82_ap_start  |  1|   0|    1|          0|
    |i_i_reg_71                                           |  9|   0|    9|          0|
    +-----------------------------------------------------+---+----+-----+-----------+
    |Total                                                | 13|   0|   13|          0|
    +-----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------------+-----+-----+------------+--------------+--------------+
|s_axi_PERIPH_BUS_AWVALID  |  in |    1|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_AWREADY  | out |    1|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_AWADDR   |  in |   11|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_WVALID   |  in |    1|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_WREADY   | out |    1|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_WDATA    |  in |   32|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_WSTRB    |  in |    4|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_ARVALID  |  in |    1|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_ARREADY  | out |    1|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_ARADDR   |  in |   11|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_RVALID   | out |    1|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_RREADY   |  in |    1|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_RDATA    | out |   32|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_RRESP    | out |    2|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_BVALID   | out |    1|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_BREADY   |  in |    1|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_BRESP    | out |    2|    s_axi   |  PERIPH_BUS  |     array    |
|ap_clk                    |  in |    1| ap_ctrl_hs |  bigint_math | return value |
|ap_rst_n                  |  in |    1| ap_ctrl_hs |  bigint_math | return value |
|interrupt                 | out |    1| ap_ctrl_hs |  bigint_math | return value |
+--------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond_i)
	2  / (!exitcond_i)
3 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_4 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([256 x i8]* %a) nounwind, !map !35

ST_1: stg_5 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([256 x i8]* %b) nounwind, !map !41

ST_1: stg_6 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([256 x i8]* %c) nounwind, !map !45

ST_1: stg_7 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap([256 x i8]* %d) nounwind, !map !49

ST_1: stg_8 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @bigint_math_str) nounwind

ST_1: stg_9 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: empty [1/1] 0.00ns
:6  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %a, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind

ST_1: stg_11 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface([256 x i8]* %a, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: empty_50 [1/1] 0.00ns
:8  %empty_50 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %b, [1 x i8]* @p_str11, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str11, i32 -1, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11) nounwind

ST_1: stg_13 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface([256 x i8]* %b, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: empty_51 [1/1] 0.00ns
:10  %empty_51 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %c, [1 x i8]* @p_str12, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str12, i32 -1, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12) nounwind

ST_1: stg_15 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface([256 x i8]* %c, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: empty_52 [1/1] 0.00ns
:12  %empty_52 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %d, [1 x i8]* @p_str13, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind

ST_1: stg_17 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecInterface([256 x i8]* %d, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: stg_18 [1/1] 1.57ns
:14  br label %1


 <State 2>: 2.39ns
ST_2: i_i [1/1] 0.00ns
:0  %i_i = phi i9 [ 0, %0 ], [ %i, %2 ]

ST_2: exitcond_i [1/1] 2.03ns
:1  %exitcond_i = icmp eq i9 %i_i, -256

ST_2: empty_53 [1/1] 0.00ns
:2  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

ST_2: i [1/1] 1.84ns
:3  %i = add i9 %i_i, 1

ST_2: stg_23 [1/1] 0.00ns
:4  br i1 %exitcond_i, label %bigint_zero.exit, label %2

ST_2: tmp_i [1/1] 0.00ns
:0  %tmp_i = zext i9 %i_i to i64

ST_2: a_addr [1/1] 0.00ns
:1  %a_addr = getelementptr [256 x i8]* %a, i64 0, i64 %tmp_i

ST_2: stg_26 [1/1] 2.39ns
:2  store i8 0, i8* %a_addr, align 1

ST_2: stg_27 [1/1] 0.00ns
:3  br label %1

ST_2: stg_28 [2/2] 0.00ns
bigint_zero.exit:0  call fastcc void @bigint_math_bigint_modexp([256 x i8]* %a, [256 x i8]* %b, [256 x i8]* %c, [256 x i8]* %d) nounwind


 <State 3>: 0.00ns
ST_3: stg_29 [1/2] 0.00ns
bigint_zero.exit:0  call fastcc void @bigint_math_bigint_modexp([256 x i8]* %a, [256 x i8]* %b, [256 x i8]* %c, [256 x i8]* %d) nounwind

ST_3: stg_30 [1/1] 0.00ns
bigint_zero.exit:1  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ d]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ zero]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ one]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_4      (specbitsmap      ) [ 0000]
stg_5      (specbitsmap      ) [ 0000]
stg_6      (specbitsmap      ) [ 0000]
stg_7      (specbitsmap      ) [ 0000]
stg_8      (spectopmodule    ) [ 0000]
stg_9      (specinterface    ) [ 0000]
empty      (specmemcore      ) [ 0000]
stg_11     (specinterface    ) [ 0000]
empty_50   (specmemcore      ) [ 0000]
stg_13     (specinterface    ) [ 0000]
empty_51   (specmemcore      ) [ 0000]
stg_15     (specinterface    ) [ 0000]
empty_52   (specmemcore      ) [ 0000]
stg_17     (specinterface    ) [ 0000]
stg_18     (br               ) [ 0110]
i_i        (phi              ) [ 0010]
exitcond_i (icmp             ) [ 0010]
empty_53   (speclooptripcount) [ 0000]
i          (add              ) [ 0110]
stg_23     (br               ) [ 0000]
tmp_i      (zext             ) [ 0000]
a_addr     (getelementptr    ) [ 0000]
stg_26     (store            ) [ 0000]
stg_27     (br               ) [ 0110]
stg_29     (call             ) [ 0000]
stg_30     (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="d">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zero">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zero"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="one">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="one"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bigint_math_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bigint_math_bigint_modexp"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="a_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="9" slack="0"/>
<pin id="62" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="stg_26_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="8" slack="0"/>
<pin id="67" dir="0" index="1" bw="8" slack="0"/>
<pin id="68" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_26/2 "/>
</bind>
</comp>

<comp id="71" class="1005" name="i_i_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="9" slack="1"/>
<pin id="73" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="75" class="1004" name="i_i_phi_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="1"/>
<pin id="77" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="9" slack="0"/>
<pin id="79" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_bigint_math_bigint_modexp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="0" index="2" bw="8" slack="0"/>
<pin id="86" dir="0" index="3" bw="8" slack="0"/>
<pin id="87" dir="0" index="4" bw="8" slack="0"/>
<pin id="88" dir="0" index="5" bw="8" slack="0"/>
<pin id="89" dir="0" index="6" bw="8" slack="0"/>
<pin id="90" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_28/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="exitcond_i_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="9" slack="0"/>
<pin id="100" dir="0" index="1" bw="9" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="i_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="9" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_i_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="9" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="i_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="9" slack="0"/>
<pin id="120" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="52" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="54" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="74"><net_src comp="42" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="71" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="91"><net_src comp="56" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="82" pin=4"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="82" pin=5"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="82" pin=6"/></net>

<net id="102"><net_src comp="75" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="44" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="75" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="50" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="113"><net_src comp="75" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="121"><net_src comp="104" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="75" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {2 3 }
 - Input state : 
	Port: bigint_math : b | {2 3 }
	Port: bigint_math : c | {2 3 }
	Port: bigint_math : d | {2 3 }
	Port: bigint_math : zero | {2 3 }
	Port: bigint_math : one | {2 3 }
  - Chain level:
	State 1
	State 2
		exitcond_i : 1
		i : 1
		stg_23 : 2
		tmp_i : 1
		a_addr : 2
		stg_26 : 3
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|---------|
| Operation|           Functional Unit           |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_bigint_math_bigint_modexp_fu_82 |    36   |    6    | 185.502 |   6491  |   4500  |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|    add   |               i_fu_104              |    0    |    0    |    0    |    0    |    9    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   icmp   |           exitcond_i_fu_98          |    0    |    0    |    0    |    0    |    3    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   zext   |             tmp_i_fu_110            |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                     |    36   |    6    | 185.502 |   6491  |   4512  |
|----------|-------------------------------------|---------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| one|    1   |    0   |    0   |
|zero|    1   |    0   |    0   |
+----+--------+--------+--------+
|Total|    2   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+----------+--------+
|          |   FF   |
+----------+--------+
|i_i_reg_71|    9   |
| i_reg_118|    9   |
+----------+--------+
|   Total  |   18   |
+----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   36   |    6   |   185  |  6491  |  4512  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   18   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   38   |    6   |   185  |  6509  |  4512  |
+-----------+--------+--------+--------+--------+--------+
