

================================================================
== Vitis HLS Report for 'sha_stream_Pipeline_sha_stream_label2'
================================================================
* Date:           Wed Jul  2 18:41:51 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SHA
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  1.398 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  56.000 ns|  56.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sha_stream_label2  |        5|        5|         2|          1|          1|     5|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.34>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_7 = alloca i32 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:201]   --->   Operation 5 'alloca' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outdata, void @empty_3, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln201 = store i3 0, i3 %i_7" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:201]   --->   Operation 7 'store' 'store_ln201' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc31"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = load i3 %i_7" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:225]   --->   Operation 9 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.57ns)   --->   "%icmp_ln225 = icmp_eq  i3 %i, i3 5" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:225]   --->   Operation 10 'icmp' 'icmp_ln225' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.57ns)   --->   "%add_ln225 = add i3 %i, i3 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:225]   --->   Operation 11 'add' 'add_ln225' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln225 = br i1 %icmp_ln225, void %for.inc31.split, void %for.end33.exitStub" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:225]   --->   Operation 12 'br' 'br_ln225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i3 %i" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:225]   --->   Operation 13 'zext' 'zext_ln225' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sha_info_digest_addr = getelementptr i32 %sha_info_digest, i64 0, i64 %zext_ln225" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:227]   --->   Operation 14 'getelementptr' 'sha_info_digest_addr' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.69ns)   --->   "%sha_info_digest_load = load i3 %sha_info_digest_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:227]   --->   Operation 15 'load' 'sha_info_digest_load' <Predicate = (!icmp_ln225)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln201 = store i3 %add_ln225, i3 %i_7" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:201]   --->   Operation 16 'store' 'store_ln201' <Predicate = (!icmp_ln225)> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (icmp_ln225)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.39>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln201 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:201]   --->   Operation 17 'specpipeline' 'specpipeline_ln201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln226 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:226]   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln225 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:225]   --->   Operation 19 'specloopname' 'specloopname_ln225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (0.69ns)   --->   "%sha_info_digest_load = load i3 %sha_info_digest_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:227]   --->   Operation 20 'load' 'sha_info_digest_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%outdata_addr = getelementptr i32 %outdata, i64 0, i64 %zext_ln225" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:227]   --->   Operation 21 'getelementptr' 'outdata_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.69ns)   --->   "%store_ln227 = store i32 %sha_info_digest_load, i3 %outdata_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:227]   --->   Operation 22 'store' 'store_ln227' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln225 = br void %for.inc31" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:225]   --->   Operation 23 'br' 'br_ln225' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 1.346ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln201', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:201) of constant 0 on local variable 'i', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:201 [5]  (0.387 ns)
	'load' operation 3 bit ('i', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:225) on local variable 'i', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:201 [8]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln225', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:225) [9]  (0.572 ns)
	'store' operation 0 bit ('store_ln201', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:201) of variable 'add_ln225', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:225 on local variable 'i', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:201 [21]  (0.387 ns)

 <State 2>: 1.398ns
The critical path consists of the following:
	'load' operation 32 bit ('sha_info_digest_load', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:227) on array 'sha_info_digest' [18]  (0.699 ns)
	'store' operation 0 bit ('store_ln227', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:227) of variable 'sha_info_digest_load', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:227 on array 'outdata' [20]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
