// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<2> dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::ap_ST_fsm_state1 = "1";
const sc_lv<2> dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::ap_ST_fsm_pp0_stage0 = "10";
const bool dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::ap_const_boolean_1 = true;
const sc_lv<32> dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<1> dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::ap_const_lv1_1 = "1";
const sc_lv<32> dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::ap_const_lv32_1 = "1";
const bool dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::ap_const_boolean_0 = false;
const sc_lv<1> dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::ap_const_lv1_0 = "0";
const sc_lv<10> dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::ap_const_lv10_0 = "0000000000";
const sc_lv<16> dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::ap_const_lv16_FFFD = "1111111111111101";
const sc_lv<16> dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::ap_const_lv16_3 = "11";
const sc_lv<16> dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::ap_const_lv16_A6 = "10100110";
const sc_lv<16> dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::ap_const_lv16_A3 = "10100011";
const sc_lv<2> dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::ap_const_lv2_3 = "11";
const sc_lv<2> dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::ap_const_lv2_2 = "10";
const sc_lv<2> dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::ap_const_lv2_1 = "1";
const sc_lv<2> dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::ap_const_lv2_0 = "00";
const sc_lv<10> dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::ap_const_lv10_1 = "1";
const sc_lv<32> dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::ap_const_lv32_8F = "10001111";
const sc_lv<10> dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::ap_const_lv10_23F = "1000111111";
const sc_lv<32> dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::ap_const_lv32_A = "1010";
const sc_lv<32> dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::ap_const_lv32_19 = "11001";
const sc_lv<16> dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::ap_const_lv16_0 = "0000000000000000";

dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0(sc_module_name name) : sc_module(name), mVcdFile(0) {
    outidx_U = new dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_outidx("outidx_U");
    outidx_U->clk(ap_clk);
    outidx_U->reset(ap_rst);
    outidx_U->address0(outidx_address0);
    outidx_U->ce0(outidx_ce0);
    outidx_U->q0(outidx_q0);
    w14_V_U = new dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_w14_V("w14_V_U");
    w14_V_U->clk(ap_clk);
    w14_V_U->reset(ap_rst);
    w14_V_U->address0(w14_V_address0);
    w14_V_U->ce0(w14_V_ce0);
    w14_V_U->q0(w14_V_q0);
    myproject_axi_mux_1448_16_1_1_U1103 = new myproject_axi_mux_1448_16_1_1<1,1,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,8,16>("myproject_axi_mux_1448_16_1_1_U1103");
    myproject_axi_mux_1448_16_1_1_U1103->din0(kernel_data_V_0);
    myproject_axi_mux_1448_16_1_1_U1103->din1(kernel_data_V_1479);
    myproject_axi_mux_1448_16_1_1_U1103->din2(kernel_data_V_2480);
    myproject_axi_mux_1448_16_1_1_U1103->din3(kernel_data_V_3481);
    myproject_axi_mux_1448_16_1_1_U1103->din4(kernel_data_V_4482);
    myproject_axi_mux_1448_16_1_1_U1103->din5(kernel_data_V_5483);
    myproject_axi_mux_1448_16_1_1_U1103->din6(kernel_data_V_6484);
    myproject_axi_mux_1448_16_1_1_U1103->din7(kernel_data_V_7485);
    myproject_axi_mux_1448_16_1_1_U1103->din8(kernel_data_V_8);
    myproject_axi_mux_1448_16_1_1_U1103->din9(kernel_data_V_9);
    myproject_axi_mux_1448_16_1_1_U1103->din10(kernel_data_V_10);
    myproject_axi_mux_1448_16_1_1_U1103->din11(kernel_data_V_11);
    myproject_axi_mux_1448_16_1_1_U1103->din12(kernel_data_V_12);
    myproject_axi_mux_1448_16_1_1_U1103->din13(kernel_data_V_13);
    myproject_axi_mux_1448_16_1_1_U1103->din14(kernel_data_V_14);
    myproject_axi_mux_1448_16_1_1_U1103->din15(kernel_data_V_15);
    myproject_axi_mux_1448_16_1_1_U1103->din16(kernel_data_V_16);
    myproject_axi_mux_1448_16_1_1_U1103->din17(kernel_data_V_17);
    myproject_axi_mux_1448_16_1_1_U1103->din18(kernel_data_V_18);
    myproject_axi_mux_1448_16_1_1_U1103->din19(kernel_data_V_19);
    myproject_axi_mux_1448_16_1_1_U1103->din20(kernel_data_V_20);
    myproject_axi_mux_1448_16_1_1_U1103->din21(kernel_data_V_21);
    myproject_axi_mux_1448_16_1_1_U1103->din22(kernel_data_V_22);
    myproject_axi_mux_1448_16_1_1_U1103->din23(kernel_data_V_23);
    myproject_axi_mux_1448_16_1_1_U1103->din24(kernel_data_V_24);
    myproject_axi_mux_1448_16_1_1_U1103->din25(kernel_data_V_25);
    myproject_axi_mux_1448_16_1_1_U1103->din26(kernel_data_V_26);
    myproject_axi_mux_1448_16_1_1_U1103->din27(kernel_data_V_27);
    myproject_axi_mux_1448_16_1_1_U1103->din28(kernel_data_V_28);
    myproject_axi_mux_1448_16_1_1_U1103->din29(kernel_data_V_29);
    myproject_axi_mux_1448_16_1_1_U1103->din30(kernel_data_V_30);
    myproject_axi_mux_1448_16_1_1_U1103->din31(kernel_data_V_31);
    myproject_axi_mux_1448_16_1_1_U1103->din32(kernel_data_V_32);
    myproject_axi_mux_1448_16_1_1_U1103->din33(kernel_data_V_33);
    myproject_axi_mux_1448_16_1_1_U1103->din34(kernel_data_V_34);
    myproject_axi_mux_1448_16_1_1_U1103->din35(kernel_data_V_35);
    myproject_axi_mux_1448_16_1_1_U1103->din36(kernel_data_V_36);
    myproject_axi_mux_1448_16_1_1_U1103->din37(kernel_data_V_37);
    myproject_axi_mux_1448_16_1_1_U1103->din38(kernel_data_V_38);
    myproject_axi_mux_1448_16_1_1_U1103->din39(kernel_data_V_39);
    myproject_axi_mux_1448_16_1_1_U1103->din40(kernel_data_V_40);
    myproject_axi_mux_1448_16_1_1_U1103->din41(kernel_data_V_41);
    myproject_axi_mux_1448_16_1_1_U1103->din42(kernel_data_V_42);
    myproject_axi_mux_1448_16_1_1_U1103->din43(kernel_data_V_43);
    myproject_axi_mux_1448_16_1_1_U1103->din44(kernel_data_V_44);
    myproject_axi_mux_1448_16_1_1_U1103->din45(kernel_data_V_45);
    myproject_axi_mux_1448_16_1_1_U1103->din46(kernel_data_V_46);
    myproject_axi_mux_1448_16_1_1_U1103->din47(kernel_data_V_47);
    myproject_axi_mux_1448_16_1_1_U1103->din48(kernel_data_V_48);
    myproject_axi_mux_1448_16_1_1_U1103->din49(kernel_data_V_49);
    myproject_axi_mux_1448_16_1_1_U1103->din50(kernel_data_V_50);
    myproject_axi_mux_1448_16_1_1_U1103->din51(kernel_data_V_51);
    myproject_axi_mux_1448_16_1_1_U1103->din52(kernel_data_V_52);
    myproject_axi_mux_1448_16_1_1_U1103->din53(kernel_data_V_53);
    myproject_axi_mux_1448_16_1_1_U1103->din54(kernel_data_V_54);
    myproject_axi_mux_1448_16_1_1_U1103->din55(kernel_data_V_55);
    myproject_axi_mux_1448_16_1_1_U1103->din56(kernel_data_V_56);
    myproject_axi_mux_1448_16_1_1_U1103->din57(kernel_data_V_57);
    myproject_axi_mux_1448_16_1_1_U1103->din58(kernel_data_V_58);
    myproject_axi_mux_1448_16_1_1_U1103->din59(kernel_data_V_59);
    myproject_axi_mux_1448_16_1_1_U1103->din60(kernel_data_V_60);
    myproject_axi_mux_1448_16_1_1_U1103->din61(kernel_data_V_61);
    myproject_axi_mux_1448_16_1_1_U1103->din62(kernel_data_V_62);
    myproject_axi_mux_1448_16_1_1_U1103->din63(kernel_data_V_63);
    myproject_axi_mux_1448_16_1_1_U1103->din64(kernel_data_V_64);
    myproject_axi_mux_1448_16_1_1_U1103->din65(kernel_data_V_65);
    myproject_axi_mux_1448_16_1_1_U1103->din66(kernel_data_V_66);
    myproject_axi_mux_1448_16_1_1_U1103->din67(kernel_data_V_67);
    myproject_axi_mux_1448_16_1_1_U1103->din68(kernel_data_V_68);
    myproject_axi_mux_1448_16_1_1_U1103->din69(kernel_data_V_69);
    myproject_axi_mux_1448_16_1_1_U1103->din70(kernel_data_V_70);
    myproject_axi_mux_1448_16_1_1_U1103->din71(kernel_data_V_71);
    myproject_axi_mux_1448_16_1_1_U1103->din72(kernel_data_V_72);
    myproject_axi_mux_1448_16_1_1_U1103->din73(kernel_data_V_73);
    myproject_axi_mux_1448_16_1_1_U1103->din74(kernel_data_V_74);
    myproject_axi_mux_1448_16_1_1_U1103->din75(kernel_data_V_75);
    myproject_axi_mux_1448_16_1_1_U1103->din76(kernel_data_V_76);
    myproject_axi_mux_1448_16_1_1_U1103->din77(kernel_data_V_77);
    myproject_axi_mux_1448_16_1_1_U1103->din78(kernel_data_V_78);
    myproject_axi_mux_1448_16_1_1_U1103->din79(kernel_data_V_79);
    myproject_axi_mux_1448_16_1_1_U1103->din80(kernel_data_V_80);
    myproject_axi_mux_1448_16_1_1_U1103->din81(kernel_data_V_81);
    myproject_axi_mux_1448_16_1_1_U1103->din82(kernel_data_V_82);
    myproject_axi_mux_1448_16_1_1_U1103->din83(kernel_data_V_83);
    myproject_axi_mux_1448_16_1_1_U1103->din84(kernel_data_V_84);
    myproject_axi_mux_1448_16_1_1_U1103->din85(kernel_data_V_85);
    myproject_axi_mux_1448_16_1_1_U1103->din86(kernel_data_V_86);
    myproject_axi_mux_1448_16_1_1_U1103->din87(kernel_data_V_87);
    myproject_axi_mux_1448_16_1_1_U1103->din88(kernel_data_V_88);
    myproject_axi_mux_1448_16_1_1_U1103->din89(kernel_data_V_89);
    myproject_axi_mux_1448_16_1_1_U1103->din90(kernel_data_V_90);
    myproject_axi_mux_1448_16_1_1_U1103->din91(kernel_data_V_91);
    myproject_axi_mux_1448_16_1_1_U1103->din92(kernel_data_V_92);
    myproject_axi_mux_1448_16_1_1_U1103->din93(kernel_data_V_93);
    myproject_axi_mux_1448_16_1_1_U1103->din94(kernel_data_V_94);
    myproject_axi_mux_1448_16_1_1_U1103->din95(kernel_data_V_95);
    myproject_axi_mux_1448_16_1_1_U1103->din96(kernel_data_V_96);
    myproject_axi_mux_1448_16_1_1_U1103->din97(kernel_data_V_97);
    myproject_axi_mux_1448_16_1_1_U1103->din98(kernel_data_V_98);
    myproject_axi_mux_1448_16_1_1_U1103->din99(kernel_data_V_99);
    myproject_axi_mux_1448_16_1_1_U1103->din100(kernel_data_V_100);
    myproject_axi_mux_1448_16_1_1_U1103->din101(kernel_data_V_101);
    myproject_axi_mux_1448_16_1_1_U1103->din102(kernel_data_V_102);
    myproject_axi_mux_1448_16_1_1_U1103->din103(kernel_data_V_103);
    myproject_axi_mux_1448_16_1_1_U1103->din104(kernel_data_V_104);
    myproject_axi_mux_1448_16_1_1_U1103->din105(kernel_data_V_105);
    myproject_axi_mux_1448_16_1_1_U1103->din106(kernel_data_V_106);
    myproject_axi_mux_1448_16_1_1_U1103->din107(kernel_data_V_107);
    myproject_axi_mux_1448_16_1_1_U1103->din108(kernel_data_V_108);
    myproject_axi_mux_1448_16_1_1_U1103->din109(kernel_data_V_109);
    myproject_axi_mux_1448_16_1_1_U1103->din110(kernel_data_V_110);
    myproject_axi_mux_1448_16_1_1_U1103->din111(kernel_data_V_111);
    myproject_axi_mux_1448_16_1_1_U1103->din112(kernel_data_V_112);
    myproject_axi_mux_1448_16_1_1_U1103->din113(kernel_data_V_113);
    myproject_axi_mux_1448_16_1_1_U1103->din114(kernel_data_V_114);
    myproject_axi_mux_1448_16_1_1_U1103->din115(kernel_data_V_115);
    myproject_axi_mux_1448_16_1_1_U1103->din116(kernel_data_V_116);
    myproject_axi_mux_1448_16_1_1_U1103->din117(kernel_data_V_117);
    myproject_axi_mux_1448_16_1_1_U1103->din118(kernel_data_V_118);
    myproject_axi_mux_1448_16_1_1_U1103->din119(kernel_data_V_119);
    myproject_axi_mux_1448_16_1_1_U1103->din120(kernel_data_V_120);
    myproject_axi_mux_1448_16_1_1_U1103->din121(kernel_data_V_121);
    myproject_axi_mux_1448_16_1_1_U1103->din122(kernel_data_V_122);
    myproject_axi_mux_1448_16_1_1_U1103->din123(kernel_data_V_123);
    myproject_axi_mux_1448_16_1_1_U1103->din124(kernel_data_V_124);
    myproject_axi_mux_1448_16_1_1_U1103->din125(kernel_data_V_125);
    myproject_axi_mux_1448_16_1_1_U1103->din126(kernel_data_V_126);
    myproject_axi_mux_1448_16_1_1_U1103->din127(kernel_data_V_127);
    myproject_axi_mux_1448_16_1_1_U1103->din128(kernel_data_V_128);
    myproject_axi_mux_1448_16_1_1_U1103->din129(kernel_data_V_129);
    myproject_axi_mux_1448_16_1_1_U1103->din130(kernel_data_V_130);
    myproject_axi_mux_1448_16_1_1_U1103->din131(kernel_data_V_131);
    myproject_axi_mux_1448_16_1_1_U1103->din132(kernel_data_V_132);
    myproject_axi_mux_1448_16_1_1_U1103->din133(kernel_data_V_133);
    myproject_axi_mux_1448_16_1_1_U1103->din134(kernel_data_V_134);
    myproject_axi_mux_1448_16_1_1_U1103->din135(kernel_data_V_135);
    myproject_axi_mux_1448_16_1_1_U1103->din136(kernel_data_V_136);
    myproject_axi_mux_1448_16_1_1_U1103->din137(kernel_data_V_137);
    myproject_axi_mux_1448_16_1_1_U1103->din138(kernel_data_V_138);
    myproject_axi_mux_1448_16_1_1_U1103->din139(kernel_data_V_139);
    myproject_axi_mux_1448_16_1_1_U1103->din140(kernel_data_V_140);
    myproject_axi_mux_1448_16_1_1_U1103->din141(kernel_data_V_141);
    myproject_axi_mux_1448_16_1_1_U1103->din142(kernel_data_V_142);
    myproject_axi_mux_1448_16_1_1_U1103->din143(kernel_data_V_143);
    myproject_axi_mux_1448_16_1_1_U1103->din144(tmp_fu_1300_p145);
    myproject_axi_mux_1448_16_1_1_U1103->dout(tmp_fu_1300_p146);
    myproject_axi_mux_42_16_1_1_U1104 = new myproject_axi_mux_42_16_1_1<1,1,16,16,16,16,2,16>("myproject_axi_mux_42_16_1_1_U1104");
    myproject_axi_mux_42_16_1_1_U1104->din0(ap_phi_mux_acc_0_V_020_phi_fu_419_p6);
    myproject_axi_mux_42_16_1_1_U1104->din1(ap_phi_mux_acc_1_V_019_phi_fu_434_p6);
    myproject_axi_mux_42_16_1_1_U1104->din2(ap_phi_mux_acc_2_V_018_phi_fu_449_p6);
    myproject_axi_mux_42_16_1_1_U1104->din3(ap_phi_mux_acc_3_V_017_phi_fu_464_p6);
    myproject_axi_mux_42_16_1_1_U1104->din4(out_index_reg_1697_pp0_iter4_reg);
    myproject_axi_mux_42_16_1_1_U1104->dout(tmp_s_fu_1615_p6);
    myproject_axi_mul_mul_11s_16s_26_3_1_U1105 = new myproject_axi_mul_mul_11s_16s_26_3_1<1,3,11,16,26>("myproject_axi_mul_mul_11s_16s_26_3_1_U1105");
    myproject_axi_mul_mul_11s_16s_26_3_1_U1105->clk(ap_clk);
    myproject_axi_mul_mul_11s_16s_26_3_1_U1105->reset(ap_rst);
    myproject_axi_mul_mul_11s_16s_26_3_1_U1105->din0(w14_V_load_reg_1707);
    myproject_axi_mul_mul_11s_16s_26_3_1_U1105->din1(tmp_reg_1702);
    myproject_axi_mul_mul_11s_16s_26_3_1_U1105->ce(grp_fu_1662_ce);
    myproject_axi_mul_mul_11s_16s_26_3_1_U1105->dout(grp_fu_1662_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_acc_0_V_fu_1628_p2);
    sensitive << ( tmp_s_fu_1615_p6 );
    sensitive << ( trunc_ln2_fu_1606_p4 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter3);

    SC_METHOD(thread_ap_block_state6_pp0_stage0_iter4);

    SC_METHOD(thread_ap_block_state7_pp0_stage0_iter5);

    SC_METHOD(thread_ap_block_state8_pp0_stage0_iter6);

    SC_METHOD(thread_ap_condition_306);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln135_reg_1693_pp0_iter5_reg );
    sensitive << ( ap_enable_reg_pp0_iter6 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_enable_reg_pp0_iter0);
    sensitive << ( ap_start );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_enable_reg_pp0_iter5 );
    sensitive << ( ap_enable_reg_pp0_iter6 );

    SC_METHOD(thread_ap_idle_pp0_0to5);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_enable_reg_pp0_iter5 );

    SC_METHOD(thread_ap_phi_mux_acc_0_V_020_phi_fu_419_p6);
    sensitive << ( acc_0_V_020_reg_415 );
    sensitive << ( icmp_ln135_reg_1693_pp0_iter5_reg );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_phi_mux_acc_0_V_1_phi_fu_604_p8 );

    SC_METHOD(thread_ap_phi_mux_acc_0_V_1_phi_fu_604_p8);
    sensitive << ( acc_0_V_020_reg_415 );
    sensitive << ( out_index_reg_1697_pp0_iter5_reg );
    sensitive << ( acc_0_V_reg_1732 );
    sensitive << ( ap_phi_reg_pp0_iter6_acc_0_V_1_reg_600 );

    SC_METHOD(thread_ap_phi_mux_acc_1_V_019_phi_fu_434_p6);
    sensitive << ( acc_1_V_019_reg_430 );
    sensitive << ( icmp_ln135_reg_1693_pp0_iter5_reg );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_phi_mux_acc_1_V_1_phi_fu_586_p8 );

    SC_METHOD(thread_ap_phi_mux_acc_1_V_1_phi_fu_586_p8);
    sensitive << ( acc_1_V_019_reg_430 );
    sensitive << ( out_index_reg_1697_pp0_iter5_reg );
    sensitive << ( acc_0_V_reg_1732 );
    sensitive << ( ap_phi_reg_pp0_iter6_acc_1_V_1_reg_582 );

    SC_METHOD(thread_ap_phi_mux_acc_2_V_018_phi_fu_449_p6);
    sensitive << ( acc_2_V_018_reg_445 );
    sensitive << ( icmp_ln135_reg_1693_pp0_iter5_reg );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_phi_mux_acc_2_V_1_phi_fu_568_p8 );

    SC_METHOD(thread_ap_phi_mux_acc_2_V_1_phi_fu_568_p8);
    sensitive << ( acc_2_V_018_reg_445 );
    sensitive << ( out_index_reg_1697_pp0_iter5_reg );
    sensitive << ( acc_0_V_reg_1732 );
    sensitive << ( ap_phi_reg_pp0_iter6_acc_2_V_1_reg_564 );

    SC_METHOD(thread_ap_phi_mux_acc_3_V_017_phi_fu_464_p6);
    sensitive << ( acc_3_V_017_reg_460 );
    sensitive << ( icmp_ln135_reg_1693_pp0_iter5_reg );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_phi_mux_acc_3_V_1_phi_fu_550_p8 );

    SC_METHOD(thread_ap_phi_mux_acc_3_V_1_phi_fu_550_p8);
    sensitive << ( acc_3_V_017_reg_460 );
    sensitive << ( out_index_reg_1697_pp0_iter5_reg );
    sensitive << ( acc_0_V_reg_1732 );
    sensitive << ( ap_phi_reg_pp0_iter6_acc_3_V_1_reg_546 );

    SC_METHOD(thread_ap_phi_mux_in_index_0_i30_phi_fu_390_p6);
    sensitive << ( in_index_0_i30_reg_386 );
    sensitive << ( icmp_ln135_reg_1693 );
    sensitive << ( select_ln154_fu_1594_p3 );
    sensitive << ( ap_condition_306 );

    SC_METHOD(thread_ap_phi_mux_p_0_01_i_phi_fu_676_p8);
    sensitive << ( res_0_V_write_assign28_reg_490 );
    sensitive << ( out_index_reg_1697_pp0_iter5_reg );
    sensitive << ( acc_0_V_reg_1732 );
    sensitive << ( ap_phi_reg_pp0_iter6_p_0_01_i_reg_672 );

    SC_METHOD(thread_ap_phi_mux_p_0_13_i_phi_fu_658_p8);
    sensitive << ( res_1_V_write_assign26_reg_504 );
    sensitive << ( out_index_reg_1697_pp0_iter5_reg );
    sensitive << ( acc_0_V_reg_1732 );
    sensitive << ( ap_phi_reg_pp0_iter6_p_0_13_i_reg_654 );

    SC_METHOD(thread_ap_phi_mux_p_0_25_i_phi_fu_640_p8);
    sensitive << ( res_2_V_write_assign24_reg_518 );
    sensitive << ( out_index_reg_1697_pp0_iter5_reg );
    sensitive << ( acc_0_V_reg_1732 );
    sensitive << ( ap_phi_reg_pp0_iter6_p_0_25_i_reg_636 );

    SC_METHOD(thread_ap_phi_mux_p_0_37_i_phi_fu_622_p8);
    sensitive << ( res_3_V_write_assign22_reg_532 );
    sensitive << ( out_index_reg_1697_pp0_iter5_reg );
    sensitive << ( acc_0_V_reg_1732 );
    sensitive << ( ap_phi_reg_pp0_iter6_p_0_37_i_reg_618 );

    SC_METHOD(thread_ap_phi_mux_w_index29_phi_fu_405_p6);
    sensitive << ( w_index29_reg_401 );
    sensitive << ( w_index_reg_1678 );
    sensitive << ( icmp_ln135_reg_1693 );
    sensitive << ( ap_condition_306 );

    SC_METHOD(thread_ap_phi_reg_pp0_iter6_acc_0_V_1_reg_600);

    SC_METHOD(thread_ap_phi_reg_pp0_iter6_acc_1_V_1_reg_582);

    SC_METHOD(thread_ap_phi_reg_pp0_iter6_acc_2_V_1_reg_564);

    SC_METHOD(thread_ap_phi_reg_pp0_iter6_acc_3_V_1_reg_546);

    SC_METHOD(thread_ap_phi_reg_pp0_iter6_p_0_01_i_reg_672);

    SC_METHOD(thread_ap_phi_reg_pp0_iter6_p_0_13_i_reg_654);

    SC_METHOD(thread_ap_phi_reg_pp0_iter6_p_0_25_i_reg_636);

    SC_METHOD(thread_ap_phi_reg_pp0_iter6_p_0_37_i_reg_618);

    SC_METHOD(thread_ap_ready);
    sensitive << ( icmp_ln135_fu_714_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_ap_reset_idle_pp0);
    sensitive << ( ap_start );
    sensitive << ( ap_idle_pp0_0to5 );

    SC_METHOD(thread_ap_return_0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln135_reg_1693_pp0_iter5_reg );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_phi_mux_p_0_01_i_phi_fu_676_p8 );
    sensitive << ( ap_return_0_preg );

    SC_METHOD(thread_ap_return_1);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln135_reg_1693_pp0_iter5_reg );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_phi_mux_p_0_13_i_phi_fu_658_p8 );
    sensitive << ( ap_return_1_preg );

    SC_METHOD(thread_ap_return_2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln135_reg_1693_pp0_iter5_reg );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_phi_mux_p_0_25_i_phi_fu_640_p8 );
    sensitive << ( ap_return_2_preg );

    SC_METHOD(thread_ap_return_3);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln135_reg_1693_pp0_iter5_reg );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_phi_mux_p_0_37_i_phi_fu_622_p8 );
    sensitive << ( ap_return_3_preg );

    SC_METHOD(thread_grp_fu_1662_ce);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_icmp_ln135_fu_714_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_phi_mux_w_index29_phi_fu_405_p6 );

    SC_METHOD(thread_icmp_ln154_fu_708_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( in_index_fu_702_p2 );

    SC_METHOD(thread_in_index_fu_702_p2);
    sensitive << ( ap_phi_mux_in_index_0_i30_phi_fu_390_p6 );

    SC_METHOD(thread_outidx_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln139_fu_690_p1 );

    SC_METHOD(thread_outidx_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_select_ln154_fu_1594_p3);
    sensitive << ( in_index_reg_1683 );
    sensitive << ( icmp_ln154_reg_1688 );

    SC_METHOD(thread_tmp_fu_1300_p145);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( in_index_0_i30_reg_386 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_trunc_ln2_fu_1606_p4);
    sensitive << ( r_V_reg_1727 );

    SC_METHOD(thread_w14_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln139_fu_690_p1 );

    SC_METHOD(thread_w14_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_w_index_fu_696_p2);
    sensitive << ( ap_phi_mux_w_index29_phi_fu_405_p6 );

    SC_METHOD(thread_zext_ln139_fu_690_p1);
    sensitive << ( ap_phi_mux_w_index29_phi_fu_405_p6 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_reset_idle_pp0 );

    ap_CS_fsm = "01";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter5 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter6 = SC_LOGIC_0;
    ap_return_0_preg = "0000000000000000";
    ap_return_1_preg = "0000000000000000";
    ap_return_2_preg = "0000000000000000";
    ap_return_3_preg = "0000000000000000";
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, kernel_data_V_0, "(port)kernel_data_V_0");
    sc_trace(mVcdFile, kernel_data_V_1479, "(port)kernel_data_V_1479");
    sc_trace(mVcdFile, kernel_data_V_2480, "(port)kernel_data_V_2480");
    sc_trace(mVcdFile, kernel_data_V_3481, "(port)kernel_data_V_3481");
    sc_trace(mVcdFile, kernel_data_V_4482, "(port)kernel_data_V_4482");
    sc_trace(mVcdFile, kernel_data_V_5483, "(port)kernel_data_V_5483");
    sc_trace(mVcdFile, kernel_data_V_6484, "(port)kernel_data_V_6484");
    sc_trace(mVcdFile, kernel_data_V_7485, "(port)kernel_data_V_7485");
    sc_trace(mVcdFile, kernel_data_V_8, "(port)kernel_data_V_8");
    sc_trace(mVcdFile, kernel_data_V_9, "(port)kernel_data_V_9");
    sc_trace(mVcdFile, kernel_data_V_10, "(port)kernel_data_V_10");
    sc_trace(mVcdFile, kernel_data_V_11, "(port)kernel_data_V_11");
    sc_trace(mVcdFile, kernel_data_V_12, "(port)kernel_data_V_12");
    sc_trace(mVcdFile, kernel_data_V_13, "(port)kernel_data_V_13");
    sc_trace(mVcdFile, kernel_data_V_14, "(port)kernel_data_V_14");
    sc_trace(mVcdFile, kernel_data_V_15, "(port)kernel_data_V_15");
    sc_trace(mVcdFile, kernel_data_V_16, "(port)kernel_data_V_16");
    sc_trace(mVcdFile, kernel_data_V_17, "(port)kernel_data_V_17");
    sc_trace(mVcdFile, kernel_data_V_18, "(port)kernel_data_V_18");
    sc_trace(mVcdFile, kernel_data_V_19, "(port)kernel_data_V_19");
    sc_trace(mVcdFile, kernel_data_V_20, "(port)kernel_data_V_20");
    sc_trace(mVcdFile, kernel_data_V_21, "(port)kernel_data_V_21");
    sc_trace(mVcdFile, kernel_data_V_22, "(port)kernel_data_V_22");
    sc_trace(mVcdFile, kernel_data_V_23, "(port)kernel_data_V_23");
    sc_trace(mVcdFile, kernel_data_V_24, "(port)kernel_data_V_24");
    sc_trace(mVcdFile, kernel_data_V_25, "(port)kernel_data_V_25");
    sc_trace(mVcdFile, kernel_data_V_26, "(port)kernel_data_V_26");
    sc_trace(mVcdFile, kernel_data_V_27, "(port)kernel_data_V_27");
    sc_trace(mVcdFile, kernel_data_V_28, "(port)kernel_data_V_28");
    sc_trace(mVcdFile, kernel_data_V_29, "(port)kernel_data_V_29");
    sc_trace(mVcdFile, kernel_data_V_30, "(port)kernel_data_V_30");
    sc_trace(mVcdFile, kernel_data_V_31, "(port)kernel_data_V_31");
    sc_trace(mVcdFile, kernel_data_V_32, "(port)kernel_data_V_32");
    sc_trace(mVcdFile, kernel_data_V_33, "(port)kernel_data_V_33");
    sc_trace(mVcdFile, kernel_data_V_34, "(port)kernel_data_V_34");
    sc_trace(mVcdFile, kernel_data_V_35, "(port)kernel_data_V_35");
    sc_trace(mVcdFile, kernel_data_V_36, "(port)kernel_data_V_36");
    sc_trace(mVcdFile, kernel_data_V_37, "(port)kernel_data_V_37");
    sc_trace(mVcdFile, kernel_data_V_38, "(port)kernel_data_V_38");
    sc_trace(mVcdFile, kernel_data_V_39, "(port)kernel_data_V_39");
    sc_trace(mVcdFile, kernel_data_V_40, "(port)kernel_data_V_40");
    sc_trace(mVcdFile, kernel_data_V_41, "(port)kernel_data_V_41");
    sc_trace(mVcdFile, kernel_data_V_42, "(port)kernel_data_V_42");
    sc_trace(mVcdFile, kernel_data_V_43, "(port)kernel_data_V_43");
    sc_trace(mVcdFile, kernel_data_V_44, "(port)kernel_data_V_44");
    sc_trace(mVcdFile, kernel_data_V_45, "(port)kernel_data_V_45");
    sc_trace(mVcdFile, kernel_data_V_46, "(port)kernel_data_V_46");
    sc_trace(mVcdFile, kernel_data_V_47, "(port)kernel_data_V_47");
    sc_trace(mVcdFile, kernel_data_V_48, "(port)kernel_data_V_48");
    sc_trace(mVcdFile, kernel_data_V_49, "(port)kernel_data_V_49");
    sc_trace(mVcdFile, kernel_data_V_50, "(port)kernel_data_V_50");
    sc_trace(mVcdFile, kernel_data_V_51, "(port)kernel_data_V_51");
    sc_trace(mVcdFile, kernel_data_V_52, "(port)kernel_data_V_52");
    sc_trace(mVcdFile, kernel_data_V_53, "(port)kernel_data_V_53");
    sc_trace(mVcdFile, kernel_data_V_54, "(port)kernel_data_V_54");
    sc_trace(mVcdFile, kernel_data_V_55, "(port)kernel_data_V_55");
    sc_trace(mVcdFile, kernel_data_V_56, "(port)kernel_data_V_56");
    sc_trace(mVcdFile, kernel_data_V_57, "(port)kernel_data_V_57");
    sc_trace(mVcdFile, kernel_data_V_58, "(port)kernel_data_V_58");
    sc_trace(mVcdFile, kernel_data_V_59, "(port)kernel_data_V_59");
    sc_trace(mVcdFile, kernel_data_V_60, "(port)kernel_data_V_60");
    sc_trace(mVcdFile, kernel_data_V_61, "(port)kernel_data_V_61");
    sc_trace(mVcdFile, kernel_data_V_62, "(port)kernel_data_V_62");
    sc_trace(mVcdFile, kernel_data_V_63, "(port)kernel_data_V_63");
    sc_trace(mVcdFile, kernel_data_V_64, "(port)kernel_data_V_64");
    sc_trace(mVcdFile, kernel_data_V_65, "(port)kernel_data_V_65");
    sc_trace(mVcdFile, kernel_data_V_66, "(port)kernel_data_V_66");
    sc_trace(mVcdFile, kernel_data_V_67, "(port)kernel_data_V_67");
    sc_trace(mVcdFile, kernel_data_V_68, "(port)kernel_data_V_68");
    sc_trace(mVcdFile, kernel_data_V_69, "(port)kernel_data_V_69");
    sc_trace(mVcdFile, kernel_data_V_70, "(port)kernel_data_V_70");
    sc_trace(mVcdFile, kernel_data_V_71, "(port)kernel_data_V_71");
    sc_trace(mVcdFile, kernel_data_V_72, "(port)kernel_data_V_72");
    sc_trace(mVcdFile, kernel_data_V_73, "(port)kernel_data_V_73");
    sc_trace(mVcdFile, kernel_data_V_74, "(port)kernel_data_V_74");
    sc_trace(mVcdFile, kernel_data_V_75, "(port)kernel_data_V_75");
    sc_trace(mVcdFile, kernel_data_V_76, "(port)kernel_data_V_76");
    sc_trace(mVcdFile, kernel_data_V_77, "(port)kernel_data_V_77");
    sc_trace(mVcdFile, kernel_data_V_78, "(port)kernel_data_V_78");
    sc_trace(mVcdFile, kernel_data_V_79, "(port)kernel_data_V_79");
    sc_trace(mVcdFile, kernel_data_V_80, "(port)kernel_data_V_80");
    sc_trace(mVcdFile, kernel_data_V_81, "(port)kernel_data_V_81");
    sc_trace(mVcdFile, kernel_data_V_82, "(port)kernel_data_V_82");
    sc_trace(mVcdFile, kernel_data_V_83, "(port)kernel_data_V_83");
    sc_trace(mVcdFile, kernel_data_V_84, "(port)kernel_data_V_84");
    sc_trace(mVcdFile, kernel_data_V_85, "(port)kernel_data_V_85");
    sc_trace(mVcdFile, kernel_data_V_86, "(port)kernel_data_V_86");
    sc_trace(mVcdFile, kernel_data_V_87, "(port)kernel_data_V_87");
    sc_trace(mVcdFile, kernel_data_V_88, "(port)kernel_data_V_88");
    sc_trace(mVcdFile, kernel_data_V_89, "(port)kernel_data_V_89");
    sc_trace(mVcdFile, kernel_data_V_90, "(port)kernel_data_V_90");
    sc_trace(mVcdFile, kernel_data_V_91, "(port)kernel_data_V_91");
    sc_trace(mVcdFile, kernel_data_V_92, "(port)kernel_data_V_92");
    sc_trace(mVcdFile, kernel_data_V_93, "(port)kernel_data_V_93");
    sc_trace(mVcdFile, kernel_data_V_94, "(port)kernel_data_V_94");
    sc_trace(mVcdFile, kernel_data_V_95, "(port)kernel_data_V_95");
    sc_trace(mVcdFile, kernel_data_V_96, "(port)kernel_data_V_96");
    sc_trace(mVcdFile, kernel_data_V_97, "(port)kernel_data_V_97");
    sc_trace(mVcdFile, kernel_data_V_98, "(port)kernel_data_V_98");
    sc_trace(mVcdFile, kernel_data_V_99, "(port)kernel_data_V_99");
    sc_trace(mVcdFile, kernel_data_V_100, "(port)kernel_data_V_100");
    sc_trace(mVcdFile, kernel_data_V_101, "(port)kernel_data_V_101");
    sc_trace(mVcdFile, kernel_data_V_102, "(port)kernel_data_V_102");
    sc_trace(mVcdFile, kernel_data_V_103, "(port)kernel_data_V_103");
    sc_trace(mVcdFile, kernel_data_V_104, "(port)kernel_data_V_104");
    sc_trace(mVcdFile, kernel_data_V_105, "(port)kernel_data_V_105");
    sc_trace(mVcdFile, kernel_data_V_106, "(port)kernel_data_V_106");
    sc_trace(mVcdFile, kernel_data_V_107, "(port)kernel_data_V_107");
    sc_trace(mVcdFile, kernel_data_V_108, "(port)kernel_data_V_108");
    sc_trace(mVcdFile, kernel_data_V_109, "(port)kernel_data_V_109");
    sc_trace(mVcdFile, kernel_data_V_110, "(port)kernel_data_V_110");
    sc_trace(mVcdFile, kernel_data_V_111, "(port)kernel_data_V_111");
    sc_trace(mVcdFile, kernel_data_V_112, "(port)kernel_data_V_112");
    sc_trace(mVcdFile, kernel_data_V_113, "(port)kernel_data_V_113");
    sc_trace(mVcdFile, kernel_data_V_114, "(port)kernel_data_V_114");
    sc_trace(mVcdFile, kernel_data_V_115, "(port)kernel_data_V_115");
    sc_trace(mVcdFile, kernel_data_V_116, "(port)kernel_data_V_116");
    sc_trace(mVcdFile, kernel_data_V_117, "(port)kernel_data_V_117");
    sc_trace(mVcdFile, kernel_data_V_118, "(port)kernel_data_V_118");
    sc_trace(mVcdFile, kernel_data_V_119, "(port)kernel_data_V_119");
    sc_trace(mVcdFile, kernel_data_V_120, "(port)kernel_data_V_120");
    sc_trace(mVcdFile, kernel_data_V_121, "(port)kernel_data_V_121");
    sc_trace(mVcdFile, kernel_data_V_122, "(port)kernel_data_V_122");
    sc_trace(mVcdFile, kernel_data_V_123, "(port)kernel_data_V_123");
    sc_trace(mVcdFile, kernel_data_V_124, "(port)kernel_data_V_124");
    sc_trace(mVcdFile, kernel_data_V_125, "(port)kernel_data_V_125");
    sc_trace(mVcdFile, kernel_data_V_126, "(port)kernel_data_V_126");
    sc_trace(mVcdFile, kernel_data_V_127, "(port)kernel_data_V_127");
    sc_trace(mVcdFile, kernel_data_V_128, "(port)kernel_data_V_128");
    sc_trace(mVcdFile, kernel_data_V_129, "(port)kernel_data_V_129");
    sc_trace(mVcdFile, kernel_data_V_130, "(port)kernel_data_V_130");
    sc_trace(mVcdFile, kernel_data_V_131, "(port)kernel_data_V_131");
    sc_trace(mVcdFile, kernel_data_V_132, "(port)kernel_data_V_132");
    sc_trace(mVcdFile, kernel_data_V_133, "(port)kernel_data_V_133");
    sc_trace(mVcdFile, kernel_data_V_134, "(port)kernel_data_V_134");
    sc_trace(mVcdFile, kernel_data_V_135, "(port)kernel_data_V_135");
    sc_trace(mVcdFile, kernel_data_V_136, "(port)kernel_data_V_136");
    sc_trace(mVcdFile, kernel_data_V_137, "(port)kernel_data_V_137");
    sc_trace(mVcdFile, kernel_data_V_138, "(port)kernel_data_V_138");
    sc_trace(mVcdFile, kernel_data_V_139, "(port)kernel_data_V_139");
    sc_trace(mVcdFile, kernel_data_V_140, "(port)kernel_data_V_140");
    sc_trace(mVcdFile, kernel_data_V_141, "(port)kernel_data_V_141");
    sc_trace(mVcdFile, kernel_data_V_142, "(port)kernel_data_V_142");
    sc_trace(mVcdFile, kernel_data_V_143, "(port)kernel_data_V_143");
    sc_trace(mVcdFile, ap_return_0, "(port)ap_return_0");
    sc_trace(mVcdFile, ap_return_1, "(port)ap_return_1");
    sc_trace(mVcdFile, ap_return_2, "(port)ap_return_2");
    sc_trace(mVcdFile, ap_return_3, "(port)ap_return_3");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, icmp_ln135_fu_714_p2, "icmp_ln135_fu_714_p2");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter3, "ap_block_state5_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage0_iter4, "ap_block_state6_pp0_stage0_iter4");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage0_iter5, "ap_block_state7_pp0_stage0_iter5");
    sc_trace(mVcdFile, ap_block_state8_pp0_stage0_iter6, "ap_block_state8_pp0_stage0_iter6");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, outidx_address0, "outidx_address0");
    sc_trace(mVcdFile, outidx_ce0, "outidx_ce0");
    sc_trace(mVcdFile, outidx_q0, "outidx_q0");
    sc_trace(mVcdFile, w14_V_address0, "w14_V_address0");
    sc_trace(mVcdFile, w14_V_ce0, "w14_V_ce0");
    sc_trace(mVcdFile, w14_V_q0, "w14_V_q0");
    sc_trace(mVcdFile, in_index_0_i30_reg_386, "in_index_0_i30_reg_386");
    sc_trace(mVcdFile, w_index29_reg_401, "w_index29_reg_401");
    sc_trace(mVcdFile, acc_0_V_020_reg_415, "acc_0_V_020_reg_415");
    sc_trace(mVcdFile, acc_1_V_019_reg_430, "acc_1_V_019_reg_430");
    sc_trace(mVcdFile, acc_2_V_018_reg_445, "acc_2_V_018_reg_445");
    sc_trace(mVcdFile, acc_3_V_017_reg_460, "acc_3_V_017_reg_460");
    sc_trace(mVcdFile, res_0_V_write_assign28_reg_490, "res_0_V_write_assign28_reg_490");
    sc_trace(mVcdFile, res_1_V_write_assign26_reg_504, "res_1_V_write_assign26_reg_504");
    sc_trace(mVcdFile, res_2_V_write_assign24_reg_518, "res_2_V_write_assign24_reg_518");
    sc_trace(mVcdFile, res_3_V_write_assign22_reg_532, "res_3_V_write_assign22_reg_532");
    sc_trace(mVcdFile, w_index_fu_696_p2, "w_index_fu_696_p2");
    sc_trace(mVcdFile, w_index_reg_1678, "w_index_reg_1678");
    sc_trace(mVcdFile, in_index_fu_702_p2, "in_index_fu_702_p2");
    sc_trace(mVcdFile, in_index_reg_1683, "in_index_reg_1683");
    sc_trace(mVcdFile, icmp_ln154_fu_708_p2, "icmp_ln154_fu_708_p2");
    sc_trace(mVcdFile, icmp_ln154_reg_1688, "icmp_ln154_reg_1688");
    sc_trace(mVcdFile, icmp_ln135_reg_1693, "icmp_ln135_reg_1693");
    sc_trace(mVcdFile, icmp_ln135_reg_1693_pp0_iter1_reg, "icmp_ln135_reg_1693_pp0_iter1_reg");
    sc_trace(mVcdFile, icmp_ln135_reg_1693_pp0_iter2_reg, "icmp_ln135_reg_1693_pp0_iter2_reg");
    sc_trace(mVcdFile, icmp_ln135_reg_1693_pp0_iter3_reg, "icmp_ln135_reg_1693_pp0_iter3_reg");
    sc_trace(mVcdFile, icmp_ln135_reg_1693_pp0_iter4_reg, "icmp_ln135_reg_1693_pp0_iter4_reg");
    sc_trace(mVcdFile, icmp_ln135_reg_1693_pp0_iter5_reg, "icmp_ln135_reg_1693_pp0_iter5_reg");
    sc_trace(mVcdFile, out_index_reg_1697, "out_index_reg_1697");
    sc_trace(mVcdFile, out_index_reg_1697_pp0_iter2_reg, "out_index_reg_1697_pp0_iter2_reg");
    sc_trace(mVcdFile, out_index_reg_1697_pp0_iter3_reg, "out_index_reg_1697_pp0_iter3_reg");
    sc_trace(mVcdFile, out_index_reg_1697_pp0_iter4_reg, "out_index_reg_1697_pp0_iter4_reg");
    sc_trace(mVcdFile, out_index_reg_1697_pp0_iter5_reg, "out_index_reg_1697_pp0_iter5_reg");
    sc_trace(mVcdFile, tmp_fu_1300_p146, "tmp_fu_1300_p146");
    sc_trace(mVcdFile, tmp_reg_1702, "tmp_reg_1702");
    sc_trace(mVcdFile, w14_V_load_reg_1707, "w14_V_load_reg_1707");
    sc_trace(mVcdFile, select_ln154_fu_1594_p3, "select_ln154_fu_1594_p3");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, grp_fu_1662_p2, "grp_fu_1662_p2");
    sc_trace(mVcdFile, r_V_reg_1727, "r_V_reg_1727");
    sc_trace(mVcdFile, acc_0_V_fu_1628_p2, "acc_0_V_fu_1628_p2");
    sc_trace(mVcdFile, acc_0_V_reg_1732, "acc_0_V_reg_1732");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter4, "ap_enable_reg_pp0_iter4");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter5, "ap_enable_reg_pp0_iter5");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter6, "ap_enable_reg_pp0_iter6");
    sc_trace(mVcdFile, ap_phi_mux_in_index_0_i30_phi_fu_390_p6, "ap_phi_mux_in_index_0_i30_phi_fu_390_p6");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_phi_mux_w_index29_phi_fu_405_p6, "ap_phi_mux_w_index29_phi_fu_405_p6");
    sc_trace(mVcdFile, ap_phi_mux_acc_0_V_020_phi_fu_419_p6, "ap_phi_mux_acc_0_V_020_phi_fu_419_p6");
    sc_trace(mVcdFile, ap_phi_mux_acc_0_V_1_phi_fu_604_p8, "ap_phi_mux_acc_0_V_1_phi_fu_604_p8");
    sc_trace(mVcdFile, ap_phi_mux_acc_1_V_019_phi_fu_434_p6, "ap_phi_mux_acc_1_V_019_phi_fu_434_p6");
    sc_trace(mVcdFile, ap_phi_mux_acc_1_V_1_phi_fu_586_p8, "ap_phi_mux_acc_1_V_1_phi_fu_586_p8");
    sc_trace(mVcdFile, ap_phi_mux_acc_2_V_018_phi_fu_449_p6, "ap_phi_mux_acc_2_V_018_phi_fu_449_p6");
    sc_trace(mVcdFile, ap_phi_mux_acc_2_V_1_phi_fu_568_p8, "ap_phi_mux_acc_2_V_1_phi_fu_568_p8");
    sc_trace(mVcdFile, ap_phi_mux_acc_3_V_017_phi_fu_464_p6, "ap_phi_mux_acc_3_V_017_phi_fu_464_p6");
    sc_trace(mVcdFile, ap_phi_mux_acc_3_V_1_phi_fu_550_p8, "ap_phi_mux_acc_3_V_1_phi_fu_550_p8");
    sc_trace(mVcdFile, ap_phi_mux_p_0_01_i_phi_fu_676_p8, "ap_phi_mux_p_0_01_i_phi_fu_676_p8");
    sc_trace(mVcdFile, ap_phi_mux_p_0_13_i_phi_fu_658_p8, "ap_phi_mux_p_0_13_i_phi_fu_658_p8");
    sc_trace(mVcdFile, ap_phi_mux_p_0_25_i_phi_fu_640_p8, "ap_phi_mux_p_0_25_i_phi_fu_640_p8");
    sc_trace(mVcdFile, ap_phi_mux_p_0_37_i_phi_fu_622_p8, "ap_phi_mux_p_0_37_i_phi_fu_622_p8");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter6_acc_3_V_1_reg_546, "ap_phi_reg_pp0_iter6_acc_3_V_1_reg_546");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter6_acc_2_V_1_reg_564, "ap_phi_reg_pp0_iter6_acc_2_V_1_reg_564");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter6_acc_1_V_1_reg_582, "ap_phi_reg_pp0_iter6_acc_1_V_1_reg_582");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter6_acc_0_V_1_reg_600, "ap_phi_reg_pp0_iter6_acc_0_V_1_reg_600");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter6_p_0_37_i_reg_618, "ap_phi_reg_pp0_iter6_p_0_37_i_reg_618");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter6_p_0_25_i_reg_636, "ap_phi_reg_pp0_iter6_p_0_25_i_reg_636");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter6_p_0_13_i_reg_654, "ap_phi_reg_pp0_iter6_p_0_13_i_reg_654");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter6_p_0_01_i_reg_672, "ap_phi_reg_pp0_iter6_p_0_01_i_reg_672");
    sc_trace(mVcdFile, zext_ln139_fu_690_p1, "zext_ln139_fu_690_p1");
    sc_trace(mVcdFile, tmp_fu_1300_p145, "tmp_fu_1300_p145");
    sc_trace(mVcdFile, tmp_s_fu_1615_p6, "tmp_s_fu_1615_p6");
    sc_trace(mVcdFile, trunc_ln2_fu_1606_p4, "trunc_ln2_fu_1606_p4");
    sc_trace(mVcdFile, grp_fu_1662_ce, "grp_fu_1662_ce");
    sc_trace(mVcdFile, ap_return_0_preg, "ap_return_0_preg");
    sc_trace(mVcdFile, ap_return_1_preg, "ap_return_1_preg");
    sc_trace(mVcdFile, ap_return_2_preg, "ap_return_2_preg");
    sc_trace(mVcdFile, ap_return_3_preg, "ap_return_3_preg");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0_0to5, "ap_idle_pp0_0to5");
    sc_trace(mVcdFile, ap_reset_idle_pp0, "ap_reset_idle_pp0");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, ap_condition_306, "ap_condition_306");
#endif

    }
}

dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::~dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete outidx_U;
    delete w14_V_U;
    delete myproject_axi_mux_1448_16_1_1_U1103;
    delete myproject_axi_mux_42_16_1_1_U1104;
    delete myproject_axi_mul_mul_11s_16s_26_3_1_U1105;
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_clk_no_reset_() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()) && 
         esl_seteq<1,1,1>(icmp_ln135_reg_1693_pp0_iter5_reg.read(), ap_const_lv1_0))) {
        acc_0_V_020_reg_415 = ap_phi_mux_acc_0_V_1_phi_fu_604_p8.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                 esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1)) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln135_reg_1693_pp0_iter5_reg.read())))) {
        acc_0_V_020_reg_415 = ap_const_lv16_FFFD;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()) && 
         esl_seteq<1,1,1>(icmp_ln135_reg_1693_pp0_iter5_reg.read(), ap_const_lv1_0))) {
        acc_1_V_019_reg_430 = ap_phi_mux_acc_1_V_1_phi_fu_586_p8.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                 esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1)) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln135_reg_1693_pp0_iter5_reg.read())))) {
        acc_1_V_019_reg_430 = ap_const_lv16_3;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()) && 
         esl_seteq<1,1,1>(icmp_ln135_reg_1693_pp0_iter5_reg.read(), ap_const_lv1_0))) {
        acc_2_V_018_reg_445 = ap_phi_mux_acc_2_V_1_phi_fu_568_p8.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                 esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1)) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln135_reg_1693_pp0_iter5_reg.read())))) {
        acc_2_V_018_reg_445 = ap_const_lv16_A6;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()) && 
         esl_seteq<1,1,1>(icmp_ln135_reg_1693_pp0_iter5_reg.read(), ap_const_lv1_0))) {
        acc_3_V_017_reg_460 = ap_phi_mux_acc_3_V_1_phi_fu_550_p8.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                 esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1)) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln135_reg_1693_pp0_iter5_reg.read())))) {
        acc_3_V_017_reg_460 = ap_const_lv16_A3;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter1 = ap_start.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter4 = ap_enable_reg_pp0_iter3.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter5 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter5 = ap_enable_reg_pp0_iter4.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter6 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter6 = ap_enable_reg_pp0_iter5.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter6 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_return_0_preg = ap_const_lv16_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()) && 
             esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln135_reg_1693_pp0_iter5_reg.read()))) {
            ap_return_0_preg = ap_phi_mux_p_0_01_i_phi_fu_676_p8.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_return_1_preg = ap_const_lv16_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()) && 
             esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln135_reg_1693_pp0_iter5_reg.read()))) {
            ap_return_1_preg = ap_phi_mux_p_0_13_i_phi_fu_658_p8.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_return_2_preg = ap_const_lv16_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()) && 
             esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln135_reg_1693_pp0_iter5_reg.read()))) {
            ap_return_2_preg = ap_phi_mux_p_0_25_i_phi_fu_640_p8.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_return_3_preg = ap_const_lv16_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()) && 
             esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln135_reg_1693_pp0_iter5_reg.read()))) {
            ap_return_3_preg = ap_phi_mux_p_0_37_i_phi_fu_622_p8.read();
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln135_reg_1693.read(), ap_const_lv1_0))) {
        in_index_0_i30_reg_386 = select_ln154_fu_1594_p3.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                 esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln135_reg_1693.read())))) {
        in_index_0_i30_reg_386 = ap_const_lv32_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()) && 
         esl_seteq<1,1,1>(icmp_ln135_reg_1693_pp0_iter5_reg.read(), ap_const_lv1_0))) {
        res_0_V_write_assign28_reg_490 = ap_phi_mux_p_0_01_i_phi_fu_676_p8.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                 esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1)) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln135_reg_1693_pp0_iter5_reg.read())))) {
        res_0_V_write_assign28_reg_490 = ap_const_lv16_FFFD;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()) && 
         esl_seteq<1,1,1>(icmp_ln135_reg_1693_pp0_iter5_reg.read(), ap_const_lv1_0))) {
        res_1_V_write_assign26_reg_504 = ap_phi_mux_p_0_13_i_phi_fu_658_p8.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                 esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1)) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln135_reg_1693_pp0_iter5_reg.read())))) {
        res_1_V_write_assign26_reg_504 = ap_const_lv16_3;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()) && 
         esl_seteq<1,1,1>(icmp_ln135_reg_1693_pp0_iter5_reg.read(), ap_const_lv1_0))) {
        res_2_V_write_assign24_reg_518 = ap_phi_mux_p_0_25_i_phi_fu_640_p8.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                 esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1)) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln135_reg_1693_pp0_iter5_reg.read())))) {
        res_2_V_write_assign24_reg_518 = ap_const_lv16_A6;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()) && 
         esl_seteq<1,1,1>(icmp_ln135_reg_1693_pp0_iter5_reg.read(), ap_const_lv1_0))) {
        res_3_V_write_assign22_reg_532 = ap_phi_mux_p_0_37_i_phi_fu_622_p8.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                 esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1)) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln135_reg_1693_pp0_iter5_reg.read())))) {
        res_3_V_write_assign22_reg_532 = ap_const_lv16_A3;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln135_reg_1693.read(), ap_const_lv1_0))) {
        w_index29_reg_401 = w_index_reg_1678.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                 esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln135_reg_1693.read())))) {
        w_index29_reg_401 = ap_const_lv10_0;
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        acc_0_V_reg_1732 = acc_0_V_fu_1628_p2.read();
        icmp_ln135_reg_1693_pp0_iter2_reg = icmp_ln135_reg_1693_pp0_iter1_reg.read();
        icmp_ln135_reg_1693_pp0_iter3_reg = icmp_ln135_reg_1693_pp0_iter2_reg.read();
        icmp_ln135_reg_1693_pp0_iter4_reg = icmp_ln135_reg_1693_pp0_iter3_reg.read();
        icmp_ln135_reg_1693_pp0_iter5_reg = icmp_ln135_reg_1693_pp0_iter4_reg.read();
        out_index_reg_1697_pp0_iter2_reg = out_index_reg_1697.read();
        out_index_reg_1697_pp0_iter3_reg = out_index_reg_1697_pp0_iter2_reg.read();
        out_index_reg_1697_pp0_iter4_reg = out_index_reg_1697_pp0_iter3_reg.read();
        out_index_reg_1697_pp0_iter5_reg = out_index_reg_1697_pp0_iter4_reg.read();
        r_V_reg_1727 = grp_fu_1662_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln135_reg_1693 = icmp_ln135_fu_714_p2.read();
        icmp_ln135_reg_1693_pp0_iter1_reg = icmp_ln135_reg_1693.read();
        icmp_ln154_reg_1688 = icmp_ln154_fu_708_p2.read();
        in_index_reg_1683 = in_index_fu_702_p2.read();
        out_index_reg_1697 = outidx_q0.read();
        tmp_reg_1702 = tmp_fu_1300_p146.read();
        w14_V_load_reg_1707 = w14_V_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        w_index_reg_1678 = w_index_fu_696_p2.read();
    }
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_acc_0_V_fu_1628_p2() {
    acc_0_V_fu_1628_p2 = (!tmp_s_fu_1615_p6.read().is_01() || !trunc_ln2_fu_1606_p4.read().is_01())? sc_lv<16>(): (sc_biguint<16>(tmp_s_fu_1615_p6.read()) + sc_biguint<16>(trunc_ln2_fu_1606_p4.read()));
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_block_state5_pp0_stage0_iter3() {
    ap_block_state5_pp0_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_block_state6_pp0_stage0_iter4() {
    ap_block_state6_pp0_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_block_state7_pp0_stage0_iter5() {
    ap_block_state7_pp0_stage0_iter5 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_block_state8_pp0_stage0_iter6() {
    ap_block_state8_pp0_stage0_iter6 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_condition_306() {
    ap_condition_306 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0));
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln135_reg_1693_pp0_iter5_reg.read())))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_enable_reg_pp0_iter0() {
    ap_enable_reg_pp0_iter0 = ap_start.read();
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter5.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter6.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_idle_pp0_0to5() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter5.read()))) {
        ap_idle_pp0_0to5 = ap_const_logic_1;
    } else {
        ap_idle_pp0_0to5 = ap_const_logic_0;
    }
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_phi_mux_acc_0_V_020_phi_fu_419_p6() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()))) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln135_reg_1693_pp0_iter5_reg.read())) {
            ap_phi_mux_acc_0_V_020_phi_fu_419_p6 = ap_const_lv16_FFFD;
        } else if (esl_seteq<1,1,1>(icmp_ln135_reg_1693_pp0_iter5_reg.read(), ap_const_lv1_0)) {
            ap_phi_mux_acc_0_V_020_phi_fu_419_p6 = ap_phi_mux_acc_0_V_1_phi_fu_604_p8.read();
        } else {
            ap_phi_mux_acc_0_V_020_phi_fu_419_p6 = acc_0_V_020_reg_415.read();
        }
    } else {
        ap_phi_mux_acc_0_V_020_phi_fu_419_p6 = acc_0_V_020_reg_415.read();
    }
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_phi_mux_acc_0_V_1_phi_fu_604_p8() {
    if (esl_seteq<1,2,2>(out_index_reg_1697_pp0_iter5_reg.read(), ap_const_lv2_0)) {
        ap_phi_mux_acc_0_V_1_phi_fu_604_p8 = acc_0_V_reg_1732.read();
    } else if ((esl_seteq<1,2,2>(out_index_reg_1697_pp0_iter5_reg.read(), ap_const_lv2_3) || 
                esl_seteq<1,2,2>(out_index_reg_1697_pp0_iter5_reg.read(), ap_const_lv2_2) || 
                esl_seteq<1,2,2>(out_index_reg_1697_pp0_iter5_reg.read(), ap_const_lv2_1))) {
        ap_phi_mux_acc_0_V_1_phi_fu_604_p8 = acc_0_V_020_reg_415.read();
    } else {
        ap_phi_mux_acc_0_V_1_phi_fu_604_p8 = ap_phi_reg_pp0_iter6_acc_0_V_1_reg_600.read();
    }
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_phi_mux_acc_1_V_019_phi_fu_434_p6() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()))) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln135_reg_1693_pp0_iter5_reg.read())) {
            ap_phi_mux_acc_1_V_019_phi_fu_434_p6 = ap_const_lv16_3;
        } else if (esl_seteq<1,1,1>(icmp_ln135_reg_1693_pp0_iter5_reg.read(), ap_const_lv1_0)) {
            ap_phi_mux_acc_1_V_019_phi_fu_434_p6 = ap_phi_mux_acc_1_V_1_phi_fu_586_p8.read();
        } else {
            ap_phi_mux_acc_1_V_019_phi_fu_434_p6 = acc_1_V_019_reg_430.read();
        }
    } else {
        ap_phi_mux_acc_1_V_019_phi_fu_434_p6 = acc_1_V_019_reg_430.read();
    }
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_phi_mux_acc_1_V_1_phi_fu_586_p8() {
    if (esl_seteq<1,2,2>(out_index_reg_1697_pp0_iter5_reg.read(), ap_const_lv2_1)) {
        ap_phi_mux_acc_1_V_1_phi_fu_586_p8 = acc_0_V_reg_1732.read();
    } else if ((esl_seteq<1,2,2>(out_index_reg_1697_pp0_iter5_reg.read(), ap_const_lv2_3) || 
                esl_seteq<1,2,2>(out_index_reg_1697_pp0_iter5_reg.read(), ap_const_lv2_2) || 
                esl_seteq<1,2,2>(out_index_reg_1697_pp0_iter5_reg.read(), ap_const_lv2_0))) {
        ap_phi_mux_acc_1_V_1_phi_fu_586_p8 = acc_1_V_019_reg_430.read();
    } else {
        ap_phi_mux_acc_1_V_1_phi_fu_586_p8 = ap_phi_reg_pp0_iter6_acc_1_V_1_reg_582.read();
    }
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_phi_mux_acc_2_V_018_phi_fu_449_p6() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()))) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln135_reg_1693_pp0_iter5_reg.read())) {
            ap_phi_mux_acc_2_V_018_phi_fu_449_p6 = ap_const_lv16_A6;
        } else if (esl_seteq<1,1,1>(icmp_ln135_reg_1693_pp0_iter5_reg.read(), ap_const_lv1_0)) {
            ap_phi_mux_acc_2_V_018_phi_fu_449_p6 = ap_phi_mux_acc_2_V_1_phi_fu_568_p8.read();
        } else {
            ap_phi_mux_acc_2_V_018_phi_fu_449_p6 = acc_2_V_018_reg_445.read();
        }
    } else {
        ap_phi_mux_acc_2_V_018_phi_fu_449_p6 = acc_2_V_018_reg_445.read();
    }
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_phi_mux_acc_2_V_1_phi_fu_568_p8() {
    if (esl_seteq<1,2,2>(out_index_reg_1697_pp0_iter5_reg.read(), ap_const_lv2_2)) {
        ap_phi_mux_acc_2_V_1_phi_fu_568_p8 = acc_0_V_reg_1732.read();
    } else if ((esl_seteq<1,2,2>(out_index_reg_1697_pp0_iter5_reg.read(), ap_const_lv2_3) || 
                esl_seteq<1,2,2>(out_index_reg_1697_pp0_iter5_reg.read(), ap_const_lv2_1) || 
                esl_seteq<1,2,2>(out_index_reg_1697_pp0_iter5_reg.read(), ap_const_lv2_0))) {
        ap_phi_mux_acc_2_V_1_phi_fu_568_p8 = acc_2_V_018_reg_445.read();
    } else {
        ap_phi_mux_acc_2_V_1_phi_fu_568_p8 = ap_phi_reg_pp0_iter6_acc_2_V_1_reg_564.read();
    }
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_phi_mux_acc_3_V_017_phi_fu_464_p6() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()))) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln135_reg_1693_pp0_iter5_reg.read())) {
            ap_phi_mux_acc_3_V_017_phi_fu_464_p6 = ap_const_lv16_A3;
        } else if (esl_seteq<1,1,1>(icmp_ln135_reg_1693_pp0_iter5_reg.read(), ap_const_lv1_0)) {
            ap_phi_mux_acc_3_V_017_phi_fu_464_p6 = ap_phi_mux_acc_3_V_1_phi_fu_550_p8.read();
        } else {
            ap_phi_mux_acc_3_V_017_phi_fu_464_p6 = acc_3_V_017_reg_460.read();
        }
    } else {
        ap_phi_mux_acc_3_V_017_phi_fu_464_p6 = acc_3_V_017_reg_460.read();
    }
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_phi_mux_acc_3_V_1_phi_fu_550_p8() {
    if ((esl_seteq<1,2,2>(out_index_reg_1697_pp0_iter5_reg.read(), ap_const_lv2_2) || 
         esl_seteq<1,2,2>(out_index_reg_1697_pp0_iter5_reg.read(), ap_const_lv2_1) || 
         esl_seteq<1,2,2>(out_index_reg_1697_pp0_iter5_reg.read(), ap_const_lv2_0))) {
        ap_phi_mux_acc_3_V_1_phi_fu_550_p8 = acc_3_V_017_reg_460.read();
    } else if (esl_seteq<1,2,2>(out_index_reg_1697_pp0_iter5_reg.read(), ap_const_lv2_3)) {
        ap_phi_mux_acc_3_V_1_phi_fu_550_p8 = acc_0_V_reg_1732.read();
    } else {
        ap_phi_mux_acc_3_V_1_phi_fu_550_p8 = ap_phi_reg_pp0_iter6_acc_3_V_1_reg_546.read();
    }
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_phi_mux_in_index_0_i30_phi_fu_390_p6() {
    if (esl_seteq<1,1,1>(ap_condition_306.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln135_reg_1693.read())) {
            ap_phi_mux_in_index_0_i30_phi_fu_390_p6 = ap_const_lv32_0;
        } else if (esl_seteq<1,1,1>(icmp_ln135_reg_1693.read(), ap_const_lv1_0)) {
            ap_phi_mux_in_index_0_i30_phi_fu_390_p6 = select_ln154_fu_1594_p3.read();
        } else {
            ap_phi_mux_in_index_0_i30_phi_fu_390_p6 = in_index_0_i30_reg_386.read();
        }
    } else {
        ap_phi_mux_in_index_0_i30_phi_fu_390_p6 = in_index_0_i30_reg_386.read();
    }
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_phi_mux_p_0_01_i_phi_fu_676_p8() {
    if (esl_seteq<1,2,2>(out_index_reg_1697_pp0_iter5_reg.read(), ap_const_lv2_0)) {
        ap_phi_mux_p_0_01_i_phi_fu_676_p8 = acc_0_V_reg_1732.read();
    } else if ((esl_seteq<1,2,2>(out_index_reg_1697_pp0_iter5_reg.read(), ap_const_lv2_3) || 
                esl_seteq<1,2,2>(out_index_reg_1697_pp0_iter5_reg.read(), ap_const_lv2_2) || 
                esl_seteq<1,2,2>(out_index_reg_1697_pp0_iter5_reg.read(), ap_const_lv2_1))) {
        ap_phi_mux_p_0_01_i_phi_fu_676_p8 = res_0_V_write_assign28_reg_490.read();
    } else {
        ap_phi_mux_p_0_01_i_phi_fu_676_p8 = ap_phi_reg_pp0_iter6_p_0_01_i_reg_672.read();
    }
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_phi_mux_p_0_13_i_phi_fu_658_p8() {
    if (esl_seteq<1,2,2>(out_index_reg_1697_pp0_iter5_reg.read(), ap_const_lv2_1)) {
        ap_phi_mux_p_0_13_i_phi_fu_658_p8 = acc_0_V_reg_1732.read();
    } else if ((esl_seteq<1,2,2>(out_index_reg_1697_pp0_iter5_reg.read(), ap_const_lv2_3) || 
                esl_seteq<1,2,2>(out_index_reg_1697_pp0_iter5_reg.read(), ap_const_lv2_2) || 
                esl_seteq<1,2,2>(out_index_reg_1697_pp0_iter5_reg.read(), ap_const_lv2_0))) {
        ap_phi_mux_p_0_13_i_phi_fu_658_p8 = res_1_V_write_assign26_reg_504.read();
    } else {
        ap_phi_mux_p_0_13_i_phi_fu_658_p8 = ap_phi_reg_pp0_iter6_p_0_13_i_reg_654.read();
    }
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_phi_mux_p_0_25_i_phi_fu_640_p8() {
    if (esl_seteq<1,2,2>(out_index_reg_1697_pp0_iter5_reg.read(), ap_const_lv2_2)) {
        ap_phi_mux_p_0_25_i_phi_fu_640_p8 = acc_0_V_reg_1732.read();
    } else if ((esl_seteq<1,2,2>(out_index_reg_1697_pp0_iter5_reg.read(), ap_const_lv2_3) || 
                esl_seteq<1,2,2>(out_index_reg_1697_pp0_iter5_reg.read(), ap_const_lv2_1) || 
                esl_seteq<1,2,2>(out_index_reg_1697_pp0_iter5_reg.read(), ap_const_lv2_0))) {
        ap_phi_mux_p_0_25_i_phi_fu_640_p8 = res_2_V_write_assign24_reg_518.read();
    } else {
        ap_phi_mux_p_0_25_i_phi_fu_640_p8 = ap_phi_reg_pp0_iter6_p_0_25_i_reg_636.read();
    }
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_phi_mux_p_0_37_i_phi_fu_622_p8() {
    if ((esl_seteq<1,2,2>(out_index_reg_1697_pp0_iter5_reg.read(), ap_const_lv2_2) || 
         esl_seteq<1,2,2>(out_index_reg_1697_pp0_iter5_reg.read(), ap_const_lv2_1) || 
         esl_seteq<1,2,2>(out_index_reg_1697_pp0_iter5_reg.read(), ap_const_lv2_0))) {
        ap_phi_mux_p_0_37_i_phi_fu_622_p8 = res_3_V_write_assign22_reg_532.read();
    } else if (esl_seteq<1,2,2>(out_index_reg_1697_pp0_iter5_reg.read(), ap_const_lv2_3)) {
        ap_phi_mux_p_0_37_i_phi_fu_622_p8 = acc_0_V_reg_1732.read();
    } else {
        ap_phi_mux_p_0_37_i_phi_fu_622_p8 = ap_phi_reg_pp0_iter6_p_0_37_i_reg_618.read();
    }
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_phi_mux_w_index29_phi_fu_405_p6() {
    if (esl_seteq<1,1,1>(ap_condition_306.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln135_reg_1693.read())) {
            ap_phi_mux_w_index29_phi_fu_405_p6 = ap_const_lv10_0;
        } else if (esl_seteq<1,1,1>(icmp_ln135_reg_1693.read(), ap_const_lv1_0)) {
            ap_phi_mux_w_index29_phi_fu_405_p6 = w_index_reg_1678.read();
        } else {
            ap_phi_mux_w_index29_phi_fu_405_p6 = w_index29_reg_401.read();
        }
    } else {
        ap_phi_mux_w_index29_phi_fu_405_p6 = w_index29_reg_401.read();
    }
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_phi_reg_pp0_iter6_acc_0_V_1_reg_600() {
    ap_phi_reg_pp0_iter6_acc_0_V_1_reg_600 =  (sc_lv<16>) ("XXXXXXXXXXXXXXXX");
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_phi_reg_pp0_iter6_acc_1_V_1_reg_582() {
    ap_phi_reg_pp0_iter6_acc_1_V_1_reg_582 =  (sc_lv<16>) ("XXXXXXXXXXXXXXXX");
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_phi_reg_pp0_iter6_acc_2_V_1_reg_564() {
    ap_phi_reg_pp0_iter6_acc_2_V_1_reg_564 =  (sc_lv<16>) ("XXXXXXXXXXXXXXXX");
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_phi_reg_pp0_iter6_acc_3_V_1_reg_546() {
    ap_phi_reg_pp0_iter6_acc_3_V_1_reg_546 =  (sc_lv<16>) ("XXXXXXXXXXXXXXXX");
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_phi_reg_pp0_iter6_p_0_01_i_reg_672() {
    ap_phi_reg_pp0_iter6_p_0_01_i_reg_672 =  (sc_lv<16>) ("XXXXXXXXXXXXXXXX");
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_phi_reg_pp0_iter6_p_0_13_i_reg_654() {
    ap_phi_reg_pp0_iter6_p_0_13_i_reg_654 =  (sc_lv<16>) ("XXXXXXXXXXXXXXXX");
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_phi_reg_pp0_iter6_p_0_25_i_reg_636() {
    ap_phi_reg_pp0_iter6_p_0_25_i_reg_636 =  (sc_lv<16>) ("XXXXXXXXXXXXXXXX");
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_phi_reg_pp0_iter6_p_0_37_i_reg_618() {
    ap_phi_reg_pp0_iter6_p_0_37_i_reg_618 =  (sc_lv<16>) ("XXXXXXXXXXXXXXXX");
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(icmp_ln135_fu_714_p2.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_reset_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_idle_pp0_0to5.read()))) {
        ap_reset_idle_pp0 = ap_const_logic_1;
    } else {
        ap_reset_idle_pp0 = ap_const_logic_0;
    }
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_return_0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln135_reg_1693_pp0_iter5_reg.read()))) {
        ap_return_0 = ap_phi_mux_p_0_01_i_phi_fu_676_p8.read();
    } else {
        ap_return_0 = ap_return_0_preg.read();
    }
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_return_1() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln135_reg_1693_pp0_iter5_reg.read()))) {
        ap_return_1 = ap_phi_mux_p_0_13_i_phi_fu_658_p8.read();
    } else {
        ap_return_1 = ap_return_1_preg.read();
    }
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_return_2() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln135_reg_1693_pp0_iter5_reg.read()))) {
        ap_return_2 = ap_phi_mux_p_0_25_i_phi_fu_640_p8.read();
    } else {
        ap_return_2 = ap_return_2_preg.read();
    }
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_return_3() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln135_reg_1693_pp0_iter5_reg.read()))) {
        ap_return_3 = ap_phi_mux_p_0_37_i_phi_fu_622_p8.read();
    } else {
        ap_return_3 = ap_return_3_preg.read();
    }
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_grp_fu_1662_ce() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        grp_fu_1662_ce = ap_const_logic_1;
    } else {
        grp_fu_1662_ce = ap_const_logic_0;
    }
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_icmp_ln135_fu_714_p2() {
    icmp_ln135_fu_714_p2 = (!ap_phi_mux_w_index29_phi_fu_405_p6.read().is_01() || !ap_const_lv10_23F.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_w_index29_phi_fu_405_p6.read() == ap_const_lv10_23F);
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_icmp_ln154_fu_708_p2() {
    icmp_ln154_fu_708_p2 = (!in_index_fu_702_p2.read().is_01() || !ap_const_lv32_8F.is_01())? sc_lv<1>(): (sc_bigint<32>(in_index_fu_702_p2.read()) > sc_bigint<32>(ap_const_lv32_8F));
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_in_index_fu_702_p2() {
    in_index_fu_702_p2 = (!ap_phi_mux_in_index_0_i30_phi_fu_390_p6.read().is_01() || !ap_const_lv32_1.is_01())? sc_lv<32>(): (sc_biguint<32>(ap_phi_mux_in_index_0_i30_phi_fu_390_p6.read()) + sc_biguint<32>(ap_const_lv32_1));
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_outidx_address0() {
    outidx_address0 =  (sc_lv<10>) (zext_ln139_fu_690_p1.read());
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_outidx_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        outidx_ce0 = ap_const_logic_1;
    } else {
        outidx_ce0 = ap_const_logic_0;
    }
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_select_ln154_fu_1594_p3() {
    select_ln154_fu_1594_p3 = (!icmp_ln154_reg_1688.read()[0].is_01())? sc_lv<32>(): ((icmp_ln154_reg_1688.read()[0].to_bool())? ap_const_lv32_0: in_index_reg_1683.read());
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_tmp_fu_1300_p145() {
    tmp_fu_1300_p145 = in_index_0_i30_reg_386.read().range(8-1, 0);
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_trunc_ln2_fu_1606_p4() {
    trunc_ln2_fu_1606_p4 = r_V_reg_1727.read().range(25, 10);
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_w14_V_address0() {
    w14_V_address0 =  (sc_lv<10>) (zext_ln139_fu_690_p1.read());
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_w14_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        w14_V_ce0 = ap_const_logic_1;
    } else {
        w14_V_ce0 = ap_const_logic_0;
    }
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_w_index_fu_696_p2() {
    w_index_fu_696_p2 = (!ap_const_lv10_1.is_01() || !ap_phi_mux_w_index29_phi_fu_405_p6.read().is_01())? sc_lv<10>(): (sc_biguint<10>(ap_const_lv10_1) + sc_biguint<10>(ap_phi_mux_w_index29_phi_fu_405_p6.read()));
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_zext_ln139_fu_690_p1() {
    zext_ln139_fu_690_p1 = esl_zext<64,10>(ap_phi_mux_w_index29_phi_fu_405_p6.read());
}

void dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if (esl_seteq<1,1,1>(ap_reset_idle_pp0.read(), ap_const_logic_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_reset_idle_pp0.read()))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        default : 
            ap_NS_fsm = "XX";
            break;
    }
}

}

