==27557== Cachegrind, a cache and branch-prediction profiler
==27557== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27557== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27557== Command: ./mser .
==27557== 
--27557-- warning: L3 cache found, using its data for the LL simulation.
--27557-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27557-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LRU cache replacement will be used
==27557== 
==27557== Process terminating with default action of signal 15 (SIGTERM)
==27557==    at 0x10CB68: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27557==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27557== 
==27557== I   refs:      2,138,663,558
==27557== I1  misses:            1,482
==27557== LLi misses:            1,203
==27557== I1  miss rate:          0.00%
==27557== LLi miss rate:          0.00%
==27557== 
==27557== D   refs:        867,247,663  (586,704,335 rd   + 280,543,328 wr)
==27557== D1  misses:       30,666,979  ( 28,945,531 rd   +   1,721,448 wr)
==27557== LLd misses:        1,271,892  (    182,675 rd   +   1,089,217 wr)
==27557== D1  miss rate:           3.5% (        4.9%     +         0.6%  )
==27557== LLd miss rate:           0.1% (        0.0%     +         0.4%  )
==27557== 
==27557== LL refs:          30,668,461  ( 28,947,013 rd   +   1,721,448 wr)
==27557== LL misses:         1,273,095  (    183,878 rd   +   1,089,217 wr)
==27557== LL miss rate:            0.0% (        0.0%     +         0.4%  )
