
---------- Begin Simulation Statistics ----------
final_tick                               1346937425000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 595834                       # Simulator instruction rate (inst/s)
host_mem_usage                                4585156                       # Number of bytes of host memory used
host_op_rate                                  1163341                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2181.82                       # Real time elapsed on the host
host_tick_rate                               40085556                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000007                       # Number of instructions simulated
sim_ops                                    2538198300                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.087459                       # Number of seconds simulated
sim_ticks                                 87459373000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   164                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        68054                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        132588                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           58                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      3148122                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     60077437                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     22945109                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     29744972                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses      6799863                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      70061395                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       4868311                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      2607275                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       284873286                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      154527756                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      3148444                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         53455060                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     30697649                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     87844445                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000004                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    485475224                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    161737485                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     3.001625                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.967824                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     47124046     29.14%     29.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     22732889     14.06%     43.19% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     16320461     10.09%     53.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     20701647     12.80%     66.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      8474094      5.24%     71.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      7662704      4.74%     76.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5962581      3.69%     79.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      2061414      1.27%     81.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     30697649     18.98%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    161737485                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          8240809                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      3371427                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       478606594                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            58771682                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      2274111      0.47%      0.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    374564368     77.15%     77.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       385147      0.08%     77.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv       694599      0.14%     77.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd       288539      0.06%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       144192      0.03%     77.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     77.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt      1832450      0.38%     78.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc      3852223      0.79%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     56939232     11.73%     90.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     42665497      8.79%     99.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead      1832450      0.38%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         2416      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    485475224                       # Class of committed instruction
system.switch_cpus_1.commit.refs            101439595                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000004                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           485475224                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.699675                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.699675                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles     27497948                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    619152911                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       47201814                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        92932374                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      3154380                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      4111274                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses          64858974                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              371555                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          46106936                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               92583                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          70061395                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        48112308                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           121148463                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       868313                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          156                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            327704174                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          625                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         2245                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       6308760                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.400537                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     50591923                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     27813420                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.873465                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    174897792                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.649833                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.571520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       71517523     40.89%     40.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        6476845      3.70%     44.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        7820423      4.47%     49.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        6673384      3.82%     52.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        6560033      3.75%     56.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        7604933      4.35%     60.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        5218785      2.98%     63.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        3574554      2.04%     66.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       59451312     33.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    174897792                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads        14115453                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        7330244                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 20954                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      4139247                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       57178211                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           3.062342                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          110895043                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         46083901                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      10879943                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     70278697                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        54478                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       104474                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     50359627                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    573387122                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     64811142                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      7713932                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    535661037                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        29061                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       699547                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      3154380                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       759929                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked           13                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      7978980                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       118181                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        14718                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        62362                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     11507003                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores      7691711                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        14718                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      3973327                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       165920                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       606416451                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           532865547                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.630914                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       382596612                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             3.046360                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            534228605                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      796005863                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     421890179                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.429235                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.429235                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      3552871      0.65%      0.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    418063623     76.94%     77.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       414185      0.08%     77.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv       721142      0.13%     77.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd       288734      0.05%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       152461      0.03%     77.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp          126      0.00%     77.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt      2261884      0.42%     78.30% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc      4205281      0.77%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     63749580     11.73%     90.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     46739975      8.60%     99.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead      2447455      0.45%     99.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite       777654      0.14%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    543374971                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses      10682407                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads     21288002                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses     10000839                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes     15007689                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           7229724                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.013305                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       6450801     89.23%     89.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     89.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     89.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     89.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     89.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     89.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     89.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     89.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     89.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     89.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     89.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     89.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     89.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu          283      0.00%     89.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     89.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt        38100      0.53%     89.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead       378031      5.23%     94.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       140803      1.95%     96.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead           71      0.00%     96.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       221635      3.07%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    536369417                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1248442338                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    522864708                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    646296283                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        573225232                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       543374971                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       161890                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     87911841                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       852884                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       161726                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    124348198                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    174897792                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     3.106814                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.484749                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     42035146     24.03%     24.03% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15554045      8.89%     32.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     20837637     11.91%     44.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     19071905     10.90%     55.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     20374455     11.65%     67.40% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     19038297     10.89%     78.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     19551624     11.18%     89.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     12546576      7.17%     96.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      5888107      3.37%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    174897792                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 3.106442                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          48112689                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 421                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      1937133                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       859623                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     70278697                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     50359627                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     227582655                       # number of misc regfile reads
system.switch_cpus_1.numCycles              174918746                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      12559670                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    533112517                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents       781711                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       50053013                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents      7262472                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        80340                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1516011842                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    603258729                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    657158894                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        93999250                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      6592448                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      3154380                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     15126583                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      124046303                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups     16568070                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    914548118                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         4894                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          171                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts         9607575                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          165                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          704339758                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1159937500                       # The number of ROB writes
system.switch_cpus_1.timesIdled                  7564                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       219466                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1031                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       421931                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1031                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests       139179                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        20367                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests       272487                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          20367                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              40885                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        58333                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9714                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::ReadExReq             23649                       # Transaction distribution
system.membus.trans_dist::ReadExResp            23649                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40885                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       197122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       197122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 197122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      7863488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      7863488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7863488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             64541                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   64541    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               64541                       # Request fanout histogram
system.membus.reqLayer2.occupancy           386579500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          346534000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1346937425000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1346937425000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1346937425000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1346937425000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1346937425000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1346937425000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1346937425000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            165541                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        87123                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        24511                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          144613                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           17001                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          17001                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36924                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36924                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        165541                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        73533                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       567864                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                641397                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      3137408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     14841536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               17978944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           53782                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2123392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           273248                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003773                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.061310                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 272217     99.62%     99.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1031      0.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             273248                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          289421500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         275440981                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          36766500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1346937425000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst        24270                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data        44887                       # number of demand (read+write) hits
system.l2.demand_hits::total                    69157                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst        24270                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data        44887                       # number of overall hits
system.l2.overall_hits::total                   69157                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          241                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       133067                       # number of demand (read+write) misses
system.l2.demand_misses::total                 133308                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          241                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       133067                       # number of overall misses
system.l2.overall_misses::total                133308                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     22389000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data   8479602000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8501991000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     22389000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data   8479602000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8501991000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst        24511                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data       177954                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               202465                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst        24511                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data       177954                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              202465                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.009832                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.747761                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.658425                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.009832                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.747761                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.658425                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 92900.414938                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 63724.304298                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 63777.050140                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 92900.414938                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 63724.304298                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 63777.050140                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               33177                       # number of writebacks
system.l2.writebacks::total                     33177                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          241                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       133067                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            133308                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          241                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       133067                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           133308                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     19979000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data   7148932000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7168911000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     19979000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data   7148932000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7168911000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.009832                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.747761                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.658425                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.009832                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.747761                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.658425                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 82900.414938                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 53724.304298                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 53777.050140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 82900.414938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 53724.304298                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 53777.050140                       # average overall mshr miss latency
system.l2.replacements                          33415                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        53945                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            53945                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        53945                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        53945                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        24511                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            24511                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        24511                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        24511                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        99951                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         99951                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        11188                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                11188                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         5813                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5813                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data        17001                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            17001                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.341921                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.341921                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         5813                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5813                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     96040500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     96040500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.341921                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.341921                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16521.675555                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16521.675555                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         9591                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9591                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data        27333                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27333                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   2512920500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2512920500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data        36924                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36924                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.740250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.740250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 91937.237039                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91937.237039                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        27333                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27333                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   2239590500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2239590500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.740250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.740250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 81937.237039                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81937.237039                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst        24270                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        35296                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              59566                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          241                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data       105734                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           105975                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     22389000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data   5966681500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5989070500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst        24511                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data       141030                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         165541                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.009832                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.749727                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.640174                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 92900.414938                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 56431.058127                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 56513.993866                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          241                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data       105734                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       105975                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     19979000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   4909341500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4929320500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.009832                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.749727                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.640174                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 82900.414938                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 46431.058127                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 46513.993866                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1346937425000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4075.265638                       # Cycle average of tags in use
system.l2.tags.total_refs                      227041                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     82546                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.750479                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4075.265638                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.994938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994938                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4082                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          294                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2552                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1217                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996582                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3453904                       # Number of tag accesses
system.l2.tags.data_accesses                  3453904                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1346937425000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst           45                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data        68729                       # number of demand (read+write) hits
system.l3.demand_hits::total                    68774                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst           45                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data        68729                       # number of overall hits
system.l3.overall_hits::total                   68774                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          196                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data        64338                       # number of demand (read+write) misses
system.l3.demand_misses::total                  64534                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          196                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data        64338                       # number of overall misses
system.l3.overall_misses::total                 64534                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     17966000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data   5490935500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       5508901500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     17966000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data   5490935500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      5508901500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          241                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data       133067                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               133308                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          241                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data       133067                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              133308                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.813278                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.483501                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.484097                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.813278                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.483501                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.484097                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 91663.265306                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 85345.138177                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 85364.327331                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 91663.265306                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 85345.138177                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 85364.327331                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks               58333                       # number of writebacks
system.l3.writebacks::total                     58333                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          196                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data        64338                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             64534                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          196                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data        64338                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            64534                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     16006000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data   4847555500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   4863561500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     16006000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data   4847555500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   4863561500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.813278                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.483501                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.484097                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.813278                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.483501                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.484097                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 81663.265306                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 75345.138177                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 75364.327331                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 81663.265306                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 75345.138177                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 75364.327331                       # average overall mshr miss latency
system.l3.replacements                          88215                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks        33177                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            33177                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks        33177                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        33177                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          198                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           198                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         5806                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 5806                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data            7                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  7                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         5813                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             5813                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.001204                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.001204                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data            7                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             7                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data       129500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total       129500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.001204                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.001204                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        18500                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total        18500                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data         3684                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                  3684                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data        23649                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               23649                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   2029536500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    2029536500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data        27333                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             27333                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.865218                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.865218                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 85819.125544                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 85819.125544                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        23649                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          23649                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   1793046500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1793046500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.865218                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.865218                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 75819.125544                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 75819.125544                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst           45                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data        65045                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total              65090                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          196                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data        40689                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total            40885                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     17966000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data   3461399000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total   3479365000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          241                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data       105734                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total         105975                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.813278                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.384824                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.385799                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 91663.265306                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 85069.650274                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 85101.259631                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          196                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data        40689                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total        40885                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     16006000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   3054509000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total   3070515000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.813278                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.384824                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.385799                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 81663.265306                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 75069.650274                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 75101.259631                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1346937425000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        65536                       # Cycle average of tags in use
system.l3.tags.total_refs                      710630                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    153751                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      4.621954                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks   15475.954084                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst       670.694903                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     42846.215671                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   975.906002                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst   117.078976                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data  5450.150364                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.236144                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.010234                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.653781                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.014891                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.001786                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.083163                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         2276                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        32878                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        30195                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   4448007                       # Number of tag accesses
system.l3.tags.data_accesses                  4448007                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1346937425000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            105975                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        91510                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          130071                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            5813                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           5813                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            27333                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           27333                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq        105975                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       411608                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     10655040                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           88215                       # Total snoops (count)
system.tol3bus.snoopTraffic                   3733312                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           227336                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.089590                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.285594                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 206969     91.04%     91.04% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  20367      8.96%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             227336                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          169420500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         202868500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1346937425000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        12544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      4117632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4130176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        12544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         12544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3733312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3733312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data        64338                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               64534                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        58333                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              58333                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       143427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     47080511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              47223938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       143427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           143427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       42686242                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             42686242                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       42686242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       143427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     47080511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             89910180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     58333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples     64332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000687796500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3403                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3403                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              207483                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              55013                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       64534                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      58333                       # Number of write requests accepted
system.mem_ctrls.readBursts                     64534                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    58333                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3909                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    995606000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  322640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2205506000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15429.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34179.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    34446                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31593                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 64534                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                58333                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   61973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        56797                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    138.408437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   100.669757                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   158.414972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35063     61.73%     61.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13990     24.63%     86.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3601      6.34%     92.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1486      2.62%     95.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          777      1.37%     96.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          577      1.02%     97.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          652      1.15%     98.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          325      0.57%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          326      0.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        56797                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3403                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.956803                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.116909                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              15      0.44%      0.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            454     13.34%     13.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          2592     76.17%     89.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           218      6.41%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            55      1.62%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            34      1.00%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            19      0.56%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             5      0.15%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             4      0.12%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             2      0.06%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3403                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3403                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.135175                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.103115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.047073                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1510     44.37%     44.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               73      2.15%     46.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1675     49.22%     95.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              141      4.14%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3403                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4129792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3731904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4130176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3733312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        47.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        42.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     47.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     42.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   87490950000                       # Total gap between requests
system.mem_ctrls.avgGap                     712078.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        12544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      4117248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3731904                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 143426.594197056489                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 47076120.703495092690                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 42670143.541962042451                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data        64338                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        58333                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      7917000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   2197589000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2067218892250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     40392.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     34156.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  35438240.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    53.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            205153620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            109037940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           232985340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          154308420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6903636480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19091222610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17507580000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        44203924410                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        505.422379                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  45311951750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2920320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  39227101250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            200398380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            106506675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           227744580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          150075000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6903636480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18619827480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17904544320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44112732915                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        504.379707                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  46347334750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2920320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  38191718250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1346937425000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1384120690                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69181945                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     48087380                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1501390015                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1384120690                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69181945                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     48087380                       # number of overall hits
system.cpu.icache.overall_hits::total      1501390015                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2180                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst        24923                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          27103                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2180                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst        24923                       # number of overall misses
system.cpu.icache.overall_misses::total         27103                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst    348588000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    348588000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst    348588000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    348588000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1384122870                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69181945                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     48112303                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1501417118                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1384122870                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69181945                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     48112303                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1501417118                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000518                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000518                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 13986.598724                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12861.602037                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 13986.598724                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12861.602037                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1026                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    48.857143                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        26179                       # number of writebacks
system.cpu.icache.writebacks::total             26179                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          412                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          412                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          412                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          412                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst        24511                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        24511                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst        24511                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        24511                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst    314028500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    314028500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst    314028500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    314028500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000509                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000509                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12811.737587                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12811.737587                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12811.737587                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12811.737587                       # average overall mshr miss latency
system.cpu.icache.replacements                  26179                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1384120690                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69181945                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     48087380                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1501390015                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2180                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst        24923                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         27103                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst    348588000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    348588000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1384122870                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69181945                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     48112303                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1501417118                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000518                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 13986.598724                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12861.602037                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          412                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          412                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst        24511                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        24511                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst    314028500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    314028500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000509                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12811.737587                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12811.737587                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1346937425000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.992070                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1501416706                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             26691                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          56251.796711                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   501.710308                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    10.281761                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.979903                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.020082                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          419                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       12011363635                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      12011363635                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1346937425000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1346937425000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1346937425000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1346937425000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1346937425000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1346937425000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1346937425000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    397985668                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     19917207                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data     98627945                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        516530820                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    397985668                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     19917207                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data     98627945                       # number of overall hits
system.cpu.dcache.overall_hits::total       516530820                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       482661                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        19326                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data       514691                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1016678                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       482661                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        19326                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data       514691                       # number of overall misses
system.cpu.dcache.overall_misses::total       1016678                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    827253500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  27434521500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  28261775000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    827253500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  27434521500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  28261775000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    398468329                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     19936533                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data     99142636                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    517547498                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    398468329                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19936533                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data     99142636                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    517547498                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001211                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000969                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.005191                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001964                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001211                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000969                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.005191                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001964                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 42805.210597                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 53302.897272                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27798.157332                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 42805.210597                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 53302.897272                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27798.157332                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          336                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.764706                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       277106                       # number of writebacks
system.cpu.dcache.writebacks::total            277106                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       319817                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       319817                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       319817                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       319817                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        19326                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data       194874                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       214200                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        19326                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data       194874                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       214200                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    807927500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data   9466994500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10274922000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    807927500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data   9466994500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10274922000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000969                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.001966                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000414                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000969                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.001966                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000414                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 41805.210597                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 48580.079949                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47968.823529                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 41805.210597                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 48580.079949                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47968.823529                       # average overall mshr miss latency
system.cpu.dcache.replacements                 648226                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    222401914                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11108457                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     55992964                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       289503335                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       267234                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        11302                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data       460766                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        739302                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    310053000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  24464243500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  24774296500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    222669148                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11119759                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     56453730                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    290242637                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001200                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001016                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.008162                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002547                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 27433.463104                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 53094.723786                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33510.387501                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       319736                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       319736                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        11302                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       141030                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       152332                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    298751000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data   6550641500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6849392500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001016                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.002498                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000525                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 26433.463104                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 46448.567681                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44963.582832                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    175583754                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8808750                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     42634981                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      227027485                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215427                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         8024                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data        53925                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       277376                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    517200500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   2970278000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3487478500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    175799181                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8816774                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     42688906                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    227304861                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001225                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000910                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.001263                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001220                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 64456.692423                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 55081.650440                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12573.108344                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data           81                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           81                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         8024                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data        53844                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        61868                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    509176500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   2916353000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3425529500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000910                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.001261                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000272                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 63456.692423                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 54163.007949                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55368.356824                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1346937425000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994552                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           517240072                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            648738                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            797.301949                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   456.117097                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    27.314963                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    28.562492                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.890854                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.053350                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.055786                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          347                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2070838730                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2070838730                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1346937425000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1169538804500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 177398620500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
