{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1760610251635 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1760610251635 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGACode EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"FPGACode\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1760610251649 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1760610251671 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1760610251671 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_main:c_pll\|altpll:altpll_component\|pll_main_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_main:c_pll\|altpll:altpll_component\|pll_main_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_main:c_pll\|altpll:altpll_component\|pll_main_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_main:c_pll\|altpll:altpll_component\|pll_main_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_main_altpll.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/pll_main_altpll.v" 51 0 0 } } { "" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1760610251696 ""}  } { { "db/pll_main_altpll.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/pll_main_altpll.v" 51 0 0 } } { "" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1760610251696 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1760610251748 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1760610251751 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760610251825 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760610251825 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760610251825 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1760610251825 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 8164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1760610251830 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 8166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1760610251830 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 8168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1760610251830 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 8170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1760610251830 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 8172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1760610251830 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1760610251830 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1760610251831 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1760610251853 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1760610252271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1760610252271 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1760610252271 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1760610252271 ""}
{ "Info" "ISTA_SDC_FOUND" "timings.sdc " "Reading SDC File: 'timings.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1760610252279 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{c_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{c_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1760610252280 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1760610252280 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1760610252280 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1760610252306 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1760610252306 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1760610252307 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1760610252307 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1760610252307 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1760610252307 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     main_clk " "  20.000     main_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1760610252307 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1760610252307 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "pll_main:c_pll\|altpll:altpll_component\|pll_main_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Promoted node pll_main:c_pll\|altpll:altpll_component\|pll_main_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "altclkctrl:c_alt_clk_ctrl\|altclkctrl_altclkctrl_0:altclkctrl_0\|altclkctrl_altclkctrl_0_sub:altclkctrl_altclkctrl_0_sub_component\|clkctrl1 Global Clock CLKCTRL_G3 " "Automatically promoted altclkctrl:c_alt_clk_ctrl\|altclkctrl_altclkctrl_0:altclkctrl_0\|altclkctrl_altclkctrl_0_sub:altclkctrl_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G3" {  } { { "db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1760610252463 ""}  } { { "db/pll_main_altpll.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/pll_main_altpll.v" 93 -1 0 } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pll_main:c_pll\|altpll:altpll_component\|pll_main_altpll:auto_generated\|wire_pll1_clk\[0\]" } } } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1760610252463 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1760610252463 ""}  } { { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 5968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1760610252463 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_ctrl:c_reset_ctrl\|r_resetn  " "Automatically promoted node reset_ctrl:c_reset_ctrl\|r_resetn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1760610252463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ringbuffer:c_eth0_rb\|m_axis_tvalid_i " "Destination node ringbuffer:c_eth0_rb\|m_axis_tvalid_i" {  } { { "ringbuffer.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ringbuffer.vhd" 247 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1760610252463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ringbuffer:c_eth1_rb\|m_axis_tvalid_i " "Destination node ringbuffer:c_eth1_rb\|m_axis_tvalid_i" {  } { { "ringbuffer.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ringbuffer.vhd" 247 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1760610252463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ringbuffer:c_eth0_rb\|dropping " "Destination node ringbuffer:c_eth0_rb\|dropping" {  } { { "ringbuffer.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ringbuffer.vhd" 175 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1760610252463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "axi4s_interconnect:c_interconnect\|PA_TX_tvalid_reg " "Destination node axi4s_interconnect:c_interconnect\|PA_TX_tvalid_reg" {  } { { "axi4s_interconnect.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/axi4s_interconnect.vhd" 267 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1760610252463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "axi4s_interconnect:c_interconnect\|PA_TX_tdata_reg\[0\] " "Destination node axi4s_interconnect:c_interconnect\|PA_TX_tdata_reg\[0\]" {  } { { "axi4s_interconnect.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/axi4s_interconnect.vhd" 267 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1760610252463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "axi4s_interconnect:c_interconnect\|PA_TX_tdata_reg\[1\] " "Destination node axi4s_interconnect:c_interconnect\|PA_TX_tdata_reg\[1\]" {  } { { "axi4s_interconnect.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/axi4s_interconnect.vhd" 267 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1760610252463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "axi4s_interconnect:c_interconnect\|PA_TX_tdata_reg\[2\] " "Destination node axi4s_interconnect:c_interconnect\|PA_TX_tdata_reg\[2\]" {  } { { "axi4s_interconnect.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/axi4s_interconnect.vhd" 267 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1760610252463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "axi4s_interconnect:c_interconnect\|PA_TX_tdata_reg\[3\] " "Destination node axi4s_interconnect:c_interconnect\|PA_TX_tdata_reg\[3\]" {  } { { "axi4s_interconnect.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/axi4s_interconnect.vhd" 267 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1760610252463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "axi4s_interconnect:c_interconnect\|PA_TX_tdata_reg\[4\] " "Destination node axi4s_interconnect:c_interconnect\|PA_TX_tdata_reg\[4\]" {  } { { "axi4s_interconnect.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/axi4s_interconnect.vhd" 267 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1760610252463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "axi4s_interconnect:c_interconnect\|PA_TX_tdata_reg\[5\] " "Destination node axi4s_interconnect:c_interconnect\|PA_TX_tdata_reg\[5\]" {  } { { "axi4s_interconnect.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/axi4s_interconnect.vhd" 267 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1760610252463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1760610252463 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1760610252463 ""}  } { { "reset_ctrl.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/reset_ctrl.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1760610252463 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1760610252463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 7527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1760610252463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 7554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1760610252463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 6543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1760610252463 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1760610252463 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 7006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1760610252463 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1760610252719 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1760610252722 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1760610252722 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1760610252725 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1760610252732 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1760610252737 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1760610252737 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1760610252740 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1760610252843 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1760610252847 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1760610252847 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760610252906 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1760610252910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1760610253325 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760610253615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1760610253638 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1760610256660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760610256660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1760610257027 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1760610258076 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1760610258076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1760610258548 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1760610258548 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1760610258548 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760610258550 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.39 " "Total time spent on timing analysis during the Fitter is 1.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1760610258655 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1760610258676 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1760610258855 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1760610258856 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1760610259094 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760610259719 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "12 Cyclone IV E " "12 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY1 3.3-V LVTTL 88 " "Pin KEY1 uses I/O standard 3.3-V LVTTL at 88" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { KEY1 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY1" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1760610259874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY2 3.3-V LVTTL 89 " "Pin KEY2 uses I/O standard 3.3-V LVTTL at 89" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { KEY2 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY2" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1760610259874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY3 3.3-V LVTTL 90 " "Pin KEY3 uses I/O standard 3.3-V LVTTL at 90" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { KEY3 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY3" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1760610259874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RX 3.3-V LVTTL 115 " "Pin UART_RX uses I/O standard 3.3-V LVTTL at 115" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { UART_RX } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RX" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1760610259874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ETH2_RX 3.3-V LVTTL 59 " "Pin ETH2_RX uses I/O standard 3.3-V LVTTL at 59" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ETH2_RX } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH2_RX" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1760610259874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ETH3_RX 3.3-V LVTTL 49 " "Pin ETH3_RX uses I/O standard 3.3-V LVTTL at 49" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ETH3_RX } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH3_RX" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1760610259874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ETH4_RX 3.3-V LVTTL 33 " "Pin ETH4_RX uses I/O standard 3.3-V LVTTL at 33" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ETH4_RX } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH4_RX" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1760610259874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ETH0_RX 3.3-V LVTTL 77 " "Pin ETH0_RX uses I/O standard 3.3-V LVTTL at 77" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ETH0_RX } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH0_RX" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1760610259874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ETH1_RX 3.3-V LVTTL 66 " "Pin ETH1_RX uses I/O standard 3.3-V LVTTL at 66" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ETH1_RX } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH1_RX" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1760610259874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAIN_CLK 3.3-V LVTTL 23 " "Pin MAIN_CLK uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { MAIN_CLK } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAIN_CLK" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1760610259874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY4 3.3-V LVTTL 91 " "Pin KEY4 uses I/O standard 3.3-V LVTTL at 91" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { KEY4 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY4" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1760610259874 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET 3.3-V LVTTL 25 " "Pin RESET uses I/O standard 3.3-V LVTTL at 25" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { RESET } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1760610259874 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1760610259874 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/FPGA_Projects/Ethernet_Switch/FPGACode/output_files/FPGACode.fit.smsg " "Generated suppressed messages file G:/FPGA_Projects/Ethernet_Switch/FPGACode/output_files/FPGACode.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1760610259994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6538 " "Peak virtual memory: 6538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760610260574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 16 21:24:20 2025 " "Processing ended: Thu Oct 16 21:24:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760610260574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760610260574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760610260574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1760610260574 ""}
