$date
	Thu May 10 21:39:00 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module simple_dp_mem_tb $end
$var wire 16 ! data_output [15:0] $end
$var reg 1 " clock $end
$var reg 16 # data_input [15:0] $end
$var reg 10 $ read_addy [9:0] $end
$var reg 10 % write_addy [9:0] $end
$var reg 1 & write_enable $end
$scope module UUT $end
$var wire 1 " clk $end
$var wire 16 ' dat_in [15:0] $end
$var wire 10 ( rd_adr [9:0] $end
$var wire 1 ) reset $end
$var wire 10 * wr_adr [9:0] $end
$var wire 1 & wr_en $end
$var reg 16 + dat_out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
bx *
z)
bx (
bx '
x&
bx %
bx $
bx #
0"
bx !
$end
#1
1"
#2
b1010101010 $
b1010101010 (
b1010101010 %
b1010101010 *
b1010 #
b1010 '
0"
#3
1&
1"
#4
0"
#5
0&
1"
#6
0"
#7
b1010 !
b1010 +
1"
#8
0"
#9
1"
#10
0"
