--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
module_1_stub.twr -v 30 -l 30 module_1_stub_routed.ncd module_1_stub.pcf

Design file:              module_1_stub_routed.ncd
Physical constraint file: module_1_stub.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.06 2013-03-26)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 30.303 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17656 paths analyzed, 2590 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (0 setup errors, 0 hold errors, 1 component switching limit error)
 Minimum period is   6.569ns.
--------------------------------------------------------------------------------
Slack:                  3.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_2 (FF)
  Destination:          PWM/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.479ns (Levels of Logic = 9)
  Clock Path Skew:      -0.055ns (0.766 - 0.821)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_2 to PWM/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y82.CQ      Tcko                  0.518   PWM/count[3]
                                                       PWM/count_2
    SLICE_X34Y83.C2      net (fanout=3)        0.822   PWM/count[2]
    SLICE_X34Y83.COUT    Topcyc                0.504   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/count[2]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X34Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X34Y84.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X34Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X34Y85.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X34Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X34Y86.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X34Y87.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X34Y87.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X34Y88.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X34Y88.BMUX    Tcinb                 0.505   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X37Y88.A1      net (fanout=1)        0.829   PWM/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X37Y88.A       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X35Y90.A2      net (fanout=1)        0.966   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X35Y90.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X32Y85.A1      net (fanout=32)       1.572   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X32Y85.CLK     Tas                   0.047   PWM/count[11]
                                                       PWM/count_8_rstpot
                                                       PWM/count_8
    -------------------------------------------------  ---------------------------
    Total                                      6.479ns (2.290ns logic, 4.189ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  3.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_2 (FF)
  Destination:          PWM/count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.465ns (Levels of Logic = 9)
  Clock Path Skew:      -0.055ns (0.766 - 0.821)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_2 to PWM/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y82.CQ      Tcko                  0.518   PWM/count[3]
                                                       PWM/count_2
    SLICE_X34Y83.C2      net (fanout=3)        0.822   PWM/count[2]
    SLICE_X34Y83.COUT    Topcyc                0.504   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/count[2]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X34Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X34Y84.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X34Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X34Y85.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X34Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X34Y86.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X34Y87.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X34Y87.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X34Y88.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X34Y88.BMUX    Tcinb                 0.505   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X37Y88.A1      net (fanout=1)        0.829   PWM/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X37Y88.A       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X35Y90.A2      net (fanout=1)        0.966   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X35Y90.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X32Y85.B1      net (fanout=32)       1.562   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X32Y85.CLK     Tas                   0.043   PWM/count[11]
                                                       PWM/count_9_rstpot
                                                       PWM/count_9
    -------------------------------------------------  ---------------------------
    Total                                      6.465ns (2.286ns logic, 4.179ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  3.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_1 (FF)
  Destination:          PWM/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.427ns (Levels of Logic = 9)
  Clock Path Skew:      -0.055ns (0.766 - 0.821)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_1 to PWM/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y82.BQ      Tcko                  0.518   PWM/count[3]
                                                       PWM/count_1
    SLICE_X34Y83.B4      net (fanout=3)        0.617   PWM/count[1]
    SLICE_X34Y83.COUT    Topcyb                0.657   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/count[1]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X34Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X34Y84.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X34Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X34Y85.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X34Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X34Y86.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X34Y87.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X34Y87.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X34Y88.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X34Y88.BMUX    Tcinb                 0.505   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X37Y88.A1      net (fanout=1)        0.829   PWM/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X37Y88.A       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X35Y90.A2      net (fanout=1)        0.966   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X35Y90.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X32Y85.A1      net (fanout=32)       1.572   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X32Y85.CLK     Tas                   0.047   PWM/count[11]
                                                       PWM/count_8_rstpot
                                                       PWM/count_8
    -------------------------------------------------  ---------------------------
    Total                                      6.427ns (2.443ns logic, 3.984ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  3.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_1 (FF)
  Destination:          PWM/count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.413ns (Levels of Logic = 9)
  Clock Path Skew:      -0.055ns (0.766 - 0.821)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_1 to PWM/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y82.BQ      Tcko                  0.518   PWM/count[3]
                                                       PWM/count_1
    SLICE_X34Y83.B4      net (fanout=3)        0.617   PWM/count[1]
    SLICE_X34Y83.COUT    Topcyb                0.657   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/count[1]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X34Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X34Y84.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X34Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X34Y85.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X34Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X34Y86.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X34Y87.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X34Y87.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X34Y88.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X34Y88.BMUX    Tcinb                 0.505   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X37Y88.A1      net (fanout=1)        0.829   PWM/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X37Y88.A       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X35Y90.A2      net (fanout=1)        0.966   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X35Y90.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X32Y85.B1      net (fanout=32)       1.562   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X32Y85.CLK     Tas                   0.043   PWM/count[11]
                                                       PWM/count_9_rstpot
                                                       PWM/count_9
    -------------------------------------------------  ---------------------------
    Total                                      6.413ns (2.439ns logic, 3.974ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  3.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_gpio_1/axi_gpio_1/ip2bus_wrack_i_D1 (FF)
  Destination:          module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.375ns (Levels of Logic = 6)
  Clock Path Skew:      -0.054ns (0.818 - 0.872)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_gpio_1/axi_gpio_1/ip2bus_wrack_i_D1 to module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y107.AMUX   Tshcko                0.594   module_1_i/axi_gpio_1/axi_gpio_1/ip2bus_rdack_i_D1
                                                       module_1_i/axi_gpio_1/axi_gpio_1/ip2bus_wrack_i_D1
    SLICE_X27Y105.B1     net (fanout=4)        0.986   module_1_i/axi_gpio_1/axi_gpio_1/ip2bus_wrack_i_D1
    SLICE_X27Y105.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/reset
                                                       module_1_i/axi_gpio_1/axi_gpio_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X26Y103.C5     net (fanout=3)        0.603   module_1_i/axi_interconnect_1_M_AWREADY[1]
    SLICE_X26Y103.CMUX   Tilo                  0.324   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_awvalid_reg_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0
    SLICE_X29Y101.A1     net (fanout=1)        0.954   module_1_i/axi_interconnect_1/N14
    SLICE_X29Y101.A      Tilo                  0.124   module_1_i/axi_interconnect_1_M_RDATA[19]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X28Y101.C2     net (fanout=4)        0.826   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X28Y101.C      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[53]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X28Y101.D4     net (fanout=3)        0.458   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X28Y101.D      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[53]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X31Y102.A5     net (fanout=1)        0.395   module_1_i/axi_interconnect_1/N59
    SLICE_X31Y102.A      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X31Y102.AX     net (fanout=1)        0.568   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X31Y102.CLK    Tdick                 0.047   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    -------------------------------------------------  ---------------------------
    Total                                      6.375ns (1.585ns logic, 4.790ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  3.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_2 (FF)
  Destination:          PWM/count_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.338ns (Levels of Logic = 9)
  Clock Path Skew:      -0.055ns (0.766 - 0.821)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_2 to PWM/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y82.CQ      Tcko                  0.518   PWM/count[3]
                                                       PWM/count_2
    SLICE_X34Y83.C2      net (fanout=3)        0.822   PWM/count[2]
    SLICE_X34Y83.COUT    Topcyc                0.504   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/count[2]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X34Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X34Y84.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X34Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X34Y85.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X34Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X34Y86.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X34Y87.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X34Y87.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X34Y88.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X34Y88.BMUX    Tcinb                 0.505   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X37Y88.A1      net (fanout=1)        0.829   PWM/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X37Y88.A       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X35Y90.A2      net (fanout=1)        0.966   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X35Y90.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X32Y86.A1      net (fanout=32)       1.431   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X32Y86.CLK     Tas                   0.047   PWM/count[15]
                                                       PWM/count_12_rstpot
                                                       PWM/count_12
    -------------------------------------------------  ---------------------------
    Total                                      6.338ns (2.290ns logic, 4.048ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  3.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_2 (FF)
  Destination:          PWM/count_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.324ns (Levels of Logic = 9)
  Clock Path Skew:      -0.055ns (0.766 - 0.821)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_2 to PWM/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y82.CQ      Tcko                  0.518   PWM/count[3]
                                                       PWM/count_2
    SLICE_X34Y83.C2      net (fanout=3)        0.822   PWM/count[2]
    SLICE_X34Y83.COUT    Topcyc                0.504   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/count[2]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X34Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X34Y84.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X34Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X34Y85.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X34Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X34Y86.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X34Y87.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X34Y87.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X34Y88.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X34Y88.BMUX    Tcinb                 0.505   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X37Y88.A1      net (fanout=1)        0.829   PWM/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X37Y88.A       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X35Y90.A2      net (fanout=1)        0.966   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X35Y90.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X32Y86.B1      net (fanout=32)       1.421   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X32Y86.CLK     Tas                   0.043   PWM/count[15]
                                                       PWM/count_13_rstpot
                                                       PWM/count_13
    -------------------------------------------------  ---------------------------
    Total                                      6.324ns (2.286ns logic, 4.038ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  3.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_2 (FF)
  Destination:          PWM/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.323ns (Levels of Logic = 10)
  Clock Path Skew:      -0.055ns (0.766 - 0.821)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_2 to PWM/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y82.CQ      Tcko                  0.518   PWM/count[3]
                                                       PWM/count_2
    SLICE_X34Y83.C2      net (fanout=3)        0.822   PWM/count[2]
    SLICE_X34Y83.COUT    Topcyc                0.504   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/count[2]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X34Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X34Y84.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X34Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X34Y85.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X34Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X34Y86.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X34Y87.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X34Y87.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X34Y88.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X34Y88.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X34Y89.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X34Y89.BMUX    Tcinb                 0.505   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y88.A1      net (fanout=1)        0.960   PWM/count[31]_GND_7_o_add_0_OUT[25]
    SLICE_X33Y88.A       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X35Y90.A5      net (fanout=1)        0.562   PWM/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X35Y90.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X32Y85.A1      net (fanout=32)       1.572   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X32Y85.CLK     Tas                   0.047   PWM/count[11]
                                                       PWM/count_8_rstpot
                                                       PWM/count_8
    -------------------------------------------------  ---------------------------
    Total                                      6.323ns (2.407ns logic, 3.916ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  3.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.310ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.771 - 0.831)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y102.CQ     Tcko                  0.518   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X29Y105.B1     net (fanout=8)        1.272   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X29Y105.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X27Y104.D1     net (fanout=4)        0.993   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X27Y104.D      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X45Y105.B4     net (fanout=71)       1.793   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X45Y105.B      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X38Y106.SR     net (fanout=9)        0.838   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X38Y106.CLK    Tsrck                 0.524   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_22
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_21
    -------------------------------------------------  ---------------------------
    Total                                      6.310ns (1.414ns logic, 4.896ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  3.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.310ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.771 - 0.831)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y102.CQ     Tcko                  0.518   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X29Y105.B1     net (fanout=8)        1.272   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X29Y105.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X27Y104.D1     net (fanout=4)        0.993   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X27Y104.D      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X45Y105.B4     net (fanout=71)       1.793   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X45Y105.B      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X38Y106.SR     net (fanout=9)        0.838   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X38Y106.CLK    Tsrck                 0.524   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_22
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_19
    -------------------------------------------------  ---------------------------
    Total                                      6.310ns (1.414ns logic, 4.896ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  3.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.310ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.771 - 0.831)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y102.CQ     Tcko                  0.518   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X29Y105.B1     net (fanout=8)        1.272   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X29Y105.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X27Y104.D1     net (fanout=4)        0.993   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X27Y104.D      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X45Y105.B4     net (fanout=71)       1.793   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X45Y105.B      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X38Y106.SR     net (fanout=9)        0.838   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X38Y106.CLK    Tsrck                 0.524   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_22
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_22
    -------------------------------------------------  ---------------------------
    Total                                      6.310ns (1.414ns logic, 4.896ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  3.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.310ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.771 - 0.831)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y102.CQ     Tcko                  0.518   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X29Y105.B1     net (fanout=8)        1.272   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X29Y105.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X27Y104.D1     net (fanout=4)        0.993   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X27Y104.D      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X45Y105.B4     net (fanout=71)       1.793   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X45Y105.B      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X38Y106.SR     net (fanout=9)        0.838   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X38Y106.CLK    Tsrck                 0.524   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_22
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_20
    -------------------------------------------------  ---------------------------
    Total                                      6.310ns (1.414ns logic, 4.896ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  3.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_2 (FF)
  Destination:          PWM/count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.309ns (Levels of Logic = 10)
  Clock Path Skew:      -0.055ns (0.766 - 0.821)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_2 to PWM/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y82.CQ      Tcko                  0.518   PWM/count[3]
                                                       PWM/count_2
    SLICE_X34Y83.C2      net (fanout=3)        0.822   PWM/count[2]
    SLICE_X34Y83.COUT    Topcyc                0.504   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/count[2]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X34Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X34Y84.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X34Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X34Y85.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X34Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X34Y86.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X34Y87.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X34Y87.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X34Y88.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X34Y88.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X34Y89.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X34Y89.BMUX    Tcinb                 0.505   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y88.A1      net (fanout=1)        0.960   PWM/count[31]_GND_7_o_add_0_OUT[25]
    SLICE_X33Y88.A       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X35Y90.A5      net (fanout=1)        0.562   PWM/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X35Y90.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X32Y85.B1      net (fanout=32)       1.562   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X32Y85.CLK     Tas                   0.043   PWM/count[11]
                                                       PWM/count_9_rstpot
                                                       PWM/count_9
    -------------------------------------------------  ---------------------------
    Total                                      6.309ns (2.403ns logic, 3.906ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  3.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_1 (FF)
  Destination:          PWM/count_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.286ns (Levels of Logic = 9)
  Clock Path Skew:      -0.055ns (0.766 - 0.821)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_1 to PWM/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y82.BQ      Tcko                  0.518   PWM/count[3]
                                                       PWM/count_1
    SLICE_X34Y83.B4      net (fanout=3)        0.617   PWM/count[1]
    SLICE_X34Y83.COUT    Topcyb                0.657   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/count[1]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X34Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X34Y84.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X34Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X34Y85.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X34Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X34Y86.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X34Y87.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X34Y87.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X34Y88.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X34Y88.BMUX    Tcinb                 0.505   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X37Y88.A1      net (fanout=1)        0.829   PWM/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X37Y88.A       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X35Y90.A2      net (fanout=1)        0.966   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X35Y90.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X32Y86.A1      net (fanout=32)       1.431   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X32Y86.CLK     Tas                   0.047   PWM/count[15]
                                                       PWM/count_12_rstpot
                                                       PWM/count_12
    -------------------------------------------------  ---------------------------
    Total                                      6.286ns (2.443ns logic, 3.843ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  3.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_1 (FF)
  Destination:          PWM/count_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.272ns (Levels of Logic = 9)
  Clock Path Skew:      -0.055ns (0.766 - 0.821)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_1 to PWM/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y82.BQ      Tcko                  0.518   PWM/count[3]
                                                       PWM/count_1
    SLICE_X34Y83.B4      net (fanout=3)        0.617   PWM/count[1]
    SLICE_X34Y83.COUT    Topcyb                0.657   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/count[1]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X34Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X34Y84.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X34Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X34Y85.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X34Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X34Y86.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X34Y87.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X34Y87.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X34Y88.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X34Y88.BMUX    Tcinb                 0.505   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X37Y88.A1      net (fanout=1)        0.829   PWM/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X37Y88.A       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X35Y90.A2      net (fanout=1)        0.966   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X35Y90.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X32Y86.B1      net (fanout=32)       1.421   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X32Y86.CLK     Tas                   0.043   PWM/count[15]
                                                       PWM/count_13_rstpot
                                                       PWM/count_13
    -------------------------------------------------  ---------------------------
    Total                                      6.272ns (2.439ns logic, 3.833ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  3.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_1 (FF)
  Destination:          PWM/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.271ns (Levels of Logic = 10)
  Clock Path Skew:      -0.055ns (0.766 - 0.821)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_1 to PWM/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y82.BQ      Tcko                  0.518   PWM/count[3]
                                                       PWM/count_1
    SLICE_X34Y83.B4      net (fanout=3)        0.617   PWM/count[1]
    SLICE_X34Y83.COUT    Topcyb                0.657   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/count[1]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X34Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X34Y84.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X34Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X34Y85.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X34Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X34Y86.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X34Y87.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X34Y87.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X34Y88.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X34Y88.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X34Y89.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X34Y89.BMUX    Tcinb                 0.505   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y88.A1      net (fanout=1)        0.960   PWM/count[31]_GND_7_o_add_0_OUT[25]
    SLICE_X33Y88.A       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X35Y90.A5      net (fanout=1)        0.562   PWM/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X35Y90.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X32Y85.A1      net (fanout=32)       1.572   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X32Y85.CLK     Tas                   0.047   PWM/count[11]
                                                       PWM/count_8_rstpot
                                                       PWM/count_8
    -------------------------------------------------  ---------------------------
    Total                                      6.271ns (2.560ns logic, 3.711ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  3.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_4 (FF)
  Destination:          PWM/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.298ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.165 - 0.188)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_4 to PWM/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y84.AQ      Tcko                  0.518   PWM/count[7]
                                                       PWM/count_4
    SLICE_X34Y84.A4      net (fanout=3)        0.625   PWM/count[4]
    SLICE_X34Y84.COUT    Topcya                0.637   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/count[4]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X34Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X34Y85.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X34Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X34Y86.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X34Y87.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X34Y87.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X34Y88.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X34Y88.BMUX    Tcinb                 0.505   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X37Y88.A1      net (fanout=1)        0.829   PWM/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X37Y88.A       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X35Y90.A2      net (fanout=1)        0.966   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X35Y90.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X32Y85.A1      net (fanout=32)       1.572   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X32Y85.CLK     Tas                   0.047   PWM/count[11]
                                                       PWM/count_8_rstpot
                                                       PWM/count_8
    -------------------------------------------------  ---------------------------
    Total                                      6.298ns (2.306ns logic, 3.992ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  3.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_1 (FF)
  Destination:          PWM/count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.257ns (Levels of Logic = 10)
  Clock Path Skew:      -0.055ns (0.766 - 0.821)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_1 to PWM/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y82.BQ      Tcko                  0.518   PWM/count[3]
                                                       PWM/count_1
    SLICE_X34Y83.B4      net (fanout=3)        0.617   PWM/count[1]
    SLICE_X34Y83.COUT    Topcyb                0.657   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/count[1]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X34Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X34Y84.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X34Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X34Y85.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X34Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X34Y86.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X34Y87.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X34Y87.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X34Y88.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X34Y88.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X34Y89.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X34Y89.BMUX    Tcinb                 0.505   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y88.A1      net (fanout=1)        0.960   PWM/count[31]_GND_7_o_add_0_OUT[25]
    SLICE_X33Y88.A       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X35Y90.A5      net (fanout=1)        0.562   PWM/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X35Y90.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X32Y85.B1      net (fanout=32)       1.562   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X32Y85.CLK     Tas                   0.043   PWM/count[11]
                                                       PWM/count_9_rstpot
                                                       PWM/count_9
    -------------------------------------------------  ---------------------------
    Total                                      6.257ns (2.556ns logic, 3.701ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  3.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_4 (FF)
  Destination:          PWM/count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.284ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.165 - 0.188)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_4 to PWM/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y84.AQ      Tcko                  0.518   PWM/count[7]
                                                       PWM/count_4
    SLICE_X34Y84.A4      net (fanout=3)        0.625   PWM/count[4]
    SLICE_X34Y84.COUT    Topcya                0.637   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/count[4]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X34Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X34Y85.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X34Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X34Y86.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X34Y87.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X34Y87.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X34Y88.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X34Y88.BMUX    Tcinb                 0.505   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X37Y88.A1      net (fanout=1)        0.829   PWM/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X37Y88.A       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X35Y90.A2      net (fanout=1)        0.966   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X35Y90.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X32Y85.B1      net (fanout=32)       1.562   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X32Y85.CLK     Tas                   0.043   PWM/count[11]
                                                       PWM/count_9_rstpot
                                                       PWM/count_9
    -------------------------------------------------  ---------------------------
    Total                                      6.284ns (2.302ns logic, 3.982ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  3.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_0 (FF)
  Destination:          PWM/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.233ns (Levels of Logic = 9)
  Clock Path Skew:      -0.055ns (0.766 - 0.821)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_0 to PWM/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y82.AQ      Tcko                  0.518   PWM/count[3]
                                                       PWM/count_0
    SLICE_X34Y83.A5      net (fanout=3)        0.443   PWM/count[0]
    SLICE_X34Y83.COUT    Topcya                0.637   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_lut<0>_INV_0
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X34Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X34Y84.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X34Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X34Y85.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X34Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X34Y86.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X34Y87.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X34Y87.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X34Y88.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X34Y88.BMUX    Tcinb                 0.505   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X37Y88.A1      net (fanout=1)        0.829   PWM/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X37Y88.A       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X35Y90.A2      net (fanout=1)        0.966   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X35Y90.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X32Y85.A1      net (fanout=32)       1.572   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X32Y85.CLK     Tas                   0.047   PWM/count[11]
                                                       PWM/count_8_rstpot
                                                       PWM/count_8
    -------------------------------------------------  ---------------------------
    Total                                      6.233ns (2.423ns logic, 3.810ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  3.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_0 (FF)
  Destination:          PWM/count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.219ns (Levels of Logic = 9)
  Clock Path Skew:      -0.055ns (0.766 - 0.821)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_0 to PWM/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y82.AQ      Tcko                  0.518   PWM/count[3]
                                                       PWM/count_0
    SLICE_X34Y83.A5      net (fanout=3)        0.443   PWM/count[0]
    SLICE_X34Y83.COUT    Topcya                0.637   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_lut<0>_INV_0
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X34Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X34Y84.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X34Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X34Y85.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X34Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X34Y86.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X34Y87.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X34Y87.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X34Y88.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X34Y88.BMUX    Tcinb                 0.505   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X37Y88.A1      net (fanout=1)        0.829   PWM/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X37Y88.A       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X35Y90.A2      net (fanout=1)        0.966   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X35Y90.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X32Y85.B1      net (fanout=32)       1.562   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X32Y85.CLK     Tas                   0.043   PWM/count[11]
                                                       PWM/count_9_rstpot
                                                       PWM/count_9
    -------------------------------------------------  ---------------------------
    Total                                      6.219ns (2.419ns logic, 3.800ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  3.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_gpio_1/axi_gpio_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.242ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.171 - 0.195)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_gpio_1/axi_gpio_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y106.CQ     Tcko                  0.456   module_1_i/axi_gpio_1/axi_gpio_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       module_1_i/axi_gpio_1/axi_gpio_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X27Y105.B4     net (fanout=7)        0.777   module_1_i/axi_gpio_1/axi_gpio_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X27Y105.BMUX   Tilo                  0.358   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/reset
                                                       module_1_i/axi_gpio_1/axi_gpio_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1
    SLICE_X26Y103.C3     net (fanout=2)        0.812   module_1_i/axi_interconnect_1_M_ARREADY[1]
    SLICE_X26Y103.C      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_awvalid_reg_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1_SW0
    SLICE_X26Y103.B6     net (fanout=1)        0.162   module_1_i/axi_interconnect_1/N43
    SLICE_X26Y103.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_awvalid_reg_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/O_SW0
    SLICE_X28Y103.C2     net (fanout=2)        0.821   module_1_i/axi_interconnect_1/N18
    SLICE_X28Y103.C      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[2]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0
    SLICE_X33Y102.A4     net (fanout=2)        0.953   module_1_i/axi_interconnect_1/N39
    SLICE_X33Y102.A      Tilo                  0.124   module_1_i/axi_interconnect_1/N58
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW1
    SLICE_X31Y102.A4     net (fanout=1)        0.668   module_1_i/axi_interconnect_1/N58
    SLICE_X31Y102.A      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X31Y102.AX     net (fanout=1)        0.568   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X31Y102.CLK    Tdick                 0.047   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    -------------------------------------------------  ---------------------------
    Total                                      6.242ns (1.481ns logic, 4.761ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  3.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_2 (FF)
  Destination:          PWM/count_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.204ns (Levels of Logic = 9)
  Clock Path Skew:      -0.055ns (0.766 - 0.821)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_2 to PWM/count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y82.CQ      Tcko                  0.518   PWM/count[3]
                                                       PWM/count_2
    SLICE_X34Y83.C2      net (fanout=3)        0.822   PWM/count[2]
    SLICE_X34Y83.COUT    Topcyc                0.504   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/count[2]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X34Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X34Y84.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X34Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X34Y85.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X34Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X34Y86.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X34Y87.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X34Y87.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X34Y88.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X34Y88.BMUX    Tcinb                 0.505   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X37Y88.A1      net (fanout=1)        0.829   PWM/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X37Y88.A       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X35Y90.A2      net (fanout=1)        0.966   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X35Y90.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X33Y86.C3      net (fanout=32)       1.251   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X33Y86.CLK     Tas                   0.093   PWM/count[19]
                                                       PWM/count_18_rstpot
                                                       PWM/count_18
    -------------------------------------------------  ---------------------------
    Total                                      6.204ns (2.336ns logic, 3.868ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  3.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_2 (FF)
  Destination:          PWM/count_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.198ns (Levels of Logic = 9)
  Clock Path Skew:      -0.055ns (0.766 - 0.821)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_2 to PWM/count_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y82.CQ      Tcko                  0.518   PWM/count[3]
                                                       PWM/count_2
    SLICE_X34Y83.C2      net (fanout=3)        0.822   PWM/count[2]
    SLICE_X34Y83.COUT    Topcyc                0.504   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/count[2]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X34Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X34Y84.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X34Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X34Y85.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X34Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X34Y86.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X34Y87.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X34Y87.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X34Y88.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X34Y88.BMUX    Tcinb                 0.505   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X37Y88.A1      net (fanout=1)        0.829   PWM/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X37Y88.A       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X35Y90.A2      net (fanout=1)        0.966   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X35Y90.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X33Y86.D3      net (fanout=32)       1.246   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X33Y86.CLK     Tas                   0.092   PWM/count[19]
                                                       PWM/count_19_rstpot
                                                       PWM/count_19
    -------------------------------------------------  ---------------------------
    Total                                      6.198ns (2.335ns logic, 3.863ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  3.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_2 (FF)
  Destination:          PWM/count_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.182ns (Levels of Logic = 10)
  Clock Path Skew:      -0.055ns (0.766 - 0.821)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_2 to PWM/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y82.CQ      Tcko                  0.518   PWM/count[3]
                                                       PWM/count_2
    SLICE_X34Y83.C2      net (fanout=3)        0.822   PWM/count[2]
    SLICE_X34Y83.COUT    Topcyc                0.504   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/count[2]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X34Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X34Y84.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X34Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X34Y85.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X34Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X34Y86.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X34Y87.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X34Y87.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X34Y88.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X34Y88.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X34Y89.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X34Y89.BMUX    Tcinb                 0.505   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y88.A1      net (fanout=1)        0.960   PWM/count[31]_GND_7_o_add_0_OUT[25]
    SLICE_X33Y88.A       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X35Y90.A5      net (fanout=1)        0.562   PWM/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X35Y90.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X32Y86.A1      net (fanout=32)       1.431   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X32Y86.CLK     Tas                   0.047   PWM/count[15]
                                                       PWM/count_12_rstpot
                                                       PWM/count_12
    -------------------------------------------------  ---------------------------
    Total                                      6.182ns (2.407ns logic, 3.775ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  3.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_2 (FF)
  Destination:          PWM/count_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.177ns (Levels of Logic = 9)
  Clock Path Skew:      -0.054ns (0.767 - 0.821)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_2 to PWM/count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y82.CQ      Tcko                  0.518   PWM/count[3]
                                                       PWM/count_2
    SLICE_X34Y83.C2      net (fanout=3)        0.822   PWM/count[2]
    SLICE_X34Y83.COUT    Topcyc                0.504   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/count[2]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X34Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X34Y84.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X34Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X34Y85.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X34Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X34Y86.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X34Y87.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X34Y87.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X34Y88.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X34Y88.BMUX    Tcinb                 0.505   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X37Y88.A1      net (fanout=1)        0.829   PWM/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X37Y88.A       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X35Y90.A2      net (fanout=1)        0.966   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X35Y90.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X33Y87.B1      net (fanout=32)       1.224   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X33Y87.CLK     Tas                   0.093   PWM/count[23]
                                                       PWM/count_21_rstpot
                                                       PWM/count_21
    -------------------------------------------------  ---------------------------
    Total                                      6.177ns (2.336ns logic, 3.841ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  3.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_2 (FF)
  Destination:          PWM/count_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.177ns (Levels of Logic = 9)
  Clock Path Skew:      -0.054ns (0.767 - 0.821)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_2 to PWM/count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y82.CQ      Tcko                  0.518   PWM/count[3]
                                                       PWM/count_2
    SLICE_X34Y83.C2      net (fanout=3)        0.822   PWM/count[2]
    SLICE_X34Y83.COUT    Topcyc                0.504   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/count[2]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X34Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X34Y84.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X34Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X34Y85.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X34Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X34Y86.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X34Y87.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X34Y87.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X34Y88.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X34Y88.BMUX    Tcinb                 0.505   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X37Y88.A1      net (fanout=1)        0.829   PWM/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X37Y88.A       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X35Y90.A2      net (fanout=1)        0.966   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X35Y90.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X33Y87.A1      net (fanout=32)       1.222   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X33Y87.CLK     Tas                   0.095   PWM/count[23]
                                                       PWM/count_20_rstpot
                                                       PWM/count_20
    -------------------------------------------------  ---------------------------
    Total                                      6.177ns (2.338ns logic, 3.839ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  3.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_2 (FF)
  Destination:          PWM/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.174ns (Levels of Logic = 10)
  Clock Path Skew:      -0.055ns (0.766 - 0.821)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_2 to PWM/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y82.CQ      Tcko                  0.518   PWM/count[3]
                                                       PWM/count_2
    SLICE_X34Y83.C2      net (fanout=3)        0.822   PWM/count[2]
    SLICE_X34Y83.COUT    Topcyc                0.504   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/count[2]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X34Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X34Y84.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X34Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X34Y85.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X34Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X34Y86.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X34Y87.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X34Y87.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X34Y88.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X34Y88.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X34Y89.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X34Y89.DMUX    Tcind                 0.498   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y88.A2      net (fanout=1)        0.818   PWM/count[31]_GND_7_o_add_0_OUT[27]
    SLICE_X33Y88.A       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X35Y90.A5      net (fanout=1)        0.562   PWM/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X35Y90.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X32Y85.A1      net (fanout=32)       1.572   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X32Y85.CLK     Tas                   0.047   PWM/count[11]
                                                       PWM/count_8_rstpot
                                                       PWM/count_8
    -------------------------------------------------  ---------------------------
    Total                                      6.174ns (2.400ns logic, 3.774ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  3.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_2 (FF)
  Destination:          PWM/count_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.168ns (Levels of Logic = 10)
  Clock Path Skew:      -0.055ns (0.766 - 0.821)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_2 to PWM/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y82.CQ      Tcko                  0.518   PWM/count[3]
                                                       PWM/count_2
    SLICE_X34Y83.C2      net (fanout=3)        0.822   PWM/count[2]
    SLICE_X34Y83.COUT    Topcyc                0.504   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/count[2]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X34Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X34Y84.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X34Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X34Y85.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X34Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X34Y86.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X34Y87.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X34Y87.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X34Y88.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X34Y88.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X34Y89.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X34Y89.BMUX    Tcinb                 0.505   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y88.A1      net (fanout=1)        0.960   PWM/count[31]_GND_7_o_add_0_OUT[25]
    SLICE_X33Y88.A       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X35Y90.A5      net (fanout=1)        0.562   PWM/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X35Y90.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X32Y86.B1      net (fanout=32)       1.421   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X32Y86.CLK     Tas                   0.043   PWM/count[15]
                                                       PWM/count_13_rstpot
                                                       PWM/count_13
    -------------------------------------------------  ---------------------------
    Total                                      6.168ns (2.403ns logic, 3.765ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  3.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_2 (FF)
  Destination:          PWM/count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.160ns (Levels of Logic = 10)
  Clock Path Skew:      -0.055ns (0.766 - 0.821)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_2 to PWM/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y82.CQ      Tcko                  0.518   PWM/count[3]
                                                       PWM/count_2
    SLICE_X34Y83.C2      net (fanout=3)        0.822   PWM/count[2]
    SLICE_X34Y83.COUT    Topcyc                0.504   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/count[2]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X34Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X34Y84.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X34Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X34Y85.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X34Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X34Y86.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X34Y87.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X34Y87.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X34Y88.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X34Y88.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X34Y89.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X34Y89.DMUX    Tcind                 0.498   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y88.A2      net (fanout=1)        0.818   PWM/count[31]_GND_7_o_add_0_OUT[27]
    SLICE_X33Y88.A       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X35Y90.A5      net (fanout=1)        0.562   PWM/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X35Y90.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X32Y85.B1      net (fanout=32)       1.562   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X32Y85.CLK     Tas                   0.043   PWM/count[11]
                                                       PWM/count_9_rstpot
                                                       PWM/count_9
    -------------------------------------------------  ---------------------------
    Total                                      6.160ns (2.396ns logic, 3.764ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: -4.736ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 5.264ns (189.970MHz) (Tdlycper_REFCLK)
  Physical resource: AdcClk_delayctrl_MapLib_replicate2/REFCLK
  Logical resource: AdcClk_delayctrl_MapLib_replicate2/REFCLK
  Location pin: IDELAYCTRL_X1Y2.REFCLK
  Clock network: delayRefClk
--------------------------------------------------------------------------------
Slack: 5.239ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: AdcClk_delayctrl_MapLib_replicate2/REFCLK
  Logical resource: AdcClk_delayctrl_MapLib_replicate2/REFCLK
  Location pin: IDELAYCTRL_X1Y2.REFCLK
  Clock network: delayRefClk
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: BUFG_DlyCtrl/I0
  Logical resource: BUFG_DlyCtrl/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_12/CLK
  Location pin: SLICE_X26Y95.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_12/CLK
  Location pin: SLICE_X26Y95.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_13/CLK
  Location pin: SLICE_X26Y95.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_13/CLK
  Location pin: SLICE_X26Y95.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_14/CLK
  Location pin: SLICE_X26Y95.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_14/CLK
  Location pin: SLICE_X26Y95.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_15/CLK
  Location pin: SLICE_X26Y95.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_15/CLK
  Location pin: SLICE_X26Y95.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_8/CLK
  Location pin: SLICE_X26Y97.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_8/CLK
  Location pin: SLICE_X26Y97.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_9/CLK
  Location pin: SLICE_X26Y97.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_9/CLK
  Location pin: SLICE_X26Y97.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_10/CLK
  Location pin: SLICE_X26Y97.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_10/CLK
  Location pin: SLICE_X26Y97.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_11/CLK
  Location pin: SLICE_X26Y97.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_11/CLK
  Location pin: SLICE_X26Y97.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_16/CLK
  Location pin: SLICE_X30Y94.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_16/CLK
  Location pin: SLICE_X30Y94.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_17/CLK
  Location pin: SLICE_X30Y94.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_17/CLK
  Location pin: SLICE_X30Y94.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_18/CLK
  Location pin: SLICE_X30Y94.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_18/CLK
  Location pin: SLICE_X30Y94.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_19/CLK
  Location pin: SLICE_X30Y94.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_19/CLK
  Location pin: SLICE_X30Y94.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_20/CLK
  Location pin: SLICE_X32Y95.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_20/CLK
  Location pin: SLICE_X32Y95.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_21/CLK
  Location pin: SLICE_X32Y95.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.257ns (data path - clock path skew + uncertainty)
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.222ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y102.AQ     Tcko                  0.518   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X30Y102.BX     net (fanout=1)        0.659   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X30Y102.CLK    Tdick                 0.045   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.222ns (0.563ns logic, 0.659ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Delay:                  1.100ns (data path - clock path skew + uncertainty)
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y102.BQ     Tcko                  0.518   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X30Y102.CX     net (fanout=1)        0.519   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X30Y102.CLK    Tdick                 0.028   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (0.546ns logic, 0.519ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 1  Score: 4736  (Setup/Max: 0, Hold: 0, Component Switching Limit: 4736)

Constraints cover 17658 paths, 0 nets, and 3178 connections

Design statistics:
   Minimum period:   6.569ns{1}   (Maximum frequency: 152.230MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 24 12:03:02 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 633 MB



