datasheet,question,ground_truth,baseline model_output,few shot model_output,ft model output,ft few_shot model output,baseline cosine_similarity,ft cosine_similarity,few_shot cosine_similarity,ft few_shot cosine_similarity,baseline model_output_cosine_sim,baseline model_output_exact_match,baseline model_output_numeric_match,baseline model_output_token_f1,baseline model_output_levenshtein_sim,baseline model_output_bertscore_f1,baseline model_output_weighted_score,baseline model_output_classification,few shot model_output_cosine_sim,few shot model_output_exact_match,few shot model_output_numeric_match,few shot model_output_token_f1,few shot model_output_levenshtein_sim,few shot model_output_bertscore_f1,few shot model_output_weighted_score,few shot model_output_classification,ft model output_cosine_sim,ft model output_exact_match,ft model output_numeric_match,ft model output_token_f1,ft model output_levenshtein_sim,ft model output_bertscore_f1,ft model output_weighted_score,ft model output_classification,ft few_shot model output_cosine_sim,ft few_shot model output_exact_match,ft few_shot model output_numeric_match,ft few_shot model output_token_f1,ft few_shot model output_levenshtein_sim,ft few_shot model output_bertscore_f1,ft few_shot model output_weighted_score,ft few_shot model output_classification
stm32f0xx,What is the bit_width of LSION field from CSR register from RCC peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of DBA field from DCR register from TIM16 peripheral for STM32F0xx microcontroller?,5,5,4,5,4,1.0000001,1.0000001,0.804348,0.804348,1.0000001,True,True,1.0,1.0,0.9999998211860657,0.9999999791383744,Pass,0.804348,False,False,0.0,0.0,0.9993913769721985,0.19012610614299774,Fail,1.0000001,True,True,1.0,1.0,0.9999998211860657,0.9999999791383744,Pass,0.804348,False,False,0.0,0.0,0.9993913769721985,0.19012610614299774,Fail
stm32f0xx,What is the size of ODR register from GPIOC peripheral for STM32F0xx microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f0xx,What is the description of G2_IO4 field from IOSCR register from TSC peripheral for STM32F0xx microcontroller?,G2_IO4 sampling mode,"Gx_IOy Schmitt trigger hysteresis mode, x = 2 to 1, y = 4 to 1.","GPIO_IO4 Schmitt trigger hysteresis mode, x = 8 to 1, y = 4 to 1.","Gx_IOy Schmitt trigger hysteresis mode, x = 2 to 1, y = 4 to 1.","GPIO_IO4 Schmitt trigger hysteresis mode, x = 8 to 1, y = 4 to 1.",0.35000622,0.35000622,0.35045087,0.35045087,0.35000622,False,True,0.0,0.2063492063492064,0.8700814247131348,0.40832998516067626,Fail,0.35045087,False,True,0.0,0.2153846153846154,0.8869298100471497,0.4113312459450501,Fail,0.35000622,False,True,0.0,0.2063492063492064,0.8700814247131348,0.40832998516067626,Fail,0.35045087,False,True,0.0,0.2153846153846154,0.8869298100471497,0.4113312459450501,Fail
stm32f0xx,What is the bit_width of CTCIF2 field from IFCR register from DMA peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of IDR15 field from IDR register from GPIOB peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the description of IOPARST field from AHBRSTR register from RCC peripheral for STM32F0xx microcontroller?,I/O port A reset,I/O port A reset,I/O port A reset Set and cleared by software. 0: No effect 1: Reset I/O port A Bit 20 IOPDRST: I/O port D reset Set and cleared by software. 0: No effect 1: Reset I/O port D Bit 21 IOPERST: I/O port E reset Set and cleared by software. 0: No effect 1: Reset I/O port E Bit 24 TSCRST: Touch sensing controller reset Set and cleared by software. 0: No effect 1: Reset TSC Bit 29-Oct-2014,I/O port A reset,I/O port A reset Set and cleared by software. 0: No effect 1: Reset I/O port A Bit 20 IOPDRST: I/O port D reset Set and cleared by software. 0: No effect 1: Reset I/O port D Bit 21 IOPERST: I/O port E reset Set and cleared by software. 0: No effect 1: Reset I/O port E Bit 24 TSCRST: Touch sensing controller reset Set and cleared by software. 0: No effect 1: Reset TSC Bit 29-Oct-2014,1.0,1.0,0.6690848,0.6690848,1.0,True,True,1.0,1.0,1.0,1.0,Pass,0.6690848,True,True,0.09876543209876544,0.04155844155844157,0.8336604833602905,0.7303343203701576,Pass,1.0,True,True,1.0,1.0,1.0,1.0,Pass,0.6690848,True,True,0.09876543209876544,0.04155844155844157,0.8336604833602905,0.7303343203701576,Pass
stm32f0xx,What is the description of DTG field from BDTR register from TIM16 peripheral for STM32F0xx microcontroller?,Dead-time generator setup,DTG[7:0]: Dead-time generator setup,DTG[7:0]: Dead-time generator setup,DTG[7:0]: Dead-time generator setup,DTG[7:0]: Dead-time generator setup,0.8535142,0.8535142,0.8535142,0.8535142,0.8535142,True,True,0.8571428571428571,0.7142857142857143,0.8780478835105896,0.9315257493938719,Pass,0.8535142,True,True,0.8571428571428571,0.7142857142857143,0.8780478835105896,0.9315257493938719,Pass,0.8535142,True,True,0.8571428571428571,0.7142857142857143,0.8780478835105896,0.9315257493938719,Pass,0.8535142,True,True,0.8571428571428571,0.7142857142857143,0.8780478835105896,0.9315257493938719,Pass
stm32f0xx,What is the description of ODR2 field from ODR register from GPIOB peripheral for STM32F0xx microcontroller?,"Port output data (y =
              0..15)",Output data from output data register (ODR) or peripheral (alternate function output),Output data from output data register (ODR) or peripheral (alternate function output),Output data from output data register (ODR) or peripheral (alternate function output),Output data from output data register (ODR) or peripheral (alternate function output),0.32556957,0.32556957,0.32556957,0.32556957,0.32556957,False,False,0.2222222222222222,0.24705882352941178,0.7574575543403625,0.18669449727519663,Fail,0.32556957,False,False,0.2222222222222222,0.24705882352941178,0.7574575543403625,0.18669449727519663,Fail,0.32556957,False,False,0.2222222222222222,0.24705882352941178,0.7574575543403625,0.18669449727519663,Fail,0.32556957,False,False,0.2222222222222222,0.24705882352941178,0.7574575543403625,0.18669449727519663,Fail
stm32f0xx,What is the bit_width of I2C2RST field from APB1RSTR register from RCC peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of OIS2 field from CR2 register from TIM15 peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the size of CR1 register from USART1 peripheral for STM32F0xx microcontroller?,32,16bit,16,16bit,16,0.54176396,0.54176396,0.69824684,0.69824684,0.54176396,False,False,0.0,0.0,0.8365282416343689,0.15256743431091307,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.54176396,False,False,0.0,0.0,0.8365282416343689,0.15256743431091307,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail
stm32f0xx,What is the bit_offset of IC3PSC field from CCMR2_Input register from TIM2 peripheral for STM32F0xx microcontroller?,2,10:8,10,10:8,10,0.2553971,0.2553971,0.6143246,0.6143246,0.2553971,False,False,0.0,0.0,0.8416316509246826,0.1390146031975746,Fail,0.6143246,False,False,0.0,0.0,0.9990472793579102,0.18057332336902618,Fail,0.2553971,False,False,0.0,0.0,0.8416316509246826,0.1390146031975746,Fail,0.6143246,False,False,0.0,0.0,0.9990472793579102,0.18057332336902618,Fail
stm32f0xx,What is the bit_offset of OC1PE field from CCMR1_Output register from TIM14 peripheral for STM32F0xx microcontroller?,3,10,12,10,12,0.64728796,0.64728796,0.65279293,0.65279293,0.64728796,False,False,0.0,0.0,0.9994940757751465,0.18228850960731505,Fail,0.65279293,False,False,0.0,0.0,0.999594509601593,0.1825788229703903,Fail,0.64728796,False,False,0.0,0.0,0.9994940757751465,0.18228850960731505,Fail,0.65279293,False,False,0.0,0.0,0.999594509601593,0.1825788229703903,Fail
stm32f0xx,What is the description of DIR field from CCR5 register from DMA peripheral for STM32F0xx microcontroller?,Data transfer direction,0: read from peripheral,DMA channel x configuration register (DMA_CCRx),0: read from peripheral,DMA channel x configuration register (DMA_CCRx),0.19159114,0.19159114,0.07929883,0.07929883,0.19159114,False,True,0.0,0.13043478260869568,0.8574436902999878,0.3947178498558376,Fail,0.07929883,False,True,0.0,0.21276595744680848,0.8172569274902344,0.3871917785719989,Fail,0.19159114,False,True,0.0,0.13043478260869568,0.8574436902999878,0.3947178498558376,Fail,0.07929883,False,True,0.0,0.21276595744680848,0.8172569274902344,0.3871917785719989,Fail
stm32f0xx,What is the bit_width of COMIF field from SR register from TIM16 peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the address_offset of PECR register from I2C1 peripheral for STM32F0xx microcontroller?,0x20,0x20,0x34,0x20,0x34,1.0000001,1.0000001,0.68925977,0.68925977,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,0.68925977,False,False,0.0,0.5,0.9497792720794678,0.20192987918853758,Fail,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,0.68925977,False,False,0.0,0.5,0.9497792720794678,0.20192987918853758,Fail
stm32f0xx,What is the description of HT field from TR register from RTC peripheral for STM32F0xx microcontroller?,Hour tens in BCD format,1 Hz clock is selected,Hour tens (0-9),1 Hz clock is selected,Hour tens (0-9),0.18178248,0.18178248,0.6604412,0.6604412,0.18178248,False,True,0.0,0.13043478260869568,0.8236703872680664,0.38916142142337307,Fail,0.6604412,False,True,0.5,0.4347826086956522,0.8347547054290771,0.5299743972394777,Partial,0.18178248,False,True,0.0,0.13043478260869568,0.8236703872680664,0.38916142142337307,Fail,0.6604412,False,True,0.5,0.4347826086956522,0.8347547054290771,0.5299743972394777,Partial
stm32f0xx,What is the bit_offset of DIV_ID field from IDCODE register from DBGMCU peripheral for STM32F0xx microcontroller?,12,16,16,16,16,0.76053506,0.76053506,0.76053506,0.76053506,0.76053506,False,False,0.0,0.5,0.999821662902832,0.2130000025033951,Fail,0.76053506,False,False,0.0,0.5,0.999821662902832,0.2130000025033951,Fail,0.76053506,False,False,0.0,0.5,0.999821662902832,0.2130000025033951,Fail,0.76053506,False,False,0.0,0.5,0.999821662902832,0.2130000025033951,Fail
stm32f0xx,What is the bit_offset of MSBFIRST field from CR2 register from USART2 peripheral for STM32F0xx microcontroller?,19,15,15,15,15,0.7745202,0.7745202,0.7745202,0.7745202,0.7745202,False,False,0.0,0.5,0.99974524974823,0.21368779838085172,Fail,0.7745202,False,False,0.0,0.5,0.99974524974823,0.21368779838085172,Fail,0.7745202,False,False,0.0,0.5,0.99974524974823,0.21368779838085172,Fail,0.7745202,False,False,0.0,0.5,0.99974524974823,0.21368779838085172,Fail
stm32f0xx,What is the bit_offset of SFTRSTF field from CSR register from RCC peripheral for STM32F0xx microcontroller?,28,0x20,0x20,0x20,0x20,0.33430696,0.33430696,0.33430696,0.33430696,0.33430696,False,False,0.0,0.25,0.8504899144172668,0.15678883492946624,Fail,0.33430696,False,False,0.0,0.25,0.850490391254425,0.15678890645503998,Fail,0.33430696,False,False,0.0,0.25,0.8504899144172668,0.15678883492946624,Fail,0.33430696,False,False,0.0,0.25,0.850490391254425,0.15678890645503998,Fail
stm32f0xx,What is the bit_offset of CTEIF4 field from IFCR register from DMA peripheral for STM32F0xx microcontroller?,15,12,12,12,12,0.7611946,0.7611946,0.7611946,0.7611946,0.7611946,False,False,0.0,0.5,0.9997951984405518,0.213029009103775,Fail,0.7611946,False,False,0.0,0.5,0.9997951984405518,0.213029009103775,Fail,0.7611946,False,False,0.0,0.5,0.9997951984405518,0.213029009103775,Fail,0.7611946,False,False,0.0,0.5,0.9997951984405518,0.213029009103775,Fail
stm32f0xx,What is the base address of ADC peripheral for STM32F0xx microcontroller?,0x40012400,0x40012000,0x40012000,0x40012000,0x40012000,0.9563855,0.9563855,0.9563855,0.9563855,0.9563855,False,False,0.0,0.9,0.9267751574516296,0.2318355482816696,Fail,0.9563855,False,False,0.0,0.9,0.9267751574516296,0.2318355482816696,Fail,0.9563855,False,False,0.0,0.9,0.9267751574516296,0.2318355482816696,Fail,0.9563855,False,False,0.0,0.9,0.9267751574516296,0.2318355482816696,Fail
stm32f0xx,What is the description of CC3DE field from DIER register from TIM2 peripheral for STM32F0xx microcontroller?,"Capture/Compare 3 DMA request
              enable",CC3DE: Capture/compare 3 down enable,CC3DE,CC3DE: Capture/compare 3 down enable,CC3DE,0.52095044,0.52095044,0.08789137,0.08789137,0.52095044,False,True,0.6,0.33999999999999997,0.7758786082267761,0.5294293130636215,Partial,0.08789137,False,False,0.0,0.07999999999999996,0.7470154166221619,0.12044688099622726,Fail,0.52095044,False,True,0.6,0.33999999999999997,0.7758786082267761,0.5294293130636215,Partial,0.08789137,False,False,0.0,0.07999999999999996,0.7470154166221619,0.12044688099622726,Fail
stm32f0xx,What is the bit_offset of LCK8 field from LCKR register from GPIOF peripheral for STM32F0xx microcontroller?,8,0x28,0,0x28,0,0.50805056,0.50805056,0.5250482,0.5250482,0.50805056,True,False,0.0,0.25,0.8480203747749329,0.46510558426380155,Fail,0.5250482,False,False,0.0,0.0,0.9768399000167847,0.17277839481830598,Fail,0.50805056,True,False,0.0,0.25,0.8480203747749329,0.46510558426380155,Fail,0.5250482,False,False,0.0,0.0,0.9768399000167847,0.17277839481830598,Fail
stm32f0xx,What is the bit_width of OIS1N field from CR2 register from TIM16 peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_offset of CIRC field from CCR7 register from DMA peripheral for STM32F0xx microcontroller?,5,0x8201,0x10 CIRC 00000000,0x8201,0x10 CIRC 00000000,0.35847145,0.35847145,0.2166396,0.2166396,0.35847145,False,False,0.0,0.0,0.819777250289917,0.14089016020298004,Fail,0.2166396,False,False,0.0,0.0,0.787278413772583,0.1289237417280674,Fail,0.35847145,False,False,0.0,0.0,0.819777250289917,0.14089016020298004,Fail,0.2166396,False,False,0.0,0.0,0.787278413772583,0.1289237417280674,Fail
stm32f0xx,What is the description of AFRH9 field from AFRH register from GPIOB peripheral for STM32F0xx microcontroller?,"Alternate function selection for port x
              bit y (y = 8..15)",GPIO alternate function high register (GPIOx_AFRH) (x = A to F) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,0x10000000,GPIO alternate function high register (GPIOx_AFRH) (x = A to F) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,0x10000000,0.28054762,0.28054762,0.14097536,0.14097536,0.28054762,False,False,0.00783289817232376,0.028368794326241176,0.7526076436042786,0.12990354683471694,Fail,0.14097536,False,False,0.0,0.014084507042253502,0.7418923377990723,0.119036843827073,Fail,0.28054762,False,False,0.00783289817232376,0.028368794326241176,0.7526076436042786,0.12990354683471694,Fail,0.14097536,False,False,0.0,0.014084507042253502,0.7418923377990723,0.119036843827073,Fail
stm32f0xx,What is the description of AFRL2 field from AFRL register from GPIOD peripheral for STM32F0xx microcontroller?,"Alternate function selection for port x
              bit y (y = 0..7)",AFSEL2 Alternate function selection (10 bits),AF2.0 Selected,AFSEL2 Alternate function selection (10 bits),AF2.0 Selected,0.47123912,0.47123912,0.12241713,0.12241713,0.47123912,False,False,0.3529411764705882,0.3857142857142857,0.7933722734451294,0.23244174658500846,Fail,0.12241713,False,False,0.0,0.09999999999999998,0.7687820196151733,0.1264381594210863,Fail,0.47123912,False,False,0.3529411764705882,0.3857142857142857,0.7933722734451294,0.23244174658500846,Fail,0.12241713,False,False,0.0,0.09999999999999998,0.7687820196151733,0.1264381594210863,Fail
stm32f0xx,What is the bit_width of CTEIF5 field from IFCR register from DMA peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_offset of OSSR field from BDTR register from TIM16 peripheral for STM32F0xx microcontroller?,11,12,12,12,12,0.83577025,0.83577025,0.83577025,0.83577025,0.83577025,False,False,0.0,0.5,0.9999034404754639,0.21677402853965758,Fail,0.83577025,False,False,0.0,0.5,0.9999034404754639,0.21677402853965758,Fail,0.83577025,False,False,0.0,0.5,0.9999034404754639,0.21677402853965758,Fail,0.83577025,False,False,0.0,0.5,0.9999034404754639,0.21677402853965758,Fail
stm32f0xx,What is the bit_offset of TIMOUTCF field from ICR register from I2C1 peripheral for STM32F0xx microcontroller?,12,15,0,15,0,0.7611946,0.7611946,0.43830746,0.43830746,0.7611946,False,False,0.0,0.5,0.9997951984405518,0.213029009103775,Fail,0.43830746,False,False,0.0,0.0,0.9780372381210327,0.16862095892429352,Fail,0.7611946,False,False,0.0,0.5,0.9997951984405518,0.213029009103775,Fail,0.43830746,False,False,0.0,0.0,0.9780372381210327,0.16862095892429352,Fail
stm32f0xx,What is the description of OSPEEDR3 field from OSPEEDR register from GPIOB peripheral for STM32F0xx microcontroller?,"Port x configuration bits (y =
              0..15)",Port x configuration I/O pin y (y = 15 to 0),Port x set bit y (y = 15 to 0),Port x configuration I/O pin y (y = 15 to 0),Port x set bit y (y = 15 to 0),0.81306416,0.81306416,0.8752631,0.8752631,0.81306416,False,True,0.5555555555555556,0.5882352941176471,0.8097332119941711,0.552636065514259,Partial,0.8752631,False,True,0.47058823529411764,0.4117647058823529,0.8172478079795837,0.5310562082949807,Partial,0.81306416,False,True,0.5555555555555556,0.5882352941176471,0.8097332119941711,0.552636065514259,Partial,0.8752631,False,True,0.47058823529411764,0.4117647058823529,0.8172478079795837,0.5310562082949807,Partial
stm32f0xx,What is the bit_width of WUF field from CSR register from PWR peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_offset of CC3E field from CCER register from TIM2 peripheral for STM32F0xx microcontroller?,8,12,12,12,12,0.75970125,0.75970125,0.75970125,0.75970125,0.75970125,False,False,0.0,0.0,0.99976646900177,0.18795003294944762,Fail,0.75970125,False,False,0.0,0.0,0.99976646900177,0.18795003294944762,Fail,0.75970125,False,False,0.0,0.0,0.99976646900177,0.18795003294944762,Fail,0.75970125,False,False,0.0,0.0,0.99976646900177,0.18795003294944762,Fail
stm32f0xx,What is the bit_offset of DFF field from CR1 register from SPI2 peripheral for STM32F0xx microcontroller?,11,15,12,15,12,0.666786,0.666786,0.83577025,0.83577025,0.666786,False,False,0.0,0.5,0.9996574521064758,0.20828791856765747,Fail,0.83577025,False,False,0.0,0.5,0.9999034404754639,0.21677402853965758,Fail,0.666786,False,False,0.0,0.5,0.9996574521064758,0.20828791856765747,Fail,0.83577025,False,False,0.0,0.5,0.9999034404754639,0.21677402853965758,Fail
stm32f0xx,What is the description of MINC field from CCR3 register from DMA peripheral for STM32F0xx microcontroller?,Memory increment mode,0: disabled 1: enabled,1: Increment mode for DMA transfer to memory,0: disabled 1: enabled,1: Increment mode for DMA transfer to memory,0.2792371,0.2792371,0.6422727,0.6422727,0.2792371,False,True,0.0,0.09090909090909094,0.8320465683937073,0.39331429438157517,Fail,0.6422727,False,True,0.5454545454545454,0.2272727272727273,0.9031824469566345,0.5380455480380492,Partial,0.2792371,False,True,0.0,0.09090909090909094,0.8320465683937073,0.39331429438157517,Fail,0.6422727,False,True,0.5454545454545454,0.2272727272727273,0.9031824469566345,0.5380455480380492,Partial
stm32f0xx,What is the bit_offset of BR6 field from BRR register from GPIOC peripheral for STM32F0xx microcontroller?,6,6,26,6,26,1.0000001,1.0000001,0.6453868,0.6453868,1.0000001,True,True,1.0,1.0,0.9999994039535522,0.9999999165534974,Pass,0.6453868,True,False,0.0,0.5,0.9988843202590942,0.5071019887924194,Partial,1.0000001,True,True,1.0,1.0,0.9999994039535522,0.9999999165534974,Pass,0.6453868,True,False,0.0,0.5,0.9988843202590942,0.5071019887924194,Partial
stm32f0xx,What is the bit_offset of OA1EN field from OAR1 register from I2C1 peripheral for STM32F0xx microcontroller?,15,15,15,15,15,0.9999998,0.9999998,0.9999998,0.9999998,0.9999998,True,True,1.0,1.0,0.9999995827674866,0.9999999284744263,Pass,0.9999998,True,True,1.0,1.0,0.9999995827674866,0.9999999284744263,Pass,0.9999998,True,True,1.0,1.0,0.9999995827674866,0.9999999284744263,Pass,0.9999998,True,True,1.0,1.0,0.9999995827674866,0.9999999284744263,Pass
stm32f0xx,What is the description of LEVEL2_PROT field from OBR register from Flash peripheral for STM32F0xx microcontroller?,Level 2 protection status,0xFF,10-May-2013,0xFF,10-May-2013,0.039553776,0.039553776,0.053468563,0.053468563,0.039553776,False,False,0.0,0.0,0.8159046173095703,0.12436338141560555,Fail,0.053468563,False,False,0.0,0.0,0.7562631964683533,0.11611290760338305,Fail,0.039553776,False,False,0.0,0.0,0.8159046173095703,0.12436338141560555,Fail,0.053468563,False,False,0.0,0.0,0.7562631964683533,0.11611290760338305,Fail
stm32f0xx,What is the bit_width of LCK5 field from LCKR register from GPIOF peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of COMIE field from DIER register from TIM16 peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,List all the fields of CCMR1_Output register from TIM17 peripheral for STM32F0xx microcontroller.,"OC1M, OC1PE, OC1FE, CC1S","CC1S, CC1E, CC1P, CC1NE, CC1NP, CC2S, CC2E, CC2P, CC2NE, CC2NP, CC3S, CC3E, CC3P, CC3NE, CC3NP, CC4S, CC4E, CC4P, CC4NE, CC4NP, IC1F, IC1PSC, CCPOL, CCMS, OSSI, OSSIPOL, OSSIPOLPOL, OSSIPOLNPOL, OSSIPOLNPOLPOL, OSSIPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNP","CC1S, CC1E, CC1P, CC1NE, CC1NP, CC2S, CC2E, CC2P, CC2NE, CC2NP, CC3S, CC3E, CC3P, CC3NE, CC3NP, CC4S, CC4E, CC4P, CC4NE, CC4NP, IC1F, IC1PSC, OSSI1, OSSIL1, OSSI2, OSSIL2, OSSI3, OSSIL3, OSSI4, OSSIL4, DTRS, DTTP, DTRP, DTRPE, DTRF, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC","CC1S, CC1E, CC1P, CC1NE, CC1NP, CC2S, CC2E, CC2P, CC2NE, CC2NP, CC3S, CC3E, CC3P, CC3NE, CC3NP, CC4S, CC4E, CC4P, CC4NE, CC4NP, IC1F, IC1PSC, CCPOL, CCMS, OSSI, OSSIPOL, OSSIPOLPOL, OSSIPOLNPOL, OSSIPOLNPOLPOL, OSSIPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOL, OSSIPOLNPOLNPOLNPOLNPOLNPOLNPOLNPOLNP","CC1S, CC1E, CC1P, CC1NE, CC1NP, CC2S, CC2E, CC2P, CC2NE, CC2NP, CC3S, CC3E, CC3P, CC3NE, CC3NP, CC4S, CC4E, CC4P, CC4NE, CC4NP, IC1F, IC1PSC, OSSI1, OSSIL1, OSSI2, OSSIL2, OSSI3, OSSIL3, OSSI4, OSSIL4, DTRS, DTTP, DTRP, DTRPE, DTRF, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC, DTFC",0.35178903,0.35178903,0.41251302,0.41251302,0.35178903,False,True,0.0,0.012951601908657073,0.762384831905365,0.3825947562538611,Fail,0.41251302,False,True,0.0,0.01636520241171402,0.7800885438919067,0.38845719258709266,Fail,0.35178903,False,True,0.0,0.012951601908657073,0.762384831905365,0.3825947562538611,Fail,0.41251302,False,True,0.0,0.01636520241171402,0.7800885438919067,0.38845719258709266,Fail
stm32f0xx,What is the description of IC1PSC field from CCMR1_Input register from TIM3 peripheral for STM32F0xx microcontroller?,Input capture 1 prescaler,IC1PSC[1:0]: Input capture 1 prescaler,"0: No prescaler, capture is done each time an edge is detected on the capture input",IC1PSC[1:0]: Input capture 1 prescaler,"0: No prescaler, capture is done each time an edge is detected on the capture input",0.8000079,0.8000079,0.70048845,0.70048845,0.8000079,True,True,0.888888888888889,0.6578947368421053,0.9095607399940491,0.9371070196056925,Pass,0.70048845,False,False,0.2,0.19277108433734935,0.8634581565856934,0.21418170011187174,Fail,0.8000079,True,True,0.888888888888889,0.6578947368421053,0.9095607399940491,0.9371070196056925,Pass,0.70048845,False,False,0.2,0.19277108433734935,0.8634581565856934,0.21418170011187174,Fail
stm32f0xx,List all the fields of TXDR register from I2C1 peripheral for STM32F0xx microcontroller.,TXDATA,"DATA, ADDR, ADDR10, RW, TXBL, TXDATAV, TXERR, TXTXP, TXIDLE, TXIF, TXIP, TXIS, TXREQ, TXTRI, TXRDY, TXRXS, TXWR, TXWRBUFV, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDAT","MR0, MR1, MR2, MR3, MR4, MR5, MR6, MR7, MR8, MR9, MR10, MR11, MR12, MR13, MR14, MR15, MR16, MR17, MR18, MR19, MR20, MR21, MR22, MR23, MR24, MR25, MR26, MR27, MR28, MR29, MR30, MR31, MR32, MR33, MR34, MR35, MR36, MR37, MR38, MR39, MR40, MR41, MR42, MR43, MR44, MR45, MR46, MR47, MR48, MR49, MR50, MR51, MR52, MR53, MR54, MR55, MR56, MR57, MR58, MR59, MR60, MR61, MR62, MR63, MR64, MR65, MR66, MR67, MR68, MR69, MR70, MR71, MR72, MR73, MR74, MR75, MR76, MR77, MR78, MR79, MR80, MR81, MR82, MR83, MR84, MR85, MR86, MR87, MR88, MR89, MR90, MR91, MR92, MR93, MR94, MR95, MR96, MR97, MR98, MR99, MR100, MR101, MR102, MR103, MR104, MR105, MR106, MR107, MR108, MR109, MR110, MR111, MR112, MR113, MR114, MR115, MR116, MR117, MR118, MR119, MR120, MR121, MR122, MR123, MR124, MR125, MR126, MR127, MR128, MR129, MR130, MR131, MR132, MR133, MR134, MR135, MR136, MR137, MR138, MR139, MR140, MR141, MR142, MR143, MR144, MR145, MR146, MR147, MR148, MR149, MR150, MR151, MR152, MR153, MR154, MR155, MR156, MR157, MR158, MR159, MR160, MR161, MR162, MR163, MR164, MR165, MR166, MR167, MR168, MR169, MR170, MR171, MR172, MR173, MR174, MR17","DATA, ADDR, ADDR10, RW, TXBL, TXDATAV, TXERR, TXTXP, TXIDLE, TXIF, TXIP, TXIS, TXREQ, TXTRI, TXRDY, TXRXS, TXWR, TXWRBUFV, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDATAVS, TXDAT","MR0, MR1, MR2, MR3, MR4, MR5, MR6, MR7, MR8, MR9, MR10, MR11, MR12, MR13, MR14, MR15, MR16, MR17, MR18, MR19, MR20, MR21, MR22, MR23, MR24, MR25, MR26, MR27, MR28, MR29, MR30, MR31, MR32, MR33, MR34, MR35, MR36, MR37, MR38, MR39, MR40, MR41, MR42, MR43, MR44, MR45, MR46, MR47, MR48, MR49, MR50, MR51, MR52, MR53, MR54, MR55, MR56, MR57, MR58, MR59, MR60, MR61, MR62, MR63, MR64, MR65, MR66, MR67, MR68, MR69, MR70, MR71, MR72, MR73, MR74, MR75, MR76, MR77, MR78, MR79, MR80, MR81, MR82, MR83, MR84, MR85, MR86, MR87, MR88, MR89, MR90, MR91, MR92, MR93, MR94, MR95, MR96, MR97, MR98, MR99, MR100, MR101, MR102, MR103, MR104, MR105, MR106, MR107, MR108, MR109, MR110, MR111, MR112, MR113, MR114, MR115, MR116, MR117, MR118, MR119, MR120, MR121, MR122, MR123, MR124, MR125, MR126, MR127, MR128, MR129, MR130, MR131, MR132, MR133, MR134, MR135, MR136, MR137, MR138, MR139, MR140, MR141, MR142, MR143, MR144, MR145, MR146, MR147, MR148, MR149, MR150, MR151, MR152, MR153, MR154, MR155, MR156, MR157, MR158, MR159, MR160, MR161, MR162, MR163, MR164, MR165, MR166, MR167, MR168, MR169, MR170, MR171, MR172, MR173, MR174, MR17",0.44903418,0.44903418,0.26311532,0.26311532,0.44903418,True,True,0.0,0.004731861198738141,0.6795395016670227,0.6746192275208631,Partial,0.26311532,False,True,0.0,0.0,0.6884759068489075,0.3664271518588066,Fail,0.44903418,True,True,0.0,0.004731861198738141,0.6795395016670227,0.6746192275208631,Partial,0.26311532,False,True,0.0,0.0,0.6884759068489075,0.3664271518588066,Fail
stm32f0xx,What is the bit_offset of DTG field from BDTR register from TIM16 peripheral for STM32F0xx microcontroller?,0,15,12,15,12,0.36881483,0.36881483,0.43830746,0.43830746,0.36881483,False,False,0.0,0.0,0.978219747543335,0.16517370343208312,Fail,0.43830746,False,False,0.0,0.0,0.9780372381210327,0.16862095892429352,Fail,0.36881483,False,False,0.0,0.0,0.978219747543335,0.16517370343208312,Fail,0.43830746,False,False,0.0,0.0,0.9780372381210327,0.16862095892429352,Fail
stm32f0xx,What is the bit_offset of WAKE field from CR1 register from USART2 peripheral for STM32F0xx microcontroller?,11,0x00000004,0,0x00000004,0,0.23518214,0.23518214,0.43881,0.43881,0.23518214,False,False,0.0,0.0,0.8026319146156311,0.13215389400720595,Fail,0.43881,False,False,0.0,0.0,0.9778263568878174,0.1686144530773163,Fail,0.23518214,False,False,0.0,0.0,0.8026319146156311,0.13215389400720595,Fail,0.43881,False,False,0.0,0.0,0.9778263568878174,0.1686144530773163,Fail
stm32f0xx,What is the bit_offset of OT0 field from OTYPER register from GPIOF peripheral for STM32F0xx microcontroller?,0,0x00000002,0,0x00000002,0,0.55011487,0.55011487,1.0000001,1.0000001,0.55011487,True,False,0.0,0.09999999999999998,0.8069800734519958,0.4535527545213699,Fail,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass,0.55011487,True,False,0.0,0.09999999999999998,0.8069800734519958,0.4535527545213699,Fail,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass
stm32f0xx,What is the description of OSPEEDR register from GPIOE peripheral for STM32F0xx microcontroller?,"GPIO port output speed
          register",OSPEEDR15 OSPEEDR14 OSPEEDR13 OSPEEDR12 OSPEEDR11 OSPEEDR10 OSPEEDR9 OSPEEDR8 OSPEEDR7 OSPEEDR6 OSPEEDR5 OSPEEDR4 OSPEEDR3 OSPEEDR2 OSPEEDR1 OSPEEDR0 [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1,Port x configuration I/O pin y (y = 15 to 0),OSPEEDR15 OSPEEDR14 OSPEEDR13 OSPEEDR12 OSPEEDR11 OSPEEDR10 OSPEEDR9 OSPEEDR8 OSPEEDR7 OSPEEDR6 OSPEEDR5 OSPEEDR4 OSPEEDR3 OSPEEDR2 OSPEEDR1 OSPEEDR0 [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1,Port x configuration I/O pin y (y = 15 to 0),0.24808723,0.24808723,0.26650387,0.26650387,0.24808723,False,True,0.0,0.015495867768595017,0.6625710725784302,0.36256481564241994,Fail,0.26650387,False,True,0.12500000000000003,0.18181818181818177,0.7760202884674072,0.4138191458853809,Fail,0.24808723,False,True,0.0,0.015495867768595017,0.6625710725784302,0.36256481564241994,Fail,0.26650387,False,True,0.12500000000000003,0.18181818181818177,0.7760202884674072,0.4138191458853809,Fail
stm32f0xx,What is the bit_width of UG field from EGR register from TIM16 peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the description of STM32F0xx microcontroller?,STM32F0xx,STM32F0xx microcontroller,STM32F0xx microcontroller,STM32F0xx microcontroller,STM32F0xx microcontroller,0.84896326,0.84896326,0.84896326,0.84896326,0.84896326,True,True,0.6666666666666666,0.36,0.9329754114151001,0.8837278080781301,Pass,0.84896326,True,True,0.6666666666666666,0.36,0.9329754114151001,0.8837278080781301,Pass,0.84896326,True,True,0.6666666666666666,0.36,0.9329754114151001,0.8837278080781301,Pass,0.84896326,True,True,0.6666666666666666,0.36,0.9329754114151001,0.8837278080781301,Pass
stm32f0xx,What is the bit_offset of G5_IO4 field from IOCCR register from TSC peripheral for STM32F0xx microcontroller?,19,24,12,24,12,0.77937675,0.77937675,0.67302287,0.67302287,0.77937675,False,False,0.0,0.0,0.9996168613433838,0.1889113664627075,Fail,0.67302287,False,False,0.0,0.5,0.9998767971992493,0.2086326628923416,Fail,0.77937675,False,False,0.0,0.0,0.9996168613433838,0.1889113664627075,Fail,0.67302287,False,False,0.0,0.5,0.9998767971992493,0.2086326628923416,Fail
stm32f0xx,What is the bit_offset of CNT field from CNT register from TIM16 peripheral for STM32F0xx microcontroller?,0,0x24,0,0x24,0,0.59297717,0.59297717,1.0000001,1.0000001,0.59297717,True,False,0.0,0.25,0.8484246134757996,0.46941255033016205,Fail,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass,0.59297717,True,False,0.0,0.25,0.8484246134757996,0.46941255033016205,Fail,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass
stm32f0xx,What is the bit_offset of CC1E field from CCER register from TIM15 peripheral for STM32F0xx microcontroller?,0,11,12,11,12,0.43881,0.43881,0.43830746,0.43830746,0.43881,False,False,0.0,0.0,0.9778263568878174,0.1686144530773163,Fail,0.43830746,False,False,0.0,0.0,0.9780372381210327,0.16862095892429352,Fail,0.43881,False,False,0.0,0.0,0.9778263568878174,0.1686144530773163,Fail,0.43830746,False,False,0.0,0.0,0.9780372381210327,0.16862095892429352,Fail
stm32f0xx,What is the description of I2C2 peripheral for STM32F0xx microcontroller?,Inter-integrated circuit,I2C2 I2C interface,I2C2,I2C2 I2C interface,I2C2,0.38016322,0.38016322,0.26897356,0.26897356,0.38016322,False,True,0.0,0.16666666666666663,0.8353615999221802,0.4026457344492277,Fail,0.26897356,False,True,0.0,0.04166666666666663,0.8169963359832764,0.3880814616878827,Fail,0.38016322,False,True,0.0,0.16666666666666663,0.8353615999221802,0.4026457344492277,Fail,0.26897356,False,True,0.0,0.04166666666666663,0.8169963359832764,0.3880814616878827,Fail
stm32f0xx,What is the description of CC1IF field from SR register from TIM16 peripheral for STM32F0xx microcontroller?,"Capture/compare 1 interrupt
              flag",CC1IF,CC1IF,CC1IF,CC1IF,0.12854348,0.12854348,0.12854348,0.12854348,0.12854348,False,False,0.0,0.04347826086956519,0.7277784943580627,0.11776786125872446,Fail,0.12854348,False,False,0.0,0.04347826086956519,0.7277784943580627,0.11776786125872446,Fail,0.12854348,False,False,0.0,0.04347826086956519,0.7277784943580627,0.11776786125872446,Fail,0.12854348,False,False,0.0,0.04347826086956519,0.7277784943580627,0.11776786125872446,Fail
stm32f0xx,What is the bit_width of TCIF2 field from ISR register from DMA peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the address_offset of BDTR register from TIM17 peripheral for STM32F0xx microcontroller?,0x44,0x1c,0x30,0x1c,0x30,0.6194254,0.6194254,0.72209084,0.72209084,0.6194254,False,False,0.0,0.5,0.8882448077201843,0.1892079919576645,Fail,0.72209084,False,False,0.0,0.5,0.9519609808921814,0.20389868915081025,Fail,0.6194254,False,False,0.0,0.5,0.8882448077201843,0.1892079919576645,Fail,0.72209084,False,False,0.0,0.5,0.9519609808921814,0.20389868915081025,Fail
stm32f0xx,What is the bit_offset of CC1S field from CCMR1_Input register from TIM3 peripheral for STM32F0xx microcontroller?,0,0,2,0,2,1.0000001,1.0000001,0.529222,0.529222,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass,0.529222,False,False,0.0,0.0,0.9796125888824463,0.17340298891067504,Fail,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass,0.529222,False,False,0.0,0.0,0.9796125888824463,0.17340298891067504,Fail
stm32f0xx,What is the description of CGIF1 field from IFCR register from DMA peripheral for STM32F0xx microcontroller?,"Channel 1 Global interrupt
              clear",DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1:,Channel 1 Global Interrupt Flag Clear,DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1: DMA channel 1 global interrupt flag clear Bit 5 CGIF1:,Channel 1 Global Interrupt Flag Clear,0.3845753,0.3845753,0.91566277,0.91566277,0.3845753,False,True,0.020618556701030924,0.01705191360363778,0.6662404537200928,0.3741411404468636,Fail,0.91566277,False,True,0.9090909090909091,0.6739130434782609,0.7996712923049927,0.6312476661129902,Partial,0.3845753,False,True,0.020618556701030924,0.01705191360363778,0.6662404537200928,0.3741411404468636,Fail,0.91566277,False,True,0.9090909090909091,0.6739130434782609,0.7996712923049927,0.6312476661129902,Partial
stm32f0xx,What is the bit_offset of OA1_0 field from OAR1 register from I2C2 peripheral for STM32F0xx microcontroller?,0,10,0,10,0,0.5376147,0.5376147,1.0000001,1.0000001,0.5376147,True,False,0.0,0.5,0.9768297672271729,0.4984052002429963,Fail,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass,0.5376147,True,False,0.0,0.5,0.9768297672271729,0.4984052002429963,Fail,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass
stm32f0xx,What is the bit_offset of UE field from CR1 register from USART2 peripheral for STM32F0xx microcontroller?,0,0x01,12,0x01,12,0.666072,0.666072,0.43830746,0.43830746,0.666072,True,False,0.0,0.25,0.8344687223434448,0.4709739089012146,Fail,0.43830746,False,False,0.0,0.0,0.9780372381210327,0.16862095892429352,Fail,0.666072,True,False,0.0,0.25,0.8344687223434448,0.4709739089012146,Fail,0.43830746,False,False,0.0,0.0,0.9780372381210327,0.16862095892429352,Fail
stm32f0xx,What is the description of MSM field from SMCR register from TIM1 peripheral for STM32F0xx microcontroller?,Master/Slave mode,Master/Slave mode selection,Master/Slave mode selection,Master/Slave mode selection,Master/Slave mode selection,0.86940205,0.86940205,0.86940205,0.86940205,0.86940205,True,True,0.8,0.6296296296296297,0.9752189517021179,0.9312344267853985,Pass,0.86940205,True,True,0.8,0.6296296296296297,0.9752189517021179,0.9312344267853985,Pass,0.86940205,True,True,0.8,0.6296296296296297,0.9752189517021179,0.9312344267853985,Pass,0.86940205,True,True,0.8,0.6296296296296297,0.9752189517021179,0.9312344267853985,Pass
stm32f0xx,What is the bit_width of OSPEEDR0 field from OSPEEDR register from GPIOD peripheral for STM32F0xx microcontroller?,2,1,1,1,1,0.80541563,0.80541563,0.80541563,0.80541563,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail
stm32f0xx,What is the description of PRI_120 field from IPR3 register from NVIC peripheral for STM32F0xx microcontroller?,PRI_120,Pending request for interrupt 120.,PRI_120 interrupt priority field,Pending request for interrupt 120.,PRI_120 interrupt priority field,0.36926204,0.36926204,0.5283519,0.5283519,0.36926204,False,True,0.0,0.11764705882352944,0.8405656814575195,0.40043030714287475,Fail,0.5283519,True,True,0.4,0.21875,0.9244781136512756,0.806026812195778,Pass,0.36926204,False,True,0.0,0.11764705882352944,0.8405656814575195,0.40043030714287475,Fail,0.5283519,True,True,0.4,0.21875,0.9244781136512756,0.806026812195778,Pass
stm32f0xx,What is the bit_offset of AFRL5 field from AFRL register from GPIOB peripheral for STM32F0xx microcontroller?,20,24,28,24,28,0.735579,0.735579,0.63649744,0.63649744,0.735579,False,False,0.0,0.5,0.99953693151474,0.21170949041843412,Fail,0.63649744,False,False,0.0,0.5,0.999015212059021,0.2066771537065506,Fail,0.735579,False,False,0.0,0.5,0.99953693151474,0.21170949041843412,Fail,0.63649744,False,False,0.0,0.5,0.999015212059021,0.2066771537065506,Fail
stm32f0xx,What is the description of OC1M field from CCMR1_Output register from TIM17 peripheral for STM32F0xx microcontroller?,Output Compare 1 mode,Output compare 1 mode,Output compare 1 mode,Output compare 1 mode,Output compare 1 mode,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,0.9523809523809523,0.9790822267532349,0.9944813875924974,Pass,1.0000001,True,True,1.0,0.9523809523809523,0.9790822267532349,0.9944813875924974,Pass,1.0000001,True,True,1.0,0.9523809523809523,0.9790822267532349,0.9944813875924974,Pass,1.0000001,True,True,1.0,0.9523809523809523,0.9790822267532349,0.9944813875924974,Pass
stm32f0xx,What is the bit_width of IDR7 field from IDR register from GPIOE peripheral for STM32F0xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_offset of G6_IO1 field from IOASCR register from TSC peripheral for STM32F0xx microcontroller?,20,23,21,23,21,0.7008951,0.7008951,0.7918583,0.7918583,0.7008951,False,False,0.0,0.5,0.9993730187416077,0.20995070636272428,Fail,0.7918583,False,False,0.0,0.5,0.9996203184127808,0.21453596353530882,Fail,0.7008951,False,False,0.0,0.5,0.9993730187416077,0.20995070636272428,Fail,0.7918583,False,False,0.0,0.5,0.9996203184127808,0.21453596353530882,Fail
stm32f0xx,What is the bit_offset of OT2 field from OTYPER register from GPIOA peripheral for STM32F0xx microcontroller?,2,2,2,2,2,1.0000002,1.0000002,1.0000002,1.0000002,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass
stm32f0xx,What is the size of AFRL register from GPIOD peripheral for STM32F0xx microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f0xx,What is the bit_offset of BR8 field from BRR register from GPIOD peripheral for STM32F0xx microcontroller?,8,8,24,8,24,1.0,1.0,0.7101001,0.7101001,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,0.7101001,False,False,0.0,0.0,0.9991757273674011,0.18538136482238768,Fail,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,0.7101001,False,False,0.0,0.0,0.9991757273674011,0.18538136482238768,Fail
stm32f0xx,What is the bit_width of BR11 field from BRR register from GPIOE peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of TCIE field from CCR7 register from DMA peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the description of BR0 field from BRR register from GPIOF peripheral for STM32F0xx microcontroller?,Port x Reset bit y,0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,Port x set bit y (y=,0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,Port x set bit y (y=,0.13655904,0.13655904,0.7467533,0.7467533,0.13655904,False,True,0.0,0.0,0.6923067569732666,0.36067396551370623,Fail,0.7467533,False,True,0.7272727272727272,0.7,0.9151963591575623,0.6050716630979018,Partial,0.13655904,False,True,0.0,0.0,0.6923067569732666,0.36067396551370623,Fail,0.7467533,False,True,0.7272727272727272,0.7,0.9151963591575623,0.6050716630979018,Partial
stm32f0xx,What is the description of TSCE field from CR register from TSC peripheral for STM32F0xx microcontroller?,"Touch sensing controller
              enable",Enable TSC.,Enable TSC,Enable TSC.,Enable TSC,0.24255022,0.24255022,0.2377807,0.2377807,0.24255022,False,True,0.3333333333333333,0.0888888888888889,0.7749121189117432,0.4494754401511616,Fail,0.2377807,False,True,0.3333333333333333,0.0888888888888889,0.7588891983032227,0.44683352611131133,Fail,0.24255022,False,True,0.3333333333333333,0.0888888888888889,0.7749121189117432,0.4494754401511616,Fail,0.2377807,False,True,0.3333333333333333,0.0888888888888889,0.7588891983032227,0.44683352611131133,Fail
stm32f0xx,What is the description of G2_IO3 field from IOASCR register from TSC peripheral for STM32F0xx microcontroller?,"G2_IO3 analog switch
              enable","Gx_IOy: Gx_IOy Schmitt trigger hysteresis mode, x = 8 to 1, y = 4 to 1.","GPIO3 Schmitt trigger hysteresis mode, x = 8 to 1, y = 4 to 1.","Gx_IOy: Gx_IOy Schmitt trigger hysteresis mode, x = 8 to 1, y = 4 to 1.","GPIO3 Schmitt trigger hysteresis mode, x = 8 to 1, y = 4 to 1.",0.39530885,0.39530885,0.32605898,0.32605898,0.39530885,False,True,0.0,0.2535211267605634,0.7858626246452332,0.4003208926446001,Fail,0.32605898,False,True,0.0,0.25806451612903225,0.7752411961555481,0.39549235441992353,Fail,0.39530885,False,True,0.0,0.2535211267605634,0.7858626246452332,0.4003208926446001,Fail,0.32605898,False,True,0.0,0.25806451612903225,0.7752411961555481,0.39549235441992353,Fail
stm32f0xx,What is the bit_offset of SMBDEN field from CR1 register from I2C2 peripheral for STM32F0xx microcontroller?,21,15,12,15,12,0.7435976,0.7435976,0.6948294,0.6948294,0.7435976,False,False,0.0,0.0,0.9996315836906433,0.1871246188879013,Fail,0.6948294,False,False,0.0,0.0,0.9996758699417114,0.18469285070896146,Fail,0.7435976,False,False,0.0,0.0,0.9996315836906433,0.1871246188879013,Fail,0.6948294,False,False,0.0,0.0,0.9996758699417114,0.18469285070896146,Fail
stm32f0xx,What is the bit_offset of PUPDR13 field from PUPDR register from GPIOB peripheral for STM32F0xx microcontroller?,26,13,13,13,13,0.7643548,0.7643548,0.7643548,0.7643548,0.7643548,False,False,0.0,0.0,0.999550461769104,0.18815031051635744,Fail,0.7643548,False,False,0.0,0.0,0.999550461769104,0.18815031051635744,Fail,0.7643548,False,False,0.0,0.0,0.999550461769104,0.18815031051635744,Fail,0.7643548,False,False,0.0,0.0,0.999550461769104,0.18815031051635744,Fail
stm32f0xx,What is the description of TIF field from SR register from TIM1 peripheral for STM32F0xx microcontroller?,Trigger interrupt flag,TIM1 interrupt flag status register (TIM1_SR),TIM1 interrupt flag,TIM1 interrupt flag status register (TIM1_SR),TIM1 interrupt flag,0.62385684,0.62385684,0.7116252,0.7116252,0.62385684,False,True,0.4444444444444444,0.28888888888888886,0.8616940975189209,0.513780290087064,Partial,0.7116252,False,True,0.6666666666666666,0.7272727272727273,0.921539306640625,0.5935091266126343,Partial,0.62385684,False,True,0.4444444444444444,0.28888888888888886,0.8616940975189209,0.513780290087064,Partial,0.7116252,False,True,0.6666666666666666,0.7272727272727273,0.921539306640625,0.5935091266126343,Partial
stm32f0xx,What is the bit_offset of G4_IO4 field from IOSCR register from TSC peripheral for STM32F0xx microcontroller?,15,0x04,12,0x04,12,0.22150801,0.22150801,0.7611946,0.7611946,0.22150801,False,False,0.0,0.0,0.8384361863136292,0.13684082850813867,Fail,0.7611946,False,False,0.0,0.5,0.9997951984405518,0.213029009103775,Fail,0.22150801,False,False,0.0,0.0,0.8384361863136292,0.13684082850813867,Fail,0.7611946,False,False,0.0,0.5,0.9997951984405518,0.213029009103775,Fail
stm32f0xx,What is the bit_offset of CMIE field from CR1 register from USART1 peripheral for STM32F0xx microcontroller?,14,12,12,12,12,0.81254363,0.81254363,0.81254363,0.81254363,0.81254363,False,False,0.0,0.5,0.9997867941856384,0.21559520065784454,Fail,0.81254363,False,False,0.0,0.5,0.9997868537902832,0.21559520959854125,Fail,0.81254363,False,False,0.0,0.5,0.9997867941856384,0.21559520065784454,Fail,0.81254363,False,False,0.0,0.5,0.9997868537902832,0.21559520959854125,Fail
stm32f0xx,What is the description of UE field from CR1 register from USART2 peripheral for STM32F0xx microcontroller?,USART enable,USART enable.,USART enable.,USART enable.,USART enable.,0.9657006,0.9657006,0.9657006,0.9657006,0.9657006,True,True,0.5,0.9230769230769231,0.9743411540985107,0.8905900505872872,Pass,0.9657006,True,True,0.5,0.9230769230769231,0.9743411540985107,0.8905900505872872,Pass,0.9657006,True,True,0.5,0.9230769230769231,0.9743411540985107,0.8905900505872872,Pass,0.9657006,True,True,0.5,0.9230769230769231,0.9743411540985107,0.8905900505872872,Pass
stm32f0xx,What is the bit_width of LCK14 field from LCKR register from GPIOD peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the description of BS15 field from BSRR register from GPIOE peripheral for STM32F0xx microcontroller?,"Port x set bit y (y=
              0..15)",Port bit set/reset register (GPIOx_BSRR) (x = A to F),Port x set bit y (y = 15 to 0),Port bit set/reset register (GPIOx_BSRR) (x = A to F),Port x set bit y (y = 15 to 0),0.47426027,0.47426027,0.95694304,0.95694304,0.47426027,False,False,0.23529411764705882,0.339622641509434,0.7827286720275879,0.20516226993879919,Fail,0.95694304,False,True,0.588235294117647,0.6097560975609756,0.8459802269935608,0.5728790495068989,Partial,0.47426027,False,False,0.23529411764705882,0.339622641509434,0.7827286720275879,0.20516226993879919,Fail,0.95694304,False,True,0.588235294117647,0.6097560975609756,0.8459802269935608,0.5728790495068989,Partial
stm32f0xx,What is the bit_offset of TEACK field from ISR register from USART2 peripheral for STM32F0xx microcontroller?,21,1,12,1,12,0.465342,0.465342,0.6948294,0.6948294,0.465342,False,False,0.0,0.5,0.9994136691093445,0.19817914962768554,Fail,0.6948294,False,False,0.0,0.0,0.9996758699417114,0.18469285070896146,Fail,0.465342,False,False,0.0,0.5,0.9994136691093445,0.19817914962768554,Fail,0.6948294,False,False,0.0,0.0,0.9996758699417114,0.18469285070896146,Fail
stm32f0xx,What is the bit_width of WIN field from WINR register from IWDG peripheral for STM32F0xx microcontroller?,12,11,11,11,11,0.83577025,0.83577025,0.83577025,0.83577025,0.83577025,False,False,0.0,0.5,0.9999034404754639,0.21677402853965758,Fail,0.83577025,False,False,0.0,0.5,0.9999034404754639,0.21677402853965758,Fail,0.83577025,False,False,0.0,0.5,0.9999034404754639,0.21677402853965758,Fail,0.83577025,False,False,0.0,0.5,0.9999034404754639,0.21677402853965758,Fail
stm32f0xx,What is the description of LCKK field from LCKR register from GPIOD peripheral for STM32F0xx microcontroller?,Port x lock bit y,Lock key,Lock key,Lock key,Lock key,0.50719225,0.50719225,0.50719225,0.50719225,0.50719225,False,True,0.28571428571428575,0.2941176470588235,0.8392414450645447,0.4730945689588034,Fail,0.50719225,False,True,0.28571428571428575,0.2941176470588235,0.8392414450645447,0.4730945689588034,Fail,0.50719225,False,True,0.28571428571428575,0.2941176470588235,0.8392414450645447,0.4730945689588034,Fail,0.50719225,False,True,0.28571428571428575,0.2941176470588235,0.8392414450645447,0.4730945689588034,Fail
stm32f0xx,What is the description of WDU field from TSDR register from RTC peripheral for STM32F0xx microcontroller?,Week day units,Wake-up pin or Standard 0 0 0 0 GPIO PC13MODE bit Don’t care Don’t care Don’t care Don’t care Don’t care 1 0 PC13VALUE bit 0 1 Don’t care Don’t care Don’t care Don’t care Don’t care Don’t care 1 0 PC13VALUE bit 0 0 0 1 Output PP forced 0 0 0 0 Wake-up pin or Standard 0 0 0 0 GPIO PC13MODE bit Don’t care Don’t care Don’t care Don’t care Don’t care 1 0 PC13VALUE bit 0 1 Don’t care Don’t care Don’t care Don’t care Don’t care Don’t care 1 0 PC13VALUE bit 0 0 0 1 Output PP forced 0 0 0 0 Wake-up pin or Standard 0 0 0 0 GPIO PC13MODE bit Don’t care Don’t care Don’t care Don’t care Don’t care 1 0 PC13VALUE bit 0 1 Don’t care Don’t care Don’t care Don’t care Don’t care Don’t care 1 0 PC13VALUE bit 0 0 0 1 Output PP forced 0 0 0 0 Wake-up pin or Standard 0 0 0 0 GPIO PC13MODE bit Don’t care Don’t care Don’t care Don’t care Don’t care 1 0 PC13VALUE bit 0 1 Don’t care Don’t care Don’t care Don’t care Don’t care Don’t care 1 0 PC13VALUE bit 0 0 0 1 Output PP forced 0 0 0 0 Wake-up pin or Standard 0 0 0 0 GPIO PC13MODE bit Don’t care Don’t care Don’t care Don’t care Don’t care 1 0 PC13VALUE bit 0 1 Don’t care Don’t care Don’t care Don’t care Don’t care Don’t care 1 0 PC13VALUE bit 0 0 0 1 Output PP forced 0 0 0 0 Wake-up pin or Standard 0 0 0 0 GPIO PC13MODE bit Don’t care Don’t care Don’t care Don’t care Don’t care 1 0 PC13VALUE bit 0 1 Don’t care Don’t care Don’t care Don’t care Don’t care Don’t care 1 0 PC13VALUE bit 0 0 0 1 Output PP forced 0 0 0 0 Wake-up pin or Standard 0 0 0 0 GPIO PC13MODE bit Don’t care Don’t care Don’t care Don’t care Don’t care 1 0 PC13VALUE bit 0 1 Don’t care Don’t care Don’t care Don’t care Don’t care Don’t care 1 0 PC13VALUE bit 0 0 0 1 Output PP forced 0 0 0 0 Wake-up pin,Wake-up Duration Unit,Wake-up pin or Standard 0 0 0 0 GPIO PC13MODE bit Don’t care Don’t care Don’t care Don’t care Don’t care 1 0 PC13VALUE bit 0 1 Don’t care Don’t care Don’t care Don’t care Don’t care Don’t care 1 0 PC13VALUE bit 0 0 0 1 Output PP forced 0 0 0 0 Wake-up pin or Standard 0 0 0 0 GPIO PC13MODE bit Don’t care Don’t care Don’t care Don’t care Don’t care 1 0 PC13VALUE bit 0 1 Don’t care Don’t care Don’t care Don’t care Don’t care Don’t care 1 0 PC13VALUE bit 0 0 0 1 Output PP forced 0 0 0 0 Wake-up pin or Standard 0 0 0 0 GPIO PC13MODE bit Don’t care Don’t care Don’t care Don’t care Don’t care 1 0 PC13VALUE bit 0 1 Don’t care Don’t care Don’t care Don’t care Don’t care Don’t care 1 0 PC13VALUE bit 0 0 0 1 Output PP forced 0 0 0 0 Wake-up pin or Standard 0 0 0 0 GPIO PC13MODE bit Don’t care Don’t care Don’t care Don’t care Don’t care 1 0 PC13VALUE bit 0 1 Don’t care Don’t care Don’t care Don’t care Don’t care Don’t care 1 0 PC13VALUE bit 0 0 0 1 Output PP forced 0 0 0 0 Wake-up pin or Standard 0 0 0 0 GPIO PC13MODE bit Don’t care Don’t care Don’t care Don’t care Don’t care 1 0 PC13VALUE bit 0 1 Don’t care Don’t care Don’t care Don’t care Don’t care Don’t care 1 0 PC13VALUE bit 0 0 0 1 Output PP forced 0 0 0 0 Wake-up pin or Standard 0 0 0 0 GPIO PC13MODE bit Don’t care Don’t care Don’t care Don’t care Don’t care 1 0 PC13VALUE bit 0 1 Don’t care Don’t care Don’t care Don’t care Don’t care Don’t care 1 0 PC13VALUE bit 0 0 0 1 Output PP forced 0 0 0 0 Wake-up pin or Standard 0 0 0 0 GPIO PC13MODE bit Don’t care Don’t care Don’t care Don’t care Don’t care 1 0 PC13VALUE bit 0 1 Don’t care Don’t care Don’t care Don’t care Don’t care Don’t care 1 0 PC13VALUE bit 0 0 0 1 Output PP forced 0 0 0 0 Wake-up pin,Wake-up Duration Unit,0.04273934,0.04273934,0.37488022,0.37488022,0.04273934,False,True,0.0,0.006980802792321161,0.7161645293235779,0.35991068649679475,Fail,0.37488022,False,True,0.0,0.33333333333333337,0.8842196464538574,0.41804362485806146,Fail,0.04273934,False,True,0.0,0.006980802792321161,0.7161645293235779,0.35991068649679475,Fail,0.37488022,False,True,0.0,0.33333333333333337,0.8842196464538574,0.41804362485806146,Fail
stm32f0xx,What is the bit_width of SWIER15 field from SWIER register from EXTI peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_offset of MR14 field from IMR register from EXTI peripheral for STM32F0xx microcontroller?,14,14,14,14,14,0.99999994,0.99999994,0.99999994,0.99999994,0.99999994,True,True,1.0,1.0,0.9999999403953552,0.9999999880790711,Pass,0.99999994,True,True,1.0,1.0,1.0,0.9999999970197678,Pass,0.99999994,True,True,1.0,1.0,0.9999999403953552,0.9999999880790711,Pass,0.99999994,True,True,1.0,1.0,1.0,0.9999999970197678,Pass
stm32f0xx,What is the bit_offset of ARPE field from CR1 register from TIM15 peripheral for STM32F0xx microcontroller?,7,10,7,10,7,0.73856735,0.73856735,1.0000001,1.0000001,0.73856735,False,False,0.0,0.0,0.999607264995575,0.18686945736408234,Fail,1.0000001,True,True,1.0,1.0,1.0,1.0000000059604646,Pass,0.73856735,False,False,0.0,0.0,0.999607264995575,0.18686945736408234,Fail,1.0000001,True,True,1.0,1.0,1.0,1.0000000059604646,Pass
stm32f0xx,What is the description of SPE field from CR1 register from SPI1 peripheral for STM32F0xx microcontroller?,SPI enable,SPI enable,SPI enable,SPI enable,SPI enable,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,1.000000238418579,1.0000000417232513,Pass,1.0000001,True,True,1.0,1.0,1.000000238418579,1.0000000417232513,Pass,1.0000001,True,True,1.0,1.0,1.000000238418579,1.0000000417232513,Pass,1.0000001,True,True,1.0,1.0,1.000000238418579,1.0000000417232513,Pass
stm32f0xx,What is the description of BRESTP field from CFGR register from CEC peripheral for STM32F0xx microcontroller?,"Rx-stop on bit rising
              error",Break received frame and send Error frame.,BRESTP: Bit Restart Period (not available on STM32F05x devices),Break received frame and send Error frame.,BRESTP: Bit Restart Period (not available on STM32F05x devices),0.33986333,0.33986333,0.41533104,0.41533104,0.33986333,False,True,0.16666666666666666,0.11904761904761907,0.7590527534484863,0.42013679380927765,Fail,0.41533104,False,True,0.2857142857142857,0.2063492063492064,0.7453123331069946,0.4500237192189883,Fail,0.33986333,False,True,0.16666666666666666,0.11904761904761907,0.7590527534484863,0.42013679380927765,Fail,0.41533104,False,True,0.2857142857142857,0.2063492063492064,0.7453123331069946,0.4500237192189883,Fail
stm32f0xx,What is the description of CMCF field from ICR register from USART2 peripheral for STM32F0xx microcontroller?,Character match clear flag,10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x10000000,10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x10000000,0.14285998,0.14285998,0.11347355,0.11347355,0.14285998,False,True,0.0,0.0,0.6729274988174438,0.35808212384581567,Fail,0.11347355,False,True,0.0,0.0,0.772729218006134,0.37158306017518045,Fail,0.14285998,False,True,0.0,0.0,0.6729274988174438,0.35808212384581567,Fail,0.11347355,False,True,0.0,0.0,0.772729218006134,0.37158306017518045,Fail
stm32f0xx,What is the address_offset of DCR register from TIM1 peripheral for STM32F0xx microcontroller?,0x48,0x24,0x10,0x24,0x10,0.8056854,0.8056854,0.7397251,0.7397251,0.8056854,False,False,0.0,0.5,0.9708172082901001,0.21090685129165648,Fail,0.7397251,False,False,0.0,0.5,0.9479418992996216,0.20417754054069517,Fail,0.8056854,False,False,0.0,0.5,0.9708172082901001,0.21090685129165648,Fail,0.7397251,False,False,0.0,0.5,0.9479418992996216,0.20417754054069517,Fail
stm32f0xx,List all the registers of RTC peripheral for STM32F0xx microcontroller.,"TR, DR, CR, ISR, PRER, ALRMAR, WPR, SSR, SHIFTR, TSTR, TSDR, TSSSR, CALR, TAFCR, ALRMASSR, BKP0R, BKP1R, BKP2R, BKP3R, BKP4R","RTC_ALRMAR, RTC_ALRMASSR, RTC_ALRMBR, RTC_ALRMBSSR, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_","ALRMAR, ALRMBR, PRER, RTC_SR, RTC_DR, TSTR, TSDR, TSSSR, TAFCR, BKP0R, BKP1R, BKP2R, BKP3R, BKP4R, BKP5R, BKP6R, BKP7R, BKP8R, BKP9R, BKP10R, BKP11R, BKP12R, BKP13R, BKP14R, BKP15R, ICSR, PRERH, ALRMASSR, ALRMBSSR, TIMERSTR, TIMERSSSR, TIMERTAFCR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUP","RTC_ALRMAR, RTC_ALRMASSR, RTC_ALRMBR, RTC_ALRMBSSR, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_ALRMCFG, RTC_ALRMRL, RTC_ALRMSSR, RTC_ALRMF, RTC_","ALRMAR, ALRMBR, PRER, RTC_SR, RTC_DR, TSTR, TSDR, TSSSR, TAFCR, BKP0R, BKP1R, BKP2R, BKP3R, BKP4R, BKP5R, BKP6R, BKP7R, BKP8R, BKP9R, BKP10R, BKP11R, BKP12R, BKP13R, BKP14R, BKP15R, ICSR, PRERH, ALRMASSR, ALRMBSSR, TIMERSTR, TIMERSSSR, TIMERTAFCR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUPR, TIMERBKUP",0.59418213,0.59418213,0.748034,0.748034,0.59418213,False,True,0.0,0.08566275924256084,0.7848111987113953,0.40171392445256837,Fail,0.748034,False,True,0.17460317460317462,0.08649602824360103,0.8517975807189941,0.4544167734605005,Fail,0.59418213,False,True,0.0,0.08566275924256084,0.7848111987113953,0.40171392445256837,Fail,0.748034,False,True,0.17460317460317462,0.08649602824360103,0.8517975807189941,0.4544167734605005,Fail
stm32f0xx,What is the description of MR7 field from IMR register from EXTI peripheral for STM32F0xx microcontroller?,Interrupt Mask on line 7,MR7: Master/Slave mode for TIM14,Port x set bit y (y = 15 to 0),MR7: Master/Slave mode for TIM14,Port x set bit y (y = 15 to 0),0.09419404,0.09419404,0.16334751,0.16334751,0.09419404,False,False,0.0,0.1875,0.8313722014427185,0.13879053220152854,Fail,0.16334751,False,False,0.0,0.19999999999999996,0.822219967842102,0.14150037080049516,Fail,0.09419404,False,False,0.0,0.1875,0.8313722014427185,0.13879053220152854,Fail,0.16334751,False,False,0.0,0.19999999999999996,0.822219967842102,0.14150037080049516,Fail
stm32f0xx,List all the fields of LCKR register from GPIOF peripheral for STM32F0xx microcontroller.,"LCKK, LCK15, LCK14, LCK13, LCK12, LCK11, LCK10, LCK9, LCK8, LCK7, LCK6, LCK5, LCK4, LCK3, LCK2, LCK1, LCK0","EOI0, EOI1, EOI2, EOI3, EOI4, EOI5, EOI6, EOI7, EOI8, EOI9, EOI10, EOI11, EOI12, EOI13, EOI14, EOI15, EOI16, EOI17, EOI18, EOI19, EOI20, EOI21, EOI22, EOI23, EOI24, EOI25, EOI26, EOI27, EOI28, EOI29, EOI30, EOI31, EOI32, EOI33, EOI34, EOI35, EOI36, EOI37, EOI38, EOI39, EOI40, EOI41, EOI42, EOI43, EOI44, EOI45, EOI46, EOI47, EOI48, EOI49, EOI50, EOI51, EOI52, EOI53, EOI54, EOI55, EOI56, EOI57, EOI58, EOI59, EOI60, EOI61, EOI62, EOI63, EOI64, EOI65, EOI66, EOI67, EOI68, EOI69, EOI70, EOI71, EOI72, EOI73, EOI74, EOI75, EOI76, EOI77, EOI78, EOI79, EOI80, EOI81, EOI82, EOI83, EOI84, EOI85, EOI86, EOI87, EOI88, EOI89, EOI90, EOI91, EOI92, EOI93, EOI94, EOI95, EOI96, EOI97, EOI98, EOI99, EOI100, EOI101, EOI102, EOI103, EOI104, EOI105, EOI106, EOI107, EOI108, EOI109, EOI110, EOI111, EOI112, EOI113, EOI114, EOI115, EOI116, EOI117, EOI118, EOI119, EOI120, EOI121, EOI122, EOI123, EOI124, EOI","LCKK, LCK0, LCK1, LCK2, LCK3, LCK4, LCK5, LCK6, LCK7, LCK8, LCK9, LCK10, LCK11, LCK12, LCK13, LCK14, LCK15, LCK16, LCK17, LCK18, LCK19, LCK20, LCK21, LCK22, LCK23, LCK24, LCK25, LCK26, LCK27, LCK28, LCK29, LCK30, LCK31, LCK32, LCK33, LCK34, LCK35, LCK36, LCK37, LCK38, LCK39, LCK40, LCK41, LCK42, LCK43, LCK44, LCK45, LCK46, LCK47, LCK48, LCK49, LCK50, LCK51, LCK52, LCK53, LCK54, LCK55, LCK56, LCK57, LCK58, LCK59, LCK60, LCK61, LCK62, LCK63, LCK64, LCK65, LCK66, LCK67, LCK68, LCK69, LCK70, LCK71, LCK72, LCK73, LCK74, LCK75, LCK76, LCK77, LCK78, LCK79, LCK80, LCK81, LCK82, LCK83, LCK84, LCK85, LCK86, LCK87, LCK88, LCK89, LCK90, LCK91, LCK92, LCK93, LCK94, LCK95, LCK96, LCK97, LCK98, LCK99, LCK100, LCK101, LCK102, LCK103, LCK104, LCK105, LCK106, LCK107, LCK108, LCK109, LCK110, LCK111, LCK112, LCK113, LCK114, LCK115, LCK116, LCK117, LCK118, LCK119, LCK120, LCK121, LCK122, LCK123, LCK124, LCK125, LCK126, LCK127, LCK128, LCK129, LCK130, LCK131, LCK132, LCK133, LCK134, LCK135, LCK136, LCK137, LCK138, LCK139, LCK140, LCK141, LCK142, LCK143, LCK144, LCK14","EOI0, EOI1, EOI2, EOI3, EOI4, EOI5, EOI6, EOI7, EOI8, EOI9, EOI10, EOI11, EOI12, EOI13, EOI14, EOI15, EOI16, EOI17, EOI18, EOI19, EOI20, EOI21, EOI22, EOI23, EOI24, EOI25, EOI26, EOI27, EOI28, EOI29, EOI30, EOI31, EOI32, EOI33, EOI34, EOI35, EOI36, EOI37, EOI38, EOI39, EOI40, EOI41, EOI42, EOI43, EOI44, EOI45, EOI46, EOI47, EOI48, EOI49, EOI50, EOI51, EOI52, EOI53, EOI54, EOI55, EOI56, EOI57, EOI58, EOI59, EOI60, EOI61, EOI62, EOI63, EOI64, EOI65, EOI66, EOI67, EOI68, EOI69, EOI70, EOI71, EOI72, EOI73, EOI74, EOI75, EOI76, EOI77, EOI78, EOI79, EOI80, EOI81, EOI82, EOI83, EOI84, EOI85, EOI86, EOI87, EOI88, EOI89, EOI90, EOI91, EOI92, EOI93, EOI94, EOI95, EOI96, EOI97, EOI98, EOI99, EOI100, EOI101, EOI102, EOI103, EOI104, EOI105, EOI106, EOI107, EOI108, EOI109, EOI110, EOI111, EOI112, EOI113, EOI114, EOI115, EOI116, EOI117, EOI118, EOI119, EOI120, EOI121, EOI122, EOI123, EOI124, EOI","LCKK, LCK0, LCK1, LCK2, LCK3, LCK4, LCK5, LCK6, LCK7, LCK8, LCK9, LCK10, LCK11, LCK12, LCK13, LCK14, LCK15, LCK16, LCK17, LCK18, LCK19, LCK20, LCK21, LCK22, LCK23, LCK24, LCK25, LCK26, LCK27, LCK28, LCK29, LCK30, LCK31, LCK32, LCK33, LCK34, LCK35, LCK36, LCK37, LCK38, LCK39, LCK40, LCK41, LCK42, LCK43, LCK44, LCK45, LCK46, LCK47, LCK48, LCK49, LCK50, LCK51, LCK52, LCK53, LCK54, LCK55, LCK56, LCK57, LCK58, LCK59, LCK60, LCK61, LCK62, LCK63, LCK64, LCK65, LCK66, LCK67, LCK68, LCK69, LCK70, LCK71, LCK72, LCK73, LCK74, LCK75, LCK76, LCK77, LCK78, LCK79, LCK80, LCK81, LCK82, LCK83, LCK84, LCK85, LCK86, LCK87, LCK88, LCK89, LCK90, LCK91, LCK92, LCK93, LCK94, LCK95, LCK96, LCK97, LCK98, LCK99, LCK100, LCK101, LCK102, LCK103, LCK104, LCK105, LCK106, LCK107, LCK108, LCK109, LCK110, LCK111, LCK112, LCK113, LCK114, LCK115, LCK116, LCK117, LCK118, LCK119, LCK120, LCK121, LCK122, LCK123, LCK124, LCK125, LCK126, LCK127, LCK128, LCK129, LCK130, LCK131, LCK132, LCK133, LCK134, LCK135, LCK136, LCK137, LCK138, LCK139, LCK140, LCK141, LCK142, LCK143, LCK144, LCK14",0.48291507,0.48291507,0.7616443,0.7616443,0.48291507,False,True,0.0,0.05935050391937291,0.7883848547935486,0.3953710070966607,Fail,0.7616443,False,True,0.1951219512195122,0.09990574929311968,0.8919351696968079,0.4658921683530134,Fail,0.48291507,False,True,0.0,0.05935050391937291,0.7883848547935486,0.3953710070966607,Fail,0.7616443,False,True,0.1951219512195122,0.09990574929311968,0.8919351696968079,0.4658921683530134,Fail
stm32f0xx,What is the bit_width of LCK10 field from LCKR register from GPIOE peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the description of MODER12 field from MODER register from GPIOA peripheral for STM32F0xx microcontroller?,"Port x configuration bits (y =
              0..15)",Port 12 mode bits,Port x mode bits (Px_MODE0...Px_MODE15),Port 12 mode bits,Port x mode bits (Px_MODE0...Px_MODE15),0.5597809,0.5597809,0.70392686,0.70392686,0.5597809,False,False,0.36363636363636365,0.21568627450980393,0.7815611958503723,0.22873481061581832,Fail,0.70392686,False,False,0.5,0.3529411764705882,0.8005284667015076,0.27292267189306374,Fail,0.5597809,False,False,0.36363636363636365,0.21568627450980393,0.7815611958503723,0.22873481061581832,Fail,0.70392686,False,False,0.5,0.3529411764705882,0.8005284667015076,0.27292267189306374,Fail
stm32f0xx,What is the bit_offset of COMP1INSEL field from CSR register from COMP peripheral for STM32F0xx microcontroller?,4,12,12,12,12,0.6974304,0.6974304,0.6974304,0.6974304,0.6974304,False,False,0.0,0.0,0.9993847608566284,0.18477923274040223,Fail,0.6974304,False,False,0.0,0.0,0.9993846416473389,0.18477921485900878,Fail,0.6974304,False,False,0.0,0.0,0.9993847608566284,0.18477923274040223,Fail,0.6974304,False,False,0.0,0.0,0.9993846416473389,0.18477921485900878,Fail
stm32f0xx,What is the bit_offset of WUS field from CR3 register from USART2 peripheral for STM32F0xx microcontroller?,20,0x1c,24,0x1c,24,0.24186471,0.24186471,0.735579,0.735579,0.24186471,False,False,0.0,0.0,0.8086841106414795,0.13339585214853286,Fail,0.735579,False,False,0.0,0.5,0.99953693151474,0.21170949041843412,Fail,0.24186471,False,False,0.0,0.0,0.8086841106414795,0.13339585214853286,Fail,0.735579,False,False,0.0,0.5,0.99953693151474,0.21170949041843412,Fail
stm32f0xx,What is the size of SMPR register from ADC peripheral for STM32F0xx microcontroller?,32,12,16,12,16,0.6645521,0.6645521,0.69824684,0.69824684,0.6645521,False,False,0.0,0.5,0.9997698068618774,0.20819307565689088,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.6645521,False,False,0.0,0.5,0.9997698068618774,0.20819307565689088,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail
stm32f0xx,What is the description of BR5 field from BRR register from GPIOA peripheral for STM32F0xx microcontroller?,Port x Reset bit y,Port bit reset 5/15 (GPIOA_BRR) (x = A to F),Port Reset x (x = 5 to 15),Port bit reset 5/15 (GPIOA_BRR) (x = A to F),Port Reset x (x = 5 to 15),0.6681554,0.6681554,0.7369063,0.7369063,0.6681554,False,True,0.4,0.2954545454545454,0.857462465763092,0.5067998657443307,Partial,0.7369063,False,True,0.4615384615384615,0.42307692307692313,0.8696815967559814,0.5307590924776519,Partial,0.6681554,False,True,0.4,0.2954545454545454,0.857462465763092,0.5067998657443307,Partial,0.7369063,False,True,0.4615384615384615,0.42307692307692313,0.8696815967559814,0.5307590924776519,Partial
stm32f0xx,What is the bit_width of BR14 field from BRR register from GPIOE peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the address_offset of SMCR register from TIM2 peripheral for STM32F0xx microcontroller?,0x8,0x08,0x08,0x08,0x08,0.9500388,0.9500388,0.9500388,0.9500388,0.9500388,False,False,0.0,0.75,0.9420706033706665,0.22631253004074095,Fail,0.9500388,False,False,0.0,0.75,0.9420706629753113,0.2263125389814377,Fail,0.9500388,False,False,0.0,0.75,0.9420706033706665,0.22631253004074095,Fail,0.9500388,False,False,0.0,0.75,0.9420706629753113,0.2263125389814377,Fail
stm32f0xx,What is the bit_width of BR15 field from BRR register from GPIOB peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_offset of OT14 field from OTYPER register from GPIOB peripheral for STM32F0xx microcontroller?,14,14,14,14,14,0.99999994,0.99999994,0.99999994,0.99999994,0.99999994,True,True,1.0,1.0,0.9999999403953552,0.9999999880790711,Pass,0.99999994,True,True,1.0,1.0,1.0,0.9999999970197678,Pass,0.99999994,True,True,1.0,1.0,0.9999999403953552,0.9999999880790711,Pass,0.99999994,True,True,1.0,1.0,1.0,0.9999999970197678,Pass
stm32f0xx,What is the description of IDR register from GPIOF peripheral for STM32F0xx microcontroller?,GPIO port input data register,Input data register (GPIOx_IDR) or peripheral (alternate function input),GPIO Data Register (IDR),Input data register (GPIOx_IDR) or peripheral (alternate function input),GPIO Data Register (IDR),0.7072822,0.7072822,0.6855769,0.6855769,0.7072822,False,True,0.42857142857142855,0.18055555555555558,0.8774839639663696,0.5117287673647442,Partial,0.6855769,False,True,0.6666666666666665,0.3448275862068966,0.8227189779281616,0.5582614051199507,Partial,0.7072822,False,True,0.42857142857142855,0.18055555555555558,0.8774839639663696,0.5117287673647442,Partial,0.6855769,False,True,0.6666666666666665,0.3448275862068966,0.8227189779281616,0.5582614051199507,Partial
stm32f0xx,What is the description of CCR1 register from TIM1 peripheral for STM32F0xx microcontroller?,capture/compare register 1,0x34 TIM1_CCR1 CCR1{15:O],0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x,0x34 TIM1_CCR1 CCR1{15:O],0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x,0.15758449,0.15758449,0.06914776,0.06914776,0.15758449,False,False,0.0,0.038461538461538436,0.790554940700531,0.12838554244775038,Fail,0.06914776,False,False,0.0,0.0052151238591916504,0.6679133176803589,0.10390514175430658,Fail,0.15758449,False,False,0.0,0.038461538461538436,0.790554940700531,0.12838554244775038,Fail,0.06914776,False,False,0.0,0.0052151238591916504,0.6679133176803589,0.10390514175430658,Fail
stm32f0xx,What is the bit_offset of SWIER12 field from SWIER register from EXTI peripheral for STM32F0xx microcontroller?,12,12,12,12,12,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass
stm32f0xx,What is the bit_offset of MODER7 field from MODER register from GPIOF peripheral for STM32F0xx microcontroller?,14,27,28,27,28,0.7147802,0.7147802,0.73490614,0.73490614,0.7147802,False,False,0.0,0.0,0.9995664358139038,0.18567397594451904,Fail,0.73490614,False,False,0.0,0.0,0.9995378851890564,0.18667598962783813,Fail,0.7147802,False,False,0.0,0.0,0.9995664358139038,0.18567397594451904,Fail,0.73490614,False,False,0.0,0.0,0.9995378851890564,0.18667598962783813,Fail
stm32f0xx,What is the bit_offset of TXDMAEN field from CR2 register from SPI1 peripheral for STM32F0xx microcontroller?,1,0x02,10,0x02,10,0.39111978,0.39111978,0.61559385,0.61559385,0.39111978,False,False,0.0,0.0,0.8581029176712036,0.14827142655849457,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.39111978,False,False,0.0,0.0,0.8581029176712036,0.14827142655849457,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial
stm32f0xx,What is the bit_offset of TXBRIE field from IER register from CEC peripheral for STM32F0xx microcontroller?,8,0x20,24,0x20,24,0.41964573,0.41964573,0.7101001,0.7101001,0.41964573,False,False,0.0,0.0,0.8525875210762024,0.14887041449546815,Fail,0.7101001,False,False,0.0,0.0,0.9991757273674011,0.18538136482238768,Fail,0.41964573,False,False,0.0,0.0,0.8525875210762024,0.14887041449546815,Fail,0.7101001,False,False,0.0,0.0,0.9991757273674011,0.18538136482238768,Fail
stm32f0xx,What is the description of RXFRQ field from RQR register from USART1 peripheral for STM32F0xx microcontroller?,Receive data flush request,Transmit data flush request,RXFRQ: Receive data flush request,Transmit data flush request,RXFRQ: Receive data flush request,0.8970978,0.8970978,0.73547435,0.73547435,0.8970978,False,True,0.75,0.7037037037037037,0.9441878199577332,0.6216682494790465,Partial,0.73547435,True,True,0.888888888888889,0.7878787878787878,0.9136470556259155,0.9409924929190164,Pass,0.8970978,False,True,0.75,0.7037037037037037,0.9441878199577332,0.6216682494790465,Partial,0.73547435,True,True,0.888888888888889,0.7878787878787878,0.9136470556259155,0.9409924929190164,Pass
stm32f0xx,What is the bit_width of CC1NP field from CCER register from TIM1 peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the address_offset of TXDR register from CEC peripheral for STM32F0xx microcontroller?,0x8,0x14,0x10,0x14,0x10,0.77292097,0.77292097,0.77820575,0.77820575,0.77292097,False,False,0.0,0.5,0.928348183631897,0.20289827585220335,Fail,0.77820575,False,False,0.0,0.5,0.9573887586593628,0.2075186014175415,Fail,0.77292097,False,False,0.0,0.5,0.928348183631897,0.20289827585220335,Fail,0.77820575,False,False,0.0,0.5,0.9573887586593628,0.2075186014175415,Fail
stm32f0xx,What is the bit_width of TCIF1 field from ISR register from DMA peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of OT1 field from OTYPER register from GPIOB peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of ADDRIE field from CR1 register from I2C2 peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_offset of TXUDR field from ISR register from CEC peripheral for STM32F0xx microcontroller?,10,25,24,25,24,0.5278448,0.5278448,0.5860137,0.5860137,0.5278448,False,False,0.0,0.0,0.9997838735580444,0.17635982036590575,Fail,0.5860137,False,False,0.0,0.0,0.9993184208869934,0.17919844686985015,Fail,0.5278448,False,False,0.0,0.0,0.9997838735580444,0.17635982036590575,Fail,0.5860137,False,False,0.0,0.0,0.9993184208869934,0.17919844686985015,Fail
stm32f0xx,What is the bit_offset of MER field from CR register from Flash peripheral for STM32F0xx microcontroller?,2,0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,10,0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,10,0.34206247,0.34206247,0.6143246,0.6143246,0.34206247,False,False,0.0,0.0,0.7004967331886292,0.12217763364315033,Fail,0.6143246,False,False,0.0,0.0,0.9990472793579102,0.18057332336902618,Fail,0.34206247,False,False,0.0,0.0,0.7004967331886292,0.12217763364315033,Fail,0.6143246,False,False,0.0,0.0,0.9990472793579102,0.18057332336902618,Fail
stm32f0xx,What is the size of SMCR register from TIM3 peripheral for STM32F0xx microcontroller?,32,128,32,128,32,0.6433123,0.6433123,0.9999999,0.9999999,0.6433123,False,False,0.0,0.33333333333333337,0.9996486902236938,0.19877958397070566,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.6433123,False,False,0.0,0.33333333333333337,0.9996486902236938,0.19877958397070566,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f0xx,What is the description of EXTI4 field from EXTICR2 register from SYSCFG peripheral for STM32F0xx microcontroller?,EXTI 4 configuration bits,EXTI4: EXTI line 4 interrupt request pending,EXTI4 pin interrupt request pending,EXTI4: EXTI line 4 interrupt request pending,EXTI4 pin interrupt request pending,0.5119442,0.5119442,0.48350352,0.48350352,0.5119442,False,True,0.36363636363636365,0.2727272727272727,0.8763112425804138,0.49340753148902544,Fail,0.48350352,False,False,0.0,0.3142857142857143,0.9052984118461609,0.17568422351564678,Fail,0.5119442,False,True,0.36363636363636365,0.2727272727272727,0.8763112425804138,0.49340753148902544,Fail,0.48350352,False,False,0.0,0.3142857142857143,0.9052984118461609,0.17568422351564678,Fail
stm32f0xx,What is the bit_offset of ODR12 field from ODR register from GPIOB peripheral for STM32F0xx microcontroller?,12,12,12,12,12,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass
stm32f0xx,What is the bit_offset of IDR14 field from IDR register from GPIOC peripheral for STM32F0xx microcontroller?,14,15,14,15,14,0.8838254,0.8838254,0.99999994,0.99999994,0.8838254,False,False,0.0,0.5,0.9999033808708191,0.2191767781972885,Fail,0.99999994,True,True,1.0,1.0,1.0,0.9999999970197678,Pass,0.8838254,False,False,0.0,0.5,0.9999033808708191,0.2191767781972885,Fail,0.99999994,True,True,1.0,1.0,1.0,0.9999999970197678,Pass
stm32f0xx,What is the bit_width of PREDIV field from CFGR2 register from RCC peripheral for STM32F0xx microcontroller?,4,3:0,3:0,3:0,3:0,0.3813084,0.3813084,0.3813084,0.3813084,0.3813084,False,False,0.0,0.0,0.8686728477478027,0.14936634749174116,Fail,0.3813084,False,False,0.0,0.0,0.8686729073524475,0.1493663564324379,Fail,0.3813084,False,False,0.0,0.0,0.8686728477478027,0.14936634749174116,Fail,0.3813084,False,False,0.0,0.0,0.8686729073524475,0.1493663564324379,Fail
stm32f0xx,What is the bit_offset of OSPEEDR7 field from OSPEEDR register from GPIOC peripheral for STM32F0xx microcontroller?,14,28,28,28,28,0.73490614,0.73490614,0.73490614,0.73490614,0.73490614,False,False,0.0,0.0,0.9995378851890564,0.18667598962783813,Fail,0.73490614,False,False,0.0,0.0,0.9995380640029907,0.1866760164499283,Fail,0.73490614,False,False,0.0,0.0,0.9995378851890564,0.18667598962783813,Fail,0.73490614,False,False,0.0,0.0,0.9995380640029907,0.1866760164499283,Fail
stm32f0xx,What is the bit_offset of G5_IO3 field from IOHCR register from TSC peripheral for STM32F0xx microcontroller?,18,12,12,12,12,0.6573684,0.6573684,0.6573684,0.6573684,0.6573684,False,False,0.0,0.5,0.9997729063034058,0.20783435702323913,Fail,0.6573684,False,False,0.0,0.5,0.9997729063034058,0.20783435702323913,Fail,0.6573684,False,False,0.0,0.5,0.9997729063034058,0.20783435702323913,Fail,0.6573684,False,False,0.0,0.5,0.9997729063034058,0.20783435702323913,Fail
stm32f0xx,What is the bit_offset of OC2PE field from CCMR1_Output register from TIM15 peripheral for STM32F0xx microcontroller?,11,388/1017,12,388/1017,12,0.2588225,0.2588225,0.83577025,0.83577025,0.2588225,False,False,0.0,0.25,0.8397756218910217,0.1514074683189392,Fail,0.83577025,False,False,0.0,0.5,0.9999034404754639,0.21677402853965758,Fail,0.2588225,False,False,0.0,0.25,0.8397756218910217,0.1514074683189392,Fail,0.83577025,False,False,0.0,0.5,0.9999034404754639,0.21677402853965758,Fail
stm32f0xx,What is the bit_offset of SETPEND field from ISPR register from NVIC peripheral for STM32F0xx microcontroller?,0,0x10000000,0,0x10000000,0,0.5619169,0.5619169,1.0000001,1.0000001,0.5619169,True,False,0.0,0.09999999999999998,0.8072391152381897,0.45418171167373655,Fail,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass,0.5619169,True,False,0.0,0.09999999999999998,0.8072391152381897,0.45418171167373655,Fail,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass
stm32f0xx,What is the bit_width of PPRE field from CFGR register from RCC peripheral for STM32F0xx microcontroller?,3,2,2,2,2,0.86652684,0.86652684,0.86652684,0.86652684,0.86652684,False,False,0.0,0.0,0.9998127222061157,0.19329825043678284,Fail,0.86652684,False,False,0.0,0.0,0.9998127222061157,0.19329825043678284,Fail,0.86652684,False,False,0.0,0.0,0.9998127222061157,0.19329825043678284,Fail,0.86652684,False,False,0.0,0.0,0.9998127222061157,0.19329825043678284,Fail
stm32f0xx,What is the description of G3S field from IOGCSR register from TSC peripheral for STM32F0xx microcontroller?,Analog I/O group x status,GPIO group 3 status.,"G3S: G3 Schmitt trigger hysteresis mode, x = 8 to 1, y = 4 to 1.",GPIO group 3 status.,"G3S: G3 Schmitt trigger hysteresis mode, x = 8 to 1, y = 4 to 1.",0.45379412,0.45379412,0.22868377,0.22868377,0.45379412,False,True,0.22222222222222224,0.6,0.9035526514053345,0.48266704824235707,Fail,0.22868377,False,True,0.09523809523809523,0.15625,0.8156998753547668,0.4106492888359796,Fail,0.45379412,False,True,0.22222222222222224,0.6,0.9035526514053345,0.48266704824235707,Fail,0.22868377,False,True,0.09523809523809523,0.15625,0.8156998753547668,0.4106492888359796,Fail
stm32f0xx,What is the size of PUPDR register from GPIOB peripheral for STM32F0xx microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f0xx,What is the description of TR2 field from FTSR register from EXTI peripheral for STM32F0xx microcontroller?,"Falling trigger event configuration of
              line 2",Trigger event configuration bit of line 2 for TIM2 peripheral.,Port x trigger enable bit for timer/counter 2 (TIM2),Trigger event configuration bit of line 2 for TIM2 peripheral.,Port x trigger enable bit for timer/counter 2 (TIM2),0.58154345,0.58154345,0.3295909,0.3295909,0.58154345,False,True,0.7058823529411764,0.4354838709677419,0.7936477065086365,0.5610749923922758,Partial,0.3295909,False,True,0.25,0.27118644067796616,0.7728431820869446,0.44596534368850416,Fail,0.58154345,False,True,0.7058823529411764,0.4354838709677419,0.7936477065086365,0.5610749923922758,Partial,0.3295909,False,True,0.25,0.27118644067796616,0.7728431820869446,0.44596534368850416,Fail
stm32f0xx,What is the bit_width of MSIZE field from CCR7 register from DMA peripheral for STM32F0xx microcontroller?,2,2,10,2,10,1.0000002,1.0000002,0.6143246,0.6143246,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,0.6143246,False,False,0.0,0.0,0.9990472793579102,0.18057332336902618,Fail,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,0.6143246,False,False,0.0,0.0,0.9990472793579102,0.18057332336902618,Fail
stm32f0xx,List all the fields of CCR1 register from TIM15 peripheral for STM32F0xx microcontroller.,CCR1,0x34 TIM1_CCR1 CCR1{15:O],"0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17",0x34 TIM1_CCR1 CCR1{15:O],"0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17",0.57622206,0.57622206,0.14648908,0.14648908,0.57622206,True,True,0.0,0.16000000000000003,0.844650387763977,0.7135086612701417,Pass,0.14648908,False,True,0.0,0.0013037809647978849,0.692854642868042,0.36131783966679304,Fail,0.57622206,True,True,0.0,0.16000000000000003,0.844650387763977,0.7135086612701417,Pass,0.14648908,False,True,0.0,0.0013037809647978849,0.692854642868042,0.36131783966679304,Fail
stm32f0xx,List all the fields of EXTICR4 register from SYSCFG peripheral for STM32F0xx microcontroller.,"EXTI15, EXTI14, EXTI13, EXTI12","EMI0, EMI1, EMI2, EMI3, EMI4, EMI5, EMI6, EMI7, EMI8, EMI9, EMI10, EMI11, EMI12, EMI13, EMI14, EMI15, EMI16, EMI17, EMI18, EMI19, EMI20, EMI21, EMI22, EMI23, EMI24, EMI25, EMI26, EMI27, EMI28, EMI29, EMI30, EMI31, EMI32, EMI33, EMI34, EMI35, EMI36, EMI37, EMI38, EMI39, EMI40, EMI41, EMI42, EMI43, EMI44, EMI45, EMI46, EMI47, EMI48, EMI49, EMI50, EMI51, EMI52, EMI53, EMI54, EMI55, EMI56, EMI57, EMI58, EMI59, EMI60, EMI61, EMI62, EMI63, EMI64, EMI65, EMI66, EMI67, EMI68, EMI69, EMI70, EMI71, EMI72, EMI73, EMI74, EMI75, EMI76, EMI77, EMI78, EMI79, EMI80, EMI81, EMI82, EMI83, EMI84, EMI85, EMI86, EMI87, EMI88, EMI89, EMI90, EMI91, EMI92, EMI93, EMI94, EMI95, EMI96, EMI97, EMI98, EMI99, EMI100, EMI101, EMI102, EMI103, EMI104, EMI105, EMI106, EMI107, EMI108, EMI109, EMI110, EMI111, EMI112, EMI113, EMI114, EMI115, EMI116, EMI117, EMI118, EMI119, EMI120, EMI121, EMI122, EMI123, EMI124, EMI125, EMI126, EMI127, EMI128, EMI129, EMI130, EMI131, EMI132, EMI133, EMI134, EMI135, EMI136, EMI137, EMI138, EMI139, EMI140, EMI141, EMI142, EMI143, EMI144, EMI145, EMI","EMR0, EMR1, EMR2, EMR3, EMR4, EMR5, EMR6, EMR7, EMR8, EMR9, EMR10, EMR11, EMR12, EMR13, EMR14, EMR15, EMR16, EMR17, EMR18, EMR19, EMR20, EMR21, EMR22, EMR23, EMR24, EMR25, EMR26, EMR27, EMR28, EMR29, EMR30, EMR31, EMR32, EMR33, EMR34, EMR35, EMR36, EMR37, EMR38, EMR39, EMR40, EMR41, EMR42, EMR43, EMR44, EMR45, EMR46, EMR47, EMR48, EMR49, EMR50, EMR51, EMR52, EMR53, EMR54, EMR55, EMR56, EMR57, EMR58, EMR59, EMR60, EMR61, EMR62, EMR63, EMR64, EMR65, EMR66, EMR67, EMR68, EMR69, EMR70, EMR71, EMR72, EMR73, EMR74, EMR75, EMR76, EMR77, EMR78, EMR79, EMR80, EMR81, EMR82, EMR83, EMR84, EMR85, EMR86, EMR87, EMR88, EMR89, EMR90, EMR91, EMR92, EMR93, EMR94, EMR95, EMR96, EMR97, EMR98, EMR99, EMR100, EMR101, EMR102, EMR103, EMR104, EMR105, EMR106, EMR107, EMR108, EMR109, EMR110, EMR111, EMR112, EMR113, EMR114, EMR115, EMR116, EMR117, EMR118, EMR119, EMR120, EMR121, EMR122, EMR123, EMR124, EMR125, EMR126, EMR127, EMR128, EMR129, EMR130, EMR131, EMR132, EMR133, EMR134, EMR135, EMR136, EMR137, EMR138, EMR139, EMR140, EMR141, EMR142, EMR143, EMR144, EMR145, EMR","EMI0, EMI1, EMI2, EMI3, EMI4, EMI5, EMI6, EMI7, EMI8, EMI9, EMI10, EMI11, EMI12, EMI13, EMI14, EMI15, EMI16, EMI17, EMI18, EMI19, EMI20, EMI21, EMI22, EMI23, EMI24, EMI25, EMI26, EMI27, EMI28, EMI29, EMI30, EMI31, EMI32, EMI33, EMI34, EMI35, EMI36, EMI37, EMI38, EMI39, EMI40, EMI41, EMI42, EMI43, EMI44, EMI45, EMI46, EMI47, EMI48, EMI49, EMI50, EMI51, EMI52, EMI53, EMI54, EMI55, EMI56, EMI57, EMI58, EMI59, EMI60, EMI61, EMI62, EMI63, EMI64, EMI65, EMI66, EMI67, EMI68, EMI69, EMI70, EMI71, EMI72, EMI73, EMI74, EMI75, EMI76, EMI77, EMI78, EMI79, EMI80, EMI81, EMI82, EMI83, EMI84, EMI85, EMI86, EMI87, EMI88, EMI89, EMI90, EMI91, EMI92, EMI93, EMI94, EMI95, EMI96, EMI97, EMI98, EMI99, EMI100, EMI101, EMI102, EMI103, EMI104, EMI105, EMI106, EMI107, EMI108, EMI109, EMI110, EMI111, EMI112, EMI113, EMI114, EMI115, EMI116, EMI117, EMI118, EMI119, EMI120, EMI121, EMI122, EMI123, EMI124, EMI125, EMI126, EMI127, EMI128, EMI129, EMI130, EMI131, EMI132, EMI133, EMI134, EMI135, EMI136, EMI137, EMI138, EMI139, EMI140, EMI141, EMI142, EMI143, EMI144, EMI145, EMI","EMR0, EMR1, EMR2, EMR3, EMR4, EMR5, EMR6, EMR7, EMR8, EMR9, EMR10, EMR11, EMR12, EMR13, EMR14, EMR15, EMR16, EMR17, EMR18, EMR19, EMR20, EMR21, EMR22, EMR23, EMR24, EMR25, EMR26, EMR27, EMR28, EMR29, EMR30, EMR31, EMR32, EMR33, EMR34, EMR35, EMR36, EMR37, EMR38, EMR39, EMR40, EMR41, EMR42, EMR43, EMR44, EMR45, EMR46, EMR47, EMR48, EMR49, EMR50, EMR51, EMR52, EMR53, EMR54, EMR55, EMR56, EMR57, EMR58, EMR59, EMR60, EMR61, EMR62, EMR63, EMR64, EMR65, EMR66, EMR67, EMR68, EMR69, EMR70, EMR71, EMR72, EMR73, EMR74, EMR75, EMR76, EMR77, EMR78, EMR79, EMR80, EMR81, EMR82, EMR83, EMR84, EMR85, EMR86, EMR87, EMR88, EMR89, EMR90, EMR91, EMR92, EMR93, EMR94, EMR95, EMR96, EMR97, EMR98, EMR99, EMR100, EMR101, EMR102, EMR103, EMR104, EMR105, EMR106, EMR107, EMR108, EMR109, EMR110, EMR111, EMR112, EMR113, EMR114, EMR115, EMR116, EMR117, EMR118, EMR119, EMR120, EMR121, EMR122, EMR123, EMR124, EMR125, EMR126, EMR127, EMR128, EMR129, EMR130, EMR131, EMR132, EMR133, EMR134, EMR135, EMR136, EMR137, EMR138, EMR139, EMR140, EMR141, EMR142, EMR143, EMR144, EMR145, EMR",0.29343915,0.29343915,0.31468275,0.31468275,0.29343915,False,True,0.0,0.020735155513666337,0.7830724716186523,0.3831695860113095,Fail,0.31468275,False,True,0.0,0.016965127238454336,0.7650275826454163,0.38133653135343504,Fail,0.29343915,False,True,0.0,0.020735155513666337,0.7830724716186523,0.3831695860113095,Fail,0.31468275,False,True,0.0,0.016965127238454336,0.7650275826454163,0.38133653135343504,Fail
stm32f0xx,What is the bit_width of PUPDR11 field from PUPDR register from GPIOF peripheral for STM32F0xx microcontroller?,2,15:8,1,15:8,1,0.29448357,0.29448357,0.80541563,0.80541563,0.29448357,False,False,0.0,0.0,0.8415821194648743,0.14096149653196335,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.29448357,False,False,0.0,0.0,0.8415821194648743,0.14096149653196335,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail
stm32f0xx,What is the bit_offset of CC1OF field from SR register from TIM15 peripheral for STM32F0xx microcontroller?,9,0x01,0,0x01,0,0.33226836,0.33226836,0.48110875,0.48110875,0.33226836,False,False,0.0,0.0,0.8414204120635986,0.1428264796733856,Fail,0.48110875,False,False,0.0,0.0,0.9781316518783569,0.17077518552541732,Fail,0.33226836,False,False,0.0,0.0,0.8414204120635986,0.1428264796733856,Fail,0.48110875,False,False,0.0,0.0,0.9781316518783569,0.17077518552541732,Fail
stm32f0xx,What is the bit_width of BS12 field from BSRR register from GPIOC peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of TCIF4 field from ISR register from DMA peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the description of TIM6 peripheral for STM32F0xx microcontroller?,Basic-timers,Basic timer (TIM6/TIM7),Basic timer (TIM6/TIM7),Basic timer (TIM6/TIM7),Basic timer (TIM6/TIM7),0.77868557,0.77868557,0.77868557,0.77868557,0.77868557,False,True,0.0,0.4347826086956522,0.8549855351448059,0.43892123919466264,Fail,0.77868557,False,True,0.0,0.4347826086956522,0.8549855351448059,0.43892123919466264,Fail,0.77868557,False,True,0.0,0.4347826086956522,0.8549855351448059,0.43892123919466264,Fail,0.77868557,False,True,0.0,0.4347826086956522,0.8549855351448059,0.43892123919466264,Fail
stm32f0xx,What is the description of BR3 field from BRR register from GPIOF peripheral for STM32F0xx microcontroller?,Port x Reset bit y,Port Reset bit 3 of GPIO Port F. 0x00000000/0x00000001/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x0000,Port bit reset 3 (BR3),Port Reset bit 3 of GPIO Port F. 0x00000000/0x00000001/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x00000000/0x0000,Port bit reset 3 (BR3),0.59272563,0.59272563,0.72793984,0.72793984,0.59272563,False,True,0.42857142857142855,0.016518424396442133,0.6989118456840515,0.4710132655154601,Fail,0.72793984,False,True,0.6,0.5,0.8584330677986145,0.5601619523763657,Partial,0.59272563,False,True,0.42857142857142855,0.016518424396442133,0.6989118456840515,0.4710132655154601,Fail,0.72793984,False,True,0.6,0.5,0.8584330677986145,0.5601619523763657,Partial
stm32f0xx,What is the bit_width of IC1PSC field from CCMR1_Input register from TIM2 peripheral for STM32F0xx microcontroller?,2,4,2,4,2,0.8337252,0.8337252,1.0000002,1.0000002,0.8337252,False,False,0.0,0.0,0.9999339580535889,0.19167635440826414,Fail,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,0.8337252,False,False,0.0,0.0,0.9999339580535889,0.19167635440826414,Fail,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass
stm32f0xx,What is the bit_offset of COMDE field from DIER register from TIM3 peripheral for STM32F0xx microcontroller?,13,12,20,12,20,0.82327294,0.82327294,0.6077718,0.6077718,0.82327294,False,False,0.0,0.5,0.9997640252113342,0.21612825095653532,Fail,0.6077718,False,False,0.0,0.0,0.9995036125183105,0.1803141325712204,Fail,0.82327294,False,False,0.0,0.5,0.9997640252113342,0.21612825095653532,Fail,0.6077718,False,False,0.0,0.0,0.9995036125183105,0.1803141325712204,Fail
stm32f0xx,What is the bit_offset of CHLEN field from I2SCFGR register from SPI2 peripheral for STM32F0xx microcontroller?,0,16,16,16,16,0.3899445,0.3899445,0.3899445,0.3899445,0.3899445,False,False,0.0,0.0,0.9781714677810669,0.16622294485569,Fail,0.3899445,False,False,0.0,0.0,0.9781714677810669,0.16622294485569,Fail,0.3899445,False,False,0.0,0.0,0.9781714677810669,0.16622294485569,Fail,0.3899445,False,False,0.0,0.0,0.9781714677810669,0.16622294485569,Fail
stm32f0xx,What is the description of DCR register from TIM3 peripheral for STM32F0xx microcontroller?,DMA control register,0x30 TIM1_CCMR1 Output compare mode Reselva‘ue mp‘mm and TIM17_CCMR1 mpul capture mode Reselva‘ue 31 30 29 28 27 26 24 25 23 22 21 20 16 15 14 13 12 11 o mehwmv OgOM . 3 OC1PE 2 OC1FE F° (E2310? . o o CC1S [1:0] o o 0 O 0 o o IC1F 3:0] IC1 PS [1:0 HO 0 0 O 0 o o 0x20 TIM16_CCER and TIM17_CCER oCC1NP oCC1NE CC1P CC1E Reset va‘ue o o 0x24 TIM16_CNT and TIM17_CNT Reselvalue 0000000000000000 0x28 TIM16_PSC Reselvalue 0000000000000000 0x26 TIM16_ARR and TIM17_ARR Reselvalue 1111111111111111 0x30 TIM16_CCR1 and TIM17_CCR1 Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x34 TIM2_CCR1 and TIM3_CCR1 CCR1[31:16] (TIM2 only) CCR1[15:0] Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x38 TIM2_CCR2 and TIM3_CCR2 CCR2[31:16] (TIM2 only) CCR2[15:0] Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x3C TIM2_CCR3 and TIM3_CCR3 CCR3[31:16] (TIM2 only) CCR3[15:0] Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x40 TIM2_CCR4 and TIM3_CC,TIM3_DCR DCR{15:O} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:,0x30 TIM1_CCMR1 Output compare mode Reselva‘ue mp‘mm and TIM17_CCMR1 mpul capture mode Reselva‘ue 31 30 29 28 27 26 24 25 23 22 21 20 16 15 14 13 12 11 o mehwmv OgOM . 3 OC1PE 2 OC1FE F° (E2310? . o o CC1S [1:0] o o 0 O 0 o o IC1F 3:0] IC1 PS [1:0 HO 0 0 O 0 o o 0x20 TIM16_CCER and TIM17_CCER oCC1NP oCC1NE CC1P CC1E Reset va‘ue o o 0x24 TIM16_CNT and TIM17_CNT Reselvalue 0000000000000000 0x28 TIM16_PSC Reselvalue 0000000000000000 0x26 TIM16_ARR and TIM17_ARR Reselvalue 1111111111111111 0x30 TIM16_CCR1 and TIM17_CCR1 Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x34 TIM2_CCR1 and TIM3_CCR1 CCR1[31:16] (TIM2 only) CCR1[15:0] Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x38 TIM2_CCR2 and TIM3_CCR2 CCR2[31:16] (TIM2 only) CCR2[15:0] Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x3C TIM2_CCR3 and TIM3_CCR3 CCR3[31:16] (TIM2 only) CCR3[15:0] Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x40 TIM2_CCR4 and TIM3_CC,TIM3_DCR DCR{15:O} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:0} DBA{4:,0.23041716,0.23041716,0.13883431,0.13883431,0.23041716,False,True,0.0,0.014312977099236623,0.7207248210906982,0.37034523012756393,Fail,0.13883431,False,True,0.0,0.004048582995951455,0.704038143157959,0.3627498662514001,Fail,0.23041716,False,True,0.0,0.014312977099236623,0.7207248210906982,0.37034523012756393,Fail,0.13883431,False,True,0.0,0.004048582995951455,0.704038143157959,0.3627498662514001,Fail
stm32f0xx,What is the bit_width of MMS field from CR2 register from TIM1 peripheral for STM32F0xx microcontroller?,3,3,"2: CC1M, CC2M, CC3M, CC4M, IC1M, IC2M, IC3M, IC4M, UCC1M, UCC2M, UCC3M, UCC4M, TI1M, TI2M, TI3M, TI4M, TRGO, COMG, BG, BD, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, B",3,"2: CC1M, CC2M, CC3M, CC4M, IC1M, IC2M, IC3M, IC4M, UCC1M, UCC2M, UCC3M, UCC4M, TI1M, TI2M, TI3M, TI4M, TRGO, COMG, BG, BD, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, BK2G, B",1.0000001,1.0000001,0.12726389,0.12726389,1.0000001,True,True,1.0,1.0,1.0000005960464478,1.0000000953674317,Pass,0.12726389,True,False,0.0,0.0010638297872340718,0.6925256252288818,0.41029522970952886,Fail,1.0000001,True,True,1.0,1.0,1.0000005960464478,1.0000000953674317,Pass,0.12726389,True,False,0.0,0.0010638297872340718,0.6925256252288818,0.41029522970952886,Fail
stm32f0xx,What is the bit_width of CKD field from CR1 register from TIM16 peripheral for STM32F0xx microcontroller?,2,1,1,1,1,0.80541563,0.80541563,0.80541563,0.80541563,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail
stm32f0xx,What is the description of COE field from CR register from RTC peripheral for STM32F0xx microcontroller?,Calibration output enable,Calibration output enable,Calibration output enable,Calibration output enable,Calibration output enable,1.0000002,1.0000002,1.0000002,1.0000002,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass
stm32f0xx,What is the description of G4_IO3 field from IOSCR register from TSC peripheral for STM32F0xx microcontroller?,G4_IO3 sampling mode,"G4_IO3 Schmitt trigger hysteresis mode, x = 8 to 1.","GPIO3 Schmitt trigger hysteresis mode, GPIO group 4.","G4_IO3 Schmitt trigger hysteresis mode, x = 8 to 1.","GPIO3 Schmitt trigger hysteresis mode, GPIO group 4.",0.49132282,0.49132282,0.3439688,0.3439688,0.49132282,False,True,0.15384615384615383,0.2941176470588235,0.9123914241790771,0.45689996751994566,Fail,0.3439688,False,True,0.0,0.23076923076923073,0.8710513114929199,0.4093945986949481,Fail,0.49132282,False,True,0.15384615384615383,0.2941176470588235,0.9123914241790771,0.45689996751994566,Fail,0.3439688,False,True,0.0,0.23076923076923073,0.8710513114929199,0.4093945986949481,Fail
stm32f0xx,What is the description of HTIE field from CCR6 register from DMA peripheral for STM32F0xx microcontroller?,"Half Transfer interrupt
              enable",Half Transfer Interrupt Enable for channel 6,Half Transfer Interrupt Enable for channel 6,Half Transfer Interrupt Enable for channel 6,Half Transfer Interrupt Enable for channel 6,0.85631514,0.85631514,0.85631514,0.85631514,0.85631514,True,True,0.7272727272727273,0.5909090909090908,0.7777894139289856,0.8844841688871384,Pass,0.85631514,True,True,0.7272727272727273,0.5909090909090908,0.7777894139289856,0.8844841688871384,Pass,0.85631514,True,True,0.7272727272727273,0.5909090909090908,0.7777894139289856,0.8844841688871384,Pass,0.85631514,True,True,0.7272727272727273,0.5909090909090908,0.7777894139289856,0.8844841688871384,Pass
stm32f0xx,What is the bit_offset of CHSEL13 field from CHSELR register from ADC peripheral for STM32F0xx microcontroller?,13,13,13,13,13,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,1.0,1.0000000059604646,Pass,1.0000001,True,True,1.0,1.0,1.0,1.0000000059604646,Pass,1.0000001,True,True,1.0,1.0,1.0,1.0000000059604646,Pass,1.0000001,True,True,1.0,1.0,1.0,1.0000000059604646,Pass
stm32f0xx,What is the bit_offset of OT2 field from OTYPER register from GPIOE peripheral for STM32F0xx microcontroller?,2,OT2,20,OT2,20,0.34917647,0.34917647,0.541844,0.541844,0.34917647,True,False,0.0,0.33333333333333337,0.9033359289169312,0.46962587932745614,Fail,0.541844,True,False,0.0,0.5,0.9990720152854919,0.5019530028104782,Partial,0.34917647,True,False,0.0,0.33333333333333337,0.9033359289169312,0.46962587932745614,Fail,0.541844,True,False,0.0,0.5,0.9990720152854919,0.5019530028104782,Partial
stm32f0xx,What is the description of BS4 field from BSRR register from GPIOB peripheral for STM32F0xx microcontroller?,"Port x set bit y (y=
              0..15)",Port bit set/reset register (Bits 4-0),Port x set bit y (y = 4 to 15),Port bit set/reset register (Bits 4-0),Port x set bit y (y = 4 to 15),0.53985476,0.53985476,0.8919076,0.8919076,0.53985476,False,False,0.30769230769230765,0.29268292682926833,0.7576069831848145,0.21680639360456486,Fail,0.8919076,False,False,0.588235294117647,0.6341463414634146,0.8436006903648376,0.32048985808873964,Fail,0.53985476,False,False,0.30769230769230765,0.29268292682926833,0.7576069831848145,0.21680639360456486,Fail,0.8919076,False,False,0.588235294117647,0.6341463414634146,0.8436006903648376,0.32048985808873964,Fail
stm32f0xx,What is the description of TSF field from ISR register from RTC peripheral for STM32F0xx microcontroller?,Time-stamp flag,TSF: Time-stamp flag,Time-stamp flag,TSF: Time-stamp flag,Time-stamp flag,0.8447244,0.8447244,1.0,1.0,0.8447244,True,True,0.8,0.75,0.8996120691299438,0.924678031206131,Pass,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,0.8447244,True,True,0.8,0.75,0.8996120691299438,0.924678031206131,Pass,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass
stm32f0xx,What is the bit_offset of SCARCNT field from CR3 register from USART1 peripheral for STM32F0xx microcontroller?,17,24,24,24,24,0.731876,0.731876,0.731876,0.731876,0.731876,False,False,0.0,0.0,0.9994984865188599,0.18651857376098632,Fail,0.731876,False,False,0.0,0.0,0.9994984865188599,0.18651857376098632,Fail,0.731876,False,False,0.0,0.0,0.9994984865188599,0.18651857376098632,Fail,0.731876,False,False,0.0,0.0,0.9994984865188599,0.18651857376098632,Fail
stm32f0xx,What is the bit_offset of DEDT field from CR1 register from USART1 peripheral for STM32F0xx microcontroller?,16,20,20,20,20,0.6954191,0.6954191,0.6954191,0.6954191,0.6954191,False,False,0.0,0.0,0.9995290040969849,0.18470030426979067,Fail,0.6954191,False,False,0.0,0.0,0.9995290040969849,0.18470030426979067,Fail,0.6954191,False,False,0.0,0.0,0.9995290040969849,0.18470030426979067,Fail,0.6954191,False,False,0.0,0.0,0.9995290040969849,0.18470030426979067,Fail
stm32f0xx,What is the bit_offset of ADC_DMA_RMP field from CFGR1 register from SYSCFG peripheral for STM32F0xx microcontroller?,8,10,12,10,12,0.70526737,0.70526737,0.75970125,0.75970125,0.70526737,False,False,0.0,0.0,0.9998614192008972,0.18524258136749266,Fail,0.75970125,False,False,0.0,0.0,0.99976646900177,0.18795003294944762,Fail,0.70526737,False,False,0.0,0.0,0.9998614192008972,0.18524258136749266,Fail,0.75970125,False,False,0.0,0.0,0.99976646900177,0.18795003294944762,Fail
stm32f0xx,What is the bit_width of LCK1 field from LCKR register from GPIOA peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the description of MR27 field from EMR register from EXTI peripheral for STM32F0xx microcontroller?,Event Mask on line 27,EXTI line 27 interrupt mask bit,"EXTI line 27 mask bit, set to 1 to enable interrupt/event/errWakeup from line 27.",EXTI line 27 interrupt mask bit,"EXTI line 27 mask bit, set to 1 to enable interrupt/event/errWakeup from line 27.",0.45451745,0.45451745,0.45069546,0.45069546,0.45451745,False,True,0.5454545454545454,0.19354838709677424,0.872771143913269,0.5224098727281842,Partial,0.45069546,False,True,0.3157894736842105,0.2098765432098766,0.8464990854263306,0.473161357465001,Fail,0.45451745,False,True,0.5454545454545454,0.19354838709677424,0.872771143913269,0.5224098727281842,Partial,0.45069546,False,True,0.3157894736842105,0.2098765432098766,0.8464990854263306,0.473161357465001,Fail
stm32f0xx,List all the fields of CR register from TSC peripheral for STM32F0xx microcontroller.,"CTPH, CTPL, SSD, SSE, SSPSC, PGPSC, MCV, IODEF, SYNCPOL, AM, START, TSCE","DMAEN, TIMEREN, STOPEN, STOPCH, STOPPOL, STOPCLK, STOPPRS, STOPSEL, STOPSEL0, STOPSEL1, STOPSEL2, STOPSEL3, STOPSEL4, STOPSEL5, STOPSEL6, STOPSEL7, STOPSEL8, STOPSEL9, STOPSEL10, STOPSEL11, STOPSEL12, STOPSEL13, STOPSEL14, STOPSEL15, STOPSEL16, STOPSEL17, STOPSEL18, STOPSEL19, STOPSEL20, STOPSEL21, STOPSEL22, STOPSEL23, STOPSEL24, STOPSEL25, STOPSEL26, STOPSEL27, STOPSEL28, STOPSEL29, STOPSEL30, STOPSEL31, STOPSEL32, STOPSEL33, STOPSEL34, STOPSEL35, STOPSEL36, STOPSEL37, STOPSEL38, STOPSEL39, STOPSEL40, STOPSEL41, STOPSEL42, STOPSEL43, STOPSEL44, STOPSEL45, STOPSEL46, STOPSEL47, STOPSEL48, STOPSEL49, STOPSEL50, STOPSEL51, STOPSEL52, STOPSEL53, STOPSEL54, STOPSEL55, STOPSEL56, STOPSEL57, STOPSEL58, STOPSEL59, STOPSEL60, STOPSEL61, STOPSEL62, STOPSEL63, STOPSEL64, STOPSEL65, STOPSEL66, STOPSEL67, STOPSEL68, STOPSEL69, STOPSEL70, STOPSEL71, STOPSEL72, STOPSEL73, STOPSEL74, STOPSEL75, STOPSEL76, STOPSEL77, STOPSEL78, STOPSEL79, STOPSEL80, STOPSEL81, STOPSEL82, STOPSEL83, STOPSEL84, STOPSEL85, STOPSEL86, STOPSEL87, STOPSEL88, STOPSEL89, STOPSEL90, STOPSEL91, STOPSEL92, STOPSEL93, STOPSEL94, STOPSEL95, STOPSEL96, STOPSEL97, STOPSEL98, STOPSEL99, STOPSEL100, STOPSEL101, STOPSEL102, STOPSEL103, STOPSEL104, ST","DMAEN, TRSTDIS, TRSTCLK, TRSTEN, TRSTPINS, TRSTMODE, TRSTPOL, TRSTSTAT, TRSTCLKPINS, TRSTCLKPOL, TRSTCLKSTAT, TRSTCLKMODE, TRSTCLKEN, TRSTCLKPINSEL, TRSTCLKPOLSEL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL","DMAEN, TIMEREN, STOPEN, STOPCH, STOPPOL, STOPCLK, STOPPRS, STOPSEL, STOPSEL0, STOPSEL1, STOPSEL2, STOPSEL3, STOPSEL4, STOPSEL5, STOPSEL6, STOPSEL7, STOPSEL8, STOPSEL9, STOPSEL10, STOPSEL11, STOPSEL12, STOPSEL13, STOPSEL14, STOPSEL15, STOPSEL16, STOPSEL17, STOPSEL18, STOPSEL19, STOPSEL20, STOPSEL21, STOPSEL22, STOPSEL23, STOPSEL24, STOPSEL25, STOPSEL26, STOPSEL27, STOPSEL28, STOPSEL29, STOPSEL30, STOPSEL31, STOPSEL32, STOPSEL33, STOPSEL34, STOPSEL35, STOPSEL36, STOPSEL37, STOPSEL38, STOPSEL39, STOPSEL40, STOPSEL41, STOPSEL42, STOPSEL43, STOPSEL44, STOPSEL45, STOPSEL46, STOPSEL47, STOPSEL48, STOPSEL49, STOPSEL50, STOPSEL51, STOPSEL52, STOPSEL53, STOPSEL54, STOPSEL55, STOPSEL56, STOPSEL57, STOPSEL58, STOPSEL59, STOPSEL60, STOPSEL61, STOPSEL62, STOPSEL63, STOPSEL64, STOPSEL65, STOPSEL66, STOPSEL67, STOPSEL68, STOPSEL69, STOPSEL70, STOPSEL71, STOPSEL72, STOPSEL73, STOPSEL74, STOPSEL75, STOPSEL76, STOPSEL77, STOPSEL78, STOPSEL79, STOPSEL80, STOPSEL81, STOPSEL82, STOPSEL83, STOPSEL84, STOPSEL85, STOPSEL86, STOPSEL87, STOPSEL88, STOPSEL89, STOPSEL90, STOPSEL91, STOPSEL92, STOPSEL93, STOPSEL94, STOPSEL95, STOPSEL96, STOPSEL97, STOPSEL98, STOPSEL99, STOPSEL100, STOPSEL101, STOPSEL102, STOPSEL103, STOPSEL104, ST","DMAEN, TRSTDIS, TRSTCLK, TRSTEN, TRSTPINS, TRSTMODE, TRSTPOL, TRSTSTAT, TRSTCLKPINS, TRSTCLKPOL, TRSTCLKSTAT, TRSTCLKMODE, TRSTCLKEN, TRSTCLKPINSEL, TRSTCLKPOLSEL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL, TRSTCLKSTATPOLSEL, TRSTCLKSTATPOL, TRSTCLKSTATPINSEL",0.22380966,0.22380966,0.2954589,0.2954589,0.22380966,False,True,0.0,0.04344262295081969,0.7424821257591248,0.3747349329854622,Fail,0.2954589,False,True,0.0,0.043331076506431976,0.7443775534629822,0.3785961324872403,Fail,0.22380966,False,True,0.0,0.04344262295081969,0.7424821257591248,0.3747349329854622,Fail,0.2954589,False,True,0.0,0.043331076506431976,0.7443775534629822,0.3785961324872403,Fail
stm32f0xx,What is the bit_offset of COSEL field from CR register from RTC peripheral for STM32F0xx microcontroller?,19,12,0x14,12,0x14,0.67302287,0.67302287,0.3972257,0.3972257,0.67302287,False,False,0.0,0.5,0.9998767971992493,0.2086326628923416,Fail,0.3972257,False,False,0.0,0.25,0.8478609323501587,0.15954042524099352,Fail,0.67302287,False,False,0.0,0.5,0.9998767971992493,0.2086326628923416,Fail,0.3972257,False,False,0.0,0.25,0.8478609323501587,0.15954042524099352,Fail
stm32f0xx,What is the description of GPIOD peripheral for STM32F0xx microcontroller?,General-purpose I/Os,GPIO port D peripheral description,GPIO peripheral for STM32F0xx microcontroller,GPIO port D peripheral description,GPIO peripheral for STM32F0xx microcontroller,0.18531029,0.18531029,0.17490415,0.17490415,0.18531029,False,True,0.0,0.17647058823529416,0.8312588334083557,0.3927778688862043,Fail,0.17490415,False,True,0.0,0.1777777777777778,0.8269072771072388,0.39167018809252313,Fail,0.18531029,False,True,0.0,0.17647058823529416,0.8312588334083557,0.3927778688862043,Fail,0.17490415,False,True,0.0,0.1777777777777778,0.8269072771072388,0.39167018809252313,Fail
stm32f0xx,What is the size of CCMR1_Input register from TIM17 peripheral for STM32F0xx microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f0xx,What is the description of BR8 field from BRR register from GPIOF peripheral for STM32F0xx microcontroller?,Port x Reset bit y,Reset bit for ODR8 bit of GPIO_ODR register from GPIOF peripheral for STM32F0xx microcontroller.,PB8 Reset Value,Reset bit for ODR8 bit of GPIO_ODR register from GPIOF peripheral for STM32F0xx microcontroller.,PB8 Reset Value,0.40553385,0.40553385,0.4026808,0.4026808,0.40553385,False,True,0.21052631578947364,0.125,0.810249924659729,0.4401694443665053,Fail,0.4026808,False,True,0.25,0.4444444444444444,0.8540319204330444,0.4704610510004891,Fail,0.40553385,False,True,0.21052631578947364,0.125,0.810249924659729,0.4401694443665053,Fail,0.4026808,False,True,0.25,0.4444444444444444,0.8540319204330444,0.4704610510004891,Fail
stm32f0xx,What is the bit_offset of HSI14CAL field from CR2 register from RCC peripheral for STM32F0xx microcontroller?,8,0,0,0,0,0.5250482,0.5250482,0.5250482,0.5250482,0.5250482,False,False,0.0,0.0,0.9768399000167847,0.17277839481830598,Fail,0.5250482,False,False,0.0,0.0,0.9768399000167847,0.17277839481830598,Fail,0.5250482,False,False,0.0,0.0,0.9768399000167847,0.17277839481830598,Fail,0.5250482,False,False,0.0,0.0,0.9768399000167847,0.17277839481830598,Fail
stm32f0xx,What is the bit_offset of CHSEL0 field from CHSELR register from ADC peripheral for STM32F0xx microcontroller?,0,0,0,0,0,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass
stm32f0xx,What is the bit_offset of TAMP1F field from ISR register from RTC peripheral for STM32F0xx microcontroller?,13,0x1,1,0x1,1,0.21579331,0.21579331,0.46641022,0.46641022,0.21579331,False,False,0.0,0.0,0.8573154807090759,0.1393869876861572,Fail,0.46641022,False,False,0.0,0.5,0.9992619752883911,0.19820980727672577,Fail,0.21579331,False,False,0.0,0.0,0.8573154807090759,0.1393869876861572,Fail,0.46641022,False,False,0.0,0.5,0.9992619752883911,0.19820980727672577,Fail
stm32f0xx,What is the size of BDTR register from TIM15 peripheral for STM32F0xx microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f0xx,What is the description of MODER4 field from MODER register from GPIOC peripheral for STM32F0xx microcontroller?,"Port x configuration bits (y =
              0..15)",GPIO port mode register (GPIOx_MODER),Port x mode register (GPIOx_MODER),GPIO port mode register (GPIOx_MODER),Port x mode register (GPIOx_MODER),0.31845456,0.31845456,0.45290515,0.45290515,0.31845456,False,False,0.16666666666666666,0.1568627450980392,0.7534399032592773,0.1701151842580122,Fail,0.45290515,False,False,0.3333333333333333,0.2549019607843137,0.7721983194351196,0.2178867700345376,Fail,0.31845456,False,False,0.16666666666666666,0.1568627450980392,0.7534399032592773,0.1701151842580122,Fail,0.45290515,False,False,0.3333333333333333,0.2549019607843137,0.7721983194351196,0.2178867700345376,Fail
stm32f0xx,What is the bit_offset of NDT field from CNDTR1 register from DMA peripheral for STM32F0xx microcontroller?,0,15,15,15,15,0.36881483,0.36881483,0.36881483,0.36881483,0.36881483,False,False,0.0,0.0,0.978219747543335,0.16517370343208312,Fail,0.36881483,False,False,0.0,0.0,0.978219747543335,0.16517370343208312,Fail,0.36881483,False,False,0.0,0.0,0.978219747543335,0.16517370343208312,Fail,0.36881483,False,False,0.0,0.0,0.978219747543335,0.16517370343208312,Fail
stm32f0xx,What is the bit_offset of LCK1 field from LCKR register from GPIOC peripheral for STM32F0xx microcontroller?,1,17,160,17,160,0.460397,0.460397,0.4477899,0.4477899,0.460397,True,False,0.0,0.5,0.9994932413101196,0.4979438364505768,Fail,0.4477899,True,False,0.0,0.33333333333333337,0.9987302422523499,0.4888656983772914,Fail,0.460397,True,False,0.0,0.5,0.9994932413101196,0.4979438364505768,Fail,0.4477899,True,False,0.0,0.33333333333333337,0.9987302422523499,0.4888656983772914,Fail
stm32f0xx,What is the size of DR register from RTC peripheral for STM32F0xx microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f0xx,What is the bit_width of SYSCFGEN field from APB2ENR register from RCC peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the description of ODR0 field from ODR register from GPIOA peripheral for STM32F0xx microcontroller?,"Port output data (y =
              0..15)",Output data from output data register (GPIOx_ODR) or peripheral (alternate function output),Port x set bit y (y = 15 to 0),Output data from output data register (GPIOx_ODR) or peripheral (alternate function output),Port x set bit y (y = 15 to 0),0.33225083,0.33225083,0.7216157,0.7216157,0.33225083,False,False,0.2222222222222222,0.23076923076923073,0.7561922669410706,0.1860242876996342,Fail,0.7216157,False,True,0.37499999999999994,0.40476190476190477,0.7953505516052246,0.5006214615844545,Partial,0.33225083,False,False,0.2222222222222222,0.23076923076923073,0.7561922669410706,0.1860242876996342,Fail,0.7216157,False,True,0.37499999999999994,0.40476190476190477,0.7953505516052246,0.5006214615844545,Partial
stm32f0xx,What is the size of TIMEOUTR register from I2C2 peripheral for STM32F0xx microcontroller?,32,12,32,12,32,0.6645521,0.6645521,0.9999999,0.9999999,0.6645521,False,False,0.0,0.5,0.9997698068618774,0.20819307565689088,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.6645521,False,False,0.0,0.5,0.9997698068618774,0.20819307565689088,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f0xx,What is the description of ODR1 field from ODR register from GPIOF peripheral for STM32F0xx microcontroller?,"Port output data (y =
              0..15)",Output data from output data register (GPIOx_ODR) or peripheral (alternate function output),Output data from output data register (GPIOx_ODR) or peripheral (alternate function output),Output data from output data register (GPIOx_ODR) or peripheral (alternate function output),Output data from output data register (GPIOx_ODR) or peripheral (alternate function output),0.33225083,0.33225083,0.33225083,0.33225083,0.33225083,False,False,0.2222222222222222,0.23076923076923073,0.7561922669410706,0.1860242876996342,Fail,0.33225083,False,False,0.2222222222222222,0.23076923076923073,0.7561922669410706,0.1860242876996342,Fail,0.33225083,False,False,0.2222222222222222,0.23076923076923073,0.7561922669410706,0.1860242876996342,Fail,0.33225083,False,False,0.2222222222222222,0.23076923076923073,0.7561922669410706,0.1860242876996342,Fail
stm32f0xx,What is the bit_offset of PUPDR11 field from PUPDR register from GPIOD peripheral for STM32F0xx microcontroller?,22,11),11,11),11,0.48173723,0.48173723,0.5711142,0.5711142,0.48173723,False,False,0.0,0.0,0.9059935212135315,0.1599858894944191,Fail,0.5711142,False,False,0.0,0.0,0.9996371865272522,0.1785012871026993,Fail,0.48173723,False,False,0.0,0.0,0.9059935212135315,0.1599858894944191,Fail,0.5711142,False,False,0.0,0.0,0.9996371865272522,0.1785012871026993,Fail
stm32f0xx,What is the bit_width of KEY field from KR register from IWDG peripheral for STM32F0xx microcontroller?,16,32,128,32,128,0.69824684,0.69824684,0.570269,0.570269,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.570269,False,False,0.0,0.33333333333333337,0.999571681022644,0.19511586825052896,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.570269,False,False,0.0,0.33333333333333337,0.999571681022644,0.19511586825052896,Fail
stm32f0xx,What is the bit_width of PL field from CCR1 register from DMA peripheral for STM32F0xx microcontroller?,2,16,16,16,16,0.5123863,0.5123863,0.5123863,0.5123863,0.5123863,False,False,0.0,0.0,0.999401867389679,0.17552959620952607,Fail,0.5123863,False,False,0.0,0.0,0.999401867389679,0.17552959620952607,Fail,0.5123863,False,False,0.0,0.0,0.999401867389679,0.17552959620952607,Fail,0.5123863,False,False,0.0,0.0,0.999401867389679,0.17552959620952607,Fail
stm32f0xx,What is the bit_offset of BR14 field from BSRR register from GPIOA peripheral for STM32F0xx microcontroller?,30,14,14,14,14,0.6175989,0.6175989,0.6175989,0.6175989,0.6175989,False,False,0.0,0.0,0.9986274838447571,0.18067406713962555,Fail,0.6175989,False,False,0.0,0.0,0.9986276030540466,0.18067408502101898,Fail,0.6175989,False,False,0.0,0.0,0.9986274838447571,0.18067406713962555,Fail,0.6175989,False,False,0.0,0.0,0.9986276030540466,0.18067408502101898,Fail
stm32f0xx,What is the description of RXDR register from I2C2 peripheral for STM32F0xx microcontroller?,Receive data register,0x08,RXDR register from I2C2 peripheral for STM32F0xx microcontroller.,0x08,RXDR register from I2C2 peripheral for STM32F0xx microcontroller.,0.16595212,0.16595212,0.35831106,0.35831106,0.16595212,False,True,0.0,0.0,0.8047561049461365,0.37901102155447003,Fail,0.35831106,False,True,0.18181818181818182,0.18461538461538463,0.8185637593269348,0.43629452234798377,Fail,0.16595212,False,True,0.0,0.0,0.8047561049461365,0.37901102155447003,Fail,0.35831106,False,True,0.18181818181818182,0.18461538461538463,0.8185637593269348,0.43629452234798377,Fail
stm32f0xx,What is the size of CCMR1_Input register from TIM2 peripheral for STM32F0xx microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail
stm32f0xx,What is the description of SWIER13 field from SWIER register from EXTI peripheral for STM32F0xx microcontroller?,"Software Interrupt on line
              13",EXTI13 software interrupt event register (EXTI_SWIER),PEO,EXTI13 software interrupt event register (EXTI_SWIER),PEO,0.6811421,0.6811421,0.0012819916,0.0012819916,0.6811421,False,False,0.3636363636363636,0.37735849056603776,0.7470690011978149,0.23771265202280176,Fail,0.0012819916,False,False,0.0,0.0,0.7367278337478638,0.11057327464222909,Fail,0.6811421,False,False,0.3636363636363636,0.37735849056603776,0.7470690011978149,0.23771265202280176,Fail,0.0012819916,False,False,0.0,0.0,0.7367278337478638,0.11057327464222909,Fail
stm32f0xx,What is the bit_offset of MINC field from CCR6 register from DMA peripheral for STM32F0xx microcontroller?,7,28,28,28,28,0.6345928,0.6345928,0.6345928,0.6345928,0.6345928,False,False,0.0,0.0,0.9991750121116638,0.18160589039325714,Fail,0.6345928,False,False,0.0,0.0,0.9991750121116638,0.18160589039325714,Fail,0.6345928,False,False,0.0,0.0,0.9991750121116638,0.18160589039325714,Fail,0.6345928,False,False,0.0,0.0,0.9991750121116638,0.18160589039325714,Fail
stm32f0xx,What is the description of OC2M field from CCMR1_Output register from TIM1 peripheral for STM32F0xx microcontroller?,Output Compare 2 mode,OC2M: Output compare 2 mode,Output compare mode,OC2M: Output compare 2 mode,Output compare mode,0.78345084,0.78345084,0.9221794,0.9221794,0.78345084,True,True,0.888888888888889,0.7407407407407407,0.8980568647384644,0.9386958866207689,Pass,0.9221794,False,False,0.8571428571428571,0.8571428571428572,0.9559142589569092,0.4037818231752941,Fail,0.78345084,True,True,0.888888888888889,0.7407407407407407,0.8980568647384644,0.9386958866207689,Pass,0.9221794,False,False,0.8571428571428571,0.8571428571428572,0.9559142589569092,0.4037818231752941,Fail
stm32f0xx,What is the bit_width of DEM field from CR3 register from USART1 peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_offset of OSSI field from BDTR register from TIM17 peripheral for STM32F0xx microcontroller?,10,11,11,11,11,0.7633587,0.7633587,0.7633587,0.7633587,0.7633587,False,False,0.0,0.5,0.9998132586479187,0.2131399244070053,Fail,0.7633587,False,False,0.0,0.5,0.9998132586479187,0.2131399244070053,Fail,0.7633587,False,False,0.0,0.5,0.9998132586479187,0.2131399244070053,Fail,0.7633587,False,False,0.0,0.5,0.9998132586479187,0.2131399244070053,Fail
stm32f0xx,What is the bit_offset of CTSIE field from CR3 register from USART2 peripheral for STM32F0xx microcontroller?,10,0x0c,19,0x0c,19,0.31790975,0.31790975,0.6085632,0.6085632,0.31790975,False,False,0.0,0.25,0.7981092929840088,0.14811188131570815,Fail,0.6085632,False,False,0.0,0.5,0.9998201131820679,0.20540117621421813,Fail,0.31790975,False,False,0.0,0.25,0.7981092929840088,0.14811188131570815,Fail,0.6085632,False,False,0.0,0.5,0.9998201131820679,0.20540117621421813,Fail
stm32f0xx,What is the bit_offset of TS field from SMCR register from TIM3 peripheral for STM32F0xx microcontroller?,4,0x1c,0x1c,0x1c,0x1c,0.2621492,0.2621492,0.2621492,0.2621492,0.2621492,False,False,0.0,0.0,0.8088220953941345,0.13443077504634857,Fail,0.2621492,False,False,0.0,0.0,0.8088220953941345,0.13443077504634857,Fail,0.2621492,False,False,0.0,0.0,0.8088220953941345,0.13443077504634857,Fail,0.2621492,False,False,0.0,0.0,0.8088220953941345,0.13443077504634857,Fail
stm32f0xx,What is the bit_width of TIE field from DIER register from TIM1 peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of OSPEEDR6 field from OSPEEDR register from GPIOA peripheral for STM32F0xx microcontroller?,2,1,1,1,1,0.80541563,0.80541563,0.80541563,0.80541563,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail
stm32f0xx,What is the size of CNDTR6 register from DMA peripheral for STM32F0xx microcontroller?,32,16,32,16,32,0.69824684,0.69824684,0.9999999,0.9999999,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f0xx,What is the bit_offset of OSPEEDR2 field from OSPEEDR register from GPIOC peripheral for STM32F0xx microcontroller?,4,20,2,20,2,0.5678148,0.5678148,0.8337252,0.8337252,0.5678148,False,False,0.0,0.0,0.9991425275802612,0.1782621204853058,Fail,0.8337252,False,False,0.0,0.0,0.9999340772628784,0.1916763722896576,Fail,0.5678148,False,False,0.0,0.0,0.9991425275802612,0.1782621204853058,Fail,0.8337252,False,False,0.0,0.0,0.9999340772628784,0.1916763722896576,Fail
stm32f0xx,What is the bit_offset of BS2 field from BSRR register from GPIOE peripheral for STM32F0xx microcontroller?,2,2,2,2,2,1.0000002,1.0000002,1.0000002,1.0000002,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass
stm32f0xx,What is the description of FRXTH field from CR2 register from SPI1 peripheral for STM32F0xx microcontroller?,FIFO reception threshold,FRXTH: FIFO reception threshold,FRXTH: FIFO reception threshold,FRXTH: FIFO reception threshold,FRXTH: FIFO reception threshold,0.8584227,0.8584227,0.8584227,0.8584227,0.8584227,True,True,0.8571428571428571,0.7741935483870968,0.9031800031661987,0.9385363841523774,Pass,0.8584227,True,True,0.8571428571428571,0.7741935483870968,0.9031800031661987,0.9385363841523774,Pass,0.8584227,True,True,0.8571428571428571,0.7741935483870968,0.9031800031661987,0.9385363841523774,Pass,0.8584227,True,True,0.8571428571428571,0.7741935483870968,0.9031800031661987,0.9385363841523774,Pass
stm32f0xx,List all the fields of AFRH register from GPIOA peripheral for STM32F0xx microcontroller.,"AFRH15, AFRH14, AFRH13, AFRH12, AFRH11, AFRH10, AFRH9, AFRH8","PA15, PA14, PA13, PA12, PA11, PA10, PA9, PA8, PA7, PA6, PA5, PA4, PA3, PA2, PA1, PA0, PA15, PA14, PA13, PA12, PA11, PA10, PA9, PA8, PA7, PA6, PA5, PA4, PA3, PA2, PA1, PA0, PA15, PA14, PA13, PA12, PA11, PA10, PA9, PA8, PA7, PA6, PA5, PA4, PA3, PA2, PA1, PA0, PA15, PA14, PA13, PA12, PA11, PA10, PA9, PA8, PA7, PA6, PA5, PA4, PA3, PA2, PA1, PA0, PA15, PA14, PA13, PA12, PA11, PA10, PA9, PA8, PA7, PA6, PA5, PA4, PA3, PA2, PA1, PA0, PA15, PA14, PA13, PA12, PA11, PA10, PA9, PA8, PA7, PA6, PA5, PA4, PA3, PA2, PA1, PA0, PA15, PA14, PA13, PA12, PA11, PA10, PA9, PA8, PA7, PA6, PA5, PA4, PA3, PA2, PA1, PA0, PA15, PA14, PA13, PA12, PA11, PA10, PA9, PA8, PA7, PA6, PA5, PA4, PA3, PA2, PA1, PA0, PA15, PA14, PA13, PA12, PA11, PA10, PA9, PA8, PA7, PA6, PA5, PA4, PA3, PA2, PA1, PA0, PA15, PA14, PA13, PA12, PA11, PA10, PA9, PA8, PA7, PA6, PA5, PA4, PA3, PA2, PA1, PA0, PA15, PA14, PA13, PA12, PA11, PA10, PA9, PA8, PA7, PA6, PA5, PA4, PA3, PA2, PA1, PA0, PA15, PA14, PA13, PA12, PA11, PA10, PA9, PA8, PA7, PA6, PA5, PA4, PA3, PA2, PA1, PA0, PA15, PA14, PA13, PA12, PA11, PA10, PA9, PA8, PA7, PA6, PA5, PA4, PA3, PA2, PA1, PA0, PA15, PA14, PA13, PA12, PA11, PA10, PA9, PA8, PA7, PA6, PA5, PA4, PA3, PA2, PA1, PA0, PA15, PA14, PA13,","MR3, MR2, MR1, MR0, MR31, MR30, MR29, MR28, MR27, MR26, MR25, MR24, MR23, MR22, MR21, MR20, MR19, MR18, MR17, MR16, MR15, MR14, MR13, MR12, MR11, MR10, MR9, MR8, MR7, MR6, MR5, MR4, MR3, MR2, MR1, MR0, MR31, MR30, MR29, MR28, MR27, MR26, MR25, MR24, MR23, MR22, MR21, MR20, MR19, MR18, MR17, MR16, MR15, MR14, MR13, MR12, MR11, MR10, MR9, MR8, MR7, MR6, MR5, MR4, MR3, MR2, MR1, MR0, MR31, MR30, MR29, MR28, MR27, MR26, MR25, MR24, MR23, MR22, MR21, MR20, MR19, MR18, MR17, MR16, MR15, MR14, MR13, MR12, MR11, MR10, MR9, MR8, MR7, MR6, MR5, MR4, MR3, MR2, MR1, MR0, MR31, MR30, MR29, MR28, MR27, MR26, MR25, MR24, MR23, MR22, MR21, MR20, MR19, MR18, MR17, MR16, MR15, MR14, MR13, MR12, MR11, MR10, MR9, MR8, MR7, MR6, MR5, MR4, MR3, MR2, MR1, MR0, MR31, MR30, MR29, MR28, MR27, MR26, MR25, MR24, MR23, MR22, MR21, MR20, MR19, MR18, MR17, MR16, MR15, MR14, MR13, MR12, MR11, MR10, MR9, MR8, MR7, MR6, MR5, MR4, MR3, MR2, MR1, MR0, MR31, MR30, MR29, MR28, MR27, MR26, MR25, MR24, MR23, MR22, MR21, MR20, MR19, MR18, MR17, MR16, MR15, MR14, MR13, MR12, MR11, MR10, MR9, MR8, MR7, MR6, MR5, MR4, MR3, MR2, MR1, MR0, MR31, MR30, MR29, MR28, MR27, MR26, MR25, MR24, MR23, MR22, MR21, MR20,","PA15, PA14, PA13, PA12, PA11, PA10, PA9, PA8, PA7, PA6, PA5, PA4, PA3, PA2, PA1, PA0, PA15, PA14, PA13, PA12, PA11, PA10, PA9, PA8, PA7, PA6, PA5, PA4, PA3, PA2, PA1, PA0, PA15, PA14, PA13, PA12, PA11, PA10, PA9, PA8, PA7, PA6, PA5, PA4, PA3, PA2, PA1, PA0, PA15, PA14, PA13, PA12, PA11, PA10, PA9, PA8, PA7, PA6, PA5, PA4, PA3, PA2, PA1, PA0, PA15, PA14, PA13, PA12, PA11, PA10, PA9, PA8, PA7, PA6, PA5, PA4, PA3, PA2, PA1, PA0, PA15, PA14, PA13, PA12, PA11, PA10, PA9, PA8, PA7, PA6, PA5, PA4, PA3, PA2, PA1, PA0, PA15, PA14, PA13, PA12, PA11, PA10, PA9, PA8, PA7, PA6, PA5, PA4, PA3, PA2, PA1, PA0, PA15, PA14, PA13, PA12, PA11, PA10, PA9, PA8, PA7, PA6, PA5, PA4, PA3, PA2, PA1, PA0, PA15, PA14, PA13, PA12, PA11, PA10, PA9, PA8, PA7, PA6, PA5, PA4, PA3, PA2, PA1, PA0, PA15, PA14, PA13, PA12, PA11, PA10, PA9, PA8, PA7, PA6, PA5, PA4, PA3, PA2, PA1, PA0, PA15, PA14, PA13, PA12, PA11, PA10, PA9, PA8, PA7, PA6, PA5, PA4, PA3, PA2, PA1, PA0, PA15, PA14, PA13, PA12, PA11, PA10, PA9, PA8, PA7, PA6, PA5, PA4, PA3, PA2, PA1, PA0, PA15, PA14, PA13, PA12, PA11, PA10, PA9, PA8, PA7, PA6, PA5, PA4, PA3, PA2, PA1, PA0, PA15, PA14, PA13, PA12, PA11, PA10, PA9, PA8, PA7, PA6, PA5, PA4, PA3, PA2, PA1, PA0, PA15, PA14, PA13,","MR3, MR2, MR1, MR0, MR31, MR30, MR29, MR28, MR27, MR26, MR25, MR24, MR23, MR22, MR21, MR20, MR19, MR18, MR17, MR16, MR15, MR14, MR13, MR12, MR11, MR10, MR9, MR8, MR7, MR6, MR5, MR4, MR3, MR2, MR1, MR0, MR31, MR30, MR29, MR28, MR27, MR26, MR25, MR24, MR23, MR22, MR21, MR20, MR19, MR18, MR17, MR16, MR15, MR14, MR13, MR12, MR11, MR10, MR9, MR8, MR7, MR6, MR5, MR4, MR3, MR2, MR1, MR0, MR31, MR30, MR29, MR28, MR27, MR26, MR25, MR24, MR23, MR22, MR21, MR20, MR19, MR18, MR17, MR16, MR15, MR14, MR13, MR12, MR11, MR10, MR9, MR8, MR7, MR6, MR5, MR4, MR3, MR2, MR1, MR0, MR31, MR30, MR29, MR28, MR27, MR26, MR25, MR24, MR23, MR22, MR21, MR20, MR19, MR18, MR17, MR16, MR15, MR14, MR13, MR12, MR11, MR10, MR9, MR8, MR7, MR6, MR5, MR4, MR3, MR2, MR1, MR0, MR31, MR30, MR29, MR28, MR27, MR26, MR25, MR24, MR23, MR22, MR21, MR20, MR19, MR18, MR17, MR16, MR15, MR14, MR13, MR12, MR11, MR10, MR9, MR8, MR7, MR6, MR5, MR4, MR3, MR2, MR1, MR0, MR31, MR30, MR29, MR28, MR27, MR26, MR25, MR24, MR23, MR22, MR21, MR20, MR19, MR18, MR17, MR16, MR15, MR14, MR13, MR12, MR11, MR10, MR9, MR8, MR7, MR6, MR5, MR4, MR3, MR2, MR1, MR0, MR31, MR30, MR29, MR28, MR27, MR26, MR25, MR24, MR23, MR22, MR21, MR20,",0.28449845,0.28449845,0.3927722,0.3927722,0.28449845,False,True,0.0,0.029484029484029506,0.7708332538604736,0.38132411221028545,Fail,0.3927722,False,True,0.0,0.030431107354184306,0.776166558265686,0.38758514899373153,Fail,0.28449845,False,True,0.0,0.029484029484029506,0.7708332538604736,0.38132411221028545,Fail,0.3927722,False,True,0.0,0.030431107354184306,0.776166558265686,0.38758514899373153,Fail
stm32f0xx,What is the description of BS3 field from BSRR register from GPIOA peripheral for STM32F0xx microcontroller?,"Port x set bit y (y=
              0..15)",BS3,Port x set bit y (y = 31 to 0),BS3,Port x set bit y (y = 31 to 0),0.083210796,0.083210796,0.8389386,0.8389386,0.083210796,False,False,0.0,0.0,0.7193194627761841,0.11205845922231673,Fail,0.8389386,False,False,0.588235294117647,0.6097560975609756,0.8412531018257141,0.31626975866865736,Fail,0.083210796,False,False,0.0,0.0,0.7193194627761841,0.11205845922231673,Fail,0.8389386,False,False,0.588235294117647,0.6097560975609756,0.8412531018257141,0.31626975866865736,Fail
stm32f0xx,What is the description of CCR1_L field from CCR1 register from TIM2 peripheral for STM32F0xx microcontroller?,"Low Capture/Compare 1
              value",0x34 TIM1_CCR1 CCR1{15:O],15:0 CCR1{15:0},0x34 TIM1_CCR1 CCR1{15:O],15:0 CCR1{15:0},0.18656963,0.18656963,0.22788788,0.22788788,0.18656963,False,False,0.0,0.07317073170731703,0.7342099547386169,0.12311851135114343,Fail,0.22788788,False,False,0.0,0.07317073170731703,0.749274492263794,0.12744410461405428,Fail,0.18656963,False,False,0.0,0.07317073170731703,0.7342099547386169,0.12311851135114343,Fail,0.22788788,False,False,0.0,0.07317073170731703,0.749274492263794,0.12744410461405428,Fail
stm32f0xx,What is the description of SWIER12 field from SWIER register from EXTI peripheral for STM32F0xx microcontroller?,"Software Interrupt on line
              12",EXTI12 SWIER Bit Set,12,EXTI12 SWIER Bit Set,12,0.22976746,0.22976746,0.18866159,0.18866159,0.22976746,False,False,0.0,0.09302325581395354,0.7455677390098572,0.12797469647471296,Fail,0.18866159,False,True,0.33333333333333337,0.046511627906976716,0.7593308687210083,0.44232495788109394,Fail,0.22976746,False,False,0.0,0.09302325581395354,0.7455677390098572,0.12797469647471296,Fail,0.18866159,False,True,0.33333333333333337,0.046511627906976716,0.7593308687210083,0.44232495788109394,Fail
stm32f0xx,What is the address_offset of DMAR register from TIM2 peripheral for STM32F0xx microcontroller?,0x4c,0x24,0x24,0x24,0x24,0.6553472,0.6553472,0.6553472,0.6553472,0.6553472,False,False,0.0,0.5,0.8748347759246826,0.18899257779121398,Fail,0.6553472,False,False,0.0,0.5,0.8748348355293274,0.1889925867319107,Fail,0.6553472,False,False,0.0,0.5,0.8748347759246826,0.18899257779121398,Fail,0.6553472,False,False,0.0,0.5,0.8748348355293274,0.1889925867319107,Fail
stm32f0xx,What is the description of ODR14 field from ODR register from GPIOB peripheral for STM32F0xx microcontroller?,"Port output data (y =
              0..15)",1/1024 (Hz) Clock Output Divider Ratio for Timer 14 Clock Output Mode.,Port x output data register (GPIOx_ODR),1/1024 (Hz) Clock Output Divider Ratio for Timer 14 Clock Output Mode.,Port x output data register (GPIOx_ODR),0.19424823,0.19424823,0.40629232,0.40629232,0.19424823,False,False,0.1111111111111111,0.22857142857142854,0.7513473629951477,0.15606530956332645,Fail,0.40629232,False,False,0.5,0.40476190476190477,0.7563438415527344,0.2540042874358949,Fail,0.19424823,False,False,0.1111111111111111,0.22857142857142854,0.7513473629951477,0.15606530956332645,Fail,0.40629232,False,False,0.5,0.40476190476190477,0.7563438415527344,0.2540042874358949,Fail
stm32f0xx,List all the fields of BRR register from GPIOA peripheral for STM32F0xx microcontroller.,"BR0, BR1, BR2, BR3, BR4, BR5, BR6, BR7, BR8, BR9, BR10, BR11, BR12, BR13, BR14, BR15","0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17","PUPD0, PUPD1, PUPD2, PUPD3, PUPD4, PUPD5, PUPD6, PUPD7, PUPD8, PUPD9, PUPD10, PUPD11, PUPD12, PUPD13, PUPD14, PUPD15, PUPD16, PUPD17, PUPD18, PUPD19, PUPD20, PUPD21, PUPD22, PUPD23, PUPD24, PUPD25, PUPD26, PUPD27, PUPD28, PUPD29, PUPD30, PUPD31, PUPD32, PUPD33, PUPD34, PUPD35, PUPD36, PUPD37, PUPD38, PUPD39, PUPD40, PUPD41, PUPD42, PUPD43, PUPD44, PUPD45, PUPD46, PUPD47, PUPD48, PUPD49, PUPD50, PUPD51, PUPD52, PUPD53, PUPD54, PUPD55, PUPD56, PUPD57, PUPD58, PUPD59, PUPD60, PUPD61, PUPD62, PUPD63, PUPD64, PUPD65, PUPD66, PUPD67, PUPD68, PUPD69, PUPD70, PUPD71, PUPD72, PUPD73, PUPD74, PUPD75, PUPD76, PUPD77, PUPD78, PUPD79, PUPD80, PUPD81, PUPD82, PUPD83, PUPD84, PUPD85, PUPD86, PUPD87, PUPD88, PUPD89, PUPD90, PUPD91, PUPD92, PUPD93, PUPD94, PUPD95, PUPD96, PUPD97, PUPD98, PUPD99, PUPD100, PUPD101, PUPD102, PUPD103, PUPD104, PUPD105, PUPD106, PUPD107, PUPD108, PUPD109, PUPD110, PUPD111, PUPD112, PUPD113, PUPD114, PUPD115, PUPD116, PUPD117, PUPD118, PUPD119, PUPD120, PUPD121, PUPD122, PUPD123, PUPD124, PUPD","0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17","PUPD0, PUPD1, PUPD2, PUPD3, PUPD4, PUPD5, PUPD6, PUPD7, PUPD8, PUPD9, PUPD10, PUPD11, PUPD12, PUPD13, PUPD14, PUPD15, PUPD16, PUPD17, PUPD18, PUPD19, PUPD20, PUPD21, PUPD22, PUPD23, PUPD24, PUPD25, PUPD26, PUPD27, PUPD28, PUPD29, PUPD30, PUPD31, PUPD32, PUPD33, PUPD34, PUPD35, PUPD36, PUPD37, PUPD38, PUPD39, PUPD40, PUPD41, PUPD42, PUPD43, PUPD44, PUPD45, PUPD46, PUPD47, PUPD48, PUPD49, PUPD50, PUPD51, PUPD52, PUPD53, PUPD54, PUPD55, PUPD56, PUPD57, PUPD58, PUPD59, PUPD60, PUPD61, PUPD62, PUPD63, PUPD64, PUPD65, PUPD66, PUPD67, PUPD68, PUPD69, PUPD70, PUPD71, PUPD72, PUPD73, PUPD74, PUPD75, PUPD76, PUPD77, PUPD78, PUPD79, PUPD80, PUPD81, PUPD82, PUPD83, PUPD84, PUPD85, PUPD86, PUPD87, PUPD88, PUPD89, PUPD90, PUPD91, PUPD92, PUPD93, PUPD94, PUPD95, PUPD96, PUPD97, PUPD98, PUPD99, PUPD100, PUPD101, PUPD102, PUPD103, PUPD104, PUPD105, PUPD106, PUPD107, PUPD108, PUPD109, PUPD110, PUPD111, PUPD112, PUPD113, PUPD114, PUPD115, PUPD116, PUPD117, PUPD118, PUPD119, PUPD120, PUPD121, PUPD122, PUPD123, PUPD124, PUPD",0.30991957,0.30991957,0.41356465,0.41356465,0.30991957,False,True,0.0,0.06779661016949157,0.8364428877830505,0.3943522419717352,Fail,0.41356465,False,True,0.0,0.05103042198233565,0.8245214223861694,0.39690796706726783,Fail,0.30991957,False,True,0.0,0.06779661016949157,0.8364428877830505,0.3943522419717352,Fail,0.41356465,False,True,0.0,0.05103042198233565,0.8245214223861694,0.39690796706726783,Fail
stm32f0xx,What is the bit_width of DIR field from CCR1 register from DMA peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of BR8 field from BSRR register from GPIOC peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of IDR14 field from IDR register from GPIOA peripheral for STM32F0xx microcontroller?,1,15,1,15,1,0.48225844,0.48225844,1.0,1.0,0.48225844,True,False,0.0,0.5,0.999387800693512,0.4990210920572281,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.48225844,True,False,0.0,0.5,0.999387800693512,0.4990210920572281,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of BR7 field from BSRR register from GPIOA peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the description of IDR7 field from IDR register from GPIOA peripheral for STM32F0xx microcontroller?,"Port input data (y =
              0..15)",Input data register (GPIOx_IDR) or peripheral (alternate function input),Input data register (GPIOx_IDR) or peripheral (alternate function input),Input data register (GPIOx_IDR) or peripheral (alternate function input),Input data register (GPIOx_IDR) or peripheral (alternate function input),0.27016082,0.27016082,0.27016082,0.27016082,0.27016082,False,False,0.26666666666666666,0.16666666666666663,0.751034140586853,0.18782982895771663,Fail,0.27016082,False,False,0.26666666666666666,0.16666666666666663,0.751034140586853,0.18782982895771663,Fail,0.27016082,False,False,0.26666666666666666,0.16666666666666663,0.751034140586853,0.18782982895771663,Fail,0.27016082,False,False,0.26666666666666666,0.16666666666666663,0.751034140586853,0.18782982895771663,Fail
stm32f0xx,What is the description of RMVF field from CSR register from RCC peripheral for STM32F0xx microcontroller?,Remove reset flag,1: Reset and clock control (RCC),RMVF: Reset Mode Fault Vector Fault Indication,1: Reset and clock control (RCC),RMVF: Reset Mode Fault Vector Fault Indication,0.41414672,0.41414672,0.379304,0.379304,0.41414672,False,True,0.2222222222222222,0.15625,0.8687753677368164,0.4532805856731203,Fail,0.379304,False,True,0.2,0.21739130434782605,0.8118668794631958,0.44161479672660003,Fail,0.41414672,False,True,0.2222222222222222,0.15625,0.8687753677368164,0.4532805856731203,Fail,0.379304,False,True,0.2,0.21739130434782605,0.8118668794631958,0.44161479672660003,Fail
stm32f0xx,What is the description of BR3 field from BRR register from GPIOD peripheral for STM32F0xx microcontroller?,Port x Reset bit y,GPIO port bit reset register (GPIOx_BRR) (x = A to F),Port Reset x (x = A to F),GPIO port bit reset register (GPIOx_BRR) (x = A to F),Port Reset x (x = A to F),0.61876106,0.61876106,0.7869841,0.7869841,0.61876106,False,True,0.37499999999999994,0.26415094339622647,0.8483120203018188,0.4963924033461877,Fail,0.7869841,False,True,0.4615384615384615,0.43999999999999995,0.8805855512619019,0.5357447292988117,Partial,0.61876106,False,True,0.37499999999999994,0.26415094339622647,0.8483120203018188,0.4963924033461877,Fail,0.7869841,False,True,0.4615384615384615,0.43999999999999995,0.8805855512619019,0.5357447292988117,Partial
stm32f0xx,What is the bit_width of ODR6 field from ODR register from GPIOD peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_offset of TEXTEN field from TIMEOUTR register from I2C1 peripheral for STM32F0xx microcontroller?,31,31,31,31,31,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,1.0,True,True,1.0,1.0,1.0,1.0,Pass,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f0xx,What is the bit_width of CEN field from CR1 register from TIM6 peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the address_offset of IMR register from EXTI peripheral for STM32F0xx microcontroller?,0x0,0x00,0x00,0x00,0x00,0.94808143,0.94808143,0.94808143,0.94808143,0.94808143,True,False,0.0,0.75,0.9328020215034485,0.5248243749141692,Partial,0.94808143,True,False,0.0,0.75,0.9328020215034485,0.5248243749141692,Partial,0.94808143,True,False,0.0,0.75,0.9328020215034485,0.5248243749141692,Partial,0.94808143,True,False,0.0,0.75,0.9328020215034485,0.5248243749141692,Partial
stm32f0xx,What is the description of CRCEN field from CR1 register from SPI1 peripheral for STM32F0xx microcontroller?,"Hardware CRC calculation
              enable",CRC calculation enable.,CRC calculation enable,CRC calculation enable.,CRC calculation enable,0.8735881,0.8735881,0.90536094,0.90536094,0.8735881,False,True,0.5714285714285715,0.4666666666666667,0.7907695770263672,0.5499138884317307,Partial,0.90536094,False,True,0.8571428571428571,0.48888888888888893,0.7957375645637512,0.6105016974135051,Partial,0.8735881,False,True,0.5714285714285715,0.4666666666666667,0.7907695770263672,0.5499138884317307,Partial,0.90536094,False,True,0.8571428571428571,0.48888888888888893,0.7957375645637512,0.6105016974135051,Partial
stm32f0xx,What is the bit_width of PM field from ALRMAR register from RTC peripheral for STM32F0xx microcontroller?,1,12,1,12,1,0.58160675,0.58160675,1.0,1.0,0.58160675,True,False,0.0,0.5,0.9994515776634216,0.5039980739355087,Partial,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.58160675,True,False,0.0,0.5,0.9994515776634216,0.5039980739355087,Partial,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the description of ONEBIT field from CR3 register from USART2 peripheral for STM32F0xx microcontroller?,"One sample bit method
              enable",One-bit sampling method for USART2 peripheral.,"One bit sampling select, One bit sampling mode, One bit sampling edge select, One bit sampling polarity select, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable,",One-bit sampling method for USART2 peripheral.,"One bit sampling select, One bit sampling mode, One bit sampling edge select, One bit sampling polarity select, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable, One bit sampling enable,",0.5647489,0.5647489,0.61447453,0.61447453,0.5647489,False,True,0.1818181818181818,0.3913043478260869,0.7632453441619873,0.4486530995416076,Fail,0.61447453,False,True,0.006462035541195476,0.010166840458811222,0.6769512295722961,0.38406716031644417,Fail,0.5647489,False,True,0.1818181818181818,0.3913043478260869,0.7632453441619873,0.4486530995416076,Fail,0.61447453,False,True,0.006462035541195476,0.010166840458811222,0.6769512295722961,0.38406716031644417,Fail
stm32f0xx,What is the description of TEIF4 field from ISR register from DMA peripheral for STM32F0xx microcontroller?,"Channel 4 Transfer Error
              flag",TEIF4: transfer error (TE) flag for channel 4 0: no TE event 1: a TE event occurred,Transfer error (TE) flag for channel 4,TEIF4: transfer error (TE) flag for channel 4 0: no TE event 1: a TE event occurred,Transfer error (TE) flag for channel 4,0.7825428,0.7825428,0.9428187,0.9428187,0.7825428,False,True,0.45454545454545453,0.27710843373493976,0.7479774951934814,0.5060882781121191,Partial,0.9428187,False,True,0.8333333333333333,0.2790697674418605,0.757779061794281,0.5914279493712639,Partial,0.7825428,False,True,0.45454545454545453,0.27710843373493976,0.7479774951934814,0.5060882781121191,Partial,0.9428187,False,True,0.8333333333333333,0.2790697674418605,0.757779061794281,0.5914279493712639,Partial
stm32f0xx,What is the bit_width of TIMEOUTA field from TIMEOUTR register from I2C1 peripheral for STM32F0xx microcontroller?,12,12,12,12,12,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass
stm32f0xx,What is the bit_offset of OC4PE field from CCMR2_Output register from TIM2 peripheral for STM32F0xx microcontroller?,11,12,12,12,12,0.83577025,0.83577025,0.83577025,0.83577025,0.83577025,False,False,0.0,0.5,0.9999034404754639,0.21677402853965758,Fail,0.83577025,False,False,0.0,0.5,0.9999034404754639,0.21677402853965758,Fail,0.83577025,False,False,0.0,0.5,0.9999034404754639,0.21677402853965758,Fail,0.83577025,False,False,0.0,0.5,0.9999034404754639,0.21677402853965758,Fail
stm32f0xx,What is the bit_width of AFRH9 field from AFRH register from GPIOE peripheral for STM32F0xx microcontroller?,4,12,4,12,4,0.6974304,0.6974304,1.0,1.0,0.6974304,False,False,0.0,0.0,0.9993847608566284,0.18477923274040223,Fail,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,0.6974304,False,False,0.0,0.0,0.9993847608566284,0.18477923274040223,Fail,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass
stm32f0xx,What is the bit_offset of CC2OF field from SR register from TIM2 peripheral for STM32F0xx microcontroller?,10,0x10,0x00000002,0x10,0x00000002,0.5685572,0.5685572,0.3072915,0.3072915,0.5685572,True,False,0.0,0.5,0.8628168106079102,0.482850381731987,Fail,0.3072915,False,False,0.0,0.09999999999999998,0.8091557621955872,0.14173793971538542,Fail,0.5685572,True,False,0.0,0.5,0.8628168106079102,0.482850381731987,Fail,0.3072915,False,False,0.0,0.09999999999999998,0.8091557621955872,0.14173793971538542,Fail
stm32f0xx,What is the bit_width of DTG field from BDTR register from TIM17 peripheral for STM32F0xx microcontroller?,8,10,16,10,16,0.70526737,0.70526737,0.70901346,0.70901346,0.70526737,False,False,0.0,0.0,0.9998614192008972,0.18524258136749266,Fail,0.70901346,False,False,0.0,0.0,0.9996927976608276,0.18540459275245666,Fail,0.70526737,False,False,0.0,0.0,0.9998614192008972,0.18524258136749266,Fail,0.70901346,False,False,0.0,0.0,0.9996927976608276,0.18540459275245666,Fail
stm32f0xx,What is the bit_width of UIE field from DIER register from TIM6 peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of IDR1 field from IDR register from GPIOA peripheral for STM32F0xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_offset of RTO field from RTOR register from USART1 peripheral for STM32F0xx microcontroller?,0,12,12,12,12,0.43830746,0.43830746,0.43830746,0.43830746,0.43830746,False,False,0.0,0.0,0.9780372381210327,0.16862095892429352,Fail,0.43830746,False,False,0.0,0.0,0.9780372381210327,0.16862095892429352,Fail,0.43830746,False,False,0.0,0.0,0.9780372381210327,0.16862095892429352,Fail,0.43830746,False,False,0.0,0.0,0.9780372381210327,0.16862095892429352,Fail
stm32f0xx,What is the address_offset of IFCR register from DMA peripheral for STM32F0xx microcontroller?,0x4,0x4001 5800,0x4001 205,0x4001 5800,0x4001 205,0.56234396,0.56234396,0.58335215,0.58335215,0.56234396,True,False,0.0,0.2727272727272727,0.8802213072776794,0.4737867574800144,Fail,0.58335215,True,False,0.0,0.30000000000000004,0.8864753246307373,0.477138906121254,Fail,0.56234396,True,False,0.0,0.2727272727272727,0.8802213072776794,0.4737867574800144,Fail,0.58335215,True,False,0.0,0.30000000000000004,0.8864753246307373,0.477138906121254,Fail
stm32f0xx,What is the bit_width of BR6 field from BRR register from GPIOF peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of EXTI5 field from EXTICR2 register from SYSCFG peripheral for STM32F0xx microcontroller?,4,3,1,3,1,0.8587829,0.8587829,0.768664,0.768664,0.8587829,False,False,0.0,0.0,0.9998158812522888,0.19291152656078336,Fail,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,0.8587829,False,False,0.0,0.0,0.9998158812522888,0.19291152656078336,Fail,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32f0xx,What is the bit_width of UIE field from DIER register from TIM14 peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_offset of CCUS field from CR2 register from TIM16 peripheral for STM32F0xx microcontroller?,2,16,0,16,0,0.5123863,0.5123863,0.529222,0.529222,0.5123863,False,False,0.0,0.0,0.999401867389679,0.17552959620952607,Fail,0.529222,False,False,0.0,0.0,0.9796125888824463,0.17340298891067504,Fail,0.5123863,False,False,0.0,0.0,0.999401867389679,0.17552959620952607,Fail,0.529222,False,False,0.0,0.0,0.9796125888824463,0.17340298891067504,Fail
stm32f0xx,What is the bit_width of BR9 field from BRR register from GPIOE peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the description of M field from CR1 register from USART1 peripheral for STM32F0xx microcontroller?,Word length,1 KB CEC Section 31.7.7 on page 919,"MR0, MR1, MR2, MR3, MR4, MR5, MR6, MR7, MR8, MR9, MR10, MR11, MR12, MR13, MR14, MR15, MR16, MR17, MR18, MR19, MR20, MR21, MR22, MR23, MR24, MR25, MR26, MR27, MR28, MR29, MR30, MR31, MR32, MR33, MR34, MR35, MR36, MR37, MR38, MR39, MR40, MR41, MR42, MR43, MR44, MR45, MR46, MR47, MR48, MR49, MR50, MR51, MR52, MR53, MR54, MR55, MR56, MR57, MR58, MR59, MR60, MR61, MR62, MR63, MR64, MR65, MR66, MR67, MR68, MR69, MR70, MR71, MR72, MR73, MR74, MR75, MR76, MR77, MR78, MR79, MR80, MR81, MR82, MR83, MR84, MR85, MR86, MR87, MR88, MR89, MR90, MR91, MR92, MR93, MR94, MR95, MR96, MR97, MR98, MR99, MR100, MR101, MR102, MR103, MR104, MR105, MR106, MR107, MR108, MR109, MR110, MR111, MR112, MR113, MR114, MR115, MR116, MR117, MR118, MR119, MR120, MR121, MR122, MR123, MR124, MR125, MR126, MR127, MR128, MR129, MR130, MR131, MR132, MR133, MR134, MR135, MR136, MR137, MR138, MR139, MR140, MR141, MR142, MR143, MR144, MR145, MR146, MR147, MR148, MR149, MR150, MR151, MR152, MR153, MR154, MR155, MR156, MR157, MR158, MR159, MR160, MR161, MR162, MR163, MR164, MR165, MR166, MR167, MR168, MR169, MR170, MR171, MR172, MR173, MR174, MR17",1 KB CEC Section 31.7.7 on page 919,"MR0, MR1, MR2, MR3, MR4, MR5, MR6, MR7, MR8, MR9, MR10, MR11, MR12, MR13, MR14, MR15, MR16, MR17, MR18, MR19, MR20, MR21, MR22, MR23, MR24, MR25, MR26, MR27, MR28, MR29, MR30, MR31, MR32, MR33, MR34, MR35, MR36, MR37, MR38, MR39, MR40, MR41, MR42, MR43, MR44, MR45, MR46, MR47, MR48, MR49, MR50, MR51, MR52, MR53, MR54, MR55, MR56, MR57, MR58, MR59, MR60, MR61, MR62, MR63, MR64, MR65, MR66, MR67, MR68, MR69, MR70, MR71, MR72, MR73, MR74, MR75, MR76, MR77, MR78, MR79, MR80, MR81, MR82, MR83, MR84, MR85, MR86, MR87, MR88, MR89, MR90, MR91, MR92, MR93, MR94, MR95, MR96, MR97, MR98, MR99, MR100, MR101, MR102, MR103, MR104, MR105, MR106, MR107, MR108, MR109, MR110, MR111, MR112, MR113, MR114, MR115, MR116, MR117, MR118, MR119, MR120, MR121, MR122, MR123, MR124, MR125, MR126, MR127, MR128, MR129, MR130, MR131, MR132, MR133, MR134, MR135, MR136, MR137, MR138, MR139, MR140, MR141, MR142, MR143, MR144, MR145, MR146, MR147, MR148, MR149, MR150, MR151, MR152, MR153, MR154, MR155, MR156, MR157, MR158, MR159, MR160, MR161, MR162, MR163, MR164, MR165, MR166, MR167, MR168, MR169, MR170, MR171, MR172, MR173, MR174, MR17",0.15828556,0.15828556,0.21440434,0.21440434,0.15828556,False,True,0.0,0.11428571428571432,0.8251537680625916,0.3874016288348607,Fail,0.21440434,False,True,0.0,0.0008936550491510653,0.6941753029823303,0.3648911954277429,Fail,0.15828556,False,True,0.0,0.11428571428571432,0.8251537680625916,0.3874016288348607,Fail,0.21440434,False,True,0.0,0.0008936550491510653,0.6941753029823303,0.3648911954277429,Fail
stm32f0xx,What is the description of SYSCFGRST field from APB2RSTR register from RCC peripheral for STM32F0xx microcontroller?,SYSCFG and COMP reset,0x00000000,System configuration controller (SYSCFG) reset status,0x00000000,System configuration controller (SYSCFG) reset status,0.039768547,0.039768547,0.70619255,0.70619255,0.039768547,False,True,0.0,0.0,0.7835059762001038,0.3695143237709999,Fail,0.70619255,False,True,0.2,0.2264150943396226,0.8586394786834717,0.4654263041716702,Fail,0.039768547,False,True,0.0,0.0,0.7835059762001038,0.3695143237709999,Fail,0.70619255,False,True,0.2,0.2264150943396226,0.8586394786834717,0.4654263041716702,Fail
stm32f0xx,What is the description of PRESC field from TIMINGR register from I2C1 peripheral for STM32F0xx microcontroller?,Timing prescaler,PRESCALE,Timing prescaler,PRESCALE,Timing prescaler,0.6364639,0.6364639,1.0,1.0,0.6364639,False,True,0.0,0.0,0.8052762150764465,0.402614626288414,Fail,1.0,True,True,1.0,1.0,0.9999999403953552,0.9999999910593034,Pass,0.6364639,False,True,0.0,0.0,0.8052762150764465,0.402614626288414,Fail,1.0,True,True,1.0,1.0,0.9999999403953552,0.9999999910593034,Pass
stm32f0xx,What is the bit_offset of EXTI12 field from EXTICR4 register from SYSCFG peripheral for STM32F0xx microcontroller?,0,22,12,22,12,0.43562934,0.43562934,0.43830746,0.43830746,0.43562934,False,False,0.0,0.0,0.9762666821479797,0.1682214692234993,Fail,0.43830746,False,False,0.0,0.0,0.9780372381210327,0.16862095892429352,Fail,0.43562934,False,False,0.0,0.0,0.9762666821479797,0.1682214692234993,Fail,0.43830746,False,False,0.0,0.0,0.9780372381210327,0.16862095892429352,Fail
stm32f0xx,What is the description of LCK11 field from LCKR register from GPIOB peripheral for STM32F0xx microcontroller?,"Port x lock bit y (y=
              0..15)",GPIO port 11 clock enable.,Port x set bit y (y=,GPIO port 11 clock enable.,Port x set bit y (y=,0.28365645,0.28365645,0.7500703,0.7500703,0.28365645,False,False,0.16666666666666666,0.16666666666666663,0.7714624404907227,0.171568855146567,Fail,0.7500703,False,False,0.7692307692307692,0.40476190476190477,0.8228265047073364,0.33501173848415905,Fail,0.28365645,False,False,0.16666666666666666,0.16666666666666663,0.7714624404907227,0.171568855146567,Fail,0.7500703,False,False,0.7692307692307692,0.40476190476190477,0.8228265047073364,0.33501173848415905,Fail
stm32f0xx,What is the bit_width of BS5 field from BSRR register from GPIOF peripheral for STM32F0xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of OT12 field from OTYPER register from GPIOA peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the description of SADD0 field from CR2 register from I2C1 peripheral for STM32F0xx microcontroller?,"Slave address bit 0 (master
              mode)",Slave Address 0 Register Value,Slave Address 0,Slave Address 0 Register Value,Slave Address 0,0.7359917,0.7359917,0.77293813,0.77293813,0.7359917,False,True,0.5454545454545454,0.42553191489361697,0.7847351431846619,0.5348773621325336,Partial,0.77293813,False,True,0.6666666666666666,0.2978723404255319,0.7763063907623291,0.5533198155832628,Partial,0.7359917,False,True,0.5454545454545454,0.42553191489361697,0.7847351431846619,0.5348773621325336,Partial,0.77293813,False,True,0.6666666666666666,0.2978723404255319,0.7763063907623291,0.5533198155832628,Partial
stm32f0xx,What is the bit_width of CRCNEXT field from CR1 register from SPI2 peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,List all the fields of CR register from RCC peripheral for STM32F0xx microcontroller.,"HSION, HSIRDY, HSITRIM, HSICAL, HSEON, HSERDY, HSEBYP, CSSON, PLLON, PLLRDY","CAN0RST, CAN1RST, I2C0RST, I2C1RST, USBRST, CAN1EN, CAN0EN, I2C0EN, I2C1EN, USBEN, ADCEN, DACEN, TIM2EN, TIM3EN, TIM4EN, TIM5EN, TIM6EN, TIM7EN, TIM8EN, TIM9EN, TIM10EN, TIM11EN, TIM12EN, TIM13EN, TIM14EN, TIM15EN, TIM16EN, TIM17EN, TIM18EN, TIM19EN, TIM20EN, TIM21EN, TIM22EN, TIM23EN, TIM24EN, TIM25EN, TIM26EN, TIM27EN, TIM28EN, TIM29EN, TIM30EN, TIM31EN, TIM32EN, TIM33EN, TIM34EN, TIM35EN, TIM36EN, TIM37EN, TIM38EN, TIM39EN, TIM40EN, TIM41EN, TIM42EN, TIM43EN, TIM44EN, TIM45EN, TIM46EN, TIM47EN, TIM48EN, TIM49EN, TIM50EN, TIM51EN, TIM52EN, TIM53EN, TIM54EN, TIM55EN, TIM56EN, TIM57EN, TIM58EN, TIM59EN, TIM60EN, TIM61EN, TIM62EN, TIM63EN, TIM64EN, TIM65EN, TIM66EN, TIM67EN, TIM68EN, TIM69EN, TIM70EN, TIM71EN, TIM72EN, TIM73EN, TIM74EN, TIM75EN, TIM76EN, TIM77EN, TIM78EN, TIM79EN, TIM80EN, TIM81EN, TIM82EN, TIM83EN, TIM84EN, TIM85EN, TIM86EN, TIM87EN, TIM88EN, TIM89EN, TIM90EN, TIM91EN, TIM92EN, TIM93EN, TIM94EN, TIM95EN, TIM96EN, TIM97EN, TIM98EN, TIM99EN, TIM100EN, TIM101EN, TIM102EN, TIM103EN, TIM104EN, TIM105EN, TIM106EN, TIM107EN, TIM108EN, TIM109EN, TIM110EN, TIM111EN, TIM112EN, TIM113EN, TIM114EN, TIM115EN, TIM116EN, TIM117EN","HSIEN, HSIRDY, HSIASYNC, HSIOUT, HSIOUTEN, HSIASYNCDIS, HSIASYNCDISEN, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24","CAN0RST, CAN1RST, I2C0RST, I2C1RST, USBRST, CAN1EN, CAN0EN, I2C0EN, I2C1EN, USBEN, ADCEN, DACEN, TIM2EN, TIM3EN, TIM4EN, TIM5EN, TIM6EN, TIM7EN, TIM8EN, TIM9EN, TIM10EN, TIM11EN, TIM12EN, TIM13EN, TIM14EN, TIM15EN, TIM16EN, TIM17EN, TIM18EN, TIM19EN, TIM20EN, TIM21EN, TIM22EN, TIM23EN, TIM24EN, TIM25EN, TIM26EN, TIM27EN, TIM28EN, TIM29EN, TIM30EN, TIM31EN, TIM32EN, TIM33EN, TIM34EN, TIM35EN, TIM36EN, TIM37EN, TIM38EN, TIM39EN, TIM40EN, TIM41EN, TIM42EN, TIM43EN, TIM44EN, TIM45EN, TIM46EN, TIM47EN, TIM48EN, TIM49EN, TIM50EN, TIM51EN, TIM52EN, TIM53EN, TIM54EN, TIM55EN, TIM56EN, TIM57EN, TIM58EN, TIM59EN, TIM60EN, TIM61EN, TIM62EN, TIM63EN, TIM64EN, TIM65EN, TIM66EN, TIM67EN, TIM68EN, TIM69EN, TIM70EN, TIM71EN, TIM72EN, TIM73EN, TIM74EN, TIM75EN, TIM76EN, TIM77EN, TIM78EN, TIM79EN, TIM80EN, TIM81EN, TIM82EN, TIM83EN, TIM84EN, TIM85EN, TIM86EN, TIM87EN, TIM88EN, TIM89EN, TIM90EN, TIM91EN, TIM92EN, TIM93EN, TIM94EN, TIM95EN, TIM96EN, TIM97EN, TIM98EN, TIM99EN, TIM100EN, TIM101EN, TIM102EN, TIM103EN, TIM104EN, TIM105EN, TIM106EN, TIM107EN, TIM108EN, TIM109EN, TIM110EN, TIM111EN, TIM112EN, TIM113EN, TIM114EN, TIM115EN, TIM116EN, TIM117EN","HSIEN, HSIRDY, HSIASYNC, HSIOUT, HSIOUTEN, HSIASYNCDIS, HSIASYNCDISEN, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24MENS, HSI24M, HSI24MEN, HSI24",0.37861168,0.37861168,0.59980726,0.59980726,0.37861168,False,True,0.0,0.030461270670147922,0.7476466298103333,0.38260064219733336,Fail,0.59980726,False,True,0.016528925619834708,0.04850746268656714,0.7518386244773865,0.39849731505093594,Fail,0.37861168,False,True,0.0,0.030461270670147922,0.7476466298103333,0.38260064219733336,Fail,0.59980726,False,True,0.016528925619834708,0.04850746268656714,0.7518386244773865,0.39849731505093594,Fail
stm32f0xx,What is the size of TIMEOUTR register from I2C1 peripheral for STM32F0xx microcontroller?,32,12,32,12,32,0.6645521,0.6645521,0.9999999,0.9999999,0.6645521,False,False,0.0,0.5,0.9997698068618774,0.20819307565689088,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.6645521,False,False,0.0,0.5,0.9997698068618774,0.20819307565689088,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f0xx,What is the description of IDR6 field from IDR register from GPIOC peripheral for STM32F0xx microcontroller?,"Port input data (y =
              0..15)",GPIO port input data register (GPIO_IDR),Port x input data register (GPIO_IDR0),GPIO port input data register (GPIO_IDR),Port x input data register (GPIO_IDR0),0.43108487,0.43108487,0.4630838,0.4630838,0.43108487,False,False,0.5,0.31707317073170727,0.7544463872909546,0.25057486019483427,Fail,0.4630838,False,False,0.5,0.41463414634146345,0.7684589624404907,0.25915474186583265,Fail,0.43108487,False,False,0.5,0.31707317073170727,0.7544463872909546,0.25057486019483427,Fail,0.4630838,False,False,0.5,0.41463414634146345,0.7684589624404907,0.25915474186583265,Fail
stm32f0xx,What is the description of OSSR field from BDTR register from TIM15 peripheral for STM32F0xx microcontroller?,"Off-state selection for Run
              mode",Off-state selection for Run mode,Off-state selection for Run mode,Off-state selection for Run mode,Off-state selection for Run mode,1.0,1.0,1.0,1.0,1.0,True,True,1.0,0.6956521739130435,0.8032790422439575,0.9552744650322459,Pass,1.0,True,True,1.0,0.6956521739130435,0.8032790422439575,0.9552744650322459,Pass,1.0,True,True,1.0,0.6956521739130435,0.8032790422439575,0.9552744650322459,Pass,1.0,True,True,1.0,0.6956521739130435,0.8032790422439575,0.9552744650322459,Pass
stm32f0xx,What is the size of SSR register from RTC peripheral for STM32F0xx microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f0xx,What is the description of OPM field from CR1 register from TIM6 peripheral for STM32F0xx microcontroller?,One-pulse mode,"Output mode 1 - In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCR1 else inactive. In downcounting, channel 1 is inactive (OC1REF=‘0) as long as Offset 0x18 Register o o o CC1S [1:0] o o 0 O 0 o o o 0x20 TIM16_CCER and TIM17_CCER oCC1PE oCC1NE CC1P CC1E Reset va‘ue o o 0x24 TIM16_PSC and TIM17_PSC Reselvalue 0000000000000000 0x26 TIM16_ARR and TIM17_ARR Reselvalue 1111111111111111 0x30 TIM16_CNT and TIM17_CNT Reselvalue 0000000000000000 0x34 TIM16_CCR1 and TIM17_CCR1 Reset value o 0 o o o o o o o o",Output mode 1,"Output mode 1 - In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCR1 else inactive. In downcounting, channel 1 is inactive (OC1REF=‘0) as long as Offset 0x18 Register o o o CC1S [1:0] o o 0 O 0 o o o 0x20 TIM16_CCER and TIM17_CCER oCC1PE oCC1NE CC1P CC1E Reset va‘ue o o 0x24 TIM16_PSC and TIM17_PSC Reselvalue 0000000000000000 0x26 TIM16_ARR and TIM17_ARR Reselvalue 1111111111111111 0x30 TIM16_CNT and TIM17_CNT Reselvalue 0000000000000000 0x34 TIM16_CCR1 and TIM17_CCR1 Reset value o 0 o o o o o o o o",Output mode 1,0.35449636,0.35449636,0.54270864,0.54270864,0.35449636,False,True,0.022222222222222223,0.023255813953488413,0.780173122882843,0.390358021565802,Fail,0.54270864,False,True,0.4,0.4285714285714286,0.8890777230262756,0.5119256616490229,Partial,0.35449636,False,True,0.022222222222222223,0.023255813953488413,0.780173122882843,0.390358021565802,Fail,0.54270864,False,True,0.4,0.4285714285714286,0.8890777230262756,0.5119256616490229,Partial
stm32f0xx,What is the description of DBG_TIMER1_STOP field from APBHFZ register from DBGMCU peripheral for STM32F0xx microcontroller?,"Debug Timer 1 stopped when Core is
              halted",DBG_TIMER1_STOP,Timer 1 stop during debug halt.,DBG_TIMER1_STOP,Timer 1 stop during debug halt.,0.5615425,0.5615425,0.7915542,0.7915542,0.5615425,False,False,0.0,0.054545454545454564,0.7724220752716064,0.14666770956733008,Fail,0.7915542,False,True,0.42857142857142855,0.38181818181818183,0.8178135752677917,0.5170549417238731,Partial,0.5615425,False,False,0.0,0.054545454545454564,0.7724220752716064,0.14666770956733008,Fail,0.7915542,False,True,0.42857142857142855,0.38181818181818183,0.8178135752677917,0.5170549417238731,Partial
stm32f0xx,What is the size of RXDR register from CEC peripheral for STM32F0xx microcontroller?,32,0x4000 7800 - 0x4000 7BFF,16/16,0x4000 7800 - 0x4000 7BFF,16/16,0.13445893,0.13445893,0.42429316,0.42429316,0.13445893,False,False,0.0,0.0,0.7776407599449158,0.12336906045675276,Fail,0.42429316,False,False,0.0,0.0,0.8401769399642944,0.14724119901657104,Fail,0.13445893,False,False,0.0,0.0,0.7776407599449158,0.12336906045675276,Fail,0.42429316,False,False,0.0,0.0,0.8401769399642944,0.14724119901657104,Fail
stm32f0xx,What is the description of OSPEEDR14 field from OSPEEDR register from GPIOF peripheral for STM32F0xx microcontroller?,"Port x configuration bits (y =
              0..15)",Port x configuration I/O pin y (y = 15 to 0),Port x configuration input speed select register (GPIOx_OSPEEDR) (x = A to F),Port x configuration I/O pin y (y = 15 to 0),Port x configuration input speed select register (GPIOx_OSPEEDR) (x = A to F),0.81306416,0.81306416,0.46651566,0.46651566,0.81306416,False,True,0.5555555555555556,0.5882352941176471,0.8097332119941711,0.552636065514259,Partial,0.46651566,False,False,0.4,0.38961038961038963,0.787347137928009,0.24090837318401837,Fail,0.81306416,False,True,0.5555555555555556,0.5882352941176471,0.8097332119941711,0.552636065514259,Partial,0.46651566,False,False,0.4,0.38961038961038963,0.787347137928009,0.24090837318401837,Fail
stm32f0xx,What is the description of LCK13 field from LCKR register from GPIOC peripheral for STM32F0xx microcontroller?,"Port x lock bit y (y=
              0..15)",Port E Lock bit 13.,Port x lock bit 13 (unlocked),Port E Lock bit 13.,Port x lock bit 13 (unlocked),0.6133969,0.6133969,0.71024525,0.71024525,0.6133969,False,False,0.5,0.3571428571428571,0.774478018283844,0.2646986897502627,Fail,0.71024525,False,False,0.6153846153846153,0.4285714285714286,0.782038152217865,0.29732347992095315,Fail,0.6133969,False,False,0.5,0.3571428571428571,0.774478018283844,0.2646986897502627,Fail,0.71024525,False,False,0.6153846153846153,0.4285714285714286,0.782038152217865,0.29732347992095315,Fail
stm32f0xx,What is the bit_width of OT14 field from OTYPER register from GPIOD peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of BR2 field from BRR register from GPIOF peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_offset of PRI_283 field from IPR7 register from NVIC peripheral for STM32F0xx microcontroller?,30,283,283,283,283,0.49030316,0.49030316,0.49030316,0.49030316,0.49030316,False,False,0.0,0.0,0.9967920780181885,0.1740339696407318,Fail,0.49030316,False,False,0.0,0.0,0.9967920780181885,0.1740339696407318,Fail,0.49030316,False,False,0.0,0.0,0.9967920780181885,0.1740339696407318,Fail,0.49030316,False,False,0.0,0.0,0.9967920780181885,0.1740339696407318,Fail
stm32f0xx,What is the description of ONEBIT field from CR3 register from USART1 peripheral for STM32F0xx microcontroller?,"One sample bit method
              enable",Synchronous Break Generation Enable,One bit sampling select,Synchronous Break Generation Enable,One bit sampling select,0.14067534,0.14067534,0.6997851,0.6997851,0.14067534,False,True,0.22222222222222224,0.2142857142857143,0.7422609329223633,0.42353163690321033,Fail,0.6997851,False,True,0.4444444444444445,0.23809523809523814,0.7836066484451294,0.503323903727153,Partial,0.14067534,False,True,0.22222222222222224,0.2142857142857143,0.7422609329223633,0.42353163690321033,Fail,0.6997851,False,True,0.4444444444444445,0.23809523809523814,0.7836066484451294,0.503323903727153,Partial
stm32f0xx,What is the bit_offset of TIM14EN field from APB1ENR register from RCC peripheral for STM32F0xx microcontroller?,8,19,12,19,12,0.55346996,0.55346996,0.75970125,0.75970125,0.55346996,False,False,0.0,0.0,0.9997904896736145,0.17764207124710082,Fail,0.75970125,False,False,0.0,0.0,0.99976646900177,0.18795003294944762,Fail,0.55346996,False,False,0.0,0.0,0.9997904896736145,0.17764207124710082,Fail,0.75970125,False,False,0.0,0.0,0.99976646900177,0.18795003294944762,Fail
stm32f0xx,What is the bit_offset of COMG field from EGR register from TIM16 peripheral for STM32F0xx microcontroller?,5,0x10,0x10,0x10,0x10,0.3760138,0.3760138,0.3760138,0.3760138,0.3760138,False,False,0.0,0.0,0.8629749417304993,0.148246930539608,Fail,0.3760138,False,False,0.0,0.0,0.862975001335144,0.1482469394803047,Fail,0.3760138,False,False,0.0,0.0,0.8629749417304993,0.148246930539608,Fail,0.3760138,False,False,0.0,0.0,0.862975001335144,0.1482469394803047,Fail
stm32f0xx,What is the bit_width of CTEIF6 field from IFCR register from DMA peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_offset of I2SCFG field from I2SCFGR register from SPI1 peripheral for STM32F0xx microcontroller?,8,16,0,16,0,0.70901346,0.70901346,0.5250482,0.5250482,0.70901346,False,False,0.0,0.0,0.9996927976608276,0.18540459275245666,Fail,0.5250482,False,False,0.0,0.0,0.9768399000167847,0.17277839481830598,Fail,0.70901346,False,False,0.0,0.0,0.9996927976608276,0.18540459275245666,Fail,0.5250482,False,False,0.0,0.0,0.9768399000167847,0.17277839481830598,Fail
stm32f0xx,What is the bit_offset of MINC field from CCR4 register from DMA peripheral for STM32F0xx microcontroller?,7,0 : 1 [ MINC 4 P D M O C ] 0 : 1 [ MINC 3 P D M O C ] 0 : 1 [ MINC 2 P D M O C ] 0 : 1 [ MINC 1 P D M O C ] 0 : 1 [ MINC 0 P D M O C ] 0 : 1 [ MINC 0 P D M O C . s e R N E 0 P D M O C K C O L 0 P D M O C T U O 0 P D M O C ] 0 : 1 [ MINC 0 P D M O C . s e R N E 0 P D M O C N E 0 P D M O C 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0,0 : 1 [ MINC 4 P D M O C ] 0 : 1 [ MINC 3 P D M O C ] 0 : 1 [ MINC 2 P D M O C ] 0 : 1 [ MINC 1 P D M O C ] 0 : 1 [ MINC 0 P D M O C ] 0 : 1 [ MINC 0 P D M O C . s e R N E 0 P D M O C K C O L 0 P D M O C T U O 0 P D M O C ] 0 : 1 [ MINC 0 P D M O C . s e R N E 0 P D M O C N E 0 P D M O C 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0,0.17346996,0.17346996,0.4887003,0.4887003,0.17346996,False,False,0.0,0.0,0.6934990286827087,0.11269835233688354,Fail,0.4887003,False,False,0.0,0.0,0.979203462600708,0.17131553441286085,Fail,0.17346996,False,False,0.0,0.0,0.6934990286827087,0.11269835233688354,Fail,0.4887003,False,False,0.0,0.0,0.979203462600708,0.17131553441286085,Fail
stm32f0xx,What is the bit_width of BR field from CR1 register from SPI1 peripheral for STM32F0xx microcontroller?,3,1,1,1,1,0.790561,0.790561,0.790561,0.790561,0.790561,False,False,0.0,0.0,0.9996644258499146,0.18947771489620208,Fail,0.790561,False,False,0.0,0.0,0.9996644258499146,0.18947771489620208,Fail,0.790561,False,False,0.0,0.0,0.9996644258499146,0.18947771489620208,Fail,0.790561,False,False,0.0,0.0,0.9996644258499146,0.18947771489620208,Fail
stm32f0xx,What is the bit_width of ABRRQ field from RQR register from USART2 peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the address_offset of PSC register from TIM2 peripheral for STM32F0xx microcontroller?,0x28,0x28,0x28,0x28,0x28,0.99999994,0.99999994,0.99999994,0.99999994,0.99999994,True,True,1.0,1.0,1.0,0.9999999970197678,Pass,0.99999994,True,True,1.0,1.0,1.0,0.9999999970197678,Pass,0.99999994,True,True,1.0,1.0,1.0,0.9999999970197678,Pass,0.99999994,True,True,1.0,1.0,1.0,0.9999999970197678,Pass
stm32f0xx,What is the bit_width of EOPIE field from CR register from Flash peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_offset of PR8 field from PR register from EXTI peripheral for STM32F0xx microcontroller?,8,8,12,8,12,1.0,1.0,0.75970125,0.75970125,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,0.75970125,False,False,0.0,0.0,0.99976646900177,0.18795003294944762,Fail,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,0.75970125,False,False,0.0,0.0,0.99976646900177,0.18795003294944762,Fail
stm32f0xx,What is the size of ICR register from TSC peripheral for STM32F0xx microcontroller?,32,0x4000 7800 - 0x4000 7BFF,16,0x4000 7800 - 0x4000 7BFF,16,0.13445893,0.13445893,0.69824684,0.69824684,0.13445893,False,False,0.0,0.0,0.7776407599449158,0.12336906045675276,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.13445893,False,False,0.0,0.0,0.7776407599449158,0.12336906045675276,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail
stm32f0xx,What is the bit_offset of TG field from EGR register from TIM3 peripheral for STM32F0xx microcontroller?,6,0x04,0x18,0x04,0x18,0.33307886,0.33307886,0.44174182,0.44174182,0.33307886,False,False,0.0,0.0,0.8387827277183533,0.1424713522195816,Fail,0.44174182,False,False,0.0,0.0,0.8597155809402466,0.15104442834854126,Fail,0.33307886,False,False,0.0,0.0,0.8387827277183533,0.1424713522195816,Fail,0.44174182,False,False,0.0,0.0,0.8597155809402466,0.15104442834854126,Fail
stm32f0xx,What is the bit_width of DIR field from CCR7 register from DMA peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the address_offset of ISR register from USART2 peripheral for STM32F0xx microcontroller?,0x1c,0x24,0x24,0x24,0x24,0.64924455,0.64924455,0.64924455,0.64924455,0.64924455,False,False,0.0,0.5,0.8680266737937927,0.18766622841358185,Fail,0.64924455,False,False,0.0,0.5,0.8680267333984375,0.18766623735427854,Fail,0.64924455,False,False,0.0,0.5,0.8680266737937927,0.18766622841358185,Fail,0.64924455,False,False,0.0,0.5,0.8680267333984375,0.18766623735427854,Fail
stm32f0xx,What is the bit_width of TR9 field from FTSR register from EXTI peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_offset of MR19 field from IMR register from EXTI peripheral for STM32F0xx microcontroller?,19,0x00000002,19,0x00000002,19,0.21016517,0.21016517,1.0,1.0,0.21016517,False,False,0.0,0.0,0.8092830181121826,0.13190071135759354,Fail,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,0.21016517,False,False,0.0,0.0,0.8092830181121826,0.13190071135759354,Fail,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass
stm32f0xx,What is the bit_width of G4_IO1 field from IOHCR register from TSC peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of CC2S field from CCMR1_Input register from TIM2 peripheral for STM32F0xx microcontroller?,2,1: CC2S[1:0]: Capture/Compare 2 selection,2,1: CC2S[1:0]: Capture/Compare 2 selection,2,0.12564003,0.12564003,1.0000002,1.0000002,0.12564003,True,True,0.33333333333333337,0.024390243902439046,0.8256770968437195,0.7480197451221264,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,0.12564003,True,True,0.33333333333333337,0.024390243902439046,0.8256770968437195,0.7480197451221264,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass
stm32f0xx,What is the bit_offset of SWIER5 field from SWIER register from EXTI peripheral for STM32F0xx microcontroller?,5,5,5,5,5,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,0.9999998211860657,0.9999999791383744,Pass,1.0000001,True,True,1.0,1.0,0.9999998211860657,0.9999999791383744,Pass,1.0000001,True,True,1.0,1.0,0.9999998211860657,0.9999999791383744,Pass,1.0000001,True,True,1.0,1.0,0.9999998211860657,0.9999999791383744,Pass
stm32f0xx,What is the description of ODD field from I2SPR register from SPI1 peripheral for STM32F0xx microcontroller?,"Odd factor for the
              prescaler",Odd frame synchronization for I2S protocol,Odd frame synchronization for I2S protocol,Odd frame synchronization for I2S protocol,Odd frame synchronization for I2S protocol,0.19250232,0.19250232,0.19250232,0.19250232,0.19250232,False,True,0.3636363636363636,0.26190476190476186,0.7631604075431824,0.45992168794462696,Fail,0.19250232,False,True,0.3636363636363636,0.26190476190476186,0.7631604075431824,0.45992168794462696,Fail,0.19250232,False,True,0.3636363636363636,0.26190476190476186,0.7631604075431824,0.45992168794462696,Fail,0.19250232,False,True,0.3636363636363636,0.26190476190476186,0.7631604075431824,0.45992168794462696,Fail
stm32f0xx,What is the bit_offset of AFRL7 field from AFRL register from GPIOC peripheral for STM32F0xx microcontroller?,28,40,28,40,28,0.7312611,0.7312611,1.0000002,1.0000002,0.7312611,False,False,0.0,0.0,0.9991762042045593,0.18643948435783386,Fail,1.0000002,True,True,1.0,1.0,1.0,1.000000011920929,Pass,0.7312611,False,False,0.0,0.0,0.9991762042045593,0.18643948435783386,Fail,1.0000002,True,True,1.0,1.0,1.0,1.000000011920929,Pass
stm32f0xx,What is the bit_offset of PUPDR8 field from PUPDR register from GPIOA peripheral for STM32F0xx microcontroller?,16,0x08,8,0x08,8,0.3055864,0.3055864,0.70901346,0.70901346,0.3055864,False,False,0.0,0.0,0.8539954423904419,0.14337863624095917,Fail,0.70901346,False,False,0.0,0.0,0.9996927976608276,0.18540459275245666,Fail,0.3055864,False,False,0.0,0.0,0.8539954423904419,0.14337863624095917,Fail,0.70901346,False,False,0.0,0.0,0.9996927976608276,0.18540459275245666,Fail
stm32f0xx,What is the description of OT6 field from OTYPER register from GPIOC peripheral for STM32F0xx microcontroller?,Port x configuration bit 6,Output type for OT6 pin/port 6/1017,Port x configuration bit 6 (x = A to F),Output type for OT6 pin/port 6/1017,Port x configuration bit 6 (x = A to F),0.42324042,0.42324042,0.8383681,0.8383681,0.42324042,False,True,0.0,0.19999999999999996,0.8506036400794983,0.4087525671720505,Fail,0.8383681,True,True,0.6666666666666666,0.6666666666666667,0.9260530471801758,0.8974930296341579,Pass,0.42324042,False,True,0.0,0.19999999999999996,0.8506036400794983,0.4087525671720505,Fail,0.8383681,True,True,0.6666666666666666,0.6666666666666667,0.9260530471801758,0.8974930296341579,Pass
stm32f0xx,What is the bit_offset of PLLON field from CR register from RCC peripheral for STM32F0xx microcontroller?,24,0,24,0,24,0.43377078,0.43377078,0.99999994,0.99999994,0.43377078,False,False,0.0,0.0,0.9782774448394775,0.16843015551567075,Fail,0.99999994,True,True,1.0,1.0,1.000000238418579,1.0000000327825547,Pass,0.43377078,False,False,0.0,0.0,0.9782774448394775,0.16843015551567075,Fail,0.99999994,True,True,1.0,1.0,1.000000238418579,1.0000000327825547,Pass
stm32f0xx,What is the description of G3_IO1 field from IOASCR register from TSC peripheral for STM32F0xx microcontroller?,"G3_IO1 analog switch
              enable","GPIO I/O group 3 bit 1 Schmitt trigger hysteresis mode, x = 8 to 1, y = 4 to 1.","GPIO3_IO1 Schmitt trigger hysteresis mode, x = 8 to 1, y = 4 to 1.","GPIO I/O group 3 bit 1 Schmitt trigger hysteresis mode, x = 8 to 1, y = 4 to 1.","GPIO3_IO1 Schmitt trigger hysteresis mode, x = 8 to 1, y = 4 to 1.",0.35967118,0.35967118,0.41499972,0.41499972,0.35967118,False,True,0.0,0.240506329113924,0.7808866500854492,0.397141872742508,Fail,0.41499972,False,True,0.0,0.28787878787878785,0.7980644106864929,0.40485358716863573,Fail,0.35967118,False,True,0.0,0.240506329113924,0.7808866500854492,0.397141872742508,Fail,0.41499972,False,True,0.0,0.28787878787878785,0.7980644106864929,0.40485358716863573,Fail
stm32f0xx,What is the size of DR register from CRC peripheral for STM32F0xx microcontroller?,32,227,32,227,32,0.63754797,0.63754797,0.9999999,0.9999999,0.63754797,False,False,0.0,0.33333333333333337,0.9994528293609619,0.1984619895617167,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.63754797,False,False,0.0,0.33333333333333337,0.9994528293609619,0.1984619895617167,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f0xx,What is the bit_offset of IDLEIE field from CR1 register from USART1 peripheral for STM32F0xx microcontroller?,4,28,20,28,20,0.5567951,0.5567951,0.5678148,0.5678148,0.5567951,False,False,0.0,0.0,0.9985294342041016,0.17761917114257814,Fail,0.5678148,False,False,0.0,0.0,0.9991424083709717,0.17826210260391234,Fail,0.5567951,False,False,0.0,0.0,0.9985294342041016,0.17761917114257814,Fail,0.5678148,False,False,0.0,0.0,0.9991424083709717,0.17826210260391234,Fail
stm32f0xx,What is the description of ODR14 field from ODR register from GPIOE peripheral for STM32F0xx microcontroller?,"Port output data (y =
              0..15)",OD14 Output Data Register (ODR14),Port x reset IO pin y (y = 15 to 0),OD14 Output Data Register (ODR14),Port x reset IO pin y (y = 15 to 0),0.2932414,0.2932414,0.63940614,0.63940614,0.2932414,False,False,0.3636363636363636,0.33333333333333337,0.7501386404037476,0.21657680602687776,Fail,0.63940614,False,True,0.3529411764705882,0.3571428571428571,0.7924529314041138,0.4892836250928269,Fail,0.2932414,False,False,0.3636363636363636,0.33333333333333337,0.7501386404037476,0.21657680602687776,Fail,0.63940614,False,True,0.3529411764705882,0.3571428571428571,0.7924529314041138,0.4892836250928269,Fail
stm32f0xx,What is the description of CTSE field from CR3 register from USART2 peripheral for STM32F0xx microcontroller?,CTS enable,CTS Input Enable.,CTS Enable,CTS Input Enable.,CTS Enable,0.8225669,0.8225669,1.0,1.0,0.8225669,False,True,0.4,0.5294117647058824,0.9315793514251709,0.5373358372730368,Partial,1.0,True,True,1.0,0.9,0.9491586685180664,0.98737380027771,Pass,0.8225669,False,True,0.4,0.5294117647058824,0.9315793514251709,0.5373358372730368,Partial,1.0,True,True,1.0,0.9,0.9491586685180664,0.98737380027771,Pass
stm32f0xx,What is the bit_width of TXDMAEN field from CR2 register from SPI2 peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the address_offset of TIMINGR register from I2C2 peripheral for STM32F0xx microcontroller?,0x10,0x10,0x10,0x10,0x10,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass
stm32f0xx,What is the bit_offset of IDR6 field from IDR register from GPIOC peripheral for STM32F0xx microcontroller?,6,6,26,6,26,1.0000001,1.0000001,0.6453868,0.6453868,1.0000001,True,True,1.0,1.0,0.9999994039535522,0.9999999165534974,Pass,0.6453868,True,False,0.0,0.5,0.9988843202590942,0.5071019887924194,Partial,1.0000001,True,True,1.0,1.0,0.9999994039535522,0.9999999165534974,Pass,0.6453868,True,False,0.0,0.5,0.9988843202590942,0.5071019887924194,Partial
stm32f0xx,What is the bit_width of JITOFF_D2 field from CFGR2 register from ADC peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,List all the fields of OTYPER register from GPIOB peripheral for STM32F0xx microcontroller.,"OT15, OT14, OT13, OT12, OT11, OT10, OT9, OT8, OT7, OT6, OT5, OT4, OT3, OT2, OT1, OT0","PAO, PBO, PCO, PDO, PEO, PFO, PGO, PHO, PIO, PJO, PKO, PL0, PL1, PL2, PL3, PL4, PL5, PL6, PL7, PL8, PL9, PL10, PL11, PL12, PL13, PL14, PL15, P15, P16, P17, P18, P19, P20, P21, P22, P23, P24, P25, P26, P27, P28, P29, P30, P31, P32, P33, P34, P35, P36, P37, P38, P39, P40, P41, P42, P43, P44, P45, P46, P47, P48, P49, P50, P51, P52, P53, P54, P55, P56, P57, P58, P59, P60, P61, P62, P63, P64, P65, P66, P67, P68, P69, P70, P71, P72, P73, P74, P75, P76, P77, P78, P79, P80, P81, P82, P83, P84, P85, P86, P87, P88, P89, P90, P91, P92, P93, P94, P95, P96, P97, P98, P99, P100, P101, P102, P103, P104, P105, P106, P107, P108, P109, P110, P111, P112, P113, P114, P115, P116, P117, P118, P119, P120, P121, P122, P123, P124, P125, P126, P127, P128, P129, P130, P131, P132, P133, P134, P135, P136, P137, P138, P139, P140, P141, P142, P143, P144, P145, P146, P147, P148, P149, P150, P151, P152, P153, P154, P155, P156, P157, P158, P159, P160, P161, P162, P163, P164, P165, P166, P167,","B0, B1, B2, B3, B4, B5, B6, B7, B8, B9, B10, B11, B12, B13, B14, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B1","PAO, PBO, PCO, PDO, PEO, PFO, PGO, PHO, PIO, PJO, PKO, PL0, PL1, PL2, PL3, PL4, PL5, PL6, PL7, PL8, PL9, PL10, PL11, PL12, PL13, PL14, PL15, P15, P16, P17, P18, P19, P20, P21, P22, P23, P24, P25, P26, P27, P28, P29, P30, P31, P32, P33, P34, P35, P36, P37, P38, P39, P40, P41, P42, P43, P44, P45, P46, P47, P48, P49, P50, P51, P52, P53, P54, P55, P56, P57, P58, P59, P60, P61, P62, P63, P64, P65, P66, P67, P68, P69, P70, P71, P72, P73, P74, P75, P76, P77, P78, P79, P80, P81, P82, P83, P84, P85, P86, P87, P88, P89, P90, P91, P92, P93, P94, P95, P96, P97, P98, P99, P100, P101, P102, P103, P104, P105, P106, P107, P108, P109, P110, P111, P112, P113, P114, P115, P116, P117, P118, P119, P120, P121, P122, P123, P124, P125, P126, P127, P128, P129, P130, P131, P132, P133, P134, P135, P136, P137, P138, P139, P140, P141, P142, P143, P144, P145, P146, P147, P148, P149, P150, P151, P152, P153, P154, P155, P156, P157, P158, P159, P160, P161, P162, P163, P164, P165, P166, P167,","B0, B1, B2, B3, B4, B5, B6, B7, B8, B9, B10, B11, B12, B13, B14, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B15, B1",0.3924843,0.3924843,0.4321735,0.4321735,0.3924843,False,True,0.0,0.054470709146968166,0.7882627248764038,0.3905871595532652,Fail,0.4321735,False,True,0.0,0.042619542619542594,0.7617142200469971,0.3879967846642413,Fail,0.3924843,False,True,0.0,0.054470709146968166,0.7882627248764038,0.3905871595532652,Fail,0.4321735,False,True,0.0,0.042619542619542594,0.7617142200469971,0.3879967846642413,Fail
stm32f0xx,What is the description of CPHA field from CR1 register from SPI2 peripheral for STM32F0xx microcontroller?,Clock phase,SPI CPHA configuration.,CPHA bit in Control Register 1 (CR1),SPI CPHA configuration.,CPHA bit in Control Register 1 (CR1),0.14387906,0.14387906,0.17816547,0.17816547,0.14387906,False,True,0.0,0.13043478260869568,0.8702007532119751,0.39424580491107447,Fail,0.17816547,False,True,0.0,0.13888888888888884,0.8216602206230164,0.3891017508175638,Fail,0.14387906,False,True,0.0,0.13043478260869568,0.8702007532119751,0.39424580491107447,Fail,0.17816547,False,True,0.0,0.13888888888888884,0.8216602206230164,0.3891017508175638,Fail
stm32f0xx,What is the bit_offset of OSPEEDR10 field from OSPEEDR register from GPIOE peripheral for STM32F0xx microcontroller?,20,10,10,10,10,0.67962354,0.67962354,0.67962354,0.67962354,0.67962354,False,False,0.0,0.5,0.9993488192558289,0.20888350009918213,Fail,0.67962354,False,False,0.0,0.5,0.9993488192558289,0.20888350009918213,Fail,0.67962354,False,False,0.0,0.5,0.9993488192558289,0.20888350009918213,Fail,0.67962354,False,False,0.0,0.5,0.9993488192558289,0.20888350009918213,Fail
stm32f0xx,What is the description of PRI_201 field from IPR5 register from NVIC peripheral for STM32F0xx microcontroller?,PRI_201,Pending request for interrupt 201 from NVIC peripheral.,Pending request for interrupt 201,Pending request for interrupt 201 from NVIC peripheral.,Pending request for interrupt 201,0.31563377,0.31563377,0.3862086,0.3862086,0.31563377,False,True,0.0,0.07272727272727275,0.8278965950012207,0.3936025415767323,Fail,0.3862086,False,True,0.0,0.12121212121212122,0.8291319012641907,0.399740820942503,Fail,0.31563377,False,True,0.0,0.07272727272727275,0.8278965950012207,0.3936025415767323,Fail,0.3862086,False,True,0.0,0.12121212121212122,0.8291319012641907,0.399740820942503,Fail
stm32f0xx,What is the bit_width of CCPC field from CR2 register from TIM16 peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of IOPDRST field from AHBRSTR register from RCC peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,List all the fields of CFR register from WWDG peripheral for STM32F0xx microcontroller.,"EWI, WDGTB, W","WDGTBIL, EWI, WDGA, TPKS, TSRS, TDE, WDGT, WDGTB, WDGTBP, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, W","WDGTBIL, EWI, W, T, RMOD, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, F","WDGTBIL, EWI, WDGA, TPKS, TSRS, TDE, WDGT, WDGTB, WDGTBP, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, WDGTBPV, W","WDGTBIL, EWI, W, T, RMOD, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, FLCDEN, F",0.44423717,0.44423717,0.21147373,0.21147373,0.44423717,False,True,0.05128205128205127,0.013065326633165841,0.7642936110496521,0.39776557687569675,Fail,0.21147373,False,True,0.012578616352201259,0.007334963325183352,0.7202681303024292,0.37149637764139987,Fail,0.44423717,False,True,0.05128205128205127,0.013065326633165841,0.7642936110496521,0.39776557687569675,Fail,0.21147373,False,True,0.012578616352201259,0.007334963325183352,0.7202681303024292,0.37149637764139987,Fail
stm32f0xx,What is the bit_width of BR1 field from BRR register from GPIOF peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the description of PL field from CCR4 register from DMA peripheral for STM32F0xx microcontroller?,Channel Priority level,0x00000000,0x00000000,0x00000000,0x00000000,0.12619652,0.12619652,0.12619652,0.12619652,0.12619652,False,True,0.0,0.0,0.7980340719223022,0.37601493671536446,Fail,0.12619652,False,True,0.0,0.0,0.7980341911315918,0.3760149545967579,Fail,0.12619652,False,True,0.0,0.0,0.7980340719223022,0.37601493671536446,Fail,0.12619652,False,True,0.0,0.0,0.7980341911315918,0.3760149545967579,Fail
stm32f0xx,What is the bit_offset of PUPDR10 field from PUPDR register from GPIOE peripheral for STM32F0xx microcontroller?,20,10,10,10,10,0.67962354,0.67962354,0.67962354,0.67962354,0.67962354,False,False,0.0,0.5,0.9993488192558289,0.20888350009918213,Fail,0.67962354,False,False,0.0,0.5,0.9993488192558289,0.20888350009918213,Fail,0.67962354,False,False,0.0,0.5,0.9993488192558289,0.20888350009918213,Fail,0.67962354,False,False,0.0,0.5,0.9993488192558289,0.20888350009918213,Fail
stm32f0xx,What is the description of SWIER register from EXTI peripheral for STM32F0xx microcontroller?,"Software interrupt event register
          (EXTI_SWIER)",EXTI_SWIER,EXTI software interrupt event register (EXTI_SWIER),EXTI_SWIER,EXTI software interrupt event register (EXTI_SWIER),0.46785778,0.46785778,0.97643316,0.97643316,0.46785778,False,True,0.0,0.1785714285714286,0.8279216885566711,0.40650971361569,Fail,0.97643316,True,True,0.9090909090909091,0.7142857142857143,0.8594805598258972,0.9452762094023941,Pass,0.46785778,False,True,0.0,0.1785714285714286,0.8279216885566711,0.40650971361569,Fail,0.97643316,True,True,0.9090909090909091,0.7142857142857143,0.8594805598258972,0.9452762094023941,Pass
stm32f0xx,What is the description of IDR7 field from IDR register from GPIOE peripheral for STM32F0xx microcontroller?,"Port input data (y =
              0..15)",Input data to input data register (GPIOx_IDR) or peripheral (alternate function input),Input data to input data register (GPIOx_IDR) or peripheral (alternate function input),Input data to input data register (GPIOx_IDR) or peripheral (alternate function input),Input data to input data register (GPIOx_IDR) or peripheral (alternate function input),0.32251635,0.32251635,0.32251635,0.32251635,0.32251635,False,False,0.2222222222222222,0.2325581395348837,0.7573429942131042,0.18579961815006665,Fail,0.32251635,False,False,0.2222222222222222,0.2325581395348837,0.7573429942131042,0.18579961815006665,Fail,0.32251635,False,False,0.2222222222222222,0.2325581395348837,0.7573429942131042,0.18579961815006665,Fail,0.32251635,False,False,0.2222222222222222,0.2325581395348837,0.7573429942131042,0.18579961815006665,Fail
stm32f0xx,What is the bit_offset of DEM field from CR3 register from USART2 peripheral for STM32F0xx microcontroller?,14,25,25,25,25,0.63022846,0.63022846,0.63022846,0.63022846,0.63022846,False,False,0.0,0.0,0.9994098544120789,0.18142290115356446,Fail,0.63022846,False,False,0.0,0.0,0.9994099736213684,0.18142291903495789,Fail,0.63022846,False,False,0.0,0.0,0.9994098544120789,0.18142290115356446,Fail,0.63022846,False,False,0.0,0.0,0.9994099736213684,0.18142291903495789,Fail
stm32f0xx,What is the description of RL field from RLR register from IWDG peripheral for STM32F0xx microcontroller?,"Watchdog counter reload
              value",RL[11:0],RL[11:0],RL[11:0],RL[11:0],0.13421263,0.13421263,0.13421263,0.13421263,0.13421263,False,True,0.0,0.0,0.7348129153251648,0.3669325686991215,Fail,0.13421263,False,True,0.0,0.0,0.7348129153251648,0.3669325686991215,Fail,0.13421263,False,True,0.0,0.0,0.7348129153251648,0.3669325686991215,Fail,0.13421263,False,True,0.0,0.0,0.7348129153251648,0.3669325686991215,Fail
stm32f0xx,What is the bit_width of IDR5 field from IDR register from GPIOB peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the description of I2C1 peripheral for STM32F0xx microcontroller?,Inter-integrated circuit,I2C1 I2C interface,I2C1,I2C1 I2C interface,I2C1,0.3699262,0.3699262,0.24977821,0.24977821,0.3699262,False,True,0.0,0.16666666666666663,0.8348353505134583,0.40205494662125896,Fail,0.24977821,False,True,0.0,0.04166666666666663,0.8152251839637756,0.3868560214837392,Fail,0.3699262,False,True,0.0,0.16666666666666663,0.8348353505134583,0.40205494662125896,Fail,0.24977821,False,True,0.0,0.04166666666666663,0.8152251839637756,0.3868560214837392,Fail
stm32f0xx,What is the description of ALRAWF field from ISR register from RTC peripheral for STM32F0xx microcontroller?,Alarm A write flag,Wake-up timer flag,Alarm A flag,Wake-up timer flag,Alarm A flag,0.61263734,0.61263734,0.8542154,0.8542154,0.61263734,False,True,0.28571428571428575,0.38888888888888884,0.8793137669563293,0.48911623368187557,Fail,0.8542154,False,True,0.8571428571428571,0.6666666666666667,0.9365823864936829,0.6379600319124404,Partial,0.61263734,False,True,0.28571428571428575,0.38888888888888884,0.8793137669563293,0.48911623368187557,Fail,0.8542154,False,True,0.8571428571428571,0.6666666666666667,0.9365823864936829,0.6379600319124404,Partial
stm32f0xx,What is the bit_width of ABRRQ field from RQR register from USART1 peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of OA1_8 field from OAR1 register from I2C1 peripheral for STM32F0xx microcontroller?,2,1,1,1,1,0.80541563,0.80541563,0.80541563,0.80541563,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail
stm32f0xx,What is the bit_width of TEIE field from CCR4 register from DMA peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of ODR1 field from ODR register from GPIOA peripheral for STM32F0xx microcontroller?,1,160/1017,1,160/1017,1,0.2394131,0.2394131,1.0,1.0,0.2394131,True,False,0.0,0.125,0.8375598192214966,0.4438546277582645,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.2394131,True,False,0.0,0.125,0.8375598192214966,0.4438546277582645,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of IDR13 field from IDR register from GPIOB peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of G2_IO4 field from IOSCR register from TSC peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the description of MR17 field from EMR register from EXTI peripheral for STM32F0xx microcontroller?,Event Mask on line 17,EXTI line 17 interrupt mask,EXTI line 17 mode configuration bitfield,EXTI line 17 interrupt mask,EXTI line 17 mode configuration bitfield,0.5109025,0.5109025,0.2170828,0.2170828,0.5109025,False,True,0.6,0.2222222222222222,0.8784400224685669,0.5384222406811183,Partial,0.2170828,False,True,0.3636363636363636,0.19999999999999996,0.8604332208633423,0.47264639578082346,Fail,0.5109025,False,True,0.6,0.2222222222222222,0.8784400224685669,0.5384222406811183,Partial,0.2170828,False,True,0.3636363636363636,0.19999999999999996,0.8604332208633423,0.47264639578082346,Fail
stm32f0xx,What is the bit_offset of RXINV field from CR2 register from USART1 peripheral for STM32F0xx microcontroller?,16,11,11,11,11,0.5957118,0.5957118,0.5957118,0.5957118,0.5957118,False,False,0.0,0.5,0.9997026920318604,0.2047409951686859,Fail,0.5957118,False,False,0.0,0.5,0.9997026920318604,0.2047409951686859,Fail,0.5957118,False,False,0.0,0.5,0.9997026920318604,0.2047409951686859,Fail,0.5957118,False,False,0.0,0.5,0.9997026920318604,0.2047409951686859,Fail
stm32f0xx,What is the description of EGR register from TIM14 peripheral for STM32F0xx microcontroller?,event generation register,0x00000000,TIM14_EGR,0x00000000,TIM14_EGR,0.16899616,0.16899616,0.16132618,0.16132618,0.16899616,False,True,0.0,0.0,0.7977082133293152,0.37810603976249696,Fail,0.16132618,False,True,0.0,0.0,0.8416531085968018,0.38431427553296094,Fail,0.16899616,False,True,0.0,0.0,0.7977082133293152,0.37810603976249696,Fail,0.16132618,False,True,0.0,0.0,0.8416531085968018,0.38431427553296094,Fail
stm32f0xx,What is the bit_width of TEXTEN field from TIMEOUTR register from I2C2 peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_offset of MODER7 field from MODER register from GPIOD peripheral for STM32F0xx microcontroller?,14,27,25,27,25,0.7147802,0.7147802,0.63022846,0.63022846,0.7147802,False,False,0.0,0.0,0.9995665550231934,0.1856739938259125,Fail,0.63022846,False,False,0.0,0.0,0.9994099736213684,0.18142291903495789,Fail,0.7147802,False,False,0.0,0.0,0.9995665550231934,0.1856739938259125,Fail,0.63022846,False,False,0.0,0.0,0.9994099736213684,0.18142291903495789,Fail
stm32f0xx,What is the bit_width of COMIF field from SR register from TIM17 peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_offset of SWTRIG1 field from SWTRIGR register from DAC peripheral for STM32F0xx microcontroller?,0,0x00000001,0,0x00000001,0,0.56888604,0.56888604,1.0000001,1.0000001,0.56888604,True,False,0.0,0.09999999999999998,0.8038844466209412,0.45402696907520296,Fail,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass,0.56888604,True,False,0.0,0.09999999999999998,0.8038844466209412,0.45402696907520296,Fail,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass
stm32f0xx,What is the description of IDR3 field from IDR register from GPIOF peripheral for STM32F0xx microcontroller?,"Port input data (y =
              0..15)",GPIO_IDR3 register description.,Port x reset bit y (y=,GPIO_IDR3 register description.,Port x reset bit y (y=,0.075591065,0.075591065,0.49087858,0.49087858,0.075591065,False,False,0.0,0.07317073170731703,0.7578715682029724,0.12111882506529006,Fail,0.49087858,False,False,0.16666666666666666,0.2195121951219512,0.7757432460784912,0.18521435910124118,Fail,0.075591065,False,False,0.0,0.07317073170731703,0.7578715682029724,0.12111882506529006,Fail,0.49087858,False,False,0.16666666666666666,0.2195121951219512,0.7757432460784912,0.18521435910124118,Fail
stm32f0xx,What is the bit_width of DBL field from DCR register from TIM17 peripheral for STM32F0xx microcontroller?,5,5,5,5,5,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,0.9999998211860657,0.9999999791383744,Pass,1.0000001,True,True,1.0,1.0,0.9999998211860657,0.9999999791383744,Pass,1.0000001,True,True,1.0,1.0,0.9999998211860657,0.9999999791383744,Pass,1.0000001,True,True,1.0,1.0,0.9999998211860657,0.9999999791383744,Pass
stm32f0xx,What is the bit_offset of ARR field from ARR register from TIM17 peripheral for STM32F0xx microcontroller?,0,15,0,15,0,0.36881483,0.36881483,1.0000001,1.0000001,0.36881483,False,False,0.0,0.0,0.978219747543335,0.16517370343208312,Fail,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass,0.36881483,False,False,0.0,0.0,0.978219747543335,0.16517370343208312,Fail,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass
stm32f0xx,What is the bit_width of BR14 field from BSRR register from GPIOE peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of MR9 field from IMR register from EXTI peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,List all the fields of IOSCR register from TSC peripheral for STM32F0xx microcontroller.,"G6_IO4, G6_IO3, G6_IO2, G6_IO1, G5_IO4, G5_IO3, G5_IO2, G5_IO1, G4_IO4, G4_IO3, G4_IO2, G4_IO1, G3_IO4, G3_IO3, G3_IO2, G3_IO1, G2_IO4, G2_IO3, G2_IO2, G2_IO1, G1_IO4, G1_IO3, G1_IO2, G1_IO1",16.6.7 TSC I/O sampling control register (TSC_IOSCR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,16.6.7 TSC I/O sampling control register (TSC_IOSCR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,16.6.7 TSC I/O sampling control register (TSC_IOSCR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,16.6.7 TSC I/O sampling control register (TSC_IOSCR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,0.2976138,0.2976138,0.2976138,0.2976138,0.2976138,False,True,0.0,0.018782383419689075,0.6793892979621887,0.3677282038439123,Fail,0.2976138,False,True,0.0,0.018806744487678384,0.6793892979621887,0.3677294218973118,Fail,0.2976138,False,True,0.0,0.018782383419689075,0.6793892979621887,0.3677282038439123,Fail,0.2976138,False,True,0.0,0.018806744487678384,0.6793892979621887,0.3677294218973118,Fail
stm32f0xx,What is the bit_width of OA1MODE field from OAR1 register from I2C2 peripheral for STM32F0xx microcontroller?,1,2,10,2,10,0.80541563,0.80541563,0.61559385,0.61559385,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial
stm32f0xx,What is the address_offset of IOG2CR register from TSC peripheral for STM32F0xx microcontroller?,0x38,0x0038,0x0038,0x0038,0x0038,0.95063245,0.95063245,0.95063245,0.95063245,0.95063245,False,False,0.0,0.6666666666666667,0.9388260841369629,0.2216888686021169,Fail,0.95063245,False,False,0.0,0.6666666666666667,0.9388260841369629,0.2216888686021169,Fail,0.95063245,False,False,0.0,0.6666666666666667,0.9388260841369629,0.2216888686021169,Fail,0.95063245,False,False,0.0,0.6666666666666667,0.9388260841369629,0.2216888686021169,Fail
stm32f0xx,What is the bit_offset of PUPDR13 field from PUPDR register from GPIOC peripheral for STM32F0xx microcontroller?,26,13,13,13,13,0.7643548,0.7643548,0.7643548,0.7643548,0.7643548,False,False,0.0,0.0,0.999550461769104,0.18815031051635744,Fail,0.7643548,False,False,0.0,0.0,0.999550461769104,0.18815031051635744,Fail,0.7643548,False,False,0.0,0.0,0.999550461769104,0.18815031051635744,Fail,0.7643548,False,False,0.0,0.0,0.999550461769104,0.18815031051635744,Fail
stm32f0xx,What is the bit_offset of OT13 field from OTYPER register from GPIOD peripheral for STM32F0xx microcontroller?,13,13,28,13,28,1.0000001,1.0000001,0.65681744,0.65681744,1.0000001,True,True,1.0,1.0,1.0,1.0000000059604646,Pass,0.65681744,False,False,0.0,0.0,0.9994506239891052,0.18275846540927887,Fail,1.0000001,True,True,1.0,1.0,1.0,1.0000000059604646,Pass,0.65681744,False,False,0.0,0.0,0.9994506239891052,0.18275846540927887,Fail
stm32f0xx,What is the description of PA field from CPAR5 register from DMA peripheral for STM32F0xx microcontroller?,Peripheral address,0x000000000000000000000000000000000,0x00000000000000000000000000000000,0x000000000000000000000000000000000,0x00000000000000000000000000000000,0.1998977,0.1998977,0.18618026,0.18618026,0.1998977,False,True,0.0,0.0,0.7786670327186584,0.37679494023323057,Fail,0.18618026,False,True,0.0,0.0,0.784065842628479,0.37691888958215714,Fail,0.1998977,False,True,0.0,0.0,0.7786670327186584,0.37679494023323057,Fail,0.18618026,False,True,0.0,0.0,0.784065842628479,0.37691888958215714,Fail
stm32f0xx,What is the description of BR10 field from BRR register from GPIOD peripheral for STM32F0xx microcontroller?,Port x Reset bit y,GPIO port bit reset register (GPIOx_BRR) (x = A to F),Port x set bit y (y=,GPIO port bit reset register (GPIOx_BRR) (x = A to F),Port x set bit y (y=,0.61876106,0.61876106,0.7467533,0.7467533,0.61876106,False,True,0.37499999999999994,0.26415094339622647,0.8483120203018188,0.4963924033461877,Fail,0.7467533,False,True,0.7272727272727272,0.7,0.9151963591575623,0.6050716630979018,Partial,0.61876106,False,True,0.37499999999999994,0.26415094339622647,0.8483120203018188,0.4963924033461877,Fail,0.7467533,False,True,0.7272727272727272,0.7,0.9151963591575623,0.6050716630979018,Partial
stm32f0xx,What is the description of TE field from CR1 register from USART1 peripheral for STM32F0xx microcontroller?,Transmitter enable,EXTI4: EXTI line 4 interrupt request pending,Transmitter Enable,EXTI4: EXTI line 4 interrupt request pending,Transmitter Enable,0.08698742,0.08698742,1.0,1.0,0.08698742,False,True,0.0,0.20454545454545459,0.8262943029403687,0.38852078921415595,Fail,1.0,True,True,1.0,0.9444444444444444,0.9882352352142334,0.9954575075043572,Pass,0.08698742,False,True,0.0,0.20454545454545459,0.8262943029403687,0.38852078921415595,Fail,1.0,True,True,1.0,0.9444444444444444,0.9882352352142334,0.9954575075043572,Pass
stm32f0xx,What is the bit_width of DBL field from DCR register from TIM2 peripheral for STM32F0xx microcontroller?,5,16,1,16,1,0.5548755,0.5548755,0.6379259,0.6379259,0.5548755,False,False,0.0,0.0,0.9997909069061279,0.17771241068840027,Fail,0.6379259,False,False,0.0,0.0,0.9994248747825623,0.18181002736091612,Fail,0.5548755,False,False,0.0,0.0,0.9997909069061279,0.17771241068840027,Fail,0.6379259,False,False,0.0,0.0,0.9994248747825623,0.18181002736091612,Fail
stm32f0xx,List all the fields of LCKR register from GPIOA peripheral for STM32F0xx microcontroller.,"LCKK, LCK15, LCK14, LCK13, LCK12, LCK11, LCK10, LCK9, LCK8, LCK7, LCK6, LCK5, LCK4, LCK3, LCK2, LCK1, LCK0","LCKK, LCK0, LCK1, LCK2, LCK3, LCK4, LCK5, LCK6, LCK7, LCK8, LCK9, LCK10, LCK11, LCK12, LCK13, LCK14, LCK15, LCKK, LCK0, LCK1, LCK2, LCK3, LCK4, LCK5, LCK6, LCK7, LCK8, LCK9, LCK10, LCK11, LCK12, LCK13, LCK14, LCK15, LCKK, LCK0, LCK1, LCK2, LCK3, LCK4, LCK5, LCK6, LCK7, LCK8, LCK9, LCK10, LCK11, LCK12, LCK13, LCK14, LCK15, LCKK, LCK0, LCK1, LCK2, LCK3, LCK4, LCK5, LCK6, LCK7, LCK8, LCK9, LCK10, LCK11, LCK12, LCK13, LCK14, LCK15, LCKK, LCK0, LCK1, LCK2, LCK3, LCK4, LCK5, LCK6, LCK7, LCK8, LCK9, LCK10, LCK11, LCK12, LCK13, LCK14, LCK15, LCKK, LCK0, LCK1, LCK2, LCK3, LCK4, LCK5, LCK6, LCK7, LCK8, LCK9, LCK10, LCK11, LCK12, LCK13, LCK14, LCK15, LCKK, LCK0, LCK1, LCK2, LCK3, LCK4, LCK5, LCK6, LCK7, LCK8, LCK9, LCK10, LCK11, LCK12, LCK13, LCK14, LCK15, LCKK, LCK0, LCK1, LCK2, LCK3, LCK4, LCK5, LCK6, LCK7, LCK8, LCK9, LCK10, LCK11, LCK12, LCK13, LCK14, LCK15, LCKK, LCK0, LCK1, LCK2, LCK3, LCK4, LCK5, LCK6, LCK7, LCK8, LCK9, LCK10, LCK11, LCK12, LCK13, LCK14, LCK15, LCKK, LCK0, LCK1, LCK2, LCK3, LCK4, LCK5, LCK6, LCK7, LCK8, LCK9, LCK10, LCK11, LCK12, LCK13, LCK14, LCK15, LCKK, LCK0, LCK1, LCK2, LCK3, LCK4, LCK5,","LCKK, LCK0, LCK1, LCK2, LCK3, LCK4, LCK5, LCK6, LCK7, LCK8, LCK9, LCK10, LCK11, LCK12, LCK13, LCK14, LCK15, LCK16, LCK17, LCK18, LCK19, LCK20, LCK21, LCK22, LCK23, LCK24, LCK25, LCK26, LCK27, LCK28, LCK29, LCK30, LCK31, LCK32, LCK33, LCK34, LCK35, LCK36, LCK37, LCK38, LCK39, LCK40, LCK41, LCK42, LCK43, LCK44, LCK45, LCK46, LCK47, LCK48, LCK49, LCK50, LCK51, LCK52, LCK53, LCK54, LCK55, LCK56, LCK57, LCK58, LCK59, LCK60, LCK61, LCK62, LCK63, LCK64, LCK65, LCK66, LCK67, LCK68, LCK69, LCK70, LCK71, LCK72, LCK73, LCK74, LCK75, LCK76, LCK77, LCK78, LCK79, LCK80, LCK81, LCK82, LCK83, LCK84, LCK85, LCK86, LCK87, LCK88, LCK89, LCK90, LCK91, LCK92, LCK93, LCK94, LCK95, LCK96, LCK97, LCK98, LCK99, LCK100, LCK101, LCK102, LCK103, LCK104, LCK105, LCK106, LCK107, LCK108, LCK109, LCK110, LCK111, LCK112, LCK113, LCK114, LCK115, LCK116, LCK117, LCK118, LCK119, LCK120, LCK121, LCK122, LCK123, LCK124, LCK125, LCK126, LCK127, LCK128, LCK129, LCK130, LCK131, LCK132, LCK133, LCK134, LCK135, LCK136, LCK137, LCK138, LCK139, LCK140, LCK141, LCK142, LCK143, LCK144, LCK14","LCKK, LCK0, LCK1, LCK2, LCK3, LCK4, LCK5, LCK6, LCK7, LCK8, LCK9, LCK10, LCK11, LCK12, LCK13, LCK14, LCK15, LCKK, LCK0, LCK1, LCK2, LCK3, LCK4, LCK5, LCK6, LCK7, LCK8, LCK9, LCK10, LCK11, LCK12, LCK13, LCK14, LCK15, LCKK, LCK0, LCK1, LCK2, LCK3, LCK4, LCK5, LCK6, LCK7, LCK8, LCK9, LCK10, LCK11, LCK12, LCK13, LCK14, LCK15, LCKK, LCK0, LCK1, LCK2, LCK3, LCK4, LCK5, LCK6, LCK7, LCK8, LCK9, LCK10, LCK11, LCK12, LCK13, LCK14, LCK15, LCKK, LCK0, LCK1, LCK2, LCK3, LCK4, LCK5, LCK6, LCK7, LCK8, LCK9, LCK10, LCK11, LCK12, LCK13, LCK14, LCK15, LCKK, LCK0, LCK1, LCK2, LCK3, LCK4, LCK5, LCK6, LCK7, LCK8, LCK9, LCK10, LCK11, LCK12, LCK13, LCK14, LCK15, LCKK, LCK0, LCK1, LCK2, LCK3, LCK4, LCK5, LCK6, LCK7, LCK8, LCK9, LCK10, LCK11, LCK12, LCK13, LCK14, LCK15, LCKK, LCK0, LCK1, LCK2, LCK3, LCK4, LCK5, LCK6, LCK7, LCK8, LCK9, LCK10, LCK11, LCK12, LCK13, LCK14, LCK15, LCKK, LCK0, LCK1, LCK2, LCK3, LCK4, LCK5, LCK6, LCK7, LCK8, LCK9, LCK10, LCK11, LCK12, LCK13, LCK14, LCK15, LCKK, LCK0, LCK1, LCK2, LCK3, LCK4, LCK5, LCK6, LCK7, LCK8, LCK9, LCK10, LCK11, LCK12, LCK13, LCK14, LCK15, LCKK, LCK0, LCK1, LCK2, LCK3, LCK4, LCK5,","LCKK, LCK0, LCK1, LCK2, LCK3, LCK4, LCK5, LCK6, LCK7, LCK8, LCK9, LCK10, LCK11, LCK12, LCK13, LCK14, LCK15, LCK16, LCK17, LCK18, LCK19, LCK20, LCK21, LCK22, LCK23, LCK24, LCK25, LCK26, LCK27, LCK28, LCK29, LCK30, LCK31, LCK32, LCK33, LCK34, LCK35, LCK36, LCK37, LCK38, LCK39, LCK40, LCK41, LCK42, LCK43, LCK44, LCK45, LCK46, LCK47, LCK48, LCK49, LCK50, LCK51, LCK52, LCK53, LCK54, LCK55, LCK56, LCK57, LCK58, LCK59, LCK60, LCK61, LCK62, LCK63, LCK64, LCK65, LCK66, LCK67, LCK68, LCK69, LCK70, LCK71, LCK72, LCK73, LCK74, LCK75, LCK76, LCK77, LCK78, LCK79, LCK80, LCK81, LCK82, LCK83, LCK84, LCK85, LCK86, LCK87, LCK88, LCK89, LCK90, LCK91, LCK92, LCK93, LCK94, LCK95, LCK96, LCK97, LCK98, LCK99, LCK100, LCK101, LCK102, LCK103, LCK104, LCK105, LCK106, LCK107, LCK108, LCK109, LCK110, LCK111, LCK112, LCK113, LCK114, LCK115, LCK116, LCK117, LCK118, LCK119, LCK120, LCK121, LCK122, LCK123, LCK124, LCK125, LCK126, LCK127, LCK128, LCK129, LCK130, LCK131, LCK132, LCK133, LCK134, LCK135, LCK136, LCK137, LCK138, LCK139, LCK140, LCK141, LCK142, LCK143, LCK144, LCK14",0.8005403,0.8005403,0.7616443,0.7616443,0.8005403,False,True,0.1649484536082474,0.09455842997323816,0.8531321883201599,0.45571445686962625,Fail,0.7616443,False,True,0.1951219512195122,0.09990574929311968,0.8919350504875183,0.46589215047161997,Fail,0.8005403,False,True,0.1649484536082474,0.09455842997323816,0.8531321883201599,0.45571445686962625,Fail,0.7616443,False,True,0.1951219512195122,0.09990574929311968,0.8919350504875183,0.46589215047161997,Fail
stm32f0xx,What is the bit_width of MODER11 field from MODER register from GPIOD peripheral for STM32F0xx microcontroller?,2,1,1,1,1,0.80541563,0.80541563,0.80541563,0.80541563,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail
stm32f0xx,What is the description of IC1F field from CCMR1_Input register from TIM2 peripheral for STM32F0xx microcontroller?,Input capture 1 filter,Input capture 1 filter,Input capture 1 filter,Input capture 1 filter,Input capture 1 filter,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,1.0,1.0000000059604646,Pass,1.0000001,True,True,1.0,1.0,1.0,1.0000000059604646,Pass,1.0000001,True,True,1.0,1.0,1.0,1.0000000059604646,Pass,1.0000001,True,True,1.0,1.0,1.0,1.0000000059604646,Pass
stm32f0xx,What is the description of BKP field from BKP0R register from RTC peripheral for STM32F0xx microcontroller?,BKP,BKP0R BKP 0’ 1°],BKP0R BKP 0’ 1°],BKP0R BKP 0’ 1°],BKP0R BKP 0’ 1°],0.59196866,0.59196866,0.59196866,0.59196866,0.59196866,True,True,0.4,0.1875,0.8397946357727051,0.7949426281452181,Pass,0.59196866,True,True,0.4,0.1875,0.8397946357727051,0.7949426281452181,Pass,0.59196866,True,True,0.4,0.1875,0.8397946357727051,0.7949426281452181,Pass,0.59196866,True,True,0.4,0.1875,0.8397946357727051,0.7949426281452181,Pass
stm32f0xx,What is the bit_offset of MODER4 field from MODER register from GPIOB peripheral for STM32F0xx microcontroller?,8,28,28,28,28,0.6536318,0.6536318,0.6536318,0.6536318,0.6536318,True,False,0.0,0.5,0.9996997117996216,0.507636547088623,Partial,0.6536318,True,False,0.0,0.5,0.9996997117996216,0.507636547088623,Partial,0.6536318,True,False,0.0,0.5,0.9996997117996216,0.507636547088623,Partial,0.6536318,True,False,0.0,0.5,0.9996997117996216,0.507636547088623,Partial
stm32f0xx,What is the address_offset of CPAR4 register from DMA peripheral for STM32F0xx microcontroller?,0x4c,0x4001 4400,0x4000 8004,0x4001 4400,0x4000 8004,0.48933408,0.48933408,0.6221285,0.6221285,0.48933408,False,False,0.0,0.2727272727272727,0.8605154156684875,0.16718037981878628,Fail,0.6221285,False,False,0.0,0.2727272727272727,0.8689817786216736,0.17509005476127973,Fail,0.48933408,False,False,0.0,0.2727272727272727,0.8605154156684875,0.16718037981878628,Fail,0.6221285,False,False,0.0,0.2727272727272727,0.8689817786216736,0.17509005476127973,Fail
stm32f0xx,What is the bit_width of OT5 field from OTYPER register from GPIOD peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of OSPEEDR3 field from OSPEEDR register from GPIOB peripheral for STM32F0xx microcontroller?,2,1,1,1,1,0.80541563,0.80541563,0.80541563,0.80541563,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail
stm32f0xx,What is the bit_width of OSSI field from BDTR register from TIM16 peripheral for STM32F0xx microcontroller?,1,10,1,10,1,0.61559385,0.61559385,1.0,1.0,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_offset of EOCIE field from IER register from ADC peripheral for STM32F0xx microcontroller?,2,12,0,12,0,0.6423191,0.6423191,0.529222,0.529222,0.6423191,True,False,0.0,0.5,0.9993381500244141,0.5070166766643524,Partial,0.529222,False,False,0.0,0.0,0.9796125888824463,0.17340298891067504,Fail,0.6423191,True,False,0.0,0.5,0.9993381500244141,0.5070166766643524,Partial,0.529222,False,False,0.0,0.0,0.9796125888824463,0.17340298891067504,Fail
stm32f0xx,What is the bit_offset of IDR10 field from IDR register from GPIOF peripheral for STM32F0xx microcontroller?,10,10,10,10,10,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_offset of BIE field from DIER register from TIM17 peripheral for STM32F0xx microcontroller?,7,15,20,15,20,0.6241758,0.6241758,0.5739974,0.5739974,0.6241758,False,False,0.0,0.0,0.999618649482727,0.18115158677101134,Fail,0.5739974,False,False,0.0,0.0,0.9994361400604248,0.17861528992652892,Fail,0.6241758,False,False,0.0,0.0,0.999618649482727,0.18115158677101134,Fail,0.5739974,False,False,0.0,0.0,0.9994361400604248,0.17861528992652892,Fail
stm32f0xx,What is the bit_offset of PS field from CR1 register from USART2 peripheral for STM32F0xx microcontroller?,9,24,12,24,12,0.6268993,0.6268993,0.7158233,0.7158233,0.6268993,False,False,0.0,0.0,0.999474048614502,0.18126607239246367,Fail,0.7158233,False,False,0.0,0.0,0.999852180480957,0.1857689917087555,Fail,0.6268993,False,False,0.0,0.0,0.999474048614502,0.18126607239246367,Fail,0.7158233,False,False,0.0,0.0,0.999852180480957,0.1857689917087555,Fail
stm32f0xx,What is the bit_width of RTOCF field from ICR register from USART2 peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the description of BS13 field from BSRR register from GPIOA peripheral for STM32F0xx microcontroller?,"Port x set bit y (y=
              0..15)",BS13,Port x set bit y (y = 15 to 0),BS13,Port x set bit y (y = 15 to 0),0.13010293,0.13010293,0.95694304,0.95694304,0.13010293,False,False,0.0,0.024390243902439046,0.7226578593254089,0.11612333771659107,Fail,0.95694304,False,True,0.588235294117647,0.6097560975609756,0.8459802269935608,0.5728790495068989,Partial,0.13010293,False,False,0.0,0.024390243902439046,0.7226578593254089,0.11612333771659107,Fail,0.95694304,False,True,0.588235294117647,0.6097560975609756,0.8459802269935608,0.5728790495068989,Partial
stm32f0xx,What is the description of OT1 field from OTYPER register from GPIOF peripheral for STM32F0xx microcontroller?,Port x configuration bit 1,Output type 1 field from OTYPER register from GPIOF peripheral for STM32F0xx microcontroller.,Output type 1,Output type 1 field from OTYPER register from GPIOF peripheral for STM32F0xx microcontroller.,Output type 1,0.17597632,0.17597632,0.23240128,0.23240128,0.17597632,False,True,0.1111111111111111,0.12903225806451613,0.839042067527771,0.4133289613096731,Fail,0.23240128,False,True,0.25,0.1923076923076923,0.8960361480712891,0.4556408709058395,Fail,0.17597632,False,True,0.1111111111111111,0.12903225806451613,0.839042067527771,0.4133289613096731,Fail,0.23240128,False,True,0.25,0.1923076923076923,0.8960361480712891,0.4556408709058395,Fail
stm32f0xx,What is the bit_offset of CC4E field from CCER register from TIM3 peripheral for STM32F0xx microcontroller?,12,12,12,12,12,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass
stm32f0xx,What is the bit_width of BR10 field from BSRR register from GPIOA peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the description of MR9 field from IMR register from EXTI peripheral for STM32F0xx microcontroller?,Interrupt Mask on line 9,EXTI line 9 interrupt request mask,MR9: Event mask on line 9,EXTI line 9 interrupt request mask,MR9: Event mask on line 9,0.7178122,0.7178122,0.62170494,0.62170494,0.7178122,False,True,0.7272727272727272,0.2647058823529411,0.8794427514076233,0.5764968613092911,Partial,0.62170494,False,True,0.7272727272727272,0.6,0.9068952798843384,0.5925740842385726,Partial,0.7178122,False,True,0.7272727272727272,0.2647058823529411,0.8794427514076233,0.5764968613092911,Partial,0.62170494,False,True,0.7272727272727272,0.6,0.9068952798843384,0.5925740842385726,Partial
stm32f0xx,What is the size of OTYPER register from GPIOE peripheral for STM32F0xx microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f0xx,What is the description of BR6 field from BRR register from GPIOA peripheral for STM32F0xx microcontroller?,Port x Reset bit y,GPIO Port Reset State of I/O Pin 6 (x = A to F),Port x reset bit y (y = 0 to 15),GPIO Port Reset State of I/O Pin 6 (x = A to F),Port x reset bit y (y = 0 to 15),0.5358276,0.5358276,0.8405415,0.8405415,0.5358276,False,True,0.2222222222222222,0.25531914893617025,0.857478141784668,0.4626235020146584,Fail,0.8405415,True,True,0.6666666666666666,0.53125,0.9267351031303406,0.8909331729014716,Pass,0.5358276,False,True,0.2222222222222222,0.25531914893617025,0.857478141784668,0.4626235020146584,Fail,0.8405415,True,True,0.6666666666666666,0.53125,0.9267351031303406,0.8909331729014716,Pass
stm32f0xx,What is the bit_width of INITS field from ISR register from RTC peripheral for STM32F0xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of BIE field from DIER register from TIM16 peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_offset of UG field from EGR register from TIM16 peripheral for STM32F0xx microcontroller?,0,15,16,15,16,0.36881483,0.36881483,0.3899445,0.3899445,0.36881483,False,False,0.0,0.0,0.978219747543335,0.16517370343208312,Fail,0.3899445,False,False,0.0,0.0,0.9781714677810669,0.16622294485569,Fail,0.36881483,False,False,0.0,0.0,0.978219747543335,0.16517370343208312,Fail,0.3899445,False,False,0.0,0.0,0.9781714677810669,0.16622294485569,Fail
stm32f0xx,What is the description of IC4PSC field from CCMR2_Input register from TIM1 peripheral for STM32F0xx microcontroller?,Input capture 4 prescaler,IC4PSC[1:0]: Input capture 4 prescaler,IC4PSC[1:0]: Input capture 4 prescaler,IC4PSC[1:0]: Input capture 4 prescaler,IC4PSC[1:0]: Input capture 4 prescaler,0.82215655,0.82215655,0.82215655,0.82215655,0.82215655,True,True,0.888888888888889,0.6578947368421053,0.912143886089325,0.938601924958285,Pass,0.82215655,True,True,0.888888888888889,0.6578947368421053,0.912143886089325,0.938601924958285,Pass,0.82215655,True,True,0.888888888888889,0.6578947368421053,0.912143886089325,0.938601924958285,Pass,0.82215655,True,True,0.888888888888889,0.6578947368421053,0.912143886089325,0.938601924958285,Pass
stm32f0xx,What is the bit_width of BR5 field from BRR register from GPIOD peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of BR14 field from BRR register from GPIOA peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_offset of ARBLSTIE field from IER register from CEC peripheral for STM32F0xx microcontroller?,7,28,24,28,24,0.6345928,0.6345928,0.66127783,0.66127783,0.6345928,False,False,0.0,0.0,0.9991750121116638,0.18160589039325714,Fail,0.66127783,False,False,0.0,0.0,0.9996095895767212,0.18300532996654512,Fail,0.6345928,False,False,0.0,0.0,0.9991750121116638,0.18160589039325714,Fail,0.66127783,False,False,0.0,0.0,0.9996095895767212,0.18300532996654512,Fail
stm32f0xx,What is the bit_offset of URS field from CR1 register from TIM15 peripheral for STM32F0xx microcontroller?,2,0,1,0,1,0.529222,0.529222,0.80541563,0.80541563,0.529222,False,False,0.0,0.0,0.9796125888824463,0.17340298891067504,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.529222,False,False,0.0,0.0,0.9796125888824463,0.17340298891067504,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail
stm32f0xx,What is the bit_width of PR8 field from PR register from EXTI peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of COMIE field from DIER register from TIM1 peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,List all the fields of SMCR register from TIM3 peripheral for STM32F0xx microcontroller.,"ETP, ECE, ETPS, ETF, MSM, TS, SMS","SMEN, SMS, TS, TCEN, TRG, CEN, COFOA, COF, CCLR, IC1F, IC2F, IC3F, IC4F, IC1P, IC2P, IC3P, IC4P, URS, DMAEN, DMARMP, DMAS, DMAB, DMABID, DMABURST, DMABURSTS, DMABURSTF, DMABURSTEN, DMABURSTTRG, DMABURSTCLR, DMABURSTCEN, DMABURSTCOFOA, DMABURSTCOF, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURST","BRK, DOZE, DECDIV1, DECDIV2, DMASK, TS, TIPDEN, TSEN, TSINC, TSUPDEN, TSSEL, TSREF, TSREFPOL, TSREFPOLB, TSREFPOLBPOL, TSREFPOLBPOLB, TSREFPOLBPOLPOL, TSREFPOLBPOLPOLB, TSREFPOLBPOLPOLPOL, TSREFPOLBPOLPOLPOLB, TSREFPOLBPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLB, TSREFPOLBPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLB, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLP","SMEN, SMS, TS, TCEN, TRG, CEN, COFOA, COF, CCLR, IC1F, IC2F, IC3F, IC4F, IC1P, IC2P, IC3P, IC4P, URS, DMAEN, DMARMP, DMAS, DMAB, DMABID, DMABURST, DMABURSTS, DMABURSTF, DMABURSTEN, DMABURSTTRG, DMABURSTCLR, DMABURSTCEN, DMABURSTCOFOA, DMABURSTCOF, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURSTCCLR, DMABURST","BRK, DOZE, DECDIV1, DECDIV2, DMASK, TS, TIPDEN, TSEN, TSINC, TSUPDEN, TSSEL, TSREF, TSREFPOL, TSREFPOLB, TSREFPOLBPOL, TSREFPOLBPOLB, TSREFPOLBPOLPOL, TSREFPOLBPOLPOLB, TSREFPOLBPOLPOLPOL, TSREFPOLBPOLPOLPOLB, TSREFPOLBPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLB, TSREFPOLBPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLB, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLPOL, TSREFPOLBPOLPOLPOLPOLPOLP",0.3437788,0.3437788,0.2197149,0.2197149,0.3437788,False,True,0.017241379310344827,0.023484848484848442,0.7397674918174744,0.38277658151110383,Fail,0.2197149,False,True,0.03278688524590164,0.025575447570332477,0.7348868250846863,0.3790549179349392,Fail,0.3437788,False,True,0.017241379310344827,0.023484848484848442,0.7397674918174744,0.38277658151110383,Fail,0.2197149,False,True,0.03278688524590164,0.025575447570332477,0.7348868250846863,0.3790549179349392,Fail
stm32f0xx,What is the bit_offset of MR17 field from EMR register from EXTI peripheral for STM32F0xx microcontroller?,17,17,17,17,17,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,1.0000003576278687,1.0000000596046448,Pass,1.0000001,True,True,1.0,1.0,1.0000003576278687,1.0000000596046448,Pass,1.0000001,True,True,1.0,1.0,1.0000003576278687,1.0000000596046448,Pass,1.0000001,True,True,1.0,1.0,1.0000003576278687,1.0000000596046448,Pass
stm32f0xx,What is the description of BOFF1 field from CR register from DAC peripheral for STM32F0xx microcontroller?,"DAC channel1 output buffer
              disable",BOFF1 bit of BDCR register from RCC peripheral for STM32F0xx microcontroller.,12/1017,BOFF1 bit of BDCR register from RCC peripheral for STM32F0xx microcontroller.,12/1017,0.27347457,0.27347457,0.04855844,0.04855844,0.27347457,False,True,0.0,0.16883116883116878,0.7550321221351624,0.38537010546628525,Fail,0.04855844,False,True,0.0,0.02083333333333337,0.7457490563392639,0.3653319471205274,Fail,0.27347457,False,True,0.0,0.16883116883116878,0.7550321221351624,0.38537010546628525,Fail,0.04855844,False,True,0.0,0.02083333333333337,0.7457490563392639,0.3653319471205274,Fail
stm32f0xx,List all the fields of CR3 register from USART1 peripheral for STM32F0xx microcontroller.,"WUFIE, WUS, SCARCNT, DEP, DEM, DDRE, OVRDIS, ONEBIT, CTSIE, CTSE, RTSE, DMAT, DMAR, SCEN, NACK, HDSEL, IRLP, IREN, EIE","CKEN, RXINV, TXINV, RXSEL, TXSEL, RXEN, TXEN, RXDIS, TXDIS, RXBOTH, TXBOTH, RXDATAK, TXDATAK, RXDATAV, TXDATAV, RXFULL, TXFULL, RXOF, TXOF, RXUF, TXUF, RXBL, TXBL, RXIDLE, TXIDLE, RXRDY, TXRDY, RXTC, TXTC, RXTCNT, TXTCNT, RXTCV, TXTCV, RXERRCNT, TXERRCNT, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA,","RXINV, RXEN, RXSEL, TXINV, TXEN, TXSEL, CTSIE, CTSDES, CTSI, RTSEL, RTSEN, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL","CKEN, RXINV, TXINV, RXSEL, TXSEL, RXEN, TXEN, RXDIS, TXDIS, RXBOTH, TXBOTH, RXDATAK, TXDATAK, RXDATAV, TXDATAV, RXFULL, TXFULL, RXOF, TXOF, RXUF, TXUF, RXBL, TXBL, RXIDLE, TXIDLE, RXRDY, TXRDY, RXTC, TXTC, RXTCNT, TXTCNT, RXTCV, TXTCV, RXERRCNT, TXERRCNT, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDATA,","RXINV, RXEN, RXSEL, TXINV, TXEN, TXSEL, CTSIE, CTSDES, CTSI, RTSEL, RTSEN, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL, RTSEL",0.47767383,0.47767383,0.5838461,0.5838461,0.47767383,False,True,0.0,0.05054151624548742,0.7596628665924072,0.3903601972312273,Fail,0.5838461,False,True,0.011494252873563216,0.06938020351526364,0.7996847033500671,0.4049128708641919,Fail,0.47767383,False,True,0.0,0.05054151624548742,0.7596628665924072,0.3903601972312273,Fail,0.5838461,False,True,0.011494252873563216,0.06938020351526364,0.7996847033500671,0.4049128708641919,Fail
stm32f0xx,What is the bit_width of SYSCFGRST field from APB2RSTR register from RCC peripheral for STM32F0xx microcontroller?,1,32,1,32,1,0.49268645,0.49268645,1.0,1.0,0.49268645,False,False,0.0,0.0,0.9991353750228882,0.17450462877750397,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.49268645,False,False,0.0,0.0,0.9991353750228882,0.17450462877750397,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,List all the fields of CFGR1 register from SYSCFG peripheral for STM32F0xx microcontroller.,"I2C_PB9_FM, I2C_PB8_FM, I2C_PB7_FM, I2C_PB6_FM, TIM17_DMA_RMP, TIM16_DMA_RMP, USART1_RX_DMA_RMP, USART1_TX_DMA_RMP, ADC_DMA_RMP, MEM_MODE","EREFSDEN, EREFSSWEN, EREFSEL, I2C1DIS, I2C0DIS, I2C1EN, I2C0EN, ADC1DIS, ADC0DIS, ADC1EN, ADC0EN, TIM1DIS, TIM0DIS, TIM1EN, TIM0EN, USART2DIS, USART1DIS, USART0DIS, USART2EN, USART1EN, USART0EN, TIM3DIS, TIM2DIS, TIM3EN, TIM2EN, TIM4DIS, TIM4EN, TIM5DIS, TIM5EN, TIM6DIS, TIM6EN, TIM7DIS, TIM7EN, TIM8DIS, TIM8EN, TIM9DIS, TIM9EN, TIM10DIS, TIM10EN, TIM11DIS, TIM11EN, TIM12DIS, TIM12EN, TIM13DIS, TIM13EN, TIM14DIS, TIM14EN, TIM15DIS, TIM15EN, TIM16DIS, TIM16EN, TIM17DIS, TIM17EN, TIM18DIS, TIM18EN, TIM19DIS, TIM19EN, TIM20DIS, TIM20EN, TIM21DIS, TIM21EN, TIM22DIS, TIM22EN, TIM23DIS, TIM23EN, TIM24DIS, TIM24EN, TIM25DIS, TIM25EN, TIM26DIS, TIM26EN, TIM27DIS, TIM27EN, TIM28DIS, TIM28EN, TIM29DIS, TIM29EN, TIM30DIS, TIM30EN, TIM31DIS, TIM31EN, TIM32DIS, TIM32EN, TIM33DIS, TIM33EN, TIM34DIS, TIM34EN, TIM35DIS, TIM35EN, TIM36DIS, TIM36EN, TIM37DIS, TIM37EN, TIM38DIS, TIM38EN, TIM39DIS, TIM39EN, TIM40DIS, TIM40EN, TIM41DIS, TIM41EN, TIM42DIS, TIM42EN, TIM43DIS, TIM43EN, TIM44DIS, TIM44EN, TIM45DIS, TIM45EN, TIM46DIS, TIM46EN, TIM47DIS, TIM47EN, TIM48DIS, TIM48EN, TIM49DIS, TIM49EN, TIM50DIS, TIM50EN, TIM51DIS, TIM51EN, TIM52DIS, TIM52EN, TIM53DIS, TIM53EN, TIM54DIS, TIM54EN, TIM55DIS, TIM55EN, TIM56DIS, TIM56EN, TIM57DIS, TIM57EN, TIM","ETHERNET, CAN, I2C1, I2C2, I2C3, I2C4, USART1, USART2, USART3, USART4, USART5, USART6, USART7, USART8, USART9, USART10, USART11, USART12, USART13, USART14, USART15, USART16, ADC1, DAC, TIM1, TIM2, TIM3, TIM4, TIM5, TIM6, TIM7, TIM8, TIM9, TIM10, TIM11, TIM12, TIM13, TIM14, TIM15, TIM16, TIM17, TIM18, TIM19, TIM20, TIM21, TIM22, TIM23, TIM24, TIM25, TIM26, TIM27, TIM28, TIM29, TIM30, TIM31, TIM32, TIM33, TIM34, TIM35, TIM36, TIM37, TIM38, TIM39, TIM40, TIM41, TIM42, TIM43, TIM44, TIM45, TIM46, TIM47, TIM48, TIM49, TIM50, TIM51, TIM52, TIM53, TIM54, TIM55, TIM56, TIM57, TIM58, TIM59, TIM60, TIM61, TIM62, TIM63, TIM64, TIM65, TIM66, TIM67, TIM68, TIM69, TIM70, TIM71, TIM72, TIM73, TIM74, TIM75, TIM76, TIM77, TIM78, TIM79, TIM80, TIM81, TIM82, TIM83, TIM84, TIM85, TIM86, TIM87, TIM88, TIM89, TIM90, TIM91, TIM92, TIM93, TIM94, TIM95, TIM96, TIM97, TIM98, TIM99, TIM100, TIM101, TIM102, TIM103, TIM104, TIM105, TIM106, TIM107, TIM108, TIM109, TIM110, TIM111, TIM112, TIM113, TIM114, TIM115, TIM116, TIM117, TIM118, TIM119, TIM120, TIM121, TIM122, TIM123, TIM124, TIM125, TIM126, TIM127, TIM128, TIM","EREFSDEN, EREFSSWEN, EREFSEL, I2C1DIS, I2C0DIS, I2C1EN, I2C0EN, ADC1DIS, ADC0DIS, ADC1EN, ADC0EN, TIM1DIS, TIM0DIS, TIM1EN, TIM0EN, USART2DIS, USART1DIS, USART0DIS, USART2EN, USART1EN, USART0EN, TIM3DIS, TIM2DIS, TIM3EN, TIM2EN, TIM4DIS, TIM4EN, TIM5DIS, TIM5EN, TIM6DIS, TIM6EN, TIM7DIS, TIM7EN, TIM8DIS, TIM8EN, TIM9DIS, TIM9EN, TIM10DIS, TIM10EN, TIM11DIS, TIM11EN, TIM12DIS, TIM12EN, TIM13DIS, TIM13EN, TIM14DIS, TIM14EN, TIM15DIS, TIM15EN, TIM16DIS, TIM16EN, TIM17DIS, TIM17EN, TIM18DIS, TIM18EN, TIM19DIS, TIM19EN, TIM20DIS, TIM20EN, TIM21DIS, TIM21EN, TIM22DIS, TIM22EN, TIM23DIS, TIM23EN, TIM24DIS, TIM24EN, TIM25DIS, TIM25EN, TIM26DIS, TIM26EN, TIM27DIS, TIM27EN, TIM28DIS, TIM28EN, TIM29DIS, TIM29EN, TIM30DIS, TIM30EN, TIM31DIS, TIM31EN, TIM32DIS, TIM32EN, TIM33DIS, TIM33EN, TIM34DIS, TIM34EN, TIM35DIS, TIM35EN, TIM36DIS, TIM36EN, TIM37DIS, TIM37EN, TIM38DIS, TIM38EN, TIM39DIS, TIM39EN, TIM40DIS, TIM40EN, TIM41DIS, TIM41EN, TIM42DIS, TIM42EN, TIM43DIS, TIM43EN, TIM44DIS, TIM44EN, TIM45DIS, TIM45EN, TIM46DIS, TIM46EN, TIM47DIS, TIM47EN, TIM48DIS, TIM48EN, TIM49DIS, TIM49EN, TIM50DIS, TIM50EN, TIM51DIS, TIM51EN, TIM52DIS, TIM52EN, TIM53DIS, TIM53EN, TIM54DIS, TIM54EN, TIM55DIS, TIM55EN, TIM56DIS, TIM56EN, TIM57DIS, TIM57EN, TIM","ETHERNET, CAN, I2C1, I2C2, I2C3, I2C4, USART1, USART2, USART3, USART4, USART5, USART6, USART7, USART8, USART9, USART10, USART11, USART12, USART13, USART14, USART15, USART16, ADC1, DAC, TIM1, TIM2, TIM3, TIM4, TIM5, TIM6, TIM7, TIM8, TIM9, TIM10, TIM11, TIM12, TIM13, TIM14, TIM15, TIM16, TIM17, TIM18, TIM19, TIM20, TIM21, TIM22, TIM23, TIM24, TIM25, TIM26, TIM27, TIM28, TIM29, TIM30, TIM31, TIM32, TIM33, TIM34, TIM35, TIM36, TIM37, TIM38, TIM39, TIM40, TIM41, TIM42, TIM43, TIM44, TIM45, TIM46, TIM47, TIM48, TIM49, TIM50, TIM51, TIM52, TIM53, TIM54, TIM55, TIM56, TIM57, TIM58, TIM59, TIM60, TIM61, TIM62, TIM63, TIM64, TIM65, TIM66, TIM67, TIM68, TIM69, TIM70, TIM71, TIM72, TIM73, TIM74, TIM75, TIM76, TIM77, TIM78, TIM79, TIM80, TIM81, TIM82, TIM83, TIM84, TIM85, TIM86, TIM87, TIM88, TIM89, TIM90, TIM91, TIM92, TIM93, TIM94, TIM95, TIM96, TIM97, TIM98, TIM99, TIM100, TIM101, TIM102, TIM103, TIM104, TIM105, TIM106, TIM107, TIM108, TIM109, TIM110, TIM111, TIM112, TIM113, TIM114, TIM115, TIM116, TIM117, TIM118, TIM119, TIM120, TIM121, TIM122, TIM123, TIM124, TIM125, TIM126, TIM127, TIM128, TIM",0.32007653,0.32007653,0.45136338,0.45136338,0.32007653,False,True,0.0,0.057784911717496,0.7713939547538757,0.3846021650595229,Fail,0.45136338,False,True,0.0,0.057065217391304324,0.7979118227958679,0.39510820352512854,Fail,0.32007653,False,True,0.0,0.057784911717496,0.7713939547538757,0.3846021650595229,Fail,0.45136338,False,True,0.0,0.057065217391304324,0.7979118227958679,0.39510820352512854,Fail
stm32f0xx,What is the bit_offset of MODER4 field from MODER register from GPIOE peripheral for STM32F0xx microcontroller?,8,24,4,24,4,0.7101001,0.7101001,0.7573589,0.7573589,0.7101001,False,False,0.0,0.0,0.9991757273674011,0.18538136482238768,Fail,0.7573589,False,False,0.0,0.0,0.9991793036460876,0.1877448409795761,Fail,0.7101001,False,False,0.0,0.0,0.9991757273674011,0.18538136482238768,Fail,0.7573589,False,False,0.0,0.0,0.9991793036460876,0.1877448409795761,Fail
stm32f0xx,What is the description of UIE field from DIER register from TIM3 peripheral for STM32F0xx microcontroller?,Update interrupt enable,UIE Interrupt Enable,Update Interrupt Enable,UIE Interrupt Enable,Update Interrupt Enable,0.7182691,0.7182691,1.0000001,1.0000001,0.7182691,False,True,0.6666666666666666,0.6956521739130435,0.9065809845924377,0.5900165452041488,Partial,1.0000001,True,True,1.0,0.9130434782608696,0.9481224417686462,0.9878705461388049,Pass,0.7182691,False,True,0.6666666666666666,0.6956521739130435,0.9065809845924377,0.5900165452041488,Partial,1.0000001,True,True,1.0,0.9130434782608696,0.9481224417686462,0.9878705461388049,Pass
stm32f0xx,What is the description of CR2 register from TIM6 peripheral for STM32F0xx microcontroller?,control register 2,General-purpose timers (TIM15/16/17),TIMx control register 2 (TIMx_CR2),General-purpose timers (TIM15/16/17),TIMx control register 2 (TIMx_CR2),0.14895372,0.14895372,0.6588304,0.6588304,0.14895372,False,False,0.0,0.2222222222222222,0.8301830887794495,0.14308626047439044,Fail,0.6588304,True,True,0.7499999999999999,0.5294117647058824,0.8888502717018127,0.8927396492046469,Pass,0.14895372,False,False,0.0,0.2222222222222222,0.8301830887794495,0.14308626047439044,Fail,0.6588304,True,True,0.7499999999999999,0.5294117647058824,0.8888502717018127,0.8927396492046469,Pass
stm32f0xx,What is the bit_width of SCLDEL field from TIMINGR register from I2C1 peripheral for STM32F0xx microcontroller?,4,3,3,3,3,0.8587829,0.8587829,0.8587829,0.8587829,0.8587829,False,False,0.0,0.0,0.9998159408569336,0.1929115355014801,Fail,0.8587829,False,False,0.0,0.0,0.9998159408569336,0.1929115355014801,Fail,0.8587829,False,False,0.0,0.0,0.9998159408569336,0.1929115355014801,Fail,0.8587829,False,False,0.0,0.0,0.9998159408569336,0.1929115355014801,Fail
stm32f0xx,What is the bit_width of CHSEL10 field from CHSELR register from ADC peripheral for STM32F0xx microcontroller?,1,10,10,10,10,0.61559385,0.61559385,0.61559385,0.61559385,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial
stm32f0xx,What is the bit_width of ODR0 field from ODR register from GPIOD peripheral for STM32F0xx microcontroller?,1,0x00000001,1,0x00000001,1,0.37267578,0.37267578,1.0,1.0,0.37267578,True,False,0.0,0.09999999999999998,0.8075734972953796,0.44476981341838834,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.37267578,True,False,0.0,0.09999999999999998,0.8075734972953796,0.44476981341838834,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_offset of I2SCFG field from I2SCFGR register from SPI2 peripheral for STM32F0xx microcontroller?,8,16,0,16,0,0.70901346,0.70901346,0.5250482,0.5250482,0.70901346,False,False,0.0,0.0,0.9996927976608276,0.18540459275245666,Fail,0.5250482,False,False,0.0,0.0,0.9768399000167847,0.17277839481830598,Fail,0.70901346,False,False,0.0,0.0,0.9996927976608276,0.18540459275245666,Fail,0.5250482,False,False,0.0,0.0,0.9768399000167847,0.17277839481830598,Fail
stm32f0xx,What is the size of ISR register from ADC peripheral for STM32F0xx microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f0xx,What is the bit_offset of TCIE field from CCR4 register from DMA peripheral for STM32F0xx microcontroller?,1,1,10,1,10,1.0,1.0,0.61559385,0.61559385,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial
stm32f0xx,What is the description of LCK14 field from LCKR register from GPIOA peripheral for STM32F0xx microcontroller?,"Port x lock bit y (y=
              0..15)",14-bit GPIO port clock enable.,LCK14 Lock bit for TIM14,14-bit GPIO port clock enable.,LCK14 Lock bit for TIM14,0.37710473,0.37710473,0.31546593,0.31546593,0.37710473,False,False,0.16666666666666666,0.16666666666666663,0.7517874240875244,0.17329001675049463,Fail,0.31546593,False,False,0.3333333333333333,0.26190476190476186,0.7499311566352844,0.2080248746133986,Fail,0.37710473,False,False,0.16666666666666666,0.16666666666666663,0.7517874240875244,0.17329001675049463,Fail,0.31546593,False,False,0.3333333333333333,0.26190476190476186,0.7499311566352844,0.2080248746133986,Fail
stm32f0xx,What is the bit_offset of CALW8 field from CALR register from RTC peripheral for STM32F0xx microcontroller?,14,14,14,14,14,0.99999994,0.99999994,0.99999994,0.99999994,0.99999994,True,True,1.0,1.0,1.0,0.9999999970197678,Pass,0.99999994,True,True,1.0,1.0,1.0,0.9999999970197678,Pass,0.99999994,True,True,1.0,1.0,1.0,0.9999999970197678,Pass,0.99999994,True,True,1.0,1.0,1.0,0.9999999970197678,Pass
stm32f0xx,What is the bit_width of CC3NP field from CCER register from TIM3 peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of AFRH8 field from AFRH register from GPIOA peripheral for STM32F0xx microcontroller?,4,4,4,4,4,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass
stm32f0xx,What is the bit_offset of LCK1 field from LCKR register from GPIOF peripheral for STM32F0xx microcontroller?,1,0x1c,0,0x1c,0,0.44378138,0.44378138,0.6215927,0.6215927,0.44378138,True,False,0.0,0.25,0.8095230460166931,0.45611752569675446,Fail,0.6215927,False,False,0.0,0.0,0.98036128282547,0.17813382744789122,Fail,0.44378138,True,False,0.0,0.25,0.8095230460166931,0.45611752569675446,Fail,0.6215927,False,False,0.0,0.0,0.98036128282547,0.17813382744789122,Fail
stm32f0xx,What is the bit_offset of ADDRCF field from ICR register from I2C2 peripheral for STM32F0xx microcontroller?,3,0x0000 0000,0x04,0x0000 0000,0x04,0.24845684,0.24845684,0.33252314,0.33252314,0.24845684,False,False,0.0,0.0,0.8045865297317505,0.13311082124710083,Fail,0.33252314,False,False,0.0,0.0,0.8390926122665405,0.1424900487065315,Fail,0.24845684,False,False,0.0,0.0,0.8045865297317505,0.13311082124710083,Fail,0.33252314,False,False,0.0,0.0,0.8390926122665405,0.1424900487065315,Fail
stm32f0xx,List all the fields of DMAR register from TIM15 peripheral for STM32F0xx microcontroller.,DMAB,"DMAB, DMABUP, DMABLP, DMABLLP, DMABLLLP, DMABLLLLP, DMABLLLLLP, DMABLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP,",DMAR0 DMAR1 DMAR2 DMAR3 DMAR4 DMAR5 DMAR6 DMAR7 DMAR8 DMAR9 DMAR10 DMAR11 DMAR12 DMAR13 DMAR14 DMAR15 DMAB0 DMAB1 DMAB2 DMAB3 DMAB4 DMAB5 DMAB6 DMAB7 DMAB8 DMAB9 DMAB10 DMAB11 DMAB12 DMAB13 DMAB14 DMAB15 DMABK BK0 BK1 BK2 BK3 BK4 BK5 BK6 BK7 BK8 BK9 BK10 BK11 BK12 BK13 BK14 BK15 BDTR DT BDTR DTBS BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL B,"DMAB, DMABUP, DMABLP, DMABLLP, DMABLLLP, DMABLLLLP, DMABLLLLLP, DMABLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP, DMABLLLLLLLP,",DMAR0 DMAR1 DMAR2 DMAR3 DMAR4 DMAR5 DMAR6 DMAR7 DMAR8 DMAR9 DMAR10 DMAR11 DMAR12 DMAR13 DMAR14 DMAR15 DMAB0 DMAB1 DMAB2 DMAB3 DMAB4 DMAB5 DMAB6 DMAB7 DMAB8 DMAB9 DMAB10 DMAB11 DMAB12 DMAB13 DMAB14 DMAB15 DMABK BK0 BK1 BK2 BK3 BK4 BK5 BK6 BK7 BK8 BK9 BK10 BK11 BK12 BK13 BK14 BK15 BDTR DT BDTR DTBS BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL BDTR DTBL B,0.43332124,0.43332124,0.29525664,0.29525664,0.43332124,True,True,0.0,0.0029940119760478723,0.7471225261688232,0.6838841414023302,Partial,0.29525664,True,True,0.0,0.0032546786004882255,0.7267584204673767,0.6739393292245,Partial,0.43332124,True,True,0.0,0.0029940119760478723,0.7471225261688232,0.6838841414023302,Partial,0.29525664,True,True,0.0,0.0032546786004882255,0.7267584204673767,0.6739393292245,Partial
stm32f0xx,What is the bit_offset of ODR8 field from ODR register from GPIOA peripheral for STM32F0xx microcontroller?,8,8,8,8,8,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass
stm32f0xx,What is the bit_offset of OC2FE field from CCMR1_Output register from TIM1 peripheral for STM32F0xx microcontroller?,10,10,10,10,10,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_offset of BR12 field from BSRR register from GPIOA peripheral for STM32F0xx microcontroller?,28,12,12,12,12,0.61369216,0.61369216,0.61369216,0.61369216,0.61369216,False,False,0.0,0.0,0.9996288418769836,0.18062893450260165,Fail,0.61369216,False,False,0.0,0.0,0.9996288418769836,0.18062893450260165,Fail,0.61369216,False,False,0.0,0.0,0.9996288418769836,0.18062893450260165,Fail,0.61369216,False,False,0.0,0.0,0.9996288418769836,0.18062893450260165,Fail
stm32f0xx,What is the bit_offset of UG field from EGR register from TIM1 peripheral for STM32F0xx microcontroller?,0,0x10,0x10,0x10,0x10,0.6226061,0.6226061,0.6226061,0.6226061,0.6226061,True,False,0.0,0.25,0.8527620434761047,0.47154461145401,Fail,0.6226061,True,False,0.0,0.25,0.8527620434761047,0.47154461145401,Fail,0.6226061,True,False,0.0,0.25,0.8527620434761047,0.47154461145401,Fail,0.6226061,True,False,0.0,0.25,0.8527620434761047,0.47154461145401,Fail
stm32f0xx,What is the description of G6_IO2 field from IOASCR register from TSC peripheral for STM32F0xx microcontroller?,"G6_IO2 analog switch
              enable","G6_IO2: G6_IO2 Schmitt trigger hysteresis mode, x = 8 to 1, y = 4 to 1.","G6_IO2 Schmitt trigger hysteresis mode, x = 8 to 1, y = 4 to 1.","G6_IO2: G6_IO2 Schmitt trigger hysteresis mode, x = 8 to 1, y = 4 to 1.","G6_IO2 Schmitt trigger hysteresis mode, x = 8 to 1, y = 4 to 1.",0.4792953,0.4792953,0.4421718,0.4421718,0.4792953,False,True,0.1,0.2816901408450704,0.7975581288337708,0.42768299203523447,Fail,0.4421718,False,True,0.10526315789473685,0.3015873015873016,0.8029770255088806,0.42868714108751926,Fail,0.4792953,False,True,0.1,0.2816901408450704,0.7975581288337708,0.42768299203523447,Fail,0.4421718,False,True,0.10526315789473685,0.3015873015873016,0.8029770255088806,0.42868714108751926,Fail
stm32f0xx,What is the bit_width of SCANDIR field from CFGR1 register from ADC peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of PUPDR11 field from PUPDR register from GPIOE peripheral for STM32F0xx microcontroller?,2,15:8,1,15:8,1,0.29448357,0.29448357,0.80541563,0.80541563,0.29448357,False,False,0.0,0.0,0.8415821194648743,0.14096149653196335,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.29448357,False,False,0.0,0.0,0.8415821194648743,0.14096149653196335,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail
stm32f0xx,What is the description of BR10 field from BSRR register from GPIOE peripheral for STM32F0xx microcontroller?,"Port x reset bit y (y =
              0..15)",R B 10,Port x reset bit y (y = 15 to 0),R B 10,Port x reset bit y (y = 15 to 0),0.1220735,0.1220735,0.96693206,0.96693206,0.1220735,False,False,0.0,0.06818181818181823,0.7306073307991028,0.11910386559638111,Fail,0.96693206,False,True,0.7777777777777777,0.6363636363636364,0.8465073704719543,0.612696445861248,Partial,0.1220735,False,False,0.0,0.06818181818181823,0.7306073307991028,0.11910386559638111,Fail,0.96693206,False,True,0.7777777777777777,0.6363636363636364,0.8465073704719543,0.612696445861248,Partial
stm32f0xx,What is the bit_width of LCK3 field from LCKR register from GPIOB peripheral for STM32F0xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of BR8 field from BSRR register from GPIOB peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of LCK8 field from LCKR register from GPIOE peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the description of ODR15 field from ODR register from GPIOF peripheral for STM32F0xx microcontroller?,"Port output data (y =
              0..15)",Output data from output data register (GPIOx_ODR) or peripheral (alternate function output),Output data from output data register (GPIOx_ODR) or peripheral (alternate function output),Output data from output data register (GPIOx_ODR) or peripheral (alternate function output),Output data from output data register (GPIOx_ODR) or peripheral (alternate function output),0.33225083,0.33225083,0.33225083,0.33225083,0.33225083,False,False,0.2222222222222222,0.23076923076923073,0.7561922669410706,0.1860242876996342,Fail,0.33225083,False,False,0.2222222222222222,0.23076923076923073,0.7561922669410706,0.1860242876996342,Fail,0.33225083,False,False,0.2222222222222222,0.23076923076923073,0.7561922669410706,0.1860242876996342,Fail,0.33225083,False,False,0.2222222222222222,0.23076923076923073,0.7561922669410706,0.1860242876996342,Fail
stm32f0xx,What is the bit_offset of BR14 field from BSRR register from GPIOD peripheral for STM32F0xx microcontroller?,30,14,28,14,28,0.6175989,0.6175989,0.79696196,0.79696196,0.6175989,False,False,0.0,0.0,0.9986275434494019,0.18067407608032227,Fail,0.79696196,False,False,0.0,0.0,0.9977706670761108,0.189513698220253,Fail,0.6175989,False,False,0.0,0.0,0.9986275434494019,0.18067407608032227,Fail,0.79696196,False,False,0.0,0.0,0.9977706670761108,0.189513698220253,Fail
stm32f0xx,What is the description of ODR8 field from ODR register from GPIOE peripheral for STM32F0xx microcontroller?,"Port output data (y =
              0..15)",OD4: OD output on ODR4 pin/port field from ODR register from GPIOE peripheral for STM32F0xx microcontroller.,Port x reset IO pin y (y = 15 to 0),OD4: OD output on ODR4 pin/port field from ODR register from GPIOE peripheral for STM32F0xx microcontroller.,Port x reset IO pin y (y = 15 to 0),0.19271083,0.19271083,0.63940614,0.63940614,0.19271083,False,False,0.09090909090909091,0.17592592592592593,0.7324039340019226,0.14647424616647087,Fail,0.63940614,False,True,0.3529411764705882,0.3571428571428571,0.7924529314041138,0.4892836250928269,Fail,0.19271083,False,False,0.09090909090909091,0.17592592592592593,0.7324039340019226,0.14647424616647087,Fail,0.63940614,False,True,0.3529411764705882,0.3571428571428571,0.7924529314041138,0.4892836250928269,Fail
stm32f0xx,What is the address_offset of RLR register from IWDG peripheral for STM32F0xx microcontroller?,0x8,0x08,0x08,0x08,0x08,0.9500388,0.9500388,0.9500388,0.9500388,0.9500388,False,False,0.0,0.75,0.9420706629753113,0.2263125389814377,Fail,0.9500388,False,False,0.0,0.75,0.9420706629753113,0.2263125389814377,Fail,0.9500388,False,False,0.0,0.75,0.9420706629753113,0.2263125389814377,Fail,0.9500388,False,False,0.0,0.75,0.9420706629753113,0.2263125389814377,Fail
stm32f0xx,What is the description of OC1FE field from CCMR1_Output register from TIM1 peripheral for STM32F0xx microcontroller?,"Output Compare 1 fast
              enable",Output compare 1 fast enable,Output compare 1 fast enable,Output compare 1 fast enable,Output compare 1 fast enable,1.0,1.0,1.0,1.0,1.0,True,True,1.0,0.6428571428571428,0.8201168179512024,0.9551603798355376,Pass,1.0,True,True,1.0,0.6428571428571428,0.8201168179512024,0.9551603798355376,Pass,1.0,True,True,1.0,0.6428571428571428,0.8201168179512024,0.9551603798355376,Pass,1.0,True,True,1.0,0.6428571428571428,0.8201168179512024,0.9551603798355376,Pass
stm32f0xx,What is the size of CCR3 register from TIM3 peripheral for STM32F0xx microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f0xx,What is the description of IDR14 field from IDR register from GPIOD peripheral for STM32F0xx microcontroller?,"Port input data (y =
              0..15)",1/1024 Clock Input Disable for Timer 14.,1/1024 Clock Input Disable for Timer 14,1/1024 Clock Input Disable for Timer 14.,1/1024 Clock Input Disable for Timer 14,0.17031693,0.17031693,0.17418265,0.17418265,0.17031693,False,False,0.15384615384615383,0.09756097560975607,0.7564876675605774,0.15763627641308375,Fail,0.17418265,False,False,0.15384615384615383,0.09756097560975607,0.754920482635498,0.15759448461639947,Fail,0.17031693,False,False,0.15384615384615383,0.09756097560975607,0.7564876675605774,0.15763627641308375,Fail,0.17418265,False,False,0.15384615384615383,0.09756097560975607,0.754920482635498,0.15759448461639947,Fail
stm32f0xx,What is the address_offset of EXTICR4 register from SYSCFG peripheral for STM32F0xx microcontroller?,0x14,0x08,0x14,0x08,0x14,0.77084005,0.77084005,0.9999999,0.9999999,0.77084005,False,False,0.0,0.5,0.9226430654525757,0.20193846225738524,Fail,0.9999999,True,True,1.0,1.0,0.9999998807907104,0.9999999761581421,Pass,0.77084005,False,False,0.0,0.5,0.9226430654525757,0.20193846225738524,Fail,0.9999999,True,True,1.0,1.0,0.9999998807907104,0.9999999761581421,Pass
stm32f0xx,What is the description of GIF6 field from ISR register from DMA peripheral for STM32F0xx microcontroller?,"Channel 6 Global interrupt
              flag",GIF6: Global interrupt flag 6,GIF6 Interrupt Flag 6,GIF6: Global interrupt flag 6,GIF6 Interrupt Flag 6,0.7793636,0.7793636,0.69375134,0.69375134,0.7793636,False,True,0.8000000000000002,0.4444444444444444,0.7708514928817749,0.5868181247843637,Partial,0.69375134,False,True,0.6666666666666665,0.2666666666666667,0.7828840613365173,0.5487868426243464,Partial,0.7793636,False,True,0.8000000000000002,0.4444444444444444,0.7708514928817749,0.5868181247843637,Partial,0.69375134,False,True,0.6666666666666665,0.2666666666666667,0.7828840613365173,0.5487868426243464,Partial
stm32f0xx,What is the bit_offset of TXE field from ISR register from USART1 peripheral for STM32F0xx microcontroller?,7,5,0x1,5,0x1,0.80144113,0.80144113,0.34723803,0.34723803,0.80144113,False,False,0.0,0.0,0.9996441006660461,0.19001867175102233,Fail,0.34723803,False,False,0.0,0.0,0.8562185764312744,0.14579468816518784,Fail,0.80144113,False,False,0.0,0.0,0.9996441006660461,0.19001867175102233,Fail,0.34723803,False,False,0.0,0.0,0.8562185764312744,0.14579468816518784,Fail
stm32f0xx,List all the fields of CNDTR1 register from DMA peripheral for STM32F0xx microcontroller.,NDT,"CNDTTHRES, CNDT, CNDTR1, CNDTR2, CNDTR3, CNDTR4, CNDTR5, CNDTR6, CNDTR7, CNDTR8, CNDTR9, CNDTR10, CNDTR11, CNDTR12, CNDTR13, CNDTR14, CNDTR15, CNDTR16, CNDTR17, CNDTR18, CNDTR19, CNDTR20, CNDTR21, CNDTR22, CNDTR23, CNDTR24, CNDTR25, CNDTR26, CNDTR27, CNDTR28, CNDTR29, CNDTR30, CNDTR31, CNDTR32, CNDTR33, CNDTR34, CNDTR35, CNDTR36, CNDTR37, CNDTR38, CNDTR39, CNDTR40, CNDTR41, CNDTR42, CNDTR43, CNDTR44, CNDTR45, CNDTR46, CNDTR47, CNDTR48, CNDTR49, CNDTR50, CNDTR51, CNDTR52, CNDTR53, CNDTR54, CNDTR55, CNDTR56, CNDTR57, CNDTR58, CNDTR59, CNDTR60, CNDTR61, CNDTR62, CNDTR63, CNDTR64, CNDTR65, CNDTR66, CNDTR67, CNDTR68, CNDTR69, CNDTR70, CNDTR71, CNDTR72, CNDTR73, CNDTR74, CNDTR75, CNDTR76, CNDTR77, CNDTR78, CNDTR79, CNDTR80, CNDTR81, CNDTR82, CNDTR83, CNDTR84, CNDTR85, CNDTR86, CNDTR87, CNDTR88, CNDTR89, CNDTR90, CNDTR91, CNDTR92, CNDTR93, CNDTR94, CNDTR95, CNDTR96, CNDTR97, CNDTR98, CNDTR99, CNDTR100, CNDTR101, CNDTR102, CNDTR103, CNDTR104, CNDTR105, CNDTR106, CNDTR107, CNDTR108, CNDTR109, CNDTR110, CNDTR111, CNDTR112, CNDTR113, CNDTR114, CNDTR115, CNDTR116, CNDTR117, CNDTR118, CNDTR119, CNDTR120, CNDTR121, CNDTR122, CNDTR123, CNDTR12","CNDTR1, BITS, BYTES, WORDS, BLOCKSIZE, BLOCKSIZE1, BLOCKSIZE2, BLOCKSIZE3, BLOCKSIZE4, BLOCKSIZE5, BLOCKSIZE6, BLOCKSIZE7, BLOCKSIZE8, BLOCKSIZE9, BLOCKSIZE10, BLOCKSIZE11, BLOCKSIZE12, BLOCKSIZE13, BLOCKSIZE14, BLOCKSIZE15, BLOCKSIZE16, BLOCKSIZE17, BLOCKSIZE18, BLOCKSIZE19, BLOCKSIZE20, BLOCKSIZE21, BLOCKSIZE22, BLOCKSIZE23, BLOCKSIZE24, BLOCKSIZE25, BLOCKSIZE26, BLOCKSIZE27, BLOCKSIZE28, BLOCKSIZE29, BLOCKSIZE30, BLOCKSIZE31, BLOCKSIZE32, BLOCKSIZE33, BLOCKSIZE34, BLOCKSIZE35, BLOCKSIZE36, BLOCKSIZE37, BLOCKSIZE38, BLOCKSIZE39, BLOCKSIZE40, BLOCKSIZE41, BLOCKSIZE42, BLOCKSIZE43, BLOCKSIZE44, BLOCKSIZE45, BLOCKSIZE46, BLOCKSIZE47, BLOCKSIZE48, BLOCKSIZE49, BLOCKSIZE50, BLOCKSIZE51, BLOCKSIZE52, BLOCKSIZE53, BLOCKSIZE54, BLOCKSIZE55, BLOCKSIZE56, BLOCKSIZE57, BLOCKSIZE58, BLOCKSIZE59, BLOCKSIZE60, BLOCKSIZE61, BLOCKSIZE62, BLOCKSIZE63, BLOCKSIZE64, BLOCKSIZE65, BLOCKSIZE66, BLOCKSIZE67, BLOCKSIZE68, BLOCKSIZE69, BLOCKSIZE70, BLOCKSIZE71, BLOCKSIZE72, BLOCKSIZE73, BLOCKSIZE74, BLOCKSIZE75, BLOCKSIZE76, BLOCKSIZE77, BLOCKSIZE78, BLOCKSIZE79, BLOCKSIZE80, BLOCKSIZE81, BLOCKSIZE82, BLOCKSIZE83, BLOCKSIZE84, BLOCKSIZE85, BLOCKSIZE86, BLOCKSIZE87, BLOCKSIZE88, BLOCKSIZE89, BLOCKSIZE90, BLOCKSIZE91, BLOCKSIZE92, BLOCKSIZE93, BLOCKSIZE94, BLOCKSIZE95, BLOCKSIZE96, BLOCKSIZE97, BLOCKSIZE98, BLOCKSIZE99, BLOCKSIZE100, BLOCKSIZE101, BLOCKSIZE102, BLOCKSIZE103, BLOCKSIZE104, BLOCKSIZE105, BLOCKSIZE106, BLOCKSIZE107, BLOCKSIZE108, BLOCKSIZE109, BLOCKSIZE110, BLOCKSIZE111, BLOCKSIZE112, BLOCKSIZE113, BLOCKSIZE114, BLOCKSIZE115, BLOCKSIZE116, BLOCKSIZE117, BLOCKSIZE118, BLOCKSIZE119, BLOCKSIZE120, BLOCKSIZE121, BLOCKSIZE122, B","CNDTTHRES, CNDT, CNDTR1, CNDTR2, CNDTR3, CNDTR4, CNDTR5, CNDTR6, CNDTR7, CNDTR8, CNDTR9, CNDTR10, CNDTR11, CNDTR12, CNDTR13, CNDTR14, CNDTR15, CNDTR16, CNDTR17, CNDTR18, CNDTR19, CNDTR20, CNDTR21, CNDTR22, CNDTR23, CNDTR24, CNDTR25, CNDTR26, CNDTR27, CNDTR28, CNDTR29, CNDTR30, CNDTR31, CNDTR32, CNDTR33, CNDTR34, CNDTR35, CNDTR36, CNDTR37, CNDTR38, CNDTR39, CNDTR40, CNDTR41, CNDTR42, CNDTR43, CNDTR44, CNDTR45, CNDTR46, CNDTR47, CNDTR48, CNDTR49, CNDTR50, CNDTR51, CNDTR52, CNDTR53, CNDTR54, CNDTR55, CNDTR56, CNDTR57, CNDTR58, CNDTR59, CNDTR60, CNDTR61, CNDTR62, CNDTR63, CNDTR64, CNDTR65, CNDTR66, CNDTR67, CNDTR68, CNDTR69, CNDTR70, CNDTR71, CNDTR72, CNDTR73, CNDTR74, CNDTR75, CNDTR76, CNDTR77, CNDTR78, CNDTR79, CNDTR80, CNDTR81, CNDTR82, CNDTR83, CNDTR84, CNDTR85, CNDTR86, CNDTR87, CNDTR88, CNDTR89, CNDTR90, CNDTR91, CNDTR92, CNDTR93, CNDTR94, CNDTR95, CNDTR96, CNDTR97, CNDTR98, CNDTR99, CNDTR100, CNDTR101, CNDTR102, CNDTR103, CNDTR104, CNDTR105, CNDTR106, CNDTR107, CNDTR108, CNDTR109, CNDTR110, CNDTR111, CNDTR112, CNDTR113, CNDTR114, CNDTR115, CNDTR116, CNDTR117, CNDTR118, CNDTR119, CNDTR120, CNDTR121, CNDTR122, CNDTR123, CNDTR12","CNDTR1, BITS, BYTES, WORDS, BLOCKSIZE, BLOCKSIZE1, BLOCKSIZE2, BLOCKSIZE3, BLOCKSIZE4, BLOCKSIZE5, BLOCKSIZE6, BLOCKSIZE7, BLOCKSIZE8, BLOCKSIZE9, BLOCKSIZE10, BLOCKSIZE11, BLOCKSIZE12, BLOCKSIZE13, BLOCKSIZE14, BLOCKSIZE15, BLOCKSIZE16, BLOCKSIZE17, BLOCKSIZE18, BLOCKSIZE19, BLOCKSIZE20, BLOCKSIZE21, BLOCKSIZE22, BLOCKSIZE23, BLOCKSIZE24, BLOCKSIZE25, BLOCKSIZE26, BLOCKSIZE27, BLOCKSIZE28, BLOCKSIZE29, BLOCKSIZE30, BLOCKSIZE31, BLOCKSIZE32, BLOCKSIZE33, BLOCKSIZE34, BLOCKSIZE35, BLOCKSIZE36, BLOCKSIZE37, BLOCKSIZE38, BLOCKSIZE39, BLOCKSIZE40, BLOCKSIZE41, BLOCKSIZE42, BLOCKSIZE43, BLOCKSIZE44, BLOCKSIZE45, BLOCKSIZE46, BLOCKSIZE47, BLOCKSIZE48, BLOCKSIZE49, BLOCKSIZE50, BLOCKSIZE51, BLOCKSIZE52, BLOCKSIZE53, BLOCKSIZE54, BLOCKSIZE55, BLOCKSIZE56, BLOCKSIZE57, BLOCKSIZE58, BLOCKSIZE59, BLOCKSIZE60, BLOCKSIZE61, BLOCKSIZE62, BLOCKSIZE63, BLOCKSIZE64, BLOCKSIZE65, BLOCKSIZE66, BLOCKSIZE67, BLOCKSIZE68, BLOCKSIZE69, BLOCKSIZE70, BLOCKSIZE71, BLOCKSIZE72, BLOCKSIZE73, BLOCKSIZE74, BLOCKSIZE75, BLOCKSIZE76, BLOCKSIZE77, BLOCKSIZE78, BLOCKSIZE79, BLOCKSIZE80, BLOCKSIZE81, BLOCKSIZE82, BLOCKSIZE83, BLOCKSIZE84, BLOCKSIZE85, BLOCKSIZE86, BLOCKSIZE87, BLOCKSIZE88, BLOCKSIZE89, BLOCKSIZE90, BLOCKSIZE91, BLOCKSIZE92, BLOCKSIZE93, BLOCKSIZE94, BLOCKSIZE95, BLOCKSIZE96, BLOCKSIZE97, BLOCKSIZE98, BLOCKSIZE99, BLOCKSIZE100, BLOCKSIZE101, BLOCKSIZE102, BLOCKSIZE103, BLOCKSIZE104, BLOCKSIZE105, BLOCKSIZE106, BLOCKSIZE107, BLOCKSIZE108, BLOCKSIZE109, BLOCKSIZE110, BLOCKSIZE111, BLOCKSIZE112, BLOCKSIZE113, BLOCKSIZE114, BLOCKSIZE115, BLOCKSIZE116, BLOCKSIZE117, BLOCKSIZE118, BLOCKSIZE119, BLOCKSIZE120, BLOCKSIZE121, BLOCKSIZE122, B",0.3152901,0.3152901,0.2884893,0.2884893,0.3152901,True,True,0.0,0.002617801047120394,0.6854284405708313,0.6687096608090776,Partial,0.2884893,True,True,0.0,0.0018292682926829285,0.6831867694854736,0.6669939444341312,Partial,0.3152901,True,True,0.0,0.002617801047120394,0.6854284405708313,0.6687096608090776,Partial,0.2884893,True,True,0.0,0.0018292682926829285,0.6831867694854736,0.6669939444341312,Partial
stm32f0xx,What is the bit_width of ABRF field from ISR register from USART1 peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of G1_IO3 field from IOCCR register from TSC peripheral for STM32F0xx microcontroller?,1,12,1,12,1,0.58160675,0.58160675,1.0,1.0,0.58160675,True,False,0.0,0.5,0.9994515776634216,0.5039980739355087,Partial,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.58160675,True,False,0.0,0.5,0.9994515776634216,0.5039980739355087,Partial,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of G5_IO1 field from IOCCR register from TSC peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the size of IPR2 register from NVIC peripheral for STM32F0xx microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f0xx,What is the bit_width of BR0 field from BSRR register from GPIOA peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_offset of G6E field from IOGCSR register from TSC peripheral for STM32F0xx microcontroller?,5,23:8,20,23:8,20,0.22823213,0.22823213,0.64838886,0.64838886,0.22823213,False,False,0.0,0.0,0.8468964099884033,0.13844606801867484,Fail,0.64838886,False,False,0.0,0.0,0.9993362426757812,0.18231987953186035,Fail,0.22823213,False,False,0.0,0.0,0.8468964099884033,0.13844606801867484,Fail,0.64838886,False,False,0.0,0.0,0.9993362426757812,0.18231987953186035,Fail
stm32f0xx,What is the description of SBKF field from ISR register from USART2 peripheral for STM32F0xx microcontroller?,Send break flag,1: SBKF: SBK bit field of USART2_ISR register,SBKF: SBKF flag,1: SBKF: SBK bit field of USART2_ISR register,SBKF: SBKF flag,0.083952874,0.083952874,0.43166047,0.43166047,0.083952874,False,True,0.0,0.15555555555555556,0.8067173957824707,0.3829830308424102,Fail,0.43166047,False,True,0.3333333333333333,0.4,0.8238807916641235,0.4818318090836207,Fail,0.083952874,False,True,0.0,0.15555555555555556,0.8067173957824707,0.3829830308424102,Fail,0.43166047,False,True,0.3333333333333333,0.4,0.8238807916641235,0.4818318090836207,Fail
stm32f0xx,What is the bit_width of SWIER17 field from SWIER register from EXTI peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the description of OC1PE field from CCMR1_Output register from TIM2 peripheral for STM32F0xx microcontroller?,"Output compare 1 preload
              enable",Output compare 1 preload enable,Output compare 1 preload enable,Output compare 1 preload enable,Output compare 1 preload enable,1.0,1.0,1.0,1.0,1.0,True,True,1.0,0.6888888888888889,0.8328160643577576,0.9593668540981082,Pass,1.0,True,True,1.0,0.6888888888888889,0.8328160643577576,0.9593668540981082,Pass,1.0,True,True,1.0,0.6888888888888889,0.8328160643577576,0.9593668540981082,Pass,1.0,True,True,1.0,0.6888888888888889,0.8328160643577576,0.9593668540981082,Pass
stm32f0xx,What is the bit_width of LSIRDY field from CSR register from RCC peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of TG field from EGR register from TIM15 peripheral for STM32F0xx microcontroller?,1,10,1,10,1,0.61559385,0.61559385,1.0,1.0,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of PRI_83 field from IPR2 register from NVIC peripheral for STM32F0xx microcontroller?,2,16,1,16,1,0.5123863,0.5123863,0.80541563,0.80541563,0.5123863,False,False,0.0,0.0,0.999401867389679,0.17552959620952607,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.5123863,False,False,0.0,0.0,0.999401867389679,0.17552959620952607,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail
stm32f0xx,What is the bit_width of ARR field from ARR register from TIM15 peripheral for STM32F0xx microcontroller?,16,32,16,32,16,0.69824684,0.69824684,1.0,1.0,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass
stm32f0xx,What is the bit_offset of HSIRDYIE field from CIR register from RCC peripheral for STM32F0xx microcontroller?,10,0,0x00000002,0,0x00000002,0.5376147,0.5376147,0.3072915,0.3072915,0.5376147,False,False,0.0,0.5,0.9768297672271729,0.1984052002429962,Fail,0.3072915,False,False,0.0,0.09999999999999998,0.8091557621955872,0.14173793971538542,Fail,0.5376147,False,False,0.0,0.5,0.9768297672271729,0.1984052002429962,Fail,0.3072915,False,False,0.0,0.09999999999999998,0.8091557621955872,0.14173793971538542,Fail
stm32f0xx,What is the bit_offset of CKD field from CR1 register from TIM2 peripheral for STM32F0xx microcontroller?,8,10:0,10:0,10:0,10:0,0.37180954,0.37180954,0.37180954,0.37180954,0.37180954,False,False,0.0,0.0,0.8672173619270325,0.14867308139801025,Fail,0.37180954,False,False,0.0,0.0,0.8672173619270325,0.14867308139801025,Fail,0.37180954,False,False,0.0,0.0,0.8672173619270325,0.14867308139801025,Fail,0.37180954,False,False,0.0,0.0,0.8672173619270325,0.14867308139801025,Fail
stm32f0xx,What is the bit_width of PR14 field from PR register from EXTI peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the description of BRR register from USART1 peripheral for STM32F0xx microcontroller?,Baud rate register,USART_BRR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,USART_BRR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,USART_BRR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,USART_BRR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,0.1823865,0.1823865,0.1823865,0.1823865,0.1823865,False,True,0.0,0.001954397394136831,0.6412985324859619,0.35541182487377904,Fail,0.1823865,False,True,0.0,0.001954397394136831,0.6412985324859619,0.35541182487377904,Fail,0.1823865,False,True,0.0,0.001954397394136831,0.6412985324859619,0.35541182487377904,Fail,0.1823865,False,True,0.0,0.001954397394136831,0.6412985324859619,0.35541182487377904,Fail
stm32f0xx,What is the bit_offset of DMAEN1 field from CR register from DAC peripheral for STM32F0xx microcontroller?,12,11,12,11,12,0.83577025,0.83577025,1.0000001,1.0000001,0.83577025,False,False,0.0,0.5,0.9999034404754639,0.21677402853965758,Fail,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,0.83577025,False,False,0.0,0.5,0.9999034404754639,0.21677402853965758,Fail,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass
stm32f0xx,What is the description of IDR1 field from IDR register from GPIOB peripheral for STM32F0xx microcontroller?,"Port input data (y =
              0..15)",Input data from input data register (GPIOx_IDR) or peripheral (alternate function input),Input data from input data register (GPIOx_IDR) or peripheral (alternate function input),Input data from input data register (GPIOx_IDR) or peripheral (alternate function input),Input data from input data register (GPIOx_IDR) or peripheral (alternate function input),0.32868648,0.32868648,0.32868648,0.32868648,0.32868648,False,False,0.2222222222222222,0.2272727272727273,0.7580320239067078,0.18594720818177618,Fail,0.32868648,False,False,0.2222222222222222,0.2272727272727273,0.7580320239067078,0.18594720818177618,Fail,0.32868648,False,False,0.2222222222222222,0.2272727272727273,0.7580320239067078,0.18594720818177618,Fail,0.32868648,False,False,0.2222222222222222,0.2272727272727273,0.7580320239067078,0.18594720818177618,Fail
stm32f0xx,What is the size of CR1 register from I2C2 peripheral for STM32F0xx microcontroller?,32,0x4000 7800 - 0x4000 77F 1 KB DAC Section 14.10.15 on page 299,0x4000 0000,0x4000 7800 - 0x4000 77F 1 KB DAC Section 14.10.15 on page 299,0x4000 0000,0.09298208,0.09298208,0.22414201,0.22414201,0.09298208,False,False,0.0,0.016129032258064502,0.7920823693275452,0.1242679111899868,Fail,0.22414201,False,False,0.0,0.0,0.7851646542549133,0.1289817988872528,Fail,0.09298208,False,False,0.0,0.016129032258064502,0.7920823693275452,0.1242679111899868,Fail,0.22414201,False,False,0.0,0.0,0.7851646542549133,0.1289817988872528,Fail
stm32f0xx,What is the bit_offset of OC4M field from CCMR2_Output register from TIM3 peripheral for STM32F0xx microcontroller?,12,12,12,12,12,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass
stm32f0xx,What is the bit_offset of ARR field from ARR register from TIM15 peripheral for STM32F0xx microcontroller?,0,15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ARR[15:0] rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw,0,15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ARR[15:0] rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw,0,0.30039406,0.30039406,1.0000001,1.0000001,0.30039406,True,True,0.05882352941176471,0.010526315789473717,0.7471762299537659,0.6893871590762686,Partial,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass,0.30039406,True,True,0.05882352941176471,0.010526315789473717,0.7471762299537659,0.6893871590762686,Partial,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass
stm32f0xx,What is the bit_offset of ODR11 field from ODR register from GPIOF peripheral for STM32F0xx microcontroller?,11,11,11,11,11,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass
stm32f0xx,What is the description of AFRL4 field from AFRL register from GPIOD peripheral for STM32F0xx microcontroller?,"Alternate function selection for port x
              bit y (y = 0..7)",AFSEL4 Alternate function selection for GPIOD_4 pin/Pin 4/Port E/GPIO_AFRL register Description: Alternate Function 4 Selection for GPIOD_4 pin/Pin 4/Port E/GPIO_AFRL register,AFSEL4 Alternate function selection (AFSEL4),AFSEL4 Alternate function selection for GPIOD_4 pin/Pin 4/Port E/GPIO_AFRL register Description: Alternate Function 4 Selection for GPIOD_4 pin/Pin 4/Port E/GPIO_AFRL register,AFSEL4 Alternate function selection (AFSEL4),0.37956935,0.37956935,0.32136115,0.32136115,0.37956935,False,False,0.25,0.2914285714285715,0.7595371007919312,0.19748046127387456,Fail,0.32136115,False,False,0.37499999999999994,0.34285714285714286,0.7569606900215149,0.22175501836197717,Fail,0.37956935,False,False,0.25,0.2914285714285715,0.7595371007919312,0.19748046127387456,Fail,0.32136115,False,False,0.37499999999999994,0.34285714285714286,0.7569606900215149,0.22175501836197717,Fail
stm32f0xx,What is the bit_offset of BR9 field from BSRR register from GPIOA peripheral for STM32F0xx microcontroller?,25,9,9,9,9,0.4904343,0.4904343,0.4904343,0.4904343,0.4904343,False,False,0.0,0.0,0.9996914267539978,0.17447542846202851,Fail,0.4904343,False,False,0.0,0.0,0.9996914267539978,0.17447542846202851,Fail,0.4904343,False,False,0.0,0.0,0.9996914267539978,0.17447542846202851,Fail,0.4904343,False,False,0.0,0.0,0.9996914267539978,0.17447542846202851,Fail
stm32f0xx,What is the bit_offset of MR9 field from IMR register from EXTI peripheral for STM32F0xx microcontroller?,9,9,9,9,9,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_offset of BR5 field from BRR register from GPIOC peripheral for STM32F0xx microcontroller?,5,5,5,5,5,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,0.9999998211860657,0.9999999791383744,Pass,1.0000001,True,True,1.0,1.0,0.9999998211860657,0.9999999791383744,Pass,1.0000001,True,True,1.0,1.0,0.9999998211860657,0.9999999791383744,Pass,1.0000001,True,True,1.0,1.0,0.9999998211860657,0.9999999791383744,Pass
stm32f0xx,What is the address_offset of CCER register from TIM14 peripheral for STM32F0xx microcontroller?,0x20,0x20,0x20,0x20,0x20,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,0.9999997615814209,0.9999999701976777,Pass,1.0000001,True,True,1.0,1.0,0.9999997615814209,0.9999999701976777,Pass,1.0000001,True,True,1.0,1.0,0.9999997615814209,0.9999999701976777,Pass,1.0000001,True,True,1.0,1.0,0.9999997615814209,0.9999999701976777,Pass
stm32f0xx,What is the bit_width of TAMP1E field from TAFCR register from RTC peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of BR9 field from BRR register from GPIOA peripheral for STM32F0xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_offset of CC4IF field from SR register from TIM2 peripheral for STM32F0xx microcontroller?,4,12,12,12,12,0.6974304,0.6974304,0.6974304,0.6974304,0.6974304,False,False,0.0,0.0,0.9993846416473389,0.18477921485900878,Fail,0.6974304,False,False,0.0,0.0,0.9993846416473389,0.18477921485900878,Fail,0.6974304,False,False,0.0,0.0,0.9993846416473389,0.18477921485900878,Fail,0.6974304,False,False,0.0,0.0,0.9993846416473389,0.18477921485900878,Fail
stm32f0xx,What is the bit_width of SSOE field from CR2 register from SPI2 peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_offset of TAMPIE field from TAFCR register from RTC peripheral for STM32F0xx microcontroller?,2,25,1,25,1,0.48648724,0.48648724,0.80541563,0.80541563,0.48648724,True,False,0.0,0.5,0.9991922974586487,0.4992032065987587,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.48648724,True,False,0.0,0.5,0.9991922974586487,0.4992032065987587,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail
stm32f0xx,What is the bit_offset of LCK11 field from LCKR register from GPIOE peripheral for STM32F0xx microcontroller?,11,11,11,11,11,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass
stm32f0xx,What is the description of OT5 field from OTYPER register from GPIOE peripheral for STM32F0xx microcontroller?,Port x configuration bit 5,Output type for OT5 pin/port 5/Port E/GPIOE/Pin 5/GPIO_OTYPER_OT5/0x4000c014/32Bit] Output type for OT5 pin/port 5/Port E/GPIOE/Pin 5/GPIO_OTYPER_OT5/0x4000c014/32Bit],Port x configuration bits (OTR5),Output type for OT5 pin/port 5/Port E/GPIOE/Pin 5/GPIO_OTYPER_OT5/0x4000c014/32Bit] Output type for OT5 pin/port 5/Port E/GPIOE/Pin 5/GPIO_OTYPER_OT5/0x4000c014/32Bit],Port x configuration bits (OTR5),0.42820114,0.42820114,0.8429867,0.8429867,0.42820114,False,True,0.0,0.09580838323353291,0.7840982675552368,0.39381521624362403,Fail,0.8429867,False,False,0.6,0.8125,0.9229999780654907,0.34122433185577394,Fail,0.42820114,False,True,0.0,0.09580838323353291,0.7840982675552368,0.39381521624362403,Fail,0.8429867,False,False,0.6,0.8125,0.9229999780654907,0.34122433185577394,Fail
stm32f0xx,What is the description of PUPDR register from GPIOB peripheral for STM32F0xx microcontroller?,"GPIO port pull-up/pull-down
          register",0x2400 0000 (for port A),Port x pull-up control register (PUPDR0),0x2400 0000 (for port A),Port x pull-up control register (PUPDR0),0.27371705,0.27371705,0.6900924,0.6900924,0.27371705,False,True,0.22222222222222224,0.08695652173913049,0.7980213761329651,0.43218132924054553,Fail,0.6900924,False,True,0.4,0.28260869565217395,0.8178998231887817,0.5013200275016868,Partial,0.27371705,False,True,0.22222222222222224,0.08695652173913049,0.7980213761329651,0.43218132924054553,Fail,0.6900924,False,True,0.4,0.28260869565217395,0.8178998231887817,0.5013200275016868,Partial
stm32f0xx,What is the bit_width of ADSTART field from CR register from ADC peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,List all the fields of BKP0R register from RTC peripheral for STM32F0xx microcontroller.,BKP,BKP0R . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,BKP0R . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,BKP0R . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,BKP0R . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,0.24374951,0.24374951,0.24374951,0.24374951,0.24374951,True,True,0.0,0.0019595035924232507,0.6738543510437012,0.6633636035472836,Partial,0.24374951,True,True,0.0,0.0019595035924232507,0.6738543510437012,0.6633636035472836,Partial,0.24374951,True,True,0.0,0.0019595035924232507,0.6738543510437012,0.6633636035472836,Partial,0.24374951,True,True,0.0,0.0019595035924232507,0.6738543510437012,0.6633636035472836,Partial
stm32f0xx,What is the description of RTOEN field from CR2 register from USART2 peripheral for STM32F0xx microcontroller?,Receiver timeout enable,"RTOEN: Receiver timeout enable 0: Receiver timeout feature disabled 1: Receiver timeout feature enabled Bit 15 TSIE: Time-stamp interrupt enable 0: Time-stamp Interrupt disable 1: Time-stamp Interrupt enable Bit 14 WUTIE: Wake-up timer interrupt enable 0: Wake-up timer interrupt disabled 1: Wake-up timer interrupt enabled Bit 13 Reserved, must be kept at reset value. Bit 12 ALRAIE: Alarm A interrupt enable 0: Alarm A interrupt disabled 1: Alarm A interrupt enabled Bit 11 TSE: timestamp enable 0: timestamp disable 1: timestamp enable Bit 10 WUTE: Wake-up timer enable 0: Wake-up timer disabled 1: Wake-up timer enabled Note: When the wake-up timer is disabled, wait for WUTWF=1 before enabling it again. Bit 9 Reserved, must be kept at reset value. Bit 8 ALRAE: Alarm A enable 0: Alarm A disabled 1: Alarm A enabled Bit 7 Reserved, must be kept at reset value. Bit 6 FMT: Hour format 0: 24 hour/day format 1: AM/PM hour format Bit 5 BYPSHAD: Bypass the shadow registers 0: Calendar values (when reading from RTC_SSR, RTC_TR, and RTC_DR) are taken from the shadow registers, which are updated once every two RTCCLK cycles. 1: Calendar values (when reading from RTC_SSR, RTC_TR, and RTC_DR) are taken directly from the calendar counters. Note: If the frequency of the APB clock is less than seven times the frequency of RTCCLK, BYPSHAD must be set to ‘1’. Bit 4 REFCKON: RTC_REFIN reference clock detection enable (50 or 60 Hz) Bit 3 TSEDGE: Time-stamp event active edge Bit 2: TSEN: Time-stamp enable Bit 1: TSCLKSRC: Time-stamp clock source Bit 0 HSEON: HSE oscillator enable Bit 15: HSERDY: HSE clock ready flag Bit 14: XT1OSCEN: External 32 kHz oscillator enable Bit 13: LSIRDY: LSI clock ready flag Bit 12: LSEON: LSE oscillator enable Bit 11: RTCEN: RTC clock enable Bit 10: RTCSEL: RTC clock selection Bit 9: RTCAPB: RTC APB clock enable Bit 8: RTCAPB2: RTC APB2 clock enable Bit 7: RTCAPB3: RTC APB3 clock enable Bit 6: RTCAPB4: RTC APB4 clock enable Bit 5: RTCAPB5: RTC APB5 clock enable Bit 4: RTCAPB6: RTC APB6 clock enable Bit 3: RTCAPB7: RTC APB7 clock enable Bit 2: RTCAPB8: RTC APB8 clock enable Bit 1: RTCAPB9: RTC APB9 clock enable Bit 0: RTCAPBA: RTC APBA clock enable Bit 15: T",RX timeout interrupt enable,"RTOEN: Receiver timeout enable 0: Receiver timeout feature disabled 1: Receiver timeout feature enabled Bit 15 TSIE: Time-stamp interrupt enable 0: Time-stamp Interrupt disable 1: Time-stamp Interrupt enable Bit 14 WUTIE: Wake-up timer interrupt enable 0: Wake-up timer interrupt disabled 1: Wake-up timer interrupt enabled Bit 13 Reserved, must be kept at reset value. Bit 12 ALRAIE: Alarm A interrupt enable 0: Alarm A interrupt disabled 1: Alarm A interrupt enabled Bit 11 TSE: timestamp enable 0: timestamp disable 1: timestamp enable Bit 10 WUTE: Wake-up timer enable 0: Wake-up timer disabled 1: Wake-up timer enabled Note: When the wake-up timer is disabled, wait for WUTWF=1 before enabling it again. Bit 9 Reserved, must be kept at reset value. Bit 8 ALRAE: Alarm A enable 0: Alarm A disabled 1: Alarm A enabled Bit 7 Reserved, must be kept at reset value. Bit 6 FMT: Hour format 0: 24 hour/day format 1: AM/PM hour format Bit 5 BYPSHAD: Bypass the shadow registers 0: Calendar values (when reading from RTC_SSR, RTC_TR, and RTC_DR) are taken from the shadow registers, which are updated once every two RTCCLK cycles. 1: Calendar values (when reading from RTC_SSR, RTC_TR, and RTC_DR) are taken directly from the calendar counters. Note: If the frequency of the APB clock is less than seven times the frequency of RTCCLK, BYPSHAD must be set to ‘1’. Bit 4 REFCKON: RTC_REFIN reference clock detection enable (50 or 60 Hz) Bit 3 TSEDGE: Time-stamp event active edge Bit 2: TSEN: Time-stamp enable Bit 1: TSCLKSRC: Time-stamp clock source Bit 0 HSEON: HSE oscillator enable Bit 15: HSERDY: HSE clock ready flag Bit 14: XT1OSCEN: External 32 kHz oscillator enable Bit 13: LSIRDY: LSI clock ready flag Bit 12: LSEON: LSE oscillator enable Bit 11: RTCEN: RTC clock enable Bit 10: RTCSEL: RTC clock selection Bit 9: RTCAPB: RTC APB clock enable Bit 8: RTCAPB2: RTC APB2 clock enable Bit 7: RTCAPB3: RTC APB3 clock enable Bit 6: RTCAPB4: RTC APB4 clock enable Bit 5: RTCAPB5: RTC APB5 clock enable Bit 4: RTCAPB6: RTC APB6 clock enable Bit 3: RTCAPB7: RTC APB7 clock enable Bit 2: RTCAPB8: RTC APB8 clock enable Bit 1: RTCAPB9: RTC APB9 clock enable Bit 0: RTCAPBA: RTC APBA clock enable Bit 15: T",RX timeout interrupt enable,0.44435355,0.44435355,0.608094,0.608094,0.44435355,True,True,0.015873015873015872,0.010459299681673473,0.7756409049034119,0.6922613814278252,Partial,0.608094,False,True,0.5714285714285715,0.5555555555555556,0.978086531162262,0.5691811705865557,Partial,0.44435355,True,True,0.015873015873015872,0.010459299681673473,0.7756409049034119,0.6922613814278252,Partial,0.608094,False,True,0.5714285714285715,0.5555555555555556,0.978086531162262,0.5691811705865557,Partial
stm32f0xx,What is the bit_width of TXDATA field from TXDR register from I2C1 peripheral for STM32F0xx microcontroller?,8,8,8,8,8,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass
stm32f0xx,What is the description of CNT field from CNT register from TIM15 peripheral for STM32F0xx microcontroller?,counter value,"Counter value, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 1",TIMx counter (TIMx_CNT)(x = 16 to 17),"Counter value, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 15-bit, 1",TIMx counter (TIMx_CNT)(x = 16 to 17),0.359649,0.359649,0.4029885,0.4029885,0.359649,True,True,0.015151515151515154,0.011627906976744207,0.691659152507782,0.6753430213829091,Partial,0.4029885,False,True,0.22222222222222224,0.21621621621621623,0.8247035145759583,0.44911020711377575,Fail,0.359649,True,True,0.015151515151515154,0.011627906976744207,0.691659152507782,0.6753430213829091,Partial,0.4029885,False,True,0.22222222222222224,0.21621621621621623,0.8247035145759583,0.44911020711377575,Fail
stm32f0xx,What is the description of SFT field from CFGR register from CEC peripheral for STM32F0xx microcontroller?,Signal Free Time,SFT configuration bitfield from CFGR register from CEC peripheral for STM32F0xx microcontroller.,SFT configuration bits,SFT configuration bitfield from CFGR register from CEC peripheral for STM32F0xx microcontroller.,SFT configuration bits,0.06021807,0.06021807,0.18291454,0.18291454,0.06021807,False,True,0.0,0.14583333333333337,0.8013694286346436,0.38050798444698253,Fail,0.18291454,False,True,0.0,0.2272727272727273,0.8398884534835815,0.39649263139475477,Fail,0.06021807,False,True,0.0,0.14583333333333337,0.8013694286346436,0.38050798444698253,Fail,0.18291454,False,True,0.0,0.2272727272727273,0.8398884534835815,0.39649263139475477,Fail
stm32f0xx,What is the bit_width of BS7 field from BSRR register from GPIOF peripheral for STM32F0xx microcontroller?,1,160/1017,1,160/1017,1,0.2394131,0.2394131,1.0,1.0,0.2394131,True,False,0.0,0.125,0.8375598192214966,0.4438546277582645,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.2394131,True,False,0.0,0.125,0.8375598192214966,0.4438546277582645,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the address_offset of TDR register from USART1 peripheral for STM32F0xx microcontroller?,0x28,0x28,0x28,0x28,0x28,0.99999994,0.99999994,0.99999994,0.99999994,0.99999994,True,True,1.0,1.0,1.0,0.9999999970197678,Pass,0.99999994,True,True,1.0,1.0,1.0,0.9999999970197678,Pass,0.99999994,True,True,1.0,1.0,1.0,0.9999999970197678,Pass,0.99999994,True,True,1.0,1.0,1.0,0.9999999970197678,Pass
stm32f0xx,What is the bit_offset of SADD8 field from CR2 register from I2C1 peripheral for STM32F0xx microcontroller?,8,0x18,12,0x18,12,0.4702607,0.4702607,0.75970125,0.75970125,0.4702607,True,False,0.0,0.25,0.8596985936164856,0.46496782451868063,Fail,0.75970125,False,False,0.0,0.0,0.99976646900177,0.18795003294944762,Fail,0.4702607,True,False,0.0,0.25,0.8596985936164856,0.46496782451868063,Fail,0.75970125,False,False,0.0,0.0,0.99976646900177,0.18795003294944762,Fail
stm32f0xx,What is the bit_width of BR2 field from BSRR register from GPIOB peripheral for STM32F0xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_offset of ODR2 field from ODR register from GPIOA peripheral for STM32F0xx microcontroller?,2,2,2,2,2,1.0000002,1.0000002,1.0000002,1.0000002,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass
stm32f0xx,What is the bit_width of LEVEL2_PROT field from OBR register from Flash peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of CC3OF field from SR register from TIM2 peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the description of OT10 field from OTYPER register from GPIOF peripheral for STM32F0xx microcontroller?,"Port x configuration bit
              10",Output type for OT10 field from OTYPER register from GPIOF peripheral for STM32F0xx microcontroller.,Port x configuration bits (for OT10),Output type for OT10 field from OTYPER register from GPIOF peripheral for STM32F0xx microcontroller.,Port x configuration bits (for OT10),0.21847609,0.21847609,0.80151415,0.80151415,0.21847609,False,False,0.0,0.16000000000000003,0.7377789616584778,0.12959064859151842,Fail,0.80151415,False,False,0.5454545454545454,0.6585365853658536,0.7922269701957703,0.3009274913241752,Fail,0.21847609,False,False,0.0,0.16000000000000003,0.7377789616584778,0.12959064859151842,Fail,0.80151415,False,False,0.5454545454545454,0.6585365853658536,0.7922269701957703,0.3009274913241752,Fail
stm32f0xx,What is the bit_offset of RE field from CR1 register from USART1 peripheral for STM32F0xx microcontroller?,2,12,12,12,12,0.6423191,0.6423191,0.6423191,0.6423191,0.6423191,True,False,0.0,0.5,0.9993381500244141,0.5070166766643524,Partial,0.6423191,True,False,0.0,0.5,0.9993381500244141,0.5070166766643524,Partial,0.6423191,True,False,0.0,0.5,0.9993381500244141,0.5070166766643524,Partial,0.6423191,True,False,0.0,0.5,0.9993381500244141,0.5070166766643524,Partial
stm32f0xx,What is the bit_offset of PUPDR4 field from PUPDR register from GPIOD peripheral for STM32F0xx microcontroller?,8,16,4,16,4,0.70901346,0.70901346,0.7573589,0.7573589,0.70901346,False,False,0.0,0.0,0.9996927976608276,0.18540459275245666,Fail,0.7573589,False,False,0.0,0.0,0.9991793036460876,0.1877448409795761,Fail,0.70901346,False,False,0.0,0.0,0.9996927976608276,0.18540459275245666,Fail,0.7573589,False,False,0.0,0.0,0.9991793036460876,0.1877448409795761,Fail
stm32f0xx,What is the bit_offset of UDE field from DIER register from TIM15 peripheral for STM32F0xx microcontroller?,8,8,1,8,1,1.0,1.0,0.605199,0.605199,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,0.605199,False,False,0.0,0.0,0.9992081522941589,0.18014117181301117,Fail,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,0.605199,False,False,0.0,0.0,0.9992081522941589,0.18014117181301117,Fail
stm32f0xx,What is the description of ALERTCF field from ICR register from I2C2 peripheral for STM32F0xx microcontroller?,Alert flag clear,Alert flag clear,Alert flag clear,Alert flag clear,Alert flag clear,1.0000002,1.0000002,1.0000002,1.0000002,1.0000002,True,True,1.0,1.0,1.0,1.000000011920929,Pass,1.0000002,True,True,1.0,1.0,1.0,1.000000011920929,Pass,1.0000002,True,True,1.0,1.0,1.0,1.000000011920929,Pass,1.0000002,True,True,1.0,1.0,1.0,1.000000011920929,Pass
stm32f0xx,What is the description of G1E field from IOGCSR register from TSC peripheral for STM32F0xx microcontroller?,Analog I/O group x enable,G1E: Analog I/O group 1 enable,GPIO group 1 enable,G1E: Analog I/O group 1 enable,GPIO group 1 enable,0.82516074,0.82516074,0.52298373,0.52298373,0.82516074,False,True,0.7272727272727272,0.8,0.8926709294319153,0.6106132219596343,Partial,0.52298373,False,True,0.4444444444444445,0.64,0.8957722783088684,0.5314039171271854,Partial,0.82516074,False,True,0.7272727272727272,0.8,0.8926709294319153,0.6106132219596343,Partial,0.52298373,False,True,0.4444444444444445,0.64,0.8957722783088684,0.5314039171271854,Partial
stm32f0xx,List all the fields of KR register from IWDG peripheral for STM32F0xx microcontroller.,KEY,"KR, KEY, PVU, RVU, EWU, PVU2, RVU2, EWU2, PVU3, RVU3, EWU3, PVU4, RVU4, EWU4, PVU5, RVU5, EWU5, PVU6, RVU6, EWU6, PVU7, RVU7, EWU7, PVU8, RVU8, EWU8, PVU9, RVU9, EWU9, PVU10, RVU10, EWU10, PVU11, RVU11, EWU11, PVU12, RVU12, EWU12, PVU13, RVU13, EWU13, PVU14, RVU14, EWU14, PVU15, RVU15, EWU15, PVU16, RVU16, EWU16, PVU17, RVU17, EWU17, PVU18, RVU18, EWU18, PVU19, RVU19, EWU19, PVU20, RVU20, EWU20, PVU21, RVU21, EWU21, PVU22, RVU22, EWU22, PVU23, RVU23, EWU23, PVU24, RVU24, EWU24, PVU25, RVU25, EWU25, PVU26, RVU26, EWU26, PVU27, RVU27, EWU27, PVU28, RVU28, EWU28, PVU29, RVU29, EWU29, PVU30, RVU30, EWU30, PVU31, RVU31, EWU31, PVU32, RVU32, EWU32, PVU33, RVU33, EWU33, PVU34, RVU34, EWU34, PVU35, RVU35, EWU35, PVU36, RVU36, EWU36, PVU37, RVU37, EWU37, PVU38, RVU38, EWU38, PVU39, RVU39, EWU39, PVU40, RVU40, EWU40, PVU41, RVU41, EWU41, PVU42, RVU42, EWU42, PVU43, RVU43, EWU43, PVU44, RVU44, EWU44, P","KR, PVU, RVU, EWUP1, EWUP2, EWUP3, PVU2, RVU2, PVU3, RVU3, PVU4, RVU4, PVU5, RVU5, PVU6, RVU6, PVU7, RVU7, PVU8, RVU8, PVU9, RVU9, PVU10, RVU10, PVU11, RVU11, PVU12, RVU12, PVU13, RVU13, PVU14, RVU14, PVU15, RVU15, PVU16, RVU16, PVU17, RVU17, PVU18, RVU18, PVU19, RVU19, PVU20, RVU20, PVU21, RVU21, PVU22, RVU22, PVU23, RVU23, PVU24, RVU24, PVU25, RVU25, PVU26, RVU26, PVU27, RVU27, PVU28, RVU28, PVU29, RVU29, PVU30, RVU30, PVU31, RVU31, PVU32, RVU32, PVU33, RVU33, PVU34, RVU34, PVU35, RVU35, PVU36, RVU36, PVU37, RVU37, PVU38, RVU38, PVU39, RVU39, PVU40, RVU40, PVU41, RVU41, PVU42, RVU42, PVU43, RVU43, PVU44, RVU44, PVU45, RVU45, PVU46, RVU46, PVU47, RVU47, PVU48, RVU48, PVU49, RVU49, PVU50, RVU50, PVU51, RVU51, PVU52, RVU52, PVU53, RVU53, PVU54, RVU54, PVU55, RVU55, PVU56, RVU56, PVU57, RVU57, PVU58, RVU58, PVU59, RVU59, PVU60, RVU60, PVU61, RVU61, PVU62, RVU62, PVU63, RVU63, PVU64, RVU64, PV","KR, KEY, PVU, RVU, EWU, PVU2, RVU2, EWU2, PVU3, RVU3, EWU3, PVU4, RVU4, EWU4, PVU5, RVU5, EWU5, PVU6, RVU6, EWU6, PVU7, RVU7, EWU7, PVU8, RVU8, EWU8, PVU9, RVU9, EWU9, PVU10, RVU10, EWU10, PVU11, RVU11, EWU11, PVU12, RVU12, EWU12, PVU13, RVU13, EWU13, PVU14, RVU14, EWU14, PVU15, RVU15, EWU15, PVU16, RVU16, EWU16, PVU17, RVU17, EWU17, PVU18, RVU18, EWU18, PVU19, RVU19, EWU19, PVU20, RVU20, EWU20, PVU21, RVU21, EWU21, PVU22, RVU22, EWU22, PVU23, RVU23, EWU23, PVU24, RVU24, EWU24, PVU25, RVU25, EWU25, PVU26, RVU26, EWU26, PVU27, RVU27, EWU27, PVU28, RVU28, EWU28, PVU29, RVU29, EWU29, PVU30, RVU30, EWU30, PVU31, RVU31, EWU31, PVU32, RVU32, EWU32, PVU33, RVU33, EWU33, PVU34, RVU34, EWU34, PVU35, RVU35, EWU35, PVU36, RVU36, EWU36, PVU37, RVU37, EWU37, PVU38, RVU38, EWU38, PVU39, RVU39, EWU39, PVU40, RVU40, EWU40, PVU41, RVU41, EWU41, PVU42, RVU42, EWU42, PVU43, RVU43, EWU43, PVU44, RVU44, EWU44, P","KR, PVU, RVU, EWUP1, EWUP2, EWUP3, PVU2, RVU2, PVU3, RVU3, PVU4, RVU4, PVU5, RVU5, PVU6, RVU6, PVU7, RVU7, PVU8, RVU8, PVU9, RVU9, PVU10, RVU10, PVU11, RVU11, PVU12, RVU12, PVU13, RVU13, PVU14, RVU14, PVU15, RVU15, PVU16, RVU16, PVU17, RVU17, PVU18, RVU18, PVU19, RVU19, PVU20, RVU20, PVU21, RVU21, PVU22, RVU22, PVU23, RVU23, PVU24, RVU24, PVU25, RVU25, PVU26, RVU26, PVU27, RVU27, PVU28, RVU28, PVU29, RVU29, PVU30, RVU30, PVU31, RVU31, PVU32, RVU32, PVU33, RVU33, PVU34, RVU34, PVU35, RVU35, PVU36, RVU36, PVU37, RVU37, PVU38, RVU38, PVU39, RVU39, PVU40, RVU40, PVU41, RVU41, PVU42, RVU42, PVU43, RVU43, PVU44, RVU44, PVU45, RVU45, PVU46, RVU46, PVU47, RVU47, PVU48, RVU48, PVU49, RVU49, PVU50, RVU50, PVU51, RVU51, PVU52, RVU52, PVU53, RVU53, PVU54, RVU54, PVU55, RVU55, PVU56, RVU56, PVU57, RVU57, PVU58, RVU58, PVU59, RVU59, PVU60, RVU60, PVU61, RVU61, PVU62, RVU62, PVU63, RVU63, PVU64, RVU64, PV",0.40250185,0.40250185,0.23267166,0.23267166,0.40250185,True,True,0.0,0.0033185840707964376,0.6946749091148376,0.6744922581367789,Partial,0.23267166,False,True,0.0,0.0022148394241418012,0.697758138179779,0.36640804585642855,Fail,0.40250185,True,True,0.0,0.0033185840707964376,0.6946749091148376,0.6744922581367789,Partial,0.23267166,False,True,0.0,0.0022148394241418012,0.697758138179779,0.36640804585642855,Fail
stm32f0xx,What is the bit_width of START field from CR register from TSC peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_width of UIF field from SR register from TIM3 peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the description of OSPEEDR15 field from OSPEEDR register from GPIOA peripheral for STM32F0xx microcontroller?,"Port x configuration bits (y =
              0..15)",OSPEEDR15 OSPEEDR14 OSPEEDR13 OSPEEDR12 OSPEEDR11 OSPEEDR10 OSPEEDR9 OSPEEDR8 rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 OSPEEDR7 OSPEEDR6 OSPEEDR5 OSPEEDR4 OSPEEDR3 OSPEEDR2 OSPEEDR1 OSPEEDR0 [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0,Port x output speed selection (x = A to F),OSPEEDR15 OSPEEDR14 OSPEEDR13 OSPEEDR12 OSPEEDR11 OSPEEDR10 OSPEEDR9 OSPEEDR8 rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 OSPEEDR7 OSPEEDR6 OSPEEDR5 OSPEEDR4 OSPEEDR3 OSPEEDR2 OSPEEDR1 OSPEEDR0 [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0,Port x output speed selection (x = A to F),0.20803699,0.20803699,0.51489913,0.51489913,0.20803699,False,True,0.0,0.025720164609053464,0.6744696497917175,0.3628583051478912,Fail,0.51489913,False,False,0.3529411764705882,0.33333333333333337,0.8058488965034485,0.23387719316809785,Fail,0.20803699,False,True,0.0,0.025720164609053464,0.6744696497917175,0.3628583051478912,Fail,0.51489913,False,False,0.3529411764705882,0.33333333333333337,0.8058488965034485,0.23387719316809785,Fail
stm32f0xx,What is the bit_offset of OA1_1 field from OAR1 register from I2C1 peripheral for STM32F0xx microcontroller?,1,15,15,15,15,0.48225844,0.48225844,0.48225844,0.48225844,0.48225844,True,False,0.0,0.5,0.9993878602981567,0.4990211009979248,Fail,0.48225844,True,False,0.0,0.5,0.9993878602981567,0.4990211009979248,Fail,0.48225844,True,False,0.0,0.5,0.9993878602981567,0.4990211009979248,Fail,0.48225844,True,False,0.0,0.5,0.9993878602981567,0.4990211009979248,Fail
stm32f0xx,What is the description of SBC field from CR1 register from I2C1 peripheral for STM32F0xx microcontroller?,Slave byte control,1-bit or 3-bit serial interface for SBC mode.,Slave byte control.,1-bit or 3-bit serial interface for SBC mode.,Slave byte control.,0.42961797,0.42961797,0.9423094,0.9423094,0.42961797,False,True,0.0,0.1777777777777778,0.843070924282074,0.4068304260902934,Fail,0.9423094,True,True,0.6666666666666666,0.9473684210526316,0.9889890551567078,0.9261655816383529,Pass,0.42961797,False,True,0.0,0.1777777777777778,0.843070924282074,0.4068304260902934,Fail,0.9423094,True,True,0.6666666666666666,0.9473684210526316,0.9889890551567078,0.9261655816383529,Pass
stm32f0xx,What is the description of BR7 field from BSRR register from GPIOE peripheral for STM32F0xx microcontroller?,"Port x reset bit y (y =
              0..15)",R B 7 R B 6 R B 5 R B 4 R B 3 R B 2 R B 1 R B 0 R B 9 R B 8 R B 7 R B 6 R B 5 R B 4 R B 3 R B 2 R B 1 R B 0 R B Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,Port x reset bit y (y = 15 to 0),R B 7 R B 6 R B 5 R B 4 R B 3 R B 2 R B 1 R B 0 R B 9 R B 8 R B 7 R B 6 R B 5 R B 4 R B 3 R B 2 R B 1 R B 0 R B Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,Port x reset bit y (y = 15 to 0),0.14209126,0.14209126,0.96693206,0.96693206,0.14209126,False,False,0.004866180048661801,0.03075030750307506,0.691178560256958,0.1132920983914455,Fail,0.96693206,False,True,0.7777777777777777,0.6363636363636364,0.8465073704719543,0.612696445861248,Partial,0.14209126,False,False,0.004866180048661801,0.03075030750307506,0.691178560256958,0.1132920983914455,Fail,0.96693206,False,True,0.7777777777777777,0.6363636363636364,0.8465073704719543,0.612696445861248,Partial
stm32f0xx,What is the description of TIM6EN field from APB1ENR register from RCC peripheral for STM32F0xx microcontroller?,Timer 6 clock enable,TIM6EN APB1ENR Register Enable Bit 0x18000004 TIM6EN 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,TIM6EN TIM6EN,TIM6EN APB1ENR Register Enable Bit 0x18000004 TIM6EN 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,TIM6EN TIM6EN,0.304024,0.304024,0.26238912,0.26238912,0.304024,False,False,0.005249343832020997,0.011363636363636354,0.6604344844818115,0.11588442380169188,Fail,0.26238912,False,False,0.0,0.15000000000000002,0.8076611757278442,0.1417686325311661,Fail,0.304024,False,False,0.005249343832020997,0.011363636363636354,0.6604344844818115,0.11588442380169188,Fail,0.26238912,False,False,0.0,0.15000000000000002,0.8076611757278442,0.1417686325311661,Fail
stm32f0xx,What is the address_offset of BDTR register from TIM1 peripheral for STM32F0xx microcontroller?,0x44,0x24,0x30,0x24,0x30,0.7737623,0.7737623,0.72209084,0.72209084,0.7737623,False,False,0.0,0.75,0.9544205665588379,0.21935119926929475,Fail,0.72209084,False,False,0.0,0.5,0.9519609808921814,0.20389868915081025,Fail,0.7737623,False,False,0.0,0.75,0.9544205665588379,0.21935119926929475,Fail,0.72209084,False,False,0.0,0.5,0.9519609808921814,0.20389868915081025,Fail
stm32f0xx,What is the description of DCR register from TIM1 peripheral for STM32F0xx microcontroller?,DMA control register,TIM1_DCR,TIM1_DCR,TIM1_DCR,TIM1_DCR,0.14471278,0.14471278,0.14471278,0.14471278,0.14471278,False,True,0.0,0.0,0.8361403346061707,0.38265668898820876,Fail,0.14471278,False,True,0.0,0.0,0.8361403346061707,0.38265668898820876,Fail,0.14471278,False,True,0.0,0.0,0.8361403346061707,0.38265668898820876,Fail,0.14471278,False,True,0.0,0.0,0.8361403346061707,0.38265668898820876,Fail
stm32f0xx,What is the description of ARBLSTIE field from IER register from CEC peripheral for STM32F0xx microcontroller?,"Arbitration Lost Interrupt
              Enable",ARBLSTIE: Arbitration lost interrupt enable,ARBLOST interrupt enable,ARBLSTIE: Arbitration lost interrupt enable,ARBLOST interrupt enable,0.9205082,0.9205082,0.6386658,0.6386658,0.9205082,True,True,0.888888888888889,0.42553191489361697,0.7709556818008423,0.9107231360871179,Pass,0.6386658,False,True,0.5714285714285715,0.36170212765957444,0.7401164770126343,0.5253215819868997,Partial,0.9205082,True,True,0.888888888888889,0.42553191489361697,0.7709556818008423,0.9107231360871179,Pass,0.6386658,False,True,0.5714285714285715,0.36170212765957444,0.7401164770126343,0.5253215819868997,Partial
stm32f0xx,What is the description of ABRE field from ISR register from USART2 peripheral for STM32F0xx microcontroller?,Auto baud rate error,Auto baud rate request,Auto baud rate error,Auto baud rate request,Auto baud rate error,0.78638285,0.78638285,1.0,1.0,0.78638285,False,True,0.75,0.7272727272727273,0.9391301870346069,0.6165523071180691,Partial,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,0.78638285,False,True,0.75,0.7272727272727273,0.9391301870346069,0.6165523071180691,Partial,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass
stm32f0xx,What is the bit_width of COMP1POL field from CSR register from COMP peripheral for STM32F0xx microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail
stm32f0xx,What is the bit_width of BR13 field from BRR register from GPIOE peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the description of CTCIF3 field from IFCR register from DMA peripheral for STM32F0xx microcontroller?,"Channel 3 Transfer Complete
              clear",Transfer Complete Interrupt Flag 3 Set.,Transfer complete flag 3 (TC) for channel 3.,Transfer Complete Interrupt Flag 3 Set.,Transfer complete flag 3 (TC) for channel 3.,0.50460136,0.50460136,0.705744,0.705744,0.50460136,False,True,0.5454545454545454,0.3829787234042553,0.7918177247047424,0.5222425719352017,Partial,0.705744,False,True,0.6153846153846154,0.3191489361702128,0.7759522795677185,0.540714413225163,Partial,0.50460136,False,True,0.5454545454545454,0.3829787234042553,0.7918177247047424,0.5222425719352017,Partial,0.705744,False,True,0.6153846153846154,0.3191489361702128,0.7759522795677185,0.540714413225163,Partial
stm32f0xx,What is the bit_offset of LCK3 field from LCKR register from GPIOC peripheral for STM32F0xx microcontroller?,3,31,3,31,3,0.5766099,0.5766099,1.0000001,1.0000001,0.5766099,True,False,0.0,0.5,0.9997085332870483,0.5037867754697799,Partial,1.0000001,True,True,1.0,1.0,1.0000005960464478,1.0000000953674317,Pass,0.5766099,True,False,0.0,0.5,0.9997085332870483,0.5037867754697799,Partial,1.0000001,True,True,1.0,1.0,1.0000005960464478,1.0000000953674317,Pass
stm32f0xx,What is the description of SMCR register from TIM1 peripheral for STM32F0xx microcontroller?,slave mode control register,Context:,TIM1 slave mode control register (TIM1_SMCR),Context:,TIM1 slave mode control register (TIM1_SMCR),-0.01028452,-0.01028452,0.705722,0.705722,-0.01028452,False,True,0.0,0.18518518518518523,0.8814002871513367,0.3909550763442422,Fail,0.705722,True,True,0.8,0.6136363636363636,0.8879100680351257,0.9091544271057302,Pass,-0.01028452,False,True,0.0,0.18518518518518523,0.8814002871513367,0.3909550763442422,Fail,0.705722,True,True,0.8,0.6136363636363636,0.8879100680351257,0.9091544271057302,Pass
stm32f0xx,What is the description of OA1_0 field from OAR1 register from I2C1 peripheral for STM32F0xx microcontroller?,Interface address,OA1[0] Own Address 1 Bit 0,OA1[0],OA1[0] Own Address 1 Bit 0,OA1[0],0.46304122,0.46304122,0.28278768,0.28278768,0.46304122,False,True,0.25,0.2692307692307693,0.8295014500617981,0.4610388167775594,Fail,0.28278768,False,True,0.0,0.0,0.8070448040962219,0.38519610464572906,Fail,0.46304122,False,True,0.25,0.2692307692307693,0.8295014500617981,0.4610388167775594,Fail,0.28278768,False,True,0.0,0.0,0.8070448040962219,0.38519610464572906,Fail
stm32f0xx,What is the bit_width of NACK field from CR2 register from I2C2 peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the description of MME field from CR1 register from USART2 peripheral for STM32F0xx microcontroller?,Mute mode enable,Mute Mode Enable,Modem Mode Enable,Mute Mode Enable,Modem Mode Enable,1.0000002,1.0000002,0.42951465,0.42951465,1.0000002,True,True,1.0,0.875,0.9847803115844727,0.9914670586585999,Pass,0.42951465,False,True,0.6666666666666666,0.7058823529411764,0.9100300669670105,0.5766076933519513,Partial,1.0000002,True,True,1.0,0.875,0.9847803115844727,0.9914670586585999,Pass,0.42951465,False,True,0.6666666666666666,0.7058823529411764,0.9100300669670105,0.5766076933519513,Partial
stm32f0xx,What is the description of MR13 field from EMR register from EXTI peripheral for STM32F0xx microcontroller?,Event Mask on line 13,EXTI line 13 event mask bit,Port x set bit y (y = 31 to 0),EXTI line 13 event mask bit,Port x set bit y (y = 31 to 0),0.6683456,0.6683456,0.09983805,0.09983805,0.6683456,False,True,0.7272727272727272,0.2222222222222222,0.8797312378883362,0.5719426207771204,Partial,0.09983805,False,False,0.0,0.19999999999999996,0.819794774055481,0.13796111851930618,Fail,0.6683456,False,True,0.7272727272727272,0.2222222222222222,0.8797312378883362,0.5719426207771204,Partial,0.09983805,False,False,0.0,0.19999999999999996,0.819794774055481,0.13796111851930618,Fail
stm32f0xx,What is the description of OC3M field from CCMR2_Output register from TIM2 peripheral for STM32F0xx microcontroller?,Output compare 3 mode,Output compare mode,Output compare mode,Output compare mode,Output compare mode,0.8651288,0.8651288,0.8651288,0.8651288,0.8651288,False,False,0.8571428571428571,0.9047619047619048,0.9594950079917908,0.40384735862414045,Fail,0.8651288,False,False,0.8571428571428571,0.9047619047619048,0.9594950079917908,0.40384735862414045,Fail,0.8651288,False,False,0.8571428571428571,0.9047619047619048,0.9594950079917908,0.40384735862414045,Fail,0.8651288,False,False,0.8571428571428571,0.9047619047619048,0.9594950079917908,0.40384735862414045,Fail
stm32f0xx,What is the bit_offset of SUB1H field from CR register from RTC peripheral for STM32F0xx microcontroller?,17,15,15,15,15,0.86374617,0.86374617,0.86374617,0.86374617,0.86374617,False,False,0.0,0.5,0.9996541738510132,0.2181354343891144,Fail,0.86374617,False,False,0.0,0.5,0.9996541738510132,0.2181354343891144,Fail,0.86374617,False,False,0.0,0.5,0.9996541738510132,0.2181354343891144,Fail,0.86374617,False,False,0.0,0.5,0.9996541738510132,0.2181354343891144,Fail
stm32f0xx,What is the address_offset of I2SCFGR register from SPI2 peripheral for STM32F0xx microcontroller?,0x1c,0x20,0x4001 5C00,0x20,0x4001 5C00,0.6981796,0.6981796,0.6959852,0.6959852,0.6981796,False,False,0.0,0.5,0.8615524172782898,0.18914184272289275,Fail,0.6959852,False,False,0.0,0.2727272727272727,0.8772202730178833,0.1800186644900929,Fail,0.6981796,False,False,0.0,0.5,0.8615524172782898,0.18914184272289275,Fail,0.6959852,False,False,0.0,0.2727272727272727,0.8772202730178833,0.1800186644900929,Fail
stm32f0xx,What is the description of DMAB field from DMAR register from TIM1 peripheral for STM32F0xx microcontroller?,"DMA register for burst
              accesses",DMAB[15:0] rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw,0x44 TIM1_DMAR DMAB[15:0],DMAB[15:0] rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw,0x44 TIM1_DMAR DMAB[15:0],0.30220938,0.30220938,0.35772625,0.35772625,0.30220938,False,True,0.0,0.2786885245901639,0.7479766011238098,0.39124138526252056,Fail,0.35772625,False,True,0.0,0.0444444444444444,0.7274007201194763,0.37921864254607096,Fail,0.30220938,False,True,0.0,0.2786885245901639,0.7479766011238098,0.39124138526252056,Fail,0.35772625,False,True,0.0,0.0444444444444444,0.7274007201194763,0.37921864254607096,Fail
stm32f0xx,What is the bit_width of AFRH10 field from AFRH register from GPIOD peripheral for STM32F0xx microcontroller?,4,10,12,10,12,0.6570035,0.6570035,0.6974304,0.6974304,0.6570035,False,False,0.0,0.0,0.9990979433059692,0.1827148675918579,Fail,0.6974304,False,False,0.0,0.0,0.9993846416473389,0.18477921485900878,Fail,0.6570035,False,False,0.0,0.0,0.9990979433059692,0.1827148675918579,Fail,0.6974304,False,False,0.0,0.0,0.9993846416473389,0.18477921485900878,Fail
stm32f0xx,What is the description of SMS field from SMCR register from TIM2 peripheral for STM32F0xx microcontroller?,Slave mode selection,Slave mode selection,Slave mode selection,Slave mode selection,Slave mode selection,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,0.9999999403953552,0.9999999850988388,Pass,0.9999999,True,True,1.0,1.0,0.9999999403953552,0.9999999850988388,Pass,0.9999999,True,True,1.0,1.0,0.9999999403953552,0.9999999850988388,Pass,0.9999999,True,True,1.0,1.0,0.9999999403953552,0.9999999850988388,Pass
stm32f0xx,List all the fields of APBHFZ register from DBGMCU peripheral for STM32F0xx microcontroller.,"DBG_TIMER1_STOP, DBG_TIMER15_STO, DBG_TIMER16_STO, DBG_TIMER17_STO","DMAREQ, CAN1SUSP, CAN2SUSP, I2C1SUSP, I2C2SUSP, LPTIM1SUSP, LPTIM2SUSP, LPTIM3SUSP, LPTIM4SUSP, LPTIM5SUSP, LPUART1SUSP, LPUART2SUSP, LPUART3SUSP, LPUART4SUSP, LPUART5SUSP, LPUART6SUSP, LPUART7SUSP, LPUART8SUSP, LPTIMERSSUSP, TIMER1SUSP, TIMER2SUSP, TIMER3SUSP, TIMER4SUSP, TIMER5SUSP, TIMER6SUSP, TIMER7SUSP, TIMER8SUSP, TIMER9SUSP, TIMER10SUSP, TIMER11SUSP, TIMER12SUSP, TIMER13SUSP, TIMER14SUSP, TIMER15SUSP, TIMER16SUSP, TIMER17SUSP, TIMER18SUSP, TIMER19SUSP, TIMER20SUSP, TIMER21SUSP, TIMER22SUSP, TIMER23SUSP, TIMER24SUSP, TIMER25SUSP, TIMER26SUSP, TIMER27SUSP, TIMER28SUSP, TIMER29SUSP, TIMER30SUSP, TIMER31SUSP, TIMER32SUSP, TIMER33SUSP, TIMER34SUSP, TIMER35SUSP, TIMER36SUSP, TIMER37SUSP, TIMER38SUSP, TIMER39SUSP, TIMER40SUSP, TIMER41SUSP, TIMER42SUSP, TIMER43SUSP, TIMER44SUSP, TIMER45SUSP, TIMER46SUSP, TIMER47SUSP, TIMER48SUSP, TIMER49SUSP, TIMER50SUSP, TIMER51SUSP, TIMER52SUSP, TIMER53SUSP, TIMER54SUSP, TIMER55SUSP, TIMER56SUSP, TIMER57SUSP, TIMER58SUSP, TIMER59SUSP, TIMER60SUSP, TIMER61SUSP, TIMER62SUSP, TIMER63SUSP, TIMER64SUSP, TIMER65SUSP, TIMER66SUSP, TIMER67SUSP, TIMER68SUSP, TIMER69SUSP, TIMER70SUSP,","BKPSR0FZ, BKPSR1FZ, BKPSR2FZ, BKPSR3FZ, BKPSR4FZ, BKPSR5FZ, BKPSR6FZ, BKPSR7FZ, BKPSR8FZ, BKPSR9FZ, BKPSR10FZ, BKPSR11FZ, BKPSR12FZ, BKPSR13FZ, BKPSR14FZ, BKPSR15FZ, BKPSR16FZ, BKPSR17FZ, BKPSR18FZ, BKPSR19FZ, BKPSR20FZ, BKPSR21FZ, BKPSR22FZ, BKPSR23FZ, BKPSR24FZ, BKPSR25FZ, BKPSR26FZ, BKPSR27FZ, BKPSR28FZ, BKPSR29FZ, BKPSR30FZ, BKPSR31FZ, BKPSR32FZ, BKPSR33FZ, BKPSR34FZ, BKPSR35FZ, BKPSR36FZ, BKPSR37FZ, BKPSR38FZ, BKPSR39FZ, BKPSR40FZ, BKPSR41FZ, BKPSR42FZ, BKPSR43FZ, BKPSR44FZ, BKPSR45FZ, BKPSR46FZ, BKPSR47FZ, BKPSR48FZ, BKPSR49FZ, BKPSR50FZ, BKPSR51FZ, BKPSR52FZ, BKPSR53FZ, BKPSR54FZ, BKPSR55FZ, BKPSR56FZ, BKPSR57FZ, BKPSR58FZ, BKPSR59FZ, BKPSR60FZ, BKPSR61FZ, BKPSR62FZ, BKPSR63FZ, BKPSR64FZ, BKPSR65FZ, BKPSR66FZ, BKPSR67FZ, BKPSR68FZ, BKPSR69FZ, BKPSR70FZ, BKPSR71FZ, BKPSR72FZ, BKPSR73FZ, BKPSR74FZ, BKPSR75FZ, BKPSR76FZ, BKPSR77FZ, BKPSR78FZ, BKPSR79FZ, BKPSR80FZ, BKPSR81FZ, BKPSR82FZ, BKPSR83FZ, BKPSR84FZ, BKPSR85FZ, BKPSR","DMAREQ, CAN1SUSP, CAN2SUSP, I2C1SUSP, I2C2SUSP, LPTIM1SUSP, LPTIM2SUSP, LPTIM3SUSP, LPTIM4SUSP, LPTIM5SUSP, LPUART1SUSP, LPUART2SUSP, LPUART3SUSP, LPUART4SUSP, LPUART5SUSP, LPUART6SUSP, LPUART7SUSP, LPUART8SUSP, LPTIMERSSUSP, TIMER1SUSP, TIMER2SUSP, TIMER3SUSP, TIMER4SUSP, TIMER5SUSP, TIMER6SUSP, TIMER7SUSP, TIMER8SUSP, TIMER9SUSP, TIMER10SUSP, TIMER11SUSP, TIMER12SUSP, TIMER13SUSP, TIMER14SUSP, TIMER15SUSP, TIMER16SUSP, TIMER17SUSP, TIMER18SUSP, TIMER19SUSP, TIMER20SUSP, TIMER21SUSP, TIMER22SUSP, TIMER23SUSP, TIMER24SUSP, TIMER25SUSP, TIMER26SUSP, TIMER27SUSP, TIMER28SUSP, TIMER29SUSP, TIMER30SUSP, TIMER31SUSP, TIMER32SUSP, TIMER33SUSP, TIMER34SUSP, TIMER35SUSP, TIMER36SUSP, TIMER37SUSP, TIMER38SUSP, TIMER39SUSP, TIMER40SUSP, TIMER41SUSP, TIMER42SUSP, TIMER43SUSP, TIMER44SUSP, TIMER45SUSP, TIMER46SUSP, TIMER47SUSP, TIMER48SUSP, TIMER49SUSP, TIMER50SUSP, TIMER51SUSP, TIMER52SUSP, TIMER53SUSP, TIMER54SUSP, TIMER55SUSP, TIMER56SUSP, TIMER57SUSP, TIMER58SUSP, TIMER59SUSP, TIMER60SUSP, TIMER61SUSP, TIMER62SUSP, TIMER63SUSP, TIMER64SUSP, TIMER65SUSP, TIMER66SUSP, TIMER67SUSP, TIMER68SUSP, TIMER69SUSP, TIMER70SUSP,","BKPSR0FZ, BKPSR1FZ, BKPSR2FZ, BKPSR3FZ, BKPSR4FZ, BKPSR5FZ, BKPSR6FZ, BKPSR7FZ, BKPSR8FZ, BKPSR9FZ, BKPSR10FZ, BKPSR11FZ, BKPSR12FZ, BKPSR13FZ, BKPSR14FZ, BKPSR15FZ, BKPSR16FZ, BKPSR17FZ, BKPSR18FZ, BKPSR19FZ, BKPSR20FZ, BKPSR21FZ, BKPSR22FZ, BKPSR23FZ, BKPSR24FZ, BKPSR25FZ, BKPSR26FZ, BKPSR27FZ, BKPSR28FZ, BKPSR29FZ, BKPSR30FZ, BKPSR31FZ, BKPSR32FZ, BKPSR33FZ, BKPSR34FZ, BKPSR35FZ, BKPSR36FZ, BKPSR37FZ, BKPSR38FZ, BKPSR39FZ, BKPSR40FZ, BKPSR41FZ, BKPSR42FZ, BKPSR43FZ, BKPSR44FZ, BKPSR45FZ, BKPSR46FZ, BKPSR47FZ, BKPSR48FZ, BKPSR49FZ, BKPSR50FZ, BKPSR51FZ, BKPSR52FZ, BKPSR53FZ, BKPSR54FZ, BKPSR55FZ, BKPSR56FZ, BKPSR57FZ, BKPSR58FZ, BKPSR59FZ, BKPSR60FZ, BKPSR61FZ, BKPSR62FZ, BKPSR63FZ, BKPSR64FZ, BKPSR65FZ, BKPSR66FZ, BKPSR67FZ, BKPSR68FZ, BKPSR69FZ, BKPSR70FZ, BKPSR71FZ, BKPSR72FZ, BKPSR73FZ, BKPSR74FZ, BKPSR75FZ, BKPSR76FZ, BKPSR77FZ, BKPSR78FZ, BKPSR79FZ, BKPSR80FZ, BKPSR81FZ, BKPSR82FZ, BKPSR83FZ, BKPSR84FZ, BKPSR85FZ, BKPSR",0.37426665,0.37426665,0.26413116,0.26413116,0.37426665,False,True,0.0,0.03818827708703376,0.7823144793510437,0.3879699184696585,Fail,0.26413116,False,True,0.0,0.02763018065887357,0.7497227787971497,0.377046483782032,Fail,0.37426665,False,True,0.0,0.03818827708703376,0.7823144793510437,0.3879699184696585,Fail,0.26413116,False,True,0.0,0.02763018065887357,0.7497227787971497,0.377046483782032,Fail
stm32f0xx,What is the description of PUPDR12 field from PUPDR register from GPIOD peripheral for STM32F0xx microcontroller?,"Port x configuration bits (y =
              0..15)",Port x configuration I/O pin y (y = 15 to 0),Port x pull-up control register 12 (PUPDR12),Port x configuration I/O pin y (y = 15 to 0),Port x pull-up control register 12 (PUPDR12),0.81306416,0.81306416,0.39931735,0.39931735,0.81306416,False,True,0.5555555555555556,0.5882352941176471,0.8097332119941711,0.552636065514259,Partial,0.39931735,False,False,0.2857142857142857,0.3137254901960784,0.7674289345741272,0.20790933953697271,Fail,0.81306416,False,True,0.5555555555555556,0.5882352941176471,0.8097332119941711,0.552636065514259,Partial,0.39931735,False,False,0.2857142857142857,0.3137254901960784,0.7674289345741272,0.20790933953697271,Fail
stm32f0xx,What is the bit_width of MR14 field from IMR register from EXTI peripheral for STM32F0xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f0xx,What is the bit_offset of OSPEEDR10 field from OSPEEDR register from GPIOC peripheral for STM32F0xx microcontroller?,20,10,10,10,10,0.67962354,0.67962354,0.67962354,0.67962354,0.67962354,False,False,0.0,0.5,0.9993488192558289,0.20888350009918213,Fail,0.67962354,False,False,0.0,0.5,0.9993488192558289,0.20888350009918213,Fail,0.67962354,False,False,0.0,0.5,0.9993488192558289,0.20888350009918213,Fail,0.67962354,False,False,0.0,0.5,0.9993488192558289,0.20888350009918213,Fail
stm32f0xx,What is the description of TEIF5 field from ISR register from DMA peripheral for STM32F0xx microcontroller?,"Channel 5 Transfer Error
              flag",TIM16_CH5 interrupt flag.,TIM5 DMA transfer error interrupt flag.,TIM16_CH5 interrupt flag.,TIM5 DMA transfer error interrupt flag.,0.36052573,0.36052573,0.6040909,0.6040909,0.36052573,False,False,0.0,0.2325581395348837,0.7639271020889282,0.1442432586536851,Fail,0.6040909,False,False,0.3636363636363636,0.41860465116279066,0.7917072176933289,0.24261813439098018,Fail,0.36052573,False,False,0.0,0.2325581395348837,0.7639271020889282,0.1442432586536851,Fail,0.6040909,False,False,0.3636363636363636,0.41860465116279066,0.7917072176933289,0.24261813439098018,Fail
stm32f0xx,What is the description of IC1F field from CCMR1_Input register from TIM3 peripheral for STM32F0xx microcontroller?,Input capture 1 filter,"0000: No filter, sampling is done at fDTS",128/1017,"0000: No filter, sampling is done at fDTS",128/1017,0.3290528,0.3290528,0.042874113,0.042874113,0.3290528,False,False,0.0,0.1707317073170732,0.860958993434906,0.15413307467611825,Fail,0.042874113,False,False,0.0,0.045454545454545414,0.825110137462616,0.12818295352838255,Fail,0.3290528,False,False,0.0,0.1707317073170732,0.860958993434906,0.15413307467611825,Fail,0.042874113,False,False,0.0,0.045454545454545414,0.825110137462616,0.12818295352838255,Fail
stm32f0xx,What is the description of PEC field from PECR register from I2C2 peripheral for STM32F0xx microcontroller?,"Packet error checking
              register",0x00000000,PEC[7:0]: Packet error checking register,0x00000000,PEC[7:0]: Packet error checking register,0.15475161,0.15475161,0.7564882,0.7564882,0.15475161,False,True,0.0,0.0,0.7177603244781494,0.36540162935853004,Fail,0.7564882,True,True,0.888888888888889,0.4545454545454546,0.762714147567749,0.902736582840332,Pass,0.15475161,False,True,0.0,0.0,0.7177603244781494,0.36540162935853004,Fail,0.7564882,True,True,0.888888888888889,0.4545454545454546,0.762714147567749,0.902736582840332,Pass
stm32f0xx,What is the bit_offset of CCDS field from CR2 register from TIM2 peripheral for STM32F0xx microcontroller?,3,15,15,15,15,0.6004617,0.6004617,0.6004617,0.6004617,0.6004617,False,False,0.0,0.0,0.9994158148765564,0.17993545830249785,Fail,0.6004617,False,False,0.0,0.0,0.9994158148765564,0.17993545830249785,Fail,0.6004617,False,False,0.0,0.0,0.9994158148765564,0.17993545830249785,Fail,0.6004617,False,False,0.0,0.0,0.9994158148765564,0.17993545830249785,Fail
