// Seed: 2780146687
module module_0 (
    output tri id_0,
    input uwire id_1,
    input tri1 id_2,
    input wand id_3,
    output supply1 id_4
);
  wire [1 : 1] id_6;
  for (id_7 = -1; 1; id_4++) begin : LABEL_0
    logic id_8 = -1;
    wire id_9, id_10;
  end
  module_2 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_2,
      id_4
  );
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input wand id_2,
    output wor id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3
  );
  assign modCall_1.id_7 = 0;
endmodule
module module_2 (
    input supply0 id_0,
    input supply0 id_1,
    output wor id_2,
    input supply0 id_3,
    output tri0 id_4
);
  wire id_6;
  assign id_4 = 1;
  assign module_0.id_0 = 0;
endmodule
