. /opt/Xilinx/14.7/ISE_DS/common/.settings64.sh /opt/Xilinx/14.7/ISE_DS/common
. /opt/Xilinx/14.7/ISE_DS/EDK/.settings64.sh /opt/Xilinx/14.7/ISE_DS/EDK
. /opt/Xilinx/14.7/ISE_DS/PlanAhead/.settings64.sh /opt/Xilinx/14.7/ISE_DS/PlanAhead
. /opt/Xilinx/14.7/ISE_DS/ISE/.settings64.sh /opt/Xilinx/14.7/ISE_DS/ISE
Command: bitgen -f ../../../../../imports/ocpi.assets/exports/lib/platforms/ml605/ml605.ut util_assemb_ml605_base-par.ncd util_assemb_ml605_base.bit util_assemb_ml605_base.pcf
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/.
   "util_assemb_ml605_base" is an NCD, version 3.2, device xc6vlx240t, package
ff1156, speed -1
Opened constraints file util_assemb_ml605_base.pcf.

Wed Oct 17 09:06:20 2018

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ftop/pfconfig_i/time_server_i/worker/ts/Mram_s_ppsOutMode_dD_OUT[1]_GND_100_o
   _Mux_14_o is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/Mram_fifoMem1_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/Mram_fifoMem2_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/Mram_fifoMem4_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/Mram_fifoMem3_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/Mram_fifoMem7_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/Mram_fifoMem8_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/Mram_fifoMem5_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/Mram_fifoMem9_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/Mram_fifoMem10_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/time_server_i/worker/ts/syncFifo_setRefF/Mram_fifoMem6_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/ml605_i/worker/pcie/pciw_fP2I/Mram_arr5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/ml605_i/worker/pcie/pciw_fP2I/Mram_arr4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/ml605_i/worker/pcie/pciw_fP2I/Mram_arr7_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/ml605_i/worker/pcie/pciw_fP2I/Mram_arr2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/ml605_i/worker/pcie/pciw_fP2I/Mram_arr13_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/ml605_i/worker/pcie/pciw_fP2I/Mram_arr11_RAMC_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/ml605_i/worker/pcie/pciw_fP2I/Mram_arr11_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/ml605_i/worker/pcie/pciw_fI2P/Mram_arr3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/ml605_i/worker/pcie/pciw_fP2I/Mram_arr1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/ml605_i/worker/pcie/pciw_fP2I/Mram_arr8_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/ml605_i/worker/pcie/pciw_fP2I/Mram_arr9_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/ml605_i/worker/pcie/pciw_fP2I/Mram_arr10_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/ml605_i/worker/pcie/pciw_fI2P/Mram_arr4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/ml605_i/worker/pcie/pciw_fP2I/Mram_arr3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/ml605_i/worker/pcie/pciw_fI2P/Mram_arr6_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/ml605_i/worker/pcie/pciw_fI2P/Mram_arr7_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/ml605_i/worker/pcie/pciw_fP2I/Mram_arr6_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/ml605_i/worker/pcie/pciw_fI2P/Mram_arr9_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/ml605_i/worker/pcie/pciw_fI2P/Mram_arr12_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/ml605_i/worker/pcie/pciw_fI2P/Mram_arr1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/ml605_i/worker/pcie/pciw_fI2P/Mram_arr5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/ml605_i/worker/pcie/pciw_fI2P/Mram_arr2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/ml605_i/worker/pcie/pciw_fI2P/Mram_arr8_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/ml605_i/worker/pcie/pciw_fI2P/Mram_arr10_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ftop/pfconfig_i/ml605_i/worker/pcie/pciw_fI2P/Mram_arr11_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
DRC detected 0 errors and 36 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '2100@license_server' in
/home/user/.flexlmrc.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'/opt/Xilinx/WebPACK.lic'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@license_server'.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "util_assemb_ml605_base.bit".
Bitstream generation is complete.
Exit status: 0
Elapsed time:0:52.26, completed at 09:07:04
