# RTL design using Verilog with SKY130 Technology

![image](https://user-images.githubusercontent.com/86364902/123115258-97472000-d45d-11eb-9e75-3c7cbf03881c.png)

A 5 day workshop conducted by VSD-IAT from 23<sup>rd</sup> to 27<sup>th</sup> June. The link to the workshop webpage can be found [here](https://www.vlsisystemdesign.com/rtl-design-using-verilog-with-sky130-technology/). Below is a brief, day-wise documentation about the topics covered in the course, along with my implementations of the lab sessions.

## Table of Contents

- [Day 1 - Introduction to Verilog RTL Design and Synthesis](#day-1---introduction-to-verilog-rtl-design-and-synthesis)
  * [Header 1](#header-1)

## Day 1 - Introduction to Verilog RTL Design and Synthesis

### Header 1
