HelpInfo,/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/html,fpgahelp.qhc,synerrmsg.mp,/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/bin/assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_rtl_pack.vhd'.||my_design.srr(53);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_rtl_pack.vhd'.||my_design.srr(54);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enumFIR_coefs.vhd'.||my_design.srr(55);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enum_params.vhd'.||my_design.srr(56);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd'.||my_design.srr(57);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'.||my_design.srr(58);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'.||my_design.srr(59);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'.||my_design.srr(60);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'.||my_design.srr(61);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/61||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'.||my_design.srr(62);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'.||my_design.srr(63);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/63||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'.||my_design.srr(64);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/64||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'.||my_design.srr(65);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/65||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'.||my_design.srr(66);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/66||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd'.||my_design.srr(67);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/67||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'.||my_design.srr(68);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/68||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd'.||my_design.srr(69);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/69||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||my_design.srr(71);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/71||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(106);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/106||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(108);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/108||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(110);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/110||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(112);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/112||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(114);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/114||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(116);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/116||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(118);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/118||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(120);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/120||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(122);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/122||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(124);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/124||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(126);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/126||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(128);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/128||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(130);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/130||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(132);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/132||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(134);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/134||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(136);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/136||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(138);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/138||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(140);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/140||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(142);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/142||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(144);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/144||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(146);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/146||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(148);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/148||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(150);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/150||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(152);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/152||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(154);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/154||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(156);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/156||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(158);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/158||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(160);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/160||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(162);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/162||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(164);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/164||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(166);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/166||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(168);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/168||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(170);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/170||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(172);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/172||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(174);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/174||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(176);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/176||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(178);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/178||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(180);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/180||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(182);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/182||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(184);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/184||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(186);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/186||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(188);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/188||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(190);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/190||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(192);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/192||polarfire_syn_comps.v(4067);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4067
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(194);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/194||polarfire_syn_comps.v(4098);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4098
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(196);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/196||polarfire_syn_comps.v(4144);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4144
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(198);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/198||polarfire_syn_comps.v(4255);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4255
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(200);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/200||polarfire_syn_comps.v(4439);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4439
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(202);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/202||polarfire_syn_comps.v(4480);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4480
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(204);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/204||polarfire_syn_comps.v(4506);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4506
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(206);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/206||polarfire_syn_comps.v(4523);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4523
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(208);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/208||polarfire_syn_comps.v(4600);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4600
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(210);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/210||polarfire_syn_comps.v(5364);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/5364
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(212);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/212||polarfire_syn_comps.v(6174);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6174
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(214);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/214||polarfire_syn_comps.v(6283);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(216);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/216||polarfire_syn_comps.v(6321);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6321
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(218);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/218||polarfire_syn_comps.v(6394);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6394
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(220);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/220||polarfire_syn_comps.v(7283);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/7283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(222);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/222||polarfire_syn_comps.v(8340);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/8340
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(224);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/224||polarfire_syn_comps.v(9299);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/9299
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(226);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/226||polarfire_syn_comps.v(10035);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10035
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(228);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/228||polarfire_syn_comps.v(10750);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10750
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(230);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/230||polarfire_syn_comps.v(10784);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10784
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(232);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/232||polarfire_syn_comps.v(10820);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10820
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(234);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/234||polarfire_syn_comps.v(10867);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10867
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(236);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/236||polarfire_syn_comps.v(10901);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10901
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(238);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/238||polarfire_syn_comps.v(11767);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/11767
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(240);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/240||polarfire_syn_comps.v(12810);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12810
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(242);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/242||polarfire_syn_comps.v(12822);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12822
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(244);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/244||polarfire_syn_comps.v(12833);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12833
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(246);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/246||polarfire_syn_comps.v(12846);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12846
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(268);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/268||MSS_syn_comps.v(798);liberoaction://cross_probe/hdl/file/'<project>/component/MSS_syn_comps.v'/linenumber/798
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(286);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/286||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(288);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/288||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(290);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/290||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(292);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/292||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(294);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/294||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(296);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/296||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(298);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/298||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(300);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/300||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(302);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/302||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(304);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/304||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(306);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/306||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(308);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/308||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(310);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/310||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(312);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/312||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(314);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/314||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(316);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/316||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(318);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/318||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(320);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/320||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(322);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/322||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(324);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/324||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(326);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/326||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(328);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/328||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(330);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/330||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(332);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/332||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(334);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/334||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(336);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/336||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(338);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/338||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(340);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/340||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(342);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/342||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(344);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/344||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(346);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/346||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(348);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/348||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(350);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/350||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(352);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/352||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(354);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/354||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(356);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/356||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(358);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/358||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(360);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/360||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(362);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/362||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(364);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/364||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(366);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/366||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(368);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/368||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(370);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/370||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(372);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/372||polarfire_syn_comps.v(4067);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4067
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(374);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/374||polarfire_syn_comps.v(4098);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4098
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(376);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/376||polarfire_syn_comps.v(4144);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4144
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(378);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/378||polarfire_syn_comps.v(4255);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4255
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(380);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/380||polarfire_syn_comps.v(4439);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4439
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(382);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/382||polarfire_syn_comps.v(4480);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4480
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(384);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/384||polarfire_syn_comps.v(4506);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4506
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(386);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/386||polarfire_syn_comps.v(4523);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4523
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(388);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/388||polarfire_syn_comps.v(4600);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4600
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(390);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/390||polarfire_syn_comps.v(5364);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/5364
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(392);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/392||polarfire_syn_comps.v(6174);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6174
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(394);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/394||polarfire_syn_comps.v(6283);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(396);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/396||polarfire_syn_comps.v(6321);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6321
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(398);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/398||polarfire_syn_comps.v(6394);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6394
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(400);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/400||polarfire_syn_comps.v(7283);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/7283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(402);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/402||polarfire_syn_comps.v(8340);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/8340
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(404);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/404||polarfire_syn_comps.v(9299);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/9299
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(406);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/406||polarfire_syn_comps.v(10035);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10035
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(408);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/408||polarfire_syn_comps.v(10750);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10750
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(410);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/410||polarfire_syn_comps.v(10784);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10784
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(412);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/412||polarfire_syn_comps.v(10820);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10820
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(414);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/414||polarfire_syn_comps.v(10867);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10867
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(416);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/416||polarfire_syn_comps.v(10901);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10901
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(418);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/418||polarfire_syn_comps.v(11767);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/11767
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(420);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/420||polarfire_syn_comps.v(12810);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12810
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(422);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/422||polarfire_syn_comps.v(12822);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12822
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(424);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/424||polarfire_syn_comps.v(12833);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12833
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(426);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/426||polarfire_syn_comps.v(12846);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12846
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(448);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/448||MSS_syn_comps.v(798);liberoaction://cross_probe/hdl/file/'<project>/component/MSS_syn_comps.v'/linenumber/798
Implementation;Synthesis||CG775||@N: Component CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC not found in library "work" or "__hyper__lib__", but found in library CORECORDIC_LIB||my_design.srr(458);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/458||CORECORDIC.v(66);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v'/linenumber/66
Implementation;Synthesis||CG360||@W:Removing wire outp_w, as there is no assignment to it.||my_design.srr(865);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/865||cordic_kit.v(378);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/378
Implementation;Synthesis||CL318||@W:*Output valido has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||my_design.srr(876);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/876||cordic_kit.v(375);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/375
Implementation;Synthesis||CG360||@W:Removing wire coarse_flag_w, as there is no assignment to it.||my_design.srr(884);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/884||cordic_kit.v(725);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/725
Implementation;Synthesis||CG781||@W:Input validi on instance roundy_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||my_design.srr(905);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/905||cordic_par.v(189);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/189
Implementation;Synthesis||CG781||@W:Input validi on instance rounda_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||my_design.srr(906);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/906||cordic_par.v(194);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/194
Implementation;Synthesis||CG360||@W:Removing wire iter_count, as there is no assignment to it.||my_design.srr(907);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/907||cordic_par.v(128);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/128
Implementation;Synthesis||CG360||@W:Removing wire romAngle, as there is no assignment to it.||my_design.srr(908);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/908||cordic_par.v(129);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/129
Implementation;Synthesis||CG360||@W:Removing wire ld_data2calc, as there is no assignment to it.||my_design.srr(909);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/909||cordic_par.v(132);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/132
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||my_design.srr(918);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/918||master.v(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/master.v'/linenumber/39
Implementation;Synthesis||CL169||@W:Pruning unused register genblk2.wrap_raddr_r[31:0]. Make sure that there are no unused intermediate registers.||my_design.srr(978);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/978||CoreAXI4SRAM_MAINCTRL.v(2264);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/2264
Implementation;Synthesis||CL169||@W:Pruning unused register genblk2.wrap_raddr_incr[31:0]. Make sure that there are no unused intermediate registers.||my_design.srr(979);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/979||CoreAXI4SRAM_MAINCTRL.v(1791);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/1791
Implementation;Synthesis||CL169||@W:Pruning unused register genblk2.wrap_raddr_next_r[31:0]. Make sure that there are no unused intermediate registers.||my_design.srr(980);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/980||CoreAXI4SRAM_MAINCTRL.v(1774);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/1774
Implementation;Synthesis||CL169||@W:Pruning unused register genblk2.wrap_raddr_plus[31:0]. Make sure that there are no unused intermediate registers.||my_design.srr(981);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/981||CoreAXI4SRAM_MAINCTRL.v(1647);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/1647
Implementation;Synthesis||CL169||@W:Pruning unused register genblk2.raddr_sc_dummy[31:0]. Make sure that there are no unused intermediate registers.||my_design.srr(982);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/982||CoreAXI4SRAM_MAINCTRL.v(1562);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/1562
Implementation;Synthesis||CL169||@W:Pruning unused register genblk2.ren_sc_d2. Make sure that there are no unused intermediate registers.||my_design.srr(983);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/983||CoreAXI4SRAM_MAINCTRL.v(1538);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/1538
Implementation;Synthesis||CL169||@W:Pruning unused register genblk1.wrap_waddr_incr_r[31:0]. Make sure that there are no unused intermediate registers.||my_design.srr(984);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/984||CoreAXI4SRAM_MAINCTRL.v(1111);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/1111
Implementation;Synthesis||CL169||@W:Pruning unused register genblk1.wrap_waddr_next_r[31:0]. Make sure that there are no unused intermediate registers.||my_design.srr(985);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/985||CoreAXI4SRAM_MAINCTRL.v(1111);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/1111
Implementation;Synthesis||CL169||@W:Pruning unused register genblk1.wrap_waddr_calc[31:0]. Make sure that there are no unused intermediate registers.||my_design.srr(986);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/986||CoreAXI4SRAM_MAINCTRL.v(1093);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/1093
Implementation;Synthesis||CL169||@W:Pruning unused register genblk1.wrap_waddr_plus[31:0]. Make sure that there are no unused intermediate registers.||my_design.srr(987);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/987||CoreAXI4SRAM_MAINCTRL.v(459);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/459
Implementation;Synthesis||CL169||@W:Pruning unused register genblk1.waddr_sc_dummy[31:0]. Make sure that there are no unused intermediate registers.||my_design.srr(988);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/988||CoreAXI4SRAM_MAINCTRL.v(371);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/371
Implementation;Synthesis||CL169||@W:Pruning unused register genblk1.wr_wrap_boundary_int. Make sure that there are no unused intermediate registers.||my_design.srr(989);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/989||CoreAXI4SRAM_MAINCTRL.v(342);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/342
Implementation;Synthesis||CL169||@W:Pruning unused register genblk1.set_wraligned_done. Make sure that there are no unused intermediate registers.||my_design.srr(990);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/990||CoreAXI4SRAM_MAINCTRL.v(300);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/300
Implementation;Synthesis||CG794||@N: Using module COREFIR_PF_C0 from library work||my_design.srr(1028);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1028||my_design.v(153);liberoaction://cross_probe/hdl/file/'<project>/component/work/my_design/my_design.v'/linenumber/153
Implementation;Synthesis||CL169||@W:Pruning unused register genblk1.wrdone_d. Make sure that there are no unused intermediate registers.||my_design.srr(1056);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1056||CoreAXI4SRAM_MAINCTRL.v(319);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/319
Implementation;Synthesis||CL246||@W:Input port bits 31 to 13 of AWADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||my_design.srr(1057);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1057||CoreAXI4SRAM_MAINCTRL.v(148);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/148
Implementation;Synthesis||CL246||@W:Input port bits 31 to 13 of ARADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||my_design.srr(1058);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1058||CoreAXI4SRAM_MAINCTRL.v(160);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/160
Implementation;Synthesis||CL159||@N: Input AWADDR_slvif is unused.||my_design.srr(1059);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1059||CoreAXI4SRAM_MAINCTRL.v(138);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/138
Implementation;Synthesis||CL159||@N: Input AWSIZE_slvif is unused.||my_design.srr(1060);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1060||CoreAXI4SRAM_MAINCTRL.v(139);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/139
Implementation;Synthesis||CL159||@N: Input AWLEN_slvif is unused.||my_design.srr(1061);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1061||CoreAXI4SRAM_MAINCTRL.v(140);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input ARBURST_slvif is unused.||my_design.srr(1062);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1062||CoreAXI4SRAM_MAINCTRL.v(153);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/153
Implementation;Synthesis||CL159||@N: Input ARADDR_slvif is unused.||my_design.srr(1063);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1063||CoreAXI4SRAM_MAINCTRL.v(154);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/154
Implementation;Synthesis||CL159||@N: Input ARBURST is unused.||my_design.srr(1064);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1064||CoreAXI4SRAM_MAINCTRL.v(162);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/162
Implementation;Synthesis||CL159||@N: Input ARLEN is unused.||my_design.srr(1065);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1065||CoreAXI4SRAM_MAINCTRL.v(161);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/161
Implementation;Synthesis||CL159||@N: Input ARSIZE_slvif is unused.||my_design.srr(1066);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1066||CoreAXI4SRAM_MAINCTRL.v(156);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/156
Implementation;Synthesis||CL159||@N: Input AWCACHE is unused.||my_design.srr(1069);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1069||CoreAXI4SRAM.v(147);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input AWPROT is unused.||my_design.srr(1070);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1070||CoreAXI4SRAM.v(148);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input AWLOCK is unused.||my_design.srr(1071);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1071||CoreAXI4SRAM.v(149);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input ARCACHE is unused.||my_design.srr(1072);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1072||CoreAXI4SRAM.v(166);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v'/linenumber/166
Implementation;Synthesis||CL159||@N: Input ARPROT is unused.||my_design.srr(1073);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1073||CoreAXI4SRAM.v(167);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v'/linenumber/167
Implementation;Synthesis||CL159||@N: Input ARLOCK is unused.||my_design.srr(1074);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1074||CoreAXI4SRAM.v(168);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v'/linenumber/168
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||my_design.srr(1083);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1083||master.v(49);liberoaction://cross_probe/hdl/file/'<project>/hdl/master.v'/linenumber/49
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 1 of S_AXI_WSTRB[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1089);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1089||master.v(49);liberoaction://cross_probe/hdl/file/'<project>/hdl/master.v'/linenumber/49
Implementation;Synthesis||CL159||@N: Input S_AXI_BRESP is unused.||my_design.srr(1090);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1090||master.v(21);liberoaction://cross_probe/hdl/file/'<project>/hdl/master.v'/linenumber/21
Implementation;Synthesis||CL159||@N: Input au is unused.||my_design.srr(1097);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1097||cordic_kit.v(718);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/718
Implementation;Synthesis||CL159||@N: Input validi is unused.||my_design.srr(1100);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1100||cordic_kit.v(373);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/373
Implementation;Synthesis||CL159||@N: Input DIN_X is unused.||my_design.srr(1193);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1193||CORECORDIC.v(116);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input DIN_Y is unused.||my_design.srr(1194);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1194||CORECORDIC.v(116);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v'/linenumber/116
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_rtl_pack.vhd'.||my_design.srr(1236);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1236||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_rtl_pack.vhd'.||my_design.srr(1237);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1237||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enumFIR_coefs.vhd'.||my_design.srr(1238);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1238||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enum_params.vhd'.||my_design.srr(1239);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1239||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd'.||my_design.srr(1240);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1240||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'.||my_design.srr(1241);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1241||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'.||my_design.srr(1242);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1242||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'.||my_design.srr(1243);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1243||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'.||my_design.srr(1244);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1244||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'.||my_design.srr(1245);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1245||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'.||my_design.srr(1246);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1246||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'.||my_design.srr(1247);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1247||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'.||my_design.srr(1248);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1248||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'.||my_design.srr(1249);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1249||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd'.||my_design.srr(1250);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1250||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'.||my_design.srr(1251);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1251||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd'.||my_design.srr(1252);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1252||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||my_design.srr(1254);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1254||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.corefir_pf_c0.rtl.||my_design.srr(1255);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1255||COREFIR_PF_C0.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd'/linenumber/87
Implementation;Synthesis||CD276||@W:Map for port coef_on_slot of component corefir_pf_c0_corefir_pf_c0_0_corefir_pf not found||my_design.srr(1256);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1256||COREFIR.vhd(68);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/68
Implementation;Synthesis||CD730||@W:Component declaration has 30 ports but entity declares 31 ports||my_design.srr(1257);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1257||COREFIR_PF_C0.vhd(209);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd'/linenumber/209
Implementation;Synthesis||CD326||@W:Port coef_on_slot of entity corefir_pf_lib.corefir_pf_c0_corefir_pf_c0_0_corefir_pf is unconnected. If a port needs to remain unconnected, use the keyword open.||my_design.srr(1258);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1258||COREFIR_PF_C0.vhd(209);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd'/linenumber/209
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.corefir_pf_c0_corefir_pf_c0_0_corefir_pf.rtl.||my_design.srr(1259);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1259||COREFIR.vhd(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/20
Implementation;Synthesis||CD638||@W:Signal readyi is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1260);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1260||COREFIR.vhd(142);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/142
Implementation;Synthesis||CD638||@W:Signal datai_act is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1261);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1261||COREFIR.vhd(145);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/145
Implementation;Synthesis||CD638||@W:Signal coefi_act is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1262);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1262||COREFIR.vhd(146);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/146
Implementation;Synthesis||CD638||@W:Signal coef_sel_act is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1263);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1263||COREFIR.vhd(147);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/147
Implementation;Synthesis||CD638||@W:Signal datai_valid_act is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1264);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1264||COREFIR.vhd(148);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/148
Implementation;Synthesis||CD638||@W:Signal coefi_valid_act is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1265);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1265||COREFIR.vhd(149);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/149
Implementation;Synthesis||CD638||@W:Signal coef_ref_act is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1266);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1266||COREFIR.vhd(149);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/149
Implementation;Synthesis||CD638||@W:Signal coef_on_act is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1267);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1267||COREFIR.vhd(150);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/150
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.corefir_pf_c0_corefir_pf_c0_0_enum_fir_g5.rtl.||my_design.srr(1268);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1268||enum_fir_g5.vhd(33);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd'/linenumber/33
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_fir_adv_g5.rtl.||my_design.srr(1269);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1269||enum_fir_adv_g5.vhd(55);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/55
Implementation;Synthesis||CD638||@W:Signal row_taps_array_dbg is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1270);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1270||enum_fir_adv_g5.vhd(231);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/231
Implementation;Synthesis||CD638||@W:Signal cin_w_dbg is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1271);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1271||enum_fir_adv_g5.vhd(232);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/232
Implementation;Synthesis||CD638||@W:Signal p_w_1 is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1272);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1272||enum_fir_adv_g5.vhd(235);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/235
Implementation;Synthesis||CD638||@W:Signal ddly_symm_0 is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1273);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1273||enum_fir_adv_g5.vhd(237);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/237
Implementation;Synthesis||CD638||@W:Signal ddly_forw_test is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1274);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1274||enum_fir_adv_g5.vhd(238);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/238
Implementation;Synthesis||CD638||@W:Signal ddly_symm_test is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1275);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1275||enum_fir_adv_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/239
Implementation;Synthesis||CD638||@W:Signal coef_on_tick_minus is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1276);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1276||enum_fir_adv_g5.vhd(244);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/244
Implementation;Synthesis||CD638||@W:Signal coefi_valid_tick_minus is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1277);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1277||enum_fir_adv_g5.vhd(245);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/245
Implementation;Synthesis||CD638||@W:Signal coefi_dly is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1278);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1278||enum_fir_adv_g5.vhd(247);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/247
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_g5_latency_adv.rtl.||my_design.srr(1279);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1279||enum_fir_adv_g5.vhd(471);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/471
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitcounts.rtl.||my_design.srr(1280);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1280||enum_kit.vhd(297);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/297
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg.rtl.||my_design.srr(1284);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1284||enum_kit.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/42
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitedge.rtl.||my_design.srr(1288);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1288||enum_kit.vhd(386);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/386
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg.rtl.||my_design.srr(1292);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1292||enum_kit.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/42
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_dly_line_18x192.rtl.||my_design.srr(1299);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1299||adv_dly_line.vhd(35);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/35
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1300);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1300||adv_dly_line.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/78
Implementation;Synthesis||CD638||@W:Signal uram_dout is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1301);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1301||adv_dly_line.vhd(79);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/79
Implementation;Synthesis||CL252||@W:Bit 0 of signal dout is floating -- simulation mismatch possible.||my_design.srr(1304);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1304||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 1 of signal dout is floating -- simulation mismatch possible.||my_design.srr(1305);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1305||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 2 of signal dout is floating -- simulation mismatch possible.||my_design.srr(1306);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1306||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 3 of signal dout is floating -- simulation mismatch possible.||my_design.srr(1307);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1307||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_dly_line_18x192.rtl.||my_design.srr(1309);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1309||adv_dly_line.vhd(35);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/35
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1310);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1310||adv_dly_line.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/78
Implementation;Synthesis||CD638||@W:Signal uram_dout is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1311);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1311||adv_dly_line.vhd(79);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/79
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_reg.rtl.||my_design.srr(1312);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1312||enum_kit.vhd(91);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/91
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_row_g5.rtl.||my_design.srr(1319);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1319||enum_row_g5.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/39
Implementation;Synthesis||CD638||@W:Signal symm_datai_syst is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1320);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1320||enum_row_g5.vhd(166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/166
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_reg.rtl.||my_design.srr(1321);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1321||enum_kit.vhd(91);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/91
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg_attr.rtl.||my_design.srr(1325);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1325||enum_kit.vhd(153);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/153
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg_attr.rtl.||my_design.srr(1329);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1329||enum_kit.vhd(153);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/153
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_nibble.rtl.||my_design.srr(1333);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1333||enum_nibble_g5.vhd(37);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/37
Implementation;Synthesis||CD638||@W:Signal turnback is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1334);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1334||enum_nibble_g5.vhd(246);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/246
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_undernibble_3.rtl.||my_design.srr(1335);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1335||enum_undernibble_g5.vhd(367);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/367
Implementation;Synthesis||CD638||@W:Signal data_w_5 is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1336);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1336||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CD638||@W:Signal coef_w_5 is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1337);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1337||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||my_design.srr(1338);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1338||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1339);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1339||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1340);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1340||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1341);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1341||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1342);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1342||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1343);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1343||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||my_design.srr(1344);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1344||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.debug_init.rtl.||my_design.srr(1350);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1350||enum_kit.vhd(434);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/434
Implementation;Synthesis||CD286||@W:Creating black box for empty architecture debug_INIT ||my_design.srr(1351);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1351||enum_kit.vhd(434);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/434
Implementation;Synthesis||CL252||@W:Bit 0 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1357);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1357||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 1 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1358);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1358||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 2 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1359);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1359||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 3 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1360);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1360||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 4 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1361);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1361||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 5 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1362);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1362||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 6 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1363);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1363||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 7 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1364);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1364||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 8 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1365);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1365||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 9 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1366);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1366||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 10 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1367);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1367||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 11 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1368);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1368||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL245||@W:Bit 0 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1369);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1369||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 1 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1370);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1370||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 2 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1371);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1371||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 3 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1372);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1372||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 4 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1373);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1373||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 5 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1374);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1374||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 6 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1375);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1375||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 7 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1376);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1376||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 8 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1377);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1377||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 9 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1378);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1378||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 10 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1379);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1379||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 11 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1380);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1380||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 12 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1381);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1381||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 13 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1382);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1382||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 14 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1383);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1383||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 15 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1384);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1384||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 16 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1385);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1385||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 17 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1386);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1386||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 0 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1387);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1387||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 1 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1388);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1388||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 2 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1389);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1389||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 3 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1390);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1390||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 4 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1391);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1391||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 5 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1392);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1392||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 6 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1393);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1393||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 7 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1394);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1394||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 8 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1395);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1395||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 9 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1396);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1396||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 10 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1397);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1397||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 11 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1398);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1398||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 12 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1399);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1399||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 13 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1400);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1400||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 14 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1401);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1401||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 15 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1402);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1402||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 16 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1403);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1403||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 17 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1404);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1404||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||my_design.srr(1406);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1406||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1407);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1407||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1408);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1408||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1409);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1409||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1410);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1410||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1411);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1411||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||my_design.srr(1412);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1412||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CL252||@W:Bit 0 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1418);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1418||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 1 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1419);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1419||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 2 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1420);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1420||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 3 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1421);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1421||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 4 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1422);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1422||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 5 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1423);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1423||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 6 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1424);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1424||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 7 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1425);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1425||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 8 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1426);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1426||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 9 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1427);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1427||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 10 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1428);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1428||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 11 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1429);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1429||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL245||@W:Bit 0 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1430);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1430||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 1 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1431);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1431||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 2 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1432);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1432||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 3 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1433);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1433||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 4 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1434);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1434||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 5 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1435);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1435||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 6 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1436);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1436||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 7 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1437);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1437||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 8 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1438);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1438||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 9 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1439);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1439||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 10 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1440);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1440||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 11 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1441);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1441||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 12 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1442);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1442||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 13 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1443);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1443||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 14 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1444);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1444||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 15 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1445);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1445||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 16 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1446);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1446||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 17 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1447);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1447||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 0 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1448);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1448||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 1 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1449);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1449||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 2 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1450);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1450||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 3 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1451);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1451||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 4 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1452);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1452||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 5 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1453);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1453||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 6 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1454);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1454||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 7 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1455);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1455||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 8 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1456);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1456||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 9 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1457);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1457||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 10 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1458);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1458||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 11 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1459);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1459||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 12 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1460);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1460||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 13 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1461);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1461||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 14 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1462);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1462||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 15 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1463);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1463||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 16 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1464);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1464||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 17 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1465);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1465||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||my_design.srr(1467);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1467||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1468);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1468||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1469);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1469||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1470);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1470||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1471);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1471||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1472);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1472||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||my_design.srr(1473);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1473||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CL252||@W:Bit 0 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1479);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1479||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 1 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1480);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1480||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 2 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1481);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1481||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 3 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1482);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1482||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 4 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1483);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1483||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 5 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1484);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1484||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 6 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1485);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1485||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 7 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1486);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1486||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 8 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1487);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1487||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 9 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1488);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1488||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 10 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1489);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1489||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 11 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1490);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1490||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL245||@W:Bit 0 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1491);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1491||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 1 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1492);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1492||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 2 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1493);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1493||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 3 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1494);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1494||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 4 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1495);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1495||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 5 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1496);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1496||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 6 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1497);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1497||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 7 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1498);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1498||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 8 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1499);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1499||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 9 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1500);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1500||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 10 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1501);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1501||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 11 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1502);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1502||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 12 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1503);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1503||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 13 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1504);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1504||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 14 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1505);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1505||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 15 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1506);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1506||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 16 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1507);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1507||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 17 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1508);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1508||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 0 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1509);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1509||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 1 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1510);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1510||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 2 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1511);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1511||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 3 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1512);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1512||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 4 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1513);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1513||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 5 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1514);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1514||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 6 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1515);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1515||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 7 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1516);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1516||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 8 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1517);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1517||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 9 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1518);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1518||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||my_design.srr(1522);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1522||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1523);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1523||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1524);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1524||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1525);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1525||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1526);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1526||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1527);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1527||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||my_design.srr(1528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1528||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CL252||@W:Bit 0 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1534);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1534||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 1 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1535);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1535||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 2 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1536);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1536||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 3 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1537);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1537||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 4 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1538);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1538||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 5 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1539);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1539||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 6 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1540);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1540||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 7 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1541);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1541||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 8 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1542);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1542||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 9 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1543);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1543||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 10 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1544);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1544||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 11 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1545);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1545||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||my_design.srr(1547);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1547||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1548);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1548||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1549);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1549||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1550);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1550||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1551);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1551||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1552);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1552||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||my_design.srr(1553);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1553||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CL252||@W:Bit 0 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1559);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1559||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 1 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1560);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1560||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 2 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1561);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1561||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 3 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1562);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1562||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 4 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1563);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1563||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 5 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1564);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1564||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 6 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1565);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1565||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 7 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1566);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1566||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 8 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1567);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1567||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 9 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1568);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1568||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 10 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1569);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1569||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 11 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1570);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1570||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.debug_init.rtl.||my_design.srr(1572);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1572||enum_kit.vhd(434);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/434
Implementation;Synthesis||CD286||@W:Creating black box for empty architecture debug_INIT ||my_design.srr(1573);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1573||enum_kit.vhd(434);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/434
Implementation;Synthesis||CL252||@W:Bit 0 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1579);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1579||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 1 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1580);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1580||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 2 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1581);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1581||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 3 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1582);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1582||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 4 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1583);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1583||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 5 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1584);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1584||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 6 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1585);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1585||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 7 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1586);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1586||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 8 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1587);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1587||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 9 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1588);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1588||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 10 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1589);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1589||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 11 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1590);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1590||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 12 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1591);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1591||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 13 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1592);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1592||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 14 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1593);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1593||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 15 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1594);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1594||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 16 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1595);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1595||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 17 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1596);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1596||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 0 of signal coef_w_5 is floating -- simulation mismatch possible.||my_design.srr(1597);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1597||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 1 of signal coef_w_5 is floating -- simulation mismatch possible.||my_design.srr(1598);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1598||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 2 of signal coef_w_5 is floating -- simulation mismatch possible.||my_design.srr(1599);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1599||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 3 of signal coef_w_5 is floating -- simulation mismatch possible.||my_design.srr(1600);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1600||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 4 of signal coef_w_5 is floating -- simulation mismatch possible.||my_design.srr(1601);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1601||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 5 of signal coef_w_5 is floating -- simulation mismatch possible.||my_design.srr(1602);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1602||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 6 of signal coef_w_5 is floating -- simulation mismatch possible.||my_design.srr(1603);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1603||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 7 of signal coef_w_5 is floating -- simulation mismatch possible.||my_design.srr(1604);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1604||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 8 of signal coef_w_5 is floating -- simulation mismatch possible.||my_design.srr(1605);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1605||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 9 of signal coef_w_5 is floating -- simulation mismatch possible.||my_design.srr(1606);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1606||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 10 of signal coef_w_5 is floating -- simulation mismatch possible.||my_design.srr(1607);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1607||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 11 of signal coef_w_5 is floating -- simulation mismatch possible.||my_design.srr(1608);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1608||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 0 of signal turnback is floating -- simulation mismatch possible.||my_design.srr(1612);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1612||enum_nibble_g5.vhd(246);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/246
Implementation;Synthesis||CL252||@W:Bit 1 of signal turnback is floating -- simulation mismatch possible.||my_design.srr(1613);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1613||enum_nibble_g5.vhd(246);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/246
Implementation;Synthesis||CL252||@W:Bit 2 of signal turnback is floating -- simulation mismatch possible.||my_design.srr(1614);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1614||enum_nibble_g5.vhd(246);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/246
Implementation;Synthesis||CL252||@W:Bit 3 of signal turnback is floating -- simulation mismatch possible.||my_design.srr(1615);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1615||enum_nibble_g5.vhd(246);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/246
Implementation;Synthesis||CL252||@W:Bit 0 of signal symm_datai_syst is floating -- simulation mismatch possible.||my_design.srr(1619);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1619||enum_row_g5.vhd(166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/166
Implementation;Synthesis||CL252||@W:Bit 1 of signal symm_datai_syst is floating -- simulation mismatch possible.||my_design.srr(1620);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1620||enum_row_g5.vhd(166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/166
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_row_g5.rtl.||my_design.srr(1624);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1624||enum_row_g5.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/39
Implementation;Synthesis||CD638||@W:Signal symm_datai_syst is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1625);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1625||enum_row_g5.vhd(166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/166
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_nibble.rtl.||my_design.srr(1626);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1626||enum_nibble_g5.vhd(37);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/37
Implementation;Synthesis||CD638||@W:Signal turnback is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1627);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1627||enum_nibble_g5.vhd(246);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/246
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_undernibble_3.rtl.||my_design.srr(1628);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1628||enum_undernibble_g5.vhd(367);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/367
Implementation;Synthesis||CD638||@W:Signal data_w_6 is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1629);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1629||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CD638||@W:Signal coef_w_6 is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1630);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1630||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||my_design.srr(1631);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1631||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1632);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1632||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1633);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1633||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1634);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1634||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1635);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1635||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1636);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1636||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||my_design.srr(1637);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1637||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||my_design.srr(1644);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1644||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1645);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1645||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1646);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1646||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1647);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1647||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1648);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1648||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1649);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1649||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||my_design.srr(1650);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1650||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||my_design.srr(1657);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1657||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1658);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1658||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1659);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1659||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1660);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1660||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1661);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1661||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1662);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1662||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||my_design.srr(1663);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1663||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||my_design.srr(1670);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1670||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1671);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1671||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1672);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1672||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1673);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1673||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1674);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1674||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1675);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1675||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||my_design.srr(1676);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1676||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||my_design.srr(1683);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1683||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1684);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1684||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1685);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1685||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1686);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1686||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1687);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1687||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1688);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1688||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||my_design.srr(1689);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1689||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||my_design.srr(1696);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1696||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1697);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1697||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1698);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1698||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1699);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1699||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1700);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1700||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1701);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1701||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||my_design.srr(1702);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1702||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.debug_init.rtl.||my_design.srr(1709);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1709||enum_kit.vhd(434);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/434
Implementation;Synthesis||CD286||@W:Creating black box for empty architecture debug_INIT ||my_design.srr(1710);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1710||enum_kit.vhd(434);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/434
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_pad_g5.rtl.||my_design.srr(1723);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1723||enum_pad_g5.vhd(46);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'/linenumber/46
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_reg.rtl.||my_design.srr(1724);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1724||enum_kit.vhd(91);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/91
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg.rtl.||my_design.srr(1728);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1728||enum_kit.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/42
Implementation;Synthesis||CL240||@W:Signal coefi_valid_minus_row is floating; a simulation mismatch is possible.||my_design.srr(1734);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1734||enum_pad_g5.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'/linenumber/73
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg.rtl.||my_design.srr(1736);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1736||enum_kit.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/42
Implementation;Synthesis||CL240||@W:Signal AXI4_M_CONFIGO_TVALID is floating; a simulation mismatch is possible.||my_design.srr(1748);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1748||COREFIR.vhd(86);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/86
Implementation;Synthesis||CL240||@W:Signal AXI4_S_CONFIGI_TREADY is floating; a simulation mismatch is possible.||my_design.srr(1749);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1749||COREFIR.vhd(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/83
Implementation;Synthesis||CL240||@W:Signal AXI4_S_COEFI_TREADY is floating; a simulation mismatch is possible.||my_design.srr(1750);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1750||COREFIR.vhd(79);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/79
Implementation;Synthesis||CL240||@W:Signal AXI4_M_DATAO_TVALID is floating; a simulation mismatch is possible.||my_design.srr(1751);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1751||COREFIR.vhd(74);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/74
Implementation;Synthesis||CL240||@W:Signal AXI4_S_DATAI_TREADY is floating; a simulation mismatch is possible.||my_design.srr(1752);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1752||COREFIR.vhd(71);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/71
Implementation;Synthesis||CL135||@N: Found sequential shift delayLine with address depth of 7 words and data bit width of 4.||my_design.srr(1762);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1762||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||CL159||@N: Input coefi is unused.||my_design.srr(1765);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1765||enum_pad_g5.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'/linenumber/66
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||my_design.srr(1766);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1766||enum_pad_g5.vhd(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'/linenumber/72
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||my_design.srr(1771);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1771||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||my_design.srr(1774);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1774||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||my_design.srr(1775);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1775||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||my_design.srr(1776);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1776||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||my_design.srr(1777);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1777||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||my_design.srr(1780);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1780||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||my_design.srr(1783);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1783||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||my_design.srr(1784);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1784||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||my_design.srr(1785);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1785||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||my_design.srr(1786);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1786||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||my_design.srr(1789);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1789||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||my_design.srr(1792);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1792||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||my_design.srr(1793);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1793||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||my_design.srr(1794);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1794||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||my_design.srr(1795);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1795||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||my_design.srr(1798);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1798||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||my_design.srr(1801);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1801||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||my_design.srr(1802);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1802||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||my_design.srr(1803);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1803||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||my_design.srr(1804);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1804||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||my_design.srr(1807);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1807||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||my_design.srr(1810);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1810||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||my_design.srr(1811);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1811||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||my_design.srr(1812);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1812||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||my_design.srr(1813);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1813||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||my_design.srr(1816);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1816||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||my_design.srr(1819);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1819||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||my_design.srr(1820);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1820||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||my_design.srr(1821);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1821||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||my_design.srr(1822);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1822||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input symm_datai_minus_nibble is unused.||my_design.srr(1827);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1827||enum_nibble_g5.vhd(75);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input symm_data_minus_row is unused.||my_design.srr(1830);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1830||enum_row_g5.vhd(76);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/76
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||my_design.srr(1835);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1835||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||my_design.srr(1838);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1838||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||my_design.srr(1839);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1839||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||my_design.srr(1840);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1840||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||my_design.srr(1841);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1841||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||my_design.srr(1844);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1844||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||my_design.srr(1847);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1847||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||my_design.srr(1848);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1848||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||my_design.srr(1849);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1849||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||my_design.srr(1850);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1850||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||my_design.srr(1853);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1853||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||my_design.srr(1856);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1856||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||my_design.srr(1857);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1857||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||my_design.srr(1858);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1858||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||my_design.srr(1859);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1859||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||my_design.srr(1862);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1862||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||my_design.srr(1865);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1865||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||my_design.srr(1866);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1866||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||my_design.srr(1867);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1867||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||my_design.srr(1868);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1868||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||my_design.srr(1875);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1875||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||my_design.srr(1878);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1878||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||my_design.srr(1879);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1879||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||my_design.srr(1880);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1880||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||my_design.srr(1881);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1881||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input symm_datai_minus_nibble is unused.||my_design.srr(1886);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1886||enum_nibble_g5.vhd(75);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input symm_data_minus_row is unused.||my_design.srr(1895);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1895||enum_row_g5.vhd(76);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/76
Implementation;Synthesis||CL135||@N: Found sequential shift delayLine with address depth of 11 words and data bit width of 4.||my_design.srr(1898);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1898||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||CL159||@N: Input nGrst is unused.||my_design.srr(1903);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1903||adv_dly_line.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/42
Implementation;Synthesis||CL159||@N: Input rst is unused.||my_design.srr(1904);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1904||adv_dly_line.vhd(43);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/43
Implementation;Synthesis||CL159||@N: Input clk is unused.||my_design.srr(1905);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1905||adv_dly_line.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/44
Implementation;Synthesis||CL159||@N: Input din_valid is unused.||my_design.srr(1906);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1906||adv_dly_line.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/45
Implementation;Synthesis||CL159||@N: Input din is unused.||my_design.srr(1907);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1907||adv_dly_line.vhd(46);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/46
Implementation;Synthesis||CL159||@N: Input COEF_REF is unused.||my_design.srr(1924);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1924||COREFIR.vhd(64);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/64
Implementation;Synthesis||CL159||@N: Input RCLK is unused.||my_design.srr(1925);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1925||COREFIR.vhd(67);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/67
Implementation;Synthesis||CL159||@N: Input AXI4_S_DATAI_TVALID is unused.||my_design.srr(1926);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1926||COREFIR.vhd(70);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/70
Implementation;Synthesis||CL159||@N: Input AXI4_S_TDATAI is unused.||my_design.srr(1927);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1927||COREFIR.vhd(72);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/72
Implementation;Synthesis||CL159||@N: Input AXI4_M_DATAO_TREADY is unused.||my_design.srr(1928);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1928||COREFIR.vhd(75);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input AXI4_S_COEFI_TVALID is unused.||my_design.srr(1929);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1929||COREFIR.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/78
Implementation;Synthesis||CL159||@N: Input AXI4_S_COEFI is unused.||my_design.srr(1930);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1930||COREFIR.vhd(80);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/80
Implementation;Synthesis||CL159||@N: Input AXI4_S_CONFIGI_TVALID is unused.||my_design.srr(1931);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1931||COREFIR.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/82
Implementation;Synthesis||CL159||@N: Input AXI4_S_CONFIGI is unused.||my_design.srr(1932);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1932||COREFIR.vhd(84);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/84
Implementation;Synthesis||CL159||@N: Input AXI4_M_CONFIGO_TREADY is unused.||my_design.srr(1933);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1933||COREFIR.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/87
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_96 of instance debug_init_0 ||my_design.srr(1974);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1974||enum_nibble_g5.vhd(260);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/260
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_96 of instance debug_init_0 ||my_design.srr(1975);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1975||enum_undernibble_g5.vhd(493);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/493
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||my_design.srr(1976);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1976||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||my_design.srr(1977);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1977||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||my_design.srr(1978);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1978||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||my_design.srr(1979);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1979||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||my_design.srr(1980);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1980||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||my_design.srr(1981);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1981||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||my_design.srr(1982);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1982||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||my_design.srr(1983);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1983||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||my_design.srr(1984);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1984||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||my_design.srr(1985);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1985||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||my_design.srr(1986);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1986||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||my_design.srr(1987);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1987||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_80 of instance debug_init_0 ||my_design.srr(1988);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1988||enum_nibble_g5.vhd(260);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/260
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_80 of instance debug_init_0 ||my_design.srr(1989);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1989||enum_undernibble_g5.vhd(493);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/493
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||my_design.srr(1990);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1990||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||my_design.srr(1991);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1991||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||my_design.srr(1992);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1992||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||my_design.srr(1993);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1993||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||my_design.srr(1994);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1994||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||my_design.srr(1995);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1995||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||my_design.srr(1996);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1996||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||my_design.srr(1997);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1997||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||my_design.srr(1998);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1998||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||my_design.srr(1999);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1999||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||my_design.srr(2093);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2093||null;null
Implementation;Synthesis||MF474||@N: No compile point is identified in Automatic Compile Point mode||my_design.srr(2094);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2094||null;null
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_5layer1(rtl)) because it does not drive other instances.||my_design.srr(2112);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2112||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_9layer1(rtl)) because it does not drive other instances.||my_design.srr(2113);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2113||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_6layer1(rtl)) because it does not drive other instances.||my_design.srr(2114);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2114||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_8layer1(rtl)) because it does not drive other instances.||my_design.srr(2115);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2115||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_7layer1(rtl)) because it does not drive other instances.||my_design.srr(2116);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2116||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_10layer1(rtl)) because it does not drive other instances.||my_design.srr(2117);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2117||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_undernibble_3_work_corefir_pf_c0_rtl_1layer1(rtl)) because it does not drive other instances.||my_design.srr(2118);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2118||enum_undernibble_g5.vhd(493);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/493
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_corefir_pf_c0_rtl_1layer1(rtl)) because it does not drive other instances.||my_design.srr(2119);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2119||enum_nibble_g5.vhd(260);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/260
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_0layer1(rtl)) because it does not drive other instances.||my_design.srr(2120);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2120||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_2layer1(rtl)) because it does not drive other instances.||my_design.srr(2121);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2121||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_1layer1(rtl)) because it does not drive other instances.||my_design.srr(2122);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2122||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_3layer1(rtl)) because it does not drive other instances.||my_design.srr(2123);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2123||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_4layer1(rtl)) because it does not drive other instances.||my_design.srr(2124);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2124||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_undernibble_3_work_corefir_pf_c0_rtl_0layer1(rtl)) because it does not drive other instances.||my_design.srr(2125);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2125||enum_undernibble_g5.vhd(493);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/493
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_corefir_pf_c0_rtl_0layer1(rtl)) because it does not drive other instances.||my_design.srr(2126);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2126||enum_nibble_g5.vhd(260);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/260
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance CORECORDIC_C0_0.CORECORDIC_C0_0.kickstart_0.rstoi is being ignored due to limitations in architecture. ||my_design.srr(2128);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2128||cordic_kit.v(467);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/467
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance custom_axi_master_0.S_AXI_AWADDR[31:0] is being ignored due to limitations in architecture. ||my_design.srr(2129);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2129||master.v(49);liberoaction://cross_probe/hdl/file/'<project>/hdl/master.v'/linenumber/49
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance custom_axi_master_0.S_AXI_BREADY is being ignored due to limitations in architecture. ||my_design.srr(2130);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2130||master.v(49);liberoaction://cross_probe/hdl/file/'<project>/hdl/master.v'/linenumber/49
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance custom_axi_master_0.S_AXI_AWVALID is being ignored due to limitations in architecture. ||my_design.srr(2131);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2131||master.v(49);liberoaction://cross_probe/hdl/file/'<project>/hdl/master.v'/linenumber/49
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance custom_axi_master_0.S_AXI_WDATA[63:0] is being ignored due to limitations in architecture. ||my_design.srr(2132);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2132||master.v(49);liberoaction://cross_probe/hdl/file/'<project>/hdl/master.v'/linenumber/49
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance custom_axi_master_0.S_AXI_WSTRB_1[0] is being ignored due to limitations in architecture. ||my_design.srr(2133);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2133||master.v(49);liberoaction://cross_probe/hdl/file/'<project>/hdl/master.v'/linenumber/49
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance custom_axi_master_0.S_AXI_WVALID is being ignored due to limitations in architecture. ||my_design.srr(2134);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2134||master.v(49);liberoaction://cross_probe/hdl/file/'<project>/hdl/master.v'/linenumber/49
Implementation;Synthesis||FX1171||@N: Found instance custom_axi_master_0.S_AXI_WSTRB_1[0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_design.srr(2135);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2135||master.v(49);liberoaction://cross_probe/hdl/file/'<project>/hdl/master.v'/linenumber/49
Implementation;Synthesis||FX1171||@N: Found instance four_pr_0.q[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_design.srr(2136);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2136||four_pr.v(9);liberoaction://cross_probe/hdl/file/'<project>/hdl/four_pr.v'/linenumber/9
Implementation;Synthesis||BN132||@W:Removing sequential instance PF_SRAM_AHBL_AXI_C0_0.COREAXI4SRAM_0.genblk1.U_PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1.waddrchset_mc because it is equivalent to instance PF_SRAM_AHBL_AXI_C0_0.COREAXI4SRAM_0.genblk1.U_PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1.awready_mc. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2137);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2137||CoreAXI4SRAM_MAINCTRL.v(285);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/285
Implementation;Synthesis||BN132||@W:Removing sequential instance PF_SRAM_AHBL_AXI_C0_0.COREAXI4SRAM_0.genblk1.U_PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk2.raddrchset_mc because it is equivalent to instance PF_SRAM_AHBL_AXI_C0_0.COREAXI4SRAM_0.genblk1.U_PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk2.arready_mc. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2138);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2138||CoreAXI4SRAM_MAINCTRL.v(1141);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/1141
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance upsampler_0.count[3:0] is being ignored due to limitations in architecture. ||my_design.srr(2139);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2139||upsampler.v(11);liberoaction://cross_probe/hdl/file/'<project>/hdl/upsampler.v'/linenumber/11
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[0:4] is being ignored due to limitations in architecture. ||my_design.srr(2140);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2140||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.dvalid_pipe_1.delayLine[0:1] is being ignored due to limitations in architecture. ||my_design.srr(2141);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2141||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.reload_sel_pad.symm_data_pipe_0.delayLine[3:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||my_design.srr(2142);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2142||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.rows_higher.1.a_row_higher.left_nibble_0.valid_pipe_0.delayLine[0:2] is being ignored due to limitations in architecture. ||my_design.srr(2143);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2143||enum_kit.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/178
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.rows_higher.1.a_row_higher.valid_pipe_0.delayLine[0:1] is being ignored due to limitations in architecture. ||my_design.srr(2144);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2144||enum_kit.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/178
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.rows_higher.1.a_row_higher.inter_advanced.end_dly_0.delayLine_1[47:0] is being ignored due to limitations in architecture. ||my_design.srr(2145);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2145||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.rows_higher.1.a_row_higher.inter_advanced.end_dly_0.delayLine_0[47:0] is being ignored due to limitations in architecture. ||my_design.srr(2146);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2146||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.non_symm_bus.1.dly_link_22.fabric_shift_reg.fabric_dly_0.delayLine[3:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||my_design.srr(2147);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2147||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[0:2] is being ignored due to limitations in architecture. ||my_design.srr(2148);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2148||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.shift_reg_1.delayLine[0:6] is being ignored due to limitations in architecture. ||my_design.srr(2149);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2149||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||MO111||@N: Tristate driver valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_18_16_1s_0s_1(verilog)) on net valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_18_16_1s_0s_1(verilog)) has its enable tied to GND.||my_design.srr(2156);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2156||cordic_kit.v(375);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/375
Implementation;Synthesis||MO111||@N: Tristate driver valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_18_16_1s_0s_0(verilog)) on net valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_18_16_1s_0s_0(verilog)) has its enable tied to GND.||my_design.srr(2157);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2157||cordic_kit.v(375);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/375
Implementation;Synthesis||MO129||@W:Sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.kickstart_0.rstoi is reduced to a combinational gate by constant propagation.||my_design.srr(2158);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2158||cordic_kit.v(467);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/467
Implementation;Synthesis||MO129||@W:Sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.pre_rotat_0.coarse_regs.dly_0.genblk1.delayLine[0] is reduced to a combinational gate by constant propagation.||my_design.srr(2159);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2159||cordic_kit.v(50);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/50
Implementation;Synthesis||MO129||@W:Sequential instance PF_SRAM_AHBL_AXI_C0_0.COREAXI4SRAM_0.genblk1.U_PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk2.rddata_start_d is reduced to a combinational gate by constant propagation.||my_design.srr(2160);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2160||CoreAXI4SRAM_MAINCTRL.v(1516);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/1516
Implementation;Synthesis||BN115||@N: Removing instance counter_0 (in view: CORECORDIC_LIB.cordic_init_kickstart(verilog)) because it does not drive other instances.||my_design.srr(2167);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2167||cordic_kit.v(460);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/460
Implementation;Synthesis||BN115||@N: Removing instance coarse_regs\.preCoarseReg_y (in view: CORECORDIC_LIB.cordic_coarse_pre_rotator_16s_0_1s(verilog)) because it does not drive other instances.||my_design.srr(2168);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2168||cordic_kit.v(653);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/653
Implementation;Synthesis||BN115||@N: Removing instance coarse_regs\.preCoarseReg_x (in view: CORECORDIC_LIB.cordic_coarse_pre_rotator_16s_0_1s(verilog)) because it does not drive other instances.||my_design.srr(2169);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2169||cordic_kit.v(649);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/649
Implementation;Synthesis||BN115||@N: Removing instance coarse_regs\.dly_0 (in view: CORECORDIC_LIB.cordic_coarse_pre_rotator_16s_0_1s(verilog)) because it does not drive other instances.||my_design.srr(2170);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2170||cordic_kit.v(662);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/662
Implementation;Synthesis||BN115||@N: Removing instance sign_ext_x_0 (in view: CORECORDIC_LIB.cordic_dp_bits_trans_16s_18(verilog)) because it does not drive other instances.||my_design.srr(2171);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2171||cordic_kit.v(525);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/525
Implementation;Synthesis||BN115||@N: Removing instance sign_ext_y_0 (in view: CORECORDIC_LIB.cordic_dp_bits_trans_16s_18(verilog)) because it does not drive other instances.||my_design.srr(2172);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2172||cordic_kit.v(530);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/530
Implementation;Synthesis||BN115||@N: Removing instance sign_ext_a_0 (in view: CORECORDIC_LIB.cordic_dp_bits_trans_16s_18(verilog)) because it does not drive other instances.||my_design.srr(2173);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2173||cordic_kit.v(535);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/535
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[3\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.||my_design.srr(2174);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2174||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[15\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.||my_design.srr(2175);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2175||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[13\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.||my_design.srr(2176);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2176||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[11\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.||my_design.srr(2177);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2177||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[1\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.||my_design.srr(2178);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2178||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[9\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.||my_design.srr(2179);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2179||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[10\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.||my_design.srr(2180);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2180||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[8\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.||my_design.srr(2181);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2181||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[6\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.||my_design.srr(2182);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2182||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[12\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.||my_design.srr(2183);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2183||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[4\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.||my_design.srr(2184);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2184||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[5\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.||my_design.srr(2185);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2185||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[2\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.||my_design.srr(2186);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2186||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[14\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.||my_design.srr(2187);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2187||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[7\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.||my_design.srr(2188);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2188||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[0\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.||my_design.srr(2189);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2189||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance dly_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.||my_design.srr(2190);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2190||cordic_par.v(89);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/89
Implementation;Synthesis||BN115||@N: Removing instance create_valid_bit\.valid_pipe_0 (in view: CORECORDIC_LIB.cordic_kitRoundTop_18_16_1s_1s(verilog)) because it does not drive other instances.||my_design.srr(2191);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2191||cordic_kit.v(434);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/434
Implementation;Synthesis||BN115||@N: Removing instance coarse_regs\.preCoarseReg_a (in view: CORECORDIC_LIB.cordic_coarse_post_rotator_16_0_1s(verilog)) because it does not drive other instances.||my_design.srr(2192);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2192||cordic_kit.v(751);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/751
Implementation;Synthesis||BN115||@N: Removing instance coarse_regs\.dly_0 (in view: CORECORDIC_LIB.cordic_coarse_post_rotator_16_0_1s(verilog)) because it does not drive other instances.||my_design.srr(2193);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2193||cordic_kit.v(756);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/756
Implementation;Synthesis||BN115||@N: Removing instance rounda_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0(verilog)) because it does not drive other instances.||my_design.srr(2194);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2194||cordic_par.v(191);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/191
Implementation;Synthesis||BN115||@N: Removing instance trans_inp2dp_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0(verilog)) because it does not drive other instances.||my_design.srr(2195);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2195||cordic_par.v(154);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/154
Implementation;Synthesis||BN115||@N: Removing instance kickstart_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC_Z1_layer0(verilog)) because it does not drive other instances.||my_design.srr(2196);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2196||CORECORDIC.v(126);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v'/linenumber/126
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk2\.arready_mc (in view: work.PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z4_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||my_design.srr(2197);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2197||CoreAXI4SRAM_MAINCTRL.v(1141);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/1141
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk2\.raddr_aligned[7:0] (in view: work.PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z4_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2198);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2198||CoreAXI4SRAM_MAINCTRL.v(1694);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/1694
Implementation;Synthesis||BN115||@N: Removing instance PF_TPSRAM_AHB_AXI_0 (in view: work.PF_SRAM_AHBL_AXI_C0(verilog)) because it does not drive other instances.||my_design.srr(2199);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2199||PF_SRAM_AHBL_AXI_C0.v(600);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/PF_SRAM_AHBL_AXI_C0.v'/linenumber/600
Implementation;Synthesis||BN115||@N: Removing instance reload_sel_pad\.symm_data_pipe_0 (in view: COREFIR_PF_LIB.enum_pad_g5_3_2_2_0_0_12_0_4_0(rtl)) because it does not drive other instances.||my_design.srr(2200);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2200||enum_pad_g5.vhd(144);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'/linenumber/144
Implementation;Synthesis||BN115||@N: Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_corefir_pf_c0_rtl_1layer1_0(rtl)) because it does not drive other instances.||my_design.srr(2201);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2201||enum_nibble_g5.vhd(420);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/420
Implementation;Synthesis||BN115||@N: Removing instance dvalid_pipe_1 (in view: COREFIR_PF_LIB.enum_row_g5_work_corefir_pf_c0_rtl_0layer1_0(rtl)) because it does not drive other instances.||my_design.srr(2202);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2202||enum_row_g5.vhd(357);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/357
Implementation;Synthesis||BN115||@N: Removing instance inter_advanced\.end_dly_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_corefir_pf_c0_rtl_0layer1_0(rtl)) because it does not drive other instances.||my_design.srr(2203);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2203||enum_row_g5.vhd(455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/455
Implementation;Synthesis||BN115||@N: Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_corefir_pf_c0_rtl_0layer1_0(rtl)) because it does not drive other instances.||my_design.srr(2204);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2204||enum_nibble_g5.vhd(420);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/420
Implementation;Synthesis||BN115||@N: Removing instance dly_link_33 (in view: COREFIR_PF_LIB.enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1_0(rtl)) because it does not drive other instances.||my_design.srr(2205);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2205||enum_fir_adv_g5.vhd(404);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/404
Implementation;Synthesis||BN115||@N: Removing instance symm_bus\.1\.dly_link_44 (in view: COREFIR_PF_LIB.enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1_0(rtl)) because it does not drive other instances.||my_design.srr(2206);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2206||enum_fir_adv_g5.vhd(421);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/421
Implementation;Synthesis||BN115||@N: Removing instance reload_sel_pad\.symm_data_pipe_0 (in view: COREFIR_PF_LIB.enum_pad_g5_3_2_2_0_0_12_0_4_1(rtl)) because it does not drive other instances.||my_design.srr(2207);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2207||enum_pad_g5.vhd(144);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'/linenumber/144
Implementation;Synthesis||BN115||@N: Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_corefir_pf_c0_rtl_1layer1_1(rtl)) because it does not drive other instances.||my_design.srr(2208);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2208||enum_nibble_g5.vhd(420);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/420
Implementation;Synthesis||BN115||@N: Removing instance dvalid_pipe_1 (in view: COREFIR_PF_LIB.enum_row_g5_work_corefir_pf_c0_rtl_0layer1_1(rtl)) because it does not drive other instances.||my_design.srr(2209);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2209||enum_row_g5.vhd(357);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/357
Implementation;Synthesis||BN115||@N: Removing instance inter_advanced\.end_dly_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_corefir_pf_c0_rtl_0layer1_1(rtl)) because it does not drive other instances.||my_design.srr(2210);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2210||enum_row_g5.vhd(455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/455
Implementation;Synthesis||BN115||@N: Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_corefir_pf_c0_rtl_0layer1_1(rtl)) because it does not drive other instances.||my_design.srr(2211);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2211||enum_nibble_g5.vhd(420);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/420
Implementation;Synthesis||BN115||@N: Removing instance dly_link_33 (in view: COREFIR_PF_LIB.enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1_1(rtl)) because it does not drive other instances.||my_design.srr(2212);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2212||enum_fir_adv_g5.vhd(404);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/404
Implementation;Synthesis||BN115||@N: Removing instance symm_bus\.1\.dly_link_44 (in view: COREFIR_PF_LIB.enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1_1(rtl)) because it does not drive other instances.||my_design.srr(2213);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2213||enum_fir_adv_g5.vhd(421);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/421
Implementation;Synthesis||BN115||@N: Removing instance converg_round\.kitRndEven_0 (in view: CORECORDIC_LIB.cordic_kitRoundTop_18_16_1s_0s_0(verilog)) because it does not drive other instances.||my_design.srr(2214);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2214||cordic_kit.v(426);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/426
Implementation;Synthesis||BN362||@N: Removing sequential instance AWADDR_slvif[31:0] (in view: work.PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_1024s_1s_8s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2215);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2215||CoreAXI4SRAM_SLVIF.v(228);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_SLVIF.v'/linenumber/228
Implementation;Synthesis||BN362||@N: Removing sequential instance ARBURST_slvif[1:0] (in view: work.PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_1024s_1s_8s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2216);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2216||CoreAXI4SRAM_SLVIF.v(228);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_SLVIF.v'/linenumber/228
Implementation;Synthesis||BN362||@N: Removing sequential instance S_AXI_BREADY (in view: work.custom_axi_master(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2217);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2217||master.v(49);liberoaction://cross_probe/hdl/file/'<project>/hdl/master.v'/linenumber/49
Implementation;Synthesis||BN115||@N: Removing instance result_pipe_0 (in view: CORECORDIC_LIB.cordic_kitRndEven_18_16_1_1(verilog)) because it does not drive other instances.||my_design.srr(2218);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2218||cordic_kit.v(346);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/346
Implementation;Synthesis||BN362||@N: Removing sequential instance an[17:0] (in view: CORECORDIC_LIB.cordic_par_calc_0_18_4_15s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2219);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2219||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0 (in view: work.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||my_design.srr(2220);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2220||PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v(370);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v'/linenumber/370
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0 (in view: work.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||my_design.srr(2221);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2221||PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v(111);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v'/linenumber/111
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C1 (in view: work.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||my_design.srr(2222);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2222||PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v(160);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v'/linenumber/160
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C1 (in view: work.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||my_design.srr(2223);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2223||PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v(235);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v'/linenumber/235
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.waddr_sc[9:0] (in view: work.PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z4_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2224);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2224||CoreAXI4SRAM_MAINCTRL.v(371);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/371
Implementation;Synthesis||BN115||@N: Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_corefir_pf_c0_rtl_0layer1_0(rtl)) because it does not drive other instances.||my_design.srr(2225);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2225||enum_row_g5.vhd(395);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/395
Implementation;Synthesis||BN115||@N: Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_corefir_pf_c0_rtl_1layer1_0(rtl)) because it does not drive other instances.||my_design.srr(2226);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2226||enum_row_g5.vhd(395);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/395
Implementation;Synthesis||BN115||@N: Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_corefir_pf_c0_rtl_0layer1_1(rtl)) because it does not drive other instances.||my_design.srr(2227);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2227||enum_row_g5.vhd(395);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/395
Implementation;Synthesis||BN115||@N: Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_corefir_pf_c0_rtl_1layer1_1(rtl)) because it does not drive other instances.||my_design.srr(2228);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2228||enum_row_g5.vhd(395);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/395
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.delayLine\[0\][15:0] (in view: CORECORDIC_LIB.cordic_kitDelay_reg_16_1s_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2229);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2229||cordic_kit.v(91);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/91
Implementation;Synthesis||BN115||@N: Removing instance roundBit_pipe_0 (in view: CORECORDIC_LIB.cordic_kitRndEven_18_16_1_1(verilog)) because it does not drive other instances.||my_design.srr(2230);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2230||cordic_kit.v(332);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/332
Implementation;Synthesis||BN115||@N: Removing instance inp_pipe_0 (in view: CORECORDIC_LIB.cordic_kitRndEven_18_16_1_1(verilog)) because it does not drive other instances.||my_design.srr(2231);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2231||cordic_kit.v(339);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/339
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.delayLine\[0\] (in view: CORECORDIC_LIB.cordic_kitDelay_bit_reg_1s_1_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||my_design.srr(2232);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2232||cordic_kit.v(50);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/50
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.delayLine\[0\][15:0] (in view: CORECORDIC_LIB.cordic_kitDelay_reg_16_1s_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2233);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2233||cordic_kit.v(91);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance delayLine[0:2] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_3_1_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2234);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2234||enum_kit.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/178
Implementation;Synthesis||BN362||@N: Removing sequential instance delayLine[0:1] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_2_1_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2235);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2235||enum_kit.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/178
Implementation;Synthesis||BN362||@N: Removing sequential instance delayLine[0:2] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_3_3_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2236);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2236||enum_kit.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/178
Implementation;Synthesis||BN362||@N: Removing sequential instance delayLine[0:2] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_3_5_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2237);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2237||enum_kit.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/178
Implementation;Synthesis||BN362||@N: Removing sequential instance delayLine[0:1] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_2_4_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2238);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2238||enum_kit.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/178
Implementation;Synthesis||BN362||@N: Removing sequential instance delayLine[0:2] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_3_1_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2239);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2239||enum_kit.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/178
Implementation;Synthesis||BN362||@N: Removing sequential instance delayLine[0:1] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_2_1_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2240);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2240||enum_kit.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/178
Implementation;Synthesis||BN362||@N: Removing sequential instance delayLine[0:2] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_3_3_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2241);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2241||enum_kit.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/178
Implementation;Synthesis||BN362||@N: Removing sequential instance delayLine[0:2] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_3_5_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2242);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2242||enum_kit.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/178
Implementation;Synthesis||BN362||@N: Removing sequential instance delayLine[0:1] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_2_4_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2243);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2243||enum_kit.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/178
Implementation;Synthesis||BN115||@N: Removing instance U_PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF (in view: work.PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_COREAXI4SRAM_Z3_layer0(verilog)) because it does not drive other instances.||my_design.srr(2244);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2244||CoreAXI4SRAM.v(258);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v'/linenumber/258
Implementation;Synthesis||BN362||@N: Removing sequential instance AWBURST_slvif[1:0] (in view: work.PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_1024s_1s_8s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2245);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2245||CoreAXI4SRAM_SLVIF.v(228);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_SLVIF.v'/linenumber/228
Implementation;Synthesis||FP130||@N: Promoting Net clk on CLKINT  I_1 ||my_design.srr(2246);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2246||null;null
Implementation;Synthesis||FP130||@N: Promoting Net reset_arst on CLKINT  I_2 ||my_design.srr(2247);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2247||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.wdata_sc_r[63:0] (in view: work.PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z4_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||my_design.srr(2248);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2248||CoreAXI4SRAM_MAINCTRL.v(333);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/333
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=84,dsps=68 on top level netlist my_design ||my_design.srr(2249);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2249||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock my_design|clk which controls 1878 sequential elements including combiner_0.combined_output[63:0]. This clock has no specified timing constraint which may adversely impact design performance. ||my_design.srr(2279);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2279||combiner.v(9);liberoaction://cross_probe/hdl/file/'<project>/hdl/combiner.v'/linenumber/9
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||my_design.srr(2281);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2281||null;null
Implementation;Synthesis||MO111||@N: Tristate driver valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_18_16_1s_0s_1(verilog)) on net valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_18_16_1s_0s_1(verilog)) has its enable tied to GND.||my_design.srr(2353);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2353||cordic_kit.v(375);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/375
Implementation;Synthesis||BN115||@N: Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0 (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2354);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2354||enum_fir_g5.vhd(221);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd'/linenumber/221
Implementation;Synthesis||BN362||@N: Removing sequential instance upsampler_0.iup[3:0] (in view: work.my_design(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||my_design.srr(2355);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2355||upsampler.v(11);liberoaction://cross_probe/hdl/file/'<project>/hdl/upsampler.v'/linenumber/11
Implementation;Synthesis||BN362||@N: Removing sequential instance phase_counter_0.phase_angle[15:0] (in view: work.my_design(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||my_design.srr(2356);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2356||counter.v(8);liberoaction://cross_probe/hdl/file/'<project>/hdl/counter.v'/linenumber/8
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SRAM_AHBL_AXI_C0_0.COREAXI4SRAM_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1\.number_bytes_r[7:0] (in view: work.my_design(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2357);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2357||CoreAXI4SRAM_MAINCTRL.v(570);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/570
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SRAM_AHBL_AXI_C0_0.COREAXI4SRAM_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1\.waddr_aligned_load_r[12:0] (in view: work.my_design(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2358);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2358||CoreAXI4SRAM_MAINCTRL.v(570);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/570
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SRAM_AHBL_AXI_C0_0.COREAXI4SRAM_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk2\.rdbeat_cnt[8:0] (in view: work.my_design(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||my_design.srr(2359);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2359||CoreAXI4SRAM_MAINCTRL.v(1666);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/1666
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SRAM_AHBL_AXI_C0_0.COREAXI4SRAM_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk2\.genblk2\.ram_rdreq_cntr[8:0] (in view: work.my_design(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||my_design.srr(2360);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2360||CoreAXI4SRAM_MAINCTRL.v(1398);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/1398
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SRAM_AHBL_AXI_C0_0.COREAXI4SRAM_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1\.waddr_aligned[12:0] (in view: work.my_design(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2361);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2361||CoreAXI4SRAM_MAINCTRL.v(508);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/508
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SRAM_AHBL_AXI_C0_0.COREAXI4SRAM_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk2\.raddr_aligned_load_r[12:0] (in view: work.my_design(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||my_design.srr(2362);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2362||CoreAXI4SRAM_MAINCTRL.v(1755);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/1755
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SRAM_AHBL_AXI_C0_0.COREAXI4SRAM_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk2\.rd_number_bytes_r[7:0] (in view: work.my_design(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||my_design.srr(2363);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2363||CoreAXI4SRAM_MAINCTRL.v(1755);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/1755
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SRAM_AHBL_AXI_C0_0.COREAXI4SRAM_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1\.awready_mc (in view: work.my_design(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||my_design.srr(2364);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2364||CoreAXI4SRAM_MAINCTRL.v(285);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/285
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SRAM_AHBL_AXI_C0_0.COREAXI4SRAM_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1\.wready_mc (in view: work.my_design(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2365);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2365||CoreAXI4SRAM_MAINCTRL.v(276);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/276
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_SRAM_AHBL_AXI_C0_0.COREAXI4SRAM_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk2\.genblk2\.rdata_mc_r[63:0] (in view: work.my_design(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||my_design.srr(2366);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2366||CoreAXI4SRAM_MAINCTRL.v(1389);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/1389
Implementation;Synthesis||BN362||@N: Removing sequential instance modulator_0.modulated_q[63:0] (in view: work.my_design(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||my_design.srr(2367);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2367||modulator.v(15);liberoaction://cross_probe/hdl/file/'<project>/hdl/modulator.v'/linenumber/15
Implementation;Synthesis||BN362||@N: Removing sequential instance modulator_0.modulated_i[63:0] (in view: work.my_design(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||my_design.srr(2368);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2368||modulator.v(15);liberoaction://cross_probe/hdl/file/'<project>/hdl/modulator.v'/linenumber/15
Implementation;Synthesis||BN115||@N: Removing instance custom_axi_master_0 (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2369);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2369||my_design.v(179);liberoaction://cross_probe/hdl/file/'<project>/component/work/my_design/my_design.v'/linenumber/179
Implementation;Synthesis||BN115||@N: Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0 (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2370);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2370||CORECORDIC.v(216);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v'/linenumber/216
Implementation;Synthesis||BN362||@N: Removing sequential instance combiner_0.combined_output[63:0] (in view: work.my_design(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||my_design.srr(2371);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2371||combiner.v(9);liberoaction://cross_probe/hdl/file/'<project>/hdl/combiner.v'/linenumber/9
Implementation;Synthesis||BN132||@W:Removing instance upsampler_0.qup[3] because it is equivalent to instance upsampler_0.qup[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2379);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2379||upsampler.v(11);liberoaction://cross_probe/hdl/file/'<project>/hdl/upsampler.v'/linenumber/11
Implementation;Synthesis||MF135||@N: RAM COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.non_symm_bus\.1\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine_seqshift[3:0] is 16 words by 4 bits.||my_design.srr(2380);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2380||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||FX107||@W:RAM non_symm_bus\.1\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine_seqshift[3:0] (in view: COREFIR_PF_LIB.enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||my_design.srr(2381);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2381||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||MO231||@N: Found counter in view:COREFIR_PF_LIB.enum_g5_latency_adv_11_2_3_2_2_2_6(rtl) instance syst_counter_0.count[4:0] ||my_design.srr(2382);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2382||enum_kit.vhd(314);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/314
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[0] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.dvalid_pipe_0.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2386);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2386||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.dvalid_pipe_0.delayLine[1] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2387);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2387||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[2] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2388);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2388||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.end_of_ngrst_0.d_flop1 because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2389);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2389||enum_kit.vhd(400);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/400
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.end_of_ngrst_0.d_flop2 because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2390);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2390||enum_kit.vhd(400);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/400
Implementation;Synthesis||BN114||@W:Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.left_nibble_0.many_tap_nibble\.many_tap_nibble_0.right_tap_0.MACC_PA_BC_ROM_wrap_0.MACC_PA_BC_ROM_0 (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2395);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2395||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||BN114||@W:Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.left_nibble_0.many_tap_nibble\.many_tap_nibble_0.taps\.3\.atap.MACC_PA_BC_ROM_wrap_0.MACC_PA_BC_ROM_0 (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2396);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2396||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||BN114||@W:Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.left_nibble_0.many_tap_nibble\.many_tap_nibble_0.taps\.2\.atap.MACC_PA_BC_ROM_wrap_0.MACC_PA_BC_ROM_0 (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2397);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2397||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||BN114||@W:Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.left_nibble_0.many_tap_nibble\.many_tap_nibble_0.taps\.1\.atap.MACC_PA_BC_ROM_wrap_0.MACC_PA_BC_ROM_0 (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2398);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2398||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||BN114||@W:Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.left_nibble_0.many_tap_nibble\.many_tap_nibble_0.left_tap_0.MACC_PA_BC_ROM_wrap_0.MACC_PA_BC_ROM_0 (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2399);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2399||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[47] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2400);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2400||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[46] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2401);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2401||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[45] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2402);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2402||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[44] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2403);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2403||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[43] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2404);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2404||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[42] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2405);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2405||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[41] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2406);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2406||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[40] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2407);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2407||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[39] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2408);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2408||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[38] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2409);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2409||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[37] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2410);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2410||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[36] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2411);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2411||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[35] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2412);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2412||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[34] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2413);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2413||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[33] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2414);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2414||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[32] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2415);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2415||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[31] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2416);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2416||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[30] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2417);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2417||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[29] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2418);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2418||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[28] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2419);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2419||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[27] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2420);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2420||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[26] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2421);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2421||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[25] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2422);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2422||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[24] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2423);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2423||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[23] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2424);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2424||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[22] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2425);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2425||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[21] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2426);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2426||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[20] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2427);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2427||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[19] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2428);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2428||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[18] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2429);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2429||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[17] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2430);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2430||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[16] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2431);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2431||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[15] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2432);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2432||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[14] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2433);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2433||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[13] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2434);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2434||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[12] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2435);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2435||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[11] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2436);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2436||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[10] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2437);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2437||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[9] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2438);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2438||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[8] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2439);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2439||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[7] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2440);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2440||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[6] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2441);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2441||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[5] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2442);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2442||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[4] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2443);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2443||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[3] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2444);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2444||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[2] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2445);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2445||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[1] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2446);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2446||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[0] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2447);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2447||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.left_nibble_0.valid_pipe_0.delayLine[2] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2448);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2448||enum_kit.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/178
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.left_nibble_0.dvalid_pipe_0.delayLine[2] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2449);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2449||enum_kit.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/178
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[47] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2450);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2450||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[46] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2451);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2451||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[45] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2452);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2452||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[44] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2453);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2453||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[43] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2454);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2454||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[42] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2455);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2455||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[41] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2456);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2456||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[40] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2457);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2457||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[39] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2458);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2458||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[38] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2459);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2459||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[37] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2460);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2460||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[36] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2461);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2461||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[35] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2462);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2462||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[34] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2463);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2463||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[33] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2464);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2464||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[32] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2465);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2465||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[31] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2466);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2466||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[30] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2467);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2467||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[29] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2468);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2468||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[28] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2469);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2469||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[27] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2470);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2470||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[26] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2471);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2471||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[25] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2472);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2472||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[24] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2473);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2473||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[23] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2474);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2474||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[22] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2475);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2475||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[21] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2476);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2476||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[20] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2477);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2477||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[19] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2478);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2478||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[18] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2479);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2479||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[17] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2480);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2480||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[16] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2481);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2481||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[15] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2482);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2482||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[14] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2483);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2483||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[13] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2484);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2484||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN114||@W:Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.non_symm_bus\.1\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine_seqshift_delayLine_seqshift_0_0 (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2487);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2487||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN114||@W:Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.1\.a_row_higher.left_nibble_0.many_tap_nibble\.many_tap_nibble_0.right_tap_0.MACC_PA_BC_ROM_wrap_0.MACC_PA_BC_ROM_0 (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2488);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2488||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||BN114||@W:Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.1\.a_row_higher.left_nibble_0.many_tap_nibble\.many_tap_nibble_0.taps\.4\.atap.MACC_PA_BC_ROM_wrap_0.MACC_PA_BC_ROM_0 (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2489);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2489||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||BN114||@W:Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.1\.a_row_higher.left_nibble_0.many_tap_nibble\.many_tap_nibble_0.taps\.3\.atap.MACC_PA_BC_ROM_wrap_0.MACC_PA_BC_ROM_0 (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2490);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2490||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||BN114||@W:Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.1\.a_row_higher.left_nibble_0.many_tap_nibble\.many_tap_nibble_0.taps\.2\.atap.MACC_PA_BC_ROM_wrap_0.MACC_PA_BC_ROM_0 (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2491);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2491||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||BN114||@W:Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.1\.a_row_higher.left_nibble_0.many_tap_nibble\.many_tap_nibble_0.taps\.1\.atap.MACC_PA_BC_ROM_wrap_0.MACC_PA_BC_ROM_0 (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2492);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2492||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||BN114||@W:Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.1\.a_row_higher.left_nibble_0.many_tap_nibble\.many_tap_nibble_0.left_tap_0.MACC_PA_BC_ROM_wrap_0.MACC_PA_BC_ROM_0 (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2493);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2493||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||FX203||@W:Removing CLKINT I_2 from net reset_c. Reason: Fanout is less than the threshold.||my_design.srr(2526);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2526||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||my_design.srr(2543);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2543||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock my_design|clk with period 10.00ns. Please declare a user-defined clock on port clk.||my_design.srr(2553);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2553||null;null
Implementation;Place and Route;RootName:my_design
Implementation;Place and Route||(null)||Please refer to the log file for details about 5 Info(s)||my_design_layout_log.log;liberoaction://open_report/file/my_design_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 2 Info(s)||my_design_generateBitstream.log;liberoaction://open_report/file/my_design_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:my_design
