{"vcs1":{"timestamp_begin":1727637786.514082020, "rt":1.53, "ut":0.54, "st":0.26}}
{"vcselab":{"timestamp_begin":1727637788.130603818, "rt":1.09, "ut":0.31, "st":0.20}}
{"link":{"timestamp_begin":1727637789.310292332, "rt":0.42, "ut":0.17, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727637785.852488001}
{"VCS_COMP_START_TIME": 1727637785.852488001}
{"VCS_COMP_END_TIME": 1727637791.078717263}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SPEC_5_5 +notimingchecks"}
{"vcs1": {"peak_mem": 331080}}
{"stitch_vcselab": {"peak_mem": 223356}}
