0.7
2020.2
Nov 18 2020
09:47:47
D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd,1680646532,vhdl,,,,design_1_wrapper,,,,,,,,
D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/bd/design_1/ip/design_1_AXI4Stream_UART_0_0/sim/design_1_AXI4Stream_UART_0_0.vhd,1680292428,vhdl,,,,design_1_axi4stream_uart_0_0,,,,,,,,
D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/bd/design_1/ip/design_1_axi4stream_spi_master_0_0/sim/design_1_axi4stream_spi_master_0_0.vhd,1680559554,vhdl,,,,design_1_axi4stream_spi_master_0_0,,,,,,,,
D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,1680292431,verilog,,,,design_1_clk_wiz_0_0,,,../../../../Lab2_JSTK2.gen/sources_1/bd/design_1/ipshared/d0f7,,,,,
D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,1680292431,verilog,,D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,,design_1_clk_wiz_0_0_clk_wiz,,,../../../../Lab2_JSTK2.gen/sources_1/bd/design_1/ipshared/d0f7,,,,,
D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/bd/design_1/ip/design_1_digilent_jstk2_0_0/sim/design_1_digilent_jstk2_0_0.vhd,1680646516,vhdl,,,,design_1_digilent_jstk2_0_0,,,,,,,,
D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/bd/design_1/ip/design_1_jstk_uart_bridge_0_0/sim/design_1_jstk_uart_bridge_0_0.vhd,1680292432,vhdl,,,,design_1_jstk_uart_bridge_0_0,,,,,,,,
D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,1680292432,vhdl,,,,design_1_proc_sys_reset_0_0,,,,,,,,
D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/bd/design_1/ipshared/453d/hdl/AXI4Stream_UART_v1_0.vhd,1680292428,vhdl,,,,axi4stream_uart_v1_0,,,,,,,,
D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/bd/design_1/ipshared/453d/hdl/AXI4Stream_UART_v1_0_M00_AXIS_RX.vhd,1680292428,vhdl,,,,axi4stream_uart_v1_0_m00_axis_rx,,,,,,,,
D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/bd/design_1/ipshared/453d/hdl/AXI4Stream_UART_v1_0_S00_AXIS_TX.vhd,1680292428,vhdl,,,,axi4stream_uart_v1_0_s00_axis_tx,,,,,,,,
D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/bd/design_1/ipshared/453d/hdl/UART_Engine.vhd,1680292428,vhdl,,,,uart_engine,,,,,,,,
D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/bd/design_1/ipshared/453d/hdl/UART_Manager.vhd,1680292428,vhdl,,,,uart_manager,,,,,,,,
D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/bd/design_1/ipshared/ead8/hdl/axis_lw_spi_master.vhd,1680292428,vhdl,,,,axis_lw_spi_master,,,,,,,,
D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/bd/design_1/ipshared/ead8/hdl/ipi_axis_lw_spi_master.vhd,1680292428,vhdl,,,,ipi_axis_lw_spi_master,,,,,,,,
D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/bd/design_1/ipshared/ead8/hdl/spi_master_lightweight/rtl/lw_spi_master.vhd,1680292428,vhdl,,,,lw_spi_master,,,,,,,,
D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/bd/design_1/sim/design_1.vhd,1680646516,vhdl,,,,design_1,,,,,,,,
D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.srcs/sim_1/new/tb_jstk.vhd,1680622103,vhdl,,,,tb_pulsewidthmodulator,,,,,,,,
D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/imports/progettoVHDL/polimi/ip_repo/jstk2_interface/jstk2_interface.srcs/sources_1/new/digilent_jstk2.vhd,1680622287,vhdl,,,,digilent_jstk2,,,,,,,,
D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/imports/progettoVHDL/polimi/ip_repo/jstk2_interface/jstk2_interface.srcs/sources_1/new/jstk_uart_bridge.vhd,1680282893,vhdl,,,,jstk_uart_bridge,,,,,,,,
