#ChipScope Core Inserter Project File Version 3.0
#Tue Apr 12 21:38:36 CEST 2016
Project.device.designInputFile=D\:\\GitHub\\VHDL\\pandaLight-HDL\\pandaLight-Tests\\settings save and load test\\PANDA_LIGHT_cs.ngc
Project.device.designOutputFile=D\:\\GitHub\\VHDL\\pandaLight-HDL\\pandaLight-Tests\\settings save and load test\\PANDA_LIGHT_cs.ngc
Project.device.deviceFamily=18
Project.device.enableRPMs=true
Project.device.outputDirectory=D\:\\GitHub\\VHDL\\pandaLight-HDL\\pandaLight-Tests\\settings save and load test\\_ngo
Project.device.useSRL16=true
Project.filter.dimension=6
Project.filter<0>=SPI_FLASH_CONTROL_inst/*
Project.filter<1>=*mosi*
Project.filter<2>=*miso*
Project.filter<3>=
Project.filter<4>=SPI_FLASH_CONTROL_inst/cur_reg_state*
Project.filter<5>=SPI_FLASH_CONTROL*
Project.icon.boundaryScanChain=1
Project.icon.enableExtTriggerIn=false
Project.icon.enableExtTriggerOut=false
Project.icon.triggerInPinName=
Project.icon.triggerOutPinName=
Project.unit.dimension=1
Project.unit<0>.clockChannel=SPI_FLASH_CONTROL_inst/clk_out
Project.unit<0>.clockEdge=Rising
Project.unit<0>.dataChannel<0>=SPI_FLASH_CONTROL_inst/cur_reg_state_FSM_FFd1
Project.unit<0>.dataChannel<10>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<4>
Project.unit<0>.dataChannel<11>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<5>
Project.unit<0>.dataChannel<12>=SPI_FLASH_CONTROL_inst/cur_reg_data<0>
Project.unit<0>.dataChannel<13>=SPI_FLASH_CONTROL_inst/cur_reg_data<1>
Project.unit<0>.dataChannel<14>=SPI_FLASH_CONTROL_inst/cur_reg_data<2>
Project.unit<0>.dataChannel<15>=SPI_FLASH_CONTROL_inst/cur_reg_data<3>
Project.unit<0>.dataChannel<16>=SPI_FLASH_CONTROL_inst/cur_reg_data<4>
Project.unit<0>.dataChannel<17>=SPI_FLASH_CONTROL_inst/cur_reg_data<5>
Project.unit<0>.dataChannel<18>=SPI_FLASH_CONTROL_inst/cur_reg_data<6>
Project.unit<0>.dataChannel<19>=SPI_FLASH_CONTROL_inst/cur_reg_data<7>
Project.unit<0>.dataChannel<1>=SPI_FLASH_CONTROL_inst/cur_reg_state_FSM_FFd2
Project.unit<0>.dataChannel<20>=SPI_FLASH_CONTROL_inst/cur_reg_data_bit_index<0>
Project.unit<0>.dataChannel<21>=SPI_FLASH_CONTROL_inst/cur_reg_data_bit_index<1>
Project.unit<0>.dataChannel<22>=SPI_FLASH_CONTROL_inst/cur_reg_data_bit_index<2>
Project.unit<0>.dataChannel<23>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<0>
Project.unit<0>.dataChannel<24>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<1>
Project.unit<0>.dataChannel<25>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<2>
Project.unit<0>.dataChannel<26>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<3>
Project.unit<0>.dataChannel<27>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<4>
Project.unit<0>.dataChannel<28>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<5>
Project.unit<0>.dataChannel<29>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<0>
Project.unit<0>.dataChannel<2>=SPI_FLASH_CONTROL_inst/cur_reg_state_FSM_FFd3
Project.unit<0>.dataChannel<30>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<1>
Project.unit<0>.dataChannel<31>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<2>
Project.unit<0>.dataChannel<32>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<3>
Project.unit<0>.dataChannel<33>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<4>
Project.unit<0>.dataChannel<34>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<5>
Project.unit<0>.dataChannel<35>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<6>
Project.unit<0>.dataChannel<36>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<7>
Project.unit<0>.dataChannel<37>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<8>
Project.unit<0>.dataChannel<38>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<9>
Project.unit<0>.dataChannel<39>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<10>
Project.unit<0>.dataChannel<3>=SPI_FLASH_CONTROL_inst/cur_reg_state_FSM_FFd4
Project.unit<0>.dataChannel<40>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<11>
Project.unit<0>.dataChannel<41>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<12>
Project.unit<0>.dataChannel<42>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<13>
Project.unit<0>.dataChannel<43>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<14>
Project.unit<0>.dataChannel<44>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<15>
Project.unit<0>.dataChannel<45>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<16>
Project.unit<0>.dataChannel<46>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<17>
Project.unit<0>.dataChannel<47>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<18>
Project.unit<0>.dataChannel<48>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<19>
Project.unit<0>.dataChannel<49>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<20>
Project.unit<0>.dataChannel<4>=SPI_FLASH_CONTROL_inst/cur_reg_state_FSM_FFd5
Project.unit<0>.dataChannel<50>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<21>
Project.unit<0>.dataChannel<51>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<22>
Project.unit<0>.dataChannel<52>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<23>
Project.unit<0>.dataChannel<53>=SPI_FLASH_CONTROL_inst/cur_reg_desel_tick_count<0>
Project.unit<0>.dataChannel<54>=SPI_FLASH_CONTROL_inst/cur_reg_desel_tick_count<1>
Project.unit<0>.dataChannel<55>=SPI_FLASH_CONTROL_inst/cur_reg_poll_tick_count<0>
Project.unit<0>.dataChannel<56>=SPI_FLASH_CONTROL_inst/cur_reg_poll_tick_count<1>
Project.unit<0>.dataChannel<57>=SPI_FLASH_CONTROL_inst/cur_reg_poll_tick_count<2>
Project.unit<0>.dataChannel<58>=SPI_FLASH_CONTROL_inst/cur_reg_poll_tick_count<3>
Project.unit<0>.dataChannel<59>=SPI_FLASH_CONTROL_inst/cur_reg_poll_tick_count<4>
Project.unit<0>.dataChannel<5>=SPI_FLASH_CONTROL_inst/cur_reg_state_FSM_FFd6
Project.unit<0>.dataChannel<60>=SPI_FLASH_CONTROL_inst/cur_reg_poll_tick_count<5>
Project.unit<0>.dataChannel<61>=SPI_FLASH_CONTROL_inst/cur_reg_poll_tick_count<6>
Project.unit<0>.dataChannel<62>=SPI_FLASH_CONTROL_inst/cur_reg_poll_tick_count<7>
Project.unit<0>.dataChannel<63>=SPI_FLASH_CONTROL_inst/cur_reg_fifo_rd_en
Project.unit<0>.dataChannel<64>=SPI_FLASH_CONTROL_inst/cur_reg_mosi
Project.unit<0>.dataChannel<65>=SPI_FLASH_CONTROL_inst/cur_reg_sn
Project.unit<0>.dataChannel<66>=SPI_FLASH_CONTROL_inst/cur_reg_valid
Project.unit<0>.dataChannel<67>=SPI_FLASH_CONTROL_inst/more_bytes_to_send
Project.unit<0>.dataChannel<68>=SPI_FLASH_CONTROL_inst/next_data_byte<0>
Project.unit<0>.dataChannel<69>=SPI_FLASH_CONTROL_inst/next_data_byte<1>
Project.unit<0>.dataChannel<6>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<0>
Project.unit<0>.dataChannel<70>=SPI_FLASH_CONTROL_inst/next_data_byte<2>
Project.unit<0>.dataChannel<71>=SPI_FLASH_CONTROL_inst/next_data_byte<3>
Project.unit<0>.dataChannel<72>=SPI_FLASH_CONTROL_inst/next_data_byte<4>
Project.unit<0>.dataChannel<73>=SPI_FLASH_CONTROL_inst/next_data_byte<5>
Project.unit<0>.dataChannel<74>=SPI_FLASH_CONTROL_inst/next_data_byte<6>
Project.unit<0>.dataChannel<75>=SPI_FLASH_CONTROL_inst/next_data_byte<7>
Project.unit<0>.dataChannel<7>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<1>
Project.unit<0>.dataChannel<8>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<2>
Project.unit<0>.dataChannel<9>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<3>
Project.unit<0>.dataDepth=1024
Project.unit<0>.dataEqualsTrigger=true
Project.unit<0>.dataPortWidth=76
Project.unit<0>.enableGaps=false
Project.unit<0>.enableStorageQualification=true
Project.unit<0>.enableTimestamps=false
Project.unit<0>.timestampDepth=0
Project.unit<0>.timestampWidth=0
Project.unit<0>.triggerChannel<0><0>=SPI_FLASH_CONTROL_inst/cur_reg_state_FSM_FFd1
Project.unit<0>.triggerChannel<0><1>=SPI_FLASH_CONTROL_inst/cur_reg_state_FSM_FFd2
Project.unit<0>.triggerChannel<0><2>=SPI_FLASH_CONTROL_inst/cur_reg_state_FSM_FFd3
Project.unit<0>.triggerChannel<0><3>=SPI_FLASH_CONTROL_inst/cur_reg_state_FSM_FFd4
Project.unit<0>.triggerChannel<0><4>=SPI_FLASH_CONTROL_inst/cur_reg_state_FSM_FFd5
Project.unit<0>.triggerChannel<0><5>=SPI_FLASH_CONTROL_inst/cur_reg_state_FSM_FFd6
Project.unit<0>.triggerChannel<1><0>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<0>
Project.unit<0>.triggerChannel<1><1>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<1>
Project.unit<0>.triggerChannel<1><2>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<2>
Project.unit<0>.triggerChannel<1><3>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<3>
Project.unit<0>.triggerChannel<1><4>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<4>
Project.unit<0>.triggerChannel<1><5>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<5>
Project.unit<0>.triggerChannel<2><0>=SPI_FLASH_CONTROL_inst/cur_reg_data<0>
Project.unit<0>.triggerChannel<2><1>=SPI_FLASH_CONTROL_inst/cur_reg_data<1>
Project.unit<0>.triggerChannel<2><2>=SPI_FLASH_CONTROL_inst/cur_reg_data<2>
Project.unit<0>.triggerChannel<2><3>=SPI_FLASH_CONTROL_inst/cur_reg_data<3>
Project.unit<0>.triggerChannel<2><4>=SPI_FLASH_CONTROL_inst/cur_reg_data<4>
Project.unit<0>.triggerChannel<2><5>=SPI_FLASH_CONTROL_inst/cur_reg_data<5>
Project.unit<0>.triggerChannel<2><6>=SPI_FLASH_CONTROL_inst/cur_reg_data<6>
Project.unit<0>.triggerChannel<2><7>=SPI_FLASH_CONTROL_inst/cur_reg_data<7>
Project.unit<0>.triggerChannel<3><0>=SPI_FLASH_CONTROL_inst/cur_reg_data_bit_index<0>
Project.unit<0>.triggerChannel<3><1>=SPI_FLASH_CONTROL_inst/cur_reg_data_bit_index<1>
Project.unit<0>.triggerChannel<3><2>=SPI_FLASH_CONTROL_inst/cur_reg_data_bit_index<2>
Project.unit<0>.triggerChannel<4><0>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<0>
Project.unit<0>.triggerChannel<4><1>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<1>
Project.unit<0>.triggerChannel<4><2>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<2>
Project.unit<0>.triggerChannel<4><3>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<3>
Project.unit<0>.triggerChannel<4><4>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<4>
Project.unit<0>.triggerChannel<4><5>=SPI_FLASH_CONTROL_inst/cur_reg_addr_bit_index<5>
Project.unit<0>.triggerChannel<5><0>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<0>
Project.unit<0>.triggerChannel<5><10>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<10>
Project.unit<0>.triggerChannel<5><11>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<11>
Project.unit<0>.triggerChannel<5><12>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<12>
Project.unit<0>.triggerChannel<5><13>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<13>
Project.unit<0>.triggerChannel<5><14>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<14>
Project.unit<0>.triggerChannel<5><15>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<15>
Project.unit<0>.triggerChannel<5><16>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<16>
Project.unit<0>.triggerChannel<5><17>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<17>
Project.unit<0>.triggerChannel<5><18>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<18>
Project.unit<0>.triggerChannel<5><19>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<19>
Project.unit<0>.triggerChannel<5><1>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<1>
Project.unit<0>.triggerChannel<5><20>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<20>
Project.unit<0>.triggerChannel<5><21>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<21>
Project.unit<0>.triggerChannel<5><22>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<22>
Project.unit<0>.triggerChannel<5><23>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<23>
Project.unit<0>.triggerChannel<5><2>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<2>
Project.unit<0>.triggerChannel<5><3>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<3>
Project.unit<0>.triggerChannel<5><4>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<4>
Project.unit<0>.triggerChannel<5><5>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<5>
Project.unit<0>.triggerChannel<5><6>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<6>
Project.unit<0>.triggerChannel<5><7>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<7>
Project.unit<0>.triggerChannel<5><8>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<8>
Project.unit<0>.triggerChannel<5><9>=SPI_FLASH_CONTROL_inst/cur_reg_cur_addr<9>
Project.unit<0>.triggerChannel<6><0>=SPI_FLASH_CONTROL_inst/cur_reg_desel_tick_count<0>
Project.unit<0>.triggerChannel<6><1>=SPI_FLASH_CONTROL_inst/cur_reg_desel_tick_count<1>
Project.unit<0>.triggerChannel<7><0>=SPI_FLASH_CONTROL_inst/cur_reg_poll_tick_count<0>
Project.unit<0>.triggerChannel<7><1>=SPI_FLASH_CONTROL_inst/cur_reg_poll_tick_count<1>
Project.unit<0>.triggerChannel<7><2>=SPI_FLASH_CONTROL_inst/cur_reg_poll_tick_count<2>
Project.unit<0>.triggerChannel<7><3>=SPI_FLASH_CONTROL_inst/cur_reg_poll_tick_count<3>
Project.unit<0>.triggerChannel<7><4>=SPI_FLASH_CONTROL_inst/cur_reg_poll_tick_count<4>
Project.unit<0>.triggerChannel<7><5>=SPI_FLASH_CONTROL_inst/cur_reg_poll_tick_count<5>
Project.unit<0>.triggerChannel<7><6>=SPI_FLASH_CONTROL_inst/cur_reg_poll_tick_count<6>
Project.unit<0>.triggerChannel<7><7>=SPI_FLASH_CONTROL_inst/cur_reg_poll_tick_count<7>
Project.unit<0>.triggerChannel<8><0>=SPI_FLASH_CONTROL_inst/cur_reg_fifo_rd_en
Project.unit<0>.triggerChannel<8><1>=SPI_FLASH_CONTROL_inst/cur_reg_mosi
Project.unit<0>.triggerChannel<8><2>=SPI_FLASH_CONTROL_inst/cur_reg_sn
Project.unit<0>.triggerChannel<8><3>=SPI_FLASH_CONTROL_inst/cur_reg_valid
Project.unit<0>.triggerChannel<8><4>=SPI_FLASH_CONTROL_inst/more_bytes_to_send
Project.unit<0>.triggerChannel<9><0>=SPI_FLASH_CONTROL_inst/next_data_byte<0>
Project.unit<0>.triggerChannel<9><1>=SPI_FLASH_CONTROL_inst/next_data_byte<1>
Project.unit<0>.triggerChannel<9><2>=SPI_FLASH_CONTROL_inst/next_data_byte<2>
Project.unit<0>.triggerChannel<9><3>=SPI_FLASH_CONTROL_inst/next_data_byte<3>
Project.unit<0>.triggerChannel<9><4>=SPI_FLASH_CONTROL_inst/next_data_byte<4>
Project.unit<0>.triggerChannel<9><5>=SPI_FLASH_CONTROL_inst/next_data_byte<5>
Project.unit<0>.triggerChannel<9><6>=SPI_FLASH_CONTROL_inst/next_data_byte<6>
Project.unit<0>.triggerChannel<9><7>=SPI_FLASH_CONTROL_inst/next_data_byte<7>
Project.unit<0>.triggerConditionCountWidth=0
Project.unit<0>.triggerMatchCount<0>=1
Project.unit<0>.triggerMatchCount<1>=1
Project.unit<0>.triggerMatchCount<2>=1
Project.unit<0>.triggerMatchCount<3>=1
Project.unit<0>.triggerMatchCount<4>=1
Project.unit<0>.triggerMatchCount<5>=1
Project.unit<0>.triggerMatchCount<6>=1
Project.unit<0>.triggerMatchCount<7>=1
Project.unit<0>.triggerMatchCount<8>=1
Project.unit<0>.triggerMatchCount<9>=1
Project.unit<0>.triggerMatchCountWidth<0><0>=0
Project.unit<0>.triggerMatchCountWidth<1><0>=0
Project.unit<0>.triggerMatchCountWidth<2><0>=0
Project.unit<0>.triggerMatchCountWidth<3><0>=0
Project.unit<0>.triggerMatchCountWidth<4><0>=0
Project.unit<0>.triggerMatchCountWidth<5><0>=0
Project.unit<0>.triggerMatchCountWidth<6><0>=0
Project.unit<0>.triggerMatchCountWidth<7><0>=0
Project.unit<0>.triggerMatchCountWidth<8><0>=0
Project.unit<0>.triggerMatchCountWidth<9><0>=0
Project.unit<0>.triggerMatchType<0><0>=1
Project.unit<0>.triggerMatchType<1><0>=1
Project.unit<0>.triggerMatchType<2><0>=1
Project.unit<0>.triggerMatchType<3><0>=1
Project.unit<0>.triggerMatchType<4><0>=1
Project.unit<0>.triggerMatchType<5><0>=1
Project.unit<0>.triggerMatchType<6><0>=1
Project.unit<0>.triggerMatchType<7><0>=1
Project.unit<0>.triggerMatchType<8><0>=1
Project.unit<0>.triggerMatchType<9><0>=1
Project.unit<0>.triggerPortCount=10
Project.unit<0>.triggerPortIsData<0>=true
Project.unit<0>.triggerPortIsData<1>=true
Project.unit<0>.triggerPortIsData<2>=true
Project.unit<0>.triggerPortIsData<3>=true
Project.unit<0>.triggerPortIsData<4>=true
Project.unit<0>.triggerPortIsData<5>=true
Project.unit<0>.triggerPortIsData<6>=true
Project.unit<0>.triggerPortIsData<7>=true
Project.unit<0>.triggerPortIsData<8>=true
Project.unit<0>.triggerPortIsData<9>=true
Project.unit<0>.triggerPortWidth<0>=6
Project.unit<0>.triggerPortWidth<1>=6
Project.unit<0>.triggerPortWidth<2>=8
Project.unit<0>.triggerPortWidth<3>=3
Project.unit<0>.triggerPortWidth<4>=6
Project.unit<0>.triggerPortWidth<5>=24
Project.unit<0>.triggerPortWidth<6>=2
Project.unit<0>.triggerPortWidth<7>=8
Project.unit<0>.triggerPortWidth<8>=5
Project.unit<0>.triggerPortWidth<9>=8
Project.unit<0>.triggerSequencerLevels=16
Project.unit<0>.triggerSequencerType=1
Project.unit<0>.type=ilapro
