
*** Running vivado
    with args -log usb_data_fifo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source usb_data_fifo.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source usb_data_fifo.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 311.516 ; gain = 101.762
INFO: [Synth 8-638] synthesizing module 'usb_data_fifo' [d:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0/SDHCAL_DAQ2V0.srcs/sources_1/ip/usb_data_fifo/synth/usb_data_fifo.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'usb_data_fifo' (28#1) [d:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0/SDHCAL_DAQ2V0.srcs/sources_1/ip/usb_data_fifo/synth/usb_data_fifo.vhd:73]
Finished RTL Elaboration : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 522.949 ; gain = 313.195
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 522.949 ; gain = 313.195
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 612.664 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:08 ; elapsed = 00:01:14 . Memory (MB): peak = 612.664 ; gain = 402.910
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:08 ; elapsed = 00:01:14 . Memory (MB): peak = 612.664 ; gain = 402.910
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:14 . Memory (MB): peak = 612.664 ; gain = 402.910
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:09 ; elapsed = 00:01:15 . Memory (MB): peak = 612.664 ; gain = 402.910
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 612.664 ; gain = 402.910
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:01:27 . Memory (MB): peak = 617.586 ; gain = 407.832
Finished Timing Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:27 . Memory (MB): peak = 627.281 ; gain = 417.527
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:01:27 . Memory (MB): peak = 638.035 ; gain = 428.281
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:01:27 . Memory (MB): peak = 638.035 ; gain = 428.281
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:01:27 . Memory (MB): peak = 638.035 ; gain = 428.281
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:22 ; elapsed = 00:01:27 . Memory (MB): peak = 638.035 ; gain = 428.281
Finished Renaming Generated Ports : Time (s): cpu = 00:01:22 ; elapsed = 00:01:27 . Memory (MB): peak = 638.035 ; gain = 428.281
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:01:28 . Memory (MB): peak = 638.035 ; gain = 428.281
Finished Renaming Generated Nets : Time (s): cpu = 00:01:22 ; elapsed = 00:01:28 . Memory (MB): peak = 638.035 ; gain = 428.281

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     8|
|2     |LUT1     |    26|
|3     |LUT2     |    38|
|4     |LUT3     |    22|
|5     |LUT4     |    30|
|6     |LUT5     |     9|
|7     |LUT6     |    10|
|8     |MUXCY    |    28|
|9     |RAMB36E1 |     4|
|10    |FDCE     |   168|
|11    |FDPE     |    17|
|12    |FDRE     |     5|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:01:28 . Memory (MB): peak = 638.035 ; gain = 428.281
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 1052.172 ; gain = 821.254
