<!doctype html>
<html lang="fr">
<head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="description" content="RISC-V Week 2022">
    <title>
      Spring 2022 RISC-V Week
    </title>

    <link rel="stylesheet" href="https://unpkg.com/purecss@1.0.0/build/pure-min.css" integrity="sha384-" crossorigin="anonymous">

    <!--[if lte IE 8]>
        <link rel="stylesheet" href="https://unpkg.com/purecss@1.0.0/build/grids-responsive-old-ie-min.css">
    <![endif]-->
    <!--[if gt IE 8]><!-->
        <link rel="stylesheet" href="https://unpkg.com/purecss@1.0.0/build/grids-responsive-min.css">
    <!--<![endif]-->

    <link rel="stylesheet" href="https://netdna.bootstrapcdn.com/font-awesome/4.0.3/css/font-awesome.css">

        <!--[if lte IE 8]>
            <link rel="stylesheet" href="css/layouts/marketing-old-ie.css">
        <![endif]-->
        <!--[if gt IE 8]><!-->
            <link rel="stylesheet" href="css/layouts/side-menu.css">
        <!--<![endif]-->
</head>
	<body>
<style>
A:link    { color: #273272 }
A:visited { color: #273272 }
A:hover   { color: #f7b217 }
B, Strong { color: #273272 }
HR        { color: #f7b217;
            margin-top:    0.15em;
            margin-bottom: 0.20em;
            margin-left:   2.00em;
            margin-right:  2.00em; }
H1        { color: #273272 }
H2        { color: #f7b217 }
H2 A, H2 A:link, H2 A:visited, H2 A:hover, H2 A:active { color: #f7b217 }
H3        { color: #0a6b7c }
</style>

<p style="text-align: center">
  <img src="media/RISC-V-Week-2022-05.jpg" alt="Spring 2022 RISC-V Week Banner" style="width: 90%;" />
</p>
<H2 style="text-align: center">
  <a href="./registration.html">Registration is now open for on-site and online participation!</a>
</H2>
<H1 style="text-align: center">
  3 days on RISC-V and Open-Source Hardware!
</H1>
<H2 style="text-align: center">
  Tuesday-Thursday, May 3-5, 2022 — <a href="https://www.sorbonne-universite.fr/en/university/rental-conference-facilities/international-conference-centre" title="Centre international de conférences de Sorbonne Université (CICSU)">CICSU</a>, <a href="https://www.sorbonne-universite.fr/en/university/rental-conference-facilities/international-conference-centre" title="Campus Pierre et Marie Curie">Campus Pierre et Marie Curie</a>, Paris
</H2>
<div class="pure-menu pure-menu-horizontal">
  <hr>
    <ul class="pure-menu-list">
      <li class="pure-menu-item">
      	<a href="./index.html" class="pure-menu-link">Your Week</a>
      </li>
      <li class="pure-menu-item">
	<a href="./program-riscv-meeting.html" class="pure-menu-link">May 3-4</a>
      </li>
      <li class="pure-menu-item">
	<a href="./program-riscv-international-day.html" class="pure-menu-link">May 5</a>
      </li>
      <!-- <li class="pure-menu-item"> -->
      <!-- 	<a href="/program.html" class="pure-menu-link">Advance Program</a> -->
      <!-- </li> -->
      <li class="pure-menu-item">
	<a href="./posters.html" class="pure-menu-link">Posters</a>
      </li>
      <li class="pure-menu-item">
	<a href="./exhibition.html" class="pure-menu-link">Exhibition</a>
      </li>
      <li class="pure-menu-item">
	<a href="./sponsors.html" class="pure-menu-link">Sponsors</a>
      </li>
      <li class="pure-menu-item">
	<a href="./registration.html" class="pure-menu-link">Registration</a>
      </li>
      <li class="pure-menu-item">
	<a href="./venue.html" class="pure-menu-link">Venue</a>
      </li>
      <li class="pure-menu-item">
	<a href="../about-series.html" class="pure-menu-link">About & Series</a>
      </li>
    </ul>
  <hr>
</div>

<div id="main">
    <div class="content">
        <h1 id="POSTERS-1">First Poster Session</h1>
<p>The first poster session will start on <strong>Tuesday May 3 at 09h00</strong>, and will last until <strong>Wednesday 4 at 10h30</strong> – the end of the morning break.</p>
<h2 id="MAZURE">Enabling RISC-V in Large Scale FPGA Platforms</h2>
<p>By <strong>Daniel J. Mazure</strong>, <strong>Alexander Kropotov</strong>, <strong>Francelly Cano</strong>, <strong>Bachir Fradj</strong>, <strong>Elias Perdomo</strong>, <strong>Alexander Fell</strong>, <strong>Teresa Cervero</strong>, <strong>John Davis</strong> (Barcelona Supercomputing Center).</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Daniel-Mazure-poster-abstract.pdf">abstract</a>).</p>
<h2 id="CHAVER">RVfpga: Understanding - Computer Architecture</h2>
<p>By <strong>Daniel Chaver</strong> (University Complutense of Madrid) and <strong>Sarah Harris</strong> (University of Nevada Las Vegas) and <strong>Zubair Kakakhel</strong> (AZKY Tech Labs) and <strong>Hamza Liaqat</strong> (AZKY Tech Labs) and <strong>Robert Owen</strong> (Imagination Technologies) and <strong>Olof Kindgren</strong> (Qamcom Research &amp; Technology) and <strong>Luis Pinuel</strong> (University Complutense of Madrid) and <strong>Ivan Kravets</strong> (Platform IO) and <strong>Valerii Koval</strong> (Platform IO) and <strong>Ted Marena</strong> (Western Digital) and <strong>Roy Kravitz</strong> (Portland State University)</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Daniel-Chaver-poster-abstract.pdf">abstract</a>).</p>
<h2 id="MANNINO">Direct Convolution: Performance Effects of Loops Ordering and Parallelization</h2>
<p>By <strong>Mirco Mannino</strong> (Department of Information Engineering and Mathematics, University of Siena, Italy) and <strong>Andrea Mondelli</strong> (Huawei Technologies Research Development (UK) Ltd, Cambridge, England, United Kingdom) and <strong>Sandro Bartolini</strong> (Department of Information Engineering and Mathematics, University of Siena, Italy)</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Mirco-Mannino-poster-abstract.pdf">abstract</a>).</p>
<h2 id="VALENTE">A RISC-V Heterogeneous SoC for Embedded Devices</h2>
<p>By <strong>Luca Valente</strong> (DEI, University of Bologna, Italy) and <strong>Mattia Sinigaglia</strong> (DEI, University of Bologna, Italy) and <strong>Yvan Tortorella</strong> (DEI, University of Bologna, Italy) and <strong>Davide Rossi</strong> (DEI, University of Bologna, Italy) and <strong>Luca Benini</strong> (DEI, University of Bologna, Italy and IIS lab, ETH Zurich, Switzerland)</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Luca-Valente-poster-abstract.pdf">abstract</a>).</p>
<h2 id="ROKICKI">Comet: a RISC-V Core Synthesized from C++ Specifications</h2>
<p>By <strong>Simon Rokicki</strong> (Univ Rennes, Inria, IRISA) and <strong>Joseph Paturel</strong> (Univ Rennes, Inria, IRISA) and <strong>Olivier Sentieys</strong> (Univ Rennes, Inria, IRISA)</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Simon-Rokicki-poster-abstract.pdf">abstract</a>).</p>
<h2 id="CHAMELOT">SCI-FI: Control Signal, Code, and Control Flow Integrity against Fault Injection Attacks</h2>
<p>By <strong>Thomas Chamelot</strong> (CEA, List) and <strong>Damien Couroussé</strong> (CEA, List) and <strong>Karine Heydemann</strong> (Sorbonne Univesité, LIP6)</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Thomas-Chamelot-poster-abstract.pdf">abstract</a>).</p>
<h2 id="NOURIPAYAM">An Energy-Efficient Near-Memory Computing Architecture for CNN Inference at Cache Level</h2>
<p>By <strong>Masoud Nouripayam</strong> (Dept. of Electrical and Information Technology, Lund University, Sweden) and <strong>Arturo Prieto</strong> (Dept. of Electrical and Information Technology, Lund University, Sweden) and <strong>Vignajeth Kuttuva Kishorelal</strong> (Dept. of Electrical and Information Technology, Lund University, Sweden) and <strong>Joachim Rodrigues</strong> (Dept. of Electrical and Information Technology, Lund University, Sweden)</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Masoud-Nouripayam-poster-abstract.pdf">abstract</a>).</p>
<h2 id="GRUIN">MINOTAuR: A Timing-Predictable Open Source RISC-V Core Featuring Speculative Execution</h2>
<p>By <strong>Alban Gruin</strong> (IRIT — Université Toulouse 3 — CNRS) and <strong>Thomas Carle</strong> (IRIT — Université Toulouse 3 — CNRS) and <strong>Christine Rochange</strong> (IRIT — Université Toulouse 3 — CNRS) and <strong>Pascal Sainrat</strong> (IRIT — Université Toulouse 3 — CNRS)</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Alban-Gruin-poster-abstract.pdf">abstract</a>).</p>
<h2 id="BARBIROTTA">Implementing Functional Safety in a RISC-V Interleaved-Multi-Threading Processor Core</h2>
<p>By <strong>Marcello Barbirotta</strong> (Sapienza University of Rome, Italy) and <strong>Abdallah Cheikh</strong> (Sapienza University of Rome, Italy) and <strong>Antonio Mastrandrea</strong> (Sapienza University of Rome, Italy) and <strong>Francesco Menichelli</strong> (Sapienza University of Rome, Italy) and <strong>Mauro Olivieri</strong> (Sapienza University of Rome, Italy)</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Marcello-Barbirotta-poster-abstract.pdf">abstract</a>).</p>
<h2 id="TOLLEC">Formal Analysis of Fault Injection Effects on RISC-V Microarchitecture Models</h2>
<p>By <strong>Simon Tollec</strong> (Univ. Paris-Saclay, CEA, List) and <strong>Mihail Asavoae</strong> (Univ. Paris-Saclay, CEA, List) and <strong>Damien Couroussé</strong> (Univ. Grenoble Alpes, CEA, List) and <strong>Mathieu Jan</strong> (Univ. Paris-Saclay, CEA, List) and <strong>Karine Heydemann</strong> (Sorbonne Univ., CNRS, LIP6)</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Simon-Tollec-poster-abstract.pdf">abstract</a>).</p>
<h2 id="FAYE">Open Hardware for Near-Sensor Signal Processing and Machine Learning</h2>
<p>By <strong>Faye Joseph</strong> (IETR - UMR CNRS 6164, INSA Rennes, FRANCE) and <strong>Maxime Pelcat</strong> (IETR - UMR CNRS 6164, INSA Rennes, FRANCE) and <strong>Jean-François Nezan</strong> (IETR - UMR CNRS 6164, INSA Rennes, FRANCE) and <strong>Kevin Martin</strong> (Univ. Bretagne-Sud, UMR CNRS 6285, Lab-STICC F-56100 Lorient, France) and <strong>Shuvra S. Bhattacharyya</strong> (University of Maryland, College Park, USA)</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Joseph-Faye-poster-abstract.pdf">abstract</a>).</p>
<h2 id="MAHALE">A RISC-V VPU for Very Long and Sparse Vectors</h2>
<p>By <strong>Gopinath Mahale</strong> (Barcelona Supercomputing Center) and <strong>Karim Charfi</strong> (Barcelona Supercomputing Center) and <strong>Tejas Limbasiya</strong> (Barcelona Supercomputing Center) and <strong>Teresa Cervero</strong> (Barcelona Supercomputing Center) and <strong>John Davis</strong> (Barcelona Supercomputing Center)</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Gopinath-Mahale-poster-abstract.pdf">abstract</a>).</p>
<h2 id="FERREIRA">Energy-Efficient Application-Specific Instruction-Set Processor for Feature Extraction in Smart Vision Systems</h2>
<p>By <strong>Lucas Ferreira</strong> (Electrical and Information Technology Department, Lund University, Sweden) and <strong>Steffen Malkowsky</strong> (Electrical and Information Technology Department, Lund University, Sweden) and <strong>Patrik Persson</strong> (Mathematics Department, Lund University, Sweden) and <strong>Sven Karlsson</strong> (DTU Compute, Technical University of Denmark, Denmark) and <strong>Karl Åström</strong> (Mathematics Department, Lund University, Sweden) and <strong>Liang Liu</strong> (Electrical and Information Technology Department, Lund University, Sweden)</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Lucas-Ferreira-poster-abstract.pdf">abstract</a>).</p>
<h2 id="VANHOOF">Variability-aware Deep Sub-micron Low- energy Designs for IoT RISC-V Processors</h2>
<p>By <strong>Bob Vanhoof</strong> (MICAS – ESAT – KU Leuven) and <strong>Clara Nieto Taladriz Moreno</strong> (MICAS – ESAT – KU Leuven) and <strong>Wim Dehaene</strong> (MICAS – ESAT – KU Leuven)</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Bob-Vanhoof-poster-abstract.pdf">abstract</a>).</p>
<h2 id="SA">RISC-V Virtualization for a CVA6-based SoC</h2>
<p>By <strong>Bruno Sá</strong> (Centro Algoritmi - University of Minho DEI) and <strong>Luca Valente</strong> (DEI, University of Bologna, Italy) and <strong>José Martins</strong> (Centro Algoritmi - University of Minho DEI) and <strong>Davide Rossi</strong> (DEI, University of Bologna, Italy) and <strong>Luca Benini</strong> (DEI, University of Bologna, Italy and IIS lab, ETH Zurich, Switzerland) and <strong>Sandro Pinto</strong> (Centro Algoritmi - University of Minho DEI)</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Bruno-S%C3%A1-poster-abstract.pdf">abstract</a>).</p>
<h2 id="AITBENSAID">Pipeline Datapath Models from RISC-V based cores</h2>
<p>By <strong>Samira Ait Bensaid</strong> (Université Paris-Saclay, CEA, List, F-91120, Palaiseau, France) and <strong>Mihail Asavoae</strong> (Université Paris-Saclay, CEA, List, F-91120, Palaiseau, France) and <strong>Farhat Thabet</strong> (Université Paris-Saclay, CEA, List, F-91120, Palaiseau, France) and <strong>Mathieu Jan</strong> (Université Paris-Saclay, CEA, List, F-91120, Palaiseau, France).</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Samira-AitBensaid-poster-abstract.pdf">abstract</a>).</p>
<h2 id="ATTARI">An Application Specific Processor for CNN-Based Massive MIMO Positioning</h2>
<p>By <strong>Mohammad Attari</strong> (Dept. of Electrical and Information Technology, Lund University, Sweden) and <strong>Jesús Rodriguez Sánchez</strong> (Dept. of Electrical and Information Technology, Lund University, Sweden) and <strong>Liang Liu</strong> (Dept. of Electrical and Information Technology, Lund University, Sweden) and <strong>Steffen Malkowsky</strong> (Dept. of Electrical and Information Technology, Lund University, Sweden)</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Mohammad-Attari-poster-abstract.pdf">abstract</a>).</p>
<h2 id="PILJIC">Accelerating applications with RISC-V Systolic Array Coprocessors</h2>
<p>By <strong>Igor Piljić</strong> (University of Zagreb, Croatia) and <strong>Luka Mrković</strong> (University of Zagreb, Croatia) and <strong>Mate Kovač</strong> (University of Zagreb, Croatia) and <strong>Mario Kovač</strong> (University of Zagreb, Croatia) and <strong>Mehmet Alp Sarkisla</strong> (TÜBİTAK BİLGEM Kocaeli, Turkey) and <strong>Can Kurt</strong> (TÜBİTAK BİLGEM Kocaeli, Turkey) and <strong>Hikmet Öztürk</strong> (TÜBİTAK BİLGEM Kocaeli, Turkey) and <strong>Said Seferbey</strong> (TÜBİTAK BİLGEM Kocaeli, Turkey) and <strong>Alexander Fell</strong> (Barcelona Supercomputing Center) and <strong>Roger Ferrer</strong> (Barcelona Supercomputing Center) and <strong>Teresa Cervero</strong> (Barcelona Supercomputing Center) and <strong>John Davies</strong> (Barcelona Supercomputing Center)</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Igor-Pilji%C4%87-poster-abstract.pdf">abstract</a>).</p>
<h2 id="TALAKI">A memory hierarchy protected against Side-channel Attacks</h2>
<p>By <strong>Ezinam Talaki</strong> (Univ. Grenoble Alpes, CEA, Leti, F-38000 Grenoble, France) and <strong>Olivier Savry</strong> (Univ. Grenoble Alpes, CEA, Leti, F-38000 Grenoble, France) and <strong>David Hely</strong> (Univ. Grenoble Alpes, CEA, Leti, F-38000 Grenoble, France) and <strong>Mathieu Bouvier Des Noes</strong> (Univ. Grenoble Alpes, CEA, Leti, F-38000 Grenoble, France)</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Ezinam-Talaki-poster-abstract.pdf">abstract</a>).</p>
<h1 id="POSTERS-2">Second Poster Session</h1>
<p>The second poster session will start sometime after the morning break on <strong>Wednesday 4 at 10h30</strong>, and will last until the afternoon break on the next day, that is <strong>Thursday May 5, at 15h30</strong>.</p>
<h2 id="JAAMOUM">Noise-Free Security Assessment of Eviction Set Construction Algorithms with Randomized Caches</h2>
<p>By <strong>Amine Jaamoum</strong> (CEA, LETI MINATEC Campus, University Grenoble Alpes) and <strong>Thomas Hiscock</strong> (CEA, LETI MINATEC Campus, University Grenoble Alpes) and <strong>Giorgio Di Natale</strong> (CNRS, Grenoble INP, TIMA, University Grenoble Alpes, Grenoble)</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Amine-Jaamoun-poster-abstract.pdf">abstract</a>).</p>
<h2 id="GRAY">Composable Custom Extensions and Custom Function Units for RISC-V</h2>
<p>By <strong>Jan Gray</strong> (Gray Research) and <strong>Tim Vogt</strong> (Lattice Semiconductor) and <strong>Tim Callahan</strong> (Google) and <strong>Charles Papon</strong> (SpinalHDL) and <strong>Guy Lemieux</strong> (University of British Columbia) and <strong>Maciej Kurc</strong> (Antmicro) and <strong>Karol Gugala</strong> (Antmicro)</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Jan-Gray-poster-abstract.pdf">abstract</a>).</p>
<h2 id="BADAROUX">Arbitrary and Variable Precision Floating-Point Arithmetic Support in Dynamic Binary Translation</h2>
<p>By <strong>Marie Badaroux</strong> (Univ. Grenoble Alpes, CNRS, Grenoble INP, TIMA Grenoble, France) and <strong>Frédéric Pétrot</strong> (Univ. Grenoble Alpes, CNRS, Grenoble INP, TIMA Grenoble, France)</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Marie-Badaroux-poster-abstract.pdf">abstract</a>).</p>
<h2 id="SCHULZ">Using the TUM Uncore Environment for RISC-V for Teaching, AI and Quantum Computing</h2>
<p>By <strong>Martin Schulz</strong>, <strong>Alexis Engelke</strong>, and <strong>Carsten Trinitis</strong> (Technical University Münich).</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Martin-Schulz-poster-abstract.pdf">abstract</a>).</p>
<h2 id="BARTOLINI">Meet Monte Cimone: Exploring RISC-V High Performance Compute Clusters</h2>
<p>By <strong>Andrea Bartolini</strong> (University of Bologna, Italy) and <strong>Federico Ficarelli</strong> (University of Bologna, CINECA, Italy) and <strong>Emanuele Parisi</strong> (University of Bologna, Italy) and <strong>Francesco Beneventi</strong> (University of Bologna, Italy) and <strong>Francesco Barchi</strong> (University of Bologna, Italy) and <strong>Daniele Gregori</strong> (E4 Company S.p.A., Italy) and <strong>Fabrizio Magugliani</strong> (E4 Company S.p.A., Italy) and <strong>Marco Cicala</strong> (E4 Company S.p.A., Italy) and <strong>Cosimo Gianfreda</strong> (E4 Company S.p.A., Italy) and <strong>Daniele Cesarini</strong> (E4 Company S.p.A., Italy) and <strong>Andrea Acquaviva</strong> (University of Bologna, Italy) and <strong>Luca Benini</strong> (University of Bologna, Italy)</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Andrea-Bartolini-poster-abstract.pdf">abstract</a>).</p>
<h2 id="CHOTIN">An open CAD flow to optimised key gate insertion in logic locking</h2>
<p>By <strong>Roselyne Chotin</strong> (Sorbonne Université, CNRS, LIP6) and <strong>Lilia Zaourar</strong> (Université Paris-Saclay, CEA).</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Roselyne-Chotin-poster-abstract.pdf">abstract</a>).</p>
<h2 id="BELLOCCHI">Agile Design Methodology for Accelerator-Rich Cluster-based RISC-V SoC</h2>
<p>By <strong>Gianluca Bellocchi</strong> (University of Modena and Reggio Emilia, 41125 Modena, Italy) and <strong>Alessandro Capotondi</strong> (University of Modena and Reggio Emilia, 41125 Modena, Italy) and <strong>Luca Benini</strong> (ETH Zürich, 8092 Zürich, Switzerland and University of Bologna, 40131 Bologna, Italy) and <strong>Andrea Marongiu</strong> (University of Modena and Reggio Emilia, 41125 Modena, Italy)</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Gianluca-Bellocchi-poster-abstract.pdf">abstract</a>).</p>
<h2 id="MAZZOLA">whISPer: Enhancing MemPool to Make an Open and General-Purpose Image Signal Processor</h2>
<p>By <strong>Sergio Mazzola</strong> (Integrated Systems Laboratory (IIS), ETH Zürich, Zürich, Switzerland) and <strong>Samuel Riedel</strong> (Integrated Systems Laboratory (IIS), ETH Zürich, Zürich, Switzerland) and <strong>Matheus Cavalcante</strong> (Integrated Systems Laboratory (IIS), ETH Zürich, Zürich, Switzerland) and <strong>Luca Benini</strong> (Integrated Systems Laboratory (IIS), ETH Zürich, Zürich, Switzerland and DEI, University of Bologna, Bologna, Italy)</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Sergio-Mazzola-poster-abstract.pdf">abstract</a>).</p>
<h2 id="ELBOUAZZATI">Towards Low-Power and Low Data-Rate Software-Defined Radio Baseband with RISC-V Processor for Flexibility and Security</h2>
<p>By <strong>Mohamed El Bouazzati</strong> (Univ. Bretagne-Sud, UMR 6285, Lab-STICC F-56100 Lorient, France) and <strong>Philippe Tanguy</strong> (Univ. Bretagne-Sud, UMR 6285, Lab-STICC F-56100 Lorient, France) and <strong>Guy Gogniat</strong> (Univ. Bretagne-Sud, UMR 6285, Lab-STICC F-56100 Lorient, France)</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Mohamed-ElBouazzati-poster-abstract.pdf">abstract</a>).</p>
<h2 id="TOURRES">Specialized Scalar and SIMD instructions for Error Correction Codes Decoding on RISC-V processor</h2>
<p>By <strong>Tourres Mael</strong> (Laboratoire Lab-STICC (UMR 6285) Université de Bretagne Sud, France and Laboratoire IMS (UMR 5218) Bordeaux-INP, France) and <strong>Cyrille Chavet</strong> (Laboratoire Lab-STICC (UMR 6285) Université de Bretagne Sud, France) and <strong>Bertrand Le Gal</strong> (Laboratoire IMS (UMR 5218) Bordeaux-INP, France) and <strong>Jérémie Crenne</strong> (Laboratoire IMS (UMR 5218) Bordeaux-INP, France) and <strong>Philippe Coussy</strong> (Laboratoire Lab-STICC (UMR 6285) Université de Bretagne Sud, France)</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Mael-Tourres-poster-abstract.pdf">abstract</a>).</p>
<h2 id="JAIN">Towards the next generation Heterogeneous Multi-core Multi-accelerator Architectures for Machine Learning</h2>
<p>By <strong>Vikram Jain</strong> (MICAS, KU Leuven, Belgium) and <strong>Giuseppe Sarda</strong> (MICAS, KU Leuven, Imec, Belgium) and <strong>Pouya Houshmand</strong> (MICAS, KU Leuven, Belgium) and <strong>Marian Verhelst</strong> (MICAS, KU Leuven, Imec, Belgium)</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Vikram-Jain-poster-abstract.pdf">abstract</a>).</p>
<h2 id="IBRAHIM">Deterministic Cache Coherent ManyCore Environment for Embedded Systems</h2>
<p>By <strong>Alaa Ibrahim</strong> (DEI, University of Bologna, Italy) and <strong>Gianmacro Ottavi</strong> (DEI, University of Bologna, Italy) and <strong>Luca Benini</strong> (DEI, University of Bologna, Italy and IIS lab, ETH Zurich, Switzerland) and <strong>Davide Rossi</strong> (DEI, University of Bologna, Italy)</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Alaa-Ibrahim-poster-abstract.pdf">abstract</a>).</p>
<h2 id="SCHULTHESS">RISC-V based Embedded Systems For Always-on Energy Efficient Smart Sensing with TinyML</h2>
<p>By <strong>Lukas Schulthess</strong> (Dep. Of Information technology and Electrical Engineering ETH Zurich, Switzerland) and <strong>Tommaso Polonelli</strong> (Dep. Of Information technology and Electrical Engineering ETH Zurich, Switzerland) and <strong>Michele Magno</strong> (Dep. Of Information technology and Electrical Engineering ETH Zurich, Switzerland)</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Lukas-Schulthess-poster-abstract.pdf">abstract</a>).</p>
<h2 id="GORIUS">Automatic RISC-V Processor Synthesis using Speculative Pipelining</h2>
<p>By <strong>Jean-Michel Gorius</strong> (Univ Rennes, Inria, CNRS, IRISA) and <strong>Simon Rokicki</strong> (Univ Rennes, Inria, CNRS, IRISA) and <strong>Steven Derrien</strong> (Univ Rennes, Inria, CNRS, IRISA)</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Jean-Michel-Gorius-poster-abstract.pdf">abstract</a>).</p>
<h2 id="LEPLUS">Insertion of random delay with context-aware dummy instructions generator in a RISC-V processor</h2>
<p>By <strong>Gaëtan Leplus</strong> (LETI CEA Grenoble, France) and <strong>Olivier Savry</strong> (LETI CEA Grenoble, France) and <strong>Lilian Bossuet</strong> (Laboratoire Hubert Curien Jean Monnet University Saint-Etienne, France)</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Ga%C3%ABtan-Leplus-poster-abstract.pdf">abstract</a>).</p>
<h2 id="OTTAVI">Removing Load-use dependencies bottleneck from CVA6 application class core</h2>
<p>By <strong>Gianmarco Ottavi</strong> (DEI, University of Bologna, Italy) and <strong>Davide Rossi</strong> (DEI, University of Bologna, Italy) and <strong>Luca Benini</strong> (DEI, University of Bologna, Italy and IIS lab, ETH Zurich, Switzerland)</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Gianmarco-Ottavi-poster-abstract.pdf">abstract</a>).</p>
<h2 id="FERNANDES">Experimental evaluation of neutron-induced errors on a RISCV processor</h2>
<p>By <strong>Fernando Fernandes dos Santos</strong> (French Institute for Research in Computer Science and Automation (INRIA)) and <strong>Angeliki Kritikakou</strong> (French Institute for Research in Computer Science and Automation (INRIA)) and <strong>Olivier Sentieys</strong> (French Institute for Research in Computer Science and Automation (INRIA))</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Fernando-FernandesdosSantos-poster-abstract.pdf">abstract</a>).</p>
<h2 id="SHAH">Graph Analytics on RISC-V GPU: Where are the Bottlenecks?</h2>
<p>By <strong>Nimish Shah</strong> (ESAT-MICAS, KU Leuven) and <strong>Marian Verhelst</strong> (ESAT-MICAS, KU Leuven)</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Nimish-Shah-poster-abstract.pdf">abstract</a>).</p>
<h2 id="OTTAVIANO">ControlPULP: A Multi-Core RISC-V Power Controller for HPC Processors</h2>
<p>By <strong>Alessandro Ottaviano</strong> (ETH Zürich, Zürich, Switzerland) and <strong>Robert Balas</strong> (ETH Zürich, Zürich, Switzerland) and <strong>Giovanni Bambini</strong> (DEI, University of Bologna, Italy) and <strong>Davide Rossi</strong> (DEI, University of Bologna, Italy) and <strong>Luca Benini</strong> (DEI, University of Bologna, Italy and IIS lab, ETH Zurich, Switzerland) and <strong>Andrea Bartolini</strong> (DEI, University of Bologna, Italy)</p>
<p>(<a href="./media/posters/4th-RISC-V-Meeting-2022-05-03-Alessandro-Ottaviano-poster-abstract.pdf">abstract</a>).</p>
    </div> <!-- /content -->
</div> <!-- /main -->

<footer id="footer">
    <div class="footer is-center">
        Banner based on <a href="https://en.wikipedia.org/wiki/File:Paris_Night.jpg">Paris Night</a> (<a href="https://creativecommons.org/licenses/by-sa/4.0/">CC BY-SA 4.0</a>) by <a href="https://commons.wikimedia.org/wiki/User:Benh">Ben LIEU SONG</a>
        −
        Site generated by <a href="http://jaspervdj.be/hakyll">Hakyll</a>
        and <a href="http://johnmacfarlane.net/pandoc">pandoc</a>
        −
         Last modified on <a href="https://github.com/open-src-soc/2022-05/commits/gh-pages">2022-04-28T09:58:55+02:00</a> 
    </div>
</footer>

<script src="js/ui.js"></script>

</body>
</html>
