
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 29000000
Number of CPUs: 1
LLC sets: 8192
LLC ways: 8
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-342870169847-trace.gz
CPU 0 Bimodal branch predictor
CPU 0 L1D next line prefetcher
CPU 0 L2C IP-based stride prefetcher

Warmup complete CPU 0 instructions: 1000001 cycles: 666937 (Simulation time: 0 hr 0 min 4 sec) 

Heartbeat CPU 0 instructions: 10000000 cycles: 8922836 heartbeat IPC: 1.12072 cumulative IPC: 1.09013 (Simulation time: 0 hr 0 min 46 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 18229738 heartbeat IPC: 1.07447 cumulative IPC: 1.08183 (Simulation time: 0 hr 1 min 26 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-342870169847-trace.gz
Heartbeat CPU 0 instructions: 30000000 cycles: 27365336 heartbeat IPC: 1.09462 cumulative IPC: 1.08621 (Simulation time: 0 hr 2 min 10 sec) 
Finished CPU 0 instructions: 29000001 cycles: 26698400 cumulative IPC: 1.08621 (Simulation time: 0 hr 2 min 10 sec) 

CPU 0 Branch Prediction Accuracy: 99.6017% MPKI: 0.189793

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.08621 instructions: 29000001 cycles: 26698400
L1D TOTAL     ACCESS:   17606054  HIT:   17442363  MISS:     163691
L1D LOAD      ACCESS:    9285521  HIT:    9278757  MISS:       6764
L1D RFO       ACCESS:    2565927  HIT:    2535876  MISS:      30051
L1D PREFETCH  ACCESS:    5754606  HIT:    5627730  MISS:     126876
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    9694176  ISSUED:    9580833  USEFUL:     126408  USELESS:       5167
L1I TOTAL     ACCESS:    7401484  HIT:    7401153  MISS:        331
L1I LOAD      ACCESS:    7401484  HIT:    7401153  MISS:        331
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C TOTAL     ACCESS:     252249  HIT:     159141  MISS:      93108
L2C LOAD      ACCESS:       7079  HIT:       6098  MISS:        981
L2C RFO       ACCESS:      29658  HIT:        161  MISS:      29497
L2C PREFETCH  ACCESS:     129775  HIT:      67149  MISS:      62626
L2C WRITEBACK ACCESS:      85737  HIT:      85733  MISS:          4
L2C PREFETCH  REQUESTED:       2880  ISSUED:       2880  USEFUL:       1269  USELESS:      61383
LLC TOTAL     ACCESS:     178349  HIT:     105810  MISS:      72539
LLC LOAD      ACCESS:        979  HIT:        513  MISS:        466
LLC RFO       ACCESS:      29497  HIT:       4967  MISS:      24530
LLC PREFETCH  ACCESS:      62628  HIT:      15085  MISS:      47543
LLC WRITEBACK ACCESS:      85245  HIT:      85245  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        343  USELESS:      12594
Major fault: 0 Minor fault: 1068
CPU 0 L1D next line prefetcher final stats
CPU 0 L2C PC-based stride prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      61423  ROW_BUFFER_MISS:      11116
 DBUS_CONGESTED:      24370
 WQ ROW_BUFFER_HIT:       9238  ROW_BUFFER_MISS:       9621  FULL:          0

 AVG_CONGESTED_CYCLE: 14
