// Seed: 1592766296
module module_0 (
    id_1
);
  input wire id_1;
  always @(posedge 1) begin : LABEL_0
    {id_1} <= -1 < -1'b0;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wand id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output uwire id_3;
  inout wire id_2;
  input wire id_1;
  nor primCall (id_8, id_1, id_6, id_14, id_4, id_2, id_13, id_11, id_12);
  module_0 modCall_1 (id_8);
  wire id_16;
  ;
  assign id_3 = 1;
  parameter id_17 = -1 == 1;
  logic id_18;
  assign id_9 = 1'b0 >= id_13;
endmodule
