
===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_tt_025C_1v80 Corner ===================================

Startpoint: B[0] (input port clocked by __VIRTUAL_CLK__)
Endpoint: P[1] (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     1    0.002436    0.018182    0.009080    2.009080 ^ B[0] (in)
                                                         B[0] (net)
                      0.018182    0.000000    2.009080 ^ input3/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.018379    0.199767    0.188115    2.197196 ^ input3/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net3 (net)
                      0.199770    0.000648    2.197844 ^ _07_/A_N (sky130_fd_sc_hd__and2b_1)
     2    0.006315    0.048571    0.221850    2.419694 v _07_/X (sky130_fd_sc_hd__and2b_1)
                                                         _02_ (net)
                      0.048571    0.000209    2.419903 v _09_/A2 (sky130_fd_sc_hd__o31a_1)
     1    0.003120    0.048845    0.272329    2.692232 v _09_/X (sky130_fd_sc_hd__o31a_1)
                                                         net6 (net)
                      0.048845    0.000232    2.692464 v output6/A (sky130_fd_sc_hd__buf_2)
     1    0.034203    0.089775    0.180809    2.873273 v output6/X (sky130_fd_sc_hd__buf_2)
                                                         P[1] (net)
                      0.089813    0.001702    2.874975 v P[1] (out)
                                              2.874975   data arrival time

                      0.000000   10.000000   10.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -2.874975   data arrival time
---------------------------------------------------------------------------------------------
                                              4.875025   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
