var structefuse__target__offsets__t =
[
    [ "fab_designation_offset", "structefuse__target__offsets__t.html#aca45f70e1f7c94f7a078db3ba8654f62", null ],
    [ "internal1_offset", "structefuse__target__offsets__t.html#a4801c1d9666ab98a234652cf77a974b3", null ],
    [ "internal2_offset", "structefuse__target__offsets__t.html#acffde086498a6e9bec9334f6d1841b01", null ],
    [ "lot_designation_offset", "structefuse__target__offsets__t.html#a41e4cb69441dac7e023112a44c4571e6", null ],
    [ "lot_number_offset", "structefuse__target__offsets__t.html#a8e7e9e91dd9868fd18d5d2da9ab67355", null ],
    [ "m7serial_offset", "structefuse__target__offsets__t.html#a2ecd65dfa7ff391a64c9eca539f923c7", null ],
    [ "name", "structefuse__target__offsets__t.html#a25d387166bf7e52a98dda2ca0cba0c3a", null ],
    [ "oscillator_count_offset", "structefuse__target__offsets__t.html#a77b728c179df3917af5aa4eaf84fba17", null ],
    [ "overclocking_offset", "structefuse__target__offsets__t.html#a62b0001cc2935ff15a13019b189cf190", null ],
    [ "total_size", "structefuse__target__offsets__t.html#a2973a742c1dd1b4c7583fe56913f63ac", null ],
    [ "wafer_number_offset", "structefuse__target__offsets__t.html#afe4e584e0d56aa741aa3a04a0bdd32d7", null ],
    [ "wafer_region_offset", "structefuse__target__offsets__t.html#a351d8bd9a3cf6c2b76a6e66d263f4973", null ]
];