# 4-stage-pipeline-processor
Implement a 4-stage pipelined processor supporting data transfer (mov), constant addition (addi), and unconditional jump (J) instructions.
