// Seed: 3235709525
module module_0 (
    output supply1 id_0,
    output uwire id_1,
    input tri id_2,
    output tri0 id_3,
    output tri id_4,
    input wor id_5,
    output tri0 id_6,
    input tri0 id_7,
    input tri0 id_8,
    input wor id_9,
    output tri1 id_10
);
  specify
    (negedge id_12 => (id_13 +: id_7)) = (id_8, 1);
    (id_14 => id_15) = (1'd0 : 1  : id_15, 1'b0);
    (id_16 *> id_17) = (1'b0 : 0 : id_8, 1);
  endspecify
endmodule
module module_1 (
    output tri   id_0,
    output uwire id_1,
    output tri1  id_2
    , id_6,
    input  tri0  id_3,
    output tri   id_4
);
  wire id_7;
  module_0(
      id_0, id_1, id_3, id_2, id_2, id_3, id_1, id_3, id_3, id_3, id_0
  );
endmodule
