// Seed: 1620691045
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
program module_1 (
    id_1#(
        .id_2(1 & -1'b0),
        .id_3(id_4)
    ),
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire [1 : ""] id_9;
  supply1 id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  assign id_8 = id_14;
  assign id_4 = -1;
  always begin : LABEL_0
    @*;
  end
  assign id_12 = 1'b0;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_15
  );
endprogram
