Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Oct 23 22:53:17 2022
| Host         : 603-08 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_LightStand_timing_summary_routed.rpt -pb top_LightStand_timing_summary_routed.pb -rpx top_LightStand_timing_summary_routed.rpx -warn_on_violation
| Design       : top_LightStand
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (25)
5. checking no_input_delay (4)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_curState_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_curState_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_curState_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_curState_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_curState_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: clkdiv/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (25)
-------------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.003        0.000                      0                  109        0.209        0.000                      0                  109        4.500        0.000                       0                   115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.003        0.000                      0                  109        0.209        0.000                      0                  109        4.500        0.000                       0                   115  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 btn1/r_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn1/r_counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 2.274ns (37.916%)  route 3.724ns (62.084%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.637     5.158    btn1/i_clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  btn1/r_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  btn1/r_counter_reg[25]/Q
                         net (fo=2, routed)           1.093     6.707    btn1/r_counter_reg[25]
    SLICE_X2Y8           LUT4 (Prop_lut4_I2_O)        0.124     6.831 f  btn1/r_button_i_8__0/O
                         net (fo=1, routed)           0.593     7.424    btn1/r_button_i_8__0_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I1_O)        0.124     7.548 r  btn1/r_button_i_3__0/O
                         net (fo=4, routed)           0.825     8.373    btn1/r_button_i_3__0_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I2_O)        0.124     8.497 r  btn1/r_counter[0]_i_7__0/O
                         net (fo=20, routed)          1.213     9.710    btn1/r_button116_out
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.124     9.834 r  btn1/r_counter[8]_i_5__0/O
                         net (fo=1, routed)           0.000     9.834    btn1/r_counter[8]_i_5__0_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.366 r  btn1/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.366    btn1/r_counter_reg[8]_i_1__0_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.480 r  btn1/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.480    btn1/r_counter_reg[12]_i_1__0_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.594 r  btn1/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.594    btn1/r_counter_reg[16]_i_1__0_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.708 r  btn1/r_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.708    btn1/r_counter_reg[20]_i_1__0_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.822 r  btn1/r_counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.822    btn1/r_counter_reg[24]_i_1__0_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.156 r  btn1/r_counter_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    11.156    btn1/r_counter_reg[28]_i_1__0_n_6
    SLICE_X3Y9           FDCE                                         r  btn1/r_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.517    14.858    btn1/i_clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  btn1/r_counter_reg[29]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X3Y9           FDCE (Setup_fdce_C_D)        0.062    15.159    btn1/r_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -11.156    
  -------------------------------------------------------------------
                         slack                                  4.003    

Slack (MET) :             4.024ns  (required time - arrival time)
  Source:                 btn1/r_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn1/r_counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.977ns  (logic 2.253ns (37.697%)  route 3.724ns (62.303%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.637     5.158    btn1/i_clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  btn1/r_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  btn1/r_counter_reg[25]/Q
                         net (fo=2, routed)           1.093     6.707    btn1/r_counter_reg[25]
    SLICE_X2Y8           LUT4 (Prop_lut4_I2_O)        0.124     6.831 f  btn1/r_button_i_8__0/O
                         net (fo=1, routed)           0.593     7.424    btn1/r_button_i_8__0_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I1_O)        0.124     7.548 r  btn1/r_button_i_3__0/O
                         net (fo=4, routed)           0.825     8.373    btn1/r_button_i_3__0_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I2_O)        0.124     8.497 r  btn1/r_counter[0]_i_7__0/O
                         net (fo=20, routed)          1.213     9.710    btn1/r_button116_out
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.124     9.834 r  btn1/r_counter[8]_i_5__0/O
                         net (fo=1, routed)           0.000     9.834    btn1/r_counter[8]_i_5__0_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.366 r  btn1/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.366    btn1/r_counter_reg[8]_i_1__0_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.480 r  btn1/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.480    btn1/r_counter_reg[12]_i_1__0_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.594 r  btn1/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.594    btn1/r_counter_reg[16]_i_1__0_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.708 r  btn1/r_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.708    btn1/r_counter_reg[20]_i_1__0_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.822 r  btn1/r_counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.822    btn1/r_counter_reg[24]_i_1__0_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.135 r  btn1/r_counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    11.135    btn1/r_counter_reg[28]_i_1__0_n_4
    SLICE_X3Y9           FDCE                                         r  btn1/r_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.517    14.858    btn1/i_clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  btn1/r_counter_reg[31]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X3Y9           FDCE (Setup_fdce_C_D)        0.062    15.159    btn1/r_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -11.135    
  -------------------------------------------------------------------
                         slack                                  4.024    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 btn1/r_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn1/r_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.903ns  (logic 2.179ns (36.916%)  route 3.724ns (63.084%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.637     5.158    btn1/i_clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  btn1/r_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  btn1/r_counter_reg[25]/Q
                         net (fo=2, routed)           1.093     6.707    btn1/r_counter_reg[25]
    SLICE_X2Y8           LUT4 (Prop_lut4_I2_O)        0.124     6.831 f  btn1/r_button_i_8__0/O
                         net (fo=1, routed)           0.593     7.424    btn1/r_button_i_8__0_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I1_O)        0.124     7.548 r  btn1/r_button_i_3__0/O
                         net (fo=4, routed)           0.825     8.373    btn1/r_button_i_3__0_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I2_O)        0.124     8.497 r  btn1/r_counter[0]_i_7__0/O
                         net (fo=20, routed)          1.213     9.710    btn1/r_button116_out
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.124     9.834 r  btn1/r_counter[8]_i_5__0/O
                         net (fo=1, routed)           0.000     9.834    btn1/r_counter[8]_i_5__0_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.366 r  btn1/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.366    btn1/r_counter_reg[8]_i_1__0_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.480 r  btn1/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.480    btn1/r_counter_reg[12]_i_1__0_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.594 r  btn1/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.594    btn1/r_counter_reg[16]_i_1__0_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.708 r  btn1/r_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.708    btn1/r_counter_reg[20]_i_1__0_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.822 r  btn1/r_counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.822    btn1/r_counter_reg[24]_i_1__0_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.061 r  btn1/r_counter_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    11.061    btn1/r_counter_reg[28]_i_1__0_n_5
    SLICE_X3Y9           FDCE                                         r  btn1/r_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.517    14.858    btn1/i_clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  btn1/r_counter_reg[30]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X3Y9           FDCE (Setup_fdce_C_D)        0.062    15.159    btn1/r_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -11.061    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.114ns  (required time - arrival time)
  Source:                 btn1/r_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn1/r_counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 2.163ns (36.745%)  route 3.724ns (63.255%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.637     5.158    btn1/i_clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  btn1/r_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  btn1/r_counter_reg[25]/Q
                         net (fo=2, routed)           1.093     6.707    btn1/r_counter_reg[25]
    SLICE_X2Y8           LUT4 (Prop_lut4_I2_O)        0.124     6.831 f  btn1/r_button_i_8__0/O
                         net (fo=1, routed)           0.593     7.424    btn1/r_button_i_8__0_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I1_O)        0.124     7.548 r  btn1/r_button_i_3__0/O
                         net (fo=4, routed)           0.825     8.373    btn1/r_button_i_3__0_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I2_O)        0.124     8.497 r  btn1/r_counter[0]_i_7__0/O
                         net (fo=20, routed)          1.213     9.710    btn1/r_button116_out
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.124     9.834 r  btn1/r_counter[8]_i_5__0/O
                         net (fo=1, routed)           0.000     9.834    btn1/r_counter[8]_i_5__0_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.366 r  btn1/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.366    btn1/r_counter_reg[8]_i_1__0_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.480 r  btn1/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.480    btn1/r_counter_reg[12]_i_1__0_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.594 r  btn1/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.594    btn1/r_counter_reg[16]_i_1__0_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.708 r  btn1/r_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.708    btn1/r_counter_reg[20]_i_1__0_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.822 r  btn1/r_counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.822    btn1/r_counter_reg[24]_i_1__0_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.045 r  btn1/r_counter_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    11.045    btn1/r_counter_reg[28]_i_1__0_n_7
    SLICE_X3Y9           FDCE                                         r  btn1/r_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.517    14.858    btn1/i_clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  btn1/r_counter_reg[28]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X3Y9           FDCE (Setup_fdce_C_D)        0.062    15.159    btn1/r_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -11.045    
  -------------------------------------------------------------------
                         slack                                  4.114    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 btn1/r_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn1/r_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 2.160ns (36.713%)  route 3.724ns (63.287%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.637     5.158    btn1/i_clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  btn1/r_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  btn1/r_counter_reg[25]/Q
                         net (fo=2, routed)           1.093     6.707    btn1/r_counter_reg[25]
    SLICE_X2Y8           LUT4 (Prop_lut4_I2_O)        0.124     6.831 f  btn1/r_button_i_8__0/O
                         net (fo=1, routed)           0.593     7.424    btn1/r_button_i_8__0_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I1_O)        0.124     7.548 r  btn1/r_button_i_3__0/O
                         net (fo=4, routed)           0.825     8.373    btn1/r_button_i_3__0_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I2_O)        0.124     8.497 r  btn1/r_counter[0]_i_7__0/O
                         net (fo=20, routed)          1.213     9.710    btn1/r_button116_out
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.124     9.834 r  btn1/r_counter[8]_i_5__0/O
                         net (fo=1, routed)           0.000     9.834    btn1/r_counter[8]_i_5__0_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.366 r  btn1/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.366    btn1/r_counter_reg[8]_i_1__0_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.480 r  btn1/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.480    btn1/r_counter_reg[12]_i_1__0_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.594 r  btn1/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.594    btn1/r_counter_reg[16]_i_1__0_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.708 r  btn1/r_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.708    btn1/r_counter_reg[20]_i_1__0_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.042 r  btn1/r_counter_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    11.042    btn1/r_counter_reg[24]_i_1__0_n_6
    SLICE_X3Y8           FDCE                                         r  btn1/r_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.518    14.859    btn1/i_clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  btn1/r_counter_reg[25]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X3Y8           FDCE (Setup_fdce_C_D)        0.062    15.185    btn1/r_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.164ns  (required time - arrival time)
  Source:                 btn1/r_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn1/r_counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.863ns  (logic 2.139ns (36.486%)  route 3.724ns (63.514%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.637     5.158    btn1/i_clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  btn1/r_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  btn1/r_counter_reg[25]/Q
                         net (fo=2, routed)           1.093     6.707    btn1/r_counter_reg[25]
    SLICE_X2Y8           LUT4 (Prop_lut4_I2_O)        0.124     6.831 f  btn1/r_button_i_8__0/O
                         net (fo=1, routed)           0.593     7.424    btn1/r_button_i_8__0_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I1_O)        0.124     7.548 r  btn1/r_button_i_3__0/O
                         net (fo=4, routed)           0.825     8.373    btn1/r_button_i_3__0_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I2_O)        0.124     8.497 r  btn1/r_counter[0]_i_7__0/O
                         net (fo=20, routed)          1.213     9.710    btn1/r_button116_out
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.124     9.834 r  btn1/r_counter[8]_i_5__0/O
                         net (fo=1, routed)           0.000     9.834    btn1/r_counter[8]_i_5__0_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.366 r  btn1/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.366    btn1/r_counter_reg[8]_i_1__0_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.480 r  btn1/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.480    btn1/r_counter_reg[12]_i_1__0_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.594 r  btn1/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.594    btn1/r_counter_reg[16]_i_1__0_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.708 r  btn1/r_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.708    btn1/r_counter_reg[20]_i_1__0_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.021 r  btn1/r_counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    11.021    btn1/r_counter_reg[24]_i_1__0_n_4
    SLICE_X3Y8           FDCE                                         r  btn1/r_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.518    14.859    btn1/i_clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  btn1/r_counter_reg[27]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X3Y8           FDCE (Setup_fdce_C_D)        0.062    15.185    btn1/r_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -11.021    
  -------------------------------------------------------------------
                         slack                                  4.164    

Slack (MET) :             4.232ns  (required time - arrival time)
  Source:                 btn1/r_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn1/r_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 2.046ns (35.462%)  route 3.724ns (64.538%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.637     5.158    btn1/i_clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  btn1/r_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  btn1/r_counter_reg[25]/Q
                         net (fo=2, routed)           1.093     6.707    btn1/r_counter_reg[25]
    SLICE_X2Y8           LUT4 (Prop_lut4_I2_O)        0.124     6.831 f  btn1/r_button_i_8__0/O
                         net (fo=1, routed)           0.593     7.424    btn1/r_button_i_8__0_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I1_O)        0.124     7.548 r  btn1/r_button_i_3__0/O
                         net (fo=4, routed)           0.825     8.373    btn1/r_button_i_3__0_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I2_O)        0.124     8.497 r  btn1/r_counter[0]_i_7__0/O
                         net (fo=20, routed)          1.213     9.710    btn1/r_button116_out
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.124     9.834 r  btn1/r_counter[8]_i_5__0/O
                         net (fo=1, routed)           0.000     9.834    btn1/r_counter[8]_i_5__0_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.366 r  btn1/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.366    btn1/r_counter_reg[8]_i_1__0_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.480 r  btn1/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.480    btn1/r_counter_reg[12]_i_1__0_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.594 r  btn1/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.594    btn1/r_counter_reg[16]_i_1__0_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.928 r  btn1/r_counter_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.928    btn1/r_counter_reg[20]_i_1__0_n_6
    SLICE_X3Y7           FDCE                                         r  btn1/r_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.518    14.859    btn1/i_clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  btn1/r_counter_reg[21]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y7           FDCE (Setup_fdce_C_D)        0.062    15.160    btn1/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -10.928    
  -------------------------------------------------------------------
                         slack                                  4.232    

Slack (MET) :             4.238ns  (required time - arrival time)
  Source:                 btn1/r_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn1/r_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 2.065ns (35.674%)  route 3.724ns (64.326%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.637     5.158    btn1/i_clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  btn1/r_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  btn1/r_counter_reg[25]/Q
                         net (fo=2, routed)           1.093     6.707    btn1/r_counter_reg[25]
    SLICE_X2Y8           LUT4 (Prop_lut4_I2_O)        0.124     6.831 f  btn1/r_button_i_8__0/O
                         net (fo=1, routed)           0.593     7.424    btn1/r_button_i_8__0_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I1_O)        0.124     7.548 r  btn1/r_button_i_3__0/O
                         net (fo=4, routed)           0.825     8.373    btn1/r_button_i_3__0_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I2_O)        0.124     8.497 r  btn1/r_counter[0]_i_7__0/O
                         net (fo=20, routed)          1.213     9.710    btn1/r_button116_out
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.124     9.834 r  btn1/r_counter[8]_i_5__0/O
                         net (fo=1, routed)           0.000     9.834    btn1/r_counter[8]_i_5__0_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.366 r  btn1/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.366    btn1/r_counter_reg[8]_i_1__0_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.480 r  btn1/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.480    btn1/r_counter_reg[12]_i_1__0_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.594 r  btn1/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.594    btn1/r_counter_reg[16]_i_1__0_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.708 r  btn1/r_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.708    btn1/r_counter_reg[20]_i_1__0_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.947 r  btn1/r_counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.947    btn1/r_counter_reg[24]_i_1__0_n_5
    SLICE_X3Y8           FDCE                                         r  btn1/r_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.518    14.859    btn1/i_clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  btn1/r_counter_reg[26]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X3Y8           FDCE (Setup_fdce_C_D)        0.062    15.185    btn1/r_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -10.947    
  -------------------------------------------------------------------
                         slack                                  4.238    

Slack (MET) :             4.253ns  (required time - arrival time)
  Source:                 btn1/r_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn1/r_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 2.025ns (35.226%)  route 3.724ns (64.774%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.637     5.158    btn1/i_clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  btn1/r_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  btn1/r_counter_reg[25]/Q
                         net (fo=2, routed)           1.093     6.707    btn1/r_counter_reg[25]
    SLICE_X2Y8           LUT4 (Prop_lut4_I2_O)        0.124     6.831 f  btn1/r_button_i_8__0/O
                         net (fo=1, routed)           0.593     7.424    btn1/r_button_i_8__0_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I1_O)        0.124     7.548 r  btn1/r_button_i_3__0/O
                         net (fo=4, routed)           0.825     8.373    btn1/r_button_i_3__0_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I2_O)        0.124     8.497 r  btn1/r_counter[0]_i_7__0/O
                         net (fo=20, routed)          1.213     9.710    btn1/r_button116_out
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.124     9.834 r  btn1/r_counter[8]_i_5__0/O
                         net (fo=1, routed)           0.000     9.834    btn1/r_counter[8]_i_5__0_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.366 r  btn1/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.366    btn1/r_counter_reg[8]_i_1__0_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.480 r  btn1/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.480    btn1/r_counter_reg[12]_i_1__0_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.594 r  btn1/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.594    btn1/r_counter_reg[16]_i_1__0_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.907 r  btn1/r_counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.907    btn1/r_counter_reg[20]_i_1__0_n_4
    SLICE_X3Y7           FDCE                                         r  btn1/r_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.518    14.859    btn1/i_clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  btn1/r_counter_reg[23]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y7           FDCE (Setup_fdce_C_D)        0.062    15.160    btn1/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -10.907    
  -------------------------------------------------------------------
                         slack                                  4.253    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 btn1/r_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn1/r_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 2.049ns (35.496%)  route 3.724ns (64.504%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.637     5.158    btn1/i_clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  btn1/r_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  btn1/r_counter_reg[25]/Q
                         net (fo=2, routed)           1.093     6.707    btn1/r_counter_reg[25]
    SLICE_X2Y8           LUT4 (Prop_lut4_I2_O)        0.124     6.831 f  btn1/r_button_i_8__0/O
                         net (fo=1, routed)           0.593     7.424    btn1/r_button_i_8__0_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I1_O)        0.124     7.548 r  btn1/r_button_i_3__0/O
                         net (fo=4, routed)           0.825     8.373    btn1/r_button_i_3__0_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I2_O)        0.124     8.497 r  btn1/r_counter[0]_i_7__0/O
                         net (fo=20, routed)          1.213     9.710    btn1/r_button116_out
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.124     9.834 r  btn1/r_counter[8]_i_5__0/O
                         net (fo=1, routed)           0.000     9.834    btn1/r_counter[8]_i_5__0_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.366 r  btn1/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.366    btn1/r_counter_reg[8]_i_1__0_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.480 r  btn1/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.480    btn1/r_counter_reg[12]_i_1__0_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.594 r  btn1/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.594    btn1/r_counter_reg[16]_i_1__0_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.708 r  btn1/r_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.708    btn1/r_counter_reg[20]_i_1__0_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.931 r  btn1/r_counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.931    btn1/r_counter_reg[24]_i_1__0_n_7
    SLICE_X3Y8           FDCE                                         r  btn1/r_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.518    14.859    btn1/i_clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  btn1/r_counter_reg[24]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X3Y8           FDCE (Setup_fdce_C_D)        0.062    15.185    btn1/r_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -10.931    
  -------------------------------------------------------------------
                         slack                                  4.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 clkdiv/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.640%)  route 0.105ns (33.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.594     1.477    clkdiv/i_clk_IBUF_BUFG
    SLICE_X6Y0           FDCE                                         r  clkdiv/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  clkdiv/r_counter_reg[0]/Q
                         net (fo=7, routed)           0.105     1.746    clkdiv/r_counter[0]
    SLICE_X7Y0           LUT6 (Prop_lut6_I0_O)        0.045     1.791 r  clkdiv/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.791    clkdiv/r_counter_0[4]
    SLICE_X7Y0           FDCE                                         r  clkdiv/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.865     1.992    clkdiv/i_clk_IBUF_BUFG
    SLICE_X7Y0           FDCE                                         r  clkdiv/r_counter_reg[4]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X7Y0           FDCE (Hold_fdce_C_D)         0.092     1.582    clkdiv/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 clkdiv/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (66.009%)  route 0.108ns (33.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.594     1.477    clkdiv/i_clk_IBUF_BUFG
    SLICE_X6Y0           FDCE                                         r  clkdiv/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  clkdiv/r_counter_reg[0]/Q
                         net (fo=7, routed)           0.108     1.749    clkdiv/r_counter[0]
    SLICE_X7Y0           LUT6 (Prop_lut6_I0_O)        0.045     1.794 r  clkdiv/r_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.794    clkdiv/r_counter_0[5]
    SLICE_X7Y0           FDCE                                         r  clkdiv/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.865     1.992    clkdiv/i_clk_IBUF_BUFG
    SLICE_X7Y0           FDCE                                         r  clkdiv/r_counter_reg[5]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X7Y0           FDCE (Hold_fdce_C_D)         0.092     1.582    clkdiv/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 clkdiv/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.316%)  route 0.144ns (43.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.594     1.477    clkdiv/i_clk_IBUF_BUFG
    SLICE_X7Y0           FDCE                                         r  clkdiv/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  clkdiv/r_counter_reg[1]/Q
                         net (fo=6, routed)           0.144     1.762    clkdiv/r_counter[1]
    SLICE_X7Y0           LUT6 (Prop_lut6_I3_O)        0.045     1.807 r  clkdiv/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.807    clkdiv/r_counter_0[1]
    SLICE_X7Y0           FDCE                                         r  clkdiv/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.865     1.992    clkdiv/i_clk_IBUF_BUFG
    SLICE_X7Y0           FDCE                                         r  clkdiv/r_counter_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X7Y0           FDCE (Hold_fdce_C_D)         0.091     1.568    clkdiv/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 clkdiv/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.226ns (55.955%)  route 0.178ns (44.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.594     1.477    clkdiv/i_clk_IBUF_BUFG
    SLICE_X7Y0           FDCE                                         r  clkdiv/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDCE (Prop_fdce_C_Q)         0.128     1.605 r  clkdiv/r_counter_reg[3]/Q
                         net (fo=5, routed)           0.178     1.783    clkdiv/r_counter[3]
    SLICE_X6Y0           LUT6 (Prop_lut6_I4_O)        0.098     1.881 r  clkdiv/r_clk_i_1/O
                         net (fo=1, routed)           0.000     1.881    clkdiv/r_clk_i_1_n_0
    SLICE_X6Y0           FDCE                                         r  clkdiv/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.865     1.992    clkdiv/i_clk_IBUF_BUFG
    SLICE_X6Y0           FDCE                                         r  clkdiv/r_clk_reg/C
                         clock pessimism             -0.502     1.490    
    SLICE_X6Y0           FDCE (Hold_fdce_C_D)         0.120     1.610    clkdiv/r_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkdiv/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.209ns (52.299%)  route 0.191ns (47.701%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.594     1.477    clkdiv/i_clk_IBUF_BUFG
    SLICE_X6Y0           FDCE                                         r  clkdiv/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  clkdiv/r_counter_reg[0]/Q
                         net (fo=7, routed)           0.191     1.832    clkdiv/r_counter[0]
    SLICE_X7Y0           LUT4 (Prop_lut4_I0_O)        0.045     1.877 r  clkdiv/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.877    clkdiv/r_counter_0[3]
    SLICE_X7Y0           FDCE                                         r  clkdiv/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.865     1.992    clkdiv/i_clk_IBUF_BUFG
    SLICE_X7Y0           FDCE                                         r  clkdiv/r_counter_reg[3]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X7Y0           FDCE (Hold_fdce_C_D)         0.107     1.597    clkdiv/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 btn1/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn1/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.610%)  route 0.144ns (36.390%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.595     1.478    btn1/i_clk_IBUF_BUFG
    SLICE_X3Y3           FDCE                                         r  btn1/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  btn1/r_counter_reg[6]/Q
                         net (fo=5, routed)           0.144     1.763    btn1/r_counter_reg[6]
    SLICE_X3Y3           LUT4 (Prop_lut4_I1_O)        0.045     1.808 r  btn1/r_counter[4]_i_3__0/O
                         net (fo=1, routed)           0.000     1.808    btn1/r_counter[4]_i_3__0_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.874 r  btn1/r_counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.874    btn1/r_counter_reg[4]_i_1__0_n_5
    SLICE_X3Y3           FDCE                                         r  btn1/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.866     1.993    btn1/i_clk_IBUF_BUFG
    SLICE_X3Y3           FDCE                                         r  btn1/r_counter_reg[6]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y3           FDCE (Hold_fdce_C_D)         0.105     1.583    btn1/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 clkdiv/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.209ns (52.299%)  route 0.191ns (47.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.594     1.477    clkdiv/i_clk_IBUF_BUFG
    SLICE_X6Y0           FDCE                                         r  clkdiv/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  clkdiv/r_counter_reg[0]/Q
                         net (fo=7, routed)           0.191     1.832    clkdiv/r_counter[0]
    SLICE_X7Y0           LUT3 (Prop_lut3_I0_O)        0.045     1.877 r  clkdiv/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.877    clkdiv/r_counter_0[2]
    SLICE_X7Y0           FDCE                                         r  clkdiv/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.865     1.992    clkdiv/i_clk_IBUF_BUFG
    SLICE_X7Y0           FDCE                                         r  clkdiv/r_counter_reg[2]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X7Y0           FDCE (Hold_fdce_C_D)         0.092     1.582    clkdiv/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 btn0/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn0/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.566     1.449    btn0/i_clk_IBUF_BUFG
    SLICE_X9Y3           FDCE                                         r  btn0/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  btn0/r_counter_reg[11]/Q
                         net (fo=3, routed)           0.170     1.760    btn0/r_counter_reg[11]
    SLICE_X9Y3           LUT5 (Prop_lut5_I1_O)        0.045     1.805 r  btn0/r_counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.805    btn0/r_counter[8]_i_2_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.868 r  btn0/r_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    btn0/r_counter_reg[8]_i_1_n_4
    SLICE_X9Y3           FDCE                                         r  btn0/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.836     1.963    btn0/i_clk_IBUF_BUFG
    SLICE_X9Y3           FDCE                                         r  btn0/r_counter_reg[11]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X9Y3           FDCE (Hold_fdce_C_D)         0.105     1.554    btn0/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 btn2/r_prevState_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn2/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.292ns (66.611%)  route 0.146ns (33.389%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.593     1.476    btn2/i_clk_IBUF_BUFG
    SLICE_X5Y3           FDCE                                         r  btn2/r_prevState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.128     1.604 r  btn2/r_prevState_reg/Q
                         net (fo=35, routed)          0.146     1.750    btn2/r_prevState_reg_n_0
    SLICE_X7Y2           LUT5 (Prop_lut5_I2_O)        0.099     1.849 r  btn2/r_counter[0]_i_5__1/O
                         net (fo=1, routed)           0.000     1.849    btn2/r_counter[0]_i_5__1_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.914 r  btn2/r_counter_reg[0]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.914    btn2/r_counter_reg[0]_i_1__1_n_6
    SLICE_X7Y2           FDCE                                         r  btn2/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.865     1.992    btn2/i_clk_IBUF_BUFG
    SLICE_X7Y2           FDCE                                         r  btn2/r_counter_reg[1]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X7Y2           FDCE (Hold_fdce_C_D)         0.105     1.598    btn2/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 btn0/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn0/r_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.566     1.449    btn0/i_clk_IBUF_BUFG
    SLICE_X9Y4           FDCE                                         r  btn0/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  btn0/r_counter_reg[12]/Q
                         net (fo=3, routed)           0.168     1.758    btn0/r_counter_reg[12]
    SLICE_X9Y4           LUT4 (Prop_lut4_I1_O)        0.045     1.803 r  btn0/r_counter[12]_i_5/O
                         net (fo=1, routed)           0.000     1.803    btn0/r_counter[12]_i_5_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.873 r  btn0/r_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.873    btn0/r_counter_reg[12]_i_1_n_7
    SLICE_X9Y4           FDCE                                         r  btn0/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.836     1.963    btn0/i_clk_IBUF_BUFG
    SLICE_X9Y4           FDCE                                         r  btn0/r_counter_reg[12]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X9Y4           FDCE (Hold_fdce_C_D)         0.105     1.554    btn0/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X6Y2     FSM/FSM_onehot_curState_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y2     FSM/FSM_onehot_curState_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y2     FSM/FSM_onehot_curState_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y2     FSM/FSM_onehot_curState_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y2     FSM/FSM_onehot_curState_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y4     btn0/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y4     btn0/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y4     btn0/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y5     btn0/r_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y7     btn1/r_counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y7     btn1/r_counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y7     btn1/r_counter_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y7     btn1/r_counter_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y8     btn1/r_counter_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y8     btn1/r_counter_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y8     btn1/r_counter_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y8     btn1/r_counter_reg[27]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y4     btn2/r_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y4     btn2/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     FSM/FSM_onehot_curState_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y4     btn0/r_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y4     btn0/r_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y4     btn0/r_counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y5     btn0/r_counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y5     btn0/r_counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y5     btn0/r_counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y5     btn0/r_counter_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y6     btn0/r_counter_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y6     btn0/r_counter_reg[21]/C



