

================================================================
== Vivado HLS Report for 'iosc_controlOutLeds'
================================================================
* Date:           Thu Oct  4 15:21:49 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        HLSexerciseWithSystemC
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.49|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    1|    1|         1|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    101|     47|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     51|
|Register         |        -|      -|     35|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    136|     98|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+-----+----+------------+------------+
    |        Variable Name       | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+-----+----+------------+------------+
    |internalLEDValue_fu_157_p2  |     +    |      0|  101|  37|           1|          32|
    |ap_condition_40             |    and   |      0|    0|   2|           1|           1|
    |v_V_fu_141_p2               |    and   |      0|    0|   4|           4|           4|
    |tmp_fu_148_p2               |   icmp   |      0|    0|   2|           4|           5|
    |ap_condition_92             |    or    |      0|    0|   2|           1|           1|
    +----------------------------+----------+-------+-----+----+------------+------------+
    |Total                       |          |      0|  101|  47|          11|          43|
    +----------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  21|          4|    1|          4|
    |outLeds          |  21|          4|    4|         16|
    |v_assign_fu_106  |   9|          2|   32|         64|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  51|         10|   37|         84|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   3|   0|    3|          0|
    |v_assign_fu_106  |  32|   0|   32|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  35|   0|   35|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------+-----+-----+------------+----------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | iosc::controlOutLeds | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | iosc::controlOutLeds | return value |
|ctrl            |  in |    4|   ap_none  |         ctrl         |    pointer   |
|inSwitch        |  in |    4|   ap_none  |       inSwitch       |    pointer   |
|outLeds         | out |    4|   ap_vld   |        outLeds       |    pointer   |
|outLeds_ap_vld  | out |    1|   ap_vld   |        outLeds       |    pointer   |
|internalPulse   |  in |    1|   ap_none  |     internalPulse    |    pointer   |
+----------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	3  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: v_assign (8)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:0  %v_assign = alloca i32

ST_1: StgValue_5 (9)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !84

ST_1: StgValue_6 (10)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !88

ST_1: StgValue_7 (11)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %ctrl), !map !92

ST_1: StgValue_8 (12)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:4  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inSwitch), !map !96

ST_1: StgValue_9 (13)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:5  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outLeds), !map !100

ST_1: StgValue_10 (14)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %internalPulse), !map !104

ST_1: StgValue_11 (15)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %iosc_switchs_V), !map !108

ST_1: StgValue_12 (16)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:5
_ZN7_ap_sc_7sc_core4waitEi.exit:8  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind

ST_1: StgValue_13 (17)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:6
_ZN7_ap_sc_7sc_core4waitEi.exit:9  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_14 (18)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:7
_ZN7_ap_sc_7sc_core4waitEi.exit:10  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [5 x i8]* @p_str5, i32 0, i32 0, i4* %ctrl) nounwind

ST_1: StgValue_15 (19)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:8
_ZN7_ap_sc_7sc_core4waitEi.exit:11  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [9 x i8]* @p_str6, i32 0, i32 0, i4* %inSwitch) nounwind

ST_1: StgValue_16 (20)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:9
_ZN7_ap_sc_7sc_core4waitEi.exit:12  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str, i32 1, [13 x i8]* @p_str4, [8 x i8]* @p_str7, i32 0, i32 0, i4* %outLeds) nounwind

ST_1: StgValue_17 (21)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:10
_ZN7_ap_sc_7sc_core4waitEi.exit:13  call void (...)* @_ssdm_op_SpecProcessDef([5 x i8]* @p_str, i32 2, [15 x i8]* @p_str8) nounwind

ST_1: tmp_2 (22)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:10
_ZN7_ap_sc_7sc_core4waitEi.exit:14  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str9)

ST_1: StgValue_19 (23)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:10
_ZN7_ap_sc_7sc_core4waitEi.exit:15  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str10) nounwind

ST_1: p_ssdm_reset_v (24)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:10
_ZN7_ap_sc_7sc_core4waitEi.exit:16  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

ST_1: StgValue_21 (25)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:6
_ZN7_ap_sc_7sc_core4waitEi.exit:17  call void (...)* @_ssdm_op_SpecIFCore(i4* %ctrl, [1 x i8]* @p_str10, [10 x i8]* @p_str14, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [17 x i8]* @p_str15)

ST_1: empty (26)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:7
_ZN7_ap_sc_7sc_core4waitEi.exit:18  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

ST_1: empty_4 (27)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:7
_ZN7_ap_sc_7sc_core4waitEi.exit:19  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str9, i32 %tmp_2)


 <State 2>: 1.59ns
ST_2: StgValue_24 (28)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:8
_ZN7_ap_sc_7sc_core4waitEi.exit:20  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_2: StgValue_25 (29)  [1/1] 1.59ns
_ZN7_ap_sc_7sc_core4waitEi.exit:21  store i32 0, i32* %v_assign

ST_2: StgValue_26 (30)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:9
_ZN7_ap_sc_7sc_core4waitEi.exit:22  br label %_ZN7_ap_sc_7sc_core4waitEi.exit2


 <State 3>: 4.49ns
ST_3: StgValue_27 (32)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:11
_ZN7_ap_sc_7sc_core4waitEi.exit2:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_3: val_V (33)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:13
_ZN7_ap_sc_7sc_core4waitEi.exit2:1  %val_V = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %ctrl)

ST_3: StgValue_29 (34)  [1/1] 3.88ns  loc: SC_IO/ios.cpp:15
_ZN7_ap_sc_7sc_core4waitEi.exit2:2  switch i4 %val_V, label %_ZN7_ap_sc_7sc_core4waitEi.exit2.backedge [
    i4 0, label %0
    i4 1, label %_ZN7_ap_sc_7sc_core4waitEi.exit2._crit_edge150
    i4 2, label %_ZN7_ap_sc_7sc_core4waitEi.exit2._crit_edge150
    i4 3, label %_ZN7_ap_sc_7sc_core4waitEi.exit2._crit_edge150
    i4 4, label %_ZN7_ap_sc_7sc_core4waitEi.exit2._crit_edge150
    i4 5, label %_ZN7_ap_sc_7sc_core4waitEi.exit2._crit_edge150
    i4 6, label %_ZN7_ap_sc_7sc_core4waitEi.exit2._crit_edge150
    i4 7, label %_ZN7_ap_sc_7sc_core4waitEi.exit2._crit_edge150
    i4 -8, label %_ZN7_ap_sc_7sc_core4waitEi.exit2._crit_edge150
    i4 -7, label %_ZN7_ap_sc_7sc_core4waitEi.exit2._crit_edge150
    i4 -6, label %_ZN7_ap_sc_7sc_core4waitEi.exit2._crit_edge150
    i4 -5, label %_ZN7_ap_sc_7sc_core4waitEi.exit2._crit_edge150
    i4 -4, label %_ZN7_ap_sc_7sc_core4waitEi.exit2._crit_edge150
    i4 -3, label %_ZN7_ap_sc_7sc_core4waitEi.exit2._crit_edge150
    i4 -2, label %_ZN7_ap_sc_7sc_core4waitEi.exit2._crit_edge150
    i4 -1, label %_ZN7_ap_sc_7sc_core4waitEi.exit2._crit_edge150
  ]

ST_3: val_V_2 (36)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:33
_ZN7_ap_sc_7sc_core4waitEi.exit2._crit_edge150:0  %val_V_2 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %inSwitch)

ST_3: v_V (37)  [1/1] 2.07ns  loc: SC_IO/ios.cpp:33
_ZN7_ap_sc_7sc_core4waitEi.exit2._crit_edge150:1  %v_V = and i4 %val_V_2, %val_V

ST_3: StgValue_32 (38)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:33
_ZN7_ap_sc_7sc_core4waitEi.exit2._crit_edge150:2  call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %outLeds, i4 %v_V)

ST_3: StgValue_33 (39)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:34
_ZN7_ap_sc_7sc_core4waitEi.exit2._crit_edge150:3  br label %_ZN7_ap_sc_7sc_core4waitEi.exit2.backedge

ST_3: val_V_1 (41)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:18
:0  %val_V_1 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %inSwitch)

ST_3: tmp (42)  [1/1] 3.10ns  loc: SC_IO/ios.cpp:18
:1  %tmp = icmp eq i4 %val_V_1, -8

ST_3: StgValue_36 (43)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:18
:2  br i1 %tmp, label %1, label %2

ST_3: tmp_1 (45)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:25
:0  %tmp_1 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %internalPulse)

ST_3: StgValue_38 (46)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:25
:1  br i1 %tmp_1, label %3, label %_ZN7_ap_sc_7sc_core4waitEi.exit2.backedge

ST_3: v_assign_load (48)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:27
:0  %v_assign_load = load i32* %v_assign

ST_3: internalLEDValue (49)  [1/1] 2.90ns  loc: SC_IO/ios.cpp:27
:1  %internalLEDValue = add nsw i32 1, %v_assign_load

ST_3: v_V_1 (50)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:27
:2  %v_V_1 = trunc i32 %v_assign_load to i4

ST_3: StgValue_42 (51)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:27
:3  call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %outLeds, i4 %v_V_1)

ST_3: StgValue_43 (52)  [1/1] 1.59ns  loc: SC_IO/ios.cpp:27
:4  store i32 %internalLEDValue, i32* %v_assign

ST_3: StgValue_44 (53)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:28
:5  br label %_ZN7_ap_sc_7sc_core4waitEi.exit2.backedge

ST_3: StgValue_45 (55)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:21
:0  call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %outLeds, i4 0)

ST_3: StgValue_46 (56)  [1/1] 1.59ns
:1  store i32 0, i32* %v_assign

ST_3: StgValue_47 (57)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:22
:2  br label %_ZN7_ap_sc_7sc_core4waitEi.exit2.backedge

ST_3: StgValue_48 (59)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2.backedge:0  br label %_ZN7_ap_sc_7sc_core4waitEi.exit2



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clk]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctrl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inSwitch]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outLeds]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ internalPulse]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ iosc_switchs_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v_assign         (alloca         ) [ 0011]
StgValue_5       (specbitsmap    ) [ 0000]
StgValue_6       (specbitsmap    ) [ 0000]
StgValue_7       (specbitsmap    ) [ 0000]
StgValue_8       (specbitsmap    ) [ 0000]
StgValue_9       (specbitsmap    ) [ 0000]
StgValue_10      (specbitsmap    ) [ 0000]
StgValue_11      (specbitsmap    ) [ 0000]
StgValue_12      (specport       ) [ 0000]
StgValue_13      (specport       ) [ 0000]
StgValue_14      (specport       ) [ 0000]
StgValue_15      (specport       ) [ 0000]
StgValue_16      (specport       ) [ 0000]
StgValue_17      (specprocessdef ) [ 0000]
tmp_2            (specregionbegin) [ 0000]
StgValue_19      (specprotocol   ) [ 0000]
p_ssdm_reset_v   (specstatebegin ) [ 0000]
StgValue_21      (specifcore     ) [ 0000]
empty            (specstateend   ) [ 0000]
empty_4          (specregionend  ) [ 0000]
StgValue_24      (wait           ) [ 0000]
StgValue_25      (store          ) [ 0000]
StgValue_26      (br             ) [ 0000]
StgValue_27      (wait           ) [ 0000]
val_V            (read           ) [ 0001]
StgValue_29      (switch         ) [ 0000]
val_V_2          (read           ) [ 0000]
v_V              (and            ) [ 0000]
StgValue_32      (write          ) [ 0000]
StgValue_33      (br             ) [ 0000]
val_V_1          (read           ) [ 0000]
tmp              (icmp           ) [ 0001]
StgValue_36      (br             ) [ 0000]
tmp_1            (read           ) [ 0001]
StgValue_38      (br             ) [ 0000]
v_assign_load    (load           ) [ 0000]
internalLEDValue (add            ) [ 0000]
v_V_1            (trunc          ) [ 0000]
StgValue_42      (write          ) [ 0000]
StgValue_43      (store          ) [ 0000]
StgValue_44      (br             ) [ 0000]
StgValue_45      (write          ) [ 0000]
StgValue_46      (store          ) [ 0000]
StgValue_47      (br             ) [ 0000]
StgValue_48      (br             ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ctrl">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inSwitch">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inSwitch"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outLeds">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outLeds"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="internalPulse">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="internalPulse"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="iosc_switchs_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="iosc_switchs_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="v_assign_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_assign/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="val_V_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="0" index="1" bw="4" slack="0"/>
<pin id="113" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="4" slack="0"/>
<pin id="119" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V_2/3 val_V_1/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="4" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_32/3 StgValue_42/3 StgValue_45/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_1_read_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="1"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_25/2 StgValue_46/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="v_V_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="0"/>
<pin id="143" dir="0" index="1" bw="4" slack="0"/>
<pin id="144" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="v_V/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="4" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="v_assign_load_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="2"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_assign_load/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="internalLEDValue_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="internalLEDValue/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="v_V_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="v_V_1/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="StgValue_43_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="2"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_43/3 "/>
</bind>
</comp>

<comp id="173" class="1005" name="v_assign_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_assign "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="68" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="68" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="102" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="104" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="135"><net_src comp="70" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="116" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="110" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="147"><net_src comp="141" pin="2"/><net_sink comp="122" pin=2"/></net>

<net id="152"><net_src comp="116" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="86" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="154" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="154" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="172"><net_src comp="157" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="106" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="178"><net_src comp="173" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="179"><net_src comp="173" pin="1"/><net_sink comp="168" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outLeds | {3 }
 - Input state : 
	Port: iosc::controlOutLeds : ctrl | {3 }
	Port: iosc::controlOutLeds : inSwitch | {3 }
	Port: iosc::controlOutLeds : internalPulse | {3 }
  - Chain level:
	State 1
		empty : 1
		empty_4 : 1
	State 2
	State 3
		StgValue_36 : 1
		internalLEDValue : 1
		v_V_1 : 1
		StgValue_42 : 2
		StgValue_43 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   | internalLEDValue_fu_157 |   101   |    37   |
|----------|-------------------------|---------|---------|
|    and   |        v_V_fu_141       |    0    |    4    |
|----------|-------------------------|---------|---------|
|   icmp   |        tmp_fu_148       |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |    val_V_read_fu_110    |    0    |    0    |
|   read   |     grp_read_fu_116     |    0    |    0    |
|          |    tmp_1_read_fu_129    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |     grp_write_fu_122    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |       v_V_1_fu_163      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |   101   |    43   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|v_assign_reg_173|   32   |
+----------------+--------+
|      Total     |   32   |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_122 |  p2  |   3  |   4  |   12   ||    15   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  1.773  ||    15   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   101  |   43   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   15   |
|  Register |    -   |   32   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   133  |   58   |
+-----------+--------+--------+--------+
