# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Experiment_2.srcs/sources_1/new/Adder_test_2.v" \
"../../../../Experiment_2.srcs/sources_1/new/add8_2.v" \
"../../../../Experiment_2.srcs/sources_1/new/cl_add4.v" \
"../../../../Experiment_2.srcs/sources_1/new/register.v" \
"../../../../Experiment_2.srcs/sim_1/new/Adder_test_2_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
