/* DO NOT edit this file, your changes will be overwritten and won't take any effect! */
/* Generated from CFLAGS: -DDEVELHELP -Werror -DPROVIDES_PM_SET_LOWEST_CORTEXM -DCPU_FAM_STM32L1 -DSTM32L152xx -DCPU_LINE_STM32L152xx -DSTM32_FLASHSIZE=524288U -mno-thumb-interwork -mcpu=cortex-m3 -mlittle-endian -mthumb -mfloat-abi=soft -ffunction-sections -fdata-sections -fno-builtin -fshort-enums -ggdb -g3 -Os -DCPU_MODEL_STM32L152RE -DCPU_ARCH_CORTEX_M3 -DXTIMER_PRESENT -DBOARD_UNWD_RANGE_L1_R3="unwd-range-l1-r3" -DRIOT_BOARD=BOARD_UNWD_RANGE_L1_R3 -DCPU_STM32L1="stm32l1" -DRIOT_CPU=CPU_STM32L1 -DMCU_STM32L1="stm32l1" -DRIOT_MCU=MCU_STM32L1 -std=c99 -fno-delete-null-pointer-checks -fdiagnostics-color -Wstrict-prototypes -Wold-style-definition -fno-common -Wall -Wextra -Wno-format-nonliteral -Wformat=2 -Wformat-overflow -Wformat-truncation -Wmissing-include-dirs -DMODULE_AUTO_INIT -DMODULE_BOARD -DMODULE_BOARDS_COMMON_UNWD -DMODULE_CORE -DMODULE_CORE_MSG -DMODULE_CORTEXM_COMMON -DMODULE_CORTEXM_COMMON_PERIPH -DMODULE_CPU -DMODULE_DIV -DMODULE_ISRPIPE -DMODULE_NEWLIB -DMODULE_NEWLIB_NANO -DMODULE_NEWLIB_SYSCALLS_DEFAULT -DMODULE_PERIPH -DMODULE_PERIPH_COMMON -DMODULE_PERIPH_GPIO -DMODULE_PERIPH_GPIO_IRQ -DMODULE_PERIPH_PM -DMODULE_PERIPH_STATUS -DMODULE_PERIPH_TIMER -DMODULE_PERIPH_UART -DMODULE_PM_LAYERED -DMODULE_STDIO_UART -DMODULE_STM32_COMMON -DMODULE_STM32_COMMON_PERIPH -DMODULE_SYS -DMODULE_TSRB -DMODULE_XTIMER -DRIOT_VERSION="2019.01.UNWDS" */
#define DEVELHELP 1
#define PROVIDES_PM_SET_LOWEST_CORTEXM 1
#define CPU_FAM_STM32L1 1
#define STM32L152xx 1
#define CPU_LINE_STM32L152xx 1
#define STM32_FLASHSIZE 524288U
#define CPU_MODEL_STM32L152RE 1
#define CPU_ARCH_CORTEX_M3 1
#define XTIMER_PRESENT 1
#define BOARD_UNWD_RANGE_L1_R3 "unwd-range-l1-r3"
#define RIOT_BOARD BOARD_UNWD_RANGE_L1_R3
#define CPU_STM32L1 "stm32l1"
#define RIOT_CPU CPU_STM32L1
#define MCU_STM32L1 "stm32l1"
#define RIOT_MCU MCU_STM32L1
#define MODULE_AUTO_INIT 1
#define MODULE_BOARD 1
#define MODULE_BOARDS_COMMON_UNWD 1
#define MODULE_CORE 1
#define MODULE_CORE_MSG 1
#define MODULE_CORTEXM_COMMON 1
#define MODULE_CORTEXM_COMMON_PERIPH 1
#define MODULE_CPU 1
#define MODULE_DIV 1
#define MODULE_ISRPIPE 1
#define MODULE_NEWLIB 1
#define MODULE_NEWLIB_NANO 1
#define MODULE_NEWLIB_SYSCALLS_DEFAULT 1
#define MODULE_PERIPH 1
#define MODULE_PERIPH_COMMON 1
#define MODULE_PERIPH_GPIO 1
#define MODULE_PERIPH_GPIO_IRQ 1
#define MODULE_PERIPH_PM 1
#define MODULE_PERIPH_STATUS 1
#define MODULE_PERIPH_TIMER 1
#define MODULE_PERIPH_UART 1
#define MODULE_PM_LAYERED 1
#define MODULE_STDIO_UART 1
#define MODULE_STM32_COMMON 1
#define MODULE_STM32_COMMON_PERIPH 1
#define MODULE_SYS 1
#define MODULE_TSRB 1
#define MODULE_XTIMER 1
#define RIOT_VERSION "2019.01.UNWDS"
