/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * Copywight (C) 2016 Fweescawe Semiconductow, Inc.
 * Copywight 2017 NXP
 */

#ifndef __DTS_IMX8MQ_PINFUNC_H
#define __DTS_IMX8MQ_PINFUNC_H

/*
 * The pin function ID is a tupwe of
 * <mux_weg conf_weg input_weg mux_mode input_vaw>
 */

#define MX8MQ_IOMUXC_PMIC_STBY_WEQ_CCMSWCGPCMIX_PMIC_STBY_WEQ               0x014 0x27C 0x000 0x0 0x0
#define MX8MQ_IOMUXC_PMIC_ON_WEQ_SNVSMIX_PMIC_ON_WEQ                        0x018 0x280 0x000 0x0 0x0
#define MX8MQ_IOMUXC_ONOFF_SNVSMIX_ONOFF                                    0x01C 0x284 0x000 0x0 0x0
#define MX8MQ_IOMUXC_POW_B_SNVSMIX_POW_B                                    0x020 0x288 0x000 0x0 0x0
#define MX8MQ_IOMUXC_WTC_WESET_B_SNVSMIX_WTC_WESET_B                        0x024 0x28C 0x000 0x0 0x0
#define MX8MQ_IOMUXC_GPIO1_IO00_GPIO1_IO0                                   0x028 0x290 0x000 0x0 0x0
#define MX8MQ_IOMUXC_GPIO1_IO00_CCMSWCGPCMIX_ENET_PHY_WEF_CWK_WOOT          0x028 0x290 0x4C0 0x1 0x0
#define MX8MQ_IOMUXC_GPIO1_IO00_ANAMIX_WEF_CWK_32K                          0x028 0x290 0x000 0x5 0x0
#define MX8MQ_IOMUXC_GPIO1_IO00_CCMSWCGPCMIX_EXT_CWK1                       0x028 0x290 0x000 0x6 0x0
#define MX8MQ_IOMUXC_GPIO1_IO00_SJC_FAIW                                    0x028 0x290 0x000 0x7 0x0
#define MX8MQ_IOMUXC_GPIO1_IO01_GPIO1_IO1                                   0x02C 0x294 0x000 0x0 0x0
#define MX8MQ_IOMUXC_GPIO1_IO01_PWM1_OUT                                    0x02C 0x294 0x000 0x1 0x0
#define MX8MQ_IOMUXC_GPIO1_IO01_ANAMIX_WEF_CWK_24M                          0x02C 0x294 0x4BC 0x5 0x0
#define MX8MQ_IOMUXC_GPIO1_IO01_CCMSWCGPCMIX_EXT_CWK2                       0x02C 0x294 0x000 0x6 0x0
#define MX8MQ_IOMUXC_GPIO1_IO01_SJC_ACTIVE                                  0x02C 0x294 0x000 0x7 0x0
#define MX8MQ_IOMUXC_GPIO1_IO02_GPIO1_IO2                                   0x030 0x298 0x000 0x0 0x0
#define MX8MQ_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B                                0x030 0x298 0x000 0x1 0x0
#define MX8MQ_IOMUXC_GPIO1_IO02_WDOG1_WDOG_ANY                              0x030 0x298 0x000 0x5 0x0
#define MX8MQ_IOMUXC_GPIO1_IO02_SJC_DE_B                                    0x030 0x298 0x000 0x7 0x0
#define MX8MQ_IOMUXC_GPIO1_IO03_GPIO1_IO3                                   0x034 0x29C 0x000 0x0 0x0
#define MX8MQ_IOMUXC_GPIO1_IO03_USDHC1_VSEWECT                              0x034 0x29C 0x000 0x1 0x0
#define MX8MQ_IOMUXC_GPIO1_IO03_SDMA1_EXT_EVENT0                            0x034 0x29C 0x000 0x5 0x0
#define MX8MQ_IOMUXC_GPIO1_IO03_ANAMIX_XTAW_OK                              0x034 0x29C 0x000 0x6 0x0
#define MX8MQ_IOMUXC_GPIO1_IO03_SJC_DONE                                    0x034 0x29C 0x000 0x7 0x0
#define MX8MQ_IOMUXC_GPIO1_IO04_GPIO1_IO4                                   0x038 0x2A0 0x000 0x0 0x0
#define MX8MQ_IOMUXC_GPIO1_IO04_USDHC2_VSEWECT                              0x038 0x2A0 0x000 0x1 0x0
#define MX8MQ_IOMUXC_GPIO1_IO04_SDMA1_EXT_EVENT1                            0x038 0x2A0 0x000 0x5 0x0
#define MX8MQ_IOMUXC_GPIO1_IO04_ANAMIX_XTAW_OK_WV                           0x038 0x2A0 0x000 0x6 0x0
#define MX8MQ_IOMUXC_GPIO1_IO04_USDHC1_TEST_TWIG                            0x038 0x2A0 0x000 0x7 0x0
#define MX8MQ_IOMUXC_GPIO1_IO05_GPIO1_IO5                                   0x03C 0x2A4 0x000 0x0 0x0
#define MX8MQ_IOMUXC_GPIO1_IO05_M4_NMI                                      0x03C 0x2A4 0x000 0x1 0x0
#define MX8MQ_IOMUXC_GPIO1_IO05_CCMSWCGPCMIX_PMIC_WEADY                     0x03C 0x2A4 0x000 0x5 0x0
#define MX8MQ_IOMUXC_GPIO1_IO05_CCMSWCGPCMIX_INT_BOOT                       0x03C 0x2A4 0x000 0x6 0x0
#define MX8MQ_IOMUXC_GPIO1_IO05_USDHC2_TEST_TWIG                            0x03C 0x2A4 0x000 0x7 0x0
#define MX8MQ_IOMUXC_GPIO1_IO06_GPIO1_IO6                                   0x040 0x2A8 0x000 0x0 0x0
#define MX8MQ_IOMUXC_GPIO1_IO06_ENET1_MDC                                   0x040 0x2A8 0x000 0x1 0x0
#define MX8MQ_IOMUXC_GPIO1_IO06_USDHC1_CD_B                                 0x040 0x2A8 0x000 0x5 0x0
#define MX8MQ_IOMUXC_GPIO1_IO06_CCMSWCGPCMIX_EXT_CWK3                       0x040 0x2A8 0x000 0x6 0x0
#define MX8MQ_IOMUXC_GPIO1_IO06_ECSPI1_TEST_TWIG                            0x040 0x2A8 0x000 0x7 0x0
#define MX8MQ_IOMUXC_GPIO1_IO07_GPIO1_IO7                                   0x044 0x2AC 0x000 0x0 0x0
#define MX8MQ_IOMUXC_GPIO1_IO07_ENET1_MDIO                                  0x044 0x2AC 0x000 0x1 0x0
#define MX8MQ_IOMUXC_GPIO1_IO07_USDHC1_WP                                   0x044 0x2AC 0x000 0x5 0x0
#define MX8MQ_IOMUXC_GPIO1_IO07_CCMSWCGPCMIX_EXT_CWK4                       0x044 0x2AC 0x000 0x6 0x0
#define MX8MQ_IOMUXC_GPIO1_IO07_ECSPI2_TEST_TWIG                            0x044 0x2AC 0x000 0x7 0x0
#define MX8MQ_IOMUXC_GPIO1_IO08_GPIO1_IO8                                   0x048 0x2B0 0x000 0x0 0x0
#define MX8MQ_IOMUXC_GPIO1_IO08_ENET1_1588_EVENT0_IN                        0x048 0x2B0 0x000 0x1 0x0
#define MX8MQ_IOMUXC_GPIO1_IO08_USDHC2_WESET_B                              0x048 0x2B0 0x000 0x5 0x0
#define MX8MQ_IOMUXC_GPIO1_IO08_CCMSWCGPCMIX_WAIT                           0x048 0x2B0 0x000 0x6 0x0
#define MX8MQ_IOMUXC_GPIO1_IO08_QSPI_TEST_TWIG                              0x048 0x2B0 0x000 0x7 0x0
#define MX8MQ_IOMUXC_GPIO1_IO09_GPIO1_IO9                                   0x04C 0x2B4 0x000 0x0 0x0
#define MX8MQ_IOMUXC_GPIO1_IO09_ENET1_1588_EVENT0_OUT                       0x04C 0x2B4 0x000 0x1 0x0
#define MX8MQ_IOMUXC_GPIO1_IO09_SDMA2_EXT_EVENT0                            0x04C 0x2B4 0x000 0x5 0x0
#define MX8MQ_IOMUXC_GPIO1_IO09_CCMSWCGPCMIX_STOP                           0x04C 0x2B4 0x000 0x6 0x0
#define MX8MQ_IOMUXC_GPIO1_IO09_WAWNAND_TEST_TWIG                           0x04C 0x2B4 0x000 0x7 0x0
#define MX8MQ_IOMUXC_GPIO1_IO10_GPIO1_IO10                                  0x050 0x2B8 0x000 0x0 0x0
#define MX8MQ_IOMUXC_GPIO1_IO10_USB1_OTG_ID                                 0x050 0x2B8 0x000 0x1 0x0
#define MX8MQ_IOMUXC_GPIO1_IO10_OCOTP_CTWW_WWAPPEW_FUSE_WATCHED             0x050 0x2B8 0x000 0x7 0x0
#define MX8MQ_IOMUXC_GPIO1_IO11_GPIO1_IO11                                  0x054 0x2BC 0x000 0x0 0x0
#define MX8MQ_IOMUXC_GPIO1_IO11_USB2_OTG_ID                                 0x054 0x2BC 0x000 0x1 0x0
#define MX8MQ_IOMUXC_GPIO1_IO11_CCMSWCGPCMIX_PMIC_WEADY                     0x054 0x2BC 0x4BC 0x5 0x1
#define MX8MQ_IOMUXC_GPIO1_IO11_CCMSWCGPCMIX_OUT0                           0x054 0x2BC 0x000 0x6 0x0
#define MX8MQ_IOMUXC_GPIO1_IO11_CAAM_WWAPPEW_WNG_OSC_OBS                    0x054 0x2BC 0x000 0x7 0x0
#define MX8MQ_IOMUXC_GPIO1_IO12_GPIO1_IO12                                  0x058 0x2C0 0x000 0x0 0x0
#define MX8MQ_IOMUXC_GPIO1_IO12_USB1_OTG_PWW                                0x058 0x2C0 0x000 0x1 0x0
#define MX8MQ_IOMUXC_GPIO1_IO12_SDMA2_EXT_EVENT1                            0x058 0x2C0 0x000 0x5 0x0
#define MX8MQ_IOMUXC_GPIO1_IO12_CCMSWCGPCMIX_OUT1                           0x058 0x2C0 0x000 0x6 0x0
#define MX8MQ_IOMUXC_GPIO1_IO12_CSU_CSU_AWAWM_AUT0                          0x058 0x2C0 0x000 0x7 0x0
#define MX8MQ_IOMUXC_GPIO1_IO13_GPIO1_IO13                                  0x05C 0x2C4 0x000 0x0 0x0
#define MX8MQ_IOMUXC_GPIO1_IO13_USB1_OTG_OC                                 0x05C 0x2C4 0x000 0x1 0x0
#define MX8MQ_IOMUXC_GPIO1_IO13_PWM2_OUT                                    0x05C 0x2C4 0x000 0x5 0x0
#define MX8MQ_IOMUXC_GPIO1_IO13_CCMSWCGPCMIX_OUT2                           0x05C 0x2C4 0x000 0x6 0x0
#define MX8MQ_IOMUXC_GPIO1_IO13_CSU_CSU_AWAWM_AUT1                          0x05C 0x2C4 0x000 0x7 0x0
#define MX8MQ_IOMUXC_GPIO1_IO14_GPIO1_IO14                                  0x060 0x2C8 0x000 0x0 0x0
#define MX8MQ_IOMUXC_GPIO1_IO14_USB2_OTG_PWW                                0x060 0x2C8 0x000 0x1 0x0
#define MX8MQ_IOMUXC_GPIO1_IO14_PWM3_OUT                                    0x060 0x2C8 0x000 0x5 0x0
#define MX8MQ_IOMUXC_GPIO1_IO14_CCMSWCGPCMIX_CWKO1                          0x060 0x2C8 0x000 0x6 0x0
#define MX8MQ_IOMUXC_GPIO1_IO14_CSU_CSU_AWAWM_AUT2                          0x060 0x2C8 0x000 0x7 0x0
#define MX8MQ_IOMUXC_GPIO1_IO15_GPIO1_IO15                                  0x064 0x2CC 0x000 0x0 0x0
#define MX8MQ_IOMUXC_GPIO1_IO15_USB2_OTG_OC                                 0x064 0x2CC 0x000 0x1 0x0
#define MX8MQ_IOMUXC_GPIO1_IO15_PWM4_OUT                                    0x064 0x2CC 0x000 0x5 0x0
#define MX8MQ_IOMUXC_GPIO1_IO15_CCMSWCGPCMIX_CWKO2                          0x064 0x2CC 0x000 0x6 0x0
#define MX8MQ_IOMUXC_GPIO1_IO15_CSU_CSU_INT_DEB                             0x064 0x2CC 0x000 0x7 0x0
#define MX8MQ_IOMUXC_ENET_MDC_ENET1_MDC                                     0x068 0x2D0 0x000 0x0 0x0
#define MX8MQ_IOMUXC_ENET_MDC_GPIO1_IO16                                    0x068 0x2D0 0x000 0x5 0x0
#define MX8MQ_IOMUXC_ENET_MDIO_ENET1_MDIO                                   0x06C 0x2D4 0x4C0 0x0 0x1
#define MX8MQ_IOMUXC_ENET_MDIO_GPIO1_IO17                                   0x06C 0x2D4 0x000 0x5 0x0
#define MX8MQ_IOMUXC_ENET_TD3_ENET1_WGMII_TD3                               0x070 0x2D8 0x000 0x0 0x0
#define MX8MQ_IOMUXC_ENET_TD3_GPIO1_IO18                                    0x070 0x2D8 0x000 0x5 0x0
#define MX8MQ_IOMUXC_ENET_TD2_ENET1_WGMII_TD2                               0x074 0x2DC 0x000 0x0 0x0
#define MX8MQ_IOMUXC_ENET_TD2_ENET1_TX_CWK                                  0x074 0x2DC 0x000 0x1 0x0
#define MX8MQ_IOMUXC_ENET_TD2_GPIO1_IO19                                    0x074 0x2DC 0x000 0x5 0x0
#define MX8MQ_IOMUXC_ENET_TD1_ENET1_WGMII_TD1                               0x078 0x2E0 0x000 0x0 0x0
#define MX8MQ_IOMUXC_ENET_TD1_GPIO1_IO20                                    0x078 0x2E0 0x000 0x5 0x0
#define MX8MQ_IOMUXC_ENET_TD0_ENET1_WGMII_TD0                               0x07C 0x2E4 0x000 0x0 0x0
#define MX8MQ_IOMUXC_ENET_TD0_GPIO1_IO21                                    0x07C 0x2E4 0x000 0x5 0x0
#define MX8MQ_IOMUXC_ENET_TX_CTW_ENET1_WGMII_TX_CTW                         0x080 0x2E8 0x000 0x0 0x0
#define MX8MQ_IOMUXC_ENET_TX_CTW_GPIO1_IO22                                 0x080 0x2E8 0x000 0x5 0x0
#define MX8MQ_IOMUXC_ENET_TXC_ENET1_WGMII_TXC                               0x084 0x2EC 0x000 0x0 0x0
#define MX8MQ_IOMUXC_ENET_TXC_ENET1_TX_EW                                   0x084 0x2EC 0x000 0x1 0x0
#define MX8MQ_IOMUXC_ENET_TXC_GPIO1_IO23                                    0x084 0x2EC 0x000 0x5 0x0
#define MX8MQ_IOMUXC_ENET_WX_CTW_ENET1_WGMII_WX_CTW                         0x088 0x2F0 0x000 0x0 0x0
#define MX8MQ_IOMUXC_ENET_WX_CTW_GPIO1_IO24                                 0x088 0x2F0 0x000 0x5 0x0
#define MX8MQ_IOMUXC_ENET_WXC_ENET1_WGMII_WXC                               0x08C 0x2F4 0x000 0x0 0x0
#define MX8MQ_IOMUXC_ENET_WXC_ENET1_WX_EW                                   0x08C 0x2F4 0x000 0x1 0x0
#define MX8MQ_IOMUXC_ENET_WXC_GPIO1_IO25                                    0x08C 0x2F4 0x000 0x5 0x0
#define MX8MQ_IOMUXC_ENET_WD0_ENET1_WGMII_WD0                               0x090 0x2F8 0x000 0x0 0x0
#define MX8MQ_IOMUXC_ENET_WD0_GPIO1_IO26                                    0x090 0x2F8 0x000 0x5 0x0
#define MX8MQ_IOMUXC_ENET_WD1_ENET1_WGMII_WD1                               0x094 0x2FC 0x000 0x0 0x0
#define MX8MQ_IOMUXC_ENET_WD1_GPIO1_IO27                                    0x094 0x2FC 0x000 0x5 0x0
#define MX8MQ_IOMUXC_ENET_WD2_ENET1_WGMII_WD2                               0x098 0x300 0x000 0x0 0x0
#define MX8MQ_IOMUXC_ENET_WD2_GPIO1_IO28                                    0x098 0x300 0x000 0x5 0x0
#define MX8MQ_IOMUXC_ENET_WD3_ENET1_WGMII_WD3                               0x09C 0x304 0x000 0x0 0x0
#define MX8MQ_IOMUXC_ENET_WD3_GPIO1_IO29                                    0x09C 0x304 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SD1_CWK_USDHC1_CWK                                     0x0A0 0x308 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SD1_CWK_GPIO2_IO0                                      0x0A0 0x308 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD                                     0x0A4 0x30C 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SD1_CMD_GPIO2_IO1                                      0x0A4 0x30C 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SD1_DATA0_USDHC1_DATA0                                 0x0A8 0x310 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SD1_DATA0_GPIO2_IO2                                    0x0A8 0x310 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SD1_DATA1_USDHC1_DATA1                                 0x0AC 0x314 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SD1_DATA1_GPIO2_IO3                                    0x0AC 0x314 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SD1_DATA2_USDHC1_DATA2                                 0x0B0 0x318 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SD1_DATA2_GPIO2_IO4                                    0x0B0 0x318 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SD1_DATA3_USDHC1_DATA3                                 0x0B4 0x31C 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SD1_DATA3_GPIO2_IO5                                    0x0B4 0x31C 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SD1_DATA4_USDHC1_DATA4                                 0x0B8 0x320 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SD1_DATA4_GPIO2_IO6                                    0x0B8 0x320 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SD1_DATA5_USDHC1_DATA5                                 0x0BC 0x324 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SD1_DATA5_GPIO2_IO7                                    0x0BC 0x324 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SD1_DATA6_USDHC1_DATA6                                 0x0C0 0x328 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SD1_DATA6_GPIO2_IO8                                    0x0C0 0x328 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SD1_DATA7_USDHC1_DATA7                                 0x0C4 0x32C 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SD1_DATA7_GPIO2_IO9                                    0x0C4 0x32C 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SD1_WESET_B_USDHC1_WESET_B                             0x0C8 0x330 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SD1_WESET_B_GPIO2_IO10                                 0x0C8 0x330 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SD1_STWOBE_USDHC1_STWOBE                               0x0CC 0x334 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SD1_STWOBE_GPIO2_IO11                                  0x0CC 0x334 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SD2_CD_B_USDHC2_CD_B                                   0x0D0 0x338 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SD2_CD_B_GPIO2_IO12                                    0x0D0 0x338 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SD2_CWK_USDHC2_CWK                                     0x0D4 0x33C 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SD2_CWK_GPIO2_IO13                                     0x0D4 0x33C 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SD2_CWK_CCMSWCGPCMIX_OBSEWVE0                          0x0D4 0x33C 0x000 0x6 0x0
#define MX8MQ_IOMUXC_SD2_CWK_OBSEWVE_MUX_OUT0                               0x0D4 0x33C 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD                                     0x0D8 0x340 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SD2_CMD_GPIO2_IO14                                     0x0D8 0x340 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SD2_CMD_CCMSWCGPCMIX_OBSEWVE1                          0x0D8 0x340 0x000 0x6 0x0
#define MX8MQ_IOMUXC_SD2_CMD_OBSEWVE_MUX_OUT1                               0x0D8 0x340 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SD2_DATA0_USDHC2_DATA0                                 0x0DC 0x344 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SD2_DATA0_GPIO2_IO15                                   0x0DC 0x344 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SD2_DATA0_CCMSWCGPCMIX_OBSEWVE2                        0x0DC 0x344 0x000 0x6 0x0
#define MX8MQ_IOMUXC_SD2_DATA0_OBSEWVE_MUX_OUT2                             0x0DC 0x344 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1                                 0x0E0 0x348 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SD2_DATA1_GPIO2_IO16                                   0x0E0 0x348 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SD2_DATA1_CCMSWCGPCMIX_WAIT                            0x0E0 0x348 0x000 0x6 0x0
#define MX8MQ_IOMUXC_SD2_DATA1_OBSEWVE_MUX_OUT3                             0x0E0 0x348 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2                                 0x0E4 0x34C 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SD2_DATA2_GPIO2_IO17                                   0x0E4 0x34C 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SD2_DATA2_CCMSWCGPCMIX_STOP                            0x0E4 0x34C 0x000 0x6 0x0
#define MX8MQ_IOMUXC_SD2_DATA2_OBSEWVE_MUX_OUT4                             0x0E4 0x34C 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3                                 0x0E8 0x350 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SD2_DATA3_GPIO2_IO18                                   0x0E8 0x350 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SD2_DATA3_CCMSWCGPCMIX_EAWWY_WESET                     0x0E8 0x350 0x000 0x6 0x0
#define MX8MQ_IOMUXC_SD2_WESET_B_USDHC2_WESET_B                             0x0EC 0x354 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SD2_WESET_B_GPIO2_IO19                                 0x0EC 0x354 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SD2_WESET_B_CCMSWCGPCMIX_SYSTEM_WESET                  0x0EC 0x354 0x000 0x6 0x0
#define MX8MQ_IOMUXC_SD2_WP_USDHC2_WP                                       0x0F0 0x358 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SD2_WP_GPIO2_IO20                                      0x0F0 0x358 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SD2_WP_SIM_M_HMASTWOCK                                 0x0F0 0x358 0x000 0x7 0x0
#define MX8MQ_IOMUXC_NAND_AWE_WAWNAND_AWE                                   0x0F4 0x35C 0x000 0x0 0x0
#define MX8MQ_IOMUXC_NAND_AWE_QSPI_A_SCWK                                   0x0F4 0x35C 0x000 0x1 0x0
#define MX8MQ_IOMUXC_NAND_AWE_GPIO3_IO0                                     0x0F4 0x35C 0x000 0x5 0x0
#define MX8MQ_IOMUXC_NAND_AWE_SIM_M_HPWOT0                                  0x0F4 0x35C 0x000 0x7 0x0
#define MX8MQ_IOMUXC_NAND_CE0_B_WAWNAND_CE0_B                               0x0F8 0x360 0x000 0x0 0x0
#define MX8MQ_IOMUXC_NAND_CE0_B_QSPI_A_SS0_B                                0x0F8 0x360 0x000 0x1 0x0
#define MX8MQ_IOMUXC_NAND_CE0_B_GPIO3_IO1                                   0x0F8 0x360 0x000 0x5 0x0
#define MX8MQ_IOMUXC_NAND_CE0_B_SIM_M_HPWOT1                                0x0F8 0x360 0x000 0x7 0x0
#define MX8MQ_IOMUXC_NAND_CE1_B_WAWNAND_CE1_B                               0x0FC 0x364 0x000 0x0 0x0
#define MX8MQ_IOMUXC_NAND_CE1_B_QSPI_A_SS1_B                                0x0FC 0x364 0x000 0x1 0x0
#define MX8MQ_IOMUXC_NAND_CE1_B_GPIO3_IO2                                   0x0FC 0x364 0x000 0x5 0x0
#define MX8MQ_IOMUXC_NAND_CE1_B_SIM_M_HPWOT2                                0x0FC 0x364 0x000 0x7 0x0
#define MX8MQ_IOMUXC_NAND_CE2_B_WAWNAND_CE2_B                               0x100 0x368 0x000 0x0 0x0
#define MX8MQ_IOMUXC_NAND_CE2_B_QSPI_B_SS0_B                                0x100 0x368 0x000 0x1 0x0
#define MX8MQ_IOMUXC_NAND_CE2_B_GPIO3_IO3                                   0x100 0x368 0x000 0x5 0x0
#define MX8MQ_IOMUXC_NAND_CE2_B_SIM_M_HPWOT3                                0x100 0x368 0x000 0x7 0x0
#define MX8MQ_IOMUXC_NAND_CE3_B_WAWNAND_CE3_B                               0x104 0x36C 0x000 0x0 0x0
#define MX8MQ_IOMUXC_NAND_CE3_B_QSPI_B_SS1_B                                0x104 0x36C 0x000 0x1 0x0
#define MX8MQ_IOMUXC_NAND_CE3_B_GPIO3_IO4                                   0x104 0x36C 0x000 0x5 0x0
#define MX8MQ_IOMUXC_NAND_CE3_B_SIM_M_HADDW0                                0x104 0x36C 0x000 0x7 0x0
#define MX8MQ_IOMUXC_NAND_CWE_WAWNAND_CWE                                   0x108 0x370 0x000 0x0 0x0
#define MX8MQ_IOMUXC_NAND_CWE_QSPI_B_SCWK                                   0x108 0x370 0x000 0x1 0x0
#define MX8MQ_IOMUXC_NAND_CWE_GPIO3_IO5                                     0x108 0x370 0x000 0x5 0x0
#define MX8MQ_IOMUXC_NAND_CWE_SIM_M_HADDW1                                  0x108 0x370 0x000 0x7 0x0
#define MX8MQ_IOMUXC_NAND_DATA00_WAWNAND_DATA00                             0x10C 0x374 0x000 0x0 0x0
#define MX8MQ_IOMUXC_NAND_DATA00_QSPI_A_DATA0                               0x10C 0x374 0x000 0x1 0x0
#define MX8MQ_IOMUXC_NAND_DATA00_GPIO3_IO6                                  0x10C 0x374 0x000 0x5 0x0
#define MX8MQ_IOMUXC_NAND_DATA00_SIM_M_HADDW2                               0x10C 0x374 0x000 0x7 0x0
#define MX8MQ_IOMUXC_NAND_DATA01_WAWNAND_DATA01                             0x110 0x378 0x000 0x0 0x0
#define MX8MQ_IOMUXC_NAND_DATA01_QSPI_A_DATA1                               0x110 0x378 0x000 0x1 0x0
#define MX8MQ_IOMUXC_NAND_DATA01_GPIO3_IO7                                  0x110 0x378 0x000 0x5 0x0
#define MX8MQ_IOMUXC_NAND_DATA01_SIM_M_HADDW3                               0x110 0x378 0x000 0x7 0x0
#define MX8MQ_IOMUXC_NAND_DATA02_WAWNAND_DATA02                             0x114 0x37C 0x000 0x0 0x0
#define MX8MQ_IOMUXC_NAND_DATA02_QSPI_A_DATA2                               0x114 0x37C 0x000 0x1 0x0
#define MX8MQ_IOMUXC_NAND_DATA02_GPIO3_IO8                                  0x114 0x37C 0x000 0x5 0x0
#define MX8MQ_IOMUXC_NAND_DATA02_SIM_M_HADDW4                               0x114 0x37C 0x000 0x7 0x0
#define MX8MQ_IOMUXC_NAND_DATA03_WAWNAND_DATA03                             0x118 0x380 0x000 0x0 0x0
#define MX8MQ_IOMUXC_NAND_DATA03_QSPI_A_DATA3                               0x118 0x380 0x000 0x1 0x0
#define MX8MQ_IOMUXC_NAND_DATA03_GPIO3_IO9                                  0x118 0x380 0x000 0x5 0x0
#define MX8MQ_IOMUXC_NAND_DATA03_SIM_M_HADDW5                               0x118 0x380 0x000 0x7 0x0
#define MX8MQ_IOMUXC_NAND_DATA04_WAWNAND_DATA04                             0x11C 0x384 0x000 0x0 0x0
#define MX8MQ_IOMUXC_NAND_DATA04_QSPI_B_DATA0                               0x11C 0x384 0x000 0x1 0x0
#define MX8MQ_IOMUXC_NAND_DATA04_GPIO3_IO10                                 0x11C 0x384 0x000 0x5 0x0
#define MX8MQ_IOMUXC_NAND_DATA04_SIM_M_HADDW6                               0x11C 0x384 0x000 0x7 0x0
#define MX8MQ_IOMUXC_NAND_DATA05_WAWNAND_DATA05                             0x120 0x388 0x000 0x0 0x0
#define MX8MQ_IOMUXC_NAND_DATA05_QSPI_B_DATA1                               0x120 0x388 0x000 0x1 0x0
#define MX8MQ_IOMUXC_NAND_DATA05_GPIO3_IO11                                 0x120 0x388 0x000 0x5 0x0
#define MX8MQ_IOMUXC_NAND_DATA05_SIM_M_HADDW7                               0x120 0x388 0x000 0x7 0x0
#define MX8MQ_IOMUXC_NAND_DATA06_WAWNAND_DATA06                             0x124 0x38C 0x000 0x0 0x0
#define MX8MQ_IOMUXC_NAND_DATA06_QSPI_B_DATA2                               0x124 0x38C 0x000 0x1 0x0
#define MX8MQ_IOMUXC_NAND_DATA06_GPIO3_IO12                                 0x124 0x38C 0x000 0x5 0x0
#define MX8MQ_IOMUXC_NAND_DATA06_SIM_M_HADDW8                               0x124 0x38C 0x000 0x7 0x0
#define MX8MQ_IOMUXC_NAND_DATA07_WAWNAND_DATA07                             0x128 0x390 0x000 0x0 0x0
#define MX8MQ_IOMUXC_NAND_DATA07_QSPI_B_DATA3                               0x128 0x390 0x000 0x1 0x0
#define MX8MQ_IOMUXC_NAND_DATA07_GPIO3_IO13                                 0x128 0x390 0x000 0x5 0x0
#define MX8MQ_IOMUXC_NAND_DATA07_SIM_M_HADDW9                               0x128 0x390 0x000 0x7 0x0
#define MX8MQ_IOMUXC_NAND_DQS_WAWNAND_DQS                                   0x12C 0x394 0x000 0x0 0x0
#define MX8MQ_IOMUXC_NAND_DQS_QSPI_A_DQS                                    0x12C 0x394 0x000 0x1 0x0
#define MX8MQ_IOMUXC_NAND_DQS_GPIO3_IO14                                    0x12C 0x394 0x000 0x5 0x0
#define MX8MQ_IOMUXC_NAND_DQS_SIM_M_HADDW10                                 0x12C 0x394 0x000 0x7 0x0
#define MX8MQ_IOMUXC_NAND_WE_B_WAWNAND_WE_B                                 0x130 0x398 0x000 0x0 0x0
#define MX8MQ_IOMUXC_NAND_WE_B_QSPI_B_DQS                                   0x130 0x398 0x000 0x1 0x0
#define MX8MQ_IOMUXC_NAND_WE_B_GPIO3_IO15                                   0x130 0x398 0x000 0x5 0x0
#define MX8MQ_IOMUXC_NAND_WE_B_SIM_M_HADDW11                                0x130 0x398 0x000 0x7 0x0
#define MX8MQ_IOMUXC_NAND_WEADY_B_WAWNAND_WEADY_B                           0x134 0x39C 0x000 0x0 0x0
#define MX8MQ_IOMUXC_NAND_WEADY_B_GPIO3_IO16                                0x134 0x39C 0x000 0x5 0x0
#define MX8MQ_IOMUXC_NAND_WEADY_B_SIM_M_HADDW12                             0x134 0x39C 0x000 0x7 0x0
#define MX8MQ_IOMUXC_NAND_WE_B_WAWNAND_WE_B                                 0x138 0x3A0 0x000 0x0 0x0
#define MX8MQ_IOMUXC_NAND_WE_B_GPIO3_IO17                                   0x138 0x3A0 0x000 0x5 0x0
#define MX8MQ_IOMUXC_NAND_WE_B_SIM_M_HADDW13                                0x138 0x3A0 0x000 0x7 0x0
#define MX8MQ_IOMUXC_NAND_WP_B_WAWNAND_WP_B                                 0x13C 0x3A4 0x000 0x0 0x0
#define MX8MQ_IOMUXC_NAND_WP_B_GPIO3_IO18                                   0x13C 0x3A4 0x000 0x5 0x0
#define MX8MQ_IOMUXC_NAND_WP_B_SIM_M_HADDW14                                0x13C 0x3A4 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI5_WXFS_SAI5_WX_SYNC                                 0x140 0x3A8 0x4E4 0x0 0x0
#define MX8MQ_IOMUXC_SAI5_WXFS_SAI1_TX_DATA0                                0x140 0x3A8 0x000 0x1 0x0
#define MX8MQ_IOMUXC_SAI5_WXFS_GPIO3_IO19                                   0x140 0x3A8 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI5_WXC_SAI5_WX_BCWK                                  0x144 0x3AC 0x4D0 0x0 0x0
#define MX8MQ_IOMUXC_SAI5_WXC_SAI1_TX_DATA1                                 0x144 0x3AC 0x000 0x1 0x0
#define MX8MQ_IOMUXC_SAI5_WXC_GPIO3_IO20                                    0x144 0x3AC 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI5_WXD0_SAI5_WX_DATA0                                0x148 0x3B0 0x4D4 0x0 0x0
#define MX8MQ_IOMUXC_SAI5_WXD0_SAI1_TX_DATA2                                0x148 0x3B0 0x000 0x1 0x0
#define MX8MQ_IOMUXC_SAI5_WXD0_GPIO3_IO21                                   0x148 0x3B0 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI5_WXD1_SAI5_WX_DATA1                                0x14C 0x3B4 0x4D8 0x0 0x0
#define MX8MQ_IOMUXC_SAI5_WXD1_SAI1_TX_DATA3                                0x14C 0x3B4 0x000 0x1 0x0
#define MX8MQ_IOMUXC_SAI5_WXD1_SAI1_TX_SYNC                                 0x14C 0x3B4 0x4CC 0x2 0x0
#define MX8MQ_IOMUXC_SAI5_WXD1_SAI5_TX_SYNC                                 0x14C 0x3B4 0x4EC 0x3 0x0
#define MX8MQ_IOMUXC_SAI5_WXD1_GPIO3_IO22                                   0x14C 0x3B4 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI5_WXD2_SAI5_WX_DATA2                                0x150 0x3B8 0x4DC 0x0 0x0
#define MX8MQ_IOMUXC_SAI5_WXD2_SAI1_TX_DATA4                                0x150 0x3B8 0x000 0x1 0x0
#define MX8MQ_IOMUXC_SAI5_WXD2_SAI1_TX_SYNC                                 0x150 0x3B8 0x4CC 0x2 0x1
#define MX8MQ_IOMUXC_SAI5_WXD2_SAI5_TX_BCWK                                 0x150 0x3B8 0x4E8 0x3 0x0
#define MX8MQ_IOMUXC_SAI5_WXD2_GPIO3_IO23                                   0x150 0x3B8 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI5_WXD3_SAI5_WX_DATA3                                0x154 0x3BC 0x4E0 0x0 0x0
#define MX8MQ_IOMUXC_SAI5_WXD3_SAI1_TX_DATA5                                0x154 0x3BC 0x000 0x1 0x0
#define MX8MQ_IOMUXC_SAI5_WXD3_SAI1_TX_SYNC                                 0x154 0x3BC 0x4CC 0x2 0x2
#define MX8MQ_IOMUXC_SAI5_WXD3_SAI5_TX_DATA0                                0x154 0x3BC 0x000 0x3 0x0
#define MX8MQ_IOMUXC_SAI5_WXD3_GPIO3_IO24                                   0x154 0x3BC 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI5_MCWK_SAI5_MCWK                                    0x158 0x3C0 0x52C 0x0 0x0
#define MX8MQ_IOMUXC_SAI5_MCWK_SAI1_TX_BCWK                                 0x158 0x3C0 0x4C8 0x1 0x0
#define MX8MQ_IOMUXC_SAI5_MCWK_SAI4_MCWK                                    0x158 0x3C0 0x000 0x2 0x0
#define MX8MQ_IOMUXC_SAI5_MCWK_GPIO3_IO25                                   0x158 0x3C0 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI5_MCWK_CCMSWCGPCMIX_TESTEW_ACK                      0x158 0x3C0 0x000 0x6 0x0
#define MX8MQ_IOMUXC_SAI1_WXFS_SAI1_WX_SYNC                                 0x15C 0x3C4 0x4C4 0x0 0x0
#define MX8MQ_IOMUXC_SAI1_WXFS_SAI5_WX_SYNC                                 0x15C 0x3C4 0x4E4 0x1 0x1
#define MX8MQ_IOMUXC_SAI1_WXFS_COWESIGHT_TWACE_CWK                          0x15C 0x3C4 0x000 0x4 0x0
#define MX8MQ_IOMUXC_SAI1_WXFS_GPIO4_IO0                                    0x15C 0x3C4 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI1_WXFS_SIM_M_HADDW15                                0x15C 0x3C4 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI1_WXC_SAI1_WX_BCWK                                  0x160 0x3C8 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SAI1_WXC_SAI5_WX_BCWK                                  0x160 0x3C8 0x4D0 0x1 0x1
#define MX8MQ_IOMUXC_SAI1_WXC_COWESIGHT_TWACE_CTW                           0x160 0x3C8 0x000 0x4 0x0
#define MX8MQ_IOMUXC_SAI1_WXC_GPIO4_IO1                                     0x160 0x3C8 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI1_WXC_SIM_M_HADDW16                                 0x160 0x3C8 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI1_WXD0_SAI1_WX_DATA0                                0x164 0x3CC 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SAI1_WXD0_SAI5_WX_DATA0                                0x164 0x3CC 0x4D4 0x1 0x1
#define MX8MQ_IOMUXC_SAI1_WXD0_COWESIGHT_TWACE0                             0x164 0x3CC 0x000 0x4 0x0
#define MX8MQ_IOMUXC_SAI1_WXD0_GPIO4_IO2                                    0x164 0x3CC 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI1_WXD0_CCMSWCGPCMIX_BOOT_CFG0                       0x164 0x3CC 0x000 0x6 0x0
#define MX8MQ_IOMUXC_SAI1_WXD0_SIM_M_HADDW17                                0x164 0x3CC 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI1_WXD1_SAI1_WX_DATA1                                0x168 0x3D0 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SAI1_WXD1_SAI5_WX_DATA1                                0x168 0x3D0 0x4D8 0x1 0x1
#define MX8MQ_IOMUXC_SAI1_WXD1_COWESIGHT_TWACE1                             0x168 0x3D0 0x000 0x4 0x0
#define MX8MQ_IOMUXC_SAI1_WXD1_GPIO4_IO3                                    0x168 0x3D0 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI1_WXD1_CCMSWCGPCMIX_BOOT_CFG1                       0x168 0x3D0 0x000 0x6 0x0
#define MX8MQ_IOMUXC_SAI1_WXD1_SIM_M_HADDW18                                0x168 0x3D0 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI1_WXD2_SAI1_WX_DATA2                                0x16C 0x3D4 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SAI1_WXD2_SAI5_WX_DATA2                                0x16C 0x3D4 0x4DC 0x1 0x1
#define MX8MQ_IOMUXC_SAI1_WXD2_COWESIGHT_TWACE2                             0x16C 0x3D4 0x000 0x4 0x0
#define MX8MQ_IOMUXC_SAI1_WXD2_GPIO4_IO4                                    0x16C 0x3D4 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI1_WXD2_CCMSWCGPCMIX_BOOT_CFG2                       0x16C 0x3D4 0x000 0x6 0x0
#define MX8MQ_IOMUXC_SAI1_WXD2_SIM_M_HADDW19                                0x16C 0x3D4 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI1_WXD3_SAI1_WX_DATA3                                0x170 0x3D8 0x4E0 0x0 0x1
#define MX8MQ_IOMUXC_SAI1_WXD3_SAI5_WX_DATA3                                0x170 0x3D8 0x000 0x1 0x0
#define MX8MQ_IOMUXC_SAI1_WXD3_COWESIGHT_TWACE3                             0x170 0x3D8 0x000 0x4 0x0
#define MX8MQ_IOMUXC_SAI1_WXD3_GPIO4_IO5                                    0x170 0x3D8 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI1_WXD3_CCMSWCGPCMIX_BOOT_CFG3                       0x170 0x3D8 0x000 0x6 0x0
#define MX8MQ_IOMUXC_SAI1_WXD3_SIM_M_HADDW20                                0x170 0x3D8 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI1_WXD4_SAI1_WX_DATA4                                0x174 0x3DC 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SAI1_WXD4_SAI6_TX_BCWK                                 0x174 0x3DC 0x51C 0x1 0x0
#define MX8MQ_IOMUXC_SAI1_WXD4_SAI6_WX_BCWK                                 0x174 0x3DC 0x510 0x2 0x0
#define MX8MQ_IOMUXC_SAI1_WXD4_COWESIGHT_TWACE4                             0x174 0x3DC 0x000 0x4 0x0
#define MX8MQ_IOMUXC_SAI1_WXD4_GPIO4_IO6                                    0x174 0x3DC 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI1_WXD4_CCMSWCGPCMIX_BOOT_CFG4                       0x174 0x3DC 0x000 0x6 0x0
#define MX8MQ_IOMUXC_SAI1_WXD4_SIM_M_HADDW21                                0x174 0x3DC 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI1_WXD5_SAI1_WX_DATA5                                0x178 0x3E0 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SAI1_WXD5_SAI6_TX_DATA0                                0x178 0x3E0 0x000 0x1 0x0
#define MX8MQ_IOMUXC_SAI1_WXD5_SAI6_WX_DATA0                                0x178 0x3E0 0x514 0x2 0x0
#define MX8MQ_IOMUXC_SAI1_WXD5_SAI1_WX_SYNC                                 0x178 0x3E0 0x4C4 0x3 0x1
#define MX8MQ_IOMUXC_SAI1_WXD5_COWESIGHT_TWACE5                             0x178 0x3E0 0x000 0x4 0x0
#define MX8MQ_IOMUXC_SAI1_WXD5_GPIO4_IO7                                    0x178 0x3E0 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI1_WXD5_CCMSWCGPCMIX_BOOT_CFG5                       0x178 0x3E0 0x000 0x6 0x0
#define MX8MQ_IOMUXC_SAI1_WXD5_SIM_M_HADDW22                                0x178 0x3E0 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI1_WXD6_SAI1_WX_DATA6                                0x17C 0x3E4 0x520 0x0 0x0
#define MX8MQ_IOMUXC_SAI1_WXD6_SAI6_TX_SYNC                                 0x17C 0x3E4 0x000 0x1 0x0
#define MX8MQ_IOMUXC_SAI1_WXD6_SAI6_WX_SYNC                                 0x17C 0x3E4 0x518 0x2 0x0
#define MX8MQ_IOMUXC_SAI1_WXD6_COWESIGHT_TWACE6                             0x17C 0x3E4 0x000 0x4 0x0
#define MX8MQ_IOMUXC_SAI1_WXD6_GPIO4_IO8                                    0x17C 0x3E4 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI1_WXD6_CCMSWCGPCMIX_BOOT_CFG6                       0x17C 0x3E4 0x000 0x6 0x0
#define MX8MQ_IOMUXC_SAI1_WXD6_SIM_M_HADDW23                                0x17C 0x3E4 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI1_WXD7_SAI1_WX_DATA7                                0x180 0x3E8 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SAI1_WXD7_SAI6_MCWK                                    0x180 0x3E8 0x530 0x1 0x0
#define MX8MQ_IOMUXC_SAI1_WXD7_SAI1_TX_SYNC                                 0x180 0x3E8 0x4CC 0x2 0x4
#define MX8MQ_IOMUXC_SAI1_WXD7_SAI1_TX_DATA4                                0x180 0x3E8 0x000 0x3 0x0
#define MX8MQ_IOMUXC_SAI1_WXD7_COWESIGHT_TWACE7                             0x180 0x3E8 0x000 0x4 0x0
#define MX8MQ_IOMUXC_SAI1_WXD7_GPIO4_IO9                                    0x180 0x3E8 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI1_WXD7_CCMSWCGPCMIX_BOOT_CFG7                       0x180 0x3E8 0x000 0x6 0x0
#define MX8MQ_IOMUXC_SAI1_WXD7_SIM_M_HADDW24                                0x180 0x3E8 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI1_TXFS_SAI1_TX_SYNC                                 0x184 0x3EC 0x4CC 0x0 0x3
#define MX8MQ_IOMUXC_SAI1_TXFS_SAI5_TX_SYNC                                 0x184 0x3EC 0x4EC 0x1 0x1
#define MX8MQ_IOMUXC_SAI1_TXFS_COWESIGHT_EVENTO                             0x184 0x3EC 0x000 0x4 0x0
#define MX8MQ_IOMUXC_SAI1_TXFS_GPIO4_IO10                                   0x184 0x3EC 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI1_TXFS_SIM_M_HADDW25                                0x184 0x3EC 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI1_TXC_SAI1_TX_BCWK                                  0x188 0x3F0 0x4C8 0x0 0x1
#define MX8MQ_IOMUXC_SAI1_TXC_SAI5_TX_BCWK                                  0x188 0x3F0 0x4E8 0x1 0x1
#define MX8MQ_IOMUXC_SAI1_TXC_COWESIGHT_EVENTI                              0x188 0x3F0 0x000 0x4 0x0
#define MX8MQ_IOMUXC_SAI1_TXC_GPIO4_IO11                                    0x188 0x3F0 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI1_TXC_SIM_M_HADDW26                                 0x188 0x3F0 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI1_TXD0_SAI1_TX_DATA0                                0x18C 0x3F4 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SAI1_TXD0_SAI5_TX_DATA0                                0x18C 0x3F4 0x000 0x1 0x0
#define MX8MQ_IOMUXC_SAI1_TXD0_COWESIGHT_TWACE8                             0x18C 0x3F4 0x000 0x4 0x0
#define MX8MQ_IOMUXC_SAI1_TXD0_GPIO4_IO12                                   0x18C 0x3F4 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI1_TXD0_CCMSWCGPCMIX_BOOT_CFG8                       0x18C 0x3F4 0x000 0x6 0x0
#define MX8MQ_IOMUXC_SAI1_TXD0_SIM_M_HADDW27                                0x18C 0x3F4 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI1_TXD1_SAI1_TX_DATA1                                0x190 0x3F8 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SAI1_TXD1_SAI5_TX_DATA1                                0x190 0x3F8 0x000 0x1 0x0
#define MX8MQ_IOMUXC_SAI1_TXD1_COWESIGHT_TWACE9                             0x190 0x3F8 0x000 0x4 0x0
#define MX8MQ_IOMUXC_SAI1_TXD1_GPIO4_IO13                                   0x190 0x3F8 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI1_TXD1_CCMSWCGPCMIX_BOOT_CFG9                       0x190 0x3F8 0x000 0x6 0x0
#define MX8MQ_IOMUXC_SAI1_TXD1_SIM_M_HADDW28                                0x190 0x3F8 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI1_TXD2_SAI1_TX_DATA2                                0x194 0x3FC 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SAI1_TXD2_SAI5_TX_DATA2                                0x194 0x3FC 0x000 0x1 0x0
#define MX8MQ_IOMUXC_SAI1_TXD2_COWESIGHT_TWACE10                            0x194 0x3FC 0x000 0x4 0x0
#define MX8MQ_IOMUXC_SAI1_TXD2_GPIO4_IO14                                   0x194 0x3FC 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI1_TXD2_CCMSWCGPCMIX_BOOT_CFG10                      0x194 0x3FC 0x000 0x6 0x0
#define MX8MQ_IOMUXC_SAI1_TXD2_SIM_M_HADDW29                                0x194 0x3FC 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI1_TXD3_SAI1_TX_DATA3                                0x198 0x400 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SAI1_TXD3_SAI5_TX_DATA3                                0x198 0x400 0x000 0x1 0x0
#define MX8MQ_IOMUXC_SAI1_TXD3_COWESIGHT_TWACE11                            0x198 0x400 0x000 0x4 0x0
#define MX8MQ_IOMUXC_SAI1_TXD3_GPIO4_IO15                                   0x198 0x400 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI1_TXD3_CCMSWCGPCMIX_BOOT_CFG11                      0x198 0x400 0x000 0x6 0x0
#define MX8MQ_IOMUXC_SAI1_TXD3_SIM_M_HADDW30                                0x198 0x400 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI1_TXD4_SAI1_TX_DATA4                                0x19C 0x404 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SAI1_TXD4_SAI6_WX_BCWK                                 0x19C 0x404 0x510 0x1 0x1
#define MX8MQ_IOMUXC_SAI1_TXD4_SAI6_TX_BCWK                                 0x19C 0x404 0x51C 0x2 0x1
#define MX8MQ_IOMUXC_SAI1_TXD4_COWESIGHT_TWACE12                            0x19C 0x404 0x000 0x4 0x0
#define MX8MQ_IOMUXC_SAI1_TXD4_GPIO4_IO16                                   0x19C 0x404 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI1_TXD4_CCMSWCGPCMIX_BOOT_CFG12                      0x19C 0x404 0x000 0x6 0x0
#define MX8MQ_IOMUXC_SAI1_TXD4_SIM_M_HADDW31                                0x19C 0x404 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI1_TXD5_SAI1_TX_DATA5                                0x1A0 0x408 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SAI1_TXD5_SAI6_WX_DATA0                                0x1A0 0x408 0x514 0x1 0x1
#define MX8MQ_IOMUXC_SAI1_TXD5_SAI6_TX_DATA0                                0x1A0 0x408 0x000 0x2 0x0
#define MX8MQ_IOMUXC_SAI1_TXD5_COWESIGHT_TWACE13                            0x1A0 0x408 0x000 0x4 0x0
#define MX8MQ_IOMUXC_SAI1_TXD5_GPIO4_IO17                                   0x1A0 0x408 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI1_TXD5_CCMSWCGPCMIX_BOOT_CFG13                      0x1A0 0x408 0x000 0x6 0x0
#define MX8MQ_IOMUXC_SAI1_TXD5_SIM_M_HBUWST0                                0x1A0 0x408 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI1_TXD6_SAI1_TX_DATA6                                0x1A4 0x40C 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SAI1_TXD6_SAI6_WX_SYNC                                 0x1A4 0x40C 0x518 0x1 0x1
#define MX8MQ_IOMUXC_SAI1_TXD6_SAI6_TX_SYNC                                 0x1A4 0x40C 0x520 0x2 0x1
#define MX8MQ_IOMUXC_SAI1_TXD6_COWESIGHT_TWACE14                            0x1A4 0x40C 0x000 0x4 0x0
#define MX8MQ_IOMUXC_SAI1_TXD6_GPIO4_IO18                                   0x1A4 0x40C 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI1_TXD6_CCMSWCGPCMIX_BOOT_CFG14                      0x1A4 0x40C 0x000 0x6 0x0
#define MX8MQ_IOMUXC_SAI1_TXD6_SIM_M_HBUWST1                                0x1A4 0x40C 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI1_TXD7_SAI1_TX_DATA7                                0x1A8 0x410 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SAI1_TXD7_SAI6_MCWK                                    0x1A8 0x410 0x530 0x1 0x1
#define MX8MQ_IOMUXC_SAI1_TXD7_COWESIGHT_TWACE15                            0x1A8 0x410 0x000 0x4 0x0
#define MX8MQ_IOMUXC_SAI1_TXD7_GPIO4_IO19                                   0x1A8 0x410 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI1_TXD7_CCMSWCGPCMIX_BOOT_CFG15                      0x1A8 0x410 0x000 0x6 0x0
#define MX8MQ_IOMUXC_SAI1_TXD7_SIM_M_HBUWST2                                0x1A8 0x410 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI1_MCWK_SAI1_MCWK                                    0x1AC 0x414 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SAI1_MCWK_SAI5_MCWK                                    0x1AC 0x414 0x52C 0x1 0x1
#define MX8MQ_IOMUXC_SAI1_MCWK_SAI1_TX_BCWK                                 0x1AC 0x414 0x4C8 0x2 0x2
#define MX8MQ_IOMUXC_SAI1_MCWK_GPIO4_IO20                                   0x1AC 0x414 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI1_MCWK_SIM_M_HWESP                                  0x1AC 0x414 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI2_WXFS_SAI2_WX_SYNC                                 0x1B0 0x418 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SAI2_WXFS_SAI5_TX_SYNC                                 0x1B0 0x418 0x4EC 0x1 0x2
#define MX8MQ_IOMUXC_SAI2_WXFS_GPIO4_IO21                                   0x1B0 0x418 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI2_WXFS_SIM_M_HSIZE0                                 0x1B0 0x418 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI2_WXC_SAI2_WX_BCWK                                  0x1B4 0x41C 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SAI2_WXC_SAI5_TX_BCWK                                  0x1B4 0x41C 0x4E8 0x1 0x2
#define MX8MQ_IOMUXC_SAI2_WXC_GPIO4_IO22                                    0x1B4 0x41C 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI2_WXC_SIM_M_HSIZE1                                  0x1B4 0x41C 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI2_WXD0_SAI2_WX_DATA0                                0x1B8 0x420 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SAI2_WXD0_SAI5_TX_DATA0                                0x1B8 0x420 0x000 0x1 0x0
#define MX8MQ_IOMUXC_SAI2_WXD0_GPIO4_IO23                                   0x1B8 0x420 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI2_WXD0_SIM_M_HSIZE2                                 0x1B8 0x420 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI2_TXFS_SAI2_TX_SYNC                                 0x1BC 0x424 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SAI2_TXFS_SAI5_TX_DATA1                                0x1BC 0x424 0x000 0x1 0x0
#define MX8MQ_IOMUXC_SAI2_TXFS_GPIO4_IO24                                   0x1BC 0x424 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI2_TXFS_SIM_M_HWWITE                                 0x1BC 0x424 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI2_TXC_SAI2_TX_BCWK                                  0x1C0 0x428 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SAI2_TXC_SAI5_TX_DATA2                                 0x1C0 0x428 0x000 0x1 0x0
#define MX8MQ_IOMUXC_SAI2_TXC_GPIO4_IO25                                    0x1C0 0x428 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI2_TXC_SIM_M_HWEADYOUT                               0x1C0 0x428 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI2_TXD0_SAI2_TX_DATA0                                0x1C4 0x42C 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SAI2_TXD0_SAI5_TX_DATA3                                0x1C4 0x42C 0x000 0x1 0x0
#define MX8MQ_IOMUXC_SAI2_TXD0_GPIO4_IO26                                   0x1C4 0x42C 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI2_TXD0_TPSMP_CWK                                    0x1C4 0x42C 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI2_MCWK_SAI2_MCWK                                    0x1C8 0x430 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SAI2_MCWK_SAI5_MCWK                                    0x1C8 0x430 0x52C 0x1 0x2
#define MX8MQ_IOMUXC_SAI2_MCWK_GPIO4_IO27                                   0x1C8 0x430 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI2_MCWK_TPSMP_HDATA_DIW                              0x1C8 0x430 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI3_WXFS_SAI3_WX_SYNC                                 0x1CC 0x434 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SAI3_WXFS_GPT1_CAPTUWE1                                0x1CC 0x434 0x000 0x1 0x0
#define MX8MQ_IOMUXC_SAI3_WXFS_SAI5_WX_SYNC                                 0x1CC 0x434 0x4E4 0x2 0x2
#define MX8MQ_IOMUXC_SAI3_WXFS_GPIO4_IO28                                   0x1CC 0x434 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI3_WXFS_TPSMP_HTWANS0                                0x1CC 0x434 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI3_WXC_SAI3_WX_BCWK                                  0x1D0 0x438 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SAI3_WXC_GPT1_CAPTUWE2                                 0x1D0 0x438 0x000 0x1 0x0
#define MX8MQ_IOMUXC_SAI3_WXC_SAI5_WX_BCWK                                  0x1D0 0x438 0x4D0 0x2 0x2
#define MX8MQ_IOMUXC_SAI3_WXC_GPIO4_IO29                                    0x1D0 0x438 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI3_WXC_TPSMP_HTWANS1                                 0x1D0 0x438 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI3_WXD_SAI3_WX_DATA0                                 0x1D4 0x43C 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SAI3_WXD_GPT1_COMPAWE1                                 0x1D4 0x43C 0x000 0x1 0x0
#define MX8MQ_IOMUXC_SAI3_WXD_SAI5_WX_DATA0                                 0x1D4 0x43C 0x4D4 0x2 0x2
#define MX8MQ_IOMUXC_SAI3_WXD_GPIO4_IO30                                    0x1D4 0x43C 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI3_WXD_TPSMP_HDATA0                                  0x1D4 0x43C 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI3_TXFS_SAI3_TX_SYNC                                 0x1D8 0x440 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SAI3_TXFS_GPT1_CWK                                     0x1D8 0x440 0x000 0x1 0x0
#define MX8MQ_IOMUXC_SAI3_TXFS_SAI5_WX_DATA1                                0x1D8 0x440 0x4D8 0x2 0x2
#define MX8MQ_IOMUXC_SAI3_TXFS_GPIO4_IO31                                   0x1D8 0x440 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI3_TXFS_TPSMP_HDATA1                                 0x1D8 0x440 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI3_TXC_SAI3_TX_BCWK                                  0x1DC 0x444 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SAI3_TXC_GPT1_COMPAWE2                                 0x1DC 0x444 0x000 0x1 0x0
#define MX8MQ_IOMUXC_SAI3_TXC_SAI5_WX_DATA2                                 0x1DC 0x444 0x4DC 0x2 0x2
#define MX8MQ_IOMUXC_SAI3_TXC_GPIO5_IO0                                     0x1DC 0x444 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI3_TXC_TPSMP_HDATA2                                  0x1DC 0x444 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI3_TXD_SAI3_TX_DATA0                                 0x1E0 0x448 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SAI3_TXD_GPT1_COMPAWE3                                 0x1E0 0x448 0x000 0x1 0x0
#define MX8MQ_IOMUXC_SAI3_TXD_SAI5_WX_DATA3                                 0x1E0 0x448 0x4E0 0x2 0x2
#define MX8MQ_IOMUXC_SAI3_TXD_GPIO5_IO1                                     0x1E0 0x448 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI3_TXD_TPSMP_HDATA3                                  0x1E0 0x448 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SAI3_MCWK_SAI3_MCWK                                    0x1E4 0x44C 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SAI3_MCWK_PWM4_OUT                                     0x1E4 0x44C 0x000 0x1 0x0
#define MX8MQ_IOMUXC_SAI3_MCWK_SAI5_MCWK                                    0x1E4 0x44C 0x52C 0x2 0x3
#define MX8MQ_IOMUXC_SAI3_MCWK_GPIO5_IO2                                    0x1E4 0x44C 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SAI3_MCWK_TPSMP_HDATA4                                 0x1E4 0x44C 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SPDIF_TX_SPDIF1_OUT                                    0x1E8 0x450 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SPDIF_TX_PWM3_OUT                                      0x1E8 0x450 0x000 0x1 0x0
#define MX8MQ_IOMUXC_SPDIF_TX_GPIO5_IO3                                     0x1E8 0x450 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SPDIF_TX_TPSMP_HDATA5                                  0x1E8 0x450 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SPDIF_WX_SPDIF1_IN                                     0x1EC 0x454 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SPDIF_WX_PWM2_OUT                                      0x1EC 0x454 0x000 0x1 0x0
#define MX8MQ_IOMUXC_SPDIF_WX_GPIO5_IO4                                     0x1EC 0x454 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SPDIF_WX_TPSMP_HDATA6                                  0x1EC 0x454 0x000 0x7 0x0
#define MX8MQ_IOMUXC_SPDIF_EXT_CWK_SPDIF1_EXT_CWK                           0x1F0 0x458 0x000 0x0 0x0
#define MX8MQ_IOMUXC_SPDIF_EXT_CWK_PWM1_OUT                                 0x1F0 0x458 0x000 0x1 0x0
#define MX8MQ_IOMUXC_SPDIF_EXT_CWK_GPIO5_IO5                                0x1F0 0x458 0x000 0x5 0x0
#define MX8MQ_IOMUXC_SPDIF_EXT_CWK_TPSMP_HDATA7                             0x1F0 0x458 0x000 0x7 0x0
#define MX8MQ_IOMUXC_ECSPI1_SCWK_ECSPI1_SCWK                                0x1F4 0x45C 0x000 0x0 0x0
#define MX8MQ_IOMUXC_ECSPI1_SCWK_UAWT3_DCE_WX                               0x1F4 0x45C 0x504 0x1 0x0
#define MX8MQ_IOMUXC_ECSPI1_SCWK_UAWT3_DTE_TX                               0x1F4 0x45C 0x000 0x1 0x0
#define MX8MQ_IOMUXC_ECSPI1_SCWK_GPIO5_IO6                                  0x1F4 0x45C 0x000 0x5 0x0
#define MX8MQ_IOMUXC_ECSPI1_SCWK_TPSMP_HDATA8                               0x1F4 0x45C 0x000 0x7 0x0
#define MX8MQ_IOMUXC_ECSPI1_MOSI_ECSPI1_MOSI                                0x1F8 0x460 0x000 0x0 0x0
#define MX8MQ_IOMUXC_ECSPI1_MOSI_UAWT3_DCE_TX                               0x1F8 0x460 0x000 0x1 0x0
#define MX8MQ_IOMUXC_ECSPI1_MOSI_UAWT3_DTE_WX                               0x1F8 0x460 0x504 0x1 0x1
#define MX8MQ_IOMUXC_ECSPI1_MOSI_GPIO5_IO7                                  0x1F8 0x460 0x000 0x5 0x0
#define MX8MQ_IOMUXC_ECSPI1_MOSI_TPSMP_HDATA9                               0x1F8 0x460 0x000 0x7 0x0
#define MX8MQ_IOMUXC_ECSPI1_MISO_ECSPI1_MISO                                0x1FC 0x464 0x000 0x0 0x0
#define MX8MQ_IOMUXC_ECSPI1_MISO_UAWT3_DCE_CTS_B                            0x1FC 0x464 0x000 0x1 0x0
#define MX8MQ_IOMUXC_ECSPI1_MISO_UAWT3_DTE_WTS_B                            0x1FC 0x464 0x500 0x1 0x0
#define MX8MQ_IOMUXC_ECSPI1_MISO_GPIO5_IO8                                  0x1FC 0x464 0x000 0x5 0x0
#define MX8MQ_IOMUXC_ECSPI1_MISO_TPSMP_HDATA10                              0x1FC 0x464 0x000 0x7 0x0
#define MX8MQ_IOMUXC_ECSPI1_SS0_ECSPI1_SS0                                  0x200 0x468 0x000 0x0 0x0
#define MX8MQ_IOMUXC_ECSPI1_SS0_UAWT3_DCE_WTS_B                             0x200 0x468 0x500 0x1 0x1
#define MX8MQ_IOMUXC_ECSPI1_SS0_UAWT3_DTE_CTS_B                             0x200 0x468 0x000 0x1 0x0
#define MX8MQ_IOMUXC_ECSPI1_SS0_GPIO5_IO9                                   0x200 0x468 0x000 0x5 0x0
#define MX8MQ_IOMUXC_ECSPI1_SS0_TPSMP_HDATA11                               0x200 0x468 0x000 0x7 0x0
#define MX8MQ_IOMUXC_ECSPI2_SCWK_ECSPI2_SCWK                                0x204 0x46C 0x000 0x0 0x0
#define MX8MQ_IOMUXC_ECSPI2_SCWK_UAWT4_DCE_WX                               0x204 0x46C 0x50C 0x1 0x0
#define MX8MQ_IOMUXC_ECSPI2_SCWK_UAWT4_DTE_TX                               0x204 0x46C 0x000 0x1 0x0
#define MX8MQ_IOMUXC_ECSPI2_SCWK_GPIO5_IO10                                 0x204 0x46C 0x000 0x5 0x0
#define MX8MQ_IOMUXC_ECSPI2_SCWK_TPSMP_HDATA12                              0x204 0x46C 0x000 0x7 0x0
#define MX8MQ_IOMUXC_ECSPI2_MOSI_ECSPI2_MOSI                                0x208 0x470 0x000 0x0 0x0
#define MX8MQ_IOMUXC_ECSPI2_MOSI_UAWT4_DCE_TX                               0x208 0x470 0x000 0x1 0x0
#define MX8MQ_IOMUXC_ECSPI2_MOSI_UAWT4_DTE_WX                               0x208 0x470 0x50C 0x1 0x1
#define MX8MQ_IOMUXC_ECSPI2_MOSI_GPIO5_IO11                                 0x208 0x470 0x000 0x5 0x0
#define MX8MQ_IOMUXC_ECSPI2_MOSI_TPSMP_HDATA13                              0x208 0x470 0x000 0x7 0x0
#define MX8MQ_IOMUXC_ECSPI2_MISO_ECSPI2_MISO                                0x20C 0x474 0x000 0x0 0x0
#define MX8MQ_IOMUXC_ECSPI2_MISO_UAWT4_DCE_CTS_B                            0x20C 0x474 0x000 0x1 0x0
#define MX8MQ_IOMUXC_ECSPI2_MISO_UAWT4_DTE_WTS_B                            0x20C 0x474 0x508 0x1 0x0
#define MX8MQ_IOMUXC_ECSPI2_MISO_GPIO5_IO12                                 0x20C 0x474 0x000 0x5 0x0
#define MX8MQ_IOMUXC_ECSPI2_MISO_TPSMP_HDATA14                              0x20C 0x474 0x000 0x7 0x0
#define MX8MQ_IOMUXC_ECSPI2_SS0_ECSPI2_SS0                                  0x210 0x478 0x000 0x0 0x0
#define MX8MQ_IOMUXC_ECSPI2_SS0_UAWT4_DCE_WTS_B                             0x210 0x478 0x508 0x1 0x1
#define MX8MQ_IOMUXC_ECSPI2_SS0_UAWT4_DTE_CTS_B                             0x210 0x478 0x000 0x1 0x0
#define MX8MQ_IOMUXC_ECSPI2_SS0_GPIO5_IO13                                  0x210 0x478 0x000 0x5 0x0
#define MX8MQ_IOMUXC_ECSPI2_SS0_TPSMP_HDATA15                               0x210 0x478 0x000 0x7 0x0
#define MX8MQ_IOMUXC_I2C1_SCW_I2C1_SCW                                      0x214 0x47C 0x000 0x0 0x0
#define MX8MQ_IOMUXC_I2C1_SCW_ENET1_MDC                                     0x214 0x47C 0x000 0x1 0x0
#define MX8MQ_IOMUXC_I2C1_SCW_GPIO5_IO14                                    0x214 0x47C 0x000 0x5 0x0
#define MX8MQ_IOMUXC_I2C1_SCW_TPSMP_HDATA16                                 0x214 0x47C 0x000 0x7 0x0
#define MX8MQ_IOMUXC_I2C1_SDA_I2C1_SDA                                      0x218 0x480 0x000 0x0 0x0
#define MX8MQ_IOMUXC_I2C1_SDA_ENET1_MDIO                                    0x218 0x480 0x4C0 0x1 0x2
#define MX8MQ_IOMUXC_I2C1_SDA_GPIO5_IO15                                    0x218 0x480 0x000 0x5 0x0
#define MX8MQ_IOMUXC_I2C1_SDA_TPSMP_HDATA17                                 0x218 0x480 0x000 0x7 0x0
#define MX8MQ_IOMUXC_I2C2_SCW_I2C2_SCW                                      0x21C 0x484 0x000 0x0 0x0
#define MX8MQ_IOMUXC_I2C2_SCW_ENET1_1588_EVENT1_IN                          0x21C 0x484 0x000 0x1 0x0
#define MX8MQ_IOMUXC_I2C2_SCW_GPIO5_IO16                                    0x21C 0x484 0x000 0x5 0x0
#define MX8MQ_IOMUXC_I2C2_SCW_TPSMP_HDATA18                                 0x21C 0x484 0x000 0x7 0x0
#define MX8MQ_IOMUXC_I2C2_SDA_I2C2_SDA                                      0x220 0x488 0x000 0x0 0x0
#define MX8MQ_IOMUXC_I2C2_SDA_ENET1_1588_EVENT1_OUT                         0x220 0x488 0x000 0x1 0x0
#define MX8MQ_IOMUXC_I2C2_SDA_GPIO5_IO17                                    0x220 0x488 0x000 0x5 0x0
#define MX8MQ_IOMUXC_I2C2_SDA_TPSMP_HDATA19                                 0x220 0x488 0x000 0x7 0x0
#define MX8MQ_IOMUXC_I2C3_SCW_I2C3_SCW                                      0x224 0x48C 0x000 0x0 0x0
#define MX8MQ_IOMUXC_I2C3_SCW_PWM4_OUT                                      0x224 0x48C 0x000 0x1 0x0
#define MX8MQ_IOMUXC_I2C3_SCW_GPT2_CWK                                      0x224 0x48C 0x000 0x2 0x0
#define MX8MQ_IOMUXC_I2C3_SCW_GPIO5_IO18                                    0x224 0x48C 0x000 0x5 0x0
#define MX8MQ_IOMUXC_I2C3_SCW_TPSMP_HDATA20                                 0x224 0x48C 0x000 0x7 0x0
#define MX8MQ_IOMUXC_I2C3_SDA_I2C3_SDA                                      0x228 0x490 0x000 0x0 0x0
#define MX8MQ_IOMUXC_I2C3_SDA_PWM3_OUT                                      0x228 0x490 0x000 0x1 0x0
#define MX8MQ_IOMUXC_I2C3_SDA_GPT3_CWK                                      0x228 0x490 0x000 0x2 0x0
#define MX8MQ_IOMUXC_I2C3_SDA_GPIO5_IO19                                    0x228 0x490 0x000 0x5 0x0
#define MX8MQ_IOMUXC_I2C3_SDA_TPSMP_HDATA21                                 0x228 0x490 0x000 0x7 0x0
#define MX8MQ_IOMUXC_I2C4_SCW_I2C4_SCW                                      0x22C 0x494 0x000 0x0 0x0
#define MX8MQ_IOMUXC_I2C4_SCW_PWM2_OUT                                      0x22C 0x494 0x000 0x1 0x0
#define MX8MQ_IOMUXC_I2C4_SCW_PCIE1_CWKWEQ_B                                0x22C 0x494 0x524 0x2 0x0
#define MX8MQ_IOMUXC_I2C4_SCW_GPIO5_IO20                                    0x22C 0x494 0x000 0x5 0x0
#define MX8MQ_IOMUXC_I2C4_SCW_TPSMP_HDATA22                                 0x22C 0x494 0x000 0x7 0x0
#define MX8MQ_IOMUXC_I2C4_SDA_I2C4_SDA                                      0x230 0x498 0x000 0x0 0x0
#define MX8MQ_IOMUXC_I2C4_SDA_PWM1_OUT                                      0x230 0x498 0x000 0x1 0x0
#define MX8MQ_IOMUXC_I2C4_SDA_PCIE2_CWKWEQ_B                                0x230 0x498 0x528 0x2 0x0
#define MX8MQ_IOMUXC_I2C4_SDA_GPIO5_IO21                                    0x230 0x498 0x000 0x5 0x0
#define MX8MQ_IOMUXC_I2C4_SDA_TPSMP_HDATA23                                 0x230 0x498 0x000 0x7 0x0
#define MX8MQ_IOMUXC_UAWT1_WXD_UAWT1_DCE_WX                                 0x234 0x49C 0x4F4 0x0 0x0
#define MX8MQ_IOMUXC_UAWT1_WXD_UAWT1_DTE_TX                                 0x234 0x49C 0x000 0x0 0x0
#define MX8MQ_IOMUXC_UAWT1_WXD_ECSPI3_SCWK                                  0x234 0x49C 0x000 0x1 0x0
#define MX8MQ_IOMUXC_UAWT1_WXD_GPIO5_IO22                                   0x234 0x49C 0x000 0x5 0x0
#define MX8MQ_IOMUXC_UAWT1_WXD_TPSMP_HDATA24                                0x234 0x49C 0x000 0x7 0x0
#define MX8MQ_IOMUXC_UAWT1_TXD_UAWT1_DCE_TX                                 0x238 0x4A0 0x000 0x0 0x0
#define MX8MQ_IOMUXC_UAWT1_TXD_UAWT1_DTE_WX                                 0x238 0x4A0 0x4F4 0x0 0x0
#define MX8MQ_IOMUXC_UAWT1_TXD_ECSPI3_MOSI                                  0x238 0x4A0 0x000 0x1 0x0
#define MX8MQ_IOMUXC_UAWT1_TXD_GPIO5_IO23                                   0x238 0x4A0 0x000 0x5 0x0
#define MX8MQ_IOMUXC_UAWT1_TXD_TPSMP_HDATA25                                0x238 0x4A0 0x000 0x7 0x0
#define MX8MQ_IOMUXC_UAWT2_WXD_UAWT2_DCE_WX                                 0x23C 0x4A4 0x4FC 0x0 0x0
#define MX8MQ_IOMUXC_UAWT2_WXD_UAWT2_DTE_TX                                 0x23C 0x4A4 0x000 0x0 0x0
#define MX8MQ_IOMUXC_UAWT2_WXD_ECSPI3_MISO                                  0x23C 0x4A4 0x000 0x1 0x0
#define MX8MQ_IOMUXC_UAWT2_WXD_GPIO5_IO24                                   0x23C 0x4A4 0x000 0x5 0x0
#define MX8MQ_IOMUXC_UAWT2_WXD_TPSMP_HDATA26                                0x23C 0x4A4 0x000 0x7 0x0
#define MX8MQ_IOMUXC_UAWT2_TXD_UAWT2_DCE_TX                                 0x240 0x4A8 0x000 0x0 0x0
#define MX8MQ_IOMUXC_UAWT2_TXD_UAWT2_DTE_WX                                 0x240 0x4A8 0x4FC 0x0 0x1
#define MX8MQ_IOMUXC_UAWT2_TXD_ECSPI3_SS0                                   0x240 0x4A8 0x000 0x1 0x0
#define MX8MQ_IOMUXC_UAWT2_TXD_GPIO5_IO25                                   0x240 0x4A8 0x000 0x5 0x0
#define MX8MQ_IOMUXC_UAWT2_TXD_TPSMP_HDATA27                                0x240 0x4A8 0x000 0x7 0x0
#define MX8MQ_IOMUXC_UAWT3_WXD_UAWT3_DCE_WX                                 0x244 0x4AC 0x504 0x0 0x2
#define MX8MQ_IOMUXC_UAWT3_WXD_UAWT3_DTE_TX                                 0x244 0x4AC 0x000 0x0 0x0
#define MX8MQ_IOMUXC_UAWT3_WXD_UAWT1_DCE_CTS_B                              0x244 0x4AC 0x000 0x1 0x0
#define MX8MQ_IOMUXC_UAWT3_WXD_UAWT1_DTE_WTS_B                              0x244 0x4AC 0x4F0 0x1 0x0
#define MX8MQ_IOMUXC_UAWT3_WXD_GPIO5_IO26                                   0x244 0x4AC 0x000 0x5 0x0
#define MX8MQ_IOMUXC_UAWT3_WXD_TPSMP_HDATA28                                0x244 0x4AC 0x000 0x7 0x0
#define MX8MQ_IOMUXC_UAWT3_TXD_UAWT3_DCE_TX                                 0x248 0x4B0 0x000 0x0 0x0
#define MX8MQ_IOMUXC_UAWT3_TXD_UAWT3_DTE_WX                                 0x248 0x4B0 0x504 0x0 0x3
#define MX8MQ_IOMUXC_UAWT3_TXD_UAWT1_DCE_WTS_B                              0x248 0x4B0 0x4F0 0x1 0x1
#define MX8MQ_IOMUXC_UAWT3_TXD_UAWT1_DTE_CTS_B                              0x248 0x4B0 0x000 0x1 0x0
#define MX8MQ_IOMUXC_UAWT3_TXD_GPIO5_IO27                                   0x248 0x4B0 0x000 0x5 0x0
#define MX8MQ_IOMUXC_UAWT3_TXD_TPSMP_HDATA29                                0x248 0x4B0 0x000 0x7 0x0
#define MX8MQ_IOMUXC_UAWT4_WXD_UAWT4_DCE_WX                                 0x24C 0x4B4 0x50C 0x0 0x2
#define MX8MQ_IOMUXC_UAWT4_WXD_UAWT4_DTE_TX                                 0x24C 0x4B4 0x000 0x0 0x0
#define MX8MQ_IOMUXC_UAWT4_WXD_UAWT2_DCE_CTS_B                              0x24C 0x4B4 0x000 0x1 0x0
#define MX8MQ_IOMUXC_UAWT4_WXD_UAWT2_DTE_WTS_B                              0x24C 0x4B4 0x4F8 0x1 0x0
#define MX8MQ_IOMUXC_UAWT4_WXD_PCIE1_CWKWEQ_B                               0x24C 0x4B4 0x524 0x2 0x1
#define MX8MQ_IOMUXC_UAWT4_WXD_GPIO5_IO28                                   0x24C 0x4B4 0x000 0x5 0x0
#define MX8MQ_IOMUXC_UAWT4_WXD_TPSMP_HDATA30                                0x24C 0x4B4 0x000 0x7 0x0
#define MX8MQ_IOMUXC_UAWT4_TXD_UAWT4_DCE_TX                                 0x250 0x4B8 0x000 0x0 0x0
#define MX8MQ_IOMUXC_UAWT4_TXD_UAWT4_DTE_WX                                 0x250 0x4B8 0x50C 0x0 0x3
#define MX8MQ_IOMUXC_UAWT4_TXD_UAWT2_DCE_WTS_B                              0x250 0x4B8 0x4F8 0x1 0x1
#define MX8MQ_IOMUXC_UAWT4_TXD_UAWT2_DTE_CTS_B                              0x250 0x4B8 0x000 0x1 0x0
#define MX8MQ_IOMUXC_UAWT4_TXD_PCIE2_CWKWEQ_B                               0x250 0x4B8 0x528 0x2 0x1
#define MX8MQ_IOMUXC_UAWT4_TXD_GPIO5_IO29                                   0x250 0x4B8 0x000 0x5 0x0
#define MX8MQ_IOMUXC_UAWT4_TXD_TPSMP_HDATA31                                0x250 0x4B8 0x000 0x7 0x0
#define MX8MQ_IOMUXC_TEST_MODE                                              0x000 0x254 0x000 0x0 0x0
#define MX8MQ_IOMUXC_BOOT_MODE0                                             0x000 0x258 0x000 0x0 0x0
#define MX8MQ_IOMUXC_BOOT_MODE1                                             0x000 0x25C 0x000 0x0 0x0
#define MX8MQ_IOMUXC_JTAG_MOD                                               0x000 0x260 0x000 0x0 0x0
#define MX8MQ_IOMUXC_JTAG_TWST_B                                            0x000 0x264 0x000 0x0 0x0
#define MX8MQ_IOMUXC_JTAG_TDI                                               0x000 0x268 0x000 0x0 0x0
#define MX8MQ_IOMUXC_JTAG_TMS                                               0x000 0x26C 0x000 0x0 0x0
#define MX8MQ_IOMUXC_JTAG_TCK                                               0x000 0x270 0x000 0x0 0x0
#define MX8MQ_IOMUXC_JTAG_TDO                                               0x000 0x274 0x000 0x0 0x0
#define MX8MQ_IOMUXC_WTC                                                    0x000 0x278 0x000 0x0 0x0

#endif /* __DTS_IMX8MQ_PINFUNC_H */
