Generating HDL for page 13.12.09.1 OP MODIFIER DECODE at 7/20/2020 4:40:19 PM
Removed 2 outputs from Gate at 4C to ignored block(s) or identical signal names
Removed 2 outputs from Gate at 4E to ignored block(s) or identical signal names
Removed 2 outputs from Gate at 3G to ignored block(s) or identical signal names
Generating Statement for block at 4A with output pin(s) of OUT_4A_D
	and inputs of PS_NOT_4_DOT_NOT_2_DOT_NOT_1_OP_MOD,PS_OP_MOD_REG_C_BIT,PS_NOT_B_DOT_NOT_A_DOT_NOT_8_OP_MOD
	and logic function of NAND
Generating Statement for block at 3A with output pin(s) of OUT_3A_K
	and inputs of OUT_4A_D
	and logic function of NOT
Generating Statement for block at 4C with output pin(s) of OUT_4C_E
	and inputs of PS_OP_MOD_REG_C_BIT,PS_NOT_4_DOT_NOT_2_DOT_1_OP_MOD,PS_NOT_B_DOT_NOT_A_DOT_8_OP_MOD
	and logic function of NAND
Generating Statement for block at 4E with output pin(s) of OUT_4E_C
	and inputs of PS_OP_MOD_REG_C_BIT,PS_NOT_B_DOT_NOT_A_DOT_8_OP_MOD,PS_4_DOT_NOT_2_DOT_NOT_1_OP_MOD
	and logic function of NAND
Generating Statement for block at 4G with output pin(s) of OUT_4G_NoPin
	and inputs of PS_NOT_4_DOT_NOT_2_DOT_1_OP_MOD,PS_OP_MOD_REG_NOT_C_BIT,PS_NOT_B_DOT_A_DOT_8_OP_MOD
	and logic function of NAND
Generating Statement for block at 3G with output pin(s) of OUT_3G_D
	and inputs of OUT_4G_NoPin
	and logic function of NOT
Generating output sheet edge signal assignment to 
	signal PS_BLANK_SYMBOL_OP_MODIFIER
	from gate output OUT_3A_K
Generating output sheet edge signal assignment to 
	signal MS_9_SYMBOL_OP_MODIFIER
	from gate output OUT_4C_E
Generating output sheet edge signal assignment to 
	signal MS_COML_AT_SYM_OP_MODIFIER
	from gate output OUT_4E_C
Generating output sheet edge signal assignment to 
	signal PS_Z_SYMBOL_OP_MODIFIER
	from gate output OUT_3G_D
