;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; USB
USB_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_arb_int__INTC_MASK EQU 0x400000
USB_arb_int__INTC_NUMBER EQU 22
USB_arb_int__INTC_PRIOR_NUM EQU 7
USB_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USB_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_bus_reset__INTC_MASK EQU 0x800000
USB_bus_reset__INTC_NUMBER EQU 23
USB_bus_reset__INTC_PRIOR_NUM EQU 7
USB_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USB_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USB_Dm__0__MASK EQU 0x80
USB_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USB_Dm__0__PORT EQU 15
USB_Dm__0__SHIFT EQU 7
USB_Dm__AG EQU CYREG_PRT15_AG
USB_Dm__AMUX EQU CYREG_PRT15_AMUX
USB_Dm__BIE EQU CYREG_PRT15_BIE
USB_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USB_Dm__BYP EQU CYREG_PRT15_BYP
USB_Dm__CTL EQU CYREG_PRT15_CTL
USB_Dm__DM0 EQU CYREG_PRT15_DM0
USB_Dm__DM1 EQU CYREG_PRT15_DM1
USB_Dm__DM2 EQU CYREG_PRT15_DM2
USB_Dm__DR EQU CYREG_PRT15_DR
USB_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USB_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USB_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USB_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USB_Dm__MASK EQU 0x80
USB_Dm__PORT EQU 15
USB_Dm__PRT EQU CYREG_PRT15_PRT
USB_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USB_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USB_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USB_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USB_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USB_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USB_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USB_Dm__PS EQU CYREG_PRT15_PS
USB_Dm__SHIFT EQU 7
USB_Dm__SLW EQU CYREG_PRT15_SLW
USB_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USB_Dp__0__MASK EQU 0x40
USB_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USB_Dp__0__PORT EQU 15
USB_Dp__0__SHIFT EQU 6
USB_Dp__AG EQU CYREG_PRT15_AG
USB_Dp__AMUX EQU CYREG_PRT15_AMUX
USB_Dp__BIE EQU CYREG_PRT15_BIE
USB_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USB_Dp__BYP EQU CYREG_PRT15_BYP
USB_Dp__CTL EQU CYREG_PRT15_CTL
USB_Dp__DM0 EQU CYREG_PRT15_DM0
USB_Dp__DM1 EQU CYREG_PRT15_DM1
USB_Dp__DM2 EQU CYREG_PRT15_DM2
USB_Dp__DR EQU CYREG_PRT15_DR
USB_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USB_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USB_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USB_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USB_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USB_Dp__MASK EQU 0x40
USB_Dp__PORT EQU 15
USB_Dp__PRT EQU CYREG_PRT15_PRT
USB_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USB_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USB_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USB_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USB_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USB_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USB_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USB_Dp__PS EQU CYREG_PRT15_PS
USB_Dp__SHIFT EQU 6
USB_Dp__SLW EQU CYREG_PRT15_SLW
USB_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USB_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_dp_int__INTC_MASK EQU 0x1000
USB_dp_int__INTC_NUMBER EQU 12
USB_dp_int__INTC_PRIOR_NUM EQU 7
USB_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USB_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_0__INTC_MASK EQU 0x1000000
USB_ep_0__INTC_NUMBER EQU 24
USB_ep_0__INTC_PRIOR_NUM EQU 7
USB_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USB_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_1__INTC_MASK EQU 0x40
USB_ep_1__INTC_NUMBER EQU 6
USB_ep_1__INTC_PRIOR_NUM EQU 7
USB_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
USB_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_2__INTC_MASK EQU 0x80
USB_ep_2__INTC_NUMBER EQU 7
USB_ep_2__INTC_PRIOR_NUM EQU 7
USB_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
USB_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_3__INTC_MASK EQU 0x100
USB_ep_3__INTC_NUMBER EQU 8
USB_ep_3__INTC_PRIOR_NUM EQU 7
USB_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
USB_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_sof_int__INTC_MASK EQU 0x200000
USB_sof_int__INTC_NUMBER EQU 21
USB_sof_int__INTC_PRIOR_NUM EQU 7
USB_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USB_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USB_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USB_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USB_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USB_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USB_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USB_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USB_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USB_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USB_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USB_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USB_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USB_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USB_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USB_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USB_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USB_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USB_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USB_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USB_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USB_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USB_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USB_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USB_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USB_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USB_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USB_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USB_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USB_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USB_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USB_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USB_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USB_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USB_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USB_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USB_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USB_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USB_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USB_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USB_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USB_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USB_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USB_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USB_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USB_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USB_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USB_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USB_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USB_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USB_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USB_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USB_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USB_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USB_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USB_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USB_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USB_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USB_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USB_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USB_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USB_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USB_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USB_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USB_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USB_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USB_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USB_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USB_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USB_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USB_USB__CR0 EQU CYREG_USB_CR0
USB_USB__CR1 EQU CYREG_USB_CR1
USB_USB__CWA EQU CYREG_USB_CWA
USB_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USB_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USB_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USB_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USB_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USB_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USB_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USB_USB__EP0_CR EQU CYREG_USB_EP0_CR
USB_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USB_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USB_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USB_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USB_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USB_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USB_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USB_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USB_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USB_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USB_USB__PM_ACT_MSK EQU 0x01
USB_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USB_USB__PM_STBY_MSK EQU 0x01
USB_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USB_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USB_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USB_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USB_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USB_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USB_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USB_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USB_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USB_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USB_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USB_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USB_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USB_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USB_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USB_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USB_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USB_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USB_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USB_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USB_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USB_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USB_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USB_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USB_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USB_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USB_USB__SOF0 EQU CYREG_USB_SOF0
USB_USB__SOF1 EQU CYREG_USB_SOF1
USB_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USB_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USB_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

; LED2
LED2__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
LED2__0__MASK EQU 0x40
LED2__0__PC EQU CYREG_PRT2_PC6
LED2__0__PORT EQU 2
LED2__0__SHIFT EQU 6
LED2__AG EQU CYREG_PRT2_AG
LED2__AMUX EQU CYREG_PRT2_AMUX
LED2__BIE EQU CYREG_PRT2_BIE
LED2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED2__BYP EQU CYREG_PRT2_BYP
LED2__CTL EQU CYREG_PRT2_CTL
LED2__DM0 EQU CYREG_PRT2_DM0
LED2__DM1 EQU CYREG_PRT2_DM1
LED2__DM2 EQU CYREG_PRT2_DM2
LED2__DR EQU CYREG_PRT2_DR
LED2__INP_DIS EQU CYREG_PRT2_INP_DIS
LED2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED2__LCD_EN EQU CYREG_PRT2_LCD_EN
LED2__MASK EQU 0x40
LED2__PORT EQU 2
LED2__PRT EQU CYREG_PRT2_PRT
LED2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED2__PS EQU CYREG_PRT2_PS
LED2__SHIFT EQU 6
LED2__SLW EQU CYREG_PRT2_SLW

; LED3
LED3__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
LED3__0__MASK EQU 0x80
LED3__0__PC EQU CYREG_PRT2_PC7
LED3__0__PORT EQU 2
LED3__0__SHIFT EQU 7
LED3__AG EQU CYREG_PRT2_AG
LED3__AMUX EQU CYREG_PRT2_AMUX
LED3__BIE EQU CYREG_PRT2_BIE
LED3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED3__BYP EQU CYREG_PRT2_BYP
LED3__CTL EQU CYREG_PRT2_CTL
LED3__DM0 EQU CYREG_PRT2_DM0
LED3__DM1 EQU CYREG_PRT2_DM1
LED3__DM2 EQU CYREG_PRT2_DM2
LED3__DR EQU CYREG_PRT2_DR
LED3__INP_DIS EQU CYREG_PRT2_INP_DIS
LED3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED3__LCD_EN EQU CYREG_PRT2_LCD_EN
LED3__MASK EQU 0x80
LED3__PORT EQU 2
LED3__PRT EQU CYREG_PRT2_PRT
LED3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED3__PS EQU CYREG_PRT2_PS
LED3__SHIFT EQU 7
LED3__SLW EQU CYREG_PRT2_SLW

; SPIM
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB00_CTL
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB00_CTL
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB00_MSK
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB00_MSK
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB00_ST
SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB04_MSK
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB04_ST
SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
SPIM_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB03_A0
SPIM_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB03_A1
SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
SPIM_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB03_D0
SPIM_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB03_D1
SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
SPIM_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB03_F0
SPIM_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB03_F1
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB03_MSK
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB03_ST
SPIM_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
SPIM_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
SPIM_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
SPIM_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_IntClock__INDEX EQU 0x03
SPIM_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_IntClock__PM_ACT_MSK EQU 0x08
SPIM_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_IntClock__PM_STBY_MSK EQU 0x08
SPIM_RxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPIM_RxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPIM_RxInternalInterrupt__INTC_MASK EQU 0x08
SPIM_RxInternalInterrupt__INTC_NUMBER EQU 3
SPIM_RxInternalInterrupt__INTC_PRIOR_NUM EQU 7
SPIM_RxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
SPIM_RxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPIM_RxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
SPIM_TxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPIM_TxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPIM_TxInternalInterrupt__INTC_MASK EQU 0x10
SPIM_TxInternalInterrupt__INTC_NUMBER EQU 4
SPIM_TxInternalInterrupt__INTC_PRIOR_NUM EQU 6
SPIM_TxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
SPIM_TxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPIM_TxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; LIM_T_L
LIM_T_L__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
LIM_T_L__0__MASK EQU 0x01
LIM_T_L__0__PC EQU CYREG_PRT3_PC0
LIM_T_L__0__PORT EQU 3
LIM_T_L__0__SHIFT EQU 0
LIM_T_L__AG EQU CYREG_PRT3_AG
LIM_T_L__AMUX EQU CYREG_PRT3_AMUX
LIM_T_L__BIE EQU CYREG_PRT3_BIE
LIM_T_L__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LIM_T_L__BYP EQU CYREG_PRT3_BYP
LIM_T_L__CTL EQU CYREG_PRT3_CTL
LIM_T_L__DM0 EQU CYREG_PRT3_DM0
LIM_T_L__DM1 EQU CYREG_PRT3_DM1
LIM_T_L__DM2 EQU CYREG_PRT3_DM2
LIM_T_L__DR EQU CYREG_PRT3_DR
LIM_T_L__INP_DIS EQU CYREG_PRT3_INP_DIS
LIM_T_L__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LIM_T_L__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LIM_T_L__LCD_EN EQU CYREG_PRT3_LCD_EN
LIM_T_L__MASK EQU 0x01
LIM_T_L__PORT EQU 3
LIM_T_L__PRT EQU CYREG_PRT3_PRT
LIM_T_L__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LIM_T_L__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LIM_T_L__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LIM_T_L__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LIM_T_L__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LIM_T_L__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LIM_T_L__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LIM_T_L__PS EQU CYREG_PRT3_PS
LIM_T_L__SHIFT EQU 0
LIM_T_L__SLW EQU CYREG_PRT3_SLW

; LIM_T_R
LIM_T_R__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
LIM_T_R__0__MASK EQU 0x02
LIM_T_R__0__PC EQU CYREG_PRT3_PC1
LIM_T_R__0__PORT EQU 3
LIM_T_R__0__SHIFT EQU 1
LIM_T_R__AG EQU CYREG_PRT3_AG
LIM_T_R__AMUX EQU CYREG_PRT3_AMUX
LIM_T_R__BIE EQU CYREG_PRT3_BIE
LIM_T_R__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LIM_T_R__BYP EQU CYREG_PRT3_BYP
LIM_T_R__CTL EQU CYREG_PRT3_CTL
LIM_T_R__DM0 EQU CYREG_PRT3_DM0
LIM_T_R__DM1 EQU CYREG_PRT3_DM1
LIM_T_R__DM2 EQU CYREG_PRT3_DM2
LIM_T_R__DR EQU CYREG_PRT3_DR
LIM_T_R__INP_DIS EQU CYREG_PRT3_INP_DIS
LIM_T_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LIM_T_R__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LIM_T_R__LCD_EN EQU CYREG_PRT3_LCD_EN
LIM_T_R__MASK EQU 0x02
LIM_T_R__PORT EQU 3
LIM_T_R__PRT EQU CYREG_PRT3_PRT
LIM_T_R__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LIM_T_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LIM_T_R__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LIM_T_R__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LIM_T_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LIM_T_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LIM_T_R__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LIM_T_R__PS EQU CYREG_PRT3_PS
LIM_T_R__SHIFT EQU 1
LIM_T_R__SLW EQU CYREG_PRT3_SLW

; LIM_X_L
LIM_X_L__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
LIM_X_L__0__MASK EQU 0x02
LIM_X_L__0__PC EQU CYREG_PRT5_PC1
LIM_X_L__0__PORT EQU 5
LIM_X_L__0__SHIFT EQU 1
LIM_X_L__AG EQU CYREG_PRT5_AG
LIM_X_L__AMUX EQU CYREG_PRT5_AMUX
LIM_X_L__BIE EQU CYREG_PRT5_BIE
LIM_X_L__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LIM_X_L__BYP EQU CYREG_PRT5_BYP
LIM_X_L__CTL EQU CYREG_PRT5_CTL
LIM_X_L__DM0 EQU CYREG_PRT5_DM0
LIM_X_L__DM1 EQU CYREG_PRT5_DM1
LIM_X_L__DM2 EQU CYREG_PRT5_DM2
LIM_X_L__DR EQU CYREG_PRT5_DR
LIM_X_L__INP_DIS EQU CYREG_PRT5_INP_DIS
LIM_X_L__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
LIM_X_L__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LIM_X_L__LCD_EN EQU CYREG_PRT5_LCD_EN
LIM_X_L__MASK EQU 0x02
LIM_X_L__PORT EQU 5
LIM_X_L__PRT EQU CYREG_PRT5_PRT
LIM_X_L__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LIM_X_L__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LIM_X_L__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LIM_X_L__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LIM_X_L__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LIM_X_L__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LIM_X_L__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LIM_X_L__PS EQU CYREG_PRT5_PS
LIM_X_L__SHIFT EQU 1
LIM_X_L__SLW EQU CYREG_PRT5_SLW

; LIM_X_R
LIM_X_R__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
LIM_X_R__0__MASK EQU 0x01
LIM_X_R__0__PC EQU CYREG_PRT5_PC0
LIM_X_R__0__PORT EQU 5
LIM_X_R__0__SHIFT EQU 0
LIM_X_R__AG EQU CYREG_PRT5_AG
LIM_X_R__AMUX EQU CYREG_PRT5_AMUX
LIM_X_R__BIE EQU CYREG_PRT5_BIE
LIM_X_R__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LIM_X_R__BYP EQU CYREG_PRT5_BYP
LIM_X_R__CTL EQU CYREG_PRT5_CTL
LIM_X_R__DM0 EQU CYREG_PRT5_DM0
LIM_X_R__DM1 EQU CYREG_PRT5_DM1
LIM_X_R__DM2 EQU CYREG_PRT5_DM2
LIM_X_R__DR EQU CYREG_PRT5_DR
LIM_X_R__INP_DIS EQU CYREG_PRT5_INP_DIS
LIM_X_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
LIM_X_R__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LIM_X_R__LCD_EN EQU CYREG_PRT5_LCD_EN
LIM_X_R__MASK EQU 0x01
LIM_X_R__PORT EQU 5
LIM_X_R__PRT EQU CYREG_PRT5_PRT
LIM_X_R__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LIM_X_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LIM_X_R__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LIM_X_R__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LIM_X_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LIM_X_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LIM_X_R__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LIM_X_R__PS EQU CYREG_PRT5_PS
LIM_X_R__SHIFT EQU 0
LIM_X_R__SLW EQU CYREG_PRT5_SLW

; LIM_Y_L
LIM_Y_L__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
LIM_Y_L__0__MASK EQU 0x20
LIM_Y_L__0__PC EQU CYREG_PRT4_PC5
LIM_Y_L__0__PORT EQU 4
LIM_Y_L__0__SHIFT EQU 5
LIM_Y_L__AG EQU CYREG_PRT4_AG
LIM_Y_L__AMUX EQU CYREG_PRT4_AMUX
LIM_Y_L__BIE EQU CYREG_PRT4_BIE
LIM_Y_L__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LIM_Y_L__BYP EQU CYREG_PRT4_BYP
LIM_Y_L__CTL EQU CYREG_PRT4_CTL
LIM_Y_L__DM0 EQU CYREG_PRT4_DM0
LIM_Y_L__DM1 EQU CYREG_PRT4_DM1
LIM_Y_L__DM2 EQU CYREG_PRT4_DM2
LIM_Y_L__DR EQU CYREG_PRT4_DR
LIM_Y_L__INP_DIS EQU CYREG_PRT4_INP_DIS
LIM_Y_L__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
LIM_Y_L__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LIM_Y_L__LCD_EN EQU CYREG_PRT4_LCD_EN
LIM_Y_L__MASK EQU 0x20
LIM_Y_L__PORT EQU 4
LIM_Y_L__PRT EQU CYREG_PRT4_PRT
LIM_Y_L__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LIM_Y_L__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LIM_Y_L__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LIM_Y_L__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LIM_Y_L__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LIM_Y_L__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LIM_Y_L__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LIM_Y_L__PS EQU CYREG_PRT4_PS
LIM_Y_L__SHIFT EQU 5
LIM_Y_L__SLW EQU CYREG_PRT4_SLW

; LIM_Y_R
LIM_Y_R__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
LIM_Y_R__0__MASK EQU 0x10
LIM_Y_R__0__PC EQU CYREG_PRT4_PC4
LIM_Y_R__0__PORT EQU 4
LIM_Y_R__0__SHIFT EQU 4
LIM_Y_R__AG EQU CYREG_PRT4_AG
LIM_Y_R__AMUX EQU CYREG_PRT4_AMUX
LIM_Y_R__BIE EQU CYREG_PRT4_BIE
LIM_Y_R__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LIM_Y_R__BYP EQU CYREG_PRT4_BYP
LIM_Y_R__CTL EQU CYREG_PRT4_CTL
LIM_Y_R__DM0 EQU CYREG_PRT4_DM0
LIM_Y_R__DM1 EQU CYREG_PRT4_DM1
LIM_Y_R__DM2 EQU CYREG_PRT4_DM2
LIM_Y_R__DR EQU CYREG_PRT4_DR
LIM_Y_R__INP_DIS EQU CYREG_PRT4_INP_DIS
LIM_Y_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
LIM_Y_R__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LIM_Y_R__LCD_EN EQU CYREG_PRT4_LCD_EN
LIM_Y_R__MASK EQU 0x10
LIM_Y_R__PORT EQU 4
LIM_Y_R__PRT EQU CYREG_PRT4_PRT
LIM_Y_R__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LIM_Y_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LIM_Y_R__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LIM_Y_R__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LIM_Y_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LIM_Y_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LIM_Y_R__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LIM_Y_R__PS EQU CYREG_PRT4_PS
LIM_Y_R__SHIFT EQU 4
LIM_Y_R__SLW EQU CYREG_PRT4_SLW

; LIM_Z_L
LIM_Z_L__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
LIM_Z_L__0__MASK EQU 0x02
LIM_Z_L__0__PC EQU CYREG_PRT4_PC1
LIM_Z_L__0__PORT EQU 4
LIM_Z_L__0__SHIFT EQU 1
LIM_Z_L__AG EQU CYREG_PRT4_AG
LIM_Z_L__AMUX EQU CYREG_PRT4_AMUX
LIM_Z_L__BIE EQU CYREG_PRT4_BIE
LIM_Z_L__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LIM_Z_L__BYP EQU CYREG_PRT4_BYP
LIM_Z_L__CTL EQU CYREG_PRT4_CTL
LIM_Z_L__DM0 EQU CYREG_PRT4_DM0
LIM_Z_L__DM1 EQU CYREG_PRT4_DM1
LIM_Z_L__DM2 EQU CYREG_PRT4_DM2
LIM_Z_L__DR EQU CYREG_PRT4_DR
LIM_Z_L__INP_DIS EQU CYREG_PRT4_INP_DIS
LIM_Z_L__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
LIM_Z_L__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LIM_Z_L__LCD_EN EQU CYREG_PRT4_LCD_EN
LIM_Z_L__MASK EQU 0x02
LIM_Z_L__PORT EQU 4
LIM_Z_L__PRT EQU CYREG_PRT4_PRT
LIM_Z_L__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LIM_Z_L__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LIM_Z_L__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LIM_Z_L__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LIM_Z_L__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LIM_Z_L__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LIM_Z_L__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LIM_Z_L__PS EQU CYREG_PRT4_PS
LIM_Z_L__SHIFT EQU 1
LIM_Z_L__SLW EQU CYREG_PRT4_SLW

; LIM_Z_R
LIM_Z_R__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
LIM_Z_R__0__MASK EQU 0x01
LIM_Z_R__0__PC EQU CYREG_PRT4_PC0
LIM_Z_R__0__PORT EQU 4
LIM_Z_R__0__SHIFT EQU 0
LIM_Z_R__AG EQU CYREG_PRT4_AG
LIM_Z_R__AMUX EQU CYREG_PRT4_AMUX
LIM_Z_R__BIE EQU CYREG_PRT4_BIE
LIM_Z_R__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LIM_Z_R__BYP EQU CYREG_PRT4_BYP
LIM_Z_R__CTL EQU CYREG_PRT4_CTL
LIM_Z_R__DM0 EQU CYREG_PRT4_DM0
LIM_Z_R__DM1 EQU CYREG_PRT4_DM1
LIM_Z_R__DM2 EQU CYREG_PRT4_DM2
LIM_Z_R__DR EQU CYREG_PRT4_DR
LIM_Z_R__INP_DIS EQU CYREG_PRT4_INP_DIS
LIM_Z_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
LIM_Z_R__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LIM_Z_R__LCD_EN EQU CYREG_PRT4_LCD_EN
LIM_Z_R__MASK EQU 0x01
LIM_Z_R__PORT EQU 4
LIM_Z_R__PRT EQU CYREG_PRT4_PRT
LIM_Z_R__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LIM_Z_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LIM_Z_R__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LIM_Z_R__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LIM_Z_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LIM_Z_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LIM_Z_R__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LIM_Z_R__PS EQU CYREG_PRT4_PS
LIM_Z_R__SHIFT EQU 0
LIM_Z_R__SLW EQU CYREG_PRT4_SLW

; PWM_CLK
PWM_CLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
PWM_CLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
PWM_CLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
PWM_CLK__CFG2_SRC_SEL_MASK EQU 0x07
PWM_CLK__INDEX EQU 0x01
PWM_CLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PWM_CLK__PM_ACT_MSK EQU 0x02
PWM_CLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PWM_CLK__PM_STBY_MSK EQU 0x02

; Pin_SCK
Pin_SCK__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Pin_SCK__0__MASK EQU 0x80
Pin_SCK__0__PC EQU CYREG_PRT0_PC7
Pin_SCK__0__PORT EQU 0
Pin_SCK__0__SHIFT EQU 7
Pin_SCK__AG EQU CYREG_PRT0_AG
Pin_SCK__AMUX EQU CYREG_PRT0_AMUX
Pin_SCK__BIE EQU CYREG_PRT0_BIE
Pin_SCK__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_SCK__BYP EQU CYREG_PRT0_BYP
Pin_SCK__CTL EQU CYREG_PRT0_CTL
Pin_SCK__DM0 EQU CYREG_PRT0_DM0
Pin_SCK__DM1 EQU CYREG_PRT0_DM1
Pin_SCK__DM2 EQU CYREG_PRT0_DM2
Pin_SCK__DR EQU CYREG_PRT0_DR
Pin_SCK__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_SCK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_SCK__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_SCK__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_SCK__MASK EQU 0x80
Pin_SCK__PORT EQU 0
Pin_SCK__PRT EQU CYREG_PRT0_PRT
Pin_SCK__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_SCK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_SCK__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_SCK__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_SCK__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_SCK__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_SCK__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_SCK__PS EQU CYREG_PRT0_PS
Pin_SCK__SHIFT EQU 7
Pin_SCK__SLW EQU CYREG_PRT0_SLW

; Pin_SDI
Pin_SDI__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Pin_SDI__0__MASK EQU 0x40
Pin_SDI__0__PC EQU CYREG_PRT0_PC6
Pin_SDI__0__PORT EQU 0
Pin_SDI__0__SHIFT EQU 6
Pin_SDI__AG EQU CYREG_PRT0_AG
Pin_SDI__AMUX EQU CYREG_PRT0_AMUX
Pin_SDI__BIE EQU CYREG_PRT0_BIE
Pin_SDI__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_SDI__BYP EQU CYREG_PRT0_BYP
Pin_SDI__CTL EQU CYREG_PRT0_CTL
Pin_SDI__DM0 EQU CYREG_PRT0_DM0
Pin_SDI__DM1 EQU CYREG_PRT0_DM1
Pin_SDI__DM2 EQU CYREG_PRT0_DM2
Pin_SDI__DR EQU CYREG_PRT0_DR
Pin_SDI__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_SDI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_SDI__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_SDI__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_SDI__MASK EQU 0x40
Pin_SDI__PORT EQU 0
Pin_SDI__PRT EQU CYREG_PRT0_PRT
Pin_SDI__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_SDI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_SDI__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_SDI__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_SDI__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_SDI__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_SDI__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_SDI__PS EQU CYREG_PRT0_PS
Pin_SDI__SHIFT EQU 6
Pin_SDI__SLW EQU CYREG_PRT0_SLW

; Pin_SDO
Pin_SDO__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Pin_SDO__0__MASK EQU 0x20
Pin_SDO__0__PC EQU CYREG_PRT0_PC5
Pin_SDO__0__PORT EQU 0
Pin_SDO__0__SHIFT EQU 5
Pin_SDO__AG EQU CYREG_PRT0_AG
Pin_SDO__AMUX EQU CYREG_PRT0_AMUX
Pin_SDO__BIE EQU CYREG_PRT0_BIE
Pin_SDO__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_SDO__BYP EQU CYREG_PRT0_BYP
Pin_SDO__CTL EQU CYREG_PRT0_CTL
Pin_SDO__DM0 EQU CYREG_PRT0_DM0
Pin_SDO__DM1 EQU CYREG_PRT0_DM1
Pin_SDO__DM2 EQU CYREG_PRT0_DM2
Pin_SDO__DR EQU CYREG_PRT0_DR
Pin_SDO__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_SDO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_SDO__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_SDO__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_SDO__MASK EQU 0x20
Pin_SDO__PORT EQU 0
Pin_SDO__PRT EQU CYREG_PRT0_PRT
Pin_SDO__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_SDO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_SDO__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_SDO__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_SDO__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_SDO__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_SDO__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_SDO__PS EQU CYREG_PRT0_PS
Pin_SDO__SHIFT EQU 5
Pin_SDO__SLW EQU CYREG_PRT0_SLW

; UART_RX
UART_RX__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
UART_RX__0__MASK EQU 0x10
UART_RX__0__PC EQU CYREG_IO_PC_PRT15_PC4
UART_RX__0__PORT EQU 15
UART_RX__0__SHIFT EQU 4
UART_RX__AG EQU CYREG_PRT15_AG
UART_RX__AMUX EQU CYREG_PRT15_AMUX
UART_RX__BIE EQU CYREG_PRT15_BIE
UART_RX__BIT_MASK EQU CYREG_PRT15_BIT_MASK
UART_RX__BYP EQU CYREG_PRT15_BYP
UART_RX__CTL EQU CYREG_PRT15_CTL
UART_RX__DM0 EQU CYREG_PRT15_DM0
UART_RX__DM1 EQU CYREG_PRT15_DM1
UART_RX__DM2 EQU CYREG_PRT15_DM2
UART_RX__DR EQU CYREG_PRT15_DR
UART_RX__INP_DIS EQU CYREG_PRT15_INP_DIS
UART_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
UART_RX__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
UART_RX__LCD_EN EQU CYREG_PRT15_LCD_EN
UART_RX__MASK EQU 0x10
UART_RX__PORT EQU 15
UART_RX__PRT EQU CYREG_PRT15_PRT
UART_RX__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
UART_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
UART_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
UART_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
UART_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
UART_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
UART_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
UART_RX__PS EQU CYREG_PRT15_PS
UART_RX__SHIFT EQU 4
UART_RX__SLW EQU CYREG_PRT15_SLW

; UART_TX
UART_TX__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
UART_TX__0__MASK EQU 0x20
UART_TX__0__PC EQU CYREG_IO_PC_PRT15_PC5
UART_TX__0__PORT EQU 15
UART_TX__0__SHIFT EQU 5
UART_TX__AG EQU CYREG_PRT15_AG
UART_TX__AMUX EQU CYREG_PRT15_AMUX
UART_TX__BIE EQU CYREG_PRT15_BIE
UART_TX__BIT_MASK EQU CYREG_PRT15_BIT_MASK
UART_TX__BYP EQU CYREG_PRT15_BYP
UART_TX__CTL EQU CYREG_PRT15_CTL
UART_TX__DM0 EQU CYREG_PRT15_DM0
UART_TX__DM1 EQU CYREG_PRT15_DM1
UART_TX__DM2 EQU CYREG_PRT15_DM2
UART_TX__DR EQU CYREG_PRT15_DR
UART_TX__INP_DIS EQU CYREG_PRT15_INP_DIS
UART_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
UART_TX__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
UART_TX__LCD_EN EQU CYREG_PRT15_LCD_EN
UART_TX__MASK EQU 0x20
UART_TX__PORT EQU 15
UART_TX__PRT EQU CYREG_PRT15_PRT
UART_TX__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
UART_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
UART_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
UART_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
UART_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
UART_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
UART_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
UART_TX__PS EQU CYREG_PRT15_PS
UART_TX__SHIFT EQU 5
UART_TX__SLW EQU CYREG_PRT15_SLW

; QuadDec_X
QuadDec_X_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_X_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_X_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_X_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_X_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
QuadDec_X_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
QuadDec_X_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_X_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_X_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_X_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_X_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_X_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
QuadDec_X_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
QuadDec_X_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB05_A0
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB05_A1
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB05_D0
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB05_D1
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB05_F0
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB05_F1
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB06_A0
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB06_A1
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB06_D0
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB06_D1
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB06_F0
QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB06_F1
QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
QuadDec_X_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
QuadDec_X_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
QuadDec_X_isr__INTC_MASK EQU 0x02
QuadDec_X_isr__INTC_NUMBER EQU 1
QuadDec_X_isr__INTC_PRIOR_NUM EQU 7
QuadDec_X_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
QuadDec_X_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
QuadDec_X_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; QuadDec_Y
QuadDec_Y_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_Y_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_Y_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_Y_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_Y_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
QuadDec_Y_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
QuadDec_Y_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_Y_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_Y_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_Y_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_Y_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_Y_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB14_MSK
QuadDec_Y_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
QuadDec_Y_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB14_ST
QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB11_A0
QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB11_A1
QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB11_D0
QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB11_D1
QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB11_F0
QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB11_F1
QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB12_A0
QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB12_A1
QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB12_D0
QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB12_D1
QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB12_F0
QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB12_F1
QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB15_CTL
QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB12_MSK
QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB12_ST
QuadDec_Y_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
QuadDec_Y_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
QuadDec_Y_isr__INTC_MASK EQU 0x04
QuadDec_Y_isr__INTC_NUMBER EQU 2
QuadDec_Y_isr__INTC_PRIOR_NUM EQU 7
QuadDec_Y_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
QuadDec_Y_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
QuadDec_Y_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PWM_Buzzer
PWM_Buzzer_PWMHW__CAP0 EQU CYREG_TMR1_CAP0
PWM_Buzzer_PWMHW__CAP1 EQU CYREG_TMR1_CAP1
PWM_Buzzer_PWMHW__CFG0 EQU CYREG_TMR1_CFG0
PWM_Buzzer_PWMHW__CFG1 EQU CYREG_TMR1_CFG1
PWM_Buzzer_PWMHW__CFG2 EQU CYREG_TMR1_CFG2
PWM_Buzzer_PWMHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
PWM_Buzzer_PWMHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
PWM_Buzzer_PWMHW__PER0 EQU CYREG_TMR1_PER0
PWM_Buzzer_PWMHW__PER1 EQU CYREG_TMR1_PER1
PWM_Buzzer_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_Buzzer_PWMHW__PM_ACT_MSK EQU 0x02
PWM_Buzzer_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_Buzzer_PWMHW__PM_STBY_MSK EQU 0x02
PWM_Buzzer_PWMHW__RT0 EQU CYREG_TMR1_RT0
PWM_Buzzer_PWMHW__RT1 EQU CYREG_TMR1_RT1
PWM_Buzzer_PWMHW__SR0 EQU CYREG_TMR1_SR0

; Pin_BC_LED
Pin_BC_LED__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Pin_BC_LED__0__MASK EQU 0x01
Pin_BC_LED__0__PC EQU CYREG_PRT0_PC0
Pin_BC_LED__0__PORT EQU 0
Pin_BC_LED__0__SHIFT EQU 0
Pin_BC_LED__AG EQU CYREG_PRT0_AG
Pin_BC_LED__AMUX EQU CYREG_PRT0_AMUX
Pin_BC_LED__BIE EQU CYREG_PRT0_BIE
Pin_BC_LED__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_BC_LED__BYP EQU CYREG_PRT0_BYP
Pin_BC_LED__CTL EQU CYREG_PRT0_CTL
Pin_BC_LED__DM0 EQU CYREG_PRT0_DM0
Pin_BC_LED__DM1 EQU CYREG_PRT0_DM1
Pin_BC_LED__DM2 EQU CYREG_PRT0_DM2
Pin_BC_LED__DR EQU CYREG_PRT0_DR
Pin_BC_LED__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_BC_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_BC_LED__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_BC_LED__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_BC_LED__MASK EQU 0x01
Pin_BC_LED__PORT EQU 0
Pin_BC_LED__PRT EQU CYREG_PRT0_PRT
Pin_BC_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_BC_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_BC_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_BC_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_BC_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_BC_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_BC_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_BC_LED__PS EQU CYREG_PRT0_PS
Pin_BC_LED__SHIFT EQU 0
Pin_BC_LED__SLW EQU CYREG_PRT0_SLW

; Pin_Buzzer
Pin_Buzzer__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Pin_Buzzer__0__MASK EQU 0x02
Pin_Buzzer__0__PC EQU CYREG_PRT0_PC1
Pin_Buzzer__0__PORT EQU 0
Pin_Buzzer__0__SHIFT EQU 1
Pin_Buzzer__AG EQU CYREG_PRT0_AG
Pin_Buzzer__AMUX EQU CYREG_PRT0_AMUX
Pin_Buzzer__BIE EQU CYREG_PRT0_BIE
Pin_Buzzer__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Buzzer__BYP EQU CYREG_PRT0_BYP
Pin_Buzzer__CTL EQU CYREG_PRT0_CTL
Pin_Buzzer__DM0 EQU CYREG_PRT0_DM0
Pin_Buzzer__DM1 EQU CYREG_PRT0_DM1
Pin_Buzzer__DM2 EQU CYREG_PRT0_DM2
Pin_Buzzer__DR EQU CYREG_PRT0_DR
Pin_Buzzer__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Buzzer__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Buzzer__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Buzzer__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Buzzer__MASK EQU 0x02
Pin_Buzzer__PORT EQU 0
Pin_Buzzer__PRT EQU CYREG_PRT0_PRT
Pin_Buzzer__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Buzzer__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Buzzer__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Buzzer__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Buzzer__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Buzzer__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Buzzer__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Buzzer__PS EQU CYREG_PRT0_PS
Pin_Buzzer__SHIFT EQU 1
Pin_Buzzer__SLW EQU CYREG_PRT0_SLW

; QuadDec_TZ
QuadDec_TZ_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_TZ_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_TZ_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_TZ_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_TZ_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
QuadDec_TZ_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
QuadDec_TZ_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_TZ_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_TZ_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_TZ_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_TZ_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_TZ_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB06_MSK
QuadDec_TZ_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
QuadDec_TZ_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
QuadDec_TZ_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
QuadDec_TZ_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
QuadDec_TZ_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
QuadDec_TZ_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB06_ST
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB07_F1
QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB06_CTL
QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST
QuadDec_TZ_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
QuadDec_TZ_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
QuadDec_TZ_isr__INTC_MASK EQU 0x01
QuadDec_TZ_isr__INTC_NUMBER EQU 0
QuadDec_TZ_isr__INTC_PRIOR_NUM EQU 2
QuadDec_TZ_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
QuadDec_TZ_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
QuadDec_TZ_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; wait_timer
wait_timer_TimerHW__CAP0 EQU CYREG_TMR3_CAP0
wait_timer_TimerHW__CAP1 EQU CYREG_TMR3_CAP1
wait_timer_TimerHW__CFG0 EQU CYREG_TMR3_CFG0
wait_timer_TimerHW__CFG1 EQU CYREG_TMR3_CFG1
wait_timer_TimerHW__CFG2 EQU CYREG_TMR3_CFG2
wait_timer_TimerHW__CNT_CMP0 EQU CYREG_TMR3_CNT_CMP0
wait_timer_TimerHW__CNT_CMP1 EQU CYREG_TMR3_CNT_CMP1
wait_timer_TimerHW__PER0 EQU CYREG_TMR3_PER0
wait_timer_TimerHW__PER1 EQU CYREG_TMR3_PER1
wait_timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
wait_timer_TimerHW__PM_ACT_MSK EQU 0x08
wait_timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
wait_timer_TimerHW__PM_STBY_MSK EQU 0x08
wait_timer_TimerHW__RT0 EQU CYREG_TMR3_RT0
wait_timer_TimerHW__RT1 EQU CYREG_TMR3_RT1
wait_timer_TimerHW__SR0 EQU CYREG_TMR3_SR0

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x00
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x01
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x01

; Pin_CSMotorO
Pin_CSMotorO__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Pin_CSMotorO__0__MASK EQU 0x10
Pin_CSMotorO__0__PC EQU CYREG_PRT2_PC4
Pin_CSMotorO__0__PORT EQU 2
Pin_CSMotorO__0__SHIFT EQU 4
Pin_CSMotorO__AG EQU CYREG_PRT2_AG
Pin_CSMotorO__AMUX EQU CYREG_PRT2_AMUX
Pin_CSMotorO__BIE EQU CYREG_PRT2_BIE
Pin_CSMotorO__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_CSMotorO__BYP EQU CYREG_PRT2_BYP
Pin_CSMotorO__CTL EQU CYREG_PRT2_CTL
Pin_CSMotorO__DM0 EQU CYREG_PRT2_DM0
Pin_CSMotorO__DM1 EQU CYREG_PRT2_DM1
Pin_CSMotorO__DM2 EQU CYREG_PRT2_DM2
Pin_CSMotorO__DR EQU CYREG_PRT2_DR
Pin_CSMotorO__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_CSMotorO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_CSMotorO__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_CSMotorO__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_CSMotorO__MASK EQU 0x10
Pin_CSMotorO__PORT EQU 2
Pin_CSMotorO__PRT EQU CYREG_PRT2_PRT
Pin_CSMotorO__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_CSMotorO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_CSMotorO__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_CSMotorO__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_CSMotorO__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_CSMotorO__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_CSMotorO__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_CSMotorO__PS EQU CYREG_PRT2_PS
Pin_CSMotorO__SHIFT EQU 4
Pin_CSMotorO__SLW EQU CYREG_PRT2_SLW

; Pin_CSMotorT
Pin_CSMotorT__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Pin_CSMotorT__0__MASK EQU 0x08
Pin_CSMotorT__0__PC EQU CYREG_PRT2_PC3
Pin_CSMotorT__0__PORT EQU 2
Pin_CSMotorT__0__SHIFT EQU 3
Pin_CSMotorT__AG EQU CYREG_PRT2_AG
Pin_CSMotorT__AMUX EQU CYREG_PRT2_AMUX
Pin_CSMotorT__BIE EQU CYREG_PRT2_BIE
Pin_CSMotorT__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_CSMotorT__BYP EQU CYREG_PRT2_BYP
Pin_CSMotorT__CTL EQU CYREG_PRT2_CTL
Pin_CSMotorT__DM0 EQU CYREG_PRT2_DM0
Pin_CSMotorT__DM1 EQU CYREG_PRT2_DM1
Pin_CSMotorT__DM2 EQU CYREG_PRT2_DM2
Pin_CSMotorT__DR EQU CYREG_PRT2_DR
Pin_CSMotorT__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_CSMotorT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_CSMotorT__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_CSMotorT__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_CSMotorT__MASK EQU 0x08
Pin_CSMotorT__PORT EQU 2
Pin_CSMotorT__PRT EQU CYREG_PRT2_PRT
Pin_CSMotorT__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_CSMotorT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_CSMotorT__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_CSMotorT__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_CSMotorT__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_CSMotorT__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_CSMotorT__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_CSMotorT__PS EQU CYREG_PRT2_PS
Pin_CSMotorT__SHIFT EQU 3
Pin_CSMotorT__SLW EQU CYREG_PRT2_SLW

; Pin_CSMotorX
Pin_CSMotorX__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Pin_CSMotorX__0__MASK EQU 0x01
Pin_CSMotorX__0__PC EQU CYREG_PRT2_PC0
Pin_CSMotorX__0__PORT EQU 2
Pin_CSMotorX__0__SHIFT EQU 0
Pin_CSMotorX__AG EQU CYREG_PRT2_AG
Pin_CSMotorX__AMUX EQU CYREG_PRT2_AMUX
Pin_CSMotorX__BIE EQU CYREG_PRT2_BIE
Pin_CSMotorX__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_CSMotorX__BYP EQU CYREG_PRT2_BYP
Pin_CSMotorX__CTL EQU CYREG_PRT2_CTL
Pin_CSMotorX__DM0 EQU CYREG_PRT2_DM0
Pin_CSMotorX__DM1 EQU CYREG_PRT2_DM1
Pin_CSMotorX__DM2 EQU CYREG_PRT2_DM2
Pin_CSMotorX__DR EQU CYREG_PRT2_DR
Pin_CSMotorX__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_CSMotorX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_CSMotorX__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_CSMotorX__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_CSMotorX__MASK EQU 0x01
Pin_CSMotorX__PORT EQU 2
Pin_CSMotorX__PRT EQU CYREG_PRT2_PRT
Pin_CSMotorX__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_CSMotorX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_CSMotorX__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_CSMotorX__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_CSMotorX__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_CSMotorX__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_CSMotorX__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_CSMotorX__PS EQU CYREG_PRT2_PS
Pin_CSMotorX__SHIFT EQU 0
Pin_CSMotorX__SLW EQU CYREG_PRT2_SLW

; Pin_CSMotorY
Pin_CSMotorY__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Pin_CSMotorY__0__MASK EQU 0x02
Pin_CSMotorY__0__PC EQU CYREG_PRT2_PC1
Pin_CSMotorY__0__PORT EQU 2
Pin_CSMotorY__0__SHIFT EQU 1
Pin_CSMotorY__AG EQU CYREG_PRT2_AG
Pin_CSMotorY__AMUX EQU CYREG_PRT2_AMUX
Pin_CSMotorY__BIE EQU CYREG_PRT2_BIE
Pin_CSMotorY__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_CSMotorY__BYP EQU CYREG_PRT2_BYP
Pin_CSMotorY__CTL EQU CYREG_PRT2_CTL
Pin_CSMotorY__DM0 EQU CYREG_PRT2_DM0
Pin_CSMotorY__DM1 EQU CYREG_PRT2_DM1
Pin_CSMotorY__DM2 EQU CYREG_PRT2_DM2
Pin_CSMotorY__DR EQU CYREG_PRT2_DR
Pin_CSMotorY__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_CSMotorY__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_CSMotorY__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_CSMotorY__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_CSMotorY__MASK EQU 0x02
Pin_CSMotorY__PORT EQU 2
Pin_CSMotorY__PRT EQU CYREG_PRT2_PRT
Pin_CSMotorY__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_CSMotorY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_CSMotorY__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_CSMotorY__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_CSMotorY__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_CSMotorY__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_CSMotorY__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_CSMotorY__PS EQU CYREG_PRT2_PS
Pin_CSMotorY__SHIFT EQU 1
Pin_CSMotorY__SLW EQU CYREG_PRT2_SLW

; Pin_CSMotorZ
Pin_CSMotorZ__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Pin_CSMotorZ__0__MASK EQU 0x04
Pin_CSMotorZ__0__PC EQU CYREG_PRT2_PC2
Pin_CSMotorZ__0__PORT EQU 2
Pin_CSMotorZ__0__SHIFT EQU 2
Pin_CSMotorZ__AG EQU CYREG_PRT2_AG
Pin_CSMotorZ__AMUX EQU CYREG_PRT2_AMUX
Pin_CSMotorZ__BIE EQU CYREG_PRT2_BIE
Pin_CSMotorZ__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_CSMotorZ__BYP EQU CYREG_PRT2_BYP
Pin_CSMotorZ__CTL EQU CYREG_PRT2_CTL
Pin_CSMotorZ__DM0 EQU CYREG_PRT2_DM0
Pin_CSMotorZ__DM1 EQU CYREG_PRT2_DM1
Pin_CSMotorZ__DM2 EQU CYREG_PRT2_DM2
Pin_CSMotorZ__DR EQU CYREG_PRT2_DR
Pin_CSMotorZ__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_CSMotorZ__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_CSMotorZ__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_CSMotorZ__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_CSMotorZ__MASK EQU 0x04
Pin_CSMotorZ__PORT EQU 2
Pin_CSMotorZ__PRT EQU CYREG_PRT2_PRT
Pin_CSMotorZ__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_CSMotorZ__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_CSMotorZ__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_CSMotorZ__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_CSMotorZ__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_CSMotorZ__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_CSMotorZ__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_CSMotorZ__PS EQU CYREG_PRT2_PS
Pin_CSMotorZ__SHIFT EQU 2
Pin_CSMotorZ__SLW EQU CYREG_PRT2_SLW

; UART_PCB_LOG
UART_PCB_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_PCB_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
UART_PCB_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
UART_PCB_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
UART_PCB_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
UART_PCB_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
UART_PCB_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
UART_PCB_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
UART_PCB_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
UART_PCB_LOG_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_PCB_LOG_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB02_CTL
UART_PCB_LOG_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
UART_PCB_LOG_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB02_CTL
UART_PCB_LOG_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
UART_PCB_LOG_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_PCB_LOG_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_PCB_LOG_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB02_MSK
UART_PCB_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_PCB_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
UART_PCB_LOG_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB02_MSK
UART_PCB_LOG_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_PCB_LOG_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_PCB_LOG_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_PCB_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
UART_PCB_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
UART_PCB_LOG_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB02_ST
UART_PCB_LOG_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
UART_PCB_LOG_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
UART_PCB_LOG_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
UART_PCB_LOG_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
UART_PCB_LOG_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_PCB_LOG_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
UART_PCB_LOG_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
UART_PCB_LOG_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
UART_PCB_LOG_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB05_A0
UART_PCB_LOG_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB05_A1
UART_PCB_LOG_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
UART_PCB_LOG_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB05_D0
UART_PCB_LOG_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB05_D1
UART_PCB_LOG_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_PCB_LOG_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
UART_PCB_LOG_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB05_F0
UART_PCB_LOG_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB05_F1
UART_PCB_LOG_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_PCB_LOG_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
UART_PCB_LOG_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_PCB_LOG_BUART_sRX_RxSts__3__POS EQU 3
UART_PCB_LOG_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_PCB_LOG_BUART_sRX_RxSts__4__POS EQU 4
UART_PCB_LOG_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_PCB_LOG_BUART_sRX_RxSts__5__POS EQU 5
UART_PCB_LOG_BUART_sRX_RxSts__MASK EQU 0x38
UART_PCB_LOG_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB01_MSK
UART_PCB_LOG_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_PCB_LOG_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB01_ST
UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB08_A0
UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB08_A1
UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB08_D0
UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB08_D1
UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB08_F0
UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB08_F1
UART_PCB_LOG_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_PCB_LOG_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_PCB_LOG_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_PCB_LOG_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_PCB_LOG_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_PCB_LOG_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_PCB_LOG_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_PCB_LOG_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_PCB_LOG_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_PCB_LOG_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_PCB_LOG_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_PCB_LOG_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_PCB_LOG_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_PCB_LOG_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_PCB_LOG_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_PCB_LOG_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_PCB_LOG_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_PCB_LOG_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_PCB_LOG_BUART_sTX_TxSts__0__POS EQU 0
UART_PCB_LOG_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_PCB_LOG_BUART_sTX_TxSts__1__POS EQU 1
UART_PCB_LOG_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_PCB_LOG_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_PCB_LOG_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_PCB_LOG_BUART_sTX_TxSts__2__POS EQU 2
UART_PCB_LOG_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_PCB_LOG_BUART_sTX_TxSts__3__POS EQU 3
UART_PCB_LOG_BUART_sTX_TxSts__MASK EQU 0x0F
UART_PCB_LOG_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_PCB_LOG_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_PCB_LOG_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_PCB_LOG_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
UART_PCB_LOG_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
UART_PCB_LOG_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
UART_PCB_LOG_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_PCB_LOG_IntClock__INDEX EQU 0x04
UART_PCB_LOG_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_PCB_LOG_IntClock__PM_ACT_MSK EQU 0x10
UART_PCB_LOG_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_PCB_LOG_IntClock__PM_STBY_MSK EQU 0x10
UART_PCB_LOG_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_PCB_LOG_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_PCB_LOG_RXInternalInterrupt__INTC_MASK EQU 0x20
UART_PCB_LOG_RXInternalInterrupt__INTC_NUMBER EQU 5
UART_PCB_LOG_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_PCB_LOG_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
UART_PCB_LOG_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_PCB_LOG_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Pin_Backlight
Pin_Backlight__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
Pin_Backlight__0__MASK EQU 0x04
Pin_Backlight__0__PC EQU CYREG_IO_PC_PRT15_PC2
Pin_Backlight__0__PORT EQU 15
Pin_Backlight__0__SHIFT EQU 2
Pin_Backlight__AG EQU CYREG_PRT15_AG
Pin_Backlight__AMUX EQU CYREG_PRT15_AMUX
Pin_Backlight__BIE EQU CYREG_PRT15_BIE
Pin_Backlight__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_Backlight__BYP EQU CYREG_PRT15_BYP
Pin_Backlight__CTL EQU CYREG_PRT15_CTL
Pin_Backlight__DM0 EQU CYREG_PRT15_DM0
Pin_Backlight__DM1 EQU CYREG_PRT15_DM1
Pin_Backlight__DM2 EQU CYREG_PRT15_DM2
Pin_Backlight__DR EQU CYREG_PRT15_DR
Pin_Backlight__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_Backlight__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_Backlight__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_Backlight__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_Backlight__MASK EQU 0x04
Pin_Backlight__PORT EQU 15
Pin_Backlight__PRT EQU CYREG_PRT15_PRT
Pin_Backlight__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_Backlight__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_Backlight__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_Backlight__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_Backlight__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_Backlight__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_Backlight__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_Backlight__PS EQU CYREG_PRT15_PS
Pin_Backlight__SHIFT EQU 2
Pin_Backlight__SLW EQU CYREG_PRT15_SLW

; Pin_OptDec_X_A
Pin_OptDec_X_A__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
Pin_OptDec_X_A__0__MASK EQU 0x80
Pin_OptDec_X_A__0__PC EQU CYREG_PRT4_PC7
Pin_OptDec_X_A__0__PORT EQU 4
Pin_OptDec_X_A__0__SHIFT EQU 7
Pin_OptDec_X_A__AG EQU CYREG_PRT4_AG
Pin_OptDec_X_A__AMUX EQU CYREG_PRT4_AMUX
Pin_OptDec_X_A__BIE EQU CYREG_PRT4_BIE
Pin_OptDec_X_A__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_OptDec_X_A__BYP EQU CYREG_PRT4_BYP
Pin_OptDec_X_A__CTL EQU CYREG_PRT4_CTL
Pin_OptDec_X_A__DM0 EQU CYREG_PRT4_DM0
Pin_OptDec_X_A__DM1 EQU CYREG_PRT4_DM1
Pin_OptDec_X_A__DM2 EQU CYREG_PRT4_DM2
Pin_OptDec_X_A__DR EQU CYREG_PRT4_DR
Pin_OptDec_X_A__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_OptDec_X_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Pin_OptDec_X_A__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_OptDec_X_A__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_OptDec_X_A__MASK EQU 0x80
Pin_OptDec_X_A__PORT EQU 4
Pin_OptDec_X_A__PRT EQU CYREG_PRT4_PRT
Pin_OptDec_X_A__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_OptDec_X_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_OptDec_X_A__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_OptDec_X_A__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_OptDec_X_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_OptDec_X_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_OptDec_X_A__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_OptDec_X_A__PS EQU CYREG_PRT4_PS
Pin_OptDec_X_A__SHIFT EQU 7
Pin_OptDec_X_A__SLW EQU CYREG_PRT4_SLW

; Pin_OptDec_X_B
Pin_OptDec_X_B__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
Pin_OptDec_X_B__0__MASK EQU 0x40
Pin_OptDec_X_B__0__PC EQU CYREG_PRT4_PC6
Pin_OptDec_X_B__0__PORT EQU 4
Pin_OptDec_X_B__0__SHIFT EQU 6
Pin_OptDec_X_B__AG EQU CYREG_PRT4_AG
Pin_OptDec_X_B__AMUX EQU CYREG_PRT4_AMUX
Pin_OptDec_X_B__BIE EQU CYREG_PRT4_BIE
Pin_OptDec_X_B__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_OptDec_X_B__BYP EQU CYREG_PRT4_BYP
Pin_OptDec_X_B__CTL EQU CYREG_PRT4_CTL
Pin_OptDec_X_B__DM0 EQU CYREG_PRT4_DM0
Pin_OptDec_X_B__DM1 EQU CYREG_PRT4_DM1
Pin_OptDec_X_B__DM2 EQU CYREG_PRT4_DM2
Pin_OptDec_X_B__DR EQU CYREG_PRT4_DR
Pin_OptDec_X_B__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_OptDec_X_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Pin_OptDec_X_B__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_OptDec_X_B__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_OptDec_X_B__MASK EQU 0x40
Pin_OptDec_X_B__PORT EQU 4
Pin_OptDec_X_B__PRT EQU CYREG_PRT4_PRT
Pin_OptDec_X_B__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_OptDec_X_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_OptDec_X_B__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_OptDec_X_B__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_OptDec_X_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_OptDec_X_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_OptDec_X_B__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_OptDec_X_B__PS EQU CYREG_PRT4_PS
Pin_OptDec_X_B__SHIFT EQU 6
Pin_OptDec_X_B__SLW EQU CYREG_PRT4_SLW

; Pin_OptDec_Y_A
Pin_OptDec_Y_A__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
Pin_OptDec_Y_A__0__MASK EQU 0x08
Pin_OptDec_Y_A__0__PC EQU CYREG_PRT4_PC3
Pin_OptDec_Y_A__0__PORT EQU 4
Pin_OptDec_Y_A__0__SHIFT EQU 3
Pin_OptDec_Y_A__AG EQU CYREG_PRT4_AG
Pin_OptDec_Y_A__AMUX EQU CYREG_PRT4_AMUX
Pin_OptDec_Y_A__BIE EQU CYREG_PRT4_BIE
Pin_OptDec_Y_A__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_OptDec_Y_A__BYP EQU CYREG_PRT4_BYP
Pin_OptDec_Y_A__CTL EQU CYREG_PRT4_CTL
Pin_OptDec_Y_A__DM0 EQU CYREG_PRT4_DM0
Pin_OptDec_Y_A__DM1 EQU CYREG_PRT4_DM1
Pin_OptDec_Y_A__DM2 EQU CYREG_PRT4_DM2
Pin_OptDec_Y_A__DR EQU CYREG_PRT4_DR
Pin_OptDec_Y_A__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_OptDec_Y_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Pin_OptDec_Y_A__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_OptDec_Y_A__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_OptDec_Y_A__MASK EQU 0x08
Pin_OptDec_Y_A__PORT EQU 4
Pin_OptDec_Y_A__PRT EQU CYREG_PRT4_PRT
Pin_OptDec_Y_A__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_OptDec_Y_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_OptDec_Y_A__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_OptDec_Y_A__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_OptDec_Y_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_OptDec_Y_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_OptDec_Y_A__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_OptDec_Y_A__PS EQU CYREG_PRT4_PS
Pin_OptDec_Y_A__SHIFT EQU 3
Pin_OptDec_Y_A__SLW EQU CYREG_PRT4_SLW

; Pin_OptDec_Y_B
Pin_OptDec_Y_B__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
Pin_OptDec_Y_B__0__MASK EQU 0x04
Pin_OptDec_Y_B__0__PC EQU CYREG_PRT4_PC2
Pin_OptDec_Y_B__0__PORT EQU 4
Pin_OptDec_Y_B__0__SHIFT EQU 2
Pin_OptDec_Y_B__AG EQU CYREG_PRT4_AG
Pin_OptDec_Y_B__AMUX EQU CYREG_PRT4_AMUX
Pin_OptDec_Y_B__BIE EQU CYREG_PRT4_BIE
Pin_OptDec_Y_B__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_OptDec_Y_B__BYP EQU CYREG_PRT4_BYP
Pin_OptDec_Y_B__CTL EQU CYREG_PRT4_CTL
Pin_OptDec_Y_B__DM0 EQU CYREG_PRT4_DM0
Pin_OptDec_Y_B__DM1 EQU CYREG_PRT4_DM1
Pin_OptDec_Y_B__DM2 EQU CYREG_PRT4_DM2
Pin_OptDec_Y_B__DR EQU CYREG_PRT4_DR
Pin_OptDec_Y_B__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_OptDec_Y_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Pin_OptDec_Y_B__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_OptDec_Y_B__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_OptDec_Y_B__MASK EQU 0x04
Pin_OptDec_Y_B__PORT EQU 4
Pin_OptDec_Y_B__PRT EQU CYREG_PRT4_PRT
Pin_OptDec_Y_B__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_OptDec_Y_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_OptDec_Y_B__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_OptDec_Y_B__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_OptDec_Y_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_OptDec_Y_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_OptDec_Y_B__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_OptDec_Y_B__PS EQU CYREG_PRT4_PS
Pin_OptDec_Y_B__SHIFT EQU 2
Pin_OptDec_Y_B__SLW EQU CYREG_PRT4_SLW

; Pin_OptDec_Z_A
Pin_OptDec_Z_A__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Pin_OptDec_Z_A__0__MASK EQU 0x80
Pin_OptDec_Z_A__0__PC EQU CYREG_PRT3_PC7
Pin_OptDec_Z_A__0__PORT EQU 3
Pin_OptDec_Z_A__0__SHIFT EQU 7
Pin_OptDec_Z_A__AG EQU CYREG_PRT3_AG
Pin_OptDec_Z_A__AMUX EQU CYREG_PRT3_AMUX
Pin_OptDec_Z_A__BIE EQU CYREG_PRT3_BIE
Pin_OptDec_Z_A__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_OptDec_Z_A__BYP EQU CYREG_PRT3_BYP
Pin_OptDec_Z_A__CTL EQU CYREG_PRT3_CTL
Pin_OptDec_Z_A__DM0 EQU CYREG_PRT3_DM0
Pin_OptDec_Z_A__DM1 EQU CYREG_PRT3_DM1
Pin_OptDec_Z_A__DM2 EQU CYREG_PRT3_DM2
Pin_OptDec_Z_A__DR EQU CYREG_PRT3_DR
Pin_OptDec_Z_A__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_OptDec_Z_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_OptDec_Z_A__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_OptDec_Z_A__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_OptDec_Z_A__MASK EQU 0x80
Pin_OptDec_Z_A__PORT EQU 3
Pin_OptDec_Z_A__PRT EQU CYREG_PRT3_PRT
Pin_OptDec_Z_A__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_OptDec_Z_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_OptDec_Z_A__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_OptDec_Z_A__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_OptDec_Z_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_OptDec_Z_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_OptDec_Z_A__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_OptDec_Z_A__PS EQU CYREG_PRT3_PS
Pin_OptDec_Z_A__SHIFT EQU 7
Pin_OptDec_Z_A__SLW EQU CYREG_PRT3_SLW

; Pin_OptDec_Z_B
Pin_OptDec_Z_B__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Pin_OptDec_Z_B__0__MASK EQU 0x40
Pin_OptDec_Z_B__0__PC EQU CYREG_PRT3_PC6
Pin_OptDec_Z_B__0__PORT EQU 3
Pin_OptDec_Z_B__0__SHIFT EQU 6
Pin_OptDec_Z_B__AG EQU CYREG_PRT3_AG
Pin_OptDec_Z_B__AMUX EQU CYREG_PRT3_AMUX
Pin_OptDec_Z_B__BIE EQU CYREG_PRT3_BIE
Pin_OptDec_Z_B__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_OptDec_Z_B__BYP EQU CYREG_PRT3_BYP
Pin_OptDec_Z_B__CTL EQU CYREG_PRT3_CTL
Pin_OptDec_Z_B__DM0 EQU CYREG_PRT3_DM0
Pin_OptDec_Z_B__DM1 EQU CYREG_PRT3_DM1
Pin_OptDec_Z_B__DM2 EQU CYREG_PRT3_DM2
Pin_OptDec_Z_B__DR EQU CYREG_PRT3_DR
Pin_OptDec_Z_B__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_OptDec_Z_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_OptDec_Z_B__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_OptDec_Z_B__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_OptDec_Z_B__MASK EQU 0x40
Pin_OptDec_Z_B__PORT EQU 3
Pin_OptDec_Z_B__PRT EQU CYREG_PRT3_PRT
Pin_OptDec_Z_B__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_OptDec_Z_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_OptDec_Z_B__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_OptDec_Z_B__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_OptDec_Z_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_OptDec_Z_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_OptDec_Z_B__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_OptDec_Z_B__PS EQU CYREG_PRT3_PS
Pin_OptDec_Z_B__SHIFT EQU 6
Pin_OptDec_Z_B__SLW EQU CYREG_PRT3_SLW

; wait_interrupt
wait_interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
wait_interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
wait_interrupt__INTC_MASK EQU 0x200
wait_interrupt__INTC_NUMBER EQU 9
wait_interrupt__INTC_PRIOR_NUM EQU 7
wait_interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_9
wait_interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
wait_interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Pin_Encoder_T_A
Pin_Encoder_T_A__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Pin_Encoder_T_A__0__MASK EQU 0x04
Pin_Encoder_T_A__0__PC EQU CYREG_PRT3_PC2
Pin_Encoder_T_A__0__PORT EQU 3
Pin_Encoder_T_A__0__SHIFT EQU 2
Pin_Encoder_T_A__AG EQU CYREG_PRT3_AG
Pin_Encoder_T_A__AMUX EQU CYREG_PRT3_AMUX
Pin_Encoder_T_A__BIE EQU CYREG_PRT3_BIE
Pin_Encoder_T_A__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Encoder_T_A__BYP EQU CYREG_PRT3_BYP
Pin_Encoder_T_A__CTL EQU CYREG_PRT3_CTL
Pin_Encoder_T_A__DM0 EQU CYREG_PRT3_DM0
Pin_Encoder_T_A__DM1 EQU CYREG_PRT3_DM1
Pin_Encoder_T_A__DM2 EQU CYREG_PRT3_DM2
Pin_Encoder_T_A__DR EQU CYREG_PRT3_DR
Pin_Encoder_T_A__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Encoder_T_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_Encoder_T_A__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Encoder_T_A__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Encoder_T_A__MASK EQU 0x04
Pin_Encoder_T_A__PORT EQU 3
Pin_Encoder_T_A__PRT EQU CYREG_PRT3_PRT
Pin_Encoder_T_A__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Encoder_T_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Encoder_T_A__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Encoder_T_A__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Encoder_T_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Encoder_T_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Encoder_T_A__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Encoder_T_A__PS EQU CYREG_PRT3_PS
Pin_Encoder_T_A__SHIFT EQU 2
Pin_Encoder_T_A__SLW EQU CYREG_PRT3_SLW

; Pin_Encoder_T_B
Pin_Encoder_T_B__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Pin_Encoder_T_B__0__MASK EQU 0x08
Pin_Encoder_T_B__0__PC EQU CYREG_PRT3_PC3
Pin_Encoder_T_B__0__PORT EQU 3
Pin_Encoder_T_B__0__SHIFT EQU 3
Pin_Encoder_T_B__AG EQU CYREG_PRT3_AG
Pin_Encoder_T_B__AMUX EQU CYREG_PRT3_AMUX
Pin_Encoder_T_B__BIE EQU CYREG_PRT3_BIE
Pin_Encoder_T_B__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Encoder_T_B__BYP EQU CYREG_PRT3_BYP
Pin_Encoder_T_B__CTL EQU CYREG_PRT3_CTL
Pin_Encoder_T_B__DM0 EQU CYREG_PRT3_DM0
Pin_Encoder_T_B__DM1 EQU CYREG_PRT3_DM1
Pin_Encoder_T_B__DM2 EQU CYREG_PRT3_DM2
Pin_Encoder_T_B__DR EQU CYREG_PRT3_DR
Pin_Encoder_T_B__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Encoder_T_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_Encoder_T_B__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Encoder_T_B__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Encoder_T_B__MASK EQU 0x08
Pin_Encoder_T_B__PORT EQU 3
Pin_Encoder_T_B__PRT EQU CYREG_PRT3_PRT
Pin_Encoder_T_B__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Encoder_T_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Encoder_T_B__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Encoder_T_B__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Encoder_T_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Encoder_T_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Encoder_T_B__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Encoder_T_B__PS EQU CYREG_PRT3_PS
Pin_Encoder_T_B__SHIFT EQU 3
Pin_Encoder_T_B__SLW EQU CYREG_PRT3_SLW

; PWM_CondenserLED
PWM_CondenserLED_PWMHW__CAP0 EQU CYREG_TMR2_CAP0
PWM_CondenserLED_PWMHW__CAP1 EQU CYREG_TMR2_CAP1
PWM_CondenserLED_PWMHW__CFG0 EQU CYREG_TMR2_CFG0
PWM_CondenserLED_PWMHW__CFG1 EQU CYREG_TMR2_CFG1
PWM_CondenserLED_PWMHW__CFG2 EQU CYREG_TMR2_CFG2
PWM_CondenserLED_PWMHW__CNT_CMP0 EQU CYREG_TMR2_CNT_CMP0
PWM_CondenserLED_PWMHW__CNT_CMP1 EQU CYREG_TMR2_CNT_CMP1
PWM_CondenserLED_PWMHW__PER0 EQU CYREG_TMR2_PER0
PWM_CondenserLED_PWMHW__PER1 EQU CYREG_TMR2_PER1
PWM_CondenserLED_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_CondenserLED_PWMHW__PM_ACT_MSK EQU 0x04
PWM_CondenserLED_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_CondenserLED_PWMHW__PM_STBY_MSK EQU 0x04
PWM_CondenserLED_PWMHW__RT0 EQU CYREG_TMR2_RT0
PWM_CondenserLED_PWMHW__RT1 EQU CYREG_TMR2_RT1
PWM_CondenserLED_PWMHW__SR0 EQU CYREG_TMR2_SR0

; Pin_CondenserLED
Pin_CondenserLED__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
Pin_CondenserLED__0__MASK EQU 0x08
Pin_CondenserLED__0__PC EQU CYREG_IO_PC_PRT15_PC3
Pin_CondenserLED__0__PORT EQU 15
Pin_CondenserLED__0__SHIFT EQU 3
Pin_CondenserLED__AG EQU CYREG_PRT15_AG
Pin_CondenserLED__AMUX EQU CYREG_PRT15_AMUX
Pin_CondenserLED__BIE EQU CYREG_PRT15_BIE
Pin_CondenserLED__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_CondenserLED__BYP EQU CYREG_PRT15_BYP
Pin_CondenserLED__CTL EQU CYREG_PRT15_CTL
Pin_CondenserLED__DM0 EQU CYREG_PRT15_DM0
Pin_CondenserLED__DM1 EQU CYREG_PRT15_DM1
Pin_CondenserLED__DM2 EQU CYREG_PRT15_DM2
Pin_CondenserLED__DR EQU CYREG_PRT15_DR
Pin_CondenserLED__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_CondenserLED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_CondenserLED__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_CondenserLED__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_CondenserLED__MASK EQU 0x08
Pin_CondenserLED__PORT EQU 15
Pin_CondenserLED__PRT EQU CYREG_PRT15_PRT
Pin_CondenserLED__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_CondenserLED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_CondenserLED__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_CondenserLED__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_CondenserLED__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_CondenserLED__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_CondenserLED__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_CondenserLED__PS EQU CYREG_PRT15_PS
Pin_CondenserLED__SHIFT EQU 3
Pin_CondenserLED__SLW EQU CYREG_PRT15_SLW

; TMC5160_MotorO_EN
TMC5160_MotorO_EN__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
TMC5160_MotorO_EN__0__MASK EQU 0x40
TMC5160_MotorO_EN__0__PC EQU CYREG_PRT5_PC6
TMC5160_MotorO_EN__0__PORT EQU 5
TMC5160_MotorO_EN__0__SHIFT EQU 6
TMC5160_MotorO_EN__AG EQU CYREG_PRT5_AG
TMC5160_MotorO_EN__AMUX EQU CYREG_PRT5_AMUX
TMC5160_MotorO_EN__BIE EQU CYREG_PRT5_BIE
TMC5160_MotorO_EN__BIT_MASK EQU CYREG_PRT5_BIT_MASK
TMC5160_MotorO_EN__BYP EQU CYREG_PRT5_BYP
TMC5160_MotorO_EN__CTL EQU CYREG_PRT5_CTL
TMC5160_MotorO_EN__DM0 EQU CYREG_PRT5_DM0
TMC5160_MotorO_EN__DM1 EQU CYREG_PRT5_DM1
TMC5160_MotorO_EN__DM2 EQU CYREG_PRT5_DM2
TMC5160_MotorO_EN__DR EQU CYREG_PRT5_DR
TMC5160_MotorO_EN__INP_DIS EQU CYREG_PRT5_INP_DIS
TMC5160_MotorO_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
TMC5160_MotorO_EN__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
TMC5160_MotorO_EN__LCD_EN EQU CYREG_PRT5_LCD_EN
TMC5160_MotorO_EN__MASK EQU 0x40
TMC5160_MotorO_EN__PORT EQU 5
TMC5160_MotorO_EN__PRT EQU CYREG_PRT5_PRT
TMC5160_MotorO_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
TMC5160_MotorO_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
TMC5160_MotorO_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
TMC5160_MotorO_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
TMC5160_MotorO_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
TMC5160_MotorO_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
TMC5160_MotorO_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
TMC5160_MotorO_EN__PS EQU CYREG_PRT5_PS
TMC5160_MotorO_EN__SHIFT EQU 6
TMC5160_MotorO_EN__SLW EQU CYREG_PRT5_SLW

; TMC5160_MotorT_EN
TMC5160_MotorT_EN__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
TMC5160_MotorT_EN__0__MASK EQU 0x20
TMC5160_MotorT_EN__0__PC EQU CYREG_PRT5_PC5
TMC5160_MotorT_EN__0__PORT EQU 5
TMC5160_MotorT_EN__0__SHIFT EQU 5
TMC5160_MotorT_EN__AG EQU CYREG_PRT5_AG
TMC5160_MotorT_EN__AMUX EQU CYREG_PRT5_AMUX
TMC5160_MotorT_EN__BIE EQU CYREG_PRT5_BIE
TMC5160_MotorT_EN__BIT_MASK EQU CYREG_PRT5_BIT_MASK
TMC5160_MotorT_EN__BYP EQU CYREG_PRT5_BYP
TMC5160_MotorT_EN__CTL EQU CYREG_PRT5_CTL
TMC5160_MotorT_EN__DM0 EQU CYREG_PRT5_DM0
TMC5160_MotorT_EN__DM1 EQU CYREG_PRT5_DM1
TMC5160_MotorT_EN__DM2 EQU CYREG_PRT5_DM2
TMC5160_MotorT_EN__DR EQU CYREG_PRT5_DR
TMC5160_MotorT_EN__INP_DIS EQU CYREG_PRT5_INP_DIS
TMC5160_MotorT_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
TMC5160_MotorT_EN__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
TMC5160_MotorT_EN__LCD_EN EQU CYREG_PRT5_LCD_EN
TMC5160_MotorT_EN__MASK EQU 0x20
TMC5160_MotorT_EN__PORT EQU 5
TMC5160_MotorT_EN__PRT EQU CYREG_PRT5_PRT
TMC5160_MotorT_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
TMC5160_MotorT_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
TMC5160_MotorT_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
TMC5160_MotorT_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
TMC5160_MotorT_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
TMC5160_MotorT_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
TMC5160_MotorT_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
TMC5160_MotorT_EN__PS EQU CYREG_PRT5_PS
TMC5160_MotorT_EN__SHIFT EQU 5
TMC5160_MotorT_EN__SLW EQU CYREG_PRT5_SLW

; TMC5160_MotorX_EN
TMC5160_MotorX_EN__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
TMC5160_MotorX_EN__0__MASK EQU 0x04
TMC5160_MotorX_EN__0__PC EQU CYREG_PRT5_PC2
TMC5160_MotorX_EN__0__PORT EQU 5
TMC5160_MotorX_EN__0__SHIFT EQU 2
TMC5160_MotorX_EN__AG EQU CYREG_PRT5_AG
TMC5160_MotorX_EN__AMUX EQU CYREG_PRT5_AMUX
TMC5160_MotorX_EN__BIE EQU CYREG_PRT5_BIE
TMC5160_MotorX_EN__BIT_MASK EQU CYREG_PRT5_BIT_MASK
TMC5160_MotorX_EN__BYP EQU CYREG_PRT5_BYP
TMC5160_MotorX_EN__CTL EQU CYREG_PRT5_CTL
TMC5160_MotorX_EN__DM0 EQU CYREG_PRT5_DM0
TMC5160_MotorX_EN__DM1 EQU CYREG_PRT5_DM1
TMC5160_MotorX_EN__DM2 EQU CYREG_PRT5_DM2
TMC5160_MotorX_EN__DR EQU CYREG_PRT5_DR
TMC5160_MotorX_EN__INP_DIS EQU CYREG_PRT5_INP_DIS
TMC5160_MotorX_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
TMC5160_MotorX_EN__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
TMC5160_MotorX_EN__LCD_EN EQU CYREG_PRT5_LCD_EN
TMC5160_MotorX_EN__MASK EQU 0x04
TMC5160_MotorX_EN__PORT EQU 5
TMC5160_MotorX_EN__PRT EQU CYREG_PRT5_PRT
TMC5160_MotorX_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
TMC5160_MotorX_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
TMC5160_MotorX_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
TMC5160_MotorX_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
TMC5160_MotorX_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
TMC5160_MotorX_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
TMC5160_MotorX_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
TMC5160_MotorX_EN__PS EQU CYREG_PRT5_PS
TMC5160_MotorX_EN__SHIFT EQU 2
TMC5160_MotorX_EN__SLW EQU CYREG_PRT5_SLW

; TMC5160_MotorY_EN
TMC5160_MotorY_EN__0__INTTYPE EQU CYREG_PICU5_INTTYPE3
TMC5160_MotorY_EN__0__MASK EQU 0x08
TMC5160_MotorY_EN__0__PC EQU CYREG_PRT5_PC3
TMC5160_MotorY_EN__0__PORT EQU 5
TMC5160_MotorY_EN__0__SHIFT EQU 3
TMC5160_MotorY_EN__AG EQU CYREG_PRT5_AG
TMC5160_MotorY_EN__AMUX EQU CYREG_PRT5_AMUX
TMC5160_MotorY_EN__BIE EQU CYREG_PRT5_BIE
TMC5160_MotorY_EN__BIT_MASK EQU CYREG_PRT5_BIT_MASK
TMC5160_MotorY_EN__BYP EQU CYREG_PRT5_BYP
TMC5160_MotorY_EN__CTL EQU CYREG_PRT5_CTL
TMC5160_MotorY_EN__DM0 EQU CYREG_PRT5_DM0
TMC5160_MotorY_EN__DM1 EQU CYREG_PRT5_DM1
TMC5160_MotorY_EN__DM2 EQU CYREG_PRT5_DM2
TMC5160_MotorY_EN__DR EQU CYREG_PRT5_DR
TMC5160_MotorY_EN__INP_DIS EQU CYREG_PRT5_INP_DIS
TMC5160_MotorY_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
TMC5160_MotorY_EN__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
TMC5160_MotorY_EN__LCD_EN EQU CYREG_PRT5_LCD_EN
TMC5160_MotorY_EN__MASK EQU 0x08
TMC5160_MotorY_EN__PORT EQU 5
TMC5160_MotorY_EN__PRT EQU CYREG_PRT5_PRT
TMC5160_MotorY_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
TMC5160_MotorY_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
TMC5160_MotorY_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
TMC5160_MotorY_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
TMC5160_MotorY_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
TMC5160_MotorY_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
TMC5160_MotorY_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
TMC5160_MotorY_EN__PS EQU CYREG_PRT5_PS
TMC5160_MotorY_EN__SHIFT EQU 3
TMC5160_MotorY_EN__SLW EQU CYREG_PRT5_SLW

; TMC5160_MotorZ_EN
TMC5160_MotorZ_EN__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
TMC5160_MotorZ_EN__0__MASK EQU 0x10
TMC5160_MotorZ_EN__0__PC EQU CYREG_PRT5_PC4
TMC5160_MotorZ_EN__0__PORT EQU 5
TMC5160_MotorZ_EN__0__SHIFT EQU 4
TMC5160_MotorZ_EN__AG EQU CYREG_PRT5_AG
TMC5160_MotorZ_EN__AMUX EQU CYREG_PRT5_AMUX
TMC5160_MotorZ_EN__BIE EQU CYREG_PRT5_BIE
TMC5160_MotorZ_EN__BIT_MASK EQU CYREG_PRT5_BIT_MASK
TMC5160_MotorZ_EN__BYP EQU CYREG_PRT5_BYP
TMC5160_MotorZ_EN__CTL EQU CYREG_PRT5_CTL
TMC5160_MotorZ_EN__DM0 EQU CYREG_PRT5_DM0
TMC5160_MotorZ_EN__DM1 EQU CYREG_PRT5_DM1
TMC5160_MotorZ_EN__DM2 EQU CYREG_PRT5_DM2
TMC5160_MotorZ_EN__DR EQU CYREG_PRT5_DR
TMC5160_MotorZ_EN__INP_DIS EQU CYREG_PRT5_INP_DIS
TMC5160_MotorZ_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
TMC5160_MotorZ_EN__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
TMC5160_MotorZ_EN__LCD_EN EQU CYREG_PRT5_LCD_EN
TMC5160_MotorZ_EN__MASK EQU 0x10
TMC5160_MotorZ_EN__PORT EQU 5
TMC5160_MotorZ_EN__PRT EQU CYREG_PRT5_PRT
TMC5160_MotorZ_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
TMC5160_MotorZ_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
TMC5160_MotorZ_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
TMC5160_MotorZ_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
TMC5160_MotorZ_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
TMC5160_MotorZ_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
TMC5160_MotorZ_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
TMC5160_MotorZ_EN__PS EQU CYREG_PRT5_PS
TMC5160_MotorZ_EN__SHIFT EQU 4
TMC5160_MotorZ_EN__SLW EQU CYREG_PRT5_SLW

; Encoder_T_Z_Select
Encoder_T_Z_Select_Sync_ctrl_reg__0__MASK EQU 0x01
Encoder_T_Z_Select_Sync_ctrl_reg__0__POS EQU 0
Encoder_T_Z_Select_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Encoder_T_Z_Select_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Encoder_T_Z_Select_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Encoder_T_Z_Select_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Encoder_T_Z_Select_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Encoder_T_Z_Select_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Encoder_T_Z_Select_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Encoder_T_Z_Select_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Encoder_T_Z_Select_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Encoder_T_Z_Select_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Encoder_T_Z_Select_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Encoder_T_Z_Select_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Encoder_T_Z_Select_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Encoder_T_Z_Select_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Encoder_T_Z_Select_Sync_ctrl_reg__MASK EQU 0x01
Encoder_T_Z_Select_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Encoder_T_Z_Select_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Encoder_T_Z_Select_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

; Clock_Encoder_24Mhz
Clock_Encoder_24Mhz__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_Encoder_24Mhz__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_Encoder_24Mhz__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_Encoder_24Mhz__CFG2_SRC_SEL_MASK EQU 0x07
Clock_Encoder_24Mhz__INDEX EQU 0x02
Clock_Encoder_24Mhz__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_Encoder_24Mhz__PM_ACT_MSK EQU 0x04
Clock_Encoder_24Mhz__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_Encoder_24Mhz__PM_STBY_MSK EQU 0x04

; PWM_BarcodeCondenser_LED
PWM_BarcodeCondenser_LED_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
PWM_BarcodeCondenser_LED_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
PWM_BarcodeCondenser_LED_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
PWM_BarcodeCondenser_LED_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
PWM_BarcodeCondenser_LED_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
PWM_BarcodeCondenser_LED_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
PWM_BarcodeCondenser_LED_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
PWM_BarcodeCondenser_LED_PWMHW__PER0 EQU CYREG_TMR0_PER0
PWM_BarcodeCondenser_LED_PWMHW__PER1 EQU CYREG_TMR0_PER1
PWM_BarcodeCondenser_LED_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_BarcodeCondenser_LED_PWMHW__PM_ACT_MSK EQU 0x01
PWM_BarcodeCondenser_LED_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_BarcodeCondenser_LED_PWMHW__PM_STBY_MSK EQU 0x01
PWM_BarcodeCondenser_LED_PWMHW__RT0 EQU CYREG_TMR0_RT0
PWM_BarcodeCondenser_LED_PWMHW__RT1 EQU CYREG_TMR0_RT1
PWM_BarcodeCondenser_LED_PWMHW__SR0 EQU CYREG_TMR0_SR0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E12F069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000003F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
