<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<title>MCUSW: SPI Configuration</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ti_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MCUSW
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__MCAL__SPI__CFG.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#var-members">Variables</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SPI Configuration<div class="ingroups"><a class="el" href="group__MCAL__SPIHANDLER__API.html">SPI Handler and Driver API</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<p>This files defines SPI MCAL configuration structures </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSpi__ChannelConfigType.html">Spi_ChannelConfigType</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Channel configuration structure.  <a href="structSpi__ChannelConfigType.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSpi__McspiExternalDeviceConfigType.html">Spi_McspiExternalDeviceConfigType</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Job configuration structure specific to McSPI peripheral.  <a href="structSpi__McspiExternalDeviceConfigType.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSpi__ExternalDeviceConfigType.html">Spi_ExternalDeviceConfigType</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI external device specific configuration structure .  <a href="structSpi__ExternalDeviceConfigType.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSpi__JobConfigType.html">Spi_JobConfigType</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Job configuration structure.  <a href="structSpi__JobConfigType.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSpi__SeqConfigType.html">Spi_SeqConfigType</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Sequence configuration structure.  <a href="structSpi__SeqConfigType.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSpi__HwUnitConfigType.html">Spi_HwUnitConfigType</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Hardware unit configuration structure.  <a href="structSpi__HwUnitConfigType.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSpi__ConfigType.html">Spi_ConfigType</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI config structure.  <a href="structSpi__ConfigType.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSpi__ChannelConfigType__PC.html">Spi_ChannelConfigType_PC</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI channel config structure parameters Pre-Compile only.  <a href="structSpi__ChannelConfigType__PC.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSpi__JobConfigType__PC.html">Spi_JobConfigType_PC</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI job config structure parameters Pre-Compile only.  <a href="structSpi__JobConfigType__PC.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSpi__SeqConfigType__PC.html">Spi_SeqConfigType_PC</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI sequence config structure parameters Pre-Compile only.  <a href="structSpi__SeqConfigType__PC.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSpi__RegisterReadbackType.html">Spi_RegisterReadbackType</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI register readback structure.  <a href="structSpi__RegisterReadbackType.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga58e5e5211b1eb9b49e81cd1f01c68dc7"><td class="memItemLeft" align="right" valign="top">const uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga58e5e5211b1eb9b49e81cd1f01c68dc7">Spi_HwUnitBaseAddr</a> [<a class="el" href="group__MCAL__SPI__CFG.html#gad9d70cdbd91e6cc6c59b3c0671e3367e">SPI_HW_UNIT_CNT</a>]</td></tr>
<tr class="separator:ga58e5e5211b1eb9b49e81cd1f01c68dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaa1257ab027f776814743967d0e2730e4"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#gaa1257ab027f776814743967d0e2730e4">Spi_CacheWbInv</a>) (uint8 *BufPtr, uint16 LenByte)</td></tr>
<tr class="memdesc:gaa1257ab027f776814743967d0e2730e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache write-back invalidate function.  <a href="#gaa1257ab027f776814743967d0e2730e4">More...</a><br /></td></tr>
<tr class="separator:gaa1257ab027f776814743967d0e2730e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga676900ed6ebba6677b9a2eda11e35c16"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga676900ed6ebba6677b9a2eda11e35c16">Spi_CacheWb</a>) (uint8 *BufPtr, uint16 LenByte)</td></tr>
<tr class="memdesc:ga676900ed6ebba6677b9a2eda11e35c16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache write-back function.  <a href="#ga676900ed6ebba6677b9a2eda11e35c16">More...</a><br /></td></tr>
<tr class="separator:ga676900ed6ebba6677b9a2eda11e35c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea28f25fe0716b2a37f0f67df733ddf5"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#gaea28f25fe0716b2a37f0f67df733ddf5">Spi_CacheInv</a>) (uint8 *BufPtr, uint16 LenByte)</td></tr>
<tr class="memdesc:gaea28f25fe0716b2a37f0f67df733ddf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache invalidate function.  <a href="#gaea28f25fe0716b2a37f0f67df733ddf5">More...</a><br /></td></tr>
<tr class="separator:gaea28f25fe0716b2a37f0f67df733ddf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gadb75024ca580a88eec7b71ef01da42fc"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#gadb75024ca580a88eec7b71ef01da42fc">Spi_StatusType</a> { <a class="el" href="group__MCAL__SPI__CFG.html#ggadb75024ca580a88eec7b71ef01da42fca1f6aeb0405018546d0679b424bfb0f50">SPI_UNINIT</a> = 0U, 
<a class="el" href="group__MCAL__SPI__CFG.html#ggadb75024ca580a88eec7b71ef01da42fca3b368c531eb77a6e4baaacdeba1c733c">SPI_IDLE</a> = 1U, 
<a class="el" href="group__MCAL__SPI__CFG.html#ggadb75024ca580a88eec7b71ef01da42fca77af10511cd7c60df95c66e904a13643">SPI_BUSY</a> = 2U
 }</td></tr>
<tr class="memdesc:gadb75024ca580a88eec7b71ef01da42fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">This type defines a range of specific status for SPI Handler/Driver.  <a href="group__MCAL__SPI__CFG.html#gadb75024ca580a88eec7b71ef01da42fc">More...</a><br /></td></tr>
<tr class="separator:gadb75024ca580a88eec7b71ef01da42fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fb500adb5b1ace36a9e51785b771f61"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga4fb500adb5b1ace36a9e51785b771f61">Spi_JobResultType</a> { <a class="el" href="group__MCAL__SPI__CFG.html#gga4fb500adb5b1ace36a9e51785b771f61acf89a77d92d88b5f69afdf12545833e7">SPI_JOB_OK</a> = 0U, 
<a class="el" href="group__MCAL__SPI__CFG.html#gga4fb500adb5b1ace36a9e51785b771f61a3bdeace94f2298c6e9352e475bb3d149">SPI_JOB_PENDING</a> = 1U, 
<a class="el" href="group__MCAL__SPI__CFG.html#gga4fb500adb5b1ace36a9e51785b771f61a6bcbc7278e5c64ca9d63fc56c05289ee">SPI_JOB_FAILED</a> = 2U, 
<a class="el" href="group__MCAL__SPI__CFG.html#gga4fb500adb5b1ace36a9e51785b771f61afdcd6899ab13dd85ae7bc5b5baece8b7">SPI_JOB_QUEUED</a> = 3U
 }</td></tr>
<tr class="memdesc:ga4fb500adb5b1ace36a9e51785b771f61"><td class="mdescLeft">&#160;</td><td class="mdescRight">This type defines a range of specific Jobs status for SPI Handler/Driver.  <a href="group__MCAL__SPI__CFG.html#ga4fb500adb5b1ace36a9e51785b771f61">More...</a><br /></td></tr>
<tr class="separator:ga4fb500adb5b1ace36a9e51785b771f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5a041691963618c49a01c76d5836ec5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#gab5a041691963618c49a01c76d5836ec5">Spi_SeqResultType</a> { <a class="el" href="group__MCAL__SPI__CFG.html#ggab5a041691963618c49a01c76d5836ec5a3917797af550f09f22bcd5b7ef21aaed">SPI_SEQ_OK</a> = 0U, 
<a class="el" href="group__MCAL__SPI__CFG.html#ggab5a041691963618c49a01c76d5836ec5af55b75ff0602df7172345345d2e8ac58">SPI_SEQ_PENDING</a> = 1U, 
<a class="el" href="group__MCAL__SPI__CFG.html#ggab5a041691963618c49a01c76d5836ec5a64a1887574b93ae1b5d959a00d9f7324">SPI_SEQ_FAILED</a> = 2U, 
<a class="el" href="group__MCAL__SPI__CFG.html#ggab5a041691963618c49a01c76d5836ec5a0c5b655d1507c501a0ca2d234ae4d4f8">SPI_SEQ_CANCELLED</a> = 3U
 }</td></tr>
<tr class="memdesc:gab5a041691963618c49a01c76d5836ec5"><td class="mdescLeft">&#160;</td><td class="mdescRight">This type defines a range of specific Sequences status for SPI Handler/Driver.  <a href="group__MCAL__SPI__CFG.html#gab5a041691963618c49a01c76d5836ec5">More...</a><br /></td></tr>
<tr class="separator:gab5a041691963618c49a01c76d5836ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19e919924a26eeaea380331dc6ba40ea"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga19e919924a26eeaea380331dc6ba40ea">Spi_HwUnitResultType</a> { <a class="el" href="group__MCAL__SPI__CFG.html#gga19e919924a26eeaea380331dc6ba40eaaa6a9e90c1b8eb536462090fb56057808">SPI_HW_UNIT_OK</a> = 0U, 
<a class="el" href="group__MCAL__SPI__CFG.html#gga19e919924a26eeaea380331dc6ba40eaac3bdf4398e1ddea825c28938511b42dd">SPI_HW_UNIT_PENDING</a> = 1U, 
<a class="el" href="group__MCAL__SPI__CFG.html#gga19e919924a26eeaea380331dc6ba40eaa709a9f331db0188047fdf580107423d8">SPI_HW_UNIT_FAILED</a> = 2U
 }</td></tr>
<tr class="memdesc:ga19e919924a26eeaea380331dc6ba40ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">This type defines a range of specific HW unit status for SPI Handler/Driver.  <a href="group__MCAL__SPI__CFG.html#ga19e919924a26eeaea380331dc6ba40ea">More...</a><br /></td></tr>
<tr class="separator:ga19e919924a26eeaea380331dc6ba40ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa0c93d13916ce924ed2b68d618e9cd7"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#gafa0c93d13916ce924ed2b68d618e9cd7">Spi_AsyncModeType</a> { <a class="el" href="group__MCAL__SPI__CFG.html#ggafa0c93d13916ce924ed2b68d618e9cd7ac09f6b4b8b0c87326d796728a68ed8bd">SPI_POLLING_MODE</a> = 0U, 
<a class="el" href="group__MCAL__SPI__CFG.html#ggafa0c93d13916ce924ed2b68d618e9cd7a243b121ab9dd8756a3a0e1986d43acc9">SPI_INTERRUPT_MODE</a> = 1U
 }</td></tr>
<tr class="memdesc:gafa0c93d13916ce924ed2b68d618e9cd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies the asynchronous mechanism mode for SPI busses handled asynchronously in LEVEL 2.  <a href="group__MCAL__SPI__CFG.html#gafa0c93d13916ce924ed2b68d618e9cd7">More...</a><br /></td></tr>
<tr class="separator:gafa0c93d13916ce924ed2b68d618e9cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga942c4e25e5fa53b5457f106d0270f9d0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga942c4e25e5fa53b5457f106d0270f9d0">Spi_TransferType</a> { <a class="el" href="group__MCAL__SPI__CFG.html#gga942c4e25e5fa53b5457f106d0270f9d0a1eae4fe3047bf4fbef593e1d39562f45">SPI_MSB</a> = 0U, 
<a class="el" href="group__MCAL__SPI__CFG.html#gga942c4e25e5fa53b5457f106d0270f9d0a97ce763136b0802785b49cf4d507e1b0">SPI_LSB</a> = 1U
 }</td></tr>
<tr class="memdesc:ga942c4e25e5fa53b5457f106d0270f9d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word transfer order - MSB first or LSB first.  <a href="group__MCAL__SPI__CFG.html#ga942c4e25e5fa53b5457f106d0270f9d0">More...</a><br /></td></tr>
<tr class="separator:ga942c4e25e5fa53b5457f106d0270f9d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4252121b00e351438a203c2477ca87a4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga4252121b00e351438a203c2477ca87a4">Spi_LevelType</a> { <a class="el" href="group__MCAL__SPI__CFG.html#gga4252121b00e351438a203c2477ca87a4a4c25251c72fe06e6ba07466749512f17">SPI_LOW</a> = STD_LOW, 
<a class="el" href="group__MCAL__SPI__CFG.html#gga4252121b00e351438a203c2477ca87a4a84d5c9cd2344b1da265292865f3ee860">SPI_HIGH</a>
 }</td></tr>
<tr class="memdesc:ga4252121b00e351438a203c2477ca87a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type for SPI Chip Select Polarity and Clock Idle Level.  <a href="group__MCAL__SPI__CFG.html#ga4252121b00e351438a203c2477ca87a4">More...</a><br /></td></tr>
<tr class="separator:ga4252121b00e351438a203c2477ca87a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93d60cf569ddd4c0604f150c3cb7d156"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga93d60cf569ddd4c0604f150c3cb7d156">Spi_CsPinType</a> { <a class="el" href="group__MCAL__SPI__CFG.html#gga93d60cf569ddd4c0604f150c3cb7d156a6e4af3191319af7967b2395d7254079f">SPI_CS0</a> = 0U, 
<a class="el" href="group__MCAL__SPI__CFG.html#gga93d60cf569ddd4c0604f150c3cb7d156a3e9205bdfd05ae5be22d5f7d9701038c">SPI_CS1</a>, 
<a class="el" href="group__MCAL__SPI__CFG.html#gga93d60cf569ddd4c0604f150c3cb7d156af6f93f50acaaaab2981a719309db00bb">SPI_CS2</a>, 
<a class="el" href="group__MCAL__SPI__CFG.html#gga93d60cf569ddd4c0604f150c3cb7d156ac1ec8a1f302674de834b0ca1a97b20fd">SPI_CS3</a>
 }</td></tr>
<tr class="memdesc:ga93d60cf569ddd4c0604f150c3cb7d156"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Chip Select Pin.  <a href="group__MCAL__SPI__CFG.html#ga93d60cf569ddd4c0604f150c3cb7d156">More...</a><br /></td></tr>
<tr class="separator:ga93d60cf569ddd4c0604f150c3cb7d156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bae3cc0d97f09d7088c1f27ef968c08"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga6bae3cc0d97f09d7088c1f27ef968c08">Spi_ClkMode</a> { <a class="el" href="group__MCAL__SPI__CFG.html#gga6bae3cc0d97f09d7088c1f27ef968c08a61bb9ad4a905372e5df6fe772828858a">SPI_CLK_MODE_0</a> = 0x00U, 
<a class="el" href="group__MCAL__SPI__CFG.html#gga6bae3cc0d97f09d7088c1f27ef968c08a7b6865ab7e60c705cf658ecf7f3118b4">SPI_CLK_MODE_1</a> = 0x01U, 
<a class="el" href="group__MCAL__SPI__CFG.html#gga6bae3cc0d97f09d7088c1f27ef968c08a12de5d016bd7a14997568477f678bda8">SPI_CLK_MODE_2</a> = 0x02U, 
<a class="el" href="group__MCAL__SPI__CFG.html#gga6bae3cc0d97f09d7088c1f27ef968c08a3c85ed1ee32836fc926a9356d5d8086d">SPI_CLK_MODE_3</a> = 0x03U
 }</td></tr>
<tr class="memdesc:ga6bae3cc0d97f09d7088c1f27ef968c08"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Clock Mode - sets the clock polarity and phase. Note: These values are a direct register mapping. So don't change value.  <a href="group__MCAL__SPI__CFG.html#ga6bae3cc0d97f09d7088c1f27ef968c08">More...</a><br /></td></tr>
<tr class="separator:ga6bae3cc0d97f09d7088c1f27ef968c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93f605a8410da9a7b45493c3d5de7310"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga93f605a8410da9a7b45493c3d5de7310">Spi_TxRxMode</a> { <a class="el" href="group__MCAL__SPI__CFG.html#gga93f605a8410da9a7b45493c3d5de7310aa214b4cbb146546f8b859463ca9c49b9">SPI_TX_RX_MODE_BOTH</a> = 0x00U, 
<a class="el" href="group__MCAL__SPI__CFG.html#gga93f605a8410da9a7b45493c3d5de7310ad26356227c04368fbcbcf5502a7a3283">SPI_TX_RX_MODE_TX_ONLY</a> = 0x02U
 }</td></tr>
<tr class="memdesc:ga93f605a8410da9a7b45493c3d5de7310"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI TX/RX Mode.  <a href="group__MCAL__SPI__CFG.html#ga93f605a8410da9a7b45493c3d5de7310">More...</a><br /></td></tr>
<tr class="separator:ga93f605a8410da9a7b45493c3d5de7310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1f7839baa40da199bb790ba2228c13f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#gaa1f7839baa40da199bb790ba2228c13f">Spi_JobPriorityType</a> { <a class="el" href="group__MCAL__SPI__CFG.html#ggaa1f7839baa40da199bb790ba2228c13fac5a72a8a8dfe5fe5eba432b4ce632b9e">SPI_JOB_PRIORITY_0</a> = 0U, 
<a class="el" href="group__MCAL__SPI__CFG.html#ggaa1f7839baa40da199bb790ba2228c13fa1032b15b04f86ed1b05578be7b3bc985">SPI_JOB_PRIORITY_1</a>, 
<a class="el" href="group__MCAL__SPI__CFG.html#ggaa1f7839baa40da199bb790ba2228c13fa734bc9c0ef43cb94cd131349c278275b">SPI_JOB_PRIORITY_2</a>, 
<a class="el" href="group__MCAL__SPI__CFG.html#ggaa1f7839baa40da199bb790ba2228c13fae0aa399b6cf051669c90507c1c50c583">SPI_JOB_PRIORITY_3</a>
 }</td></tr>
<tr class="memdesc:gaa1f7839baa40da199bb790ba2228c13f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Job Priority.  <a href="group__MCAL__SPI__CFG.html#gaa1f7839baa40da199bb790ba2228c13f">More...</a><br /></td></tr>
<tr class="separator:gaa1f7839baa40da199bb790ba2228c13f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0022da2d4914ad2f3b658654fc1211e4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga0022da2d4914ad2f3b658654fc1211e4">Spi_CsModeType</a> { <a class="el" href="group__MCAL__SPI__CFG.html#gga0022da2d4914ad2f3b658654fc1211e4adfe60f2b28bc339a807a0dc0cf88fab4">SPI_SINGLE</a> = 0U, 
<a class="el" href="group__MCAL__SPI__CFG.html#gga0022da2d4914ad2f3b658654fc1211e4ab5b75352700966ff4cc27ac0738217d5">SPI_CONTINUOUS</a> = 1U
 }</td></tr>
<tr class="memdesc:ga0022da2d4914ad2f3b658654fc1211e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Chip Select Mode.  <a href="group__MCAL__SPI__CFG.html#ga0022da2d4914ad2f3b658654fc1211e4">More...</a><br /></td></tr>
<tr class="separator:ga0022da2d4914ad2f3b658654fc1211e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18af86fa942b4fcf73e55cb843f34fe7"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga18af86fa942b4fcf73e55cb843f34fe7">Spi_DataDelayType</a> { <a class="el" href="group__MCAL__SPI__CFG.html#gga18af86fa942b4fcf73e55cb843f34fe7a4a92afe283eabd3c62d0305fec00f2ca">SPI_DATADELAY_0</a> = 0U, 
<a class="el" href="group__MCAL__SPI__CFG.html#gga18af86fa942b4fcf73e55cb843f34fe7a94ce040d74f6172e6122f08b935d86a1">SPI_DATADELAY_1</a> = 1U, 
<a class="el" href="group__MCAL__SPI__CFG.html#gga18af86fa942b4fcf73e55cb843f34fe7a6982d35b55c75ab14e3d500fe391bcce">SPI_DATADELAY_2</a> = 2U, 
<a class="el" href="group__MCAL__SPI__CFG.html#gga18af86fa942b4fcf73e55cb843f34fe7ace4e02055c464e8d9ee8b71de1541d34">SPI_DATADELAY_3</a> = 3U
 }</td></tr>
<tr class="memdesc:ga18af86fa942b4fcf73e55cb843f34fe7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Spi_DataDelayType defines the number of interface clock cycles between CS toggling and first or last edge of MCSPI clock.  <a href="group__MCAL__SPI__CFG.html#ga18af86fa942b4fcf73e55cb843f34fe7">More...</a><br /></td></tr>
<tr class="separator:ga18af86fa942b4fcf73e55cb843f34fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga624a4e0f83450998d6abcea3d95b970f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga624a4e0f83450998d6abcea3d95b970f">Spi_DataLineReceiveType</a> { <a class="el" href="group__MCAL__SPI__CFG.html#gga624a4e0f83450998d6abcea3d95b970fa27e9466ba8e0826443e4078f8378463c">DATA_LINE_0_RECEPTION</a> = 0U, 
<a class="el" href="group__MCAL__SPI__CFG.html#gga624a4e0f83450998d6abcea3d95b970fa21f5d52e1ef7d1776c2d57ef736f632d">DATA_LINE_1_RECEPTION</a> = 1U
 }</td></tr>
<tr class="memdesc:ga624a4e0f83450998d6abcea3d95b970f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Spi_DataLineReceiveType defines the lines selected for reception.  <a href="group__MCAL__SPI__CFG.html#ga624a4e0f83450998d6abcea3d95b970f">More...</a><br /></td></tr>
<tr class="separator:ga624a4e0f83450998d6abcea3d95b970f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dd347ac30bb8e5dc18ed12af800a67f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga6dd347ac30bb8e5dc18ed12af800a67f">Spi_DataLineTransmitType</a> { <a class="el" href="group__MCAL__SPI__CFG.html#gga6dd347ac30bb8e5dc18ed12af800a67fad553dfeeaafd3df6f93aca48b8395c3d">DATA_LINE_NO_TRANSMISSION</a> = 0x3U, 
<a class="el" href="group__MCAL__SPI__CFG.html#gga6dd347ac30bb8e5dc18ed12af800a67fac2fe58ef1b06ce4d0b423c7690210ed6">DATA_LINE_0_TRANSMISSION</a> = 0x2U, 
<a class="el" href="group__MCAL__SPI__CFG.html#gga6dd347ac30bb8e5dc18ed12af800a67fa4d319bfd651e0ff249eb64fbecba58f9">DATA_LINE_1_TRANSMISSION</a> = 0x1U, 
<a class="el" href="group__MCAL__SPI__CFG.html#gga6dd347ac30bb8e5dc18ed12af800a67fa1475322dc46879252c0e5aebe7952a7f">DATA_LINE_BOTH_TRANSMISSION</a> = 0x0U
 }</td></tr>
<tr class="memdesc:ga6dd347ac30bb8e5dc18ed12af800a67f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Spi_DataLineTransmitType defines the lines selected for transmission.  <a href="group__MCAL__SPI__CFG.html#ga6dd347ac30bb8e5dc18ed12af800a67f">More...</a><br /></td></tr>
<tr class="separator:ga6dd347ac30bb8e5dc18ed12af800a67f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa61a37e083b15c5330e0374114d80cad"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#gaa61a37e083b15c5330e0374114d80cad">Mcspi_IrqStatusType</a> { <a class="el" href="group__MCAL__SPI__CFG.html#ggaa61a37e083b15c5330e0374114d80cadaf976bb94d3bccb893d32c5f260d09e7f">SPI_NO_EVENT</a> = 0U, 
<a class="el" href="group__MCAL__SPI__CFG.html#ggaa61a37e083b15c5330e0374114d80cada63efd5d9c784b2e3e3b03e2e88be7bae">SPI_EVENT_PENDING</a> = 1U, 
<a class="el" href="group__MCAL__SPI__CFG.html#ggaa61a37e083b15c5330e0374114d80cadabc4a875896a9f07335a7fa17690a8814">SPI_STATUS_READ_FAIL</a> = 2U
 }</td></tr>
<tr class="memdesc:gaa61a37e083b15c5330e0374114d80cad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Irq status and std return type.  <a href="group__MCAL__SPI__CFG.html#gaa61a37e083b15c5330e0374114d80cad">More...</a><br /></td></tr>
<tr class="separator:gaa61a37e083b15c5330e0374114d80cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga0786e385c0433648826f084536aa5679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga0786e385c0433648826f084536aa5679">SPI_VARIANT_POST_BUILD</a>&#160;&#160;&#160;(STD_ON)</td></tr>
<tr class="memdesc:ga0786e385c0433648826f084536aa5679"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Build Variant. Build variants.(i.e Pre Compile,Post Build or Link time)  <a href="#ga0786e385c0433648826f084536aa5679">More...</a><br /></td></tr>
<tr class="separator:ga0786e385c0433648826f084536aa5679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb95736fc9f0c98bdedcea146ca9f9d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#gabb95736fc9f0c98bdedcea146ca9f9d4">SPI_CHANNELBUFFERS</a>&#160;&#160;&#160;(<a class="el" href="group__MCAL__SPIHANDLER__API.html#gab20a67b1ebc1612ccd2eb1fe972b78b3">SPI_IB_EB</a>)</td></tr>
<tr class="memdesc:gabb95736fc9f0c98bdedcea146ca9f9d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pre Compile config macro name.  <a href="#gabb95736fc9f0c98bdedcea146ca9f9d4">More...</a><br /></td></tr>
<tr class="separator:gabb95736fc9f0c98bdedcea146ca9f9d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5070d7ccbbc04fd3d7cf166c1d4c5169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga5070d7ccbbc04fd3d7cf166c1d4c5169">SPI_IB_MAX_LENGTH</a>&#160;&#160;&#160;(64U)</td></tr>
<tr class="memdesc:ga5070d7ccbbc04fd3d7cf166c1d4c5169"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal Buffer length in bytes - applicable only for SPI_IB.  <a href="#ga5070d7ccbbc04fd3d7cf166c1d4c5169">More...</a><br /></td></tr>
<tr class="separator:ga5070d7ccbbc04fd3d7cf166c1d4c5169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga157daba0228cdc1778a5f1de2a2043ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga157daba0228cdc1778a5f1de2a2043ca">SPI_DEV_ERROR_DETECT</a>&#160;&#160;&#160;(STD_ON)</td></tr>
<tr class="memdesc:ga157daba0228cdc1778a5f1de2a2043ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable SPI dev detect error.  <a href="#ga157daba0228cdc1778a5f1de2a2043ca">More...</a><br /></td></tr>
<tr class="separator:ga157daba0228cdc1778a5f1de2a2043ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bf8505211be417318a2f828d1dce4a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga1bf8505211be417318a2f828d1dce4a1">SPI_JOB_LOG</a>&#160;&#160;&#160;(STD_ON)</td></tr>
<tr class="memdesc:ga1bf8505211be417318a2f828d1dce4a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable SPI job log.  <a href="#ga1bf8505211be417318a2f828d1dce4a1">More...</a><br /></td></tr>
<tr class="separator:ga1bf8505211be417318a2f828d1dce4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea8efaacf10a6914a1803a686d6a7cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga2ea8efaacf10a6914a1803a686d6a7cd">SPI_MAX_JOB_LOG</a>&#160;&#160;&#160;(100U)</td></tr>
<tr class="memdesc:ga2ea8efaacf10a6914a1803a686d6a7cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum job log entries when logging is ON.  <a href="#ga2ea8efaacf10a6914a1803a686d6a7cd">More...</a><br /></td></tr>
<tr class="separator:ga2ea8efaacf10a6914a1803a686d6a7cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbdf03dbe6593d2b85e78bd933368046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#gacbdf03dbe6593d2b85e78bd933368046">SPI_MAX_HW_DMA_UNIT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:gacbdf03dbe6593d2b85e78bd933368046"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable SPI DMA Support.  <a href="#gacbdf03dbe6593d2b85e78bd933368046">More...</a><br /></td></tr>
<tr class="separator:gacbdf03dbe6593d2b85e78bd933368046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82dc6617ad4a3ec4336c9739f8657e1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga82dc6617ad4a3ec4336c9739f8657e1c">SPI_DMA_ENABLE</a>&#160;&#160;&#160;(STD_OFF)</td></tr>
<tr class="memdesc:ga82dc6617ad4a3ec4336c9739f8657e1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable SPI DMA Support.  <a href="#ga82dc6617ad4a3ec4336c9739f8657e1c">More...</a><br /></td></tr>
<tr class="separator:ga82dc6617ad4a3ec4336c9739f8657e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68ccadf06a38b5e91fbabc367eac6586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga68ccadf06a38b5e91fbabc367eac6586">SPI_LEVEL_0</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ga68ccadf06a38b5e91fbabc367eac6586"><td class="mdescLeft">&#160;</td><td class="mdescRight">Basic Synchronous functions.  <a href="#ga68ccadf06a38b5e91fbabc367eac6586">More...</a><br /></td></tr>
<tr class="separator:ga68ccadf06a38b5e91fbabc367eac6586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2297282768de3f0fa4f9179d4be4e0de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga2297282768de3f0fa4f9179d4be4e0de">SPI_LEVEL_1</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ga2297282768de3f0fa4f9179d4be4e0de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Basic Asynchronous functions.  <a href="#ga2297282768de3f0fa4f9179d4be4e0de">More...</a><br /></td></tr>
<tr class="separator:ga2297282768de3f0fa4f9179d4be4e0de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5248e6df5b49e16b9e2a3f089a747300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga5248e6df5b49e16b9e2a3f089a747300">SPI_LEVEL_2</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:ga5248e6df5b49e16b9e2a3f089a747300"><td class="mdescLeft">&#160;</td><td class="mdescRight">Synchronous and Asynchronous functions.  <a href="#ga5248e6df5b49e16b9e2a3f089a747300">More...</a><br /></td></tr>
<tr class="separator:ga5248e6df5b49e16b9e2a3f089a747300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa16c7837f5f3818bbff3a249fe0bdfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#gafa16c7837f5f3818bbff3a249fe0bdfb">SPI_SUPPORT_CONCURRENT_SYNC_TRANSMIT</a>&#160;&#160;&#160;(STD_OFF)</td></tr>
<tr class="memdesc:gafa16c7837f5f3818bbff3a249fe0bdfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concurrent sync transmit support - by defualt this is off.  <a href="#gafa16c7837f5f3818bbff3a249fe0bdfb">More...</a><br /></td></tr>
<tr class="separator:gafa16c7837f5f3818bbff3a249fe0bdfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae781b6eb3d083f2552e8a8fe370e3f7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#gae781b6eb3d083f2552e8a8fe370e3f7b">SPI_SCALEABILITY</a>&#160;&#160;&#160;(<a class="el" href="group__MCAL__SPI__CFG.html#ga5248e6df5b49e16b9e2a3f089a747300">SPI_LEVEL_2</a>)</td></tr>
<tr class="memdesc:gae781b6eb3d083f2552e8a8fe370e3f7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scalability level.  <a href="#gae781b6eb3d083f2552e8a8fe370e3f7b">More...</a><br /></td></tr>
<tr class="separator:gae781b6eb3d083f2552e8a8fe370e3f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45cfa0d27b905250d2bf8ecbe9894ac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga45cfa0d27b905250d2bf8ecbe9894ac5">SPI_VERSION_INFO_API</a>&#160;&#160;&#160;(STD_ON)</td></tr>
<tr class="memdesc:ga45cfa0d27b905250d2bf8ecbe9894ac5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable SPI get version info API.  <a href="#ga45cfa0d27b905250d2bf8ecbe9894ac5">More...</a><br /></td></tr>
<tr class="separator:ga45cfa0d27b905250d2bf8ecbe9894ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9a94fb5f1dd74a976c627f8f3642573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#gad9a94fb5f1dd74a976c627f8f3642573">SPI_HW_STATUS_API</a>&#160;&#160;&#160;(STD_ON)</td></tr>
<tr class="memdesc:gad9a94fb5f1dd74a976c627f8f3642573"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable SPI HW Status API.  <a href="#gad9a94fb5f1dd74a976c627f8f3642573">More...</a><br /></td></tr>
<tr class="separator:gad9a94fb5f1dd74a976c627f8f3642573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf154cf544ba7c1f314bbd3a2ad8a5a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#gaaf154cf544ba7c1f314bbd3a2ad8a5a2">SPI_CANCEL_API</a>&#160;&#160;&#160;(STD_ON)</td></tr>
<tr class="memdesc:gaaf154cf544ba7c1f314bbd3a2ad8a5a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable SPI cancel API.  <a href="#gaaf154cf544ba7c1f314bbd3a2ad8a5a2">More...</a><br /></td></tr>
<tr class="separator:gaaf154cf544ba7c1f314bbd3a2ad8a5a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56dcb4c7209fb76da4e25326d4e9d1f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga56dcb4c7209fb76da4e25326d4e9d1f7">SPI_MAX_CHANNELS_PER_JOB</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ga56dcb4c7209fb76da4e25326d4e9d1f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum channels allowed per job.  <a href="#ga56dcb4c7209fb76da4e25326d4e9d1f7">More...</a><br /></td></tr>
<tr class="separator:ga56dcb4c7209fb76da4e25326d4e9d1f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga120a1e0b964827a302b6142958bf418d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga120a1e0b964827a302b6142958bf418d">SPI_MAX_JOBS_PER_SEQ</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ga120a1e0b964827a302b6142958bf418d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum jobs allowed per sequence.  <a href="#ga120a1e0b964827a302b6142958bf418d">More...</a><br /></td></tr>
<tr class="separator:ga120a1e0b964827a302b6142958bf418d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga032150f04afc2e45fb8083f214c90ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga032150f04afc2e45fb8083f214c90ac7">SPI_MAX_CHANNELS</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ga032150f04afc2e45fb8083f214c90ac7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum channels across all jobs/sequence/hwunit.  <a href="#ga032150f04afc2e45fb8083f214c90ac7">More...</a><br /></td></tr>
<tr class="separator:ga032150f04afc2e45fb8083f214c90ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17e02f7f6714c47538f39ddca16e8297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga17e02f7f6714c47538f39ddca16e8297">SPI_MAX_JOBS</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ga17e02f7f6714c47538f39ddca16e8297"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum jobs across all sequence/hwunit.  <a href="#ga17e02f7f6714c47538f39ddca16e8297">More...</a><br /></td></tr>
<tr class="separator:ga17e02f7f6714c47538f39ddca16e8297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae50c66dfab281d24cc0897fe09808d8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#gae50c66dfab281d24cc0897fe09808d8b">SPI_MAX_SEQ</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:gae50c66dfab281d24cc0897fe09808d8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum sequence across all hwunit.  <a href="#gae50c66dfab281d24cc0897fe09808d8b">More...</a><br /></td></tr>
<tr class="separator:gae50c66dfab281d24cc0897fe09808d8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45a8971f33e851dc9918f4336e53d335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga45a8971f33e851dc9918f4336e53d335">SPI_MAX_HW_UNIT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memdesc:ga45a8971f33e851dc9918f4336e53d335"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum HW unit - This should match the sum for the below units ISR which are ON.  <a href="#ga45a8971f33e851dc9918f4336e53d335">More...</a><br /></td></tr>
<tr class="separator:ga45a8971f33e851dc9918f4336e53d335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1686cbd29546015e59af285c05cafc9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga1686cbd29546015e59af285c05cafc9b">SPI_MAX_EXT_DEV</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memdesc:ga1686cbd29546015e59af285c05cafc9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum external device cfg.  <a href="#ga1686cbd29546015e59af285c05cafc9b">More...</a><br /></td></tr>
<tr class="separator:ga1686cbd29546015e59af285c05cafc9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa598564d7f8f4ec715823f74263eb624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#gaa598564d7f8f4ec715823f74263eb624">SPI_UNIT_MCU_MCSPI0_ACTIVE</a>&#160;&#160;&#160;(STD_ON)</td></tr>
<tr class="memdesc:gaa598564d7f8f4ec715823f74263eb624"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable SPI MCU MCSPI0 unit ISR.  <a href="#gaa598564d7f8f4ec715823f74263eb624">More...</a><br /></td></tr>
<tr class="separator:gaa598564d7f8f4ec715823f74263eb624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6616b2a59884c30c6f526cb57ceb50ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga6616b2a59884c30c6f526cb57ceb50ce">SPI_UNIT_MCU_MCSPI1_ACTIVE</a>&#160;&#160;&#160;(STD_ON)</td></tr>
<tr class="memdesc:ga6616b2a59884c30c6f526cb57ceb50ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable SPI MCU MCSPI1 unit ISR.  <a href="#ga6616b2a59884c30c6f526cb57ceb50ce">More...</a><br /></td></tr>
<tr class="separator:ga6616b2a59884c30c6f526cb57ceb50ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga544d45a072fafe0d85ef2aaacfceabfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga544d45a072fafe0d85ef2aaacfceabfe">SPI_UNIT_MCU_MCSPI2_ACTIVE</a>&#160;&#160;&#160;(STD_ON)</td></tr>
<tr class="memdesc:ga544d45a072fafe0d85ef2aaacfceabfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable SPI MCU MCSPI2 unit ISR.  <a href="#ga544d45a072fafe0d85ef2aaacfceabfe">More...</a><br /></td></tr>
<tr class="separator:ga544d45a072fafe0d85ef2aaacfceabfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7519f3044794d8d431d48b92ca4527ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga7519f3044794d8d431d48b92ca4527ae">SPI_UNIT_MCSPI0_ACTIVE</a>&#160;&#160;&#160;(STD_ON)</td></tr>
<tr class="memdesc:ga7519f3044794d8d431d48b92ca4527ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable SPI MCSPI0 unit ISR.  <a href="#ga7519f3044794d8d431d48b92ca4527ae">More...</a><br /></td></tr>
<tr class="separator:ga7519f3044794d8d431d48b92ca4527ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ab49ed30f8978cf0aaad7d04c53e94d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga8ab49ed30f8978cf0aaad7d04c53e94d">SPI_UNIT_MCSPI1_ACTIVE</a>&#160;&#160;&#160;(STD_ON)</td></tr>
<tr class="memdesc:ga8ab49ed30f8978cf0aaad7d04c53e94d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable SPI MCSPI1 unit ISR.  <a href="#ga8ab49ed30f8978cf0aaad7d04c53e94d">More...</a><br /></td></tr>
<tr class="separator:ga8ab49ed30f8978cf0aaad7d04c53e94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12b80e80ff7de82c7f03c14b6de3c467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga12b80e80ff7de82c7f03c14b6de3c467">SPI_UNIT_MCSPI2_ACTIVE</a>&#160;&#160;&#160;(STD_ON)</td></tr>
<tr class="memdesc:ga12b80e80ff7de82c7f03c14b6de3c467"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable SPI MCSPI2 unit ISR.  <a href="#ga12b80e80ff7de82c7f03c14b6de3c467">More...</a><br /></td></tr>
<tr class="separator:ga12b80e80ff7de82c7f03c14b6de3c467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f2b42baf51f5d525bb37628acae491b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga1f2b42baf51f5d525bb37628acae491b">SPI_UNIT_MCSPI3_ACTIVE</a>&#160;&#160;&#160;(STD_ON)</td></tr>
<tr class="memdesc:ga1f2b42baf51f5d525bb37628acae491b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable SPI MCSPI3 unit ISR.  <a href="#ga1f2b42baf51f5d525bb37628acae491b">More...</a><br /></td></tr>
<tr class="separator:ga1f2b42baf51f5d525bb37628acae491b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76584bd7635e6a721d0b08e7e2f8d381"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga76584bd7635e6a721d0b08e7e2f8d381">SPI_UNIT_MCSPI4_ACTIVE</a>&#160;&#160;&#160;(STD_ON)</td></tr>
<tr class="memdesc:ga76584bd7635e6a721d0b08e7e2f8d381"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable SPI MCSPI4 unit ISR.  <a href="#ga76584bd7635e6a721d0b08e7e2f8d381">More...</a><br /></td></tr>
<tr class="separator:ga76584bd7635e6a721d0b08e7e2f8d381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa403270bb96c03b921ee3434c27b9068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#gaa403270bb96c03b921ee3434c27b9068">SPI_UNIT_MCSPI5_ACTIVE</a>&#160;&#160;&#160;(STD_OFF)</td></tr>
<tr class="memdesc:gaa403270bb96c03b921ee3434c27b9068"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable SPI MCSPI5 unit ISR.  <a href="#gaa403270bb96c03b921ee3434c27b9068">More...</a><br /></td></tr>
<tr class="separator:gaa403270bb96c03b921ee3434c27b9068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68ff03357e073941a6d3f24ea607e845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga68ff03357e073941a6d3f24ea607e845">SPI_UNIT_MCSPI6_ACTIVE</a>&#160;&#160;&#160;(STD_OFF)</td></tr>
<tr class="memdesc:ga68ff03357e073941a6d3f24ea607e845"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable SPI MCSPI6 unit ISR.  <a href="#ga68ff03357e073941a6d3f24ea607e845">More...</a><br /></td></tr>
<tr class="separator:ga68ff03357e073941a6d3f24ea607e845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba56fddc377bb2112be8e42a1cabd19f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#gaba56fddc377bb2112be8e42a1cabd19f">SPI_UNIT_MCSPI7_ACTIVE</a>&#160;&#160;&#160;(STD_OFF)</td></tr>
<tr class="memdesc:gaba56fddc377bb2112be8e42a1cabd19f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable SPI MCSPI7 unit ISR.  <a href="#gaba56fddc377bb2112be8e42a1cabd19f">More...</a><br /></td></tr>
<tr class="separator:gaba56fddc377bb2112be8e42a1cabd19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabce34a51e1921f2f46b0ae92fc3e3e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#gabce34a51e1921f2f46b0ae92fc3e3e4d">SPI_ISR_TYPE</a>&#160;&#160;&#160;(SPI_ISR_CAT1)</td></tr>
<tr class="memdesc:gabce34a51e1921f2f46b0ae92fc3e3e4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR type.  <a href="#gabce34a51e1921f2f46b0ae92fc3e3e4d">More...</a><br /></td></tr>
<tr class="separator:gabce34a51e1921f2f46b0ae92fc3e3e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab98e614461b3805165ad7b2a7b06a635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#gab98e614461b3805165ad7b2a7b06a635">SPI_OS_COUNTER_ID</a>&#160;&#160;&#160;((CounterType)OsCounter_0)</td></tr>
<tr class="memdesc:gab98e614461b3805165ad7b2a7b06a635"><td class="mdescLeft">&#160;</td><td class="mdescRight">OS counter ID - used for timeout in case of error.  <a href="#gab98e614461b3805165ad7b2a7b06a635">More...</a><br /></td></tr>
<tr class="separator:gab98e614461b3805165ad7b2a7b06a635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c5134b3dff946559a51a1faf1ac22d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#gac8c5134b3dff946559a51a1faf1ac22d">SPI_TIMEOUT_DURATION</a>&#160;&#160;&#160;(32000U)</td></tr>
<tr class="memdesc:gac8c5134b3dff946559a51a1faf1ac22d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI timeout - used in McSPI IP reset Each tick is 31.25us (for 32K Counter). Wait for 100ms which comes to below value.  <a href="#gac8c5134b3dff946559a51a1faf1ac22d">More...</a><br /></td></tr>
<tr class="separator:gac8c5134b3dff946559a51a1faf1ac22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76347bd0d60dd12b3ceafe305009eecb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga76347bd0d60dd12b3ceafe305009eecb">SPI_REGISTER_READBACK_API</a>&#160;&#160;&#160;(STD_ON)</td></tr>
<tr class="memdesc:ga76347bd0d60dd12b3ceafe305009eecb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable SPI register read back API.  <a href="#ga76347bd0d60dd12b3ceafe305009eecb">More...</a><br /></td></tr>
<tr class="separator:ga76347bd0d60dd12b3ceafe305009eecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ec393ff535a13c89dd6301654cde60b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga3ec393ff535a13c89dd6301654cde60b">SPI_SAFETY_API</a>&#160;&#160;&#160;(STD_ON)</td></tr>
<tr class="memdesc:ga3ec393ff535a13c89dd6301654cde60b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable SPI safety API.  <a href="#ga3ec393ff535a13c89dd6301654cde60b">More...</a><br /></td></tr>
<tr class="separator:ga3ec393ff535a13c89dd6301654cde60b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecef2a3334fd7c1f674d59e458f7fb48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#gaecef2a3334fd7c1f674d59e458f7fb48">SpiConf_SpiChannel_SpiChannel_0</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:gaecef2a3334fd7c1f674d59e458f7fb48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbolic Name Channel Id - 0 SpiChannel_0.  <a href="#gaecef2a3334fd7c1f674d59e458f7fb48">More...</a><br /></td></tr>
<tr class="separator:gaecef2a3334fd7c1f674d59e458f7fb48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b83ae6d3e7f106ba521438dcc7db08d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga9b83ae6d3e7f106ba521438dcc7db08d">SpiConf_SpiExternalDevice_CS0</a>&#160;&#160;&#160;(<a class="el" href="group__MCAL__SPI__CFG.html#gga93d60cf569ddd4c0604f150c3cb7d156a6e4af3191319af7967b2395d7254079f">SPI_CS0</a>)</td></tr>
<tr class="memdesc:ga9b83ae6d3e7f106ba521438dcc7db08d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbolic Name Chip Select - 0.  <a href="#ga9b83ae6d3e7f106ba521438dcc7db08d">More...</a><br /></td></tr>
<tr class="separator:ga9b83ae6d3e7f106ba521438dcc7db08d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0a9506195e9132ef56cc8275fc2ad8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#gac0a9506195e9132ef56cc8275fc2ad8e">SpiConf_SpiJob_SpiJob_0</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:gac0a9506195e9132ef56cc8275fc2ad8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbolic Name Job Id - 0 SpiJob_0.  <a href="#gac0a9506195e9132ef56cc8275fc2ad8e">More...</a><br /></td></tr>
<tr class="separator:gac0a9506195e9132ef56cc8275fc2ad8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff4fddb814669dea068f7abee64f0af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#gaff4fddb814669dea068f7abee64f0af9">SpiConf_SpiSequence_SpiSequence_0</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:gaff4fddb814669dea068f7abee64f0af9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbolic Name Sequence Id - 0 SpiSequence_0.  <a href="#gaff4fddb814669dea068f7abee64f0af9">More...</a><br /></td></tr>
<tr class="separator:gaff4fddb814669dea068f7abee64f0af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7bfd6d20ba4f51abd044a3961610b54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#gad7bfd6d20ba4f51abd044a3961610b54">SpiConf_SpiExternalDevice_HwUnitId0</a>&#160;&#160;&#160;(<a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aa5d7c35b8370b8854210cccc78a10a8c1">CSIB0</a>)</td></tr>
<tr class="memdesc:gad7bfd6d20ba4f51abd044a3961610b54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbolic Name HW Unit - 0.  <a href="#gad7bfd6d20ba4f51abd044a3961610b54">More...</a><br /></td></tr>
<tr class="separator:gad7bfd6d20ba4f51abd044a3961610b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga914a1658aa964edc5b553d9f35dabd45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga914a1658aa964edc5b553d9f35dabd45">SpiConf_SpiExternalDevice_HwUnitId1</a>&#160;&#160;&#160;(<a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aa6c9d928621590b6eba34a8e608af3963">CSIB1</a>)</td></tr>
<tr class="memdesc:ga914a1658aa964edc5b553d9f35dabd45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbolic Name HW Unit - 0.  <a href="#ga914a1658aa964edc5b553d9f35dabd45">More...</a><br /></td></tr>
<tr class="separator:ga914a1658aa964edc5b553d9f35dabd45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccfce136a66d27173ff5f8dac24241e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#gaccfce136a66d27173ff5f8dac24241e5">SpiConf_SpiExternalDevice_HwUnitId2</a>&#160;&#160;&#160;(<a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aa6bd54ed89223fe313c7eddcc65ea1d72">CSIB2</a>)</td></tr>
<tr class="memdesc:gaccfce136a66d27173ff5f8dac24241e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbolic Name HW Unit - 0.  <a href="#gaccfce136a66d27173ff5f8dac24241e5">More...</a><br /></td></tr>
<tr class="separator:gaccfce136a66d27173ff5f8dac24241e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33e02c5f1b82b09648164c4aee95bf3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga33e02c5f1b82b09648164c4aee95bf3a">SpiConf_SpiExternalDevice_HwUnitId3</a>&#160;&#160;&#160;(<a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aab0030b75ee225c0e1a20d0d0368e4c7b">CSIB3</a>)</td></tr>
<tr class="memdesc:ga33e02c5f1b82b09648164c4aee95bf3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbolic Name HW Unit - 0.  <a href="#ga33e02c5f1b82b09648164c4aee95bf3a">More...</a><br /></td></tr>
<tr class="separator:ga33e02c5f1b82b09648164c4aee95bf3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga278621f0d479c6a4d2e03aee7e0e828c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga278621f0d479c6a4d2e03aee7e0e828c">SpiConf_SpiExternalDevice_HwUnitId4</a>&#160;&#160;&#160;(<a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aa60eb4a170f2686f4f43d8572f4b5d73c">CSIB4</a>)</td></tr>
<tr class="memdesc:ga278621f0d479c6a4d2e03aee7e0e828c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbolic Name HW Unit - 0.  <a href="#ga278621f0d479c6a4d2e03aee7e0e828c">More...</a><br /></td></tr>
<tr class="separator:ga278621f0d479c6a4d2e03aee7e0e828c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa11e815d3c2b87e066426b9d048fdcfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#gaa11e815d3c2b87e066426b9d048fdcfb">SpiConf_SpiExternalDevice_HwUnitId5</a>&#160;&#160;&#160;(<a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aa1fc7f1dfd02fcc042560680bc9a04990">CSIB5</a>)</td></tr>
<tr class="memdesc:gaa11e815d3c2b87e066426b9d048fdcfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbolic Name HW Unit - 0.  <a href="#gaa11e815d3c2b87e066426b9d048fdcfb">More...</a><br /></td></tr>
<tr class="separator:gaa11e815d3c2b87e066426b9d048fdcfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d778eb4da5bdb61c0dd94b1ef0bb9c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga5d778eb4da5bdb61c0dd94b1ef0bb9c1">SpiConf_SpiExternalDevice_HwUnitId6</a>&#160;&#160;&#160;(<a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aac67d2907b614bdf47e972c30b53ae8a5">CSIB6</a>)</td></tr>
<tr class="memdesc:ga5d778eb4da5bdb61c0dd94b1ef0bb9c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbolic Name HW Unit - 0.  <a href="#ga5d778eb4da5bdb61c0dd94b1ef0bb9c1">More...</a><br /></td></tr>
<tr class="separator:ga5d778eb4da5bdb61c0dd94b1ef0bb9c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga637df8f5155adb218619f6e25a0d6a77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga637df8f5155adb218619f6e25a0d6a77">SpiConf_SpiExternalDevice_HwUnitId7</a>&#160;&#160;&#160;(<a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aaf7a4606e31dd7f8cef8abb82b8003503">CSIB7</a>)</td></tr>
<tr class="memdesc:ga637df8f5155adb218619f6e25a0d6a77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbolic Name HW Unit - 0.  <a href="#ga637df8f5155adb218619f6e25a0d6a77">More...</a><br /></td></tr>
<tr class="separator:ga637df8f5155adb218619f6e25a0d6a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9d70cdbd91e6cc6c59b3c0671e3367e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#gad9d70cdbd91e6cc6c59b3c0671e3367e">SPI_HW_UNIT_CNT</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memdesc:gad9d70cdbd91e6cc6c59b3c0671e3367e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total HW units - used for array allocation. This should be +1 of the max unit number.  <a href="#gad9d70cdbd91e6cc6c59b3c0671e3367e">More...</a><br /></td></tr>
<tr class="separator:gad9d70cdbd91e6cc6c59b3c0671e3367e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SPI DEM Error codes to report</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp30ba926cdd2ba2dec3473bc02ab7967d"></a>Pre-compile switches for enabling/disabling DEM events </p>
</td></tr>
<tr class="memitem:ga18c3f6018c4299c1f2146a48d6a04f56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga18c3f6018c4299c1f2146a48d6a04f56">DemConf_DemEventParameter_SPI_DEM_NO_EVENT</a>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga18c3f6018c4299c1f2146a48d6a04f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78c4cc4797dcc807761977efde52f8d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga78c4cc4797dcc807761977efde52f8d9">SPI_DEM_NO_EVENT</a>&#160;&#160;&#160;<a class="el" href="group__MCAL__SPI__CFG.html#ga18c3f6018c4299c1f2146a48d6a04f56">DemConf_DemEventParameter_SPI_DEM_NO_EVENT</a></td></tr>
<tr class="separator:ga78c4cc4797dcc807761977efde52f8d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11e9df4e37f15fda9b87631c5a78ebc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga11e9df4e37f15fda9b87631c5a78ebc3">SPI_E_HARDWARE_ERROR</a>&#160;&#160;&#160;(DemConf_DemEventParameter_SPI_E_HARDWARE_ERROR)</td></tr>
<tr class="memdesc:ga11e9df4e37f15fda9b87631c5a78ebc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hardware failed.  <a href="#ga11e9df4e37f15fda9b87631c5a78ebc3">More...</a><br /></td></tr>
<tr class="separator:ga11e9df4e37f15fda9b87631c5a78ebc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SPI HW unit Info</h2></td></tr>
<tr class="memitem:gab66d903ddbacd3bdc8369c10ac098b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#gab66d903ddbacd3bdc8369c10ac098b83">SPI_UNIT_MCU_MCSPI0</a>&#160;&#160;&#160;((<a class="el" href="group__MCAL__SPIHANDLER__API.html#gaa1eca1fa234f335fe0a8c9d7179acecb">Spi_HWUnitType</a>) <a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aa5d7c35b8370b8854210cccc78a10a8c1">CSIB0</a>)</td></tr>
<tr class="memdesc:gab66d903ddbacd3bdc8369c10ac098b83"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCU MCSPI0 instance.  <a href="#gab66d903ddbacd3bdc8369c10ac098b83">More...</a><br /></td></tr>
<tr class="separator:gab66d903ddbacd3bdc8369c10ac098b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8849f823d386d9eb706c743a02e820cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga8849f823d386d9eb706c743a02e820cd">SPI_UNIT_MCU_MCSPI1</a>&#160;&#160;&#160;((<a class="el" href="group__MCAL__SPIHANDLER__API.html#gaa1eca1fa234f335fe0a8c9d7179acecb">Spi_HWUnitType</a>) <a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aa6c9d928621590b6eba34a8e608af3963">CSIB1</a>)</td></tr>
<tr class="memdesc:ga8849f823d386d9eb706c743a02e820cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCU MCSPI1 instance.  <a href="#ga8849f823d386d9eb706c743a02e820cd">More...</a><br /></td></tr>
<tr class="separator:ga8849f823d386d9eb706c743a02e820cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f8c13991689a2e9719c36b7f271da3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga92f8c13991689a2e9719c36b7f271da3">SPI_UNIT_MCU_MCSPI2</a>&#160;&#160;&#160;((<a class="el" href="group__MCAL__SPIHANDLER__API.html#gaa1eca1fa234f335fe0a8c9d7179acecb">Spi_HWUnitType</a>) <a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aa6bd54ed89223fe313c7eddcc65ea1d72">CSIB2</a>)</td></tr>
<tr class="memdesc:ga92f8c13991689a2e9719c36b7f271da3"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCU MCSPI2 instance.  <a href="#ga92f8c13991689a2e9719c36b7f271da3">More...</a><br /></td></tr>
<tr class="separator:ga92f8c13991689a2e9719c36b7f271da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eacf6048c2308d2e0a50e9190e7fd4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga5eacf6048c2308d2e0a50e9190e7fd4a">SPI_UNIT_MCSPI0</a>&#160;&#160;&#160;((<a class="el" href="group__MCAL__SPIHANDLER__API.html#gaa1eca1fa234f335fe0a8c9d7179acecb">Spi_HWUnitType</a>) <a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aab0030b75ee225c0e1a20d0d0368e4c7b">CSIB3</a>)</td></tr>
<tr class="memdesc:ga5eacf6048c2308d2e0a50e9190e7fd4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCSPI0 instance.  <a href="#ga5eacf6048c2308d2e0a50e9190e7fd4a">More...</a><br /></td></tr>
<tr class="separator:ga5eacf6048c2308d2e0a50e9190e7fd4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07430ea7c9aba55cbca41d21e01b89ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga07430ea7c9aba55cbca41d21e01b89ac">SPI_UNIT_MCSPI1</a>&#160;&#160;&#160;((<a class="el" href="group__MCAL__SPIHANDLER__API.html#gaa1eca1fa234f335fe0a8c9d7179acecb">Spi_HWUnitType</a>) <a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aa60eb4a170f2686f4f43d8572f4b5d73c">CSIB4</a>)</td></tr>
<tr class="memdesc:ga07430ea7c9aba55cbca41d21e01b89ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCSPI1 instance.  <a href="#ga07430ea7c9aba55cbca41d21e01b89ac">More...</a><br /></td></tr>
<tr class="separator:ga07430ea7c9aba55cbca41d21e01b89ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59db4f3725920ce54e11a0c445378b92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga59db4f3725920ce54e11a0c445378b92">SPI_UNIT_MCSPI2</a>&#160;&#160;&#160;((<a class="el" href="group__MCAL__SPIHANDLER__API.html#gaa1eca1fa234f335fe0a8c9d7179acecb">Spi_HWUnitType</a>) <a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aa1fc7f1dfd02fcc042560680bc9a04990">CSIB5</a>)</td></tr>
<tr class="memdesc:ga59db4f3725920ce54e11a0c445378b92"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCSPI2 instance.  <a href="#ga59db4f3725920ce54e11a0c445378b92">More...</a><br /></td></tr>
<tr class="separator:ga59db4f3725920ce54e11a0c445378b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a5fc866b0a8fbc6918c2ab0fe732ffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga0a5fc866b0a8fbc6918c2ab0fe732ffe">SPI_UNIT_MCSPI3</a>&#160;&#160;&#160;((<a class="el" href="group__MCAL__SPIHANDLER__API.html#gaa1eca1fa234f335fe0a8c9d7179acecb">Spi_HWUnitType</a>) <a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aac67d2907b614bdf47e972c30b53ae8a5">CSIB6</a>)</td></tr>
<tr class="memdesc:ga0a5fc866b0a8fbc6918c2ab0fe732ffe"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCSPI3 instance.  <a href="#ga0a5fc866b0a8fbc6918c2ab0fe732ffe">More...</a><br /></td></tr>
<tr class="separator:ga0a5fc866b0a8fbc6918c2ab0fe732ffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac138e070443237fbcdcc457a2bd189e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#gac138e070443237fbcdcc457a2bd189e4">SPI_UNIT_MCSPI4</a>&#160;&#160;&#160;((<a class="el" href="group__MCAL__SPIHANDLER__API.html#gaa1eca1fa234f335fe0a8c9d7179acecb">Spi_HWUnitType</a>) <a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aaf7a4606e31dd7f8cef8abb82b8003503">CSIB7</a>)</td></tr>
<tr class="memdesc:gac138e070443237fbcdcc457a2bd189e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCSPI4 instance.  <a href="#gac138e070443237fbcdcc457a2bd189e4">More...</a><br /></td></tr>
<tr class="separator:gac138e070443237fbcdcc457a2bd189e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b90703f3211be5bcc355b8b6a722792"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#ga7b90703f3211be5bcc355b8b6a722792">SPI_UNIT_MCSPI5</a>&#160;&#160;&#160;((<a class="el" href="group__MCAL__SPIHANDLER__API.html#gaa1eca1fa234f335fe0a8c9d7179acecb">Spi_HWUnitType</a>) <a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aa55789916fb409c9acb13a0436885d325">CSIB8</a>)</td></tr>
<tr class="memdesc:ga7b90703f3211be5bcc355b8b6a722792"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCSPI5 instance.  <a href="#ga7b90703f3211be5bcc355b8b6a722792">More...</a><br /></td></tr>
<tr class="separator:ga7b90703f3211be5bcc355b8b6a722792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbab414595018c8a58afd292614f08db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#gacbab414595018c8a58afd292614f08db">SPI_UNIT_MCSPI6</a>&#160;&#160;&#160;((<a class="el" href="group__MCAL__SPIHANDLER__API.html#gaa1eca1fa234f335fe0a8c9d7179acecb">Spi_HWUnitType</a>) <a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aa63cdea25a9d1702b5f5c3df74b356915">CSIB9</a>)</td></tr>
<tr class="memdesc:gacbab414595018c8a58afd292614f08db"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCSPI6 instance.  <a href="#gacbab414595018c8a58afd292614f08db">More...</a><br /></td></tr>
<tr class="separator:gacbab414595018c8a58afd292614f08db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac09fb24c9c10f0ab060468a33405f710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MCAL__SPI__CFG.html#gac09fb24c9c10f0ab060468a33405f710">SPI_UNIT_MCSPI7</a>&#160;&#160;&#160;((<a class="el" href="group__MCAL__SPIHANDLER__API.html#gaa1eca1fa234f335fe0a8c9d7179acecb">Spi_HWUnitType</a>) <a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aac9d4978e3979c9fa76d2be76cb207c85">CSIB10</a>)</td></tr>
<tr class="memdesc:gac09fb24c9c10f0ab060468a33405f710"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCSPI7 instance.  <a href="#gac09fb24c9c10f0ab060468a33405f710">More...</a><br /></td></tr>
<tr class="separator:gac09fb24c9c10f0ab060468a33405f710"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga0786e385c0433648826f084536aa5679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0786e385c0433648826f084536aa5679">&#9670;&nbsp;</a></span>SPI_VARIANT_POST_BUILD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_VARIANT_POST_BUILD&#160;&#160;&#160;(STD_ON)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Build Variant. Build variants.(i.e Pre Compile,Post Build or Link time) </p>

</div>
</div>
<a id="gabb95736fc9f0c98bdedcea146ca9f9d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb95736fc9f0c98bdedcea146ca9f9d4">&#9670;&nbsp;</a></span>SPI_CHANNELBUFFERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CHANNELBUFFERS&#160;&#160;&#160;(<a class="el" href="group__MCAL__SPIHANDLER__API.html#gab20a67b1ebc1612ccd2eb1fe972b78b3">SPI_IB_EB</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pre Compile config macro name. </p>
<p>Buffer mode - Internal or External or Both </p>

</div>
</div>
<a id="ga5070d7ccbbc04fd3d7cf166c1d4c5169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5070d7ccbbc04fd3d7cf166c1d4c5169">&#9670;&nbsp;</a></span>SPI_IB_MAX_LENGTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IB_MAX_LENGTH&#160;&#160;&#160;(64U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal Buffer length in bytes - applicable only for SPI_IB. </p>

</div>
</div>
<a id="ga157daba0228cdc1778a5f1de2a2043ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga157daba0228cdc1778a5f1de2a2043ca">&#9670;&nbsp;</a></span>SPI_DEV_ERROR_DETECT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DEV_ERROR_DETECT&#160;&#160;&#160;(STD_ON)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable SPI dev detect error. </p>

</div>
</div>
<a id="ga1bf8505211be417318a2f828d1dce4a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bf8505211be417318a2f828d1dce4a1">&#9670;&nbsp;</a></span>SPI_JOB_LOG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_JOB_LOG&#160;&#160;&#160;(STD_ON)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable SPI job log. </p>

</div>
</div>
<a id="ga2ea8efaacf10a6914a1803a686d6a7cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ea8efaacf10a6914a1803a686d6a7cd">&#9670;&nbsp;</a></span>SPI_MAX_JOB_LOG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MAX_JOB_LOG&#160;&#160;&#160;(100U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum job log entries when logging is ON. </p>

</div>
</div>
<a id="gacbdf03dbe6593d2b85e78bd933368046"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbdf03dbe6593d2b85e78bd933368046">&#9670;&nbsp;</a></span>SPI_MAX_HW_DMA_UNIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MAX_HW_DMA_UNIT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable SPI DMA Support. </p>

</div>
</div>
<a id="ga82dc6617ad4a3ec4336c9739f8657e1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82dc6617ad4a3ec4336c9739f8657e1c">&#9670;&nbsp;</a></span>SPI_DMA_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DMA_ENABLE&#160;&#160;&#160;(STD_OFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable SPI DMA Support. </p>

</div>
</div>
<a id="ga68ccadf06a38b5e91fbabc367eac6586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68ccadf06a38b5e91fbabc367eac6586">&#9670;&nbsp;</a></span>SPI_LEVEL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_LEVEL_0&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Basic Synchronous functions. </p>

</div>
</div>
<a id="ga2297282768de3f0fa4f9179d4be4e0de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2297282768de3f0fa4f9179d4be4e0de">&#9670;&nbsp;</a></span>SPI_LEVEL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_LEVEL_1&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Basic Asynchronous functions. </p>

</div>
</div>
<a id="ga5248e6df5b49e16b9e2a3f089a747300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5248e6df5b49e16b9e2a3f089a747300">&#9670;&nbsp;</a></span>SPI_LEVEL_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_LEVEL_2&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Synchronous and Asynchronous functions. </p>

</div>
</div>
<a id="gafa16c7837f5f3818bbff3a249fe0bdfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa16c7837f5f3818bbff3a249fe0bdfb">&#9670;&nbsp;</a></span>SPI_SUPPORT_CONCURRENT_SYNC_TRANSMIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SUPPORT_CONCURRENT_SYNC_TRANSMIT&#160;&#160;&#160;(STD_OFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Concurrent sync transmit support - by defualt this is off. </p>

</div>
</div>
<a id="gae781b6eb3d083f2552e8a8fe370e3f7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae781b6eb3d083f2552e8a8fe370e3f7b">&#9670;&nbsp;</a></span>SPI_SCALEABILITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SCALEABILITY&#160;&#160;&#160;(<a class="el" href="group__MCAL__SPI__CFG.html#ga5248e6df5b49e16b9e2a3f089a747300">SPI_LEVEL_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Scalability level. </p>

</div>
</div>
<a id="ga45cfa0d27b905250d2bf8ecbe9894ac5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45cfa0d27b905250d2bf8ecbe9894ac5">&#9670;&nbsp;</a></span>SPI_VERSION_INFO_API</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_VERSION_INFO_API&#160;&#160;&#160;(STD_ON)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable SPI get version info API. </p>

</div>
</div>
<a id="gad9a94fb5f1dd74a976c627f8f3642573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9a94fb5f1dd74a976c627f8f3642573">&#9670;&nbsp;</a></span>SPI_HW_STATUS_API</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_HW_STATUS_API&#160;&#160;&#160;(STD_ON)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable SPI HW Status API. </p>

</div>
</div>
<a id="gaaf154cf544ba7c1f314bbd3a2ad8a5a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf154cf544ba7c1f314bbd3a2ad8a5a2">&#9670;&nbsp;</a></span>SPI_CANCEL_API</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CANCEL_API&#160;&#160;&#160;(STD_ON)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable SPI cancel API. </p>

</div>
</div>
<a id="ga56dcb4c7209fb76da4e25326d4e9d1f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56dcb4c7209fb76da4e25326d4e9d1f7">&#9670;&nbsp;</a></span>SPI_MAX_CHANNELS_PER_JOB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MAX_CHANNELS_PER_JOB&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum channels allowed per job. </p>

</div>
</div>
<a id="ga120a1e0b964827a302b6142958bf418d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga120a1e0b964827a302b6142958bf418d">&#9670;&nbsp;</a></span>SPI_MAX_JOBS_PER_SEQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MAX_JOBS_PER_SEQ&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum jobs allowed per sequence. </p>

</div>
</div>
<a id="ga032150f04afc2e45fb8083f214c90ac7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga032150f04afc2e45fb8083f214c90ac7">&#9670;&nbsp;</a></span>SPI_MAX_CHANNELS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MAX_CHANNELS&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum channels across all jobs/sequence/hwunit. </p>

</div>
</div>
<a id="ga17e02f7f6714c47538f39ddca16e8297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17e02f7f6714c47538f39ddca16e8297">&#9670;&nbsp;</a></span>SPI_MAX_JOBS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MAX_JOBS&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum jobs across all sequence/hwunit. </p>

</div>
</div>
<a id="gae50c66dfab281d24cc0897fe09808d8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae50c66dfab281d24cc0897fe09808d8b">&#9670;&nbsp;</a></span>SPI_MAX_SEQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MAX_SEQ&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum sequence across all hwunit. </p>

</div>
</div>
<a id="ga45a8971f33e851dc9918f4336e53d335"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45a8971f33e851dc9918f4336e53d335">&#9670;&nbsp;</a></span>SPI_MAX_HW_UNIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MAX_HW_UNIT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum HW unit - This should match the sum for the below units ISR which are ON. </p>

</div>
</div>
<a id="ga1686cbd29546015e59af285c05cafc9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1686cbd29546015e59af285c05cafc9b">&#9670;&nbsp;</a></span>SPI_MAX_EXT_DEV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MAX_EXT_DEV&#160;&#160;&#160;(11U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum external device cfg. </p>

</div>
</div>
<a id="gaa598564d7f8f4ec715823f74263eb624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa598564d7f8f4ec715823f74263eb624">&#9670;&nbsp;</a></span>SPI_UNIT_MCU_MCSPI0_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_UNIT_MCU_MCSPI0_ACTIVE&#160;&#160;&#160;(STD_ON)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable SPI MCU MCSPI0 unit ISR. </p>

</div>
</div>
<a id="ga6616b2a59884c30c6f526cb57ceb50ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6616b2a59884c30c6f526cb57ceb50ce">&#9670;&nbsp;</a></span>SPI_UNIT_MCU_MCSPI1_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_UNIT_MCU_MCSPI1_ACTIVE&#160;&#160;&#160;(STD_ON)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable SPI MCU MCSPI1 unit ISR. </p>

</div>
</div>
<a id="ga544d45a072fafe0d85ef2aaacfceabfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga544d45a072fafe0d85ef2aaacfceabfe">&#9670;&nbsp;</a></span>SPI_UNIT_MCU_MCSPI2_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_UNIT_MCU_MCSPI2_ACTIVE&#160;&#160;&#160;(STD_ON)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable SPI MCU MCSPI2 unit ISR. </p>

</div>
</div>
<a id="ga7519f3044794d8d431d48b92ca4527ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7519f3044794d8d431d48b92ca4527ae">&#9670;&nbsp;</a></span>SPI_UNIT_MCSPI0_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_UNIT_MCSPI0_ACTIVE&#160;&#160;&#160;(STD_ON)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable SPI MCSPI0 unit ISR. </p>

</div>
</div>
<a id="ga8ab49ed30f8978cf0aaad7d04c53e94d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ab49ed30f8978cf0aaad7d04c53e94d">&#9670;&nbsp;</a></span>SPI_UNIT_MCSPI1_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_UNIT_MCSPI1_ACTIVE&#160;&#160;&#160;(STD_ON)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable SPI MCSPI1 unit ISR. </p>

</div>
</div>
<a id="ga12b80e80ff7de82c7f03c14b6de3c467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12b80e80ff7de82c7f03c14b6de3c467">&#9670;&nbsp;</a></span>SPI_UNIT_MCSPI2_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_UNIT_MCSPI2_ACTIVE&#160;&#160;&#160;(STD_ON)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable SPI MCSPI2 unit ISR. </p>

</div>
</div>
<a id="ga1f2b42baf51f5d525bb37628acae491b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f2b42baf51f5d525bb37628acae491b">&#9670;&nbsp;</a></span>SPI_UNIT_MCSPI3_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_UNIT_MCSPI3_ACTIVE&#160;&#160;&#160;(STD_ON)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable SPI MCSPI3 unit ISR. </p>

</div>
</div>
<a id="ga76584bd7635e6a721d0b08e7e2f8d381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76584bd7635e6a721d0b08e7e2f8d381">&#9670;&nbsp;</a></span>SPI_UNIT_MCSPI4_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_UNIT_MCSPI4_ACTIVE&#160;&#160;&#160;(STD_ON)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable SPI MCSPI4 unit ISR. </p>

</div>
</div>
<a id="gaa403270bb96c03b921ee3434c27b9068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa403270bb96c03b921ee3434c27b9068">&#9670;&nbsp;</a></span>SPI_UNIT_MCSPI5_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_UNIT_MCSPI5_ACTIVE&#160;&#160;&#160;(STD_OFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable SPI MCSPI5 unit ISR. </p>

</div>
</div>
<a id="ga68ff03357e073941a6d3f24ea607e845"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68ff03357e073941a6d3f24ea607e845">&#9670;&nbsp;</a></span>SPI_UNIT_MCSPI6_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_UNIT_MCSPI6_ACTIVE&#160;&#160;&#160;(STD_OFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable SPI MCSPI6 unit ISR. </p>

</div>
</div>
<a id="gaba56fddc377bb2112be8e42a1cabd19f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba56fddc377bb2112be8e42a1cabd19f">&#9670;&nbsp;</a></span>SPI_UNIT_MCSPI7_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_UNIT_MCSPI7_ACTIVE&#160;&#160;&#160;(STD_OFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable SPI MCSPI7 unit ISR. </p>

</div>
</div>
<a id="gabce34a51e1921f2f46b0ae92fc3e3e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabce34a51e1921f2f46b0ae92fc3e3e4d">&#9670;&nbsp;</a></span>SPI_ISR_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ISR_TYPE&#160;&#160;&#160;(SPI_ISR_CAT1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ISR type. </p>

</div>
</div>
<a id="gab98e614461b3805165ad7b2a7b06a635"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab98e614461b3805165ad7b2a7b06a635">&#9670;&nbsp;</a></span>SPI_OS_COUNTER_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_OS_COUNTER_ID&#160;&#160;&#160;((CounterType)OsCounter_0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OS counter ID - used for timeout in case of error. </p>

</div>
</div>
<a id="gac8c5134b3dff946559a51a1faf1ac22d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8c5134b3dff946559a51a1faf1ac22d">&#9670;&nbsp;</a></span>SPI_TIMEOUT_DURATION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TIMEOUT_DURATION&#160;&#160;&#160;(32000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI timeout - used in McSPI IP reset Each tick is 31.25us (for 32K Counter). Wait for 100ms which comes to below value. </p>

</div>
</div>
<a id="ga76347bd0d60dd12b3ceafe305009eecb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76347bd0d60dd12b3ceafe305009eecb">&#9670;&nbsp;</a></span>SPI_REGISTER_READBACK_API</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_REGISTER_READBACK_API&#160;&#160;&#160;(STD_ON)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable SPI register read back API. </p>

</div>
</div>
<a id="ga3ec393ff535a13c89dd6301654cde60b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ec393ff535a13c89dd6301654cde60b">&#9670;&nbsp;</a></span>SPI_SAFETY_API</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SAFETY_API&#160;&#160;&#160;(STD_ON)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable SPI safety API. </p>

</div>
</div>
<a id="gaecef2a3334fd7c1f674d59e458f7fb48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecef2a3334fd7c1f674d59e458f7fb48">&#9670;&nbsp;</a></span>SpiConf_SpiChannel_SpiChannel_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SpiConf_SpiChannel_SpiChannel_0&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Symbolic Name Channel Id - 0 SpiChannel_0. </p>

</div>
</div>
<a id="ga9b83ae6d3e7f106ba521438dcc7db08d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b83ae6d3e7f106ba521438dcc7db08d">&#9670;&nbsp;</a></span>SpiConf_SpiExternalDevice_CS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SpiConf_SpiExternalDevice_CS0&#160;&#160;&#160;(<a class="el" href="group__MCAL__SPI__CFG.html#gga93d60cf569ddd4c0604f150c3cb7d156a6e4af3191319af7967b2395d7254079f">SPI_CS0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Symbolic Name Chip Select - 0. </p>

</div>
</div>
<a id="gac0a9506195e9132ef56cc8275fc2ad8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0a9506195e9132ef56cc8275fc2ad8e">&#9670;&nbsp;</a></span>SpiConf_SpiJob_SpiJob_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SpiConf_SpiJob_SpiJob_0&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Symbolic Name Job Id - 0 SpiJob_0. </p>

</div>
</div>
<a id="gaff4fddb814669dea068f7abee64f0af9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff4fddb814669dea068f7abee64f0af9">&#9670;&nbsp;</a></span>SpiConf_SpiSequence_SpiSequence_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SpiConf_SpiSequence_SpiSequence_0&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Symbolic Name Sequence Id - 0 SpiSequence_0. </p>

</div>
</div>
<a id="gad7bfd6d20ba4f51abd044a3961610b54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7bfd6d20ba4f51abd044a3961610b54">&#9670;&nbsp;</a></span>SpiConf_SpiExternalDevice_HwUnitId0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SpiConf_SpiExternalDevice_HwUnitId0&#160;&#160;&#160;(<a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aa5d7c35b8370b8854210cccc78a10a8c1">CSIB0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Symbolic Name HW Unit - 0. </p>

</div>
</div>
<a id="ga914a1658aa964edc5b553d9f35dabd45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga914a1658aa964edc5b553d9f35dabd45">&#9670;&nbsp;</a></span>SpiConf_SpiExternalDevice_HwUnitId1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SpiConf_SpiExternalDevice_HwUnitId1&#160;&#160;&#160;(<a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aa6c9d928621590b6eba34a8e608af3963">CSIB1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Symbolic Name HW Unit - 0. </p>

</div>
</div>
<a id="gaccfce136a66d27173ff5f8dac24241e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccfce136a66d27173ff5f8dac24241e5">&#9670;&nbsp;</a></span>SpiConf_SpiExternalDevice_HwUnitId2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SpiConf_SpiExternalDevice_HwUnitId2&#160;&#160;&#160;(<a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aa6bd54ed89223fe313c7eddcc65ea1d72">CSIB2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Symbolic Name HW Unit - 0. </p>

</div>
</div>
<a id="ga33e02c5f1b82b09648164c4aee95bf3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33e02c5f1b82b09648164c4aee95bf3a">&#9670;&nbsp;</a></span>SpiConf_SpiExternalDevice_HwUnitId3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SpiConf_SpiExternalDevice_HwUnitId3&#160;&#160;&#160;(<a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aab0030b75ee225c0e1a20d0d0368e4c7b">CSIB3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Symbolic Name HW Unit - 0. </p>

</div>
</div>
<a id="ga278621f0d479c6a4d2e03aee7e0e828c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga278621f0d479c6a4d2e03aee7e0e828c">&#9670;&nbsp;</a></span>SpiConf_SpiExternalDevice_HwUnitId4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SpiConf_SpiExternalDevice_HwUnitId4&#160;&#160;&#160;(<a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aa60eb4a170f2686f4f43d8572f4b5d73c">CSIB4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Symbolic Name HW Unit - 0. </p>

</div>
</div>
<a id="gaa11e815d3c2b87e066426b9d048fdcfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa11e815d3c2b87e066426b9d048fdcfb">&#9670;&nbsp;</a></span>SpiConf_SpiExternalDevice_HwUnitId5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SpiConf_SpiExternalDevice_HwUnitId5&#160;&#160;&#160;(<a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aa1fc7f1dfd02fcc042560680bc9a04990">CSIB5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Symbolic Name HW Unit - 0. </p>

</div>
</div>
<a id="ga5d778eb4da5bdb61c0dd94b1ef0bb9c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d778eb4da5bdb61c0dd94b1ef0bb9c1">&#9670;&nbsp;</a></span>SpiConf_SpiExternalDevice_HwUnitId6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SpiConf_SpiExternalDevice_HwUnitId6&#160;&#160;&#160;(<a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aac67d2907b614bdf47e972c30b53ae8a5">CSIB6</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Symbolic Name HW Unit - 0. </p>

</div>
</div>
<a id="ga637df8f5155adb218619f6e25a0d6a77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga637df8f5155adb218619f6e25a0d6a77">&#9670;&nbsp;</a></span>SpiConf_SpiExternalDevice_HwUnitId7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SpiConf_SpiExternalDevice_HwUnitId7&#160;&#160;&#160;(<a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aaf7a4606e31dd7f8cef8abb82b8003503">CSIB7</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Symbolic Name HW Unit - 0. </p>

</div>
</div>
<a id="ga18c3f6018c4299c1f2146a48d6a04f56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18c3f6018c4299c1f2146a48d6a04f56">&#9670;&nbsp;</a></span>DemConf_DemEventParameter_SPI_DEM_NO_EVENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DemConf_DemEventParameter_SPI_DEM_NO_EVENT&#160;&#160;&#160;(0xFFFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga78c4cc4797dcc807761977efde52f8d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78c4cc4797dcc807761977efde52f8d9">&#9670;&nbsp;</a></span>SPI_DEM_NO_EVENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DEM_NO_EVENT&#160;&#160;&#160;<a class="el" href="group__MCAL__SPI__CFG.html#ga18c3f6018c4299c1f2146a48d6a04f56">DemConf_DemEventParameter_SPI_DEM_NO_EVENT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga11e9df4e37f15fda9b87631c5a78ebc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11e9df4e37f15fda9b87631c5a78ebc3">&#9670;&nbsp;</a></span>SPI_E_HARDWARE_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_E_HARDWARE_ERROR&#160;&#160;&#160;(DemConf_DemEventParameter_SPI_E_HARDWARE_ERROR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Hardware failed. </p>

</div>
</div>
<a id="gab66d903ddbacd3bdc8369c10ac098b83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab66d903ddbacd3bdc8369c10ac098b83">&#9670;&nbsp;</a></span>SPI_UNIT_MCU_MCSPI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_UNIT_MCU_MCSPI0&#160;&#160;&#160;((<a class="el" href="group__MCAL__SPIHANDLER__API.html#gaa1eca1fa234f335fe0a8c9d7179acecb">Spi_HWUnitType</a>) <a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aa5d7c35b8370b8854210cccc78a10a8c1">CSIB0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MCU MCSPI0 instance. </p>

</div>
</div>
<a id="ga8849f823d386d9eb706c743a02e820cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8849f823d386d9eb706c743a02e820cd">&#9670;&nbsp;</a></span>SPI_UNIT_MCU_MCSPI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_UNIT_MCU_MCSPI1&#160;&#160;&#160;((<a class="el" href="group__MCAL__SPIHANDLER__API.html#gaa1eca1fa234f335fe0a8c9d7179acecb">Spi_HWUnitType</a>) <a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aa6c9d928621590b6eba34a8e608af3963">CSIB1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MCU MCSPI1 instance. </p>

</div>
</div>
<a id="ga92f8c13991689a2e9719c36b7f271da3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92f8c13991689a2e9719c36b7f271da3">&#9670;&nbsp;</a></span>SPI_UNIT_MCU_MCSPI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_UNIT_MCU_MCSPI2&#160;&#160;&#160;((<a class="el" href="group__MCAL__SPIHANDLER__API.html#gaa1eca1fa234f335fe0a8c9d7179acecb">Spi_HWUnitType</a>) <a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aa6bd54ed89223fe313c7eddcc65ea1d72">CSIB2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MCU MCSPI2 instance. </p>

</div>
</div>
<a id="ga5eacf6048c2308d2e0a50e9190e7fd4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5eacf6048c2308d2e0a50e9190e7fd4a">&#9670;&nbsp;</a></span>SPI_UNIT_MCSPI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_UNIT_MCSPI0&#160;&#160;&#160;((<a class="el" href="group__MCAL__SPIHANDLER__API.html#gaa1eca1fa234f335fe0a8c9d7179acecb">Spi_HWUnitType</a>) <a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aab0030b75ee225c0e1a20d0d0368e4c7b">CSIB3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MCSPI0 instance. </p>

</div>
</div>
<a id="ga07430ea7c9aba55cbca41d21e01b89ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07430ea7c9aba55cbca41d21e01b89ac">&#9670;&nbsp;</a></span>SPI_UNIT_MCSPI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_UNIT_MCSPI1&#160;&#160;&#160;((<a class="el" href="group__MCAL__SPIHANDLER__API.html#gaa1eca1fa234f335fe0a8c9d7179acecb">Spi_HWUnitType</a>) <a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aa60eb4a170f2686f4f43d8572f4b5d73c">CSIB4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MCSPI1 instance. </p>

</div>
</div>
<a id="ga59db4f3725920ce54e11a0c445378b92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59db4f3725920ce54e11a0c445378b92">&#9670;&nbsp;</a></span>SPI_UNIT_MCSPI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_UNIT_MCSPI2&#160;&#160;&#160;((<a class="el" href="group__MCAL__SPIHANDLER__API.html#gaa1eca1fa234f335fe0a8c9d7179acecb">Spi_HWUnitType</a>) <a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aa1fc7f1dfd02fcc042560680bc9a04990">CSIB5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MCSPI2 instance. </p>

</div>
</div>
<a id="ga0a5fc866b0a8fbc6918c2ab0fe732ffe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a5fc866b0a8fbc6918c2ab0fe732ffe">&#9670;&nbsp;</a></span>SPI_UNIT_MCSPI3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_UNIT_MCSPI3&#160;&#160;&#160;((<a class="el" href="group__MCAL__SPIHANDLER__API.html#gaa1eca1fa234f335fe0a8c9d7179acecb">Spi_HWUnitType</a>) <a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aac67d2907b614bdf47e972c30b53ae8a5">CSIB6</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MCSPI3 instance. </p>

</div>
</div>
<a id="gac138e070443237fbcdcc457a2bd189e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac138e070443237fbcdcc457a2bd189e4">&#9670;&nbsp;</a></span>SPI_UNIT_MCSPI4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_UNIT_MCSPI4&#160;&#160;&#160;((<a class="el" href="group__MCAL__SPIHANDLER__API.html#gaa1eca1fa234f335fe0a8c9d7179acecb">Spi_HWUnitType</a>) <a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aaf7a4606e31dd7f8cef8abb82b8003503">CSIB7</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MCSPI4 instance. </p>

</div>
</div>
<a id="ga7b90703f3211be5bcc355b8b6a722792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b90703f3211be5bcc355b8b6a722792">&#9670;&nbsp;</a></span>SPI_UNIT_MCSPI5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_UNIT_MCSPI5&#160;&#160;&#160;((<a class="el" href="group__MCAL__SPIHANDLER__API.html#gaa1eca1fa234f335fe0a8c9d7179acecb">Spi_HWUnitType</a>) <a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aa55789916fb409c9acb13a0436885d325">CSIB8</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MCSPI5 instance. </p>

</div>
</div>
<a id="gacbab414595018c8a58afd292614f08db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbab414595018c8a58afd292614f08db">&#9670;&nbsp;</a></span>SPI_UNIT_MCSPI6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_UNIT_MCSPI6&#160;&#160;&#160;((<a class="el" href="group__MCAL__SPIHANDLER__API.html#gaa1eca1fa234f335fe0a8c9d7179acecb">Spi_HWUnitType</a>) <a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aa63cdea25a9d1702b5f5c3df74b356915">CSIB9</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MCSPI6 instance. </p>

</div>
</div>
<a id="gac09fb24c9c10f0ab060468a33405f710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac09fb24c9c10f0ab060468a33405f710">&#9670;&nbsp;</a></span>SPI_UNIT_MCSPI7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_UNIT_MCSPI7&#160;&#160;&#160;((<a class="el" href="group__MCAL__SPIHANDLER__API.html#gaa1eca1fa234f335fe0a8c9d7179acecb">Spi_HWUnitType</a>) <a class="el" href="Spi__Cfg_8h.html#a7325a6629865ece4ede75957222b240aac9d4978e3979c9fa76d2be76cb207c85">CSIB10</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MCSPI7 instance. </p>

</div>
</div>
<a id="gad9d70cdbd91e6cc6c59b3c0671e3367e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9d70cdbd91e6cc6c59b3c0671e3367e">&#9670;&nbsp;</a></span>SPI_HW_UNIT_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_HW_UNIT_CNT&#160;&#160;&#160;(11U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Total HW units - used for array allocation. This should be +1 of the max unit number. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="gaa1257ab027f776814743967d0e2730e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1257ab027f776814743967d0e2730e4">&#9670;&nbsp;</a></span>Spi_CacheWbInv</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* Spi_CacheWbInv) (uint8 *BufPtr, uint16 LenByte)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cache write-back invalidate function. </p>
<p>Pointer to a function that performs the cache write-back invalidate operation. This function is to be called on TX buffers before they are given to the Spi controller hardware. </p>

</div>
</div>
<a id="ga676900ed6ebba6677b9a2eda11e35c16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga676900ed6ebba6677b9a2eda11e35c16">&#9670;&nbsp;</a></span>Spi_CacheWb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* Spi_CacheWb) (uint8 *BufPtr, uint16 LenByte)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cache write-back function. </p>
<p>Pointer to a function that performs the cache write-back operation. This function is to be called on TX buffers before they are given to the Spi controller hardware. </p>

</div>
</div>
<a id="gaea28f25fe0716b2a37f0f67df733ddf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea28f25fe0716b2a37f0f67df733ddf5">&#9670;&nbsp;</a></span>Spi_CacheInv</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* Spi_CacheInv) (uint8 *BufPtr, uint16 LenByte)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cache invalidate function. </p>
<p>Pointer to a function that performs the cache invalidate operation. This function is to be called on RX buffers after they have been retrieved from the Spi controller hardware. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="gadb75024ca580a88eec7b71ef01da42fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb75024ca580a88eec7b71ef01da42fc">&#9670;&nbsp;</a></span>Spi_StatusType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__MCAL__SPI__CFG.html#gadb75024ca580a88eec7b71ef01da42fc">Spi_StatusType</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This type defines a range of specific status for SPI Handler/Driver. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggadb75024ca580a88eec7b71ef01da42fca1f6aeb0405018546d0679b424bfb0f50"></a>SPI_UNINIT&#160;</td><td class="fielddoc"><p>The SPI Handler/Driver is not initialized or not usable </p>
</td></tr>
<tr><td class="fieldname"><a id="ggadb75024ca580a88eec7b71ef01da42fca3b368c531eb77a6e4baaacdeba1c733c"></a>SPI_IDLE&#160;</td><td class="fielddoc"><p>The SPI Handler/Driver is not currently transmitting any Job </p>
</td></tr>
<tr><td class="fieldname"><a id="ggadb75024ca580a88eec7b71ef01da42fca77af10511cd7c60df95c66e904a13643"></a>SPI_BUSY&#160;</td><td class="fielddoc"><p>The SPI Handler/Driver is performing a SPI Job (transmit) </p>
</td></tr>
</table>

</div>
</div>
<a id="ga4fb500adb5b1ace36a9e51785b771f61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fb500adb5b1ace36a9e51785b771f61">&#9670;&nbsp;</a></span>Spi_JobResultType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__MCAL__SPI__CFG.html#ga4fb500adb5b1ace36a9e51785b771f61">Spi_JobResultType</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This type defines a range of specific Jobs status for SPI Handler/Driver. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga4fb500adb5b1ace36a9e51785b771f61acf89a77d92d88b5f69afdf12545833e7"></a>SPI_JOB_OK&#160;</td><td class="fielddoc"><p>The last transmission of the Job has been finished successfully </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4fb500adb5b1ace36a9e51785b771f61a3bdeace94f2298c6e9352e475bb3d149"></a>SPI_JOB_PENDING&#160;</td><td class="fielddoc"><p>The SPI Handler/Driver is performing a SPI Job. The meaning of this status is equal to SPI_BUSY </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4fb500adb5b1ace36a9e51785b771f61a6bcbc7278e5c64ca9d63fc56c05289ee"></a>SPI_JOB_FAILED&#160;</td><td class="fielddoc"><p>The last transmission of the Job has failed </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4fb500adb5b1ace36a9e51785b771f61afdcd6899ab13dd85ae7bc5b5baece8b7"></a>SPI_JOB_QUEUED&#160;</td><td class="fielddoc"><p>An asynchronous transmit Job has been accepted, while actual transmission for this Job has not started yet </p>
</td></tr>
</table>

</div>
</div>
<a id="gab5a041691963618c49a01c76d5836ec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5a041691963618c49a01c76d5836ec5">&#9670;&nbsp;</a></span>Spi_SeqResultType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__MCAL__SPI__CFG.html#gab5a041691963618c49a01c76d5836ec5">Spi_SeqResultType</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This type defines a range of specific Sequences status for SPI Handler/Driver. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggab5a041691963618c49a01c76d5836ec5a3917797af550f09f22bcd5b7ef21aaed"></a>SPI_SEQ_OK&#160;</td><td class="fielddoc"><p>The last transmission of the Sequence has been finished successfully </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab5a041691963618c49a01c76d5836ec5af55b75ff0602df7172345345d2e8ac58"></a>SPI_SEQ_PENDING&#160;</td><td class="fielddoc"><p>The SPI Handler/Driver is performing a SPI Sequence. The meaning of this status is equal to SPI_BUSY </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab5a041691963618c49a01c76d5836ec5a64a1887574b93ae1b5d959a00d9f7324"></a>SPI_SEQ_FAILED&#160;</td><td class="fielddoc"><p>The last transmission of the Sequence has failed </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab5a041691963618c49a01c76d5836ec5a0c5b655d1507c501a0ca2d234ae4d4f8"></a>SPI_SEQ_CANCELLED&#160;</td><td class="fielddoc"><p>The last transmission of the Sequence has been canceled by user </p>
</td></tr>
</table>

</div>
</div>
<a id="ga19e919924a26eeaea380331dc6ba40ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19e919924a26eeaea380331dc6ba40ea">&#9670;&nbsp;</a></span>Spi_HwUnitResultType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__MCAL__SPI__CFG.html#ga19e919924a26eeaea380331dc6ba40ea">Spi_HwUnitResultType</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This type defines a range of specific HW unit status for SPI Handler/Driver. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga19e919924a26eeaea380331dc6ba40eaaa6a9e90c1b8eb536462090fb56057808"></a>SPI_HW_UNIT_OK&#160;</td><td class="fielddoc"><p>HW unit result is ok </p>
</td></tr>
<tr><td class="fieldname"><a id="gga19e919924a26eeaea380331dc6ba40eaac3bdf4398e1ddea825c28938511b42dd"></a>SPI_HW_UNIT_PENDING&#160;</td><td class="fielddoc"><p>HW unit result is pending </p>
</td></tr>
<tr><td class="fieldname"><a id="gga19e919924a26eeaea380331dc6ba40eaa709a9f331db0188047fdf580107423d8"></a>SPI_HW_UNIT_FAILED&#160;</td><td class="fielddoc"><p>HW unit result is failed </p>
</td></tr>
</table>

</div>
</div>
<a id="gafa0c93d13916ce924ed2b68d618e9cd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa0c93d13916ce924ed2b68d618e9cd7">&#9670;&nbsp;</a></span>Spi_AsyncModeType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__MCAL__SPI__CFG.html#gafa0c93d13916ce924ed2b68d618e9cd7">Spi_AsyncModeType</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specifies the asynchronous mechanism mode for SPI busses handled asynchronously in LEVEL 2. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggafa0c93d13916ce924ed2b68d618e9cd7ac09f6b4b8b0c87326d796728a68ed8bd"></a>SPI_POLLING_MODE&#160;</td><td class="fielddoc"><p>The asynchronous mechanism is ensured by polling, so interrupts related to SPI busses handled asynchronously are disabled </p>
</td></tr>
<tr><td class="fieldname"><a id="ggafa0c93d13916ce924ed2b68d618e9cd7a243b121ab9dd8756a3a0e1986d43acc9"></a>SPI_INTERRUPT_MODE&#160;</td><td class="fielddoc"><p>The asynchronous mechanism is ensured by interrupt, so interrupts related to SPI busses handled asynchronously are enabled </p>
</td></tr>
</table>

</div>
</div>
<a id="ga942c4e25e5fa53b5457f106d0270f9d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga942c4e25e5fa53b5457f106d0270f9d0">&#9670;&nbsp;</a></span>Spi_TransferType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__MCAL__SPI__CFG.html#ga942c4e25e5fa53b5457f106d0270f9d0">Spi_TransferType</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Word transfer order - MSB first or LSB first. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga942c4e25e5fa53b5457f106d0270f9d0a1eae4fe3047bf4fbef593e1d39562f45"></a>SPI_MSB&#160;</td><td class="fielddoc"><p>MSB is transferred first. Only this is supported </p>
</td></tr>
<tr><td class="fieldname"><a id="gga942c4e25e5fa53b5457f106d0270f9d0a97ce763136b0802785b49cf4d507e1b0"></a>SPI_LSB&#160;</td><td class="fielddoc"><p>LSB is transferred first. This is not supported </p>
</td></tr>
</table>

</div>
</div>
<a id="ga4252121b00e351438a203c2477ca87a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4252121b00e351438a203c2477ca87a4">&#9670;&nbsp;</a></span>Spi_LevelType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__MCAL__SPI__CFG.html#ga4252121b00e351438a203c2477ca87a4">Spi_LevelType</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Type for SPI Chip Select Polarity and Clock Idle Level. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga4252121b00e351438a203c2477ca87a4a4c25251c72fe06e6ba07466749512f17"></a>SPI_LOW&#160;</td><td class="fielddoc"><p>Low clock or chip select </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4252121b00e351438a203c2477ca87a4a84d5c9cd2344b1da265292865f3ee860"></a>SPI_HIGH&#160;</td><td class="fielddoc"><p>High clock or chip select </p>
</td></tr>
</table>

</div>
</div>
<a id="ga93d60cf569ddd4c0604f150c3cb7d156"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93d60cf569ddd4c0604f150c3cb7d156">&#9670;&nbsp;</a></span>Spi_CsPinType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__MCAL__SPI__CFG.html#ga93d60cf569ddd4c0604f150c3cb7d156">Spi_CsPinType</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Chip Select Pin. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga93d60cf569ddd4c0604f150c3cb7d156a6e4af3191319af7967b2395d7254079f"></a>SPI_CS0&#160;</td><td class="fielddoc"><p>Chip select 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga93d60cf569ddd4c0604f150c3cb7d156a3e9205bdfd05ae5be22d5f7d9701038c"></a>SPI_CS1&#160;</td><td class="fielddoc"><p>Chip select 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga93d60cf569ddd4c0604f150c3cb7d156af6f93f50acaaaab2981a719309db00bb"></a>SPI_CS2&#160;</td><td class="fielddoc"><p>Chip select 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga93d60cf569ddd4c0604f150c3cb7d156ac1ec8a1f302674de834b0ca1a97b20fd"></a>SPI_CS3&#160;</td><td class="fielddoc"><p>Chip select 3 </p>
</td></tr>
</table>

</div>
</div>
<a id="ga6bae3cc0d97f09d7088c1f27ef968c08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bae3cc0d97f09d7088c1f27ef968c08">&#9670;&nbsp;</a></span>Spi_ClkMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__MCAL__SPI__CFG.html#ga6bae3cc0d97f09d7088c1f27ef968c08">Spi_ClkMode</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Clock Mode - sets the clock polarity and phase. Note: These values are a direct register mapping. So don't change value. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga6bae3cc0d97f09d7088c1f27ef968c08a61bb9ad4a905372e5df6fe772828858a"></a>SPI_CLK_MODE_0&#160;</td><td class="fielddoc"><p>SPI Clock Phase = 0 (rising edge latch), Polarity = 0 (Active HIGH) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6bae3cc0d97f09d7088c1f27ef968c08a7b6865ab7e60c705cf658ecf7f3118b4"></a>SPI_CLK_MODE_1&#160;</td><td class="fielddoc"><p>SPI Clock Phase = 1 (falling edge latch), Polarity = 0 (Active HIGH) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6bae3cc0d97f09d7088c1f27ef968c08a12de5d016bd7a14997568477f678bda8"></a>SPI_CLK_MODE_2&#160;</td><td class="fielddoc"><p>SPI Clock Phase = 0 (rising edge latch), Polarity = 1 (Active LOW) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6bae3cc0d97f09d7088c1f27ef968c08a3c85ed1ee32836fc926a9356d5d8086d"></a>SPI_CLK_MODE_3&#160;</td><td class="fielddoc"><p>SPI Clock Phase = 1 (falling edge latch), Polarity = 1 (Active LOW) </p>
</td></tr>
</table>

</div>
</div>
<a id="ga93f605a8410da9a7b45493c3d5de7310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93f605a8410da9a7b45493c3d5de7310">&#9670;&nbsp;</a></span>Spi_TxRxMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__MCAL__SPI__CFG.html#ga93f605a8410da9a7b45493c3d5de7310">Spi_TxRxMode</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI TX/RX Mode. </p>
<p>Note:</p><ol type="1">
<li>These values are a direct register mapping. So don't change value.</li>
<li>RX only mode doesn't make sense in master mode because to receive data the master has to generate clock, which means it should transmit. Hence this mode is not supported. The user can alternatively set the TX buffer pointer to NULL and set the default TX value (defaultTxData) to make TX data line at the desired level. </li>
</ol>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga93f605a8410da9a7b45493c3d5de7310aa214b4cbb146546f8b859463ca9c49b9"></a>SPI_TX_RX_MODE_BOTH&#160;</td><td class="fielddoc"><p>Both TX and RX are enabled </p>
</td></tr>
<tr><td class="fieldname"><a id="gga93f605a8410da9a7b45493c3d5de7310ad26356227c04368fbcbcf5502a7a3283"></a>SPI_TX_RX_MODE_TX_ONLY&#160;</td><td class="fielddoc"><p>Only TX is enabled </p>
</td></tr>
</table>

</div>
</div>
<a id="gaa1f7839baa40da199bb790ba2228c13f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1f7839baa40da199bb790ba2228c13f">&#9670;&nbsp;</a></span>Spi_JobPriorityType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__MCAL__SPI__CFG.html#gaa1f7839baa40da199bb790ba2228c13f">Spi_JobPriorityType</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Job Priority. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaa1f7839baa40da199bb790ba2228c13fac5a72a8a8dfe5fe5eba432b4ce632b9e"></a>SPI_JOB_PRIORITY_0&#160;</td><td class="fielddoc"><p>Job priority 0 - low </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa1f7839baa40da199bb790ba2228c13fa1032b15b04f86ed1b05578be7b3bc985"></a>SPI_JOB_PRIORITY_1&#160;</td><td class="fielddoc"><p>Job priority 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa1f7839baa40da199bb790ba2228c13fa734bc9c0ef43cb94cd131349c278275b"></a>SPI_JOB_PRIORITY_2&#160;</td><td class="fielddoc"><p>Job priority 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa1f7839baa40da199bb790ba2228c13fae0aa399b6cf051669c90507c1c50c583"></a>SPI_JOB_PRIORITY_3&#160;</td><td class="fielddoc"><p>Job priority 3 - High </p>
</td></tr>
</table>

</div>
</div>
<a id="ga0022da2d4914ad2f3b658654fc1211e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0022da2d4914ad2f3b658654fc1211e4">&#9670;&nbsp;</a></span>Spi_CsModeType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__MCAL__SPI__CFG.html#ga0022da2d4914ad2f3b658654fc1211e4">Spi_CsModeType</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Chip Select Mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga0022da2d4914ad2f3b658654fc1211e4adfe60f2b28bc339a807a0dc0cf88fab4"></a>SPI_SINGLE&#160;</td><td class="fielddoc"><p>Chip select mode - single. Active only when transfer is on. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0022da2d4914ad2f3b658654fc1211e4ab5b75352700966ff4cc27ac0738217d5"></a>SPI_CONTINUOUS&#160;</td><td class="fielddoc"><p>Chip select mode - continuous. Active throughout. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga18af86fa942b4fcf73e55cb843f34fe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18af86fa942b4fcf73e55cb843f34fe7">&#9670;&nbsp;</a></span>Spi_DataDelayType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__MCAL__SPI__CFG.html#ga18af86fa942b4fcf73e55cb843f34fe7">Spi_DataDelayType</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Spi_DataDelayType defines the number of interface clock cycles between CS toggling and first or last edge of MCSPI clock. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga18af86fa942b4fcf73e55cb843f34fe7a4a92afe283eabd3c62d0305fec00f2ca"></a>SPI_DATADELAY_0&#160;</td><td class="fielddoc"><p>0.5 clock cycles delay </p>
</td></tr>
<tr><td class="fieldname"><a id="gga18af86fa942b4fcf73e55cb843f34fe7a94ce040d74f6172e6122f08b935d86a1"></a>SPI_DATADELAY_1&#160;</td><td class="fielddoc"><p>1.5 clock cycles delay </p>
</td></tr>
<tr><td class="fieldname"><a id="gga18af86fa942b4fcf73e55cb843f34fe7a6982d35b55c75ab14e3d500fe391bcce"></a>SPI_DATADELAY_2&#160;</td><td class="fielddoc"><p>2.5 clock cycles delay </p>
</td></tr>
<tr><td class="fieldname"><a id="gga18af86fa942b4fcf73e55cb843f34fe7ace4e02055c464e8d9ee8b71de1541d34"></a>SPI_DATADELAY_3&#160;</td><td class="fielddoc"><p>3.5 clock cycles delay </p>
</td></tr>
</table>

</div>
</div>
<a id="ga624a4e0f83450998d6abcea3d95b970f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga624a4e0f83450998d6abcea3d95b970f">&#9670;&nbsp;</a></span>Spi_DataLineReceiveType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__MCAL__SPI__CFG.html#ga624a4e0f83450998d6abcea3d95b970f">Spi_DataLineReceiveType</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Spi_DataLineReceiveType defines the lines selected for reception. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga624a4e0f83450998d6abcea3d95b970fa27e9466ba8e0826443e4078f8378463c"></a>DATA_LINE_0_RECEPTION&#160;</td><td class="fielddoc"><p>Data line 0 (SPIDAT[0]) selected for reception </p>
</td></tr>
<tr><td class="fieldname"><a id="gga624a4e0f83450998d6abcea3d95b970fa21f5d52e1ef7d1776c2d57ef736f632d"></a>DATA_LINE_1_RECEPTION&#160;</td><td class="fielddoc"><p>Data line 1 (SPIDAT[1]) selected for reception </p>
</td></tr>
</table>

</div>
</div>
<a id="ga6dd347ac30bb8e5dc18ed12af800a67f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dd347ac30bb8e5dc18ed12af800a67f">&#9670;&nbsp;</a></span>Spi_DataLineTransmitType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__MCAL__SPI__CFG.html#ga6dd347ac30bb8e5dc18ed12af800a67f">Spi_DataLineTransmitType</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Spi_DataLineTransmitType defines the lines selected for transmission. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga6dd347ac30bb8e5dc18ed12af800a67fad553dfeeaafd3df6f93aca48b8395c3d"></a>DATA_LINE_NO_TRANSMISSION&#160;</td><td class="fielddoc"><p>No transmission on data lines </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6dd347ac30bb8e5dc18ed12af800a67fac2fe58ef1b06ce4d0b423c7690210ed6"></a>DATA_LINE_0_TRANSMISSION&#160;</td><td class="fielddoc"><p>Data line 0 (SPIDAT[0]) selected for transmission </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6dd347ac30bb8e5dc18ed12af800a67fa4d319bfd651e0ff249eb64fbecba58f9"></a>DATA_LINE_1_TRANSMISSION&#160;</td><td class="fielddoc"><p>Data line 1 (SPIDAT[1]) selected for transmission </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6dd347ac30bb8e5dc18ed12af800a67fa1475322dc46879252c0e5aebe7952a7f"></a>DATA_LINE_BOTH_TRANSMISSION&#160;</td><td class="fielddoc"><p>Data line 0 and 1 (SPIDAT[0] &amp; SPIDAT[1]) selected for transmission </p>
</td></tr>
</table>

</div>
</div>
<a id="gaa61a37e083b15c5330e0374114d80cad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa61a37e083b15c5330e0374114d80cad">&#9670;&nbsp;</a></span>Mcspi_IrqStatusType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__MCAL__SPI__CFG.html#gaa61a37e083b15c5330e0374114d80cad">Mcspi_IrqStatusType</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Irq status and std return type. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaa61a37e083b15c5330e0374114d80cadaf976bb94d3bccb893d32c5f260d09e7f"></a>SPI_NO_EVENT&#160;</td><td class="fielddoc"><p>No event ocuurs in Overflow/Under flow </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa61a37e083b15c5330e0374114d80cada63efd5d9c784b2e3e3b03e2e88be7bae"></a>SPI_EVENT_PENDING&#160;</td><td class="fielddoc"><p>Event occurs in Overflow/Under flow </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa61a37e083b15c5330e0374114d80cadabc4a875896a9f07335a7fa17690a8814"></a>SPI_STATUS_READ_FAIL&#160;</td><td class="fielddoc"><p>The status reading fails </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ga58e5e5211b1eb9b49e81cd1f01c68dc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58e5e5211b1eb9b49e81cd1f01c68dc7">&#9670;&nbsp;</a></span>Spi_HwUnitBaseAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32 Spi_HwUnitBaseAddr[<a class="el" href="group__MCAL__SPI__CFG.html#gad9d70cdbd91e6cc6c59b3c0671e3367e">SPI_HW_UNIT_CNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
