
*** Running vivado
    with args -log smvp_systolic_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source smvp_systolic_top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source smvp_systolic_top.tcl -notrace
Command: synth_design -top smvp_systolic_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 42456
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 999.633 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'smvp_systolic_top' [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/sources_1/new/smvp_systolic_main.v:25]
	Parameter SYS_ARR_COLS bound to: 32 - type: integer 
	Parameter SYS_ARR_ROWS bound to: 7 - type: integer 
	Parameter DATA_BIT_LENGTH bound to: 1 - type: integer 
	Parameter OUTPUT_BIT_LENGTH bound to: 8 - type: integer 
	Parameter QUEUE_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'smvp_pe_mult' [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/sources_1/new/smvp_systolic_main.v:661]
	Parameter SYS_ARR_COLS bound to: 33 - type: integer 
	Parameter SYS_ARR_ROWS bound to: 7 - type: integer 
	Parameter DATA_BIT_LENGTH bound to: 1 - type: integer 
	Parameter OUTPUT_BIT_LENGTH bound to: 8 - type: integer 
	Parameter QUEUE_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'smvp_pe_mult' (1#1) [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/sources_1/new/smvp_systolic_main.v:661]
INFO: [Synth 8-6157] synthesizing module 'smvp_pe_seladd' [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/sources_1/new/smvp_systolic_main.v:686]
	Parameter SYS_ARR_COLS bound to: 33 - type: integer 
	Parameter SYS_ARR_ROWS bound to: 7 - type: integer 
	Parameter DATA_BIT_LENGTH bound to: 1 - type: integer 
	Parameter OUTPUT_BIT_LENGTH bound to: 8 - type: integer 
	Parameter QUEUE_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'smvp_pe_seladd' (2#1) [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/sources_1/new/smvp_systolic_main.v:686]
INFO: [Synth 8-6157] synthesizing module 'smvp_pe_accum' [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/sources_1/new/smvp_systolic_main.v:730]
	Parameter SYS_ARR_COLS bound to: 33 - type: integer 
	Parameter SYS_ARR_ROWS bound to: 7 - type: integer 
	Parameter DATA_BIT_LENGTH bound to: 1 - type: integer 
	Parameter OUTPUT_BIT_LENGTH bound to: 8 - type: integer 
	Parameter QUEUE_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'smvp_pe_accum' (3#1) [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/sources_1/new/smvp_systolic_main.v:730]
INFO: [Synth 8-6155] done synthesizing module 'smvp_systolic_top' (4#1) [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/sources_1/new/smvp_systolic_main.v:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 999.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 999.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 999.633 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 999.633 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/smvp_systolic_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/smvp_systolic_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 999.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 999.633 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 999.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 999.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 999.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 999.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 480   
+---Registers : 
	                8 Bit    Registers := 480   
	                1 Bit    Registers := 239   
+---Muxes : 
	   2 Input    5 Bit        Muxes := 7     
	  34 Input    5 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 672   
	   3 Input    1 Bit        Muxes := 224   
	  33 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 999.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|smvp_systolic_top | a_ij       | 64x1          | LUT            | 
|smvp_systolic_top | i          | 64x5          | LUT            | 
|smvp_systolic_top | a_ij       | 64x1          | LUT            | 
|smvp_systolic_top | i          | 64x5          | LUT            | 
|smvp_systolic_top | i          | 64x5          | LUT            | 
|smvp_systolic_top | i          | 64x5          | LUT            | 
|smvp_systolic_top | a_ij       | 64x1          | LUT            | 
|smvp_systolic_top | i          | 64x5          | LUT            | 
|smvp_systolic_top | a_ij       | 64x1          | LUT            | 
|smvp_systolic_top | i          | 64x5          | LUT            | 
|smvp_systolic_top | i          | 64x5          | LUT            | 
|smvp_systolic_top | i          | 64x5          | LUT            | 
+------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 999.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1012.715 ; gain = 13.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1015.996 ; gain = 16.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1028.699 ; gain = 29.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1028.699 ; gain = 29.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1028.699 ; gain = 29.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1028.699 ; gain = 29.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1028.699 ; gain = 29.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1028.699 ; gain = 29.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    77|
|3     |LUT1   |   215|
|4     |LUT2   |   836|
|5     |LUT3   |   582|
|6     |LUT4   |   732|
|7     |LUT5   |   642|
|8     |LUT6   |   774|
|9     |MUXF7  |    32|
|10    |FDRE   |  3138|
|11    |IBUF   |     2|
|12    |OBUF   |    14|
|13    |OBUFT  |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1028.699 ; gain = 29.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1028.699 ; gain = 29.066
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1028.699 ; gain = 29.066
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1039.074 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 109 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1039.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1039.074 ; gain = 39.441
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.runs/synth_1/smvp_systolic_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file smvp_systolic_top_utilization_synth.rpt -pb smvp_systolic_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 17 22:40:49 2021...
