INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:29:18 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.260ns  (required time - arrival time)
  Source:                 buffer13/fifo/Empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.850ns period=13.700ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/stq_addr_3_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.850ns period=13.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.700ns  (clk rise@13.700ns - clk rise@0.000ns)
  Data Path Delay:        7.185ns  (logic 1.854ns (25.803%)  route 5.331ns (74.197%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 14.183 - 13.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1791, unset)         0.508     0.508    buffer13/fifo/clk
    SLICE_X9Y124         FDRE                                         r  buffer13/fifo/Empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer13/fifo/Empty_reg/Q
                         net (fo=18, routed)          0.688     1.412    buffer7/result0_carry
    SLICE_X7Y129         LUT6 (Prop_lut6_I3_O)        0.043     1.455 r  buffer7/result0_carry_i_2/O
                         net (fo=1, routed)           0.268     1.723    cmpi0/DI[1]
    SLICE_X6Y129         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     1.968 f  cmpi0/result0_carry/CO[3]
                         net (fo=27, routed)          0.753     2.722    buffer22/fifo/CO[0]
    SLICE_X9Y122         LUT6 (Prop_lut6_I0_O)        0.043     2.765 f  buffer22/fifo/outputValid_i_2__1/O
                         net (fo=6, routed)           0.302     3.067    control_merge1/tehb/control/dataReg_reg[0]
    SLICE_X9Y121         LUT3 (Prop_lut3_I2_O)        0.051     3.118 r  control_merge1/tehb/control/p_loadEn_INST_0_i_6/O
                         net (fo=4, routed)           0.292     3.410    control_merge1/tehb/control/fullReg_reg_13
    SLICE_X9Y120         LUT3 (Prop_lut3_I2_O)        0.135     3.545 r  control_merge1/tehb/control/p_loadEn_INST_0_i_5/O
                         net (fo=17, routed)          0.581     4.126    control_merge1/tehb/control/fullReg_reg_6
    SLICE_X6Y124         LUT6 (Prop_lut6_I5_O)        0.129     4.255 f  control_merge1/tehb/control/p_loadEn_INST_0_i_1/O
                         net (fo=23, routed)          0.493     4.748    control_merge1/tehb/control/fullReg_reg_7
    SLICE_X5Y133         LUT2 (Prop_lut2_I0_O)        0.049     4.797 f  control_merge1/tehb/control/Memory[0][4]_i_2__1/O
                         net (fo=5, routed)           0.418     5.214    control_merge1/tehb/control/transmitValue_reg_6
    SLICE_X4Y137         LUT2 (Prop_lut2_I0_O)        0.136     5.350 r  control_merge1/tehb/control/stq_addr_valid_5_q_i_3/O
                         net (fo=35, routed)          0.761     6.111    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/buffer9_outs_valid
    SLICE_X5Y142         LUT3 (Prop_lut3_I2_O)        0.136     6.247 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry_i_4/O
                         net (fo=1, routed)           0.176     6.423    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry_i_4_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.350     6.773 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry/CO[3]
                         net (fo=1, routed)           0.000     6.773    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry_n_0
    SLICE_X4Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.822 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.822    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry__0_n_0
    SLICE_X4Y144         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     6.975 f  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry__1/O[1]
                         net (fo=2, routed)           0.239     7.214    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry__1_n_6
    SLICE_X5Y145         LUT5 (Prop_lut5_I4_O)        0.119     7.333 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/stq_addr_3_q[4]_i_1__0/O
                         net (fo=5, routed)           0.361     7.693    lsq3/handshake_lsq_lsq3_core/stq_addr_wen_3
    SLICE_X4Y146         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_addr_3_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.700    13.700 r  
                                                      0.000    13.700 r  clk (IN)
                         net (fo=1791, unset)         0.483    14.183    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X4Y146         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_addr_3_q_reg[0]/C
                         clock pessimism              0.000    14.183    
                         clock uncertainty           -0.035    14.147    
    SLICE_X4Y146         FDRE (Setup_fdre_C_CE)      -0.194    13.953    lsq3/handshake_lsq_lsq3_core/stq_addr_3_q_reg[0]
  -------------------------------------------------------------------
                         required time                         13.953    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                  6.260    




