;redcode
;assert 1
	SPL 0, <501
	CMP -307, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB <1, 5
	JMP 1, 30
	JMP 1, 30
	MOV <-539, <-10
	ADD 210, 30
	SLT 20, @12
	DAT #-7, #-20
	JMP 1, 30
	SUB -7, <2
	JMN 392, #100
	DAT #-7, #-20
	SLT 20, @12
	SUB @107, 107
	SUB @121, 103
	SUB #129, -336
	ADD #270, <1
	SUB #129, -336
	SUB #129, -336
	SLT #822, @305
	MOV <-539, <-10
	SLT #822, @305
	SPL 270, 400
	SUB <1, 5
	SPL 270, 400
	SUB <1, 5
	SUB <1, 5
	SUB 1, <-1
	MOV 3, 20
	SUB 1, <-1
	JMZ 822, #305
	SUB -7, <2
	SPL -812, @14
	MOV <122, <-140
	JMP -812, @14
	ADD 27, 140
	JMN -222, 50
	ADD 27, 140
	JMN -221, 57
	JMN -221, 50
	SLT 721, 0
	ADD #270, <1
	CMP -307, <-126
	SLT 721, 0
	SPL 0, <501
