Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct 30 09:39:27 2024
| Host         : ASUS_Zenbook_WG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    38 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            6 |
|      6 |            1 |
|      8 |            5 |
|     10 |            1 |
|     14 |            1 |
|    16+ |           22 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             220 |           41 |
| No           | No                    | Yes                    |              50 |            9 |
| No           | Yes                   | No                     |             694 |           86 |
| Yes          | No                    | No                     |             164 |           19 |
| Yes          | No                    | Yes                    |             128 |           16 |
| Yes          | Yes                   | No                     |               8 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+-------------------------------------------+--------------------------------------------+------------------+----------------+
|              Clock Signal              |               Enable Signal               |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+----------------------------------------+-------------------------------------------+--------------------------------------------+------------------+----------------+
|  ai_sel/ai_sel/success_reg_LDC_i_1_n_0 |                                           | ai_sel/ai_sel/success_reg_LDC_i_2_n_0      |                1 |              2 |
|  ai_sel/clk_10hz/my_clk                |                                           | ai_sel/ai_sel/success_reg_LDC_i_1_n_0      |                1 |              2 |
|  no_change/clk_200hz/CLK               |                                           | ai_sel/ai_sel/SS[0]                        |                1 |              4 |
|  ai_sel/clk_10hz/my_clk                |                                           |                                            |                2 |              4 |
|  double/clk_200hz/CLK                  |                                           | ai_sel/ai_sel/SS[0]                        |                1 |              4 |
|  half/clk_200hz/CLK                    |                                           | ai_sel/ai_sel/SS[0]                        |                1 |              4 |
|  modif_start/clk_200hz/CLK             |                                           | ai_sel/ai_sel/SS[0]                        |                1 |              4 |
|  scroll_reg[3]_i_2__0_n_0              |                                           |                                            |                1 |              4 |
|  scroll_reg[3]_i_2__1_n_0              |                                           |                                            |                2 |              6 |
|  FOURTH_reg[6]_i_2_n_0                 |                                           | ai_sel/ai_sel/SS[0]                        |                1 |              8 |
|  scroll_reg[3]_i_2__1_n_0              |                                           | ai_sel/ai_sel/SS[0]                        |                1 |              8 |
|  scroll_reg[3]_i_2__1_n_0              | no_change/FOURTH                          | no_change/FOURTH[6]_i_1__1_n_0             |                1 |              8 |
|  scroll_reg[3]_i_2__0_n_0              |                                           | ai_sel/ai_sel/SS[0]                        |                1 |              8 |
|  scroll_reg[3]_i_2_n_0                 |                                           | ai_sel/ai_sel/SS[0]                        |                1 |              8 |
|  abc_modif/mux/CLK                     |                                           |                                            |                2 |             10 |
|  abc_modif/mux/CLK                     | abc_modif/seg[0]_i_1_n_0                  |                                            |                3 |             14 |
|  no_change/clk_200hz/CLK               |                                           |                                            |                2 |             22 |
|  double/clk_200hz/CLK                  |                                           |                                            |                2 |             22 |
|  half/clk_200hz/CLK                    |                                           |                                            |                4 |             22 |
|  modif_start/clk_200hz/CLK             |                                           |                                            |                4 |             22 |
|  scroll_reg[3]_i_2__1_n_0              | no_change/FOURTH                          |                                            |                5 |             42 |
|  ai_sel/clk_10hz/my_clk                |                                           | ai_sel/ai_sel/SS[0]                        |                5 |             52 |
|  scroll_reg[3]_i_2__0_n_0              | half/FOURTH[6]_i_1__0_n_0                 |                                            |                5 |             52 |
|  clk_IBUF_BUFG                         |                                           |                                            |               18 |             54 |
|  FOURTH_reg[6]_i_2_n_0                 |                                           |                                            |                5 |             56 |
|  scroll_reg[3]_i_2_n_0                 | double/FIRST_n_0                          |                                            |                6 |             56 |
|  clk_IBUF_BUFG                         |                                           | modif_start/clk_200hz/clear                |                8 |             64 |
|  clk_IBUF_BUFG                         | abc_modif/time_mux/TENS/counter_timer/sel | abc_modif/time_mux/trigger_10s_reg_inv_n_0 |                8 |             64 |
|  clk_IBUF_BUFG                         | mux/ONES/counter_timer/sel                | abc_modif/COUNTER_reg[0]                   |                8 |             64 |
|  clk_IBUF_BUFG                         |                                           | no_change/clk_3p75hz/count[0]_i_1__12_n_0  |                8 |             64 |
|  clk_IBUF_BUFG                         |                                           | no_change/clk_200hz/clear                  |                8 |             64 |
|  clk_IBUF_BUFG                         |                                           | abc_modif/mux/clk_10hz/clear               |                8 |             64 |
|  clk_IBUF_BUFG                         |                                           | ai_sel/clk_10hz/clear                      |                8 |             64 |
|  clk_IBUF_BUFG                         |                                           | double/clk_200hz/clear                     |                8 |             64 |
|  clk_IBUF_BUFG                         |                                           | double/clk_5hz/count[0]_i_1__8_n_0         |                8 |             64 |
|  clk_IBUF_BUFG                         |                                           | half/clk_200hz/clear                       |                8 |             64 |
|  clk_IBUF_BUFG                         |                                           | half/clk_2p5hz/count[0]_i_1__10_n_0        |                8 |             64 |
|  clk_IBUF_BUFG                         |                                           | modif_start/clk_4hz/count[0]_i_1__4_n_0    |                8 |             64 |
+----------------------------------------+-------------------------------------------+--------------------------------------------+------------------+----------------+


