Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Feb 21 10:11:28 2025
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cnt_top_timing_summary_routed.rpt -pb cnt_top_timing_summary_routed.pb -rpx cnt_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cnt_top
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  51          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (51)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (123)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (51)
-------------------------
 There are 51 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (123)
--------------------------------------------------
 There are 123 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  139          inf        0.000                      0                  139           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           139 Endpoints
Min Delay           139 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp_md
                            (input port)
  Destination:            seg1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.768ns  (logic 5.967ns (40.403%)  route 8.802ns (59.597%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  disp_md (IN)
                         net (fo=0)                   0.000     0.000    disp_md
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  disp_md_IBUF_inst/O
                         net (fo=21, routed)          3.896     5.374    hex_cnt_disp_0/hex_cnt_test_0/disp_md_IBUF
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.152     5.526 r  hex_cnt_disp_0/hex_cnt_test_0/seg1_OBUF[6]_inst_i_7/O
                         net (fo=5, routed)           0.675     6.201    hex_cnt_disp_0/hex_cnt_test_0/seg1_OBUF[6]_inst_i_7_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I4_O)        0.326     6.527 r  hex_cnt_disp_0/hex_cnt_test_0/seg1_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.706     7.233    hex_cnt_disp_0/hex_cnt_test_0/seg1_OBUF[6]_inst_i_6_n_0
    SLICE_X40Y30         LUT5 (Prop_lut5_I3_O)        0.124     7.357 f  hex_cnt_disp_0/hex_cnt_test_0/seg1_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.022     8.379    hex_cnt_disp_0/hex_cnt_test_0/seg1_OBUF[6]_inst_i_2_n_0
    SLICE_X42Y29         LUT4 (Prop_lut4_I0_O)        0.153     8.532 r  hex_cnt_disp_0/hex_cnt_test_0/seg1_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.501    11.034    seg1_OBUF[6]
    W18                  OBUF (Prop_obuf_I_O)         3.735    14.768 r  seg1_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.768    seg1[6]
    W18                                                               r  seg1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_md
                            (input port)
  Destination:            seg0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.562ns  (logic 5.937ns (40.770%)  route 8.625ns (59.230%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  disp_md (IN)
                         net (fo=0)                   0.000     0.000    disp_md
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  disp_md_IBUF_inst/O
                         net (fo=21, routed)          3.275     4.752    hex_cnt_disp_0/hex_cnt_test_0/disp_md_IBUF
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.119     4.871 r  hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_19/O
                         net (fo=6, routed)           1.183     6.054    hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_19_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I5_O)        0.332     6.386 r  hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.881     7.268    hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_11_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.392 r  hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.816     8.208    hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_3_n_0
    SLICE_X43Y33         LUT4 (Prop_lut4_I1_O)        0.152     8.360 r  hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.470    10.829    seg0_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         3.733    14.562 r  seg0_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.562    seg0[5]
    W16                                                               r  seg0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_md
                            (input port)
  Destination:            seg0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.443ns  (logic 6.026ns (41.722%)  route 8.417ns (58.278%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  disp_md (IN)
                         net (fo=0)                   0.000     0.000    disp_md
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  disp_md_IBUF_inst/O
                         net (fo=21, routed)          3.275     4.752    hex_cnt_disp_0/hex_cnt_test_0/disp_md_IBUF
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.119     4.871 r  hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_19/O
                         net (fo=6, routed)           1.183     6.054    hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_19_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I5_O)        0.332     6.386 r  hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.881     7.268    hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_11_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.392 r  hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.965     8.357    hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_3_n_0
    SLICE_X43Y34         LUT4 (Prop_lut4_I3_O)        0.152     8.509 r  hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.113    10.622    seg0_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.822    14.443 r  seg0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.443    seg0[2]
    T11                                                               r  seg0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_md
                            (input port)
  Destination:            seg0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.306ns  (logic 5.702ns (39.856%)  route 8.604ns (60.144%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  disp_md (IN)
                         net (fo=0)                   0.000     0.000    disp_md
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  disp_md_IBUF_inst/O
                         net (fo=21, routed)          3.275     4.752    hex_cnt_disp_0/hex_cnt_test_0/disp_md_IBUF
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.119     4.871 r  hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_19/O
                         net (fo=6, routed)           1.183     6.054    hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_19_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I5_O)        0.332     6.386 r  hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.881     7.268    hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_11_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.392 r  hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.816     8.208    hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_3_n_0
    SLICE_X43Y33         LUT4 (Prop_lut4_I3_O)        0.124     8.332 r  hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.449    10.781    seg0_OBUF[4]
    V16                  OBUF (Prop_obuf_I_O)         3.526    14.306 r  seg0_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.306    seg0[4]
    V16                                                               r  seg0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_md
                            (input port)
  Destination:            seg1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.306ns  (logic 5.749ns (40.189%)  route 8.557ns (59.811%))
  Logic Levels:           6  (IBUF=1 LUT3=2 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  disp_md (IN)
                         net (fo=0)                   0.000     0.000    disp_md
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  disp_md_IBUF_inst/O
                         net (fo=21, routed)          3.896     5.374    hex_cnt_disp_0/hex_cnt_test_0/disp_md_IBUF
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.152     5.526 r  hex_cnt_disp_0/hex_cnt_test_0/seg1_OBUF[6]_inst_i_7/O
                         net (fo=5, routed)           0.675     6.201    hex_cnt_disp_0/hex_cnt_test_0/seg1_OBUF[6]_inst_i_7_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I4_O)        0.326     6.527 f  hex_cnt_disp_0/hex_cnt_test_0/seg1_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.706     7.233    hex_cnt_disp_0/hex_cnt_test_0/seg1_OBUF[6]_inst_i_6_n_0
    SLICE_X40Y30         LUT5 (Prop_lut5_I3_O)        0.124     7.357 r  hex_cnt_disp_0/hex_cnt_test_0/seg1_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.036     8.393    hex_cnt_disp_0/hex_cnt_test_0/seg1_OBUF[6]_inst_i_2_n_0
    SLICE_X42Y29         LUT3 (Prop_lut3_I1_O)        0.124     8.517 r  hex_cnt_disp_0/hex_cnt_test_0/seg1_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.243    10.760    seg1_OBUF[1]
    Y19                  OBUF (Prop_obuf_I_O)         3.546    14.306 r  seg1_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.306    seg1[1]
    Y19                                                               r  seg1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_md
                            (input port)
  Destination:            seg0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.151ns  (logic 5.788ns (40.903%)  route 8.363ns (59.097%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  disp_md (IN)
                         net (fo=0)                   0.000     0.000    disp_md
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  disp_md_IBUF_inst/O
                         net (fo=21, routed)          3.275     4.752    hex_cnt_disp_0/hex_cnt_test_0/disp_md_IBUF
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.119     4.871 r  hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_19/O
                         net (fo=6, routed)           1.183     6.054    hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_19_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I5_O)        0.332     6.386 r  hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.881     7.268    hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_11_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.392 r  hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.964     8.356    hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_3_n_0
    SLICE_X43Y34         LUT4 (Prop_lut4_I1_O)        0.124     8.480 r  hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.060    10.539    seg0_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.612    14.151 r  seg0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.151    seg0[3]
    T10                                                               r  seg0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_md
                            (input port)
  Destination:            seg1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.046ns  (logic 6.040ns (43.004%)  route 8.005ns (56.996%))
  Logic Levels:           6  (IBUF=1 LUT3=2 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  disp_md (IN)
                         net (fo=0)                   0.000     0.000    disp_md
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  disp_md_IBUF_inst/O
                         net (fo=21, routed)          3.896     5.374    hex_cnt_disp_0/hex_cnt_test_0/disp_md_IBUF
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.152     5.526 r  hex_cnt_disp_0/hex_cnt_test_0/seg1_OBUF[6]_inst_i_7/O
                         net (fo=5, routed)           0.675     6.201    hex_cnt_disp_0/hex_cnt_test_0/seg1_OBUF[6]_inst_i_7_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I4_O)        0.326     6.527 r  hex_cnt_disp_0/hex_cnt_test_0/seg1_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.706     7.233    hex_cnt_disp_0/hex_cnt_test_0/seg1_OBUF[6]_inst_i_6_n_0
    SLICE_X40Y30         LUT5 (Prop_lut5_I3_O)        0.124     7.357 f  hex_cnt_disp_0/hex_cnt_test_0/seg1_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.819     8.176    hex_cnt_disp_0/hex_cnt_test_0/seg1_OBUF[6]_inst_i_2_n_0
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.152     8.328 r  hex_cnt_disp_0/hex_cnt_test_0/seg1_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.908    10.237    seg1_OBUF[4]
    U18                  OBUF (Prop_obuf_I_O)         3.809    14.046 r  seg1_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.046    seg1[4]
    U18                                                               r  seg1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_md
                            (input port)
  Destination:            seg0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.016ns  (logic 6.050ns (43.163%)  route 7.966ns (56.837%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  disp_md (IN)
                         net (fo=0)                   0.000     0.000    disp_md
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  disp_md_IBUF_inst/O
                         net (fo=21, routed)          3.275     4.752    hex_cnt_disp_0/hex_cnt_test_0/disp_md_IBUF
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.119     4.871 r  hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_19/O
                         net (fo=6, routed)           1.183     6.054    hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_19_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I5_O)        0.332     6.386 r  hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.881     7.268    hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_11_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.392 r  hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.964     8.356    hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_3_n_0
    SLICE_X43Y34         LUT4 (Prop_lut4_I1_O)        0.152     8.508 r  hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.663    10.170    seg0_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.846    14.016 r  seg0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.016    seg0[0]
    W14                                                               r  seg0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_md
                            (input port)
  Destination:            seg0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.976ns  (logic 5.764ns (41.239%)  route 8.212ns (58.761%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  disp_md (IN)
                         net (fo=0)                   0.000     0.000    disp_md
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  disp_md_IBUF_inst/O
                         net (fo=21, routed)          3.275     4.752    hex_cnt_disp_0/hex_cnt_test_0/disp_md_IBUF
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.119     4.871 r  hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_19/O
                         net (fo=6, routed)           1.183     6.054    hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_19_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I5_O)        0.332     6.386 r  hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.881     7.268    hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_11_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.392 r  hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.965     8.357    hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_3_n_0
    SLICE_X43Y34         LUT4 (Prop_lut4_I1_O)        0.124     8.481 r  hex_cnt_disp_0/hex_cnt_test_0/seg0_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.908    10.389    seg0_OBUF[6]
    V12                  OBUF (Prop_obuf_I_O)         3.587    13.976 r  seg0_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.976    seg0[6]
    V12                                                               r  seg0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_md
                            (input port)
  Destination:            seg1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.809ns  (logic 6.048ns (43.797%)  route 7.761ns (56.203%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  disp_md (IN)
                         net (fo=0)                   0.000     0.000    disp_md
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  disp_md_IBUF_inst/O
                         net (fo=21, routed)          3.896     5.374    hex_cnt_disp_0/hex_cnt_test_0/disp_md_IBUF
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.152     5.526 r  hex_cnt_disp_0/hex_cnt_test_0/seg1_OBUF[6]_inst_i_7/O
                         net (fo=5, routed)           0.675     6.201    hex_cnt_disp_0/hex_cnt_test_0/seg1_OBUF[6]_inst_i_7_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I4_O)        0.326     6.527 f  hex_cnt_disp_0/hex_cnt_test_0/seg1_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.706     7.233    hex_cnt_disp_0/hex_cnt_test_0/seg1_OBUF[6]_inst_i_6_n_0
    SLICE_X40Y30         LUT5 (Prop_lut5_I3_O)        0.124     7.357 r  hex_cnt_disp_0/hex_cnt_test_0/seg1_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.618     7.975    hex_cnt_disp_0/hex_cnt_test_0/seg1_OBUF[6]_inst_i_2_n_0
    SLICE_X42Y29         LUT4 (Prop_lut4_I2_O)        0.150     8.125 r  hex_cnt_disp_0/hex_cnt_test_0/seg1_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.865     9.990    seg1_OBUF[3]
    Y17                  OBUF (Prop_obuf_I_O)         3.819    13.809 r  seg1_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.809    seg1[3]
    Y17                                                               r  seg1[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            hex_cnt_disp_0/hex_cnt_test_0/st4_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDCE                         0.000     0.000 r  hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en_reg/C
    SLICE_X39Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en_reg/Q
                         net (fo=1, routed)           0.164     0.305    hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en_reg_n_0
    SLICE_X39Y31         FDRE                                         r  hex_cnt_disp_0/hex_cnt_test_0/st4_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_cnt_disp_0/hex_cnt_test_0/st2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_cnt_disp_0/hex_cnt_test_0/st3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE                         0.000     0.000 r  hex_cnt_disp_0/hex_cnt_test_0/st2_reg/C
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hex_cnt_disp_0/hex_cnt_test_0/st2_reg/Q
                         net (fo=2, routed)           0.181     0.322    hex_cnt_disp_0/hex_cnt_test_0/st2
    SLICE_X39Y31         FDRE                                         r  hex_cnt_disp_0/hex_cnt_test_0/st3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.610%)  route 0.148ns (44.390%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE                         0.000     0.000 r  hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_reg[0]/C
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_reg[0]/Q
                         net (fo=7, routed)           0.148     0.289    hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_reg[0]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.045     0.334 r  hex_cnt_disp_0/hex_cnt_test_0/cnt_1m[3]_i_1/O
                         net (fo=1, routed)           0.000     0.334    hex_cnt_disp_0/hex_cnt_test_0/p_0_in__1[3]
    SLICE_X40Y32         FDCE                                         r  hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.186ns (55.444%)  route 0.149ns (44.556%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE                         0.000     0.000 r  hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_reg[0]/C
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_reg[0]/Q
                         net (fo=7, routed)           0.149     0.290    hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_reg[0]
    SLICE_X40Y32         LUT6 (Prop_lut6_I4_O)        0.045     0.335 r  hex_cnt_disp_0/hex_cnt_test_0/cnt_1m[2]_i_1/O
                         net (fo=1, routed)           0.000     0.335    hex_cnt_disp_0/hex_cnt_test_0/p_0_in__1[2]
    SLICE_X40Y32         FDCE                                         r  hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_cnt_disp_0/hex_cnt_test_0/st4_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_cnt_disp_0/hex_cnt_test_0/st5_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.141ns (39.953%)  route 0.212ns (60.047%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE                         0.000     0.000 r  hex_cnt_disp_0/hex_cnt_test_0/st4_reg/C
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hex_cnt_disp_0/hex_cnt_test_0/st4_reg/Q
                         net (fo=2, routed)           0.212     0.353    hex_cnt_disp_0/hex_cnt_test_0/st4
    SLICE_X39Y31         FDRE                                         r  hex_cnt_disp_0/hex_cnt_test_0/st5_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tick_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            hex_cnt_disp_0/hex_cnt_test_0/st0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.141ns (39.673%)  route 0.214ns (60.327%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE                         0.000     0.000 r  tick_reg/C
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tick_reg/Q
                         net (fo=10, routed)          0.214     0.355    hex_cnt_disp_0/hex_cnt_test_0/CN1_OBUF
    SLICE_X43Y32         FDCE                                         r  hex_cnt_disp_0/hex_cnt_test_0/st0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_cnt_disp_0/hex_cnt_test_0/cnt_1s_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            hex_cnt_disp_0/hex_cnt_test_0/st2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.128ns (35.616%)  route 0.231ns (64.384%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDCE                         0.000     0.000 r  hex_cnt_disp_0/hex_cnt_test_0/cnt_1s_en_reg/C
    SLICE_X40Y33         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  hex_cnt_disp_0/hex_cnt_test_0/cnt_1s_en_reg/Q
                         net (fo=1, routed)           0.231     0.359    hex_cnt_disp_0/hex_cnt_test_0/cnt_1s_en_reg_n_0
    SLICE_X39Y31         FDRE                                         r  hex_cnt_disp_0/hex_cnt_test_0/st2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_cnt_disp_0/hex_cnt_test_0/cnt_1s_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.186ns (51.274%)  route 0.177ns (48.726%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDCE                         0.000     0.000 r  hex_cnt_disp_0/hex_cnt_test_0/cnt_1s_reg[1]/C
    SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  hex_cnt_disp_0/hex_cnt_test_0/cnt_1s_reg[1]/Q
                         net (fo=10, routed)          0.177     0.318    hex_cnt_disp_0/hex_cnt_test_0/cnt_1s_reg[1]
    SLICE_X39Y30         LUT6 (Prop_lut6_I1_O)        0.045     0.363 r  hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en_i_2/O
                         net (fo=1, routed)           0.000     0.363    hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en
    SLICE_X39Y30         FDCE                                         r  hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_cnt_disp_0/hex_cnt_test_0/cnt_1s_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hex_cnt_disp_0/hex_cnt_test_0/cnt_1s_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.186ns (51.246%)  route 0.177ns (48.754%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE                         0.000     0.000 r  hex_cnt_disp_0/hex_cnt_test_0/cnt_1s_reg[5]/C
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  hex_cnt_disp_0/hex_cnt_test_0/cnt_1s_reg[5]/Q
                         net (fo=10, routed)          0.177     0.318    hex_cnt_disp_0/hex_cnt_test_0/cnt_1s_reg[5]
    SLICE_X39Y30         LUT5 (Prop_lut5_I0_O)        0.045     0.363 r  hex_cnt_disp_0/hex_cnt_test_0/cnt_1s[0]_i_1/O
                         net (fo=1, routed)           0.000     0.363    hex_cnt_disp_0/hex_cnt_test_0/p_0_in__0[0]
    SLICE_X39Y30         FDCE                                         r  hex_cnt_disp_0/hex_cnt_test_0/cnt_1s_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_cnt_disp_0/hex_cnt_test_0/cnt_10ms_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hex_cnt_disp_0/hex_cnt_test_0/cnt_10ms_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE                         0.000     0.000 r  hex_cnt_disp_0/hex_cnt_test_0/cnt_10ms_reg[0]/C
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  hex_cnt_disp_0/hex_cnt_test_0/cnt_10ms_reg[0]/Q
                         net (fo=8, routed)           0.180     0.321    hex_cnt_disp_0/hex_cnt_test_0/cnt_10ms_reg[0]
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.042     0.363 r  hex_cnt_disp_0/hex_cnt_test_0/cnt_10ms[1]_i_1/O
                         net (fo=1, routed)           0.000     0.363    hex_cnt_disp_0/hex_cnt_test_0/p_0_in[1]
    SLICE_X41Y33         FDCE                                         r  hex_cnt_disp_0/hex_cnt_test_0/cnt_10ms_reg[1]/D
  -------------------------------------------------------------------    -------------------





