#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021e58c20c90 .scope module, "ShiftLeftOne" "ShiftLeftOne" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i";
    .port_info 1 /OUTPUT 32 "o";
v0000021e58bf1cc0_0 .net *"_ivl_2", 30 0, L_0000021e58c7ea80;  1 drivers
L_0000021e58c800e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021e58bf21c0_0 .net *"_ivl_4", 0 0, L_0000021e58c800e8;  1 drivers
o0000021e58c400e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000021e58bf2e40_0 .net/s "i", 31 0, o0000021e58c400e8;  0 drivers
v0000021e58bf26c0_0 .net/s "o", 31 0, L_0000021e58c7fc00;  1 drivers
L_0000021e58c7ea80 .part o0000021e58c400e8, 0, 31;
L_0000021e58c7fc00 .concat [ 1 31 0 0], L_0000021e58c800e8, L_0000021e58c7ea80;
S_0000021e58c23bb0 .scope module, "tb_riscv_sc" "tb_riscv_sc" 3 4;
 .timescale -9 -9;
v0000021e58c7d6f0_0 .var "clk", 0 0;
v0000021e58c7f520_0 .var "start", 0 0;
S_0000021e58bcf1c0 .scope module, "riscv_DUT" "SingleCycleCPU" 3 10, 4 12 0, S_0000021e58c23bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
L_0000021e58bfb920 .functor AND 1, v0000021e58bf3840_0, L_0000021e58c7e440, C4<1>, C4<1>;
v0000021e58c7ccf0_0 .net "ALUData2", 31 0, L_0000021e58c7e1c0;  1 drivers
v0000021e58c7ce30_0 .net "ALUOp", 1 0, v0000021e58bf2bc0_0;  1 drivers
v0000021e58c7c110_0 .net "ALUOut", 31 0, v0000021e58bf23a0_0;  1 drivers
v0000021e58c7cf70_0 .net "ALUSrc", 0 0, v0000021e58bf2a80_0;  1 drivers
v0000021e58c7dab0_0 .net "Aluctl", 3 0, v0000021e58bf2940_0;  1 drivers
v0000021e58c7d8d0_0 .net "b_sum", 31 0, L_0000021e58c7e4e0;  1 drivers
v0000021e58c7c930_0 .net "branch", 0 0, v0000021e58bf3840_0;  1 drivers
v0000021e58c7c570_0 .net "clk", 0 0, v0000021e58c7d6f0_0;  1 drivers
v0000021e58c7d0b0_0 .net "i_inst", 31 0, L_0000021e58c7ffc0;  1 drivers
v0000021e58c7ca70_0 .net "imm", 31 0, v0000021e58c7ace0_0;  1 drivers
v0000021e58c7d970_0 .net "jump_sel", 0 0, L_0000021e58bfb920;  1 drivers
v0000021e58c7dc90_0 .net "load_data", 31 0, v0000021e58c7a920_0;  1 drivers
v0000021e58c7d290_0 .net "memRead", 0 0, v0000021e58bf24e0_0;  1 drivers
v0000021e58c7dbf0_0 .net "memWrite", 0 0, v0000021e58bf2580_0;  1 drivers
v0000021e58c7c2f0_0 .net "memtoReg", 0 0, v0000021e58bf2da0_0;  1 drivers
v0000021e58c7d790_0 .net "pc_i", 31 0, L_0000021e58c7e120;  1 drivers
v0000021e58c7c390_0 .net "pc_o", 31 0, v0000021e58c7a100_0;  1 drivers
v0000021e58c7d330_0 .net "pc_sum", 31 0, L_0000021e58c7f2a0;  1 drivers
v0000021e58c7dd30_0 .net "readData1", 31 0, L_0000021e58c7f980;  1 drivers
v0000021e58c7c750_0 .net "readData2", 31 0, L_0000021e58c7ec60;  1 drivers
v0000021e58c7d3d0_0 .net "regWrite", 0 0, v0000021e58bf3660_0;  1 drivers
v0000021e58c7d510_0 .net "start", 0 0, v0000021e58c7f520_0;  1 drivers
v0000021e58c7d5b0_0 .net "writeData", 31 0, L_0000021e58c7f340;  1 drivers
v0000021e58c7d650_0 .net "zero", 0 0, L_0000021e58c7e440;  1 drivers
L_0000021e58c7fe80 .part L_0000021e58c7ffc0, 0, 7;
L_0000021e58c7e300 .part L_0000021e58c7ffc0, 12, 3;
L_0000021e58c7eda0 .part L_0000021e58c7ffc0, 15, 5;
L_0000021e58c7e580 .part L_0000021e58c7ffc0, 20, 5;
L_0000021e58c7f700 .part L_0000021e58c7ffc0, 7, 5;
L_0000021e58c7ebc0 .part L_0000021e58c7ffc0, 30, 1;
L_0000021e58c7e3a0 .part L_0000021e58c7ffc0, 12, 3;
S_0000021e58bcf350 .scope module, "m_ALU" "ALU" 4 140, 5 1 0, S_0000021e58bcf1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUCtl";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 32 "ALUOut";
    .port_info 4 /OUTPUT 1 "zero";
v0000021e58bf2760_0 .net/s "A", 31 0, L_0000021e58c7f980;  alias, 1 drivers
v0000021e58bf1e00_0 .net "ALUCtl", 3 0, v0000021e58bf2940_0;  alias, 1 drivers
v0000021e58bf23a0_0 .var/s "ALUOut", 31 0;
v0000021e58bf32a0_0 .net/s "B", 31 0, L_0000021e58c7e1c0;  alias, 1 drivers
v0000021e58bf3160_0 .net "zero", 0 0, L_0000021e58c7e440;  alias, 1 drivers
E_0000021e58c05420 .event anyedge, v0000021e58bf1e00_0, v0000021e58bf2760_0, v0000021e58bf32a0_0;
L_0000021e58c7e440 .cmp/eq 32, L_0000021e58c7f980, L_0000021e58c7e1c0;
S_0000021e58bcf4e0 .scope module, "m_ALUCtrl" "ALUCtrl" 4 133, 6 1 0, S_0000021e58bcf1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 1 "funct7";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /OUTPUT 4 "ALUCtl";
v0000021e58bf2940_0 .var "ALUCtl", 3 0;
v0000021e58bf1ea0_0 .net "ALUOp", 1 0, v0000021e58bf2bc0_0;  alias, 1 drivers
v0000021e58bf2260_0 .net "funct3", 2 0, L_0000021e58c7e3a0;  1 drivers
v0000021e58bf2300_0 .net "funct7", 0 0, L_0000021e58c7ebc0;  1 drivers
E_0000021e58c05520 .event anyedge, v0000021e58bf1ea0_0, v0000021e58bf2260_0, v0000021e58bf2300_0;
S_0000021e58b8ea60 .scope module, "m_Adder_1" "Adder" 4 65, 7 1 0, S_0000021e58bcf1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v0000021e58bf37a0_0 .net/s "a", 31 0, v0000021e58c7a100_0;  alias, 1 drivers
v0000021e58bf30c0_0 .net/s "b", 31 0, v0000021e58c7ace0_0;  alias, 1 drivers
v0000021e58bf1f40_0 .net/s "sum", 31 0, L_0000021e58c7e4e0;  alias, 1 drivers
L_0000021e58c7e4e0 .arith/sum 32, v0000021e58c7a100_0, v0000021e58c7ace0_0;
S_0000021e58b8ebf0 .scope module, "m_Adder_2" "Adder" 4 112, 7 1 0, S_0000021e58bcf1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v0000021e58bf29e0_0 .net/s "a", 31 0, v0000021e58c7a100_0;  alias, 1 drivers
L_0000021e58c805b0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000021e58bf2d00_0 .net/s "b", 31 0, L_0000021e58c805b0;  1 drivers
v0000021e58bf2440_0 .net/s "sum", 31 0, L_0000021e58c7f2a0;  alias, 1 drivers
L_0000021e58c7f2a0 .arith/sum 32, v0000021e58c7a100_0, L_0000021e58c805b0;
S_0000021e58b8ed80 .scope module, "m_Control" "Control" 4 76, 8 1 0, S_0000021e58bcf1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "branch";
    .port_info 2 /INPUT 3 "func3";
    .port_info 3 /OUTPUT 1 "memRead";
    .port_info 4 /OUTPUT 1 "memtoReg";
    .port_info 5 /OUTPUT 2 "ALUOp";
    .port_info 6 /OUTPUT 1 "memWrite";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "regWrite";
v0000021e58bf2bc0_0 .var "ALUOp", 1 0;
v0000021e58bf2a80_0 .var "ALUSrc", 0 0;
v0000021e58bf3840_0 .var "branch", 0 0;
v0000021e58bf2b20_0 .net "func3", 2 0, L_0000021e58c7e300;  1 drivers
v0000021e58bf24e0_0 .var "memRead", 0 0;
v0000021e58bf2580_0 .var "memWrite", 0 0;
v0000021e58bf2da0_0 .var "memtoReg", 0 0;
v0000021e58bf3340_0 .net "opcode", 6 0, L_0000021e58c7fe80;  1 drivers
v0000021e58bf3660_0 .var "regWrite", 0 0;
E_0000021e58c05220 .event anyedge, v0000021e58bf3340_0, v0000021e58bf2b20_0;
S_0000021e58b86930 .scope module, "m_DataMemory" "DataMemory" 4 148, 9 1 0, S_0000021e58bcf1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "memWrite";
    .port_info 3 /INPUT 1 "memRead";
    .port_info 4 /INPUT 32 "address";
    .port_info 5 /INPUT 32 "writeData";
    .port_info 6 /OUTPUT 32 "readData";
v0000021e58bf3700_0 .net "address", 31 0, v0000021e58bf23a0_0;  alias, 1 drivers
v0000021e58bf38e0_0 .net "clk", 0 0, v0000021e58c7d6f0_0;  alias, 1 drivers
v0000021e58c7a600 .array "data_memory", 0 127, 7 0;
v0000021e58c7aec0_0 .net "memRead", 0 0, v0000021e58bf24e0_0;  alias, 1 drivers
v0000021e58c7b3c0_0 .net "memWrite", 0 0, v0000021e58bf2580_0;  alias, 1 drivers
v0000021e58c7a920_0 .var "readData", 31 0;
v0000021e58c7ad80_0 .net "rst", 0 0, v0000021e58c7f520_0;  alias, 1 drivers
v0000021e58c7b1e0_0 .net "writeData", 31 0, L_0000021e58c7ec60;  alias, 1 drivers
v0000021e58c7a600_0 .array/port v0000021e58c7a600, 0;
v0000021e58c7a600_1 .array/port v0000021e58c7a600, 1;
E_0000021e58c055a0/0 .event anyedge, v0000021e58bf24e0_0, v0000021e58bf23a0_0, v0000021e58c7a600_0, v0000021e58c7a600_1;
v0000021e58c7a600_2 .array/port v0000021e58c7a600, 2;
v0000021e58c7a600_3 .array/port v0000021e58c7a600, 3;
v0000021e58c7a600_4 .array/port v0000021e58c7a600, 4;
v0000021e58c7a600_5 .array/port v0000021e58c7a600, 5;
E_0000021e58c055a0/1 .event anyedge, v0000021e58c7a600_2, v0000021e58c7a600_3, v0000021e58c7a600_4, v0000021e58c7a600_5;
v0000021e58c7a600_6 .array/port v0000021e58c7a600, 6;
v0000021e58c7a600_7 .array/port v0000021e58c7a600, 7;
v0000021e58c7a600_8 .array/port v0000021e58c7a600, 8;
v0000021e58c7a600_9 .array/port v0000021e58c7a600, 9;
E_0000021e58c055a0/2 .event anyedge, v0000021e58c7a600_6, v0000021e58c7a600_7, v0000021e58c7a600_8, v0000021e58c7a600_9;
v0000021e58c7a600_10 .array/port v0000021e58c7a600, 10;
v0000021e58c7a600_11 .array/port v0000021e58c7a600, 11;
v0000021e58c7a600_12 .array/port v0000021e58c7a600, 12;
v0000021e58c7a600_13 .array/port v0000021e58c7a600, 13;
E_0000021e58c055a0/3 .event anyedge, v0000021e58c7a600_10, v0000021e58c7a600_11, v0000021e58c7a600_12, v0000021e58c7a600_13;
v0000021e58c7a600_14 .array/port v0000021e58c7a600, 14;
v0000021e58c7a600_15 .array/port v0000021e58c7a600, 15;
v0000021e58c7a600_16 .array/port v0000021e58c7a600, 16;
v0000021e58c7a600_17 .array/port v0000021e58c7a600, 17;
E_0000021e58c055a0/4 .event anyedge, v0000021e58c7a600_14, v0000021e58c7a600_15, v0000021e58c7a600_16, v0000021e58c7a600_17;
v0000021e58c7a600_18 .array/port v0000021e58c7a600, 18;
v0000021e58c7a600_19 .array/port v0000021e58c7a600, 19;
v0000021e58c7a600_20 .array/port v0000021e58c7a600, 20;
v0000021e58c7a600_21 .array/port v0000021e58c7a600, 21;
E_0000021e58c055a0/5 .event anyedge, v0000021e58c7a600_18, v0000021e58c7a600_19, v0000021e58c7a600_20, v0000021e58c7a600_21;
v0000021e58c7a600_22 .array/port v0000021e58c7a600, 22;
v0000021e58c7a600_23 .array/port v0000021e58c7a600, 23;
v0000021e58c7a600_24 .array/port v0000021e58c7a600, 24;
v0000021e58c7a600_25 .array/port v0000021e58c7a600, 25;
E_0000021e58c055a0/6 .event anyedge, v0000021e58c7a600_22, v0000021e58c7a600_23, v0000021e58c7a600_24, v0000021e58c7a600_25;
v0000021e58c7a600_26 .array/port v0000021e58c7a600, 26;
v0000021e58c7a600_27 .array/port v0000021e58c7a600, 27;
v0000021e58c7a600_28 .array/port v0000021e58c7a600, 28;
v0000021e58c7a600_29 .array/port v0000021e58c7a600, 29;
E_0000021e58c055a0/7 .event anyedge, v0000021e58c7a600_26, v0000021e58c7a600_27, v0000021e58c7a600_28, v0000021e58c7a600_29;
v0000021e58c7a600_30 .array/port v0000021e58c7a600, 30;
v0000021e58c7a600_31 .array/port v0000021e58c7a600, 31;
v0000021e58c7a600_32 .array/port v0000021e58c7a600, 32;
v0000021e58c7a600_33 .array/port v0000021e58c7a600, 33;
E_0000021e58c055a0/8 .event anyedge, v0000021e58c7a600_30, v0000021e58c7a600_31, v0000021e58c7a600_32, v0000021e58c7a600_33;
v0000021e58c7a600_34 .array/port v0000021e58c7a600, 34;
v0000021e58c7a600_35 .array/port v0000021e58c7a600, 35;
v0000021e58c7a600_36 .array/port v0000021e58c7a600, 36;
v0000021e58c7a600_37 .array/port v0000021e58c7a600, 37;
E_0000021e58c055a0/9 .event anyedge, v0000021e58c7a600_34, v0000021e58c7a600_35, v0000021e58c7a600_36, v0000021e58c7a600_37;
v0000021e58c7a600_38 .array/port v0000021e58c7a600, 38;
v0000021e58c7a600_39 .array/port v0000021e58c7a600, 39;
v0000021e58c7a600_40 .array/port v0000021e58c7a600, 40;
v0000021e58c7a600_41 .array/port v0000021e58c7a600, 41;
E_0000021e58c055a0/10 .event anyedge, v0000021e58c7a600_38, v0000021e58c7a600_39, v0000021e58c7a600_40, v0000021e58c7a600_41;
v0000021e58c7a600_42 .array/port v0000021e58c7a600, 42;
v0000021e58c7a600_43 .array/port v0000021e58c7a600, 43;
v0000021e58c7a600_44 .array/port v0000021e58c7a600, 44;
v0000021e58c7a600_45 .array/port v0000021e58c7a600, 45;
E_0000021e58c055a0/11 .event anyedge, v0000021e58c7a600_42, v0000021e58c7a600_43, v0000021e58c7a600_44, v0000021e58c7a600_45;
v0000021e58c7a600_46 .array/port v0000021e58c7a600, 46;
v0000021e58c7a600_47 .array/port v0000021e58c7a600, 47;
v0000021e58c7a600_48 .array/port v0000021e58c7a600, 48;
v0000021e58c7a600_49 .array/port v0000021e58c7a600, 49;
E_0000021e58c055a0/12 .event anyedge, v0000021e58c7a600_46, v0000021e58c7a600_47, v0000021e58c7a600_48, v0000021e58c7a600_49;
v0000021e58c7a600_50 .array/port v0000021e58c7a600, 50;
v0000021e58c7a600_51 .array/port v0000021e58c7a600, 51;
v0000021e58c7a600_52 .array/port v0000021e58c7a600, 52;
v0000021e58c7a600_53 .array/port v0000021e58c7a600, 53;
E_0000021e58c055a0/13 .event anyedge, v0000021e58c7a600_50, v0000021e58c7a600_51, v0000021e58c7a600_52, v0000021e58c7a600_53;
v0000021e58c7a600_54 .array/port v0000021e58c7a600, 54;
v0000021e58c7a600_55 .array/port v0000021e58c7a600, 55;
v0000021e58c7a600_56 .array/port v0000021e58c7a600, 56;
v0000021e58c7a600_57 .array/port v0000021e58c7a600, 57;
E_0000021e58c055a0/14 .event anyedge, v0000021e58c7a600_54, v0000021e58c7a600_55, v0000021e58c7a600_56, v0000021e58c7a600_57;
v0000021e58c7a600_58 .array/port v0000021e58c7a600, 58;
v0000021e58c7a600_59 .array/port v0000021e58c7a600, 59;
v0000021e58c7a600_60 .array/port v0000021e58c7a600, 60;
v0000021e58c7a600_61 .array/port v0000021e58c7a600, 61;
E_0000021e58c055a0/15 .event anyedge, v0000021e58c7a600_58, v0000021e58c7a600_59, v0000021e58c7a600_60, v0000021e58c7a600_61;
v0000021e58c7a600_62 .array/port v0000021e58c7a600, 62;
v0000021e58c7a600_63 .array/port v0000021e58c7a600, 63;
v0000021e58c7a600_64 .array/port v0000021e58c7a600, 64;
v0000021e58c7a600_65 .array/port v0000021e58c7a600, 65;
E_0000021e58c055a0/16 .event anyedge, v0000021e58c7a600_62, v0000021e58c7a600_63, v0000021e58c7a600_64, v0000021e58c7a600_65;
v0000021e58c7a600_66 .array/port v0000021e58c7a600, 66;
v0000021e58c7a600_67 .array/port v0000021e58c7a600, 67;
v0000021e58c7a600_68 .array/port v0000021e58c7a600, 68;
v0000021e58c7a600_69 .array/port v0000021e58c7a600, 69;
E_0000021e58c055a0/17 .event anyedge, v0000021e58c7a600_66, v0000021e58c7a600_67, v0000021e58c7a600_68, v0000021e58c7a600_69;
v0000021e58c7a600_70 .array/port v0000021e58c7a600, 70;
v0000021e58c7a600_71 .array/port v0000021e58c7a600, 71;
v0000021e58c7a600_72 .array/port v0000021e58c7a600, 72;
v0000021e58c7a600_73 .array/port v0000021e58c7a600, 73;
E_0000021e58c055a0/18 .event anyedge, v0000021e58c7a600_70, v0000021e58c7a600_71, v0000021e58c7a600_72, v0000021e58c7a600_73;
v0000021e58c7a600_74 .array/port v0000021e58c7a600, 74;
v0000021e58c7a600_75 .array/port v0000021e58c7a600, 75;
v0000021e58c7a600_76 .array/port v0000021e58c7a600, 76;
v0000021e58c7a600_77 .array/port v0000021e58c7a600, 77;
E_0000021e58c055a0/19 .event anyedge, v0000021e58c7a600_74, v0000021e58c7a600_75, v0000021e58c7a600_76, v0000021e58c7a600_77;
v0000021e58c7a600_78 .array/port v0000021e58c7a600, 78;
v0000021e58c7a600_79 .array/port v0000021e58c7a600, 79;
v0000021e58c7a600_80 .array/port v0000021e58c7a600, 80;
v0000021e58c7a600_81 .array/port v0000021e58c7a600, 81;
E_0000021e58c055a0/20 .event anyedge, v0000021e58c7a600_78, v0000021e58c7a600_79, v0000021e58c7a600_80, v0000021e58c7a600_81;
v0000021e58c7a600_82 .array/port v0000021e58c7a600, 82;
v0000021e58c7a600_83 .array/port v0000021e58c7a600, 83;
v0000021e58c7a600_84 .array/port v0000021e58c7a600, 84;
v0000021e58c7a600_85 .array/port v0000021e58c7a600, 85;
E_0000021e58c055a0/21 .event anyedge, v0000021e58c7a600_82, v0000021e58c7a600_83, v0000021e58c7a600_84, v0000021e58c7a600_85;
v0000021e58c7a600_86 .array/port v0000021e58c7a600, 86;
v0000021e58c7a600_87 .array/port v0000021e58c7a600, 87;
v0000021e58c7a600_88 .array/port v0000021e58c7a600, 88;
v0000021e58c7a600_89 .array/port v0000021e58c7a600, 89;
E_0000021e58c055a0/22 .event anyedge, v0000021e58c7a600_86, v0000021e58c7a600_87, v0000021e58c7a600_88, v0000021e58c7a600_89;
v0000021e58c7a600_90 .array/port v0000021e58c7a600, 90;
v0000021e58c7a600_91 .array/port v0000021e58c7a600, 91;
v0000021e58c7a600_92 .array/port v0000021e58c7a600, 92;
v0000021e58c7a600_93 .array/port v0000021e58c7a600, 93;
E_0000021e58c055a0/23 .event anyedge, v0000021e58c7a600_90, v0000021e58c7a600_91, v0000021e58c7a600_92, v0000021e58c7a600_93;
v0000021e58c7a600_94 .array/port v0000021e58c7a600, 94;
v0000021e58c7a600_95 .array/port v0000021e58c7a600, 95;
v0000021e58c7a600_96 .array/port v0000021e58c7a600, 96;
v0000021e58c7a600_97 .array/port v0000021e58c7a600, 97;
E_0000021e58c055a0/24 .event anyedge, v0000021e58c7a600_94, v0000021e58c7a600_95, v0000021e58c7a600_96, v0000021e58c7a600_97;
v0000021e58c7a600_98 .array/port v0000021e58c7a600, 98;
v0000021e58c7a600_99 .array/port v0000021e58c7a600, 99;
v0000021e58c7a600_100 .array/port v0000021e58c7a600, 100;
v0000021e58c7a600_101 .array/port v0000021e58c7a600, 101;
E_0000021e58c055a0/25 .event anyedge, v0000021e58c7a600_98, v0000021e58c7a600_99, v0000021e58c7a600_100, v0000021e58c7a600_101;
v0000021e58c7a600_102 .array/port v0000021e58c7a600, 102;
v0000021e58c7a600_103 .array/port v0000021e58c7a600, 103;
v0000021e58c7a600_104 .array/port v0000021e58c7a600, 104;
v0000021e58c7a600_105 .array/port v0000021e58c7a600, 105;
E_0000021e58c055a0/26 .event anyedge, v0000021e58c7a600_102, v0000021e58c7a600_103, v0000021e58c7a600_104, v0000021e58c7a600_105;
v0000021e58c7a600_106 .array/port v0000021e58c7a600, 106;
v0000021e58c7a600_107 .array/port v0000021e58c7a600, 107;
v0000021e58c7a600_108 .array/port v0000021e58c7a600, 108;
v0000021e58c7a600_109 .array/port v0000021e58c7a600, 109;
E_0000021e58c055a0/27 .event anyedge, v0000021e58c7a600_106, v0000021e58c7a600_107, v0000021e58c7a600_108, v0000021e58c7a600_109;
v0000021e58c7a600_110 .array/port v0000021e58c7a600, 110;
v0000021e58c7a600_111 .array/port v0000021e58c7a600, 111;
v0000021e58c7a600_112 .array/port v0000021e58c7a600, 112;
v0000021e58c7a600_113 .array/port v0000021e58c7a600, 113;
E_0000021e58c055a0/28 .event anyedge, v0000021e58c7a600_110, v0000021e58c7a600_111, v0000021e58c7a600_112, v0000021e58c7a600_113;
v0000021e58c7a600_114 .array/port v0000021e58c7a600, 114;
v0000021e58c7a600_115 .array/port v0000021e58c7a600, 115;
v0000021e58c7a600_116 .array/port v0000021e58c7a600, 116;
v0000021e58c7a600_117 .array/port v0000021e58c7a600, 117;
E_0000021e58c055a0/29 .event anyedge, v0000021e58c7a600_114, v0000021e58c7a600_115, v0000021e58c7a600_116, v0000021e58c7a600_117;
v0000021e58c7a600_118 .array/port v0000021e58c7a600, 118;
v0000021e58c7a600_119 .array/port v0000021e58c7a600, 119;
v0000021e58c7a600_120 .array/port v0000021e58c7a600, 120;
v0000021e58c7a600_121 .array/port v0000021e58c7a600, 121;
E_0000021e58c055a0/30 .event anyedge, v0000021e58c7a600_118, v0000021e58c7a600_119, v0000021e58c7a600_120, v0000021e58c7a600_121;
v0000021e58c7a600_122 .array/port v0000021e58c7a600, 122;
v0000021e58c7a600_123 .array/port v0000021e58c7a600, 123;
v0000021e58c7a600_124 .array/port v0000021e58c7a600, 124;
v0000021e58c7a600_125 .array/port v0000021e58c7a600, 125;
E_0000021e58c055a0/31 .event anyedge, v0000021e58c7a600_122, v0000021e58c7a600_123, v0000021e58c7a600_124, v0000021e58c7a600_125;
v0000021e58c7a600_126 .array/port v0000021e58c7a600, 126;
v0000021e58c7a600_127 .array/port v0000021e58c7a600, 127;
E_0000021e58c055a0/32 .event anyedge, v0000021e58c7a600_126, v0000021e58c7a600_127;
E_0000021e58c055a0 .event/or E_0000021e58c055a0/0, E_0000021e58c055a0/1, E_0000021e58c055a0/2, E_0000021e58c055a0/3, E_0000021e58c055a0/4, E_0000021e58c055a0/5, E_0000021e58c055a0/6, E_0000021e58c055a0/7, E_0000021e58c055a0/8, E_0000021e58c055a0/9, E_0000021e58c055a0/10, E_0000021e58c055a0/11, E_0000021e58c055a0/12, E_0000021e58c055a0/13, E_0000021e58c055a0/14, E_0000021e58c055a0/15, E_0000021e58c055a0/16, E_0000021e58c055a0/17, E_0000021e58c055a0/18, E_0000021e58c055a0/19, E_0000021e58c055a0/20, E_0000021e58c055a0/21, E_0000021e58c055a0/22, E_0000021e58c055a0/23, E_0000021e58c055a0/24, E_0000021e58c055a0/25, E_0000021e58c055a0/26, E_0000021e58c055a0/27, E_0000021e58c055a0/28, E_0000021e58c055a0/29, E_0000021e58c055a0/30, E_0000021e58c055a0/31, E_0000021e58c055a0/32;
E_0000021e58c04860 .event posedge, v0000021e58bf38e0_0;
S_0000021e58b86ac0 .scope module, "m_ImmGen" "ImmGen" 4 102, 10 11 0, S_0000021e58bcf1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst";
    .port_info 1 /OUTPUT 32 "imm";
P_0000021e58c05560 .param/l "Width" 0 10 11, +C4<00000000000000000000000000100000>;
v0000021e58c7ace0_0 .var/s "imm", 31 0;
v0000021e58c7aa60_0 .net "inst", 31 0, L_0000021e58c7ffc0;  alias, 1 drivers
v0000021e58c7af60_0 .net "opcode", 6 0, L_0000021e58c7fb60;  1 drivers
E_0000021e58c055e0 .event anyedge, v0000021e58c7af60_0, v0000021e58c7aa60_0;
L_0000021e58c7fb60 .part L_0000021e58c7ffc0, 0, 7;
S_0000021e58b86c50 .scope module, "m_InstMem" "InstructionMemory" 4 71, 11 1 0, S_0000021e58bcf1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "readAddr";
    .port_info 1 /OUTPUT 32 "inst";
L_0000021e58c80130 .functor BUFT 1, C4<00000000000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v0000021e58c7ab00_0 .net/2u *"_ivl_0", 31 0, L_0000021e58c80130;  1 drivers
v0000021e58c7b000_0 .net *"_ivl_10", 32 0, L_0000021e58c7f8e0;  1 drivers
L_0000021e58c801c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021e58c7bb40_0 .net *"_ivl_13", 0 0, L_0000021e58c801c0;  1 drivers
L_0000021e58c80208 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021e58c7a4c0_0 .net/2u *"_ivl_14", 32 0, L_0000021e58c80208;  1 drivers
v0000021e58c7b820_0 .net *"_ivl_16", 32 0, L_0000021e58c7e940;  1 drivers
v0000021e58c7b8c0_0 .net *"_ivl_18", 7 0, L_0000021e58c7e260;  1 drivers
v0000021e58c7a1a0_0 .net *"_ivl_2", 0 0, L_0000021e58c7f840;  1 drivers
v0000021e58c7a6a0_0 .net *"_ivl_20", 32 0, L_0000021e58c7fd40;  1 drivers
L_0000021e58c80250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021e58c7b0a0_0 .net *"_ivl_23", 0 0, L_0000021e58c80250;  1 drivers
L_0000021e58c80298 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000021e58c7a7e0_0 .net/2u *"_ivl_24", 32 0, L_0000021e58c80298;  1 drivers
v0000021e58c7aba0_0 .net *"_ivl_26", 32 0, L_0000021e58c7f5c0;  1 drivers
v0000021e58c7b140_0 .net *"_ivl_28", 7 0, L_0000021e58c7ff20;  1 drivers
v0000021e58c7b280_0 .net *"_ivl_30", 32 0, L_0000021e58c7f0c0;  1 drivers
L_0000021e58c802e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021e58c7a380_0 .net *"_ivl_33", 0 0, L_0000021e58c802e0;  1 drivers
L_0000021e58c80328 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000021e58c7a9c0_0 .net/2u *"_ivl_34", 32 0, L_0000021e58c80328;  1 drivers
v0000021e58c7ae20_0 .net *"_ivl_36", 32 0, L_0000021e58c7e620;  1 drivers
v0000021e58c7a880_0 .net *"_ivl_38", 31 0, L_0000021e58c7f660;  1 drivers
L_0000021e58c80178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e58c7b460_0 .net/2u *"_ivl_4", 31 0, L_0000021e58c80178;  1 drivers
v0000021e58c7a2e0_0 .net *"_ivl_6", 7 0, L_0000021e58c7f480;  1 drivers
v0000021e58c7bfa0_0 .net *"_ivl_8", 7 0, L_0000021e58c7fca0;  1 drivers
v0000021e58c7a420_0 .net "inst", 31 0, L_0000021e58c7ffc0;  alias, 1 drivers
v0000021e58c7a240 .array "insts", 0 127, 7 0;
v0000021e58c7a740_0 .net "readAddr", 31 0, v0000021e58c7a100_0;  alias, 1 drivers
L_0000021e58c7f840 .cmp/ge 32, v0000021e58c7a100_0, L_0000021e58c80130;
L_0000021e58c7f480 .array/port v0000021e58c7a240, v0000021e58c7a100_0;
L_0000021e58c7fca0 .array/port v0000021e58c7a240, L_0000021e58c7e940;
L_0000021e58c7f8e0 .concat [ 32 1 0 0], v0000021e58c7a100_0, L_0000021e58c801c0;
L_0000021e58c7e940 .arith/sum 33, L_0000021e58c7f8e0, L_0000021e58c80208;
L_0000021e58c7e260 .array/port v0000021e58c7a240, L_0000021e58c7f5c0;
L_0000021e58c7fd40 .concat [ 32 1 0 0], v0000021e58c7a100_0, L_0000021e58c80250;
L_0000021e58c7f5c0 .arith/sum 33, L_0000021e58c7fd40, L_0000021e58c80298;
L_0000021e58c7ff20 .array/port v0000021e58c7a240, L_0000021e58c7e620;
L_0000021e58c7f0c0 .concat [ 32 1 0 0], v0000021e58c7a100_0, L_0000021e58c802e0;
L_0000021e58c7e620 .arith/sum 33, L_0000021e58c7f0c0, L_0000021e58c80328;
L_0000021e58c7f660 .concat [ 8 8 8 8], L_0000021e58c7ff20, L_0000021e58c7e260, L_0000021e58c7fca0, L_0000021e58c7f480;
L_0000021e58c7ffc0 .functor MUXZ 32, L_0000021e58c7f660, L_0000021e58c80178, L_0000021e58c7f840, C4<>;
S_0000021e58bb6160 .scope module, "m_Mux_ALU" "Mux2to1" 4 126, 12 1 0, S_0000021e58bcf1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "s0";
    .port_info 2 /INPUT 32 "s1";
    .port_info 3 /OUTPUT 32 "out";
P_0000021e58c05660 .param/l "size" 0 12 2, +C4<00000000000000000000000000100000>;
v0000021e58c7be60_0 .net/s "out", 31 0, L_0000021e58c7e1c0;  alias, 1 drivers
v0000021e58c7bf00_0 .net/s "s0", 31 0, L_0000021e58c7ec60;  alias, 1 drivers
v0000021e58c7a560_0 .net/s "s1", 31 0, v0000021e58c7ace0_0;  alias, 1 drivers
v0000021e58c7ac40_0 .net "sel", 0 0, v0000021e58bf2a80_0;  alias, 1 drivers
L_0000021e58c7e1c0 .functor MUXZ 32, L_0000021e58c7ec60, v0000021e58c7ace0_0, v0000021e58bf2a80_0, C4<>;
S_0000021e58bb62f0 .scope module, "m_Mux_PC" "Mux2to1" 4 119, 12 1 0, S_0000021e58bcf1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "s0";
    .port_info 2 /INPUT 32 "s1";
    .port_info 3 /OUTPUT 32 "out";
P_0000021e58c056e0 .param/l "size" 0 12 2, +C4<00000000000000000000000000100000>;
v0000021e58c7b5a0_0 .net/s "out", 31 0, L_0000021e58c7e120;  alias, 1 drivers
v0000021e58c7b320_0 .net/s "s0", 31 0, L_0000021e58c7f2a0;  alias, 1 drivers
v0000021e58c7b500_0 .net/s "s1", 31 0, L_0000021e58c7e4e0;  alias, 1 drivers
v0000021e58c7b640_0 .net "sel", 0 0, L_0000021e58bfb920;  alias, 1 drivers
L_0000021e58c7e120 .functor MUXZ 32, L_0000021e58c7f2a0, L_0000021e58c7e4e0, L_0000021e58bfb920, C4<>;
S_0000021e58bb6480 .scope module, "m_Mux_WriteData" "Mux2to1" 4 158, 12 1 0, S_0000021e58bcf1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "s0";
    .port_info 2 /INPUT 32 "s1";
    .port_info 3 /OUTPUT 32 "out";
P_0000021e58c059e0 .param/l "size" 0 12 2, +C4<00000000000000000000000000100000>;
v0000021e58c7b6e0_0 .net/s "out", 31 0, L_0000021e58c7f340;  alias, 1 drivers
v0000021e58c7b780_0 .net/s "s0", 31 0, v0000021e58bf23a0_0;  alias, 1 drivers
v0000021e58c7b960_0 .net/s "s1", 31 0, v0000021e58c7a920_0;  alias, 1 drivers
v0000021e58c7ba00_0 .net "sel", 0 0, v0000021e58bf2da0_0;  alias, 1 drivers
L_0000021e58c7f340 .functor MUXZ 32, v0000021e58bf23a0_0, v0000021e58c7a920_0, v0000021e58bf2da0_0, C4<>;
S_0000021e58b9b240 .scope module, "m_PC" "PC" 4 57, 13 1 0, S_0000021e58bcf1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_i";
    .port_info 3 /OUTPUT 32 "pc_o";
v0000021e58c7baa0_0 .net "clk", 0 0, v0000021e58c7d6f0_0;  alias, 1 drivers
v0000021e58c7bbe0_0 .net "pc_i", 31 0, L_0000021e58c7e120;  alias, 1 drivers
v0000021e58c7a100_0 .var "pc_o", 31 0;
v0000021e58c7bc80_0 .net "rst", 0 0, v0000021e58c7f520_0;  alias, 1 drivers
S_0000021e58b9b3d0 .scope module, "m_Register" "Register" 4 89, 14 3 0, S_0000021e58bcf1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "regWrite";
    .port_info 3 /INPUT 5 "readReg1";
    .port_info 4 /INPUT 5 "readReg2";
    .port_info 5 /INPUT 5 "writeReg";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
v0000021e58c7bdc0_0 .net *"_ivl_0", 31 0, L_0000021e58c7e800;  1 drivers
v0000021e58c7ddd0_0 .net *"_ivl_10", 6 0, L_0000021e58c7f200;  1 drivers
L_0000021e58c80400 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021e58c7cb10_0 .net *"_ivl_13", 1 0, L_0000021e58c80400;  1 drivers
L_0000021e58c80448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e58c7c9d0_0 .net/2u *"_ivl_14", 31 0, L_0000021e58c80448;  1 drivers
v0000021e58c7d1f0_0 .net *"_ivl_18", 31 0, L_0000021e58c7e6c0;  1 drivers
L_0000021e58c80490 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e58c7dfb0_0 .net *"_ivl_21", 26 0, L_0000021e58c80490;  1 drivers
L_0000021e58c804d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e58c7c610_0 .net/2u *"_ivl_22", 31 0, L_0000021e58c804d8;  1 drivers
v0000021e58c7da10_0 .net *"_ivl_24", 0 0, L_0000021e58c7fde0;  1 drivers
v0000021e58c7c250_0 .net *"_ivl_26", 31 0, L_0000021e58c7ef80;  1 drivers
v0000021e58c7cbb0_0 .net *"_ivl_28", 6 0, L_0000021e58c7fac0;  1 drivers
L_0000021e58c80370 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e58c7c7f0_0 .net *"_ivl_3", 26 0, L_0000021e58c80370;  1 drivers
L_0000021e58c80520 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021e58c7cc50_0 .net *"_ivl_31", 1 0, L_0000021e58c80520;  1 drivers
L_0000021e58c80568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e58c7de70_0 .net/2u *"_ivl_32", 31 0, L_0000021e58c80568;  1 drivers
L_0000021e58c803b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e58c7c1b0_0 .net/2u *"_ivl_4", 31 0, L_0000021e58c803b8;  1 drivers
v0000021e58c7db50_0 .net *"_ivl_6", 0 0, L_0000021e58c7f3e0;  1 drivers
v0000021e58c7df10_0 .net *"_ivl_8", 31 0, L_0000021e58c7fa20;  1 drivers
v0000021e58c7d470_0 .net "clk", 0 0, v0000021e58c7d6f0_0;  alias, 1 drivers
v0000021e58c7d830_0 .net "readData1", 31 0, L_0000021e58c7f980;  alias, 1 drivers
v0000021e58c7d010_0 .net "readData2", 31 0, L_0000021e58c7ec60;  alias, 1 drivers
v0000021e58c7d150_0 .net "readReg1", 4 0, L_0000021e58c7eda0;  1 drivers
v0000021e58c7c6b0_0 .net "readReg2", 4 0, L_0000021e58c7e580;  1 drivers
v0000021e58c7ced0_0 .net "regWrite", 0 0, v0000021e58bf3660_0;  alias, 1 drivers
v0000021e58c7c4d0 .array "regs", 31 0, 31 0;
v0000021e58c7c890_0 .net "rst", 0 0, v0000021e58c7f520_0;  alias, 1 drivers
v0000021e58c7cd90_0 .net "writeData", 31 0, L_0000021e58c7f340;  alias, 1 drivers
v0000021e58c7c430_0 .net "writeReg", 4 0, L_0000021e58c7f700;  1 drivers
L_0000021e58c7e800 .concat [ 5 27 0 0], L_0000021e58c7eda0, L_0000021e58c80370;
L_0000021e58c7f3e0 .cmp/ne 32, L_0000021e58c7e800, L_0000021e58c803b8;
L_0000021e58c7fa20 .array/port v0000021e58c7c4d0, L_0000021e58c7f200;
L_0000021e58c7f200 .concat [ 5 2 0 0], L_0000021e58c7eda0, L_0000021e58c80400;
L_0000021e58c7f980 .functor MUXZ 32, L_0000021e58c80448, L_0000021e58c7fa20, L_0000021e58c7f3e0, C4<>;
L_0000021e58c7e6c0 .concat [ 5 27 0 0], L_0000021e58c7e580, L_0000021e58c80490;
L_0000021e58c7fde0 .cmp/ne 32, L_0000021e58c7e6c0, L_0000021e58c804d8;
L_0000021e58c7ef80 .array/port v0000021e58c7c4d0, L_0000021e58c7fac0;
L_0000021e58c7fac0 .concat [ 5 2 0 0], L_0000021e58c7e580, L_0000021e58c80520;
L_0000021e58c7ec60 .functor MUXZ 32, L_0000021e58c80568, L_0000021e58c7ef80, L_0000021e58c7fde0, C4<>;
    .scope S_0000021e58b9b240;
T_0 ;
    %wait E_0000021e58c04860;
    %load/vec4 v0000021e58c7bc80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021e58c7a100_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021e58c7bbe0_0;
    %assign/vec4 v0000021e58c7a100_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021e58b86c50;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021e58c7a240, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021e58c7a240, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021e58c7a240, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021e58c7a240, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021e58c7a240, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021e58c7a240, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021e58c7a240, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021e58c7a240, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021e58c7a240, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021e58c7a240, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021e58c7a240, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021e58c7a240, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021e58c7a240, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021e58c7a240, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021e58c7a240, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021e58c7a240, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021e58c7a240, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021e58c7a240, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021e58c7a240, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021e58c7a240, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021e58c7a240, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021e58c7a240, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021e58c7a240, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021e58c7a240, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021e58c7a240, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021e58c7a240, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021e58c7a240, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021e58c7a240, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021e58c7a240, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021e58c7a240, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021e58c7a240, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021e58c7a240, 4, 0;
    %vpi_call 11 21 "$readmemb", "TEST_INSTRUCTIONS.dat", v0000021e58c7a240 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000021e58b8ed80;
T_2 ;
    %wait E_0000021e58c05220;
    %load/vec4 v0000021e58bf3340_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e58bf3840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e58bf24e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e58bf2da0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021e58bf2bc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e58bf2580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e58bf2a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e58bf3660_0, 0, 1;
    %jmp T_2.7;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e58bf3840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e58bf24e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e58bf2da0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000021e58bf2bc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e58bf2580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e58bf2a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e58bf3660_0, 0, 1;
    %jmp T_2.7;
T_2.1 ;
    %load/vec4 v0000021e58bf2b20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021e58bf2bc0_0, 0, 2;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000021e58bf2bc0_0, 0, 2;
T_2.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e58bf3840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e58bf24e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e58bf2da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e58bf2580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e58bf2a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e58bf3660_0, 0, 1;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e58bf3840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e58bf24e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e58bf2da0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021e58bf2bc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e58bf2580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e58bf2a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e58bf3660_0, 0, 1;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e58bf3840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e58bf24e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e58bf2da0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021e58bf2bc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e58bf2580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e58bf2a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e58bf3660_0, 0, 1;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e58bf3840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e58bf24e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e58bf2da0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000021e58bf2bc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e58bf2580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e58bf2a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e58bf3660_0, 0, 1;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e58bf3840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e58bf24e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e58bf2da0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021e58bf2bc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e58bf2580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e58bf2a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e58bf3660_0, 0, 1;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000021e58b9b3d0;
T_3 ;
    %wait E_0000021e58c04860;
    %load/vec4 v0000021e58c7c890_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7c4d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7c4d0, 0, 4;
    %pushi/vec4 128, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7c4d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7c4d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7c4d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7c4d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7c4d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7c4d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7c4d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7c4d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7c4d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7c4d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7c4d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7c4d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7c4d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7c4d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7c4d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7c4d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7c4d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7c4d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7c4d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7c4d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7c4d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7c4d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7c4d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7c4d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7c4d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7c4d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7c4d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7c4d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7c4d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7c4d0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000021e58c7ced0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000021e58c7c430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.4, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.5, 8;
T_3.4 ; End of true expr.
    %load/vec4 v0000021e58c7cd90_0;
    %jmp/0 T_3.5, 8;
 ; End of false expr.
    %blend;
T_3.5;
    %load/vec4 v0000021e58c7c430_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7c4d0, 0, 4;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021e58b86ac0;
T_4 ;
    %wait E_0000021e58c055e0;
    %load/vec4 v0000021e58c7af60_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0000021e58c7aa60_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000021e58c7aa60_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021e58c7ace0_0, 0, 32;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0000021e58c7aa60_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000021e58c7aa60_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021e58c7ace0_0, 0, 32;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0000021e58c7aa60_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000021e58c7aa60_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021e58c7ace0_0, 0, 32;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0000021e58c7aa60_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0000021e58c7aa60_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021e58c7aa60_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021e58c7ace0_0, 0, 32;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0000021e58c7aa60_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000021e58c7aa60_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021e58c7aa60_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021e58c7aa60_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000021e58c7ace0_0, 0, 32;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0000021e58c7aa60_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0000021e58c7aa60_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021e58c7aa60_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021e58c7aa60_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000021e58c7ace0_0, 0, 32;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000021e58bcf4e0;
T_5 ;
    %wait E_0000021e58c05520;
    %load/vec4 v0000021e58bf1ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021e58bf2940_0, 0, 4;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021e58bf2940_0, 0, 4;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000021e58bf2940_0, 0, 4;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0000021e58bf2260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021e58bf2940_0, 0, 4;
    %jmp T_5.13;
T_5.5 ;
    %load/vec4 v0000021e58bf2300_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_5.14, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_5.15, 8;
T_5.14 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_5.15, 8;
 ; End of false expr.
    %blend;
T_5.15;
    %store/vec4 v0000021e58bf2940_0, 0, 4;
    %jmp T_5.13;
T_5.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000021e58bf2940_0, 0, 4;
    %jmp T_5.13;
T_5.7 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000021e58bf2940_0, 0, 4;
    %jmp T_5.13;
T_5.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000021e58bf2940_0, 0, 4;
    %jmp T_5.13;
T_5.9 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000021e58bf2940_0, 0, 4;
    %jmp T_5.13;
T_5.10 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000021e58bf2940_0, 0, 4;
    %jmp T_5.13;
T_5.11 ;
    %load/vec4 v0000021e58bf2300_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_5.16, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_5.17, 8;
T_5.16 ; End of true expr.
    %pushi/vec4 7, 0, 4;
    %jmp/0 T_5.17, 8;
 ; End of false expr.
    %blend;
T_5.17;
    %store/vec4 v0000021e58bf2940_0, 0, 4;
    %jmp T_5.13;
T_5.13 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000021e58bcf350;
T_6 ;
    %wait E_0000021e58c05420;
    %load/vec4 v0000021e58bf1e00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021e58bf23a0_0, 0, 32;
    %jmp T_6.9;
T_6.0 ;
    %load/vec4 v0000021e58bf2760_0;
    %load/vec4 v0000021e58bf32a0_0;
    %add;
    %store/vec4 v0000021e58bf23a0_0, 0, 32;
    %jmp T_6.9;
T_6.1 ;
    %load/vec4 v0000021e58bf2760_0;
    %load/vec4 v0000021e58bf32a0_0;
    %sub;
    %store/vec4 v0000021e58bf23a0_0, 0, 32;
    %jmp T_6.9;
T_6.2 ;
    %load/vec4 v0000021e58bf2760_0;
    %load/vec4 v0000021e58bf32a0_0;
    %or;
    %store/vec4 v0000021e58bf23a0_0, 0, 32;
    %jmp T_6.9;
T_6.3 ;
    %load/vec4 v0000021e58bf2760_0;
    %load/vec4 v0000021e58bf32a0_0;
    %and;
    %store/vec4 v0000021e58bf23a0_0, 0, 32;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v0000021e58bf2760_0;
    %load/vec4 v0000021e58bf32a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0000021e58bf23a0_0, 0, 32;
    %jmp T_6.9;
T_6.5 ;
    %load/vec4 v0000021e58bf2760_0;
    %load/vec4 v0000021e58bf32a0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000021e58bf23a0_0, 0, 32;
    %jmp T_6.9;
T_6.6 ;
    %load/vec4 v0000021e58bf2760_0;
    %load/vec4 v0000021e58bf32a0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000021e58bf23a0_0, 0, 32;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v0000021e58bf2760_0;
    %load/vec4 v0000021e58bf32a0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000021e58bf23a0_0, 0, 32;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000021e58b86930;
T_7 ;
    %wait E_0000021e58c04860;
    %load/vec4 v0000021e58c7ad80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 43, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 44, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 45, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 46, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 47, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 48, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 49, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 50, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 51, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 52, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 53, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 54, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 55, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 56, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 57, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 58, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 59, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 60, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 61, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 62, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 64, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 65, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 66, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 67, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 68, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 69, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 70, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 71, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 72, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 73, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 74, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 75, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 76, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 77, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 78, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 79, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 80, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 81, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 82, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 83, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 84, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 85, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 86, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 87, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 88, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 89, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 90, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 91, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 92, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 93, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 94, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 95, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 96, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 97, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 98, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 99, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 100, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 101, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 102, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 103, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 104, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 105, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 106, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 107, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 108, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 109, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 110, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 111, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 112, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 113, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 114, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 115, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 116, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 117, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 118, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 119, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 120, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 121, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 122, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 123, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 124, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 125, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 126, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 127, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000021e58c7b3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000021e58c7b1e0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000021e58bf3700_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %load/vec4 v0000021e58c7b1e0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000021e58bf3700_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %load/vec4 v0000021e58c7b1e0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000021e58bf3700_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
    %load/vec4 v0000021e58c7b1e0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0000021e58bf3700_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e58c7a600, 0, 4;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000021e58b86930;
T_8 ;
    %wait E_0000021e58c055a0;
    %load/vec4 v0000021e58c7aec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000021e58bf3700_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000021e58c7a600, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000021e58c7a920_0, 4, 8;
    %load/vec4 v0000021e58bf3700_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000021e58c7a600, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000021e58c7a920_0, 4, 8;
    %load/vec4 v0000021e58bf3700_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000021e58c7a600, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000021e58c7a920_0, 4, 8;
    %ix/getv 4, v0000021e58bf3700_0;
    %load/vec4a v0000021e58c7a600, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000021e58c7a920_0, 4, 8;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021e58c7a920_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000021e58c23bb0;
T_9 ;
    %delay 5, 0;
    %load/vec4 v0000021e58c7d6f0_0;
    %inv;
    %store/vec4 v0000021e58c7d6f0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000021e58c23bb0;
T_10 ;
    %vpi_call 3 20 "$dumpfile", "cpu_simulation_2.vcd" {0 0 0};
    %vpi_call 3 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021e58c23bb0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e58c7d6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e58c7f520_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e58c7f520_0, 0, 1;
    %vpi_call 3 27 "$monitor", "Time=%0t | PC=%h | Instr=%b | opcode=%b | ALU=%h | regWrite=%b | x2=%h | x5=%d | x6=%d | x8=%d", $time, v0000021e58c7c390_0, v0000021e58c7d0b0_0, v0000021e58bf3340_0, v0000021e58bf23a0_0, v0000021e58c7ced0_0, &A<v0000021e58c7c4d0, 2>, &A<v0000021e58c7c4d0, 5>, &A<v0000021e58c7c4d0, 6>, &A<v0000021e58c7c4d0, 8> {0 0 0};
    %delay 3000, 0;
    %vpi_call 3 42 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "./ShiftLeftOne.v";
    "tb_riscv_sc.v";
    "./SingleCycleCPU.v";
    "./ALU.v";
    "./ALUCtrl.v";
    "./Adder.v";
    "./Control.v";
    "./DataMemory.v";
    "./ImmGen.v";
    "./InstructionMemory.v";
    "./Mux2to1.v";
    "./PC.v";
    "./Register.v";
