// Seed: 3983865117
module module_0 (
    id_1#(
        .id_2(id_3),
        .id_4(1),
        .id_5("" - -1),
        .id_6(1),
        .id_7(1'h0)
    ),
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  parameter id_12 = 1;
  assign id_6 = id_9;
endmodule
module module_1 (
    output tri   id_0,
    output wand  id_1,
    output wire  id_2,
    input  uwire id_3,
    input  uwire id_4,
    input  wor   id_5,
    output wor   id_6,
    input  uwire id_7,
    input  wor   id_8
    , id_10
);
  wire id_11, id_12, id_13;
  always id_10 <= id_3;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_13,
      id_12,
      id_11
  );
endmodule
