// Seed: 3012665307
module module_0 (
    input  uwire id_0,
    output tri1  id_1,
    output uwire id_2,
    output uwire id_3,
    input  tri   id_4
);
  wire id_6;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input wire id_2,
    input supply1 id_3,
    input tri id_4,
    output tri0 id_5,
    output wor id_6,
    input uwire id_7
);
  assign id_5 = 1'd0;
  module_0(
      id_2, id_5, id_5, id_0, id_3
  );
  supply1 id_9 = id_4;
  assign id_5 = 1;
  wire id_10;
endmodule
