{
  "family": "STM32G0",
  "architecture": "arm-cortex-m0",
  "vendor": "Unknown",
  "mcus": {
    "STM32G041": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "WDG": {
          "instances": [
            {
              "name": "IWDG",
              "base": "0x40003000"
            },
            {
              "name": "WWDG",
              "base": "0x40002C00",
              "irq": 0
            }
          ],
          "registers": {
            "KR": {
              "offset": "0x00",
              "size": 32,
              "description": "Key register"
            },
            "PR": {
              "offset": "0x04",
              "size": 32,
              "description": "Prescaler register"
            },
            "RLR": {
              "offset": "0x08",
              "size": 32,
              "description": "Reload register"
            },
            "SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Status register"
            },
            "WINR": {
              "offset": "0x10",
              "size": 32,
              "description": "Window register"
            }
          },
          "bits": {
            "KR": {
              "KEY": {
                "bit": 0,
                "description": "Key value (write only, read\n              0x0000)",
                "width": 16
              }
            },
            "PR": {
              "PR": {
                "bit": 0,
                "description": "Prescaler divider",
                "width": 3
              }
            },
            "RLR": {
              "RL": {
                "bit": 0,
                "description": "Watchdog counter reload\n              value",
                "width": 12
              }
            },
            "SR": {
              "WVU": {
                "bit": 2,
                "description": "Watchdog counter window value\n              update"
              },
              "RVU": {
                "bit": 1,
                "description": "Watchdog counter reload value\n              update"
              },
              "PVU": {
                "bit": 0,
                "description": "Watchdog prescaler value\n              update"
              }
            },
            "WINR": {
              "WIN": {
                "bit": 0,
                "description": "Watchdog counter window\n              value",
                "width": 12
              }
            }
          }
        },
        "FLASH": {
          "instances": [
            {
              "name": "FLASH",
              "base": "0x40022000",
              "irq": 3
            }
          ],
          "registers": {
            "ACR": {
              "offset": "0x00",
              "size": 32,
              "description": "Access control register"
            },
            "KEYR": {
              "offset": "0x08",
              "size": 32,
              "description": "Flash key register"
            },
            "OPTKEYR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Option byte key register"
            },
            "SR": {
              "offset": "0x10",
              "size": 32,
              "description": "Status register"
            },
            "CR": {
              "offset": "0x14",
              "size": 32,
              "description": "Flash control register"
            },
            "ECCR": {
              "offset": "0x18",
              "size": 32,
              "description": "Flash ECC register"
            },
            "OPTR": {
              "offset": "0x20",
              "size": 32,
              "description": "Flash option register"
            },
            "PCROP1ASR": {
              "offset": "0x24",
              "size": 32,
              "description": "Flash PCROP zone A Start address\n          register"
            },
            "PCROP1AER": {
              "offset": "0x28",
              "size": 32,
              "description": "Flash PCROP zone A End address\n          register"
            },
            "WRP1AR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Flash WRP area A address\n          register"
            },
            "WRP1BR": {
              "offset": "0x30",
              "size": 32,
              "description": "Flash WRP area B address\n          register"
            },
            "PCROP1BSR": {
              "offset": "0x34",
              "size": 32,
              "description": "Flash PCROP zone B Start address\n          register"
            },
            "PCROP1BER": {
              "offset": "0x38",
              "size": 32,
              "description": "Flash PCROP zone B End address\n          register"
            },
            "SECR": {
              "offset": "0x80",
              "size": 32,
              "description": "Flash Security register"
            }
          },
          "bits": {
            "ACR": {
              "LATENCY": {
                "bit": 0,
                "description": "Latency",
                "width": 3
              },
              "PRFTEN": {
                "bit": 8,
                "description": "Prefetch enable"
              },
              "ICEN": {
                "bit": 9,
                "description": "Instruction cache enable"
              },
              "ICRST": {
                "bit": 11,
                "description": "Instruction cache reset"
              },
              "EMPTY": {
                "bit": 16,
                "description": "Flash User area empty"
              },
              "DBG_SWEN": {
                "bit": 18,
                "description": "Debug access software\n              enable"
              }
            },
            "KEYR": {
              "KEYR": {
                "bit": 0,
                "description": "KEYR",
                "width": 32
              }
            },
            "OPTKEYR": {
              "OPTKEYR": {
                "bit": 0,
                "description": "Option byte key",
                "width": 32
              }
            },
            "SR": {
              "EOP": {
                "bit": 0,
                "description": "End of operation"
              },
              "OPERR": {
                "bit": 1,
                "description": "Operation error"
              },
              "PROGERR": {
                "bit": 3,
                "description": "Programming error"
              },
              "WRPERR": {
                "bit": 4,
                "description": "Write protected error"
              },
              "PGAERR": {
                "bit": 5,
                "description": "Programming alignment\n              error"
              },
              "SIZERR": {
                "bit": 6,
                "description": "Size error"
              },
              "PGSERR": {
                "bit": 7,
                "description": "Programming sequence error"
              },
              "MISERR": {
                "bit": 8,
                "description": "Fast programming data miss\n              error"
              },
              "FASTERR": {
                "bit": 9,
                "description": "Fast programming error"
              },
              "RDERR": {
                "bit": 14,
                "description": "PCROP read error"
              },
              "OPTVERR": {
                "bit": 15,
                "description": "Option and Engineering bits loading\n              validity error"
              },
              "BSY": {
                "bit": 16,
                "description": "Busy"
              },
              "CFGBSY": {
                "bit": 18,
                "description": "Programming or erase configuration\n              busy."
              }
            },
            "CR": {
              "PG": {
                "bit": 0,
                "description": "Programming"
              },
              "PER": {
                "bit": 1,
                "description": "Page erase"
              },
              "MER": {
                "bit": 2,
                "description": "Mass erase"
              },
              "PNB": {
                "bit": 3,
                "description": "Page number",
                "width": 6
              },
              "STRT": {
                "bit": 16,
                "description": "Start"
              },
              "OPTSTRT": {
                "bit": 17,
                "description": "Options modification start"
              },
              "FSTPG": {
                "bit": 18,
                "description": "Fast programming"
              },
              "EOPIE": {
                "bit": 24,
                "description": "End of operation interrupt\n              enable"
              },
              "ERRIE": {
                "bit": 25,
                "description": "Error interrupt enable"
              },
              "RDERRIE": {
                "bit": 26,
                "description": "PCROP read error interrupt\n              enable"
              },
              "OBL_LAUNCH": {
                "bit": 27,
                "description": "Force the option byte\n              loading"
              },
              "SEC_PROT": {
                "bit": 28,
                "description": "Securable memory area protection\n              enable"
              },
              "OPTLOCK": {
                "bit": 30,
                "description": "Options Lock"
              },
              "LOCK": {
                "bit": 31,
                "description": "FLASH_CR Lock"
              }
            },
            "ECCR": {
              "ADDR_ECC": {
                "bit": 0,
                "description": "ECC fail address",
                "width": 14
              },
              "SYSF_ECC": {
                "bit": 20,
                "description": "ECC fail for Corrected ECC Error or\n              Double ECC Error in info block"
              },
              "ECCIE": {
                "bit": 24,
                "description": "ECC correction interrupt\n              enable"
              },
              "ECCC": {
                "bit": 30,
                "description": "ECC correction"
              },
              "ECCD": {
                "bit": 31,
                "description": "ECC detection"
              }
            },
            "OPTR": {
              "RDP": {
                "bit": 0,
                "description": "Read protection level",
                "width": 8
              },
              "BOREN": {
                "bit": 8,
                "description": "BOR reset Level"
              },
              "BORF_LEV": {
                "bit": 9,
                "description": "These bits contain the VDD supply level\n              threshold that activates the reset",
                "width": 2
              },
              "BORR_LEV": {
                "bit": 11,
                "description": "These bits contain the VDD supply level\n              threshold that releases the reset.",
                "width": 2
              },
              "nRST_STOP": {
                "bit": 13,
                "description": "nRST_STOP"
              },
              "nRST_STDBY": {
                "bit": 14,
                "description": "nRST_STDBY"
              },
              "nRSTS_HDW": {
                "bit": 15,
                "description": "nRSTS_HDW"
              },
              "IDWG_SW": {
                "bit": 16,
                "description": "Independent watchdog\n              selection"
              },
              "IWDG_STOP": {
                "bit": 17,
                "description": "Independent watchdog counter freeze in\n              Stop mode"
              },
              "IWDG_STDBY": {
                "bit": 18,
                "description": "Independent watchdog counter freeze in\n              Standby mode"
              },
              "WWDG_SW": {
                "bit": 19,
                "description": "Window watchdog selection"
              },
              "RAM_PARITY_CHECK": {
                "bit": 22,
                "description": "SRAM parity check control"
              },
              "nBOOT_SEL": {
                "bit": 24,
                "description": "nBOOT_SEL"
              },
              "nBOOT1": {
                "bit": 25,
                "description": "Boot configuration"
              },
              "nBOOT0": {
                "bit": 26,
                "description": "nBOOT0 option bit"
              },
              "NRST_MODE": {
                "bit": 27,
                "description": "NRST_MODE",
                "width": 2
              },
              "IRHEN": {
                "bit": 29,
                "description": "Internal reset holder enable\n              bit"
              }
            },
            "PCROP1ASR": {
              "PCROP1A_STRT": {
                "bit": 0,
                "description": "PCROP1A area start offset",
                "width": 8
              }
            },
            "PCROP1AER": {
              "PCROP1A_END": {
                "bit": 0,
                "description": "PCROP1A area end offset",
                "width": 8
              },
              "PCROP_RDP": {
                "bit": 31,
                "description": "PCROP area preserved when RDP level\n              decreased"
              }
            },
            "WRP1AR": {
              "WRP1A_STRT": {
                "bit": 0,
                "description": "WRP area A start offset",
                "width": 6
              },
              "WRP1A_END": {
                "bit": 16,
                "description": "WRP area A end offset",
                "width": 6
              }
            },
            "WRP1BR": {
              "WRP1B_STRT": {
                "bit": 0,
                "description": "WRP area B start offset",
                "width": 6
              },
              "WRP1B_END": {
                "bit": 16,
                "description": "WRP area B end offset",
                "width": 6
              }
            },
            "PCROP1BSR": {
              "PCROP1B_STRT": {
                "bit": 0,
                "description": "PCROP1B area start offset",
                "width": 8
              }
            },
            "PCROP1BER": {
              "PCROP1B_END": {
                "bit": 0,
                "description": "PCROP1B area end offset",
                "width": 8
              }
            },
            "SECR": {
              "SEC_SIZE": {
                "bit": 0,
                "description": "Securable memory area size",
                "width": 7
              },
              "BOOT_LOCK": {
                "bit": 16,
                "description": "used to force boot from user\n              area"
              }
            }
          }
        },
        "RCC": {
          "instances": [
            {
              "name": "RCC",
              "base": "0x40021000",
              "irq": 4
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Clock control register"
            },
            "ICSCR": {
              "offset": "0x04",
              "size": 32,
              "description": "Internal clock sources calibration\n          register"
            },
            "CFGR": {
              "offset": "0x08",
              "size": 32,
              "description": "Clock configuration register"
            },
            "PLLSYSCFGR": {
              "offset": "0x0C",
              "size": 32,
              "description": "PLL configuration register"
            },
            "CIER": {
              "offset": "0x18",
              "size": 32,
              "description": "Clock interrupt enable\n          register"
            },
            "CIFR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Clock interrupt flag register"
            },
            "CICR": {
              "offset": "0x20",
              "size": 32,
              "description": "Clock interrupt clear register"
            },
            "AHBRSTR": {
              "offset": "0x28",
              "size": 32,
              "description": "AHB peripheral reset register"
            },
            "IOPRSTR": {
              "offset": "0x24",
              "size": 32,
              "description": "GPIO reset register"
            },
            "APBRSTR1": {
              "offset": "0x2C",
              "size": 32,
              "description": "APB peripheral reset register\n          1"
            },
            "APBRSTR2": {
              "offset": "0x30",
              "size": 32,
              "description": "APB peripheral reset register\n          2"
            },
            "IOPENR": {
              "offset": "0x34",
              "size": 32,
              "description": "GPIO clock enable register"
            },
            "AHBENR": {
              "offset": "0x38",
              "size": 32,
              "description": "AHB peripheral clock enable\n          register"
            },
            "APBENR1": {
              "offset": "0x3C",
              "size": 32,
              "description": "APB peripheral clock enable register\n          1"
            },
            "APBENR2": {
              "offset": "0x40",
              "size": 32,
              "description": "APB peripheral clock enable register\n          2"
            },
            "IOPSMENR": {
              "offset": "0x44",
              "size": 32,
              "description": "GPIO in Sleep mode clock enable\n          register"
            },
            "AHBSMENR": {
              "offset": "0x48",
              "size": 32,
              "description": "AHB peripheral clock enable in Sleep mode\n          register"
            },
            "APBSMENR1": {
              "offset": "0x4C",
              "size": 32,
              "description": "APB peripheral clock enable in Sleep mode\n          register 1"
            },
            "APBSMENR2": {
              "offset": "0x50",
              "size": 32,
              "description": "APB peripheral clock enable in Sleep mode\n          register 2"
            },
            "CCIPR": {
              "offset": "0x54",
              "size": 32,
              "description": "Peripherals independent clock configuration\n          register"
            },
            "BDCR": {
              "offset": "0x5C",
              "size": 32,
              "description": "RTC domain control register"
            },
            "CSR": {
              "offset": "0x60",
              "size": 32,
              "description": "Control/status register"
            }
          },
          "bits": {
            "CR": {
              "HSION": {
                "bit": 8,
                "description": "HSI16 clock enable"
              },
              "HSIKERON": {
                "bit": 9,
                "description": "HSI16 always enable for peripheral\n              kernels"
              },
              "HSIRDY": {
                "bit": 10,
                "description": "HSI16 clock ready flag"
              },
              "HSIDIV": {
                "bit": 11,
                "description": "HSI16 clock division\n              factor",
                "width": 3
              },
              "HSEON": {
                "bit": 16,
                "description": "HSE clock enable"
              },
              "HSERDY": {
                "bit": 17,
                "description": "HSE clock ready flag"
              },
              "HSEBYP": {
                "bit": 18,
                "description": "HSE crystal oscillator\n              bypass"
              },
              "CSSON": {
                "bit": 19,
                "description": "Clock security system\n              enable"
              },
              "PLLON": {
                "bit": 24,
                "description": "PLL enable"
              },
              "PLLRDY": {
                "bit": 25,
                "description": "PLL clock ready flag"
              }
            },
            "ICSCR": {
              "HSICAL": {
                "bit": 0,
                "description": "HSI16 clock calibration",
                "width": 8
              },
              "HSITRIM": {
                "bit": 8,
                "description": "HSI16 clock trimming",
                "width": 7
              }
            },
            "CFGR": {
              "MCOPRE": {
                "bit": 28,
                "description": "Microcontroller clock output\n              prescaler",
                "width": 3
              },
              "MCOSEL": {
                "bit": 24,
                "description": "Microcontroller clock\n              output",
                "width": 3
              },
              "PPRE": {
                "bit": 12,
                "description": "APB prescaler",
                "width": 3
              },
              "HPRE": {
                "bit": 8,
                "description": "AHB prescaler",
                "width": 4
              },
              "SWS": {
                "bit": 3,
                "description": "System clock switch status",
                "width": 3
              },
              "SW": {
                "bit": 0,
                "description": "System clock switch",
                "width": 3
              }
            },
            "PLLSYSCFGR": {
              "PLLSRC": {
                "bit": 0,
                "description": "PLL input clock source",
                "width": 2
              },
              "PLLM": {
                "bit": 4,
                "description": "Division factor M of the PLL input clock\n              divider",
                "width": 3
              },
              "PLLN": {
                "bit": 8,
                "description": "PLL frequency multiplication factor\n              N",
                "width": 7
              },
              "PLLPEN": {
                "bit": 16,
                "description": "PLLPCLK clock output\n              enable"
              },
              "PLLP": {
                "bit": 17,
                "description": "PLL VCO division factor P for PLLPCLK\n              clock output",
                "width": 5
              },
              "PLLQEN": {
                "bit": 24,
                "description": "PLLQCLK clock output\n              enable"
              },
              "PLLQ": {
                "bit": 25,
                "description": "PLL VCO division factor Q for PLLQCLK\n              clock output",
                "width": 3
              },
              "PLLREN": {
                "bit": 28,
                "description": "PLLRCLK clock output\n              enable"
              },
              "PLLR": {
                "bit": 29,
                "description": "PLL VCO division factor R for PLLRCLK\n              clock output",
                "width": 3
              }
            },
            "CIER": {
              "LSIRDYIE": {
                "bit": 0,
                "description": "LSI ready interrupt enable"
              },
              "LSERDYIE": {
                "bit": 1,
                "description": "LSE ready interrupt enable"
              },
              "HSIRDYIE": {
                "bit": 3,
                "description": "HSI ready interrupt enable"
              },
              "HSERDYIE": {
                "bit": 4,
                "description": "HSE ready interrupt enable"
              },
              "PLLSYSRDYIE": {
                "bit": 5,
                "description": "PLL ready interrupt enable"
              }
            },
            "CIFR": {
              "LSIRDYF": {
                "bit": 0,
                "description": "LSI ready interrupt flag"
              },
              "LSERDYF": {
                "bit": 1,
                "description": "LSE ready interrupt flag"
              },
              "HSIRDYF": {
                "bit": 3,
                "description": "HSI ready interrupt flag"
              },
              "HSERDYF": {
                "bit": 4,
                "description": "HSE ready interrupt flag"
              },
              "PLLSYSRDYF": {
                "bit": 5,
                "description": "PLL ready interrupt flag"
              },
              "CSSF": {
                "bit": 8,
                "description": "Clock security system interrupt\n              flag"
              },
              "LSECSSF": {
                "bit": 9,
                "description": "LSE Clock security system interrupt\n              flag"
              }
            },
            "CICR": {
              "LSIRDYC": {
                "bit": 0,
                "description": "LSI ready interrupt clear"
              },
              "LSERDYC": {
                "bit": 1,
                "description": "LSE ready interrupt clear"
              },
              "HSIRDYC": {
                "bit": 3,
                "description": "HSI ready interrupt clear"
              },
              "HSERDYC": {
                "bit": 4,
                "description": "HSE ready interrupt clear"
              },
              "PLLSYSRDYC": {
                "bit": 5,
                "description": "PLL ready interrupt clear"
              },
              "CSSC": {
                "bit": 8,
                "description": "Clock security system interrupt\n              clear"
              },
              "LSECSSC": {
                "bit": 9,
                "description": "LSE Clock security system interrupt\n              clear"
              }
            },
            "AHBRSTR": {
              "DMARST": {
                "bit": 0,
                "description": "DMA1 reset"
              },
              "FLASHRST": {
                "bit": 8,
                "description": "FLITF reset"
              },
              "CRCRST": {
                "bit": 12,
                "description": "CRC reset"
              },
              "AESRST": {
                "bit": 16,
                "description": "AES hardware accelerator\n              reset"
              },
              "RNGRST": {
                "bit": 18,
                "description": "Random number generator\n              reset"
              }
            },
            "IOPRSTR": {
              "IOPARST": {
                "bit": 0,
                "description": "I/O port A reset"
              },
              "IOPBRST": {
                "bit": 1,
                "description": "I/O port B reset"
              },
              "IOPCRST": {
                "bit": 2,
                "description": "I/O port C reset"
              },
              "IOPDRST": {
                "bit": 3,
                "description": "I/O port D reset"
              },
              "IOPFRST": {
                "bit": 5,
                "description": "I/O port F reset"
              }
            },
            "APBRSTR1": {
              "TIM2RST": {
                "bit": 0,
                "description": "TIM2 timer reset"
              },
              "TIM3RST": {
                "bit": 1,
                "description": "TIM3 timer reset"
              },
              "SPI2RST": {
                "bit": 14,
                "description": "SPI2 reset"
              },
              "USART2RST": {
                "bit": 17,
                "description": "USART2 reset"
              },
              "LPUART1RST": {
                "bit": 20,
                "description": "LPUART1 reset"
              },
              "I2C1RST": {
                "bit": 21,
                "description": "I2C1 reset"
              },
              "I2C2RST": {
                "bit": 22,
                "description": "I2C2 reset"
              },
              "DBGRST": {
                "bit": 27,
                "description": "Debug support reset"
              },
              "PWRRST": {
                "bit": 28,
                "description": "Power interface reset"
              },
              "LPTIM2RST": {
                "bit": 30,
                "description": "Low Power Timer 2 reset"
              },
              "LPTIM1RST": {
                "bit": 31,
                "description": "Low Power Timer 1 reset"
              }
            },
            "APBRSTR2": {
              "SYSCFGRST": {
                "bit": 0,
                "description": "SYSCFG, COMP and VREFBUF\n              reset"
              },
              "TIM1RST": {
                "bit": 11,
                "description": "TIM1 timer reset"
              },
              "SPI1RST": {
                "bit": 12,
                "description": "SPI1 reset"
              },
              "USART1RST": {
                "bit": 14,
                "description": "USART1 reset"
              },
              "TIM14RST": {
                "bit": 15,
                "description": "TIM14 timer reset"
              },
              "TIM16RST": {
                "bit": 17,
                "description": "TIM16 timer reset"
              },
              "TIM17RST": {
                "bit": 18,
                "description": "TIM17 timer reset"
              },
              "ADCRST": {
                "bit": 20,
                "description": "ADC reset"
              }
            },
            "IOPENR": {
              "IOPAEN": {
                "bit": 0,
                "description": "I/O port A clock enable"
              },
              "IOPBEN": {
                "bit": 1,
                "description": "I/O port B clock enable"
              },
              "IOPCEN": {
                "bit": 2,
                "description": "I/O port C clock enable"
              },
              "IOPDEN": {
                "bit": 3,
                "description": "I/O port D clock enable"
              },
              "IOPFEN": {
                "bit": 5,
                "description": "I/O port F clock enable"
              }
            },
            "AHBENR": {
              "DMAEN": {
                "bit": 0,
                "description": "DMA clock enable"
              },
              "FLASHEN": {
                "bit": 8,
                "description": "Flash memory interface clock\n              enable"
              },
              "CRCEN": {
                "bit": 12,
                "description": "CRC clock enable"
              },
              "AESEN": {
                "bit": 16,
                "description": "AES hardware accelerator"
              },
              "RNGEN": {
                "bit": 18,
                "description": "Random number generator clock\n              enable"
              }
            },
            "APBENR1": {
              "TIM2EN": {
                "bit": 0,
                "description": "TIM2 timer clock enable"
              },
              "TIM3EN": {
                "bit": 1,
                "description": "TIM3 timer clock enable"
              },
              "RTCAPBEN": {
                "bit": 10,
                "description": "RTC APB clock enable"
              },
              "WWDGEN": {
                "bit": 11,
                "description": "WWDG clock enable"
              },
              "SPI2EN": {
                "bit": 14,
                "description": "SPI2 clock enable"
              },
              "USART2EN": {
                "bit": 17,
                "description": "USART2 clock enable"
              },
              "LPUART1EN": {
                "bit": 20,
                "description": "LPUART1 clock enable"
              },
              "I2C1EN": {
                "bit": 21,
                "description": "I2C1 clock enable"
              },
              "I2C2EN": {
                "bit": 22,
                "description": "I2C2 clock enable"
              },
              "DBGEN": {
                "bit": 27,
                "description": "Debug support clock enable"
              },
              "PWREN": {
                "bit": 28,
                "description": "Power interface clock\n              enable"
              },
              "LPTIM2EN": {
                "bit": 30,
                "description": "LPTIM2 clock enable"
              },
              "LPTIM1EN": {
                "bit": 31,
                "description": "LPTIM1 clock enable"
              }
            },
            "APBENR2": {
              "SYSCFGEN": {
                "bit": 0,
                "description": "SYSCFG, COMP and VREFBUF clock\n              enable"
              },
              "TIM1EN": {
                "bit": 11,
                "description": "TIM1 timer clock enable"
              },
              "SPI1EN": {
                "bit": 12,
                "description": "SPI1 clock enable"
              },
              "USART1EN": {
                "bit": 14,
                "description": "USART1 clock enable"
              },
              "TIM14EN": {
                "bit": 15,
                "description": "TIM14 timer clock enable"
              },
              "TIM16EN": {
                "bit": 17,
                "description": "TIM16 timer clock enable"
              },
              "TIM17EN": {
                "bit": 18,
                "description": "TIM16 timer clock enable"
              },
              "ADCEN": {
                "bit": 20,
                "description": "ADC clock enable"
              }
            },
            "IOPSMENR": {
              "IOPASMEN": {
                "bit": 0,
                "description": "I/O port A clock enable during Sleep\n              mode"
              },
              "IOPBSMEN": {
                "bit": 1,
                "description": "I/O port B clock enable during Sleep\n              mode"
              },
              "IOPCSMEN": {
                "bit": 2,
                "description": "I/O port C clock enable during Sleep\n              mode"
              },
              "IOPDSMEN": {
                "bit": 3,
                "description": "I/O port D clock enable during Sleep\n              mode"
              },
              "IOPFSMEN": {
                "bit": 5,
                "description": "I/O port F clock enable during Sleep\n              mode"
              }
            },
            "AHBSMENR": {
              "DMASMEN": {
                "bit": 0,
                "description": "DMA clock enable during Sleep\n              mode"
              },
              "FLASHSMEN": {
                "bit": 8,
                "description": "Flash memory interface clock enable\n              during Sleep mode"
              },
              "SRAMSMEN": {
                "bit": 9,
                "description": "SRAM clock enable during Sleep\n              mode"
              },
              "CRCSMEN": {
                "bit": 12,
                "description": "CRC clock enable during Sleep\n              mode"
              },
              "AESSMEN": {
                "bit": 16,
                "description": "AES hardware accelerator clock enable\n              during Sleep mode"
              },
              "RNGSMEN": {
                "bit": 18,
                "description": "Random number generator clock enable\n              during Sleep mode"
              }
            },
            "APBSMENR1": {
              "TIM2SMEN": {
                "bit": 0,
                "description": "TIM2 timer clock enable during Sleep\n              mode"
              },
              "TIM3SMEN": {
                "bit": 1,
                "description": "TIM3 timer clock enable during Sleep\n              mode"
              },
              "RTCAPBSMEN": {
                "bit": 10,
                "description": "RTC APB clock enable during Sleep\n              mode"
              },
              "WWDGSMEN": {
                "bit": 11,
                "description": "WWDG clock enable during Sleep\n              mode"
              },
              "SPI2SMEN": {
                "bit": 14,
                "description": "SPI2 clock enable during Sleep\n              mode"
              },
              "USART2SMEN": {
                "bit": 17,
                "description": "USART2 clock enable during Sleep\n              mode"
              },
              "LPUART1SMEN": {
                "bit": 20,
                "description": "LPUART1 clock enable during Sleep\n              mode"
              },
              "I2C1SMEN": {
                "bit": 21,
                "description": "I2C1 clock enable during Sleep\n              mode"
              },
              "I2C2SMEN": {
                "bit": 22,
                "description": "I2C2 clock enable during Sleep\n              mode"
              },
              "DBGSMEN": {
                "bit": 27,
                "description": "Debug support clock enable during Sleep\n              mode"
              },
              "PWRSMEN": {
                "bit": 28,
                "description": "Power interface clock enable during\n              Sleep mode"
              },
              "LPTIM2SMEN": {
                "bit": 30,
                "description": "Low Power Timer 2 clock enable during\n              Sleep mode"
              },
              "LPTIM1SMEN": {
                "bit": 31,
                "description": "Low Power Timer 1 clock enable during\n              Sleep mode"
              }
            },
            "APBSMENR2": {
              "SYSCFGSMEN": {
                "bit": 0,
                "description": "SYSCFG, COMP and VREFBUF clock enable\n              during Sleep mode"
              },
              "TIM1SMEN": {
                "bit": 11,
                "description": "TIM1 timer clock enable during Sleep\n              mode"
              },
              "SPI1SMEN": {
                "bit": 12,
                "description": "SPI1 clock enable during Sleep\n              mode"
              },
              "USART1SMEN": {
                "bit": 14,
                "description": "USART1 clock enable during Sleep\n              mode"
              },
              "TIM14SMEN": {
                "bit": 15,
                "description": "TIM14 timer clock enable during Sleep\n              mode"
              },
              "TIM16SMEN": {
                "bit": 17,
                "description": "TIM16 timer clock enable during Sleep\n              mode"
              },
              "TIM17SMEN": {
                "bit": 18,
                "description": "TIM16 timer clock enable during Sleep\n              mode"
              },
              "ADCSMEN": {
                "bit": 20,
                "description": "ADC clock enable during Sleep\n              mode"
              }
            },
            "CCIPR": {
              "USART1SEL": {
                "bit": 0,
                "description": "USART1 clock source\n              selection",
                "width": 2
              },
              "LPUART1SEL": {
                "bit": 10,
                "description": "LPUART1 clock source\n              selection",
                "width": 2
              },
              "I2C1SEL": {
                "bit": 12,
                "description": "I2C1 clock source\n              selection",
                "width": 2
              },
              "I2S2SEL": {
                "bit": 14,
                "description": "I2S1 clock source\n              selection",
                "width": 2
              },
              "LPTIM1SEL": {
                "bit": 18,
                "description": "LPTIM1 clock source\n              selection",
                "width": 2
              },
              "LPTIM2SEL": {
                "bit": 20,
                "description": "LPTIM2 clock source\n              selection",
                "width": 2
              },
              "TIM1SEL": {
                "bit": 22,
                "description": "TIM1 clock source\n              selection"
              },
              "RNGSEL": {
                "bit": 26,
                "description": "RNG clock source selection",
                "width": 2
              },
              "RNGDIV": {
                "bit": 28,
                "description": "Division factor of RNG clock\n              divider",
                "width": 2
              },
              "ADCSEL": {
                "bit": 30,
                "description": "ADCs clock source\n              selection",
                "width": 2
              }
            },
            "BDCR": {
              "LSEON": {
                "bit": 0,
                "description": "LSE oscillator enable"
              },
              "LSERDY": {
                "bit": 1,
                "description": "LSE oscillator ready"
              },
              "LSEBYP": {
                "bit": 2,
                "description": "LSE oscillator bypass"
              },
              "LSEDRV": {
                "bit": 3,
                "description": "LSE oscillator drive\n              capability",
                "width": 2
              },
              "LSECSSON": {
                "bit": 5,
                "description": "CSS on LSE enable"
              },
              "LSECSSD": {
                "bit": 6,
                "description": "CSS on LSE failure\n              Detection"
              },
              "RTCSEL": {
                "bit": 8,
                "description": "RTC clock source selection",
                "width": 2
              },
              "RTCEN": {
                "bit": 15,
                "description": "RTC clock enable"
              },
              "BDRST": {
                "bit": 16,
                "description": "RTC domain software reset"
              },
              "LSCOEN": {
                "bit": 24,
                "description": "Low-speed clock output (LSCO)\n              enable"
              },
              "LSCOSEL": {
                "bit": 25,
                "description": "Low-speed clock output\n              selection"
              }
            },
            "CSR": {
              "LSION": {
                "bit": 0,
                "description": "LSI oscillator enable"
              },
              "LSIRDY": {
                "bit": 1,
                "description": "LSI oscillator ready"
              },
              "RMVF": {
                "bit": 23,
                "description": "Remove reset flags"
              },
              "OBLRSTF": {
                "bit": 25,
                "description": "Option byte loader reset\n              flag"
              },
              "PINRSTF": {
                "bit": 26,
                "description": "Pin reset flag"
              },
              "PWRRSTF": {
                "bit": 27,
                "description": "BOR or POR/PDR flag"
              },
              "SFTRSTF": {
                "bit": 28,
                "description": "Software reset flag"
              },
              "IWDGRSTF": {
                "bit": 29,
                "description": "Independent window watchdog reset\n              flag"
              },
              "WWDGRSTF": {
                "bit": 30,
                "description": "Window watchdog reset flag"
              },
              "LPWRRSTF": {
                "bit": 31,
                "description": "Low-power reset flag"
              }
            }
          }
        },
        "PWR": {
          "instances": [
            {
              "name": "PWR",
              "base": "0x40007000"
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Power control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Power control register 2"
            },
            "CR3": {
              "offset": "0x08",
              "size": 32,
              "description": "Power control register 3"
            },
            "CR4": {
              "offset": "0x0C",
              "size": 32,
              "description": "Power control register 4"
            },
            "SR1": {
              "offset": "0x10",
              "size": 32,
              "description": "Power status register 1"
            },
            "SR2": {
              "offset": "0x14",
              "size": 32,
              "description": "Power status register 2"
            },
            "SCR": {
              "offset": "0x18",
              "size": 32,
              "description": "Power status clear register"
            },
            "PUCRA": {
              "offset": "0x20",
              "size": 32,
              "description": "Power Port A pull-up control\n          register"
            },
            "PDCRA": {
              "offset": "0x24",
              "size": 32,
              "description": "Power Port A pull-down control\n          register"
            },
            "PUCRB": {
              "offset": "0x28",
              "size": 32,
              "description": "Power Port B pull-up control\n          register"
            },
            "PDCRB": {
              "offset": "0x2C",
              "size": 32,
              "description": "Power Port B pull-down control\n          register"
            },
            "PUCRC": {
              "offset": "0x30",
              "size": 32,
              "description": "Power Port C pull-up control\n          register"
            },
            "PDCRC": {
              "offset": "0x34",
              "size": 32,
              "description": "Power Port C pull-down control\n          register"
            },
            "PUCRD": {
              "offset": "0x38",
              "size": 32,
              "description": "Power Port D pull-up control\n          register"
            },
            "PDCRD": {
              "offset": "0x3C",
              "size": 32,
              "description": "Power Port D pull-down control\n          register"
            },
            "PUCRF": {
              "offset": "0x48",
              "size": 32,
              "description": "Power Port F pull-up control\n          register"
            },
            "PDCRF": {
              "offset": "0x4C",
              "size": 32,
              "description": "Power Port F pull-down control\n          register"
            }
          },
          "bits": {
            "CR1": {
              "LPR": {
                "bit": 14,
                "description": "Low-power run"
              },
              "VOS": {
                "bit": 9,
                "description": "Voltage scaling range\n              selection",
                "width": 2
              },
              "DBP": {
                "bit": 8,
                "description": "Disable backup domain write\n              protection"
              },
              "FPD_LPSLP": {
                "bit": 5,
                "description": "Flash memory powered down during\n              Low-power sleep mode"
              },
              "FPD_LPRUN": {
                "bit": 4,
                "description": "Flash memory powered down during\n              Low-power run mode"
              },
              "FPD_STOP": {
                "bit": 3,
                "description": "Flash memory powered down during Stop\n              mode"
              },
              "LPMS": {
                "bit": 0,
                "description": "Low-power mode selection",
                "width": 3
              }
            },
            "CR2": {
              "PVDE": {
                "bit": 0,
                "description": "Power voltage detector\n              enable"
              },
              "PVDFT": {
                "bit": 1,
                "description": "Power voltage detector falling threshold\n              selection",
                "width": 3
              },
              "PVDRT": {
                "bit": 4,
                "description": "Power voltage detector rising threshold\n              selection",
                "width": 3
              }
            },
            "CR3": {
              "EWUP1": {
                "bit": 0,
                "description": "Enable Wakeup pin WKUP1"
              },
              "EWUP2": {
                "bit": 1,
                "description": "Enable Wakeup pin WKUP2"
              },
              "EWUP4": {
                "bit": 3,
                "description": "Enable Wakeup pin WKUP4"
              },
              "EWUP5": {
                "bit": 4,
                "description": "Enable WKUP5 wakeup pin"
              },
              "EWUP6": {
                "bit": 5,
                "description": "Enable WKUP6 wakeup pin"
              },
              "RRS": {
                "bit": 8,
                "description": "SRAM retention in Standby\n              mode"
              },
              "ULPEN": {
                "bit": 9,
                "description": "Enable the periodical sampling mode for\n              PDR detection"
              },
              "APC": {
                "bit": 10,
                "description": "Apply pull-up and pull-down\n              configuration"
              },
              "EIWUL": {
                "bit": 15,
                "description": "Enable internal wakeup\n              line"
              }
            },
            "CR4": {
              "WP1": {
                "bit": 0,
                "description": "Wakeup pin WKUP1 polarity"
              },
              "WP2": {
                "bit": 1,
                "description": "Wakeup pin WKUP2 polarity"
              },
              "WP4": {
                "bit": 3,
                "description": "Wakeup pin WKUP4 polarity"
              },
              "WP5": {
                "bit": 4,
                "description": "Wakeup pin WKUP5 polarity"
              },
              "WP6": {
                "bit": 5,
                "description": "WKUP6 wakeup pin polarity"
              },
              "VBE": {
                "bit": 8,
                "description": "VBAT battery charging\n              enable"
              },
              "VBRS": {
                "bit": 9,
                "description": "VBAT battery charging resistor\n              selection"
              }
            },
            "SR1": {
              "WUF1": {
                "bit": 0,
                "description": "Wakeup flag 1"
              },
              "WUF2": {
                "bit": 1,
                "description": "Wakeup flag 2"
              },
              "WUF4": {
                "bit": 3,
                "description": "Wakeup flag 4"
              },
              "WUF5": {
                "bit": 4,
                "description": "Wakeup flag 5"
              },
              "WUF6": {
                "bit": 5,
                "description": "Wakeup flag 6"
              },
              "SBF": {
                "bit": 8,
                "description": "Standby flag"
              },
              "WUFI": {
                "bit": 15,
                "description": "Wakeup flag internal"
              }
            },
            "SR2": {
              "PVDO": {
                "bit": 11,
                "description": "Power voltage detector\n              output"
              },
              "VOSF": {
                "bit": 10,
                "description": "Voltage scaling flag"
              },
              "REGLPF": {
                "bit": 9,
                "description": "Low-power regulator flag"
              },
              "REGLPS": {
                "bit": 8,
                "description": "Low-power regulator\n              started"
              },
              "FLASH_RDY": {
                "bit": 7,
                "description": "Flash ready flag"
              }
            },
            "SCR": {
              "CSBF": {
                "bit": 8,
                "description": "Clear standby flag"
              },
              "CWUF6": {
                "bit": 5,
                "description": "Clear wakeup flag 6"
              },
              "CWUF5": {
                "bit": 4,
                "description": "Clear wakeup flag 5"
              },
              "CWUF4": {
                "bit": 3,
                "description": "Clear wakeup flag 4"
              },
              "CWUF2": {
                "bit": 1,
                "description": "Clear wakeup flag 2"
              },
              "CWUF1": {
                "bit": 0,
                "description": "Clear wakeup flag 1"
              }
            },
            "PUCRA": {
              "PU15": {
                "bit": 15,
                "description": "Port A pull-up bit y\n              (y=0..15)"
              },
              "PU14": {
                "bit": 14,
                "description": "Port A pull-up bit y\n              (y=0..15)"
              },
              "PU13": {
                "bit": 13,
                "description": "Port A pull-up bit y\n              (y=0..15)"
              },
              "PU12": {
                "bit": 12,
                "description": "Port A pull-up bit y\n              (y=0..15)"
              },
              "PU11": {
                "bit": 11,
                "description": "Port A pull-up bit y\n              (y=0..15)"
              },
              "PU10": {
                "bit": 10,
                "description": "Port A pull-up bit y\n              (y=0..15)"
              },
              "PU9": {
                "bit": 9,
                "description": "Port A pull-up bit y\n              (y=0..15)"
              },
              "PU8": {
                "bit": 8,
                "description": "Port A pull-up bit y\n              (y=0..15)"
              },
              "PU7": {
                "bit": 7,
                "description": "Port A pull-up bit y\n              (y=0..15)"
              },
              "PU6": {
                "bit": 6,
                "description": "Port A pull-up bit y\n              (y=0..15)"
              },
              "PU5": {
                "bit": 5,
                "description": "Port A pull-up bit y\n              (y=0..15)"
              },
              "PU4": {
                "bit": 4,
                "description": "Port A pull-up bit y\n              (y=0..15)"
              },
              "PU3": {
                "bit": 3,
                "description": "Port A pull-up bit y\n              (y=0..15)"
              },
              "PU2": {
                "bit": 2,
                "description": "Port A pull-up bit y\n              (y=0..15)"
              },
              "PU1": {
                "bit": 1,
                "description": "Port A pull-up bit y\n              (y=0..15)"
              },
              "PU0": {
                "bit": 0,
                "description": "Port A pull-up bit y\n              (y=0..15)"
              }
            },
            "PDCRA": {
              "PD15": {
                "bit": 15,
                "description": "Port A pull-down bit y\n              (y=0..15)"
              },
              "PD14": {
                "bit": 14,
                "description": "Port A pull-down bit y\n              (y=0..15)"
              },
              "PD13": {
                "bit": 13,
                "description": "Port A pull-down bit y\n              (y=0..15)"
              },
              "PD12": {
                "bit": 12,
                "description": "Port A pull-down bit y\n              (y=0..15)"
              },
              "PD11": {
                "bit": 11,
                "description": "Port A pull-down bit y\n              (y=0..15)"
              },
              "PD10": {
                "bit": 10,
                "description": "Port A pull-down bit y\n              (y=0..15)"
              },
              "PD9": {
                "bit": 9,
                "description": "Port A pull-down bit y\n              (y=0..15)"
              },
              "PD8": {
                "bit": 8,
                "description": "Port A pull-down bit y\n              (y=0..15)"
              },
              "PD7": {
                "bit": 7,
                "description": "Port A pull-down bit y\n              (y=0..15)"
              },
              "PD6": {
                "bit": 6,
                "description": "Port A pull-down bit y\n              (y=0..15)"
              },
              "PD5": {
                "bit": 5,
                "description": "Port A pull-down bit y\n              (y=0..15)"
              },
              "PD4": {
                "bit": 4,
                "description": "Port A pull-down bit y\n              (y=0..15)"
              },
              "PD3": {
                "bit": 3,
                "description": "Port A pull-down bit y\n              (y=0..15)"
              },
              "PD2": {
                "bit": 2,
                "description": "Port A pull-down bit y\n              (y=0..15)"
              },
              "PD1": {
                "bit": 1,
                "description": "Port A pull-down bit y\n              (y=0..15)"
              },
              "PD0": {
                "bit": 0,
                "description": "Port A pull-down bit y\n              (y=0..15)"
              }
            },
            "PUCRB": {
              "PU15": {
                "bit": 15,
                "description": "Port B pull-up bit y\n              (y=0..15)"
              },
              "PU14": {
                "bit": 14,
                "description": "Port B pull-up bit y\n              (y=0..15)"
              },
              "PU13": {
                "bit": 13,
                "description": "Port B pull-up bit y\n              (y=0..15)"
              },
              "PU12": {
                "bit": 12,
                "description": "Port B pull-up bit y\n              (y=0..15)"
              },
              "PU11": {
                "bit": 11,
                "description": "Port B pull-up bit y\n              (y=0..15)"
              },
              "PU10": {
                "bit": 10,
                "description": "Port B pull-up bit y\n              (y=0..15)"
              },
              "PU9": {
                "bit": 9,
                "description": "Port B pull-up bit y\n              (y=0..15)"
              },
              "PU8": {
                "bit": 8,
                "description": "Port B pull-up bit y\n              (y=0..15)"
              },
              "PU7": {
                "bit": 7,
                "description": "Port B pull-up bit y\n              (y=0..15)"
              },
              "PU6": {
                "bit": 6,
                "description": "Port B pull-up bit y\n              (y=0..15)"
              },
              "PU5": {
                "bit": 5,
                "description": "Port B pull-up bit y\n              (y=0..15)"
              },
              "PU4": {
                "bit": 4,
                "description": "Port B pull-up bit y\n              (y=0..15)"
              },
              "PU3": {
                "bit": 3,
                "description": "Port B pull-up bit y\n              (y=0..15)"
              },
              "PU2": {
                "bit": 2,
                "description": "Port B pull-up bit y\n              (y=0..15)"
              },
              "PU1": {
                "bit": 1,
                "description": "Port B pull-up bit y\n              (y=0..15)"
              },
              "PU0": {
                "bit": 0,
                "description": "Port B pull-up bit y\n              (y=0..15)"
              }
            },
            "PDCRB": {
              "PD15": {
                "bit": 15,
                "description": "Port B pull-down bit y\n              (y=0..15)"
              },
              "PD14": {
                "bit": 14,
                "description": "Port B pull-down bit y\n              (y=0..15)"
              },
              "PD13": {
                "bit": 13,
                "description": "Port B pull-down bit y\n              (y=0..15)"
              },
              "PD12": {
                "bit": 12,
                "description": "Port B pull-down bit y\n              (y=0..15)"
              },
              "PD11": {
                "bit": 11,
                "description": "Port B pull-down bit y\n              (y=0..15)"
              },
              "PD10": {
                "bit": 10,
                "description": "Port B pull-down bit y\n              (y=0..15)"
              },
              "PD9": {
                "bit": 9,
                "description": "Port B pull-down bit y\n              (y=0..15)"
              },
              "PD8": {
                "bit": 8,
                "description": "Port B pull-down bit y\n              (y=0..15)"
              },
              "PD7": {
                "bit": 7,
                "description": "Port B pull-down bit y\n              (y=0..15)"
              },
              "PD6": {
                "bit": 6,
                "description": "Port B pull-down bit y\n              (y=0..15)"
              },
              "PD5": {
                "bit": 5,
                "description": "Port B pull-down bit y\n              (y=0..15)"
              },
              "PD4": {
                "bit": 4,
                "description": "Port B pull-down bit y\n              (y=0..15)"
              },
              "PD3": {
                "bit": 3,
                "description": "Port B pull-down bit y\n              (y=0..15)"
              },
              "PD2": {
                "bit": 2,
                "description": "Port B pull-down bit y\n              (y=0..15)"
              },
              "PD1": {
                "bit": 1,
                "description": "Port B pull-down bit y\n              (y=0..15)"
              },
              "PD0": {
                "bit": 0,
                "description": "Port B pull-down bit y\n              (y=0..15)"
              }
            },
            "PUCRC": {
              "PU15": {
                "bit": 15,
                "description": "Port C pull-up bit y\n              (y=0..15)"
              },
              "PU14": {
                "bit": 14,
                "description": "Port C pull-up bit y\n              (y=0..15)"
              },
              "PU13": {
                "bit": 13,
                "description": "Port C pull-up bit y\n              (y=0..15)"
              },
              "PU7": {
                "bit": 7,
                "description": "Port C pull-up bit y\n              (y=0..15)"
              },
              "PU6": {
                "bit": 6,
                "description": "Port C pull-up bit y\n              (y=0..15)"
              }
            },
            "PDCRC": {
              "PD15": {
                "bit": 15,
                "description": "Port C pull-down bit y\n              (y=0..15)"
              },
              "PD14": {
                "bit": 14,
                "description": "Port C pull-down bit y\n              (y=0..15)"
              },
              "PD13": {
                "bit": 13,
                "description": "Port C pull-down bit y\n              (y=0..15)"
              },
              "PD12": {
                "bit": 12,
                "description": "Port C pull-down bit y\n              (y=0..15)"
              },
              "PD11": {
                "bit": 11,
                "description": "Port C pull-down bit y\n              (y=0..15)"
              },
              "PD10": {
                "bit": 10,
                "description": "Port C pull-down bit y\n              (y=0..15)"
              },
              "PD9": {
                "bit": 9,
                "description": "Port C pull-down bit y\n              (y=0..15)"
              },
              "PD8": {
                "bit": 8,
                "description": "Port C pull-down bit y\n              (y=0..15)"
              },
              "PD7": {
                "bit": 7,
                "description": "Port C pull-down bit y\n              (y=0..15)"
              },
              "PD6": {
                "bit": 6,
                "description": "Port C pull-down bit y\n              (y=0..15)"
              },
              "PD5": {
                "bit": 5,
                "description": "Port C pull-down bit y\n              (y=0..15)"
              },
              "PD4": {
                "bit": 4,
                "description": "Port C pull-down bit y\n              (y=0..15)"
              },
              "PD3": {
                "bit": 3,
                "description": "Port C pull-down bit y\n              (y=0..15)"
              },
              "PD2": {
                "bit": 2,
                "description": "Port C pull-down bit y\n              (y=0..15)"
              },
              "PD1": {
                "bit": 1,
                "description": "Port C pull-down bit y\n              (y=0..15)"
              },
              "PD0": {
                "bit": 0,
                "description": "Port C pull-down bit y\n              (y=0..15)"
              }
            },
            "PUCRD": {
              "PU3": {
                "bit": 3,
                "description": "Port D pull-up bit y\n              (y=0..15)"
              },
              "PU2": {
                "bit": 2,
                "description": "Port D pull-up bit y\n              (y=0..15)"
              },
              "PU1": {
                "bit": 1,
                "description": "Port D pull-up bit y\n              (y=0..15)"
              },
              "PU0": {
                "bit": 0,
                "description": "Port D pull-up bit y\n              (y=0..15)"
              }
            },
            "PDCRD": {
              "PD9": {
                "bit": 9,
                "description": "Port D pull-down bit y\n              (y=0..15)"
              },
              "PD8": {
                "bit": 8,
                "description": "Port D pull-down bit y\n              (y=0..15)"
              },
              "PD6": {
                "bit": 6,
                "description": "Port D pull-down bit y\n              (y=0..15)"
              },
              "PD5": {
                "bit": 5,
                "description": "Port D pull-down bit y\n              (y=0..15)"
              },
              "PD4": {
                "bit": 4,
                "description": "Port D pull-down bit y\n              (y=0..15)"
              },
              "PD3": {
                "bit": 3,
                "description": "Port D pull-down bit y\n              (y=0..15)"
              },
              "PD2": {
                "bit": 2,
                "description": "Port D pull-down bit y\n              (y=0..15)"
              },
              "PD1": {
                "bit": 1,
                "description": "Port D pull-down bit y\n              (y=0..15)"
              },
              "PD0": {
                "bit": 0,
                "description": "Port D pull-down bit y\n              (y=0..15)"
              }
            },
            "PUCRF": {
              "PU2": {
                "bit": 2,
                "description": "Port F pull-up bit y\n              (y=0..15)"
              },
              "PU1": {
                "bit": 1,
                "description": "Port F pull-up bit y\n              (y=0..15)"
              },
              "PU0": {
                "bit": 0,
                "description": "Port F pull-up bit y\n              (y=0..15)"
              }
            },
            "PDCRF": {
              "PD2": {
                "bit": 2,
                "description": "Port F pull-down bit y\n              (y=0..15)"
              },
              "PD1": {
                "bit": 1,
                "description": "Port F pull-down bit y\n              (y=0..15)"
              },
              "PD0": {
                "bit": 0,
                "description": "Port F pull-down bit y\n              (y=0..15)"
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMA",
              "base": "0x40020000",
              "irq": 9
            },
            {
              "name": "DMAMUX",
              "base": "0x40020800",
              "irq": 11
            }
          ],
          "registers": {
            "ISR": {
              "offset": "0x00",
              "size": 32,
              "description": "low interrupt status register"
            },
            "IFCR": {
              "offset": "0x04",
              "size": 32,
              "description": "high interrupt status register"
            },
            "CCR1": {
              "offset": "0x08",
              "size": 32,
              "description": "DMA channel x configuration\n          register"
            },
            "CCR2": {
              "offset": "0x1C",
              "size": 32,
              "description": "DMA channel x configuration\n          register"
            },
            "CCR3": {
              "offset": "0x30",
              "size": 32,
              "description": "DMA channel x configuration\n          register"
            },
            "CCR4": {
              "offset": "0x44",
              "size": 32,
              "description": "DMA channel x configuration\n          register"
            },
            "CCR5": {
              "offset": "0x58",
              "size": 32,
              "description": "DMA channel x configuration\n          register"
            },
            "CNDTR1": {
              "offset": "0x0C",
              "size": 32,
              "description": "DMA channel x number of data\n          register"
            },
            "CNDTR2": {
              "offset": "0x20",
              "size": 32,
              "description": "DMA channel x number of data\n          register"
            },
            "CNDTR3": {
              "offset": "0x34",
              "size": 32,
              "description": "DMA channel x configuration\n          register"
            },
            "CNDTR4": {
              "offset": "0x48",
              "size": 32,
              "description": "DMA channel x configuration\n          register"
            },
            "CNDTR5": {
              "offset": "0x5C",
              "size": 32,
              "description": "DMA channel x configuration\n          register"
            },
            "CPAR1": {
              "offset": "0x10",
              "size": 32,
              "description": "DMA channel x peripheral address\n          register"
            },
            "CPAR2": {
              "offset": "0x24",
              "size": 32,
              "description": "DMA channel x peripheral address\n          register"
            },
            "CPAR3": {
              "offset": "0x38",
              "size": 32,
              "description": "DMA channel x peripheral address\n          register"
            },
            "CPAR4": {
              "offset": "0x4C",
              "size": 32,
              "description": "DMA channel x peripheral address\n          register"
            },
            "CPAR5": {
              "offset": "0x60",
              "size": 32,
              "description": "DMA channel x peripheral address\n          register"
            },
            "CMAR1": {
              "offset": "0x14",
              "size": 32,
              "description": "DMA channel x memory address\n          register"
            },
            "CMAR2": {
              "offset": "0x28",
              "size": 32,
              "description": "DMA channel x memory address\n          register"
            },
            "CMAR3": {
              "offset": "0x3C",
              "size": 32,
              "description": "DMA channel x memory address\n          register"
            },
            "CMAR4": {
              "offset": "0x50",
              "size": 32,
              "description": "DMA channel x memory address\n          register"
            },
            "CMAR5": {
              "offset": "0x64",
              "size": 32,
              "description": "DMA channel x memory address\n          register"
            }
          },
          "bits": {
            "ISR": {
              "GIF0": {
                "bit": 0,
                "description": "Channel global interrupt\n              flag"
              },
              "TCIF1": {
                "bit": 1,
                "description": "Channel transfer complete\n              flag"
              },
              "HTIF2": {
                "bit": 2,
                "description": "Channel half transfer flag"
              },
              "TEIF3": {
                "bit": 3,
                "description": "Channel transfer error\n              flag"
              },
              "GIF4": {
                "bit": 4,
                "description": "Channel global interrupt\n              flag"
              },
              "TCIF5": {
                "bit": 5,
                "description": "Channel transfer complete\n              flag"
              },
              "HTIF6": {
                "bit": 6,
                "description": "Channel half transfer flag"
              },
              "TEIF7": {
                "bit": 7,
                "description": "Channel transfer error\n              flag"
              },
              "GIF8": {
                "bit": 8,
                "description": "Channel global interrupt\n              flag"
              },
              "TCIF9": {
                "bit": 9,
                "description": "Channel transfer complete\n              flag"
              },
              "HTIF10": {
                "bit": 10,
                "description": "Channel half transfer flag"
              },
              "TEIF11": {
                "bit": 11,
                "description": "Channel transfer error\n              flag"
              },
              "GIF12": {
                "bit": 12,
                "description": "Channel global interrupt\n              flag"
              },
              "TCIF13": {
                "bit": 13,
                "description": "Channel transfer complete\n              flag"
              },
              "HTIF14": {
                "bit": 14,
                "description": "Channel half transfer flag"
              },
              "TEIF15": {
                "bit": 15,
                "description": "Channel transfer error\n              flag"
              },
              "GIF16": {
                "bit": 16,
                "description": "Channel global interrupt\n              flag"
              },
              "TCIF17": {
                "bit": 17,
                "description": "Channel transfer complete\n              flag"
              },
              "HTIF18": {
                "bit": 18,
                "description": "Channel half transfer flag"
              },
              "TEIF19": {
                "bit": 19,
                "description": "Channel transfer error\n              flag"
              },
              "GIF20": {
                "bit": 20,
                "description": "Channel global interrupt\n              flag"
              },
              "TCIF21": {
                "bit": 21,
                "description": "Channel transfer complete\n              flag"
              },
              "HTIF22": {
                "bit": 22,
                "description": "Channel half transfer flag"
              },
              "TEIF23": {
                "bit": 23,
                "description": "Channel transfer error\n              flag"
              },
              "GIF24": {
                "bit": 24,
                "description": "Channel global interrupt\n              flag"
              },
              "TCIF25": {
                "bit": 25,
                "description": "Channel transfer complete\n              flag"
              },
              "HTIF26": {
                "bit": 26,
                "description": "Channel half transfer flag"
              },
              "TEIF27": {
                "bit": 27,
                "description": "Channel transfer error\n              flag"
              }
            },
            "IFCR": {
              "CGIF0": {
                "bit": 0,
                "description": "Channel global interrupt\n              flag"
              },
              "CTCIF1": {
                "bit": 1,
                "description": "Channel transfer complete\n              flag"
              },
              "CHTIF2": {
                "bit": 2,
                "description": "Channel half transfer flag"
              },
              "CTEIF3": {
                "bit": 3,
                "description": "Channel transfer error\n              flag"
              },
              "CGIF4": {
                "bit": 4,
                "description": "Channel global interrupt\n              flag"
              },
              "CTCIF5": {
                "bit": 5,
                "description": "Channel transfer complete\n              flag"
              },
              "CHTIF6": {
                "bit": 6,
                "description": "Channel half transfer flag"
              },
              "CTEIF7": {
                "bit": 7,
                "description": "Channel transfer error\n              flag"
              },
              "CGIF8": {
                "bit": 8,
                "description": "Channel global interrupt\n              flag"
              },
              "CTCIF9": {
                "bit": 9,
                "description": "Channel transfer complete\n              flag"
              },
              "CHTIF10": {
                "bit": 10,
                "description": "Channel half transfer flag"
              },
              "CTEIF11": {
                "bit": 11,
                "description": "Channel transfer error\n              flag"
              },
              "CGIF12": {
                "bit": 12,
                "description": "Channel global interrupt\n              flag"
              },
              "CTCIF13": {
                "bit": 13,
                "description": "Channel transfer complete\n              flag"
              },
              "CHTIF14": {
                "bit": 14,
                "description": "Channel half transfer flag"
              },
              "CTEIF15": {
                "bit": 15,
                "description": "Channel transfer error\n              flag"
              },
              "CGIF16": {
                "bit": 16,
                "description": "Channel global interrupt\n              flag"
              },
              "CTCIF17": {
                "bit": 17,
                "description": "Channel transfer complete\n              flag"
              },
              "CHTIF18": {
                "bit": 18,
                "description": "Channel half transfer flag"
              },
              "CTEIF19": {
                "bit": 19,
                "description": "Channel transfer error\n              flag"
              },
              "CGIF20": {
                "bit": 20,
                "description": "Channel global interrupt\n              flag"
              },
              "CTCIF21": {
                "bit": 21,
                "description": "Channel transfer complete\n              flag"
              },
              "CHTIF22": {
                "bit": 22,
                "description": "Channel half transfer flag"
              },
              "CTEIF23": {
                "bit": 23,
                "description": "Channel transfer error\n              flag"
              },
              "CGIF24": {
                "bit": 24,
                "description": "Channel global interrupt\n              flag"
              },
              "CTCIF25": {
                "bit": 25,
                "description": "Channel transfer complete\n              flag"
              },
              "CHTIF26": {
                "bit": 26,
                "description": "Channel half transfer flag"
              },
              "CTEIF27": {
                "bit": 27,
                "description": "Channel transfer error\n              flag"
              }
            },
            "CCR1": {
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "Channel priority level",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              }
            },
            "CCR2": {
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "Channel priority level",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              }
            },
            "CCR3": {
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "Channel priority level",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              }
            },
            "CCR4": {
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "Channel priority level",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              }
            },
            "CCR5": {
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "Channel priority level",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              }
            },
            "CNDTR1": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CNDTR2": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CNDTR3": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CNDTR4": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CNDTR5": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR1": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CPAR2": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CPAR3": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CPAR4": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CPAR5": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR1": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CMAR2": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CMAR3": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CMAR4": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CMAR5": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIOA",
              "base": "0x50000000"
            },
            {
              "name": "GPIOB",
              "base": "0x50000400"
            },
            {
              "name": "GPIOC",
              "base": "0x50000800"
            },
            {
              "name": "GPIOD",
              "base": "0x50000C00"
            },
            {
              "name": "GPIOF",
              "base": "0x50001400"
            }
          ],
          "registers": {
            "MODER": {
              "offset": "0x00",
              "size": 32,
              "description": "GPIO port mode register"
            },
            "OTYPER": {
              "offset": "0x04",
              "size": 32,
              "description": "GPIO port output type register"
            },
            "OSPEEDR": {
              "offset": "0x08",
              "size": 32,
              "description": "GPIO port output speed\n          register"
            },
            "PUPDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "GPIO port pull-up/pull-down\n          register"
            },
            "IDR": {
              "offset": "0x10",
              "size": 32,
              "description": "GPIO port input data register"
            },
            "ODR": {
              "offset": "0x14",
              "size": 32,
              "description": "GPIO port output data register"
            },
            "BSRR": {
              "offset": "0x18",
              "size": 32,
              "description": "GPIO port bit set/reset\n          register"
            },
            "LCKR": {
              "offset": "0x1C",
              "size": 32,
              "description": "GPIO port configuration lock\n          register"
            },
            "AFRL": {
              "offset": "0x20",
              "size": 32,
              "description": "GPIO alternate function low\n          register"
            },
            "AFRH": {
              "offset": "0x24",
              "size": 32,
              "description": "GPIO alternate function high\n          register"
            },
            "BRR": {
              "offset": "0x28",
              "size": 32,
              "description": "port bit reset register"
            }
          },
          "bits": {
            "MODER": {
              "MODER15": {
                "bit": 30,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER14": {
                "bit": 28,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER13": {
                "bit": 26,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER12": {
                "bit": 24,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER11": {
                "bit": 22,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER10": {
                "bit": 20,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER9": {
                "bit": 18,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER8": {
                "bit": 16,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER7": {
                "bit": 14,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER6": {
                "bit": 12,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER5": {
                "bit": 10,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER4": {
                "bit": 8,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER3": {
                "bit": 6,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER2": {
                "bit": 4,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER1": {
                "bit": 2,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER0": {
                "bit": 0,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              }
            },
            "OTYPER": {
              "OT15": {
                "bit": 15,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT14": {
                "bit": 14,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT13": {
                "bit": 13,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT12": {
                "bit": 12,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT11": {
                "bit": 11,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT10": {
                "bit": 10,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT9": {
                "bit": 9,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT8": {
                "bit": 8,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT7": {
                "bit": 7,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT6": {
                "bit": 6,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT5": {
                "bit": 5,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT4": {
                "bit": 4,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT3": {
                "bit": 3,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT2": {
                "bit": 2,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT1": {
                "bit": 1,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT0": {
                "bit": 0,
                "description": "Port x configuration bits (y =\n              0..15)"
              }
            },
            "OSPEEDR": {
              "OSPEEDR15": {
                "bit": 30,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR14": {
                "bit": 28,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR13": {
                "bit": 26,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR12": {
                "bit": 24,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR11": {
                "bit": 22,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR10": {
                "bit": 20,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR9": {
                "bit": 18,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR8": {
                "bit": 16,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR7": {
                "bit": 14,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR6": {
                "bit": 12,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR5": {
                "bit": 10,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR4": {
                "bit": 8,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR3": {
                "bit": 6,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR2": {
                "bit": 4,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR1": {
                "bit": 2,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR0": {
                "bit": 0,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              }
            },
            "PUPDR": {
              "PUPDR15": {
                "bit": 30,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR14": {
                "bit": 28,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR13": {
                "bit": 26,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR12": {
                "bit": 24,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR11": {
                "bit": 22,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR10": {
                "bit": 20,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR9": {
                "bit": 18,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR8": {
                "bit": 16,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR7": {
                "bit": 14,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR6": {
                "bit": 12,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR5": {
                "bit": 10,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR4": {
                "bit": 8,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR3": {
                "bit": 6,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR2": {
                "bit": 4,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR1": {
                "bit": 2,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR0": {
                "bit": 0,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              }
            },
            "IDR": {
              "IDR15": {
                "bit": 15,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR14": {
                "bit": 14,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR13": {
                "bit": 13,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR12": {
                "bit": 12,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR11": {
                "bit": 11,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR10": {
                "bit": 10,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR9": {
                "bit": 9,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR8": {
                "bit": 8,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR7": {
                "bit": 7,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR6": {
                "bit": 6,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR5": {
                "bit": 5,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR4": {
                "bit": 4,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR3": {
                "bit": 3,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR2": {
                "bit": 2,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR1": {
                "bit": 1,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR0": {
                "bit": 0,
                "description": "Port input data (y =\n              0..15)"
              }
            },
            "ODR": {
              "ODR15": {
                "bit": 15,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR14": {
                "bit": 14,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR13": {
                "bit": 13,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR12": {
                "bit": 12,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR11": {
                "bit": 11,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR10": {
                "bit": 10,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR9": {
                "bit": 9,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR8": {
                "bit": 8,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR7": {
                "bit": 7,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR6": {
                "bit": 6,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR5": {
                "bit": 5,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR4": {
                "bit": 4,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR3": {
                "bit": 3,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR2": {
                "bit": 2,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR1": {
                "bit": 1,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR0": {
                "bit": 0,
                "description": "Port output data (y =\n              0..15)"
              }
            },
            "BSRR": {
              "BR15": {
                "bit": 31,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR14": {
                "bit": 30,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR13": {
                "bit": 29,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR12": {
                "bit": 28,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR11": {
                "bit": 27,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR10": {
                "bit": 26,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR9": {
                "bit": 25,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR8": {
                "bit": 24,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR7": {
                "bit": 23,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR6": {
                "bit": 22,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR5": {
                "bit": 21,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR4": {
                "bit": 20,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR3": {
                "bit": 19,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR2": {
                "bit": 18,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR1": {
                "bit": 17,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR0": {
                "bit": 16,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS15": {
                "bit": 15,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS14": {
                "bit": 14,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS13": {
                "bit": 13,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS12": {
                "bit": 12,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS11": {
                "bit": 11,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS10": {
                "bit": 10,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS9": {
                "bit": 9,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS8": {
                "bit": 8,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS7": {
                "bit": 7,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS6": {
                "bit": 6,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS5": {
                "bit": 5,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS4": {
                "bit": 4,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS3": {
                "bit": 3,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS2": {
                "bit": 2,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS1": {
                "bit": 1,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS0": {
                "bit": 0,
                "description": "Port x set bit y (y=\n              0..15)"
              }
            },
            "LCKR": {
              "LCKK": {
                "bit": 16,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK15": {
                "bit": 15,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK14": {
                "bit": 14,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK13": {
                "bit": 13,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK12": {
                "bit": 12,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK11": {
                "bit": 11,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK10": {
                "bit": 10,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK9": {
                "bit": 9,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK8": {
                "bit": 8,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK7": {
                "bit": 7,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK6": {
                "bit": 6,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK5": {
                "bit": 5,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK4": {
                "bit": 4,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK3": {
                "bit": 3,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK2": {
                "bit": 2,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK1": {
                "bit": 1,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK0": {
                "bit": 0,
                "description": "Port x lock bit y (y=\n              0..15)"
              }
            },
            "AFRL": {
              "AFSEL7": {
                "bit": 28,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFSEL6": {
                "bit": 24,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFSEL5": {
                "bit": 20,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFSEL4": {
                "bit": 16,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFSEL3": {
                "bit": 12,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFSEL2": {
                "bit": 8,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFSEL1": {
                "bit": 4,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFSEL0": {
                "bit": 0,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              }
            },
            "AFRH": {
              "AFSEL15": {
                "bit": 28,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFSEL14": {
                "bit": 24,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFSEL13": {
                "bit": 20,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFSEL12": {
                "bit": 16,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFSEL11": {
                "bit": 12,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFSEL10": {
                "bit": 8,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFSEL9": {
                "bit": 4,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFSEL8": {
                "bit": 0,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              }
            },
            "BRR": {
              "BR0": {
                "bit": 0,
                "description": "Port Reset bit"
              },
              "BR1": {
                "bit": 1,
                "description": "Port Reset bit"
              },
              "BR2": {
                "bit": 2,
                "description": "Port Reset bit"
              },
              "BR3": {
                "bit": 3,
                "description": "Port Reset bit"
              },
              "BR4": {
                "bit": 4,
                "description": "Port Reset bit"
              },
              "BR5": {
                "bit": 5,
                "description": "Port Reset bit"
              },
              "BR6": {
                "bit": 6,
                "description": "Port Reset bit"
              },
              "BR7": {
                "bit": 7,
                "description": "Port Reset bit"
              },
              "BR8": {
                "bit": 8,
                "description": "Port Reset bit"
              },
              "BR9": {
                "bit": 9,
                "description": "Port Reset bit"
              },
              "BR10": {
                "bit": 10,
                "description": "Port Reset bit"
              },
              "BR11": {
                "bit": 11,
                "description": "Port Reset bit"
              },
              "BR12": {
                "bit": 12,
                "description": "Port Reset bit"
              },
              "BR13": {
                "bit": 13,
                "description": "Port Reset bit"
              },
              "BR14": {
                "bit": 14,
                "description": "Port Reset bit"
              },
              "BR15": {
                "bit": 15,
                "description": "Port Reset bit"
              }
            }
          }
        },
        "CRYPTO": {
          "instances": [
            {
              "name": "AES",
              "base": "0x40026000",
              "irq": 31
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "SR": {
              "offset": "0x04",
              "size": 32,
              "description": "status register"
            },
            "DINR": {
              "offset": "0x08",
              "size": 32,
              "description": "data input register"
            },
            "DOUTR": {
              "offset": "0x0C",
              "size": 32,
              "description": "data output register"
            },
            "KEYR0": {
              "offset": "0x10",
              "size": 32,
              "description": "key register 0"
            },
            "KEYR1": {
              "offset": "0x14",
              "size": 32,
              "description": "key register 1"
            },
            "KEYR2": {
              "offset": "0x18",
              "size": 32,
              "description": "key register 2"
            },
            "KEYR3": {
              "offset": "0x1C",
              "size": 32,
              "description": "key register 3"
            },
            "IVR0": {
              "offset": "0x20",
              "size": 32,
              "description": "initialization vector register\n          0"
            },
            "IVR1": {
              "offset": "0x24",
              "size": 32,
              "description": "initialization vector register\n          1"
            },
            "IVR2": {
              "offset": "0x28",
              "size": 32,
              "description": "initialization vector register\n          2"
            },
            "IVR3": {
              "offset": "0x2C",
              "size": 32,
              "description": "initialization vector register\n          3"
            },
            "KEYR4": {
              "offset": "0x30",
              "size": 32,
              "description": "key register 4"
            },
            "KEYR5": {
              "offset": "0x34",
              "size": 32,
              "description": "key register 5"
            },
            "KEYR6": {
              "offset": "0x38",
              "size": 32,
              "description": "key register 6"
            },
            "KEYR7": {
              "offset": "0x3C",
              "size": 32,
              "description": "key register 7"
            },
            "SUSP0R": {
              "offset": "0x40",
              "size": 32,
              "description": "AES suspend register 0"
            },
            "SUSP1R": {
              "offset": "0x44",
              "size": 32,
              "description": "AES suspend register 1"
            },
            "SUSP2R": {
              "offset": "0x48",
              "size": 32,
              "description": "AES suspend register 2"
            },
            "SUSP3R": {
              "offset": "0x4C",
              "size": 32,
              "description": "AES suspend register 3"
            },
            "SUSP4R": {
              "offset": "0x50",
              "size": 32,
              "description": "AES suspend register 4"
            },
            "SUSP5R": {
              "offset": "0x54",
              "size": 32,
              "description": "AES suspend register 5"
            },
            "SUSP6R": {
              "offset": "0x58",
              "size": 32,
              "description": "AES suspend register 6"
            },
            "SUSP7R": {
              "offset": "0x5C",
              "size": 32,
              "description": "AES suspend register 7"
            }
          },
          "bits": {
            "CR": {
              "NPBLB": {
                "bit": 20,
                "description": "Number of padding bytes in last block of\n              payload",
                "width": 4
              },
              "KEYSIZE": {
                "bit": 18,
                "description": "Key size selection"
              },
              "CHMOD2": {
                "bit": 16,
                "description": "AES chaining mode Bit2"
              },
              "GCMPH": {
                "bit": 13,
                "description": "Used only for GCM, CCM and GMAC\n              algorithms and has no effect when other algorithms\n              are selected",
                "width": 2
              },
              "DMAOUTEN": {
                "bit": 12,
                "description": "Enable DMA management of data output\n              phase"
              },
              "DMAINEN": {
                "bit": 11,
                "description": "Enable DMA management of data input\n              phase"
              },
              "ERRIE": {
                "bit": 10,
                "description": "Error interrupt enable"
              },
              "CCFIE": {
                "bit": 9,
                "description": "CCF flag interrupt enable"
              },
              "ERRC": {
                "bit": 8,
                "description": "Error clear"
              },
              "CCFC": {
                "bit": 7,
                "description": "Computation Complete Flag\n              Clear"
              },
              "CHMOD10": {
                "bit": 5,
                "description": "AES chaining mode Bit1\n              Bit0",
                "width": 2
              },
              "MODE": {
                "bit": 3,
                "description": "AES operating mode",
                "width": 2
              },
              "DATATYPE": {
                "bit": 1,
                "description": "Data type selection (for data in and\n              data out to/from the cryptographic\n              block)",
                "width": 2
              },
              "EN": {
                "bit": 0,
                "description": "AES enable"
              }
            },
            "SR": {
              "BUSY": {
                "bit": 3,
                "description": "Busy flag"
              },
              "WRERR": {
                "bit": 2,
                "description": "Write error flag"
              },
              "RDERR": {
                "bit": 1,
                "description": "Read error flag"
              },
              "CCF": {
                "bit": 0,
                "description": "Computation complete flag"
              }
            },
            "DINR": {
              "AES_DINR": {
                "bit": 0,
                "description": "Data Input Register",
                "width": 32
              }
            },
            "DOUTR": {
              "AES_DOUTR": {
                "bit": 0,
                "description": "Data output register",
                "width": 32
              }
            },
            "KEYR0": {
              "AES_KEYR0": {
                "bit": 0,
                "description": "Data Output Register (LSB key\n              [31:0])",
                "width": 32
              }
            },
            "KEYR1": {
              "AES_KEYR1": {
                "bit": 0,
                "description": "AES key register (key\n              [63:32])",
                "width": 32
              }
            },
            "KEYR2": {
              "AES_KEYR2": {
                "bit": 0,
                "description": "AES key register (key\n              [95:64])",
                "width": 32
              }
            },
            "KEYR3": {
              "AES_KEYR3": {
                "bit": 0,
                "description": "AES key register (MSB key\n              [127:96])",
                "width": 32
              }
            },
            "IVR0": {
              "AES_IVR0": {
                "bit": 0,
                "description": "initialization vector register (LSB IVR\n              [31:0])",
                "width": 32
              }
            },
            "IVR1": {
              "AES_IVR1": {
                "bit": 0,
                "description": "Initialization Vector Register (IVR\n              [63:32])",
                "width": 32
              }
            },
            "IVR2": {
              "AES_IVR2": {
                "bit": 0,
                "description": "Initialization Vector Register (IVR\n              [95:64])",
                "width": 32
              }
            },
            "IVR3": {
              "AES_IVR3": {
                "bit": 0,
                "description": "Initialization Vector Register (MSB IVR\n              [127:96])",
                "width": 32
              }
            },
            "KEYR4": {
              "AES_KEYR4": {
                "bit": 0,
                "description": "AES key register (MSB key\n              [159:128])",
                "width": 32
              }
            },
            "KEYR5": {
              "AES_KEYR5": {
                "bit": 0,
                "description": "AES key register (MSB key\n              [191:160])",
                "width": 32
              }
            },
            "KEYR6": {
              "AES_KEYR6": {
                "bit": 0,
                "description": "AES key register (MSB key\n              [223:192])",
                "width": 32
              }
            },
            "KEYR7": {
              "AES_KEYR7": {
                "bit": 0,
                "description": "AES key register (MSB key\n              [255:224])",
                "width": 32
              }
            },
            "SUSP0R": {
              "AES_SUSP0R": {
                "bit": 0,
                "description": "AES suspend register 0",
                "width": 32
              }
            },
            "SUSP1R": {
              "AES_SUSP1R": {
                "bit": 0,
                "description": "AES suspend register 1",
                "width": 32
              }
            },
            "SUSP2R": {
              "AES_SUSP2R": {
                "bit": 0,
                "description": "AES suspend register 2",
                "width": 32
              }
            },
            "SUSP3R": {
              "AES_SUSP3R": {
                "bit": 0,
                "description": "AES suspend register 3",
                "width": 32
              }
            },
            "SUSP4R": {
              "AES_SUSP4R": {
                "bit": 0,
                "description": "AES suspend register 4",
                "width": 32
              }
            },
            "SUSP5R": {
              "AES_SUSP5R": {
                "bit": 0,
                "description": "AES suspend register 5",
                "width": 32
              }
            },
            "SUSP6R": {
              "AES_SUSP6R": {
                "bit": 0,
                "description": "AES suspend register 6",
                "width": 32
              }
            },
            "SUSP7R": {
              "AES_SUSP7R": {
                "bit": 0,
                "description": "AES suspend register 7",
                "width": 32
              }
            }
          }
        },
        "RNG": {
          "instances": [
            {
              "name": "RNG",
              "base": "0x40025000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "SR": {
              "offset": "0x04",
              "size": 32,
              "description": "status register"
            },
            "DR": {
              "offset": "0x08",
              "size": 32,
              "description": "data register"
            }
          },
          "bits": {
            "CR": {
              "RNGEN": {
                "bit": 2,
                "description": "Random number generator\n              enable"
              },
              "IE": {
                "bit": 3,
                "description": "Interrupt enable"
              },
              "CED": {
                "bit": 5,
                "description": "Clock error detection"
              },
              "BYP": {
                "bit": 6,
                "description": "Bypass mode enable"
              }
            },
            "SR": {
              "SEIS": {
                "bit": 6,
                "description": "Seed error interrupt\n              status"
              },
              "CEIS": {
                "bit": 5,
                "description": "Clock error interrupt\n              status"
              },
              "SECS": {
                "bit": 2,
                "description": "Seed error current status"
              },
              "CECS": {
                "bit": 1,
                "description": "Clock error current status"
              },
              "DRDY": {
                "bit": 0,
                "description": "Data ready"
              }
            },
            "DR": {
              "RNDATA": {
                "bit": 0,
                "description": "Random data",
                "width": 32
              }
            }
          }
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40023000",
              "irq": 30
            }
          ],
          "registers": {
            "DR": {
              "offset": "0x00",
              "size": 32,
              "description": "Data register"
            },
            "IDR": {
              "offset": "0x04",
              "size": 32,
              "description": "Independent data register"
            },
            "CR": {
              "offset": "0x08",
              "size": 32,
              "description": "Control register"
            },
            "INIT": {
              "offset": "0x10",
              "size": 32,
              "description": "Initial CRC value"
            },
            "POL": {
              "offset": "0x14",
              "size": 32,
              "description": "polynomial"
            }
          },
          "bits": {
            "DR": {
              "DR": {
                "bit": 0,
                "description": "Data register bits",
                "width": 32
              }
            },
            "IDR": {
              "IDR": {
                "bit": 0,
                "description": "General-purpose 32-bit data register\n              bits",
                "width": 32
              }
            },
            "CR": {
              "REV_OUT": {
                "bit": 7,
                "description": "Reverse output data"
              },
              "REV_IN": {
                "bit": 5,
                "description": "Reverse input data",
                "width": 2
              },
              "POLYSIZE": {
                "bit": 3,
                "description": "Polynomial size",
                "width": 2
              },
              "RESET": {
                "bit": 0,
                "description": "RESET bit"
              }
            },
            "INIT": {
              "CRC_INIT": {
                "bit": 0,
                "description": "Programmable initial CRC\n              value",
                "width": 32
              }
            },
            "POL": {
              "POL": {
                "bit": 0,
                "description": "Programmable polynomial",
                "width": 32
              }
            }
          }
        },
        "EXTI": {
          "instances": [
            {
              "name": "EXTI",
              "base": "0x40021800",
              "irq": 1
            }
          ],
          "registers": {
            "RTSR1": {
              "offset": "0x00",
              "size": 32,
              "description": "EXTI rising trigger selection\n          register"
            },
            "FTSR1": {
              "offset": "0x04",
              "size": 32,
              "description": "EXTI falling trigger selection\n          register"
            },
            "SWIER1": {
              "offset": "0x08",
              "size": 32,
              "description": "EXTI software interrupt event\n          register"
            },
            "RPR1": {
              "offset": "0x0C",
              "size": 32,
              "description": "EXTI rising edge pending\n          register"
            },
            "FPR1": {
              "offset": "0x10",
              "size": 32,
              "description": "EXTI falling edge pending\n          register"
            },
            "EXTICR1": {
              "offset": "0x60",
              "size": 32,
              "description": "EXTI external interrupt selection\n          register"
            },
            "EXTICR2": {
              "offset": "0x64",
              "size": 32,
              "description": "EXTI external interrupt selection\n          register"
            },
            "EXTICR3": {
              "offset": "0x68",
              "size": 32,
              "description": "EXTI external interrupt selection\n          register"
            },
            "EXTICR4": {
              "offset": "0x6C",
              "size": 32,
              "description": "EXTI external interrupt selection\n          register"
            },
            "IMR1": {
              "offset": "0x80",
              "size": 32,
              "description": "EXTI CPU wakeup with interrupt mask\n          register"
            },
            "EMR1": {
              "offset": "0x84",
              "size": 32,
              "description": "EXTI CPU wakeup with event mask\n          register"
            }
          },
          "bits": {
            "RTSR1": {
              "TR0": {
                "bit": 0,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR1": {
                "bit": 1,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR2": {
                "bit": 2,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR3": {
                "bit": 3,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR4": {
                "bit": 4,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR5": {
                "bit": 5,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR6": {
                "bit": 6,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR7": {
                "bit": 7,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR8": {
                "bit": 8,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR9": {
                "bit": 9,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR10": {
                "bit": 10,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR11": {
                "bit": 11,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR12": {
                "bit": 12,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR13": {
                "bit": 13,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR14": {
                "bit": 14,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR15": {
                "bit": 15,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR16": {
                "bit": 16,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              }
            },
            "FTSR1": {
              "TR0": {
                "bit": 0,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR1": {
                "bit": 1,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR2": {
                "bit": 2,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR3": {
                "bit": 3,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR4": {
                "bit": 4,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR5": {
                "bit": 5,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR6": {
                "bit": 6,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR7": {
                "bit": 7,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR8": {
                "bit": 8,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR9": {
                "bit": 9,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR10": {
                "bit": 10,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR11": {
                "bit": 11,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR12": {
                "bit": 12,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR13": {
                "bit": 13,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR14": {
                "bit": 14,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR15": {
                "bit": 15,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR16": {
                "bit": 16,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              }
            },
            "SWIER1": {
              "SWIER0": {
                "bit": 0,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER1": {
                "bit": 1,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER2": {
                "bit": 2,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER3": {
                "bit": 3,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER4": {
                "bit": 4,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER5": {
                "bit": 5,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER6": {
                "bit": 6,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER7": {
                "bit": 7,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER8": {
                "bit": 8,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER9": {
                "bit": 9,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER10": {
                "bit": 10,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER11": {
                "bit": 11,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER12": {
                "bit": 12,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER13": {
                "bit": 13,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER14": {
                "bit": 14,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER15": {
                "bit": 15,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER16": {
                "bit": 16,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              }
            },
            "RPR1": {
              "RPIF0": {
                "bit": 0,
                "description": "configurable event inputs x rising edge\n              Pending bit."
              },
              "RPIF1": {
                "bit": 1,
                "description": "configurable event inputs x rising edge\n              Pending bit."
              },
              "RPIF2": {
                "bit": 2,
                "description": "configurable event inputs x rising edge\n              Pending bit."
              },
              "RPIF3": {
                "bit": 3,
                "description": "configurable event inputs x rising edge\n              Pending bit."
              },
              "RPIF4": {
                "bit": 4,
                "description": "configurable event inputs x rising edge\n              Pending bit."
              },
              "RPIF5": {
                "bit": 5,
                "description": "configurable event inputs x rising edge\n              Pending bit"
              },
              "RPIF6": {
                "bit": 6,
                "description": "configurable event inputs x rising edge\n              Pending bit."
              },
              "RPIF7": {
                "bit": 7,
                "description": "configurable event inputs x rising edge\n              Pending bit."
              },
              "RPIF8": {
                "bit": 8,
                "description": "configurable event inputs x rising edge\n              Pending bit."
              },
              "RPIF9": {
                "bit": 9,
                "description": "configurable event inputs x rising edge\n              Pending bit."
              },
              "RPIF10": {
                "bit": 10,
                "description": "configurable event inputs x rising edge\n              Pending bit."
              },
              "RPIF11": {
                "bit": 11,
                "description": "configurable event inputs x rising edge\n              Pending bit."
              },
              "RPIF12": {
                "bit": 12,
                "description": "configurable event inputs x rising edge\n              Pending bit."
              },
              "RPIF13": {
                "bit": 13,
                "description": "configurable event inputs x rising edge\n              Pending bit."
              },
              "RPIF14": {
                "bit": 14,
                "description": "configurable event inputs x rising edge\n              Pending bit."
              },
              "RPIF15": {
                "bit": 15,
                "description": "configurable event inputs x rising edge\n              Pending bit."
              },
              "RPIF16": {
                "bit": 16,
                "description": "configurable event inputs x rising edge\n              Pending bit."
              }
            },
            "FPR1": {
              "FPIF0": {
                "bit": 0,
                "description": "configurable event inputs x falling edge\n              pending bit."
              },
              "FPIF1": {
                "bit": 1,
                "description": "configurable event inputs x falling edge\n              pending bit."
              },
              "FPIF2": {
                "bit": 2,
                "description": "configurable event inputs x falling edge\n              pending bit."
              },
              "FPIF3": {
                "bit": 3,
                "description": "configurable event inputs x falling edge\n              pending bit."
              },
              "FPIF4": {
                "bit": 4,
                "description": "configurable event inputs x falling edge\n              pending bit."
              },
              "FPIF5": {
                "bit": 5,
                "description": "configurable event inputs x falling edge\n              pending bit."
              },
              "FPIF6": {
                "bit": 6,
                "description": "configurable event inputs x falling edge\n              pending bit."
              },
              "FPIF7": {
                "bit": 7,
                "description": "configurable event inputs x falling edge\n              pending bit."
              },
              "FPIF8": {
                "bit": 8,
                "description": "configurable event inputs x falling edge\n              pending bit."
              },
              "FPIF9": {
                "bit": 9,
                "description": "configurable event inputs x falling edge\n              pending bit."
              },
              "FPIF10": {
                "bit": 10,
                "description": "configurable event inputs x falling edge\n              pending bit."
              },
              "FPIF11": {
                "bit": 11,
                "description": "configurable event inputs x falling edge\n              pending bit."
              },
              "FPIF12": {
                "bit": 12,
                "description": "configurable event inputs x falling edge\n              pending bit."
              },
              "FPIF13": {
                "bit": 13,
                "description": "configurable event inputs x falling edge\n              pending bit."
              },
              "FPIF14": {
                "bit": 14,
                "description": "configurable event inputs x falling edge\n              pending bit."
              },
              "FPIF15": {
                "bit": 15,
                "description": "configurable event inputs x falling edge\n              pending bit."
              },
              "FPIF16": {
                "bit": 16,
                "description": "configurable event inputs x falling edge\n              pending bit."
              }
            },
            "EXTICR1": {
              "EXTI0_7": {
                "bit": 0,
                "description": "GPIO port selection",
                "width": 8
              },
              "EXTI8_15": {
                "bit": 8,
                "description": "GPIO port selection",
                "width": 8
              },
              "EXTI16_23": {
                "bit": 16,
                "description": "GPIO port selection",
                "width": 8
              },
              "EXTI24_31": {
                "bit": 24,
                "description": "GPIO port selection",
                "width": 8
              }
            },
            "EXTICR2": {
              "EXTI0_7": {
                "bit": 0,
                "description": "GPIO port selection",
                "width": 8
              },
              "EXTI8_15": {
                "bit": 8,
                "description": "GPIO port selection",
                "width": 8
              },
              "EXTI16_23": {
                "bit": 16,
                "description": "GPIO port selection",
                "width": 8
              },
              "EXTI24_31": {
                "bit": 24,
                "description": "GPIO port selection",
                "width": 8
              }
            },
            "EXTICR3": {
              "EXTI0_7": {
                "bit": 0,
                "description": "GPIO port selection",
                "width": 8
              },
              "EXTI8_15": {
                "bit": 8,
                "description": "GPIO port selection",
                "width": 8
              },
              "EXTI16_23": {
                "bit": 16,
                "description": "GPIO port selection",
                "width": 8
              },
              "EXTI24_31": {
                "bit": 24,
                "description": "GPIO port selection",
                "width": 8
              }
            },
            "EXTICR4": {
              "EXTI0_7": {
                "bit": 0,
                "description": "GPIO port selection",
                "width": 8
              },
              "EXTI8_15": {
                "bit": 8,
                "description": "GPIO port selection",
                "width": 8
              },
              "EXTI16_23": {
                "bit": 16,
                "description": "GPIO port selection",
                "width": 8
              },
              "EXTI24_31": {
                "bit": 24,
                "description": "GPIO port selection",
                "width": 8
              }
            },
            "IMR1": {
              "IM0": {
                "bit": 0,
                "description": "CPU wakeup with interrupt mask on event\n              input"
              },
              "IM1": {
                "bit": 1,
                "description": "CPU wakeup with interrupt mask on event\n              input"
              },
              "IM2": {
                "bit": 2,
                "description": "CPU wakeup with interrupt mask on event\n              input"
              },
              "IM3": {
                "bit": 3,
                "description": "CPU wakeup with interrupt mask on event\n              input"
              },
              "IM4": {
                "bit": 4,
                "description": "CPU wakeup with interrupt mask on event\n              input"
              },
              "IM5": {
                "bit": 5,
                "description": "CPU wakeup with interrupt mask on event\n              input"
              },
              "IM6": {
                "bit": 6,
                "description": "CPU wakeup with interrupt mask on event\n              input"
              },
              "IM7": {
                "bit": 7,
                "description": "CPU wakeup with interrupt mask on event\n              input"
              },
              "IM8": {
                "bit": 8,
                "description": "CPU wakeup with interrupt mask on event\n              input"
              },
              "IM9": {
                "bit": 9,
                "description": "CPU wakeup with interrupt mask on event\n              input"
              },
              "IM10": {
                "bit": 10,
                "description": "CPU wakeup with interrupt mask on event\n              input"
              },
              "IM11": {
                "bit": 11,
                "description": "CPU wakeup with interrupt mask on event\n              input"
              },
              "IM12": {
                "bit": 12,
                "description": "CPU wakeup with interrupt mask on event\n              input"
              },
              "IM13": {
                "bit": 13,
                "description": "CPU wakeup with interrupt mask on event\n              input"
              },
              "IM14": {
                "bit": 14,
                "description": "CPU wakeup with interrupt mask on event\n              input"
              },
              "IM15": {
                "bit": 15,
                "description": "CPU wakeup with interrupt mask on event\n              input"
              },
              "IM16": {
                "bit": 16,
                "description": "CPU wakeup with interrupt mask on event\n              input"
              },
              "IM19": {
                "bit": 19,
                "description": "CPU wakeup with interrupt mask on event\n              input"
              },
              "IM20": {
                "bit": 20,
                "description": "CPU wakeup with interrupt mask on event\n              input"
              },
              "IM21": {
                "bit": 21,
                "description": "CPU wakeup with interrupt mask on event\n              input"
              },
              "IM22": {
                "bit": 22,
                "description": "CPU wakeup with interrupt mask on event\n              input"
              },
              "IM23": {
                "bit": 23,
                "description": "CPU wakeup with interrupt mask on event\n              input"
              },
              "IM24": {
                "bit": 24,
                "description": "CPU wakeup with interrupt mask on event\n              input"
              },
              "IM25": {
                "bit": 25,
                "description": "CPU wakeup with interrupt mask on event\n              input"
              },
              "IM26": {
                "bit": 26,
                "description": "CPU wakeup with interrupt mask on event\n              input"
              },
              "IM28": {
                "bit": 28,
                "description": "CPU wakeup with interrupt mask on event\n              input"
              },
              "IM29": {
                "bit": 29,
                "description": "CPU wakeup with interrupt mask on event\n              input"
              },
              "IM30": {
                "bit": 30,
                "description": "CPU wakeup with interrupt mask on event\n              input"
              },
              "IM31": {
                "bit": 31,
                "description": "CPU wakeup with interrupt mask on event\n              input"
              }
            },
            "EMR1": {
              "EM0": {
                "bit": 0,
                "description": "CPU wakeup with event mask on event\n              input"
              },
              "EM1": {
                "bit": 1,
                "description": "CPU wakeup with event mask on event\n              input"
              },
              "EM2": {
                "bit": 2,
                "description": "CPU wakeup with event mask on event\n              input"
              },
              "EM3": {
                "bit": 3,
                "description": "CPU wakeup with event mask on event\n              input"
              },
              "EM4": {
                "bit": 4,
                "description": "CPU wakeup with event mask on event\n              input"
              },
              "EM5": {
                "bit": 5,
                "description": "CPU wakeup with event mask on event\n              input"
              },
              "EM6": {
                "bit": 6,
                "description": "CPU wakeup with event mask on event\n              input"
              },
              "EM7": {
                "bit": 7,
                "description": "CPU wakeup with event mask on event\n              input"
              },
              "EM8": {
                "bit": 8,
                "description": "CPU wakeup with event mask on event\n              input"
              },
              "EM9": {
                "bit": 9,
                "description": "CPU wakeup with event mask on event\n              input"
              },
              "EM10": {
                "bit": 10,
                "description": "CPU wakeup with event mask on event\n              input"
              },
              "EM11": {
                "bit": 11,
                "description": "CPU wakeup with event mask on event\n              input"
              },
              "EM12": {
                "bit": 12,
                "description": "CPU wakeup with event mask on event\n              input"
              },
              "EM13": {
                "bit": 13,
                "description": "CPU wakeup with event mask on event\n              input"
              },
              "EM14": {
                "bit": 14,
                "description": "CPU wakeup with event mask on event\n              input"
              },
              "EM15": {
                "bit": 15,
                "description": "CPU wakeup with event mask on event\n              input"
              },
              "EM16": {
                "bit": 16,
                "description": "CPU wakeup with event mask on event\n              input"
              },
              "EM19": {
                "bit": 19,
                "description": "CPU wakeup with event mask on event\n              input"
              },
              "EM21": {
                "bit": 21,
                "description": "CPU wakeup with event mask on event\n              input"
              },
              "EM23": {
                "bit": 23,
                "description": "CPU wakeup with event mask on event\n              input"
              },
              "EM25": {
                "bit": 25,
                "description": "CPU wakeup with event mask on event\n              input"
              },
              "EM26": {
                "bit": 26,
                "description": "CPU wakeup with event mask on event\n              input"
              },
              "EM28": {
                "bit": 28,
                "description": "CPU wakeup with event mask on event\n              input"
              },
              "EM29": {
                "bit": 29,
                "description": "CPU wakeup with event mask on event\n              input"
              },
              "EM30": {
                "bit": 30,
                "description": "CPU wakeup with event mask on event\n              input"
              },
              "EM31": {
                "bit": 31,
                "description": "CPU wakeup with event mask on event\n              input"
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "TIM16",
              "base": "0x40014400",
              "irq": 21
            },
            {
              "name": "TIM17",
              "base": "0x40014800",
              "irq": 22
            },
            {
              "name": "TIM1",
              "base": "0x40012C00",
              "irq": 13
            },
            {
              "name": "LPTIM1",
              "base": "0x40007C00"
            },
            {
              "name": "LPTIM2",
              "base": "0x40009400"
            },
            {
              "name": "TIM14",
              "base": "0x40002000",
              "irq": 19
            },
            {
              "name": "TIM2",
              "base": "0x40000000",
              "irq": 15
            },
            {
              "name": "TIM3",
              "base": "0x40000400"
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "control register 2"
            },
            "DIER": {
              "offset": "0x0C",
              "size": 32,
              "description": "DMA/Interrupt enable register"
            },
            "SR": {
              "offset": "0x10",
              "size": 32,
              "description": "status register"
            },
            "EGR": {
              "offset": "0x14",
              "size": 32,
              "description": "event generation register"
            },
            "CCMR1_Output": {
              "offset": "0x18",
              "size": 32,
              "description": "capture/compare mode register (output\n          mode)"
            },
            "CCMR1_Input": {
              "offset": "0x18",
              "size": 32,
              "description": "capture/compare mode register 1 (input\n          mode)"
            },
            "CCER": {
              "offset": "0x20",
              "size": 32,
              "description": "capture/compare enable\n          register"
            },
            "CNT": {
              "offset": "0x24",
              "size": 32,
              "description": "counter"
            },
            "PSC": {
              "offset": "0x28",
              "size": 32,
              "description": "prescaler"
            },
            "ARR": {
              "offset": "0x2C",
              "size": 32,
              "description": "auto-reload register"
            },
            "RCR": {
              "offset": "0x30",
              "size": 32,
              "description": "repetition counter register"
            },
            "CCR1": {
              "offset": "0x34",
              "size": 32,
              "description": "capture/compare register 1"
            },
            "BDTR": {
              "offset": "0x44",
              "size": 32,
              "description": "break and dead-time register"
            },
            "DCR": {
              "offset": "0x48",
              "size": 32,
              "description": "DMA control register"
            },
            "DMAR": {
              "offset": "0x4C",
              "size": 32,
              "description": "DMA address for full transfer"
            },
            "AF1": {
              "offset": "0x60",
              "size": 32,
              "description": "TIM17 option register 1"
            },
            "TISEL": {
              "offset": "0x68",
              "size": 32,
              "description": "input selection register"
            }
          },
          "bits": {
            "CR1": {
              "CEN": {
                "bit": 0,
                "description": "Counter enable"
              },
              "UDIS": {
                "bit": 1,
                "description": "Update disable"
              },
              "URS": {
                "bit": 2,
                "description": "Update request source"
              },
              "OPM": {
                "bit": 3,
                "description": "One-pulse mode"
              },
              "ARPE": {
                "bit": 7,
                "description": "Auto-reload preload enable"
              },
              "CKD": {
                "bit": 8,
                "description": "Clock division",
                "width": 2
              },
              "UIFREMAP": {
                "bit": 11,
                "description": "UIF status bit remapping"
              }
            },
            "CR2": {
              "OIS1N": {
                "bit": 9,
                "description": "Output Idle state 1"
              },
              "OIS1": {
                "bit": 8,
                "description": "Output Idle state 1"
              },
              "CCDS": {
                "bit": 3,
                "description": "Capture/compare DMA\n              selection"
              },
              "CCUS": {
                "bit": 2,
                "description": "Capture/compare control update\n              selection"
              },
              "CCPC": {
                "bit": 0,
                "description": "Capture/compare preloaded\n              control"
              }
            },
            "DIER": {
              "COMDE": {
                "bit": 13,
                "description": "COM DMA request enable"
              },
              "CC1DE": {
                "bit": 9,
                "description": "Capture/Compare 1 DMA request\n              enable"
              },
              "UDE": {
                "bit": 8,
                "description": "Update DMA request enable"
              },
              "BIE": {
                "bit": 7,
                "description": "Break interrupt enable"
              },
              "COMIE": {
                "bit": 5,
                "description": "COM interrupt enable"
              },
              "CC1IE": {
                "bit": 1,
                "description": "Capture/Compare 1 interrupt\n              enable"
              },
              "UIE": {
                "bit": 0,
                "description": "Update interrupt enable"
              }
            },
            "SR": {
              "CC1OF": {
                "bit": 9,
                "description": "Capture/Compare 1 overcapture\n              flag"
              },
              "BIF": {
                "bit": 7,
                "description": "Break interrupt flag"
              },
              "COMIF": {
                "bit": 5,
                "description": "COM interrupt flag"
              },
              "CC1IF": {
                "bit": 1,
                "description": "Capture/compare 1 interrupt\n              flag"
              },
              "UIF": {
                "bit": 0,
                "description": "Update interrupt flag"
              }
            },
            "EGR": {
              "BG": {
                "bit": 7,
                "description": "Break generation"
              },
              "COMG": {
                "bit": 5,
                "description": "Capture/Compare control update\n              generation"
              },
              "CC1G": {
                "bit": 1,
                "description": "Capture/compare 1\n              generation"
              },
              "UG": {
                "bit": 0,
                "description": "Update generation"
              }
            },
            "CCMR1_Output": {
              "OC1M_2": {
                "bit": 16,
                "description": "Output Compare 1 mode"
              },
              "OC1M": {
                "bit": 4,
                "description": "Output Compare 1 mode",
                "width": 3
              },
              "OC1PE": {
                "bit": 3,
                "description": "Output Compare 1 preload\n              enable"
              },
              "OC1FE": {
                "bit": 2,
                "description": "Output Compare 1 fast\n              enable"
              },
              "CC1S": {
                "bit": 0,
                "description": "Capture/Compare 1\n              selection",
                "width": 2
              }
            },
            "CCMR1_Input": {
              "IC1F": {
                "bit": 4,
                "description": "Input capture 1 filter",
                "width": 4
              },
              "IC1PSC": {
                "bit": 2,
                "description": "Input capture 1 prescaler",
                "width": 2
              },
              "CC1S": {
                "bit": 0,
                "description": "Capture/Compare 1\n              selection",
                "width": 2
              }
            },
            "CCER": {
              "CC1NP": {
                "bit": 3,
                "description": "Capture/Compare 1 output\n              Polarity"
              },
              "CC1NE": {
                "bit": 2,
                "description": "Capture/Compare 1 complementary output\n              enable"
              },
              "CC1P": {
                "bit": 1,
                "description": "Capture/Compare 1 output\n              Polarity"
              },
              "CC1E": {
                "bit": 0,
                "description": "Capture/Compare 1 output\n              enable"
              }
            },
            "CNT": {
              "CNT": {
                "bit": 0,
                "description": "counter value",
                "width": 16
              },
              "UIFCPY": {
                "bit": 31,
                "description": "UIF Copy"
              }
            },
            "PSC": {
              "PSC": {
                "bit": 0,
                "description": "Prescaler value",
                "width": 16
              }
            },
            "ARR": {
              "ARR": {
                "bit": 0,
                "description": "Auto-reload value",
                "width": 16
              }
            },
            "RCR": {
              "REP": {
                "bit": 0,
                "description": "Repetition counter value",
                "width": 8
              }
            },
            "CCR1": {
              "CCR1": {
                "bit": 0,
                "description": "Capture/Compare 1 value",
                "width": 16
              }
            },
            "BDTR": {
              "DTG": {
                "bit": 0,
                "description": "Dead-time generator setup",
                "width": 8
              },
              "LOCK": {
                "bit": 8,
                "description": "Lock configuration",
                "width": 2
              },
              "OSSI": {
                "bit": 10,
                "description": "Off-state selection for Idle\n              mode"
              },
              "OSSR": {
                "bit": 11,
                "description": "Off-state selection for Run\n              mode"
              },
              "BKE": {
                "bit": 12,
                "description": "Break enable"
              },
              "BKP": {
                "bit": 13,
                "description": "Break polarity"
              },
              "AOE": {
                "bit": 14,
                "description": "Automatic output enable"
              },
              "MOE": {
                "bit": 15,
                "description": "Main output enable"
              },
              "BKF": {
                "bit": 16,
                "description": "Break filter",
                "width": 4
              },
              "BKDSRM": {
                "bit": 26,
                "description": "Break Disarm"
              },
              "BKBID": {
                "bit": 28,
                "description": "Break Bidirectional"
              }
            },
            "DCR": {
              "DBL": {
                "bit": 8,
                "description": "DMA burst length",
                "width": 5
              },
              "DBA": {
                "bit": 0,
                "description": "DMA base address",
                "width": 5
              }
            },
            "DMAR": {
              "DMAB": {
                "bit": 0,
                "description": "DMA register for burst\n              accesses",
                "width": 16
              }
            },
            "AF1": {
              "BKINE": {
                "bit": 0,
                "description": "BRK BKIN input enable"
              },
              "BKCMP1E": {
                "bit": 1,
                "description": "BRK COMP1 enable"
              },
              "BKCMP2E": {
                "bit": 2,
                "description": "BRK COMP2 enable"
              },
              "BKDFBK1E": {
                "bit": 8,
                "description": "BRK DFSDM_BREAK1 enable"
              },
              "BKINP": {
                "bit": 9,
                "description": "BRK BKIN input polarity"
              },
              "BKCMP1P": {
                "bit": 10,
                "description": "BRK COMP1 input polarity"
              },
              "BKCMP2P": {
                "bit": 11,
                "description": "BRK COMP2 input polarit"
              }
            },
            "TISEL": {
              "TI1SEL": {
                "bit": 0,
                "description": "selects input",
                "width": 4
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "USART1",
              "base": "0x40013800",
              "irq": 27
            },
            {
              "name": "USART2",
              "base": "0x40004400",
              "irq": 28
            },
            {
              "name": "LPUART",
              "base": "0x40008000",
              "irq": 29
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Control register 2"
            },
            "CR3": {
              "offset": "0x08",
              "size": 32,
              "description": "Control register 3"
            },
            "BRR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Baud rate register"
            },
            "GTPR": {
              "offset": "0x10",
              "size": 32,
              "description": "Guard time and prescaler\n          register"
            },
            "RTOR": {
              "offset": "0x14",
              "size": 32,
              "description": "Receiver timeout register"
            },
            "RQR": {
              "offset": "0x18",
              "size": 32,
              "description": "Request register"
            },
            "ISR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Interrupt & status\n          register"
            },
            "ICR": {
              "offset": "0x20",
              "size": 32,
              "description": "Interrupt flag clear register"
            },
            "RDR": {
              "offset": "0x24",
              "size": 32,
              "description": "Receive data register"
            },
            "TDR": {
              "offset": "0x28",
              "size": 32,
              "description": "Transmit data register"
            },
            "PRESC": {
              "offset": "0x2C",
              "size": 32,
              "description": "Prescaler register"
            }
          },
          "bits": {
            "CR1": {
              "RXFFIE": {
                "bit": 31,
                "description": "RXFIFO Full interrupt\n              enable"
              },
              "TXFEIE": {
                "bit": 30,
                "description": "TXFIFO empty interrupt\n              enable"
              },
              "FIFOEN": {
                "bit": 29,
                "description": "FIFO mode enable"
              },
              "M1": {
                "bit": 28,
                "description": "Word length"
              },
              "EOBIE": {
                "bit": 27,
                "description": "End of Block interrupt\n              enable"
              },
              "RTOIE": {
                "bit": 26,
                "description": "Receiver timeout interrupt\n              enable"
              },
              "DEAT": {
                "bit": 21,
                "description": "DEAT",
                "width": 5
              },
              "DEDT": {
                "bit": 16,
                "description": "DEDT",
                "width": 5
              },
              "OVER8": {
                "bit": 15,
                "description": "Oversampling mode"
              },
              "CMIE": {
                "bit": 14,
                "description": "Character match interrupt\n              enable"
              },
              "MME": {
                "bit": 13,
                "description": "Mute mode enable"
              },
              "M0": {
                "bit": 12,
                "description": "Word length"
              },
              "WAKE": {
                "bit": 11,
                "description": "Receiver wakeup method"
              },
              "PCE": {
                "bit": 10,
                "description": "Parity control enable"
              },
              "PS": {
                "bit": 9,
                "description": "Parity selection"
              },
              "PEIE": {
                "bit": 8,
                "description": "PE interrupt enable"
              },
              "TXEIE": {
                "bit": 7,
                "description": "interrupt enable"
              },
              "TCIE": {
                "bit": 6,
                "description": "Transmission complete interrupt\n              enable"
              },
              "RXNEIE": {
                "bit": 5,
                "description": "RXNE interrupt enable"
              },
              "IDLEIE": {
                "bit": 4,
                "description": "IDLE interrupt enable"
              },
              "TE": {
                "bit": 3,
                "description": "Transmitter enable"
              },
              "RE": {
                "bit": 2,
                "description": "Receiver enable"
              },
              "UESM": {
                "bit": 1,
                "description": "USART enable in Stop mode"
              },
              "UE": {
                "bit": 0,
                "description": "USART enable"
              }
            },
            "CR2": {
              "ADD4_7": {
                "bit": 28,
                "description": "Address of the USART node",
                "width": 4
              },
              "ADD0_3": {
                "bit": 24,
                "description": "Address of the USART node",
                "width": 4
              },
              "RTOEN": {
                "bit": 23,
                "description": "Receiver timeout enable"
              },
              "ABRMOD": {
                "bit": 21,
                "description": "Auto baud rate mode",
                "width": 2
              },
              "ABREN": {
                "bit": 20,
                "description": "Auto baud rate enable"
              },
              "MSBFIRST": {
                "bit": 19,
                "description": "Most significant bit first"
              },
              "TAINV": {
                "bit": 18,
                "description": "Binary data inversion"
              },
              "TXINV": {
                "bit": 17,
                "description": "TX pin active level\n              inversion"
              },
              "RXINV": {
                "bit": 16,
                "description": "RX pin active level\n              inversion"
              },
              "SWAP": {
                "bit": 15,
                "description": "Swap TX/RX pins"
              },
              "LINEN": {
                "bit": 14,
                "description": "LIN mode enable"
              },
              "STOP": {
                "bit": 12,
                "description": "STOP bits",
                "width": 2
              },
              "CLKEN": {
                "bit": 11,
                "description": "Clock enable"
              },
              "CPOL": {
                "bit": 10,
                "description": "Clock polarity"
              },
              "CPHA": {
                "bit": 9,
                "description": "Clock phase"
              },
              "LBCL": {
                "bit": 8,
                "description": "Last bit clock pulse"
              },
              "LBDIE": {
                "bit": 6,
                "description": "LIN break detection interrupt\n              enable"
              },
              "LBDL": {
                "bit": 5,
                "description": "LIN break detection length"
              },
              "ADDM7": {
                "bit": 4,
                "description": "7-bit Address Detection/4-bit Address\n              Detection"
              },
              "DIS_NSS": {
                "bit": 3,
                "description": "When the DSI_NSS bit is set, the NSS pin\n              input will be ignored"
              },
              "SLVEN": {
                "bit": 0,
                "description": "Synchronous Slave mode\n              enable"
              }
            },
            "CR3": {
              "TXFTCFG": {
                "bit": 29,
                "description": "TXFIFO threshold\n              configuration",
                "width": 3
              },
              "RXFTIE": {
                "bit": 28,
                "description": "RXFIFO threshold interrupt\n              enable"
              },
              "RXFTCFG": {
                "bit": 25,
                "description": "Receive FIFO threshold\n              configuration",
                "width": 3
              },
              "TCBGTIE": {
                "bit": 24,
                "description": "Tr Complete before guard time, interrupt\n              enable"
              },
              "TXFTIE": {
                "bit": 23,
                "description": "threshold interrupt enable"
              },
              "WUFIE": {
                "bit": 22,
                "description": "Wakeup from Stop mode interrupt\n              enable"
              },
              "WUS": {
                "bit": 20,
                "description": "Wakeup from Stop mode interrupt flag\n              selection",
                "width": 2
              },
              "SCARCNT": {
                "bit": 17,
                "description": "Smartcard auto-retry count",
                "width": 3
              },
              "DEP": {
                "bit": 15,
                "description": "Driver enable polarity\n              selection"
              },
              "DEM": {
                "bit": 14,
                "description": "Driver enable mode"
              },
              "DDRE": {
                "bit": 13,
                "description": "DMA Disable on Reception\n              Error"
              },
              "OVRDIS": {
                "bit": 12,
                "description": "Overrun Disable"
              },
              "ONEBIT": {
                "bit": 11,
                "description": "One sample bit method\n              enable"
              },
              "CTSIE": {
                "bit": 10,
                "description": "CTS interrupt enable"
              },
              "CTSE": {
                "bit": 9,
                "description": "CTS enable"
              },
              "RTSE": {
                "bit": 8,
                "description": "RTS enable"
              },
              "DMAT": {
                "bit": 7,
                "description": "DMA enable transmitter"
              },
              "DMAR": {
                "bit": 6,
                "description": "DMA enable receiver"
              },
              "SCEN": {
                "bit": 5,
                "description": "Smartcard mode enable"
              },
              "NACK": {
                "bit": 4,
                "description": "Smartcard NACK enable"
              },
              "HDSEL": {
                "bit": 3,
                "description": "Half-duplex selection"
              },
              "IRLP": {
                "bit": 2,
                "description": "Ir low-power"
              },
              "IREN": {
                "bit": 1,
                "description": "Ir mode enable"
              },
              "EIE": {
                "bit": 0,
                "description": "Error interrupt enable"
              }
            },
            "BRR": {
              "BRR_4_15": {
                "bit": 4,
                "description": "BRR_4_15",
                "width": 12
              },
              "BRR_0_3": {
                "bit": 0,
                "description": "BRR_0_3",
                "width": 4
              }
            },
            "GTPR": {
              "GT": {
                "bit": 8,
                "description": "Guard time value",
                "width": 8
              },
              "PSC": {
                "bit": 0,
                "description": "Prescaler value",
                "width": 8
              }
            },
            "RTOR": {
              "BLEN": {
                "bit": 24,
                "description": "Block Length",
                "width": 8
              },
              "RTO": {
                "bit": 0,
                "description": "Receiver timeout value",
                "width": 24
              }
            },
            "RQR": {
              "TXFRQ": {
                "bit": 4,
                "description": "Transmit data flush\n              request"
              },
              "RXFRQ": {
                "bit": 3,
                "description": "Receive data flush request"
              },
              "MMRQ": {
                "bit": 2,
                "description": "Mute mode request"
              },
              "SBKRQ": {
                "bit": 1,
                "description": "Send break request"
              },
              "ABRRQ": {
                "bit": 0,
                "description": "Auto baud rate request"
              }
            },
            "ISR": {
              "TXFT": {
                "bit": 27,
                "description": "TXFIFO threshold flag"
              },
              "RXFT": {
                "bit": 26,
                "description": "RXFIFO threshold flag"
              },
              "TCBGT": {
                "bit": 25,
                "description": "Transmission complete before guard time\n              flag"
              },
              "RXFF": {
                "bit": 24,
                "description": "RXFIFO Full"
              },
              "TXFE": {
                "bit": 23,
                "description": "TXFIFO Empty"
              },
              "REACK": {
                "bit": 22,
                "description": "REACK"
              },
              "TEACK": {
                "bit": 21,
                "description": "TEACK"
              },
              "WUF": {
                "bit": 20,
                "description": "WUF"
              },
              "RWU": {
                "bit": 19,
                "description": "RWU"
              },
              "SBKF": {
                "bit": 18,
                "description": "SBKF"
              },
              "CMF": {
                "bit": 17,
                "description": "CMF"
              },
              "BUSY": {
                "bit": 16,
                "description": "BUSY"
              },
              "ABRF": {
                "bit": 15,
                "description": "ABRF"
              },
              "ABRE": {
                "bit": 14,
                "description": "ABRE"
              },
              "UDR": {
                "bit": 13,
                "description": "SPI slave underrun error\n              flag"
              },
              "EOBF": {
                "bit": 12,
                "description": "EOBF"
              },
              "RTOF": {
                "bit": 11,
                "description": "RTOF"
              },
              "CTS": {
                "bit": 10,
                "description": "CTS"
              },
              "CTSIF": {
                "bit": 9,
                "description": "CTSIF"
              },
              "LBDF": {
                "bit": 8,
                "description": "LBDF"
              },
              "TXE": {
                "bit": 7,
                "description": "TXE"
              },
              "TC": {
                "bit": 6,
                "description": "TC"
              },
              "RXNE": {
                "bit": 5,
                "description": "RXNE"
              },
              "IDLE": {
                "bit": 4,
                "description": "IDLE"
              },
              "ORE": {
                "bit": 3,
                "description": "ORE"
              },
              "NF": {
                "bit": 2,
                "description": "NF"
              },
              "FE": {
                "bit": 1,
                "description": "FE"
              },
              "PE": {
                "bit": 0,
                "description": "PE"
              }
            },
            "ICR": {
              "WUCF": {
                "bit": 20,
                "description": "Wakeup from Stop mode clear\n              flag"
              },
              "CMCF": {
                "bit": 17,
                "description": "Character match clear flag"
              },
              "UDRCF": {
                "bit": 13,
                "description": "SPI slave underrun clear\n              flag"
              },
              "EOBCF": {
                "bit": 12,
                "description": "End of block clear flag"
              },
              "RTOCF": {
                "bit": 11,
                "description": "Receiver timeout clear\n              flag"
              },
              "CTSCF": {
                "bit": 9,
                "description": "CTS clear flag"
              },
              "LBDCF": {
                "bit": 8,
                "description": "LIN break detection clear\n              flag"
              },
              "TCBGTCF": {
                "bit": 7,
                "description": "Transmission complete before Guard time\n              clear flag"
              },
              "TCCF": {
                "bit": 6,
                "description": "Transmission complete clear\n              flag"
              },
              "TXFECF": {
                "bit": 5,
                "description": "TXFIFO empty clear flag"
              },
              "IDLECF": {
                "bit": 4,
                "description": "Idle line detected clear\n              flag"
              },
              "ORECF": {
                "bit": 3,
                "description": "Overrun error clear flag"
              },
              "NCF": {
                "bit": 2,
                "description": "Noise detected clear flag"
              },
              "FECF": {
                "bit": 1,
                "description": "Framing error clear flag"
              },
              "PECF": {
                "bit": 0,
                "description": "Parity error clear flag"
              }
            },
            "RDR": {
              "RDR": {
                "bit": 0,
                "description": "Receive data value",
                "width": 9
              }
            },
            "TDR": {
              "TDR": {
                "bit": 0,
                "description": "Transmit data value",
                "width": 9
              }
            },
            "PRESC": {
              "PRESCALER": {
                "bit": 0,
                "description": "Clock prescaler",
                "width": 4
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI1",
              "base": "0x40013000",
              "irq": 25
            },
            {
              "name": "SPI2",
              "base": "0x40003800",
              "irq": 26
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "control register 2"
            },
            "SR": {
              "offset": "0x08",
              "size": 32,
              "description": "status register"
            },
            "DR": {
              "offset": "0x0C",
              "size": 32,
              "description": "data register"
            },
            "CRCPR": {
              "offset": "0x10",
              "size": 32,
              "description": "CRC polynomial register"
            },
            "RXCRCR": {
              "offset": "0x14",
              "size": 32,
              "description": "RX CRC register"
            },
            "TXCRCR": {
              "offset": "0x18",
              "size": 32,
              "description": "TX CRC register"
            },
            "I2SCFGR": {
              "offset": "0x1C",
              "size": 32,
              "description": "configuration register"
            },
            "I2SPR": {
              "offset": "0x20",
              "size": 32,
              "description": "prescaler register"
            }
          },
          "bits": {
            "CR1": {
              "BIDIMODE": {
                "bit": 15,
                "description": "Bidirectional data mode\n              enable"
              },
              "BIDIOE": {
                "bit": 14,
                "description": "Output enable in bidirectional\n              mode"
              },
              "CRCEN": {
                "bit": 13,
                "description": "Hardware CRC calculation\n              enable"
              },
              "CRCNEXT": {
                "bit": 12,
                "description": "CRC transfer next"
              },
              "DFF": {
                "bit": 11,
                "description": "Data frame format"
              },
              "RXONLY": {
                "bit": 10,
                "description": "Receive only"
              },
              "SSM": {
                "bit": 9,
                "description": "Software slave management"
              },
              "SSI": {
                "bit": 8,
                "description": "Internal slave select"
              },
              "LSBFIRST": {
                "bit": 7,
                "description": "Frame format"
              },
              "SPE": {
                "bit": 6,
                "description": "SPI enable"
              },
              "BR": {
                "bit": 3,
                "description": "Baud rate control",
                "width": 3
              },
              "MSTR": {
                "bit": 2,
                "description": "Master selection"
              },
              "CPOL": {
                "bit": 1,
                "description": "Clock polarity"
              },
              "CPHA": {
                "bit": 0,
                "description": "Clock phase"
              }
            },
            "CR2": {
              "RXDMAEN": {
                "bit": 0,
                "description": "Rx buffer DMA enable"
              },
              "TXDMAEN": {
                "bit": 1,
                "description": "Tx buffer DMA enable"
              },
              "SSOE": {
                "bit": 2,
                "description": "SS output enable"
              },
              "NSSP": {
                "bit": 3,
                "description": "NSS pulse management"
              },
              "FRF": {
                "bit": 4,
                "description": "Frame format"
              },
              "ERRIE": {
                "bit": 5,
                "description": "Error interrupt enable"
              },
              "RXNEIE": {
                "bit": 6,
                "description": "RX buffer not empty interrupt\n              enable"
              },
              "TXEIE": {
                "bit": 7,
                "description": "Tx buffer empty interrupt\n              enable"
              },
              "DS": {
                "bit": 8,
                "description": "Data size",
                "width": 4
              },
              "FRXTH": {
                "bit": 12,
                "description": "FIFO reception threshold"
              },
              "LDMA_RX": {
                "bit": 13,
                "description": "Last DMA transfer for\n              reception"
              },
              "LDMA_TX": {
                "bit": 14,
                "description": "Last DMA transfer for\n              transmission"
              }
            },
            "SR": {
              "RXNE": {
                "bit": 0,
                "description": "Receive buffer not empty"
              },
              "TXE": {
                "bit": 1,
                "description": "Transmit buffer empty"
              },
              "CHSIDE": {
                "bit": 2,
                "description": "Channel side"
              },
              "UDR": {
                "bit": 3,
                "description": "Underrun flag"
              },
              "CRCERR": {
                "bit": 4,
                "description": "CRC error flag"
              },
              "MODF": {
                "bit": 5,
                "description": "Mode fault"
              },
              "OVR": {
                "bit": 6,
                "description": "Overrun flag"
              },
              "BSY": {
                "bit": 7,
                "description": "Busy flag"
              },
              "TIFRFE": {
                "bit": 8,
                "description": "TI frame format error"
              },
              "FRLVL": {
                "bit": 9,
                "description": "FIFO reception level",
                "width": 2
              },
              "FTLVL": {
                "bit": 11,
                "description": "FIFO transmission level",
                "width": 2
              }
            },
            "DR": {
              "DR": {
                "bit": 0,
                "description": "Data register",
                "width": 16
              }
            },
            "CRCPR": {
              "CRCPOLY": {
                "bit": 0,
                "description": "CRC polynomial register",
                "width": 16
              }
            },
            "RXCRCR": {
              "RxCRC": {
                "bit": 0,
                "description": "Rx CRC register",
                "width": 16
              }
            },
            "TXCRCR": {
              "TxCRC": {
                "bit": 0,
                "description": "Tx CRC register",
                "width": 16
              }
            },
            "I2SCFGR": {
              "CHLEN": {
                "bit": 0,
                "description": "Channel length (number of bits per audio\n              channel)"
              },
              "DATLEN": {
                "bit": 1,
                "description": "Data length to be\n              transferred",
                "width": 2
              },
              "CKPOL": {
                "bit": 3,
                "description": "Inactive state clock\n              polarity"
              },
              "I2SSTD": {
                "bit": 4,
                "description": "standard selection",
                "width": 2
              },
              "PCMSYNC": {
                "bit": 7,
                "description": "PCM frame synchronization"
              },
              "I2SCFG": {
                "bit": 8,
                "description": "I2S configuration mode",
                "width": 2
              },
              "SE2": {
                "bit": 10,
                "description": "I2S enable"
              },
              "I2SMOD": {
                "bit": 11,
                "description": "I2S mode selection"
              }
            },
            "I2SPR": {
              "I2SDIV": {
                "bit": 0,
                "description": "linear prescaler",
                "width": 8
              },
              "ODD": {
                "bit": 8,
                "description": "Odd factor for the\n              prescaler"
              },
              "MCKOE": {
                "bit": 9,
                "description": "Master clock output enable"
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC",
              "base": "0x40012400",
              "irq": 12
            }
          ],
          "registers": {
            "ISR": {
              "offset": "0x00",
              "size": 32,
              "description": "ADC interrupt and status\n          register"
            },
            "IER": {
              "offset": "0x04",
              "size": 32,
              "description": "ADC interrupt enable register"
            },
            "CR": {
              "offset": "0x08",
              "size": 32,
              "description": "ADC control register"
            },
            "CFGR1": {
              "offset": "0x0C",
              "size": 32,
              "description": "ADC configuration register 1"
            },
            "CFGR2": {
              "offset": "0x10",
              "size": 32,
              "description": "ADC configuration register 2"
            },
            "SMPR": {
              "offset": "0x14",
              "size": 32,
              "description": "ADC sampling time register"
            },
            "AWD1TR": {
              "offset": "0x20",
              "size": 32,
              "description": "watchdog threshold register"
            },
            "AWD2TR": {
              "offset": "0x24",
              "size": 32,
              "description": "watchdog threshold register"
            },
            "CHSELR": {
              "offset": "0x28",
              "size": 32,
              "description": "channel selection register"
            },
            "CHSELR_1": {
              "offset": "0x28",
              "size": 32,
              "description": "channel selection register CHSELRMOD = 1 in\n          ADC_CFGR1"
            },
            "AWD3TR": {
              "offset": "0x2C",
              "size": 32,
              "description": "watchdog threshold register"
            },
            "DR": {
              "offset": "0x40",
              "size": 32,
              "description": "ADC group regular conversion data\n          register"
            },
            "AWD2CR": {
              "offset": "0xA0",
              "size": 32,
              "description": "ADC analog watchdog 2 configuration\n          register"
            },
            "AWD3CR": {
              "offset": "0xA4",
              "size": 32,
              "description": "ADC analog watchdog 3 configuration\n          register"
            },
            "CALFACT": {
              "offset": "0xB4",
              "size": 32,
              "description": "ADC calibration factors\n          register"
            },
            "CCR": {
              "offset": "0x308",
              "size": 32,
              "description": "ADC common control register"
            }
          },
          "bits": {
            "ISR": {
              "CCRDY": {
                "bit": 13,
                "description": "Channel Configuration Ready\n              flag"
              },
              "EOCAL": {
                "bit": 11,
                "description": "End Of Calibration flag"
              },
              "AWD3": {
                "bit": 9,
                "description": "ADC analog watchdog 3 flag"
              },
              "AWD2": {
                "bit": 8,
                "description": "ADC analog watchdog 2 flag"
              },
              "AWD1": {
                "bit": 7,
                "description": "ADC analog watchdog 1 flag"
              },
              "OVR": {
                "bit": 4,
                "description": "ADC group regular overrun\n              flag"
              },
              "EOS": {
                "bit": 3,
                "description": "ADC group regular end of sequence\n              conversions flag"
              },
              "EOC": {
                "bit": 2,
                "description": "ADC group regular end of unitary\n              conversion flag"
              },
              "EOSMP": {
                "bit": 1,
                "description": "ADC group regular end of sampling\n              flag"
              },
              "ADRDY": {
                "bit": 0,
                "description": "ADC ready flag"
              }
            },
            "IER": {
              "CCRDYIE": {
                "bit": 13,
                "description": "Channel Configuration Ready Interrupt\n              enable"
              },
              "EOCALIE": {
                "bit": 11,
                "description": "End of calibration interrupt\n              enable"
              },
              "AWD3IE": {
                "bit": 9,
                "description": "ADC analog watchdog 3\n              interrupt"
              },
              "AWD2IE": {
                "bit": 8,
                "description": "ADC analog watchdog 2\n              interrupt"
              },
              "AWD1IE": {
                "bit": 7,
                "description": "ADC analog watchdog 1\n              interrupt"
              },
              "OVRIE": {
                "bit": 4,
                "description": "ADC group regular overrun\n              interrupt"
              },
              "EOSIE": {
                "bit": 3,
                "description": "ADC group regular end of sequence\n              conversions interrupt"
              },
              "EOCIE": {
                "bit": 2,
                "description": "ADC group regular end of unitary\n              conversion interrupt"
              },
              "EOSMPIE": {
                "bit": 1,
                "description": "ADC group regular end of sampling\n              interrupt"
              },
              "ADRDYIE": {
                "bit": 0,
                "description": "ADC ready interrupt"
              }
            },
            "CR": {
              "ADCAL": {
                "bit": 31,
                "description": "ADC calibration"
              },
              "ADVREGEN": {
                "bit": 28,
                "description": "ADC voltage regulator\n              enable"
              },
              "ADSTP": {
                "bit": 4,
                "description": "ADC group regular conversion\n              stop"
              },
              "ADSTART": {
                "bit": 2,
                "description": "ADC group regular conversion\n              start"
              },
              "ADDIS": {
                "bit": 1,
                "description": "ADC disable"
              },
              "ADEN": {
                "bit": 0,
                "description": "ADC enable"
              }
            },
            "CFGR1": {
              "AWDCH1CH": {
                "bit": 26,
                "description": "ADC analog watchdog 1 monitored channel\n              selection",
                "width": 5
              },
              "AWD1EN": {
                "bit": 23,
                "description": "ADC analog watchdog 1 enable on scope\n              ADC group regular"
              },
              "AWD1SGL": {
                "bit": 22,
                "description": "ADC analog watchdog 1 monitoring a\n              single channel or all channels"
              },
              "CHSELRMOD": {
                "bit": 21,
                "description": "Mode selection of the ADC_CHSELR\n              register"
              },
              "DISCEN": {
                "bit": 16,
                "description": "ADC group regular sequencer\n              discontinuous mode"
              },
              "AUTOFF": {
                "bit": 15,
                "description": "Auto-off mode"
              },
              "WAIT": {
                "bit": 14,
                "description": "Wait conversion mode"
              },
              "CONT": {
                "bit": 13,
                "description": "ADC group regular continuous conversion\n              mode"
              },
              "OVRMOD": {
                "bit": 12,
                "description": "ADC group regular overrun\n              configuration"
              },
              "EXTEN": {
                "bit": 10,
                "description": "ADC group regular external trigger\n              polarity",
                "width": 2
              },
              "EXTSEL": {
                "bit": 6,
                "description": "ADC group regular external trigger\n              source",
                "width": 3
              },
              "ALIGN": {
                "bit": 5,
                "description": "ADC data alignement"
              },
              "RES": {
                "bit": 3,
                "description": "ADC data resolution",
                "width": 2
              },
              "SCANDIR": {
                "bit": 2,
                "description": "Scan sequence direction"
              },
              "DMACFG": {
                "bit": 1,
                "description": "ADC DMA transfer\n              configuration"
              },
              "DMAEN": {
                "bit": 0,
                "description": "ADC DMA transfer enable"
              }
            },
            "CFGR2": {
              "CKMODE": {
                "bit": 30,
                "description": "ADC clock mode",
                "width": 2
              },
              "LFTRIG": {
                "bit": 29,
                "description": "Low frequency trigger mode\n              enable"
              },
              "TOVS": {
                "bit": 9,
                "description": "ADC oversampling discontinuous mode\n              (triggered mode) for ADC group regular"
              },
              "OVSS": {
                "bit": 5,
                "description": "ADC oversampling shift",
                "width": 4
              },
              "OVSR": {
                "bit": 2,
                "description": "ADC oversampling ratio",
                "width": 3
              },
              "OVSE": {
                "bit": 0,
                "description": "ADC oversampler enable on scope ADC\n              group regular"
              }
            },
            "SMPR": {
              "SMP1": {
                "bit": 0,
                "description": "Sampling time selection",
                "width": 3
              },
              "SMP2": {
                "bit": 4,
                "description": "Sampling time selection",
                "width": 3
              },
              "SMPSEL": {
                "bit": 8,
                "description": "Channel sampling time\n              selection",
                "width": 19
              }
            },
            "AWD1TR": {
              "HT1": {
                "bit": 16,
                "description": "ADC analog watchdog 1 threshold\n              high",
                "width": 12
              },
              "LT1": {
                "bit": 0,
                "description": "ADC analog watchdog 1 threshold\n              low",
                "width": 12
              }
            },
            "AWD2TR": {
              "HT2": {
                "bit": 16,
                "description": "ADC analog watchdog 2 threshold\n              high",
                "width": 12
              },
              "LT2": {
                "bit": 0,
                "description": "ADC analog watchdog 2 threshold\n              low",
                "width": 12
              }
            },
            "CHSELR": {
              "CHSEL": {
                "bit": 0,
                "description": "Channel-x selection",
                "width": 19
              }
            },
            "CHSELR_1": {
              "SQ1": {
                "bit": 0,
                "description": "conversion of the sequence",
                "width": 4
              },
              "SQ2": {
                "bit": 4,
                "description": "conversion of the sequence",
                "width": 4
              },
              "SQ3": {
                "bit": 8,
                "description": "conversion of the sequence",
                "width": 4
              },
              "SQ4": {
                "bit": 12,
                "description": "conversion of the sequence",
                "width": 4
              },
              "SQ5": {
                "bit": 16,
                "description": "conversion of the sequence",
                "width": 4
              },
              "SQ6": {
                "bit": 20,
                "description": "conversion of the sequence",
                "width": 4
              },
              "SQ7": {
                "bit": 24,
                "description": "conversion of the sequence",
                "width": 4
              },
              "SQ8": {
                "bit": 28,
                "description": "conversion of the sequence",
                "width": 4
              }
            },
            "AWD3TR": {
              "HT3": {
                "bit": 16,
                "description": "ADC analog watchdog 3 threshold\n              high",
                "width": 12
              },
              "LT3": {
                "bit": 0,
                "description": "ADC analog watchdog 3 threshold\n              high",
                "width": 12
              }
            },
            "DR": {
              "regularDATA": {
                "bit": 0,
                "description": "ADC group regular conversion\n              data",
                "width": 16
              }
            },
            "AWD2CR": {
              "AWD2CH": {
                "bit": 0,
                "description": "ADC analog watchdog 2 monitored channel\n              selection",
                "width": 19
              }
            },
            "AWD3CR": {
              "AWD3CH": {
                "bit": 0,
                "description": "ADC analog watchdog 3 monitored channel\n              selection",
                "width": 19
              }
            },
            "CALFACT": {
              "CALFACT": {
                "bit": 0,
                "description": "ADC calibration factor in single-ended\n              mode",
                "width": 7
              }
            },
            "CCR": {
              "PRESC": {
                "bit": 18,
                "description": "ADC prescaler",
                "width": 4
              },
              "VREFEN": {
                "bit": 22,
                "description": "VREFINT enable"
              },
              "TSEN": {
                "bit": 23,
                "description": "Temperature sensor enable"
              },
              "VBATEN": {
                "bit": 24,
                "description": "VBAT enable"
              }
            }
          }
        },
        "SYSCFG": {
          "instances": [
            {
              "name": "SYSCFG",
              "base": "0x40010000"
            },
            {
              "name": "SYSCFG_ITLINE",
              "base": "0x40010080"
            }
          ],
          "registers": {
            "CFGR1": {
              "offset": "0x00",
              "size": 32,
              "description": "SYSCFG configuration register\n          1"
            },
            "CFGR2": {
              "offset": "0x18",
              "size": 32,
              "description": "SYSCFG configuration register\n          1"
            }
          },
          "bits": {
            "CFGR1": {
              "I2C_PAx_FMP": {
                "bit": 22,
                "description": "Fast Mode Plus (FM+) driving capability\n              activation bits",
                "width": 2
              },
              "I2C2_FMP": {
                "bit": 21,
                "description": "FM+ driving capability activation for\n              I2C2"
              },
              "I2C1_FMP": {
                "bit": 20,
                "description": "FM+ driving capability activation for\n              I2C1"
              },
              "I2C_PBx_FMP": {
                "bit": 16,
                "description": "Fast Mode Plus (FM+) driving capability\n              activation bits",
                "width": 4
              },
              "BOOSTEN": {
                "bit": 8,
                "description": "I/O analog switch voltage booster\n              enable"
              },
              "IR_MOD": {
                "bit": 6,
                "description": "IR Modulation Envelope signal\n              selection.",
                "width": 2
              },
              "IR_POL": {
                "bit": 5,
                "description": "IR output polarity\n              selection"
              },
              "PA11_PA12_RMP": {
                "bit": 4,
                "description": "PA11 and PA12 remapping\n              bit."
              },
              "MEM_MODE": {
                "bit": 0,
                "description": "Memory mapping selection\n              bits",
                "width": 2
              }
            },
            "CFGR2": {
              "LOCKUP_LOCK": {
                "bit": 0,
                "description": "Cortex-M0+ LOCKUP bit enable\n              bit"
              },
              "SRAM_PARITY_LOCK": {
                "bit": 1,
                "description": "SRAM parity lock bit"
              },
              "PVD_LOCK": {
                "bit": 2,
                "description": "PVD lock enable bit"
              },
              "ECC_LOCK": {
                "bit": 3,
                "description": "ECC error lock bit"
              },
              "SRAM_PEF": {
                "bit": 8,
                "description": "SRAM parity error flag"
              },
              "PA1_CDEN": {
                "bit": 16,
                "description": "PA1_CDEN"
              },
              "PA3_CDEN": {
                "bit": 17,
                "description": "PA3_CDEN"
              },
              "PA5_CDEN": {
                "bit": 18,
                "description": "PA5_CDEN"
              },
              "PA6_CDEN": {
                "bit": 19,
                "description": "PA6_CDEN"
              },
              "PA13_CDEN": {
                "bit": 20,
                "description": "PA13_CDEN"
              },
              "PB0_CDEN": {
                "bit": 21,
                "description": "PB0_CDEN"
              },
              "PB1_CDEN": {
                "bit": 22,
                "description": "PB1_CDEN"
              },
              "PB2_CDEN": {
                "bit": 23,
                "description": "PB2_CDEN"
              }
            }
          }
        },
        "TAMP": {
          "instances": [
            {
              "name": "TAMP",
              "base": "0x4000B000"
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "control register 2"
            },
            "FLTCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "TAMP filter control register"
            },
            "IER": {
              "offset": "0x2C",
              "size": 32,
              "description": "TAMP interrupt enable register"
            },
            "SR": {
              "offset": "0x30",
              "size": 32,
              "description": "TAMP status register"
            },
            "MISR": {
              "offset": "0x34",
              "size": 32,
              "description": "TAMP masked interrupt status\n          register"
            },
            "SCR": {
              "offset": "0x3C",
              "size": 32,
              "description": "TAMP status clear register"
            },
            "BKP0R": {
              "offset": "0x100",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP1R": {
              "offset": "0x104",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP2R": {
              "offset": "0x108",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP3R": {
              "offset": "0x10C",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP4R": {
              "offset": "0x110",
              "size": 32,
              "description": "TAMP backup register"
            }
          },
          "bits": {
            "CR1": {
              "TAMP1E": {
                "bit": 0,
                "description": "TAMP1E"
              },
              "TAMP2E": {
                "bit": 1,
                "description": "TAMP2E"
              },
              "ITAMP1E": {
                "bit": 16,
                "description": "ITAMP1E"
              },
              "ITAMP3E": {
                "bit": 18,
                "description": "ITAMP3E"
              },
              "ITAMP4E": {
                "bit": 19,
                "description": "ITAMP4E"
              },
              "ITAMP5E": {
                "bit": 20,
                "description": "ITAMP5E"
              },
              "ITAMP6E": {
                "bit": 21,
                "description": "ITAMP6E"
              }
            },
            "CR2": {
              "TAMP1NOER": {
                "bit": 0,
                "description": "TAMP1NOER"
              },
              "TAMP2NOER": {
                "bit": 1,
                "description": "TAMP2NOER"
              },
              "TAMP1MSK": {
                "bit": 16,
                "description": "TAMP1MSK"
              },
              "TAMP2MSK": {
                "bit": 17,
                "description": "TAMP2MSK"
              },
              "TAMP1TRG": {
                "bit": 24,
                "description": "TAMP1TRG"
              },
              "TAMP2TRG": {
                "bit": 25,
                "description": "TAMP2TRG"
              }
            },
            "FLTCR": {
              "TAMPFREQ": {
                "bit": 0,
                "description": "TAMPFREQ",
                "width": 3
              },
              "TAMPFLT": {
                "bit": 3,
                "description": "TAMPFLT",
                "width": 2
              },
              "TAMPPRCH": {
                "bit": 5,
                "description": "TAMPPRCH",
                "width": 2
              },
              "TAMPPUDIS": {
                "bit": 7,
                "description": "TAMPPUDIS"
              }
            },
            "IER": {
              "TAMP1IE": {
                "bit": 0,
                "description": "TAMP1IE"
              },
              "TAMP2IE": {
                "bit": 1,
                "description": "TAMP2IE"
              },
              "ITAMP1IE": {
                "bit": 16,
                "description": "ITAMP1IE"
              },
              "ITAMP3IE": {
                "bit": 18,
                "description": "ITAMP3IE"
              },
              "ITAMP4IE": {
                "bit": 19,
                "description": "ITAMP4IE"
              },
              "ITAMP5IE": {
                "bit": 20,
                "description": "ITAMP5IE"
              },
              "ITAMP6IE": {
                "bit": 21,
                "description": "ITAMP6IE"
              }
            },
            "SR": {
              "TAMP1F": {
                "bit": 0,
                "description": "TAMP1F"
              },
              "TAMP2F": {
                "bit": 1,
                "description": "TAMP2F"
              },
              "ITAMP1F": {
                "bit": 16,
                "description": "ITAMP1F"
              },
              "ITAMP3F": {
                "bit": 18,
                "description": "ITAMP3F"
              },
              "ITAMP4F": {
                "bit": 19,
                "description": "ITAMP4F"
              },
              "ITAMP5F": {
                "bit": 20,
                "description": "ITAMP5F"
              },
              "ITAMP6F": {
                "bit": 21,
                "description": "ITAMP6F"
              },
              "ITAMP7F": {
                "bit": 22,
                "description": "ITAMP7F"
              }
            },
            "MISR": {
              "TAMP1MF": {
                "bit": 0,
                "description": "TAMP1MF:"
              },
              "TAMP2MF": {
                "bit": 1,
                "description": "TAMP2MF"
              },
              "ITAMP1MF": {
                "bit": 16,
                "description": "ITAMP1MF"
              },
              "ITAMP3MF": {
                "bit": 18,
                "description": "ITAMP3MF"
              },
              "ITAMP4MF": {
                "bit": 19,
                "description": "ITAMP4MF"
              },
              "ITAMP5MF": {
                "bit": 20,
                "description": "ITAMP5MF"
              },
              "ITAMP6MF": {
                "bit": 21,
                "description": "ITAMP6MF"
              }
            },
            "SCR": {
              "CTAMP1F": {
                "bit": 0,
                "description": "CTAMP1F"
              },
              "CTAMP2F": {
                "bit": 1,
                "description": "CTAMP2F"
              },
              "CITAMP1F": {
                "bit": 16,
                "description": "CITAMP1F"
              },
              "CITAMP3F": {
                "bit": 18,
                "description": "CITAMP3F"
              },
              "CITAMP4F": {
                "bit": 19,
                "description": "CITAMP4F"
              },
              "CITAMP5F": {
                "bit": 20,
                "description": "CITAMP5F"
              },
              "CITAMP6F": {
                "bit": 21,
                "description": "CITAMP6F"
              },
              "CITAMP7F": {
                "bit": 22,
                "description": "CITAMP7F"
              }
            },
            "BKP0R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP1R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP2R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP3R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP4R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C1",
              "base": "0x40005400",
              "irq": 23
            },
            {
              "name": "I2C2",
              "base": "0x40005800",
              "irq": 24
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Control register 2"
            },
            "OAR1": {
              "offset": "0x08",
              "size": 32,
              "description": "Own address register 1"
            },
            "OAR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "Own address register 2"
            },
            "TIMINGR": {
              "offset": "0x10",
              "size": 32,
              "description": "Timing register"
            },
            "TIMEOUTR": {
              "offset": "0x14",
              "size": 32,
              "description": "Status register 1"
            },
            "ISR": {
              "offset": "0x18",
              "size": 32,
              "description": "Interrupt and Status register"
            },
            "ICR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Interrupt clear register"
            },
            "PECR": {
              "offset": "0x20",
              "size": 32,
              "description": "PEC register"
            },
            "RXDR": {
              "offset": "0x24",
              "size": 32,
              "description": "Receive data register"
            },
            "TXDR": {
              "offset": "0x28",
              "size": 32,
              "description": "Transmit data register"
            }
          },
          "bits": {
            "CR1": {
              "PE": {
                "bit": 0,
                "description": "Peripheral enable"
              },
              "TXIE": {
                "bit": 1,
                "description": "TX Interrupt enable"
              },
              "RXIE": {
                "bit": 2,
                "description": "RX Interrupt enable"
              },
              "ADDRIE": {
                "bit": 3,
                "description": "Address match interrupt enable (slave\n              only)"
              },
              "NACKIE": {
                "bit": 4,
                "description": "Not acknowledge received interrupt\n              enable"
              },
              "STOPIE": {
                "bit": 5,
                "description": "STOP detection Interrupt\n              enable"
              },
              "TCIE": {
                "bit": 6,
                "description": "Transfer Complete interrupt\n              enable"
              },
              "ERRIE": {
                "bit": 7,
                "description": "Error interrupts enable"
              },
              "DNF": {
                "bit": 8,
                "description": "Digital noise filter",
                "width": 4
              },
              "ANFOFF": {
                "bit": 12,
                "description": "Analog noise filter OFF"
              },
              "TXDMAEN": {
                "bit": 14,
                "description": "DMA transmission requests\n              enable"
              },
              "RXDMAEN": {
                "bit": 15,
                "description": "DMA reception requests\n              enable"
              },
              "SBC": {
                "bit": 16,
                "description": "Slave byte control"
              },
              "NOSTRETCH": {
                "bit": 17,
                "description": "Clock stretching disable"
              },
              "WUPEN": {
                "bit": 18,
                "description": "Wakeup from STOP enable"
              },
              "GCEN": {
                "bit": 19,
                "description": "General call enable"
              },
              "SMBHEN": {
                "bit": 20,
                "description": "SMBus Host address enable"
              },
              "SMBDEN": {
                "bit": 21,
                "description": "SMBus Device Default address\n              enable"
              },
              "ALERTEN": {
                "bit": 22,
                "description": "SMBUS alert enable"
              },
              "PECEN": {
                "bit": 23,
                "description": "PEC enable"
              }
            },
            "CR2": {
              "PECBYTE": {
                "bit": 26,
                "description": "Packet error checking byte"
              },
              "AUTOEND": {
                "bit": 25,
                "description": "Automatic end mode (master\n              mode)"
              },
              "RELOAD": {
                "bit": 24,
                "description": "NBYTES reload mode"
              },
              "NBYTES": {
                "bit": 16,
                "description": "Number of bytes",
                "width": 8
              },
              "NACK": {
                "bit": 15,
                "description": "NACK generation (slave\n              mode)"
              },
              "STOP": {
                "bit": 14,
                "description": "Stop generation (master\n              mode)"
              },
              "START": {
                "bit": 13,
                "description": "Start generation"
              },
              "HEAD10R": {
                "bit": 12,
                "description": "10-bit address header only read\n              direction (master receiver mode)"
              },
              "ADD10": {
                "bit": 11,
                "description": "10-bit addressing mode (master\n              mode)"
              },
              "RD_WRN": {
                "bit": 10,
                "description": "Transfer direction (master\n              mode)"
              },
              "SADD": {
                "bit": 0,
                "description": "Slave address bit (master\n              mode)",
                "width": 10
              }
            },
            "OAR1": {
              "OA1_0": {
                "bit": 0,
                "description": "Interface address"
              },
              "OA1_7_1": {
                "bit": 1,
                "description": "Interface address",
                "width": 7
              },
              "OA1_8_9": {
                "bit": 8,
                "description": "Interface address",
                "width": 2
              },
              "OA1MODE": {
                "bit": 10,
                "description": "Own Address 1 10-bit mode"
              },
              "OA1EN": {
                "bit": 15,
                "description": "Own Address 1 enable"
              }
            },
            "OAR2": {
              "OA2": {
                "bit": 1,
                "description": "Interface address",
                "width": 7
              },
              "OA2MSK": {
                "bit": 8,
                "description": "Own Address 2 masks",
                "width": 3
              },
              "OA2EN": {
                "bit": 15,
                "description": "Own Address 2 enable"
              }
            },
            "TIMINGR": {
              "SCLL": {
                "bit": 0,
                "description": "SCL low period (master\n              mode)",
                "width": 8
              },
              "SCLH": {
                "bit": 8,
                "description": "SCL high period (master\n              mode)",
                "width": 8
              },
              "SDADEL": {
                "bit": 16,
                "description": "Data hold time",
                "width": 4
              },
              "SCLDEL": {
                "bit": 20,
                "description": "Data setup time",
                "width": 4
              },
              "PRESC": {
                "bit": 28,
                "description": "Timing prescaler",
                "width": 4
              }
            },
            "TIMEOUTR": {
              "TIMEOUTA": {
                "bit": 0,
                "description": "Bus timeout A",
                "width": 12
              },
              "TIDLE": {
                "bit": 12,
                "description": "Idle clock timeout\n              detection"
              },
              "TIMOUTEN": {
                "bit": 15,
                "description": "Clock timeout enable"
              },
              "TIMEOUTB": {
                "bit": 16,
                "description": "Bus timeout B",
                "width": 12
              },
              "TEXTEN": {
                "bit": 31,
                "description": "Extended clock timeout\n              enable"
              }
            },
            "ISR": {
              "ADDCODE": {
                "bit": 17,
                "description": "Address match code (Slave\n              mode)",
                "width": 7
              },
              "DIR": {
                "bit": 16,
                "description": "Transfer direction (Slave\n              mode)"
              },
              "BUSY": {
                "bit": 15,
                "description": "Bus busy"
              },
              "ALERT": {
                "bit": 13,
                "description": "SMBus alert"
              },
              "TIMEOUT": {
                "bit": 12,
                "description": "Timeout or t_low detection\n              flag"
              },
              "PECERR": {
                "bit": 11,
                "description": "PEC Error in reception"
              },
              "OVR": {
                "bit": 10,
                "description": "Overrun/Underrun (slave\n              mode)"
              },
              "ARLO": {
                "bit": 9,
                "description": "Arbitration lost"
              },
              "BERR": {
                "bit": 8,
                "description": "Bus error"
              },
              "TCR": {
                "bit": 7,
                "description": "Transfer Complete Reload"
              },
              "TC": {
                "bit": 6,
                "description": "Transfer Complete (master\n              mode)"
              },
              "STOPF": {
                "bit": 5,
                "description": "Stop detection flag"
              },
              "NACKF": {
                "bit": 4,
                "description": "Not acknowledge received\n              flag"
              },
              "ADDR": {
                "bit": 3,
                "description": "Address matched (slave\n              mode)"
              },
              "RXNE": {
                "bit": 2,
                "description": "Receive data register not empty\n              (receivers)"
              },
              "TXIS": {
                "bit": 1,
                "description": "Transmit interrupt status\n              (transmitters)"
              },
              "TXE": {
                "bit": 0,
                "description": "Transmit data register empty\n              (transmitters)"
              }
            },
            "ICR": {
              "ALERTCF": {
                "bit": 13,
                "description": "Alert flag clear"
              },
              "TIMOUTCF": {
                "bit": 12,
                "description": "Timeout detection flag\n              clear"
              },
              "PECCF": {
                "bit": 11,
                "description": "PEC Error flag clear"
              },
              "OVRCF": {
                "bit": 10,
                "description": "Overrun/Underrun flag\n              clear"
              },
              "ARLOCF": {
                "bit": 9,
                "description": "Arbitration lost flag\n              clear"
              },
              "BERRCF": {
                "bit": 8,
                "description": "Bus error flag clear"
              },
              "STOPCF": {
                "bit": 5,
                "description": "Stop detection flag clear"
              },
              "NACKCF": {
                "bit": 4,
                "description": "Not Acknowledge flag clear"
              },
              "ADDRCF": {
                "bit": 3,
                "description": "Address Matched flag clear"
              }
            },
            "PECR": {
              "PEC": {
                "bit": 0,
                "description": "Packet error checking\n              register",
                "width": 8
              }
            },
            "RXDR": {
              "RXDATA": {
                "bit": 0,
                "description": "8-bit receive data",
                "width": 8
              }
            },
            "TXDR": {
              "TXDATA": {
                "bit": 0,
                "description": "8-bit transmit data",
                "width": 8
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x40002800",
              "irq": 2
            }
          ],
          "registers": {
            "TR": {
              "offset": "0x00",
              "size": 32,
              "description": "time register"
            },
            "DR": {
              "offset": "0x04",
              "size": 32,
              "description": "date register"
            },
            "SSR": {
              "offset": "0x08",
              "size": 32,
              "description": "sub second register"
            },
            "ICSR": {
              "offset": "0x0C",
              "size": 32,
              "description": "initialization and status\n          register"
            },
            "PRER": {
              "offset": "0x10",
              "size": 32,
              "description": "prescaler register"
            },
            "WUTR": {
              "offset": "0x14",
              "size": 32,
              "description": "wakeup timer register"
            },
            "CR": {
              "offset": "0x18",
              "size": 32,
              "description": "control register"
            },
            "WPR": {
              "offset": "0x24",
              "size": 32,
              "description": "write protection register"
            },
            "CALR": {
              "offset": "0x28",
              "size": 32,
              "description": "calibration register"
            },
            "SHIFTR": {
              "offset": "0x2C",
              "size": 32,
              "description": "shift control register"
            },
            "TSTR": {
              "offset": "0x30",
              "size": 32,
              "description": "time stamp time register"
            },
            "TSDR": {
              "offset": "0x34",
              "size": 32,
              "description": "time stamp date register"
            },
            "TSSSR": {
              "offset": "0x38",
              "size": 32,
              "description": "timestamp sub second register"
            },
            "ALRMAR": {
              "offset": "0x40",
              "size": 32,
              "description": "alarm A register"
            },
            "ALRMASSR": {
              "offset": "0x44",
              "size": 32,
              "description": "alarm A sub second register"
            },
            "ALRMBR": {
              "offset": "0x48",
              "size": 32,
              "description": "alarm B register"
            },
            "ALRMBSSR": {
              "offset": "0x4C",
              "size": 32,
              "description": "alarm B sub second register"
            },
            "SR": {
              "offset": "0x50",
              "size": 32,
              "description": "status register"
            },
            "MISR": {
              "offset": "0x54",
              "size": 32,
              "description": "masked interrupt status\n          register"
            },
            "SCR": {
              "offset": "0x5C",
              "size": 32,
              "description": "status clear register"
            }
          },
          "bits": {
            "TR": {
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              }
            },
            "DR": {
              "YT": {
                "bit": 20,
                "description": "Year tens in BCD format",
                "width": 4
              },
              "YU": {
                "bit": 16,
                "description": "Year units in BCD format",
                "width": 4
              },
              "WDU": {
                "bit": 13,
                "description": "Week day units",
                "width": 3
              },
              "MT": {
                "bit": 12,
                "description": "Month tens in BCD format"
              },
              "MU": {
                "bit": 8,
                "description": "Month units in BCD format",
                "width": 4
              },
              "DT": {
                "bit": 4,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 0,
                "description": "Date units in BCD format",
                "width": 4
              }
            },
            "SSR": {
              "SS": {
                "bit": 0,
                "description": "Sub second value",
                "width": 16
              }
            },
            "ICSR": {
              "ALRAWF": {
                "bit": 0,
                "description": "Alarm A write flag"
              },
              "ALRBWF": {
                "bit": 1,
                "description": "Alarm B write flag"
              },
              "WUTWF": {
                "bit": 2,
                "description": "Wakeup timer write flag"
              },
              "SHPF": {
                "bit": 3,
                "description": "Shift operation pending"
              },
              "INITS": {
                "bit": 4,
                "description": "Initialization status flag"
              },
              "RSF": {
                "bit": 5,
                "description": "Registers synchronization\n              flag"
              },
              "INITF": {
                "bit": 6,
                "description": "Initialization flag"
              },
              "INIT": {
                "bit": 7,
                "description": "Initialization mode"
              },
              "RECALPF": {
                "bit": 16,
                "description": "Recalibration pending Flag"
              }
            },
            "PRER": {
              "PREDIV_A": {
                "bit": 16,
                "description": "Asynchronous prescaler\n              factor",
                "width": 7
              },
              "PREDIV_S": {
                "bit": 0,
                "description": "Synchronous prescaler\n              factor",
                "width": 15
              }
            },
            "WUTR": {
              "WUT": {
                "bit": 0,
                "description": "Wakeup auto-reload value\n              bits",
                "width": 16
              }
            },
            "CR": {
              "WUCKSEL": {
                "bit": 0,
                "description": "WUCKSEL",
                "width": 3
              },
              "TSEDGE": {
                "bit": 3,
                "description": "TSEDGE"
              },
              "REFCKON": {
                "bit": 4,
                "description": "REFCKON"
              },
              "BYPSHAD": {
                "bit": 5,
                "description": "BYPSHAD"
              },
              "FMT": {
                "bit": 6,
                "description": "FMT"
              },
              "ALRAE": {
                "bit": 8,
                "description": "ALRAE"
              },
              "ALRBE": {
                "bit": 9,
                "description": "ALRBE"
              },
              "WUTE": {
                "bit": 10,
                "description": "WUTE"
              },
              "TSE": {
                "bit": 11,
                "description": "TSE"
              },
              "ALRAIE": {
                "bit": 12,
                "description": "ALRAIE"
              },
              "ALRBIE": {
                "bit": 13,
                "description": "ALRBIE"
              },
              "WUTIE": {
                "bit": 14,
                "description": "WUTIE"
              },
              "TSIE": {
                "bit": 15,
                "description": "TSIE"
              },
              "ADD1H": {
                "bit": 16,
                "description": "ADD1H"
              },
              "SUB1H": {
                "bit": 17,
                "description": "SUB1H"
              },
              "BKP": {
                "bit": 18,
                "description": "BKP"
              },
              "COSEL": {
                "bit": 19,
                "description": "COSEL"
              },
              "POL": {
                "bit": 20,
                "description": "POL"
              },
              "OSEL": {
                "bit": 21,
                "description": "OSEL",
                "width": 2
              },
              "COE": {
                "bit": 23,
                "description": "COE"
              },
              "ITSE": {
                "bit": 24,
                "description": "ITSE"
              },
              "TAMPTS": {
                "bit": 25,
                "description": "TAMPTS"
              },
              "TAMPOE": {
                "bit": 26,
                "description": "TAMPOE"
              },
              "TAMPALRM_PU": {
                "bit": 29,
                "description": "TAMPALRM_PU"
              },
              "TAMPALRM_TYPE": {
                "bit": 30,
                "description": "TAMPALRM_TYPE"
              },
              "OUT2EN": {
                "bit": 31,
                "description": "OUT2EN"
              }
            },
            "WPR": {
              "KEY": {
                "bit": 0,
                "description": "Write protection key",
                "width": 8
              }
            },
            "CALR": {
              "CALP": {
                "bit": 15,
                "description": "Increase frequency of RTC by 488.5\n              ppm"
              },
              "CALW8": {
                "bit": 14,
                "description": "Use an 8-second calibration cycle\n              period"
              },
              "CALW16": {
                "bit": 13,
                "description": "Use a 16-second calibration cycle\n              period"
              },
              "CALM": {
                "bit": 0,
                "description": "Calibration minus",
                "width": 9
              }
            },
            "SHIFTR": {
              "ADD1S": {
                "bit": 31,
                "description": "Add one second"
              },
              "SUBFS": {
                "bit": 0,
                "description": "Subtract a fraction of a\n              second",
                "width": 15
              }
            },
            "TSTR": {
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              }
            },
            "TSDR": {
              "WDU": {
                "bit": 13,
                "description": "Week day units",
                "width": 3
              },
              "MT": {
                "bit": 12,
                "description": "Month tens in BCD format"
              },
              "MU": {
                "bit": 8,
                "description": "Month units in BCD format",
                "width": 4
              },
              "DT": {
                "bit": 4,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 0,
                "description": "Date units in BCD format",
                "width": 4
              }
            },
            "TSSSR": {
              "SS": {
                "bit": 0,
                "description": "Sub second value",
                "width": 16
              }
            },
            "ALRMAR": {
              "MSK4": {
                "bit": 31,
                "description": "Alarm A date mask"
              },
              "WDSEL": {
                "bit": 30,
                "description": "Week day selection"
              },
              "DT": {
                "bit": 28,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 24,
                "description": "Date units or day in BCD\n              format",
                "width": 4
              },
              "MSK3": {
                "bit": 23,
                "description": "Alarm A hours mask"
              },
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "MSK2": {
                "bit": 15,
                "description": "Alarm A minutes mask"
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "MSK1": {
                "bit": 7,
                "description": "Alarm A seconds mask"
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              }
            },
            "ALRMASSR": {
              "MASKSS": {
                "bit": 24,
                "description": "Mask the most-significant bits starting\n              at this bit",
                "width": 4
              },
              "SS": {
                "bit": 0,
                "description": "Sub seconds value",
                "width": 15
              }
            },
            "ALRMBR": {
              "MSK4": {
                "bit": 31,
                "description": "Alarm B date mask"
              },
              "WDSEL": {
                "bit": 30,
                "description": "Week day selection"
              },
              "DT": {
                "bit": 28,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 24,
                "description": "Date units or day in BCD\n              format",
                "width": 4
              },
              "MSK3": {
                "bit": 23,
                "description": "Alarm B hours mask"
              },
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "MSK2": {
                "bit": 15,
                "description": "Alarm B minutes mask"
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "MSK1": {
                "bit": 7,
                "description": "Alarm B seconds mask"
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              }
            },
            "ALRMBSSR": {
              "MASKSS": {
                "bit": 24,
                "description": "Mask the most-significant bits starting\n              at this bit",
                "width": 4
              },
              "SS": {
                "bit": 0,
                "description": "Sub seconds value",
                "width": 15
              }
            },
            "SR": {
              "ALRAF": {
                "bit": 0,
                "description": "ALRAF"
              },
              "ALRBF": {
                "bit": 1,
                "description": "ALRBF"
              },
              "WUTF": {
                "bit": 2,
                "description": "WUTF"
              },
              "TSF": {
                "bit": 3,
                "description": "TSF"
              },
              "TSOVF": {
                "bit": 4,
                "description": "TSOVF"
              },
              "ITSF": {
                "bit": 5,
                "description": "ITSF"
              }
            },
            "MISR": {
              "ALRAMF": {
                "bit": 0,
                "description": "ALRAMF"
              },
              "ALRBMF": {
                "bit": 1,
                "description": "ALRBMF"
              },
              "WUTMF": {
                "bit": 2,
                "description": "WUTMF"
              },
              "TSMF": {
                "bit": 3,
                "description": "TSMF"
              },
              "TSOVMF": {
                "bit": 4,
                "description": "TSOVMF"
              },
              "ITSMF": {
                "bit": 5,
                "description": "ITSMF"
              }
            },
            "SCR": {
              "CALRAF": {
                "bit": 0,
                "description": "CALRAF"
              },
              "CALRBF": {
                "bit": 1,
                "description": "CALRBF"
              },
              "CWUTF": {
                "bit": 2,
                "description": "CWUTF"
              },
              "CTSF": {
                "bit": 3,
                "description": "CTSF"
              },
              "CTSOVF": {
                "bit": 4,
                "description": "CTSOVF"
              },
              "CITSF": {
                "bit": 5,
                "description": "CITSF"
              }
            }
          }
        },
        "VREFBUF": {
          "instances": [
            {
              "name": "VREFBUF",
              "base": "0x40010030"
            }
          ],
          "registers": {
            "CSR": {
              "offset": "0x00",
              "size": 32,
              "description": "VREFBUF control and status\n          register"
            },
            "CCR": {
              "offset": "0x04",
              "size": 32,
              "description": "VREFBUF calibration control\n          register"
            }
          },
          "bits": {
            "CSR": {
              "ENVR": {
                "bit": 0,
                "description": "Voltage reference buffer mode enable\n              This bit is used to enable the voltage reference\n              buffer mode."
              },
              "HIZ": {
                "bit": 1,
                "description": "High impedance mode This bit controls\n              the analog switch to connect or not the VREF+ pin.\n              Refer to Table196: VREF buffer modes for the mode\n              descriptions depending on ENVR bit\n              configuration."
              },
              "VRR": {
                "bit": 3,
                "description": "Voltage reference buffer\n              ready"
              },
              "VRS": {
                "bit": 4,
                "description": "Voltage reference scale These bits\n              select the value generated by the voltage reference\n              buffer. Other: Reserved",
                "width": 3
              }
            },
            "CCR": {
              "TRIM": {
                "bit": 0,
                "description": "Trimming code These bits are\n              automatically initialized after reset with the\n              trimming value stored in the Flash memory during the\n              production test. Writing into these bits allows to\n              tune the internal reference buffer\n              voltage.",
                "width": 6
              }
            }
          }
        },
        "DBG": {
          "instances": [
            {
              "name": "DBG",
              "base": "0x40015800"
            }
          ],
          "registers": {
            "IDCODE": {
              "offset": "0x00",
              "size": 32,
              "description": "DBGMCU_IDCODE"
            },
            "CR": {
              "offset": "0x04",
              "size": 32,
              "description": "Debug MCU configuration\n          register"
            },
            "APB_FZ1": {
              "offset": "0x08",
              "size": 32,
              "description": "Debug MCU APB1 freeze\n          register1"
            },
            "APB_FZ2": {
              "offset": "0x0C",
              "size": 32,
              "description": "Debug MCU APB1 freeze register\n          2"
            }
          },
          "bits": {
            "IDCODE": {
              "DEV_ID": {
                "bit": 0,
                "description": "Device identifier",
                "width": 12
              },
              "REV_ID": {
                "bit": 16,
                "description": "Revision identifie",
                "width": 16
              }
            },
            "CR": {
              "DBG_STOP": {
                "bit": 1,
                "description": "Debug Stop mode"
              },
              "DBG_STANDBY": {
                "bit": 2,
                "description": "Debug Standby mode"
              }
            },
            "APB_FZ1": {
              "DBG_TIM2_STOP": {
                "bit": 0,
                "description": "TIM2 counter stopped when core is\n              halted"
              },
              "DBG_TIM3_STOP": {
                "bit": 1,
                "description": "TIM3 counter stopped when core is\n              halted"
              },
              "DBG_RTC_STOP": {
                "bit": 10,
                "description": "RTC counter stopped when core is\n              halted"
              },
              "DBG_WWDG_STOP": {
                "bit": 11,
                "description": "Window watchdog counter stopped when\n              core is halted"
              },
              "DBG_IWDG_STOP": {
                "bit": 12,
                "description": "Independent watchdog counter stopped\n              when core is halted"
              },
              "DBG_I2C1_STOP": {
                "bit": 21,
                "description": "I2C1 SMBUS timeout counter stopped when\n              core is halted"
              },
              "DBG_LPTIM2_STOP": {
                "bit": 30,
                "description": "LPTIM2 counter stopped when core is\n              halted"
              },
              "DBG_LPTIM1_STOP": {
                "bit": 31,
                "description": "LPTIM1 counter stopped when core is\n              halted"
              }
            },
            "APB_FZ2": {
              "DBG_TIM1_STOP": {
                "bit": 11,
                "description": "TIM1 counter stopped when core is\n              halted"
              },
              "DBG_TIM14_STOP": {
                "bit": 15,
                "description": "DBG_TIM14_STOP"
              },
              "DBG_TIM16_STOP": {
                "bit": 17,
                "description": "DBG_TIM16_STOP"
              },
              "DBG_TIM17_STOP": {
                "bit": 18,
                "description": "DBG_TIM17_STOP"
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 48,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "WWDG_IRQHandler"
          },
          {
            "number": 17,
            "name": "PVD_IRQHandler"
          },
          {
            "number": 18,
            "name": "RTC_TAMP_IRQHandler"
          },
          {
            "number": 19,
            "name": "FLASH_IRQHandler"
          },
          {
            "number": 20,
            "name": "RCC_IRQHandler"
          },
          {
            "number": 21,
            "name": "EXTI0_1_IRQHandler"
          },
          {
            "number": 22,
            "name": "EXTI2_3_IRQHandler"
          },
          {
            "number": 23,
            "name": "EXTI4_15_IRQHandler"
          },
          {
            "number": 25,
            "name": "DMA_Channel1_IRQHandler"
          },
          {
            "number": 26,
            "name": "DMA_Channel2_3_IRQHandler"
          },
          {
            "number": 27,
            "name": "DMA_Channel4_5_6_7_IRQHandler"
          },
          {
            "number": 28,
            "name": "ADC_COMP_IRQHandler"
          },
          {
            "number": 29,
            "name": "TIM1_BRK_UP_TRG_COM_IRQHandler"
          },
          {
            "number": 30,
            "name": "TIM1_CC_IRQHandler"
          },
          {
            "number": 31,
            "name": "TIM2_IRQHandler"
          },
          {
            "number": 32,
            "name": "TIM3_IRQHandler"
          },
          {
            "number": 35,
            "name": "TIM14_IRQHandler"
          },
          {
            "number": 37,
            "name": "TIM16_IRQHandler"
          },
          {
            "number": 38,
            "name": "TIM17_IRQHandler"
          },
          {
            "number": 39,
            "name": "I2C1_IRQHandler"
          },
          {
            "number": 40,
            "name": "I2C2_IRQHandler"
          },
          {
            "number": 41,
            "name": "SPI1_IRQHandler"
          },
          {
            "number": 42,
            "name": "SPI2_IRQHandler"
          },
          {
            "number": 43,
            "name": "USART1_IRQHandler"
          },
          {
            "number": 44,
            "name": "USART2_IRQHandler"
          },
          {
            "number": 45,
            "name": "USART3_USART4_LPUART1_IRQHandler"
          },
          {
            "number": 46,
            "name": "CEC_IRQHandler"
          },
          {
            "number": 47,
            "name": "AES_RNG_IRQHandler"
          }
        ]
      }
    }
  }
}